
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#Read All Files
read_file -format verilog  LASER.v
Loading db file '/home/nuivtrain/Documents/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:266: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:313: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:242: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:250: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:258: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:289: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:297: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v:305: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 234 in file
	'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           240            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 281 in file
	'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           287            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LASER line 71 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     c_state_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 137 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DONE_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 234 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  C1_inboolean_reg   | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 281 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| C2_scan_inboolean_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine LASER line 331 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   C2_best_uni_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 374 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     data_X_reg      | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     data_Y_reg      | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 400 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       C1Y_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       C1X_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 418 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       C2Y_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       C2X_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 437 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    C2X_scan_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    C2Y_scan_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 456 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    C2Y_best_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    C2X_best_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 476 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 490 in file
		'/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    complete_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/nuivtrain/Documents/2023/2023_univ_cell/LASER.db:LASER'
Loaded 1 design.
Current design is 'LASER'.
LASER
read_file -format verilog  compa.v
Loading verilog file '/home/nuivtrain/Documents/2023/2023_univ_cell/compa.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/nuivtrain/Documents/2023/2023_univ_cell/compa.v
Presto compilation completed successfully.
Current design is now '/home/nuivtrain/Documents/2023/2023_univ_cell/compa.db:compa'
Loaded 1 design.
Current design is 'compa'.
compa
#read_file -format sverilog  LASER.v
current_design LASER
Current design is 'LASER'.
{LASER}
link

  Linking design 'LASER'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/nuivtrain/Documents/2023/2023_univ_cell/LASER.db, etc
  slow (library)              /home/nuivtrain/Documents/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb

1
#Setting Clock Constraints
source -echo -verbose LASER.sdc
# operating conditions and boundary conditions #
set cycle 8.0
8.0
create_clock -name CLK  -period $cycle   [get_ports  CLK] 
1
set_dont_touch_network      [all_clocks]
1
set_fix_hold                [all_clocks]
1
set_clock_uncertainty  0.1  [all_clocks]
1
set_clock_latency      0.5  [all_clocks]
1
set_ideal_network           [get_ports CLK]
1
#Don't touch the basic env setting as below
set_input_delay  1   -clock CLK [remove_from_collection [all_inputs] [get_ports CLK]] 
1
set_output_delay 1    -clock CLK [all_outputs]  
1
set_load         1   [all_outputs]
1
set_drive        0.1   [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
#set_max_fanout 20 [all_inputs]
check_design
 
****************************************
check_design summary:
Version:     T-2022.03
Date:        Fri Apr 21 14:55:58 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               7
    Cells do not drive (LINT-1)                                     7
--------------------------------------------------------------------------------

Warning: In design 'LASER', cell 'B_205' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C9048' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C9355' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C9359' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C9367' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C9373' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C9380' does not drive any nets. (LINT-1)
1
set high_fanout_net_threshold 0
0
uniquify
Information: Uniquified 10 instances of design 'compa'. (OPT-1056)
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#set_max_area 0
#Synthesis all design
compile -map_effort high -area_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 3797                                   |
| Number of User Hierarchies                              | 10                                     |
| Sequential Cell Count                                   | 450                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 1680                                   |
| Number of Dont Touch nets                               | 1                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'compa_0'
Information: Added key list 'DesignWare' to design 'compa_0'. (DDB-72)
  Processing 'LASER'
Information: Added key list 'DesignWare' to design 'LASER'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'LASER_DW01_inc_0_DW01_inc_1'
  Processing 'LASER_DW01_inc_1_DW01_inc_2'
  Processing 'LASER_DW01_inc_2_DW01_inc_3'
  Processing 'LASER_DW01_inc_3_DW01_inc_4'
  Processing 'LASER_DW01_inc_4_DW01_inc_5'
  Mapping 'LASER_DW_cmp_0'
  Mapping 'compa_0_DW_cmp_0'
  Processing 'compa_0_DW01_add_0'
  Mapping 'compa_1_DW_cmp_0'
  Processing 'compa_1_DW01_add_0_DW01_add_1'
  Mapping 'compa_2_DW_cmp_0'
  Processing 'compa_2_DW01_add_0_DW01_add_2'
  Mapping 'compa_3_DW_cmp_0'
  Processing 'compa_3_DW01_add_0_DW01_add_3'
  Mapping 'compa_4_DW_cmp_0'
  Processing 'compa_4_DW01_add_0_DW01_add_4'
  Mapping 'compa_5_DW_cmp_0'
  Processing 'compa_5_DW01_add_0_DW01_add_5'
  Mapping 'compa_6_DW_cmp_0'
  Processing 'compa_6_DW01_add_0_DW01_add_6'
  Mapping 'compa_7_DW_cmp_0'
  Processing 'compa_7_DW01_add_0_DW01_add_7'
  Mapping 'compa_8_DW_cmp_0'
  Processing 'compa_8_DW01_add_0_DW01_add_8'
  Mapping 'compa_9_DW_cmp_0'
  Processing 'compa_9_DW01_add_0_DW01_add_9'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width2' (rpl)
  Processing 'DW01_add_width2'
  Building model 'DW01_add_width3' (rpl)
  Processing 'DW01_add_width3'
  Building model 'DW01_add_width4' (rpl)
  Processing 'DW01_add_width4'
  Building model 'DW01_add_width5' (rpl)
  Processing 'DW01_add_width5'
  Building model 'DW01_add_width6' (rpl)
  Processing 'DW01_add_width6'
  Processing 'LASER_DW01_add_0_DW01_add_10'
  Processing 'LASER_DW01_add_1_DW01_add_11'
  Processing 'LASER_DW01_add_2_DW01_add_12'
  Processing 'LASER_DW01_add_3_DW01_add_13'
  Processing 'LASER_DW01_add_4_DW01_add_14'
  Processing 'LASER_DW01_add_5_DW01_add_15'
  Processing 'LASER_DW01_add_6_DW01_add_16'
  Processing 'LASER_DW01_add_7_DW01_add_17'
  Processing 'LASER_DW01_add_8_DW01_add_18'
  Processing 'LASER_DW01_add_9_DW01_add_19'
  Processing 'LASER_DW01_add_10_DW01_add_20'
  Processing 'LASER_DW01_add_11_DW01_add_21'
  Processing 'LASER_DW01_add_12_DW01_add_22'
  Processing 'LASER_DW01_add_13_DW01_add_23'
  Processing 'LASER_DW01_add_14_DW01_add_24'
  Processing 'LASER_DW01_add_15_DW01_add_25'
  Processing 'LASER_DW01_add_16_DW01_add_26'
  Processing 'LASER_DW01_add_17_DW01_add_27'
  Processing 'LASER_DW01_add_18_DW01_add_28'
  Processing 'LASER_DW01_add_19_DW01_add_29'
  Processing 'LASER_DW01_add_20_DW01_add_30'
  Processing 'LASER_DW01_add_21_DW01_add_31'
  Processing 'DW01_add_width4_DW01_add_32'
  Processing 'DW01_add_width3_DW01_add_33'
  Processing 'DW01_add_width2_DW01_add_34'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04   68383.2      0.00       0.0   13550.1                                0.00  
    0:00:04   68383.2      0.00       0.0   13550.1                                0.00  
    0:00:04   68383.2      0.00       0.0   13550.1                                0.00  
    0:00:04   68383.2      0.00       0.0   13550.1                                0.00  
    0:00:04   68383.2      0.00       0.0   13550.1                                0.00  
    0:00:05   31166.0      4.61     410.8   12976.6                                0.00  
    0:00:05   32175.9      3.65     268.0   12952.5                                0.00  
    0:00:06   32118.2      2.70     184.3   12943.3                                0.00  
    0:00:06   32400.0      2.75     182.1   12943.3                                0.00  
    0:00:06   32406.8      2.35     157.0   12943.3                                0.00  
    0:00:06   32423.7      2.23     154.7   12163.6                                0.00  
    0:00:06   32476.4      1.96     144.7   11383.9                                0.00  
    0:00:06   32484.8      2.23     162.2   11383.9                                0.00  
    0:00:06   32495.0      1.94     141.3   11383.9                                0.00  
    0:00:06   32534.1      1.66     126.2   10603.1                                0.00  
    0:00:06   32571.4      1.62     119.6   10603.1                                0.00  
    0:00:06   32581.6      1.47     107.3    9811.7                                0.00  
    0:00:06   32676.6      1.40     103.1    9811.7                                0.00  
    0:00:06   32685.1      1.33     100.1    9045.2                                0.00  
    0:00:06   32674.9      1.26      98.2    9045.2                                0.00  
    0:00:06   32749.6      1.21      94.2    9045.2                                0.00  
    0:00:06   32764.9      1.15      86.8    8666.5                                0.00  
    0:00:06   32770.0      1.12      85.9    7900.0                                0.00  
    0:00:06   32832.8      1.06      73.7    7900.0                                0.00  
    0:00:06   32832.8      1.06      73.7    7900.0                                0.00  
    0:00:06   32832.8      1.06      73.7    7900.0                                0.00  
    0:00:06   32793.8      1.06      73.7       0.0                                0.00  
    0:00:06   32793.8      1.06      73.7       0.0                                0.00  
    0:00:06   32793.8      1.06      73.7       0.0                                0.00  
    0:00:06   32793.8      1.06      73.7       0.0                                0.00  
    0:00:06   33335.2      0.59      45.3       1.6 C1_inboolean_reg[18]/D         0.00  
    0:00:07   33710.4      0.37      24.5       8.9 C1_inboolean_reg[19]/D         0.00  
    0:00:07   33695.1      0.00       0.0       9.9                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   33695.1      0.00       0.0       9.9                                0.00  
    0:00:07   33695.1      0.00       0.0       9.9                                0.00  
    0:00:07   33693.4      0.00       0.0       9.9                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   33693.4      0.00       0.0       9.9                                0.00  
    0:00:07   33654.3      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   33654.3      0.00       0.0       0.0                                0.00  
    0:00:07   33654.3      0.00       0.0       0.0                                0.00  
    0:00:07   33247.0      0.69      40.8       0.0                                0.00  
    0:00:07   33160.4      0.69      40.8       0.0                                0.00  
    0:00:07   33085.7      0.69      40.8       0.0                                0.00  
    0:00:07   33014.4      0.69      40.8       0.0                                0.00  
    0:00:07   32994.1      0.69      40.8       0.0                                0.00  
    0:00:07   32994.1      0.69      40.8       0.0                                0.00  
    0:00:07   33258.9      0.00       0.0       0.0                                0.00  
    0:00:08   32416.9      1.10      26.7       0.0                                0.00  
    0:00:08   32133.5      1.09      47.3       0.0                                0.00  
    0:00:08   32033.3      1.08      50.6       0.0                                0.00  
    0:00:08   32026.5      1.08      50.6       0.0                                0.00  
    0:00:08   32026.5      1.08      50.6       0.0                                0.00  
    0:00:08   32026.5      1.08      50.6       0.0                                0.00  
    0:00:08   32026.5      1.08      50.6       0.0                                0.00  
    0:00:08   32026.5      1.08      50.6       0.0                                0.00  
    0:00:08   32473.0      0.11       4.9       0.0 C2_best_uni_reg[5]/D           0.00  
    0:00:08   32537.5      0.00       0.0       0.0                                0.00  
Loading db file '/home/nuivtrain/Documents/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#compile -map_effort high -area_effort high -inc
#compile_ultra -area
write -format ddc     -hierarchy -output "LASER_syn.ddc"
Writing ddc file 'LASER_syn.ddc'.
1
write_sdf -version 1.0  LASER_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/nuivtrain/Documents/2023/2023_univ_cell/LASER_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format verilog -hierarchy -output LASER_syn.v
Writing verilog file '/home/nuivtrain/Documents/2023/2023_univ_cell/LASER_syn.v'.
1
report_area > area.log
report_timing > timing.log
report_qor   >  LASER_syn.qor
exit

Memory usage for this session 194 Mbytes.
Memory usage for this session including child processes 194 Mbytes.
CPU usage for this session 10 seconds ( 0.00 hours ).
Elapsed time for this session 13 seconds ( 0.00 hours ).

Thank you...
