--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 720 paths analyzed, 178 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.299ns.
--------------------------------------------------------------------------------
Slack:                  15.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.165ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.719 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y43.SR       net (fanout=7)        3.209   M_reset_cond_out
    SLICE_X7Y43.CLK      Tsrck                 0.438   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (0.956ns logic, 3.209ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.719 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y43.SR       net (fanout=7)        3.209   M_reset_cond_out
    SLICE_X6Y43.CLK      Tsrck                 0.418   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.936ns logic, 3.209ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.719 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y43.SR       net (fanout=7)        3.209   M_reset_cond_out
    SLICE_X7Y43.CLK      Tsrck                 0.413   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (0.931ns logic, 3.209ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.719 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y43.SR       net (fanout=7)        3.209   M_reset_cond_out
    SLICE_X7Y43.CLK      Tsrck                 0.410   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.928ns logic, 3.209ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  15.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.719 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y43.SR       net (fanout=7)        3.209   M_reset_cond_out
    SLICE_X6Y43.CLK      Tsrck                 0.395   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (0.913ns logic, 3.209ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (0.709 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=7)        3.134   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.423   M_counter_q[29]
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (0.941ns logic, 3.134ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 0)
  Clock Path Skew:      -0.109ns (0.709 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y42.SR       net (fanout=7)        3.134   M_reset_cond_out
    SLICE_X9Y42.CLK      Tsrck                 0.410   M_counter_q[29]
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (0.928ns logic, 3.134ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.SR       net (fanout=7)        2.947   M_reset_cond_out
    SLICE_X9Y41.CLK      Tsrck                 0.468   M_counter_q[28]
                                                       M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (0.986ns logic, 2.947ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.SR       net (fanout=7)        2.947   M_reset_cond_out
    SLICE_X9Y41.CLK      Tsrck                 0.438   M_counter_q[28]
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (0.956ns logic, 2.947ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.SR       net (fanout=7)        2.947   M_reset_cond_out
    SLICE_X9Y41.CLK      Tsrck                 0.413   M_counter_q[28]
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (0.931ns logic, 2.947ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y41.SR       net (fanout=7)        2.947   M_reset_cond_out
    SLICE_X9Y41.CLK      Tsrck                 0.410   M_counter_q[28]
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.928ns logic, 2.947ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.706 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y38.SR      net (fanout=7)        2.881   M_reset_cond_out
    SLICE_X11Y38.CLK     Tsrck                 0.468   M_counter_q[19]
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (0.986ns logic, 2.881ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  15.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.317 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AMUX    Tshcko                0.518   M_counter_q[19]
                                                       M_counter_q_0
    SLICE_X8Y35.A4       net (fanout=1)        0.851   M_counter_q[0]
    SLICE_X8Y35.COUT     Topcya                0.474   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[3]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[3]
    SLICE_X8Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[7]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<7>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[7]
    SLICE_X8Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<11>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
    SLICE_X8Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<15>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
    SLICE_X8Y39.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[19]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<19>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[19]
    SLICE_X8Y40.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[23]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<23>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[23]
    SLICE_X8Y41.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[27]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<27>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[27]
    SLICE_X8Y42.BMUX     Tcinb                 0.310   M_counter_q[29]_GND_1_o_add_79_OUT[29]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_xor<29>
    SLICE_X9Y42.A2       net (fanout=1)        0.771   M_counter_q[29]_GND_1_o_add_79_OUT[29]
    SLICE_X9Y42.CLK      Tas                   0.373   M_counter_q[29]
                                                       Mmux_M_counter_d661
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (2.233ns logic, 1.722ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  16.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.706 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y38.SR      net (fanout=7)        2.881   M_reset_cond_out
    SLICE_X11Y38.CLK     Tsrck                 0.443   M_counter_q[19]
                                                       M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (0.961ns logic, 2.881ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  16.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.706 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y38.SR      net (fanout=7)        2.881   M_reset_cond_out
    SLICE_X11Y38.CLK     Tsrck                 0.440   M_counter_q[19]
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (0.958ns logic, 2.881ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  16.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.706 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y38.SR      net (fanout=7)        2.881   M_reset_cond_out
    SLICE_X11Y38.CLK     Tsrck                 0.438   M_counter_q[19]
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (0.956ns logic, 2.881ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  16.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.706 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y38.SR      net (fanout=7)        2.881   M_reset_cond_out
    SLICE_X11Y38.CLK     Tsrck                 0.423   M_counter_q[19]
                                                       M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (0.941ns logic, 2.881ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.816ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.706 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y38.SR      net (fanout=7)        2.881   M_reset_cond_out
    SLICE_X11Y38.CLK     Tsrck                 0.417   M_counter_q[19]
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (0.935ns logic, 2.881ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.706 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y38.SR      net (fanout=7)        2.881   M_reset_cond_out
    SLICE_X11Y38.CLK     Tsrck                 0.413   M_counter_q[19]
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (0.931ns logic, 2.881ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  16.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.112ns (0.706 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y38.SR      net (fanout=7)        2.881   M_reset_cond_out
    SLICE_X11Y38.CLK     Tsrck                 0.410   M_counter_q[19]
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (0.928ns logic, 2.881ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  16.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.320 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AMUX    Tshcko                0.518   M_counter_q[19]
                                                       M_counter_q_0
    SLICE_X8Y35.A4       net (fanout=1)        0.851   M_counter_q[0]
    SLICE_X8Y35.COUT     Topcya                0.474   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[3]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[3]
    SLICE_X8Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[7]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<7>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[7]
    SLICE_X8Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<11>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
    SLICE_X8Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<15>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
    SLICE_X8Y39.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[19]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<19>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[19]
    SLICE_X8Y40.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[23]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<23>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[23]
    SLICE_X8Y41.DMUX     Tcind                 0.320   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[27]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<27>
    SLICE_X9Y36.B4       net (fanout=1)        0.815   M_counter_q[29]_GND_1_o_add_79_OUT[27]
    SLICE_X9Y36.CLK      Tas                   0.264   M_counter_q[5]
                                                       Mmux_M_counter_d601
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (2.041ns logic, 1.763ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AMUX    Tshcko                0.518   M_counter_q[19]
                                                       M_counter_q_0
    SLICE_X8Y35.A4       net (fanout=1)        0.851   M_counter_q[0]
    SLICE_X8Y35.COUT     Topcya                0.474   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[3]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[3]
    SLICE_X8Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[7]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<7>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[7]
    SLICE_X8Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<11>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
    SLICE_X8Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<15>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
    SLICE_X8Y39.DMUX     Tcind                 0.320   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[19]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<19>
    SLICE_X11Y38.D2      net (fanout=1)        0.788   M_counter_q[29]_GND_1_o_add_79_OUT[19]
    SLICE_X11Y38.CLK     Tas                   0.373   M_counter_q[19]
                                                       Mmux_M_counter_d331
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.964ns logic, 1.651ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  16.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.501ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.SR       net (fanout=7)        2.515   M_reset_cond_out
    SLICE_X9Y38.CLK      Tsrck                 0.468   M_counter_q[13]
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (0.986ns logic, 2.515ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  16.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AMUX    Tshcko                0.518   M_counter_q[19]
                                                       M_counter_q_0
    SLICE_X8Y35.A4       net (fanout=1)        0.851   M_counter_q[0]
    SLICE_X8Y35.COUT     Topcya                0.474   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[3]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<3>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[3]
    SLICE_X8Y36.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[7]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<7>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[7]
    SLICE_X8Y37.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<11>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
    SLICE_X8Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<15>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
    SLICE_X8Y39.BMUX     Tcinb                 0.310   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[19]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<19>
    SLICE_X11Y38.C1      net (fanout=1)        0.780   M_counter_q[29]_GND_1_o_add_79_OUT[17]
    SLICE_X11Y38.CLK     Tas                   0.373   M_counter_q[19]
                                                       Mmux_M_counter_d271
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.954ns logic, 1.643ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  16.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.SR       net (fanout=7)        2.515   M_reset_cond_out
    SLICE_X9Y38.CLK      Tsrck                 0.443   M_counter_q[13]
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (0.961ns logic, 2.515ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.SR       net (fanout=7)        2.515   M_reset_cond_out
    SLICE_X9Y38.CLK      Tsrck                 0.440   M_counter_q[13]
                                                       M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (0.958ns logic, 2.515ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.SR       net (fanout=7)        2.515   M_reset_cond_out
    SLICE_X9Y38.CLK      Tsrck                 0.438   M_counter_q[13]
                                                       M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.956ns logic, 2.515ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_9 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.317 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_9 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.CQ       Tcko                  0.430   M_counter_q[13]
                                                       M_counter_q_9
    SLICE_X8Y37.B1       net (fanout=1)        0.721   M_counter_q[9]
    SLICE_X8Y37.COUT     Topcyb                0.483   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
                                                       M_counter_q[9]_rt
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<11>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[11]
    SLICE_X8Y38.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<15>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[15]
    SLICE_X8Y39.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[19]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<19>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[19]
    SLICE_X8Y40.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[23]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<23>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[23]
    SLICE_X8Y41.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[27]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy<27>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_79_OUT_cy[27]
    SLICE_X8Y42.BMUX     Tcinb                 0.310   M_counter_q[29]_GND_1_o_add_79_OUT[29]
                                                       Madd_M_counter_q[29]_GND_1_o_add_79_OUT_xor<29>
    SLICE_X9Y42.A2       net (fanout=1)        0.771   M_counter_q[29]_GND_1_o_add_79_OUT[29]
    SLICE_X9Y42.CLK      Tas                   0.373   M_counter_q[29]
                                                       Mmux_M_counter_d661
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.968ns logic, 1.586ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  16.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.SR       net (fanout=7)        2.515   M_reset_cond_out
    SLICE_X9Y38.CLK      Tsrck                 0.423   M_counter_q[13]
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (0.941ns logic, 2.515ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  16.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.707 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.SR       net (fanout=7)        2.515   M_reset_cond_out
    SLICE_X9Y38.CLK      Tsrck                 0.417   M_counter_q[13]
                                                       M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (0.935ns logic, 2.515ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_1/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_1/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y11.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X7Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X7Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X7Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_18/SR
  Location pin: SLICE_X9Y36.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_27/SR
  Location pin: SLICE_X9Y36.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_3/SR
  Location pin: SLICE_X9Y36.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[5]/SR
  Logical resource: M_counter_q_20/SR
  Location pin: SLICE_X9Y36.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[5]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[13]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[13]/SR
  Logical resource: M_counter_q_6/SR
  Location pin: SLICE_X9Y38.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[13]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[13]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[13]/SR
  Logical resource: M_counter_q_21/SR
  Location pin: SLICE_X9Y38.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[13]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[13]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.299|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 720 paths, 0 nets, and 165 connections

Design statistics:
   Minimum period:   4.299ns{1}   (Maximum frequency: 232.612MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 04 14:57:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



