{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628735509613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628735509614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 23:31:49 2021 " "Processing started: Wed Aug 11 23:31:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628735509614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628735509614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registers_bank_simulation -c registers_bank_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off registers_bank_simulation -c registers_bank_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628735509614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628735509901 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registers_bank.v(18) " "Verilog HDL information at registers_bank.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../registers_bank/registers_bank.v" "" { Text "C:/Users/darme/Desktop/registers_bank/registers_bank.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628735509942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darme/desktop/registers_bank/registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darme/desktop/registers_bank/registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "../registers_bank/registers_bank.v" "" { Text "C:/Users/darme/Desktop/registers_bank/registers_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628735509944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628735509944 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \";\" registers_bank_simulation.v(35) " "Verilog HDL syntax error at registers_bank_simulation.v(35) near text \"#\";  expecting \";\"" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1628735509948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clock clock registers_bank_simulation.v(2) " "Verilog HDL Declaration information at registers_bank_simulation.v(2): object \"Clock\" differs only in case from object \"clock\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735509948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite regwrite registers_bank_simulation.v(2) " "Verilog HDL Declaration information at registers_bank_simulation.v(2): object \"RegWrite\" differs only in case from object \"regwrite\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735509948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset reset registers_bank_simulation.v(2) " "Verilog HDL Declaration information at registers_bank_simulation.v(2): object \"Reset\" differs only in case from object \"reset\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735509948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg1_read reg1_read registers_bank_simulation.v(3) " "Verilog HDL Declaration information at registers_bank_simulation.v(3): object \"Reg1_read\" differs only in case from object \"reg1_read\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735509948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg2_read reg2_read registers_bank_simulation.v(4) " "Verilog HDL Declaration information at registers_bank_simulation.v(4): object \"Reg2_read\" differs only in case from object \"reg2_read\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735509948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Address address registers_bank_simulation.v(5) " "Verilog HDL Declaration information at registers_bank_simulation.v(5): object \"Address\" differs only in case from object \"address\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735509948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteData writedata registers_bank_simulation.v(6) " "Verilog HDL Declaration information at registers_bank_simulation.v(6): object \"WriteData\" differs only in case from object \"writedata\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735509948 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "registers_bank_simulation registers_bank_simulation.v(1) " "Ignored design unit \"registers_bank_simulation\" at registers_bank_simulation.v(1) due to previous errors" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1628735509949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank_simulation.v 0 0 " "Found 0 design units, including 0 entities, in source file registers_bank_simulation.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628735509949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/darme/Desktop/registers_bank_simulation/output_files/registers_bank_simulation.map.smsg " "Generated suppressed messages file C:/Users/darme/Desktop/registers_bank_simulation/output_files/registers_bank_simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628735509976 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628735510025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 11 23:31:50 2021 " "Processing ended: Wed Aug 11 23:31:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628735510025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628735510025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628735510025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628735510025 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628735510648 ""}
