// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myFuncAccel4_HH_
#define _myFuncAccel4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "myFuncAccel4_fcmp_32ns_32ns_1_2_1.h"

namespace ap_rtl {

struct myFuncAccel4 : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > size;
    sc_in< sc_lv<32> > dim;
    sc_in< sc_lv<32> > threshold;
    sc_in< sc_lv<32> > data0_0;
    sc_in< sc_lv<32> > data0_1;
    sc_in< sc_lv<32> > data0_2;
    sc_in< sc_lv<32> > data0_3;
    sc_in< sc_lv<32> > data0_4;
    sc_in< sc_lv<32> > data0_5;
    sc_in< sc_lv<32> > data0_6;
    sc_in< sc_lv<32> > data0_7;
    sc_in< sc_lv<32> > data0_8;
    sc_in< sc_lv<32> > data0_9;
    sc_in< sc_lv<32> > data0_10;
    sc_in< sc_lv<32> > data0_11;
    sc_in< sc_lv<32> > data0_12;
    sc_in< sc_lv<32> > data0_13;
    sc_in< sc_lv<32> > data0_14;
    sc_in< sc_lv<32> > data0_15;
    sc_in< sc_lv<32> > my_input1_TDATA;
    sc_in< sc_logic > my_input1_TVALID;
    sc_out< sc_logic > my_input1_TREADY;
    sc_out< sc_lv<32> > my_output_TDATA;
    sc_out< sc_logic > my_output_TVALID;
    sc_in< sc_logic > my_output_TREADY;
    sc_signal< sc_lv<5> > ap_var_for_const0;


    // Module declarations
    myFuncAccel4(sc_module_name name);
    SC_HAS_PROCESS(myFuncAccel4);

    ~myFuncAccel4();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U5;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U6;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U7;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U8;
    myFuncAccel4_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* myFuncAccel4_fcmp_32ns_32ns_1_2_1_U9;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > my_input1_0_data_out;
    sc_signal< sc_logic > my_input1_0_vld_in;
    sc_signal< sc_logic > my_input1_0_vld_out;
    sc_signal< sc_logic > my_input1_0_ack_in;
    sc_signal< sc_logic > my_input1_0_ack_out;
    sc_signal< sc_lv<32> > my_input1_0_payload_A;
    sc_signal< sc_lv<32> > my_input1_0_payload_B;
    sc_signal< sc_logic > my_input1_0_sel_rd;
    sc_signal< sc_logic > my_input1_0_sel_wr;
    sc_signal< sc_logic > my_input1_0_sel;
    sc_signal< sc_logic > my_input1_0_load_A;
    sc_signal< sc_logic > my_input1_0_load_B;
    sc_signal< sc_lv<2> > my_input1_0_state;
    sc_signal< sc_logic > my_input1_0_state_cmp_full;
    sc_signal< sc_lv<32> > my_output_1_data_in;
    sc_signal< sc_lv<32> > my_output_1_data_out;
    sc_signal< sc_logic > my_output_1_vld_in;
    sc_signal< sc_logic > my_output_1_vld_out;
    sc_signal< sc_logic > my_output_1_ack_in;
    sc_signal< sc_logic > my_output_1_ack_out;
    sc_signal< sc_lv<32> > my_output_1_payload_A;
    sc_signal< sc_lv<32> > my_output_1_payload_B;
    sc_signal< sc_logic > my_output_1_sel_rd;
    sc_signal< sc_logic > my_output_1_sel_wr;
    sc_signal< sc_logic > my_output_1_sel;
    sc_signal< sc_logic > my_output_1_load_A;
    sc_signal< sc_logic > my_output_1_load_B;
    sc_signal< sc_lv<2> > my_output_1_state;
    sc_signal< sc_logic > my_output_1_state_cmp_full;
    sc_signal< sc_logic > my_input1_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln34_fu_298_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > my_output_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685_pp0_iter7_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685_pp0_iter8_reg;
    sc_signal< sc_lv<32> > i_1_reg_229;
    sc_signal< sc_lv<32> > bitcast_ln53_1_fu_284_p1;
    sc_signal< sc_lv<1> > icmp_ln53_3_fu_292_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state34_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_685_pp0_iter6_reg;
    sc_signal< sc_lv<32> > i_fu_303_p2;
    sc_signal< sc_lv<32> > i_reg_689;
    sc_signal< sc_lv<1> > or_ln53_1_fu_324_p2;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state31_io;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state35_io;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state32_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state32_io;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state33_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state33_io;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_260_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_734;
    sc_signal< sc_lv<32> > grp_fu_265_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_739;
    sc_signal< sc_lv<32> > grp_fu_270_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_744;
    sc_signal< sc_lv<32> > grp_fu_275_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_749;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_754;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_754_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_759;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_759_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_764;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_764_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_3_1_reg_769;
    sc_signal< sc_lv<32> > tmp_2_3_1_reg_769_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_774;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_774_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_774_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_779;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_779_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_779_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_784;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_784_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_784_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_789;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_789_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_789_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_794;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_794_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_794_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_794_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_799;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_799_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_799_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_799_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_804;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_804_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_804_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_804_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_809;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_809_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_809_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_809_pp0_iter4_reg;
    sc_signal< sc_lv<32> > grp_fu_240_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_814;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > grp_fu_245_p2;
    sc_signal< sc_lv<32> > tmp_3_1_reg_819;
    sc_signal< sc_lv<32> > grp_fu_250_p2;
    sc_signal< sc_lv<32> > tmp_3_2_reg_824;
    sc_signal< sc_lv<32> > grp_fu_255_p2;
    sc_signal< sc_lv<32> > tmp_3_3_reg_829;
    sc_signal< sc_lv<32> > tmp_3_0_1_reg_834;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_3_1_1_reg_839;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_844;
    sc_signal< sc_lv<32> > tmp_3_3_1_reg_849;
    sc_signal< sc_lv<32> > tmp_3_0_2_reg_854;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_3_1_2_reg_859;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_864;
    sc_signal< sc_lv<32> > tmp_3_3_2_reg_869;
    sc_signal< sc_lv<32> > tmp_3_0_3_reg_874;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_3_0_3_reg_874_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_3_1_3_reg_881;
    sc_signal< sc_lv<32> > tmp_3_1_3_reg_881_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_888;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_888_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_3_3_3_reg_895;
    sc_signal< sc_lv<32> > tmp_3_3_3_reg_895_pp0_iter6_reg;
    sc_signal< sc_lv<1> > grp_fu_280_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_902;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > tmp_8_reg_907;
    sc_signal< sc_lv<1> > tmp_s_reg_912;
    sc_signal< sc_lv<2> > add_ln53_fu_526_p2;
    sc_signal< sc_lv<2> > add_ln53_reg_917;
    sc_signal< sc_lv<2> > add_ln53_1_fu_532_p2;
    sc_signal< sc_lv<2> > add_ln53_1_reg_922;
    sc_signal< sc_lv<32> > p_tmp_3_0_3_fu_556_p3;
    sc_signal< sc_lv<32> > p_tmp_3_1_3_fu_564_p3;
    sc_signal< sc_lv<32> > p_tmp_3_1_3_reg_932;
    sc_signal< sc_lv<32> > p_tmp_3_2_3_fu_571_p3;
    sc_signal< sc_lv<32> > p_tmp_3_2_3_reg_937;
    sc_signal< sc_lv<32> > p_tmp_3_3_3_fu_578_p3;
    sc_signal< sc_lv<32> > p_tmp_3_3_3_reg_942;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<32> > ap_phi_mux_i_1_phi_fu_233_p4;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< bool > ap_block_pp0_stage3_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_240_p0;
    sc_signal< sc_lv<32> > grp_fu_240_p1;
    sc_signal< sc_lv<32> > grp_fu_245_p0;
    sc_signal< sc_lv<32> > grp_fu_245_p1;
    sc_signal< sc_lv<32> > grp_fu_250_p0;
    sc_signal< sc_lv<32> > grp_fu_250_p1;
    sc_signal< sc_lv<32> > grp_fu_255_p0;
    sc_signal< sc_lv<32> > grp_fu_255_p1;
    sc_signal< sc_lv<32> > grp_fu_260_p0;
    sc_signal< sc_lv<32> > grp_fu_265_p0;
    sc_signal< sc_lv<32> > grp_fu_270_p0;
    sc_signal< sc_lv<32> > grp_fu_275_p0;
    sc_signal< sc_lv<32> > grp_fu_280_p0;
    sc_signal< sc_lv<23> > trunc_ln53_fu_288_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_309_p4;
    sc_signal< sc_lv<1> > icmp_ln53_2_fu_318_p2;
    sc_signal< sc_lv<32> > bitcast_ln53_fu_329_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_332_p4;
    sc_signal< sc_lv<23> > trunc_ln53_1_fu_342_p1;
    sc_signal< sc_lv<1> > icmp_ln53_1_fu_352_p2;
    sc_signal< sc_lv<1> > icmp_ln53_fu_346_p2;
    sc_signal< sc_lv<1> > or_ln53_fu_358_p2;
    sc_signal< sc_lv<1> > and_ln53_fu_364_p2;
    sc_signal< sc_lv<1> > and_ln53_1_fu_369_p2;
    sc_signal< sc_lv<32> > bitcast_ln53_2_fu_378_p1;
    sc_signal< sc_lv<8> > tmp_6_fu_381_p4;
    sc_signal< sc_lv<23> > trunc_ln53_2_fu_391_p1;
    sc_signal< sc_lv<1> > icmp_ln53_5_fu_401_p2;
    sc_signal< sc_lv<1> > icmp_ln53_4_fu_395_p2;
    sc_signal< sc_lv<1> > or_ln53_2_fu_407_p2;
    sc_signal< sc_lv<1> > and_ln53_2_fu_413_p2;
    sc_signal< sc_lv<1> > and_ln53_3_fu_418_p2;
    sc_signal< sc_lv<32> > bitcast_ln53_3_fu_427_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_430_p4;
    sc_signal< sc_lv<23> > trunc_ln53_3_fu_440_p1;
    sc_signal< sc_lv<1> > icmp_ln53_7_fu_450_p2;
    sc_signal< sc_lv<1> > icmp_ln53_6_fu_444_p2;
    sc_signal< sc_lv<1> > or_ln53_3_fu_456_p2;
    sc_signal< sc_lv<1> > and_ln53_4_fu_462_p2;
    sc_signal< sc_lv<1> > and_ln53_5_fu_467_p2;
    sc_signal< sc_lv<32> > bitcast_ln53_4_fu_476_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_479_p4;
    sc_signal< sc_lv<23> > trunc_ln53_4_fu_489_p1;
    sc_signal< sc_lv<1> > icmp_ln53_9_fu_499_p2;
    sc_signal< sc_lv<1> > icmp_ln53_8_fu_493_p2;
    sc_signal< sc_lv<1> > or_ln53_4_fu_505_p2;
    sc_signal< sc_lv<1> > and_ln53_6_fu_511_p2;
    sc_signal< sc_lv<1> > and_ln53_7_fu_516_p2;
    sc_signal< sc_lv<2> > zext_ln51_1_fu_423_p1;
    sc_signal< sc_lv<2> > zext_ln51_fu_374_p1;
    sc_signal< sc_lv<2> > zext_ln51_2_fu_472_p1;
    sc_signal< sc_lv<2> > zext_ln53_fu_522_p1;
    sc_signal< sc_lv<3> > zext_ln53_2_fu_541_p1;
    sc_signal< sc_lv<3> > zext_ln53_1_fu_538_p1;
    sc_signal< sc_lv<3> > add_ln53_2_fu_544_p2;
    sc_signal< sc_lv<1> > icmp_ln57_fu_550_p2;
    sc_signal< sc_logic > grp_fu_240_ce;
    sc_signal< sc_logic > grp_fu_245_ce;
    sc_signal< sc_logic > grp_fu_250_ce;
    sc_signal< sc_logic > grp_fu_255_ce;
    sc_signal< sc_logic > grp_fu_260_ce;
    sc_signal< sc_logic > grp_fu_265_ce;
    sc_signal< sc_logic > grp_fu_270_ce;
    sc_signal< sc_logic > grp_fu_275_ce;
    sc_signal< sc_logic > grp_fu_280_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< bool > ap_block_state36;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_629;
    sc_signal< bool > ap_condition_634;
    sc_signal< bool > ap_condition_639;
    sc_signal< bool > ap_condition_644;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state36;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln53_1_fu_532_p2();
    void thread_add_ln53_2_fu_544_p2();
    void thread_add_ln53_fu_526_p2();
    void thread_and_ln53_1_fu_369_p2();
    void thread_and_ln53_2_fu_413_p2();
    void thread_and_ln53_3_fu_418_p2();
    void thread_and_ln53_4_fu_462_p2();
    void thread_and_ln53_5_fu_467_p2();
    void thread_and_ln53_6_fu_511_p2();
    void thread_and_ln53_7_fu_516_p2();
    void thread_and_ln53_fu_364_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state36();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_01001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state19_pp0_stage1_iter4();
    void thread_ap_block_state20_pp0_stage2_iter4();
    void thread_ap_block_state21_pp0_stage3_iter4();
    void thread_ap_block_state22_pp0_stage0_iter5();
    void thread_ap_block_state23_pp0_stage1_iter5();
    void thread_ap_block_state24_pp0_stage2_iter5();
    void thread_ap_block_state25_pp0_stage3_iter5();
    void thread_ap_block_state26_pp0_stage0_iter6();
    void thread_ap_block_state27_pp0_stage1_iter6();
    void thread_ap_block_state28_pp0_stage2_iter6();
    void thread_ap_block_state29_pp0_stage3_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter7();
    void thread_ap_block_state31_io();
    void thread_ap_block_state31_pp0_stage1_iter7();
    void thread_ap_block_state32_io();
    void thread_ap_block_state32_pp0_stage2_iter7();
    void thread_ap_block_state33_io();
    void thread_ap_block_state33_pp0_stage3_iter7();
    void thread_ap_block_state34_io();
    void thread_ap_block_state34_pp0_stage0_iter8();
    void thread_ap_block_state35_io();
    void thread_ap_block_state35_pp0_stage1_iter8();
    void thread_ap_block_state36();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_629();
    void thread_ap_condition_634();
    void thread_ap_condition_639();
    void thread_ap_condition_644();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_1_phi_fu_233_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln53_1_fu_284_p1();
    void thread_bitcast_ln53_2_fu_378_p1();
    void thread_bitcast_ln53_3_fu_427_p1();
    void thread_bitcast_ln53_4_fu_476_p1();
    void thread_bitcast_ln53_fu_329_p1();
    void thread_grp_fu_240_ce();
    void thread_grp_fu_240_p0();
    void thread_grp_fu_240_p1();
    void thread_grp_fu_245_ce();
    void thread_grp_fu_245_p0();
    void thread_grp_fu_245_p1();
    void thread_grp_fu_250_ce();
    void thread_grp_fu_250_p0();
    void thread_grp_fu_250_p1();
    void thread_grp_fu_255_ce();
    void thread_grp_fu_255_p0();
    void thread_grp_fu_255_p1();
    void thread_grp_fu_260_ce();
    void thread_grp_fu_260_p0();
    void thread_grp_fu_265_ce();
    void thread_grp_fu_265_p0();
    void thread_grp_fu_270_ce();
    void thread_grp_fu_270_p0();
    void thread_grp_fu_275_ce();
    void thread_grp_fu_275_p0();
    void thread_grp_fu_280_ce();
    void thread_grp_fu_280_p0();
    void thread_i_fu_303_p2();
    void thread_icmp_ln34_fu_298_p2();
    void thread_icmp_ln53_1_fu_352_p2();
    void thread_icmp_ln53_2_fu_318_p2();
    void thread_icmp_ln53_3_fu_292_p2();
    void thread_icmp_ln53_4_fu_395_p2();
    void thread_icmp_ln53_5_fu_401_p2();
    void thread_icmp_ln53_6_fu_444_p2();
    void thread_icmp_ln53_7_fu_450_p2();
    void thread_icmp_ln53_8_fu_493_p2();
    void thread_icmp_ln53_9_fu_499_p2();
    void thread_icmp_ln53_fu_346_p2();
    void thread_icmp_ln57_fu_550_p2();
    void thread_my_input1_0_ack_in();
    void thread_my_input1_0_ack_out();
    void thread_my_input1_0_data_out();
    void thread_my_input1_0_load_A();
    void thread_my_input1_0_load_B();
    void thread_my_input1_0_sel();
    void thread_my_input1_0_state_cmp_full();
    void thread_my_input1_0_vld_in();
    void thread_my_input1_0_vld_out();
    void thread_my_input1_TDATA_blk_n();
    void thread_my_input1_TREADY();
    void thread_my_output_1_ack_in();
    void thread_my_output_1_ack_out();
    void thread_my_output_1_data_in();
    void thread_my_output_1_data_out();
    void thread_my_output_1_load_A();
    void thread_my_output_1_load_B();
    void thread_my_output_1_sel();
    void thread_my_output_1_state_cmp_full();
    void thread_my_output_1_vld_in();
    void thread_my_output_1_vld_out();
    void thread_my_output_TDATA();
    void thread_my_output_TDATA_blk_n();
    void thread_my_output_TVALID();
    void thread_or_ln53_1_fu_324_p2();
    void thread_or_ln53_2_fu_407_p2();
    void thread_or_ln53_3_fu_456_p2();
    void thread_or_ln53_4_fu_505_p2();
    void thread_or_ln53_fu_358_p2();
    void thread_p_tmp_3_0_3_fu_556_p3();
    void thread_p_tmp_3_1_3_fu_564_p3();
    void thread_p_tmp_3_2_3_fu_571_p3();
    void thread_p_tmp_3_3_3_fu_578_p3();
    void thread_tmp_1_fu_332_p4();
    void thread_tmp_4_fu_309_p4();
    void thread_tmp_6_fu_381_p4();
    void thread_tmp_7_fu_479_p4();
    void thread_tmp_9_fu_430_p4();
    void thread_trunc_ln53_1_fu_342_p1();
    void thread_trunc_ln53_2_fu_391_p1();
    void thread_trunc_ln53_3_fu_440_p1();
    void thread_trunc_ln53_4_fu_489_p1();
    void thread_trunc_ln53_fu_288_p1();
    void thread_zext_ln51_1_fu_423_p1();
    void thread_zext_ln51_2_fu_472_p1();
    void thread_zext_ln51_fu_374_p1();
    void thread_zext_ln53_1_fu_538_p1();
    void thread_zext_ln53_2_fu_541_p1();
    void thread_zext_ln53_fu_522_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
