// Seed: 3323102131
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_4;
  supply0 id_5 = id_3 - 1'b0;
  tri id_6;
  wire id_7;
  wire id_8;
  assign id_1 = id_6 !=? id_1;
  integer id_9;
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1
);
  supply1 id_3 = id_0;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  always_ff @(posedge 1 or posedge id_0) id_3 = id_1;
endmodule
module module_2 (
    input  tri1  id_0,
    input  uwire id_1,
    output logic id_2
);
  assign id_2 = 1'b0 + 1;
  id_4 :
  assert property (@(posedge $display(id_4 <= 1, 1)) 1 || 1'b0)
  else $display(id_1, !id_4, 1 & 1 & 1 !=? id_1, id_4 >= ~id_0);
  wire id_5 = 1 & 1;
  assign id_5 = id_4 < id_1 - 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  always @(posedge ~id_0 == id_4) begin : LABEL_0
    fork
      begin : LABEL_0
        id_4 = #id_6 1;
        id_2 = #1  (1);
      end
    join_none
  end
endmodule
