# Verilog Chip-8 :)
## Unimplemented:
- Draw opcode
- VF flag
- Reset
- Timers counting down

## Nice to look into
- Testing code using test-suite
- https://chip8.gulrak.net/ seems to document opcode ambiguities
- DRAW should wait for VBLANK (gonna skip this for now)
- Optimization/code cleanup?
