
Balloon_SPI4_Timer_ADC_15Junho_18h.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc80  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  0800be80  0800be80  0001be80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3ac  0800c3ac  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3ac  0800c3ac  0001c3ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3b4  0800c3b4  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3b4  0800c3b4  0001c3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3b8  0800c3b8  0001c3b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800c3bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006f8  200001f8  0800c5b4  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008f0  0800c5b4  000208f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000170e4  00000000  00000000  00020226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000357e  00000000  00000000  0003730a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  0003a888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001178  00000000  00000000  0003bb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad93  00000000  00000000  0003cd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019fb9  00000000  00000000  00067a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001052d7  00000000  00000000  00081a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00186d23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061a4  00000000  00000000  00186d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f8 	.word	0x200001f8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800be68 	.word	0x0800be68

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001fc 	.word	0x200001fc
 800023c:	0800be68 	.word	0x0800be68

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009e2:	463b      	mov	r3, r7
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009ee:	4b3e      	ldr	r3, [pc, #248]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 80009f0:	4a3e      	ldr	r2, [pc, #248]	; (8000aec <MX_ADC1_Init+0x110>)
 80009f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80009f4:	4b3c      	ldr	r3, [pc, #240]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009fa:	4b3b      	ldr	r3, [pc, #236]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a00:	4b39      	ldr	r3, [pc, #228]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a06:	4b38      	ldr	r3, [pc, #224]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a0c:	4b36      	ldr	r3, [pc, #216]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a14:	4b34      	ldr	r3, [pc, #208]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000a1c:	4b32      	ldr	r3, [pc, #200]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a1e:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000a22:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a24:	4b30      	ldr	r3, [pc, #192]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000a2a:	4b2f      	ldr	r3, [pc, #188]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a2c:	2205      	movs	r2, #5
 8000a2e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a30:	4b2d      	ldr	r3, [pc, #180]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a38:	4b2b      	ldr	r3, [pc, #172]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a3e:	482a      	ldr	r0, [pc, #168]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a40:	f001 fdea 	bl	8002618 <HAL_ADC_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000a4a:	f001 f86d 	bl	8001b28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000a4e:	4b28      	ldr	r3, [pc, #160]	; (8000af0 <MX_ADC1_Init+0x114>)
 8000a50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a52:	2301      	movs	r3, #1
 8000a54:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a56:	2300      	movs	r3, #0
 8000a58:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a5a:	463b      	mov	r3, r7
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4822      	ldr	r0, [pc, #136]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a60:	f001 fe1e 	bl	80026a0 <HAL_ADC_ConfigChannel>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000a6a:	f001 f85d 	bl	8001b28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a76:	463b      	mov	r3, r7
 8000a78:	4619      	mov	r1, r3
 8000a7a:	481b      	ldr	r0, [pc, #108]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a7c:	f001 fe10 	bl	80026a0 <HAL_ADC_ConfigChannel>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000a86:	f001 f84f 	bl	8001b28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a92:	463b      	mov	r3, r7
 8000a94:	4619      	mov	r1, r3
 8000a96:	4814      	ldr	r0, [pc, #80]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000a98:	f001 fe02 	bl	80026a0 <HAL_ADC_ConfigChannel>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000aa2:	f001 f841 	bl	8001b28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000aa6:	230a      	movs	r3, #10
 8000aa8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000aaa:	2304      	movs	r3, #4
 8000aac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aae:	463b      	mov	r3, r7
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	480d      	ldr	r0, [pc, #52]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000ab4:	f001 fdf4 	bl	80026a0 <HAL_ADC_ConfigChannel>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000abe:	f001 f833 	bl	8001b28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000ac2:	230d      	movs	r3, #13
 8000ac4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000ac6:	2305      	movs	r3, #5
 8000ac8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aca:	463b      	mov	r3, r7
 8000acc:	4619      	mov	r1, r3
 8000ace:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <MX_ADC1_Init+0x10c>)
 8000ad0:	f001 fde6 	bl	80026a0 <HAL_ADC_ConfigChannel>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 8000ada:	f001 f825 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ade:	bf00      	nop
 8000ae0:	3710      	adds	r7, #16
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	20000214 	.word	0x20000214
 8000aec:	40012000 	.word	0x40012000
 8000af0:	10000012 	.word	0x10000012

08000af4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08a      	sub	sp, #40	; 0x28
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]
 8000b08:	60da      	str	r2, [r3, #12]
 8000b0a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a39      	ldr	r2, [pc, #228]	; (8000bf8 <HAL_ADC_MspInit+0x104>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d16b      	bne.n	8000bee <HAL_ADC_MspInit+0xfa>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b16:	4b39      	ldr	r3, [pc, #228]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1a:	4a38      	ldr	r2, [pc, #224]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b20:	6453      	str	r3, [r2, #68]	; 0x44
 8000b22:	4b36      	ldr	r3, [pc, #216]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	4b33      	ldr	r3, [pc, #204]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	4a32      	ldr	r2, [pc, #200]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b34:	f043 0304 	orr.w	r3, r3, #4
 8000b38:	6313      	str	r3, [r2, #48]	; 0x30
 8000b3a:	4b30      	ldr	r3, [pc, #192]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b46:	4b2d      	ldr	r3, [pc, #180]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	4a2c      	ldr	r2, [pc, #176]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b4c:	f043 0301 	orr.w	r3, r3, #1
 8000b50:	6313      	str	r3, [r2, #48]	; 0x30
 8000b52:	4b2a      	ldr	r3, [pc, #168]	; (8000bfc <HAL_ADC_MspInit+0x108>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	f003 0301 	and.w	r3, r3, #1
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    PA0/WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000b5e:	2309      	movs	r3, #9
 8000b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b62:	2303      	movs	r3, #3
 8000b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4823      	ldr	r0, [pc, #140]	; (8000c00 <HAL_ADC_MspInit+0x10c>)
 8000b72:	f002 fc73 	bl	800345c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000b76:	2309      	movs	r3, #9
 8000b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b82:	f107 0314 	add.w	r3, r7, #20
 8000b86:	4619      	mov	r1, r3
 8000b88:	481e      	ldr	r0, [pc, #120]	; (8000c04 <HAL_ADC_MspInit+0x110>)
 8000b8a:	f002 fc67 	bl	800345c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000b8e:	4b1e      	ldr	r3, [pc, #120]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000b90:	4a1e      	ldr	r2, [pc, #120]	; (8000c0c <HAL_ADC_MspInit+0x118>)
 8000b92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000b94:	4b1c      	ldr	r3, [pc, #112]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ba0:	4b19      	ldr	r3, [pc, #100]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ba6:	4b18      	ldr	r3, [pc, #96]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000ba8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bae:	4b16      	ldr	r3, [pc, #88]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000bb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bbc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000bbe:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000bc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bc4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000bc6:	4b10      	ldr	r3, [pc, #64]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000bd2:	480d      	ldr	r0, [pc, #52]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000bd4:	f002 f8c6 	bl	8002d64 <HAL_DMA_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 8000bde:	f000 ffa3 	bl	8001b28 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a08      	ldr	r2, [pc, #32]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000be6:	639a      	str	r2, [r3, #56]	; 0x38
 8000be8:	4a07      	ldr	r2, [pc, #28]	; (8000c08 <HAL_ADC_MspInit+0x114>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	; 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40012000 	.word	0x40012000
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020800 	.word	0x40020800
 8000c04:	40020000 	.word	0x40020000
 8000c08:	2000025c 	.word	0x2000025c
 8000c0c:	40026410 	.word	0x40026410

08000c10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c16:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <MX_DMA_Init+0x38>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a0b      	ldr	r2, [pc, #44]	; (8000c48 <MX_DMA_Init+0x38>)
 8000c1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <MX_DMA_Init+0x38>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2100      	movs	r1, #0
 8000c32:	2038      	movs	r0, #56	; 0x38
 8000c34:	f002 f85f 	bl	8002cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c38:	2038      	movs	r0, #56	; 0x38
 8000c3a:	f002 f878 	bl	8002d2e <HAL_NVIC_EnableIRQ>

}
 8000c3e:	bf00      	nop
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40023800 	.word	0x40023800

08000c4c <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000c50:	2200      	movs	r2, #0
 8000c52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c56:	4804      	ldr	r0, [pc, #16]	; (8000c68 <SELECT+0x1c>)
 8000c58:	f002 fdac 	bl	80037b4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	f001 fcb7 	bl	80025d0 <HAL_Delay>
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40020c00 	.word	0x40020c00

08000c6c <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000c70:	2201      	movs	r2, #1
 8000c72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c76:	4804      	ldr	r0, [pc, #16]	; (8000c88 <DESELECT+0x1c>)
 8000c78:	f002 fd9c 	bl	80037b4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	f001 fca7 	bl	80025d0 <HAL_Delay>
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40020c00 	.word	0x40020c00

08000c8c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000c96:	bf00      	nop
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <SPI_TxByte+0x30>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d1f8      	bne.n	8000c98 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000ca6:	1df9      	adds	r1, r7, #7
 8000ca8:	2364      	movs	r3, #100	; 0x64
 8000caa:	2201      	movs	r2, #1
 8000cac:	4803      	ldr	r0, [pc, #12]	; (8000cbc <SPI_TxByte+0x30>)
 8000cae:	f003 ff72 	bl	8004b96 <HAL_SPI_Transmit>
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20000314 	.word	0x20000314

08000cc0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	460b      	mov	r3, r1
 8000cca:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000ccc:	bf00      	nop
 8000cce:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <SPI_TxBuffer+0x30>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	f003 0302 	and.w	r3, r3, #2
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d1f8      	bne.n	8000cce <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000cdc:	887a      	ldrh	r2, [r7, #2]
 8000cde:	2364      	movs	r3, #100	; 0x64
 8000ce0:	6879      	ldr	r1, [r7, #4]
 8000ce2:	4803      	ldr	r0, [pc, #12]	; (8000cf0 <SPI_TxBuffer+0x30>)
 8000ce4:	f003 ff57 	bl	8004b96 <HAL_SPI_Transmit>
}
 8000ce8:	bf00      	nop
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	20000314 	.word	0x20000314

08000cf4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000cfa:	23ff      	movs	r3, #255	; 0xff
 8000cfc:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000cfe:	bf00      	nop
 8000d00:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <SPI_RxByte+0x34>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d1f8      	bne.n	8000d00 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000d0e:	1dba      	adds	r2, r7, #6
 8000d10:	1df9      	adds	r1, r7, #7
 8000d12:	2364      	movs	r3, #100	; 0x64
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	2301      	movs	r3, #1
 8000d18:	4803      	ldr	r0, [pc, #12]	; (8000d28 <SPI_RxByte+0x34>)
 8000d1a:	f004 f8aa 	bl	8004e72 <HAL_SPI_TransmitReceive>

	return data;
 8000d1e:	79bb      	ldrb	r3, [r7, #6]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000314 	.word	0x20000314

08000d2c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000d34:	f7ff ffde 	bl	8000cf4 <SPI_RxByte>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	701a      	strb	r2, [r3, #0]
}
 8000d40:	bf00      	nop
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000d4e:	4b0a      	ldr	r3, [pc, #40]	; (8000d78 <SD_ReadyWait+0x30>)
 8000d50:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000d54:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000d56:	f7ff ffcd 	bl	8000cf4 <SPI_RxByte>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	2bff      	cmp	r3, #255	; 0xff
 8000d62:	d003      	beq.n	8000d6c <SD_ReadyWait+0x24>
 8000d64:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <SD_ReadyWait+0x30>)
 8000d66:	881b      	ldrh	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d1f4      	bne.n	8000d56 <SD_ReadyWait+0xe>

	return res;
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	200003e0 	.word	0x200003e0

08000d7c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000d82:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000d86:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000d88:	f7ff ff70 	bl	8000c6c <DESELECT>
	for(int i = 0; i < 10; i++)
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	e005      	b.n	8000d9e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000d92:	20ff      	movs	r0, #255	; 0xff
 8000d94:	f7ff ff7a 	bl	8000c8c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	2b09      	cmp	r3, #9
 8000da2:	ddf6      	ble.n	8000d92 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000da4:	f7ff ff52 	bl	8000c4c <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000da8:	2340      	movs	r3, #64	; 0x40
 8000daa:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000dbc:	2395      	movs	r3, #149	; 0x95
 8000dbe:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	2106      	movs	r1, #6
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff ff7b 	bl	8000cc0 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8000dca:	e002      	b.n	8000dd2 <SD_PowerOn+0x56>
	{
		cnt--;
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8000dd2:	f7ff ff8f 	bl	8000cf4 <SPI_RxByte>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d002      	beq.n	8000de2 <SD_PowerOn+0x66>
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1f4      	bne.n	8000dcc <SD_PowerOn+0x50>
	}

	DESELECT();
 8000de2:	f7ff ff43 	bl	8000c6c <DESELECT>
	SPI_TxByte(0XFF);
 8000de6:	20ff      	movs	r0, #255	; 0xff
 8000de8:	f7ff ff50 	bl	8000c8c <SPI_TxByte>

	PowerFlag = 1;
 8000dec:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <SD_PowerOn+0x80>)
 8000dee:	2201      	movs	r2, #1
 8000df0:	701a      	strb	r2, [r3, #0]
}
 8000df2:	bf00      	nop
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	200002bd 	.word	0x200002bd

08000e00 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000e04:	4b03      	ldr	r3, [pc, #12]	; (8000e14 <SD_PowerOff+0x14>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	701a      	strb	r2, [r3, #0]
}
 8000e0a:	bf00      	nop
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	200002bd 	.word	0x200002bd

08000e18 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000e1c:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <SD_CheckPower+0x14>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	200002bd 	.word	0x200002bd

08000e30 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	; (8000e88 <SD_RxDataBlock+0x58>)
 8000e3c:	22c8      	movs	r2, #200	; 0xc8
 8000e3e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000e40:	f7ff ff58 	bl	8000cf4 <SPI_RxByte>
 8000e44:	4603      	mov	r3, r0
 8000e46:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000e48:	7bfb      	ldrb	r3, [r7, #15]
 8000e4a:	2bff      	cmp	r3, #255	; 0xff
 8000e4c:	d103      	bne.n	8000e56 <SD_RxDataBlock+0x26>
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <SD_RxDataBlock+0x58>)
 8000e50:	881b      	ldrh	r3, [r3, #0]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1f4      	bne.n	8000e40 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
 8000e58:	2bfe      	cmp	r3, #254	; 0xfe
 8000e5a:	d001      	beq.n	8000e60 <SD_RxDataBlock+0x30>
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	e00f      	b.n	8000e80 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	1c5a      	adds	r2, r3, #1
 8000e64:	607a      	str	r2, [r7, #4]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff ff60 	bl	8000d2c <SPI_RxBytePtr>
	} while(len--);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	1e5a      	subs	r2, r3, #1
 8000e70:	603a      	str	r2, [r7, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1f4      	bne.n	8000e60 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8000e76:	f7ff ff3d 	bl	8000cf4 <SPI_RxByte>
	SPI_RxByte();
 8000e7a:	f7ff ff3b 	bl	8000cf4 <SPI_RxByte>

	return TRUE;
 8000e7e:	2301      	movs	r3, #1
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200003de 	.word	0x200003de

08000e8c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8000e9c:	f7ff ff54 	bl	8000d48 <SD_ReadyWait>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2bff      	cmp	r3, #255	; 0xff
 8000ea4:	d001      	beq.n	8000eaa <SD_TxDataBlock+0x1e>
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	e02f      	b.n	8000f0a <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8000eaa:	78fb      	ldrb	r3, [r7, #3]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff feed 	bl	8000c8c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8000eb2:	78fb      	ldrb	r3, [r7, #3]
 8000eb4:	2bfd      	cmp	r3, #253	; 0xfd
 8000eb6:	d020      	beq.n	8000efa <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8000eb8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f7ff feff 	bl	8000cc0 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000ec2:	f7ff ff17 	bl	8000cf4 <SPI_RxByte>
		SPI_RxByte();
 8000ec6:	f7ff ff15 	bl	8000cf4 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8000eca:	e00b      	b.n	8000ee4 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000ecc:	f7ff ff12 	bl	8000cf4 <SPI_RxByte>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	f003 031f 	and.w	r3, r3, #31
 8000eda:	2b05      	cmp	r3, #5
 8000edc:	d006      	beq.n	8000eec <SD_TxDataBlock+0x60>
			i++;
 8000ede:	7bbb      	ldrb	r3, [r7, #14]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000ee4:	7bbb      	ldrb	r3, [r7, #14]
 8000ee6:	2b40      	cmp	r3, #64	; 0x40
 8000ee8:	d9f0      	bls.n	8000ecc <SD_TxDataBlock+0x40>
 8000eea:	e000      	b.n	8000eee <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000eec:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000eee:	bf00      	nop
 8000ef0:	f7ff ff00 	bl	8000cf4 <SPI_RxByte>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d0fa      	beq.n	8000ef0 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000efa:	7bfb      	ldrb	r3, [r7, #15]
 8000efc:	f003 031f 	and.w	r3, r3, #31
 8000f00:	2b05      	cmp	r3, #5
 8000f02:	d101      	bne.n	8000f08 <SD_TxDataBlock+0x7c>
 8000f04:	2301      	movs	r3, #1
 8000f06:	e000      	b.n	8000f0a <SD_TxDataBlock+0x7e>

	return FALSE;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b084      	sub	sp, #16
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	4603      	mov	r3, r0
 8000f1a:	6039      	str	r1, [r7, #0]
 8000f1c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000f1e:	f7ff ff13 	bl	8000d48 <SD_ReadyWait>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2bff      	cmp	r3, #255	; 0xff
 8000f26:	d001      	beq.n	8000f2c <SD_SendCmd+0x1a>
 8000f28:	23ff      	movs	r3, #255	; 0xff
 8000f2a:	e042      	b.n	8000fb2 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff feac 	bl	8000c8c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	0e1b      	lsrs	r3, r3, #24
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fea6 	bl	8000c8c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	0c1b      	lsrs	r3, r3, #16
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fea0 	bl	8000c8c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	0a1b      	lsrs	r3, r3, #8
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff fe9a 	bl	8000c8c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fe95 	bl	8000c8c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	2b40      	cmp	r3, #64	; 0x40
 8000f66:	d102      	bne.n	8000f6e <SD_SendCmd+0x5c>
 8000f68:	2395      	movs	r3, #149	; 0x95
 8000f6a:	73fb      	strb	r3, [r7, #15]
 8000f6c:	e007      	b.n	8000f7e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	2b48      	cmp	r3, #72	; 0x48
 8000f72:	d102      	bne.n	8000f7a <SD_SendCmd+0x68>
 8000f74:	2387      	movs	r3, #135	; 0x87
 8000f76:	73fb      	strb	r3, [r7, #15]
 8000f78:	e001      	b.n	8000f7e <SD_SendCmd+0x6c>
	else crc = 1;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fe83 	bl	8000c8c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	2b4c      	cmp	r3, #76	; 0x4c
 8000f8a:	d101      	bne.n	8000f90 <SD_SendCmd+0x7e>
 8000f8c:	f7ff feb2 	bl	8000cf4 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000f90:	230a      	movs	r3, #10
 8000f92:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000f94:	f7ff feae 	bl	8000cf4 <SPI_RxByte>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000f9c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	da05      	bge.n	8000fb0 <SD_SendCmd+0x9e>
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	73bb      	strb	r3, [r7, #14]
 8000faa:	7bbb      	ldrb	r3, [r7, #14]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1f1      	bne.n	8000f94 <SD_SendCmd+0x82>

	return res;
 8000fb0:	7b7b      	ldrb	r3, [r7, #13]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000fbc:	b590      	push	{r4, r7, lr}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <SD_disk_initialize+0x14>
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e0d1      	b.n	8001174 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000fd0:	4b6a      	ldr	r3, [pc, #424]	; (800117c <SD_disk_initialize+0x1c0>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f003 0302 	and.w	r3, r3, #2
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d003      	beq.n	8000fe6 <SD_disk_initialize+0x2a>
 8000fde:	4b67      	ldr	r3, [pc, #412]	; (800117c <SD_disk_initialize+0x1c0>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	e0c6      	b.n	8001174 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8000fe6:	f7ff fec9 	bl	8000d7c <SD_PowerOn>

	/* slave select */
	SELECT();
 8000fea:	f7ff fe2f 	bl	8000c4c <SELECT>

	/* check disk type */
	type = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2040      	movs	r0, #64	; 0x40
 8000ff6:	f7ff ff8c 	bl	8000f12 <SD_SendCmd>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	f040 80a1 	bne.w	8001144 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8001002:	4b5f      	ldr	r3, [pc, #380]	; (8001180 <SD_disk_initialize+0x1c4>)
 8001004:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001008:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800100a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800100e:	2048      	movs	r0, #72	; 0x48
 8001010:	f7ff ff7f 	bl	8000f12 <SD_SendCmd>
 8001014:	4603      	mov	r3, r0
 8001016:	2b01      	cmp	r3, #1
 8001018:	d155      	bne.n	80010c6 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800101a:	2300      	movs	r3, #0
 800101c:	73fb      	strb	r3, [r7, #15]
 800101e:	e00c      	b.n	800103a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001020:	7bfc      	ldrb	r4, [r7, #15]
 8001022:	f7ff fe67 	bl	8000cf4 <SPI_RxByte>
 8001026:	4603      	mov	r3, r0
 8001028:	461a      	mov	r2, r3
 800102a:	f104 0310 	add.w	r3, r4, #16
 800102e:	443b      	add	r3, r7
 8001030:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	3301      	adds	r3, #1
 8001038:	73fb      	strb	r3, [r7, #15]
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	2b03      	cmp	r3, #3
 800103e:	d9ef      	bls.n	8001020 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001040:	7abb      	ldrb	r3, [r7, #10]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d17e      	bne.n	8001144 <SD_disk_initialize+0x188>
 8001046:	7afb      	ldrb	r3, [r7, #11]
 8001048:	2baa      	cmp	r3, #170	; 0xaa
 800104a:	d17b      	bne.n	8001144 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800104c:	2100      	movs	r1, #0
 800104e:	2077      	movs	r0, #119	; 0x77
 8001050:	f7ff ff5f 	bl	8000f12 <SD_SendCmd>
 8001054:	4603      	mov	r3, r0
 8001056:	2b01      	cmp	r3, #1
 8001058:	d807      	bhi.n	800106a <SD_disk_initialize+0xae>
 800105a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800105e:	2069      	movs	r0, #105	; 0x69
 8001060:	f7ff ff57 	bl	8000f12 <SD_SendCmd>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d004      	beq.n	8001074 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800106a:	4b45      	ldr	r3, [pc, #276]	; (8001180 <SD_disk_initialize+0x1c4>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d1ec      	bne.n	800104c <SD_disk_initialize+0x90>
 8001072:	e000      	b.n	8001076 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001074:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001076:	4b42      	ldr	r3, [pc, #264]	; (8001180 <SD_disk_initialize+0x1c4>)
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d062      	beq.n	8001144 <SD_disk_initialize+0x188>
 800107e:	2100      	movs	r1, #0
 8001080:	207a      	movs	r0, #122	; 0x7a
 8001082:	f7ff ff46 	bl	8000f12 <SD_SendCmd>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d15b      	bne.n	8001144 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800108c:	2300      	movs	r3, #0
 800108e:	73fb      	strb	r3, [r7, #15]
 8001090:	e00c      	b.n	80010ac <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8001092:	7bfc      	ldrb	r4, [r7, #15]
 8001094:	f7ff fe2e 	bl	8000cf4 <SPI_RxByte>
 8001098:	4603      	mov	r3, r0
 800109a:	461a      	mov	r2, r3
 800109c:	f104 0310 	add.w	r3, r4, #16
 80010a0:	443b      	add	r3, r7
 80010a2:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	3301      	adds	r3, #1
 80010aa:	73fb      	strb	r3, [r7, #15]
 80010ac:	7bfb      	ldrb	r3, [r7, #15]
 80010ae:	2b03      	cmp	r3, #3
 80010b0:	d9ef      	bls.n	8001092 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80010b2:	7a3b      	ldrb	r3, [r7, #8]
 80010b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <SD_disk_initialize+0x104>
 80010bc:	230c      	movs	r3, #12
 80010be:	e000      	b.n	80010c2 <SD_disk_initialize+0x106>
 80010c0:	2304      	movs	r3, #4
 80010c2:	73bb      	strb	r3, [r7, #14]
 80010c4:	e03e      	b.n	8001144 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80010c6:	2100      	movs	r1, #0
 80010c8:	2077      	movs	r0, #119	; 0x77
 80010ca:	f7ff ff22 	bl	8000f12 <SD_SendCmd>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d808      	bhi.n	80010e6 <SD_disk_initialize+0x12a>
 80010d4:	2100      	movs	r1, #0
 80010d6:	2069      	movs	r0, #105	; 0x69
 80010d8:	f7ff ff1b 	bl	8000f12 <SD_SendCmd>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d801      	bhi.n	80010e6 <SD_disk_initialize+0x12a>
 80010e2:	2302      	movs	r3, #2
 80010e4:	e000      	b.n	80010e8 <SD_disk_initialize+0x12c>
 80010e6:	2301      	movs	r3, #1
 80010e8:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80010ea:	7bbb      	ldrb	r3, [r7, #14]
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d10e      	bne.n	800110e <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80010f0:	2100      	movs	r1, #0
 80010f2:	2077      	movs	r0, #119	; 0x77
 80010f4:	f7ff ff0d 	bl	8000f12 <SD_SendCmd>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d80e      	bhi.n	800111c <SD_disk_initialize+0x160>
 80010fe:	2100      	movs	r1, #0
 8001100:	2069      	movs	r0, #105	; 0x69
 8001102:	f7ff ff06 	bl	8000f12 <SD_SendCmd>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d107      	bne.n	800111c <SD_disk_initialize+0x160>
 800110c:	e00c      	b.n	8001128 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800110e:	2100      	movs	r1, #0
 8001110:	2041      	movs	r0, #65	; 0x41
 8001112:	f7ff fefe 	bl	8000f12 <SD_SendCmd>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d004      	beq.n	8001126 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800111c:	4b18      	ldr	r3, [pc, #96]	; (8001180 <SD_disk_initialize+0x1c4>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d1e2      	bne.n	80010ea <SD_disk_initialize+0x12e>
 8001124:	e000      	b.n	8001128 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001126:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001128:	4b15      	ldr	r3, [pc, #84]	; (8001180 <SD_disk_initialize+0x1c4>)
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d007      	beq.n	8001140 <SD_disk_initialize+0x184>
 8001130:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001134:	2050      	movs	r0, #80	; 0x50
 8001136:	f7ff feec 	bl	8000f12 <SD_SendCmd>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <SD_disk_initialize+0x188>
 8001140:	2300      	movs	r3, #0
 8001142:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8001144:	4a0f      	ldr	r2, [pc, #60]	; (8001184 <SD_disk_initialize+0x1c8>)
 8001146:	7bbb      	ldrb	r3, [r7, #14]
 8001148:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800114a:	f7ff fd8f 	bl	8000c6c <DESELECT>
	SPI_RxByte();
 800114e:	f7ff fdd1 	bl	8000cf4 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d008      	beq.n	800116a <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8001158:	4b08      	ldr	r3, [pc, #32]	; (800117c <SD_disk_initialize+0x1c0>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	f023 0301 	bic.w	r3, r3, #1
 8001162:	b2da      	uxtb	r2, r3
 8001164:	4b05      	ldr	r3, [pc, #20]	; (800117c <SD_disk_initialize+0x1c0>)
 8001166:	701a      	strb	r2, [r3, #0]
 8001168:	e001      	b.n	800116e <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800116a:	f7ff fe49 	bl	8000e00 <SD_PowerOff>
	}

	return Stat;
 800116e:	4b03      	ldr	r3, [pc, #12]	; (800117c <SD_disk_initialize+0x1c0>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	b2db      	uxtb	r3, r3
}
 8001174:	4618      	mov	r0, r3
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	bd90      	pop	{r4, r7, pc}
 800117c:	20000000 	.word	0x20000000
 8001180:	200003de 	.word	0x200003de
 8001184:	200002bc 	.word	0x200002bc

08001188 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <SD_disk_status+0x14>
 8001198:	2301      	movs	r3, #1
 800119a:	e002      	b.n	80011a2 <SD_disk_status+0x1a>
	return Stat;
 800119c:	4b04      	ldr	r3, [pc, #16]	; (80011b0 <SD_disk_status+0x28>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b2db      	uxtb	r3, r3
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	20000000 	.word	0x20000000

080011b4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60b9      	str	r1, [r7, #8]
 80011bc:	607a      	str	r2, [r7, #4]
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	4603      	mov	r3, r0
 80011c2:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d102      	bne.n	80011d0 <SD_disk_read+0x1c>
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d101      	bne.n	80011d4 <SD_disk_read+0x20>
 80011d0:	2304      	movs	r3, #4
 80011d2:	e051      	b.n	8001278 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80011d4:	4b2a      	ldr	r3, [pc, #168]	; (8001280 <SD_disk_read+0xcc>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SD_disk_read+0x32>
 80011e2:	2303      	movs	r3, #3
 80011e4:	e048      	b.n	8001278 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80011e6:	4b27      	ldr	r3, [pc, #156]	; (8001284 <SD_disk_read+0xd0>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	f003 0304 	and.w	r3, r3, #4
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d102      	bne.n	80011f8 <SD_disk_read+0x44>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	025b      	lsls	r3, r3, #9
 80011f6:	607b      	str	r3, [r7, #4]

	SELECT();
 80011f8:	f7ff fd28 	bl	8000c4c <SELECT>

	if (count == 1)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d111      	bne.n	8001226 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001202:	6879      	ldr	r1, [r7, #4]
 8001204:	2051      	movs	r0, #81	; 0x51
 8001206:	f7ff fe84 	bl	8000f12 <SD_SendCmd>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d129      	bne.n	8001264 <SD_disk_read+0xb0>
 8001210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001214:	68b8      	ldr	r0, [r7, #8]
 8001216:	f7ff fe0b 	bl	8000e30 <SD_RxDataBlock>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d021      	beq.n	8001264 <SD_disk_read+0xb0>
 8001220:	2300      	movs	r3, #0
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	e01e      	b.n	8001264 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	2052      	movs	r0, #82	; 0x52
 800122a:	f7ff fe72 	bl	8000f12 <SD_SendCmd>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d117      	bne.n	8001264 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001234:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001238:	68b8      	ldr	r0, [r7, #8]
 800123a:	f7ff fdf9 	bl	8000e30 <SD_RxDataBlock>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d00a      	beq.n	800125a <SD_disk_read+0xa6>
				buff += 512;
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800124a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	3b01      	subs	r3, #1
 8001250:	603b      	str	r3, [r7, #0]
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d1ed      	bne.n	8001234 <SD_disk_read+0x80>
 8001258:	e000      	b.n	800125c <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 800125a:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800125c:	2100      	movs	r1, #0
 800125e:	204c      	movs	r0, #76	; 0x4c
 8001260:	f7ff fe57 	bl	8000f12 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8001264:	f7ff fd02 	bl	8000c6c <DESELECT>
	SPI_RxByte();
 8001268:	f7ff fd44 	bl	8000cf4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	bf14      	ite	ne
 8001272:	2301      	movne	r3, #1
 8001274:	2300      	moveq	r3, #0
 8001276:	b2db      	uxtb	r3, r3
}
 8001278:	4618      	mov	r0, r3
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000000 	.word	0x20000000
 8001284:	200002bc 	.word	0x200002bc

08001288 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	60b9      	str	r1, [r7, #8]
 8001290:	607a      	str	r2, [r7, #4]
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	4603      	mov	r3, r0
 8001296:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d102      	bne.n	80012a4 <SD_disk_write+0x1c>
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d101      	bne.n	80012a8 <SD_disk_write+0x20>
 80012a4:	2304      	movs	r3, #4
 80012a6:	e06b      	b.n	8001380 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80012a8:	4b37      	ldr	r3, [pc, #220]	; (8001388 <SD_disk_write+0x100>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <SD_disk_write+0x32>
 80012b6:	2303      	movs	r3, #3
 80012b8:	e062      	b.n	8001380 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80012ba:	4b33      	ldr	r3, [pc, #204]	; (8001388 <SD_disk_write+0x100>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <SD_disk_write+0x44>
 80012c8:	2302      	movs	r3, #2
 80012ca:	e059      	b.n	8001380 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80012cc:	4b2f      	ldr	r3, [pc, #188]	; (800138c <SD_disk_write+0x104>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d102      	bne.n	80012de <SD_disk_write+0x56>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	025b      	lsls	r3, r3, #9
 80012dc:	607b      	str	r3, [r7, #4]

	SELECT();
 80012de:	f7ff fcb5 	bl	8000c4c <SELECT>

	if (count == 1)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d110      	bne.n	800130a <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80012e8:	6879      	ldr	r1, [r7, #4]
 80012ea:	2058      	movs	r0, #88	; 0x58
 80012ec:	f7ff fe11 	bl	8000f12 <SD_SendCmd>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d13a      	bne.n	800136c <SD_disk_write+0xe4>
 80012f6:	21fe      	movs	r1, #254	; 0xfe
 80012f8:	68b8      	ldr	r0, [r7, #8]
 80012fa:	f7ff fdc7 	bl	8000e8c <SD_TxDataBlock>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d033      	beq.n	800136c <SD_disk_write+0xe4>
			count = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	603b      	str	r3, [r7, #0]
 8001308:	e030      	b.n	800136c <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800130a:	4b20      	ldr	r3, [pc, #128]	; (800138c <SD_disk_write+0x104>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	2b00      	cmp	r3, #0
 8001314:	d007      	beq.n	8001326 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8001316:	2100      	movs	r1, #0
 8001318:	2077      	movs	r0, #119	; 0x77
 800131a:	f7ff fdfa 	bl	8000f12 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800131e:	6839      	ldr	r1, [r7, #0]
 8001320:	2057      	movs	r0, #87	; 0x57
 8001322:	f7ff fdf6 	bl	8000f12 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001326:	6879      	ldr	r1, [r7, #4]
 8001328:	2059      	movs	r0, #89	; 0x59
 800132a:	f7ff fdf2 	bl	8000f12 <SD_SendCmd>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d11b      	bne.n	800136c <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001334:	21fc      	movs	r1, #252	; 0xfc
 8001336:	68b8      	ldr	r0, [r7, #8]
 8001338:	f7ff fda8 	bl	8000e8c <SD_TxDataBlock>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d00a      	beq.n	8001358 <SD_disk_write+0xd0>
				buff += 512;
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001348:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	3b01      	subs	r3, #1
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1ee      	bne.n	8001334 <SD_disk_write+0xac>
 8001356:	e000      	b.n	800135a <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001358:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800135a:	21fd      	movs	r1, #253	; 0xfd
 800135c:	2000      	movs	r0, #0
 800135e:	f7ff fd95 	bl	8000e8c <SD_TxDataBlock>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <SD_disk_write+0xe4>
			{
				count = 1;
 8001368:	2301      	movs	r3, #1
 800136a:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 800136c:	f7ff fc7e 	bl	8000c6c <DESELECT>
	SPI_RxByte();
 8001370:	f7ff fcc0 	bl	8000cf4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	bf14      	ite	ne
 800137a:	2301      	movne	r3, #1
 800137c:	2300      	moveq	r3, #0
 800137e:	b2db      	uxtb	r3, r3
}
 8001380:	4618      	mov	r0, r3
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000000 	.word	0x20000000
 800138c:	200002bc 	.word	0x200002bc

08001390 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b08b      	sub	sp, #44	; 0x2c
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	603a      	str	r2, [r7, #0]
 800139a:	71fb      	strb	r3, [r7, #7]
 800139c:	460b      	mov	r3, r1
 800139e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <SD_disk_ioctl+0x1e>
 80013aa:	2304      	movs	r3, #4
 80013ac:	e115      	b.n	80015da <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 80013b4:	79bb      	ldrb	r3, [r7, #6]
 80013b6:	2b05      	cmp	r3, #5
 80013b8:	d124      	bne.n	8001404 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 80013ba:	6a3b      	ldr	r3, [r7, #32]
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d012      	beq.n	80013e8 <SD_disk_ioctl+0x58>
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	dc1a      	bgt.n	80013fc <SD_disk_ioctl+0x6c>
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d002      	beq.n	80013d0 <SD_disk_ioctl+0x40>
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d006      	beq.n	80013dc <SD_disk_ioctl+0x4c>
 80013ce:	e015      	b.n	80013fc <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 80013d0:	f7ff fd16 	bl	8000e00 <SD_PowerOff>
			res = RES_OK;
 80013d4:	2300      	movs	r3, #0
 80013d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80013da:	e0fc      	b.n	80015d6 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 80013dc:	f7ff fcce 	bl	8000d7c <SD_PowerOn>
			res = RES_OK;
 80013e0:	2300      	movs	r3, #0
 80013e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80013e6:	e0f6      	b.n	80015d6 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 80013e8:	6a3b      	ldr	r3, [r7, #32]
 80013ea:	1c5c      	adds	r4, r3, #1
 80013ec:	f7ff fd14 	bl	8000e18 <SD_CheckPower>
 80013f0:	4603      	mov	r3, r0
 80013f2:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 80013f4:	2300      	movs	r3, #0
 80013f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80013fa:	e0ec      	b.n	80015d6 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 80013fc:	2304      	movs	r3, #4
 80013fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001402:	e0e8      	b.n	80015d6 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001404:	4b77      	ldr	r3, [pc, #476]	; (80015e4 <SD_disk_ioctl+0x254>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <SD_disk_ioctl+0x86>
 8001412:	2303      	movs	r3, #3
 8001414:	e0e1      	b.n	80015da <SD_disk_ioctl+0x24a>

		SELECT();
 8001416:	f7ff fc19 	bl	8000c4c <SELECT>

		switch (ctrl)
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	2b0d      	cmp	r3, #13
 800141e:	f200 80cb 	bhi.w	80015b8 <SD_disk_ioctl+0x228>
 8001422:	a201      	add	r2, pc, #4	; (adr r2, 8001428 <SD_disk_ioctl+0x98>)
 8001424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001428:	08001523 	.word	0x08001523
 800142c:	08001461 	.word	0x08001461
 8001430:	08001513 	.word	0x08001513
 8001434:	080015b9 	.word	0x080015b9
 8001438:	080015b9 	.word	0x080015b9
 800143c:	080015b9 	.word	0x080015b9
 8001440:	080015b9 	.word	0x080015b9
 8001444:	080015b9 	.word	0x080015b9
 8001448:	080015b9 	.word	0x080015b9
 800144c:	080015b9 	.word	0x080015b9
 8001450:	080015b9 	.word	0x080015b9
 8001454:	08001535 	.word	0x08001535
 8001458:	08001559 	.word	0x08001559
 800145c:	0800157d 	.word	0x0800157d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001460:	2100      	movs	r1, #0
 8001462:	2049      	movs	r0, #73	; 0x49
 8001464:	f7ff fd55 	bl	8000f12 <SD_SendCmd>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	f040 80a8 	bne.w	80015c0 <SD_disk_ioctl+0x230>
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	2110      	movs	r1, #16
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fcda 	bl	8000e30 <SD_RxDataBlock>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	f000 809e 	beq.w	80015c0 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8001484:	7b3b      	ldrb	r3, [r7, #12]
 8001486:	099b      	lsrs	r3, r3, #6
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b01      	cmp	r3, #1
 800148c:	d10e      	bne.n	80014ac <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800148e:	7d7b      	ldrb	r3, [r7, #21]
 8001490:	b29a      	uxth	r2, r3
 8001492:	7d3b      	ldrb	r3, [r7, #20]
 8001494:	b29b      	uxth	r3, r3
 8001496:	021b      	lsls	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	4413      	add	r3, r2
 800149c:	b29b      	uxth	r3, r3
 800149e:	3301      	adds	r3, #1
 80014a0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80014a2:	8bfb      	ldrh	r3, [r7, #30]
 80014a4:	029a      	lsls	r2, r3, #10
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	e02e      	b.n	800150a <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80014ac:	7c7b      	ldrb	r3, [r7, #17]
 80014ae:	f003 030f 	and.w	r3, r3, #15
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	7dbb      	ldrb	r3, [r7, #22]
 80014b6:	09db      	lsrs	r3, r3, #7
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4413      	add	r3, r2
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	7d7b      	ldrb	r3, [r7, #21]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	f003 0306 	and.w	r3, r3, #6
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	4413      	add	r3, r2
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	3302      	adds	r3, #2
 80014d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80014d4:	7d3b      	ldrb	r3, [r7, #20]
 80014d6:	099b      	lsrs	r3, r3, #6
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	b29a      	uxth	r2, r3
 80014dc:	7cfb      	ldrb	r3, [r7, #19]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	4413      	add	r3, r2
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	7cbb      	ldrb	r3, [r7, #18]
 80014ea:	029b      	lsls	r3, r3, #10
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	4413      	add	r3, r2
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	3301      	adds	r3, #1
 80014fa:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80014fc:	8bfa      	ldrh	r2, [r7, #30]
 80014fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001502:	3b09      	subs	r3, #9
 8001504:	409a      	lsls	r2, r3
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800150a:	2300      	movs	r3, #0
 800150c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001510:	e056      	b.n	80015c0 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001518:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800151a:	2300      	movs	r3, #0
 800151c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001520:	e055      	b.n	80015ce <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001522:	f7ff fc11 	bl	8000d48 <SD_ReadyWait>
 8001526:	4603      	mov	r3, r0
 8001528:	2bff      	cmp	r3, #255	; 0xff
 800152a:	d14b      	bne.n	80015c4 <SD_disk_ioctl+0x234>
 800152c:	2300      	movs	r3, #0
 800152e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001532:	e047      	b.n	80015c4 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001534:	2100      	movs	r1, #0
 8001536:	2049      	movs	r0, #73	; 0x49
 8001538:	f7ff fceb 	bl	8000f12 <SD_SendCmd>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d142      	bne.n	80015c8 <SD_disk_ioctl+0x238>
 8001542:	2110      	movs	r1, #16
 8001544:	6a38      	ldr	r0, [r7, #32]
 8001546:	f7ff fc73 	bl	8000e30 <SD_RxDataBlock>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d03b      	beq.n	80015c8 <SD_disk_ioctl+0x238>
 8001550:	2300      	movs	r3, #0
 8001552:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001556:	e037      	b.n	80015c8 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001558:	2100      	movs	r1, #0
 800155a:	204a      	movs	r0, #74	; 0x4a
 800155c:	f7ff fcd9 	bl	8000f12 <SD_SendCmd>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d132      	bne.n	80015cc <SD_disk_ioctl+0x23c>
 8001566:	2110      	movs	r1, #16
 8001568:	6a38      	ldr	r0, [r7, #32]
 800156a:	f7ff fc61 	bl	8000e30 <SD_RxDataBlock>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d02b      	beq.n	80015cc <SD_disk_ioctl+0x23c>
 8001574:	2300      	movs	r3, #0
 8001576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800157a:	e027      	b.n	80015cc <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800157c:	2100      	movs	r1, #0
 800157e:	207a      	movs	r0, #122	; 0x7a
 8001580:	f7ff fcc7 	bl	8000f12 <SD_SendCmd>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d116      	bne.n	80015b8 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 800158a:	2300      	movs	r3, #0
 800158c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001590:	e00b      	b.n	80015aa <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8001592:	6a3c      	ldr	r4, [r7, #32]
 8001594:	1c63      	adds	r3, r4, #1
 8001596:	623b      	str	r3, [r7, #32]
 8001598:	f7ff fbac 	bl	8000cf4 <SPI_RxByte>
 800159c:	4603      	mov	r3, r0
 800159e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80015a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015a4:	3301      	adds	r3, #1
 80015a6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80015aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015ae:	2b03      	cmp	r3, #3
 80015b0:	d9ef      	bls.n	8001592 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 80015b2:	2300      	movs	r3, #0
 80015b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 80015b8:	2304      	movs	r3, #4
 80015ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80015be:	e006      	b.n	80015ce <SD_disk_ioctl+0x23e>
			break;
 80015c0:	bf00      	nop
 80015c2:	e004      	b.n	80015ce <SD_disk_ioctl+0x23e>
			break;
 80015c4:	bf00      	nop
 80015c6:	e002      	b.n	80015ce <SD_disk_ioctl+0x23e>
			break;
 80015c8:	bf00      	nop
 80015ca:	e000      	b.n	80015ce <SD_disk_ioctl+0x23e>
			break;
 80015cc:	bf00      	nop
		}

		DESELECT();
 80015ce:	f7ff fb4d 	bl	8000c6c <DESELECT>
		SPI_RxByte();
 80015d2:	f7ff fb8f 	bl	8000cf4 <SPI_RxByte>
	}

	return res;
 80015d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80015da:	4618      	mov	r0, r3
 80015dc:	372c      	adds	r7, #44	; 0x2c
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd90      	pop	{r4, r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000000 	.word	0x20000000

080015e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08c      	sub	sp, #48	; 0x30
 80015ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015fe:	4b4f      	ldr	r3, [pc, #316]	; (800173c <MX_GPIO_Init+0x154>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	4a4e      	ldr	r2, [pc, #312]	; (800173c <MX_GPIO_Init+0x154>)
 8001604:	f043 0310 	orr.w	r3, r3, #16
 8001608:	6313      	str	r3, [r2, #48]	; 0x30
 800160a:	4b4c      	ldr	r3, [pc, #304]	; (800173c <MX_GPIO_Init+0x154>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f003 0310 	and.w	r3, r3, #16
 8001612:	61bb      	str	r3, [r7, #24]
 8001614:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	4b49      	ldr	r3, [pc, #292]	; (800173c <MX_GPIO_Init+0x154>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a48      	ldr	r2, [pc, #288]	; (800173c <MX_GPIO_Init+0x154>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b46      	ldr	r3, [pc, #280]	; (800173c <MX_GPIO_Init+0x154>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800162e:	4b43      	ldr	r3, [pc, #268]	; (800173c <MX_GPIO_Init+0x154>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	4a42      	ldr	r2, [pc, #264]	; (800173c <MX_GPIO_Init+0x154>)
 8001634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001638:	6313      	str	r3, [r2, #48]	; 0x30
 800163a:	4b40      	ldr	r3, [pc, #256]	; (800173c <MX_GPIO_Init+0x154>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001642:	613b      	str	r3, [r7, #16]
 8001644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	4b3d      	ldr	r3, [pc, #244]	; (800173c <MX_GPIO_Init+0x154>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a3c      	ldr	r2, [pc, #240]	; (800173c <MX_GPIO_Init+0x154>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b3a      	ldr	r3, [pc, #232]	; (800173c <MX_GPIO_Init+0x154>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800165e:	4b37      	ldr	r3, [pc, #220]	; (800173c <MX_GPIO_Init+0x154>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a36      	ldr	r2, [pc, #216]	; (800173c <MX_GPIO_Init+0x154>)
 8001664:	f043 0302 	orr.w	r3, r3, #2
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b34      	ldr	r3, [pc, #208]	; (800173c <MX_GPIO_Init+0x154>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001676:	4b31      	ldr	r3, [pc, #196]	; (800173c <MX_GPIO_Init+0x154>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a30      	ldr	r2, [pc, #192]	; (800173c <MX_GPIO_Init+0x154>)
 800167c:	f043 0308 	orr.w	r3, r3, #8
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b2e      	ldr	r3, [pc, #184]	; (800173c <MX_GPIO_Init+0x154>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0308 	and.w	r3, r3, #8
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	2110      	movs	r1, #16
 8001692:	482b      	ldr	r0, [pc, #172]	; (8001740 <MX_GPIO_Init+0x158>)
 8001694:	f002 f88e 	bl	80037b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	f244 0181 	movw	r1, #16513	; 0x4081
 800169e:	4829      	ldr	r0, [pc, #164]	; (8001744 <MX_GPIO_Init+0x15c>)
 80016a0:	f002 f888 	bl	80037b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80016a4:	2200      	movs	r2, #0
 80016a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016aa:	4827      	ldr	r0, [pc, #156]	; (8001748 <MX_GPIO_Init+0x160>)
 80016ac:	f002 f882 	bl	80037b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 80016b0:	2310      	movs	r3, #16
 80016b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b4:	2301      	movs	r3, #1
 80016b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016bc:	2300      	movs	r3, #0
 80016be:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 80016c0:	f107 031c 	add.w	r3, r7, #28
 80016c4:	4619      	mov	r1, r3
 80016c6:	481e      	ldr	r0, [pc, #120]	; (8001740 <MX_GPIO_Init+0x158>)
 80016c8:	f001 fec8 	bl	800345c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80016cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016d2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80016d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f107 031c 	add.w	r3, r7, #28
 80016e0:	4619      	mov	r1, r3
 80016e2:	481a      	ldr	r0, [pc, #104]	; (800174c <MX_GPIO_Init+0x164>)
 80016e4:	f001 feba 	bl	800345c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80016e8:	f244 0381 	movw	r3, #16513	; 0x4081
 80016ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ee:	2301      	movs	r3, #1
 80016f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f6:	2300      	movs	r3, #0
 80016f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016fa:	f107 031c 	add.w	r3, r7, #28
 80016fe:	4619      	mov	r1, r3
 8001700:	4810      	ldr	r0, [pc, #64]	; (8001744 <MX_GPIO_Init+0x15c>)
 8001702:	f001 feab 	bl	800345c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001706:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800170a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170c:	2301      	movs	r3, #1
 800170e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	2300      	movs	r3, #0
 8001716:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001718:	f107 031c 	add.w	r3, r7, #28
 800171c:	4619      	mov	r1, r3
 800171e:	480a      	ldr	r0, [pc, #40]	; (8001748 <MX_GPIO_Init+0x160>)
 8001720:	f001 fe9c 	bl	800345c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001724:	2200      	movs	r2, #0
 8001726:	2100      	movs	r1, #0
 8001728:	2028      	movs	r0, #40	; 0x28
 800172a:	f001 fae4 	bl	8002cf6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800172e:	2028      	movs	r0, #40	; 0x28
 8001730:	f001 fafd 	bl	8002d2e <HAL_NVIC_EnableIRQ>

}
 8001734:	bf00      	nop
 8001736:	3730      	adds	r7, #48	; 0x30
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40023800 	.word	0x40023800
 8001740:	40021000 	.word	0x40021000
 8001744:	40020400 	.word	0x40020400
 8001748:	40020c00 	.word	0x40020c00
 800174c:	40020800 	.word	0x40020800

08001750 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 2 */
float volts = 0;
int butPressed = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 800175a:	88fb      	ldrh	r3, [r7, #6]
 800175c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001760:	d102      	bne.n	8001768 <HAL_GPIO_EXTI_Callback+0x18>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
		send_UART("{to:'Log',from:'Mst',reci:'headerValsCsv',dir:'g',rc:''}\r");
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
		*/

		butPressed = 1;
 8001762:	4b04      	ldr	r3, [pc, #16]	; (8001774 <HAL_GPIO_EXTI_Callback+0x24>)
 8001764:	2201      	movs	r2, #1
 8001766:	601a      	str	r2, [r3, #0]
	}
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	200002c0 	.word	0x200002c0

08001778 <isButPressed>:

int isButPressed()
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
	return butPressed;
 800177c:	4b03      	ldr	r3, [pc, #12]	; (800178c <isButPressed+0x14>)
 800177e:	681b      	ldr	r3, [r3, #0]
}
 8001780:	4618      	mov	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	200002c0 	.word	0x200002c0

08001790 <butClear>:

void butClear()
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
	butPressed = 0;
 8001794:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <butClear+0x14>)
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
}
 800179a:	bf00      	nop
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	200002c0 	.word	0x200002c0

080017a8 <Build_MSG>:
float B3; //battery 3 level
float T_PT100; //Temperature provided by PT100
float dT;//Temperature gradient provided by STM


void Build_MSG(){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af08      	add	r7, sp, #32
	//builds the Message that will be sent from the STM(Master) to the Arduino(Slave)
	sprintf(MSG, "{dT:%.2f;T:%.2f;B1:%.1f;B2:%.1f;B3:%.1f}",dT, T_PT100, B1, B2, B3);
 80017ae:	4b15      	ldr	r3, [pc, #84]	; (8001804 <Build_MSG+0x5c>)
 80017b0:	edd3 7a00 	vldr	s15, [r3]
 80017b4:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 80017b8:	4b13      	ldr	r3, [pc, #76]	; (8001808 <Build_MSG+0x60>)
 80017ba:	edd3 7a00 	vldr	s15, [r3]
 80017be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017c2:	4b12      	ldr	r3, [pc, #72]	; (800180c <Build_MSG+0x64>)
 80017c4:	edd3 6a00 	vldr	s13, [r3]
 80017c8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80017cc:	4b10      	ldr	r3, [pc, #64]	; (8001810 <Build_MSG+0x68>)
 80017ce:	edd3 5a00 	vldr	s11, [r3]
 80017d2:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80017d6:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <Build_MSG+0x6c>)
 80017d8:	edd3 4a00 	vldr	s9, [r3]
 80017dc:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 80017e0:	ed8d 4b06 	vstr	d4, [sp, #24]
 80017e4:	ed8d 5b04 	vstr	d5, [sp, #16]
 80017e8:	ed8d 6b02 	vstr	d6, [sp, #8]
 80017ec:	ed8d 7b00 	vstr	d7, [sp]
 80017f0:	ec53 2b13 	vmov	r2, r3, d3
 80017f4:	4908      	ldr	r1, [pc, #32]	; (8001818 <Build_MSG+0x70>)
 80017f6:	4809      	ldr	r0, [pc, #36]	; (800181c <Build_MSG+0x74>)
 80017f8:	f006 fe08 	bl	800840c <siprintf>
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000310 	.word	0x20000310
 8001808:	2000030c 	.word	0x2000030c
 800180c:	20000300 	.word	0x20000300
 8001810:	20000304 	.word	0x20000304
 8001814:	20000308 	.word	0x20000308
 8001818:	0800be80 	.word	0x0800be80
 800181c:	200002d0 	.word	0x200002d0

08001820 <convert_adc_to_physicalvalue>:


void convert_adc_to_physicalvalue(){
 8001820:	b480      	push	{r7}
 8001822:	b087      	sub	sp, #28
 8001824:	af00      	add	r7, sp, #0

	float aux0, aux1, aux2, aux3, aux4;

	//Pass ADC result from bits to tension
	aux0 = ADC_results[0]*3.3/4096; //ADC result in Volts
 8001826:	4b44      	ldr	r3, [pc, #272]	; (8001938 <convert_adc_to_physicalvalue+0x118>)
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	ee07 3a90 	vmov	s15, r3
 800182e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001832:	ed9f 6b3d 	vldr	d6, [pc, #244]	; 8001928 <convert_adc_to_physicalvalue+0x108>
 8001836:	ee27 6b06 	vmul.f64	d6, d7, d6
 800183a:	ed9f 5b3d 	vldr	d5, [pc, #244]	; 8001930 <convert_adc_to_physicalvalue+0x110>
 800183e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001842:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001846:	edc7 7a05 	vstr	s15, [r7, #20]
	aux1 = ADC_results[1]*3.3/4096;
 800184a:	4b3b      	ldr	r3, [pc, #236]	; (8001938 <convert_adc_to_physicalvalue+0x118>)
 800184c:	885b      	ldrh	r3, [r3, #2]
 800184e:	ee07 3a90 	vmov	s15, r3
 8001852:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001856:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8001928 <convert_adc_to_physicalvalue+0x108>
 800185a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800185e:	ed9f 5b34 	vldr	d5, [pc, #208]	; 8001930 <convert_adc_to_physicalvalue+0x110>
 8001862:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001866:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800186a:	edc7 7a04 	vstr	s15, [r7, #16]
	aux2 = ADC_results[2]*3.3/4096;
 800186e:	4b32      	ldr	r3, [pc, #200]	; (8001938 <convert_adc_to_physicalvalue+0x118>)
 8001870:	889b      	ldrh	r3, [r3, #4]
 8001872:	ee07 3a90 	vmov	s15, r3
 8001876:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800187a:	ed9f 6b2b 	vldr	d6, [pc, #172]	; 8001928 <convert_adc_to_physicalvalue+0x108>
 800187e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001882:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8001930 <convert_adc_to_physicalvalue+0x110>
 8001886:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800188a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800188e:	edc7 7a03 	vstr	s15, [r7, #12]
	aux3 = ADC_results[3]*3.3/4096;
 8001892:	4b29      	ldr	r3, [pc, #164]	; (8001938 <convert_adc_to_physicalvalue+0x118>)
 8001894:	88db      	ldrh	r3, [r3, #6]
 8001896:	ee07 3a90 	vmov	s15, r3
 800189a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800189e:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8001928 <convert_adc_to_physicalvalue+0x108>
 80018a2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80018a6:	ed9f 5b22 	vldr	d5, [pc, #136]	; 8001930 <convert_adc_to_physicalvalue+0x110>
 80018aa:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80018ae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80018b2:	edc7 7a02 	vstr	s15, [r7, #8]
	aux4 = ADC_results[4]*3.3/4096;
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <convert_adc_to_physicalvalue+0x118>)
 80018b8:	891b      	ldrh	r3, [r3, #8]
 80018ba:	ee07 3a90 	vmov	s15, r3
 80018be:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80018c2:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8001928 <convert_adc_to_physicalvalue+0x108>
 80018c6:	ee27 6b06 	vmul.f64	d6, d7, d6
 80018ca:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8001930 <convert_adc_to_physicalvalue+0x110>
 80018ce:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80018d2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80018d6:	edc7 7a01 	vstr	s15, [r7, #4]
	//Correction factor for V_LC: 3
	//Correction factor for V_AA: 2
	//Correction factor for V_9V: 3

	//Convert ADC result to temperature and voltages
	dT = 34,469*aux0 - 67,653; //STM temperature variation
 80018da:	4b18      	ldr	r3, [pc, #96]	; (800193c <convert_adc_to_physicalvalue+0x11c>)
 80018dc:	4a18      	ldr	r2, [pc, #96]	; (8001940 <convert_adc_to_physicalvalue+0x120>)
 80018de:	601a      	str	r2, [r3, #0]
	T_PT100 = 34,469*aux1 - 67,653; //PT100 temperature
 80018e0:	4b18      	ldr	r3, [pc, #96]	; (8001944 <convert_adc_to_physicalvalue+0x124>)
 80018e2:	4a17      	ldr	r2, [pc, #92]	; (8001940 <convert_adc_to_physicalvalue+0x120>)
 80018e4:	601a      	str	r2, [r3, #0]
	B1 = aux2 * 3 ; //V_LC
 80018e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80018ea:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80018ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <convert_adc_to_physicalvalue+0x128>)
 80018f4:	edc3 7a00 	vstr	s15, [r3]
	B2 = aux3 * 2; //V_AA
 80018f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80018fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001900:	4b12      	ldr	r3, [pc, #72]	; (800194c <convert_adc_to_physicalvalue+0x12c>)
 8001902:	edc3 7a00 	vstr	s15, [r3]
	B3 = aux4 * 3; //V_9V
 8001906:	edd7 7a01 	vldr	s15, [r7, #4]
 800190a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800190e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001912:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <convert_adc_to_physicalvalue+0x130>)
 8001914:	edc3 7a00 	vstr	s15, [r3]

}
 8001918:	bf00      	nop
 800191a:	371c      	adds	r7, #28
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	f3af 8000 	nop.w
 8001928:	66666666 	.word	0x66666666
 800192c:	400a6666 	.word	0x400a6666
 8001930:	00000000 	.word	0x00000000
 8001934:	40b00000 	.word	0x40b00000
 8001938:	200002c4 	.word	0x200002c4
 800193c:	20000310 	.word	0x20000310
 8001940:	42080000 	.word	0x42080000
 8001944:	2000030c 	.word	0x2000030c
 8001948:	20000300 	.word	0x20000300
 800194c:	20000304 	.word	0x20000304
 8001950:	20000308 	.word	0x20000308

08001954 <Send_MSG>:


void Send_MSG(){
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
	//Send Message from STM(Master) to Arduino(Slave) using SPI4

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET); // CS Low => initiate communication between Master and Slave
 800195a:	2200      	movs	r2, #0
 800195c:	2110      	movs	r1, #16
 800195e:	4813      	ldr	r0, [pc, #76]	; (80019ac <Send_MSG+0x58>)
 8001960:	f001 ff28 	bl	80037b4 <HAL_GPIO_WritePin>
	int i = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	607b      	str	r3, [r7, #4]

	for(i=0;i<strlen(MSG);i++){
 8001968:	2300      	movs	r3, #0
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	e00d      	b.n	800198a <Send_MSG+0x36>
		char dataSend = MSG[i];
 800196e:	4a10      	ldr	r2, [pc, #64]	; (80019b0 <Send_MSG+0x5c>)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4413      	add	r3, r2
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	70fb      	strb	r3, [r7, #3]
		HAL_SPI_Transmit(&hspi4, (uint8_t*)&dataSend, 1,100); //send byte by byte
 8001978:	1cf9      	adds	r1, r7, #3
 800197a:	2364      	movs	r3, #100	; 0x64
 800197c:	2201      	movs	r2, #1
 800197e:	480d      	ldr	r0, [pc, #52]	; (80019b4 <Send_MSG+0x60>)
 8001980:	f003 f909 	bl	8004b96 <HAL_SPI_Transmit>
	for(i=0;i<strlen(MSG);i++){
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3301      	adds	r3, #1
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	4809      	ldr	r0, [pc, #36]	; (80019b0 <Send_MSG+0x5c>)
 800198c:	f7fe fc58 	bl	8000240 <strlen>
 8001990:	4602      	mov	r2, r0
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	429a      	cmp	r2, r3
 8001996:	d8ea      	bhi.n	800196e <Send_MSG+0x1a>
	}
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET); // CS High => End communication
 8001998:	2201      	movs	r2, #1
 800199a:	2110      	movs	r1, #16
 800199c:	4803      	ldr	r0, [pc, #12]	; (80019ac <Send_MSG+0x58>)
 800199e:	f001 ff09 	bl	80037b4 <HAL_GPIO_WritePin>

}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
 80019b0:	200002d0 	.word	0x200002d0
 80019b4:	20000378 	.word	0x20000378

080019b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET); //CS of SPI4 High => No communication between STM and Arduino
 80019c0:	2201      	movs	r2, #1
 80019c2:	2110      	movs	r1, #16
 80019c4:	4820      	ldr	r0, [pc, #128]	; (8001a48 <main+0x90>)
 80019c6:	f001 fef5 	bl	80037b4 <HAL_GPIO_WritePin>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ca:	f000 fda4 	bl	8002516 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ce:	f000 f843 	bl	8001a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019d2:	f7ff fe09 	bl	80015e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80019d6:	f7ff f91b 	bl	8000c10 <MX_DMA_Init>
  MX_FATFS_Init();
 80019da:	f005 fdd1 	bl	8007580 <MX_FATFS_Init>
  MX_USART3_UART_Init();
 80019de:	f000 fbb3 	bl	8002148 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80019e2:	f7fe fffb 	bl	80009dc <MX_ADC1_Init>
  MX_TIM1_Init();
 80019e6:	f000 fb1b 	bl	8002020 <MX_TIM1_Init>
  MX_SPI1_Init();
 80019ea:	f000 f8a3 	bl	8001b34 <MX_SPI1_Init>
  MX_SPI4_Init();
 80019ee:	f000 f8df 	bl	8001bb0 <MX_SPI4_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1)
	{
		if(has_message_from_UART())
 80019f2:	f000 fc59 	bl	80022a8 <has_message_from_UART>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d016      	beq.n	8001a2a <main+0x72>
		{
		  uint8_t message[BUFFER_SIZE];

		  read_UART((char*) message);
 80019fc:	463b      	mov	r3, r7
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 fcac 	bl	800235c <read_UART>

		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8001a04:	2101      	movs	r1, #1
 8001a06:	4811      	ldr	r0, [pc, #68]	; (8001a4c <main+0x94>)
 8001a08:	f001 feed 	bl	80037e6 <HAL_GPIO_TogglePin>

		  send_UART((char*) message);
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 fc7a 	bl	8002308 <send_UART>

		  while(is_transmitting_to_UART());
 8001a14:	bf00      	nop
 8001a16:	f000 fc53 	bl	80022c0 <is_transmitting_to_UART>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1fa      	bne.n	8001a16 <main+0x5e>

		  reset_UART();
 8001a20:	f000 fc5a 	bl	80022d8 <reset_UART>
		  send_UART(PROMPT);
 8001a24:	480a      	ldr	r0, [pc, #40]	; (8001a50 <main+0x98>)
 8001a26:	f000 fc6f 	bl	8002308 <send_UART>
		}

		if(isButPressed())
 8001a2a:	f7ff fea5 	bl	8001778 <isButPressed>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0de      	beq.n	80019f2 <main+0x3a>
		{
			butClear();
 8001a34:	f7ff feac 	bl	8001790 <butClear>
			send_UART("Button pressed");
 8001a38:	4806      	ldr	r0, [pc, #24]	; (8001a54 <main+0x9c>)
 8001a3a:	f000 fc65 	bl	8002308 <send_UART>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8001a3e:	2180      	movs	r1, #128	; 0x80
 8001a40:	4802      	ldr	r0, [pc, #8]	; (8001a4c <main+0x94>)
 8001a42:	f001 fed0 	bl	80037e6 <HAL_GPIO_TogglePin>
		if(has_message_from_UART())
 8001a46:	e7d4      	b.n	80019f2 <main+0x3a>
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40020400 	.word	0x40020400
 8001a50:	0800becc 	.word	0x0800becc
 8001a54:	0800bed0 	.word	0x0800bed0

08001a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b094      	sub	sp, #80	; 0x50
 8001a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a5e:	f107 031c 	add.w	r3, r7, #28
 8001a62:	2234      	movs	r2, #52	; 0x34
 8001a64:	2100      	movs	r1, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	f005 fe78 	bl	800775c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a6c:	f107 0308 	add.w	r3, r7, #8
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a7c:	4b28      	ldr	r3, [pc, #160]	; (8001b20 <SystemClock_Config+0xc8>)
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a80:	4a27      	ldr	r2, [pc, #156]	; (8001b20 <SystemClock_Config+0xc8>)
 8001a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a86:	6413      	str	r3, [r2, #64]	; 0x40
 8001a88:	4b25      	ldr	r3, [pc, #148]	; (8001b20 <SystemClock_Config+0xc8>)
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a94:	4b23      	ldr	r3, [pc, #140]	; (8001b24 <SystemClock_Config+0xcc>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a9c:	4a21      	ldr	r2, [pc, #132]	; (8001b24 <SystemClock_Config+0xcc>)
 8001a9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa2:	6013      	str	r3, [r2, #0]
 8001aa4:	4b1f      	ldr	r3, [pc, #124]	; (8001b24 <SystemClock_Config+0xcc>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001aac:	603b      	str	r3, [r7, #0]
 8001aae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ab8:	2310      	movs	r3, #16
 8001aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001abc:	2302      	movs	r3, #2
 8001abe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ac4:	2308      	movs	r3, #8
 8001ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001ac8:	2360      	movs	r3, #96	; 0x60
 8001aca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8001acc:	2306      	movs	r3, #6
 8001ace:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ad0:	2307      	movs	r3, #7
 8001ad2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ad8:	f107 031c 	add.w	r3, r7, #28
 8001adc:	4618      	mov	r0, r3
 8001ade:	f001 feb5 	bl	800384c <HAL_RCC_OscConfig>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ae8:	f000 f81e 	bl	8001b28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aec:	230f      	movs	r3, #15
 8001aee:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af0:	2302      	movs	r3, #2
 8001af2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001af4:	2380      	movs	r3, #128	; 0x80
 8001af6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001afc:	2300      	movs	r3, #0
 8001afe:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b00:	f107 0308 	add.w	r3, r7, #8
 8001b04:	2100      	movs	r1, #0
 8001b06:	4618      	mov	r0, r3
 8001b08:	f002 f94e 	bl	8003da8 <HAL_RCC_ClockConfig>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001b12:	f000 f809 	bl	8001b28 <Error_Handler>
  }
}
 8001b16:	bf00      	nop
 8001b18:	3750      	adds	r7, #80	; 0x50
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40007000 	.word	0x40007000

08001b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b2c:	b672      	cpsid	i
}
 8001b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b30:	e7fe      	b.n	8001b30 <Error_Handler+0x8>
	...

08001b34 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001b38:	4b1b      	ldr	r3, [pc, #108]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b3a:	4a1c      	ldr	r2, [pc, #112]	; (8001bac <MX_SPI1_Init+0x78>)
 8001b3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b46:	4b18      	ldr	r3, [pc, #96]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b4c:	4b16      	ldr	r3, [pc, #88]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b4e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b52:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b54:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b5a:	4b13      	ldr	r3, [pc, #76]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b60:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b66:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b68:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b80:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b82:	2207      	movs	r2, #7
 8001b84:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b86:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b8c:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b8e:	2208      	movs	r2, #8
 8001b90:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b92:	4805      	ldr	r0, [pc, #20]	; (8001ba8 <MX_SPI1_Init+0x74>)
 8001b94:	f002 ff54 	bl	8004a40 <HAL_SPI_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001b9e:	f7ff ffc3 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000314 	.word	0x20000314
 8001bac:	40013000 	.word	0x40013000

08001bb0 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001bb4:	4b1b      	ldr	r3, [pc, #108]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bb6:	4a1c      	ldr	r2, [pc, #112]	; (8001c28 <MX_SPI4_Init+0x78>)
 8001bb8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001bba:	4b1a      	ldr	r3, [pc, #104]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bc0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001bc2:	4b18      	ldr	r3, [pc, #96]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bc8:	4b16      	ldr	r3, [pc, #88]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bca:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001bce:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bd0:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bd6:	4b13      	ldr	r3, [pc, #76]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001be2:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001be4:	4b0f      	ldr	r3, [pc, #60]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001be6:	2208      	movs	r2, #8
 8001be8:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bea:	4b0e      	ldr	r3, [pc, #56]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bf0:	4b0c      	ldr	r3, [pc, #48]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001bfc:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001bfe:	2207      	movs	r2, #7
 8001c00:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c02:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c08:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001c0e:	4805      	ldr	r0, [pc, #20]	; (8001c24 <MX_SPI4_Init+0x74>)
 8001c10:	f002 ff16 	bl	8004a40 <HAL_SPI_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001c1a:	f7ff ff85 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000378 	.word	0x20000378
 8001c28:	40013400 	.word	0x40013400

08001c2c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08c      	sub	sp, #48	; 0x30
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a2e      	ldr	r2, [pc, #184]	; (8001d04 <HAL_SPI_MspInit+0xd8>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d128      	bne.n	8001ca0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c4e:	4b2e      	ldr	r3, [pc, #184]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c52:	4a2d      	ldr	r2, [pc, #180]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001c54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c58:	6453      	str	r3, [r2, #68]	; 0x44
 8001c5a:	4b2b      	ldr	r3, [pc, #172]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c62:	61bb      	str	r3, [r7, #24]
 8001c64:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	4b28      	ldr	r3, [pc, #160]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	4a27      	ldr	r2, [pc, #156]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	6313      	str	r3, [r2, #48]	; 0x30
 8001c72:	4b25      	ldr	r3, [pc, #148]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	617b      	str	r3, [r7, #20]
 8001c7c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c7e:	23e0      	movs	r3, #224	; 0xe0
 8001c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c82:	2302      	movs	r3, #2
 8001c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c8e:	2305      	movs	r3, #5
 8001c90:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c92:	f107 031c 	add.w	r3, r7, #28
 8001c96:	4619      	mov	r1, r3
 8001c98:	481c      	ldr	r0, [pc, #112]	; (8001d0c <HAL_SPI_MspInit+0xe0>)
 8001c9a:	f001 fbdf 	bl	800345c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001c9e:	e02c      	b.n	8001cfa <HAL_SPI_MspInit+0xce>
  else if(spiHandle->Instance==SPI4)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a1a      	ldr	r2, [pc, #104]	; (8001d10 <HAL_SPI_MspInit+0xe4>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d127      	bne.n	8001cfa <HAL_SPI_MspInit+0xce>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001caa:	4b17      	ldr	r3, [pc, #92]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cae:	4a16      	ldr	r2, [pc, #88]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001cb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001cb6:	4b14      	ldr	r3, [pc, #80]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cbe:	613b      	str	r3, [r7, #16]
 8001cc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cc2:	4b11      	ldr	r3, [pc, #68]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a10      	ldr	r2, [pc, #64]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001cc8:	f043 0310 	orr.w	r3, r3, #16
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <HAL_SPI_MspInit+0xdc>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f003 0310 	and.w	r3, r3, #16
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001cda:	2364      	movs	r3, #100	; 0x64
 8001cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cde:	2302      	movs	r3, #2
 8001ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001cea:	2305      	movs	r3, #5
 8001cec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4807      	ldr	r0, [pc, #28]	; (8001d14 <HAL_SPI_MspInit+0xe8>)
 8001cf6:	f001 fbb1 	bl	800345c <HAL_GPIO_Init>
}
 8001cfa:	bf00      	nop
 8001cfc:	3730      	adds	r7, #48	; 0x30
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40013000 	.word	0x40013000
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40020000 	.word	0x40020000
 8001d10:	40013400 	.word	0x40013400
 8001d14:	40021000 	.word	0x40021000

08001d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d1e:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <HAL_MspInit+0x44>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	4a0e      	ldr	r2, [pc, #56]	; (8001d5c <HAL_MspInit+0x44>)
 8001d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d28:	6413      	str	r3, [r2, #64]	; 0x40
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <HAL_MspInit+0x44>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d32:	607b      	str	r3, [r7, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <HAL_MspInit+0x44>)
 8001d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3a:	4a08      	ldr	r2, [pc, #32]	; (8001d5c <HAL_MspInit+0x44>)
 8001d3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d40:	6453      	str	r3, [r2, #68]	; 0x44
 8001d42:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <HAL_MspInit+0x44>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	40023800 	.word	0x40023800

08001d60 <SDTimer_Handler>:

volatile uint8_t FatFSCnt = 0;
volatile uint16_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
	if(Timer1 > 0)
 8001d64:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <SDTimer_Handler+0x40>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d006      	beq.n	8001d7c <SDTimer_Handler+0x1c>
		Timer1--;
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <SDTimer_Handler+0x40>)
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	3b01      	subs	r3, #1
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <SDTimer_Handler+0x40>)
 8001d7a:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8001d7c:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <SDTimer_Handler+0x44>)
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d006      	beq.n	8001d94 <SDTimer_Handler+0x34>
		Timer2--;
 8001d86:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <SDTimer_Handler+0x44>)
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <SDTimer_Handler+0x44>)
 8001d92:	801a      	strh	r2, [r3, #0]
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	200003de 	.word	0x200003de
 8001da4:	200003e0 	.word	0x200003e0

08001da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dac:	e7fe      	b.n	8001dac <NMI_Handler+0x4>

08001dae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dae:	b480      	push	{r7}
 8001db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001db2:	e7fe      	b.n	8001db2 <HardFault_Handler+0x4>

08001db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001db8:	e7fe      	b.n	8001db8 <MemManage_Handler+0x4>

08001dba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dbe:	e7fe      	b.n	8001dbe <BusFault_Handler+0x4>

08001dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dc4:	e7fe      	b.n	8001dc4 <UsageFault_Handler+0x4>

08001dc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001de2:	b480      	push	{r7}
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	FatFSCnt++;
 8001df4:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <SysTick_Handler+0x30>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <SysTick_Handler+0x30>)
 8001e00:	701a      	strb	r2, [r3, #0]
	if(FatFSCnt >= 10)
 8001e02:	4b07      	ldr	r3, [pc, #28]	; (8001e20 <SysTick_Handler+0x30>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	2b09      	cmp	r3, #9
 8001e0a:	d904      	bls.n	8001e16 <SysTick_Handler+0x26>
	{
		FatFSCnt = 0;
 8001e0c:	4b04      	ldr	r3, [pc, #16]	; (8001e20 <SysTick_Handler+0x30>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8001e12:	f7ff ffa5 	bl	8001d60 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e16:	f000 fbbb 	bl	8002590 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200003dc 	.word	0x200003dc

08001e24 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e28:	4802      	ldr	r0, [pc, #8]	; (8001e34 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001e2a:	f003 fc14 	bl	8005656 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	200003e8 	.word	0x200003e8

08001e38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e3c:	4802      	ldr	r0, [pc, #8]	; (8001e48 <USART3_IRQHandler+0x10>)
 8001e3e:	f004 f8f1 	bl	8006024 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000840 	.word	0x20000840

08001e4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001e50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e54:	f001 fce2 	bl	800381c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e58:	bf00      	nop
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e60:	4802      	ldr	r0, [pc, #8]	; (8001e6c <DMA2_Stream0_IRQHandler+0x10>)
 8001e62:	f001 f8bf 	bl	8002fe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	2000025c 	.word	0x2000025c

08001e70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  return 1;
 8001e74:	2301      	movs	r3, #1
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <_kill>:

int _kill(int pid, int sig)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e8a:	f005 fc3d 	bl	8007708 <__errno>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2216      	movs	r2, #22
 8001e92:	601a      	str	r2, [r3, #0]
  return -1;
 8001e94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <_exit>:

void _exit (int status)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ffe7 	bl	8001e80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001eb2:	e7fe      	b.n	8001eb2 <_exit+0x12>

08001eb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	e00a      	b.n	8001edc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ec6:	f3af 8000 	nop.w
 8001eca:	4601      	mov	r1, r0
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	60ba      	str	r2, [r7, #8]
 8001ed2:	b2ca      	uxtb	r2, r1
 8001ed4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	dbf0      	blt.n	8001ec6 <_read+0x12>
  }

  return len;
 8001ee4:	687b      	ldr	r3, [r7, #4]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b086      	sub	sp, #24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	e009      	b.n	8001f14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	1c5a      	adds	r2, r3, #1
 8001f04:	60ba      	str	r2, [r7, #8]
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	3301      	adds	r3, #1
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	dbf1      	blt.n	8001f00 <_write+0x12>
  }
  return len;
 8001f1c:	687b      	ldr	r3, [r7, #4]
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <_close>:

int _close(int file)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	b083      	sub	sp, #12
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f4e:	605a      	str	r2, [r3, #4]
  return 0;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <_isatty>:

int _isatty(int file)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f66:	2301      	movs	r3, #1
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f98:	4a14      	ldr	r2, [pc, #80]	; (8001fec <_sbrk+0x5c>)
 8001f9a:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <_sbrk+0x60>)
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fa4:	4b13      	ldr	r3, [pc, #76]	; (8001ff4 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d102      	bne.n	8001fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <_sbrk+0x64>)
 8001fae:	4a12      	ldr	r2, [pc, #72]	; (8001ff8 <_sbrk+0x68>)
 8001fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fb2:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <_sbrk+0x64>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d207      	bcs.n	8001fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fc0:	f005 fba2 	bl	8007708 <__errno>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	220c      	movs	r2, #12
 8001fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fca:	f04f 33ff 	mov.w	r3, #4294967295
 8001fce:	e009      	b.n	8001fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fd0:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <_sbrk+0x64>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fd6:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <_sbrk+0x64>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	4a05      	ldr	r2, [pc, #20]	; (8001ff4 <_sbrk+0x64>)
 8001fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20080000 	.word	0x20080000
 8001ff0:	00000400 	.word	0x00000400
 8001ff4:	200003e4 	.word	0x200003e4
 8001ff8:	200008f0 	.word	0x200008f0

08001ffc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <SystemInit+0x20>)
 8002002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002006:	4a05      	ldr	r2, [pc, #20]	; (800201c <SystemInit+0x20>)
 8002008:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800200c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b088      	sub	sp, #32
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002026:	f107 0310 	add.w	r3, r7, #16
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	605a      	str	r2, [r3, #4]
 8002030:	609a      	str	r2, [r3, #8]
 8002032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002034:	1d3b      	adds	r3, r7, #4
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800203e:	4b20      	ldr	r3, [pc, #128]	; (80020c0 <MX_TIM1_Init+0xa0>)
 8002040:	4a20      	ldr	r2, [pc, #128]	; (80020c4 <MX_TIM1_Init+0xa4>)
 8002042:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1600-1;
 8002044:	4b1e      	ldr	r3, [pc, #120]	; (80020c0 <MX_TIM1_Init+0xa0>)
 8002046:	f240 623f 	movw	r2, #1599	; 0x63f
 800204a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204c:	4b1c      	ldr	r3, [pc, #112]	; (80020c0 <MX_TIM1_Init+0xa0>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8002052:	4b1b      	ldr	r3, [pc, #108]	; (80020c0 <MX_TIM1_Init+0xa0>)
 8002054:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002058:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800205a:	4b19      	ldr	r3, [pc, #100]	; (80020c0 <MX_TIM1_Init+0xa0>)
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002060:	4b17      	ldr	r3, [pc, #92]	; (80020c0 <MX_TIM1_Init+0xa0>)
 8002062:	2200      	movs	r2, #0
 8002064:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002066:	4b16      	ldr	r3, [pc, #88]	; (80020c0 <MX_TIM1_Init+0xa0>)
 8002068:	2200      	movs	r2, #0
 800206a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800206c:	4814      	ldr	r0, [pc, #80]	; (80020c0 <MX_TIM1_Init+0xa0>)
 800206e:	f003 fa9b 	bl	80055a8 <HAL_TIM_Base_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002078:	f7ff fd56 	bl	8001b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800207c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002080:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002082:	f107 0310 	add.w	r3, r7, #16
 8002086:	4619      	mov	r1, r3
 8002088:	480d      	ldr	r0, [pc, #52]	; (80020c0 <MX_TIM1_Init+0xa0>)
 800208a:	f003 fc03 	bl	8005894 <HAL_TIM_ConfigClockSource>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002094:	f7ff fd48 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002098:	2320      	movs	r3, #32
 800209a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800209c:	2300      	movs	r3, #0
 800209e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020a4:	1d3b      	adds	r3, r7, #4
 80020a6:	4619      	mov	r1, r3
 80020a8:	4805      	ldr	r0, [pc, #20]	; (80020c0 <MX_TIM1_Init+0xa0>)
 80020aa:	f003 fe1f 	bl	8005cec <HAL_TIMEx_MasterConfigSynchronization>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80020b4:	f7ff fd38 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80020b8:	bf00      	nop
 80020ba:	3720      	adds	r7, #32
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	200003e8 	.word	0x200003e8
 80020c4:	40010000 	.word	0x40010000

080020c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a0d      	ldr	r2, [pc, #52]	; (800210c <HAL_TIM_Base_MspInit+0x44>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d113      	bne.n	8002102 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020da:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <HAL_TIM_Base_MspInit+0x48>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	4a0c      	ldr	r2, [pc, #48]	; (8002110 <HAL_TIM_Base_MspInit+0x48>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6453      	str	r3, [r2, #68]	; 0x44
 80020e6:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <HAL_TIM_Base_MspInit+0x48>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80020f2:	2200      	movs	r2, #0
 80020f4:	2100      	movs	r1, #0
 80020f6:	2019      	movs	r0, #25
 80020f8:	f000 fdfd 	bl	8002cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80020fc:	2019      	movs	r0, #25
 80020fe:	f000 fe16 	bl	8002d2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002102:	bf00      	nop
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40010000 	.word	0x40010000
 8002110:	40023800 	.word	0x40023800

08002114 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 1 */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
	//This function will be executed when the Timer reaches 3s

	if(htim == &htim1){
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a08      	ldr	r2, [pc, #32]	; (8002140 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d109      	bne.n	8002138 <HAL_TIM_PeriodElapsedCallback+0x24>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002124:	2101      	movs	r1, #1
 8002126:	4807      	ldr	r0, [pc, #28]	; (8002144 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002128:	f001 fb5d 	bl	80037e6 <HAL_GPIO_TogglePin>
		convert_adc_to_physicalvalue();
 800212c:	f7ff fb78 	bl	8001820 <convert_adc_to_physicalvalue>
		//print_adc();
		Build_MSG(); //build Message before sending
 8002130:	f7ff fb3a 	bl	80017a8 <Build_MSG>
		Send_MSG(); //Send Message to Slave(Arduino)
 8002134:	f7ff fc0e 	bl	8001954 <Send_MSG>
	}
}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	200003e8 	.word	0x200003e8
 8002144:	40020400 	.word	0x40020400

08002148 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 800214c:	4b1b      	ldr	r3, [pc, #108]	; (80021bc <MX_USART3_UART_Init+0x74>)
 800214e:	2200      	movs	r2, #0
 8002150:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 8002152:	4b1b      	ldr	r3, [pc, #108]	; (80021c0 <MX_USART3_UART_Init+0x78>)
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 8002158:	4b1a      	ldr	r3, [pc, #104]	; (80021c4 <MX_USART3_UART_Init+0x7c>)
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 800215e:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <MX_USART3_UART_Init+0x80>)
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 8002164:	4b19      	ldr	r3, [pc, #100]	; (80021cc <MX_USART3_UART_Init+0x84>)
 8002166:	220d      	movs	r2, #13
 8002168:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800216a:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 800216c:	4a19      	ldr	r2, [pc, #100]	; (80021d4 <MX_USART3_UART_Init+0x8c>)
 800216e:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002170:	4b17      	ldr	r3, [pc, #92]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 8002172:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002176:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002178:	4b15      	ldr	r3, [pc, #84]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800217e:	4b14      	ldr	r3, [pc, #80]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 8002180:	2200      	movs	r2, #0
 8002182:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002184:	4b12      	ldr	r3, [pc, #72]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 8002186:	2200      	movs	r2, #0
 8002188:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800218a:	4b11      	ldr	r3, [pc, #68]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 800218c:	220c      	movs	r2, #12
 800218e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002190:	4b0f      	ldr	r3, [pc, #60]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 8002192:	2200      	movs	r2, #0
 8002194:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002196:	4b0e      	ldr	r3, [pc, #56]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 8002198:	2200      	movs	r2, #0
 800219a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800219c:	4b0c      	ldr	r3, [pc, #48]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 800219e:	2200      	movs	r2, #0
 80021a0:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021a2:	4b0b      	ldr	r3, [pc, #44]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021a8:	4809      	ldr	r0, [pc, #36]	; (80021d0 <MX_USART3_UART_Init+0x88>)
 80021aa:	f003 fe4b 	bl	8005e44 <HAL_UART_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_USART3_UART_Init+0x70>
  {
    Error_Handler();
 80021b4:	f7ff fcb8 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	2000083c 	.word	0x2000083c
 80021c0:	2000083d 	.word	0x2000083d
 80021c4:	20000634 	.word	0x20000634
 80021c8:	20000838 	.word	0x20000838
 80021cc:	20000638 	.word	0x20000638
 80021d0:	20000840 	.word	0x20000840
 80021d4:	40004800 	.word	0x40004800

080021d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b0ae      	sub	sp, #184	; 0xb8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	605a      	str	r2, [r3, #4]
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	60da      	str	r2, [r3, #12]
 80021ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	2290      	movs	r2, #144	; 0x90
 80021f6:	2100      	movs	r1, #0
 80021f8:	4618      	mov	r0, r3
 80021fa:	f005 faaf 	bl	800775c <memset>
  if(uartHandle->Instance==USART3)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a26      	ldr	r2, [pc, #152]	; (800229c <HAL_UART_MspInit+0xc4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d144      	bne.n	8002292 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002208:	f44f 7380 	mov.w	r3, #256	; 0x100
 800220c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800220e:	2300      	movs	r3, #0
 8002210:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002212:	f107 0314 	add.w	r3, r7, #20
 8002216:	4618      	mov	r0, r3
 8002218:	f001 ffea 	bl	80041f0 <HAL_RCCEx_PeriphCLKConfig>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002222:	f7ff fc81 	bl	8001b28 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002226:	4b1e      	ldr	r3, [pc, #120]	; (80022a0 <HAL_UART_MspInit+0xc8>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	4a1d      	ldr	r2, [pc, #116]	; (80022a0 <HAL_UART_MspInit+0xc8>)
 800222c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002230:	6413      	str	r3, [r2, #64]	; 0x40
 8002232:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <HAL_UART_MspInit+0xc8>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800223e:	4b18      	ldr	r3, [pc, #96]	; (80022a0 <HAL_UART_MspInit+0xc8>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	4a17      	ldr	r2, [pc, #92]	; (80022a0 <HAL_UART_MspInit+0xc8>)
 8002244:	f043 0308 	orr.w	r3, r3, #8
 8002248:	6313      	str	r3, [r2, #48]	; 0x30
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <HAL_UART_MspInit+0xc8>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	f003 0308 	and.w	r3, r3, #8
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002256:	f44f 7340 	mov.w	r3, #768	; 0x300
 800225a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800226a:	2303      	movs	r3, #3
 800226c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002270:	2307      	movs	r3, #7
 8002272:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002276:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800227a:	4619      	mov	r1, r3
 800227c:	4809      	ldr	r0, [pc, #36]	; (80022a4 <HAL_UART_MspInit+0xcc>)
 800227e:	f001 f8ed 	bl	800345c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2100      	movs	r1, #0
 8002286:	2027      	movs	r0, #39	; 0x27
 8002288:	f000 fd35 	bl	8002cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800228c:	2027      	movs	r0, #39	; 0x27
 800228e:	f000 fd4e 	bl	8002d2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002292:	bf00      	nop
 8002294:	37b8      	adds	r7, #184	; 0xb8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40004800 	.word	0x40004800
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40020c00 	.word	0x40020c00

080022a8 <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
	return flagCPP;
 80022ac:	4b03      	ldr	r3, [pc, #12]	; (80022bc <has_message_from_UART+0x14>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	2000083c 	.word	0x2000083c

080022c0 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
	return flagCPE;
 80022c4:	4b03      	ldr	r3, [pc, #12]	; (80022d4 <is_transmitting_to_UART+0x14>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	2000083d 	.word	0x2000083d

080022d8 <reset_UART>:

void reset_UART()
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 80022dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022e0:	2100      	movs	r1, #0
 80022e2:	4806      	ldr	r0, [pc, #24]	; (80022fc <reset_UART+0x24>)
 80022e4:	f005 fa3a 	bl	800775c <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 80022e8:	2201      	movs	r2, #1
 80022ea:	4904      	ldr	r1, [pc, #16]	; (80022fc <reset_UART+0x24>)
 80022ec:	4804      	ldr	r0, [pc, #16]	; (8002300 <reset_UART+0x28>)
 80022ee:	f003 fe55 	bl	8005f9c <HAL_UART_Receive_IT>
	flagCPP = false;
 80022f2:	4b04      	ldr	r3, [pc, #16]	; (8002304 <reset_UART+0x2c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	701a      	strb	r2, [r3, #0]
}
 80022f8:	bf00      	nop
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	20000434 	.word	0x20000434
 8002300:	20000840 	.word	0x20000840
 8002304:	2000083c 	.word	0x2000083c

08002308 <send_UART>:

void send_UART(const char* msg_to_send)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, BUFFER_SIZE);
 8002310:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	480d      	ldr	r0, [pc, #52]	; (800234c <send_UART+0x44>)
 8002318:	f006 f898 	bl	800844c <strncpy>
	strcat((char*) UART_TX_buffer, "\r");
 800231c:	480b      	ldr	r0, [pc, #44]	; (800234c <send_UART+0x44>)
 800231e:	f7fd ff8f 	bl	8000240 <strlen>
 8002322:	4603      	mov	r3, r0
 8002324:	461a      	mov	r2, r3
 8002326:	4b09      	ldr	r3, [pc, #36]	; (800234c <send_UART+0x44>)
 8002328:	4413      	add	r3, r2
 800232a:	4909      	ldr	r1, [pc, #36]	; (8002350 <send_UART+0x48>)
 800232c:	461a      	mov	r2, r3
 800232e:	460b      	mov	r3, r1
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <send_UART+0x4c>)
 8002336:	2201      	movs	r2, #1
 8002338:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 800233a:	2201      	movs	r2, #1
 800233c:	4903      	ldr	r1, [pc, #12]	; (800234c <send_UART+0x44>)
 800233e:	4806      	ldr	r0, [pc, #24]	; (8002358 <send_UART+0x50>)
 8002340:	f003 fdce 	bl	8005ee0 <HAL_UART_Transmit_IT>
}
 8002344:	bf00      	nop
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000638 	.word	0x20000638
 8002350:	0800bee0 	.word	0x0800bee0
 8002354:	2000083d 	.word	0x2000083d
 8002358:	20000840 	.word	0x20000840

0800235c <read_UART>:

void read_UART(char* msg_to_read)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, BUFFER_SIZE);
 8002364:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002368:	4903      	ldr	r1, [pc, #12]	; (8002378 <read_UART+0x1c>)
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f006 f86e 	bl	800844c <strncpy>
}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	20000434 	.word	0x20000434

0800237c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 8002384:	4b2e      	ldr	r3, [pc, #184]	; (8002440 <HAL_UART_RxCpltCallback+0xc4>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d154      	bne.n	8002436 <HAL_UART_RxCpltCallback+0xba>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r' || UART_RX_buffer[UART_RX_index] == '\\' || UART_RX_buffer[UART_RX_index] == '/')
 800238c:	4b2d      	ldr	r3, [pc, #180]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a2d      	ldr	r2, [pc, #180]	; (8002448 <HAL_UART_RxCpltCallback+0xcc>)
 8002392:	5cd3      	ldrb	r3, [r2, r3]
 8002394:	2b0d      	cmp	r3, #13
 8002396:	d00b      	beq.n	80023b0 <HAL_UART_RxCpltCallback+0x34>
 8002398:	4b2a      	ldr	r3, [pc, #168]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a2a      	ldr	r2, [pc, #168]	; (8002448 <HAL_UART_RxCpltCallback+0xcc>)
 800239e:	5cd3      	ldrb	r3, [r2, r3]
 80023a0:	2b5c      	cmp	r3, #92	; 0x5c
 80023a2:	d005      	beq.n	80023b0 <HAL_UART_RxCpltCallback+0x34>
 80023a4:	4b27      	ldr	r3, [pc, #156]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a27      	ldr	r2, [pc, #156]	; (8002448 <HAL_UART_RxCpltCallback+0xcc>)
 80023aa:	5cd3      	ldrb	r3, [r2, r3]
 80023ac:	2b2f      	cmp	r3, #47	; 0x2f
 80023ae:	d106      	bne.n	80023be <HAL_UART_RxCpltCallback+0x42>
	{
		UART_RX_index = 0;
 80023b0:	4b24      	ldr	r3, [pc, #144]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 80023b6:	4b22      	ldr	r3, [pc, #136]	; (8002440 <HAL_UART_RxCpltCallback+0xc4>)
 80023b8:	2201      	movs	r2, #1
 80023ba:	701a      	strb	r2, [r3, #0]
 80023bc:	e03c      	b.n	8002438 <HAL_UART_RxCpltCallback+0xbc>
	}
	else
	{
		if(UART_RX_buffer[UART_RX_index] == 0x08) //	BACKSPACE
 80023be:	4b21      	ldr	r3, [pc, #132]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a21      	ldr	r2, [pc, #132]	; (8002448 <HAL_UART_RxCpltCallback+0xcc>)
 80023c4:	5cd3      	ldrb	r3, [r2, r3]
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	d10f      	bne.n	80023ea <HAL_UART_RxCpltCallback+0x6e>
		{
			if(UART_RX_index == 0)
 80023ca:	4b1e      	ldr	r3, [pc, #120]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d105      	bne.n	80023de <HAL_UART_RxCpltCallback+0x62>
				UART_RX_index--;
 80023d2:	4b1c      	ldr	r3, [pc, #112]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	3b01      	subs	r3, #1
 80023d8:	4a1a      	ldr	r2, [pc, #104]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	e01c      	b.n	8002418 <HAL_UART_RxCpltCallback+0x9c>
			else
				UART_RX_index -= 2;
 80023de:	4b19      	ldr	r3, [pc, #100]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	3b02      	subs	r3, #2
 80023e4:	4a17      	ldr	r2, [pc, #92]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023e6:	6013      	str	r3, [r2, #0]
 80023e8:	e016      	b.n	8002418 <HAL_UART_RxCpltCallback+0x9c>
		}
		else if(UART_RX_buffer[UART_RX_index] == 0x1B) //	ESCAPE
 80023ea:	4b16      	ldr	r3, [pc, #88]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a16      	ldr	r2, [pc, #88]	; (8002448 <HAL_UART_RxCpltCallback+0xcc>)
 80023f0:	5cd3      	ldrb	r3, [r2, r3]
 80023f2:	2b1b      	cmp	r3, #27
 80023f4:	d104      	bne.n	8002400 <HAL_UART_RxCpltCallback+0x84>
		{
			UART_RX_index = -1;
 80023f6:	4b13      	ldr	r3, [pc, #76]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 80023f8:	f04f 32ff 	mov.w	r2, #4294967295
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	e00b      	b.n	8002418 <HAL_UART_RxCpltCallback+0x9c>
		}
		else if(UART_RX_buffer[UART_RX_index] == '$') //		$
 8002400:	4b10      	ldr	r3, [pc, #64]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a10      	ldr	r2, [pc, #64]	; (8002448 <HAL_UART_RxCpltCallback+0xcc>)
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	2b24      	cmp	r3, #36	; 0x24
 800240a:	d105      	bne.n	8002418 <HAL_UART_RxCpltCallback+0x9c>
		{
			UART_RX_index = 0;
 800240c:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 800240e:	2200      	movs	r2, #0
 8002410:	601a      	str	r2, [r3, #0]
			UART_RX_buffer[0] = '$';
 8002412:	4b0d      	ldr	r3, [pc, #52]	; (8002448 <HAL_UART_RxCpltCallback+0xcc>)
 8002414:	2224      	movs	r2, #36	; 0x24
 8002416:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 8002418:	4b0a      	ldr	r3, [pc, #40]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	3301      	adds	r3, #1
 800241e:	4a09      	ldr	r2, [pc, #36]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	4b08      	ldr	r3, [pc, #32]	; (8002444 <HAL_UART_RxCpltCallback+0xc8>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a08      	ldr	r2, [pc, #32]	; (8002448 <HAL_UART_RxCpltCallback+0xcc>)
 8002428:	4413      	add	r3, r2
 800242a:	2201      	movs	r2, #1
 800242c:	4619      	mov	r1, r3
 800242e:	4807      	ldr	r0, [pc, #28]	; (800244c <HAL_UART_RxCpltCallback+0xd0>)
 8002430:	f003 fdb4 	bl	8005f9c <HAL_UART_Receive_IT>
 8002434:	e000      	b.n	8002438 <HAL_UART_RxCpltCallback+0xbc>
		return;
 8002436:	bf00      	nop
	}
}
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	2000083c 	.word	0x2000083c
 8002444:	20000634 	.word	0x20000634
 8002448:	20000434 	.word	0x20000434
 800244c:	20000840 	.word	0x20000840

08002450 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 8002458:	4b16      	ldr	r3, [pc, #88]	; (80024b4 <HAL_UART_TxCpltCallback+0x64>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	f083 0301 	eor.w	r3, r3, #1
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d122      	bne.n	80024ac <HAL_UART_TxCpltCallback+0x5c>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r' && UART_TX_buffer[UART_TX_index-1] != '\n')
 8002466:	4b14      	ldr	r3, [pc, #80]	; (80024b8 <HAL_UART_TxCpltCallback+0x68>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a14      	ldr	r2, [pc, #80]	; (80024bc <HAL_UART_TxCpltCallback+0x6c>)
 800246c:	5cd3      	ldrb	r3, [r2, r3]
 800246e:	2b0d      	cmp	r3, #13
 8002470:	d10d      	bne.n	800248e <HAL_UART_TxCpltCallback+0x3e>
 8002472:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <HAL_UART_TxCpltCallback+0x68>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	3b01      	subs	r3, #1
 8002478:	4a10      	ldr	r2, [pc, #64]	; (80024bc <HAL_UART_TxCpltCallback+0x6c>)
 800247a:	5cd3      	ldrb	r3, [r2, r3]
 800247c:	2b0a      	cmp	r3, #10
 800247e:	d006      	beq.n	800248e <HAL_UART_TxCpltCallback+0x3e>
	{
		UART_TX_index = 0;
 8002480:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <HAL_UART_TxCpltCallback+0x68>)
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 8002486:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <HAL_UART_TxCpltCallback+0x64>)
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
 800248c:	e00f      	b.n	80024ae <HAL_UART_TxCpltCallback+0x5e>
	}
	else
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 800248e:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <HAL_UART_TxCpltCallback+0x68>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	3301      	adds	r3, #1
 8002494:	4a08      	ldr	r2, [pc, #32]	; (80024b8 <HAL_UART_TxCpltCallback+0x68>)
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	4b07      	ldr	r3, [pc, #28]	; (80024b8 <HAL_UART_TxCpltCallback+0x68>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a07      	ldr	r2, [pc, #28]	; (80024bc <HAL_UART_TxCpltCallback+0x6c>)
 800249e:	4413      	add	r3, r2
 80024a0:	2201      	movs	r2, #1
 80024a2:	4619      	mov	r1, r3
 80024a4:	4806      	ldr	r0, [pc, #24]	; (80024c0 <HAL_UART_TxCpltCallback+0x70>)
 80024a6:	f003 fd1b 	bl	8005ee0 <HAL_UART_Transmit_IT>
 80024aa:	e000      	b.n	80024ae <HAL_UART_TxCpltCallback+0x5e>
		return;
 80024ac:	bf00      	nop
}
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	2000083d 	.word	0x2000083d
 80024b8:	20000838 	.word	0x20000838
 80024bc:	20000638 	.word	0x20000638
 80024c0:	20000840 	.word	0x20000840

080024c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80024c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024c8:	480d      	ldr	r0, [pc, #52]	; (8002500 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024ca:	490e      	ldr	r1, [pc, #56]	; (8002504 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024cc:	4a0e      	ldr	r2, [pc, #56]	; (8002508 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024d0:	e002      	b.n	80024d8 <LoopCopyDataInit>

080024d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024d6:	3304      	adds	r3, #4

080024d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024dc:	d3f9      	bcc.n	80024d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024de:	4a0b      	ldr	r2, [pc, #44]	; (800250c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024e0:	4c0b      	ldr	r4, [pc, #44]	; (8002510 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024e4:	e001      	b.n	80024ea <LoopFillZerobss>

080024e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024e8:	3204      	adds	r2, #4

080024ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ec:	d3fb      	bcc.n	80024e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024ee:	f7ff fd85 	bl	8001ffc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024f2:	f005 f90f 	bl	8007714 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024f6:	f7ff fa5f 	bl	80019b8 <main>
  bx  lr    
 80024fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024fc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002500:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002504:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002508:	0800c3bc 	.word	0x0800c3bc
  ldr r2, =_sbss
 800250c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002510:	200008f0 	.word	0x200008f0

08002514 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002514:	e7fe      	b.n	8002514 <ADC_IRQHandler>

08002516 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800251a:	2003      	movs	r0, #3
 800251c:	f000 fbe0 	bl	8002ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002520:	2000      	movs	r0, #0
 8002522:	f000 f805 	bl	8002530 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002526:	f7ff fbf7 	bl	8001d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002538:	4b12      	ldr	r3, [pc, #72]	; (8002584 <HAL_InitTick+0x54>)
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_InitTick+0x58>)
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	4619      	mov	r1, r3
 8002542:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002546:	fbb3 f3f1 	udiv	r3, r3, r1
 800254a:	fbb2 f3f3 	udiv	r3, r2, r3
 800254e:	4618      	mov	r0, r3
 8002550:	f000 fbfb 	bl	8002d4a <HAL_SYSTICK_Config>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e00e      	b.n	800257c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2b0f      	cmp	r3, #15
 8002562:	d80a      	bhi.n	800257a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002564:	2200      	movs	r2, #0
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	f04f 30ff 	mov.w	r0, #4294967295
 800256c:	f000 fbc3 	bl	8002cf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002570:	4a06      	ldr	r2, [pc, #24]	; (800258c <HAL_InitTick+0x5c>)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002576:	2300      	movs	r3, #0
 8002578:	e000      	b.n	800257c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
}
 800257c:	4618      	mov	r0, r3
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20000004 	.word	0x20000004
 8002588:	2000000c 	.word	0x2000000c
 800258c:	20000008 	.word	0x20000008

08002590 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <HAL_IncTick+0x20>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	461a      	mov	r2, r3
 800259a:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_IncTick+0x24>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4413      	add	r3, r2
 80025a0:	4a04      	ldr	r2, [pc, #16]	; (80025b4 <HAL_IncTick+0x24>)
 80025a2:	6013      	str	r3, [r2, #0]
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	2000000c 	.word	0x2000000c
 80025b4:	200008c8 	.word	0x200008c8

080025b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return uwTick;
 80025bc:	4b03      	ldr	r3, [pc, #12]	; (80025cc <HAL_GetTick+0x14>)
 80025be:	681b      	ldr	r3, [r3, #0]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	200008c8 	.word	0x200008c8

080025d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025d8:	f7ff ffee 	bl	80025b8 <HAL_GetTick>
 80025dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e8:	d005      	beq.n	80025f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ea:	4b0a      	ldr	r3, [pc, #40]	; (8002614 <HAL_Delay+0x44>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	461a      	mov	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	4413      	add	r3, r2
 80025f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025f6:	bf00      	nop
 80025f8:	f7ff ffde 	bl	80025b8 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	429a      	cmp	r2, r3
 8002606:	d8f7      	bhi.n	80025f8 <HAL_Delay+0x28>
  {
  }
}
 8002608:	bf00      	nop
 800260a:	bf00      	nop
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	2000000c 	.word	0x2000000c

08002618 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002620:	2300      	movs	r3, #0
 8002622:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e031      	b.n	8002692 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	2b00      	cmp	r3, #0
 8002634:	d109      	bne.n	800264a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7fe fa5c 	bl	8000af4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	f003 0310 	and.w	r3, r3, #16
 8002652:	2b00      	cmp	r3, #0
 8002654:	d116      	bne.n	8002684 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800265a:	4b10      	ldr	r3, [pc, #64]	; (800269c <HAL_ADC_Init+0x84>)
 800265c:	4013      	ands	r3, r2
 800265e:	f043 0202 	orr.w	r2, r3, #2
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f970 	bl	800294c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f023 0303 	bic.w	r3, r3, #3
 800267a:	f043 0201 	orr.w	r2, r3, #1
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	641a      	str	r2, [r3, #64]	; 0x40
 8002682:	e001      	b.n	8002688 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002690:	7bfb      	ldrb	r3, [r7, #15]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	ffffeefd 	.word	0xffffeefd

080026a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d101      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x1c>
 80026b8:	2302      	movs	r3, #2
 80026ba:	e136      	b.n	800292a <HAL_ADC_ConfigChannel+0x28a>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2b09      	cmp	r3, #9
 80026ca:	d93a      	bls.n	8002742 <HAL_ADC_ConfigChannel+0xa2>
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80026d4:	d035      	beq.n	8002742 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68d9      	ldr	r1, [r3, #12]
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	461a      	mov	r2, r3
 80026e4:	4613      	mov	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4413      	add	r3, r2
 80026ea:	3b1e      	subs	r3, #30
 80026ec:	2207      	movs	r2, #7
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43da      	mvns	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	400a      	ands	r2, r1
 80026fa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a8d      	ldr	r2, [pc, #564]	; (8002938 <HAL_ADC_ConfigChannel+0x298>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d10a      	bne.n	800271c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68d9      	ldr	r1, [r3, #12]
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	061a      	lsls	r2, r3, #24
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800271a:	e035      	b.n	8002788 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68d9      	ldr	r1, [r3, #12]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	b29b      	uxth	r3, r3
 800272c:	4618      	mov	r0, r3
 800272e:	4603      	mov	r3, r0
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	4403      	add	r3, r0
 8002734:	3b1e      	subs	r3, #30
 8002736:	409a      	lsls	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002740:	e022      	b.n	8002788 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	6919      	ldr	r1, [r3, #16]
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	b29b      	uxth	r3, r3
 800274e:	461a      	mov	r2, r3
 8002750:	4613      	mov	r3, r2
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	4413      	add	r3, r2
 8002756:	2207      	movs	r2, #7
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43da      	mvns	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	400a      	ands	r2, r1
 8002764:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6919      	ldr	r1, [r3, #16]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	b29b      	uxth	r3, r3
 8002776:	4618      	mov	r0, r3
 8002778:	4603      	mov	r3, r0
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4403      	add	r3, r0
 800277e:	409a      	lsls	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b06      	cmp	r3, #6
 800278e:	d824      	bhi.n	80027da <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	4613      	mov	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	3b05      	subs	r3, #5
 80027a2:	221f      	movs	r2, #31
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	43da      	mvns	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	400a      	ands	r2, r1
 80027b0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	b29b      	uxth	r3, r3
 80027be:	4618      	mov	r0, r3
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	4613      	mov	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	4413      	add	r3, r2
 80027ca:	3b05      	subs	r3, #5
 80027cc:	fa00 f203 	lsl.w	r2, r0, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	430a      	orrs	r2, r1
 80027d6:	635a      	str	r2, [r3, #52]	; 0x34
 80027d8:	e04c      	b.n	8002874 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b0c      	cmp	r3, #12
 80027e0:	d824      	bhi.n	800282c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	4613      	mov	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	3b23      	subs	r3, #35	; 0x23
 80027f4:	221f      	movs	r2, #31
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	43da      	mvns	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	400a      	ands	r2, r1
 8002802:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	b29b      	uxth	r3, r3
 8002810:	4618      	mov	r0, r3
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	4613      	mov	r3, r2
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	4413      	add	r3, r2
 800281c:	3b23      	subs	r3, #35	; 0x23
 800281e:	fa00 f203 	lsl.w	r2, r0, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	631a      	str	r2, [r3, #48]	; 0x30
 800282a:	e023      	b.n	8002874 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	3b41      	subs	r3, #65	; 0x41
 800283e:	221f      	movs	r2, #31
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43da      	mvns	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	400a      	ands	r2, r1
 800284c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	b29b      	uxth	r3, r3
 800285a:	4618      	mov	r0, r3
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	3b41      	subs	r3, #65	; 0x41
 8002868:	fa00 f203 	lsl.w	r2, r0, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a30      	ldr	r2, [pc, #192]	; (800293c <HAL_ADC_ConfigChannel+0x29c>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d10a      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x1f4>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002886:	d105      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002888:	4b2d      	ldr	r3, [pc, #180]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	4a2c      	ldr	r2, [pc, #176]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 800288e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002892:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a28      	ldr	r2, [pc, #160]	; (800293c <HAL_ADC_ConfigChannel+0x29c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d10f      	bne.n	80028be <HAL_ADC_ConfigChannel+0x21e>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2b12      	cmp	r3, #18
 80028a4:	d10b      	bne.n	80028be <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80028a6:	4b26      	ldr	r3, [pc, #152]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	4a25      	ldr	r2, [pc, #148]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 80028ac:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80028b0:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80028b2:	4b23      	ldr	r3, [pc, #140]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	4a22      	ldr	r2, [pc, #136]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 80028b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028bc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a1e      	ldr	r2, [pc, #120]	; (800293c <HAL_ADC_ConfigChannel+0x29c>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d12b      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x280>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a1a      	ldr	r2, [pc, #104]	; (8002938 <HAL_ADC_ConfigChannel+0x298>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d003      	beq.n	80028da <HAL_ADC_ConfigChannel+0x23a>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b11      	cmp	r3, #17
 80028d8:	d122      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80028da:	4b19      	ldr	r3, [pc, #100]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	4a18      	ldr	r2, [pc, #96]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 80028e0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80028e4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80028e6:	4b16      	ldr	r3, [pc, #88]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	4a15      	ldr	r2, [pc, #84]	; (8002940 <HAL_ADC_ConfigChannel+0x2a0>)
 80028ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80028f0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a10      	ldr	r2, [pc, #64]	; (8002938 <HAL_ADC_ConfigChannel+0x298>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d111      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80028fc:	4b11      	ldr	r3, [pc, #68]	; (8002944 <HAL_ADC_ConfigChannel+0x2a4>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a11      	ldr	r2, [pc, #68]	; (8002948 <HAL_ADC_ConfigChannel+0x2a8>)
 8002902:	fba2 2303 	umull	r2, r3, r2, r3
 8002906:	0c9a      	lsrs	r2, r3, #18
 8002908:	4613      	mov	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	4413      	add	r3, r2
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002912:	e002      	b.n	800291a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	3b01      	subs	r3, #1
 8002918:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1f9      	bne.n	8002914 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3714      	adds	r7, #20
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	10000012 	.word	0x10000012
 800293c:	40012000 	.word	0x40012000
 8002940:	40012300 	.word	0x40012300
 8002944:	20000004 	.word	0x20000004
 8002948:	431bde83 	.word	0x431bde83

0800294c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002954:	4b78      	ldr	r3, [pc, #480]	; (8002b38 <ADC_Init+0x1ec>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	4a77      	ldr	r2, [pc, #476]	; (8002b38 <ADC_Init+0x1ec>)
 800295a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800295e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002960:	4b75      	ldr	r3, [pc, #468]	; (8002b38 <ADC_Init+0x1ec>)
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	4973      	ldr	r1, [pc, #460]	; (8002b38 <ADC_Init+0x1ec>)
 800296a:	4313      	orrs	r3, r2
 800296c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800297c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6859      	ldr	r1, [r3, #4]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	021a      	lsls	r2, r3, #8
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	430a      	orrs	r2, r1
 8002990:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80029a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6859      	ldr	r1, [r3, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6899      	ldr	r1, [r3, #8]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029da:	4a58      	ldr	r2, [pc, #352]	; (8002b3c <ADC_Init+0x1f0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d022      	beq.n	8002a26 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6899      	ldr	r1, [r3, #8]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6899      	ldr	r1, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	e00f      	b.n	8002a46 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a44:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 0202 	bic.w	r2, r2, #2
 8002a54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	6899      	ldr	r1, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	005a      	lsls	r2, r3, #1
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01b      	beq.n	8002aac <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a82:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a92:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6859      	ldr	r1, [r3, #4]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	035a      	lsls	r2, r3, #13
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	e007      	b.n	8002abc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002aba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002aca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	051a      	lsls	r2, r3, #20
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002af0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6899      	ldr	r1, [r3, #8]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002afe:	025a      	lsls	r2, r3, #9
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6899      	ldr	r1, [r3, #8]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	029a      	lsls	r2, r3, #10
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	609a      	str	r2, [r3, #8]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	40012300 	.word	0x40012300
 8002b3c:	0f000001 	.word	0x0f000001

08002b40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b50:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <__NVIC_SetPriorityGrouping+0x40>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b56:	68ba      	ldr	r2, [r7, #8]
 8002b58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002b68:	4b06      	ldr	r3, [pc, #24]	; (8002b84 <__NVIC_SetPriorityGrouping+0x44>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b6e:	4a04      	ldr	r2, [pc, #16]	; (8002b80 <__NVIC_SetPriorityGrouping+0x40>)
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	60d3      	str	r3, [r2, #12]
}
 8002b74:	bf00      	nop
 8002b76:	3714      	adds	r7, #20
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	e000ed00 	.word	0xe000ed00
 8002b84:	05fa0000 	.word	0x05fa0000

08002b88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b8c:	4b04      	ldr	r3, [pc, #16]	; (8002ba0 <__NVIC_GetPriorityGrouping+0x18>)
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	0a1b      	lsrs	r3, r3, #8
 8002b92:	f003 0307 	and.w	r3, r3, #7
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	e000ed00 	.word	0xe000ed00

08002ba4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	db0b      	blt.n	8002bce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bb6:	79fb      	ldrb	r3, [r7, #7]
 8002bb8:	f003 021f 	and.w	r2, r3, #31
 8002bbc:	4907      	ldr	r1, [pc, #28]	; (8002bdc <__NVIC_EnableIRQ+0x38>)
 8002bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc2:	095b      	lsrs	r3, r3, #5
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	e000e100 	.word	0xe000e100

08002be0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	6039      	str	r1, [r7, #0]
 8002bea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	db0a      	blt.n	8002c0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	b2da      	uxtb	r2, r3
 8002bf8:	490c      	ldr	r1, [pc, #48]	; (8002c2c <__NVIC_SetPriority+0x4c>)
 8002bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfe:	0112      	lsls	r2, r2, #4
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	440b      	add	r3, r1
 8002c04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c08:	e00a      	b.n	8002c20 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	b2da      	uxtb	r2, r3
 8002c0e:	4908      	ldr	r1, [pc, #32]	; (8002c30 <__NVIC_SetPriority+0x50>)
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	3b04      	subs	r3, #4
 8002c18:	0112      	lsls	r2, r2, #4
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	761a      	strb	r2, [r3, #24]
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	e000e100 	.word	0xe000e100
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b089      	sub	sp, #36	; 0x24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f003 0307 	and.w	r3, r3, #7
 8002c46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	f1c3 0307 	rsb	r3, r3, #7
 8002c4e:	2b04      	cmp	r3, #4
 8002c50:	bf28      	it	cs
 8002c52:	2304      	movcs	r3, #4
 8002c54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	3304      	adds	r3, #4
 8002c5a:	2b06      	cmp	r3, #6
 8002c5c:	d902      	bls.n	8002c64 <NVIC_EncodePriority+0x30>
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3b03      	subs	r3, #3
 8002c62:	e000      	b.n	8002c66 <NVIC_EncodePriority+0x32>
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c68:	f04f 32ff 	mov.w	r2, #4294967295
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	43da      	mvns	r2, r3
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	401a      	ands	r2, r3
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	fa01 f303 	lsl.w	r3, r1, r3
 8002c86:	43d9      	mvns	r1, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c8c:	4313      	orrs	r3, r2
         );
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3724      	adds	r7, #36	; 0x24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
	...

08002c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cac:	d301      	bcc.n	8002cb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e00f      	b.n	8002cd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cb2:	4a0a      	ldr	r2, [pc, #40]	; (8002cdc <SysTick_Config+0x40>)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cba:	210f      	movs	r1, #15
 8002cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc0:	f7ff ff8e 	bl	8002be0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cc4:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <SysTick_Config+0x40>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cca:	4b04      	ldr	r3, [pc, #16]	; (8002cdc <SysTick_Config+0x40>)
 8002ccc:	2207      	movs	r2, #7
 8002cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	e000e010 	.word	0xe000e010

08002ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f7ff ff29 	bl	8002b40 <__NVIC_SetPriorityGrouping>
}
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b086      	sub	sp, #24
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	607a      	str	r2, [r7, #4]
 8002d02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d04:	2300      	movs	r3, #0
 8002d06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d08:	f7ff ff3e 	bl	8002b88 <__NVIC_GetPriorityGrouping>
 8002d0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	68b9      	ldr	r1, [r7, #8]
 8002d12:	6978      	ldr	r0, [r7, #20]
 8002d14:	f7ff ff8e 	bl	8002c34 <NVIC_EncodePriority>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d1e:	4611      	mov	r1, r2
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff ff5d 	bl	8002be0 <__NVIC_SetPriority>
}
 8002d26:	bf00      	nop
 8002d28:	3718      	adds	r7, #24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b082      	sub	sp, #8
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	4603      	mov	r3, r0
 8002d36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff ff31 	bl	8002ba4 <__NVIC_EnableIRQ>
}
 8002d42:	bf00      	nop
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b082      	sub	sp, #8
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff ffa2 	bl	8002c9c <SysTick_Config>
 8002d58:	4603      	mov	r3, r0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
	...

08002d64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d70:	f7ff fc22 	bl	80025b8 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e099      	b.n	8002eb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2202      	movs	r2, #2
 8002d84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0201 	bic.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002da0:	e00f      	b.n	8002dc2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002da2:	f7ff fc09 	bl	80025b8 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b05      	cmp	r3, #5
 8002dae:	d908      	bls.n	8002dc2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2220      	movs	r2, #32
 8002db4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2203      	movs	r2, #3
 8002dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e078      	b.n	8002eb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1e8      	bne.n	8002da2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	4b38      	ldr	r3, [pc, #224]	; (8002ebc <HAL_DMA_Init+0x158>)
 8002ddc:	4013      	ands	r3, r2
 8002dde:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e18:	2b04      	cmp	r3, #4
 8002e1a:	d107      	bne.n	8002e2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e24:	4313      	orrs	r3, r2
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	f023 0307 	bic.w	r3, r3, #7
 8002e42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d117      	bne.n	8002e86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00e      	beq.n	8002e86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f000 fa7b 	bl	8003364 <DMA_CheckFifoParam>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d008      	beq.n	8002e86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2240      	movs	r2, #64	; 0x40
 8002e78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e82:	2301      	movs	r3, #1
 8002e84:	e016      	b.n	8002eb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fa32 	bl	80032f8 <DMA_CalcBaseAndBitshift>
 8002e94:	4603      	mov	r3, r0
 8002e96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e9c:	223f      	movs	r2, #63	; 0x3f
 8002e9e:	409a      	lsls	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	e010803f 	.word	0xe010803f

08002ec0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ecc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ece:	f7ff fb73 	bl	80025b8 <HAL_GetTick>
 8002ed2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d008      	beq.n	8002ef2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2280      	movs	r2, #128	; 0x80
 8002ee4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e052      	b.n	8002f98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0216 	bic.w	r2, r2, #22
 8002f00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	695a      	ldr	r2, [r3, #20]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d103      	bne.n	8002f22 <HAL_DMA_Abort+0x62>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0208 	bic.w	r2, r2, #8
 8002f30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0201 	bic.w	r2, r2, #1
 8002f40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f42:	e013      	b.n	8002f6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f44:	f7ff fb38 	bl	80025b8 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b05      	cmp	r3, #5
 8002f50:	d90c      	bls.n	8002f6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2220      	movs	r2, #32
 8002f56:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e015      	b.n	8002f98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1e4      	bne.n	8002f44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f7e:	223f      	movs	r2, #63	; 0x3f
 8002f80:	409a      	lsls	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d004      	beq.n	8002fbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2280      	movs	r2, #128	; 0x80
 8002fb8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e00c      	b.n	8002fd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2205      	movs	r2, #5
 8002fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 0201 	bic.w	r2, r2, #1
 8002fd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002ff0:	4b8e      	ldr	r3, [pc, #568]	; (800322c <HAL_DMA_IRQHandler+0x248>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a8e      	ldr	r2, [pc, #568]	; (8003230 <HAL_DMA_IRQHandler+0x24c>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	0a9b      	lsrs	r3, r3, #10
 8002ffc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003002:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300e:	2208      	movs	r2, #8
 8003010:	409a      	lsls	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4013      	ands	r3, r2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d01a      	beq.n	8003050 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d013      	beq.n	8003050 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0204 	bic.w	r2, r2, #4
 8003036:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303c:	2208      	movs	r2, #8
 800303e:	409a      	lsls	r2, r3
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003048:	f043 0201 	orr.w	r2, r3, #1
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003054:	2201      	movs	r2, #1
 8003056:	409a      	lsls	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	4013      	ands	r3, r2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d012      	beq.n	8003086 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800306a:	2b00      	cmp	r3, #0
 800306c:	d00b      	beq.n	8003086 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003072:	2201      	movs	r2, #1
 8003074:	409a      	lsls	r2, r3
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800307e:	f043 0202 	orr.w	r2, r3, #2
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308a:	2204      	movs	r2, #4
 800308c:	409a      	lsls	r2, r3
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	4013      	ands	r3, r2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d012      	beq.n	80030bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00b      	beq.n	80030bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a8:	2204      	movs	r2, #4
 80030aa:	409a      	lsls	r2, r3
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b4:	f043 0204 	orr.w	r2, r3, #4
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c0:	2210      	movs	r2, #16
 80030c2:	409a      	lsls	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4013      	ands	r3, r2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d043      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d03c      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030de:	2210      	movs	r2, #16
 80030e0:	409a      	lsls	r2, r3
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d018      	beq.n	8003126 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d108      	bne.n	8003114 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	2b00      	cmp	r3, #0
 8003108:	d024      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	4798      	blx	r3
 8003112:	e01f      	b.n	8003154 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003118:	2b00      	cmp	r3, #0
 800311a:	d01b      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	4798      	blx	r3
 8003124:	e016      	b.n	8003154 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003130:	2b00      	cmp	r3, #0
 8003132:	d107      	bne.n	8003144 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0208 	bic.w	r2, r2, #8
 8003142:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	2b00      	cmp	r3, #0
 800314a:	d003      	beq.n	8003154 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003158:	2220      	movs	r2, #32
 800315a:	409a      	lsls	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4013      	ands	r3, r2
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 808f 	beq.w	8003284 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0310 	and.w	r3, r3, #16
 8003170:	2b00      	cmp	r3, #0
 8003172:	f000 8087 	beq.w	8003284 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317a:	2220      	movs	r2, #32
 800317c:	409a      	lsls	r2, r3
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b05      	cmp	r3, #5
 800318c:	d136      	bne.n	80031fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0216 	bic.w	r2, r2, #22
 800319c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	695a      	ldr	r2, [r3, #20]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d103      	bne.n	80031be <HAL_DMA_IRQHandler+0x1da>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d007      	beq.n	80031ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 0208 	bic.w	r2, r2, #8
 80031cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d2:	223f      	movs	r2, #63	; 0x3f
 80031d4:	409a      	lsls	r2, r3
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d07e      	beq.n	80032f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	4798      	blx	r3
        }
        return;
 80031fa:	e079      	b.n	80032f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d01d      	beq.n	8003246 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d10d      	bne.n	8003234 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321c:	2b00      	cmp	r3, #0
 800321e:	d031      	beq.n	8003284 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	4798      	blx	r3
 8003228:	e02c      	b.n	8003284 <HAL_DMA_IRQHandler+0x2a0>
 800322a:	bf00      	nop
 800322c:	20000004 	.word	0x20000004
 8003230:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003238:	2b00      	cmp	r3, #0
 800323a:	d023      	beq.n	8003284 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	4798      	blx	r3
 8003244:	e01e      	b.n	8003284 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10f      	bne.n	8003274 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0210 	bic.w	r2, r2, #16
 8003262:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003288:	2b00      	cmp	r3, #0
 800328a:	d032      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b00      	cmp	r3, #0
 8003296:	d022      	beq.n	80032de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2205      	movs	r2, #5
 800329c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0201 	bic.w	r2, r2, #1
 80032ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	3301      	adds	r3, #1
 80032b4:	60bb      	str	r3, [r7, #8]
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d307      	bcc.n	80032cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f2      	bne.n	80032b0 <HAL_DMA_IRQHandler+0x2cc>
 80032ca:	e000      	b.n	80032ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	4798      	blx	r3
 80032ee:	e000      	b.n	80032f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80032f0:	bf00      	nop
    }
  }
}
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	b2db      	uxtb	r3, r3
 8003306:	3b10      	subs	r3, #16
 8003308:	4a13      	ldr	r2, [pc, #76]	; (8003358 <DMA_CalcBaseAndBitshift+0x60>)
 800330a:	fba2 2303 	umull	r2, r3, r2, r3
 800330e:	091b      	lsrs	r3, r3, #4
 8003310:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003312:	4a12      	ldr	r2, [pc, #72]	; (800335c <DMA_CalcBaseAndBitshift+0x64>)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4413      	add	r3, r2
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	461a      	mov	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2b03      	cmp	r3, #3
 8003324:	d908      	bls.n	8003338 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	461a      	mov	r2, r3
 800332c:	4b0c      	ldr	r3, [pc, #48]	; (8003360 <DMA_CalcBaseAndBitshift+0x68>)
 800332e:	4013      	ands	r3, r2
 8003330:	1d1a      	adds	r2, r3, #4
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	; 0x58
 8003336:	e006      	b.n	8003346 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	461a      	mov	r2, r3
 800333e:	4b08      	ldr	r3, [pc, #32]	; (8003360 <DMA_CalcBaseAndBitshift+0x68>)
 8003340:	4013      	ands	r3, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	aaaaaaab 	.word	0xaaaaaaab
 800335c:	0800befc 	.word	0x0800befc
 8003360:	fffffc00 	.word	0xfffffc00

08003364 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003374:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	699b      	ldr	r3, [r3, #24]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d11f      	bne.n	80033be <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	2b03      	cmp	r3, #3
 8003382:	d856      	bhi.n	8003432 <DMA_CheckFifoParam+0xce>
 8003384:	a201      	add	r2, pc, #4	; (adr r2, 800338c <DMA_CheckFifoParam+0x28>)
 8003386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800338a:	bf00      	nop
 800338c:	0800339d 	.word	0x0800339d
 8003390:	080033af 	.word	0x080033af
 8003394:	0800339d 	.word	0x0800339d
 8003398:	08003433 	.word	0x08003433
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d046      	beq.n	8003436 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ac:	e043      	b.n	8003436 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033b6:	d140      	bne.n	800343a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033bc:	e03d      	b.n	800343a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033c6:	d121      	bne.n	800340c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d837      	bhi.n	800343e <DMA_CheckFifoParam+0xda>
 80033ce:	a201      	add	r2, pc, #4	; (adr r2, 80033d4 <DMA_CheckFifoParam+0x70>)
 80033d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d4:	080033e5 	.word	0x080033e5
 80033d8:	080033eb 	.word	0x080033eb
 80033dc:	080033e5 	.word	0x080033e5
 80033e0:	080033fd 	.word	0x080033fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	73fb      	strb	r3, [r7, #15]
      break;
 80033e8:	e030      	b.n	800344c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d025      	beq.n	8003442 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033fa:	e022      	b.n	8003442 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003400:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003404:	d11f      	bne.n	8003446 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800340a:	e01c      	b.n	8003446 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b02      	cmp	r3, #2
 8003410:	d903      	bls.n	800341a <DMA_CheckFifoParam+0xb6>
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	2b03      	cmp	r3, #3
 8003416:	d003      	beq.n	8003420 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003418:	e018      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	73fb      	strb	r3, [r7, #15]
      break;
 800341e:	e015      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003424:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00e      	beq.n	800344a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
      break;
 8003430:	e00b      	b.n	800344a <DMA_CheckFifoParam+0xe6>
      break;
 8003432:	bf00      	nop
 8003434:	e00a      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 8003436:	bf00      	nop
 8003438:	e008      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 800343a:	bf00      	nop
 800343c:	e006      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 800343e:	bf00      	nop
 8003440:	e004      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 8003442:	bf00      	nop
 8003444:	e002      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;   
 8003446:	bf00      	nop
 8003448:	e000      	b.n	800344c <DMA_CheckFifoParam+0xe8>
      break;
 800344a:	bf00      	nop
    }
  } 
  
  return status; 
 800344c:	7bfb      	ldrb	r3, [r7, #15]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop

0800345c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800345c:	b480      	push	{r7}
 800345e:	b089      	sub	sp, #36	; 0x24
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003466:	2300      	movs	r3, #0
 8003468:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800346a:	2300      	movs	r3, #0
 800346c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800346e:	2300      	movs	r3, #0
 8003470:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003472:	2300      	movs	r3, #0
 8003474:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003476:	2300      	movs	r3, #0
 8003478:	61fb      	str	r3, [r7, #28]
 800347a:	e175      	b.n	8003768 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800347c:	2201      	movs	r2, #1
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	4013      	ands	r3, r2
 800348e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003490:	693a      	ldr	r2, [r7, #16]
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	429a      	cmp	r2, r3
 8003496:	f040 8164 	bne.w	8003762 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f003 0303 	and.w	r3, r3, #3
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d005      	beq.n	80034b2 <HAL_GPIO_Init+0x56>
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d130      	bne.n	8003514 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	005b      	lsls	r3, r3, #1
 80034bc:	2203      	movs	r2, #3
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	68da      	ldr	r2, [r3, #12]
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4313      	orrs	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	69ba      	ldr	r2, [r7, #24]
 80034e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034e8:	2201      	movs	r2, #1
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4013      	ands	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	091b      	lsrs	r3, r3, #4
 80034fe:	f003 0201 	and.w	r2, r3, #1
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	4313      	orrs	r3, r2
 800350c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f003 0303 	and.w	r3, r3, #3
 800351c:	2b03      	cmp	r3, #3
 800351e:	d017      	beq.n	8003550 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	2203      	movs	r2, #3
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	43db      	mvns	r3, r3
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	4013      	ands	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4313      	orrs	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f003 0303 	and.w	r3, r3, #3
 8003558:	2b02      	cmp	r3, #2
 800355a:	d123      	bne.n	80035a4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	08da      	lsrs	r2, r3, #3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3208      	adds	r2, #8
 8003564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	f003 0307 	and.w	r3, r3, #7
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	220f      	movs	r2, #15
 8003574:	fa02 f303 	lsl.w	r3, r2, r3
 8003578:	43db      	mvns	r3, r3
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	4013      	ands	r3, r2
 800357e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	691a      	ldr	r2, [r3, #16]
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	4313      	orrs	r3, r2
 8003594:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	08da      	lsrs	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	3208      	adds	r2, #8
 800359e:	69b9      	ldr	r1, [r7, #24]
 80035a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	2203      	movs	r2, #3
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	43db      	mvns	r3, r3
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	4013      	ands	r3, r2
 80035ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f003 0203 	and.w	r2, r3, #3
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 80be 	beq.w	8003762 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035e6:	4b66      	ldr	r3, [pc, #408]	; (8003780 <HAL_GPIO_Init+0x324>)
 80035e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ea:	4a65      	ldr	r2, [pc, #404]	; (8003780 <HAL_GPIO_Init+0x324>)
 80035ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035f0:	6453      	str	r3, [r2, #68]	; 0x44
 80035f2:	4b63      	ldr	r3, [pc, #396]	; (8003780 <HAL_GPIO_Init+0x324>)
 80035f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80035fe:	4a61      	ldr	r2, [pc, #388]	; (8003784 <HAL_GPIO_Init+0x328>)
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	089b      	lsrs	r3, r3, #2
 8003604:	3302      	adds	r3, #2
 8003606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800360a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	220f      	movs	r2, #15
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43db      	mvns	r3, r3
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	4013      	ands	r3, r2
 8003620:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a58      	ldr	r2, [pc, #352]	; (8003788 <HAL_GPIO_Init+0x32c>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d037      	beq.n	800369a <HAL_GPIO_Init+0x23e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a57      	ldr	r2, [pc, #348]	; (800378c <HAL_GPIO_Init+0x330>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d031      	beq.n	8003696 <HAL_GPIO_Init+0x23a>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a56      	ldr	r2, [pc, #344]	; (8003790 <HAL_GPIO_Init+0x334>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d02b      	beq.n	8003692 <HAL_GPIO_Init+0x236>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a55      	ldr	r2, [pc, #340]	; (8003794 <HAL_GPIO_Init+0x338>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d025      	beq.n	800368e <HAL_GPIO_Init+0x232>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a54      	ldr	r2, [pc, #336]	; (8003798 <HAL_GPIO_Init+0x33c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d01f      	beq.n	800368a <HAL_GPIO_Init+0x22e>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a53      	ldr	r2, [pc, #332]	; (800379c <HAL_GPIO_Init+0x340>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d019      	beq.n	8003686 <HAL_GPIO_Init+0x22a>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a52      	ldr	r2, [pc, #328]	; (80037a0 <HAL_GPIO_Init+0x344>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d013      	beq.n	8003682 <HAL_GPIO_Init+0x226>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a51      	ldr	r2, [pc, #324]	; (80037a4 <HAL_GPIO_Init+0x348>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d00d      	beq.n	800367e <HAL_GPIO_Init+0x222>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a50      	ldr	r2, [pc, #320]	; (80037a8 <HAL_GPIO_Init+0x34c>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d007      	beq.n	800367a <HAL_GPIO_Init+0x21e>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a4f      	ldr	r2, [pc, #316]	; (80037ac <HAL_GPIO_Init+0x350>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d101      	bne.n	8003676 <HAL_GPIO_Init+0x21a>
 8003672:	2309      	movs	r3, #9
 8003674:	e012      	b.n	800369c <HAL_GPIO_Init+0x240>
 8003676:	230a      	movs	r3, #10
 8003678:	e010      	b.n	800369c <HAL_GPIO_Init+0x240>
 800367a:	2308      	movs	r3, #8
 800367c:	e00e      	b.n	800369c <HAL_GPIO_Init+0x240>
 800367e:	2307      	movs	r3, #7
 8003680:	e00c      	b.n	800369c <HAL_GPIO_Init+0x240>
 8003682:	2306      	movs	r3, #6
 8003684:	e00a      	b.n	800369c <HAL_GPIO_Init+0x240>
 8003686:	2305      	movs	r3, #5
 8003688:	e008      	b.n	800369c <HAL_GPIO_Init+0x240>
 800368a:	2304      	movs	r3, #4
 800368c:	e006      	b.n	800369c <HAL_GPIO_Init+0x240>
 800368e:	2303      	movs	r3, #3
 8003690:	e004      	b.n	800369c <HAL_GPIO_Init+0x240>
 8003692:	2302      	movs	r3, #2
 8003694:	e002      	b.n	800369c <HAL_GPIO_Init+0x240>
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <HAL_GPIO_Init+0x240>
 800369a:	2300      	movs	r3, #0
 800369c:	69fa      	ldr	r2, [r7, #28]
 800369e:	f002 0203 	and.w	r2, r2, #3
 80036a2:	0092      	lsls	r2, r2, #2
 80036a4:	4093      	lsls	r3, r2
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80036ac:	4935      	ldr	r1, [pc, #212]	; (8003784 <HAL_GPIO_Init+0x328>)
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	089b      	lsrs	r3, r3, #2
 80036b2:	3302      	adds	r3, #2
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036ba:	4b3d      	ldr	r3, [pc, #244]	; (80037b0 <HAL_GPIO_Init+0x354>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	43db      	mvns	r3, r3
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	4013      	ands	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036de:	4a34      	ldr	r2, [pc, #208]	; (80037b0 <HAL_GPIO_Init+0x354>)
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036e4:	4b32      	ldr	r3, [pc, #200]	; (80037b0 <HAL_GPIO_Init+0x354>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003708:	4a29      	ldr	r2, [pc, #164]	; (80037b0 <HAL_GPIO_Init+0x354>)
 800370a:	69bb      	ldr	r3, [r7, #24]
 800370c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800370e:	4b28      	ldr	r3, [pc, #160]	; (80037b0 <HAL_GPIO_Init+0x354>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	43db      	mvns	r3, r3
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	4013      	ands	r3, r2
 800371c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	4313      	orrs	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003732:	4a1f      	ldr	r2, [pc, #124]	; (80037b0 <HAL_GPIO_Init+0x354>)
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003738:	4b1d      	ldr	r3, [pc, #116]	; (80037b0 <HAL_GPIO_Init+0x354>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	43db      	mvns	r3, r3
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	4013      	ands	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	4313      	orrs	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800375c:	4a14      	ldr	r2, [pc, #80]	; (80037b0 <HAL_GPIO_Init+0x354>)
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	3301      	adds	r3, #1
 8003766:	61fb      	str	r3, [r7, #28]
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	2b0f      	cmp	r3, #15
 800376c:	f67f ae86 	bls.w	800347c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003770:	bf00      	nop
 8003772:	bf00      	nop
 8003774:	3724      	adds	r7, #36	; 0x24
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	40023800 	.word	0x40023800
 8003784:	40013800 	.word	0x40013800
 8003788:	40020000 	.word	0x40020000
 800378c:	40020400 	.word	0x40020400
 8003790:	40020800 	.word	0x40020800
 8003794:	40020c00 	.word	0x40020c00
 8003798:	40021000 	.word	0x40021000
 800379c:	40021400 	.word	0x40021400
 80037a0:	40021800 	.word	0x40021800
 80037a4:	40021c00 	.word	0x40021c00
 80037a8:	40022000 	.word	0x40022000
 80037ac:	40022400 	.word	0x40022400
 80037b0:	40013c00 	.word	0x40013c00

080037b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	460b      	mov	r3, r1
 80037be:	807b      	strh	r3, [r7, #2]
 80037c0:	4613      	mov	r3, r2
 80037c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037c4:	787b      	ldrb	r3, [r7, #1]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d003      	beq.n	80037d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037ca:	887a      	ldrh	r2, [r7, #2]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80037d0:	e003      	b.n	80037da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80037d2:	887b      	ldrh	r3, [r7, #2]
 80037d4:	041a      	lsls	r2, r3, #16
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	619a      	str	r2, [r3, #24]
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b085      	sub	sp, #20
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
 80037ee:	460b      	mov	r3, r1
 80037f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037f8:	887a      	ldrh	r2, [r7, #2]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	4013      	ands	r3, r2
 80037fe:	041a      	lsls	r2, r3, #16
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	43d9      	mvns	r1, r3
 8003804:	887b      	ldrh	r3, [r7, #2]
 8003806:	400b      	ands	r3, r1
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	619a      	str	r2, [r3, #24]
}
 800380e:	bf00      	nop
 8003810:	3714      	adds	r7, #20
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
	...

0800381c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003826:	4b08      	ldr	r3, [pc, #32]	; (8003848 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003828:	695a      	ldr	r2, [r3, #20]
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	4013      	ands	r3, r2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d006      	beq.n	8003840 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003832:	4a05      	ldr	r2, [pc, #20]	; (8003848 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003834:	88fb      	ldrh	r3, [r7, #6]
 8003836:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003838:	88fb      	ldrh	r3, [r7, #6]
 800383a:	4618      	mov	r0, r3
 800383c:	f7fd ff88 	bl	8001750 <HAL_GPIO_EXTI_Callback>
  }
}
 8003840:	bf00      	nop
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	40013c00 	.word	0x40013c00

0800384c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003854:	2300      	movs	r3, #0
 8003856:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e29b      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 8087 	beq.w	800397e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003870:	4b96      	ldr	r3, [pc, #600]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f003 030c 	and.w	r3, r3, #12
 8003878:	2b04      	cmp	r3, #4
 800387a:	d00c      	beq.n	8003896 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800387c:	4b93      	ldr	r3, [pc, #588]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 030c 	and.w	r3, r3, #12
 8003884:	2b08      	cmp	r3, #8
 8003886:	d112      	bne.n	80038ae <HAL_RCC_OscConfig+0x62>
 8003888:	4b90      	ldr	r3, [pc, #576]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003890:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003894:	d10b      	bne.n	80038ae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003896:	4b8d      	ldr	r3, [pc, #564]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d06c      	beq.n	800397c <HAL_RCC_OscConfig+0x130>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d168      	bne.n	800397c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e275      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038b6:	d106      	bne.n	80038c6 <HAL_RCC_OscConfig+0x7a>
 80038b8:	4b84      	ldr	r3, [pc, #528]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a83      	ldr	r2, [pc, #524]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80038be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c2:	6013      	str	r3, [r2, #0]
 80038c4:	e02e      	b.n	8003924 <HAL_RCC_OscConfig+0xd8>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCC_OscConfig+0x9c>
 80038ce:	4b7f      	ldr	r3, [pc, #508]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a7e      	ldr	r2, [pc, #504]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80038d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	4b7c      	ldr	r3, [pc, #496]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a7b      	ldr	r2, [pc, #492]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80038e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038e4:	6013      	str	r3, [r2, #0]
 80038e6:	e01d      	b.n	8003924 <HAL_RCC_OscConfig+0xd8>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038f0:	d10c      	bne.n	800390c <HAL_RCC_OscConfig+0xc0>
 80038f2:	4b76      	ldr	r3, [pc, #472]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a75      	ldr	r2, [pc, #468]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80038f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	4b73      	ldr	r3, [pc, #460]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a72      	ldr	r2, [pc, #456]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	e00b      	b.n	8003924 <HAL_RCC_OscConfig+0xd8>
 800390c:	4b6f      	ldr	r3, [pc, #444]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a6e      	ldr	r2, [pc, #440]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003912:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	4b6c      	ldr	r3, [pc, #432]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a6b      	ldr	r2, [pc, #428]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 800391e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003922:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d013      	beq.n	8003954 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7fe fe44 	bl	80025b8 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003934:	f7fe fe40 	bl	80025b8 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b64      	cmp	r3, #100	; 0x64
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e229      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003946:	4b61      	ldr	r3, [pc, #388]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d0f0      	beq.n	8003934 <HAL_RCC_OscConfig+0xe8>
 8003952:	e014      	b.n	800397e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003954:	f7fe fe30 	bl	80025b8 <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800395c:	f7fe fe2c 	bl	80025b8 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b64      	cmp	r3, #100	; 0x64
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e215      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800396e:	4b57      	ldr	r3, [pc, #348]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f0      	bne.n	800395c <HAL_RCC_OscConfig+0x110>
 800397a:	e000      	b.n	800397e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800397c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d069      	beq.n	8003a5e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800398a:	4b50      	ldr	r3, [pc, #320]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003996:	4b4d      	ldr	r3, [pc, #308]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 030c 	and.w	r3, r3, #12
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d11c      	bne.n	80039dc <HAL_RCC_OscConfig+0x190>
 80039a2:	4b4a      	ldr	r3, [pc, #296]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d116      	bne.n	80039dc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ae:	4b47      	ldr	r3, [pc, #284]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d005      	beq.n	80039c6 <HAL_RCC_OscConfig+0x17a>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d001      	beq.n	80039c6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e1e9      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c6:	4b41      	ldr	r3, [pc, #260]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	493d      	ldr	r1, [pc, #244]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039da:	e040      	b.n	8003a5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d023      	beq.n	8003a2c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039e4:	4b39      	ldr	r3, [pc, #228]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a38      	ldr	r2, [pc, #224]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 80039ea:	f043 0301 	orr.w	r3, r3, #1
 80039ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f0:	f7fe fde2 	bl	80025b8 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039f8:	f7fe fdde 	bl	80025b8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e1c7      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a0a:	4b30      	ldr	r3, [pc, #192]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0f0      	beq.n	80039f8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a16:	4b2d      	ldr	r3, [pc, #180]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	4929      	ldr	r1, [pc, #164]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	600b      	str	r3, [r1, #0]
 8003a2a:	e018      	b.n	8003a5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a2c:	4b27      	ldr	r3, [pc, #156]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a26      	ldr	r2, [pc, #152]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a32:	f023 0301 	bic.w	r3, r3, #1
 8003a36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a38:	f7fe fdbe 	bl	80025b8 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a40:	f7fe fdba 	bl	80025b8 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e1a3      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a52:	4b1e      	ldr	r3, [pc, #120]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f0      	bne.n	8003a40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0308 	and.w	r3, r3, #8
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d038      	beq.n	8003adc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d019      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a72:	4b16      	ldr	r3, [pc, #88]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a76:	4a15      	ldr	r2, [pc, #84]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a7e:	f7fe fd9b 	bl	80025b8 <HAL_GetTick>
 8003a82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a84:	e008      	b.n	8003a98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a86:	f7fe fd97 	bl	80025b8 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d901      	bls.n	8003a98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e180      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a98:	4b0c      	ldr	r3, [pc, #48]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003a9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a9c:	f003 0302 	and.w	r3, r3, #2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d0f0      	beq.n	8003a86 <HAL_RCC_OscConfig+0x23a>
 8003aa4:	e01a      	b.n	8003adc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aa6:	4b09      	ldr	r3, [pc, #36]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003aa8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aaa:	4a08      	ldr	r2, [pc, #32]	; (8003acc <HAL_RCC_OscConfig+0x280>)
 8003aac:	f023 0301 	bic.w	r3, r3, #1
 8003ab0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab2:	f7fe fd81 	bl	80025b8 <HAL_GetTick>
 8003ab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ab8:	e00a      	b.n	8003ad0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aba:	f7fe fd7d 	bl	80025b8 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d903      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e166      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
 8003acc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ad0:	4b92      	ldr	r3, [pc, #584]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1ee      	bne.n	8003aba <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0304 	and.w	r3, r3, #4
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 80a4 	beq.w	8003c32 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aea:	4b8c      	ldr	r3, [pc, #560]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10d      	bne.n	8003b12 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003af6:	4b89      	ldr	r3, [pc, #548]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afa:	4a88      	ldr	r2, [pc, #544]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b00:	6413      	str	r3, [r2, #64]	; 0x40
 8003b02:	4b86      	ldr	r3, [pc, #536]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0a:	60bb      	str	r3, [r7, #8]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b12:	4b83      	ldr	r3, [pc, #524]	; (8003d20 <HAL_RCC_OscConfig+0x4d4>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d118      	bne.n	8003b50 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003b1e:	4b80      	ldr	r3, [pc, #512]	; (8003d20 <HAL_RCC_OscConfig+0x4d4>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a7f      	ldr	r2, [pc, #508]	; (8003d20 <HAL_RCC_OscConfig+0x4d4>)
 8003b24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b2a:	f7fe fd45 	bl	80025b8 <HAL_GetTick>
 8003b2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b30:	e008      	b.n	8003b44 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b32:	f7fe fd41 	bl	80025b8 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	2b64      	cmp	r3, #100	; 0x64
 8003b3e:	d901      	bls.n	8003b44 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e12a      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b44:	4b76      	ldr	r3, [pc, #472]	; (8003d20 <HAL_RCC_OscConfig+0x4d4>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d0f0      	beq.n	8003b32 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d106      	bne.n	8003b66 <HAL_RCC_OscConfig+0x31a>
 8003b58:	4b70      	ldr	r3, [pc, #448]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b5c:	4a6f      	ldr	r2, [pc, #444]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b5e:	f043 0301 	orr.w	r3, r3, #1
 8003b62:	6713      	str	r3, [r2, #112]	; 0x70
 8003b64:	e02d      	b.n	8003bc2 <HAL_RCC_OscConfig+0x376>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x33c>
 8003b6e:	4b6b      	ldr	r3, [pc, #428]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b72:	4a6a      	ldr	r2, [pc, #424]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b74:	f023 0301 	bic.w	r3, r3, #1
 8003b78:	6713      	str	r3, [r2, #112]	; 0x70
 8003b7a:	4b68      	ldr	r3, [pc, #416]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7e:	4a67      	ldr	r2, [pc, #412]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b80:	f023 0304 	bic.w	r3, r3, #4
 8003b84:	6713      	str	r3, [r2, #112]	; 0x70
 8003b86:	e01c      	b.n	8003bc2 <HAL_RCC_OscConfig+0x376>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	2b05      	cmp	r3, #5
 8003b8e:	d10c      	bne.n	8003baa <HAL_RCC_OscConfig+0x35e>
 8003b90:	4b62      	ldr	r3, [pc, #392]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b94:	4a61      	ldr	r2, [pc, #388]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b96:	f043 0304 	orr.w	r3, r3, #4
 8003b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b9c:	4b5f      	ldr	r3, [pc, #380]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba0:	4a5e      	ldr	r2, [pc, #376]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003ba2:	f043 0301 	orr.w	r3, r3, #1
 8003ba6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ba8:	e00b      	b.n	8003bc2 <HAL_RCC_OscConfig+0x376>
 8003baa:	4b5c      	ldr	r3, [pc, #368]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bae:	4a5b      	ldr	r2, [pc, #364]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003bb0:	f023 0301 	bic.w	r3, r3, #1
 8003bb4:	6713      	str	r3, [r2, #112]	; 0x70
 8003bb6:	4b59      	ldr	r3, [pc, #356]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bba:	4a58      	ldr	r2, [pc, #352]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003bbc:	f023 0304 	bic.w	r3, r3, #4
 8003bc0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d015      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bca:	f7fe fcf5 	bl	80025b8 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd0:	e00a      	b.n	8003be8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd2:	f7fe fcf1 	bl	80025b8 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e0d8      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be8:	4b4c      	ldr	r3, [pc, #304]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0ee      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x386>
 8003bf4:	e014      	b.n	8003c20 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf6:	f7fe fcdf 	bl	80025b8 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bfc:	e00a      	b.n	8003c14 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfe:	f7fe fcdb 	bl	80025b8 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e0c2      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c14:	4b41      	ldr	r3, [pc, #260]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1ee      	bne.n	8003bfe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c20:	7dfb      	ldrb	r3, [r7, #23]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d105      	bne.n	8003c32 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c26:	4b3d      	ldr	r3, [pc, #244]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	4a3c      	ldr	r2, [pc, #240]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003c2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c30:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 80ae 	beq.w	8003d98 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c3c:	4b37      	ldr	r3, [pc, #220]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 030c 	and.w	r3, r3, #12
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	d06d      	beq.n	8003d24 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d14b      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c50:	4b32      	ldr	r3, [pc, #200]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a31      	ldr	r2, [pc, #196]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003c56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5c:	f7fe fcac 	bl	80025b8 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c64:	f7fe fca8 	bl	80025b8 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e091      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c76:	4b29      	ldr	r3, [pc, #164]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1f0      	bne.n	8003c64 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	69da      	ldr	r2, [r3, #28]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c90:	019b      	lsls	r3, r3, #6
 8003c92:	431a      	orrs	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c98:	085b      	lsrs	r3, r3, #1
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	041b      	lsls	r3, r3, #16
 8003c9e:	431a      	orrs	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca4:	061b      	lsls	r3, r3, #24
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cac:	071b      	lsls	r3, r3, #28
 8003cae:	491b      	ldr	r1, [pc, #108]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cb4:	4b19      	ldr	r3, [pc, #100]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a18      	ldr	r2, [pc, #96]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003cba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc0:	f7fe fc7a 	bl	80025b8 <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc8:	f7fe fc76 	bl	80025b8 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e05f      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cda:	4b10      	ldr	r3, [pc, #64]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x47c>
 8003ce6:	e057      	b.n	8003d98 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ce8:	4b0c      	ldr	r3, [pc, #48]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a0b      	ldr	r2, [pc, #44]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003cee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf4:	f7fe fc60 	bl	80025b8 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cfc:	f7fe fc5c 	bl	80025b8 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e045      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d0e:	4b03      	ldr	r3, [pc, #12]	; (8003d1c <HAL_RCC_OscConfig+0x4d0>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x4b0>
 8003d1a:	e03d      	b.n	8003d98 <HAL_RCC_OscConfig+0x54c>
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003d24:	4b1f      	ldr	r3, [pc, #124]	; (8003da4 <HAL_RCC_OscConfig+0x558>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d030      	beq.n	8003d94 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d129      	bne.n	8003d94 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d122      	bne.n	8003d94 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d54:	4013      	ands	r3, r2
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d5a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d119      	bne.n	8003d94 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6a:	085b      	lsrs	r3, r3, #1
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d10f      	bne.n	8003d94 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d107      	bne.n	8003d94 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d8e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d001      	beq.n	8003d98 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3718      	adds	r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40023800 	.word	0x40023800

08003da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003db2:	2300      	movs	r3, #0
 8003db4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e0d0      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dc0:	4b6a      	ldr	r3, [pc, #424]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 030f 	and.w	r3, r3, #15
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d910      	bls.n	8003df0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dce:	4b67      	ldr	r3, [pc, #412]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f023 020f 	bic.w	r2, r3, #15
 8003dd6:	4965      	ldr	r1, [pc, #404]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dde:	4b63      	ldr	r3, [pc, #396]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 030f 	and.w	r3, r3, #15
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d001      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e0b8      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d020      	beq.n	8003e3e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0304 	and.w	r3, r3, #4
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e08:	4b59      	ldr	r3, [pc, #356]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	4a58      	ldr	r2, [pc, #352]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0308 	and.w	r3, r3, #8
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e20:	4b53      	ldr	r3, [pc, #332]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	4a52      	ldr	r2, [pc, #328]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e2a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e2c:	4b50      	ldr	r3, [pc, #320]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	494d      	ldr	r1, [pc, #308]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d040      	beq.n	8003ecc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d107      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e52:	4b47      	ldr	r3, [pc, #284]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d115      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e07f      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d107      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e6a:	4b41      	ldr	r3, [pc, #260]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d109      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e073      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7a:	4b3d      	ldr	r3, [pc, #244]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e06b      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e8a:	4b39      	ldr	r3, [pc, #228]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f023 0203 	bic.w	r2, r3, #3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	4936      	ldr	r1, [pc, #216]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e9c:	f7fe fb8c 	bl	80025b8 <HAL_GetTick>
 8003ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ea2:	e00a      	b.n	8003eba <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea4:	f7fe fb88 	bl	80025b8 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e053      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eba:	4b2d      	ldr	r3, [pc, #180]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 020c 	and.w	r2, r3, #12
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d1eb      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ecc:	4b27      	ldr	r3, [pc, #156]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 030f 	and.w	r3, r3, #15
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d210      	bcs.n	8003efc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eda:	4b24      	ldr	r3, [pc, #144]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f023 020f 	bic.w	r2, r3, #15
 8003ee2:	4922      	ldr	r1, [pc, #136]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eea:	4b20      	ldr	r3, [pc, #128]	; (8003f6c <HAL_RCC_ClockConfig+0x1c4>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d001      	beq.n	8003efc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e032      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0304 	and.w	r3, r3, #4
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d008      	beq.n	8003f1a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f08:	4b19      	ldr	r3, [pc, #100]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	4916      	ldr	r1, [pc, #88]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d009      	beq.n	8003f3a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f26:	4b12      	ldr	r3, [pc, #72]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	490e      	ldr	r1, [pc, #56]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f3a:	f000 f821 	bl	8003f80 <HAL_RCC_GetSysClockFreq>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <HAL_RCC_ClockConfig+0x1c8>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	091b      	lsrs	r3, r3, #4
 8003f46:	f003 030f 	and.w	r3, r3, #15
 8003f4a:	490a      	ldr	r1, [pc, #40]	; (8003f74 <HAL_RCC_ClockConfig+0x1cc>)
 8003f4c:	5ccb      	ldrb	r3, [r1, r3]
 8003f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f52:	4a09      	ldr	r2, [pc, #36]	; (8003f78 <HAL_RCC_ClockConfig+0x1d0>)
 8003f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f56:	4b09      	ldr	r3, [pc, #36]	; (8003f7c <HAL_RCC_ClockConfig+0x1d4>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fe fae8 	bl	8002530 <HAL_InitTick>

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40023c00 	.word	0x40023c00
 8003f70:	40023800 	.word	0x40023800
 8003f74:	0800bee4 	.word	0x0800bee4
 8003f78:	20000004 	.word	0x20000004
 8003f7c:	20000008 	.word	0x20000008

08003f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f84:	b094      	sub	sp, #80	; 0x50
 8003f86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	647b      	str	r3, [r7, #68]	; 0x44
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f90:	2300      	movs	r3, #0
 8003f92:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003f94:	2300      	movs	r3, #0
 8003f96:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f98:	4b79      	ldr	r3, [pc, #484]	; (8004180 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f003 030c 	and.w	r3, r3, #12
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d00d      	beq.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x40>
 8003fa4:	2b08      	cmp	r3, #8
 8003fa6:	f200 80e1 	bhi.w	800416c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <HAL_RCC_GetSysClockFreq+0x34>
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	d003      	beq.n	8003fba <HAL_RCC_GetSysClockFreq+0x3a>
 8003fb2:	e0db      	b.n	800416c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fb4:	4b73      	ldr	r3, [pc, #460]	; (8004184 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fb6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fb8:	e0db      	b.n	8004172 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fba:	4b72      	ldr	r3, [pc, #456]	; (8004184 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fbc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fbe:	e0d8      	b.n	8004172 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fc0:	4b6f      	ldr	r3, [pc, #444]	; (8004180 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fc8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003fca:	4b6d      	ldr	r3, [pc, #436]	; (8004180 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d063      	beq.n	800409e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fd6:	4b6a      	ldr	r3, [pc, #424]	; (8004180 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	099b      	lsrs	r3, r3, #6
 8003fdc:	2200      	movs	r2, #0
 8003fde:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fe0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fe8:	633b      	str	r3, [r7, #48]	; 0x30
 8003fea:	2300      	movs	r3, #0
 8003fec:	637b      	str	r3, [r7, #52]	; 0x34
 8003fee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003ff2:	4622      	mov	r2, r4
 8003ff4:	462b      	mov	r3, r5
 8003ff6:	f04f 0000 	mov.w	r0, #0
 8003ffa:	f04f 0100 	mov.w	r1, #0
 8003ffe:	0159      	lsls	r1, r3, #5
 8004000:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004004:	0150      	lsls	r0, r2, #5
 8004006:	4602      	mov	r2, r0
 8004008:	460b      	mov	r3, r1
 800400a:	4621      	mov	r1, r4
 800400c:	1a51      	subs	r1, r2, r1
 800400e:	6139      	str	r1, [r7, #16]
 8004010:	4629      	mov	r1, r5
 8004012:	eb63 0301 	sbc.w	r3, r3, r1
 8004016:	617b      	str	r3, [r7, #20]
 8004018:	f04f 0200 	mov.w	r2, #0
 800401c:	f04f 0300 	mov.w	r3, #0
 8004020:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004024:	4659      	mov	r1, fp
 8004026:	018b      	lsls	r3, r1, #6
 8004028:	4651      	mov	r1, sl
 800402a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800402e:	4651      	mov	r1, sl
 8004030:	018a      	lsls	r2, r1, #6
 8004032:	4651      	mov	r1, sl
 8004034:	ebb2 0801 	subs.w	r8, r2, r1
 8004038:	4659      	mov	r1, fp
 800403a:	eb63 0901 	sbc.w	r9, r3, r1
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800404a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800404e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004052:	4690      	mov	r8, r2
 8004054:	4699      	mov	r9, r3
 8004056:	4623      	mov	r3, r4
 8004058:	eb18 0303 	adds.w	r3, r8, r3
 800405c:	60bb      	str	r3, [r7, #8]
 800405e:	462b      	mov	r3, r5
 8004060:	eb49 0303 	adc.w	r3, r9, r3
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	f04f 0200 	mov.w	r2, #0
 800406a:	f04f 0300 	mov.w	r3, #0
 800406e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004072:	4629      	mov	r1, r5
 8004074:	028b      	lsls	r3, r1, #10
 8004076:	4621      	mov	r1, r4
 8004078:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800407c:	4621      	mov	r1, r4
 800407e:	028a      	lsls	r2, r1, #10
 8004080:	4610      	mov	r0, r2
 8004082:	4619      	mov	r1, r3
 8004084:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004086:	2200      	movs	r2, #0
 8004088:	62bb      	str	r3, [r7, #40]	; 0x28
 800408a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800408c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004090:	f7fc faea 	bl	8000668 <__aeabi_uldivmod>
 8004094:	4602      	mov	r2, r0
 8004096:	460b      	mov	r3, r1
 8004098:	4613      	mov	r3, r2
 800409a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800409c:	e058      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800409e:	4b38      	ldr	r3, [pc, #224]	; (8004180 <HAL_RCC_GetSysClockFreq+0x200>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	099b      	lsrs	r3, r3, #6
 80040a4:	2200      	movs	r2, #0
 80040a6:	4618      	mov	r0, r3
 80040a8:	4611      	mov	r1, r2
 80040aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040ae:	623b      	str	r3, [r7, #32]
 80040b0:	2300      	movs	r3, #0
 80040b2:	627b      	str	r3, [r7, #36]	; 0x24
 80040b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040b8:	4642      	mov	r2, r8
 80040ba:	464b      	mov	r3, r9
 80040bc:	f04f 0000 	mov.w	r0, #0
 80040c0:	f04f 0100 	mov.w	r1, #0
 80040c4:	0159      	lsls	r1, r3, #5
 80040c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040ca:	0150      	lsls	r0, r2, #5
 80040cc:	4602      	mov	r2, r0
 80040ce:	460b      	mov	r3, r1
 80040d0:	4641      	mov	r1, r8
 80040d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80040d6:	4649      	mov	r1, r9
 80040d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80040dc:	f04f 0200 	mov.w	r2, #0
 80040e0:	f04f 0300 	mov.w	r3, #0
 80040e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040f0:	ebb2 040a 	subs.w	r4, r2, sl
 80040f4:	eb63 050b 	sbc.w	r5, r3, fp
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	00eb      	lsls	r3, r5, #3
 8004102:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004106:	00e2      	lsls	r2, r4, #3
 8004108:	4614      	mov	r4, r2
 800410a:	461d      	mov	r5, r3
 800410c:	4643      	mov	r3, r8
 800410e:	18e3      	adds	r3, r4, r3
 8004110:	603b      	str	r3, [r7, #0]
 8004112:	464b      	mov	r3, r9
 8004114:	eb45 0303 	adc.w	r3, r5, r3
 8004118:	607b      	str	r3, [r7, #4]
 800411a:	f04f 0200 	mov.w	r2, #0
 800411e:	f04f 0300 	mov.w	r3, #0
 8004122:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004126:	4629      	mov	r1, r5
 8004128:	028b      	lsls	r3, r1, #10
 800412a:	4621      	mov	r1, r4
 800412c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004130:	4621      	mov	r1, r4
 8004132:	028a      	lsls	r2, r1, #10
 8004134:	4610      	mov	r0, r2
 8004136:	4619      	mov	r1, r3
 8004138:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800413a:	2200      	movs	r2, #0
 800413c:	61bb      	str	r3, [r7, #24]
 800413e:	61fa      	str	r2, [r7, #28]
 8004140:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004144:	f7fc fa90 	bl	8000668 <__aeabi_uldivmod>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	4613      	mov	r3, r2
 800414e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004150:	4b0b      	ldr	r3, [pc, #44]	; (8004180 <HAL_RCC_GetSysClockFreq+0x200>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	0c1b      	lsrs	r3, r3, #16
 8004156:	f003 0303 	and.w	r3, r3, #3
 800415a:	3301      	adds	r3, #1
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004160:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004162:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004164:	fbb2 f3f3 	udiv	r3, r2, r3
 8004168:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800416a:	e002      	b.n	8004172 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800416c:	4b05      	ldr	r3, [pc, #20]	; (8004184 <HAL_RCC_GetSysClockFreq+0x204>)
 800416e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004170:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004172:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004174:	4618      	mov	r0, r3
 8004176:	3750      	adds	r7, #80	; 0x50
 8004178:	46bd      	mov	sp, r7
 800417a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800417e:	bf00      	nop
 8004180:	40023800 	.word	0x40023800
 8004184:	00f42400 	.word	0x00f42400

08004188 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004188:	b480      	push	{r7}
 800418a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800418c:	4b03      	ldr	r3, [pc, #12]	; (800419c <HAL_RCC_GetHCLKFreq+0x14>)
 800418e:	681b      	ldr	r3, [r3, #0]
}
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000004 	.word	0x20000004

080041a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041a4:	f7ff fff0 	bl	8004188 <HAL_RCC_GetHCLKFreq>
 80041a8:	4602      	mov	r2, r0
 80041aa:	4b05      	ldr	r3, [pc, #20]	; (80041c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	0a9b      	lsrs	r3, r3, #10
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	4903      	ldr	r1, [pc, #12]	; (80041c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b6:	5ccb      	ldrb	r3, [r1, r3]
 80041b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041bc:	4618      	mov	r0, r3
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40023800 	.word	0x40023800
 80041c4:	0800bef4 	.word	0x0800bef4

080041c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041cc:	f7ff ffdc 	bl	8004188 <HAL_RCC_GetHCLKFreq>
 80041d0:	4602      	mov	r2, r0
 80041d2:	4b05      	ldr	r3, [pc, #20]	; (80041e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	0b5b      	lsrs	r3, r3, #13
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	4903      	ldr	r1, [pc, #12]	; (80041ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80041de:	5ccb      	ldrb	r3, [r1, r3]
 80041e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40023800 	.word	0x40023800
 80041ec:	0800bef4 	.word	0x0800bef4

080041f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b088      	sub	sp, #32
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004200:	2300      	movs	r3, #0
 8004202:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004204:	2300      	movs	r3, #0
 8004206:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004208:	2300      	movs	r3, #0
 800420a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b00      	cmp	r3, #0
 8004216:	d012      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004218:	4b69      	ldr	r3, [pc, #420]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	4a68      	ldr	r2, [pc, #416]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800421e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004222:	6093      	str	r3, [r2, #8]
 8004224:	4b66      	ldr	r3, [pc, #408]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422c:	4964      	ldr	r1, [pc, #400]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800422e:	4313      	orrs	r3, r2
 8004230:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800423a:	2301      	movs	r3, #1
 800423c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d017      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800424a:	4b5d      	ldr	r3, [pc, #372]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800424c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004250:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004258:	4959      	ldr	r1, [pc, #356]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800425a:	4313      	orrs	r3, r2
 800425c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004264:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004268:	d101      	bne.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800426a:	2301      	movs	r3, #1
 800426c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004276:	2301      	movs	r3, #1
 8004278:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d017      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004286:	4b4e      	ldr	r3, [pc, #312]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004288:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800428c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004294:	494a      	ldr	r1, [pc, #296]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042a4:	d101      	bne.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80042a6:	2301      	movs	r3, #1
 80042a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80042b2:	2301      	movs	r3, #1
 80042b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80042c2:	2301      	movs	r3, #1
 80042c4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 808b 	beq.w	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042d4:	4b3a      	ldr	r3, [pc, #232]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	4a39      	ldr	r2, [pc, #228]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042de:	6413      	str	r3, [r2, #64]	; 0x40
 80042e0:	4b37      	ldr	r3, [pc, #220]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042ec:	4b35      	ldr	r3, [pc, #212]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a34      	ldr	r2, [pc, #208]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80042f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042f8:	f7fe f95e 	bl	80025b8 <HAL_GetTick>
 80042fc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042fe:	e008      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004300:	f7fe f95a 	bl	80025b8 <HAL_GetTick>
 8004304:	4602      	mov	r2, r0
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	2b64      	cmp	r3, #100	; 0x64
 800430c:	d901      	bls.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e38f      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004312:	4b2c      	ldr	r3, [pc, #176]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431a:	2b00      	cmp	r3, #0
 800431c:	d0f0      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800431e:	4b28      	ldr	r3, [pc, #160]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004326:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d035      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	429a      	cmp	r2, r3
 800433a:	d02e      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800433c:	4b20      	ldr	r3, [pc, #128]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004344:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004346:	4b1e      	ldr	r3, [pc, #120]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800434a:	4a1d      	ldr	r2, [pc, #116]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800434c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004350:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004352:	4b1b      	ldr	r3, [pc, #108]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004356:	4a1a      	ldr	r2, [pc, #104]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004358:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800435c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800435e:	4a18      	ldr	r2, [pc, #96]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004364:	4b16      	ldr	r3, [pc, #88]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b01      	cmp	r3, #1
 800436e:	d114      	bne.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004370:	f7fe f922 	bl	80025b8 <HAL_GetTick>
 8004374:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004376:	e00a      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004378:	f7fe f91e 	bl	80025b8 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	f241 3288 	movw	r2, #5000	; 0x1388
 8004386:	4293      	cmp	r3, r2
 8004388:	d901      	bls.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e351      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800438e:	4b0c      	ldr	r3, [pc, #48]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0ee      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043a6:	d111      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80043a8:	4b05      	ldr	r3, [pc, #20]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80043b4:	4b04      	ldr	r3, [pc, #16]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043b6:	400b      	ands	r3, r1
 80043b8:	4901      	ldr	r1, [pc, #4]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	608b      	str	r3, [r1, #8]
 80043be:	e00b      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80043c0:	40023800 	.word	0x40023800
 80043c4:	40007000 	.word	0x40007000
 80043c8:	0ffffcff 	.word	0x0ffffcff
 80043cc:	4bac      	ldr	r3, [pc, #688]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	4aab      	ldr	r2, [pc, #684]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043d2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043d6:	6093      	str	r3, [r2, #8]
 80043d8:	4ba9      	ldr	r3, [pc, #676]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043e4:	49a6      	ldr	r1, [pc, #664]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0310 	and.w	r3, r3, #16
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d010      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043f6:	4ba2      	ldr	r3, [pc, #648]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043fc:	4aa0      	ldr	r2, [pc, #640]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004402:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004406:	4b9e      	ldr	r3, [pc, #632]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004408:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004410:	499b      	ldr	r1, [pc, #620]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004412:	4313      	orrs	r3, r2
 8004414:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00a      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004424:	4b96      	ldr	r3, [pc, #600]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800442a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004432:	4993      	ldr	r1, [pc, #588]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004434:	4313      	orrs	r3, r2
 8004436:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00a      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004446:	4b8e      	ldr	r3, [pc, #568]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800444c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004454:	498a      	ldr	r1, [pc, #552]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004456:	4313      	orrs	r3, r2
 8004458:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00a      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004468:	4b85      	ldr	r3, [pc, #532]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800446a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800446e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004476:	4982      	ldr	r1, [pc, #520]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004478:	4313      	orrs	r3, r2
 800447a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00a      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800448a:	4b7d      	ldr	r3, [pc, #500]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004490:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004498:	4979      	ldr	r1, [pc, #484]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00a      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044ac:	4b74      	ldr	r3, [pc, #464]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b2:	f023 0203 	bic.w	r2, r3, #3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ba:	4971      	ldr	r1, [pc, #452]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00a      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044ce:	4b6c      	ldr	r3, [pc, #432]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d4:	f023 020c 	bic.w	r2, r3, #12
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044dc:	4968      	ldr	r1, [pc, #416]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00a      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044f0:	4b63      	ldr	r3, [pc, #396]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fe:	4960      	ldr	r1, [pc, #384]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004500:	4313      	orrs	r3, r2
 8004502:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00a      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004512:	4b5b      	ldr	r3, [pc, #364]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004518:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004520:	4957      	ldr	r1, [pc, #348]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004522:	4313      	orrs	r3, r2
 8004524:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00a      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004534:	4b52      	ldr	r3, [pc, #328]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800453a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004542:	494f      	ldr	r1, [pc, #316]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004556:	4b4a      	ldr	r3, [pc, #296]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800455c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004564:	4946      	ldr	r1, [pc, #280]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004578:	4b41      	ldr	r3, [pc, #260]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800457a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800457e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004586:	493e      	ldr	r1, [pc, #248]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800459a:	4b39      	ldr	r3, [pc, #228]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800459c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045a8:	4935      	ldr	r1, [pc, #212]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80045bc:	4b30      	ldr	r3, [pc, #192]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045ca:	492d      	ldr	r1, [pc, #180]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d011      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80045de:	4b28      	ldr	r3, [pc, #160]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045ec:	4924      	ldr	r1, [pc, #144]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045fc:	d101      	bne.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80045fe:	2301      	movs	r3, #1
 8004600:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0308 	and.w	r3, r3, #8
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800460e:	2301      	movs	r3, #1
 8004610:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800461e:	4b18      	ldr	r3, [pc, #96]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004620:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004624:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800462c:	4914      	ldr	r1, [pc, #80]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00b      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004640:	4b0f      	ldr	r3, [pc, #60]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004646:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004650:	490b      	ldr	r1, [pc, #44]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004652:	4313      	orrs	r3, r2
 8004654:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d00f      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004664:	4b06      	ldr	r3, [pc, #24]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800466a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004674:	4902      	ldr	r1, [pc, #8]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004676:	4313      	orrs	r3, r2
 8004678:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800467c:	e002      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800467e:	bf00      	nop
 8004680:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00b      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004690:	4b8a      	ldr	r3, [pc, #552]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004692:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004696:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046a0:	4986      	ldr	r1, [pc, #536]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00b      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80046b4:	4b81      	ldr	r3, [pc, #516]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046ba:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046c4:	497d      	ldr	r1, [pc, #500]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d006      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 80d6 	beq.w	800488c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80046e0:	4b76      	ldr	r3, [pc, #472]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a75      	ldr	r2, [pc, #468]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046e6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80046ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ec:	f7fd ff64 	bl	80025b8 <HAL_GetTick>
 80046f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80046f2:	e008      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046f4:	f7fd ff60 	bl	80025b8 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	2b64      	cmp	r3, #100	; 0x64
 8004700:	d901      	bls.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e195      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004706:	4b6d      	ldr	r3, [pc, #436]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d1f0      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	2b00      	cmp	r3, #0
 800471c:	d021      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004722:	2b00      	cmp	r3, #0
 8004724:	d11d      	bne.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004726:	4b65      	ldr	r3, [pc, #404]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004728:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800472c:	0c1b      	lsrs	r3, r3, #16
 800472e:	f003 0303 	and.w	r3, r3, #3
 8004732:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004734:	4b61      	ldr	r3, [pc, #388]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004736:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800473a:	0e1b      	lsrs	r3, r3, #24
 800473c:	f003 030f 	and.w	r3, r3, #15
 8004740:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	019a      	lsls	r2, r3, #6
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	041b      	lsls	r3, r3, #16
 800474c:	431a      	orrs	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	061b      	lsls	r3, r3, #24
 8004752:	431a      	orrs	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	071b      	lsls	r3, r3, #28
 800475a:	4958      	ldr	r1, [pc, #352]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800475c:	4313      	orrs	r3, r2
 800475e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d004      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004772:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004776:	d00a      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004780:	2b00      	cmp	r3, #0
 8004782:	d02e      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004788:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800478c:	d129      	bne.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800478e:	4b4b      	ldr	r3, [pc, #300]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004790:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004794:	0c1b      	lsrs	r3, r3, #16
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800479c:	4b47      	ldr	r3, [pc, #284]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800479e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047a2:	0f1b      	lsrs	r3, r3, #28
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	019a      	lsls	r2, r3, #6
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	041b      	lsls	r3, r3, #16
 80047b4:	431a      	orrs	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	061b      	lsls	r3, r3, #24
 80047bc:	431a      	orrs	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	071b      	lsls	r3, r3, #28
 80047c2:	493e      	ldr	r1, [pc, #248]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80047ca:	4b3c      	ldr	r3, [pc, #240]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047d0:	f023 021f 	bic.w	r2, r3, #31
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	3b01      	subs	r3, #1
 80047da:	4938      	ldr	r1, [pc, #224]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d01d      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80047ee:	4b33      	ldr	r3, [pc, #204]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047f4:	0e1b      	lsrs	r3, r3, #24
 80047f6:	f003 030f 	and.w	r3, r3, #15
 80047fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80047fc:	4b2f      	ldr	r3, [pc, #188]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004802:	0f1b      	lsrs	r3, r3, #28
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	019a      	lsls	r2, r3, #6
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	041b      	lsls	r3, r3, #16
 8004816:	431a      	orrs	r2, r3
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	061b      	lsls	r3, r3, #24
 800481c:	431a      	orrs	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	071b      	lsls	r3, r3, #28
 8004822:	4926      	ldr	r1, [pc, #152]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004824:	4313      	orrs	r3, r2
 8004826:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d011      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	019a      	lsls	r2, r3, #6
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	041b      	lsls	r3, r3, #16
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	061b      	lsls	r3, r3, #24
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	071b      	lsls	r3, r3, #28
 8004852:	491a      	ldr	r1, [pc, #104]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004854:	4313      	orrs	r3, r2
 8004856:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800485a:	4b18      	ldr	r3, [pc, #96]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a17      	ldr	r2, [pc, #92]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004860:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004864:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004866:	f7fd fea7 	bl	80025b8 <HAL_GetTick>
 800486a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800486c:	e008      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800486e:	f7fd fea3 	bl	80025b8 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b64      	cmp	r3, #100	; 0x64
 800487a:	d901      	bls.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e0d8      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004880:	4b0e      	ldr	r3, [pc, #56]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0f0      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	2b01      	cmp	r3, #1
 8004890:	f040 80ce 	bne.w	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004894:	4b09      	ldr	r3, [pc, #36]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a08      	ldr	r2, [pc, #32]	; (80048bc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800489a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800489e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a0:	f7fd fe8a 	bl	80025b8 <HAL_GetTick>
 80048a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80048a6:	e00b      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80048a8:	f7fd fe86 	bl	80025b8 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b64      	cmp	r3, #100	; 0x64
 80048b4:	d904      	bls.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e0bb      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80048ba:	bf00      	nop
 80048bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80048c0:	4b5e      	ldr	r3, [pc, #376]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80048cc:	d0ec      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d009      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d02e      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d12a      	bne.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80048f6:	4b51      	ldr	r3, [pc, #324]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048fc:	0c1b      	lsrs	r3, r3, #16
 80048fe:	f003 0303 	and.w	r3, r3, #3
 8004902:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004904:	4b4d      	ldr	r3, [pc, #308]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800490a:	0f1b      	lsrs	r3, r3, #28
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	019a      	lsls	r2, r3, #6
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	041b      	lsls	r3, r3, #16
 800491c:	431a      	orrs	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	061b      	lsls	r3, r3, #24
 8004924:	431a      	orrs	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	071b      	lsls	r3, r3, #28
 800492a:	4944      	ldr	r1, [pc, #272]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004932:	4b42      	ldr	r3, [pc, #264]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004934:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004938:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004940:	3b01      	subs	r3, #1
 8004942:	021b      	lsls	r3, r3, #8
 8004944:	493d      	ldr	r1, [pc, #244]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004946:	4313      	orrs	r3, r2
 8004948:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d022      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800495c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004960:	d11d      	bne.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004962:	4b36      	ldr	r3, [pc, #216]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004968:	0e1b      	lsrs	r3, r3, #24
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004970:	4b32      	ldr	r3, [pc, #200]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004976:	0f1b      	lsrs	r3, r3, #28
 8004978:	f003 0307 	and.w	r3, r3, #7
 800497c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	695b      	ldr	r3, [r3, #20]
 8004982:	019a      	lsls	r2, r3, #6
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a1b      	ldr	r3, [r3, #32]
 8004988:	041b      	lsls	r3, r3, #16
 800498a:	431a      	orrs	r2, r3
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	061b      	lsls	r3, r3, #24
 8004990:	431a      	orrs	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	071b      	lsls	r3, r3, #28
 8004996:	4929      	ldr	r1, [pc, #164]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0308 	and.w	r3, r3, #8
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d028      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80049aa:	4b24      	ldr	r3, [pc, #144]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b0:	0e1b      	lsrs	r3, r3, #24
 80049b2:	f003 030f 	and.w	r3, r3, #15
 80049b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049b8:	4b20      	ldr	r3, [pc, #128]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049be:	0c1b      	lsrs	r3, r3, #16
 80049c0:	f003 0303 	and.w	r3, r3, #3
 80049c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	019a      	lsls	r2, r3, #6
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	041b      	lsls	r3, r3, #16
 80049d0:	431a      	orrs	r2, r3
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	061b      	lsls	r3, r3, #24
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	071b      	lsls	r3, r3, #28
 80049de:	4917      	ldr	r1, [pc, #92]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80049e6:	4b15      	ldr	r3, [pc, #84]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f4:	4911      	ldr	r1, [pc, #68]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80049fc:	4b0f      	ldr	r3, [pc, #60]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a0e      	ldr	r2, [pc, #56]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a08:	f7fd fdd6 	bl	80025b8 <HAL_GetTick>
 8004a0c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a10:	f7fd fdd2 	bl	80025b8 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b64      	cmp	r3, #100	; 0x64
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e007      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a22:	4b06      	ldr	r3, [pc, #24]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a2e:	d1ef      	bne.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3720      	adds	r7, #32
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40023800 	.word	0x40023800

08004a40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e09d      	b.n	8004b8e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d108      	bne.n	8004a6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a62:	d009      	beq.n	8004a78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	61da      	str	r2, [r3, #28]
 8004a6a:	e005      	b.n	8004a78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d106      	bne.n	8004a98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7fd f8ca 	bl	8001c2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ab8:	d902      	bls.n	8004ac0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004aba:	2300      	movs	r3, #0
 8004abc:	60fb      	str	r3, [r7, #12]
 8004abe:	e002      	b.n	8004ac6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ac4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004ace:	d007      	beq.n	8004ae0 <HAL_SPI_Init+0xa0>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ad8:	d002      	beq.n	8004ae0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004af0:	431a      	orrs	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	431a      	orrs	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b18:	431a      	orrs	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b22:	ea42 0103 	orr.w	r1, r2, r3
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	0c1b      	lsrs	r3, r3, #16
 8004b3c:	f003 0204 	and.w	r2, r3, #4
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b4e:	f003 0308 	and.w	r3, r3, #8
 8004b52:	431a      	orrs	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004b5c:	ea42 0103 	orr.w	r1, r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	69da      	ldr	r2, [r3, #28]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b088      	sub	sp, #32
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	60f8      	str	r0, [r7, #12]
 8004b9e:	60b9      	str	r1, [r7, #8]
 8004ba0:	603b      	str	r3, [r7, #0]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_SPI_Transmit+0x22>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e158      	b.n	8004e6a <HAL_SPI_Transmit+0x2d4>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bc0:	f7fd fcfa 	bl	80025b8 <HAL_GetTick>
 8004bc4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004bc6:	88fb      	ldrh	r3, [r7, #6]
 8004bc8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d002      	beq.n	8004bdc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bda:	e13d      	b.n	8004e58 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d002      	beq.n	8004be8 <HAL_SPI_Transmit+0x52>
 8004be2:	88fb      	ldrh	r3, [r7, #6]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d102      	bne.n	8004bee <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bec:	e134      	b.n	8004e58 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2203      	movs	r2, #3
 8004bf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	68ba      	ldr	r2, [r7, #8]
 8004c00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	88fa      	ldrh	r2, [r7, #6]
 8004c06:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	88fa      	ldrh	r2, [r7, #6]
 8004c0c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2200      	movs	r2, #0
 8004c28:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c38:	d10f      	bne.n	8004c5a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c48:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c58:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c64:	2b40      	cmp	r3, #64	; 0x40
 8004c66:	d007      	beq.n	8004c78 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c80:	d94b      	bls.n	8004d1a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d002      	beq.n	8004c90 <HAL_SPI_Transmit+0xfa>
 8004c8a:	8afb      	ldrh	r3, [r7, #22]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d13e      	bne.n	8004d0e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c94:	881a      	ldrh	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ca0:	1c9a      	adds	r2, r3, #2
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	3b01      	subs	r3, #1
 8004cae:	b29a      	uxth	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004cb4:	e02b      	b.n	8004d0e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d112      	bne.n	8004cea <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc8:	881a      	ldrh	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd4:	1c9a      	adds	r2, r3, #2
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ce8:	e011      	b.n	8004d0e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cea:	f7fd fc65 	bl	80025b8 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d803      	bhi.n	8004d02 <HAL_SPI_Transmit+0x16c>
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d00:	d102      	bne.n	8004d08 <HAL_SPI_Transmit+0x172>
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d102      	bne.n	8004d0e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d0c:	e0a4      	b.n	8004e58 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1ce      	bne.n	8004cb6 <HAL_SPI_Transmit+0x120>
 8004d18:	e07c      	b.n	8004e14 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_SPI_Transmit+0x192>
 8004d22:	8afb      	ldrh	r3, [r7, #22]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d170      	bne.n	8004e0a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d912      	bls.n	8004d58 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d36:	881a      	ldrh	r2, [r3, #0]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d42:	1c9a      	adds	r2, r3, #2
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	3b02      	subs	r3, #2
 8004d50:	b29a      	uxth	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d56:	e058      	b.n	8004e0a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	330c      	adds	r3, #12
 8004d62:	7812      	ldrb	r2, [r2, #0]
 8004d64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d6a:	1c5a      	adds	r2, r3, #1
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	3b01      	subs	r3, #1
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004d7e:	e044      	b.n	8004e0a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d12b      	bne.n	8004de6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d912      	bls.n	8004dbe <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9c:	881a      	ldrh	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da8:	1c9a      	adds	r2, r3, #2
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	3b02      	subs	r3, #2
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004dbc:	e025      	b.n	8004e0a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	330c      	adds	r3, #12
 8004dc8:	7812      	ldrb	r2, [r2, #0]
 8004dca:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd0:	1c5a      	adds	r2, r3, #1
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004de4:	e011      	b.n	8004e0a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004de6:	f7fd fbe7 	bl	80025b8 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d803      	bhi.n	8004dfe <HAL_SPI_Transmit+0x268>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dfc:	d102      	bne.n	8004e04 <HAL_SPI_Transmit+0x26e>
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d102      	bne.n	8004e0a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e08:	e026      	b.n	8004e58 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1b5      	bne.n	8004d80 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	6839      	ldr	r1, [r7, #0]
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 fb5b 	bl	80054d4 <SPI_EndRxTxTransaction>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d002      	beq.n	8004e2a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2220      	movs	r2, #32
 8004e28:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10a      	bne.n	8004e48 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	613b      	str	r3, [r7, #16]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	613b      	str	r3, [r7, #16]
 8004e46:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	77fb      	strb	r3, [r7, #31]
 8004e54:	e000      	b.n	8004e58 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004e56:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004e68:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3720      	adds	r7, #32
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b08a      	sub	sp, #40	; 0x28
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	60f8      	str	r0, [r7, #12]
 8004e7a:	60b9      	str	r1, [r7, #8]
 8004e7c:	607a      	str	r2, [r7, #4]
 8004e7e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e80:	2301      	movs	r3, #1
 8004e82:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d101      	bne.n	8004e98 <HAL_SPI_TransmitReceive+0x26>
 8004e94:	2302      	movs	r3, #2
 8004e96:	e1fb      	b.n	8005290 <HAL_SPI_TransmitReceive+0x41e>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ea0:	f7fd fb8a 	bl	80025b8 <HAL_GetTick>
 8004ea4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004eac:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004eb4:	887b      	ldrh	r3, [r7, #2]
 8004eb6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004eb8:	887b      	ldrh	r3, [r7, #2]
 8004eba:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ebc:	7efb      	ldrb	r3, [r7, #27]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d00e      	beq.n	8004ee0 <HAL_SPI_TransmitReceive+0x6e>
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ec8:	d106      	bne.n	8004ed8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d102      	bne.n	8004ed8 <HAL_SPI_TransmitReceive+0x66>
 8004ed2:	7efb      	ldrb	r3, [r7, #27]
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d003      	beq.n	8004ee0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004ed8:	2302      	movs	r3, #2
 8004eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004ede:	e1cd      	b.n	800527c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d005      	beq.n	8004ef2 <HAL_SPI_TransmitReceive+0x80>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d002      	beq.n	8004ef2 <HAL_SPI_TransmitReceive+0x80>
 8004eec:	887b      	ldrh	r3, [r7, #2]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d103      	bne.n	8004efa <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004ef8:	e1c0      	b.n	800527c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	d003      	beq.n	8004f0e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2205      	movs	r2, #5
 8004f0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	887a      	ldrh	r2, [r7, #2]
 8004f1e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	887a      	ldrh	r2, [r7, #2]
 8004f26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	887a      	ldrh	r2, [r7, #2]
 8004f34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	887a      	ldrh	r2, [r7, #2]
 8004f3a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f50:	d802      	bhi.n	8004f58 <HAL_SPI_TransmitReceive+0xe6>
 8004f52:	8a3b      	ldrh	r3, [r7, #16]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d908      	bls.n	8004f6a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f66:	605a      	str	r2, [r3, #4]
 8004f68:	e007      	b.n	8004f7a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004f78:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f84:	2b40      	cmp	r3, #64	; 0x40
 8004f86:	d007      	beq.n	8004f98 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004fa0:	d97c      	bls.n	800509c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d002      	beq.n	8004fb0 <HAL_SPI_TransmitReceive+0x13e>
 8004faa:	8a7b      	ldrh	r3, [r7, #18]
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d169      	bne.n	8005084 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb4:	881a      	ldrh	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc0:	1c9a      	adds	r2, r3, #2
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fd4:	e056      	b.n	8005084 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d11b      	bne.n	800501c <HAL_SPI_TransmitReceive+0x1aa>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d016      	beq.n	800501c <HAL_SPI_TransmitReceive+0x1aa>
 8004fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d113      	bne.n	800501c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff8:	881a      	ldrh	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005004:	1c9a      	adds	r2, r3, #2
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800500e:	b29b      	uxth	r3, r3
 8005010:	3b01      	subs	r3, #1
 8005012:	b29a      	uxth	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b01      	cmp	r3, #1
 8005028:	d11c      	bne.n	8005064 <HAL_SPI_TransmitReceive+0x1f2>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005030:	b29b      	uxth	r3, r3
 8005032:	2b00      	cmp	r3, #0
 8005034:	d016      	beq.n	8005064 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68da      	ldr	r2, [r3, #12]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005040:	b292      	uxth	r2, r2
 8005042:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005048:	1c9a      	adds	r2, r3, #2
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005060:	2301      	movs	r3, #1
 8005062:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005064:	f7fd faa8 	bl	80025b8 <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005070:	429a      	cmp	r2, r3
 8005072:	d807      	bhi.n	8005084 <HAL_SPI_TransmitReceive+0x212>
 8005074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800507a:	d003      	beq.n	8005084 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005082:	e0fb      	b.n	800527c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1a3      	bne.n	8004fd6 <HAL_SPI_TransmitReceive+0x164>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005094:	b29b      	uxth	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d19d      	bne.n	8004fd6 <HAL_SPI_TransmitReceive+0x164>
 800509a:	e0df      	b.n	800525c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <HAL_SPI_TransmitReceive+0x23a>
 80050a4:	8a7b      	ldrh	r3, [r7, #18]
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	f040 80cb 	bne.w	8005242 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d912      	bls.n	80050dc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ba:	881a      	ldrh	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c6:	1c9a      	adds	r2, r3, #2
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	3b02      	subs	r3, #2
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050da:	e0b2      	b.n	8005242 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	330c      	adds	r3, #12
 80050e6:	7812      	ldrb	r2, [r2, #0]
 80050e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005102:	e09e      	b.n	8005242 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b02      	cmp	r3, #2
 8005110:	d134      	bne.n	800517c <HAL_SPI_TransmitReceive+0x30a>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005116:	b29b      	uxth	r3, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	d02f      	beq.n	800517c <HAL_SPI_TransmitReceive+0x30a>
 800511c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511e:	2b01      	cmp	r3, #1
 8005120:	d12c      	bne.n	800517c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005126:	b29b      	uxth	r3, r3
 8005128:	2b01      	cmp	r3, #1
 800512a:	d912      	bls.n	8005152 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005130:	881a      	ldrh	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513c:	1c9a      	adds	r2, r3, #2
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005146:	b29b      	uxth	r3, r3
 8005148:	3b02      	subs	r3, #2
 800514a:	b29a      	uxth	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005150:	e012      	b.n	8005178 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	330c      	adds	r3, #12
 800515c:	7812      	ldrb	r2, [r2, #0]
 800515e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005164:	1c5a      	adds	r2, r3, #1
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800516e:	b29b      	uxth	r3, r3
 8005170:	3b01      	subs	r3, #1
 8005172:	b29a      	uxth	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005178:	2300      	movs	r3, #0
 800517a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b01      	cmp	r3, #1
 8005188:	d148      	bne.n	800521c <HAL_SPI_TransmitReceive+0x3aa>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005190:	b29b      	uxth	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d042      	beq.n	800521c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d923      	bls.n	80051ea <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68da      	ldr	r2, [r3, #12]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ac:	b292      	uxth	r2, r2
 80051ae:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b4:	1c9a      	adds	r2, r3, #2
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b02      	subs	r3, #2
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d81f      	bhi.n	8005218 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051e6:	605a      	str	r2, [r3, #4]
 80051e8:	e016      	b.n	8005218 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f103 020c 	add.w	r2, r3, #12
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	7812      	ldrb	r2, [r2, #0]
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800520c:	b29b      	uxth	r3, r3
 800520e:	3b01      	subs	r3, #1
 8005210:	b29a      	uxth	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005218:	2301      	movs	r3, #1
 800521a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800521c:	f7fd f9cc 	bl	80025b8 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005228:	429a      	cmp	r2, r3
 800522a:	d803      	bhi.n	8005234 <HAL_SPI_TransmitReceive+0x3c2>
 800522c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005232:	d102      	bne.n	800523a <HAL_SPI_TransmitReceive+0x3c8>
 8005234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005236:	2b00      	cmp	r3, #0
 8005238:	d103      	bne.n	8005242 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005240:	e01c      	b.n	800527c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005246:	b29b      	uxth	r3, r3
 8005248:	2b00      	cmp	r3, #0
 800524a:	f47f af5b 	bne.w	8005104 <HAL_SPI_TransmitReceive+0x292>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005254:	b29b      	uxth	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	f47f af54 	bne.w	8005104 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800525c:	69fa      	ldr	r2, [r7, #28]
 800525e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f000 f937 	bl	80054d4 <SPI_EndRxTxTransaction>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d006      	beq.n	800527a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2220      	movs	r2, #32
 8005276:	661a      	str	r2, [r3, #96]	; 0x60
 8005278:	e000      	b.n	800527c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800527a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800528c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005290:	4618      	mov	r0, r3
 8005292:	3728      	adds	r7, #40	; 0x28
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b088      	sub	sp, #32
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	603b      	str	r3, [r7, #0]
 80052a4:	4613      	mov	r3, r2
 80052a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052a8:	f7fd f986 	bl	80025b8 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b0:	1a9b      	subs	r3, r3, r2
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	4413      	add	r3, r2
 80052b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052b8:	f7fd f97e 	bl	80025b8 <HAL_GetTick>
 80052bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052be:	4b39      	ldr	r3, [pc, #228]	; (80053a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	015b      	lsls	r3, r3, #5
 80052c4:	0d1b      	lsrs	r3, r3, #20
 80052c6:	69fa      	ldr	r2, [r7, #28]
 80052c8:	fb02 f303 	mul.w	r3, r2, r3
 80052cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052ce:	e054      	b.n	800537a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d6:	d050      	beq.n	800537a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052d8:	f7fd f96e 	bl	80025b8 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	69fa      	ldr	r2, [r7, #28]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d902      	bls.n	80052ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d13d      	bne.n	800536a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80052fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005306:	d111      	bne.n	800532c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005310:	d004      	beq.n	800531c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800531a:	d107      	bne.n	800532c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800532a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005330:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005334:	d10f      	bne.n	8005356 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005344:	601a      	str	r2, [r3, #0]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005354:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e017      	b.n	800539a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d101      	bne.n	8005374 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005370:	2300      	movs	r3, #0
 8005372:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	3b01      	subs	r3, #1
 8005378:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689a      	ldr	r2, [r3, #8]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	4013      	ands	r3, r2
 8005384:	68ba      	ldr	r2, [r7, #8]
 8005386:	429a      	cmp	r2, r3
 8005388:	bf0c      	ite	eq
 800538a:	2301      	moveq	r3, #1
 800538c:	2300      	movne	r3, #0
 800538e:	b2db      	uxtb	r3, r3
 8005390:	461a      	mov	r2, r3
 8005392:	79fb      	ldrb	r3, [r7, #7]
 8005394:	429a      	cmp	r2, r3
 8005396:	d19b      	bne.n	80052d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3720      	adds	r7, #32
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	20000004 	.word	0x20000004

080053a8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b08a      	sub	sp, #40	; 0x28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
 80053b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80053b6:	2300      	movs	r3, #0
 80053b8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80053ba:	f7fd f8fd 	bl	80025b8 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c2:	1a9b      	subs	r3, r3, r2
 80053c4:	683a      	ldr	r2, [r7, #0]
 80053c6:	4413      	add	r3, r2
 80053c8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80053ca:	f7fd f8f5 	bl	80025b8 <HAL_GetTick>
 80053ce:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	330c      	adds	r3, #12
 80053d6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80053d8:	4b3d      	ldr	r3, [pc, #244]	; (80054d0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	00da      	lsls	r2, r3, #3
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	0d1b      	lsrs	r3, r3, #20
 80053e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ea:	fb02 f303 	mul.w	r3, r2, r3
 80053ee:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80053f0:	e060      	b.n	80054b4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80053f8:	d107      	bne.n	800540a <SPI_WaitFifoStateUntilTimeout+0x62>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d104      	bne.n	800540a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	b2db      	uxtb	r3, r3
 8005406:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005408:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d050      	beq.n	80054b4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005412:	f7fd f8d1 	bl	80025b8 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800541e:	429a      	cmp	r2, r3
 8005420:	d902      	bls.n	8005428 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	2b00      	cmp	r3, #0
 8005426:	d13d      	bne.n	80054a4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005436:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005440:	d111      	bne.n	8005466 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800544a:	d004      	beq.n	8005456 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005454:	d107      	bne.n	8005466 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005464:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800546e:	d10f      	bne.n	8005490 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800548e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e010      	b.n	80054c6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80054aa:	2300      	movs	r3, #0
 80054ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	3b01      	subs	r3, #1
 80054b2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689a      	ldr	r2, [r3, #8]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	4013      	ands	r3, r2
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d196      	bne.n	80053f2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3728      	adds	r7, #40	; 0x28
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	20000004 	.word	0x20000004

080054d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af02      	add	r7, sp, #8
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80054ec:	68f8      	ldr	r0, [r7, #12]
 80054ee:	f7ff ff5b 	bl	80053a8 <SPI_WaitFifoStateUntilTimeout>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d007      	beq.n	8005508 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054fc:	f043 0220 	orr.w	r2, r3, #32
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e046      	b.n	8005596 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005508:	4b25      	ldr	r3, [pc, #148]	; (80055a0 <SPI_EndRxTxTransaction+0xcc>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a25      	ldr	r2, [pc, #148]	; (80055a4 <SPI_EndRxTxTransaction+0xd0>)
 800550e:	fba2 2303 	umull	r2, r3, r2, r3
 8005512:	0d5b      	lsrs	r3, r3, #21
 8005514:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005518:	fb02 f303 	mul.w	r3, r2, r3
 800551c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005526:	d112      	bne.n	800554e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	9300      	str	r3, [sp, #0]
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	2200      	movs	r2, #0
 8005530:	2180      	movs	r1, #128	; 0x80
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f7ff feb0 	bl	8005298 <SPI_WaitFlagStateUntilTimeout>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d016      	beq.n	800556c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005542:	f043 0220 	orr.w	r2, r3, #32
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e023      	b.n	8005596 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00a      	beq.n	800556a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	3b01      	subs	r3, #1
 8005558:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005564:	2b80      	cmp	r3, #128	; 0x80
 8005566:	d0f2      	beq.n	800554e <SPI_EndRxTxTransaction+0x7a>
 8005568:	e000      	b.n	800556c <SPI_EndRxTxTransaction+0x98>
        break;
 800556a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2200      	movs	r2, #0
 8005574:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f7ff ff15 	bl	80053a8 <SPI_WaitFifoStateUntilTimeout>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d007      	beq.n	8005594 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005588:	f043 0220 	orr.w	r2, r3, #32
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e000      	b.n	8005596 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3718      	adds	r7, #24
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	20000004 	.word	0x20000004
 80055a4:	165e9f81 	.word	0x165e9f81

080055a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e049      	b.n	800564e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d106      	bne.n	80055d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fc fd7a 	bl	80020c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	3304      	adds	r3, #4
 80055e4:	4619      	mov	r1, r3
 80055e6:	4610      	mov	r0, r2
 80055e8:	f000 fa46 	bl	8005a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005656:	b580      	push	{r7, lr}
 8005658:	b082      	sub	sp, #8
 800565a:	af00      	add	r7, sp, #0
 800565c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b02      	cmp	r3, #2
 800566a:	d122      	bne.n	80056b2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b02      	cmp	r3, #2
 8005678:	d11b      	bne.n	80056b2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f06f 0202 	mvn.w	r2, #2
 8005682:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	699b      	ldr	r3, [r3, #24]
 8005690:	f003 0303 	and.w	r3, r3, #3
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 f9cf 	bl	8005a3c <HAL_TIM_IC_CaptureCallback>
 800569e:	e005      	b.n	80056ac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 f9c1 	bl	8005a28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 f9d2 	bl	8005a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	f003 0304 	and.w	r3, r3, #4
 80056bc:	2b04      	cmp	r3, #4
 80056be:	d122      	bne.n	8005706 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f003 0304 	and.w	r3, r3, #4
 80056ca:	2b04      	cmp	r3, #4
 80056cc:	d11b      	bne.n	8005706 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f06f 0204 	mvn.w	r2, #4
 80056d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2202      	movs	r2, #2
 80056dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d003      	beq.n	80056f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f9a5 	bl	8005a3c <HAL_TIM_IC_CaptureCallback>
 80056f2:	e005      	b.n	8005700 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 f997 	bl	8005a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f9a8 	bl	8005a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b08      	cmp	r3, #8
 8005712:	d122      	bne.n	800575a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	f003 0308 	and.w	r3, r3, #8
 800571e:	2b08      	cmp	r3, #8
 8005720:	d11b      	bne.n	800575a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f06f 0208 	mvn.w	r2, #8
 800572a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2204      	movs	r2, #4
 8005730:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	f003 0303 	and.w	r3, r3, #3
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f000 f97b 	bl	8005a3c <HAL_TIM_IC_CaptureCallback>
 8005746:	e005      	b.n	8005754 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 f96d 	bl	8005a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f97e 	bl	8005a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	f003 0310 	and.w	r3, r3, #16
 8005764:	2b10      	cmp	r3, #16
 8005766:	d122      	bne.n	80057ae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	f003 0310 	and.w	r3, r3, #16
 8005772:	2b10      	cmp	r3, #16
 8005774:	d11b      	bne.n	80057ae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f06f 0210 	mvn.w	r2, #16
 800577e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2208      	movs	r2, #8
 8005784:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	69db      	ldr	r3, [r3, #28]
 800578c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005790:	2b00      	cmp	r3, #0
 8005792:	d003      	beq.n	800579c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 f951 	bl	8005a3c <HAL_TIM_IC_CaptureCallback>
 800579a:	e005      	b.n	80057a8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 f943 	bl	8005a28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f954 	bl	8005a50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d10e      	bne.n	80057da <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d107      	bne.n	80057da <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f06f 0201 	mvn.w	r2, #1
 80057d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f7fc fc9d 	bl	8002114 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e4:	2b80      	cmp	r3, #128	; 0x80
 80057e6:	d10e      	bne.n	8005806 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f2:	2b80      	cmp	r3, #128	; 0x80
 80057f4:	d107      	bne.n	8005806 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80057fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fb0b 	bl	8005e1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005810:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005814:	d10e      	bne.n	8005834 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005820:	2b80      	cmp	r3, #128	; 0x80
 8005822:	d107      	bne.n	8005834 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800582c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 fafe 	bl	8005e30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583e:	2b40      	cmp	r3, #64	; 0x40
 8005840:	d10e      	bne.n	8005860 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800584c:	2b40      	cmp	r3, #64	; 0x40
 800584e:	d107      	bne.n	8005860 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f902 	bl	8005a64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f003 0320 	and.w	r3, r3, #32
 800586a:	2b20      	cmp	r3, #32
 800586c:	d10e      	bne.n	800588c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	f003 0320 	and.w	r3, r3, #32
 8005878:	2b20      	cmp	r3, #32
 800587a:	d107      	bne.n	800588c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0220 	mvn.w	r2, #32
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fabe 	bl	8005e08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800588c:	bf00      	nop
 800588e:	3708      	adds	r7, #8
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800589e:	2300      	movs	r3, #0
 80058a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d101      	bne.n	80058b0 <HAL_TIM_ConfigClockSource+0x1c>
 80058ac:	2302      	movs	r3, #2
 80058ae:	e0b4      	b.n	8005a1a <HAL_TIM_ConfigClockSource+0x186>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2202      	movs	r2, #2
 80058bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	4b56      	ldr	r3, [pc, #344]	; (8005a24 <HAL_TIM_ConfigClockSource+0x190>)
 80058cc:	4013      	ands	r3, r2
 80058ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058e8:	d03e      	beq.n	8005968 <HAL_TIM_ConfigClockSource+0xd4>
 80058ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058ee:	f200 8087 	bhi.w	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
 80058f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058f6:	f000 8086 	beq.w	8005a06 <HAL_TIM_ConfigClockSource+0x172>
 80058fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058fe:	d87f      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
 8005900:	2b70      	cmp	r3, #112	; 0x70
 8005902:	d01a      	beq.n	800593a <HAL_TIM_ConfigClockSource+0xa6>
 8005904:	2b70      	cmp	r3, #112	; 0x70
 8005906:	d87b      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
 8005908:	2b60      	cmp	r3, #96	; 0x60
 800590a:	d050      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x11a>
 800590c:	2b60      	cmp	r3, #96	; 0x60
 800590e:	d877      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
 8005910:	2b50      	cmp	r3, #80	; 0x50
 8005912:	d03c      	beq.n	800598e <HAL_TIM_ConfigClockSource+0xfa>
 8005914:	2b50      	cmp	r3, #80	; 0x50
 8005916:	d873      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
 8005918:	2b40      	cmp	r3, #64	; 0x40
 800591a:	d058      	beq.n	80059ce <HAL_TIM_ConfigClockSource+0x13a>
 800591c:	2b40      	cmp	r3, #64	; 0x40
 800591e:	d86f      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
 8005920:	2b30      	cmp	r3, #48	; 0x30
 8005922:	d064      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x15a>
 8005924:	2b30      	cmp	r3, #48	; 0x30
 8005926:	d86b      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
 8005928:	2b20      	cmp	r3, #32
 800592a:	d060      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x15a>
 800592c:	2b20      	cmp	r3, #32
 800592e:	d867      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
 8005930:	2b00      	cmp	r3, #0
 8005932:	d05c      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x15a>
 8005934:	2b10      	cmp	r3, #16
 8005936:	d05a      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x15a>
 8005938:	e062      	b.n	8005a00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6818      	ldr	r0, [r3, #0]
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	6899      	ldr	r1, [r3, #8]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f000 f9af 	bl	8005cac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800595c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68ba      	ldr	r2, [r7, #8]
 8005964:	609a      	str	r2, [r3, #8]
      break;
 8005966:	e04f      	b.n	8005a08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6818      	ldr	r0, [r3, #0]
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	6899      	ldr	r1, [r3, #8]
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	685a      	ldr	r2, [r3, #4]
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f000 f998 	bl	8005cac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689a      	ldr	r2, [r3, #8]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800598a:	609a      	str	r2, [r3, #8]
      break;
 800598c:	e03c      	b.n	8005a08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6818      	ldr	r0, [r3, #0]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	6859      	ldr	r1, [r3, #4]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	461a      	mov	r2, r3
 800599c:	f000 f90c 	bl	8005bb8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2150      	movs	r1, #80	; 0x50
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 f965 	bl	8005c76 <TIM_ITRx_SetConfig>
      break;
 80059ac:	e02c      	b.n	8005a08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6818      	ldr	r0, [r3, #0]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	6859      	ldr	r1, [r3, #4]
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	461a      	mov	r2, r3
 80059bc:	f000 f92b 	bl	8005c16 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2160      	movs	r1, #96	; 0x60
 80059c6:	4618      	mov	r0, r3
 80059c8:	f000 f955 	bl	8005c76 <TIM_ITRx_SetConfig>
      break;
 80059cc:	e01c      	b.n	8005a08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6818      	ldr	r0, [r3, #0]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	6859      	ldr	r1, [r3, #4]
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	461a      	mov	r2, r3
 80059dc:	f000 f8ec 	bl	8005bb8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2140      	movs	r1, #64	; 0x40
 80059e6:	4618      	mov	r0, r3
 80059e8:	f000 f945 	bl	8005c76 <TIM_ITRx_SetConfig>
      break;
 80059ec:	e00c      	b.n	8005a08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4619      	mov	r1, r3
 80059f8:	4610      	mov	r0, r2
 80059fa:	f000 f93c 	bl	8005c76 <TIM_ITRx_SetConfig>
      break;
 80059fe:	e003      	b.n	8005a08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	73fb      	strb	r3, [r7, #15]
      break;
 8005a04:	e000      	b.n	8005a08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005a06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	fffeff88 	.word	0xfffeff88

08005a28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a44:	bf00      	nop
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a6c:	bf00      	nop
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a40      	ldr	r2, [pc, #256]	; (8005b8c <TIM_Base_SetConfig+0x114>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d013      	beq.n	8005ab8 <TIM_Base_SetConfig+0x40>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a96:	d00f      	beq.n	8005ab8 <TIM_Base_SetConfig+0x40>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a3d      	ldr	r2, [pc, #244]	; (8005b90 <TIM_Base_SetConfig+0x118>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d00b      	beq.n	8005ab8 <TIM_Base_SetConfig+0x40>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a3c      	ldr	r2, [pc, #240]	; (8005b94 <TIM_Base_SetConfig+0x11c>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d007      	beq.n	8005ab8 <TIM_Base_SetConfig+0x40>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a3b      	ldr	r2, [pc, #236]	; (8005b98 <TIM_Base_SetConfig+0x120>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d003      	beq.n	8005ab8 <TIM_Base_SetConfig+0x40>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a3a      	ldr	r2, [pc, #232]	; (8005b9c <TIM_Base_SetConfig+0x124>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d108      	bne.n	8005aca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a2f      	ldr	r2, [pc, #188]	; (8005b8c <TIM_Base_SetConfig+0x114>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d02b      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ad8:	d027      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a2c      	ldr	r2, [pc, #176]	; (8005b90 <TIM_Base_SetConfig+0x118>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d023      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a2b      	ldr	r2, [pc, #172]	; (8005b94 <TIM_Base_SetConfig+0x11c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d01f      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a2a      	ldr	r2, [pc, #168]	; (8005b98 <TIM_Base_SetConfig+0x120>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d01b      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a29      	ldr	r2, [pc, #164]	; (8005b9c <TIM_Base_SetConfig+0x124>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d017      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a28      	ldr	r2, [pc, #160]	; (8005ba0 <TIM_Base_SetConfig+0x128>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d013      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a27      	ldr	r2, [pc, #156]	; (8005ba4 <TIM_Base_SetConfig+0x12c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d00f      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a26      	ldr	r2, [pc, #152]	; (8005ba8 <TIM_Base_SetConfig+0x130>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d00b      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a25      	ldr	r2, [pc, #148]	; (8005bac <TIM_Base_SetConfig+0x134>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d007      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a24      	ldr	r2, [pc, #144]	; (8005bb0 <TIM_Base_SetConfig+0x138>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d003      	beq.n	8005b2a <TIM_Base_SetConfig+0xb2>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a23      	ldr	r2, [pc, #140]	; (8005bb4 <TIM_Base_SetConfig+0x13c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d108      	bne.n	8005b3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	689a      	ldr	r2, [r3, #8]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a0a      	ldr	r2, [pc, #40]	; (8005b8c <TIM_Base_SetConfig+0x114>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d003      	beq.n	8005b70 <TIM_Base_SetConfig+0xf8>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a0c      	ldr	r2, [pc, #48]	; (8005b9c <TIM_Base_SetConfig+0x124>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d103      	bne.n	8005b78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	691a      	ldr	r2, [r3, #16]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	615a      	str	r2, [r3, #20]
}
 8005b7e:	bf00      	nop
 8005b80:	3714      	adds	r7, #20
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop
 8005b8c:	40010000 	.word	0x40010000
 8005b90:	40000400 	.word	0x40000400
 8005b94:	40000800 	.word	0x40000800
 8005b98:	40000c00 	.word	0x40000c00
 8005b9c:	40010400 	.word	0x40010400
 8005ba0:	40014000 	.word	0x40014000
 8005ba4:	40014400 	.word	0x40014400
 8005ba8:	40014800 	.word	0x40014800
 8005bac:	40001800 	.word	0x40001800
 8005bb0:	40001c00 	.word	0x40001c00
 8005bb4:	40002000 	.word	0x40002000

08005bb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b087      	sub	sp, #28
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	f023 0201 	bic.w	r2, r3, #1
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005be2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	011b      	lsls	r3, r3, #4
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f023 030a 	bic.w	r3, r3, #10
 8005bf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	697a      	ldr	r2, [r7, #20]
 8005c08:	621a      	str	r2, [r3, #32]
}
 8005c0a:	bf00      	nop
 8005c0c:	371c      	adds	r7, #28
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr

08005c16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b087      	sub	sp, #28
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	60f8      	str	r0, [r7, #12]
 8005c1e:	60b9      	str	r1, [r7, #8]
 8005c20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	f023 0210 	bic.w	r2, r3, #16
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6a1b      	ldr	r3, [r3, #32]
 8005c38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	031b      	lsls	r3, r3, #12
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	011b      	lsls	r3, r3, #4
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	693a      	ldr	r2, [r7, #16]
 8005c68:	621a      	str	r2, [r3, #32]
}
 8005c6a:	bf00      	nop
 8005c6c:	371c      	adds	r7, #28
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b085      	sub	sp, #20
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
 8005c7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	f043 0307 	orr.w	r3, r3, #7
 8005c98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	609a      	str	r2, [r3, #8]
}
 8005ca0:	bf00      	nop
 8005ca2:	3714      	adds	r7, #20
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
 8005cb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	021a      	lsls	r2, r3, #8
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	609a      	str	r2, [r3, #8]
}
 8005ce0:	bf00      	nop
 8005ce2:	371c      	adds	r7, #28
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d101      	bne.n	8005d04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d00:	2302      	movs	r3, #2
 8005d02:	e06d      	b.n	8005de0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2202      	movs	r2, #2
 8005d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a30      	ldr	r2, [pc, #192]	; (8005dec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d004      	beq.n	8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a2f      	ldr	r2, [pc, #188]	; (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d108      	bne.n	8005d4a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d3e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d50:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a20      	ldr	r2, [pc, #128]	; (8005dec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d022      	beq.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d76:	d01d      	beq.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a1d      	ldr	r2, [pc, #116]	; (8005df4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d018      	beq.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a1c      	ldr	r2, [pc, #112]	; (8005df8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d013      	beq.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a1a      	ldr	r2, [pc, #104]	; (8005dfc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d00e      	beq.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a15      	ldr	r2, [pc, #84]	; (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d009      	beq.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a16      	ldr	r2, [pc, #88]	; (8005e00 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d004      	beq.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a15      	ldr	r2, [pc, #84]	; (8005e04 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d10c      	bne.n	8005dce <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68ba      	ldr	r2, [r7, #8]
 8005dcc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	40010000 	.word	0x40010000
 8005df0:	40010400 	.word	0x40010400
 8005df4:	40000400 	.word	0x40000400
 8005df8:	40000800 	.word	0x40000800
 8005dfc:	40000c00 	.word	0x40000c00
 8005e00:	40014000 	.word	0x40014000
 8005e04:	40001800 	.word	0x40001800

08005e08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e10:	bf00      	nop
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e38:	bf00      	nop
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e040      	b.n	8005ed8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d106      	bne.n	8005e6c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7fc f9b6 	bl	80021d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2224      	movs	r2, #36	; 0x24
 8005e70:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0201 	bic.w	r2, r2, #1
 8005e80:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 fbd6 	bl	8006634 <UART_SetConfig>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d101      	bne.n	8005e92 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e022      	b.n	8005ed8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d002      	beq.n	8005ea0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 fe2e 	bl	8006afc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005eae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689a      	ldr	r2, [r3, #8]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ebe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f042 0201 	orr.w	r2, r2, #1
 8005ece:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 feb5 	bl	8006c40 <UART_CheckIdleState>
 8005ed6:	4603      	mov	r3, r0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3708      	adds	r7, #8
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b08b      	sub	sp, #44	; 0x2c
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	4613      	mov	r3, r2
 8005eec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ef2:	2b20      	cmp	r3, #32
 8005ef4:	d147      	bne.n	8005f86 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d002      	beq.n	8005f02 <HAL_UART_Transmit_IT+0x22>
 8005efc:	88fb      	ldrh	r3, [r7, #6]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e040      	b.n	8005f88 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	68ba      	ldr	r2, [r7, #8]
 8005f0a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	88fa      	ldrh	r2, [r7, #6]
 8005f10:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	88fa      	ldrh	r2, [r7, #6]
 8005f18:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2221      	movs	r2, #33	; 0x21
 8005f2e:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f38:	d107      	bne.n	8005f4a <HAL_UART_Transmit_IT+0x6a>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d103      	bne.n	8005f4a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	4a13      	ldr	r2, [pc, #76]	; (8005f94 <HAL_UART_Transmit_IT+0xb4>)
 8005f46:	66da      	str	r2, [r3, #108]	; 0x6c
 8005f48:	e002      	b.n	8005f50 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	4a12      	ldr	r2, [pc, #72]	; (8005f98 <HAL_UART_Transmit_IT+0xb8>)
 8005f4e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	e853 3f00 	ldrex	r3, [r3]
 8005f5c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f64:	627b      	str	r3, [r7, #36]	; 0x24
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f6e:	623b      	str	r3, [r7, #32]
 8005f70:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f72:	69f9      	ldr	r1, [r7, #28]
 8005f74:	6a3a      	ldr	r2, [r7, #32]
 8005f76:	e841 2300 	strex	r3, r2, [r1]
 8005f7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d1e6      	bne.n	8005f50 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8005f82:	2300      	movs	r3, #0
 8005f84:	e000      	b.n	8005f88 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005f86:	2302      	movs	r3, #2
  }
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	372c      	adds	r7, #44	; 0x2c
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr
 8005f94:	0800719f 	.word	0x0800719f
 8005f98:	080070e9 	.word	0x080070e9

08005f9c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b08a      	sub	sp, #40	; 0x28
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fb0:	2b20      	cmp	r3, #32
 8005fb2:	d132      	bne.n	800601a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <HAL_UART_Receive_IT+0x24>
 8005fba:	88fb      	ldrh	r3, [r7, #6]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e02b      	b.n	800601c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d018      	beq.n	800600a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	e853 3f00 	ldrex	r3, [r3]
 8005fe4:	613b      	str	r3, [r7, #16]
   return(result);
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005fec:	627b      	str	r3, [r7, #36]	; 0x24
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff6:	623b      	str	r3, [r7, #32]
 8005ff8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffa:	69f9      	ldr	r1, [r7, #28]
 8005ffc:	6a3a      	ldr	r2, [r7, #32]
 8005ffe:	e841 2300 	strex	r3, r2, [r1]
 8006002:	61bb      	str	r3, [r7, #24]
   return(result);
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1e6      	bne.n	8005fd8 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800600a:	88fb      	ldrh	r3, [r7, #6]
 800600c:	461a      	mov	r2, r3
 800600e:	68b9      	ldr	r1, [r7, #8]
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 ff29 	bl	8006e68 <UART_Start_Receive_IT>
 8006016:	4603      	mov	r3, r0
 8006018:	e000      	b.n	800601c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800601a:	2302      	movs	r3, #2
  }
}
 800601c:	4618      	mov	r0, r3
 800601e:	3728      	adds	r7, #40	; 0x28
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b0ba      	sub	sp, #232	; 0xe8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	69db      	ldr	r3, [r3, #28]
 8006032:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800604a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800604e:	f640 030f 	movw	r3, #2063	; 0x80f
 8006052:	4013      	ands	r3, r2
 8006054:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006058:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800605c:	2b00      	cmp	r3, #0
 800605e:	d115      	bne.n	800608c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006060:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006064:	f003 0320 	and.w	r3, r3, #32
 8006068:	2b00      	cmp	r3, #0
 800606a:	d00f      	beq.n	800608c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800606c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006070:	f003 0320 	and.w	r3, r3, #32
 8006074:	2b00      	cmp	r3, #0
 8006076:	d009      	beq.n	800608c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 82ac 	beq.w	80065da <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	4798      	blx	r3
      }
      return;
 800608a:	e2a6      	b.n	80065da <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800608c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006090:	2b00      	cmp	r3, #0
 8006092:	f000 8117 	beq.w	80062c4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d106      	bne.n	80060b0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80060a2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80060a6:	4b85      	ldr	r3, [pc, #532]	; (80062bc <HAL_UART_IRQHandler+0x298>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 810a 	beq.w	80062c4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80060b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d011      	beq.n	80060e0 <HAL_UART_IRQHandler+0xbc>
 80060bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00b      	beq.n	80060e0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	2201      	movs	r2, #1
 80060ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060d6:	f043 0201 	orr.w	r2, r3, #1
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060e4:	f003 0302 	and.w	r3, r3, #2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d011      	beq.n	8006110 <HAL_UART_IRQHandler+0xec>
 80060ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00b      	beq.n	8006110 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2202      	movs	r2, #2
 80060fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006106:	f043 0204 	orr.w	r2, r3, #4
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006114:	f003 0304 	and.w	r3, r3, #4
 8006118:	2b00      	cmp	r3, #0
 800611a:	d011      	beq.n	8006140 <HAL_UART_IRQHandler+0x11c>
 800611c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006120:	f003 0301 	and.w	r3, r3, #1
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00b      	beq.n	8006140 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2204      	movs	r2, #4
 800612e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006136:	f043 0202 	orr.w	r2, r3, #2
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006144:	f003 0308 	and.w	r3, r3, #8
 8006148:	2b00      	cmp	r3, #0
 800614a:	d017      	beq.n	800617c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800614c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006150:	f003 0320 	and.w	r3, r3, #32
 8006154:	2b00      	cmp	r3, #0
 8006156:	d105      	bne.n	8006164 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006158:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800615c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006160:	2b00      	cmp	r3, #0
 8006162:	d00b      	beq.n	800617c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2208      	movs	r2, #8
 800616a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006172:	f043 0208 	orr.w	r2, r3, #8
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800617c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006180:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006184:	2b00      	cmp	r3, #0
 8006186:	d012      	beq.n	80061ae <HAL_UART_IRQHandler+0x18a>
 8006188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800618c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d00c      	beq.n	80061ae <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800619c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061a4:	f043 0220 	orr.w	r2, r3, #32
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 8212 	beq.w	80065de <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80061ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061be:	f003 0320 	and.w	r3, r3, #32
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00d      	beq.n	80061e2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80061c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061ca:	f003 0320 	and.w	r3, r3, #32
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d007      	beq.n	80061e2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d003      	beq.n	80061e2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061e8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f6:	2b40      	cmp	r3, #64	; 0x40
 80061f8:	d005      	beq.n	8006206 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80061fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80061fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006202:	2b00      	cmp	r3, #0
 8006204:	d04f      	beq.n	80062a6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 fef4 	bl	8006ff4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006216:	2b40      	cmp	r3, #64	; 0x40
 8006218:	d141      	bne.n	800629e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	3308      	adds	r3, #8
 8006220:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006224:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006228:	e853 3f00 	ldrex	r3, [r3]
 800622c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006230:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006238:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	3308      	adds	r3, #8
 8006242:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006246:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800624a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006252:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006256:	e841 2300 	strex	r3, r2, [r1]
 800625a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800625e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1d9      	bne.n	800621a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800626a:	2b00      	cmp	r3, #0
 800626c:	d013      	beq.n	8006296 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006272:	4a13      	ldr	r2, [pc, #76]	; (80062c0 <HAL_UART_IRQHandler+0x29c>)
 8006274:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800627a:	4618      	mov	r0, r3
 800627c:	f7fc fe90 	bl	8002fa0 <HAL_DMA_Abort_IT>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d017      	beq.n	80062b6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800628a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006290:	4610      	mov	r0, r2
 8006292:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006294:	e00f      	b.n	80062b6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f9ac 	bl	80065f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629c:	e00b      	b.n	80062b6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f9a8 	bl	80065f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062a4:	e007      	b.n	80062b6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f9a4 	bl	80065f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80062b4:	e193      	b.n	80065de <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b6:	bf00      	nop
    return;
 80062b8:	e191      	b.n	80065de <HAL_UART_IRQHandler+0x5ba>
 80062ba:	bf00      	nop
 80062bc:	04000120 	.word	0x04000120
 80062c0:	080070bd 	.word	0x080070bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	f040 814c 	bne.w	8006566 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80062ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062d2:	f003 0310 	and.w	r3, r3, #16
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f000 8145 	beq.w	8006566 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80062dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062e0:	f003 0310 	and.w	r3, r3, #16
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f000 813e 	beq.w	8006566 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2210      	movs	r2, #16
 80062f0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fc:	2b40      	cmp	r3, #64	; 0x40
 80062fe:	f040 80b6 	bne.w	800646e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800630e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006312:	2b00      	cmp	r3, #0
 8006314:	f000 8165 	beq.w	80065e2 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800631e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006322:	429a      	cmp	r2, r3
 8006324:	f080 815d 	bcs.w	80065e2 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800632e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006336:	69db      	ldr	r3, [r3, #28]
 8006338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800633c:	f000 8086 	beq.w	800644c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006348:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800634c:	e853 3f00 	ldrex	r3, [r3]
 8006350:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006354:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006358:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800635c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	461a      	mov	r2, r3
 8006366:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800636a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800636e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006372:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006376:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800637a:	e841 2300 	strex	r3, r2, [r1]
 800637e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006382:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1da      	bne.n	8006340 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3308      	adds	r3, #8
 8006390:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006392:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006394:	e853 3f00 	ldrex	r3, [r3]
 8006398:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800639a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800639c:	f023 0301 	bic.w	r3, r3, #1
 80063a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	3308      	adds	r3, #8
 80063aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80063ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80063b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80063b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80063ba:	e841 2300 	strex	r3, r2, [r1]
 80063be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80063c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1e1      	bne.n	800638a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	3308      	adds	r3, #8
 80063cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063d0:	e853 3f00 	ldrex	r3, [r3]
 80063d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80063d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	3308      	adds	r3, #8
 80063e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80063ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80063f2:	e841 2300 	strex	r3, r2, [r1]
 80063f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1e3      	bne.n	80063c6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2220      	movs	r2, #32
 8006402:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006412:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006414:	e853 3f00 	ldrex	r3, [r3]
 8006418:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800641a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800641c:	f023 0310 	bic.w	r3, r3, #16
 8006420:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	461a      	mov	r2, r3
 800642a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800642e:	65bb      	str	r3, [r7, #88]	; 0x58
 8006430:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006432:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006434:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006436:	e841 2300 	strex	r3, r2, [r1]
 800643a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800643c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1e4      	bne.n	800640c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006446:	4618      	mov	r0, r3
 8006448:	f7fc fd3a 	bl	8002ec0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800645e:	b29b      	uxth	r3, r3
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	b29b      	uxth	r3, r3
 8006464:	4619      	mov	r1, r3
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 f8ce 	bl	8006608 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800646c:	e0b9      	b.n	80065e2 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800647a:	b29b      	uxth	r3, r3
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006488:	b29b      	uxth	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	f000 80ab 	beq.w	80065e6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006490:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 80a6 	beq.w	80065e6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a2:	e853 3f00 	ldrex	r3, [r3]
 80064a6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80064a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	461a      	mov	r2, r3
 80064b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80064bc:	647b      	str	r3, [r7, #68]	; 0x44
 80064be:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064c4:	e841 2300 	strex	r3, r2, [r1]
 80064c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1e4      	bne.n	800649a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3308      	adds	r3, #8
 80064d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064da:	e853 3f00 	ldrex	r3, [r3]
 80064de:	623b      	str	r3, [r7, #32]
   return(result);
 80064e0:	6a3b      	ldr	r3, [r7, #32]
 80064e2:	f023 0301 	bic.w	r3, r3, #1
 80064e6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	3308      	adds	r3, #8
 80064f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80064f4:	633a      	str	r2, [r7, #48]	; 0x30
 80064f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064fc:	e841 2300 	strex	r3, r2, [r1]
 8006500:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1e3      	bne.n	80064d0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2220      	movs	r2, #32
 800650c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	e853 3f00 	ldrex	r3, [r3]
 8006528:	60fb      	str	r3, [r7, #12]
   return(result);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f023 0310 	bic.w	r3, r3, #16
 8006530:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	461a      	mov	r2, r3
 800653a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800653e:	61fb      	str	r3, [r7, #28]
 8006540:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006542:	69b9      	ldr	r1, [r7, #24]
 8006544:	69fa      	ldr	r2, [r7, #28]
 8006546:	e841 2300 	strex	r3, r2, [r1]
 800654a:	617b      	str	r3, [r7, #20]
   return(result);
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1e4      	bne.n	800651c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2202      	movs	r2, #2
 8006556:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006558:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800655c:	4619      	mov	r1, r3
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 f852 	bl	8006608 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006564:	e03f      	b.n	80065e6 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800656a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00e      	beq.n	8006590 <HAL_UART_IRQHandler+0x56c>
 8006572:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d008      	beq.n	8006590 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006586:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 f849 	bl	8006620 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800658e:	e02d      	b.n	80065ec <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00e      	beq.n	80065ba <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800659c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d008      	beq.n	80065ba <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d01c      	beq.n	80065ea <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	4798      	blx	r3
    }
    return;
 80065b8:	e017      	b.n	80065ea <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80065ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d012      	beq.n	80065ec <HAL_UART_IRQHandler+0x5c8>
 80065c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00c      	beq.n	80065ec <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 fe43 	bl	800725e <UART_EndTransmit_IT>
    return;
 80065d8:	e008      	b.n	80065ec <HAL_UART_IRQHandler+0x5c8>
      return;
 80065da:	bf00      	nop
 80065dc:	e006      	b.n	80065ec <HAL_UART_IRQHandler+0x5c8>
    return;
 80065de:	bf00      	nop
 80065e0:	e004      	b.n	80065ec <HAL_UART_IRQHandler+0x5c8>
      return;
 80065e2:	bf00      	nop
 80065e4:	e002      	b.n	80065ec <HAL_UART_IRQHandler+0x5c8>
      return;
 80065e6:	bf00      	nop
 80065e8:	e000      	b.n	80065ec <HAL_UART_IRQHandler+0x5c8>
    return;
 80065ea:	bf00      	nop
  }

}
 80065ec:	37e8      	adds	r7, #232	; 0xe8
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop

080065f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	460b      	mov	r3, r1
 8006612:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b088      	sub	sp, #32
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800663c:	2300      	movs	r3, #0
 800663e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	431a      	orrs	r2, r3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	431a      	orrs	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	69db      	ldr	r3, [r3, #28]
 8006654:	4313      	orrs	r3, r2
 8006656:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	4ba6      	ldr	r3, [pc, #664]	; (80068f8 <UART_SetConfig+0x2c4>)
 8006660:	4013      	ands	r3, r2
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	6812      	ldr	r2, [r2, #0]
 8006666:	6979      	ldr	r1, [r7, #20]
 8006668:	430b      	orrs	r3, r1
 800666a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	68da      	ldr	r2, [r3, #12]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	430a      	orrs	r2, r1
 8006680:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	699b      	ldr	r3, [r3, #24]
 8006686:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	697a      	ldr	r2, [r7, #20]
 800668e:	4313      	orrs	r3, r2
 8006690:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	697a      	ldr	r2, [r7, #20]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a94      	ldr	r2, [pc, #592]	; (80068fc <UART_SetConfig+0x2c8>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d120      	bne.n	80066f2 <UART_SetConfig+0xbe>
 80066b0:	4b93      	ldr	r3, [pc, #588]	; (8006900 <UART_SetConfig+0x2cc>)
 80066b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066b6:	f003 0303 	and.w	r3, r3, #3
 80066ba:	2b03      	cmp	r3, #3
 80066bc:	d816      	bhi.n	80066ec <UART_SetConfig+0xb8>
 80066be:	a201      	add	r2, pc, #4	; (adr r2, 80066c4 <UART_SetConfig+0x90>)
 80066c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066c4:	080066d5 	.word	0x080066d5
 80066c8:	080066e1 	.word	0x080066e1
 80066cc:	080066db 	.word	0x080066db
 80066d0:	080066e7 	.word	0x080066e7
 80066d4:	2301      	movs	r3, #1
 80066d6:	77fb      	strb	r3, [r7, #31]
 80066d8:	e150      	b.n	800697c <UART_SetConfig+0x348>
 80066da:	2302      	movs	r3, #2
 80066dc:	77fb      	strb	r3, [r7, #31]
 80066de:	e14d      	b.n	800697c <UART_SetConfig+0x348>
 80066e0:	2304      	movs	r3, #4
 80066e2:	77fb      	strb	r3, [r7, #31]
 80066e4:	e14a      	b.n	800697c <UART_SetConfig+0x348>
 80066e6:	2308      	movs	r3, #8
 80066e8:	77fb      	strb	r3, [r7, #31]
 80066ea:	e147      	b.n	800697c <UART_SetConfig+0x348>
 80066ec:	2310      	movs	r3, #16
 80066ee:	77fb      	strb	r3, [r7, #31]
 80066f0:	e144      	b.n	800697c <UART_SetConfig+0x348>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a83      	ldr	r2, [pc, #524]	; (8006904 <UART_SetConfig+0x2d0>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d132      	bne.n	8006762 <UART_SetConfig+0x12e>
 80066fc:	4b80      	ldr	r3, [pc, #512]	; (8006900 <UART_SetConfig+0x2cc>)
 80066fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006702:	f003 030c 	and.w	r3, r3, #12
 8006706:	2b0c      	cmp	r3, #12
 8006708:	d828      	bhi.n	800675c <UART_SetConfig+0x128>
 800670a:	a201      	add	r2, pc, #4	; (adr r2, 8006710 <UART_SetConfig+0xdc>)
 800670c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006710:	08006745 	.word	0x08006745
 8006714:	0800675d 	.word	0x0800675d
 8006718:	0800675d 	.word	0x0800675d
 800671c:	0800675d 	.word	0x0800675d
 8006720:	08006751 	.word	0x08006751
 8006724:	0800675d 	.word	0x0800675d
 8006728:	0800675d 	.word	0x0800675d
 800672c:	0800675d 	.word	0x0800675d
 8006730:	0800674b 	.word	0x0800674b
 8006734:	0800675d 	.word	0x0800675d
 8006738:	0800675d 	.word	0x0800675d
 800673c:	0800675d 	.word	0x0800675d
 8006740:	08006757 	.word	0x08006757
 8006744:	2300      	movs	r3, #0
 8006746:	77fb      	strb	r3, [r7, #31]
 8006748:	e118      	b.n	800697c <UART_SetConfig+0x348>
 800674a:	2302      	movs	r3, #2
 800674c:	77fb      	strb	r3, [r7, #31]
 800674e:	e115      	b.n	800697c <UART_SetConfig+0x348>
 8006750:	2304      	movs	r3, #4
 8006752:	77fb      	strb	r3, [r7, #31]
 8006754:	e112      	b.n	800697c <UART_SetConfig+0x348>
 8006756:	2308      	movs	r3, #8
 8006758:	77fb      	strb	r3, [r7, #31]
 800675a:	e10f      	b.n	800697c <UART_SetConfig+0x348>
 800675c:	2310      	movs	r3, #16
 800675e:	77fb      	strb	r3, [r7, #31]
 8006760:	e10c      	b.n	800697c <UART_SetConfig+0x348>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a68      	ldr	r2, [pc, #416]	; (8006908 <UART_SetConfig+0x2d4>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d120      	bne.n	80067ae <UART_SetConfig+0x17a>
 800676c:	4b64      	ldr	r3, [pc, #400]	; (8006900 <UART_SetConfig+0x2cc>)
 800676e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006772:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006776:	2b30      	cmp	r3, #48	; 0x30
 8006778:	d013      	beq.n	80067a2 <UART_SetConfig+0x16e>
 800677a:	2b30      	cmp	r3, #48	; 0x30
 800677c:	d814      	bhi.n	80067a8 <UART_SetConfig+0x174>
 800677e:	2b20      	cmp	r3, #32
 8006780:	d009      	beq.n	8006796 <UART_SetConfig+0x162>
 8006782:	2b20      	cmp	r3, #32
 8006784:	d810      	bhi.n	80067a8 <UART_SetConfig+0x174>
 8006786:	2b00      	cmp	r3, #0
 8006788:	d002      	beq.n	8006790 <UART_SetConfig+0x15c>
 800678a:	2b10      	cmp	r3, #16
 800678c:	d006      	beq.n	800679c <UART_SetConfig+0x168>
 800678e:	e00b      	b.n	80067a8 <UART_SetConfig+0x174>
 8006790:	2300      	movs	r3, #0
 8006792:	77fb      	strb	r3, [r7, #31]
 8006794:	e0f2      	b.n	800697c <UART_SetConfig+0x348>
 8006796:	2302      	movs	r3, #2
 8006798:	77fb      	strb	r3, [r7, #31]
 800679a:	e0ef      	b.n	800697c <UART_SetConfig+0x348>
 800679c:	2304      	movs	r3, #4
 800679e:	77fb      	strb	r3, [r7, #31]
 80067a0:	e0ec      	b.n	800697c <UART_SetConfig+0x348>
 80067a2:	2308      	movs	r3, #8
 80067a4:	77fb      	strb	r3, [r7, #31]
 80067a6:	e0e9      	b.n	800697c <UART_SetConfig+0x348>
 80067a8:	2310      	movs	r3, #16
 80067aa:	77fb      	strb	r3, [r7, #31]
 80067ac:	e0e6      	b.n	800697c <UART_SetConfig+0x348>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a56      	ldr	r2, [pc, #344]	; (800690c <UART_SetConfig+0x2d8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d120      	bne.n	80067fa <UART_SetConfig+0x1c6>
 80067b8:	4b51      	ldr	r3, [pc, #324]	; (8006900 <UART_SetConfig+0x2cc>)
 80067ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80067c2:	2bc0      	cmp	r3, #192	; 0xc0
 80067c4:	d013      	beq.n	80067ee <UART_SetConfig+0x1ba>
 80067c6:	2bc0      	cmp	r3, #192	; 0xc0
 80067c8:	d814      	bhi.n	80067f4 <UART_SetConfig+0x1c0>
 80067ca:	2b80      	cmp	r3, #128	; 0x80
 80067cc:	d009      	beq.n	80067e2 <UART_SetConfig+0x1ae>
 80067ce:	2b80      	cmp	r3, #128	; 0x80
 80067d0:	d810      	bhi.n	80067f4 <UART_SetConfig+0x1c0>
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d002      	beq.n	80067dc <UART_SetConfig+0x1a8>
 80067d6:	2b40      	cmp	r3, #64	; 0x40
 80067d8:	d006      	beq.n	80067e8 <UART_SetConfig+0x1b4>
 80067da:	e00b      	b.n	80067f4 <UART_SetConfig+0x1c0>
 80067dc:	2300      	movs	r3, #0
 80067de:	77fb      	strb	r3, [r7, #31]
 80067e0:	e0cc      	b.n	800697c <UART_SetConfig+0x348>
 80067e2:	2302      	movs	r3, #2
 80067e4:	77fb      	strb	r3, [r7, #31]
 80067e6:	e0c9      	b.n	800697c <UART_SetConfig+0x348>
 80067e8:	2304      	movs	r3, #4
 80067ea:	77fb      	strb	r3, [r7, #31]
 80067ec:	e0c6      	b.n	800697c <UART_SetConfig+0x348>
 80067ee:	2308      	movs	r3, #8
 80067f0:	77fb      	strb	r3, [r7, #31]
 80067f2:	e0c3      	b.n	800697c <UART_SetConfig+0x348>
 80067f4:	2310      	movs	r3, #16
 80067f6:	77fb      	strb	r3, [r7, #31]
 80067f8:	e0c0      	b.n	800697c <UART_SetConfig+0x348>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a44      	ldr	r2, [pc, #272]	; (8006910 <UART_SetConfig+0x2dc>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d125      	bne.n	8006850 <UART_SetConfig+0x21c>
 8006804:	4b3e      	ldr	r3, [pc, #248]	; (8006900 <UART_SetConfig+0x2cc>)
 8006806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800680a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800680e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006812:	d017      	beq.n	8006844 <UART_SetConfig+0x210>
 8006814:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006818:	d817      	bhi.n	800684a <UART_SetConfig+0x216>
 800681a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800681e:	d00b      	beq.n	8006838 <UART_SetConfig+0x204>
 8006820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006824:	d811      	bhi.n	800684a <UART_SetConfig+0x216>
 8006826:	2b00      	cmp	r3, #0
 8006828:	d003      	beq.n	8006832 <UART_SetConfig+0x1fe>
 800682a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800682e:	d006      	beq.n	800683e <UART_SetConfig+0x20a>
 8006830:	e00b      	b.n	800684a <UART_SetConfig+0x216>
 8006832:	2300      	movs	r3, #0
 8006834:	77fb      	strb	r3, [r7, #31]
 8006836:	e0a1      	b.n	800697c <UART_SetConfig+0x348>
 8006838:	2302      	movs	r3, #2
 800683a:	77fb      	strb	r3, [r7, #31]
 800683c:	e09e      	b.n	800697c <UART_SetConfig+0x348>
 800683e:	2304      	movs	r3, #4
 8006840:	77fb      	strb	r3, [r7, #31]
 8006842:	e09b      	b.n	800697c <UART_SetConfig+0x348>
 8006844:	2308      	movs	r3, #8
 8006846:	77fb      	strb	r3, [r7, #31]
 8006848:	e098      	b.n	800697c <UART_SetConfig+0x348>
 800684a:	2310      	movs	r3, #16
 800684c:	77fb      	strb	r3, [r7, #31]
 800684e:	e095      	b.n	800697c <UART_SetConfig+0x348>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a2f      	ldr	r2, [pc, #188]	; (8006914 <UART_SetConfig+0x2e0>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d125      	bne.n	80068a6 <UART_SetConfig+0x272>
 800685a:	4b29      	ldr	r3, [pc, #164]	; (8006900 <UART_SetConfig+0x2cc>)
 800685c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006860:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006864:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006868:	d017      	beq.n	800689a <UART_SetConfig+0x266>
 800686a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800686e:	d817      	bhi.n	80068a0 <UART_SetConfig+0x26c>
 8006870:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006874:	d00b      	beq.n	800688e <UART_SetConfig+0x25a>
 8006876:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800687a:	d811      	bhi.n	80068a0 <UART_SetConfig+0x26c>
 800687c:	2b00      	cmp	r3, #0
 800687e:	d003      	beq.n	8006888 <UART_SetConfig+0x254>
 8006880:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006884:	d006      	beq.n	8006894 <UART_SetConfig+0x260>
 8006886:	e00b      	b.n	80068a0 <UART_SetConfig+0x26c>
 8006888:	2301      	movs	r3, #1
 800688a:	77fb      	strb	r3, [r7, #31]
 800688c:	e076      	b.n	800697c <UART_SetConfig+0x348>
 800688e:	2302      	movs	r3, #2
 8006890:	77fb      	strb	r3, [r7, #31]
 8006892:	e073      	b.n	800697c <UART_SetConfig+0x348>
 8006894:	2304      	movs	r3, #4
 8006896:	77fb      	strb	r3, [r7, #31]
 8006898:	e070      	b.n	800697c <UART_SetConfig+0x348>
 800689a:	2308      	movs	r3, #8
 800689c:	77fb      	strb	r3, [r7, #31]
 800689e:	e06d      	b.n	800697c <UART_SetConfig+0x348>
 80068a0:	2310      	movs	r3, #16
 80068a2:	77fb      	strb	r3, [r7, #31]
 80068a4:	e06a      	b.n	800697c <UART_SetConfig+0x348>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a1b      	ldr	r2, [pc, #108]	; (8006918 <UART_SetConfig+0x2e4>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d138      	bne.n	8006922 <UART_SetConfig+0x2ee>
 80068b0:	4b13      	ldr	r3, [pc, #76]	; (8006900 <UART_SetConfig+0x2cc>)
 80068b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068b6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80068ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80068be:	d017      	beq.n	80068f0 <UART_SetConfig+0x2bc>
 80068c0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80068c4:	d82a      	bhi.n	800691c <UART_SetConfig+0x2e8>
 80068c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068ca:	d00b      	beq.n	80068e4 <UART_SetConfig+0x2b0>
 80068cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068d0:	d824      	bhi.n	800691c <UART_SetConfig+0x2e8>
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <UART_SetConfig+0x2aa>
 80068d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068da:	d006      	beq.n	80068ea <UART_SetConfig+0x2b6>
 80068dc:	e01e      	b.n	800691c <UART_SetConfig+0x2e8>
 80068de:	2300      	movs	r3, #0
 80068e0:	77fb      	strb	r3, [r7, #31]
 80068e2:	e04b      	b.n	800697c <UART_SetConfig+0x348>
 80068e4:	2302      	movs	r3, #2
 80068e6:	77fb      	strb	r3, [r7, #31]
 80068e8:	e048      	b.n	800697c <UART_SetConfig+0x348>
 80068ea:	2304      	movs	r3, #4
 80068ec:	77fb      	strb	r3, [r7, #31]
 80068ee:	e045      	b.n	800697c <UART_SetConfig+0x348>
 80068f0:	2308      	movs	r3, #8
 80068f2:	77fb      	strb	r3, [r7, #31]
 80068f4:	e042      	b.n	800697c <UART_SetConfig+0x348>
 80068f6:	bf00      	nop
 80068f8:	efff69f3 	.word	0xefff69f3
 80068fc:	40011000 	.word	0x40011000
 8006900:	40023800 	.word	0x40023800
 8006904:	40004400 	.word	0x40004400
 8006908:	40004800 	.word	0x40004800
 800690c:	40004c00 	.word	0x40004c00
 8006910:	40005000 	.word	0x40005000
 8006914:	40011400 	.word	0x40011400
 8006918:	40007800 	.word	0x40007800
 800691c:	2310      	movs	r3, #16
 800691e:	77fb      	strb	r3, [r7, #31]
 8006920:	e02c      	b.n	800697c <UART_SetConfig+0x348>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a72      	ldr	r2, [pc, #456]	; (8006af0 <UART_SetConfig+0x4bc>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d125      	bne.n	8006978 <UART_SetConfig+0x344>
 800692c:	4b71      	ldr	r3, [pc, #452]	; (8006af4 <UART_SetConfig+0x4c0>)
 800692e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006932:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006936:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800693a:	d017      	beq.n	800696c <UART_SetConfig+0x338>
 800693c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006940:	d817      	bhi.n	8006972 <UART_SetConfig+0x33e>
 8006942:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006946:	d00b      	beq.n	8006960 <UART_SetConfig+0x32c>
 8006948:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800694c:	d811      	bhi.n	8006972 <UART_SetConfig+0x33e>
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <UART_SetConfig+0x326>
 8006952:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006956:	d006      	beq.n	8006966 <UART_SetConfig+0x332>
 8006958:	e00b      	b.n	8006972 <UART_SetConfig+0x33e>
 800695a:	2300      	movs	r3, #0
 800695c:	77fb      	strb	r3, [r7, #31]
 800695e:	e00d      	b.n	800697c <UART_SetConfig+0x348>
 8006960:	2302      	movs	r3, #2
 8006962:	77fb      	strb	r3, [r7, #31]
 8006964:	e00a      	b.n	800697c <UART_SetConfig+0x348>
 8006966:	2304      	movs	r3, #4
 8006968:	77fb      	strb	r3, [r7, #31]
 800696a:	e007      	b.n	800697c <UART_SetConfig+0x348>
 800696c:	2308      	movs	r3, #8
 800696e:	77fb      	strb	r3, [r7, #31]
 8006970:	e004      	b.n	800697c <UART_SetConfig+0x348>
 8006972:	2310      	movs	r3, #16
 8006974:	77fb      	strb	r3, [r7, #31]
 8006976:	e001      	b.n	800697c <UART_SetConfig+0x348>
 8006978:	2310      	movs	r3, #16
 800697a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006984:	d15b      	bne.n	8006a3e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006986:	7ffb      	ldrb	r3, [r7, #31]
 8006988:	2b08      	cmp	r3, #8
 800698a:	d828      	bhi.n	80069de <UART_SetConfig+0x3aa>
 800698c:	a201      	add	r2, pc, #4	; (adr r2, 8006994 <UART_SetConfig+0x360>)
 800698e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006992:	bf00      	nop
 8006994:	080069b9 	.word	0x080069b9
 8006998:	080069c1 	.word	0x080069c1
 800699c:	080069c9 	.word	0x080069c9
 80069a0:	080069df 	.word	0x080069df
 80069a4:	080069cf 	.word	0x080069cf
 80069a8:	080069df 	.word	0x080069df
 80069ac:	080069df 	.word	0x080069df
 80069b0:	080069df 	.word	0x080069df
 80069b4:	080069d7 	.word	0x080069d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069b8:	f7fd fbf2 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 80069bc:	61b8      	str	r0, [r7, #24]
        break;
 80069be:	e013      	b.n	80069e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069c0:	f7fd fc02 	bl	80041c8 <HAL_RCC_GetPCLK2Freq>
 80069c4:	61b8      	str	r0, [r7, #24]
        break;
 80069c6:	e00f      	b.n	80069e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069c8:	4b4b      	ldr	r3, [pc, #300]	; (8006af8 <UART_SetConfig+0x4c4>)
 80069ca:	61bb      	str	r3, [r7, #24]
        break;
 80069cc:	e00c      	b.n	80069e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069ce:	f7fd fad7 	bl	8003f80 <HAL_RCC_GetSysClockFreq>
 80069d2:	61b8      	str	r0, [r7, #24]
        break;
 80069d4:	e008      	b.n	80069e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069da:	61bb      	str	r3, [r7, #24]
        break;
 80069dc:	e004      	b.n	80069e8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80069de:	2300      	movs	r3, #0
 80069e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	77bb      	strb	r3, [r7, #30]
        break;
 80069e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d074      	beq.n	8006ad8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	005a      	lsls	r2, r3, #1
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	085b      	lsrs	r3, r3, #1
 80069f8:	441a      	add	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a02:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	2b0f      	cmp	r3, #15
 8006a08:	d916      	bls.n	8006a38 <UART_SetConfig+0x404>
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a10:	d212      	bcs.n	8006a38 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	f023 030f 	bic.w	r3, r3, #15
 8006a1a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	085b      	lsrs	r3, r3, #1
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	f003 0307 	and.w	r3, r3, #7
 8006a26:	b29a      	uxth	r2, r3
 8006a28:	89fb      	ldrh	r3, [r7, #14]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	89fa      	ldrh	r2, [r7, #14]
 8006a34:	60da      	str	r2, [r3, #12]
 8006a36:	e04f      	b.n	8006ad8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	77bb      	strb	r3, [r7, #30]
 8006a3c:	e04c      	b.n	8006ad8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a3e:	7ffb      	ldrb	r3, [r7, #31]
 8006a40:	2b08      	cmp	r3, #8
 8006a42:	d828      	bhi.n	8006a96 <UART_SetConfig+0x462>
 8006a44:	a201      	add	r2, pc, #4	; (adr r2, 8006a4c <UART_SetConfig+0x418>)
 8006a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4a:	bf00      	nop
 8006a4c:	08006a71 	.word	0x08006a71
 8006a50:	08006a79 	.word	0x08006a79
 8006a54:	08006a81 	.word	0x08006a81
 8006a58:	08006a97 	.word	0x08006a97
 8006a5c:	08006a87 	.word	0x08006a87
 8006a60:	08006a97 	.word	0x08006a97
 8006a64:	08006a97 	.word	0x08006a97
 8006a68:	08006a97 	.word	0x08006a97
 8006a6c:	08006a8f 	.word	0x08006a8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a70:	f7fd fb96 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 8006a74:	61b8      	str	r0, [r7, #24]
        break;
 8006a76:	e013      	b.n	8006aa0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a78:	f7fd fba6 	bl	80041c8 <HAL_RCC_GetPCLK2Freq>
 8006a7c:	61b8      	str	r0, [r7, #24]
        break;
 8006a7e:	e00f      	b.n	8006aa0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a80:	4b1d      	ldr	r3, [pc, #116]	; (8006af8 <UART_SetConfig+0x4c4>)
 8006a82:	61bb      	str	r3, [r7, #24]
        break;
 8006a84:	e00c      	b.n	8006aa0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a86:	f7fd fa7b 	bl	8003f80 <HAL_RCC_GetSysClockFreq>
 8006a8a:	61b8      	str	r0, [r7, #24]
        break;
 8006a8c:	e008      	b.n	8006aa0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a92:	61bb      	str	r3, [r7, #24]
        break;
 8006a94:	e004      	b.n	8006aa0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006a96:	2300      	movs	r3, #0
 8006a98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	77bb      	strb	r3, [r7, #30]
        break;
 8006a9e:	bf00      	nop
    }

    if (pclk != 0U)
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d018      	beq.n	8006ad8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	085a      	lsrs	r2, r3, #1
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	441a      	add	r2, r3
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	2b0f      	cmp	r3, #15
 8006abe:	d909      	bls.n	8006ad4 <UART_SetConfig+0x4a0>
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ac6:	d205      	bcs.n	8006ad4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	b29a      	uxth	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	60da      	str	r2, [r3, #12]
 8006ad2:	e001      	b.n	8006ad8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006ae4:	7fbb      	ldrb	r3, [r7, #30]
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3720      	adds	r7, #32
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}
 8006aee:	bf00      	nop
 8006af0:	40007c00 	.word	0x40007c00
 8006af4:	40023800 	.word	0x40023800
 8006af8:	00f42400 	.word	0x00f42400

08006afc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b08:	f003 0301 	and.w	r3, r3, #1
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00a      	beq.n	8006b26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	430a      	orrs	r2, r1
 8006b24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b2a:	f003 0302 	and.w	r3, r3, #2
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00a      	beq.n	8006b48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	430a      	orrs	r2, r1
 8006b46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b4c:	f003 0304 	and.w	r3, r3, #4
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00a      	beq.n	8006b6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	430a      	orrs	r2, r1
 8006b68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b6e:	f003 0308 	and.w	r3, r3, #8
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00a      	beq.n	8006b8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	430a      	orrs	r2, r1
 8006b8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b90:	f003 0310 	and.w	r3, r3, #16
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d00a      	beq.n	8006bae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	430a      	orrs	r2, r1
 8006bac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb2:	f003 0320 	and.w	r3, r3, #32
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d00a      	beq.n	8006bd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	430a      	orrs	r2, r1
 8006bce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d01a      	beq.n	8006c12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bfa:	d10a      	bne.n	8006c12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	605a      	str	r2, [r3, #4]
  }
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b086      	sub	sp, #24
 8006c44:	af02      	add	r7, sp, #8
 8006c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c50:	f7fb fcb2 	bl	80025b8 <HAL_GetTick>
 8006c54:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0308 	and.w	r3, r3, #8
 8006c60:	2b08      	cmp	r3, #8
 8006c62:	d10e      	bne.n	8006c82 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c68:	9300      	str	r3, [sp, #0]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f831 	bl	8006cda <UART_WaitOnFlagUntilTimeout>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d001      	beq.n	8006c82 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e027      	b.n	8006cd2 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0304 	and.w	r3, r3, #4
 8006c8c:	2b04      	cmp	r3, #4
 8006c8e:	d10e      	bne.n	8006cae <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c94:	9300      	str	r3, [sp, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 f81b 	bl	8006cda <UART_WaitOnFlagUntilTimeout>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	e011      	b.n	8006cd2 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2220      	movs	r2, #32
 8006cb2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006cd0:	2300      	movs	r3, #0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b09c      	sub	sp, #112	; 0x70
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	60f8      	str	r0, [r7, #12]
 8006ce2:	60b9      	str	r1, [r7, #8]
 8006ce4:	603b      	str	r3, [r7, #0]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cea:	e0a7      	b.n	8006e3c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf2:	f000 80a3 	beq.w	8006e3c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cf6:	f7fb fc5f 	bl	80025b8 <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d302      	bcc.n	8006d0c <UART_WaitOnFlagUntilTimeout+0x32>
 8006d06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d13f      	bne.n	8006d8c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d14:	e853 3f00 	ldrex	r3, [r3]
 8006d18:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006d1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d1c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d20:	667b      	str	r3, [r7, #100]	; 0x64
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	461a      	mov	r2, r3
 8006d28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d2c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d30:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006d32:	e841 2300 	strex	r3, r2, [r1]
 8006d36:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006d38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1e6      	bne.n	8006d0c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	3308      	adds	r3, #8
 8006d44:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d48:	e853 3f00 	ldrex	r3, [r3]
 8006d4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d50:	f023 0301 	bic.w	r3, r3, #1
 8006d54:	663b      	str	r3, [r7, #96]	; 0x60
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	3308      	adds	r3, #8
 8006d5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006d5e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006d60:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006d64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d66:	e841 2300 	strex	r3, r2, [r1]
 8006d6a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006d6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1e5      	bne.n	8006d3e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2220      	movs	r2, #32
 8006d76:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e068      	b.n	8006e5e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0304 	and.w	r3, r3, #4
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d050      	beq.n	8006e3c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	69db      	ldr	r3, [r3, #28]
 8006da0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006da4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006da8:	d148      	bne.n	8006e3c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006db2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dbc:	e853 3f00 	ldrex	r3, [r3]
 8006dc0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006dc8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	461a      	mov	r2, r3
 8006dd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dd2:	637b      	str	r3, [r7, #52]	; 0x34
 8006dd4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006dd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006dda:	e841 2300 	strex	r3, r2, [r1]
 8006dde:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1e6      	bne.n	8006db4 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	3308      	adds	r3, #8
 8006dec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	e853 3f00 	ldrex	r3, [r3]
 8006df4:	613b      	str	r3, [r7, #16]
   return(result);
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	f023 0301 	bic.w	r3, r3, #1
 8006dfc:	66bb      	str	r3, [r7, #104]	; 0x68
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	3308      	adds	r3, #8
 8006e04:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006e06:	623a      	str	r2, [r7, #32]
 8006e08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0a:	69f9      	ldr	r1, [r7, #28]
 8006e0c:	6a3a      	ldr	r2, [r7, #32]
 8006e0e:	e841 2300 	strex	r3, r2, [r1]
 8006e12:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d1e5      	bne.n	8006de6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2220      	movs	r2, #32
 8006e1e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2220      	movs	r2, #32
 8006e24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e010      	b.n	8006e5e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	69da      	ldr	r2, [r3, #28]
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	4013      	ands	r3, r2
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	bf0c      	ite	eq
 8006e4c:	2301      	moveq	r3, #1
 8006e4e:	2300      	movne	r3, #0
 8006e50:	b2db      	uxtb	r3, r3
 8006e52:	461a      	mov	r2, r3
 8006e54:	79fb      	ldrb	r3, [r7, #7]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	f43f af48 	beq.w	8006cec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3770      	adds	r7, #112	; 0x70
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
	...

08006e68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b097      	sub	sp, #92	; 0x5c
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	4613      	mov	r3, r2
 8006e74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	68ba      	ldr	r2, [r7, #8]
 8006e7a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	88fa      	ldrh	r2, [r7, #6]
 8006e80:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	88fa      	ldrh	r2, [r7, #6]
 8006e88:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e9a:	d10e      	bne.n	8006eba <UART_Start_Receive_IT+0x52>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d105      	bne.n	8006eb0 <UART_Start_Receive_IT+0x48>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006eaa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006eae:	e02d      	b.n	8006f0c <UART_Start_Receive_IT+0xa4>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	22ff      	movs	r2, #255	; 0xff
 8006eb4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006eb8:	e028      	b.n	8006f0c <UART_Start_Receive_IT+0xa4>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10d      	bne.n	8006ede <UART_Start_Receive_IT+0x76>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	691b      	ldr	r3, [r3, #16]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d104      	bne.n	8006ed4 <UART_Start_Receive_IT+0x6c>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	22ff      	movs	r2, #255	; 0xff
 8006ece:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ed2:	e01b      	b.n	8006f0c <UART_Start_Receive_IT+0xa4>
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	227f      	movs	r2, #127	; 0x7f
 8006ed8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006edc:	e016      	b.n	8006f0c <UART_Start_Receive_IT+0xa4>
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ee6:	d10d      	bne.n	8006f04 <UART_Start_Receive_IT+0x9c>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d104      	bne.n	8006efa <UART_Start_Receive_IT+0x92>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	227f      	movs	r2, #127	; 0x7f
 8006ef4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ef8:	e008      	b.n	8006f0c <UART_Start_Receive_IT+0xa4>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	223f      	movs	r2, #63	; 0x3f
 8006efe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006f02:	e003      	b.n	8006f0c <UART_Start_Receive_IT+0xa4>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2222      	movs	r2, #34	; 0x22
 8006f18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	3308      	adds	r3, #8
 8006f22:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f26:	e853 3f00 	ldrex	r3, [r3]
 8006f2a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2e:	f043 0301 	orr.w	r3, r3, #1
 8006f32:	657b      	str	r3, [r7, #84]	; 0x54
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	3308      	adds	r3, #8
 8006f3a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006f3c:	64ba      	str	r2, [r7, #72]	; 0x48
 8006f3e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f40:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006f42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f44:	e841 2300 	strex	r3, r2, [r1]
 8006f48:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006f4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1e5      	bne.n	8006f1c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f58:	d107      	bne.n	8006f6a <UART_Start_Receive_IT+0x102>
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d103      	bne.n	8006f6a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	4a21      	ldr	r2, [pc, #132]	; (8006fec <UART_Start_Receive_IT+0x184>)
 8006f66:	669a      	str	r2, [r3, #104]	; 0x68
 8006f68:	e002      	b.n	8006f70 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	4a20      	ldr	r2, [pc, #128]	; (8006ff0 <UART_Start_Receive_IT+0x188>)
 8006f6e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d019      	beq.n	8006fac <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f88:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006f8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	461a      	mov	r2, r3
 8006f94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f96:	637b      	str	r3, [r7, #52]	; 0x34
 8006f98:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f9e:	e841 2300 	strex	r3, r2, [r1]
 8006fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1e6      	bne.n	8006f78 <UART_Start_Receive_IT+0x110>
 8006faa:	e018      	b.n	8006fde <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	e853 3f00 	ldrex	r3, [r3]
 8006fb8:	613b      	str	r3, [r7, #16]
   return(result);
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	f043 0320 	orr.w	r3, r3, #32
 8006fc0:	653b      	str	r3, [r7, #80]	; 0x50
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fca:	623b      	str	r3, [r7, #32]
 8006fcc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fce:	69f9      	ldr	r1, [r7, #28]
 8006fd0:	6a3a      	ldr	r2, [r7, #32]
 8006fd2:	e841 2300 	strex	r3, r2, [r1]
 8006fd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1e6      	bne.n	8006fac <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	375c      	adds	r7, #92	; 0x5c
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr
 8006fec:	08007419 	.word	0x08007419
 8006ff0:	080072b3 	.word	0x080072b3

08006ff4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b095      	sub	sp, #84	; 0x54
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007004:	e853 3f00 	ldrex	r3, [r3]
 8007008:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800700a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800700c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007010:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	461a      	mov	r2, r3
 8007018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800701a:	643b      	str	r3, [r7, #64]	; 0x40
 800701c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007020:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007022:	e841 2300 	strex	r3, r2, [r1]
 8007026:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1e6      	bne.n	8006ffc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	3308      	adds	r3, #8
 8007034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007036:	6a3b      	ldr	r3, [r7, #32]
 8007038:	e853 3f00 	ldrex	r3, [r3]
 800703c:	61fb      	str	r3, [r7, #28]
   return(result);
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	f023 0301 	bic.w	r3, r3, #1
 8007044:	64bb      	str	r3, [r7, #72]	; 0x48
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	3308      	adds	r3, #8
 800704c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800704e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007050:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007052:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007054:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007056:	e841 2300 	strex	r3, r2, [r1]
 800705a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800705c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1e5      	bne.n	800702e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007066:	2b01      	cmp	r3, #1
 8007068:	d118      	bne.n	800709c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	e853 3f00 	ldrex	r3, [r3]
 8007076:	60bb      	str	r3, [r7, #8]
   return(result);
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	f023 0310 	bic.w	r3, r3, #16
 800707e:	647b      	str	r3, [r7, #68]	; 0x44
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	461a      	mov	r2, r3
 8007086:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708c:	6979      	ldr	r1, [r7, #20]
 800708e:	69ba      	ldr	r2, [r7, #24]
 8007090:	e841 2300 	strex	r3, r2, [r1]
 8007094:	613b      	str	r3, [r7, #16]
   return(result);
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1e6      	bne.n	800706a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2220      	movs	r2, #32
 80070a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	669a      	str	r2, [r3, #104]	; 0x68
}
 80070b0:	bf00      	nop
 80070b2:	3754      	adds	r7, #84	; 0x54
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr

080070bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b084      	sub	sp, #16
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f7ff fa8a 	bl	80065f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070e0:	bf00      	nop
 80070e2:	3710      	adds	r7, #16
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b08f      	sub	sp, #60	; 0x3c
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070f4:	2b21      	cmp	r3, #33	; 0x21
 80070f6:	d14c      	bne.n	8007192 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070fe:	b29b      	uxth	r3, r3
 8007100:	2b00      	cmp	r3, #0
 8007102:	d132      	bne.n	800716a <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800710a:	6a3b      	ldr	r3, [r7, #32]
 800710c:	e853 3f00 	ldrex	r3, [r3]
 8007110:	61fb      	str	r3, [r7, #28]
   return(result);
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007118:	637b      	str	r3, [r7, #52]	; 0x34
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	461a      	mov	r2, r3
 8007120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007122:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007124:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007128:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800712a:	e841 2300 	strex	r3, r2, [r1]
 800712e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1e6      	bne.n	8007104 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	e853 3f00 	ldrex	r3, [r3]
 8007142:	60bb      	str	r3, [r7, #8]
   return(result);
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800714a:	633b      	str	r3, [r7, #48]	; 0x30
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	461a      	mov	r2, r3
 8007152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007154:	61bb      	str	r3, [r7, #24]
 8007156:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6979      	ldr	r1, [r7, #20]
 800715a:	69ba      	ldr	r2, [r7, #24]
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	613b      	str	r3, [r7, #16]
   return(result);
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e6      	bne.n	8007136 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007168:	e013      	b.n	8007192 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800716e:	781a      	ldrb	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800717a:	1c5a      	adds	r2, r3, #1
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007186:	b29b      	uxth	r3, r3
 8007188:	3b01      	subs	r3, #1
 800718a:	b29a      	uxth	r2, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007192:	bf00      	nop
 8007194:	373c      	adds	r7, #60	; 0x3c
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800719e:	b480      	push	{r7}
 80071a0:	b091      	sub	sp, #68	; 0x44
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071aa:	2b21      	cmp	r3, #33	; 0x21
 80071ac:	d151      	bne.n	8007252 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d132      	bne.n	8007220 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c2:	e853 3f00 	ldrex	r3, [r3]
 80071c6:	623b      	str	r3, [r7, #32]
   return(result);
 80071c8:	6a3b      	ldr	r3, [r7, #32]
 80071ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	461a      	mov	r2, r3
 80071d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d8:	633b      	str	r3, [r7, #48]	; 0x30
 80071da:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80071de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071e0:	e841 2300 	strex	r3, r2, [r1]
 80071e4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80071e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d1e6      	bne.n	80071ba <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	e853 3f00 	ldrex	r3, [r3]
 80071f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007200:	637b      	str	r3, [r7, #52]	; 0x34
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	461a      	mov	r2, r3
 8007208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800720a:	61fb      	str	r3, [r7, #28]
 800720c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720e:	69b9      	ldr	r1, [r7, #24]
 8007210:	69fa      	ldr	r2, [r7, #28]
 8007212:	e841 2300 	strex	r3, r2, [r1]
 8007216:	617b      	str	r3, [r7, #20]
   return(result);
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d1e6      	bne.n	80071ec <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800721e:	e018      	b.n	8007252 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007224:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007226:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007228:	881b      	ldrh	r3, [r3, #0]
 800722a:	461a      	mov	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007234:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800723a:	1c9a      	adds	r2, r3, #2
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007246:	b29b      	uxth	r3, r3
 8007248:	3b01      	subs	r3, #1
 800724a:	b29a      	uxth	r2, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8007252:	bf00      	nop
 8007254:	3744      	adds	r7, #68	; 0x44
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr

0800725e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b088      	sub	sp, #32
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	e853 3f00 	ldrex	r3, [r3]
 8007272:	60bb      	str	r3, [r7, #8]
   return(result);
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800727a:	61fb      	str	r3, [r7, #28]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	461a      	mov	r2, r3
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	61bb      	str	r3, [r7, #24]
 8007286:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007288:	6979      	ldr	r1, [r7, #20]
 800728a:	69ba      	ldr	r2, [r7, #24]
 800728c:	e841 2300 	strex	r3, r2, [r1]
 8007290:	613b      	str	r3, [r7, #16]
   return(result);
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1e6      	bne.n	8007266 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2220      	movs	r2, #32
 800729c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7fb f8d3 	bl	8002450 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072aa:	bf00      	nop
 80072ac:	3720      	adds	r7, #32
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}

080072b2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b096      	sub	sp, #88	; 0x58
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80072c0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072ca:	2b22      	cmp	r3, #34	; 0x22
 80072cc:	f040 8098 	bne.w	8007400 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80072da:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80072de:	b2d9      	uxtb	r1, r3
 80072e0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80072e4:	b2da      	uxtb	r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072ea:	400a      	ands	r2, r1
 80072ec:	b2d2      	uxtb	r2, r2
 80072ee:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f4:	1c5a      	adds	r2, r3, #1
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007300:	b29b      	uxth	r3, r3
 8007302:	3b01      	subs	r3, #1
 8007304:	b29a      	uxth	r2, r3
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007312:	b29b      	uxth	r3, r3
 8007314:	2b00      	cmp	r3, #0
 8007316:	d17b      	bne.n	8007410 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007328:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800732c:	653b      	str	r3, [r7, #80]	; 0x50
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	461a      	mov	r2, r3
 8007334:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007336:	647b      	str	r3, [r7, #68]	; 0x44
 8007338:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800733c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e6      	bne.n	8007318 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	3308      	adds	r3, #8
 8007350:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007354:	e853 3f00 	ldrex	r3, [r3]
 8007358:	623b      	str	r3, [r7, #32]
   return(result);
 800735a:	6a3b      	ldr	r3, [r7, #32]
 800735c:	f023 0301 	bic.w	r3, r3, #1
 8007360:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	3308      	adds	r3, #8
 8007368:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800736a:	633a      	str	r2, [r7, #48]	; 0x30
 800736c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007370:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007372:	e841 2300 	strex	r3, r2, [r1]
 8007376:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1e5      	bne.n	800734a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2220      	movs	r2, #32
 8007382:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007396:	2b01      	cmp	r3, #1
 8007398:	d12e      	bne.n	80073f8 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f023 0310 	bic.w	r3, r3, #16
 80073b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	461a      	mov	r2, r3
 80073bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073be:	61fb      	str	r3, [r7, #28]
 80073c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	69b9      	ldr	r1, [r7, #24]
 80073c4:	69fa      	ldr	r2, [r7, #28]
 80073c6:	e841 2300 	strex	r3, r2, [r1]
 80073ca:	617b      	str	r3, [r7, #20]
   return(result);
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1e6      	bne.n	80073a0 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	69db      	ldr	r3, [r3, #28]
 80073d8:	f003 0310 	and.w	r3, r3, #16
 80073dc:	2b10      	cmp	r3, #16
 80073de:	d103      	bne.n	80073e8 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2210      	movs	r2, #16
 80073e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80073ee:	4619      	mov	r1, r3
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f7ff f909 	bl	8006608 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80073f6:	e00b      	b.n	8007410 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f7fa ffbf 	bl	800237c <HAL_UART_RxCpltCallback>
}
 80073fe:	e007      	b.n	8007410 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	699a      	ldr	r2, [r3, #24]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f042 0208 	orr.w	r2, r2, #8
 800740e:	619a      	str	r2, [r3, #24]
}
 8007410:	bf00      	nop
 8007412:	3758      	adds	r7, #88	; 0x58
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b096      	sub	sp, #88	; 0x58
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007426:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007430:	2b22      	cmp	r3, #34	; 0x22
 8007432:	f040 8098 	bne.w	8007566 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007444:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007446:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800744a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800744e:	4013      	ands	r3, r2
 8007450:	b29a      	uxth	r2, r3
 8007452:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007454:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800745a:	1c9a      	adds	r2, r3, #2
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007466:	b29b      	uxth	r3, r3
 8007468:	3b01      	subs	r3, #1
 800746a:	b29a      	uxth	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007478:	b29b      	uxth	r3, r3
 800747a:	2b00      	cmp	r3, #0
 800747c:	d17b      	bne.n	8007576 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007486:	e853 3f00 	ldrex	r3, [r3]
 800748a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007492:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	461a      	mov	r2, r3
 800749a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800749c:	643b      	str	r3, [r7, #64]	; 0x40
 800749e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80074a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80074a4:	e841 2300 	strex	r3, r2, [r1]
 80074a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80074aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1e6      	bne.n	800747e <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3308      	adds	r3, #8
 80074b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b8:	6a3b      	ldr	r3, [r7, #32]
 80074ba:	e853 3f00 	ldrex	r3, [r3]
 80074be:	61fb      	str	r3, [r7, #28]
   return(result);
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	f023 0301 	bic.w	r3, r3, #1
 80074c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	3308      	adds	r3, #8
 80074ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80074d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80074d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074d8:	e841 2300 	strex	r3, r2, [r1]
 80074dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1e5      	bne.n	80074b0 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2220      	movs	r2, #32
 80074e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d12e      	bne.n	800755e <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	e853 3f00 	ldrex	r3, [r3]
 8007512:	60bb      	str	r3, [r7, #8]
   return(result);
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f023 0310 	bic.w	r3, r3, #16
 800751a:	647b      	str	r3, [r7, #68]	; 0x44
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	461a      	mov	r2, r3
 8007522:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007524:	61bb      	str	r3, [r7, #24]
 8007526:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007528:	6979      	ldr	r1, [r7, #20]
 800752a:	69ba      	ldr	r2, [r7, #24]
 800752c:	e841 2300 	strex	r3, r2, [r1]
 8007530:	613b      	str	r3, [r7, #16]
   return(result);
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1e6      	bne.n	8007506 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	f003 0310 	and.w	r3, r3, #16
 8007542:	2b10      	cmp	r3, #16
 8007544:	d103      	bne.n	800754e <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2210      	movs	r2, #16
 800754c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007554:	4619      	mov	r1, r3
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f7ff f856 	bl	8006608 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800755c:	e00b      	b.n	8007576 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f7fa ff0c 	bl	800237c <HAL_UART_RxCpltCallback>
}
 8007564:	e007      	b.n	8007576 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	699a      	ldr	r2, [r3, #24]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f042 0208 	orr.w	r2, r2, #8
 8007574:	619a      	str	r2, [r3, #24]
}
 8007576:	bf00      	nop
 8007578:	3758      	adds	r7, #88	; 0x58
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
	...

08007580 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007584:	4904      	ldr	r1, [pc, #16]	; (8007598 <MX_FATFS_Init+0x18>)
 8007586:	4805      	ldr	r0, [pc, #20]	; (800759c <MX_FATFS_Init+0x1c>)
 8007588:	f000 f8ae 	bl	80076e8 <FATFS_LinkDriver>
 800758c:	4603      	mov	r3, r0
 800758e:	461a      	mov	r2, r3
 8007590:	4b03      	ldr	r3, [pc, #12]	; (80075a0 <MX_FATFS_Init+0x20>)
 8007592:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007594:	bf00      	nop
 8007596:	bd80      	pop	{r7, pc}
 8007598:	200008d0 	.word	0x200008d0
 800759c:	20000010 	.word	0x20000010
 80075a0:	200008cc 	.word	0x200008cc

080075a4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	4603      	mov	r3, r0
 80075ac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 80075ae:	79fb      	ldrb	r3, [r7, #7]
 80075b0:	4618      	mov	r0, r3
 80075b2:	f7f9 fd03 	bl	8000fbc <SD_disk_initialize>
 80075b6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3708      	adds	r7, #8
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b082      	sub	sp, #8
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	4603      	mov	r3, r0
 80075c8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 80075ca:	79fb      	ldrb	r3, [r7, #7]
 80075cc:	4618      	mov	r0, r3
 80075ce:	f7f9 fddb 	bl	8001188 <SD_disk_status>
 80075d2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3708      	adds	r7, #8
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60b9      	str	r1, [r7, #8]
 80075e4:	607a      	str	r2, [r7, #4]
 80075e6:	603b      	str	r3, [r7, #0]
 80075e8:	4603      	mov	r3, r0
 80075ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 80075ec:	7bf8      	ldrb	r0, [r7, #15]
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	68b9      	ldr	r1, [r7, #8]
 80075f4:	f7f9 fdde 	bl	80011b4 <SD_disk_read>
 80075f8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}

08007602 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007602:	b580      	push	{r7, lr}
 8007604:	b084      	sub	sp, #16
 8007606:	af00      	add	r7, sp, #0
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	607a      	str	r2, [r7, #4]
 800760c:	603b      	str	r3, [r7, #0]
 800760e:	4603      	mov	r3, r0
 8007610:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 8007612:	7bf8      	ldrb	r0, [r7, #15]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	68b9      	ldr	r1, [r7, #8]
 800761a:	f7f9 fe35 	bl	8001288 <SD_disk_write>
 800761e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007620:	4618      	mov	r0, r3
 8007622:	3710      	adds	r7, #16
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	4603      	mov	r3, r0
 8007630:	603a      	str	r2, [r7, #0]
 8007632:	71fb      	strb	r3, [r7, #7]
 8007634:	460b      	mov	r3, r1
 8007636:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 8007638:	79b9      	ldrb	r1, [r7, #6]
 800763a:	79fb      	ldrb	r3, [r7, #7]
 800763c:	683a      	ldr	r2, [r7, #0]
 800763e:	4618      	mov	r0, r3
 8007640:	f7f9 fea6 	bl	8001390 <SD_disk_ioctl>
 8007644:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007646:	4618      	mov	r0, r3
 8007648:	3708      	adds	r7, #8
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007650:	b480      	push	{r7}
 8007652:	b087      	sub	sp, #28
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	4613      	mov	r3, r2
 800765c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800765e:	2301      	movs	r3, #1
 8007660:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007662:	2300      	movs	r3, #0
 8007664:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007666:	4b1f      	ldr	r3, [pc, #124]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 8007668:	7a5b      	ldrb	r3, [r3, #9]
 800766a:	b2db      	uxtb	r3, r3
 800766c:	2b00      	cmp	r3, #0
 800766e:	d131      	bne.n	80076d4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007670:	4b1c      	ldr	r3, [pc, #112]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 8007672:	7a5b      	ldrb	r3, [r3, #9]
 8007674:	b2db      	uxtb	r3, r3
 8007676:	461a      	mov	r2, r3
 8007678:	4b1a      	ldr	r3, [pc, #104]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 800767a:	2100      	movs	r1, #0
 800767c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800767e:	4b19      	ldr	r3, [pc, #100]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 8007680:	7a5b      	ldrb	r3, [r3, #9]
 8007682:	b2db      	uxtb	r3, r3
 8007684:	4a17      	ldr	r2, [pc, #92]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	4413      	add	r3, r2
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800768e:	4b15      	ldr	r3, [pc, #84]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 8007690:	7a5b      	ldrb	r3, [r3, #9]
 8007692:	b2db      	uxtb	r3, r3
 8007694:	461a      	mov	r2, r3
 8007696:	4b13      	ldr	r3, [pc, #76]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 8007698:	4413      	add	r3, r2
 800769a:	79fa      	ldrb	r2, [r7, #7]
 800769c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800769e:	4b11      	ldr	r3, [pc, #68]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 80076a0:	7a5b      	ldrb	r3, [r3, #9]
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	1c5a      	adds	r2, r3, #1
 80076a6:	b2d1      	uxtb	r1, r2
 80076a8:	4a0e      	ldr	r2, [pc, #56]	; (80076e4 <FATFS_LinkDriverEx+0x94>)
 80076aa:	7251      	strb	r1, [r2, #9]
 80076ac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80076ae:	7dbb      	ldrb	r3, [r7, #22]
 80076b0:	3330      	adds	r3, #48	; 0x30
 80076b2:	b2da      	uxtb	r2, r3
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	3301      	adds	r3, #1
 80076bc:	223a      	movs	r2, #58	; 0x3a
 80076be:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	3302      	adds	r3, #2
 80076c4:	222f      	movs	r2, #47	; 0x2f
 80076c6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	3303      	adds	r3, #3
 80076cc:	2200      	movs	r2, #0
 80076ce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80076d0:	2300      	movs	r3, #0
 80076d2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80076d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	371c      	adds	r7, #28
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	200008d4 	.word	0x200008d4

080076e8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80076f2:	2200      	movs	r2, #0
 80076f4:	6839      	ldr	r1, [r7, #0]
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7ff ffaa 	bl	8007650 <FATFS_LinkDriverEx>
 80076fc:	4603      	mov	r3, r0
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3708      	adds	r7, #8
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
	...

08007708 <__errno>:
 8007708:	4b01      	ldr	r3, [pc, #4]	; (8007710 <__errno+0x8>)
 800770a:	6818      	ldr	r0, [r3, #0]
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	20000024 	.word	0x20000024

08007714 <__libc_init_array>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	4d0d      	ldr	r5, [pc, #52]	; (800774c <__libc_init_array+0x38>)
 8007718:	4c0d      	ldr	r4, [pc, #52]	; (8007750 <__libc_init_array+0x3c>)
 800771a:	1b64      	subs	r4, r4, r5
 800771c:	10a4      	asrs	r4, r4, #2
 800771e:	2600      	movs	r6, #0
 8007720:	42a6      	cmp	r6, r4
 8007722:	d109      	bne.n	8007738 <__libc_init_array+0x24>
 8007724:	4d0b      	ldr	r5, [pc, #44]	; (8007754 <__libc_init_array+0x40>)
 8007726:	4c0c      	ldr	r4, [pc, #48]	; (8007758 <__libc_init_array+0x44>)
 8007728:	f004 fb9e 	bl	800be68 <_init>
 800772c:	1b64      	subs	r4, r4, r5
 800772e:	10a4      	asrs	r4, r4, #2
 8007730:	2600      	movs	r6, #0
 8007732:	42a6      	cmp	r6, r4
 8007734:	d105      	bne.n	8007742 <__libc_init_array+0x2e>
 8007736:	bd70      	pop	{r4, r5, r6, pc}
 8007738:	f855 3b04 	ldr.w	r3, [r5], #4
 800773c:	4798      	blx	r3
 800773e:	3601      	adds	r6, #1
 8007740:	e7ee      	b.n	8007720 <__libc_init_array+0xc>
 8007742:	f855 3b04 	ldr.w	r3, [r5], #4
 8007746:	4798      	blx	r3
 8007748:	3601      	adds	r6, #1
 800774a:	e7f2      	b.n	8007732 <__libc_init_array+0x1e>
 800774c:	0800c3b4 	.word	0x0800c3b4
 8007750:	0800c3b4 	.word	0x0800c3b4
 8007754:	0800c3b4 	.word	0x0800c3b4
 8007758:	0800c3b8 	.word	0x0800c3b8

0800775c <memset>:
 800775c:	4402      	add	r2, r0
 800775e:	4603      	mov	r3, r0
 8007760:	4293      	cmp	r3, r2
 8007762:	d100      	bne.n	8007766 <memset+0xa>
 8007764:	4770      	bx	lr
 8007766:	f803 1b01 	strb.w	r1, [r3], #1
 800776a:	e7f9      	b.n	8007760 <memset+0x4>

0800776c <__cvt>:
 800776c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800776e:	ed2d 8b02 	vpush	{d8}
 8007772:	eeb0 8b40 	vmov.f64	d8, d0
 8007776:	b085      	sub	sp, #20
 8007778:	4617      	mov	r7, r2
 800777a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800777c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800777e:	ee18 2a90 	vmov	r2, s17
 8007782:	f025 0520 	bic.w	r5, r5, #32
 8007786:	2a00      	cmp	r2, #0
 8007788:	bfb6      	itet	lt
 800778a:	222d      	movlt	r2, #45	; 0x2d
 800778c:	2200      	movge	r2, #0
 800778e:	eeb1 8b40 	vneglt.f64	d8, d0
 8007792:	2d46      	cmp	r5, #70	; 0x46
 8007794:	460c      	mov	r4, r1
 8007796:	701a      	strb	r2, [r3, #0]
 8007798:	d004      	beq.n	80077a4 <__cvt+0x38>
 800779a:	2d45      	cmp	r5, #69	; 0x45
 800779c:	d100      	bne.n	80077a0 <__cvt+0x34>
 800779e:	3401      	adds	r4, #1
 80077a0:	2102      	movs	r1, #2
 80077a2:	e000      	b.n	80077a6 <__cvt+0x3a>
 80077a4:	2103      	movs	r1, #3
 80077a6:	ab03      	add	r3, sp, #12
 80077a8:	9301      	str	r3, [sp, #4]
 80077aa:	ab02      	add	r3, sp, #8
 80077ac:	9300      	str	r3, [sp, #0]
 80077ae:	4622      	mov	r2, r4
 80077b0:	4633      	mov	r3, r6
 80077b2:	eeb0 0b48 	vmov.f64	d0, d8
 80077b6:	f001 fd43 	bl	8009240 <_dtoa_r>
 80077ba:	2d47      	cmp	r5, #71	; 0x47
 80077bc:	d101      	bne.n	80077c2 <__cvt+0x56>
 80077be:	07fb      	lsls	r3, r7, #31
 80077c0:	d51a      	bpl.n	80077f8 <__cvt+0x8c>
 80077c2:	2d46      	cmp	r5, #70	; 0x46
 80077c4:	eb00 0204 	add.w	r2, r0, r4
 80077c8:	d10c      	bne.n	80077e4 <__cvt+0x78>
 80077ca:	7803      	ldrb	r3, [r0, #0]
 80077cc:	2b30      	cmp	r3, #48	; 0x30
 80077ce:	d107      	bne.n	80077e0 <__cvt+0x74>
 80077d0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80077d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077d8:	bf1c      	itt	ne
 80077da:	f1c4 0401 	rsbne	r4, r4, #1
 80077de:	6034      	strne	r4, [r6, #0]
 80077e0:	6833      	ldr	r3, [r6, #0]
 80077e2:	441a      	add	r2, r3
 80077e4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80077e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077ec:	bf08      	it	eq
 80077ee:	9203      	streq	r2, [sp, #12]
 80077f0:	2130      	movs	r1, #48	; 0x30
 80077f2:	9b03      	ldr	r3, [sp, #12]
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d307      	bcc.n	8007808 <__cvt+0x9c>
 80077f8:	9b03      	ldr	r3, [sp, #12]
 80077fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077fc:	1a1b      	subs	r3, r3, r0
 80077fe:	6013      	str	r3, [r2, #0]
 8007800:	b005      	add	sp, #20
 8007802:	ecbd 8b02 	vpop	{d8}
 8007806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007808:	1c5c      	adds	r4, r3, #1
 800780a:	9403      	str	r4, [sp, #12]
 800780c:	7019      	strb	r1, [r3, #0]
 800780e:	e7f0      	b.n	80077f2 <__cvt+0x86>

08007810 <__exponent>:
 8007810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007812:	4603      	mov	r3, r0
 8007814:	2900      	cmp	r1, #0
 8007816:	bfb8      	it	lt
 8007818:	4249      	neglt	r1, r1
 800781a:	f803 2b02 	strb.w	r2, [r3], #2
 800781e:	bfb4      	ite	lt
 8007820:	222d      	movlt	r2, #45	; 0x2d
 8007822:	222b      	movge	r2, #43	; 0x2b
 8007824:	2909      	cmp	r1, #9
 8007826:	7042      	strb	r2, [r0, #1]
 8007828:	dd2a      	ble.n	8007880 <__exponent+0x70>
 800782a:	f10d 0407 	add.w	r4, sp, #7
 800782e:	46a4      	mov	ip, r4
 8007830:	270a      	movs	r7, #10
 8007832:	46a6      	mov	lr, r4
 8007834:	460a      	mov	r2, r1
 8007836:	fb91 f6f7 	sdiv	r6, r1, r7
 800783a:	fb07 1516 	mls	r5, r7, r6, r1
 800783e:	3530      	adds	r5, #48	; 0x30
 8007840:	2a63      	cmp	r2, #99	; 0x63
 8007842:	f104 34ff 	add.w	r4, r4, #4294967295
 8007846:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800784a:	4631      	mov	r1, r6
 800784c:	dcf1      	bgt.n	8007832 <__exponent+0x22>
 800784e:	3130      	adds	r1, #48	; 0x30
 8007850:	f1ae 0502 	sub.w	r5, lr, #2
 8007854:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007858:	1c44      	adds	r4, r0, #1
 800785a:	4629      	mov	r1, r5
 800785c:	4561      	cmp	r1, ip
 800785e:	d30a      	bcc.n	8007876 <__exponent+0x66>
 8007860:	f10d 0209 	add.w	r2, sp, #9
 8007864:	eba2 020e 	sub.w	r2, r2, lr
 8007868:	4565      	cmp	r5, ip
 800786a:	bf88      	it	hi
 800786c:	2200      	movhi	r2, #0
 800786e:	4413      	add	r3, r2
 8007870:	1a18      	subs	r0, r3, r0
 8007872:	b003      	add	sp, #12
 8007874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007876:	f811 2b01 	ldrb.w	r2, [r1], #1
 800787a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800787e:	e7ed      	b.n	800785c <__exponent+0x4c>
 8007880:	2330      	movs	r3, #48	; 0x30
 8007882:	3130      	adds	r1, #48	; 0x30
 8007884:	7083      	strb	r3, [r0, #2]
 8007886:	70c1      	strb	r1, [r0, #3]
 8007888:	1d03      	adds	r3, r0, #4
 800788a:	e7f1      	b.n	8007870 <__exponent+0x60>
 800788c:	0000      	movs	r0, r0
	...

08007890 <_printf_float>:
 8007890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007894:	b08b      	sub	sp, #44	; 0x2c
 8007896:	460c      	mov	r4, r1
 8007898:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800789c:	4616      	mov	r6, r2
 800789e:	461f      	mov	r7, r3
 80078a0:	4605      	mov	r5, r0
 80078a2:	f002 fdab 	bl	800a3fc <_localeconv_r>
 80078a6:	f8d0 b000 	ldr.w	fp, [r0]
 80078aa:	4658      	mov	r0, fp
 80078ac:	f7f8 fcc8 	bl	8000240 <strlen>
 80078b0:	2300      	movs	r3, #0
 80078b2:	9308      	str	r3, [sp, #32]
 80078b4:	f8d8 3000 	ldr.w	r3, [r8]
 80078b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80078bc:	6822      	ldr	r2, [r4, #0]
 80078be:	3307      	adds	r3, #7
 80078c0:	f023 0307 	bic.w	r3, r3, #7
 80078c4:	f103 0108 	add.w	r1, r3, #8
 80078c8:	f8c8 1000 	str.w	r1, [r8]
 80078cc:	4682      	mov	sl, r0
 80078ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80078d2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80078d6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8007b38 <_printf_float+0x2a8>
 80078da:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80078de:	eeb0 6bc0 	vabs.f64	d6, d0
 80078e2:	eeb4 6b47 	vcmp.f64	d6, d7
 80078e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078ea:	dd24      	ble.n	8007936 <_printf_float+0xa6>
 80078ec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80078f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078f4:	d502      	bpl.n	80078fc <_printf_float+0x6c>
 80078f6:	232d      	movs	r3, #45	; 0x2d
 80078f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078fc:	4b90      	ldr	r3, [pc, #576]	; (8007b40 <_printf_float+0x2b0>)
 80078fe:	4891      	ldr	r0, [pc, #580]	; (8007b44 <_printf_float+0x2b4>)
 8007900:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007904:	bf94      	ite	ls
 8007906:	4698      	movls	r8, r3
 8007908:	4680      	movhi	r8, r0
 800790a:	2303      	movs	r3, #3
 800790c:	6123      	str	r3, [r4, #16]
 800790e:	f022 0204 	bic.w	r2, r2, #4
 8007912:	2300      	movs	r3, #0
 8007914:	6022      	str	r2, [r4, #0]
 8007916:	9304      	str	r3, [sp, #16]
 8007918:	9700      	str	r7, [sp, #0]
 800791a:	4633      	mov	r3, r6
 800791c:	aa09      	add	r2, sp, #36	; 0x24
 800791e:	4621      	mov	r1, r4
 8007920:	4628      	mov	r0, r5
 8007922:	f000 f9d3 	bl	8007ccc <_printf_common>
 8007926:	3001      	adds	r0, #1
 8007928:	f040 808a 	bne.w	8007a40 <_printf_float+0x1b0>
 800792c:	f04f 30ff 	mov.w	r0, #4294967295
 8007930:	b00b      	add	sp, #44	; 0x2c
 8007932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007936:	eeb4 0b40 	vcmp.f64	d0, d0
 800793a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800793e:	d709      	bvc.n	8007954 <_printf_float+0xc4>
 8007940:	ee10 3a90 	vmov	r3, s1
 8007944:	2b00      	cmp	r3, #0
 8007946:	bfbc      	itt	lt
 8007948:	232d      	movlt	r3, #45	; 0x2d
 800794a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800794e:	487e      	ldr	r0, [pc, #504]	; (8007b48 <_printf_float+0x2b8>)
 8007950:	4b7e      	ldr	r3, [pc, #504]	; (8007b4c <_printf_float+0x2bc>)
 8007952:	e7d5      	b.n	8007900 <_printf_float+0x70>
 8007954:	6863      	ldr	r3, [r4, #4]
 8007956:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800795a:	9104      	str	r1, [sp, #16]
 800795c:	1c59      	adds	r1, r3, #1
 800795e:	d13c      	bne.n	80079da <_printf_float+0x14a>
 8007960:	2306      	movs	r3, #6
 8007962:	6063      	str	r3, [r4, #4]
 8007964:	2300      	movs	r3, #0
 8007966:	9303      	str	r3, [sp, #12]
 8007968:	ab08      	add	r3, sp, #32
 800796a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800796e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007972:	ab07      	add	r3, sp, #28
 8007974:	6861      	ldr	r1, [r4, #4]
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	6022      	str	r2, [r4, #0]
 800797a:	f10d 031b 	add.w	r3, sp, #27
 800797e:	4628      	mov	r0, r5
 8007980:	f7ff fef4 	bl	800776c <__cvt>
 8007984:	9b04      	ldr	r3, [sp, #16]
 8007986:	9907      	ldr	r1, [sp, #28]
 8007988:	2b47      	cmp	r3, #71	; 0x47
 800798a:	4680      	mov	r8, r0
 800798c:	d108      	bne.n	80079a0 <_printf_float+0x110>
 800798e:	1cc8      	adds	r0, r1, #3
 8007990:	db02      	blt.n	8007998 <_printf_float+0x108>
 8007992:	6863      	ldr	r3, [r4, #4]
 8007994:	4299      	cmp	r1, r3
 8007996:	dd41      	ble.n	8007a1c <_printf_float+0x18c>
 8007998:	f1a9 0902 	sub.w	r9, r9, #2
 800799c:	fa5f f989 	uxtb.w	r9, r9
 80079a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80079a4:	d820      	bhi.n	80079e8 <_printf_float+0x158>
 80079a6:	3901      	subs	r1, #1
 80079a8:	464a      	mov	r2, r9
 80079aa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80079ae:	9107      	str	r1, [sp, #28]
 80079b0:	f7ff ff2e 	bl	8007810 <__exponent>
 80079b4:	9a08      	ldr	r2, [sp, #32]
 80079b6:	9004      	str	r0, [sp, #16]
 80079b8:	1813      	adds	r3, r2, r0
 80079ba:	2a01      	cmp	r2, #1
 80079bc:	6123      	str	r3, [r4, #16]
 80079be:	dc02      	bgt.n	80079c6 <_printf_float+0x136>
 80079c0:	6822      	ldr	r2, [r4, #0]
 80079c2:	07d2      	lsls	r2, r2, #31
 80079c4:	d501      	bpl.n	80079ca <_printf_float+0x13a>
 80079c6:	3301      	adds	r3, #1
 80079c8:	6123      	str	r3, [r4, #16]
 80079ca:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d0a2      	beq.n	8007918 <_printf_float+0x88>
 80079d2:	232d      	movs	r3, #45	; 0x2d
 80079d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079d8:	e79e      	b.n	8007918 <_printf_float+0x88>
 80079da:	9904      	ldr	r1, [sp, #16]
 80079dc:	2947      	cmp	r1, #71	; 0x47
 80079de:	d1c1      	bne.n	8007964 <_printf_float+0xd4>
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d1bf      	bne.n	8007964 <_printf_float+0xd4>
 80079e4:	2301      	movs	r3, #1
 80079e6:	e7bc      	b.n	8007962 <_printf_float+0xd2>
 80079e8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80079ec:	d118      	bne.n	8007a20 <_printf_float+0x190>
 80079ee:	2900      	cmp	r1, #0
 80079f0:	6863      	ldr	r3, [r4, #4]
 80079f2:	dd0b      	ble.n	8007a0c <_printf_float+0x17c>
 80079f4:	6121      	str	r1, [r4, #16]
 80079f6:	b913      	cbnz	r3, 80079fe <_printf_float+0x16e>
 80079f8:	6822      	ldr	r2, [r4, #0]
 80079fa:	07d0      	lsls	r0, r2, #31
 80079fc:	d502      	bpl.n	8007a04 <_printf_float+0x174>
 80079fe:	3301      	adds	r3, #1
 8007a00:	440b      	add	r3, r1
 8007a02:	6123      	str	r3, [r4, #16]
 8007a04:	2300      	movs	r3, #0
 8007a06:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a08:	9304      	str	r3, [sp, #16]
 8007a0a:	e7de      	b.n	80079ca <_printf_float+0x13a>
 8007a0c:	b913      	cbnz	r3, 8007a14 <_printf_float+0x184>
 8007a0e:	6822      	ldr	r2, [r4, #0]
 8007a10:	07d2      	lsls	r2, r2, #31
 8007a12:	d501      	bpl.n	8007a18 <_printf_float+0x188>
 8007a14:	3302      	adds	r3, #2
 8007a16:	e7f4      	b.n	8007a02 <_printf_float+0x172>
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e7f2      	b.n	8007a02 <_printf_float+0x172>
 8007a1c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007a20:	9b08      	ldr	r3, [sp, #32]
 8007a22:	4299      	cmp	r1, r3
 8007a24:	db05      	blt.n	8007a32 <_printf_float+0x1a2>
 8007a26:	6823      	ldr	r3, [r4, #0]
 8007a28:	6121      	str	r1, [r4, #16]
 8007a2a:	07d8      	lsls	r0, r3, #31
 8007a2c:	d5ea      	bpl.n	8007a04 <_printf_float+0x174>
 8007a2e:	1c4b      	adds	r3, r1, #1
 8007a30:	e7e7      	b.n	8007a02 <_printf_float+0x172>
 8007a32:	2900      	cmp	r1, #0
 8007a34:	bfd4      	ite	le
 8007a36:	f1c1 0202 	rsble	r2, r1, #2
 8007a3a:	2201      	movgt	r2, #1
 8007a3c:	4413      	add	r3, r2
 8007a3e:	e7e0      	b.n	8007a02 <_printf_float+0x172>
 8007a40:	6823      	ldr	r3, [r4, #0]
 8007a42:	055a      	lsls	r2, r3, #21
 8007a44:	d407      	bmi.n	8007a56 <_printf_float+0x1c6>
 8007a46:	6923      	ldr	r3, [r4, #16]
 8007a48:	4642      	mov	r2, r8
 8007a4a:	4631      	mov	r1, r6
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	47b8      	blx	r7
 8007a50:	3001      	adds	r0, #1
 8007a52:	d12a      	bne.n	8007aaa <_printf_float+0x21a>
 8007a54:	e76a      	b.n	800792c <_printf_float+0x9c>
 8007a56:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007a5a:	f240 80e2 	bls.w	8007c22 <_printf_float+0x392>
 8007a5e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007a62:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a6a:	d133      	bne.n	8007ad4 <_printf_float+0x244>
 8007a6c:	4a38      	ldr	r2, [pc, #224]	; (8007b50 <_printf_float+0x2c0>)
 8007a6e:	2301      	movs	r3, #1
 8007a70:	4631      	mov	r1, r6
 8007a72:	4628      	mov	r0, r5
 8007a74:	47b8      	blx	r7
 8007a76:	3001      	adds	r0, #1
 8007a78:	f43f af58 	beq.w	800792c <_printf_float+0x9c>
 8007a7c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	db02      	blt.n	8007a8a <_printf_float+0x1fa>
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	07d8      	lsls	r0, r3, #31
 8007a88:	d50f      	bpl.n	8007aaa <_printf_float+0x21a>
 8007a8a:	4653      	mov	r3, sl
 8007a8c:	465a      	mov	r2, fp
 8007a8e:	4631      	mov	r1, r6
 8007a90:	4628      	mov	r0, r5
 8007a92:	47b8      	blx	r7
 8007a94:	3001      	adds	r0, #1
 8007a96:	f43f af49 	beq.w	800792c <_printf_float+0x9c>
 8007a9a:	f04f 0800 	mov.w	r8, #0
 8007a9e:	f104 091a 	add.w	r9, r4, #26
 8007aa2:	9b08      	ldr	r3, [sp, #32]
 8007aa4:	3b01      	subs	r3, #1
 8007aa6:	4543      	cmp	r3, r8
 8007aa8:	dc09      	bgt.n	8007abe <_printf_float+0x22e>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	079b      	lsls	r3, r3, #30
 8007aae:	f100 8108 	bmi.w	8007cc2 <_printf_float+0x432>
 8007ab2:	68e0      	ldr	r0, [r4, #12]
 8007ab4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ab6:	4298      	cmp	r0, r3
 8007ab8:	bfb8      	it	lt
 8007aba:	4618      	movlt	r0, r3
 8007abc:	e738      	b.n	8007930 <_printf_float+0xa0>
 8007abe:	2301      	movs	r3, #1
 8007ac0:	464a      	mov	r2, r9
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	47b8      	blx	r7
 8007ac8:	3001      	adds	r0, #1
 8007aca:	f43f af2f 	beq.w	800792c <_printf_float+0x9c>
 8007ace:	f108 0801 	add.w	r8, r8, #1
 8007ad2:	e7e6      	b.n	8007aa2 <_printf_float+0x212>
 8007ad4:	9b07      	ldr	r3, [sp, #28]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	dc3c      	bgt.n	8007b54 <_printf_float+0x2c4>
 8007ada:	4a1d      	ldr	r2, [pc, #116]	; (8007b50 <_printf_float+0x2c0>)
 8007adc:	2301      	movs	r3, #1
 8007ade:	4631      	mov	r1, r6
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	47b8      	blx	r7
 8007ae4:	3001      	adds	r0, #1
 8007ae6:	f43f af21 	beq.w	800792c <_printf_float+0x9c>
 8007aea:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	d102      	bne.n	8007af8 <_printf_float+0x268>
 8007af2:	6823      	ldr	r3, [r4, #0]
 8007af4:	07d9      	lsls	r1, r3, #31
 8007af6:	d5d8      	bpl.n	8007aaa <_printf_float+0x21a>
 8007af8:	4653      	mov	r3, sl
 8007afa:	465a      	mov	r2, fp
 8007afc:	4631      	mov	r1, r6
 8007afe:	4628      	mov	r0, r5
 8007b00:	47b8      	blx	r7
 8007b02:	3001      	adds	r0, #1
 8007b04:	f43f af12 	beq.w	800792c <_printf_float+0x9c>
 8007b08:	f04f 0900 	mov.w	r9, #0
 8007b0c:	f104 0a1a 	add.w	sl, r4, #26
 8007b10:	9b07      	ldr	r3, [sp, #28]
 8007b12:	425b      	negs	r3, r3
 8007b14:	454b      	cmp	r3, r9
 8007b16:	dc01      	bgt.n	8007b1c <_printf_float+0x28c>
 8007b18:	9b08      	ldr	r3, [sp, #32]
 8007b1a:	e795      	b.n	8007a48 <_printf_float+0x1b8>
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	4652      	mov	r2, sl
 8007b20:	4631      	mov	r1, r6
 8007b22:	4628      	mov	r0, r5
 8007b24:	47b8      	blx	r7
 8007b26:	3001      	adds	r0, #1
 8007b28:	f43f af00 	beq.w	800792c <_printf_float+0x9c>
 8007b2c:	f109 0901 	add.w	r9, r9, #1
 8007b30:	e7ee      	b.n	8007b10 <_printf_float+0x280>
 8007b32:	bf00      	nop
 8007b34:	f3af 8000 	nop.w
 8007b38:	ffffffff 	.word	0xffffffff
 8007b3c:	7fefffff 	.word	0x7fefffff
 8007b40:	0800bf08 	.word	0x0800bf08
 8007b44:	0800bf0c 	.word	0x0800bf0c
 8007b48:	0800bf14 	.word	0x0800bf14
 8007b4c:	0800bf10 	.word	0x0800bf10
 8007b50:	0800bf18 	.word	0x0800bf18
 8007b54:	9a08      	ldr	r2, [sp, #32]
 8007b56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	bfa8      	it	ge
 8007b5c:	461a      	movge	r2, r3
 8007b5e:	2a00      	cmp	r2, #0
 8007b60:	4691      	mov	r9, r2
 8007b62:	dc38      	bgt.n	8007bd6 <_printf_float+0x346>
 8007b64:	2300      	movs	r3, #0
 8007b66:	9305      	str	r3, [sp, #20]
 8007b68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b6c:	f104 021a 	add.w	r2, r4, #26
 8007b70:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b72:	9905      	ldr	r1, [sp, #20]
 8007b74:	9304      	str	r3, [sp, #16]
 8007b76:	eba3 0309 	sub.w	r3, r3, r9
 8007b7a:	428b      	cmp	r3, r1
 8007b7c:	dc33      	bgt.n	8007be6 <_printf_float+0x356>
 8007b7e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	db3c      	blt.n	8007c00 <_printf_float+0x370>
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	07da      	lsls	r2, r3, #31
 8007b8a:	d439      	bmi.n	8007c00 <_printf_float+0x370>
 8007b8c:	9b08      	ldr	r3, [sp, #32]
 8007b8e:	9a04      	ldr	r2, [sp, #16]
 8007b90:	9907      	ldr	r1, [sp, #28]
 8007b92:	1a9a      	subs	r2, r3, r2
 8007b94:	eba3 0901 	sub.w	r9, r3, r1
 8007b98:	4591      	cmp	r9, r2
 8007b9a:	bfa8      	it	ge
 8007b9c:	4691      	movge	r9, r2
 8007b9e:	f1b9 0f00 	cmp.w	r9, #0
 8007ba2:	dc35      	bgt.n	8007c10 <_printf_float+0x380>
 8007ba4:	f04f 0800 	mov.w	r8, #0
 8007ba8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bac:	f104 0a1a 	add.w	sl, r4, #26
 8007bb0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007bb4:	1a9b      	subs	r3, r3, r2
 8007bb6:	eba3 0309 	sub.w	r3, r3, r9
 8007bba:	4543      	cmp	r3, r8
 8007bbc:	f77f af75 	ble.w	8007aaa <_printf_float+0x21a>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	4652      	mov	r2, sl
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	47b8      	blx	r7
 8007bca:	3001      	adds	r0, #1
 8007bcc:	f43f aeae 	beq.w	800792c <_printf_float+0x9c>
 8007bd0:	f108 0801 	add.w	r8, r8, #1
 8007bd4:	e7ec      	b.n	8007bb0 <_printf_float+0x320>
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	4631      	mov	r1, r6
 8007bda:	4642      	mov	r2, r8
 8007bdc:	4628      	mov	r0, r5
 8007bde:	47b8      	blx	r7
 8007be0:	3001      	adds	r0, #1
 8007be2:	d1bf      	bne.n	8007b64 <_printf_float+0x2d4>
 8007be4:	e6a2      	b.n	800792c <_printf_float+0x9c>
 8007be6:	2301      	movs	r3, #1
 8007be8:	4631      	mov	r1, r6
 8007bea:	4628      	mov	r0, r5
 8007bec:	9204      	str	r2, [sp, #16]
 8007bee:	47b8      	blx	r7
 8007bf0:	3001      	adds	r0, #1
 8007bf2:	f43f ae9b 	beq.w	800792c <_printf_float+0x9c>
 8007bf6:	9b05      	ldr	r3, [sp, #20]
 8007bf8:	9a04      	ldr	r2, [sp, #16]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	9305      	str	r3, [sp, #20]
 8007bfe:	e7b7      	b.n	8007b70 <_printf_float+0x2e0>
 8007c00:	4653      	mov	r3, sl
 8007c02:	465a      	mov	r2, fp
 8007c04:	4631      	mov	r1, r6
 8007c06:	4628      	mov	r0, r5
 8007c08:	47b8      	blx	r7
 8007c0a:	3001      	adds	r0, #1
 8007c0c:	d1be      	bne.n	8007b8c <_printf_float+0x2fc>
 8007c0e:	e68d      	b.n	800792c <_printf_float+0x9c>
 8007c10:	9a04      	ldr	r2, [sp, #16]
 8007c12:	464b      	mov	r3, r9
 8007c14:	4442      	add	r2, r8
 8007c16:	4631      	mov	r1, r6
 8007c18:	4628      	mov	r0, r5
 8007c1a:	47b8      	blx	r7
 8007c1c:	3001      	adds	r0, #1
 8007c1e:	d1c1      	bne.n	8007ba4 <_printf_float+0x314>
 8007c20:	e684      	b.n	800792c <_printf_float+0x9c>
 8007c22:	9a08      	ldr	r2, [sp, #32]
 8007c24:	2a01      	cmp	r2, #1
 8007c26:	dc01      	bgt.n	8007c2c <_printf_float+0x39c>
 8007c28:	07db      	lsls	r3, r3, #31
 8007c2a:	d537      	bpl.n	8007c9c <_printf_float+0x40c>
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	4642      	mov	r2, r8
 8007c30:	4631      	mov	r1, r6
 8007c32:	4628      	mov	r0, r5
 8007c34:	47b8      	blx	r7
 8007c36:	3001      	adds	r0, #1
 8007c38:	f43f ae78 	beq.w	800792c <_printf_float+0x9c>
 8007c3c:	4653      	mov	r3, sl
 8007c3e:	465a      	mov	r2, fp
 8007c40:	4631      	mov	r1, r6
 8007c42:	4628      	mov	r0, r5
 8007c44:	47b8      	blx	r7
 8007c46:	3001      	adds	r0, #1
 8007c48:	f43f ae70 	beq.w	800792c <_printf_float+0x9c>
 8007c4c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007c50:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c58:	d01b      	beq.n	8007c92 <_printf_float+0x402>
 8007c5a:	9b08      	ldr	r3, [sp, #32]
 8007c5c:	f108 0201 	add.w	r2, r8, #1
 8007c60:	3b01      	subs	r3, #1
 8007c62:	4631      	mov	r1, r6
 8007c64:	4628      	mov	r0, r5
 8007c66:	47b8      	blx	r7
 8007c68:	3001      	adds	r0, #1
 8007c6a:	d10e      	bne.n	8007c8a <_printf_float+0x3fa>
 8007c6c:	e65e      	b.n	800792c <_printf_float+0x9c>
 8007c6e:	2301      	movs	r3, #1
 8007c70:	464a      	mov	r2, r9
 8007c72:	4631      	mov	r1, r6
 8007c74:	4628      	mov	r0, r5
 8007c76:	47b8      	blx	r7
 8007c78:	3001      	adds	r0, #1
 8007c7a:	f43f ae57 	beq.w	800792c <_printf_float+0x9c>
 8007c7e:	f108 0801 	add.w	r8, r8, #1
 8007c82:	9b08      	ldr	r3, [sp, #32]
 8007c84:	3b01      	subs	r3, #1
 8007c86:	4543      	cmp	r3, r8
 8007c88:	dcf1      	bgt.n	8007c6e <_printf_float+0x3de>
 8007c8a:	9b04      	ldr	r3, [sp, #16]
 8007c8c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c90:	e6db      	b.n	8007a4a <_printf_float+0x1ba>
 8007c92:	f04f 0800 	mov.w	r8, #0
 8007c96:	f104 091a 	add.w	r9, r4, #26
 8007c9a:	e7f2      	b.n	8007c82 <_printf_float+0x3f2>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	4642      	mov	r2, r8
 8007ca0:	e7df      	b.n	8007c62 <_printf_float+0x3d2>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	464a      	mov	r2, r9
 8007ca6:	4631      	mov	r1, r6
 8007ca8:	4628      	mov	r0, r5
 8007caa:	47b8      	blx	r7
 8007cac:	3001      	adds	r0, #1
 8007cae:	f43f ae3d 	beq.w	800792c <_printf_float+0x9c>
 8007cb2:	f108 0801 	add.w	r8, r8, #1
 8007cb6:	68e3      	ldr	r3, [r4, #12]
 8007cb8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007cba:	1a5b      	subs	r3, r3, r1
 8007cbc:	4543      	cmp	r3, r8
 8007cbe:	dcf0      	bgt.n	8007ca2 <_printf_float+0x412>
 8007cc0:	e6f7      	b.n	8007ab2 <_printf_float+0x222>
 8007cc2:	f04f 0800 	mov.w	r8, #0
 8007cc6:	f104 0919 	add.w	r9, r4, #25
 8007cca:	e7f4      	b.n	8007cb6 <_printf_float+0x426>

08007ccc <_printf_common>:
 8007ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd0:	4616      	mov	r6, r2
 8007cd2:	4699      	mov	r9, r3
 8007cd4:	688a      	ldr	r2, [r1, #8]
 8007cd6:	690b      	ldr	r3, [r1, #16]
 8007cd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	bfb8      	it	lt
 8007ce0:	4613      	movlt	r3, r2
 8007ce2:	6033      	str	r3, [r6, #0]
 8007ce4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ce8:	4607      	mov	r7, r0
 8007cea:	460c      	mov	r4, r1
 8007cec:	b10a      	cbz	r2, 8007cf2 <_printf_common+0x26>
 8007cee:	3301      	adds	r3, #1
 8007cf0:	6033      	str	r3, [r6, #0]
 8007cf2:	6823      	ldr	r3, [r4, #0]
 8007cf4:	0699      	lsls	r1, r3, #26
 8007cf6:	bf42      	ittt	mi
 8007cf8:	6833      	ldrmi	r3, [r6, #0]
 8007cfa:	3302      	addmi	r3, #2
 8007cfc:	6033      	strmi	r3, [r6, #0]
 8007cfe:	6825      	ldr	r5, [r4, #0]
 8007d00:	f015 0506 	ands.w	r5, r5, #6
 8007d04:	d106      	bne.n	8007d14 <_printf_common+0x48>
 8007d06:	f104 0a19 	add.w	sl, r4, #25
 8007d0a:	68e3      	ldr	r3, [r4, #12]
 8007d0c:	6832      	ldr	r2, [r6, #0]
 8007d0e:	1a9b      	subs	r3, r3, r2
 8007d10:	42ab      	cmp	r3, r5
 8007d12:	dc26      	bgt.n	8007d62 <_printf_common+0x96>
 8007d14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d18:	1e13      	subs	r3, r2, #0
 8007d1a:	6822      	ldr	r2, [r4, #0]
 8007d1c:	bf18      	it	ne
 8007d1e:	2301      	movne	r3, #1
 8007d20:	0692      	lsls	r2, r2, #26
 8007d22:	d42b      	bmi.n	8007d7c <_printf_common+0xb0>
 8007d24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d28:	4649      	mov	r1, r9
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	47c0      	blx	r8
 8007d2e:	3001      	adds	r0, #1
 8007d30:	d01e      	beq.n	8007d70 <_printf_common+0xa4>
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	68e5      	ldr	r5, [r4, #12]
 8007d36:	6832      	ldr	r2, [r6, #0]
 8007d38:	f003 0306 	and.w	r3, r3, #6
 8007d3c:	2b04      	cmp	r3, #4
 8007d3e:	bf08      	it	eq
 8007d40:	1aad      	subeq	r5, r5, r2
 8007d42:	68a3      	ldr	r3, [r4, #8]
 8007d44:	6922      	ldr	r2, [r4, #16]
 8007d46:	bf0c      	ite	eq
 8007d48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d4c:	2500      	movne	r5, #0
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	bfc4      	itt	gt
 8007d52:	1a9b      	subgt	r3, r3, r2
 8007d54:	18ed      	addgt	r5, r5, r3
 8007d56:	2600      	movs	r6, #0
 8007d58:	341a      	adds	r4, #26
 8007d5a:	42b5      	cmp	r5, r6
 8007d5c:	d11a      	bne.n	8007d94 <_printf_common+0xc8>
 8007d5e:	2000      	movs	r0, #0
 8007d60:	e008      	b.n	8007d74 <_printf_common+0xa8>
 8007d62:	2301      	movs	r3, #1
 8007d64:	4652      	mov	r2, sl
 8007d66:	4649      	mov	r1, r9
 8007d68:	4638      	mov	r0, r7
 8007d6a:	47c0      	blx	r8
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	d103      	bne.n	8007d78 <_printf_common+0xac>
 8007d70:	f04f 30ff 	mov.w	r0, #4294967295
 8007d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d78:	3501      	adds	r5, #1
 8007d7a:	e7c6      	b.n	8007d0a <_printf_common+0x3e>
 8007d7c:	18e1      	adds	r1, r4, r3
 8007d7e:	1c5a      	adds	r2, r3, #1
 8007d80:	2030      	movs	r0, #48	; 0x30
 8007d82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d86:	4422      	add	r2, r4
 8007d88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d90:	3302      	adds	r3, #2
 8007d92:	e7c7      	b.n	8007d24 <_printf_common+0x58>
 8007d94:	2301      	movs	r3, #1
 8007d96:	4622      	mov	r2, r4
 8007d98:	4649      	mov	r1, r9
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	47c0      	blx	r8
 8007d9e:	3001      	adds	r0, #1
 8007da0:	d0e6      	beq.n	8007d70 <_printf_common+0xa4>
 8007da2:	3601      	adds	r6, #1
 8007da4:	e7d9      	b.n	8007d5a <_printf_common+0x8e>
	...

08007da8 <_printf_i>:
 8007da8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dac:	7e0f      	ldrb	r7, [r1, #24]
 8007dae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007db0:	2f78      	cmp	r7, #120	; 0x78
 8007db2:	4691      	mov	r9, r2
 8007db4:	4680      	mov	r8, r0
 8007db6:	460c      	mov	r4, r1
 8007db8:	469a      	mov	sl, r3
 8007dba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007dbe:	d807      	bhi.n	8007dd0 <_printf_i+0x28>
 8007dc0:	2f62      	cmp	r7, #98	; 0x62
 8007dc2:	d80a      	bhi.n	8007dda <_printf_i+0x32>
 8007dc4:	2f00      	cmp	r7, #0
 8007dc6:	f000 80d8 	beq.w	8007f7a <_printf_i+0x1d2>
 8007dca:	2f58      	cmp	r7, #88	; 0x58
 8007dcc:	f000 80a3 	beq.w	8007f16 <_printf_i+0x16e>
 8007dd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007dd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007dd8:	e03a      	b.n	8007e50 <_printf_i+0xa8>
 8007dda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007dde:	2b15      	cmp	r3, #21
 8007de0:	d8f6      	bhi.n	8007dd0 <_printf_i+0x28>
 8007de2:	a101      	add	r1, pc, #4	; (adr r1, 8007de8 <_printf_i+0x40>)
 8007de4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007de8:	08007e41 	.word	0x08007e41
 8007dec:	08007e55 	.word	0x08007e55
 8007df0:	08007dd1 	.word	0x08007dd1
 8007df4:	08007dd1 	.word	0x08007dd1
 8007df8:	08007dd1 	.word	0x08007dd1
 8007dfc:	08007dd1 	.word	0x08007dd1
 8007e00:	08007e55 	.word	0x08007e55
 8007e04:	08007dd1 	.word	0x08007dd1
 8007e08:	08007dd1 	.word	0x08007dd1
 8007e0c:	08007dd1 	.word	0x08007dd1
 8007e10:	08007dd1 	.word	0x08007dd1
 8007e14:	08007f61 	.word	0x08007f61
 8007e18:	08007e85 	.word	0x08007e85
 8007e1c:	08007f43 	.word	0x08007f43
 8007e20:	08007dd1 	.word	0x08007dd1
 8007e24:	08007dd1 	.word	0x08007dd1
 8007e28:	08007f83 	.word	0x08007f83
 8007e2c:	08007dd1 	.word	0x08007dd1
 8007e30:	08007e85 	.word	0x08007e85
 8007e34:	08007dd1 	.word	0x08007dd1
 8007e38:	08007dd1 	.word	0x08007dd1
 8007e3c:	08007f4b 	.word	0x08007f4b
 8007e40:	682b      	ldr	r3, [r5, #0]
 8007e42:	1d1a      	adds	r2, r3, #4
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	602a      	str	r2, [r5, #0]
 8007e48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e50:	2301      	movs	r3, #1
 8007e52:	e0a3      	b.n	8007f9c <_printf_i+0x1f4>
 8007e54:	6820      	ldr	r0, [r4, #0]
 8007e56:	6829      	ldr	r1, [r5, #0]
 8007e58:	0606      	lsls	r6, r0, #24
 8007e5a:	f101 0304 	add.w	r3, r1, #4
 8007e5e:	d50a      	bpl.n	8007e76 <_printf_i+0xce>
 8007e60:	680e      	ldr	r6, [r1, #0]
 8007e62:	602b      	str	r3, [r5, #0]
 8007e64:	2e00      	cmp	r6, #0
 8007e66:	da03      	bge.n	8007e70 <_printf_i+0xc8>
 8007e68:	232d      	movs	r3, #45	; 0x2d
 8007e6a:	4276      	negs	r6, r6
 8007e6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e70:	485e      	ldr	r0, [pc, #376]	; (8007fec <_printf_i+0x244>)
 8007e72:	230a      	movs	r3, #10
 8007e74:	e019      	b.n	8007eaa <_printf_i+0x102>
 8007e76:	680e      	ldr	r6, [r1, #0]
 8007e78:	602b      	str	r3, [r5, #0]
 8007e7a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e7e:	bf18      	it	ne
 8007e80:	b236      	sxthne	r6, r6
 8007e82:	e7ef      	b.n	8007e64 <_printf_i+0xbc>
 8007e84:	682b      	ldr	r3, [r5, #0]
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	1d19      	adds	r1, r3, #4
 8007e8a:	6029      	str	r1, [r5, #0]
 8007e8c:	0601      	lsls	r1, r0, #24
 8007e8e:	d501      	bpl.n	8007e94 <_printf_i+0xec>
 8007e90:	681e      	ldr	r6, [r3, #0]
 8007e92:	e002      	b.n	8007e9a <_printf_i+0xf2>
 8007e94:	0646      	lsls	r6, r0, #25
 8007e96:	d5fb      	bpl.n	8007e90 <_printf_i+0xe8>
 8007e98:	881e      	ldrh	r6, [r3, #0]
 8007e9a:	4854      	ldr	r0, [pc, #336]	; (8007fec <_printf_i+0x244>)
 8007e9c:	2f6f      	cmp	r7, #111	; 0x6f
 8007e9e:	bf0c      	ite	eq
 8007ea0:	2308      	moveq	r3, #8
 8007ea2:	230a      	movne	r3, #10
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007eaa:	6865      	ldr	r5, [r4, #4]
 8007eac:	60a5      	str	r5, [r4, #8]
 8007eae:	2d00      	cmp	r5, #0
 8007eb0:	bfa2      	ittt	ge
 8007eb2:	6821      	ldrge	r1, [r4, #0]
 8007eb4:	f021 0104 	bicge.w	r1, r1, #4
 8007eb8:	6021      	strge	r1, [r4, #0]
 8007eba:	b90e      	cbnz	r6, 8007ec0 <_printf_i+0x118>
 8007ebc:	2d00      	cmp	r5, #0
 8007ebe:	d04d      	beq.n	8007f5c <_printf_i+0x1b4>
 8007ec0:	4615      	mov	r5, r2
 8007ec2:	fbb6 f1f3 	udiv	r1, r6, r3
 8007ec6:	fb03 6711 	mls	r7, r3, r1, r6
 8007eca:	5dc7      	ldrb	r7, [r0, r7]
 8007ecc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ed0:	4637      	mov	r7, r6
 8007ed2:	42bb      	cmp	r3, r7
 8007ed4:	460e      	mov	r6, r1
 8007ed6:	d9f4      	bls.n	8007ec2 <_printf_i+0x11a>
 8007ed8:	2b08      	cmp	r3, #8
 8007eda:	d10b      	bne.n	8007ef4 <_printf_i+0x14c>
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	07de      	lsls	r6, r3, #31
 8007ee0:	d508      	bpl.n	8007ef4 <_printf_i+0x14c>
 8007ee2:	6923      	ldr	r3, [r4, #16]
 8007ee4:	6861      	ldr	r1, [r4, #4]
 8007ee6:	4299      	cmp	r1, r3
 8007ee8:	bfde      	ittt	le
 8007eea:	2330      	movle	r3, #48	; 0x30
 8007eec:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ef0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ef4:	1b52      	subs	r2, r2, r5
 8007ef6:	6122      	str	r2, [r4, #16]
 8007ef8:	f8cd a000 	str.w	sl, [sp]
 8007efc:	464b      	mov	r3, r9
 8007efe:	aa03      	add	r2, sp, #12
 8007f00:	4621      	mov	r1, r4
 8007f02:	4640      	mov	r0, r8
 8007f04:	f7ff fee2 	bl	8007ccc <_printf_common>
 8007f08:	3001      	adds	r0, #1
 8007f0a:	d14c      	bne.n	8007fa6 <_printf_i+0x1fe>
 8007f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f10:	b004      	add	sp, #16
 8007f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f16:	4835      	ldr	r0, [pc, #212]	; (8007fec <_printf_i+0x244>)
 8007f18:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007f1c:	6829      	ldr	r1, [r5, #0]
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f24:	6029      	str	r1, [r5, #0]
 8007f26:	061d      	lsls	r5, r3, #24
 8007f28:	d514      	bpl.n	8007f54 <_printf_i+0x1ac>
 8007f2a:	07df      	lsls	r7, r3, #31
 8007f2c:	bf44      	itt	mi
 8007f2e:	f043 0320 	orrmi.w	r3, r3, #32
 8007f32:	6023      	strmi	r3, [r4, #0]
 8007f34:	b91e      	cbnz	r6, 8007f3e <_printf_i+0x196>
 8007f36:	6823      	ldr	r3, [r4, #0]
 8007f38:	f023 0320 	bic.w	r3, r3, #32
 8007f3c:	6023      	str	r3, [r4, #0]
 8007f3e:	2310      	movs	r3, #16
 8007f40:	e7b0      	b.n	8007ea4 <_printf_i+0xfc>
 8007f42:	6823      	ldr	r3, [r4, #0]
 8007f44:	f043 0320 	orr.w	r3, r3, #32
 8007f48:	6023      	str	r3, [r4, #0]
 8007f4a:	2378      	movs	r3, #120	; 0x78
 8007f4c:	4828      	ldr	r0, [pc, #160]	; (8007ff0 <_printf_i+0x248>)
 8007f4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f52:	e7e3      	b.n	8007f1c <_printf_i+0x174>
 8007f54:	0659      	lsls	r1, r3, #25
 8007f56:	bf48      	it	mi
 8007f58:	b2b6      	uxthmi	r6, r6
 8007f5a:	e7e6      	b.n	8007f2a <_printf_i+0x182>
 8007f5c:	4615      	mov	r5, r2
 8007f5e:	e7bb      	b.n	8007ed8 <_printf_i+0x130>
 8007f60:	682b      	ldr	r3, [r5, #0]
 8007f62:	6826      	ldr	r6, [r4, #0]
 8007f64:	6961      	ldr	r1, [r4, #20]
 8007f66:	1d18      	adds	r0, r3, #4
 8007f68:	6028      	str	r0, [r5, #0]
 8007f6a:	0635      	lsls	r5, r6, #24
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	d501      	bpl.n	8007f74 <_printf_i+0x1cc>
 8007f70:	6019      	str	r1, [r3, #0]
 8007f72:	e002      	b.n	8007f7a <_printf_i+0x1d2>
 8007f74:	0670      	lsls	r0, r6, #25
 8007f76:	d5fb      	bpl.n	8007f70 <_printf_i+0x1c8>
 8007f78:	8019      	strh	r1, [r3, #0]
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	6123      	str	r3, [r4, #16]
 8007f7e:	4615      	mov	r5, r2
 8007f80:	e7ba      	b.n	8007ef8 <_printf_i+0x150>
 8007f82:	682b      	ldr	r3, [r5, #0]
 8007f84:	1d1a      	adds	r2, r3, #4
 8007f86:	602a      	str	r2, [r5, #0]
 8007f88:	681d      	ldr	r5, [r3, #0]
 8007f8a:	6862      	ldr	r2, [r4, #4]
 8007f8c:	2100      	movs	r1, #0
 8007f8e:	4628      	mov	r0, r5
 8007f90:	f7f8 f95e 	bl	8000250 <memchr>
 8007f94:	b108      	cbz	r0, 8007f9a <_printf_i+0x1f2>
 8007f96:	1b40      	subs	r0, r0, r5
 8007f98:	6060      	str	r0, [r4, #4]
 8007f9a:	6863      	ldr	r3, [r4, #4]
 8007f9c:	6123      	str	r3, [r4, #16]
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fa4:	e7a8      	b.n	8007ef8 <_printf_i+0x150>
 8007fa6:	6923      	ldr	r3, [r4, #16]
 8007fa8:	462a      	mov	r2, r5
 8007faa:	4649      	mov	r1, r9
 8007fac:	4640      	mov	r0, r8
 8007fae:	47d0      	blx	sl
 8007fb0:	3001      	adds	r0, #1
 8007fb2:	d0ab      	beq.n	8007f0c <_printf_i+0x164>
 8007fb4:	6823      	ldr	r3, [r4, #0]
 8007fb6:	079b      	lsls	r3, r3, #30
 8007fb8:	d413      	bmi.n	8007fe2 <_printf_i+0x23a>
 8007fba:	68e0      	ldr	r0, [r4, #12]
 8007fbc:	9b03      	ldr	r3, [sp, #12]
 8007fbe:	4298      	cmp	r0, r3
 8007fc0:	bfb8      	it	lt
 8007fc2:	4618      	movlt	r0, r3
 8007fc4:	e7a4      	b.n	8007f10 <_printf_i+0x168>
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	4632      	mov	r2, r6
 8007fca:	4649      	mov	r1, r9
 8007fcc:	4640      	mov	r0, r8
 8007fce:	47d0      	blx	sl
 8007fd0:	3001      	adds	r0, #1
 8007fd2:	d09b      	beq.n	8007f0c <_printf_i+0x164>
 8007fd4:	3501      	adds	r5, #1
 8007fd6:	68e3      	ldr	r3, [r4, #12]
 8007fd8:	9903      	ldr	r1, [sp, #12]
 8007fda:	1a5b      	subs	r3, r3, r1
 8007fdc:	42ab      	cmp	r3, r5
 8007fde:	dcf2      	bgt.n	8007fc6 <_printf_i+0x21e>
 8007fe0:	e7eb      	b.n	8007fba <_printf_i+0x212>
 8007fe2:	2500      	movs	r5, #0
 8007fe4:	f104 0619 	add.w	r6, r4, #25
 8007fe8:	e7f5      	b.n	8007fd6 <_printf_i+0x22e>
 8007fea:	bf00      	nop
 8007fec:	0800bf1a 	.word	0x0800bf1a
 8007ff0:	0800bf2b 	.word	0x0800bf2b

08007ff4 <_scanf_float>:
 8007ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff8:	b087      	sub	sp, #28
 8007ffa:	4617      	mov	r7, r2
 8007ffc:	9303      	str	r3, [sp, #12]
 8007ffe:	688b      	ldr	r3, [r1, #8]
 8008000:	1e5a      	subs	r2, r3, #1
 8008002:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008006:	bf83      	ittte	hi
 8008008:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800800c:	195b      	addhi	r3, r3, r5
 800800e:	9302      	strhi	r3, [sp, #8]
 8008010:	2300      	movls	r3, #0
 8008012:	bf86      	itte	hi
 8008014:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008018:	608b      	strhi	r3, [r1, #8]
 800801a:	9302      	strls	r3, [sp, #8]
 800801c:	680b      	ldr	r3, [r1, #0]
 800801e:	468b      	mov	fp, r1
 8008020:	2500      	movs	r5, #0
 8008022:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008026:	f84b 3b1c 	str.w	r3, [fp], #28
 800802a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800802e:	4680      	mov	r8, r0
 8008030:	460c      	mov	r4, r1
 8008032:	465e      	mov	r6, fp
 8008034:	46aa      	mov	sl, r5
 8008036:	46a9      	mov	r9, r5
 8008038:	9501      	str	r5, [sp, #4]
 800803a:	68a2      	ldr	r2, [r4, #8]
 800803c:	b152      	cbz	r2, 8008054 <_scanf_float+0x60>
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	2b4e      	cmp	r3, #78	; 0x4e
 8008044:	d864      	bhi.n	8008110 <_scanf_float+0x11c>
 8008046:	2b40      	cmp	r3, #64	; 0x40
 8008048:	d83c      	bhi.n	80080c4 <_scanf_float+0xd0>
 800804a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800804e:	b2c8      	uxtb	r0, r1
 8008050:	280e      	cmp	r0, #14
 8008052:	d93a      	bls.n	80080ca <_scanf_float+0xd6>
 8008054:	f1b9 0f00 	cmp.w	r9, #0
 8008058:	d003      	beq.n	8008062 <_scanf_float+0x6e>
 800805a:	6823      	ldr	r3, [r4, #0]
 800805c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008060:	6023      	str	r3, [r4, #0]
 8008062:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008066:	f1ba 0f01 	cmp.w	sl, #1
 800806a:	f200 8113 	bhi.w	8008294 <_scanf_float+0x2a0>
 800806e:	455e      	cmp	r6, fp
 8008070:	f200 8105 	bhi.w	800827e <_scanf_float+0x28a>
 8008074:	2501      	movs	r5, #1
 8008076:	4628      	mov	r0, r5
 8008078:	b007      	add	sp, #28
 800807a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800807e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008082:	2a0d      	cmp	r2, #13
 8008084:	d8e6      	bhi.n	8008054 <_scanf_float+0x60>
 8008086:	a101      	add	r1, pc, #4	; (adr r1, 800808c <_scanf_float+0x98>)
 8008088:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800808c:	080081cb 	.word	0x080081cb
 8008090:	08008055 	.word	0x08008055
 8008094:	08008055 	.word	0x08008055
 8008098:	08008055 	.word	0x08008055
 800809c:	0800822b 	.word	0x0800822b
 80080a0:	08008203 	.word	0x08008203
 80080a4:	08008055 	.word	0x08008055
 80080a8:	08008055 	.word	0x08008055
 80080ac:	080081d9 	.word	0x080081d9
 80080b0:	08008055 	.word	0x08008055
 80080b4:	08008055 	.word	0x08008055
 80080b8:	08008055 	.word	0x08008055
 80080bc:	08008055 	.word	0x08008055
 80080c0:	08008191 	.word	0x08008191
 80080c4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80080c8:	e7db      	b.n	8008082 <_scanf_float+0x8e>
 80080ca:	290e      	cmp	r1, #14
 80080cc:	d8c2      	bhi.n	8008054 <_scanf_float+0x60>
 80080ce:	a001      	add	r0, pc, #4	; (adr r0, 80080d4 <_scanf_float+0xe0>)
 80080d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80080d4:	08008183 	.word	0x08008183
 80080d8:	08008055 	.word	0x08008055
 80080dc:	08008183 	.word	0x08008183
 80080e0:	08008217 	.word	0x08008217
 80080e4:	08008055 	.word	0x08008055
 80080e8:	08008131 	.word	0x08008131
 80080ec:	0800816d 	.word	0x0800816d
 80080f0:	0800816d 	.word	0x0800816d
 80080f4:	0800816d 	.word	0x0800816d
 80080f8:	0800816d 	.word	0x0800816d
 80080fc:	0800816d 	.word	0x0800816d
 8008100:	0800816d 	.word	0x0800816d
 8008104:	0800816d 	.word	0x0800816d
 8008108:	0800816d 	.word	0x0800816d
 800810c:	0800816d 	.word	0x0800816d
 8008110:	2b6e      	cmp	r3, #110	; 0x6e
 8008112:	d809      	bhi.n	8008128 <_scanf_float+0x134>
 8008114:	2b60      	cmp	r3, #96	; 0x60
 8008116:	d8b2      	bhi.n	800807e <_scanf_float+0x8a>
 8008118:	2b54      	cmp	r3, #84	; 0x54
 800811a:	d077      	beq.n	800820c <_scanf_float+0x218>
 800811c:	2b59      	cmp	r3, #89	; 0x59
 800811e:	d199      	bne.n	8008054 <_scanf_float+0x60>
 8008120:	2d07      	cmp	r5, #7
 8008122:	d197      	bne.n	8008054 <_scanf_float+0x60>
 8008124:	2508      	movs	r5, #8
 8008126:	e029      	b.n	800817c <_scanf_float+0x188>
 8008128:	2b74      	cmp	r3, #116	; 0x74
 800812a:	d06f      	beq.n	800820c <_scanf_float+0x218>
 800812c:	2b79      	cmp	r3, #121	; 0x79
 800812e:	e7f6      	b.n	800811e <_scanf_float+0x12a>
 8008130:	6821      	ldr	r1, [r4, #0]
 8008132:	05c8      	lsls	r0, r1, #23
 8008134:	d51a      	bpl.n	800816c <_scanf_float+0x178>
 8008136:	9b02      	ldr	r3, [sp, #8]
 8008138:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800813c:	6021      	str	r1, [r4, #0]
 800813e:	f109 0901 	add.w	r9, r9, #1
 8008142:	b11b      	cbz	r3, 800814c <_scanf_float+0x158>
 8008144:	3b01      	subs	r3, #1
 8008146:	3201      	adds	r2, #1
 8008148:	9302      	str	r3, [sp, #8]
 800814a:	60a2      	str	r2, [r4, #8]
 800814c:	68a3      	ldr	r3, [r4, #8]
 800814e:	3b01      	subs	r3, #1
 8008150:	60a3      	str	r3, [r4, #8]
 8008152:	6923      	ldr	r3, [r4, #16]
 8008154:	3301      	adds	r3, #1
 8008156:	6123      	str	r3, [r4, #16]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	3b01      	subs	r3, #1
 800815c:	2b00      	cmp	r3, #0
 800815e:	607b      	str	r3, [r7, #4]
 8008160:	f340 8084 	ble.w	800826c <_scanf_float+0x278>
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	3301      	adds	r3, #1
 8008168:	603b      	str	r3, [r7, #0]
 800816a:	e766      	b.n	800803a <_scanf_float+0x46>
 800816c:	eb1a 0f05 	cmn.w	sl, r5
 8008170:	f47f af70 	bne.w	8008054 <_scanf_float+0x60>
 8008174:	6822      	ldr	r2, [r4, #0]
 8008176:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800817a:	6022      	str	r2, [r4, #0]
 800817c:	f806 3b01 	strb.w	r3, [r6], #1
 8008180:	e7e4      	b.n	800814c <_scanf_float+0x158>
 8008182:	6822      	ldr	r2, [r4, #0]
 8008184:	0610      	lsls	r0, r2, #24
 8008186:	f57f af65 	bpl.w	8008054 <_scanf_float+0x60>
 800818a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800818e:	e7f4      	b.n	800817a <_scanf_float+0x186>
 8008190:	f1ba 0f00 	cmp.w	sl, #0
 8008194:	d10e      	bne.n	80081b4 <_scanf_float+0x1c0>
 8008196:	f1b9 0f00 	cmp.w	r9, #0
 800819a:	d10e      	bne.n	80081ba <_scanf_float+0x1c6>
 800819c:	6822      	ldr	r2, [r4, #0]
 800819e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80081a2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80081a6:	d108      	bne.n	80081ba <_scanf_float+0x1c6>
 80081a8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081ac:	6022      	str	r2, [r4, #0]
 80081ae:	f04f 0a01 	mov.w	sl, #1
 80081b2:	e7e3      	b.n	800817c <_scanf_float+0x188>
 80081b4:	f1ba 0f02 	cmp.w	sl, #2
 80081b8:	d055      	beq.n	8008266 <_scanf_float+0x272>
 80081ba:	2d01      	cmp	r5, #1
 80081bc:	d002      	beq.n	80081c4 <_scanf_float+0x1d0>
 80081be:	2d04      	cmp	r5, #4
 80081c0:	f47f af48 	bne.w	8008054 <_scanf_float+0x60>
 80081c4:	3501      	adds	r5, #1
 80081c6:	b2ed      	uxtb	r5, r5
 80081c8:	e7d8      	b.n	800817c <_scanf_float+0x188>
 80081ca:	f1ba 0f01 	cmp.w	sl, #1
 80081ce:	f47f af41 	bne.w	8008054 <_scanf_float+0x60>
 80081d2:	f04f 0a02 	mov.w	sl, #2
 80081d6:	e7d1      	b.n	800817c <_scanf_float+0x188>
 80081d8:	b97d      	cbnz	r5, 80081fa <_scanf_float+0x206>
 80081da:	f1b9 0f00 	cmp.w	r9, #0
 80081de:	f47f af3c 	bne.w	800805a <_scanf_float+0x66>
 80081e2:	6822      	ldr	r2, [r4, #0]
 80081e4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80081e8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80081ec:	f47f af39 	bne.w	8008062 <_scanf_float+0x6e>
 80081f0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081f4:	6022      	str	r2, [r4, #0]
 80081f6:	2501      	movs	r5, #1
 80081f8:	e7c0      	b.n	800817c <_scanf_float+0x188>
 80081fa:	2d03      	cmp	r5, #3
 80081fc:	d0e2      	beq.n	80081c4 <_scanf_float+0x1d0>
 80081fe:	2d05      	cmp	r5, #5
 8008200:	e7de      	b.n	80081c0 <_scanf_float+0x1cc>
 8008202:	2d02      	cmp	r5, #2
 8008204:	f47f af26 	bne.w	8008054 <_scanf_float+0x60>
 8008208:	2503      	movs	r5, #3
 800820a:	e7b7      	b.n	800817c <_scanf_float+0x188>
 800820c:	2d06      	cmp	r5, #6
 800820e:	f47f af21 	bne.w	8008054 <_scanf_float+0x60>
 8008212:	2507      	movs	r5, #7
 8008214:	e7b2      	b.n	800817c <_scanf_float+0x188>
 8008216:	6822      	ldr	r2, [r4, #0]
 8008218:	0591      	lsls	r1, r2, #22
 800821a:	f57f af1b 	bpl.w	8008054 <_scanf_float+0x60>
 800821e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008222:	6022      	str	r2, [r4, #0]
 8008224:	f8cd 9004 	str.w	r9, [sp, #4]
 8008228:	e7a8      	b.n	800817c <_scanf_float+0x188>
 800822a:	6822      	ldr	r2, [r4, #0]
 800822c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008230:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008234:	d006      	beq.n	8008244 <_scanf_float+0x250>
 8008236:	0550      	lsls	r0, r2, #21
 8008238:	f57f af0c 	bpl.w	8008054 <_scanf_float+0x60>
 800823c:	f1b9 0f00 	cmp.w	r9, #0
 8008240:	f43f af0f 	beq.w	8008062 <_scanf_float+0x6e>
 8008244:	0591      	lsls	r1, r2, #22
 8008246:	bf58      	it	pl
 8008248:	9901      	ldrpl	r1, [sp, #4]
 800824a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800824e:	bf58      	it	pl
 8008250:	eba9 0101 	subpl.w	r1, r9, r1
 8008254:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008258:	bf58      	it	pl
 800825a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800825e:	6022      	str	r2, [r4, #0]
 8008260:	f04f 0900 	mov.w	r9, #0
 8008264:	e78a      	b.n	800817c <_scanf_float+0x188>
 8008266:	f04f 0a03 	mov.w	sl, #3
 800826a:	e787      	b.n	800817c <_scanf_float+0x188>
 800826c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008270:	4639      	mov	r1, r7
 8008272:	4640      	mov	r0, r8
 8008274:	4798      	blx	r3
 8008276:	2800      	cmp	r0, #0
 8008278:	f43f aedf 	beq.w	800803a <_scanf_float+0x46>
 800827c:	e6ea      	b.n	8008054 <_scanf_float+0x60>
 800827e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008282:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008286:	463a      	mov	r2, r7
 8008288:	4640      	mov	r0, r8
 800828a:	4798      	blx	r3
 800828c:	6923      	ldr	r3, [r4, #16]
 800828e:	3b01      	subs	r3, #1
 8008290:	6123      	str	r3, [r4, #16]
 8008292:	e6ec      	b.n	800806e <_scanf_float+0x7a>
 8008294:	1e6b      	subs	r3, r5, #1
 8008296:	2b06      	cmp	r3, #6
 8008298:	d825      	bhi.n	80082e6 <_scanf_float+0x2f2>
 800829a:	2d02      	cmp	r5, #2
 800829c:	d836      	bhi.n	800830c <_scanf_float+0x318>
 800829e:	455e      	cmp	r6, fp
 80082a0:	f67f aee8 	bls.w	8008074 <_scanf_float+0x80>
 80082a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082ac:	463a      	mov	r2, r7
 80082ae:	4640      	mov	r0, r8
 80082b0:	4798      	blx	r3
 80082b2:	6923      	ldr	r3, [r4, #16]
 80082b4:	3b01      	subs	r3, #1
 80082b6:	6123      	str	r3, [r4, #16]
 80082b8:	e7f1      	b.n	800829e <_scanf_float+0x2aa>
 80082ba:	9802      	ldr	r0, [sp, #8]
 80082bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082c0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80082c4:	9002      	str	r0, [sp, #8]
 80082c6:	463a      	mov	r2, r7
 80082c8:	4640      	mov	r0, r8
 80082ca:	4798      	blx	r3
 80082cc:	6923      	ldr	r3, [r4, #16]
 80082ce:	3b01      	subs	r3, #1
 80082d0:	6123      	str	r3, [r4, #16]
 80082d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082d6:	fa5f fa8a 	uxtb.w	sl, sl
 80082da:	f1ba 0f02 	cmp.w	sl, #2
 80082de:	d1ec      	bne.n	80082ba <_scanf_float+0x2c6>
 80082e0:	3d03      	subs	r5, #3
 80082e2:	b2ed      	uxtb	r5, r5
 80082e4:	1b76      	subs	r6, r6, r5
 80082e6:	6823      	ldr	r3, [r4, #0]
 80082e8:	05da      	lsls	r2, r3, #23
 80082ea:	d52f      	bpl.n	800834c <_scanf_float+0x358>
 80082ec:	055b      	lsls	r3, r3, #21
 80082ee:	d510      	bpl.n	8008312 <_scanf_float+0x31e>
 80082f0:	455e      	cmp	r6, fp
 80082f2:	f67f aebf 	bls.w	8008074 <_scanf_float+0x80>
 80082f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082fe:	463a      	mov	r2, r7
 8008300:	4640      	mov	r0, r8
 8008302:	4798      	blx	r3
 8008304:	6923      	ldr	r3, [r4, #16]
 8008306:	3b01      	subs	r3, #1
 8008308:	6123      	str	r3, [r4, #16]
 800830a:	e7f1      	b.n	80082f0 <_scanf_float+0x2fc>
 800830c:	46aa      	mov	sl, r5
 800830e:	9602      	str	r6, [sp, #8]
 8008310:	e7df      	b.n	80082d2 <_scanf_float+0x2de>
 8008312:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008316:	6923      	ldr	r3, [r4, #16]
 8008318:	2965      	cmp	r1, #101	; 0x65
 800831a:	f103 33ff 	add.w	r3, r3, #4294967295
 800831e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008322:	6123      	str	r3, [r4, #16]
 8008324:	d00c      	beq.n	8008340 <_scanf_float+0x34c>
 8008326:	2945      	cmp	r1, #69	; 0x45
 8008328:	d00a      	beq.n	8008340 <_scanf_float+0x34c>
 800832a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800832e:	463a      	mov	r2, r7
 8008330:	4640      	mov	r0, r8
 8008332:	4798      	blx	r3
 8008334:	6923      	ldr	r3, [r4, #16]
 8008336:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800833a:	3b01      	subs	r3, #1
 800833c:	1eb5      	subs	r5, r6, #2
 800833e:	6123      	str	r3, [r4, #16]
 8008340:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008344:	463a      	mov	r2, r7
 8008346:	4640      	mov	r0, r8
 8008348:	4798      	blx	r3
 800834a:	462e      	mov	r6, r5
 800834c:	6825      	ldr	r5, [r4, #0]
 800834e:	f015 0510 	ands.w	r5, r5, #16
 8008352:	d14e      	bne.n	80083f2 <_scanf_float+0x3fe>
 8008354:	7035      	strb	r5, [r6, #0]
 8008356:	6823      	ldr	r3, [r4, #0]
 8008358:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800835c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008360:	d119      	bne.n	8008396 <_scanf_float+0x3a2>
 8008362:	9b01      	ldr	r3, [sp, #4]
 8008364:	454b      	cmp	r3, r9
 8008366:	eba3 0209 	sub.w	r2, r3, r9
 800836a:	d121      	bne.n	80083b0 <_scanf_float+0x3bc>
 800836c:	2200      	movs	r2, #0
 800836e:	4659      	mov	r1, fp
 8008370:	4640      	mov	r0, r8
 8008372:	f000 fe4f 	bl	8009014 <_strtod_r>
 8008376:	6822      	ldr	r2, [r4, #0]
 8008378:	9b03      	ldr	r3, [sp, #12]
 800837a:	f012 0f02 	tst.w	r2, #2
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	d021      	beq.n	80083c6 <_scanf_float+0x3d2>
 8008382:	9903      	ldr	r1, [sp, #12]
 8008384:	1d1a      	adds	r2, r3, #4
 8008386:	600a      	str	r2, [r1, #0]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	ed83 0b00 	vstr	d0, [r3]
 800838e:	68e3      	ldr	r3, [r4, #12]
 8008390:	3301      	adds	r3, #1
 8008392:	60e3      	str	r3, [r4, #12]
 8008394:	e66f      	b.n	8008076 <_scanf_float+0x82>
 8008396:	9b04      	ldr	r3, [sp, #16]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d0e7      	beq.n	800836c <_scanf_float+0x378>
 800839c:	9905      	ldr	r1, [sp, #20]
 800839e:	230a      	movs	r3, #10
 80083a0:	462a      	mov	r2, r5
 80083a2:	3101      	adds	r1, #1
 80083a4:	4640      	mov	r0, r8
 80083a6:	f000 febd 	bl	8009124 <_strtol_r>
 80083aa:	9b04      	ldr	r3, [sp, #16]
 80083ac:	9e05      	ldr	r6, [sp, #20]
 80083ae:	1ac2      	subs	r2, r0, r3
 80083b0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80083b4:	429e      	cmp	r6, r3
 80083b6:	bf28      	it	cs
 80083b8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80083bc:	490e      	ldr	r1, [pc, #56]	; (80083f8 <_scanf_float+0x404>)
 80083be:	4630      	mov	r0, r6
 80083c0:	f000 f824 	bl	800840c <siprintf>
 80083c4:	e7d2      	b.n	800836c <_scanf_float+0x378>
 80083c6:	9903      	ldr	r1, [sp, #12]
 80083c8:	f012 0f04 	tst.w	r2, #4
 80083cc:	f103 0204 	add.w	r2, r3, #4
 80083d0:	600a      	str	r2, [r1, #0]
 80083d2:	d1d9      	bne.n	8008388 <_scanf_float+0x394>
 80083d4:	eeb4 0b40 	vcmp.f64	d0, d0
 80083d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083dc:	681e      	ldr	r6, [r3, #0]
 80083de:	d705      	bvc.n	80083ec <_scanf_float+0x3f8>
 80083e0:	4806      	ldr	r0, [pc, #24]	; (80083fc <_scanf_float+0x408>)
 80083e2:	f000 f80d 	bl	8008400 <nanf>
 80083e6:	ed86 0a00 	vstr	s0, [r6]
 80083ea:	e7d0      	b.n	800838e <_scanf_float+0x39a>
 80083ec:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80083f0:	e7f9      	b.n	80083e6 <_scanf_float+0x3f2>
 80083f2:	2500      	movs	r5, #0
 80083f4:	e63f      	b.n	8008076 <_scanf_float+0x82>
 80083f6:	bf00      	nop
 80083f8:	0800bf3c 	.word	0x0800bf3c
 80083fc:	0800c348 	.word	0x0800c348

08008400 <nanf>:
 8008400:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008408 <nanf+0x8>
 8008404:	4770      	bx	lr
 8008406:	bf00      	nop
 8008408:	7fc00000 	.word	0x7fc00000

0800840c <siprintf>:
 800840c:	b40e      	push	{r1, r2, r3}
 800840e:	b500      	push	{lr}
 8008410:	b09c      	sub	sp, #112	; 0x70
 8008412:	ab1d      	add	r3, sp, #116	; 0x74
 8008414:	9002      	str	r0, [sp, #8]
 8008416:	9006      	str	r0, [sp, #24]
 8008418:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800841c:	4809      	ldr	r0, [pc, #36]	; (8008444 <siprintf+0x38>)
 800841e:	9107      	str	r1, [sp, #28]
 8008420:	9104      	str	r1, [sp, #16]
 8008422:	4909      	ldr	r1, [pc, #36]	; (8008448 <siprintf+0x3c>)
 8008424:	f853 2b04 	ldr.w	r2, [r3], #4
 8008428:	9105      	str	r1, [sp, #20]
 800842a:	6800      	ldr	r0, [r0, #0]
 800842c:	9301      	str	r3, [sp, #4]
 800842e:	a902      	add	r1, sp, #8
 8008430:	f002 fe20 	bl	800b074 <_svfiprintf_r>
 8008434:	9b02      	ldr	r3, [sp, #8]
 8008436:	2200      	movs	r2, #0
 8008438:	701a      	strb	r2, [r3, #0]
 800843a:	b01c      	add	sp, #112	; 0x70
 800843c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008440:	b003      	add	sp, #12
 8008442:	4770      	bx	lr
 8008444:	20000024 	.word	0x20000024
 8008448:	ffff0208 	.word	0xffff0208

0800844c <strncpy>:
 800844c:	b510      	push	{r4, lr}
 800844e:	3901      	subs	r1, #1
 8008450:	4603      	mov	r3, r0
 8008452:	b132      	cbz	r2, 8008462 <strncpy+0x16>
 8008454:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008458:	f803 4b01 	strb.w	r4, [r3], #1
 800845c:	3a01      	subs	r2, #1
 800845e:	2c00      	cmp	r4, #0
 8008460:	d1f7      	bne.n	8008452 <strncpy+0x6>
 8008462:	441a      	add	r2, r3
 8008464:	2100      	movs	r1, #0
 8008466:	4293      	cmp	r3, r2
 8008468:	d100      	bne.n	800846c <strncpy+0x20>
 800846a:	bd10      	pop	{r4, pc}
 800846c:	f803 1b01 	strb.w	r1, [r3], #1
 8008470:	e7f9      	b.n	8008466 <strncpy+0x1a>

08008472 <sulp>:
 8008472:	b570      	push	{r4, r5, r6, lr}
 8008474:	4604      	mov	r4, r0
 8008476:	460d      	mov	r5, r1
 8008478:	4616      	mov	r6, r2
 800847a:	ec45 4b10 	vmov	d0, r4, r5
 800847e:	f002 fb5b 	bl	800ab38 <__ulp>
 8008482:	b17e      	cbz	r6, 80084a4 <sulp+0x32>
 8008484:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008488:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800848c:	2b00      	cmp	r3, #0
 800848e:	dd09      	ble.n	80084a4 <sulp+0x32>
 8008490:	051b      	lsls	r3, r3, #20
 8008492:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8008496:	2000      	movs	r0, #0
 8008498:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800849c:	ec41 0b17 	vmov	d7, r0, r1
 80084a0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80084a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080084a8 <_strtod_l>:
 80084a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ac:	ed2d 8b0e 	vpush	{d8-d14}
 80084b0:	b097      	sub	sp, #92	; 0x5c
 80084b2:	461f      	mov	r7, r3
 80084b4:	2300      	movs	r3, #0
 80084b6:	9312      	str	r3, [sp, #72]	; 0x48
 80084b8:	4ba1      	ldr	r3, [pc, #644]	; (8008740 <_strtod_l+0x298>)
 80084ba:	920d      	str	r2, [sp, #52]	; 0x34
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	9307      	str	r3, [sp, #28]
 80084c0:	4604      	mov	r4, r0
 80084c2:	4618      	mov	r0, r3
 80084c4:	468b      	mov	fp, r1
 80084c6:	f7f7 febb 	bl	8000240 <strlen>
 80084ca:	f04f 0800 	mov.w	r8, #0
 80084ce:	4605      	mov	r5, r0
 80084d0:	f04f 0900 	mov.w	r9, #0
 80084d4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80084d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80084da:	7813      	ldrb	r3, [r2, #0]
 80084dc:	2b2b      	cmp	r3, #43	; 0x2b
 80084de:	d04d      	beq.n	800857c <_strtod_l+0xd4>
 80084e0:	d83a      	bhi.n	8008558 <_strtod_l+0xb0>
 80084e2:	2b0d      	cmp	r3, #13
 80084e4:	d833      	bhi.n	800854e <_strtod_l+0xa6>
 80084e6:	2b08      	cmp	r3, #8
 80084e8:	d833      	bhi.n	8008552 <_strtod_l+0xaa>
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d03d      	beq.n	800856a <_strtod_l+0xc2>
 80084ee:	2300      	movs	r3, #0
 80084f0:	9308      	str	r3, [sp, #32]
 80084f2:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80084f4:	7833      	ldrb	r3, [r6, #0]
 80084f6:	2b30      	cmp	r3, #48	; 0x30
 80084f8:	f040 80b0 	bne.w	800865c <_strtod_l+0x1b4>
 80084fc:	7873      	ldrb	r3, [r6, #1]
 80084fe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008502:	2b58      	cmp	r3, #88	; 0x58
 8008504:	d167      	bne.n	80085d6 <_strtod_l+0x12e>
 8008506:	9b08      	ldr	r3, [sp, #32]
 8008508:	9301      	str	r3, [sp, #4]
 800850a:	ab12      	add	r3, sp, #72	; 0x48
 800850c:	9702      	str	r7, [sp, #8]
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	4a8c      	ldr	r2, [pc, #560]	; (8008744 <_strtod_l+0x29c>)
 8008512:	ab13      	add	r3, sp, #76	; 0x4c
 8008514:	a911      	add	r1, sp, #68	; 0x44
 8008516:	4620      	mov	r0, r4
 8008518:	f001 fc68 	bl	8009dec <__gethex>
 800851c:	f010 0507 	ands.w	r5, r0, #7
 8008520:	4607      	mov	r7, r0
 8008522:	d005      	beq.n	8008530 <_strtod_l+0x88>
 8008524:	2d06      	cmp	r5, #6
 8008526:	d12b      	bne.n	8008580 <_strtod_l+0xd8>
 8008528:	3601      	adds	r6, #1
 800852a:	2300      	movs	r3, #0
 800852c:	9611      	str	r6, [sp, #68]	; 0x44
 800852e:	9308      	str	r3, [sp, #32]
 8008530:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008532:	2b00      	cmp	r3, #0
 8008534:	f040 854e 	bne.w	8008fd4 <_strtod_l+0xb2c>
 8008538:	9b08      	ldr	r3, [sp, #32]
 800853a:	b1e3      	cbz	r3, 8008576 <_strtod_l+0xce>
 800853c:	ec49 8b17 	vmov	d7, r8, r9
 8008540:	eeb1 0b47 	vneg.f64	d0, d7
 8008544:	b017      	add	sp, #92	; 0x5c
 8008546:	ecbd 8b0e 	vpop	{d8-d14}
 800854a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854e:	2b20      	cmp	r3, #32
 8008550:	d1cd      	bne.n	80084ee <_strtod_l+0x46>
 8008552:	3201      	adds	r2, #1
 8008554:	9211      	str	r2, [sp, #68]	; 0x44
 8008556:	e7bf      	b.n	80084d8 <_strtod_l+0x30>
 8008558:	2b2d      	cmp	r3, #45	; 0x2d
 800855a:	d1c8      	bne.n	80084ee <_strtod_l+0x46>
 800855c:	2301      	movs	r3, #1
 800855e:	9308      	str	r3, [sp, #32]
 8008560:	1c53      	adds	r3, r2, #1
 8008562:	9311      	str	r3, [sp, #68]	; 0x44
 8008564:	7853      	ldrb	r3, [r2, #1]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d1c3      	bne.n	80084f2 <_strtod_l+0x4a>
 800856a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800856c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8008570:	2b00      	cmp	r3, #0
 8008572:	f040 852d 	bne.w	8008fd0 <_strtod_l+0xb28>
 8008576:	ec49 8b10 	vmov	d0, r8, r9
 800857a:	e7e3      	b.n	8008544 <_strtod_l+0x9c>
 800857c:	2300      	movs	r3, #0
 800857e:	e7ee      	b.n	800855e <_strtod_l+0xb6>
 8008580:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008582:	b13a      	cbz	r2, 8008594 <_strtod_l+0xec>
 8008584:	2135      	movs	r1, #53	; 0x35
 8008586:	a814      	add	r0, sp, #80	; 0x50
 8008588:	f002 fbde 	bl	800ad48 <__copybits>
 800858c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800858e:	4620      	mov	r0, r4
 8008590:	f001 ffa0 	bl	800a4d4 <_Bfree>
 8008594:	3d01      	subs	r5, #1
 8008596:	2d04      	cmp	r5, #4
 8008598:	d806      	bhi.n	80085a8 <_strtod_l+0x100>
 800859a:	e8df f005 	tbb	[pc, r5]
 800859e:	030a      	.short	0x030a
 80085a0:	1714      	.short	0x1714
 80085a2:	0a          	.byte	0x0a
 80085a3:	00          	.byte	0x00
 80085a4:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 80085a8:	073f      	lsls	r7, r7, #28
 80085aa:	d5c1      	bpl.n	8008530 <_strtod_l+0x88>
 80085ac:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80085b0:	e7be      	b.n	8008530 <_strtod_l+0x88>
 80085b2:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 80085b6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085b8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80085bc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80085c0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80085c4:	e7f0      	b.n	80085a8 <_strtod_l+0x100>
 80085c6:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8008748 <_strtod_l+0x2a0>
 80085ca:	e7ed      	b.n	80085a8 <_strtod_l+0x100>
 80085cc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80085d0:	f04f 38ff 	mov.w	r8, #4294967295
 80085d4:	e7e8      	b.n	80085a8 <_strtod_l+0x100>
 80085d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085d8:	1c5a      	adds	r2, r3, #1
 80085da:	9211      	str	r2, [sp, #68]	; 0x44
 80085dc:	785b      	ldrb	r3, [r3, #1]
 80085de:	2b30      	cmp	r3, #48	; 0x30
 80085e0:	d0f9      	beq.n	80085d6 <_strtod_l+0x12e>
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d0a4      	beq.n	8008530 <_strtod_l+0x88>
 80085e6:	2301      	movs	r3, #1
 80085e8:	f04f 0a00 	mov.w	sl, #0
 80085ec:	9304      	str	r3, [sp, #16]
 80085ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085f0:	930a      	str	r3, [sp, #40]	; 0x28
 80085f2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80085f6:	f8cd a018 	str.w	sl, [sp, #24]
 80085fa:	220a      	movs	r2, #10
 80085fc:	9811      	ldr	r0, [sp, #68]	; 0x44
 80085fe:	7807      	ldrb	r7, [r0, #0]
 8008600:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008604:	b2d9      	uxtb	r1, r3
 8008606:	2909      	cmp	r1, #9
 8008608:	d92a      	bls.n	8008660 <_strtod_l+0x1b8>
 800860a:	9907      	ldr	r1, [sp, #28]
 800860c:	462a      	mov	r2, r5
 800860e:	f002 fe4b 	bl	800b2a8 <strncmp>
 8008612:	2800      	cmp	r0, #0
 8008614:	d033      	beq.n	800867e <_strtod_l+0x1d6>
 8008616:	2000      	movs	r0, #0
 8008618:	9b06      	ldr	r3, [sp, #24]
 800861a:	463a      	mov	r2, r7
 800861c:	4601      	mov	r1, r0
 800861e:	4607      	mov	r7, r0
 8008620:	2a65      	cmp	r2, #101	; 0x65
 8008622:	d001      	beq.n	8008628 <_strtod_l+0x180>
 8008624:	2a45      	cmp	r2, #69	; 0x45
 8008626:	d117      	bne.n	8008658 <_strtod_l+0x1b0>
 8008628:	b91b      	cbnz	r3, 8008632 <_strtod_l+0x18a>
 800862a:	9b04      	ldr	r3, [sp, #16]
 800862c:	4303      	orrs	r3, r0
 800862e:	d09c      	beq.n	800856a <_strtod_l+0xc2>
 8008630:	2300      	movs	r3, #0
 8008632:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8008636:	f10b 0201 	add.w	r2, fp, #1
 800863a:	9211      	str	r2, [sp, #68]	; 0x44
 800863c:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8008640:	2a2b      	cmp	r2, #43	; 0x2b
 8008642:	d071      	beq.n	8008728 <_strtod_l+0x280>
 8008644:	2a2d      	cmp	r2, #45	; 0x2d
 8008646:	d077      	beq.n	8008738 <_strtod_l+0x290>
 8008648:	f04f 0e00 	mov.w	lr, #0
 800864c:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8008650:	2d09      	cmp	r5, #9
 8008652:	d97f      	bls.n	8008754 <_strtod_l+0x2ac>
 8008654:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8008658:	2500      	movs	r5, #0
 800865a:	e09b      	b.n	8008794 <_strtod_l+0x2ec>
 800865c:	2300      	movs	r3, #0
 800865e:	e7c3      	b.n	80085e8 <_strtod_l+0x140>
 8008660:	9906      	ldr	r1, [sp, #24]
 8008662:	2908      	cmp	r1, #8
 8008664:	bfdd      	ittte	le
 8008666:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008668:	fb02 3301 	mlale	r3, r2, r1, r3
 800866c:	9309      	strle	r3, [sp, #36]	; 0x24
 800866e:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008672:	9b06      	ldr	r3, [sp, #24]
 8008674:	3001      	adds	r0, #1
 8008676:	3301      	adds	r3, #1
 8008678:	9306      	str	r3, [sp, #24]
 800867a:	9011      	str	r0, [sp, #68]	; 0x44
 800867c:	e7be      	b.n	80085fc <_strtod_l+0x154>
 800867e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008680:	195a      	adds	r2, r3, r5
 8008682:	9211      	str	r2, [sp, #68]	; 0x44
 8008684:	5d5a      	ldrb	r2, [r3, r5]
 8008686:	9b06      	ldr	r3, [sp, #24]
 8008688:	b3a3      	cbz	r3, 80086f4 <_strtod_l+0x24c>
 800868a:	4607      	mov	r7, r0
 800868c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008690:	2909      	cmp	r1, #9
 8008692:	d912      	bls.n	80086ba <_strtod_l+0x212>
 8008694:	2101      	movs	r1, #1
 8008696:	e7c3      	b.n	8008620 <_strtod_l+0x178>
 8008698:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800869a:	1c5a      	adds	r2, r3, #1
 800869c:	9211      	str	r2, [sp, #68]	; 0x44
 800869e:	785a      	ldrb	r2, [r3, #1]
 80086a0:	3001      	adds	r0, #1
 80086a2:	2a30      	cmp	r2, #48	; 0x30
 80086a4:	d0f8      	beq.n	8008698 <_strtod_l+0x1f0>
 80086a6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80086aa:	2b08      	cmp	r3, #8
 80086ac:	f200 8497 	bhi.w	8008fde <_strtod_l+0xb36>
 80086b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80086b2:	930a      	str	r3, [sp, #40]	; 0x28
 80086b4:	4607      	mov	r7, r0
 80086b6:	2000      	movs	r0, #0
 80086b8:	4603      	mov	r3, r0
 80086ba:	3a30      	subs	r2, #48	; 0x30
 80086bc:	f100 0101 	add.w	r1, r0, #1
 80086c0:	d012      	beq.n	80086e8 <_strtod_l+0x240>
 80086c2:	440f      	add	r7, r1
 80086c4:	eb00 0c03 	add.w	ip, r0, r3
 80086c8:	4619      	mov	r1, r3
 80086ca:	250a      	movs	r5, #10
 80086cc:	4561      	cmp	r1, ip
 80086ce:	d113      	bne.n	80086f8 <_strtod_l+0x250>
 80086d0:	1819      	adds	r1, r3, r0
 80086d2:	2908      	cmp	r1, #8
 80086d4:	f103 0301 	add.w	r3, r3, #1
 80086d8:	4403      	add	r3, r0
 80086da:	dc1c      	bgt.n	8008716 <_strtod_l+0x26e>
 80086dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086de:	210a      	movs	r1, #10
 80086e0:	fb01 2200 	mla	r2, r1, r0, r2
 80086e4:	9209      	str	r2, [sp, #36]	; 0x24
 80086e6:	2100      	movs	r1, #0
 80086e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80086ea:	1c50      	adds	r0, r2, #1
 80086ec:	9011      	str	r0, [sp, #68]	; 0x44
 80086ee:	7852      	ldrb	r2, [r2, #1]
 80086f0:	4608      	mov	r0, r1
 80086f2:	e7cb      	b.n	800868c <_strtod_l+0x1e4>
 80086f4:	9806      	ldr	r0, [sp, #24]
 80086f6:	e7d4      	b.n	80086a2 <_strtod_l+0x1fa>
 80086f8:	2908      	cmp	r1, #8
 80086fa:	dc04      	bgt.n	8008706 <_strtod_l+0x25e>
 80086fc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80086fe:	436e      	muls	r6, r5
 8008700:	9609      	str	r6, [sp, #36]	; 0x24
 8008702:	3101      	adds	r1, #1
 8008704:	e7e2      	b.n	80086cc <_strtod_l+0x224>
 8008706:	f101 0e01 	add.w	lr, r1, #1
 800870a:	f1be 0f10 	cmp.w	lr, #16
 800870e:	bfd8      	it	le
 8008710:	fb05 fa0a 	mulle.w	sl, r5, sl
 8008714:	e7f5      	b.n	8008702 <_strtod_l+0x25a>
 8008716:	2b10      	cmp	r3, #16
 8008718:	bfdc      	itt	le
 800871a:	210a      	movle	r1, #10
 800871c:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8008720:	e7e1      	b.n	80086e6 <_strtod_l+0x23e>
 8008722:	2700      	movs	r7, #0
 8008724:	2101      	movs	r1, #1
 8008726:	e780      	b.n	800862a <_strtod_l+0x182>
 8008728:	f04f 0e00 	mov.w	lr, #0
 800872c:	f10b 0202 	add.w	r2, fp, #2
 8008730:	9211      	str	r2, [sp, #68]	; 0x44
 8008732:	f89b 2002 	ldrb.w	r2, [fp, #2]
 8008736:	e789      	b.n	800864c <_strtod_l+0x1a4>
 8008738:	f04f 0e01 	mov.w	lr, #1
 800873c:	e7f6      	b.n	800872c <_strtod_l+0x284>
 800873e:	bf00      	nop
 8008740:	0800c190 	.word	0x0800c190
 8008744:	0800bf44 	.word	0x0800bf44
 8008748:	7ff00000 	.word	0x7ff00000
 800874c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800874e:	1c55      	adds	r5, r2, #1
 8008750:	9511      	str	r5, [sp, #68]	; 0x44
 8008752:	7852      	ldrb	r2, [r2, #1]
 8008754:	2a30      	cmp	r2, #48	; 0x30
 8008756:	d0f9      	beq.n	800874c <_strtod_l+0x2a4>
 8008758:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800875c:	2d08      	cmp	r5, #8
 800875e:	f63f af7b 	bhi.w	8008658 <_strtod_l+0x1b0>
 8008762:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8008766:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008768:	9207      	str	r2, [sp, #28]
 800876a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800876c:	1c55      	adds	r5, r2, #1
 800876e:	9511      	str	r5, [sp, #68]	; 0x44
 8008770:	7852      	ldrb	r2, [r2, #1]
 8008772:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008776:	2e09      	cmp	r6, #9
 8008778:	d937      	bls.n	80087ea <_strtod_l+0x342>
 800877a:	9e07      	ldr	r6, [sp, #28]
 800877c:	1bad      	subs	r5, r5, r6
 800877e:	2d08      	cmp	r5, #8
 8008780:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8008784:	dc02      	bgt.n	800878c <_strtod_l+0x2e4>
 8008786:	4565      	cmp	r5, ip
 8008788:	bfa8      	it	ge
 800878a:	4665      	movge	r5, ip
 800878c:	f1be 0f00 	cmp.w	lr, #0
 8008790:	d000      	beq.n	8008794 <_strtod_l+0x2ec>
 8008792:	426d      	negs	r5, r5
 8008794:	2b00      	cmp	r3, #0
 8008796:	d14d      	bne.n	8008834 <_strtod_l+0x38c>
 8008798:	9b04      	ldr	r3, [sp, #16]
 800879a:	4303      	orrs	r3, r0
 800879c:	f47f aec8 	bne.w	8008530 <_strtod_l+0x88>
 80087a0:	2900      	cmp	r1, #0
 80087a2:	f47f aee2 	bne.w	800856a <_strtod_l+0xc2>
 80087a6:	2a69      	cmp	r2, #105	; 0x69
 80087a8:	d027      	beq.n	80087fa <_strtod_l+0x352>
 80087aa:	dc24      	bgt.n	80087f6 <_strtod_l+0x34e>
 80087ac:	2a49      	cmp	r2, #73	; 0x49
 80087ae:	d024      	beq.n	80087fa <_strtod_l+0x352>
 80087b0:	2a4e      	cmp	r2, #78	; 0x4e
 80087b2:	f47f aeda 	bne.w	800856a <_strtod_l+0xc2>
 80087b6:	4996      	ldr	r1, [pc, #600]	; (8008a10 <_strtod_l+0x568>)
 80087b8:	a811      	add	r0, sp, #68	; 0x44
 80087ba:	f001 fd6f 	bl	800a29c <__match>
 80087be:	2800      	cmp	r0, #0
 80087c0:	f43f aed3 	beq.w	800856a <_strtod_l+0xc2>
 80087c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	2b28      	cmp	r3, #40	; 0x28
 80087ca:	d12d      	bne.n	8008828 <_strtod_l+0x380>
 80087cc:	4991      	ldr	r1, [pc, #580]	; (8008a14 <_strtod_l+0x56c>)
 80087ce:	aa14      	add	r2, sp, #80	; 0x50
 80087d0:	a811      	add	r0, sp, #68	; 0x44
 80087d2:	f001 fd77 	bl	800a2c4 <__hexnan>
 80087d6:	2805      	cmp	r0, #5
 80087d8:	d126      	bne.n	8008828 <_strtod_l+0x380>
 80087da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087dc:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80087e0:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80087e4:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80087e8:	e6a2      	b.n	8008530 <_strtod_l+0x88>
 80087ea:	250a      	movs	r5, #10
 80087ec:	fb05 250c 	mla	r5, r5, ip, r2
 80087f0:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 80087f4:	e7b9      	b.n	800876a <_strtod_l+0x2c2>
 80087f6:	2a6e      	cmp	r2, #110	; 0x6e
 80087f8:	e7db      	b.n	80087b2 <_strtod_l+0x30a>
 80087fa:	4987      	ldr	r1, [pc, #540]	; (8008a18 <_strtod_l+0x570>)
 80087fc:	a811      	add	r0, sp, #68	; 0x44
 80087fe:	f001 fd4d 	bl	800a29c <__match>
 8008802:	2800      	cmp	r0, #0
 8008804:	f43f aeb1 	beq.w	800856a <_strtod_l+0xc2>
 8008808:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800880a:	4984      	ldr	r1, [pc, #528]	; (8008a1c <_strtod_l+0x574>)
 800880c:	3b01      	subs	r3, #1
 800880e:	a811      	add	r0, sp, #68	; 0x44
 8008810:	9311      	str	r3, [sp, #68]	; 0x44
 8008812:	f001 fd43 	bl	800a29c <__match>
 8008816:	b910      	cbnz	r0, 800881e <_strtod_l+0x376>
 8008818:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800881a:	3301      	adds	r3, #1
 800881c:	9311      	str	r3, [sp, #68]	; 0x44
 800881e:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8008a30 <_strtod_l+0x588>
 8008822:	f04f 0800 	mov.w	r8, #0
 8008826:	e683      	b.n	8008530 <_strtod_l+0x88>
 8008828:	487d      	ldr	r0, [pc, #500]	; (8008a20 <_strtod_l+0x578>)
 800882a:	f002 fd25 	bl	800b278 <nan>
 800882e:	ec59 8b10 	vmov	r8, r9, d0
 8008832:	e67d      	b.n	8008530 <_strtod_l+0x88>
 8008834:	1bea      	subs	r2, r5, r7
 8008836:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800883a:	9207      	str	r2, [sp, #28]
 800883c:	9a06      	ldr	r2, [sp, #24]
 800883e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008842:	2a00      	cmp	r2, #0
 8008844:	bf08      	it	eq
 8008846:	461a      	moveq	r2, r3
 8008848:	2b10      	cmp	r3, #16
 800884a:	9206      	str	r2, [sp, #24]
 800884c:	461a      	mov	r2, r3
 800884e:	bfa8      	it	ge
 8008850:	2210      	movge	r2, #16
 8008852:	2b09      	cmp	r3, #9
 8008854:	ec59 8b17 	vmov	r8, r9, d7
 8008858:	dd0c      	ble.n	8008874 <_strtod_l+0x3cc>
 800885a:	4972      	ldr	r1, [pc, #456]	; (8008a24 <_strtod_l+0x57c>)
 800885c:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008860:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8008864:	ee06 aa90 	vmov	s13, sl
 8008868:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800886c:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008870:	ec59 8b16 	vmov	r8, r9, d6
 8008874:	2b0f      	cmp	r3, #15
 8008876:	dc36      	bgt.n	80088e6 <_strtod_l+0x43e>
 8008878:	9907      	ldr	r1, [sp, #28]
 800887a:	2900      	cmp	r1, #0
 800887c:	f43f ae58 	beq.w	8008530 <_strtod_l+0x88>
 8008880:	dd23      	ble.n	80088ca <_strtod_l+0x422>
 8008882:	2916      	cmp	r1, #22
 8008884:	dc0b      	bgt.n	800889e <_strtod_l+0x3f6>
 8008886:	4b67      	ldr	r3, [pc, #412]	; (8008a24 <_strtod_l+0x57c>)
 8008888:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800888c:	ed93 7b00 	vldr	d7, [r3]
 8008890:	ec49 8b16 	vmov	d6, r8, r9
 8008894:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008898:	ec59 8b17 	vmov	r8, r9, d7
 800889c:	e648      	b.n	8008530 <_strtod_l+0x88>
 800889e:	9807      	ldr	r0, [sp, #28]
 80088a0:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 80088a4:	4281      	cmp	r1, r0
 80088a6:	db1e      	blt.n	80088e6 <_strtod_l+0x43e>
 80088a8:	4a5e      	ldr	r2, [pc, #376]	; (8008a24 <_strtod_l+0x57c>)
 80088aa:	f1c3 030f 	rsb	r3, r3, #15
 80088ae:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80088b2:	ed91 7b00 	vldr	d7, [r1]
 80088b6:	ec49 8b16 	vmov	d6, r8, r9
 80088ba:	1ac3      	subs	r3, r0, r3
 80088bc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80088c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80088c4:	ed92 6b00 	vldr	d6, [r2]
 80088c8:	e7e4      	b.n	8008894 <_strtod_l+0x3ec>
 80088ca:	9907      	ldr	r1, [sp, #28]
 80088cc:	3116      	adds	r1, #22
 80088ce:	db0a      	blt.n	80088e6 <_strtod_l+0x43e>
 80088d0:	4b54      	ldr	r3, [pc, #336]	; (8008a24 <_strtod_l+0x57c>)
 80088d2:	1b7d      	subs	r5, r7, r5
 80088d4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80088d8:	ed95 7b00 	vldr	d7, [r5]
 80088dc:	ec49 8b16 	vmov	d6, r8, r9
 80088e0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80088e4:	e7d8      	b.n	8008898 <_strtod_l+0x3f0>
 80088e6:	9907      	ldr	r1, [sp, #28]
 80088e8:	1a9a      	subs	r2, r3, r2
 80088ea:	440a      	add	r2, r1
 80088ec:	2a00      	cmp	r2, #0
 80088ee:	dd6f      	ble.n	80089d0 <_strtod_l+0x528>
 80088f0:	f012 000f 	ands.w	r0, r2, #15
 80088f4:	d00a      	beq.n	800890c <_strtod_l+0x464>
 80088f6:	494b      	ldr	r1, [pc, #300]	; (8008a24 <_strtod_l+0x57c>)
 80088f8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80088fc:	ed91 7b00 	vldr	d7, [r1]
 8008900:	ec49 8b16 	vmov	d6, r8, r9
 8008904:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008908:	ec59 8b17 	vmov	r8, r9, d7
 800890c:	f032 020f 	bics.w	r2, r2, #15
 8008910:	d04f      	beq.n	80089b2 <_strtod_l+0x50a>
 8008912:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8008916:	dd22      	ble.n	800895e <_strtod_l+0x4b6>
 8008918:	2500      	movs	r5, #0
 800891a:	462e      	mov	r6, r5
 800891c:	9506      	str	r5, [sp, #24]
 800891e:	462f      	mov	r7, r5
 8008920:	2322      	movs	r3, #34	; 0x22
 8008922:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8008a30 <_strtod_l+0x588>
 8008926:	6023      	str	r3, [r4, #0]
 8008928:	f04f 0800 	mov.w	r8, #0
 800892c:	9b06      	ldr	r3, [sp, #24]
 800892e:	2b00      	cmp	r3, #0
 8008930:	f43f adfe 	beq.w	8008530 <_strtod_l+0x88>
 8008934:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008936:	4620      	mov	r0, r4
 8008938:	f001 fdcc 	bl	800a4d4 <_Bfree>
 800893c:	4639      	mov	r1, r7
 800893e:	4620      	mov	r0, r4
 8008940:	f001 fdc8 	bl	800a4d4 <_Bfree>
 8008944:	4631      	mov	r1, r6
 8008946:	4620      	mov	r0, r4
 8008948:	f001 fdc4 	bl	800a4d4 <_Bfree>
 800894c:	9906      	ldr	r1, [sp, #24]
 800894e:	4620      	mov	r0, r4
 8008950:	f001 fdc0 	bl	800a4d4 <_Bfree>
 8008954:	4629      	mov	r1, r5
 8008956:	4620      	mov	r0, r4
 8008958:	f001 fdbc 	bl	800a4d4 <_Bfree>
 800895c:	e5e8      	b.n	8008530 <_strtod_l+0x88>
 800895e:	2000      	movs	r0, #0
 8008960:	ec49 8b17 	vmov	d7, r8, r9
 8008964:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8008a28 <_strtod_l+0x580>
 8008968:	1112      	asrs	r2, r2, #4
 800896a:	4601      	mov	r1, r0
 800896c:	2a01      	cmp	r2, #1
 800896e:	dc23      	bgt.n	80089b8 <_strtod_l+0x510>
 8008970:	b108      	cbz	r0, 8008976 <_strtod_l+0x4ce>
 8008972:	ec59 8b17 	vmov	r8, r9, d7
 8008976:	4a2c      	ldr	r2, [pc, #176]	; (8008a28 <_strtod_l+0x580>)
 8008978:	482c      	ldr	r0, [pc, #176]	; (8008a2c <_strtod_l+0x584>)
 800897a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800897e:	ed92 7b00 	vldr	d7, [r2]
 8008982:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008986:	ec49 8b16 	vmov	d6, r8, r9
 800898a:	4a29      	ldr	r2, [pc, #164]	; (8008a30 <_strtod_l+0x588>)
 800898c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008990:	ee17 1a90 	vmov	r1, s15
 8008994:	400a      	ands	r2, r1
 8008996:	4282      	cmp	r2, r0
 8008998:	ec59 8b17 	vmov	r8, r9, d7
 800899c:	d8bc      	bhi.n	8008918 <_strtod_l+0x470>
 800899e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80089a2:	4282      	cmp	r2, r0
 80089a4:	bf86      	itte	hi
 80089a6:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8008a34 <_strtod_l+0x58c>
 80089aa:	f04f 38ff 	movhi.w	r8, #4294967295
 80089ae:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 80089b2:	2200      	movs	r2, #0
 80089b4:	9204      	str	r2, [sp, #16]
 80089b6:	e078      	b.n	8008aaa <_strtod_l+0x602>
 80089b8:	07d6      	lsls	r6, r2, #31
 80089ba:	d504      	bpl.n	80089c6 <_strtod_l+0x51e>
 80089bc:	ed9c 6b00 	vldr	d6, [ip]
 80089c0:	2001      	movs	r0, #1
 80089c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80089c6:	3101      	adds	r1, #1
 80089c8:	1052      	asrs	r2, r2, #1
 80089ca:	f10c 0c08 	add.w	ip, ip, #8
 80089ce:	e7cd      	b.n	800896c <_strtod_l+0x4c4>
 80089d0:	d0ef      	beq.n	80089b2 <_strtod_l+0x50a>
 80089d2:	4252      	negs	r2, r2
 80089d4:	f012 000f 	ands.w	r0, r2, #15
 80089d8:	d00a      	beq.n	80089f0 <_strtod_l+0x548>
 80089da:	4912      	ldr	r1, [pc, #72]	; (8008a24 <_strtod_l+0x57c>)
 80089dc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80089e0:	ed91 7b00 	vldr	d7, [r1]
 80089e4:	ec49 8b16 	vmov	d6, r8, r9
 80089e8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80089ec:	ec59 8b17 	vmov	r8, r9, d7
 80089f0:	1112      	asrs	r2, r2, #4
 80089f2:	d0de      	beq.n	80089b2 <_strtod_l+0x50a>
 80089f4:	2a1f      	cmp	r2, #31
 80089f6:	dd1f      	ble.n	8008a38 <_strtod_l+0x590>
 80089f8:	2500      	movs	r5, #0
 80089fa:	462e      	mov	r6, r5
 80089fc:	9506      	str	r5, [sp, #24]
 80089fe:	462f      	mov	r7, r5
 8008a00:	2322      	movs	r3, #34	; 0x22
 8008a02:	f04f 0800 	mov.w	r8, #0
 8008a06:	f04f 0900 	mov.w	r9, #0
 8008a0a:	6023      	str	r3, [r4, #0]
 8008a0c:	e78e      	b.n	800892c <_strtod_l+0x484>
 8008a0e:	bf00      	nop
 8008a10:	0800bf15 	.word	0x0800bf15
 8008a14:	0800bf58 	.word	0x0800bf58
 8008a18:	0800bf0d 	.word	0x0800bf0d
 8008a1c:	0800c09c 	.word	0x0800c09c
 8008a20:	0800c348 	.word	0x0800c348
 8008a24:	0800c228 	.word	0x0800c228
 8008a28:	0800c200 	.word	0x0800c200
 8008a2c:	7ca00000 	.word	0x7ca00000
 8008a30:	7ff00000 	.word	0x7ff00000
 8008a34:	7fefffff 	.word	0x7fefffff
 8008a38:	f012 0110 	ands.w	r1, r2, #16
 8008a3c:	bf18      	it	ne
 8008a3e:	216a      	movne	r1, #106	; 0x6a
 8008a40:	9104      	str	r1, [sp, #16]
 8008a42:	ec49 8b17 	vmov	d7, r8, r9
 8008a46:	49be      	ldr	r1, [pc, #760]	; (8008d40 <_strtod_l+0x898>)
 8008a48:	2000      	movs	r0, #0
 8008a4a:	07d6      	lsls	r6, r2, #31
 8008a4c:	d504      	bpl.n	8008a58 <_strtod_l+0x5b0>
 8008a4e:	ed91 6b00 	vldr	d6, [r1]
 8008a52:	2001      	movs	r0, #1
 8008a54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008a58:	1052      	asrs	r2, r2, #1
 8008a5a:	f101 0108 	add.w	r1, r1, #8
 8008a5e:	d1f4      	bne.n	8008a4a <_strtod_l+0x5a2>
 8008a60:	b108      	cbz	r0, 8008a66 <_strtod_l+0x5be>
 8008a62:	ec59 8b17 	vmov	r8, r9, d7
 8008a66:	9a04      	ldr	r2, [sp, #16]
 8008a68:	b1c2      	cbz	r2, 8008a9c <_strtod_l+0x5f4>
 8008a6a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8008a6e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8008a72:	2a00      	cmp	r2, #0
 8008a74:	4648      	mov	r0, r9
 8008a76:	dd11      	ble.n	8008a9c <_strtod_l+0x5f4>
 8008a78:	2a1f      	cmp	r2, #31
 8008a7a:	f340 812e 	ble.w	8008cda <_strtod_l+0x832>
 8008a7e:	2a34      	cmp	r2, #52	; 0x34
 8008a80:	bfde      	ittt	le
 8008a82:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8008a86:	f04f 32ff 	movle.w	r2, #4294967295
 8008a8a:	fa02 f101 	lslle.w	r1, r2, r1
 8008a8e:	f04f 0800 	mov.w	r8, #0
 8008a92:	bfcc      	ite	gt
 8008a94:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008a98:	ea01 0900 	andle.w	r9, r1, r0
 8008a9c:	ec49 8b17 	vmov	d7, r8, r9
 8008aa0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aa8:	d0a6      	beq.n	80089f8 <_strtod_l+0x550>
 8008aaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008aac:	9200      	str	r2, [sp, #0]
 8008aae:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ab0:	9a06      	ldr	r2, [sp, #24]
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	f001 fd76 	bl	800a5a4 <__s2b>
 8008ab8:	9006      	str	r0, [sp, #24]
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f43f af2c 	beq.w	8008918 <_strtod_l+0x470>
 8008ac0:	9b07      	ldr	r3, [sp, #28]
 8008ac2:	1b7d      	subs	r5, r7, r5
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	bfb4      	ite	lt
 8008ac8:	462b      	movlt	r3, r5
 8008aca:	2300      	movge	r3, #0
 8008acc:	9309      	str	r3, [sp, #36]	; 0x24
 8008ace:	9b07      	ldr	r3, [sp, #28]
 8008ad0:	ed9f 9b93 	vldr	d9, [pc, #588]	; 8008d20 <_strtod_l+0x878>
 8008ad4:	ed9f ab94 	vldr	d10, [pc, #592]	; 8008d28 <_strtod_l+0x880>
 8008ad8:	ed9f bb95 	vldr	d11, [pc, #596]	; 8008d30 <_strtod_l+0x888>
 8008adc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008ae0:	2500      	movs	r5, #0
 8008ae2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ae4:	462e      	mov	r6, r5
 8008ae6:	9b06      	ldr	r3, [sp, #24]
 8008ae8:	4620      	mov	r0, r4
 8008aea:	6859      	ldr	r1, [r3, #4]
 8008aec:	f001 fcb2 	bl	800a454 <_Balloc>
 8008af0:	4607      	mov	r7, r0
 8008af2:	2800      	cmp	r0, #0
 8008af4:	f43f af14 	beq.w	8008920 <_strtod_l+0x478>
 8008af8:	9b06      	ldr	r3, [sp, #24]
 8008afa:	691a      	ldr	r2, [r3, #16]
 8008afc:	3202      	adds	r2, #2
 8008afe:	f103 010c 	add.w	r1, r3, #12
 8008b02:	0092      	lsls	r2, r2, #2
 8008b04:	300c      	adds	r0, #12
 8008b06:	f001 fc97 	bl	800a438 <memcpy>
 8008b0a:	ec49 8b10 	vmov	d0, r8, r9
 8008b0e:	aa14      	add	r2, sp, #80	; 0x50
 8008b10:	a913      	add	r1, sp, #76	; 0x4c
 8008b12:	4620      	mov	r0, r4
 8008b14:	f002 f88c 	bl	800ac30 <__d2b>
 8008b18:	ec49 8b18 	vmov	d8, r8, r9
 8008b1c:	9012      	str	r0, [sp, #72]	; 0x48
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	f43f aefe 	beq.w	8008920 <_strtod_l+0x478>
 8008b24:	2101      	movs	r1, #1
 8008b26:	4620      	mov	r0, r4
 8008b28:	f001 fdd6 	bl	800a6d8 <__i2b>
 8008b2c:	4606      	mov	r6, r0
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	f43f aef6 	beq.w	8008920 <_strtod_l+0x478>
 8008b34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b36:	9914      	ldr	r1, [sp, #80]	; 0x50
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	bfab      	itete	ge
 8008b3c:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8008b3e:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8008b40:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8008b44:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8008b48:	bfac      	ite	ge
 8008b4a:	eb03 0b02 	addge.w	fp, r3, r2
 8008b4e:	eba2 0a03 	sublt.w	sl, r2, r3
 8008b52:	9a04      	ldr	r2, [sp, #16]
 8008b54:	1a9b      	subs	r3, r3, r2
 8008b56:	440b      	add	r3, r1
 8008b58:	4a7a      	ldr	r2, [pc, #488]	; (8008d44 <_strtod_l+0x89c>)
 8008b5a:	3b01      	subs	r3, #1
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8008b62:	f280 80cd 	bge.w	8008d00 <_strtod_l+0x858>
 8008b66:	1ad2      	subs	r2, r2, r3
 8008b68:	2a1f      	cmp	r2, #31
 8008b6a:	eba1 0102 	sub.w	r1, r1, r2
 8008b6e:	f04f 0001 	mov.w	r0, #1
 8008b72:	f300 80b9 	bgt.w	8008ce8 <_strtod_l+0x840>
 8008b76:	fa00 f302 	lsl.w	r3, r0, r2
 8008b7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8008b80:	eb0b 0301 	add.w	r3, fp, r1
 8008b84:	9a04      	ldr	r2, [sp, #16]
 8008b86:	459b      	cmp	fp, r3
 8008b88:	448a      	add	sl, r1
 8008b8a:	4492      	add	sl, r2
 8008b8c:	465a      	mov	r2, fp
 8008b8e:	bfa8      	it	ge
 8008b90:	461a      	movge	r2, r3
 8008b92:	4552      	cmp	r2, sl
 8008b94:	bfa8      	it	ge
 8008b96:	4652      	movge	r2, sl
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	bfc2      	ittt	gt
 8008b9c:	1a9b      	subgt	r3, r3, r2
 8008b9e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8008ba2:	ebab 0b02 	subgt.w	fp, fp, r2
 8008ba6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ba8:	2a00      	cmp	r2, #0
 8008baa:	dd18      	ble.n	8008bde <_strtod_l+0x736>
 8008bac:	4631      	mov	r1, r6
 8008bae:	4620      	mov	r0, r4
 8008bb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bb2:	f001 fe51 	bl	800a858 <__pow5mult>
 8008bb6:	4606      	mov	r6, r0
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	f43f aeb1 	beq.w	8008920 <_strtod_l+0x478>
 8008bbe:	4601      	mov	r1, r0
 8008bc0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	f001 fd9e 	bl	800a704 <__multiply>
 8008bc8:	900e      	str	r0, [sp, #56]	; 0x38
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	f43f aea8 	beq.w	8008920 <_strtod_l+0x478>
 8008bd0:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f001 fc7e 	bl	800a4d4 <_Bfree>
 8008bd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008bda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bdc:	9212      	str	r2, [sp, #72]	; 0x48
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f300 8093 	bgt.w	8008d0a <_strtod_l+0x862>
 8008be4:	9b07      	ldr	r3, [sp, #28]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	dd08      	ble.n	8008bfc <_strtod_l+0x754>
 8008bea:	4639      	mov	r1, r7
 8008bec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f001 fe32 	bl	800a858 <__pow5mult>
 8008bf4:	4607      	mov	r7, r0
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	f43f ae92 	beq.w	8008920 <_strtod_l+0x478>
 8008bfc:	f1ba 0f00 	cmp.w	sl, #0
 8008c00:	dd08      	ble.n	8008c14 <_strtod_l+0x76c>
 8008c02:	4639      	mov	r1, r7
 8008c04:	4652      	mov	r2, sl
 8008c06:	4620      	mov	r0, r4
 8008c08:	f001 fe80 	bl	800a90c <__lshift>
 8008c0c:	4607      	mov	r7, r0
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	f43f ae86 	beq.w	8008920 <_strtod_l+0x478>
 8008c14:	f1bb 0f00 	cmp.w	fp, #0
 8008c18:	dd08      	ble.n	8008c2c <_strtod_l+0x784>
 8008c1a:	4631      	mov	r1, r6
 8008c1c:	465a      	mov	r2, fp
 8008c1e:	4620      	mov	r0, r4
 8008c20:	f001 fe74 	bl	800a90c <__lshift>
 8008c24:	4606      	mov	r6, r0
 8008c26:	2800      	cmp	r0, #0
 8008c28:	f43f ae7a 	beq.w	8008920 <_strtod_l+0x478>
 8008c2c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008c2e:	463a      	mov	r2, r7
 8008c30:	4620      	mov	r0, r4
 8008c32:	f001 fef7 	bl	800aa24 <__mdiff>
 8008c36:	4605      	mov	r5, r0
 8008c38:	2800      	cmp	r0, #0
 8008c3a:	f43f ae71 	beq.w	8008920 <_strtod_l+0x478>
 8008c3e:	2300      	movs	r3, #0
 8008c40:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8008c44:	60c3      	str	r3, [r0, #12]
 8008c46:	4631      	mov	r1, r6
 8008c48:	f001 fed0 	bl	800a9ec <__mcmp>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	da7d      	bge.n	8008d4c <_strtod_l+0x8a4>
 8008c50:	ea5a 0308 	orrs.w	r3, sl, r8
 8008c54:	f040 80a3 	bne.w	8008d9e <_strtod_l+0x8f6>
 8008c58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f040 809e 	bne.w	8008d9e <_strtod_l+0x8f6>
 8008c62:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008c66:	0d1b      	lsrs	r3, r3, #20
 8008c68:	051b      	lsls	r3, r3, #20
 8008c6a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008c6e:	f240 8096 	bls.w	8008d9e <_strtod_l+0x8f6>
 8008c72:	696b      	ldr	r3, [r5, #20]
 8008c74:	b91b      	cbnz	r3, 8008c7e <_strtod_l+0x7d6>
 8008c76:	692b      	ldr	r3, [r5, #16]
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	f340 8090 	ble.w	8008d9e <_strtod_l+0x8f6>
 8008c7e:	4629      	mov	r1, r5
 8008c80:	2201      	movs	r2, #1
 8008c82:	4620      	mov	r0, r4
 8008c84:	f001 fe42 	bl	800a90c <__lshift>
 8008c88:	4631      	mov	r1, r6
 8008c8a:	4605      	mov	r5, r0
 8008c8c:	f001 feae 	bl	800a9ec <__mcmp>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	f340 8084 	ble.w	8008d9e <_strtod_l+0x8f6>
 8008c96:	9904      	ldr	r1, [sp, #16]
 8008c98:	4a2b      	ldr	r2, [pc, #172]	; (8008d48 <_strtod_l+0x8a0>)
 8008c9a:	464b      	mov	r3, r9
 8008c9c:	2900      	cmp	r1, #0
 8008c9e:	f000 809d 	beq.w	8008ddc <_strtod_l+0x934>
 8008ca2:	ea02 0109 	and.w	r1, r2, r9
 8008ca6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008caa:	f300 8097 	bgt.w	8008ddc <_strtod_l+0x934>
 8008cae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008cb2:	f77f aea5 	ble.w	8008a00 <_strtod_l+0x558>
 8008cb6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8008d38 <_strtod_l+0x890>
 8008cba:	ec49 8b16 	vmov	d6, r8, r9
 8008cbe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008cc2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008cc6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	bf08      	it	eq
 8008cce:	2322      	moveq	r3, #34	; 0x22
 8008cd0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008cd4:	bf08      	it	eq
 8008cd6:	6023      	streq	r3, [r4, #0]
 8008cd8:	e62c      	b.n	8008934 <_strtod_l+0x48c>
 8008cda:	f04f 31ff 	mov.w	r1, #4294967295
 8008cde:	fa01 f202 	lsl.w	r2, r1, r2
 8008ce2:	ea02 0808 	and.w	r8, r2, r8
 8008ce6:	e6d9      	b.n	8008a9c <_strtod_l+0x5f4>
 8008ce8:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8008cec:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8008cf0:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8008cf4:	33e2      	adds	r3, #226	; 0xe2
 8008cf6:	fa00 f303 	lsl.w	r3, r0, r3
 8008cfa:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8008cfe:	e73f      	b.n	8008b80 <_strtod_l+0x6d8>
 8008d00:	2200      	movs	r2, #0
 8008d02:	2301      	movs	r3, #1
 8008d04:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008d08:	e73a      	b.n	8008b80 <_strtod_l+0x6d8>
 8008d0a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f001 fdfc 	bl	800a90c <__lshift>
 8008d14:	9012      	str	r0, [sp, #72]	; 0x48
 8008d16:	2800      	cmp	r0, #0
 8008d18:	f47f af64 	bne.w	8008be4 <_strtod_l+0x73c>
 8008d1c:	e600      	b.n	8008920 <_strtod_l+0x478>
 8008d1e:	bf00      	nop
 8008d20:	94a03595 	.word	0x94a03595
 8008d24:	3fcfffff 	.word	0x3fcfffff
 8008d28:	94a03595 	.word	0x94a03595
 8008d2c:	3fdfffff 	.word	0x3fdfffff
 8008d30:	35afe535 	.word	0x35afe535
 8008d34:	3fe00000 	.word	0x3fe00000
 8008d38:	00000000 	.word	0x00000000
 8008d3c:	39500000 	.word	0x39500000
 8008d40:	0800bf70 	.word	0x0800bf70
 8008d44:	fffffc02 	.word	0xfffffc02
 8008d48:	7ff00000 	.word	0x7ff00000
 8008d4c:	46cb      	mov	fp, r9
 8008d4e:	d15f      	bne.n	8008e10 <_strtod_l+0x968>
 8008d50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d54:	f1ba 0f00 	cmp.w	sl, #0
 8008d58:	d02a      	beq.n	8008db0 <_strtod_l+0x908>
 8008d5a:	4aa7      	ldr	r2, [pc, #668]	; (8008ff8 <_strtod_l+0xb50>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d12b      	bne.n	8008db8 <_strtod_l+0x910>
 8008d60:	9b04      	ldr	r3, [sp, #16]
 8008d62:	4642      	mov	r2, r8
 8008d64:	b1fb      	cbz	r3, 8008da6 <_strtod_l+0x8fe>
 8008d66:	4ba5      	ldr	r3, [pc, #660]	; (8008ffc <_strtod_l+0xb54>)
 8008d68:	ea09 0303 	and.w	r3, r9, r3
 8008d6c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008d70:	f04f 31ff 	mov.w	r1, #4294967295
 8008d74:	d81a      	bhi.n	8008dac <_strtod_l+0x904>
 8008d76:	0d1b      	lsrs	r3, r3, #20
 8008d78:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d119      	bne.n	8008db8 <_strtod_l+0x910>
 8008d84:	4b9e      	ldr	r3, [pc, #632]	; (8009000 <_strtod_l+0xb58>)
 8008d86:	459b      	cmp	fp, r3
 8008d88:	d102      	bne.n	8008d90 <_strtod_l+0x8e8>
 8008d8a:	3201      	adds	r2, #1
 8008d8c:	f43f adc8 	beq.w	8008920 <_strtod_l+0x478>
 8008d90:	4b9a      	ldr	r3, [pc, #616]	; (8008ffc <_strtod_l+0xb54>)
 8008d92:	ea0b 0303 	and.w	r3, fp, r3
 8008d96:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008d9a:	f04f 0800 	mov.w	r8, #0
 8008d9e:	9b04      	ldr	r3, [sp, #16]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d188      	bne.n	8008cb6 <_strtod_l+0x80e>
 8008da4:	e5c6      	b.n	8008934 <_strtod_l+0x48c>
 8008da6:	f04f 33ff 	mov.w	r3, #4294967295
 8008daa:	e7e9      	b.n	8008d80 <_strtod_l+0x8d8>
 8008dac:	460b      	mov	r3, r1
 8008dae:	e7e7      	b.n	8008d80 <_strtod_l+0x8d8>
 8008db0:	ea53 0308 	orrs.w	r3, r3, r8
 8008db4:	f43f af6f 	beq.w	8008c96 <_strtod_l+0x7ee>
 8008db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dba:	b1cb      	cbz	r3, 8008df0 <_strtod_l+0x948>
 8008dbc:	ea13 0f0b 	tst.w	r3, fp
 8008dc0:	d0ed      	beq.n	8008d9e <_strtod_l+0x8f6>
 8008dc2:	9a04      	ldr	r2, [sp, #16]
 8008dc4:	4640      	mov	r0, r8
 8008dc6:	4649      	mov	r1, r9
 8008dc8:	f1ba 0f00 	cmp.w	sl, #0
 8008dcc:	d014      	beq.n	8008df8 <_strtod_l+0x950>
 8008dce:	f7ff fb50 	bl	8008472 <sulp>
 8008dd2:	ee38 7b00 	vadd.f64	d7, d8, d0
 8008dd6:	ec59 8b17 	vmov	r8, r9, d7
 8008dda:	e7e0      	b.n	8008d9e <_strtod_l+0x8f6>
 8008ddc:	4013      	ands	r3, r2
 8008dde:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008de2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008de6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008dea:	f04f 38ff 	mov.w	r8, #4294967295
 8008dee:	e7d6      	b.n	8008d9e <_strtod_l+0x8f6>
 8008df0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008df2:	ea13 0f08 	tst.w	r3, r8
 8008df6:	e7e3      	b.n	8008dc0 <_strtod_l+0x918>
 8008df8:	f7ff fb3b 	bl	8008472 <sulp>
 8008dfc:	ee38 0b40 	vsub.f64	d0, d8, d0
 8008e00:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8008e04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e08:	ec59 8b10 	vmov	r8, r9, d0
 8008e0c:	d1c7      	bne.n	8008d9e <_strtod_l+0x8f6>
 8008e0e:	e5f7      	b.n	8008a00 <_strtod_l+0x558>
 8008e10:	4631      	mov	r1, r6
 8008e12:	4628      	mov	r0, r5
 8008e14:	f001 ff68 	bl	800ace8 <__ratio>
 8008e18:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8008e1c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e24:	d865      	bhi.n	8008ef2 <_strtod_l+0xa4a>
 8008e26:	f1ba 0f00 	cmp.w	sl, #0
 8008e2a:	d042      	beq.n	8008eb2 <_strtod_l+0xa0a>
 8008e2c:	4b75      	ldr	r3, [pc, #468]	; (8009004 <_strtod_l+0xb5c>)
 8008e2e:	2200      	movs	r2, #0
 8008e30:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8008e34:	4871      	ldr	r0, [pc, #452]	; (8008ffc <_strtod_l+0xb54>)
 8008e36:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8009010 <_strtod_l+0xb68>
 8008e3a:	ea0b 0100 	and.w	r1, fp, r0
 8008e3e:	4561      	cmp	r1, ip
 8008e40:	f040 808e 	bne.w	8008f60 <_strtod_l+0xab8>
 8008e44:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8008e48:	ec49 8b10 	vmov	d0, r8, r9
 8008e4c:	ec43 2b1c 	vmov	d12, r2, r3
 8008e50:	910a      	str	r1, [sp, #40]	; 0x28
 8008e52:	f001 fe71 	bl	800ab38 <__ulp>
 8008e56:	ec49 8b1e 	vmov	d14, r8, r9
 8008e5a:	4868      	ldr	r0, [pc, #416]	; (8008ffc <_strtod_l+0xb54>)
 8008e5c:	eeac eb00 	vfma.f64	d14, d12, d0
 8008e60:	ee1e 3a90 	vmov	r3, s29
 8008e64:	4a68      	ldr	r2, [pc, #416]	; (8009008 <_strtod_l+0xb60>)
 8008e66:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008e68:	4018      	ands	r0, r3
 8008e6a:	4290      	cmp	r0, r2
 8008e6c:	ec59 8b1e 	vmov	r8, r9, d14
 8008e70:	d94e      	bls.n	8008f10 <_strtod_l+0xa68>
 8008e72:	ee18 3a90 	vmov	r3, s17
 8008e76:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d104      	bne.n	8008e88 <_strtod_l+0x9e0>
 8008e7e:	ee18 3a10 	vmov	r3, s16
 8008e82:	3301      	adds	r3, #1
 8008e84:	f43f ad4c 	beq.w	8008920 <_strtod_l+0x478>
 8008e88:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8009000 <_strtod_l+0xb58>
 8008e8c:	f04f 38ff 	mov.w	r8, #4294967295
 8008e90:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008e92:	4620      	mov	r0, r4
 8008e94:	f001 fb1e 	bl	800a4d4 <_Bfree>
 8008e98:	4639      	mov	r1, r7
 8008e9a:	4620      	mov	r0, r4
 8008e9c:	f001 fb1a 	bl	800a4d4 <_Bfree>
 8008ea0:	4631      	mov	r1, r6
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	f001 fb16 	bl	800a4d4 <_Bfree>
 8008ea8:	4629      	mov	r1, r5
 8008eaa:	4620      	mov	r0, r4
 8008eac:	f001 fb12 	bl	800a4d4 <_Bfree>
 8008eb0:	e619      	b.n	8008ae6 <_strtod_l+0x63e>
 8008eb2:	f1b8 0f00 	cmp.w	r8, #0
 8008eb6:	d112      	bne.n	8008ede <_strtod_l+0xa36>
 8008eb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ebc:	b9b3      	cbnz	r3, 8008eec <_strtod_l+0xa44>
 8008ebe:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8008ec2:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eca:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8008ece:	bf58      	it	pl
 8008ed0:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 8008ed4:	eeb1 7b4d 	vneg.f64	d7, d13
 8008ed8:	ec53 2b17 	vmov	r2, r3, d7
 8008edc:	e7aa      	b.n	8008e34 <_strtod_l+0x98c>
 8008ede:	f1b8 0f01 	cmp.w	r8, #1
 8008ee2:	d103      	bne.n	8008eec <_strtod_l+0xa44>
 8008ee4:	f1b9 0f00 	cmp.w	r9, #0
 8008ee8:	f43f ad8a 	beq.w	8008a00 <_strtod_l+0x558>
 8008eec:	4b47      	ldr	r3, [pc, #284]	; (800900c <_strtod_l+0xb64>)
 8008eee:	2200      	movs	r2, #0
 8008ef0:	e79e      	b.n	8008e30 <_strtod_l+0x988>
 8008ef2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8008ef6:	ee20 db0d 	vmul.f64	d13, d0, d13
 8008efa:	f1ba 0f00 	cmp.w	sl, #0
 8008efe:	d104      	bne.n	8008f0a <_strtod_l+0xa62>
 8008f00:	eeb1 7b4d 	vneg.f64	d7, d13
 8008f04:	ec53 2b17 	vmov	r2, r3, d7
 8008f08:	e794      	b.n	8008e34 <_strtod_l+0x98c>
 8008f0a:	eeb0 7b4d 	vmov.f64	d7, d13
 8008f0e:	e7f9      	b.n	8008f04 <_strtod_l+0xa5c>
 8008f10:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008f14:	9b04      	ldr	r3, [sp, #16]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1ba      	bne.n	8008e90 <_strtod_l+0x9e8>
 8008f1a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008f1e:	0d1b      	lsrs	r3, r3, #20
 8008f20:	051b      	lsls	r3, r3, #20
 8008f22:	4299      	cmp	r1, r3
 8008f24:	d1b4      	bne.n	8008e90 <_strtod_l+0x9e8>
 8008f26:	ec51 0b1d 	vmov	r0, r1, d13
 8008f2a:	f7f7 fbb5 	bl	8000698 <__aeabi_d2lz>
 8008f2e:	f7f7 fb6d 	bl	800060c <__aeabi_l2d>
 8008f32:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f36:	ec41 0b17 	vmov	d7, r0, r1
 8008f3a:	ea43 0308 	orr.w	r3, r3, r8
 8008f3e:	ea53 030a 	orrs.w	r3, r3, sl
 8008f42:	ee3d db47 	vsub.f64	d13, d13, d7
 8008f46:	d03c      	beq.n	8008fc2 <_strtod_l+0xb1a>
 8008f48:	eeb4 dbca 	vcmpe.f64	d13, d10
 8008f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f50:	f53f acf0 	bmi.w	8008934 <_strtod_l+0x48c>
 8008f54:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8008f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f5c:	dd98      	ble.n	8008e90 <_strtod_l+0x9e8>
 8008f5e:	e4e9      	b.n	8008934 <_strtod_l+0x48c>
 8008f60:	9804      	ldr	r0, [sp, #16]
 8008f62:	b1f0      	cbz	r0, 8008fa2 <_strtod_l+0xafa>
 8008f64:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8008f68:	d81b      	bhi.n	8008fa2 <_strtod_l+0xafa>
 8008f6a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8008ff0 <_strtod_l+0xb48>
 8008f6e:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8008f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f76:	d811      	bhi.n	8008f9c <_strtod_l+0xaf4>
 8008f78:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8008f7c:	ee1d 3a10 	vmov	r3, s26
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	bf38      	it	cc
 8008f84:	2301      	movcc	r3, #1
 8008f86:	ee0d 3a10 	vmov	s26, r3
 8008f8a:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8008f8e:	f1ba 0f00 	cmp.w	sl, #0
 8008f92:	d113      	bne.n	8008fbc <_strtod_l+0xb14>
 8008f94:	eeb1 7b4d 	vneg.f64	d7, d13
 8008f98:	ec53 2b17 	vmov	r2, r3, d7
 8008f9c:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8008fa0:	1a43      	subs	r3, r0, r1
 8008fa2:	eeb0 0b48 	vmov.f64	d0, d8
 8008fa6:	ec43 2b1c 	vmov	d12, r2, r3
 8008faa:	910a      	str	r1, [sp, #40]	; 0x28
 8008fac:	f001 fdc4 	bl	800ab38 <__ulp>
 8008fb0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008fb2:	eeac 8b00 	vfma.f64	d8, d12, d0
 8008fb6:	ec59 8b18 	vmov	r8, r9, d8
 8008fba:	e7ab      	b.n	8008f14 <_strtod_l+0xa6c>
 8008fbc:	eeb0 7b4d 	vmov.f64	d7, d13
 8008fc0:	e7ea      	b.n	8008f98 <_strtod_l+0xaf0>
 8008fc2:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8008fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fca:	f57f af61 	bpl.w	8008e90 <_strtod_l+0x9e8>
 8008fce:	e4b1      	b.n	8008934 <_strtod_l+0x48c>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	9308      	str	r3, [sp, #32]
 8008fd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008fd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008fd8:	6013      	str	r3, [r2, #0]
 8008fda:	f7ff baad 	b.w	8008538 <_strtod_l+0x90>
 8008fde:	2a65      	cmp	r2, #101	; 0x65
 8008fe0:	f43f ab9f 	beq.w	8008722 <_strtod_l+0x27a>
 8008fe4:	2a45      	cmp	r2, #69	; 0x45
 8008fe6:	f43f ab9c 	beq.w	8008722 <_strtod_l+0x27a>
 8008fea:	2101      	movs	r1, #1
 8008fec:	f7ff bbd4 	b.w	8008798 <_strtod_l+0x2f0>
 8008ff0:	ffc00000 	.word	0xffc00000
 8008ff4:	41dfffff 	.word	0x41dfffff
 8008ff8:	000fffff 	.word	0x000fffff
 8008ffc:	7ff00000 	.word	0x7ff00000
 8009000:	7fefffff 	.word	0x7fefffff
 8009004:	3ff00000 	.word	0x3ff00000
 8009008:	7c9fffff 	.word	0x7c9fffff
 800900c:	bff00000 	.word	0xbff00000
 8009010:	7fe00000 	.word	0x7fe00000

08009014 <_strtod_r>:
 8009014:	4b01      	ldr	r3, [pc, #4]	; (800901c <_strtod_r+0x8>)
 8009016:	f7ff ba47 	b.w	80084a8 <_strtod_l>
 800901a:	bf00      	nop
 800901c:	2000008c 	.word	0x2000008c

08009020 <_strtol_l.constprop.0>:
 8009020:	2b01      	cmp	r3, #1
 8009022:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009026:	d001      	beq.n	800902c <_strtol_l.constprop.0+0xc>
 8009028:	2b24      	cmp	r3, #36	; 0x24
 800902a:	d906      	bls.n	800903a <_strtol_l.constprop.0+0x1a>
 800902c:	f7fe fb6c 	bl	8007708 <__errno>
 8009030:	2316      	movs	r3, #22
 8009032:	6003      	str	r3, [r0, #0]
 8009034:	2000      	movs	r0, #0
 8009036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800903a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009120 <_strtol_l.constprop.0+0x100>
 800903e:	460d      	mov	r5, r1
 8009040:	462e      	mov	r6, r5
 8009042:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009046:	f814 700c 	ldrb.w	r7, [r4, ip]
 800904a:	f017 0708 	ands.w	r7, r7, #8
 800904e:	d1f7      	bne.n	8009040 <_strtol_l.constprop.0+0x20>
 8009050:	2c2d      	cmp	r4, #45	; 0x2d
 8009052:	d132      	bne.n	80090ba <_strtol_l.constprop.0+0x9a>
 8009054:	782c      	ldrb	r4, [r5, #0]
 8009056:	2701      	movs	r7, #1
 8009058:	1cb5      	adds	r5, r6, #2
 800905a:	2b00      	cmp	r3, #0
 800905c:	d05b      	beq.n	8009116 <_strtol_l.constprop.0+0xf6>
 800905e:	2b10      	cmp	r3, #16
 8009060:	d109      	bne.n	8009076 <_strtol_l.constprop.0+0x56>
 8009062:	2c30      	cmp	r4, #48	; 0x30
 8009064:	d107      	bne.n	8009076 <_strtol_l.constprop.0+0x56>
 8009066:	782c      	ldrb	r4, [r5, #0]
 8009068:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800906c:	2c58      	cmp	r4, #88	; 0x58
 800906e:	d14d      	bne.n	800910c <_strtol_l.constprop.0+0xec>
 8009070:	786c      	ldrb	r4, [r5, #1]
 8009072:	2310      	movs	r3, #16
 8009074:	3502      	adds	r5, #2
 8009076:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800907a:	f108 38ff 	add.w	r8, r8, #4294967295
 800907e:	f04f 0c00 	mov.w	ip, #0
 8009082:	fbb8 f9f3 	udiv	r9, r8, r3
 8009086:	4666      	mov	r6, ip
 8009088:	fb03 8a19 	mls	sl, r3, r9, r8
 800908c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009090:	f1be 0f09 	cmp.w	lr, #9
 8009094:	d816      	bhi.n	80090c4 <_strtol_l.constprop.0+0xa4>
 8009096:	4674      	mov	r4, lr
 8009098:	42a3      	cmp	r3, r4
 800909a:	dd24      	ble.n	80090e6 <_strtol_l.constprop.0+0xc6>
 800909c:	f1bc 0f00 	cmp.w	ip, #0
 80090a0:	db1e      	blt.n	80090e0 <_strtol_l.constprop.0+0xc0>
 80090a2:	45b1      	cmp	r9, r6
 80090a4:	d31c      	bcc.n	80090e0 <_strtol_l.constprop.0+0xc0>
 80090a6:	d101      	bne.n	80090ac <_strtol_l.constprop.0+0x8c>
 80090a8:	45a2      	cmp	sl, r4
 80090aa:	db19      	blt.n	80090e0 <_strtol_l.constprop.0+0xc0>
 80090ac:	fb06 4603 	mla	r6, r6, r3, r4
 80090b0:	f04f 0c01 	mov.w	ip, #1
 80090b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80090b8:	e7e8      	b.n	800908c <_strtol_l.constprop.0+0x6c>
 80090ba:	2c2b      	cmp	r4, #43	; 0x2b
 80090bc:	bf04      	itt	eq
 80090be:	782c      	ldrbeq	r4, [r5, #0]
 80090c0:	1cb5      	addeq	r5, r6, #2
 80090c2:	e7ca      	b.n	800905a <_strtol_l.constprop.0+0x3a>
 80090c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80090c8:	f1be 0f19 	cmp.w	lr, #25
 80090cc:	d801      	bhi.n	80090d2 <_strtol_l.constprop.0+0xb2>
 80090ce:	3c37      	subs	r4, #55	; 0x37
 80090d0:	e7e2      	b.n	8009098 <_strtol_l.constprop.0+0x78>
 80090d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80090d6:	f1be 0f19 	cmp.w	lr, #25
 80090da:	d804      	bhi.n	80090e6 <_strtol_l.constprop.0+0xc6>
 80090dc:	3c57      	subs	r4, #87	; 0x57
 80090de:	e7db      	b.n	8009098 <_strtol_l.constprop.0+0x78>
 80090e0:	f04f 3cff 	mov.w	ip, #4294967295
 80090e4:	e7e6      	b.n	80090b4 <_strtol_l.constprop.0+0x94>
 80090e6:	f1bc 0f00 	cmp.w	ip, #0
 80090ea:	da05      	bge.n	80090f8 <_strtol_l.constprop.0+0xd8>
 80090ec:	2322      	movs	r3, #34	; 0x22
 80090ee:	6003      	str	r3, [r0, #0]
 80090f0:	4646      	mov	r6, r8
 80090f2:	b942      	cbnz	r2, 8009106 <_strtol_l.constprop.0+0xe6>
 80090f4:	4630      	mov	r0, r6
 80090f6:	e79e      	b.n	8009036 <_strtol_l.constprop.0+0x16>
 80090f8:	b107      	cbz	r7, 80090fc <_strtol_l.constprop.0+0xdc>
 80090fa:	4276      	negs	r6, r6
 80090fc:	2a00      	cmp	r2, #0
 80090fe:	d0f9      	beq.n	80090f4 <_strtol_l.constprop.0+0xd4>
 8009100:	f1bc 0f00 	cmp.w	ip, #0
 8009104:	d000      	beq.n	8009108 <_strtol_l.constprop.0+0xe8>
 8009106:	1e69      	subs	r1, r5, #1
 8009108:	6011      	str	r1, [r2, #0]
 800910a:	e7f3      	b.n	80090f4 <_strtol_l.constprop.0+0xd4>
 800910c:	2430      	movs	r4, #48	; 0x30
 800910e:	2b00      	cmp	r3, #0
 8009110:	d1b1      	bne.n	8009076 <_strtol_l.constprop.0+0x56>
 8009112:	2308      	movs	r3, #8
 8009114:	e7af      	b.n	8009076 <_strtol_l.constprop.0+0x56>
 8009116:	2c30      	cmp	r4, #48	; 0x30
 8009118:	d0a5      	beq.n	8009066 <_strtol_l.constprop.0+0x46>
 800911a:	230a      	movs	r3, #10
 800911c:	e7ab      	b.n	8009076 <_strtol_l.constprop.0+0x56>
 800911e:	bf00      	nop
 8009120:	0800bf99 	.word	0x0800bf99

08009124 <_strtol_r>:
 8009124:	f7ff bf7c 	b.w	8009020 <_strtol_l.constprop.0>

08009128 <quorem>:
 8009128:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800912c:	6903      	ldr	r3, [r0, #16]
 800912e:	690c      	ldr	r4, [r1, #16]
 8009130:	42a3      	cmp	r3, r4
 8009132:	4607      	mov	r7, r0
 8009134:	f2c0 8081 	blt.w	800923a <quorem+0x112>
 8009138:	3c01      	subs	r4, #1
 800913a:	f101 0814 	add.w	r8, r1, #20
 800913e:	f100 0514 	add.w	r5, r0, #20
 8009142:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009146:	9301      	str	r3, [sp, #4]
 8009148:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800914c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009150:	3301      	adds	r3, #1
 8009152:	429a      	cmp	r2, r3
 8009154:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009158:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800915c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009160:	d331      	bcc.n	80091c6 <quorem+0x9e>
 8009162:	f04f 0e00 	mov.w	lr, #0
 8009166:	4640      	mov	r0, r8
 8009168:	46ac      	mov	ip, r5
 800916a:	46f2      	mov	sl, lr
 800916c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009170:	b293      	uxth	r3, r2
 8009172:	fb06 e303 	mla	r3, r6, r3, lr
 8009176:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800917a:	b29b      	uxth	r3, r3
 800917c:	ebaa 0303 	sub.w	r3, sl, r3
 8009180:	f8dc a000 	ldr.w	sl, [ip]
 8009184:	0c12      	lsrs	r2, r2, #16
 8009186:	fa13 f38a 	uxtah	r3, r3, sl
 800918a:	fb06 e202 	mla	r2, r6, r2, lr
 800918e:	9300      	str	r3, [sp, #0]
 8009190:	9b00      	ldr	r3, [sp, #0]
 8009192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009196:	b292      	uxth	r2, r2
 8009198:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800919c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091a0:	f8bd 3000 	ldrh.w	r3, [sp]
 80091a4:	4581      	cmp	r9, r0
 80091a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091aa:	f84c 3b04 	str.w	r3, [ip], #4
 80091ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80091b2:	d2db      	bcs.n	800916c <quorem+0x44>
 80091b4:	f855 300b 	ldr.w	r3, [r5, fp]
 80091b8:	b92b      	cbnz	r3, 80091c6 <quorem+0x9e>
 80091ba:	9b01      	ldr	r3, [sp, #4]
 80091bc:	3b04      	subs	r3, #4
 80091be:	429d      	cmp	r5, r3
 80091c0:	461a      	mov	r2, r3
 80091c2:	d32e      	bcc.n	8009222 <quorem+0xfa>
 80091c4:	613c      	str	r4, [r7, #16]
 80091c6:	4638      	mov	r0, r7
 80091c8:	f001 fc10 	bl	800a9ec <__mcmp>
 80091cc:	2800      	cmp	r0, #0
 80091ce:	db24      	blt.n	800921a <quorem+0xf2>
 80091d0:	3601      	adds	r6, #1
 80091d2:	4628      	mov	r0, r5
 80091d4:	f04f 0c00 	mov.w	ip, #0
 80091d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80091dc:	f8d0 e000 	ldr.w	lr, [r0]
 80091e0:	b293      	uxth	r3, r2
 80091e2:	ebac 0303 	sub.w	r3, ip, r3
 80091e6:	0c12      	lsrs	r2, r2, #16
 80091e8:	fa13 f38e 	uxtah	r3, r3, lr
 80091ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80091f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091fa:	45c1      	cmp	r9, r8
 80091fc:	f840 3b04 	str.w	r3, [r0], #4
 8009200:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009204:	d2e8      	bcs.n	80091d8 <quorem+0xb0>
 8009206:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800920a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800920e:	b922      	cbnz	r2, 800921a <quorem+0xf2>
 8009210:	3b04      	subs	r3, #4
 8009212:	429d      	cmp	r5, r3
 8009214:	461a      	mov	r2, r3
 8009216:	d30a      	bcc.n	800922e <quorem+0x106>
 8009218:	613c      	str	r4, [r7, #16]
 800921a:	4630      	mov	r0, r6
 800921c:	b003      	add	sp, #12
 800921e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009222:	6812      	ldr	r2, [r2, #0]
 8009224:	3b04      	subs	r3, #4
 8009226:	2a00      	cmp	r2, #0
 8009228:	d1cc      	bne.n	80091c4 <quorem+0x9c>
 800922a:	3c01      	subs	r4, #1
 800922c:	e7c7      	b.n	80091be <quorem+0x96>
 800922e:	6812      	ldr	r2, [r2, #0]
 8009230:	3b04      	subs	r3, #4
 8009232:	2a00      	cmp	r2, #0
 8009234:	d1f0      	bne.n	8009218 <quorem+0xf0>
 8009236:	3c01      	subs	r4, #1
 8009238:	e7eb      	b.n	8009212 <quorem+0xea>
 800923a:	2000      	movs	r0, #0
 800923c:	e7ee      	b.n	800921c <quorem+0xf4>
	...

08009240 <_dtoa_r>:
 8009240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009244:	ed2d 8b02 	vpush	{d8}
 8009248:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800924a:	b091      	sub	sp, #68	; 0x44
 800924c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009250:	ec59 8b10 	vmov	r8, r9, d0
 8009254:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8009256:	9106      	str	r1, [sp, #24]
 8009258:	4606      	mov	r6, r0
 800925a:	9208      	str	r2, [sp, #32]
 800925c:	930c      	str	r3, [sp, #48]	; 0x30
 800925e:	b975      	cbnz	r5, 800927e <_dtoa_r+0x3e>
 8009260:	2010      	movs	r0, #16
 8009262:	f001 f8cf 	bl	800a404 <malloc>
 8009266:	4602      	mov	r2, r0
 8009268:	6270      	str	r0, [r6, #36]	; 0x24
 800926a:	b920      	cbnz	r0, 8009276 <_dtoa_r+0x36>
 800926c:	4baa      	ldr	r3, [pc, #680]	; (8009518 <_dtoa_r+0x2d8>)
 800926e:	21ea      	movs	r1, #234	; 0xea
 8009270:	48aa      	ldr	r0, [pc, #680]	; (800951c <_dtoa_r+0x2dc>)
 8009272:	f002 f83b 	bl	800b2ec <__assert_func>
 8009276:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800927a:	6005      	str	r5, [r0, #0]
 800927c:	60c5      	str	r5, [r0, #12]
 800927e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009280:	6819      	ldr	r1, [r3, #0]
 8009282:	b151      	cbz	r1, 800929a <_dtoa_r+0x5a>
 8009284:	685a      	ldr	r2, [r3, #4]
 8009286:	604a      	str	r2, [r1, #4]
 8009288:	2301      	movs	r3, #1
 800928a:	4093      	lsls	r3, r2
 800928c:	608b      	str	r3, [r1, #8]
 800928e:	4630      	mov	r0, r6
 8009290:	f001 f920 	bl	800a4d4 <_Bfree>
 8009294:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009296:	2200      	movs	r2, #0
 8009298:	601a      	str	r2, [r3, #0]
 800929a:	f1b9 0300 	subs.w	r3, r9, #0
 800929e:	bfbb      	ittet	lt
 80092a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80092a4:	9303      	strlt	r3, [sp, #12]
 80092a6:	2300      	movge	r3, #0
 80092a8:	2201      	movlt	r2, #1
 80092aa:	bfac      	ite	ge
 80092ac:	6023      	strge	r3, [r4, #0]
 80092ae:	6022      	strlt	r2, [r4, #0]
 80092b0:	4b9b      	ldr	r3, [pc, #620]	; (8009520 <_dtoa_r+0x2e0>)
 80092b2:	9c03      	ldr	r4, [sp, #12]
 80092b4:	43a3      	bics	r3, r4
 80092b6:	d11c      	bne.n	80092f2 <_dtoa_r+0xb2>
 80092b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80092be:	6013      	str	r3, [r2, #0]
 80092c0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80092c4:	ea53 0308 	orrs.w	r3, r3, r8
 80092c8:	f000 84fd 	beq.w	8009cc6 <_dtoa_r+0xa86>
 80092cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80092ce:	b963      	cbnz	r3, 80092ea <_dtoa_r+0xaa>
 80092d0:	4b94      	ldr	r3, [pc, #592]	; (8009524 <_dtoa_r+0x2e4>)
 80092d2:	e01f      	b.n	8009314 <_dtoa_r+0xd4>
 80092d4:	4b94      	ldr	r3, [pc, #592]	; (8009528 <_dtoa_r+0x2e8>)
 80092d6:	9301      	str	r3, [sp, #4]
 80092d8:	3308      	adds	r3, #8
 80092da:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80092dc:	6013      	str	r3, [r2, #0]
 80092de:	9801      	ldr	r0, [sp, #4]
 80092e0:	b011      	add	sp, #68	; 0x44
 80092e2:	ecbd 8b02 	vpop	{d8}
 80092e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ea:	4b8e      	ldr	r3, [pc, #568]	; (8009524 <_dtoa_r+0x2e4>)
 80092ec:	9301      	str	r3, [sp, #4]
 80092ee:	3303      	adds	r3, #3
 80092f0:	e7f3      	b.n	80092da <_dtoa_r+0x9a>
 80092f2:	ed9d 8b02 	vldr	d8, [sp, #8]
 80092f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80092fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092fe:	d10b      	bne.n	8009318 <_dtoa_r+0xd8>
 8009300:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009302:	2301      	movs	r3, #1
 8009304:	6013      	str	r3, [r2, #0]
 8009306:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009308:	2b00      	cmp	r3, #0
 800930a:	f000 84d9 	beq.w	8009cc0 <_dtoa_r+0xa80>
 800930e:	4887      	ldr	r0, [pc, #540]	; (800952c <_dtoa_r+0x2ec>)
 8009310:	6018      	str	r0, [r3, #0]
 8009312:	1e43      	subs	r3, r0, #1
 8009314:	9301      	str	r3, [sp, #4]
 8009316:	e7e2      	b.n	80092de <_dtoa_r+0x9e>
 8009318:	a90f      	add	r1, sp, #60	; 0x3c
 800931a:	aa0e      	add	r2, sp, #56	; 0x38
 800931c:	4630      	mov	r0, r6
 800931e:	eeb0 0b48 	vmov.f64	d0, d8
 8009322:	f001 fc85 	bl	800ac30 <__d2b>
 8009326:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800932a:	4605      	mov	r5, r0
 800932c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800932e:	2900      	cmp	r1, #0
 8009330:	d046      	beq.n	80093c0 <_dtoa_r+0x180>
 8009332:	ee18 4a90 	vmov	r4, s17
 8009336:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800933a:	ec53 2b18 	vmov	r2, r3, d8
 800933e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8009342:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009346:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800934a:	2400      	movs	r4, #0
 800934c:	ec43 2b16 	vmov	d6, r2, r3
 8009350:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8009354:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8009500 <_dtoa_r+0x2c0>
 8009358:	ee36 7b47 	vsub.f64	d7, d6, d7
 800935c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8009508 <_dtoa_r+0x2c8>
 8009360:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009364:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8009510 <_dtoa_r+0x2d0>
 8009368:	ee07 1a90 	vmov	s15, r1
 800936c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8009370:	eeb0 7b46 	vmov.f64	d7, d6
 8009374:	eea4 7b05 	vfma.f64	d7, d4, d5
 8009378:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800937c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009384:	ee16 ba90 	vmov	fp, s13
 8009388:	940a      	str	r4, [sp, #40]	; 0x28
 800938a:	d508      	bpl.n	800939e <_dtoa_r+0x15e>
 800938c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009390:	eeb4 6b47 	vcmp.f64	d6, d7
 8009394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009398:	bf18      	it	ne
 800939a:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800939e:	f1bb 0f16 	cmp.w	fp, #22
 80093a2:	d82f      	bhi.n	8009404 <_dtoa_r+0x1c4>
 80093a4:	4b62      	ldr	r3, [pc, #392]	; (8009530 <_dtoa_r+0x2f0>)
 80093a6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80093aa:	ed93 7b00 	vldr	d7, [r3]
 80093ae:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80093b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093b6:	d501      	bpl.n	80093bc <_dtoa_r+0x17c>
 80093b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093bc:	2300      	movs	r3, #0
 80093be:	e022      	b.n	8009406 <_dtoa_r+0x1c6>
 80093c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80093c2:	4401      	add	r1, r0
 80093c4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80093c8:	2b20      	cmp	r3, #32
 80093ca:	bfc1      	itttt	gt
 80093cc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80093d0:	fa04 f303 	lslgt.w	r3, r4, r3
 80093d4:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80093d8:	fa28 f804 	lsrgt.w	r8, r8, r4
 80093dc:	bfd6      	itet	le
 80093de:	f1c3 0320 	rsble	r3, r3, #32
 80093e2:	ea43 0808 	orrgt.w	r8, r3, r8
 80093e6:	fa08 f803 	lslle.w	r8, r8, r3
 80093ea:	ee07 8a90 	vmov	s15, r8
 80093ee:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80093f2:	3901      	subs	r1, #1
 80093f4:	ee17 4a90 	vmov	r4, s15
 80093f8:	ec53 2b17 	vmov	r2, r3, d7
 80093fc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8009400:	2401      	movs	r4, #1
 8009402:	e7a3      	b.n	800934c <_dtoa_r+0x10c>
 8009404:	2301      	movs	r3, #1
 8009406:	930b      	str	r3, [sp, #44]	; 0x2c
 8009408:	1a43      	subs	r3, r0, r1
 800940a:	1e5a      	subs	r2, r3, #1
 800940c:	bf45      	ittet	mi
 800940e:	f1c3 0301 	rsbmi	r3, r3, #1
 8009412:	9304      	strmi	r3, [sp, #16]
 8009414:	2300      	movpl	r3, #0
 8009416:	2300      	movmi	r3, #0
 8009418:	9205      	str	r2, [sp, #20]
 800941a:	bf54      	ite	pl
 800941c:	9304      	strpl	r3, [sp, #16]
 800941e:	9305      	strmi	r3, [sp, #20]
 8009420:	f1bb 0f00 	cmp.w	fp, #0
 8009424:	db18      	blt.n	8009458 <_dtoa_r+0x218>
 8009426:	9b05      	ldr	r3, [sp, #20]
 8009428:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800942c:	445b      	add	r3, fp
 800942e:	9305      	str	r3, [sp, #20]
 8009430:	2300      	movs	r3, #0
 8009432:	9a06      	ldr	r2, [sp, #24]
 8009434:	2a09      	cmp	r2, #9
 8009436:	d849      	bhi.n	80094cc <_dtoa_r+0x28c>
 8009438:	2a05      	cmp	r2, #5
 800943a:	bfc4      	itt	gt
 800943c:	3a04      	subgt	r2, #4
 800943e:	9206      	strgt	r2, [sp, #24]
 8009440:	9a06      	ldr	r2, [sp, #24]
 8009442:	f1a2 0202 	sub.w	r2, r2, #2
 8009446:	bfcc      	ite	gt
 8009448:	2400      	movgt	r4, #0
 800944a:	2401      	movle	r4, #1
 800944c:	2a03      	cmp	r2, #3
 800944e:	d848      	bhi.n	80094e2 <_dtoa_r+0x2a2>
 8009450:	e8df f002 	tbb	[pc, r2]
 8009454:	3a2c2e0b 	.word	0x3a2c2e0b
 8009458:	9b04      	ldr	r3, [sp, #16]
 800945a:	2200      	movs	r2, #0
 800945c:	eba3 030b 	sub.w	r3, r3, fp
 8009460:	9304      	str	r3, [sp, #16]
 8009462:	9209      	str	r2, [sp, #36]	; 0x24
 8009464:	f1cb 0300 	rsb	r3, fp, #0
 8009468:	e7e3      	b.n	8009432 <_dtoa_r+0x1f2>
 800946a:	2200      	movs	r2, #0
 800946c:	9207      	str	r2, [sp, #28]
 800946e:	9a08      	ldr	r2, [sp, #32]
 8009470:	2a00      	cmp	r2, #0
 8009472:	dc39      	bgt.n	80094e8 <_dtoa_r+0x2a8>
 8009474:	f04f 0a01 	mov.w	sl, #1
 8009478:	46d1      	mov	r9, sl
 800947a:	4652      	mov	r2, sl
 800947c:	f8cd a020 	str.w	sl, [sp, #32]
 8009480:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8009482:	2100      	movs	r1, #0
 8009484:	6079      	str	r1, [r7, #4]
 8009486:	2004      	movs	r0, #4
 8009488:	f100 0c14 	add.w	ip, r0, #20
 800948c:	4594      	cmp	ip, r2
 800948e:	6879      	ldr	r1, [r7, #4]
 8009490:	d92f      	bls.n	80094f2 <_dtoa_r+0x2b2>
 8009492:	4630      	mov	r0, r6
 8009494:	930d      	str	r3, [sp, #52]	; 0x34
 8009496:	f000 ffdd 	bl	800a454 <_Balloc>
 800949a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800949c:	9001      	str	r0, [sp, #4]
 800949e:	4602      	mov	r2, r0
 80094a0:	2800      	cmp	r0, #0
 80094a2:	d149      	bne.n	8009538 <_dtoa_r+0x2f8>
 80094a4:	4b23      	ldr	r3, [pc, #140]	; (8009534 <_dtoa_r+0x2f4>)
 80094a6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80094aa:	e6e1      	b.n	8009270 <_dtoa_r+0x30>
 80094ac:	2201      	movs	r2, #1
 80094ae:	e7dd      	b.n	800946c <_dtoa_r+0x22c>
 80094b0:	2200      	movs	r2, #0
 80094b2:	9207      	str	r2, [sp, #28]
 80094b4:	9a08      	ldr	r2, [sp, #32]
 80094b6:	eb0b 0a02 	add.w	sl, fp, r2
 80094ba:	f10a 0901 	add.w	r9, sl, #1
 80094be:	464a      	mov	r2, r9
 80094c0:	2a01      	cmp	r2, #1
 80094c2:	bfb8      	it	lt
 80094c4:	2201      	movlt	r2, #1
 80094c6:	e7db      	b.n	8009480 <_dtoa_r+0x240>
 80094c8:	2201      	movs	r2, #1
 80094ca:	e7f2      	b.n	80094b2 <_dtoa_r+0x272>
 80094cc:	2401      	movs	r4, #1
 80094ce:	2200      	movs	r2, #0
 80094d0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80094d4:	f04f 3aff 	mov.w	sl, #4294967295
 80094d8:	2100      	movs	r1, #0
 80094da:	46d1      	mov	r9, sl
 80094dc:	2212      	movs	r2, #18
 80094de:	9108      	str	r1, [sp, #32]
 80094e0:	e7ce      	b.n	8009480 <_dtoa_r+0x240>
 80094e2:	2201      	movs	r2, #1
 80094e4:	9207      	str	r2, [sp, #28]
 80094e6:	e7f5      	b.n	80094d4 <_dtoa_r+0x294>
 80094e8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80094ec:	46d1      	mov	r9, sl
 80094ee:	4652      	mov	r2, sl
 80094f0:	e7c6      	b.n	8009480 <_dtoa_r+0x240>
 80094f2:	3101      	adds	r1, #1
 80094f4:	6079      	str	r1, [r7, #4]
 80094f6:	0040      	lsls	r0, r0, #1
 80094f8:	e7c6      	b.n	8009488 <_dtoa_r+0x248>
 80094fa:	bf00      	nop
 80094fc:	f3af 8000 	nop.w
 8009500:	636f4361 	.word	0x636f4361
 8009504:	3fd287a7 	.word	0x3fd287a7
 8009508:	8b60c8b3 	.word	0x8b60c8b3
 800950c:	3fc68a28 	.word	0x3fc68a28
 8009510:	509f79fb 	.word	0x509f79fb
 8009514:	3fd34413 	.word	0x3fd34413
 8009518:	0800c0a6 	.word	0x0800c0a6
 800951c:	0800c0bd 	.word	0x0800c0bd
 8009520:	7ff00000 	.word	0x7ff00000
 8009524:	0800c0a2 	.word	0x0800c0a2
 8009528:	0800c099 	.word	0x0800c099
 800952c:	0800bf19 	.word	0x0800bf19
 8009530:	0800c228 	.word	0x0800c228
 8009534:	0800c118 	.word	0x0800c118
 8009538:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800953a:	9901      	ldr	r1, [sp, #4]
 800953c:	6011      	str	r1, [r2, #0]
 800953e:	f1b9 0f0e 	cmp.w	r9, #14
 8009542:	d86c      	bhi.n	800961e <_dtoa_r+0x3de>
 8009544:	2c00      	cmp	r4, #0
 8009546:	d06a      	beq.n	800961e <_dtoa_r+0x3de>
 8009548:	f1bb 0f00 	cmp.w	fp, #0
 800954c:	f340 80a0 	ble.w	8009690 <_dtoa_r+0x450>
 8009550:	49c1      	ldr	r1, [pc, #772]	; (8009858 <_dtoa_r+0x618>)
 8009552:	f00b 020f 	and.w	r2, fp, #15
 8009556:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800955a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800955e:	ed92 7b00 	vldr	d7, [r2]
 8009562:	ea4f 112b 	mov.w	r1, fp, asr #4
 8009566:	f000 8087 	beq.w	8009678 <_dtoa_r+0x438>
 800956a:	4abc      	ldr	r2, [pc, #752]	; (800985c <_dtoa_r+0x61c>)
 800956c:	ed92 6b08 	vldr	d6, [r2, #32]
 8009570:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8009574:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009578:	f001 010f 	and.w	r1, r1, #15
 800957c:	2203      	movs	r2, #3
 800957e:	48b7      	ldr	r0, [pc, #732]	; (800985c <_dtoa_r+0x61c>)
 8009580:	2900      	cmp	r1, #0
 8009582:	d17b      	bne.n	800967c <_dtoa_r+0x43c>
 8009584:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009588:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800958c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009590:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009592:	2900      	cmp	r1, #0
 8009594:	f000 80a2 	beq.w	80096dc <_dtoa_r+0x49c>
 8009598:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800959c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80095a0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80095a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095a8:	f140 8098 	bpl.w	80096dc <_dtoa_r+0x49c>
 80095ac:	f1b9 0f00 	cmp.w	r9, #0
 80095b0:	f000 8094 	beq.w	80096dc <_dtoa_r+0x49c>
 80095b4:	f1ba 0f00 	cmp.w	sl, #0
 80095b8:	dd2f      	ble.n	800961a <_dtoa_r+0x3da>
 80095ba:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80095be:	ee27 7b06 	vmul.f64	d7, d7, d6
 80095c2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80095c6:	f10b 37ff 	add.w	r7, fp, #4294967295
 80095ca:	3201      	adds	r2, #1
 80095cc:	4650      	mov	r0, sl
 80095ce:	ed9d 6b02 	vldr	d6, [sp, #8]
 80095d2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80095d6:	ee07 2a90 	vmov	s15, r2
 80095da:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80095de:	eea7 5b06 	vfma.f64	d5, d7, d6
 80095e2:	ee15 4a90 	vmov	r4, s11
 80095e6:	ec52 1b15 	vmov	r1, r2, d5
 80095ea:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d177      	bne.n	80096e2 <_dtoa_r+0x4a2>
 80095f2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80095f6:	ee36 6b47 	vsub.f64	d6, d6, d7
 80095fa:	ec42 1b17 	vmov	d7, r1, r2
 80095fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009606:	f300 8263 	bgt.w	8009ad0 <_dtoa_r+0x890>
 800960a:	eeb1 7b47 	vneg.f64	d7, d7
 800960e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009616:	f100 8258 	bmi.w	8009aca <_dtoa_r+0x88a>
 800961a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800961e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009620:	2a00      	cmp	r2, #0
 8009622:	f2c0 811d 	blt.w	8009860 <_dtoa_r+0x620>
 8009626:	f1bb 0f0e 	cmp.w	fp, #14
 800962a:	f300 8119 	bgt.w	8009860 <_dtoa_r+0x620>
 800962e:	4b8a      	ldr	r3, [pc, #552]	; (8009858 <_dtoa_r+0x618>)
 8009630:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009634:	ed93 6b00 	vldr	d6, [r3]
 8009638:	9b08      	ldr	r3, [sp, #32]
 800963a:	2b00      	cmp	r3, #0
 800963c:	f280 80b7 	bge.w	80097ae <_dtoa_r+0x56e>
 8009640:	f1b9 0f00 	cmp.w	r9, #0
 8009644:	f300 80b3 	bgt.w	80097ae <_dtoa_r+0x56e>
 8009648:	f040 823f 	bne.w	8009aca <_dtoa_r+0x88a>
 800964c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009650:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009654:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009658:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800965c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009660:	464c      	mov	r4, r9
 8009662:	464f      	mov	r7, r9
 8009664:	f280 8215 	bge.w	8009a92 <_dtoa_r+0x852>
 8009668:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800966c:	2331      	movs	r3, #49	; 0x31
 800966e:	f808 3b01 	strb.w	r3, [r8], #1
 8009672:	f10b 0b01 	add.w	fp, fp, #1
 8009676:	e211      	b.n	8009a9c <_dtoa_r+0x85c>
 8009678:	2202      	movs	r2, #2
 800967a:	e780      	b.n	800957e <_dtoa_r+0x33e>
 800967c:	07cc      	lsls	r4, r1, #31
 800967e:	d504      	bpl.n	800968a <_dtoa_r+0x44a>
 8009680:	ed90 6b00 	vldr	d6, [r0]
 8009684:	3201      	adds	r2, #1
 8009686:	ee27 7b06 	vmul.f64	d7, d7, d6
 800968a:	1049      	asrs	r1, r1, #1
 800968c:	3008      	adds	r0, #8
 800968e:	e777      	b.n	8009580 <_dtoa_r+0x340>
 8009690:	d022      	beq.n	80096d8 <_dtoa_r+0x498>
 8009692:	f1cb 0100 	rsb	r1, fp, #0
 8009696:	4a70      	ldr	r2, [pc, #448]	; (8009858 <_dtoa_r+0x618>)
 8009698:	f001 000f 	and.w	r0, r1, #15
 800969c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80096a0:	ed92 7b00 	vldr	d7, [r2]
 80096a4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80096a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80096ac:	486b      	ldr	r0, [pc, #428]	; (800985c <_dtoa_r+0x61c>)
 80096ae:	1109      	asrs	r1, r1, #4
 80096b0:	2400      	movs	r4, #0
 80096b2:	2202      	movs	r2, #2
 80096b4:	b929      	cbnz	r1, 80096c2 <_dtoa_r+0x482>
 80096b6:	2c00      	cmp	r4, #0
 80096b8:	f43f af6a 	beq.w	8009590 <_dtoa_r+0x350>
 80096bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80096c0:	e766      	b.n	8009590 <_dtoa_r+0x350>
 80096c2:	07cf      	lsls	r7, r1, #31
 80096c4:	d505      	bpl.n	80096d2 <_dtoa_r+0x492>
 80096c6:	ed90 6b00 	vldr	d6, [r0]
 80096ca:	3201      	adds	r2, #1
 80096cc:	2401      	movs	r4, #1
 80096ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80096d2:	1049      	asrs	r1, r1, #1
 80096d4:	3008      	adds	r0, #8
 80096d6:	e7ed      	b.n	80096b4 <_dtoa_r+0x474>
 80096d8:	2202      	movs	r2, #2
 80096da:	e759      	b.n	8009590 <_dtoa_r+0x350>
 80096dc:	465f      	mov	r7, fp
 80096de:	4648      	mov	r0, r9
 80096e0:	e775      	b.n	80095ce <_dtoa_r+0x38e>
 80096e2:	ec42 1b17 	vmov	d7, r1, r2
 80096e6:	4a5c      	ldr	r2, [pc, #368]	; (8009858 <_dtoa_r+0x618>)
 80096e8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80096ec:	ed12 4b02 	vldr	d4, [r2, #-8]
 80096f0:	9a01      	ldr	r2, [sp, #4]
 80096f2:	1814      	adds	r4, r2, r0
 80096f4:	9a07      	ldr	r2, [sp, #28]
 80096f6:	b352      	cbz	r2, 800974e <_dtoa_r+0x50e>
 80096f8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80096fc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8009700:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009704:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009708:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800970c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009710:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009714:	ee14 2a90 	vmov	r2, s9
 8009718:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800971c:	3230      	adds	r2, #48	; 0x30
 800971e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009722:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800972a:	f808 2b01 	strb.w	r2, [r8], #1
 800972e:	d439      	bmi.n	80097a4 <_dtoa_r+0x564>
 8009730:	ee32 5b46 	vsub.f64	d5, d2, d6
 8009734:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8009738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800973c:	d472      	bmi.n	8009824 <_dtoa_r+0x5e4>
 800973e:	45a0      	cmp	r8, r4
 8009740:	f43f af6b 	beq.w	800961a <_dtoa_r+0x3da>
 8009744:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009748:	ee26 6b03 	vmul.f64	d6, d6, d3
 800974c:	e7e0      	b.n	8009710 <_dtoa_r+0x4d0>
 800974e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009752:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009756:	4621      	mov	r1, r4
 8009758:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800975c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009760:	ee14 2a90 	vmov	r2, s9
 8009764:	3230      	adds	r2, #48	; 0x30
 8009766:	f808 2b01 	strb.w	r2, [r8], #1
 800976a:	45a0      	cmp	r8, r4
 800976c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009770:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009774:	d118      	bne.n	80097a8 <_dtoa_r+0x568>
 8009776:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800977a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800977e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8009782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009786:	dc4d      	bgt.n	8009824 <_dtoa_r+0x5e4>
 8009788:	ee35 7b47 	vsub.f64	d7, d5, d7
 800978c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009794:	f57f af41 	bpl.w	800961a <_dtoa_r+0x3da>
 8009798:	4688      	mov	r8, r1
 800979a:	3901      	subs	r1, #1
 800979c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80097a0:	2b30      	cmp	r3, #48	; 0x30
 80097a2:	d0f9      	beq.n	8009798 <_dtoa_r+0x558>
 80097a4:	46bb      	mov	fp, r7
 80097a6:	e02a      	b.n	80097fe <_dtoa_r+0x5be>
 80097a8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80097ac:	e7d6      	b.n	800975c <_dtoa_r+0x51c>
 80097ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80097b2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80097b6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80097ba:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80097be:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80097c2:	ee15 3a10 	vmov	r3, s10
 80097c6:	3330      	adds	r3, #48	; 0x30
 80097c8:	f808 3b01 	strb.w	r3, [r8], #1
 80097cc:	9b01      	ldr	r3, [sp, #4]
 80097ce:	eba8 0303 	sub.w	r3, r8, r3
 80097d2:	4599      	cmp	r9, r3
 80097d4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80097d8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80097dc:	d133      	bne.n	8009846 <_dtoa_r+0x606>
 80097de:	ee37 7b07 	vadd.f64	d7, d7, d7
 80097e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80097e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ea:	dc1a      	bgt.n	8009822 <_dtoa_r+0x5e2>
 80097ec:	eeb4 7b46 	vcmp.f64	d7, d6
 80097f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f4:	d103      	bne.n	80097fe <_dtoa_r+0x5be>
 80097f6:	ee15 3a10 	vmov	r3, s10
 80097fa:	07d9      	lsls	r1, r3, #31
 80097fc:	d411      	bmi.n	8009822 <_dtoa_r+0x5e2>
 80097fe:	4629      	mov	r1, r5
 8009800:	4630      	mov	r0, r6
 8009802:	f000 fe67 	bl	800a4d4 <_Bfree>
 8009806:	2300      	movs	r3, #0
 8009808:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800980a:	f888 3000 	strb.w	r3, [r8]
 800980e:	f10b 0301 	add.w	r3, fp, #1
 8009812:	6013      	str	r3, [r2, #0]
 8009814:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009816:	2b00      	cmp	r3, #0
 8009818:	f43f ad61 	beq.w	80092de <_dtoa_r+0x9e>
 800981c:	f8c3 8000 	str.w	r8, [r3]
 8009820:	e55d      	b.n	80092de <_dtoa_r+0x9e>
 8009822:	465f      	mov	r7, fp
 8009824:	4643      	mov	r3, r8
 8009826:	4698      	mov	r8, r3
 8009828:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800982c:	2a39      	cmp	r2, #57	; 0x39
 800982e:	d106      	bne.n	800983e <_dtoa_r+0x5fe>
 8009830:	9a01      	ldr	r2, [sp, #4]
 8009832:	429a      	cmp	r2, r3
 8009834:	d1f7      	bne.n	8009826 <_dtoa_r+0x5e6>
 8009836:	9901      	ldr	r1, [sp, #4]
 8009838:	2230      	movs	r2, #48	; 0x30
 800983a:	3701      	adds	r7, #1
 800983c:	700a      	strb	r2, [r1, #0]
 800983e:	781a      	ldrb	r2, [r3, #0]
 8009840:	3201      	adds	r2, #1
 8009842:	701a      	strb	r2, [r3, #0]
 8009844:	e7ae      	b.n	80097a4 <_dtoa_r+0x564>
 8009846:	ee27 7b04 	vmul.f64	d7, d7, d4
 800984a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800984e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009852:	d1b2      	bne.n	80097ba <_dtoa_r+0x57a>
 8009854:	e7d3      	b.n	80097fe <_dtoa_r+0x5be>
 8009856:	bf00      	nop
 8009858:	0800c228 	.word	0x0800c228
 800985c:	0800c200 	.word	0x0800c200
 8009860:	9907      	ldr	r1, [sp, #28]
 8009862:	2900      	cmp	r1, #0
 8009864:	f000 80d0 	beq.w	8009a08 <_dtoa_r+0x7c8>
 8009868:	9906      	ldr	r1, [sp, #24]
 800986a:	2901      	cmp	r1, #1
 800986c:	f300 80b4 	bgt.w	80099d8 <_dtoa_r+0x798>
 8009870:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009872:	2900      	cmp	r1, #0
 8009874:	f000 80ac 	beq.w	80099d0 <_dtoa_r+0x790>
 8009878:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800987c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009880:	461c      	mov	r4, r3
 8009882:	930a      	str	r3, [sp, #40]	; 0x28
 8009884:	9b04      	ldr	r3, [sp, #16]
 8009886:	4413      	add	r3, r2
 8009888:	9304      	str	r3, [sp, #16]
 800988a:	9b05      	ldr	r3, [sp, #20]
 800988c:	2101      	movs	r1, #1
 800988e:	4413      	add	r3, r2
 8009890:	4630      	mov	r0, r6
 8009892:	9305      	str	r3, [sp, #20]
 8009894:	f000 ff20 	bl	800a6d8 <__i2b>
 8009898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800989a:	4607      	mov	r7, r0
 800989c:	f1b8 0f00 	cmp.w	r8, #0
 80098a0:	dd0d      	ble.n	80098be <_dtoa_r+0x67e>
 80098a2:	9a05      	ldr	r2, [sp, #20]
 80098a4:	2a00      	cmp	r2, #0
 80098a6:	dd0a      	ble.n	80098be <_dtoa_r+0x67e>
 80098a8:	4542      	cmp	r2, r8
 80098aa:	9904      	ldr	r1, [sp, #16]
 80098ac:	bfa8      	it	ge
 80098ae:	4642      	movge	r2, r8
 80098b0:	1a89      	subs	r1, r1, r2
 80098b2:	9104      	str	r1, [sp, #16]
 80098b4:	9905      	ldr	r1, [sp, #20]
 80098b6:	eba8 0802 	sub.w	r8, r8, r2
 80098ba:	1a8a      	subs	r2, r1, r2
 80098bc:	9205      	str	r2, [sp, #20]
 80098be:	b303      	cbz	r3, 8009902 <_dtoa_r+0x6c2>
 80098c0:	9a07      	ldr	r2, [sp, #28]
 80098c2:	2a00      	cmp	r2, #0
 80098c4:	f000 80a5 	beq.w	8009a12 <_dtoa_r+0x7d2>
 80098c8:	2c00      	cmp	r4, #0
 80098ca:	dd13      	ble.n	80098f4 <_dtoa_r+0x6b4>
 80098cc:	4639      	mov	r1, r7
 80098ce:	4622      	mov	r2, r4
 80098d0:	4630      	mov	r0, r6
 80098d2:	930d      	str	r3, [sp, #52]	; 0x34
 80098d4:	f000 ffc0 	bl	800a858 <__pow5mult>
 80098d8:	462a      	mov	r2, r5
 80098da:	4601      	mov	r1, r0
 80098dc:	4607      	mov	r7, r0
 80098de:	4630      	mov	r0, r6
 80098e0:	f000 ff10 	bl	800a704 <__multiply>
 80098e4:	4629      	mov	r1, r5
 80098e6:	900a      	str	r0, [sp, #40]	; 0x28
 80098e8:	4630      	mov	r0, r6
 80098ea:	f000 fdf3 	bl	800a4d4 <_Bfree>
 80098ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098f2:	4615      	mov	r5, r2
 80098f4:	1b1a      	subs	r2, r3, r4
 80098f6:	d004      	beq.n	8009902 <_dtoa_r+0x6c2>
 80098f8:	4629      	mov	r1, r5
 80098fa:	4630      	mov	r0, r6
 80098fc:	f000 ffac 	bl	800a858 <__pow5mult>
 8009900:	4605      	mov	r5, r0
 8009902:	2101      	movs	r1, #1
 8009904:	4630      	mov	r0, r6
 8009906:	f000 fee7 	bl	800a6d8 <__i2b>
 800990a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800990c:	2b00      	cmp	r3, #0
 800990e:	4604      	mov	r4, r0
 8009910:	f340 8081 	ble.w	8009a16 <_dtoa_r+0x7d6>
 8009914:	461a      	mov	r2, r3
 8009916:	4601      	mov	r1, r0
 8009918:	4630      	mov	r0, r6
 800991a:	f000 ff9d 	bl	800a858 <__pow5mult>
 800991e:	9b06      	ldr	r3, [sp, #24]
 8009920:	2b01      	cmp	r3, #1
 8009922:	4604      	mov	r4, r0
 8009924:	dd7a      	ble.n	8009a1c <_dtoa_r+0x7dc>
 8009926:	2300      	movs	r3, #0
 8009928:	930a      	str	r3, [sp, #40]	; 0x28
 800992a:	6922      	ldr	r2, [r4, #16]
 800992c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009930:	6910      	ldr	r0, [r2, #16]
 8009932:	f000 fe81 	bl	800a638 <__hi0bits>
 8009936:	f1c0 0020 	rsb	r0, r0, #32
 800993a:	9b05      	ldr	r3, [sp, #20]
 800993c:	4418      	add	r0, r3
 800993e:	f010 001f 	ands.w	r0, r0, #31
 8009942:	f000 808c 	beq.w	8009a5e <_dtoa_r+0x81e>
 8009946:	f1c0 0220 	rsb	r2, r0, #32
 800994a:	2a04      	cmp	r2, #4
 800994c:	f340 8085 	ble.w	8009a5a <_dtoa_r+0x81a>
 8009950:	f1c0 001c 	rsb	r0, r0, #28
 8009954:	9b04      	ldr	r3, [sp, #16]
 8009956:	4403      	add	r3, r0
 8009958:	9304      	str	r3, [sp, #16]
 800995a:	9b05      	ldr	r3, [sp, #20]
 800995c:	4403      	add	r3, r0
 800995e:	4480      	add	r8, r0
 8009960:	9305      	str	r3, [sp, #20]
 8009962:	9b04      	ldr	r3, [sp, #16]
 8009964:	2b00      	cmp	r3, #0
 8009966:	dd05      	ble.n	8009974 <_dtoa_r+0x734>
 8009968:	4629      	mov	r1, r5
 800996a:	461a      	mov	r2, r3
 800996c:	4630      	mov	r0, r6
 800996e:	f000 ffcd 	bl	800a90c <__lshift>
 8009972:	4605      	mov	r5, r0
 8009974:	9b05      	ldr	r3, [sp, #20]
 8009976:	2b00      	cmp	r3, #0
 8009978:	dd05      	ble.n	8009986 <_dtoa_r+0x746>
 800997a:	4621      	mov	r1, r4
 800997c:	461a      	mov	r2, r3
 800997e:	4630      	mov	r0, r6
 8009980:	f000 ffc4 	bl	800a90c <__lshift>
 8009984:	4604      	mov	r4, r0
 8009986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009988:	2b00      	cmp	r3, #0
 800998a:	d06a      	beq.n	8009a62 <_dtoa_r+0x822>
 800998c:	4621      	mov	r1, r4
 800998e:	4628      	mov	r0, r5
 8009990:	f001 f82c 	bl	800a9ec <__mcmp>
 8009994:	2800      	cmp	r0, #0
 8009996:	da64      	bge.n	8009a62 <_dtoa_r+0x822>
 8009998:	2300      	movs	r3, #0
 800999a:	4629      	mov	r1, r5
 800999c:	220a      	movs	r2, #10
 800999e:	4630      	mov	r0, r6
 80099a0:	f000 fdba 	bl	800a518 <__multadd>
 80099a4:	9b07      	ldr	r3, [sp, #28]
 80099a6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80099aa:	4605      	mov	r5, r0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	f000 8191 	beq.w	8009cd4 <_dtoa_r+0xa94>
 80099b2:	4639      	mov	r1, r7
 80099b4:	2300      	movs	r3, #0
 80099b6:	220a      	movs	r2, #10
 80099b8:	4630      	mov	r0, r6
 80099ba:	f000 fdad 	bl	800a518 <__multadd>
 80099be:	f1ba 0f00 	cmp.w	sl, #0
 80099c2:	4607      	mov	r7, r0
 80099c4:	f300 808d 	bgt.w	8009ae2 <_dtoa_r+0x8a2>
 80099c8:	9b06      	ldr	r3, [sp, #24]
 80099ca:	2b02      	cmp	r3, #2
 80099cc:	dc50      	bgt.n	8009a70 <_dtoa_r+0x830>
 80099ce:	e088      	b.n	8009ae2 <_dtoa_r+0x8a2>
 80099d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099d2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80099d6:	e751      	b.n	800987c <_dtoa_r+0x63c>
 80099d8:	f109 34ff 	add.w	r4, r9, #4294967295
 80099dc:	42a3      	cmp	r3, r4
 80099de:	bfbf      	itttt	lt
 80099e0:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 80099e2:	1ae3      	sublt	r3, r4, r3
 80099e4:	18d2      	addlt	r2, r2, r3
 80099e6:	9209      	strlt	r2, [sp, #36]	; 0x24
 80099e8:	bfb6      	itet	lt
 80099ea:	4623      	movlt	r3, r4
 80099ec:	1b1c      	subge	r4, r3, r4
 80099ee:	2400      	movlt	r4, #0
 80099f0:	f1b9 0f00 	cmp.w	r9, #0
 80099f4:	bfb5      	itete	lt
 80099f6:	9a04      	ldrlt	r2, [sp, #16]
 80099f8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80099fc:	eba2 0809 	sublt.w	r8, r2, r9
 8009a00:	464a      	movge	r2, r9
 8009a02:	bfb8      	it	lt
 8009a04:	2200      	movlt	r2, #0
 8009a06:	e73c      	b.n	8009882 <_dtoa_r+0x642>
 8009a08:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009a0c:	9f07      	ldr	r7, [sp, #28]
 8009a0e:	461c      	mov	r4, r3
 8009a10:	e744      	b.n	800989c <_dtoa_r+0x65c>
 8009a12:	461a      	mov	r2, r3
 8009a14:	e770      	b.n	80098f8 <_dtoa_r+0x6b8>
 8009a16:	9b06      	ldr	r3, [sp, #24]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	dc18      	bgt.n	8009a4e <_dtoa_r+0x80e>
 8009a1c:	9b02      	ldr	r3, [sp, #8]
 8009a1e:	b9b3      	cbnz	r3, 8009a4e <_dtoa_r+0x80e>
 8009a20:	9b03      	ldr	r3, [sp, #12]
 8009a22:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8009a26:	b9a2      	cbnz	r2, 8009a52 <_dtoa_r+0x812>
 8009a28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009a2c:	0d12      	lsrs	r2, r2, #20
 8009a2e:	0512      	lsls	r2, r2, #20
 8009a30:	b18a      	cbz	r2, 8009a56 <_dtoa_r+0x816>
 8009a32:	9b04      	ldr	r3, [sp, #16]
 8009a34:	3301      	adds	r3, #1
 8009a36:	9304      	str	r3, [sp, #16]
 8009a38:	9b05      	ldr	r3, [sp, #20]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	9305      	str	r3, [sp, #20]
 8009a3e:	2301      	movs	r3, #1
 8009a40:	930a      	str	r3, [sp, #40]	; 0x28
 8009a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	f47f af70 	bne.w	800992a <_dtoa_r+0x6ea>
 8009a4a:	2001      	movs	r0, #1
 8009a4c:	e775      	b.n	800993a <_dtoa_r+0x6fa>
 8009a4e:	2300      	movs	r3, #0
 8009a50:	e7f6      	b.n	8009a40 <_dtoa_r+0x800>
 8009a52:	9b02      	ldr	r3, [sp, #8]
 8009a54:	e7f4      	b.n	8009a40 <_dtoa_r+0x800>
 8009a56:	920a      	str	r2, [sp, #40]	; 0x28
 8009a58:	e7f3      	b.n	8009a42 <_dtoa_r+0x802>
 8009a5a:	d082      	beq.n	8009962 <_dtoa_r+0x722>
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	301c      	adds	r0, #28
 8009a60:	e778      	b.n	8009954 <_dtoa_r+0x714>
 8009a62:	f1b9 0f00 	cmp.w	r9, #0
 8009a66:	dc37      	bgt.n	8009ad8 <_dtoa_r+0x898>
 8009a68:	9b06      	ldr	r3, [sp, #24]
 8009a6a:	2b02      	cmp	r3, #2
 8009a6c:	dd34      	ble.n	8009ad8 <_dtoa_r+0x898>
 8009a6e:	46ca      	mov	sl, r9
 8009a70:	f1ba 0f00 	cmp.w	sl, #0
 8009a74:	d10d      	bne.n	8009a92 <_dtoa_r+0x852>
 8009a76:	4621      	mov	r1, r4
 8009a78:	4653      	mov	r3, sl
 8009a7a:	2205      	movs	r2, #5
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	f000 fd4b 	bl	800a518 <__multadd>
 8009a82:	4601      	mov	r1, r0
 8009a84:	4604      	mov	r4, r0
 8009a86:	4628      	mov	r0, r5
 8009a88:	f000 ffb0 	bl	800a9ec <__mcmp>
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	f73f adeb 	bgt.w	8009668 <_dtoa_r+0x428>
 8009a92:	9b08      	ldr	r3, [sp, #32]
 8009a94:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009a98:	ea6f 0b03 	mvn.w	fp, r3
 8009a9c:	f04f 0900 	mov.w	r9, #0
 8009aa0:	4621      	mov	r1, r4
 8009aa2:	4630      	mov	r0, r6
 8009aa4:	f000 fd16 	bl	800a4d4 <_Bfree>
 8009aa8:	2f00      	cmp	r7, #0
 8009aaa:	f43f aea8 	beq.w	80097fe <_dtoa_r+0x5be>
 8009aae:	f1b9 0f00 	cmp.w	r9, #0
 8009ab2:	d005      	beq.n	8009ac0 <_dtoa_r+0x880>
 8009ab4:	45b9      	cmp	r9, r7
 8009ab6:	d003      	beq.n	8009ac0 <_dtoa_r+0x880>
 8009ab8:	4649      	mov	r1, r9
 8009aba:	4630      	mov	r0, r6
 8009abc:	f000 fd0a 	bl	800a4d4 <_Bfree>
 8009ac0:	4639      	mov	r1, r7
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	f000 fd06 	bl	800a4d4 <_Bfree>
 8009ac8:	e699      	b.n	80097fe <_dtoa_r+0x5be>
 8009aca:	2400      	movs	r4, #0
 8009acc:	4627      	mov	r7, r4
 8009ace:	e7e0      	b.n	8009a92 <_dtoa_r+0x852>
 8009ad0:	46bb      	mov	fp, r7
 8009ad2:	4604      	mov	r4, r0
 8009ad4:	4607      	mov	r7, r0
 8009ad6:	e5c7      	b.n	8009668 <_dtoa_r+0x428>
 8009ad8:	9b07      	ldr	r3, [sp, #28]
 8009ada:	46ca      	mov	sl, r9
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	f000 8100 	beq.w	8009ce2 <_dtoa_r+0xaa2>
 8009ae2:	f1b8 0f00 	cmp.w	r8, #0
 8009ae6:	dd05      	ble.n	8009af4 <_dtoa_r+0x8b4>
 8009ae8:	4639      	mov	r1, r7
 8009aea:	4642      	mov	r2, r8
 8009aec:	4630      	mov	r0, r6
 8009aee:	f000 ff0d 	bl	800a90c <__lshift>
 8009af2:	4607      	mov	r7, r0
 8009af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d05d      	beq.n	8009bb6 <_dtoa_r+0x976>
 8009afa:	6879      	ldr	r1, [r7, #4]
 8009afc:	4630      	mov	r0, r6
 8009afe:	f000 fca9 	bl	800a454 <_Balloc>
 8009b02:	4680      	mov	r8, r0
 8009b04:	b928      	cbnz	r0, 8009b12 <_dtoa_r+0x8d2>
 8009b06:	4b82      	ldr	r3, [pc, #520]	; (8009d10 <_dtoa_r+0xad0>)
 8009b08:	4602      	mov	r2, r0
 8009b0a:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009b0e:	f7ff bbaf 	b.w	8009270 <_dtoa_r+0x30>
 8009b12:	693a      	ldr	r2, [r7, #16]
 8009b14:	3202      	adds	r2, #2
 8009b16:	0092      	lsls	r2, r2, #2
 8009b18:	f107 010c 	add.w	r1, r7, #12
 8009b1c:	300c      	adds	r0, #12
 8009b1e:	f000 fc8b 	bl	800a438 <memcpy>
 8009b22:	2201      	movs	r2, #1
 8009b24:	4641      	mov	r1, r8
 8009b26:	4630      	mov	r0, r6
 8009b28:	f000 fef0 	bl	800a90c <__lshift>
 8009b2c:	9b01      	ldr	r3, [sp, #4]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	9304      	str	r3, [sp, #16]
 8009b32:	9b01      	ldr	r3, [sp, #4]
 8009b34:	4453      	add	r3, sl
 8009b36:	9308      	str	r3, [sp, #32]
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	f003 0301 	and.w	r3, r3, #1
 8009b3e:	46b9      	mov	r9, r7
 8009b40:	9307      	str	r3, [sp, #28]
 8009b42:	4607      	mov	r7, r0
 8009b44:	9b04      	ldr	r3, [sp, #16]
 8009b46:	4621      	mov	r1, r4
 8009b48:	3b01      	subs	r3, #1
 8009b4a:	4628      	mov	r0, r5
 8009b4c:	9302      	str	r3, [sp, #8]
 8009b4e:	f7ff faeb 	bl	8009128 <quorem>
 8009b52:	4603      	mov	r3, r0
 8009b54:	3330      	adds	r3, #48	; 0x30
 8009b56:	9005      	str	r0, [sp, #20]
 8009b58:	4649      	mov	r1, r9
 8009b5a:	4628      	mov	r0, r5
 8009b5c:	9309      	str	r3, [sp, #36]	; 0x24
 8009b5e:	f000 ff45 	bl	800a9ec <__mcmp>
 8009b62:	463a      	mov	r2, r7
 8009b64:	4682      	mov	sl, r0
 8009b66:	4621      	mov	r1, r4
 8009b68:	4630      	mov	r0, r6
 8009b6a:	f000 ff5b 	bl	800aa24 <__mdiff>
 8009b6e:	68c2      	ldr	r2, [r0, #12]
 8009b70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b72:	4680      	mov	r8, r0
 8009b74:	bb0a      	cbnz	r2, 8009bba <_dtoa_r+0x97a>
 8009b76:	4601      	mov	r1, r0
 8009b78:	4628      	mov	r0, r5
 8009b7a:	f000 ff37 	bl	800a9ec <__mcmp>
 8009b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b80:	4602      	mov	r2, r0
 8009b82:	4641      	mov	r1, r8
 8009b84:	4630      	mov	r0, r6
 8009b86:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8009b8a:	f000 fca3 	bl	800a4d4 <_Bfree>
 8009b8e:	9b06      	ldr	r3, [sp, #24]
 8009b90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b92:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009b96:	ea43 0102 	orr.w	r1, r3, r2
 8009b9a:	9b07      	ldr	r3, [sp, #28]
 8009b9c:	430b      	orrs	r3, r1
 8009b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ba0:	d10d      	bne.n	8009bbe <_dtoa_r+0x97e>
 8009ba2:	2b39      	cmp	r3, #57	; 0x39
 8009ba4:	d029      	beq.n	8009bfa <_dtoa_r+0x9ba>
 8009ba6:	f1ba 0f00 	cmp.w	sl, #0
 8009baa:	dd01      	ble.n	8009bb0 <_dtoa_r+0x970>
 8009bac:	9b05      	ldr	r3, [sp, #20]
 8009bae:	3331      	adds	r3, #49	; 0x31
 8009bb0:	9a02      	ldr	r2, [sp, #8]
 8009bb2:	7013      	strb	r3, [r2, #0]
 8009bb4:	e774      	b.n	8009aa0 <_dtoa_r+0x860>
 8009bb6:	4638      	mov	r0, r7
 8009bb8:	e7b8      	b.n	8009b2c <_dtoa_r+0x8ec>
 8009bba:	2201      	movs	r2, #1
 8009bbc:	e7e1      	b.n	8009b82 <_dtoa_r+0x942>
 8009bbe:	f1ba 0f00 	cmp.w	sl, #0
 8009bc2:	db06      	blt.n	8009bd2 <_dtoa_r+0x992>
 8009bc4:	9906      	ldr	r1, [sp, #24]
 8009bc6:	ea41 0a0a 	orr.w	sl, r1, sl
 8009bca:	9907      	ldr	r1, [sp, #28]
 8009bcc:	ea5a 0101 	orrs.w	r1, sl, r1
 8009bd0:	d120      	bne.n	8009c14 <_dtoa_r+0x9d4>
 8009bd2:	2a00      	cmp	r2, #0
 8009bd4:	ddec      	ble.n	8009bb0 <_dtoa_r+0x970>
 8009bd6:	4629      	mov	r1, r5
 8009bd8:	2201      	movs	r2, #1
 8009bda:	4630      	mov	r0, r6
 8009bdc:	9304      	str	r3, [sp, #16]
 8009bde:	f000 fe95 	bl	800a90c <__lshift>
 8009be2:	4621      	mov	r1, r4
 8009be4:	4605      	mov	r5, r0
 8009be6:	f000 ff01 	bl	800a9ec <__mcmp>
 8009bea:	2800      	cmp	r0, #0
 8009bec:	9b04      	ldr	r3, [sp, #16]
 8009bee:	dc02      	bgt.n	8009bf6 <_dtoa_r+0x9b6>
 8009bf0:	d1de      	bne.n	8009bb0 <_dtoa_r+0x970>
 8009bf2:	07da      	lsls	r2, r3, #31
 8009bf4:	d5dc      	bpl.n	8009bb0 <_dtoa_r+0x970>
 8009bf6:	2b39      	cmp	r3, #57	; 0x39
 8009bf8:	d1d8      	bne.n	8009bac <_dtoa_r+0x96c>
 8009bfa:	9a02      	ldr	r2, [sp, #8]
 8009bfc:	2339      	movs	r3, #57	; 0x39
 8009bfe:	7013      	strb	r3, [r2, #0]
 8009c00:	4643      	mov	r3, r8
 8009c02:	4698      	mov	r8, r3
 8009c04:	3b01      	subs	r3, #1
 8009c06:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8009c0a:	2a39      	cmp	r2, #57	; 0x39
 8009c0c:	d051      	beq.n	8009cb2 <_dtoa_r+0xa72>
 8009c0e:	3201      	adds	r2, #1
 8009c10:	701a      	strb	r2, [r3, #0]
 8009c12:	e745      	b.n	8009aa0 <_dtoa_r+0x860>
 8009c14:	2a00      	cmp	r2, #0
 8009c16:	dd03      	ble.n	8009c20 <_dtoa_r+0x9e0>
 8009c18:	2b39      	cmp	r3, #57	; 0x39
 8009c1a:	d0ee      	beq.n	8009bfa <_dtoa_r+0x9ba>
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	e7c7      	b.n	8009bb0 <_dtoa_r+0x970>
 8009c20:	9a04      	ldr	r2, [sp, #16]
 8009c22:	9908      	ldr	r1, [sp, #32]
 8009c24:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009c28:	428a      	cmp	r2, r1
 8009c2a:	d02b      	beq.n	8009c84 <_dtoa_r+0xa44>
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	2300      	movs	r3, #0
 8009c30:	220a      	movs	r2, #10
 8009c32:	4630      	mov	r0, r6
 8009c34:	f000 fc70 	bl	800a518 <__multadd>
 8009c38:	45b9      	cmp	r9, r7
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	f04f 0300 	mov.w	r3, #0
 8009c40:	f04f 020a 	mov.w	r2, #10
 8009c44:	4649      	mov	r1, r9
 8009c46:	4630      	mov	r0, r6
 8009c48:	d107      	bne.n	8009c5a <_dtoa_r+0xa1a>
 8009c4a:	f000 fc65 	bl	800a518 <__multadd>
 8009c4e:	4681      	mov	r9, r0
 8009c50:	4607      	mov	r7, r0
 8009c52:	9b04      	ldr	r3, [sp, #16]
 8009c54:	3301      	adds	r3, #1
 8009c56:	9304      	str	r3, [sp, #16]
 8009c58:	e774      	b.n	8009b44 <_dtoa_r+0x904>
 8009c5a:	f000 fc5d 	bl	800a518 <__multadd>
 8009c5e:	4639      	mov	r1, r7
 8009c60:	4681      	mov	r9, r0
 8009c62:	2300      	movs	r3, #0
 8009c64:	220a      	movs	r2, #10
 8009c66:	4630      	mov	r0, r6
 8009c68:	f000 fc56 	bl	800a518 <__multadd>
 8009c6c:	4607      	mov	r7, r0
 8009c6e:	e7f0      	b.n	8009c52 <_dtoa_r+0xa12>
 8009c70:	f1ba 0f00 	cmp.w	sl, #0
 8009c74:	9a01      	ldr	r2, [sp, #4]
 8009c76:	bfcc      	ite	gt
 8009c78:	46d0      	movgt	r8, sl
 8009c7a:	f04f 0801 	movle.w	r8, #1
 8009c7e:	4490      	add	r8, r2
 8009c80:	f04f 0900 	mov.w	r9, #0
 8009c84:	4629      	mov	r1, r5
 8009c86:	2201      	movs	r2, #1
 8009c88:	4630      	mov	r0, r6
 8009c8a:	9302      	str	r3, [sp, #8]
 8009c8c:	f000 fe3e 	bl	800a90c <__lshift>
 8009c90:	4621      	mov	r1, r4
 8009c92:	4605      	mov	r5, r0
 8009c94:	f000 feaa 	bl	800a9ec <__mcmp>
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	dcb1      	bgt.n	8009c00 <_dtoa_r+0x9c0>
 8009c9c:	d102      	bne.n	8009ca4 <_dtoa_r+0xa64>
 8009c9e:	9b02      	ldr	r3, [sp, #8]
 8009ca0:	07db      	lsls	r3, r3, #31
 8009ca2:	d4ad      	bmi.n	8009c00 <_dtoa_r+0x9c0>
 8009ca4:	4643      	mov	r3, r8
 8009ca6:	4698      	mov	r8, r3
 8009ca8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009cac:	2a30      	cmp	r2, #48	; 0x30
 8009cae:	d0fa      	beq.n	8009ca6 <_dtoa_r+0xa66>
 8009cb0:	e6f6      	b.n	8009aa0 <_dtoa_r+0x860>
 8009cb2:	9a01      	ldr	r2, [sp, #4]
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d1a4      	bne.n	8009c02 <_dtoa_r+0x9c2>
 8009cb8:	f10b 0b01 	add.w	fp, fp, #1
 8009cbc:	2331      	movs	r3, #49	; 0x31
 8009cbe:	e778      	b.n	8009bb2 <_dtoa_r+0x972>
 8009cc0:	4b14      	ldr	r3, [pc, #80]	; (8009d14 <_dtoa_r+0xad4>)
 8009cc2:	f7ff bb27 	b.w	8009314 <_dtoa_r+0xd4>
 8009cc6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	f47f ab03 	bne.w	80092d4 <_dtoa_r+0x94>
 8009cce:	4b12      	ldr	r3, [pc, #72]	; (8009d18 <_dtoa_r+0xad8>)
 8009cd0:	f7ff bb20 	b.w	8009314 <_dtoa_r+0xd4>
 8009cd4:	f1ba 0f00 	cmp.w	sl, #0
 8009cd8:	dc03      	bgt.n	8009ce2 <_dtoa_r+0xaa2>
 8009cda:	9b06      	ldr	r3, [sp, #24]
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	f73f aec7 	bgt.w	8009a70 <_dtoa_r+0x830>
 8009ce2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009ce6:	4621      	mov	r1, r4
 8009ce8:	4628      	mov	r0, r5
 8009cea:	f7ff fa1d 	bl	8009128 <quorem>
 8009cee:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009cf2:	f808 3b01 	strb.w	r3, [r8], #1
 8009cf6:	9a01      	ldr	r2, [sp, #4]
 8009cf8:	eba8 0202 	sub.w	r2, r8, r2
 8009cfc:	4592      	cmp	sl, r2
 8009cfe:	ddb7      	ble.n	8009c70 <_dtoa_r+0xa30>
 8009d00:	4629      	mov	r1, r5
 8009d02:	2300      	movs	r3, #0
 8009d04:	220a      	movs	r2, #10
 8009d06:	4630      	mov	r0, r6
 8009d08:	f000 fc06 	bl	800a518 <__multadd>
 8009d0c:	4605      	mov	r5, r0
 8009d0e:	e7ea      	b.n	8009ce6 <_dtoa_r+0xaa6>
 8009d10:	0800c118 	.word	0x0800c118
 8009d14:	0800bf18 	.word	0x0800bf18
 8009d18:	0800c099 	.word	0x0800c099

08009d1c <rshift>:
 8009d1c:	6903      	ldr	r3, [r0, #16]
 8009d1e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009d22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009d26:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009d2a:	f100 0414 	add.w	r4, r0, #20
 8009d2e:	dd45      	ble.n	8009dbc <rshift+0xa0>
 8009d30:	f011 011f 	ands.w	r1, r1, #31
 8009d34:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009d38:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009d3c:	d10c      	bne.n	8009d58 <rshift+0x3c>
 8009d3e:	f100 0710 	add.w	r7, r0, #16
 8009d42:	4629      	mov	r1, r5
 8009d44:	42b1      	cmp	r1, r6
 8009d46:	d334      	bcc.n	8009db2 <rshift+0x96>
 8009d48:	1a9b      	subs	r3, r3, r2
 8009d4a:	009b      	lsls	r3, r3, #2
 8009d4c:	1eea      	subs	r2, r5, #3
 8009d4e:	4296      	cmp	r6, r2
 8009d50:	bf38      	it	cc
 8009d52:	2300      	movcc	r3, #0
 8009d54:	4423      	add	r3, r4
 8009d56:	e015      	b.n	8009d84 <rshift+0x68>
 8009d58:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009d5c:	f1c1 0820 	rsb	r8, r1, #32
 8009d60:	40cf      	lsrs	r7, r1
 8009d62:	f105 0e04 	add.w	lr, r5, #4
 8009d66:	46a1      	mov	r9, r4
 8009d68:	4576      	cmp	r6, lr
 8009d6a:	46f4      	mov	ip, lr
 8009d6c:	d815      	bhi.n	8009d9a <rshift+0x7e>
 8009d6e:	1a9a      	subs	r2, r3, r2
 8009d70:	0092      	lsls	r2, r2, #2
 8009d72:	3a04      	subs	r2, #4
 8009d74:	3501      	adds	r5, #1
 8009d76:	42ae      	cmp	r6, r5
 8009d78:	bf38      	it	cc
 8009d7a:	2200      	movcc	r2, #0
 8009d7c:	18a3      	adds	r3, r4, r2
 8009d7e:	50a7      	str	r7, [r4, r2]
 8009d80:	b107      	cbz	r7, 8009d84 <rshift+0x68>
 8009d82:	3304      	adds	r3, #4
 8009d84:	1b1a      	subs	r2, r3, r4
 8009d86:	42a3      	cmp	r3, r4
 8009d88:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009d8c:	bf08      	it	eq
 8009d8e:	2300      	moveq	r3, #0
 8009d90:	6102      	str	r2, [r0, #16]
 8009d92:	bf08      	it	eq
 8009d94:	6143      	streq	r3, [r0, #20]
 8009d96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d9a:	f8dc c000 	ldr.w	ip, [ip]
 8009d9e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009da2:	ea4c 0707 	orr.w	r7, ip, r7
 8009da6:	f849 7b04 	str.w	r7, [r9], #4
 8009daa:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009dae:	40cf      	lsrs	r7, r1
 8009db0:	e7da      	b.n	8009d68 <rshift+0x4c>
 8009db2:	f851 cb04 	ldr.w	ip, [r1], #4
 8009db6:	f847 cf04 	str.w	ip, [r7, #4]!
 8009dba:	e7c3      	b.n	8009d44 <rshift+0x28>
 8009dbc:	4623      	mov	r3, r4
 8009dbe:	e7e1      	b.n	8009d84 <rshift+0x68>

08009dc0 <__hexdig_fun>:
 8009dc0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009dc4:	2b09      	cmp	r3, #9
 8009dc6:	d802      	bhi.n	8009dce <__hexdig_fun+0xe>
 8009dc8:	3820      	subs	r0, #32
 8009dca:	b2c0      	uxtb	r0, r0
 8009dcc:	4770      	bx	lr
 8009dce:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009dd2:	2b05      	cmp	r3, #5
 8009dd4:	d801      	bhi.n	8009dda <__hexdig_fun+0x1a>
 8009dd6:	3847      	subs	r0, #71	; 0x47
 8009dd8:	e7f7      	b.n	8009dca <__hexdig_fun+0xa>
 8009dda:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009dde:	2b05      	cmp	r3, #5
 8009de0:	d801      	bhi.n	8009de6 <__hexdig_fun+0x26>
 8009de2:	3827      	subs	r0, #39	; 0x27
 8009de4:	e7f1      	b.n	8009dca <__hexdig_fun+0xa>
 8009de6:	2000      	movs	r0, #0
 8009de8:	4770      	bx	lr
	...

08009dec <__gethex>:
 8009dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df0:	ed2d 8b02 	vpush	{d8}
 8009df4:	b089      	sub	sp, #36	; 0x24
 8009df6:	ee08 0a10 	vmov	s16, r0
 8009dfa:	9304      	str	r3, [sp, #16]
 8009dfc:	4bb4      	ldr	r3, [pc, #720]	; (800a0d0 <__gethex+0x2e4>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	9301      	str	r3, [sp, #4]
 8009e02:	4618      	mov	r0, r3
 8009e04:	468b      	mov	fp, r1
 8009e06:	4690      	mov	r8, r2
 8009e08:	f7f6 fa1a 	bl	8000240 <strlen>
 8009e0c:	9b01      	ldr	r3, [sp, #4]
 8009e0e:	f8db 2000 	ldr.w	r2, [fp]
 8009e12:	4403      	add	r3, r0
 8009e14:	4682      	mov	sl, r0
 8009e16:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009e1a:	9305      	str	r3, [sp, #20]
 8009e1c:	1c93      	adds	r3, r2, #2
 8009e1e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009e22:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009e26:	32fe      	adds	r2, #254	; 0xfe
 8009e28:	18d1      	adds	r1, r2, r3
 8009e2a:	461f      	mov	r7, r3
 8009e2c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009e30:	9100      	str	r1, [sp, #0]
 8009e32:	2830      	cmp	r0, #48	; 0x30
 8009e34:	d0f8      	beq.n	8009e28 <__gethex+0x3c>
 8009e36:	f7ff ffc3 	bl	8009dc0 <__hexdig_fun>
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	d13a      	bne.n	8009eb6 <__gethex+0xca>
 8009e40:	9901      	ldr	r1, [sp, #4]
 8009e42:	4652      	mov	r2, sl
 8009e44:	4638      	mov	r0, r7
 8009e46:	f001 fa2f 	bl	800b2a8 <strncmp>
 8009e4a:	4605      	mov	r5, r0
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d168      	bne.n	8009f22 <__gethex+0x136>
 8009e50:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009e54:	eb07 060a 	add.w	r6, r7, sl
 8009e58:	f7ff ffb2 	bl	8009dc0 <__hexdig_fun>
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	d062      	beq.n	8009f26 <__gethex+0x13a>
 8009e60:	4633      	mov	r3, r6
 8009e62:	7818      	ldrb	r0, [r3, #0]
 8009e64:	2830      	cmp	r0, #48	; 0x30
 8009e66:	461f      	mov	r7, r3
 8009e68:	f103 0301 	add.w	r3, r3, #1
 8009e6c:	d0f9      	beq.n	8009e62 <__gethex+0x76>
 8009e6e:	f7ff ffa7 	bl	8009dc0 <__hexdig_fun>
 8009e72:	2301      	movs	r3, #1
 8009e74:	fab0 f480 	clz	r4, r0
 8009e78:	0964      	lsrs	r4, r4, #5
 8009e7a:	4635      	mov	r5, r6
 8009e7c:	9300      	str	r3, [sp, #0]
 8009e7e:	463a      	mov	r2, r7
 8009e80:	4616      	mov	r6, r2
 8009e82:	3201      	adds	r2, #1
 8009e84:	7830      	ldrb	r0, [r6, #0]
 8009e86:	f7ff ff9b 	bl	8009dc0 <__hexdig_fun>
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	d1f8      	bne.n	8009e80 <__gethex+0x94>
 8009e8e:	9901      	ldr	r1, [sp, #4]
 8009e90:	4652      	mov	r2, sl
 8009e92:	4630      	mov	r0, r6
 8009e94:	f001 fa08 	bl	800b2a8 <strncmp>
 8009e98:	b980      	cbnz	r0, 8009ebc <__gethex+0xd0>
 8009e9a:	b94d      	cbnz	r5, 8009eb0 <__gethex+0xc4>
 8009e9c:	eb06 050a 	add.w	r5, r6, sl
 8009ea0:	462a      	mov	r2, r5
 8009ea2:	4616      	mov	r6, r2
 8009ea4:	3201      	adds	r2, #1
 8009ea6:	7830      	ldrb	r0, [r6, #0]
 8009ea8:	f7ff ff8a 	bl	8009dc0 <__hexdig_fun>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	d1f8      	bne.n	8009ea2 <__gethex+0xb6>
 8009eb0:	1bad      	subs	r5, r5, r6
 8009eb2:	00ad      	lsls	r5, r5, #2
 8009eb4:	e004      	b.n	8009ec0 <__gethex+0xd4>
 8009eb6:	2400      	movs	r4, #0
 8009eb8:	4625      	mov	r5, r4
 8009eba:	e7e0      	b.n	8009e7e <__gethex+0x92>
 8009ebc:	2d00      	cmp	r5, #0
 8009ebe:	d1f7      	bne.n	8009eb0 <__gethex+0xc4>
 8009ec0:	7833      	ldrb	r3, [r6, #0]
 8009ec2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ec6:	2b50      	cmp	r3, #80	; 0x50
 8009ec8:	d13b      	bne.n	8009f42 <__gethex+0x156>
 8009eca:	7873      	ldrb	r3, [r6, #1]
 8009ecc:	2b2b      	cmp	r3, #43	; 0x2b
 8009ece:	d02c      	beq.n	8009f2a <__gethex+0x13e>
 8009ed0:	2b2d      	cmp	r3, #45	; 0x2d
 8009ed2:	d02e      	beq.n	8009f32 <__gethex+0x146>
 8009ed4:	1c71      	adds	r1, r6, #1
 8009ed6:	f04f 0900 	mov.w	r9, #0
 8009eda:	7808      	ldrb	r0, [r1, #0]
 8009edc:	f7ff ff70 	bl	8009dc0 <__hexdig_fun>
 8009ee0:	1e43      	subs	r3, r0, #1
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	2b18      	cmp	r3, #24
 8009ee6:	d82c      	bhi.n	8009f42 <__gethex+0x156>
 8009ee8:	f1a0 0210 	sub.w	r2, r0, #16
 8009eec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009ef0:	f7ff ff66 	bl	8009dc0 <__hexdig_fun>
 8009ef4:	1e43      	subs	r3, r0, #1
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	2b18      	cmp	r3, #24
 8009efa:	d91d      	bls.n	8009f38 <__gethex+0x14c>
 8009efc:	f1b9 0f00 	cmp.w	r9, #0
 8009f00:	d000      	beq.n	8009f04 <__gethex+0x118>
 8009f02:	4252      	negs	r2, r2
 8009f04:	4415      	add	r5, r2
 8009f06:	f8cb 1000 	str.w	r1, [fp]
 8009f0a:	b1e4      	cbz	r4, 8009f46 <__gethex+0x15a>
 8009f0c:	9b00      	ldr	r3, [sp, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	bf14      	ite	ne
 8009f12:	2700      	movne	r7, #0
 8009f14:	2706      	moveq	r7, #6
 8009f16:	4638      	mov	r0, r7
 8009f18:	b009      	add	sp, #36	; 0x24
 8009f1a:	ecbd 8b02 	vpop	{d8}
 8009f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f22:	463e      	mov	r6, r7
 8009f24:	4625      	mov	r5, r4
 8009f26:	2401      	movs	r4, #1
 8009f28:	e7ca      	b.n	8009ec0 <__gethex+0xd4>
 8009f2a:	f04f 0900 	mov.w	r9, #0
 8009f2e:	1cb1      	adds	r1, r6, #2
 8009f30:	e7d3      	b.n	8009eda <__gethex+0xee>
 8009f32:	f04f 0901 	mov.w	r9, #1
 8009f36:	e7fa      	b.n	8009f2e <__gethex+0x142>
 8009f38:	230a      	movs	r3, #10
 8009f3a:	fb03 0202 	mla	r2, r3, r2, r0
 8009f3e:	3a10      	subs	r2, #16
 8009f40:	e7d4      	b.n	8009eec <__gethex+0x100>
 8009f42:	4631      	mov	r1, r6
 8009f44:	e7df      	b.n	8009f06 <__gethex+0x11a>
 8009f46:	1bf3      	subs	r3, r6, r7
 8009f48:	3b01      	subs	r3, #1
 8009f4a:	4621      	mov	r1, r4
 8009f4c:	2b07      	cmp	r3, #7
 8009f4e:	dc0b      	bgt.n	8009f68 <__gethex+0x17c>
 8009f50:	ee18 0a10 	vmov	r0, s16
 8009f54:	f000 fa7e 	bl	800a454 <_Balloc>
 8009f58:	4604      	mov	r4, r0
 8009f5a:	b940      	cbnz	r0, 8009f6e <__gethex+0x182>
 8009f5c:	4b5d      	ldr	r3, [pc, #372]	; (800a0d4 <__gethex+0x2e8>)
 8009f5e:	4602      	mov	r2, r0
 8009f60:	21de      	movs	r1, #222	; 0xde
 8009f62:	485d      	ldr	r0, [pc, #372]	; (800a0d8 <__gethex+0x2ec>)
 8009f64:	f001 f9c2 	bl	800b2ec <__assert_func>
 8009f68:	3101      	adds	r1, #1
 8009f6a:	105b      	asrs	r3, r3, #1
 8009f6c:	e7ee      	b.n	8009f4c <__gethex+0x160>
 8009f6e:	f100 0914 	add.w	r9, r0, #20
 8009f72:	f04f 0b00 	mov.w	fp, #0
 8009f76:	f1ca 0301 	rsb	r3, sl, #1
 8009f7a:	f8cd 9008 	str.w	r9, [sp, #8]
 8009f7e:	f8cd b000 	str.w	fp, [sp]
 8009f82:	9306      	str	r3, [sp, #24]
 8009f84:	42b7      	cmp	r7, r6
 8009f86:	d340      	bcc.n	800a00a <__gethex+0x21e>
 8009f88:	9802      	ldr	r0, [sp, #8]
 8009f8a:	9b00      	ldr	r3, [sp, #0]
 8009f8c:	f840 3b04 	str.w	r3, [r0], #4
 8009f90:	eba0 0009 	sub.w	r0, r0, r9
 8009f94:	1080      	asrs	r0, r0, #2
 8009f96:	0146      	lsls	r6, r0, #5
 8009f98:	6120      	str	r0, [r4, #16]
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f000 fb4c 	bl	800a638 <__hi0bits>
 8009fa0:	1a30      	subs	r0, r6, r0
 8009fa2:	f8d8 6000 	ldr.w	r6, [r8]
 8009fa6:	42b0      	cmp	r0, r6
 8009fa8:	dd63      	ble.n	800a072 <__gethex+0x286>
 8009faa:	1b87      	subs	r7, r0, r6
 8009fac:	4639      	mov	r1, r7
 8009fae:	4620      	mov	r0, r4
 8009fb0:	f000 feed 	bl	800ad8e <__any_on>
 8009fb4:	4682      	mov	sl, r0
 8009fb6:	b1a8      	cbz	r0, 8009fe4 <__gethex+0x1f8>
 8009fb8:	1e7b      	subs	r3, r7, #1
 8009fba:	1159      	asrs	r1, r3, #5
 8009fbc:	f003 021f 	and.w	r2, r3, #31
 8009fc0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009fc4:	f04f 0a01 	mov.w	sl, #1
 8009fc8:	fa0a f202 	lsl.w	r2, sl, r2
 8009fcc:	420a      	tst	r2, r1
 8009fce:	d009      	beq.n	8009fe4 <__gethex+0x1f8>
 8009fd0:	4553      	cmp	r3, sl
 8009fd2:	dd05      	ble.n	8009fe0 <__gethex+0x1f4>
 8009fd4:	1eb9      	subs	r1, r7, #2
 8009fd6:	4620      	mov	r0, r4
 8009fd8:	f000 fed9 	bl	800ad8e <__any_on>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d145      	bne.n	800a06c <__gethex+0x280>
 8009fe0:	f04f 0a02 	mov.w	sl, #2
 8009fe4:	4639      	mov	r1, r7
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	f7ff fe98 	bl	8009d1c <rshift>
 8009fec:	443d      	add	r5, r7
 8009fee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009ff2:	42ab      	cmp	r3, r5
 8009ff4:	da4c      	bge.n	800a090 <__gethex+0x2a4>
 8009ff6:	ee18 0a10 	vmov	r0, s16
 8009ffa:	4621      	mov	r1, r4
 8009ffc:	f000 fa6a 	bl	800a4d4 <_Bfree>
 800a000:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a002:	2300      	movs	r3, #0
 800a004:	6013      	str	r3, [r2, #0]
 800a006:	27a3      	movs	r7, #163	; 0xa3
 800a008:	e785      	b.n	8009f16 <__gethex+0x12a>
 800a00a:	1e73      	subs	r3, r6, #1
 800a00c:	9a05      	ldr	r2, [sp, #20]
 800a00e:	9303      	str	r3, [sp, #12]
 800a010:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a014:	4293      	cmp	r3, r2
 800a016:	d019      	beq.n	800a04c <__gethex+0x260>
 800a018:	f1bb 0f20 	cmp.w	fp, #32
 800a01c:	d107      	bne.n	800a02e <__gethex+0x242>
 800a01e:	9b02      	ldr	r3, [sp, #8]
 800a020:	9a00      	ldr	r2, [sp, #0]
 800a022:	f843 2b04 	str.w	r2, [r3], #4
 800a026:	9302      	str	r3, [sp, #8]
 800a028:	2300      	movs	r3, #0
 800a02a:	9300      	str	r3, [sp, #0]
 800a02c:	469b      	mov	fp, r3
 800a02e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a032:	f7ff fec5 	bl	8009dc0 <__hexdig_fun>
 800a036:	9b00      	ldr	r3, [sp, #0]
 800a038:	f000 000f 	and.w	r0, r0, #15
 800a03c:	fa00 f00b 	lsl.w	r0, r0, fp
 800a040:	4303      	orrs	r3, r0
 800a042:	9300      	str	r3, [sp, #0]
 800a044:	f10b 0b04 	add.w	fp, fp, #4
 800a048:	9b03      	ldr	r3, [sp, #12]
 800a04a:	e00d      	b.n	800a068 <__gethex+0x27c>
 800a04c:	9b03      	ldr	r3, [sp, #12]
 800a04e:	9a06      	ldr	r2, [sp, #24]
 800a050:	4413      	add	r3, r2
 800a052:	42bb      	cmp	r3, r7
 800a054:	d3e0      	bcc.n	800a018 <__gethex+0x22c>
 800a056:	4618      	mov	r0, r3
 800a058:	9901      	ldr	r1, [sp, #4]
 800a05a:	9307      	str	r3, [sp, #28]
 800a05c:	4652      	mov	r2, sl
 800a05e:	f001 f923 	bl	800b2a8 <strncmp>
 800a062:	9b07      	ldr	r3, [sp, #28]
 800a064:	2800      	cmp	r0, #0
 800a066:	d1d7      	bne.n	800a018 <__gethex+0x22c>
 800a068:	461e      	mov	r6, r3
 800a06a:	e78b      	b.n	8009f84 <__gethex+0x198>
 800a06c:	f04f 0a03 	mov.w	sl, #3
 800a070:	e7b8      	b.n	8009fe4 <__gethex+0x1f8>
 800a072:	da0a      	bge.n	800a08a <__gethex+0x29e>
 800a074:	1a37      	subs	r7, r6, r0
 800a076:	4621      	mov	r1, r4
 800a078:	ee18 0a10 	vmov	r0, s16
 800a07c:	463a      	mov	r2, r7
 800a07e:	f000 fc45 	bl	800a90c <__lshift>
 800a082:	1bed      	subs	r5, r5, r7
 800a084:	4604      	mov	r4, r0
 800a086:	f100 0914 	add.w	r9, r0, #20
 800a08a:	f04f 0a00 	mov.w	sl, #0
 800a08e:	e7ae      	b.n	8009fee <__gethex+0x202>
 800a090:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a094:	42a8      	cmp	r0, r5
 800a096:	dd72      	ble.n	800a17e <__gethex+0x392>
 800a098:	1b45      	subs	r5, r0, r5
 800a09a:	42ae      	cmp	r6, r5
 800a09c:	dc36      	bgt.n	800a10c <__gethex+0x320>
 800a09e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a0a2:	2b02      	cmp	r3, #2
 800a0a4:	d02a      	beq.n	800a0fc <__gethex+0x310>
 800a0a6:	2b03      	cmp	r3, #3
 800a0a8:	d02c      	beq.n	800a104 <__gethex+0x318>
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d11c      	bne.n	800a0e8 <__gethex+0x2fc>
 800a0ae:	42ae      	cmp	r6, r5
 800a0b0:	d11a      	bne.n	800a0e8 <__gethex+0x2fc>
 800a0b2:	2e01      	cmp	r6, #1
 800a0b4:	d112      	bne.n	800a0dc <__gethex+0x2f0>
 800a0b6:	9a04      	ldr	r2, [sp, #16]
 800a0b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a0bc:	6013      	str	r3, [r2, #0]
 800a0be:	2301      	movs	r3, #1
 800a0c0:	6123      	str	r3, [r4, #16]
 800a0c2:	f8c9 3000 	str.w	r3, [r9]
 800a0c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a0c8:	2762      	movs	r7, #98	; 0x62
 800a0ca:	601c      	str	r4, [r3, #0]
 800a0cc:	e723      	b.n	8009f16 <__gethex+0x12a>
 800a0ce:	bf00      	nop
 800a0d0:	0800c190 	.word	0x0800c190
 800a0d4:	0800c118 	.word	0x0800c118
 800a0d8:	0800c129 	.word	0x0800c129
 800a0dc:	1e71      	subs	r1, r6, #1
 800a0de:	4620      	mov	r0, r4
 800a0e0:	f000 fe55 	bl	800ad8e <__any_on>
 800a0e4:	2800      	cmp	r0, #0
 800a0e6:	d1e6      	bne.n	800a0b6 <__gethex+0x2ca>
 800a0e8:	ee18 0a10 	vmov	r0, s16
 800a0ec:	4621      	mov	r1, r4
 800a0ee:	f000 f9f1 	bl	800a4d4 <_Bfree>
 800a0f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	6013      	str	r3, [r2, #0]
 800a0f8:	2750      	movs	r7, #80	; 0x50
 800a0fa:	e70c      	b.n	8009f16 <__gethex+0x12a>
 800a0fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d1f2      	bne.n	800a0e8 <__gethex+0x2fc>
 800a102:	e7d8      	b.n	800a0b6 <__gethex+0x2ca>
 800a104:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a106:	2b00      	cmp	r3, #0
 800a108:	d1d5      	bne.n	800a0b6 <__gethex+0x2ca>
 800a10a:	e7ed      	b.n	800a0e8 <__gethex+0x2fc>
 800a10c:	1e6f      	subs	r7, r5, #1
 800a10e:	f1ba 0f00 	cmp.w	sl, #0
 800a112:	d131      	bne.n	800a178 <__gethex+0x38c>
 800a114:	b127      	cbz	r7, 800a120 <__gethex+0x334>
 800a116:	4639      	mov	r1, r7
 800a118:	4620      	mov	r0, r4
 800a11a:	f000 fe38 	bl	800ad8e <__any_on>
 800a11e:	4682      	mov	sl, r0
 800a120:	117b      	asrs	r3, r7, #5
 800a122:	2101      	movs	r1, #1
 800a124:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a128:	f007 071f 	and.w	r7, r7, #31
 800a12c:	fa01 f707 	lsl.w	r7, r1, r7
 800a130:	421f      	tst	r7, r3
 800a132:	4629      	mov	r1, r5
 800a134:	4620      	mov	r0, r4
 800a136:	bf18      	it	ne
 800a138:	f04a 0a02 	orrne.w	sl, sl, #2
 800a13c:	1b76      	subs	r6, r6, r5
 800a13e:	f7ff fded 	bl	8009d1c <rshift>
 800a142:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a146:	2702      	movs	r7, #2
 800a148:	f1ba 0f00 	cmp.w	sl, #0
 800a14c:	d048      	beq.n	800a1e0 <__gethex+0x3f4>
 800a14e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a152:	2b02      	cmp	r3, #2
 800a154:	d015      	beq.n	800a182 <__gethex+0x396>
 800a156:	2b03      	cmp	r3, #3
 800a158:	d017      	beq.n	800a18a <__gethex+0x39e>
 800a15a:	2b01      	cmp	r3, #1
 800a15c:	d109      	bne.n	800a172 <__gethex+0x386>
 800a15e:	f01a 0f02 	tst.w	sl, #2
 800a162:	d006      	beq.n	800a172 <__gethex+0x386>
 800a164:	f8d9 0000 	ldr.w	r0, [r9]
 800a168:	ea4a 0a00 	orr.w	sl, sl, r0
 800a16c:	f01a 0f01 	tst.w	sl, #1
 800a170:	d10e      	bne.n	800a190 <__gethex+0x3a4>
 800a172:	f047 0710 	orr.w	r7, r7, #16
 800a176:	e033      	b.n	800a1e0 <__gethex+0x3f4>
 800a178:	f04f 0a01 	mov.w	sl, #1
 800a17c:	e7d0      	b.n	800a120 <__gethex+0x334>
 800a17e:	2701      	movs	r7, #1
 800a180:	e7e2      	b.n	800a148 <__gethex+0x35c>
 800a182:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a184:	f1c3 0301 	rsb	r3, r3, #1
 800a188:	9315      	str	r3, [sp, #84]	; 0x54
 800a18a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d0f0      	beq.n	800a172 <__gethex+0x386>
 800a190:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a194:	f104 0314 	add.w	r3, r4, #20
 800a198:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a19c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a1a0:	f04f 0c00 	mov.w	ip, #0
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1aa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a1ae:	d01c      	beq.n	800a1ea <__gethex+0x3fe>
 800a1b0:	3201      	adds	r2, #1
 800a1b2:	6002      	str	r2, [r0, #0]
 800a1b4:	2f02      	cmp	r7, #2
 800a1b6:	f104 0314 	add.w	r3, r4, #20
 800a1ba:	d13f      	bne.n	800a23c <__gethex+0x450>
 800a1bc:	f8d8 2000 	ldr.w	r2, [r8]
 800a1c0:	3a01      	subs	r2, #1
 800a1c2:	42b2      	cmp	r2, r6
 800a1c4:	d10a      	bne.n	800a1dc <__gethex+0x3f0>
 800a1c6:	1171      	asrs	r1, r6, #5
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a1ce:	f006 061f 	and.w	r6, r6, #31
 800a1d2:	fa02 f606 	lsl.w	r6, r2, r6
 800a1d6:	421e      	tst	r6, r3
 800a1d8:	bf18      	it	ne
 800a1da:	4617      	movne	r7, r2
 800a1dc:	f047 0720 	orr.w	r7, r7, #32
 800a1e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a1e2:	601c      	str	r4, [r3, #0]
 800a1e4:	9b04      	ldr	r3, [sp, #16]
 800a1e6:	601d      	str	r5, [r3, #0]
 800a1e8:	e695      	b.n	8009f16 <__gethex+0x12a>
 800a1ea:	4299      	cmp	r1, r3
 800a1ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800a1f0:	d8d8      	bhi.n	800a1a4 <__gethex+0x3b8>
 800a1f2:	68a3      	ldr	r3, [r4, #8]
 800a1f4:	459b      	cmp	fp, r3
 800a1f6:	db19      	blt.n	800a22c <__gethex+0x440>
 800a1f8:	6861      	ldr	r1, [r4, #4]
 800a1fa:	ee18 0a10 	vmov	r0, s16
 800a1fe:	3101      	adds	r1, #1
 800a200:	f000 f928 	bl	800a454 <_Balloc>
 800a204:	4681      	mov	r9, r0
 800a206:	b918      	cbnz	r0, 800a210 <__gethex+0x424>
 800a208:	4b1a      	ldr	r3, [pc, #104]	; (800a274 <__gethex+0x488>)
 800a20a:	4602      	mov	r2, r0
 800a20c:	2184      	movs	r1, #132	; 0x84
 800a20e:	e6a8      	b.n	8009f62 <__gethex+0x176>
 800a210:	6922      	ldr	r2, [r4, #16]
 800a212:	3202      	adds	r2, #2
 800a214:	f104 010c 	add.w	r1, r4, #12
 800a218:	0092      	lsls	r2, r2, #2
 800a21a:	300c      	adds	r0, #12
 800a21c:	f000 f90c 	bl	800a438 <memcpy>
 800a220:	4621      	mov	r1, r4
 800a222:	ee18 0a10 	vmov	r0, s16
 800a226:	f000 f955 	bl	800a4d4 <_Bfree>
 800a22a:	464c      	mov	r4, r9
 800a22c:	6923      	ldr	r3, [r4, #16]
 800a22e:	1c5a      	adds	r2, r3, #1
 800a230:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a234:	6122      	str	r2, [r4, #16]
 800a236:	2201      	movs	r2, #1
 800a238:	615a      	str	r2, [r3, #20]
 800a23a:	e7bb      	b.n	800a1b4 <__gethex+0x3c8>
 800a23c:	6922      	ldr	r2, [r4, #16]
 800a23e:	455a      	cmp	r2, fp
 800a240:	dd0b      	ble.n	800a25a <__gethex+0x46e>
 800a242:	2101      	movs	r1, #1
 800a244:	4620      	mov	r0, r4
 800a246:	f7ff fd69 	bl	8009d1c <rshift>
 800a24a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a24e:	3501      	adds	r5, #1
 800a250:	42ab      	cmp	r3, r5
 800a252:	f6ff aed0 	blt.w	8009ff6 <__gethex+0x20a>
 800a256:	2701      	movs	r7, #1
 800a258:	e7c0      	b.n	800a1dc <__gethex+0x3f0>
 800a25a:	f016 061f 	ands.w	r6, r6, #31
 800a25e:	d0fa      	beq.n	800a256 <__gethex+0x46a>
 800a260:	4453      	add	r3, sl
 800a262:	f1c6 0620 	rsb	r6, r6, #32
 800a266:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a26a:	f000 f9e5 	bl	800a638 <__hi0bits>
 800a26e:	42b0      	cmp	r0, r6
 800a270:	dbe7      	blt.n	800a242 <__gethex+0x456>
 800a272:	e7f0      	b.n	800a256 <__gethex+0x46a>
 800a274:	0800c118 	.word	0x0800c118

0800a278 <L_shift>:
 800a278:	f1c2 0208 	rsb	r2, r2, #8
 800a27c:	0092      	lsls	r2, r2, #2
 800a27e:	b570      	push	{r4, r5, r6, lr}
 800a280:	f1c2 0620 	rsb	r6, r2, #32
 800a284:	6843      	ldr	r3, [r0, #4]
 800a286:	6804      	ldr	r4, [r0, #0]
 800a288:	fa03 f506 	lsl.w	r5, r3, r6
 800a28c:	432c      	orrs	r4, r5
 800a28e:	40d3      	lsrs	r3, r2
 800a290:	6004      	str	r4, [r0, #0]
 800a292:	f840 3f04 	str.w	r3, [r0, #4]!
 800a296:	4288      	cmp	r0, r1
 800a298:	d3f4      	bcc.n	800a284 <L_shift+0xc>
 800a29a:	bd70      	pop	{r4, r5, r6, pc}

0800a29c <__match>:
 800a29c:	b530      	push	{r4, r5, lr}
 800a29e:	6803      	ldr	r3, [r0, #0]
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a2a6:	b914      	cbnz	r4, 800a2ae <__match+0x12>
 800a2a8:	6003      	str	r3, [r0, #0]
 800a2aa:	2001      	movs	r0, #1
 800a2ac:	bd30      	pop	{r4, r5, pc}
 800a2ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a2b6:	2d19      	cmp	r5, #25
 800a2b8:	bf98      	it	ls
 800a2ba:	3220      	addls	r2, #32
 800a2bc:	42a2      	cmp	r2, r4
 800a2be:	d0f0      	beq.n	800a2a2 <__match+0x6>
 800a2c0:	2000      	movs	r0, #0
 800a2c2:	e7f3      	b.n	800a2ac <__match+0x10>

0800a2c4 <__hexnan>:
 800a2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c8:	680b      	ldr	r3, [r1, #0]
 800a2ca:	115e      	asrs	r6, r3, #5
 800a2cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a2d0:	f013 031f 	ands.w	r3, r3, #31
 800a2d4:	b087      	sub	sp, #28
 800a2d6:	bf18      	it	ne
 800a2d8:	3604      	addne	r6, #4
 800a2da:	2500      	movs	r5, #0
 800a2dc:	1f37      	subs	r7, r6, #4
 800a2de:	4690      	mov	r8, r2
 800a2e0:	6802      	ldr	r2, [r0, #0]
 800a2e2:	9301      	str	r3, [sp, #4]
 800a2e4:	4682      	mov	sl, r0
 800a2e6:	f846 5c04 	str.w	r5, [r6, #-4]
 800a2ea:	46b9      	mov	r9, r7
 800a2ec:	463c      	mov	r4, r7
 800a2ee:	9502      	str	r5, [sp, #8]
 800a2f0:	46ab      	mov	fp, r5
 800a2f2:	7851      	ldrb	r1, [r2, #1]
 800a2f4:	1c53      	adds	r3, r2, #1
 800a2f6:	9303      	str	r3, [sp, #12]
 800a2f8:	b341      	cbz	r1, 800a34c <__hexnan+0x88>
 800a2fa:	4608      	mov	r0, r1
 800a2fc:	9205      	str	r2, [sp, #20]
 800a2fe:	9104      	str	r1, [sp, #16]
 800a300:	f7ff fd5e 	bl	8009dc0 <__hexdig_fun>
 800a304:	2800      	cmp	r0, #0
 800a306:	d14f      	bne.n	800a3a8 <__hexnan+0xe4>
 800a308:	9904      	ldr	r1, [sp, #16]
 800a30a:	9a05      	ldr	r2, [sp, #20]
 800a30c:	2920      	cmp	r1, #32
 800a30e:	d818      	bhi.n	800a342 <__hexnan+0x7e>
 800a310:	9b02      	ldr	r3, [sp, #8]
 800a312:	459b      	cmp	fp, r3
 800a314:	dd13      	ble.n	800a33e <__hexnan+0x7a>
 800a316:	454c      	cmp	r4, r9
 800a318:	d206      	bcs.n	800a328 <__hexnan+0x64>
 800a31a:	2d07      	cmp	r5, #7
 800a31c:	dc04      	bgt.n	800a328 <__hexnan+0x64>
 800a31e:	462a      	mov	r2, r5
 800a320:	4649      	mov	r1, r9
 800a322:	4620      	mov	r0, r4
 800a324:	f7ff ffa8 	bl	800a278 <L_shift>
 800a328:	4544      	cmp	r4, r8
 800a32a:	d950      	bls.n	800a3ce <__hexnan+0x10a>
 800a32c:	2300      	movs	r3, #0
 800a32e:	f1a4 0904 	sub.w	r9, r4, #4
 800a332:	f844 3c04 	str.w	r3, [r4, #-4]
 800a336:	f8cd b008 	str.w	fp, [sp, #8]
 800a33a:	464c      	mov	r4, r9
 800a33c:	461d      	mov	r5, r3
 800a33e:	9a03      	ldr	r2, [sp, #12]
 800a340:	e7d7      	b.n	800a2f2 <__hexnan+0x2e>
 800a342:	2929      	cmp	r1, #41	; 0x29
 800a344:	d156      	bne.n	800a3f4 <__hexnan+0x130>
 800a346:	3202      	adds	r2, #2
 800a348:	f8ca 2000 	str.w	r2, [sl]
 800a34c:	f1bb 0f00 	cmp.w	fp, #0
 800a350:	d050      	beq.n	800a3f4 <__hexnan+0x130>
 800a352:	454c      	cmp	r4, r9
 800a354:	d206      	bcs.n	800a364 <__hexnan+0xa0>
 800a356:	2d07      	cmp	r5, #7
 800a358:	dc04      	bgt.n	800a364 <__hexnan+0xa0>
 800a35a:	462a      	mov	r2, r5
 800a35c:	4649      	mov	r1, r9
 800a35e:	4620      	mov	r0, r4
 800a360:	f7ff ff8a 	bl	800a278 <L_shift>
 800a364:	4544      	cmp	r4, r8
 800a366:	d934      	bls.n	800a3d2 <__hexnan+0x10e>
 800a368:	f1a8 0204 	sub.w	r2, r8, #4
 800a36c:	4623      	mov	r3, r4
 800a36e:	f853 1b04 	ldr.w	r1, [r3], #4
 800a372:	f842 1f04 	str.w	r1, [r2, #4]!
 800a376:	429f      	cmp	r7, r3
 800a378:	d2f9      	bcs.n	800a36e <__hexnan+0xaa>
 800a37a:	1b3b      	subs	r3, r7, r4
 800a37c:	f023 0303 	bic.w	r3, r3, #3
 800a380:	3304      	adds	r3, #4
 800a382:	3401      	adds	r4, #1
 800a384:	3e03      	subs	r6, #3
 800a386:	42b4      	cmp	r4, r6
 800a388:	bf88      	it	hi
 800a38a:	2304      	movhi	r3, #4
 800a38c:	4443      	add	r3, r8
 800a38e:	2200      	movs	r2, #0
 800a390:	f843 2b04 	str.w	r2, [r3], #4
 800a394:	429f      	cmp	r7, r3
 800a396:	d2fb      	bcs.n	800a390 <__hexnan+0xcc>
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	b91b      	cbnz	r3, 800a3a4 <__hexnan+0xe0>
 800a39c:	4547      	cmp	r7, r8
 800a39e:	d127      	bne.n	800a3f0 <__hexnan+0x12c>
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	603b      	str	r3, [r7, #0]
 800a3a4:	2005      	movs	r0, #5
 800a3a6:	e026      	b.n	800a3f6 <__hexnan+0x132>
 800a3a8:	3501      	adds	r5, #1
 800a3aa:	2d08      	cmp	r5, #8
 800a3ac:	f10b 0b01 	add.w	fp, fp, #1
 800a3b0:	dd06      	ble.n	800a3c0 <__hexnan+0xfc>
 800a3b2:	4544      	cmp	r4, r8
 800a3b4:	d9c3      	bls.n	800a33e <__hexnan+0x7a>
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a3bc:	2501      	movs	r5, #1
 800a3be:	3c04      	subs	r4, #4
 800a3c0:	6822      	ldr	r2, [r4, #0]
 800a3c2:	f000 000f 	and.w	r0, r0, #15
 800a3c6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a3ca:	6022      	str	r2, [r4, #0]
 800a3cc:	e7b7      	b.n	800a33e <__hexnan+0x7a>
 800a3ce:	2508      	movs	r5, #8
 800a3d0:	e7b5      	b.n	800a33e <__hexnan+0x7a>
 800a3d2:	9b01      	ldr	r3, [sp, #4]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d0df      	beq.n	800a398 <__hexnan+0xd4>
 800a3d8:	f04f 32ff 	mov.w	r2, #4294967295
 800a3dc:	f1c3 0320 	rsb	r3, r3, #32
 800a3e0:	fa22 f303 	lsr.w	r3, r2, r3
 800a3e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a3e8:	401a      	ands	r2, r3
 800a3ea:	f846 2c04 	str.w	r2, [r6, #-4]
 800a3ee:	e7d3      	b.n	800a398 <__hexnan+0xd4>
 800a3f0:	3f04      	subs	r7, #4
 800a3f2:	e7d1      	b.n	800a398 <__hexnan+0xd4>
 800a3f4:	2004      	movs	r0, #4
 800a3f6:	b007      	add	sp, #28
 800a3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a3fc <_localeconv_r>:
 800a3fc:	4800      	ldr	r0, [pc, #0]	; (800a400 <_localeconv_r+0x4>)
 800a3fe:	4770      	bx	lr
 800a400:	2000017c 	.word	0x2000017c

0800a404 <malloc>:
 800a404:	4b02      	ldr	r3, [pc, #8]	; (800a410 <malloc+0xc>)
 800a406:	4601      	mov	r1, r0
 800a408:	6818      	ldr	r0, [r3, #0]
 800a40a:	f000 bd63 	b.w	800aed4 <_malloc_r>
 800a40e:	bf00      	nop
 800a410:	20000024 	.word	0x20000024

0800a414 <__ascii_mbtowc>:
 800a414:	b082      	sub	sp, #8
 800a416:	b901      	cbnz	r1, 800a41a <__ascii_mbtowc+0x6>
 800a418:	a901      	add	r1, sp, #4
 800a41a:	b142      	cbz	r2, 800a42e <__ascii_mbtowc+0x1a>
 800a41c:	b14b      	cbz	r3, 800a432 <__ascii_mbtowc+0x1e>
 800a41e:	7813      	ldrb	r3, [r2, #0]
 800a420:	600b      	str	r3, [r1, #0]
 800a422:	7812      	ldrb	r2, [r2, #0]
 800a424:	1e10      	subs	r0, r2, #0
 800a426:	bf18      	it	ne
 800a428:	2001      	movne	r0, #1
 800a42a:	b002      	add	sp, #8
 800a42c:	4770      	bx	lr
 800a42e:	4610      	mov	r0, r2
 800a430:	e7fb      	b.n	800a42a <__ascii_mbtowc+0x16>
 800a432:	f06f 0001 	mvn.w	r0, #1
 800a436:	e7f8      	b.n	800a42a <__ascii_mbtowc+0x16>

0800a438 <memcpy>:
 800a438:	440a      	add	r2, r1
 800a43a:	4291      	cmp	r1, r2
 800a43c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a440:	d100      	bne.n	800a444 <memcpy+0xc>
 800a442:	4770      	bx	lr
 800a444:	b510      	push	{r4, lr}
 800a446:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a44a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a44e:	4291      	cmp	r1, r2
 800a450:	d1f9      	bne.n	800a446 <memcpy+0xe>
 800a452:	bd10      	pop	{r4, pc}

0800a454 <_Balloc>:
 800a454:	b570      	push	{r4, r5, r6, lr}
 800a456:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a458:	4604      	mov	r4, r0
 800a45a:	460d      	mov	r5, r1
 800a45c:	b976      	cbnz	r6, 800a47c <_Balloc+0x28>
 800a45e:	2010      	movs	r0, #16
 800a460:	f7ff ffd0 	bl	800a404 <malloc>
 800a464:	4602      	mov	r2, r0
 800a466:	6260      	str	r0, [r4, #36]	; 0x24
 800a468:	b920      	cbnz	r0, 800a474 <_Balloc+0x20>
 800a46a:	4b18      	ldr	r3, [pc, #96]	; (800a4cc <_Balloc+0x78>)
 800a46c:	4818      	ldr	r0, [pc, #96]	; (800a4d0 <_Balloc+0x7c>)
 800a46e:	2166      	movs	r1, #102	; 0x66
 800a470:	f000 ff3c 	bl	800b2ec <__assert_func>
 800a474:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a478:	6006      	str	r6, [r0, #0]
 800a47a:	60c6      	str	r6, [r0, #12]
 800a47c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a47e:	68f3      	ldr	r3, [r6, #12]
 800a480:	b183      	cbz	r3, 800a4a4 <_Balloc+0x50>
 800a482:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a484:	68db      	ldr	r3, [r3, #12]
 800a486:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a48a:	b9b8      	cbnz	r0, 800a4bc <_Balloc+0x68>
 800a48c:	2101      	movs	r1, #1
 800a48e:	fa01 f605 	lsl.w	r6, r1, r5
 800a492:	1d72      	adds	r2, r6, #5
 800a494:	0092      	lsls	r2, r2, #2
 800a496:	4620      	mov	r0, r4
 800a498:	f000 fc9a 	bl	800add0 <_calloc_r>
 800a49c:	b160      	cbz	r0, 800a4b8 <_Balloc+0x64>
 800a49e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a4a2:	e00e      	b.n	800a4c2 <_Balloc+0x6e>
 800a4a4:	2221      	movs	r2, #33	; 0x21
 800a4a6:	2104      	movs	r1, #4
 800a4a8:	4620      	mov	r0, r4
 800a4aa:	f000 fc91 	bl	800add0 <_calloc_r>
 800a4ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4b0:	60f0      	str	r0, [r6, #12]
 800a4b2:	68db      	ldr	r3, [r3, #12]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d1e4      	bne.n	800a482 <_Balloc+0x2e>
 800a4b8:	2000      	movs	r0, #0
 800a4ba:	bd70      	pop	{r4, r5, r6, pc}
 800a4bc:	6802      	ldr	r2, [r0, #0]
 800a4be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a4c8:	e7f7      	b.n	800a4ba <_Balloc+0x66>
 800a4ca:	bf00      	nop
 800a4cc:	0800c0a6 	.word	0x0800c0a6
 800a4d0:	0800c1a4 	.word	0x0800c1a4

0800a4d4 <_Bfree>:
 800a4d4:	b570      	push	{r4, r5, r6, lr}
 800a4d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a4d8:	4605      	mov	r5, r0
 800a4da:	460c      	mov	r4, r1
 800a4dc:	b976      	cbnz	r6, 800a4fc <_Bfree+0x28>
 800a4de:	2010      	movs	r0, #16
 800a4e0:	f7ff ff90 	bl	800a404 <malloc>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	6268      	str	r0, [r5, #36]	; 0x24
 800a4e8:	b920      	cbnz	r0, 800a4f4 <_Bfree+0x20>
 800a4ea:	4b09      	ldr	r3, [pc, #36]	; (800a510 <_Bfree+0x3c>)
 800a4ec:	4809      	ldr	r0, [pc, #36]	; (800a514 <_Bfree+0x40>)
 800a4ee:	218a      	movs	r1, #138	; 0x8a
 800a4f0:	f000 fefc 	bl	800b2ec <__assert_func>
 800a4f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4f8:	6006      	str	r6, [r0, #0]
 800a4fa:	60c6      	str	r6, [r0, #12]
 800a4fc:	b13c      	cbz	r4, 800a50e <_Bfree+0x3a>
 800a4fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a500:	6862      	ldr	r2, [r4, #4]
 800a502:	68db      	ldr	r3, [r3, #12]
 800a504:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a508:	6021      	str	r1, [r4, #0]
 800a50a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a50e:	bd70      	pop	{r4, r5, r6, pc}
 800a510:	0800c0a6 	.word	0x0800c0a6
 800a514:	0800c1a4 	.word	0x0800c1a4

0800a518 <__multadd>:
 800a518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a51c:	690d      	ldr	r5, [r1, #16]
 800a51e:	4607      	mov	r7, r0
 800a520:	460c      	mov	r4, r1
 800a522:	461e      	mov	r6, r3
 800a524:	f101 0c14 	add.w	ip, r1, #20
 800a528:	2000      	movs	r0, #0
 800a52a:	f8dc 3000 	ldr.w	r3, [ip]
 800a52e:	b299      	uxth	r1, r3
 800a530:	fb02 6101 	mla	r1, r2, r1, r6
 800a534:	0c1e      	lsrs	r6, r3, #16
 800a536:	0c0b      	lsrs	r3, r1, #16
 800a538:	fb02 3306 	mla	r3, r2, r6, r3
 800a53c:	b289      	uxth	r1, r1
 800a53e:	3001      	adds	r0, #1
 800a540:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a544:	4285      	cmp	r5, r0
 800a546:	f84c 1b04 	str.w	r1, [ip], #4
 800a54a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a54e:	dcec      	bgt.n	800a52a <__multadd+0x12>
 800a550:	b30e      	cbz	r6, 800a596 <__multadd+0x7e>
 800a552:	68a3      	ldr	r3, [r4, #8]
 800a554:	42ab      	cmp	r3, r5
 800a556:	dc19      	bgt.n	800a58c <__multadd+0x74>
 800a558:	6861      	ldr	r1, [r4, #4]
 800a55a:	4638      	mov	r0, r7
 800a55c:	3101      	adds	r1, #1
 800a55e:	f7ff ff79 	bl	800a454 <_Balloc>
 800a562:	4680      	mov	r8, r0
 800a564:	b928      	cbnz	r0, 800a572 <__multadd+0x5a>
 800a566:	4602      	mov	r2, r0
 800a568:	4b0c      	ldr	r3, [pc, #48]	; (800a59c <__multadd+0x84>)
 800a56a:	480d      	ldr	r0, [pc, #52]	; (800a5a0 <__multadd+0x88>)
 800a56c:	21b5      	movs	r1, #181	; 0xb5
 800a56e:	f000 febd 	bl	800b2ec <__assert_func>
 800a572:	6922      	ldr	r2, [r4, #16]
 800a574:	3202      	adds	r2, #2
 800a576:	f104 010c 	add.w	r1, r4, #12
 800a57a:	0092      	lsls	r2, r2, #2
 800a57c:	300c      	adds	r0, #12
 800a57e:	f7ff ff5b 	bl	800a438 <memcpy>
 800a582:	4621      	mov	r1, r4
 800a584:	4638      	mov	r0, r7
 800a586:	f7ff ffa5 	bl	800a4d4 <_Bfree>
 800a58a:	4644      	mov	r4, r8
 800a58c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a590:	3501      	adds	r5, #1
 800a592:	615e      	str	r6, [r3, #20]
 800a594:	6125      	str	r5, [r4, #16]
 800a596:	4620      	mov	r0, r4
 800a598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a59c:	0800c118 	.word	0x0800c118
 800a5a0:	0800c1a4 	.word	0x0800c1a4

0800a5a4 <__s2b>:
 800a5a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a8:	460c      	mov	r4, r1
 800a5aa:	4615      	mov	r5, r2
 800a5ac:	461f      	mov	r7, r3
 800a5ae:	2209      	movs	r2, #9
 800a5b0:	3308      	adds	r3, #8
 800a5b2:	4606      	mov	r6, r0
 800a5b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5b8:	2100      	movs	r1, #0
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	429a      	cmp	r2, r3
 800a5be:	db09      	blt.n	800a5d4 <__s2b+0x30>
 800a5c0:	4630      	mov	r0, r6
 800a5c2:	f7ff ff47 	bl	800a454 <_Balloc>
 800a5c6:	b940      	cbnz	r0, 800a5da <__s2b+0x36>
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	4b19      	ldr	r3, [pc, #100]	; (800a630 <__s2b+0x8c>)
 800a5cc:	4819      	ldr	r0, [pc, #100]	; (800a634 <__s2b+0x90>)
 800a5ce:	21ce      	movs	r1, #206	; 0xce
 800a5d0:	f000 fe8c 	bl	800b2ec <__assert_func>
 800a5d4:	0052      	lsls	r2, r2, #1
 800a5d6:	3101      	adds	r1, #1
 800a5d8:	e7f0      	b.n	800a5bc <__s2b+0x18>
 800a5da:	9b08      	ldr	r3, [sp, #32]
 800a5dc:	6143      	str	r3, [r0, #20]
 800a5de:	2d09      	cmp	r5, #9
 800a5e0:	f04f 0301 	mov.w	r3, #1
 800a5e4:	6103      	str	r3, [r0, #16]
 800a5e6:	dd16      	ble.n	800a616 <__s2b+0x72>
 800a5e8:	f104 0909 	add.w	r9, r4, #9
 800a5ec:	46c8      	mov	r8, r9
 800a5ee:	442c      	add	r4, r5
 800a5f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a5f4:	4601      	mov	r1, r0
 800a5f6:	3b30      	subs	r3, #48	; 0x30
 800a5f8:	220a      	movs	r2, #10
 800a5fa:	4630      	mov	r0, r6
 800a5fc:	f7ff ff8c 	bl	800a518 <__multadd>
 800a600:	45a0      	cmp	r8, r4
 800a602:	d1f5      	bne.n	800a5f0 <__s2b+0x4c>
 800a604:	f1a5 0408 	sub.w	r4, r5, #8
 800a608:	444c      	add	r4, r9
 800a60a:	1b2d      	subs	r5, r5, r4
 800a60c:	1963      	adds	r3, r4, r5
 800a60e:	42bb      	cmp	r3, r7
 800a610:	db04      	blt.n	800a61c <__s2b+0x78>
 800a612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a616:	340a      	adds	r4, #10
 800a618:	2509      	movs	r5, #9
 800a61a:	e7f6      	b.n	800a60a <__s2b+0x66>
 800a61c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a620:	4601      	mov	r1, r0
 800a622:	3b30      	subs	r3, #48	; 0x30
 800a624:	220a      	movs	r2, #10
 800a626:	4630      	mov	r0, r6
 800a628:	f7ff ff76 	bl	800a518 <__multadd>
 800a62c:	e7ee      	b.n	800a60c <__s2b+0x68>
 800a62e:	bf00      	nop
 800a630:	0800c118 	.word	0x0800c118
 800a634:	0800c1a4 	.word	0x0800c1a4

0800a638 <__hi0bits>:
 800a638:	0c03      	lsrs	r3, r0, #16
 800a63a:	041b      	lsls	r3, r3, #16
 800a63c:	b9d3      	cbnz	r3, 800a674 <__hi0bits+0x3c>
 800a63e:	0400      	lsls	r0, r0, #16
 800a640:	2310      	movs	r3, #16
 800a642:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a646:	bf04      	itt	eq
 800a648:	0200      	lsleq	r0, r0, #8
 800a64a:	3308      	addeq	r3, #8
 800a64c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a650:	bf04      	itt	eq
 800a652:	0100      	lsleq	r0, r0, #4
 800a654:	3304      	addeq	r3, #4
 800a656:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a65a:	bf04      	itt	eq
 800a65c:	0080      	lsleq	r0, r0, #2
 800a65e:	3302      	addeq	r3, #2
 800a660:	2800      	cmp	r0, #0
 800a662:	db05      	blt.n	800a670 <__hi0bits+0x38>
 800a664:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a668:	f103 0301 	add.w	r3, r3, #1
 800a66c:	bf08      	it	eq
 800a66e:	2320      	moveq	r3, #32
 800a670:	4618      	mov	r0, r3
 800a672:	4770      	bx	lr
 800a674:	2300      	movs	r3, #0
 800a676:	e7e4      	b.n	800a642 <__hi0bits+0xa>

0800a678 <__lo0bits>:
 800a678:	6803      	ldr	r3, [r0, #0]
 800a67a:	f013 0207 	ands.w	r2, r3, #7
 800a67e:	4601      	mov	r1, r0
 800a680:	d00b      	beq.n	800a69a <__lo0bits+0x22>
 800a682:	07da      	lsls	r2, r3, #31
 800a684:	d423      	bmi.n	800a6ce <__lo0bits+0x56>
 800a686:	0798      	lsls	r0, r3, #30
 800a688:	bf49      	itett	mi
 800a68a:	085b      	lsrmi	r3, r3, #1
 800a68c:	089b      	lsrpl	r3, r3, #2
 800a68e:	2001      	movmi	r0, #1
 800a690:	600b      	strmi	r3, [r1, #0]
 800a692:	bf5c      	itt	pl
 800a694:	600b      	strpl	r3, [r1, #0]
 800a696:	2002      	movpl	r0, #2
 800a698:	4770      	bx	lr
 800a69a:	b298      	uxth	r0, r3
 800a69c:	b9a8      	cbnz	r0, 800a6ca <__lo0bits+0x52>
 800a69e:	0c1b      	lsrs	r3, r3, #16
 800a6a0:	2010      	movs	r0, #16
 800a6a2:	b2da      	uxtb	r2, r3
 800a6a4:	b90a      	cbnz	r2, 800a6aa <__lo0bits+0x32>
 800a6a6:	3008      	adds	r0, #8
 800a6a8:	0a1b      	lsrs	r3, r3, #8
 800a6aa:	071a      	lsls	r2, r3, #28
 800a6ac:	bf04      	itt	eq
 800a6ae:	091b      	lsreq	r3, r3, #4
 800a6b0:	3004      	addeq	r0, #4
 800a6b2:	079a      	lsls	r2, r3, #30
 800a6b4:	bf04      	itt	eq
 800a6b6:	089b      	lsreq	r3, r3, #2
 800a6b8:	3002      	addeq	r0, #2
 800a6ba:	07da      	lsls	r2, r3, #31
 800a6bc:	d403      	bmi.n	800a6c6 <__lo0bits+0x4e>
 800a6be:	085b      	lsrs	r3, r3, #1
 800a6c0:	f100 0001 	add.w	r0, r0, #1
 800a6c4:	d005      	beq.n	800a6d2 <__lo0bits+0x5a>
 800a6c6:	600b      	str	r3, [r1, #0]
 800a6c8:	4770      	bx	lr
 800a6ca:	4610      	mov	r0, r2
 800a6cc:	e7e9      	b.n	800a6a2 <__lo0bits+0x2a>
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	4770      	bx	lr
 800a6d2:	2020      	movs	r0, #32
 800a6d4:	4770      	bx	lr
	...

0800a6d8 <__i2b>:
 800a6d8:	b510      	push	{r4, lr}
 800a6da:	460c      	mov	r4, r1
 800a6dc:	2101      	movs	r1, #1
 800a6de:	f7ff feb9 	bl	800a454 <_Balloc>
 800a6e2:	4602      	mov	r2, r0
 800a6e4:	b928      	cbnz	r0, 800a6f2 <__i2b+0x1a>
 800a6e6:	4b05      	ldr	r3, [pc, #20]	; (800a6fc <__i2b+0x24>)
 800a6e8:	4805      	ldr	r0, [pc, #20]	; (800a700 <__i2b+0x28>)
 800a6ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a6ee:	f000 fdfd 	bl	800b2ec <__assert_func>
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	6144      	str	r4, [r0, #20]
 800a6f6:	6103      	str	r3, [r0, #16]
 800a6f8:	bd10      	pop	{r4, pc}
 800a6fa:	bf00      	nop
 800a6fc:	0800c118 	.word	0x0800c118
 800a700:	0800c1a4 	.word	0x0800c1a4

0800a704 <__multiply>:
 800a704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a708:	4691      	mov	r9, r2
 800a70a:	690a      	ldr	r2, [r1, #16]
 800a70c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a710:	429a      	cmp	r2, r3
 800a712:	bfb8      	it	lt
 800a714:	460b      	movlt	r3, r1
 800a716:	460c      	mov	r4, r1
 800a718:	bfbc      	itt	lt
 800a71a:	464c      	movlt	r4, r9
 800a71c:	4699      	movlt	r9, r3
 800a71e:	6927      	ldr	r7, [r4, #16]
 800a720:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a724:	68a3      	ldr	r3, [r4, #8]
 800a726:	6861      	ldr	r1, [r4, #4]
 800a728:	eb07 060a 	add.w	r6, r7, sl
 800a72c:	42b3      	cmp	r3, r6
 800a72e:	b085      	sub	sp, #20
 800a730:	bfb8      	it	lt
 800a732:	3101      	addlt	r1, #1
 800a734:	f7ff fe8e 	bl	800a454 <_Balloc>
 800a738:	b930      	cbnz	r0, 800a748 <__multiply+0x44>
 800a73a:	4602      	mov	r2, r0
 800a73c:	4b44      	ldr	r3, [pc, #272]	; (800a850 <__multiply+0x14c>)
 800a73e:	4845      	ldr	r0, [pc, #276]	; (800a854 <__multiply+0x150>)
 800a740:	f240 115d 	movw	r1, #349	; 0x15d
 800a744:	f000 fdd2 	bl	800b2ec <__assert_func>
 800a748:	f100 0514 	add.w	r5, r0, #20
 800a74c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a750:	462b      	mov	r3, r5
 800a752:	2200      	movs	r2, #0
 800a754:	4543      	cmp	r3, r8
 800a756:	d321      	bcc.n	800a79c <__multiply+0x98>
 800a758:	f104 0314 	add.w	r3, r4, #20
 800a75c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a760:	f109 0314 	add.w	r3, r9, #20
 800a764:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a768:	9202      	str	r2, [sp, #8]
 800a76a:	1b3a      	subs	r2, r7, r4
 800a76c:	3a15      	subs	r2, #21
 800a76e:	f022 0203 	bic.w	r2, r2, #3
 800a772:	3204      	adds	r2, #4
 800a774:	f104 0115 	add.w	r1, r4, #21
 800a778:	428f      	cmp	r7, r1
 800a77a:	bf38      	it	cc
 800a77c:	2204      	movcc	r2, #4
 800a77e:	9201      	str	r2, [sp, #4]
 800a780:	9a02      	ldr	r2, [sp, #8]
 800a782:	9303      	str	r3, [sp, #12]
 800a784:	429a      	cmp	r2, r3
 800a786:	d80c      	bhi.n	800a7a2 <__multiply+0x9e>
 800a788:	2e00      	cmp	r6, #0
 800a78a:	dd03      	ble.n	800a794 <__multiply+0x90>
 800a78c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a790:	2b00      	cmp	r3, #0
 800a792:	d05a      	beq.n	800a84a <__multiply+0x146>
 800a794:	6106      	str	r6, [r0, #16]
 800a796:	b005      	add	sp, #20
 800a798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a79c:	f843 2b04 	str.w	r2, [r3], #4
 800a7a0:	e7d8      	b.n	800a754 <__multiply+0x50>
 800a7a2:	f8b3 a000 	ldrh.w	sl, [r3]
 800a7a6:	f1ba 0f00 	cmp.w	sl, #0
 800a7aa:	d024      	beq.n	800a7f6 <__multiply+0xf2>
 800a7ac:	f104 0e14 	add.w	lr, r4, #20
 800a7b0:	46a9      	mov	r9, r5
 800a7b2:	f04f 0c00 	mov.w	ip, #0
 800a7b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a7ba:	f8d9 1000 	ldr.w	r1, [r9]
 800a7be:	fa1f fb82 	uxth.w	fp, r2
 800a7c2:	b289      	uxth	r1, r1
 800a7c4:	fb0a 110b 	mla	r1, sl, fp, r1
 800a7c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a7cc:	f8d9 2000 	ldr.w	r2, [r9]
 800a7d0:	4461      	add	r1, ip
 800a7d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a7d6:	fb0a c20b 	mla	r2, sl, fp, ip
 800a7da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a7de:	b289      	uxth	r1, r1
 800a7e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a7e4:	4577      	cmp	r7, lr
 800a7e6:	f849 1b04 	str.w	r1, [r9], #4
 800a7ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a7ee:	d8e2      	bhi.n	800a7b6 <__multiply+0xb2>
 800a7f0:	9a01      	ldr	r2, [sp, #4]
 800a7f2:	f845 c002 	str.w	ip, [r5, r2]
 800a7f6:	9a03      	ldr	r2, [sp, #12]
 800a7f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a7fc:	3304      	adds	r3, #4
 800a7fe:	f1b9 0f00 	cmp.w	r9, #0
 800a802:	d020      	beq.n	800a846 <__multiply+0x142>
 800a804:	6829      	ldr	r1, [r5, #0]
 800a806:	f104 0c14 	add.w	ip, r4, #20
 800a80a:	46ae      	mov	lr, r5
 800a80c:	f04f 0a00 	mov.w	sl, #0
 800a810:	f8bc b000 	ldrh.w	fp, [ip]
 800a814:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a818:	fb09 220b 	mla	r2, r9, fp, r2
 800a81c:	4492      	add	sl, r2
 800a81e:	b289      	uxth	r1, r1
 800a820:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a824:	f84e 1b04 	str.w	r1, [lr], #4
 800a828:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a82c:	f8be 1000 	ldrh.w	r1, [lr]
 800a830:	0c12      	lsrs	r2, r2, #16
 800a832:	fb09 1102 	mla	r1, r9, r2, r1
 800a836:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a83a:	4567      	cmp	r7, ip
 800a83c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a840:	d8e6      	bhi.n	800a810 <__multiply+0x10c>
 800a842:	9a01      	ldr	r2, [sp, #4]
 800a844:	50a9      	str	r1, [r5, r2]
 800a846:	3504      	adds	r5, #4
 800a848:	e79a      	b.n	800a780 <__multiply+0x7c>
 800a84a:	3e01      	subs	r6, #1
 800a84c:	e79c      	b.n	800a788 <__multiply+0x84>
 800a84e:	bf00      	nop
 800a850:	0800c118 	.word	0x0800c118
 800a854:	0800c1a4 	.word	0x0800c1a4

0800a858 <__pow5mult>:
 800a858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a85c:	4615      	mov	r5, r2
 800a85e:	f012 0203 	ands.w	r2, r2, #3
 800a862:	4606      	mov	r6, r0
 800a864:	460f      	mov	r7, r1
 800a866:	d007      	beq.n	800a878 <__pow5mult+0x20>
 800a868:	4c25      	ldr	r4, [pc, #148]	; (800a900 <__pow5mult+0xa8>)
 800a86a:	3a01      	subs	r2, #1
 800a86c:	2300      	movs	r3, #0
 800a86e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a872:	f7ff fe51 	bl	800a518 <__multadd>
 800a876:	4607      	mov	r7, r0
 800a878:	10ad      	asrs	r5, r5, #2
 800a87a:	d03d      	beq.n	800a8f8 <__pow5mult+0xa0>
 800a87c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a87e:	b97c      	cbnz	r4, 800a8a0 <__pow5mult+0x48>
 800a880:	2010      	movs	r0, #16
 800a882:	f7ff fdbf 	bl	800a404 <malloc>
 800a886:	4602      	mov	r2, r0
 800a888:	6270      	str	r0, [r6, #36]	; 0x24
 800a88a:	b928      	cbnz	r0, 800a898 <__pow5mult+0x40>
 800a88c:	4b1d      	ldr	r3, [pc, #116]	; (800a904 <__pow5mult+0xac>)
 800a88e:	481e      	ldr	r0, [pc, #120]	; (800a908 <__pow5mult+0xb0>)
 800a890:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a894:	f000 fd2a 	bl	800b2ec <__assert_func>
 800a898:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a89c:	6004      	str	r4, [r0, #0]
 800a89e:	60c4      	str	r4, [r0, #12]
 800a8a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a8a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a8a8:	b94c      	cbnz	r4, 800a8be <__pow5mult+0x66>
 800a8aa:	f240 2171 	movw	r1, #625	; 0x271
 800a8ae:	4630      	mov	r0, r6
 800a8b0:	f7ff ff12 	bl	800a6d8 <__i2b>
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a8ba:	4604      	mov	r4, r0
 800a8bc:	6003      	str	r3, [r0, #0]
 800a8be:	f04f 0900 	mov.w	r9, #0
 800a8c2:	07eb      	lsls	r3, r5, #31
 800a8c4:	d50a      	bpl.n	800a8dc <__pow5mult+0x84>
 800a8c6:	4639      	mov	r1, r7
 800a8c8:	4622      	mov	r2, r4
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	f7ff ff1a 	bl	800a704 <__multiply>
 800a8d0:	4639      	mov	r1, r7
 800a8d2:	4680      	mov	r8, r0
 800a8d4:	4630      	mov	r0, r6
 800a8d6:	f7ff fdfd 	bl	800a4d4 <_Bfree>
 800a8da:	4647      	mov	r7, r8
 800a8dc:	106d      	asrs	r5, r5, #1
 800a8de:	d00b      	beq.n	800a8f8 <__pow5mult+0xa0>
 800a8e0:	6820      	ldr	r0, [r4, #0]
 800a8e2:	b938      	cbnz	r0, 800a8f4 <__pow5mult+0x9c>
 800a8e4:	4622      	mov	r2, r4
 800a8e6:	4621      	mov	r1, r4
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	f7ff ff0b 	bl	800a704 <__multiply>
 800a8ee:	6020      	str	r0, [r4, #0]
 800a8f0:	f8c0 9000 	str.w	r9, [r0]
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	e7e4      	b.n	800a8c2 <__pow5mult+0x6a>
 800a8f8:	4638      	mov	r0, r7
 800a8fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8fe:	bf00      	nop
 800a900:	0800c2f0 	.word	0x0800c2f0
 800a904:	0800c0a6 	.word	0x0800c0a6
 800a908:	0800c1a4 	.word	0x0800c1a4

0800a90c <__lshift>:
 800a90c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a910:	460c      	mov	r4, r1
 800a912:	6849      	ldr	r1, [r1, #4]
 800a914:	6923      	ldr	r3, [r4, #16]
 800a916:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a91a:	68a3      	ldr	r3, [r4, #8]
 800a91c:	4607      	mov	r7, r0
 800a91e:	4691      	mov	r9, r2
 800a920:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a924:	f108 0601 	add.w	r6, r8, #1
 800a928:	42b3      	cmp	r3, r6
 800a92a:	db0b      	blt.n	800a944 <__lshift+0x38>
 800a92c:	4638      	mov	r0, r7
 800a92e:	f7ff fd91 	bl	800a454 <_Balloc>
 800a932:	4605      	mov	r5, r0
 800a934:	b948      	cbnz	r0, 800a94a <__lshift+0x3e>
 800a936:	4602      	mov	r2, r0
 800a938:	4b2a      	ldr	r3, [pc, #168]	; (800a9e4 <__lshift+0xd8>)
 800a93a:	482b      	ldr	r0, [pc, #172]	; (800a9e8 <__lshift+0xdc>)
 800a93c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a940:	f000 fcd4 	bl	800b2ec <__assert_func>
 800a944:	3101      	adds	r1, #1
 800a946:	005b      	lsls	r3, r3, #1
 800a948:	e7ee      	b.n	800a928 <__lshift+0x1c>
 800a94a:	2300      	movs	r3, #0
 800a94c:	f100 0114 	add.w	r1, r0, #20
 800a950:	f100 0210 	add.w	r2, r0, #16
 800a954:	4618      	mov	r0, r3
 800a956:	4553      	cmp	r3, sl
 800a958:	db37      	blt.n	800a9ca <__lshift+0xbe>
 800a95a:	6920      	ldr	r0, [r4, #16]
 800a95c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a960:	f104 0314 	add.w	r3, r4, #20
 800a964:	f019 091f 	ands.w	r9, r9, #31
 800a968:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a96c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a970:	d02f      	beq.n	800a9d2 <__lshift+0xc6>
 800a972:	f1c9 0e20 	rsb	lr, r9, #32
 800a976:	468a      	mov	sl, r1
 800a978:	f04f 0c00 	mov.w	ip, #0
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	fa02 f209 	lsl.w	r2, r2, r9
 800a982:	ea42 020c 	orr.w	r2, r2, ip
 800a986:	f84a 2b04 	str.w	r2, [sl], #4
 800a98a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a98e:	4298      	cmp	r0, r3
 800a990:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a994:	d8f2      	bhi.n	800a97c <__lshift+0x70>
 800a996:	1b03      	subs	r3, r0, r4
 800a998:	3b15      	subs	r3, #21
 800a99a:	f023 0303 	bic.w	r3, r3, #3
 800a99e:	3304      	adds	r3, #4
 800a9a0:	f104 0215 	add.w	r2, r4, #21
 800a9a4:	4290      	cmp	r0, r2
 800a9a6:	bf38      	it	cc
 800a9a8:	2304      	movcc	r3, #4
 800a9aa:	f841 c003 	str.w	ip, [r1, r3]
 800a9ae:	f1bc 0f00 	cmp.w	ip, #0
 800a9b2:	d001      	beq.n	800a9b8 <__lshift+0xac>
 800a9b4:	f108 0602 	add.w	r6, r8, #2
 800a9b8:	3e01      	subs	r6, #1
 800a9ba:	4638      	mov	r0, r7
 800a9bc:	612e      	str	r6, [r5, #16]
 800a9be:	4621      	mov	r1, r4
 800a9c0:	f7ff fd88 	bl	800a4d4 <_Bfree>
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	e7c1      	b.n	800a956 <__lshift+0x4a>
 800a9d2:	3904      	subs	r1, #4
 800a9d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800a9dc:	4298      	cmp	r0, r3
 800a9de:	d8f9      	bhi.n	800a9d4 <__lshift+0xc8>
 800a9e0:	e7ea      	b.n	800a9b8 <__lshift+0xac>
 800a9e2:	bf00      	nop
 800a9e4:	0800c118 	.word	0x0800c118
 800a9e8:	0800c1a4 	.word	0x0800c1a4

0800a9ec <__mcmp>:
 800a9ec:	b530      	push	{r4, r5, lr}
 800a9ee:	6902      	ldr	r2, [r0, #16]
 800a9f0:	690c      	ldr	r4, [r1, #16]
 800a9f2:	1b12      	subs	r2, r2, r4
 800a9f4:	d10e      	bne.n	800aa14 <__mcmp+0x28>
 800a9f6:	f100 0314 	add.w	r3, r0, #20
 800a9fa:	3114      	adds	r1, #20
 800a9fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aa00:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aa04:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aa08:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aa0c:	42a5      	cmp	r5, r4
 800aa0e:	d003      	beq.n	800aa18 <__mcmp+0x2c>
 800aa10:	d305      	bcc.n	800aa1e <__mcmp+0x32>
 800aa12:	2201      	movs	r2, #1
 800aa14:	4610      	mov	r0, r2
 800aa16:	bd30      	pop	{r4, r5, pc}
 800aa18:	4283      	cmp	r3, r0
 800aa1a:	d3f3      	bcc.n	800aa04 <__mcmp+0x18>
 800aa1c:	e7fa      	b.n	800aa14 <__mcmp+0x28>
 800aa1e:	f04f 32ff 	mov.w	r2, #4294967295
 800aa22:	e7f7      	b.n	800aa14 <__mcmp+0x28>

0800aa24 <__mdiff>:
 800aa24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa28:	460c      	mov	r4, r1
 800aa2a:	4606      	mov	r6, r0
 800aa2c:	4611      	mov	r1, r2
 800aa2e:	4620      	mov	r0, r4
 800aa30:	4690      	mov	r8, r2
 800aa32:	f7ff ffdb 	bl	800a9ec <__mcmp>
 800aa36:	1e05      	subs	r5, r0, #0
 800aa38:	d110      	bne.n	800aa5c <__mdiff+0x38>
 800aa3a:	4629      	mov	r1, r5
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	f7ff fd09 	bl	800a454 <_Balloc>
 800aa42:	b930      	cbnz	r0, 800aa52 <__mdiff+0x2e>
 800aa44:	4b3a      	ldr	r3, [pc, #232]	; (800ab30 <__mdiff+0x10c>)
 800aa46:	4602      	mov	r2, r0
 800aa48:	f240 2132 	movw	r1, #562	; 0x232
 800aa4c:	4839      	ldr	r0, [pc, #228]	; (800ab34 <__mdiff+0x110>)
 800aa4e:	f000 fc4d 	bl	800b2ec <__assert_func>
 800aa52:	2301      	movs	r3, #1
 800aa54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa5c:	bfa4      	itt	ge
 800aa5e:	4643      	movge	r3, r8
 800aa60:	46a0      	movge	r8, r4
 800aa62:	4630      	mov	r0, r6
 800aa64:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800aa68:	bfa6      	itte	ge
 800aa6a:	461c      	movge	r4, r3
 800aa6c:	2500      	movge	r5, #0
 800aa6e:	2501      	movlt	r5, #1
 800aa70:	f7ff fcf0 	bl	800a454 <_Balloc>
 800aa74:	b920      	cbnz	r0, 800aa80 <__mdiff+0x5c>
 800aa76:	4b2e      	ldr	r3, [pc, #184]	; (800ab30 <__mdiff+0x10c>)
 800aa78:	4602      	mov	r2, r0
 800aa7a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800aa7e:	e7e5      	b.n	800aa4c <__mdiff+0x28>
 800aa80:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800aa84:	6926      	ldr	r6, [r4, #16]
 800aa86:	60c5      	str	r5, [r0, #12]
 800aa88:	f104 0914 	add.w	r9, r4, #20
 800aa8c:	f108 0514 	add.w	r5, r8, #20
 800aa90:	f100 0e14 	add.w	lr, r0, #20
 800aa94:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800aa98:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800aa9c:	f108 0210 	add.w	r2, r8, #16
 800aaa0:	46f2      	mov	sl, lr
 800aaa2:	2100      	movs	r1, #0
 800aaa4:	f859 3b04 	ldr.w	r3, [r9], #4
 800aaa8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800aaac:	fa1f f883 	uxth.w	r8, r3
 800aab0:	fa11 f18b 	uxtah	r1, r1, fp
 800aab4:	0c1b      	lsrs	r3, r3, #16
 800aab6:	eba1 0808 	sub.w	r8, r1, r8
 800aaba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800aabe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800aac2:	fa1f f888 	uxth.w	r8, r8
 800aac6:	1419      	asrs	r1, r3, #16
 800aac8:	454e      	cmp	r6, r9
 800aaca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800aace:	f84a 3b04 	str.w	r3, [sl], #4
 800aad2:	d8e7      	bhi.n	800aaa4 <__mdiff+0x80>
 800aad4:	1b33      	subs	r3, r6, r4
 800aad6:	3b15      	subs	r3, #21
 800aad8:	f023 0303 	bic.w	r3, r3, #3
 800aadc:	3304      	adds	r3, #4
 800aade:	3415      	adds	r4, #21
 800aae0:	42a6      	cmp	r6, r4
 800aae2:	bf38      	it	cc
 800aae4:	2304      	movcc	r3, #4
 800aae6:	441d      	add	r5, r3
 800aae8:	4473      	add	r3, lr
 800aaea:	469e      	mov	lr, r3
 800aaec:	462e      	mov	r6, r5
 800aaee:	4566      	cmp	r6, ip
 800aaf0:	d30e      	bcc.n	800ab10 <__mdiff+0xec>
 800aaf2:	f10c 0203 	add.w	r2, ip, #3
 800aaf6:	1b52      	subs	r2, r2, r5
 800aaf8:	f022 0203 	bic.w	r2, r2, #3
 800aafc:	3d03      	subs	r5, #3
 800aafe:	45ac      	cmp	ip, r5
 800ab00:	bf38      	it	cc
 800ab02:	2200      	movcc	r2, #0
 800ab04:	441a      	add	r2, r3
 800ab06:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ab0a:	b17b      	cbz	r3, 800ab2c <__mdiff+0x108>
 800ab0c:	6107      	str	r7, [r0, #16]
 800ab0e:	e7a3      	b.n	800aa58 <__mdiff+0x34>
 800ab10:	f856 8b04 	ldr.w	r8, [r6], #4
 800ab14:	fa11 f288 	uxtah	r2, r1, r8
 800ab18:	1414      	asrs	r4, r2, #16
 800ab1a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ab1e:	b292      	uxth	r2, r2
 800ab20:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ab24:	f84e 2b04 	str.w	r2, [lr], #4
 800ab28:	1421      	asrs	r1, r4, #16
 800ab2a:	e7e0      	b.n	800aaee <__mdiff+0xca>
 800ab2c:	3f01      	subs	r7, #1
 800ab2e:	e7ea      	b.n	800ab06 <__mdiff+0xe2>
 800ab30:	0800c118 	.word	0x0800c118
 800ab34:	0800c1a4 	.word	0x0800c1a4

0800ab38 <__ulp>:
 800ab38:	b082      	sub	sp, #8
 800ab3a:	ed8d 0b00 	vstr	d0, [sp]
 800ab3e:	9b01      	ldr	r3, [sp, #4]
 800ab40:	4912      	ldr	r1, [pc, #72]	; (800ab8c <__ulp+0x54>)
 800ab42:	4019      	ands	r1, r3
 800ab44:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ab48:	2900      	cmp	r1, #0
 800ab4a:	dd05      	ble.n	800ab58 <__ulp+0x20>
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	460b      	mov	r3, r1
 800ab50:	ec43 2b10 	vmov	d0, r2, r3
 800ab54:	b002      	add	sp, #8
 800ab56:	4770      	bx	lr
 800ab58:	4249      	negs	r1, r1
 800ab5a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ab5e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ab62:	f04f 0200 	mov.w	r2, #0
 800ab66:	f04f 0300 	mov.w	r3, #0
 800ab6a:	da04      	bge.n	800ab76 <__ulp+0x3e>
 800ab6c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ab70:	fa41 f300 	asr.w	r3, r1, r0
 800ab74:	e7ec      	b.n	800ab50 <__ulp+0x18>
 800ab76:	f1a0 0114 	sub.w	r1, r0, #20
 800ab7a:	291e      	cmp	r1, #30
 800ab7c:	bfda      	itte	le
 800ab7e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800ab82:	fa20 f101 	lsrle.w	r1, r0, r1
 800ab86:	2101      	movgt	r1, #1
 800ab88:	460a      	mov	r2, r1
 800ab8a:	e7e1      	b.n	800ab50 <__ulp+0x18>
 800ab8c:	7ff00000 	.word	0x7ff00000

0800ab90 <__b2d>:
 800ab90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab92:	6905      	ldr	r5, [r0, #16]
 800ab94:	f100 0714 	add.w	r7, r0, #20
 800ab98:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ab9c:	1f2e      	subs	r6, r5, #4
 800ab9e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aba2:	4620      	mov	r0, r4
 800aba4:	f7ff fd48 	bl	800a638 <__hi0bits>
 800aba8:	f1c0 0320 	rsb	r3, r0, #32
 800abac:	280a      	cmp	r0, #10
 800abae:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ac2c <__b2d+0x9c>
 800abb2:	600b      	str	r3, [r1, #0]
 800abb4:	dc14      	bgt.n	800abe0 <__b2d+0x50>
 800abb6:	f1c0 0e0b 	rsb	lr, r0, #11
 800abba:	fa24 f10e 	lsr.w	r1, r4, lr
 800abbe:	42b7      	cmp	r7, r6
 800abc0:	ea41 030c 	orr.w	r3, r1, ip
 800abc4:	bf34      	ite	cc
 800abc6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800abca:	2100      	movcs	r1, #0
 800abcc:	3015      	adds	r0, #21
 800abce:	fa04 f000 	lsl.w	r0, r4, r0
 800abd2:	fa21 f10e 	lsr.w	r1, r1, lr
 800abd6:	ea40 0201 	orr.w	r2, r0, r1
 800abda:	ec43 2b10 	vmov	d0, r2, r3
 800abde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abe0:	42b7      	cmp	r7, r6
 800abe2:	bf3a      	itte	cc
 800abe4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800abe8:	f1a5 0608 	subcc.w	r6, r5, #8
 800abec:	2100      	movcs	r1, #0
 800abee:	380b      	subs	r0, #11
 800abf0:	d017      	beq.n	800ac22 <__b2d+0x92>
 800abf2:	f1c0 0c20 	rsb	ip, r0, #32
 800abf6:	fa04 f500 	lsl.w	r5, r4, r0
 800abfa:	42be      	cmp	r6, r7
 800abfc:	fa21 f40c 	lsr.w	r4, r1, ip
 800ac00:	ea45 0504 	orr.w	r5, r5, r4
 800ac04:	bf8c      	ite	hi
 800ac06:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ac0a:	2400      	movls	r4, #0
 800ac0c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ac10:	fa01 f000 	lsl.w	r0, r1, r0
 800ac14:	fa24 f40c 	lsr.w	r4, r4, ip
 800ac18:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ac1c:	ea40 0204 	orr.w	r2, r0, r4
 800ac20:	e7db      	b.n	800abda <__b2d+0x4a>
 800ac22:	ea44 030c 	orr.w	r3, r4, ip
 800ac26:	460a      	mov	r2, r1
 800ac28:	e7d7      	b.n	800abda <__b2d+0x4a>
 800ac2a:	bf00      	nop
 800ac2c:	3ff00000 	.word	0x3ff00000

0800ac30 <__d2b>:
 800ac30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac34:	4689      	mov	r9, r1
 800ac36:	2101      	movs	r1, #1
 800ac38:	ec57 6b10 	vmov	r6, r7, d0
 800ac3c:	4690      	mov	r8, r2
 800ac3e:	f7ff fc09 	bl	800a454 <_Balloc>
 800ac42:	4604      	mov	r4, r0
 800ac44:	b930      	cbnz	r0, 800ac54 <__d2b+0x24>
 800ac46:	4602      	mov	r2, r0
 800ac48:	4b25      	ldr	r3, [pc, #148]	; (800ace0 <__d2b+0xb0>)
 800ac4a:	4826      	ldr	r0, [pc, #152]	; (800ace4 <__d2b+0xb4>)
 800ac4c:	f240 310a 	movw	r1, #778	; 0x30a
 800ac50:	f000 fb4c 	bl	800b2ec <__assert_func>
 800ac54:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ac58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac5c:	bb35      	cbnz	r5, 800acac <__d2b+0x7c>
 800ac5e:	2e00      	cmp	r6, #0
 800ac60:	9301      	str	r3, [sp, #4]
 800ac62:	d028      	beq.n	800acb6 <__d2b+0x86>
 800ac64:	4668      	mov	r0, sp
 800ac66:	9600      	str	r6, [sp, #0]
 800ac68:	f7ff fd06 	bl	800a678 <__lo0bits>
 800ac6c:	9900      	ldr	r1, [sp, #0]
 800ac6e:	b300      	cbz	r0, 800acb2 <__d2b+0x82>
 800ac70:	9a01      	ldr	r2, [sp, #4]
 800ac72:	f1c0 0320 	rsb	r3, r0, #32
 800ac76:	fa02 f303 	lsl.w	r3, r2, r3
 800ac7a:	430b      	orrs	r3, r1
 800ac7c:	40c2      	lsrs	r2, r0
 800ac7e:	6163      	str	r3, [r4, #20]
 800ac80:	9201      	str	r2, [sp, #4]
 800ac82:	9b01      	ldr	r3, [sp, #4]
 800ac84:	61a3      	str	r3, [r4, #24]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	bf14      	ite	ne
 800ac8a:	2202      	movne	r2, #2
 800ac8c:	2201      	moveq	r2, #1
 800ac8e:	6122      	str	r2, [r4, #16]
 800ac90:	b1d5      	cbz	r5, 800acc8 <__d2b+0x98>
 800ac92:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ac96:	4405      	add	r5, r0
 800ac98:	f8c9 5000 	str.w	r5, [r9]
 800ac9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aca0:	f8c8 0000 	str.w	r0, [r8]
 800aca4:	4620      	mov	r0, r4
 800aca6:	b003      	add	sp, #12
 800aca8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800acb0:	e7d5      	b.n	800ac5e <__d2b+0x2e>
 800acb2:	6161      	str	r1, [r4, #20]
 800acb4:	e7e5      	b.n	800ac82 <__d2b+0x52>
 800acb6:	a801      	add	r0, sp, #4
 800acb8:	f7ff fcde 	bl	800a678 <__lo0bits>
 800acbc:	9b01      	ldr	r3, [sp, #4]
 800acbe:	6163      	str	r3, [r4, #20]
 800acc0:	2201      	movs	r2, #1
 800acc2:	6122      	str	r2, [r4, #16]
 800acc4:	3020      	adds	r0, #32
 800acc6:	e7e3      	b.n	800ac90 <__d2b+0x60>
 800acc8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800accc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800acd0:	f8c9 0000 	str.w	r0, [r9]
 800acd4:	6918      	ldr	r0, [r3, #16]
 800acd6:	f7ff fcaf 	bl	800a638 <__hi0bits>
 800acda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800acde:	e7df      	b.n	800aca0 <__d2b+0x70>
 800ace0:	0800c118 	.word	0x0800c118
 800ace4:	0800c1a4 	.word	0x0800c1a4

0800ace8 <__ratio>:
 800ace8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acec:	4688      	mov	r8, r1
 800acee:	4669      	mov	r1, sp
 800acf0:	4681      	mov	r9, r0
 800acf2:	f7ff ff4d 	bl	800ab90 <__b2d>
 800acf6:	a901      	add	r1, sp, #4
 800acf8:	4640      	mov	r0, r8
 800acfa:	ec55 4b10 	vmov	r4, r5, d0
 800acfe:	ee10 aa10 	vmov	sl, s0
 800ad02:	f7ff ff45 	bl	800ab90 <__b2d>
 800ad06:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ad0a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ad0e:	1a59      	subs	r1, r3, r1
 800ad10:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad14:	1ad3      	subs	r3, r2, r3
 800ad16:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ad1a:	ec57 6b10 	vmov	r6, r7, d0
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	bfd6      	itet	le
 800ad22:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ad26:	462a      	movgt	r2, r5
 800ad28:	463a      	movle	r2, r7
 800ad2a:	46ab      	mov	fp, r5
 800ad2c:	bfd6      	itet	le
 800ad2e:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800ad32:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800ad36:	ee00 3a90 	vmovle	s1, r3
 800ad3a:	ec4b ab17 	vmov	d7, sl, fp
 800ad3e:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800ad42:	b003      	add	sp, #12
 800ad44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ad48 <__copybits>:
 800ad48:	3901      	subs	r1, #1
 800ad4a:	b570      	push	{r4, r5, r6, lr}
 800ad4c:	1149      	asrs	r1, r1, #5
 800ad4e:	6914      	ldr	r4, [r2, #16]
 800ad50:	3101      	adds	r1, #1
 800ad52:	f102 0314 	add.w	r3, r2, #20
 800ad56:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ad5a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ad5e:	1f05      	subs	r5, r0, #4
 800ad60:	42a3      	cmp	r3, r4
 800ad62:	d30c      	bcc.n	800ad7e <__copybits+0x36>
 800ad64:	1aa3      	subs	r3, r4, r2
 800ad66:	3b11      	subs	r3, #17
 800ad68:	f023 0303 	bic.w	r3, r3, #3
 800ad6c:	3211      	adds	r2, #17
 800ad6e:	42a2      	cmp	r2, r4
 800ad70:	bf88      	it	hi
 800ad72:	2300      	movhi	r3, #0
 800ad74:	4418      	add	r0, r3
 800ad76:	2300      	movs	r3, #0
 800ad78:	4288      	cmp	r0, r1
 800ad7a:	d305      	bcc.n	800ad88 <__copybits+0x40>
 800ad7c:	bd70      	pop	{r4, r5, r6, pc}
 800ad7e:	f853 6b04 	ldr.w	r6, [r3], #4
 800ad82:	f845 6f04 	str.w	r6, [r5, #4]!
 800ad86:	e7eb      	b.n	800ad60 <__copybits+0x18>
 800ad88:	f840 3b04 	str.w	r3, [r0], #4
 800ad8c:	e7f4      	b.n	800ad78 <__copybits+0x30>

0800ad8e <__any_on>:
 800ad8e:	f100 0214 	add.w	r2, r0, #20
 800ad92:	6900      	ldr	r0, [r0, #16]
 800ad94:	114b      	asrs	r3, r1, #5
 800ad96:	4298      	cmp	r0, r3
 800ad98:	b510      	push	{r4, lr}
 800ad9a:	db11      	blt.n	800adc0 <__any_on+0x32>
 800ad9c:	dd0a      	ble.n	800adb4 <__any_on+0x26>
 800ad9e:	f011 011f 	ands.w	r1, r1, #31
 800ada2:	d007      	beq.n	800adb4 <__any_on+0x26>
 800ada4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ada8:	fa24 f001 	lsr.w	r0, r4, r1
 800adac:	fa00 f101 	lsl.w	r1, r0, r1
 800adb0:	428c      	cmp	r4, r1
 800adb2:	d10b      	bne.n	800adcc <__any_on+0x3e>
 800adb4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800adb8:	4293      	cmp	r3, r2
 800adba:	d803      	bhi.n	800adc4 <__any_on+0x36>
 800adbc:	2000      	movs	r0, #0
 800adbe:	bd10      	pop	{r4, pc}
 800adc0:	4603      	mov	r3, r0
 800adc2:	e7f7      	b.n	800adb4 <__any_on+0x26>
 800adc4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800adc8:	2900      	cmp	r1, #0
 800adca:	d0f5      	beq.n	800adb8 <__any_on+0x2a>
 800adcc:	2001      	movs	r0, #1
 800adce:	e7f6      	b.n	800adbe <__any_on+0x30>

0800add0 <_calloc_r>:
 800add0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800add2:	fba1 2402 	umull	r2, r4, r1, r2
 800add6:	b94c      	cbnz	r4, 800adec <_calloc_r+0x1c>
 800add8:	4611      	mov	r1, r2
 800adda:	9201      	str	r2, [sp, #4]
 800addc:	f000 f87a 	bl	800aed4 <_malloc_r>
 800ade0:	9a01      	ldr	r2, [sp, #4]
 800ade2:	4605      	mov	r5, r0
 800ade4:	b930      	cbnz	r0, 800adf4 <_calloc_r+0x24>
 800ade6:	4628      	mov	r0, r5
 800ade8:	b003      	add	sp, #12
 800adea:	bd30      	pop	{r4, r5, pc}
 800adec:	220c      	movs	r2, #12
 800adee:	6002      	str	r2, [r0, #0]
 800adf0:	2500      	movs	r5, #0
 800adf2:	e7f8      	b.n	800ade6 <_calloc_r+0x16>
 800adf4:	4621      	mov	r1, r4
 800adf6:	f7fc fcb1 	bl	800775c <memset>
 800adfa:	e7f4      	b.n	800ade6 <_calloc_r+0x16>

0800adfc <_free_r>:
 800adfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800adfe:	2900      	cmp	r1, #0
 800ae00:	d044      	beq.n	800ae8c <_free_r+0x90>
 800ae02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae06:	9001      	str	r0, [sp, #4]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	f1a1 0404 	sub.w	r4, r1, #4
 800ae0e:	bfb8      	it	lt
 800ae10:	18e4      	addlt	r4, r4, r3
 800ae12:	f000 fab5 	bl	800b380 <__malloc_lock>
 800ae16:	4a1e      	ldr	r2, [pc, #120]	; (800ae90 <_free_r+0x94>)
 800ae18:	9801      	ldr	r0, [sp, #4]
 800ae1a:	6813      	ldr	r3, [r2, #0]
 800ae1c:	b933      	cbnz	r3, 800ae2c <_free_r+0x30>
 800ae1e:	6063      	str	r3, [r4, #4]
 800ae20:	6014      	str	r4, [r2, #0]
 800ae22:	b003      	add	sp, #12
 800ae24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae28:	f000 bab0 	b.w	800b38c <__malloc_unlock>
 800ae2c:	42a3      	cmp	r3, r4
 800ae2e:	d908      	bls.n	800ae42 <_free_r+0x46>
 800ae30:	6825      	ldr	r5, [r4, #0]
 800ae32:	1961      	adds	r1, r4, r5
 800ae34:	428b      	cmp	r3, r1
 800ae36:	bf01      	itttt	eq
 800ae38:	6819      	ldreq	r1, [r3, #0]
 800ae3a:	685b      	ldreq	r3, [r3, #4]
 800ae3c:	1949      	addeq	r1, r1, r5
 800ae3e:	6021      	streq	r1, [r4, #0]
 800ae40:	e7ed      	b.n	800ae1e <_free_r+0x22>
 800ae42:	461a      	mov	r2, r3
 800ae44:	685b      	ldr	r3, [r3, #4]
 800ae46:	b10b      	cbz	r3, 800ae4c <_free_r+0x50>
 800ae48:	42a3      	cmp	r3, r4
 800ae4a:	d9fa      	bls.n	800ae42 <_free_r+0x46>
 800ae4c:	6811      	ldr	r1, [r2, #0]
 800ae4e:	1855      	adds	r5, r2, r1
 800ae50:	42a5      	cmp	r5, r4
 800ae52:	d10b      	bne.n	800ae6c <_free_r+0x70>
 800ae54:	6824      	ldr	r4, [r4, #0]
 800ae56:	4421      	add	r1, r4
 800ae58:	1854      	adds	r4, r2, r1
 800ae5a:	42a3      	cmp	r3, r4
 800ae5c:	6011      	str	r1, [r2, #0]
 800ae5e:	d1e0      	bne.n	800ae22 <_free_r+0x26>
 800ae60:	681c      	ldr	r4, [r3, #0]
 800ae62:	685b      	ldr	r3, [r3, #4]
 800ae64:	6053      	str	r3, [r2, #4]
 800ae66:	4421      	add	r1, r4
 800ae68:	6011      	str	r1, [r2, #0]
 800ae6a:	e7da      	b.n	800ae22 <_free_r+0x26>
 800ae6c:	d902      	bls.n	800ae74 <_free_r+0x78>
 800ae6e:	230c      	movs	r3, #12
 800ae70:	6003      	str	r3, [r0, #0]
 800ae72:	e7d6      	b.n	800ae22 <_free_r+0x26>
 800ae74:	6825      	ldr	r5, [r4, #0]
 800ae76:	1961      	adds	r1, r4, r5
 800ae78:	428b      	cmp	r3, r1
 800ae7a:	bf04      	itt	eq
 800ae7c:	6819      	ldreq	r1, [r3, #0]
 800ae7e:	685b      	ldreq	r3, [r3, #4]
 800ae80:	6063      	str	r3, [r4, #4]
 800ae82:	bf04      	itt	eq
 800ae84:	1949      	addeq	r1, r1, r5
 800ae86:	6021      	streq	r1, [r4, #0]
 800ae88:	6054      	str	r4, [r2, #4]
 800ae8a:	e7ca      	b.n	800ae22 <_free_r+0x26>
 800ae8c:	b003      	add	sp, #12
 800ae8e:	bd30      	pop	{r4, r5, pc}
 800ae90:	200008e0 	.word	0x200008e0

0800ae94 <sbrk_aligned>:
 800ae94:	b570      	push	{r4, r5, r6, lr}
 800ae96:	4e0e      	ldr	r6, [pc, #56]	; (800aed0 <sbrk_aligned+0x3c>)
 800ae98:	460c      	mov	r4, r1
 800ae9a:	6831      	ldr	r1, [r6, #0]
 800ae9c:	4605      	mov	r5, r0
 800ae9e:	b911      	cbnz	r1, 800aea6 <sbrk_aligned+0x12>
 800aea0:	f000 f9f2 	bl	800b288 <_sbrk_r>
 800aea4:	6030      	str	r0, [r6, #0]
 800aea6:	4621      	mov	r1, r4
 800aea8:	4628      	mov	r0, r5
 800aeaa:	f000 f9ed 	bl	800b288 <_sbrk_r>
 800aeae:	1c43      	adds	r3, r0, #1
 800aeb0:	d00a      	beq.n	800aec8 <sbrk_aligned+0x34>
 800aeb2:	1cc4      	adds	r4, r0, #3
 800aeb4:	f024 0403 	bic.w	r4, r4, #3
 800aeb8:	42a0      	cmp	r0, r4
 800aeba:	d007      	beq.n	800aecc <sbrk_aligned+0x38>
 800aebc:	1a21      	subs	r1, r4, r0
 800aebe:	4628      	mov	r0, r5
 800aec0:	f000 f9e2 	bl	800b288 <_sbrk_r>
 800aec4:	3001      	adds	r0, #1
 800aec6:	d101      	bne.n	800aecc <sbrk_aligned+0x38>
 800aec8:	f04f 34ff 	mov.w	r4, #4294967295
 800aecc:	4620      	mov	r0, r4
 800aece:	bd70      	pop	{r4, r5, r6, pc}
 800aed0:	200008e4 	.word	0x200008e4

0800aed4 <_malloc_r>:
 800aed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aed8:	1ccd      	adds	r5, r1, #3
 800aeda:	f025 0503 	bic.w	r5, r5, #3
 800aede:	3508      	adds	r5, #8
 800aee0:	2d0c      	cmp	r5, #12
 800aee2:	bf38      	it	cc
 800aee4:	250c      	movcc	r5, #12
 800aee6:	2d00      	cmp	r5, #0
 800aee8:	4607      	mov	r7, r0
 800aeea:	db01      	blt.n	800aef0 <_malloc_r+0x1c>
 800aeec:	42a9      	cmp	r1, r5
 800aeee:	d905      	bls.n	800aefc <_malloc_r+0x28>
 800aef0:	230c      	movs	r3, #12
 800aef2:	603b      	str	r3, [r7, #0]
 800aef4:	2600      	movs	r6, #0
 800aef6:	4630      	mov	r0, r6
 800aef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aefc:	4e2e      	ldr	r6, [pc, #184]	; (800afb8 <_malloc_r+0xe4>)
 800aefe:	f000 fa3f 	bl	800b380 <__malloc_lock>
 800af02:	6833      	ldr	r3, [r6, #0]
 800af04:	461c      	mov	r4, r3
 800af06:	bb34      	cbnz	r4, 800af56 <_malloc_r+0x82>
 800af08:	4629      	mov	r1, r5
 800af0a:	4638      	mov	r0, r7
 800af0c:	f7ff ffc2 	bl	800ae94 <sbrk_aligned>
 800af10:	1c43      	adds	r3, r0, #1
 800af12:	4604      	mov	r4, r0
 800af14:	d14d      	bne.n	800afb2 <_malloc_r+0xde>
 800af16:	6834      	ldr	r4, [r6, #0]
 800af18:	4626      	mov	r6, r4
 800af1a:	2e00      	cmp	r6, #0
 800af1c:	d140      	bne.n	800afa0 <_malloc_r+0xcc>
 800af1e:	6823      	ldr	r3, [r4, #0]
 800af20:	4631      	mov	r1, r6
 800af22:	4638      	mov	r0, r7
 800af24:	eb04 0803 	add.w	r8, r4, r3
 800af28:	f000 f9ae 	bl	800b288 <_sbrk_r>
 800af2c:	4580      	cmp	r8, r0
 800af2e:	d13a      	bne.n	800afa6 <_malloc_r+0xd2>
 800af30:	6821      	ldr	r1, [r4, #0]
 800af32:	3503      	adds	r5, #3
 800af34:	1a6d      	subs	r5, r5, r1
 800af36:	f025 0503 	bic.w	r5, r5, #3
 800af3a:	3508      	adds	r5, #8
 800af3c:	2d0c      	cmp	r5, #12
 800af3e:	bf38      	it	cc
 800af40:	250c      	movcc	r5, #12
 800af42:	4629      	mov	r1, r5
 800af44:	4638      	mov	r0, r7
 800af46:	f7ff ffa5 	bl	800ae94 <sbrk_aligned>
 800af4a:	3001      	adds	r0, #1
 800af4c:	d02b      	beq.n	800afa6 <_malloc_r+0xd2>
 800af4e:	6823      	ldr	r3, [r4, #0]
 800af50:	442b      	add	r3, r5
 800af52:	6023      	str	r3, [r4, #0]
 800af54:	e00e      	b.n	800af74 <_malloc_r+0xa0>
 800af56:	6822      	ldr	r2, [r4, #0]
 800af58:	1b52      	subs	r2, r2, r5
 800af5a:	d41e      	bmi.n	800af9a <_malloc_r+0xc6>
 800af5c:	2a0b      	cmp	r2, #11
 800af5e:	d916      	bls.n	800af8e <_malloc_r+0xba>
 800af60:	1961      	adds	r1, r4, r5
 800af62:	42a3      	cmp	r3, r4
 800af64:	6025      	str	r5, [r4, #0]
 800af66:	bf18      	it	ne
 800af68:	6059      	strne	r1, [r3, #4]
 800af6a:	6863      	ldr	r3, [r4, #4]
 800af6c:	bf08      	it	eq
 800af6e:	6031      	streq	r1, [r6, #0]
 800af70:	5162      	str	r2, [r4, r5]
 800af72:	604b      	str	r3, [r1, #4]
 800af74:	4638      	mov	r0, r7
 800af76:	f104 060b 	add.w	r6, r4, #11
 800af7a:	f000 fa07 	bl	800b38c <__malloc_unlock>
 800af7e:	f026 0607 	bic.w	r6, r6, #7
 800af82:	1d23      	adds	r3, r4, #4
 800af84:	1af2      	subs	r2, r6, r3
 800af86:	d0b6      	beq.n	800aef6 <_malloc_r+0x22>
 800af88:	1b9b      	subs	r3, r3, r6
 800af8a:	50a3      	str	r3, [r4, r2]
 800af8c:	e7b3      	b.n	800aef6 <_malloc_r+0x22>
 800af8e:	6862      	ldr	r2, [r4, #4]
 800af90:	42a3      	cmp	r3, r4
 800af92:	bf0c      	ite	eq
 800af94:	6032      	streq	r2, [r6, #0]
 800af96:	605a      	strne	r2, [r3, #4]
 800af98:	e7ec      	b.n	800af74 <_malloc_r+0xa0>
 800af9a:	4623      	mov	r3, r4
 800af9c:	6864      	ldr	r4, [r4, #4]
 800af9e:	e7b2      	b.n	800af06 <_malloc_r+0x32>
 800afa0:	4634      	mov	r4, r6
 800afa2:	6876      	ldr	r6, [r6, #4]
 800afa4:	e7b9      	b.n	800af1a <_malloc_r+0x46>
 800afa6:	230c      	movs	r3, #12
 800afa8:	603b      	str	r3, [r7, #0]
 800afaa:	4638      	mov	r0, r7
 800afac:	f000 f9ee 	bl	800b38c <__malloc_unlock>
 800afb0:	e7a1      	b.n	800aef6 <_malloc_r+0x22>
 800afb2:	6025      	str	r5, [r4, #0]
 800afb4:	e7de      	b.n	800af74 <_malloc_r+0xa0>
 800afb6:	bf00      	nop
 800afb8:	200008e0 	.word	0x200008e0

0800afbc <__ssputs_r>:
 800afbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afc0:	688e      	ldr	r6, [r1, #8]
 800afc2:	429e      	cmp	r6, r3
 800afc4:	4682      	mov	sl, r0
 800afc6:	460c      	mov	r4, r1
 800afc8:	4690      	mov	r8, r2
 800afca:	461f      	mov	r7, r3
 800afcc:	d838      	bhi.n	800b040 <__ssputs_r+0x84>
 800afce:	898a      	ldrh	r2, [r1, #12]
 800afd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800afd4:	d032      	beq.n	800b03c <__ssputs_r+0x80>
 800afd6:	6825      	ldr	r5, [r4, #0]
 800afd8:	6909      	ldr	r1, [r1, #16]
 800afda:	eba5 0901 	sub.w	r9, r5, r1
 800afde:	6965      	ldr	r5, [r4, #20]
 800afe0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afe4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afe8:	3301      	adds	r3, #1
 800afea:	444b      	add	r3, r9
 800afec:	106d      	asrs	r5, r5, #1
 800afee:	429d      	cmp	r5, r3
 800aff0:	bf38      	it	cc
 800aff2:	461d      	movcc	r5, r3
 800aff4:	0553      	lsls	r3, r2, #21
 800aff6:	d531      	bpl.n	800b05c <__ssputs_r+0xa0>
 800aff8:	4629      	mov	r1, r5
 800affa:	f7ff ff6b 	bl	800aed4 <_malloc_r>
 800affe:	4606      	mov	r6, r0
 800b000:	b950      	cbnz	r0, 800b018 <__ssputs_r+0x5c>
 800b002:	230c      	movs	r3, #12
 800b004:	f8ca 3000 	str.w	r3, [sl]
 800b008:	89a3      	ldrh	r3, [r4, #12]
 800b00a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b00e:	81a3      	strh	r3, [r4, #12]
 800b010:	f04f 30ff 	mov.w	r0, #4294967295
 800b014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b018:	6921      	ldr	r1, [r4, #16]
 800b01a:	464a      	mov	r2, r9
 800b01c:	f7ff fa0c 	bl	800a438 <memcpy>
 800b020:	89a3      	ldrh	r3, [r4, #12]
 800b022:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b02a:	81a3      	strh	r3, [r4, #12]
 800b02c:	6126      	str	r6, [r4, #16]
 800b02e:	6165      	str	r5, [r4, #20]
 800b030:	444e      	add	r6, r9
 800b032:	eba5 0509 	sub.w	r5, r5, r9
 800b036:	6026      	str	r6, [r4, #0]
 800b038:	60a5      	str	r5, [r4, #8]
 800b03a:	463e      	mov	r6, r7
 800b03c:	42be      	cmp	r6, r7
 800b03e:	d900      	bls.n	800b042 <__ssputs_r+0x86>
 800b040:	463e      	mov	r6, r7
 800b042:	6820      	ldr	r0, [r4, #0]
 800b044:	4632      	mov	r2, r6
 800b046:	4641      	mov	r1, r8
 800b048:	f000 f980 	bl	800b34c <memmove>
 800b04c:	68a3      	ldr	r3, [r4, #8]
 800b04e:	1b9b      	subs	r3, r3, r6
 800b050:	60a3      	str	r3, [r4, #8]
 800b052:	6823      	ldr	r3, [r4, #0]
 800b054:	4433      	add	r3, r6
 800b056:	6023      	str	r3, [r4, #0]
 800b058:	2000      	movs	r0, #0
 800b05a:	e7db      	b.n	800b014 <__ssputs_r+0x58>
 800b05c:	462a      	mov	r2, r5
 800b05e:	f000 f99b 	bl	800b398 <_realloc_r>
 800b062:	4606      	mov	r6, r0
 800b064:	2800      	cmp	r0, #0
 800b066:	d1e1      	bne.n	800b02c <__ssputs_r+0x70>
 800b068:	6921      	ldr	r1, [r4, #16]
 800b06a:	4650      	mov	r0, sl
 800b06c:	f7ff fec6 	bl	800adfc <_free_r>
 800b070:	e7c7      	b.n	800b002 <__ssputs_r+0x46>
	...

0800b074 <_svfiprintf_r>:
 800b074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b078:	4698      	mov	r8, r3
 800b07a:	898b      	ldrh	r3, [r1, #12]
 800b07c:	061b      	lsls	r3, r3, #24
 800b07e:	b09d      	sub	sp, #116	; 0x74
 800b080:	4607      	mov	r7, r0
 800b082:	460d      	mov	r5, r1
 800b084:	4614      	mov	r4, r2
 800b086:	d50e      	bpl.n	800b0a6 <_svfiprintf_r+0x32>
 800b088:	690b      	ldr	r3, [r1, #16]
 800b08a:	b963      	cbnz	r3, 800b0a6 <_svfiprintf_r+0x32>
 800b08c:	2140      	movs	r1, #64	; 0x40
 800b08e:	f7ff ff21 	bl	800aed4 <_malloc_r>
 800b092:	6028      	str	r0, [r5, #0]
 800b094:	6128      	str	r0, [r5, #16]
 800b096:	b920      	cbnz	r0, 800b0a2 <_svfiprintf_r+0x2e>
 800b098:	230c      	movs	r3, #12
 800b09a:	603b      	str	r3, [r7, #0]
 800b09c:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a0:	e0d1      	b.n	800b246 <_svfiprintf_r+0x1d2>
 800b0a2:	2340      	movs	r3, #64	; 0x40
 800b0a4:	616b      	str	r3, [r5, #20]
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	9309      	str	r3, [sp, #36]	; 0x24
 800b0aa:	2320      	movs	r3, #32
 800b0ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b0b0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0b4:	2330      	movs	r3, #48	; 0x30
 800b0b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b260 <_svfiprintf_r+0x1ec>
 800b0ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b0be:	f04f 0901 	mov.w	r9, #1
 800b0c2:	4623      	mov	r3, r4
 800b0c4:	469a      	mov	sl, r3
 800b0c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0ca:	b10a      	cbz	r2, 800b0d0 <_svfiprintf_r+0x5c>
 800b0cc:	2a25      	cmp	r2, #37	; 0x25
 800b0ce:	d1f9      	bne.n	800b0c4 <_svfiprintf_r+0x50>
 800b0d0:	ebba 0b04 	subs.w	fp, sl, r4
 800b0d4:	d00b      	beq.n	800b0ee <_svfiprintf_r+0x7a>
 800b0d6:	465b      	mov	r3, fp
 800b0d8:	4622      	mov	r2, r4
 800b0da:	4629      	mov	r1, r5
 800b0dc:	4638      	mov	r0, r7
 800b0de:	f7ff ff6d 	bl	800afbc <__ssputs_r>
 800b0e2:	3001      	adds	r0, #1
 800b0e4:	f000 80aa 	beq.w	800b23c <_svfiprintf_r+0x1c8>
 800b0e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0ea:	445a      	add	r2, fp
 800b0ec:	9209      	str	r2, [sp, #36]	; 0x24
 800b0ee:	f89a 3000 	ldrb.w	r3, [sl]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	f000 80a2 	beq.w	800b23c <_svfiprintf_r+0x1c8>
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b0fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b102:	f10a 0a01 	add.w	sl, sl, #1
 800b106:	9304      	str	r3, [sp, #16]
 800b108:	9307      	str	r3, [sp, #28]
 800b10a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b10e:	931a      	str	r3, [sp, #104]	; 0x68
 800b110:	4654      	mov	r4, sl
 800b112:	2205      	movs	r2, #5
 800b114:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b118:	4851      	ldr	r0, [pc, #324]	; (800b260 <_svfiprintf_r+0x1ec>)
 800b11a:	f7f5 f899 	bl	8000250 <memchr>
 800b11e:	9a04      	ldr	r2, [sp, #16]
 800b120:	b9d8      	cbnz	r0, 800b15a <_svfiprintf_r+0xe6>
 800b122:	06d0      	lsls	r0, r2, #27
 800b124:	bf44      	itt	mi
 800b126:	2320      	movmi	r3, #32
 800b128:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b12c:	0711      	lsls	r1, r2, #28
 800b12e:	bf44      	itt	mi
 800b130:	232b      	movmi	r3, #43	; 0x2b
 800b132:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b136:	f89a 3000 	ldrb.w	r3, [sl]
 800b13a:	2b2a      	cmp	r3, #42	; 0x2a
 800b13c:	d015      	beq.n	800b16a <_svfiprintf_r+0xf6>
 800b13e:	9a07      	ldr	r2, [sp, #28]
 800b140:	4654      	mov	r4, sl
 800b142:	2000      	movs	r0, #0
 800b144:	f04f 0c0a 	mov.w	ip, #10
 800b148:	4621      	mov	r1, r4
 800b14a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b14e:	3b30      	subs	r3, #48	; 0x30
 800b150:	2b09      	cmp	r3, #9
 800b152:	d94e      	bls.n	800b1f2 <_svfiprintf_r+0x17e>
 800b154:	b1b0      	cbz	r0, 800b184 <_svfiprintf_r+0x110>
 800b156:	9207      	str	r2, [sp, #28]
 800b158:	e014      	b.n	800b184 <_svfiprintf_r+0x110>
 800b15a:	eba0 0308 	sub.w	r3, r0, r8
 800b15e:	fa09 f303 	lsl.w	r3, r9, r3
 800b162:	4313      	orrs	r3, r2
 800b164:	9304      	str	r3, [sp, #16]
 800b166:	46a2      	mov	sl, r4
 800b168:	e7d2      	b.n	800b110 <_svfiprintf_r+0x9c>
 800b16a:	9b03      	ldr	r3, [sp, #12]
 800b16c:	1d19      	adds	r1, r3, #4
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	9103      	str	r1, [sp, #12]
 800b172:	2b00      	cmp	r3, #0
 800b174:	bfbb      	ittet	lt
 800b176:	425b      	neglt	r3, r3
 800b178:	f042 0202 	orrlt.w	r2, r2, #2
 800b17c:	9307      	strge	r3, [sp, #28]
 800b17e:	9307      	strlt	r3, [sp, #28]
 800b180:	bfb8      	it	lt
 800b182:	9204      	strlt	r2, [sp, #16]
 800b184:	7823      	ldrb	r3, [r4, #0]
 800b186:	2b2e      	cmp	r3, #46	; 0x2e
 800b188:	d10c      	bne.n	800b1a4 <_svfiprintf_r+0x130>
 800b18a:	7863      	ldrb	r3, [r4, #1]
 800b18c:	2b2a      	cmp	r3, #42	; 0x2a
 800b18e:	d135      	bne.n	800b1fc <_svfiprintf_r+0x188>
 800b190:	9b03      	ldr	r3, [sp, #12]
 800b192:	1d1a      	adds	r2, r3, #4
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	9203      	str	r2, [sp, #12]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	bfb8      	it	lt
 800b19c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b1a0:	3402      	adds	r4, #2
 800b1a2:	9305      	str	r3, [sp, #20]
 800b1a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b270 <_svfiprintf_r+0x1fc>
 800b1a8:	7821      	ldrb	r1, [r4, #0]
 800b1aa:	2203      	movs	r2, #3
 800b1ac:	4650      	mov	r0, sl
 800b1ae:	f7f5 f84f 	bl	8000250 <memchr>
 800b1b2:	b140      	cbz	r0, 800b1c6 <_svfiprintf_r+0x152>
 800b1b4:	2340      	movs	r3, #64	; 0x40
 800b1b6:	eba0 000a 	sub.w	r0, r0, sl
 800b1ba:	fa03 f000 	lsl.w	r0, r3, r0
 800b1be:	9b04      	ldr	r3, [sp, #16]
 800b1c0:	4303      	orrs	r3, r0
 800b1c2:	3401      	adds	r4, #1
 800b1c4:	9304      	str	r3, [sp, #16]
 800b1c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1ca:	4826      	ldr	r0, [pc, #152]	; (800b264 <_svfiprintf_r+0x1f0>)
 800b1cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b1d0:	2206      	movs	r2, #6
 800b1d2:	f7f5 f83d 	bl	8000250 <memchr>
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	d038      	beq.n	800b24c <_svfiprintf_r+0x1d8>
 800b1da:	4b23      	ldr	r3, [pc, #140]	; (800b268 <_svfiprintf_r+0x1f4>)
 800b1dc:	bb1b      	cbnz	r3, 800b226 <_svfiprintf_r+0x1b2>
 800b1de:	9b03      	ldr	r3, [sp, #12]
 800b1e0:	3307      	adds	r3, #7
 800b1e2:	f023 0307 	bic.w	r3, r3, #7
 800b1e6:	3308      	adds	r3, #8
 800b1e8:	9303      	str	r3, [sp, #12]
 800b1ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1ec:	4433      	add	r3, r6
 800b1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800b1f0:	e767      	b.n	800b0c2 <_svfiprintf_r+0x4e>
 800b1f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1f6:	460c      	mov	r4, r1
 800b1f8:	2001      	movs	r0, #1
 800b1fa:	e7a5      	b.n	800b148 <_svfiprintf_r+0xd4>
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	3401      	adds	r4, #1
 800b200:	9305      	str	r3, [sp, #20]
 800b202:	4619      	mov	r1, r3
 800b204:	f04f 0c0a 	mov.w	ip, #10
 800b208:	4620      	mov	r0, r4
 800b20a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b20e:	3a30      	subs	r2, #48	; 0x30
 800b210:	2a09      	cmp	r2, #9
 800b212:	d903      	bls.n	800b21c <_svfiprintf_r+0x1a8>
 800b214:	2b00      	cmp	r3, #0
 800b216:	d0c5      	beq.n	800b1a4 <_svfiprintf_r+0x130>
 800b218:	9105      	str	r1, [sp, #20]
 800b21a:	e7c3      	b.n	800b1a4 <_svfiprintf_r+0x130>
 800b21c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b220:	4604      	mov	r4, r0
 800b222:	2301      	movs	r3, #1
 800b224:	e7f0      	b.n	800b208 <_svfiprintf_r+0x194>
 800b226:	ab03      	add	r3, sp, #12
 800b228:	9300      	str	r3, [sp, #0]
 800b22a:	462a      	mov	r2, r5
 800b22c:	4b0f      	ldr	r3, [pc, #60]	; (800b26c <_svfiprintf_r+0x1f8>)
 800b22e:	a904      	add	r1, sp, #16
 800b230:	4638      	mov	r0, r7
 800b232:	f7fc fb2d 	bl	8007890 <_printf_float>
 800b236:	1c42      	adds	r2, r0, #1
 800b238:	4606      	mov	r6, r0
 800b23a:	d1d6      	bne.n	800b1ea <_svfiprintf_r+0x176>
 800b23c:	89ab      	ldrh	r3, [r5, #12]
 800b23e:	065b      	lsls	r3, r3, #25
 800b240:	f53f af2c 	bmi.w	800b09c <_svfiprintf_r+0x28>
 800b244:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b246:	b01d      	add	sp, #116	; 0x74
 800b248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b24c:	ab03      	add	r3, sp, #12
 800b24e:	9300      	str	r3, [sp, #0]
 800b250:	462a      	mov	r2, r5
 800b252:	4b06      	ldr	r3, [pc, #24]	; (800b26c <_svfiprintf_r+0x1f8>)
 800b254:	a904      	add	r1, sp, #16
 800b256:	4638      	mov	r0, r7
 800b258:	f7fc fda6 	bl	8007da8 <_printf_i>
 800b25c:	e7eb      	b.n	800b236 <_svfiprintf_r+0x1c2>
 800b25e:	bf00      	nop
 800b260:	0800c2fc 	.word	0x0800c2fc
 800b264:	0800c306 	.word	0x0800c306
 800b268:	08007891 	.word	0x08007891
 800b26c:	0800afbd 	.word	0x0800afbd
 800b270:	0800c302 	.word	0x0800c302
 800b274:	00000000 	.word	0x00000000

0800b278 <nan>:
 800b278:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b280 <nan+0x8>
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	00000000 	.word	0x00000000
 800b284:	7ff80000 	.word	0x7ff80000

0800b288 <_sbrk_r>:
 800b288:	b538      	push	{r3, r4, r5, lr}
 800b28a:	4d06      	ldr	r5, [pc, #24]	; (800b2a4 <_sbrk_r+0x1c>)
 800b28c:	2300      	movs	r3, #0
 800b28e:	4604      	mov	r4, r0
 800b290:	4608      	mov	r0, r1
 800b292:	602b      	str	r3, [r5, #0]
 800b294:	f7f6 fe7c 	bl	8001f90 <_sbrk>
 800b298:	1c43      	adds	r3, r0, #1
 800b29a:	d102      	bne.n	800b2a2 <_sbrk_r+0x1a>
 800b29c:	682b      	ldr	r3, [r5, #0]
 800b29e:	b103      	cbz	r3, 800b2a2 <_sbrk_r+0x1a>
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	bd38      	pop	{r3, r4, r5, pc}
 800b2a4:	200008e8 	.word	0x200008e8

0800b2a8 <strncmp>:
 800b2a8:	b510      	push	{r4, lr}
 800b2aa:	b17a      	cbz	r2, 800b2cc <strncmp+0x24>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	3901      	subs	r1, #1
 800b2b0:	1884      	adds	r4, r0, r2
 800b2b2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b2b6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b2ba:	4290      	cmp	r0, r2
 800b2bc:	d101      	bne.n	800b2c2 <strncmp+0x1a>
 800b2be:	42a3      	cmp	r3, r4
 800b2c0:	d101      	bne.n	800b2c6 <strncmp+0x1e>
 800b2c2:	1a80      	subs	r0, r0, r2
 800b2c4:	bd10      	pop	{r4, pc}
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d1f3      	bne.n	800b2b2 <strncmp+0xa>
 800b2ca:	e7fa      	b.n	800b2c2 <strncmp+0x1a>
 800b2cc:	4610      	mov	r0, r2
 800b2ce:	e7f9      	b.n	800b2c4 <strncmp+0x1c>

0800b2d0 <__ascii_wctomb>:
 800b2d0:	b149      	cbz	r1, 800b2e6 <__ascii_wctomb+0x16>
 800b2d2:	2aff      	cmp	r2, #255	; 0xff
 800b2d4:	bf85      	ittet	hi
 800b2d6:	238a      	movhi	r3, #138	; 0x8a
 800b2d8:	6003      	strhi	r3, [r0, #0]
 800b2da:	700a      	strbls	r2, [r1, #0]
 800b2dc:	f04f 30ff 	movhi.w	r0, #4294967295
 800b2e0:	bf98      	it	ls
 800b2e2:	2001      	movls	r0, #1
 800b2e4:	4770      	bx	lr
 800b2e6:	4608      	mov	r0, r1
 800b2e8:	4770      	bx	lr
	...

0800b2ec <__assert_func>:
 800b2ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2ee:	4614      	mov	r4, r2
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	4b09      	ldr	r3, [pc, #36]	; (800b318 <__assert_func+0x2c>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	4605      	mov	r5, r0
 800b2f8:	68d8      	ldr	r0, [r3, #12]
 800b2fa:	b14c      	cbz	r4, 800b310 <__assert_func+0x24>
 800b2fc:	4b07      	ldr	r3, [pc, #28]	; (800b31c <__assert_func+0x30>)
 800b2fe:	9100      	str	r1, [sp, #0]
 800b300:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b304:	4906      	ldr	r1, [pc, #24]	; (800b320 <__assert_func+0x34>)
 800b306:	462b      	mov	r3, r5
 800b308:	f000 f80e 	bl	800b328 <fiprintf>
 800b30c:	f000 fa8c 	bl	800b828 <abort>
 800b310:	4b04      	ldr	r3, [pc, #16]	; (800b324 <__assert_func+0x38>)
 800b312:	461c      	mov	r4, r3
 800b314:	e7f3      	b.n	800b2fe <__assert_func+0x12>
 800b316:	bf00      	nop
 800b318:	20000024 	.word	0x20000024
 800b31c:	0800c30d 	.word	0x0800c30d
 800b320:	0800c31a 	.word	0x0800c31a
 800b324:	0800c348 	.word	0x0800c348

0800b328 <fiprintf>:
 800b328:	b40e      	push	{r1, r2, r3}
 800b32a:	b503      	push	{r0, r1, lr}
 800b32c:	4601      	mov	r1, r0
 800b32e:	ab03      	add	r3, sp, #12
 800b330:	4805      	ldr	r0, [pc, #20]	; (800b348 <fiprintf+0x20>)
 800b332:	f853 2b04 	ldr.w	r2, [r3], #4
 800b336:	6800      	ldr	r0, [r0, #0]
 800b338:	9301      	str	r3, [sp, #4]
 800b33a:	f000 f885 	bl	800b448 <_vfiprintf_r>
 800b33e:	b002      	add	sp, #8
 800b340:	f85d eb04 	ldr.w	lr, [sp], #4
 800b344:	b003      	add	sp, #12
 800b346:	4770      	bx	lr
 800b348:	20000024 	.word	0x20000024

0800b34c <memmove>:
 800b34c:	4288      	cmp	r0, r1
 800b34e:	b510      	push	{r4, lr}
 800b350:	eb01 0402 	add.w	r4, r1, r2
 800b354:	d902      	bls.n	800b35c <memmove+0x10>
 800b356:	4284      	cmp	r4, r0
 800b358:	4623      	mov	r3, r4
 800b35a:	d807      	bhi.n	800b36c <memmove+0x20>
 800b35c:	1e43      	subs	r3, r0, #1
 800b35e:	42a1      	cmp	r1, r4
 800b360:	d008      	beq.n	800b374 <memmove+0x28>
 800b362:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b366:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b36a:	e7f8      	b.n	800b35e <memmove+0x12>
 800b36c:	4402      	add	r2, r0
 800b36e:	4601      	mov	r1, r0
 800b370:	428a      	cmp	r2, r1
 800b372:	d100      	bne.n	800b376 <memmove+0x2a>
 800b374:	bd10      	pop	{r4, pc}
 800b376:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b37a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b37e:	e7f7      	b.n	800b370 <memmove+0x24>

0800b380 <__malloc_lock>:
 800b380:	4801      	ldr	r0, [pc, #4]	; (800b388 <__malloc_lock+0x8>)
 800b382:	f000 bc11 	b.w	800bba8 <__retarget_lock_acquire_recursive>
 800b386:	bf00      	nop
 800b388:	200008ec 	.word	0x200008ec

0800b38c <__malloc_unlock>:
 800b38c:	4801      	ldr	r0, [pc, #4]	; (800b394 <__malloc_unlock+0x8>)
 800b38e:	f000 bc0c 	b.w	800bbaa <__retarget_lock_release_recursive>
 800b392:	bf00      	nop
 800b394:	200008ec 	.word	0x200008ec

0800b398 <_realloc_r>:
 800b398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b39c:	4680      	mov	r8, r0
 800b39e:	4614      	mov	r4, r2
 800b3a0:	460e      	mov	r6, r1
 800b3a2:	b921      	cbnz	r1, 800b3ae <_realloc_r+0x16>
 800b3a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b3a8:	4611      	mov	r1, r2
 800b3aa:	f7ff bd93 	b.w	800aed4 <_malloc_r>
 800b3ae:	b92a      	cbnz	r2, 800b3bc <_realloc_r+0x24>
 800b3b0:	f7ff fd24 	bl	800adfc <_free_r>
 800b3b4:	4625      	mov	r5, r4
 800b3b6:	4628      	mov	r0, r5
 800b3b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3bc:	f000 fc5c 	bl	800bc78 <_malloc_usable_size_r>
 800b3c0:	4284      	cmp	r4, r0
 800b3c2:	4607      	mov	r7, r0
 800b3c4:	d802      	bhi.n	800b3cc <_realloc_r+0x34>
 800b3c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b3ca:	d812      	bhi.n	800b3f2 <_realloc_r+0x5a>
 800b3cc:	4621      	mov	r1, r4
 800b3ce:	4640      	mov	r0, r8
 800b3d0:	f7ff fd80 	bl	800aed4 <_malloc_r>
 800b3d4:	4605      	mov	r5, r0
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	d0ed      	beq.n	800b3b6 <_realloc_r+0x1e>
 800b3da:	42bc      	cmp	r4, r7
 800b3dc:	4622      	mov	r2, r4
 800b3de:	4631      	mov	r1, r6
 800b3e0:	bf28      	it	cs
 800b3e2:	463a      	movcs	r2, r7
 800b3e4:	f7ff f828 	bl	800a438 <memcpy>
 800b3e8:	4631      	mov	r1, r6
 800b3ea:	4640      	mov	r0, r8
 800b3ec:	f7ff fd06 	bl	800adfc <_free_r>
 800b3f0:	e7e1      	b.n	800b3b6 <_realloc_r+0x1e>
 800b3f2:	4635      	mov	r5, r6
 800b3f4:	e7df      	b.n	800b3b6 <_realloc_r+0x1e>

0800b3f6 <__sfputc_r>:
 800b3f6:	6893      	ldr	r3, [r2, #8]
 800b3f8:	3b01      	subs	r3, #1
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	b410      	push	{r4}
 800b3fe:	6093      	str	r3, [r2, #8]
 800b400:	da08      	bge.n	800b414 <__sfputc_r+0x1e>
 800b402:	6994      	ldr	r4, [r2, #24]
 800b404:	42a3      	cmp	r3, r4
 800b406:	db01      	blt.n	800b40c <__sfputc_r+0x16>
 800b408:	290a      	cmp	r1, #10
 800b40a:	d103      	bne.n	800b414 <__sfputc_r+0x1e>
 800b40c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b410:	f000 b94a 	b.w	800b6a8 <__swbuf_r>
 800b414:	6813      	ldr	r3, [r2, #0]
 800b416:	1c58      	adds	r0, r3, #1
 800b418:	6010      	str	r0, [r2, #0]
 800b41a:	7019      	strb	r1, [r3, #0]
 800b41c:	4608      	mov	r0, r1
 800b41e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b422:	4770      	bx	lr

0800b424 <__sfputs_r>:
 800b424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b426:	4606      	mov	r6, r0
 800b428:	460f      	mov	r7, r1
 800b42a:	4614      	mov	r4, r2
 800b42c:	18d5      	adds	r5, r2, r3
 800b42e:	42ac      	cmp	r4, r5
 800b430:	d101      	bne.n	800b436 <__sfputs_r+0x12>
 800b432:	2000      	movs	r0, #0
 800b434:	e007      	b.n	800b446 <__sfputs_r+0x22>
 800b436:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b43a:	463a      	mov	r2, r7
 800b43c:	4630      	mov	r0, r6
 800b43e:	f7ff ffda 	bl	800b3f6 <__sfputc_r>
 800b442:	1c43      	adds	r3, r0, #1
 800b444:	d1f3      	bne.n	800b42e <__sfputs_r+0xa>
 800b446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b448 <_vfiprintf_r>:
 800b448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b44c:	460d      	mov	r5, r1
 800b44e:	b09d      	sub	sp, #116	; 0x74
 800b450:	4614      	mov	r4, r2
 800b452:	4698      	mov	r8, r3
 800b454:	4606      	mov	r6, r0
 800b456:	b118      	cbz	r0, 800b460 <_vfiprintf_r+0x18>
 800b458:	6983      	ldr	r3, [r0, #24]
 800b45a:	b90b      	cbnz	r3, 800b460 <_vfiprintf_r+0x18>
 800b45c:	f000 fb06 	bl	800ba6c <__sinit>
 800b460:	4b89      	ldr	r3, [pc, #548]	; (800b688 <_vfiprintf_r+0x240>)
 800b462:	429d      	cmp	r5, r3
 800b464:	d11b      	bne.n	800b49e <_vfiprintf_r+0x56>
 800b466:	6875      	ldr	r5, [r6, #4]
 800b468:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b46a:	07d9      	lsls	r1, r3, #31
 800b46c:	d405      	bmi.n	800b47a <_vfiprintf_r+0x32>
 800b46e:	89ab      	ldrh	r3, [r5, #12]
 800b470:	059a      	lsls	r2, r3, #22
 800b472:	d402      	bmi.n	800b47a <_vfiprintf_r+0x32>
 800b474:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b476:	f000 fb97 	bl	800bba8 <__retarget_lock_acquire_recursive>
 800b47a:	89ab      	ldrh	r3, [r5, #12]
 800b47c:	071b      	lsls	r3, r3, #28
 800b47e:	d501      	bpl.n	800b484 <_vfiprintf_r+0x3c>
 800b480:	692b      	ldr	r3, [r5, #16]
 800b482:	b9eb      	cbnz	r3, 800b4c0 <_vfiprintf_r+0x78>
 800b484:	4629      	mov	r1, r5
 800b486:	4630      	mov	r0, r6
 800b488:	f000 f960 	bl	800b74c <__swsetup_r>
 800b48c:	b1c0      	cbz	r0, 800b4c0 <_vfiprintf_r+0x78>
 800b48e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b490:	07dc      	lsls	r4, r3, #31
 800b492:	d50e      	bpl.n	800b4b2 <_vfiprintf_r+0x6a>
 800b494:	f04f 30ff 	mov.w	r0, #4294967295
 800b498:	b01d      	add	sp, #116	; 0x74
 800b49a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b49e:	4b7b      	ldr	r3, [pc, #492]	; (800b68c <_vfiprintf_r+0x244>)
 800b4a0:	429d      	cmp	r5, r3
 800b4a2:	d101      	bne.n	800b4a8 <_vfiprintf_r+0x60>
 800b4a4:	68b5      	ldr	r5, [r6, #8]
 800b4a6:	e7df      	b.n	800b468 <_vfiprintf_r+0x20>
 800b4a8:	4b79      	ldr	r3, [pc, #484]	; (800b690 <_vfiprintf_r+0x248>)
 800b4aa:	429d      	cmp	r5, r3
 800b4ac:	bf08      	it	eq
 800b4ae:	68f5      	ldreq	r5, [r6, #12]
 800b4b0:	e7da      	b.n	800b468 <_vfiprintf_r+0x20>
 800b4b2:	89ab      	ldrh	r3, [r5, #12]
 800b4b4:	0598      	lsls	r0, r3, #22
 800b4b6:	d4ed      	bmi.n	800b494 <_vfiprintf_r+0x4c>
 800b4b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4ba:	f000 fb76 	bl	800bbaa <__retarget_lock_release_recursive>
 800b4be:	e7e9      	b.n	800b494 <_vfiprintf_r+0x4c>
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	9309      	str	r3, [sp, #36]	; 0x24
 800b4c4:	2320      	movs	r3, #32
 800b4c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4ce:	2330      	movs	r3, #48	; 0x30
 800b4d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b694 <_vfiprintf_r+0x24c>
 800b4d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4d8:	f04f 0901 	mov.w	r9, #1
 800b4dc:	4623      	mov	r3, r4
 800b4de:	469a      	mov	sl, r3
 800b4e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4e4:	b10a      	cbz	r2, 800b4ea <_vfiprintf_r+0xa2>
 800b4e6:	2a25      	cmp	r2, #37	; 0x25
 800b4e8:	d1f9      	bne.n	800b4de <_vfiprintf_r+0x96>
 800b4ea:	ebba 0b04 	subs.w	fp, sl, r4
 800b4ee:	d00b      	beq.n	800b508 <_vfiprintf_r+0xc0>
 800b4f0:	465b      	mov	r3, fp
 800b4f2:	4622      	mov	r2, r4
 800b4f4:	4629      	mov	r1, r5
 800b4f6:	4630      	mov	r0, r6
 800b4f8:	f7ff ff94 	bl	800b424 <__sfputs_r>
 800b4fc:	3001      	adds	r0, #1
 800b4fe:	f000 80aa 	beq.w	800b656 <_vfiprintf_r+0x20e>
 800b502:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b504:	445a      	add	r2, fp
 800b506:	9209      	str	r2, [sp, #36]	; 0x24
 800b508:	f89a 3000 	ldrb.w	r3, [sl]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	f000 80a2 	beq.w	800b656 <_vfiprintf_r+0x20e>
 800b512:	2300      	movs	r3, #0
 800b514:	f04f 32ff 	mov.w	r2, #4294967295
 800b518:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b51c:	f10a 0a01 	add.w	sl, sl, #1
 800b520:	9304      	str	r3, [sp, #16]
 800b522:	9307      	str	r3, [sp, #28]
 800b524:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b528:	931a      	str	r3, [sp, #104]	; 0x68
 800b52a:	4654      	mov	r4, sl
 800b52c:	2205      	movs	r2, #5
 800b52e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b532:	4858      	ldr	r0, [pc, #352]	; (800b694 <_vfiprintf_r+0x24c>)
 800b534:	f7f4 fe8c 	bl	8000250 <memchr>
 800b538:	9a04      	ldr	r2, [sp, #16]
 800b53a:	b9d8      	cbnz	r0, 800b574 <_vfiprintf_r+0x12c>
 800b53c:	06d1      	lsls	r1, r2, #27
 800b53e:	bf44      	itt	mi
 800b540:	2320      	movmi	r3, #32
 800b542:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b546:	0713      	lsls	r3, r2, #28
 800b548:	bf44      	itt	mi
 800b54a:	232b      	movmi	r3, #43	; 0x2b
 800b54c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b550:	f89a 3000 	ldrb.w	r3, [sl]
 800b554:	2b2a      	cmp	r3, #42	; 0x2a
 800b556:	d015      	beq.n	800b584 <_vfiprintf_r+0x13c>
 800b558:	9a07      	ldr	r2, [sp, #28]
 800b55a:	4654      	mov	r4, sl
 800b55c:	2000      	movs	r0, #0
 800b55e:	f04f 0c0a 	mov.w	ip, #10
 800b562:	4621      	mov	r1, r4
 800b564:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b568:	3b30      	subs	r3, #48	; 0x30
 800b56a:	2b09      	cmp	r3, #9
 800b56c:	d94e      	bls.n	800b60c <_vfiprintf_r+0x1c4>
 800b56e:	b1b0      	cbz	r0, 800b59e <_vfiprintf_r+0x156>
 800b570:	9207      	str	r2, [sp, #28]
 800b572:	e014      	b.n	800b59e <_vfiprintf_r+0x156>
 800b574:	eba0 0308 	sub.w	r3, r0, r8
 800b578:	fa09 f303 	lsl.w	r3, r9, r3
 800b57c:	4313      	orrs	r3, r2
 800b57e:	9304      	str	r3, [sp, #16]
 800b580:	46a2      	mov	sl, r4
 800b582:	e7d2      	b.n	800b52a <_vfiprintf_r+0xe2>
 800b584:	9b03      	ldr	r3, [sp, #12]
 800b586:	1d19      	adds	r1, r3, #4
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	9103      	str	r1, [sp, #12]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	bfbb      	ittet	lt
 800b590:	425b      	neglt	r3, r3
 800b592:	f042 0202 	orrlt.w	r2, r2, #2
 800b596:	9307      	strge	r3, [sp, #28]
 800b598:	9307      	strlt	r3, [sp, #28]
 800b59a:	bfb8      	it	lt
 800b59c:	9204      	strlt	r2, [sp, #16]
 800b59e:	7823      	ldrb	r3, [r4, #0]
 800b5a0:	2b2e      	cmp	r3, #46	; 0x2e
 800b5a2:	d10c      	bne.n	800b5be <_vfiprintf_r+0x176>
 800b5a4:	7863      	ldrb	r3, [r4, #1]
 800b5a6:	2b2a      	cmp	r3, #42	; 0x2a
 800b5a8:	d135      	bne.n	800b616 <_vfiprintf_r+0x1ce>
 800b5aa:	9b03      	ldr	r3, [sp, #12]
 800b5ac:	1d1a      	adds	r2, r3, #4
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	9203      	str	r2, [sp, #12]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	bfb8      	it	lt
 800b5b6:	f04f 33ff 	movlt.w	r3, #4294967295
 800b5ba:	3402      	adds	r4, #2
 800b5bc:	9305      	str	r3, [sp, #20]
 800b5be:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b6a4 <_vfiprintf_r+0x25c>
 800b5c2:	7821      	ldrb	r1, [r4, #0]
 800b5c4:	2203      	movs	r2, #3
 800b5c6:	4650      	mov	r0, sl
 800b5c8:	f7f4 fe42 	bl	8000250 <memchr>
 800b5cc:	b140      	cbz	r0, 800b5e0 <_vfiprintf_r+0x198>
 800b5ce:	2340      	movs	r3, #64	; 0x40
 800b5d0:	eba0 000a 	sub.w	r0, r0, sl
 800b5d4:	fa03 f000 	lsl.w	r0, r3, r0
 800b5d8:	9b04      	ldr	r3, [sp, #16]
 800b5da:	4303      	orrs	r3, r0
 800b5dc:	3401      	adds	r4, #1
 800b5de:	9304      	str	r3, [sp, #16]
 800b5e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5e4:	482c      	ldr	r0, [pc, #176]	; (800b698 <_vfiprintf_r+0x250>)
 800b5e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5ea:	2206      	movs	r2, #6
 800b5ec:	f7f4 fe30 	bl	8000250 <memchr>
 800b5f0:	2800      	cmp	r0, #0
 800b5f2:	d03f      	beq.n	800b674 <_vfiprintf_r+0x22c>
 800b5f4:	4b29      	ldr	r3, [pc, #164]	; (800b69c <_vfiprintf_r+0x254>)
 800b5f6:	bb1b      	cbnz	r3, 800b640 <_vfiprintf_r+0x1f8>
 800b5f8:	9b03      	ldr	r3, [sp, #12]
 800b5fa:	3307      	adds	r3, #7
 800b5fc:	f023 0307 	bic.w	r3, r3, #7
 800b600:	3308      	adds	r3, #8
 800b602:	9303      	str	r3, [sp, #12]
 800b604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b606:	443b      	add	r3, r7
 800b608:	9309      	str	r3, [sp, #36]	; 0x24
 800b60a:	e767      	b.n	800b4dc <_vfiprintf_r+0x94>
 800b60c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b610:	460c      	mov	r4, r1
 800b612:	2001      	movs	r0, #1
 800b614:	e7a5      	b.n	800b562 <_vfiprintf_r+0x11a>
 800b616:	2300      	movs	r3, #0
 800b618:	3401      	adds	r4, #1
 800b61a:	9305      	str	r3, [sp, #20]
 800b61c:	4619      	mov	r1, r3
 800b61e:	f04f 0c0a 	mov.w	ip, #10
 800b622:	4620      	mov	r0, r4
 800b624:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b628:	3a30      	subs	r2, #48	; 0x30
 800b62a:	2a09      	cmp	r2, #9
 800b62c:	d903      	bls.n	800b636 <_vfiprintf_r+0x1ee>
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d0c5      	beq.n	800b5be <_vfiprintf_r+0x176>
 800b632:	9105      	str	r1, [sp, #20]
 800b634:	e7c3      	b.n	800b5be <_vfiprintf_r+0x176>
 800b636:	fb0c 2101 	mla	r1, ip, r1, r2
 800b63a:	4604      	mov	r4, r0
 800b63c:	2301      	movs	r3, #1
 800b63e:	e7f0      	b.n	800b622 <_vfiprintf_r+0x1da>
 800b640:	ab03      	add	r3, sp, #12
 800b642:	9300      	str	r3, [sp, #0]
 800b644:	462a      	mov	r2, r5
 800b646:	4b16      	ldr	r3, [pc, #88]	; (800b6a0 <_vfiprintf_r+0x258>)
 800b648:	a904      	add	r1, sp, #16
 800b64a:	4630      	mov	r0, r6
 800b64c:	f7fc f920 	bl	8007890 <_printf_float>
 800b650:	4607      	mov	r7, r0
 800b652:	1c78      	adds	r0, r7, #1
 800b654:	d1d6      	bne.n	800b604 <_vfiprintf_r+0x1bc>
 800b656:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b658:	07d9      	lsls	r1, r3, #31
 800b65a:	d405      	bmi.n	800b668 <_vfiprintf_r+0x220>
 800b65c:	89ab      	ldrh	r3, [r5, #12]
 800b65e:	059a      	lsls	r2, r3, #22
 800b660:	d402      	bmi.n	800b668 <_vfiprintf_r+0x220>
 800b662:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b664:	f000 faa1 	bl	800bbaa <__retarget_lock_release_recursive>
 800b668:	89ab      	ldrh	r3, [r5, #12]
 800b66a:	065b      	lsls	r3, r3, #25
 800b66c:	f53f af12 	bmi.w	800b494 <_vfiprintf_r+0x4c>
 800b670:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b672:	e711      	b.n	800b498 <_vfiprintf_r+0x50>
 800b674:	ab03      	add	r3, sp, #12
 800b676:	9300      	str	r3, [sp, #0]
 800b678:	462a      	mov	r2, r5
 800b67a:	4b09      	ldr	r3, [pc, #36]	; (800b6a0 <_vfiprintf_r+0x258>)
 800b67c:	a904      	add	r1, sp, #16
 800b67e:	4630      	mov	r0, r6
 800b680:	f7fc fb92 	bl	8007da8 <_printf_i>
 800b684:	e7e4      	b.n	800b650 <_vfiprintf_r+0x208>
 800b686:	bf00      	nop
 800b688:	0800c36c 	.word	0x0800c36c
 800b68c:	0800c38c 	.word	0x0800c38c
 800b690:	0800c34c 	.word	0x0800c34c
 800b694:	0800c2fc 	.word	0x0800c2fc
 800b698:	0800c306 	.word	0x0800c306
 800b69c:	08007891 	.word	0x08007891
 800b6a0:	0800b425 	.word	0x0800b425
 800b6a4:	0800c302 	.word	0x0800c302

0800b6a8 <__swbuf_r>:
 800b6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6aa:	460e      	mov	r6, r1
 800b6ac:	4614      	mov	r4, r2
 800b6ae:	4605      	mov	r5, r0
 800b6b0:	b118      	cbz	r0, 800b6ba <__swbuf_r+0x12>
 800b6b2:	6983      	ldr	r3, [r0, #24]
 800b6b4:	b90b      	cbnz	r3, 800b6ba <__swbuf_r+0x12>
 800b6b6:	f000 f9d9 	bl	800ba6c <__sinit>
 800b6ba:	4b21      	ldr	r3, [pc, #132]	; (800b740 <__swbuf_r+0x98>)
 800b6bc:	429c      	cmp	r4, r3
 800b6be:	d12b      	bne.n	800b718 <__swbuf_r+0x70>
 800b6c0:	686c      	ldr	r4, [r5, #4]
 800b6c2:	69a3      	ldr	r3, [r4, #24]
 800b6c4:	60a3      	str	r3, [r4, #8]
 800b6c6:	89a3      	ldrh	r3, [r4, #12]
 800b6c8:	071a      	lsls	r2, r3, #28
 800b6ca:	d52f      	bpl.n	800b72c <__swbuf_r+0x84>
 800b6cc:	6923      	ldr	r3, [r4, #16]
 800b6ce:	b36b      	cbz	r3, 800b72c <__swbuf_r+0x84>
 800b6d0:	6923      	ldr	r3, [r4, #16]
 800b6d2:	6820      	ldr	r0, [r4, #0]
 800b6d4:	1ac0      	subs	r0, r0, r3
 800b6d6:	6963      	ldr	r3, [r4, #20]
 800b6d8:	b2f6      	uxtb	r6, r6
 800b6da:	4283      	cmp	r3, r0
 800b6dc:	4637      	mov	r7, r6
 800b6de:	dc04      	bgt.n	800b6ea <__swbuf_r+0x42>
 800b6e0:	4621      	mov	r1, r4
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	f000 f92e 	bl	800b944 <_fflush_r>
 800b6e8:	bb30      	cbnz	r0, 800b738 <__swbuf_r+0x90>
 800b6ea:	68a3      	ldr	r3, [r4, #8]
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	60a3      	str	r3, [r4, #8]
 800b6f0:	6823      	ldr	r3, [r4, #0]
 800b6f2:	1c5a      	adds	r2, r3, #1
 800b6f4:	6022      	str	r2, [r4, #0]
 800b6f6:	701e      	strb	r6, [r3, #0]
 800b6f8:	6963      	ldr	r3, [r4, #20]
 800b6fa:	3001      	adds	r0, #1
 800b6fc:	4283      	cmp	r3, r0
 800b6fe:	d004      	beq.n	800b70a <__swbuf_r+0x62>
 800b700:	89a3      	ldrh	r3, [r4, #12]
 800b702:	07db      	lsls	r3, r3, #31
 800b704:	d506      	bpl.n	800b714 <__swbuf_r+0x6c>
 800b706:	2e0a      	cmp	r6, #10
 800b708:	d104      	bne.n	800b714 <__swbuf_r+0x6c>
 800b70a:	4621      	mov	r1, r4
 800b70c:	4628      	mov	r0, r5
 800b70e:	f000 f919 	bl	800b944 <_fflush_r>
 800b712:	b988      	cbnz	r0, 800b738 <__swbuf_r+0x90>
 800b714:	4638      	mov	r0, r7
 800b716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b718:	4b0a      	ldr	r3, [pc, #40]	; (800b744 <__swbuf_r+0x9c>)
 800b71a:	429c      	cmp	r4, r3
 800b71c:	d101      	bne.n	800b722 <__swbuf_r+0x7a>
 800b71e:	68ac      	ldr	r4, [r5, #8]
 800b720:	e7cf      	b.n	800b6c2 <__swbuf_r+0x1a>
 800b722:	4b09      	ldr	r3, [pc, #36]	; (800b748 <__swbuf_r+0xa0>)
 800b724:	429c      	cmp	r4, r3
 800b726:	bf08      	it	eq
 800b728:	68ec      	ldreq	r4, [r5, #12]
 800b72a:	e7ca      	b.n	800b6c2 <__swbuf_r+0x1a>
 800b72c:	4621      	mov	r1, r4
 800b72e:	4628      	mov	r0, r5
 800b730:	f000 f80c 	bl	800b74c <__swsetup_r>
 800b734:	2800      	cmp	r0, #0
 800b736:	d0cb      	beq.n	800b6d0 <__swbuf_r+0x28>
 800b738:	f04f 37ff 	mov.w	r7, #4294967295
 800b73c:	e7ea      	b.n	800b714 <__swbuf_r+0x6c>
 800b73e:	bf00      	nop
 800b740:	0800c36c 	.word	0x0800c36c
 800b744:	0800c38c 	.word	0x0800c38c
 800b748:	0800c34c 	.word	0x0800c34c

0800b74c <__swsetup_r>:
 800b74c:	4b32      	ldr	r3, [pc, #200]	; (800b818 <__swsetup_r+0xcc>)
 800b74e:	b570      	push	{r4, r5, r6, lr}
 800b750:	681d      	ldr	r5, [r3, #0]
 800b752:	4606      	mov	r6, r0
 800b754:	460c      	mov	r4, r1
 800b756:	b125      	cbz	r5, 800b762 <__swsetup_r+0x16>
 800b758:	69ab      	ldr	r3, [r5, #24]
 800b75a:	b913      	cbnz	r3, 800b762 <__swsetup_r+0x16>
 800b75c:	4628      	mov	r0, r5
 800b75e:	f000 f985 	bl	800ba6c <__sinit>
 800b762:	4b2e      	ldr	r3, [pc, #184]	; (800b81c <__swsetup_r+0xd0>)
 800b764:	429c      	cmp	r4, r3
 800b766:	d10f      	bne.n	800b788 <__swsetup_r+0x3c>
 800b768:	686c      	ldr	r4, [r5, #4]
 800b76a:	89a3      	ldrh	r3, [r4, #12]
 800b76c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b770:	0719      	lsls	r1, r3, #28
 800b772:	d42c      	bmi.n	800b7ce <__swsetup_r+0x82>
 800b774:	06dd      	lsls	r5, r3, #27
 800b776:	d411      	bmi.n	800b79c <__swsetup_r+0x50>
 800b778:	2309      	movs	r3, #9
 800b77a:	6033      	str	r3, [r6, #0]
 800b77c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b780:	81a3      	strh	r3, [r4, #12]
 800b782:	f04f 30ff 	mov.w	r0, #4294967295
 800b786:	e03e      	b.n	800b806 <__swsetup_r+0xba>
 800b788:	4b25      	ldr	r3, [pc, #148]	; (800b820 <__swsetup_r+0xd4>)
 800b78a:	429c      	cmp	r4, r3
 800b78c:	d101      	bne.n	800b792 <__swsetup_r+0x46>
 800b78e:	68ac      	ldr	r4, [r5, #8]
 800b790:	e7eb      	b.n	800b76a <__swsetup_r+0x1e>
 800b792:	4b24      	ldr	r3, [pc, #144]	; (800b824 <__swsetup_r+0xd8>)
 800b794:	429c      	cmp	r4, r3
 800b796:	bf08      	it	eq
 800b798:	68ec      	ldreq	r4, [r5, #12]
 800b79a:	e7e6      	b.n	800b76a <__swsetup_r+0x1e>
 800b79c:	0758      	lsls	r0, r3, #29
 800b79e:	d512      	bpl.n	800b7c6 <__swsetup_r+0x7a>
 800b7a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7a2:	b141      	cbz	r1, 800b7b6 <__swsetup_r+0x6a>
 800b7a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7a8:	4299      	cmp	r1, r3
 800b7aa:	d002      	beq.n	800b7b2 <__swsetup_r+0x66>
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	f7ff fb25 	bl	800adfc <_free_r>
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	6363      	str	r3, [r4, #52]	; 0x34
 800b7b6:	89a3      	ldrh	r3, [r4, #12]
 800b7b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b7bc:	81a3      	strh	r3, [r4, #12]
 800b7be:	2300      	movs	r3, #0
 800b7c0:	6063      	str	r3, [r4, #4]
 800b7c2:	6923      	ldr	r3, [r4, #16]
 800b7c4:	6023      	str	r3, [r4, #0]
 800b7c6:	89a3      	ldrh	r3, [r4, #12]
 800b7c8:	f043 0308 	orr.w	r3, r3, #8
 800b7cc:	81a3      	strh	r3, [r4, #12]
 800b7ce:	6923      	ldr	r3, [r4, #16]
 800b7d0:	b94b      	cbnz	r3, 800b7e6 <__swsetup_r+0x9a>
 800b7d2:	89a3      	ldrh	r3, [r4, #12]
 800b7d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b7d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7dc:	d003      	beq.n	800b7e6 <__swsetup_r+0x9a>
 800b7de:	4621      	mov	r1, r4
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	f000 fa09 	bl	800bbf8 <__smakebuf_r>
 800b7e6:	89a0      	ldrh	r0, [r4, #12]
 800b7e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b7ec:	f010 0301 	ands.w	r3, r0, #1
 800b7f0:	d00a      	beq.n	800b808 <__swsetup_r+0xbc>
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	60a3      	str	r3, [r4, #8]
 800b7f6:	6963      	ldr	r3, [r4, #20]
 800b7f8:	425b      	negs	r3, r3
 800b7fa:	61a3      	str	r3, [r4, #24]
 800b7fc:	6923      	ldr	r3, [r4, #16]
 800b7fe:	b943      	cbnz	r3, 800b812 <__swsetup_r+0xc6>
 800b800:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b804:	d1ba      	bne.n	800b77c <__swsetup_r+0x30>
 800b806:	bd70      	pop	{r4, r5, r6, pc}
 800b808:	0781      	lsls	r1, r0, #30
 800b80a:	bf58      	it	pl
 800b80c:	6963      	ldrpl	r3, [r4, #20]
 800b80e:	60a3      	str	r3, [r4, #8]
 800b810:	e7f4      	b.n	800b7fc <__swsetup_r+0xb0>
 800b812:	2000      	movs	r0, #0
 800b814:	e7f7      	b.n	800b806 <__swsetup_r+0xba>
 800b816:	bf00      	nop
 800b818:	20000024 	.word	0x20000024
 800b81c:	0800c36c 	.word	0x0800c36c
 800b820:	0800c38c 	.word	0x0800c38c
 800b824:	0800c34c 	.word	0x0800c34c

0800b828 <abort>:
 800b828:	b508      	push	{r3, lr}
 800b82a:	2006      	movs	r0, #6
 800b82c:	f000 fa54 	bl	800bcd8 <raise>
 800b830:	2001      	movs	r0, #1
 800b832:	f7f6 fb35 	bl	8001ea0 <_exit>
	...

0800b838 <__sflush_r>:
 800b838:	898a      	ldrh	r2, [r1, #12]
 800b83a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b83e:	4605      	mov	r5, r0
 800b840:	0710      	lsls	r0, r2, #28
 800b842:	460c      	mov	r4, r1
 800b844:	d458      	bmi.n	800b8f8 <__sflush_r+0xc0>
 800b846:	684b      	ldr	r3, [r1, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	dc05      	bgt.n	800b858 <__sflush_r+0x20>
 800b84c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b84e:	2b00      	cmp	r3, #0
 800b850:	dc02      	bgt.n	800b858 <__sflush_r+0x20>
 800b852:	2000      	movs	r0, #0
 800b854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b85a:	2e00      	cmp	r6, #0
 800b85c:	d0f9      	beq.n	800b852 <__sflush_r+0x1a>
 800b85e:	2300      	movs	r3, #0
 800b860:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b864:	682f      	ldr	r7, [r5, #0]
 800b866:	602b      	str	r3, [r5, #0]
 800b868:	d032      	beq.n	800b8d0 <__sflush_r+0x98>
 800b86a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b86c:	89a3      	ldrh	r3, [r4, #12]
 800b86e:	075a      	lsls	r2, r3, #29
 800b870:	d505      	bpl.n	800b87e <__sflush_r+0x46>
 800b872:	6863      	ldr	r3, [r4, #4]
 800b874:	1ac0      	subs	r0, r0, r3
 800b876:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b878:	b10b      	cbz	r3, 800b87e <__sflush_r+0x46>
 800b87a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b87c:	1ac0      	subs	r0, r0, r3
 800b87e:	2300      	movs	r3, #0
 800b880:	4602      	mov	r2, r0
 800b882:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b884:	6a21      	ldr	r1, [r4, #32]
 800b886:	4628      	mov	r0, r5
 800b888:	47b0      	blx	r6
 800b88a:	1c43      	adds	r3, r0, #1
 800b88c:	89a3      	ldrh	r3, [r4, #12]
 800b88e:	d106      	bne.n	800b89e <__sflush_r+0x66>
 800b890:	6829      	ldr	r1, [r5, #0]
 800b892:	291d      	cmp	r1, #29
 800b894:	d82c      	bhi.n	800b8f0 <__sflush_r+0xb8>
 800b896:	4a2a      	ldr	r2, [pc, #168]	; (800b940 <__sflush_r+0x108>)
 800b898:	40ca      	lsrs	r2, r1
 800b89a:	07d6      	lsls	r6, r2, #31
 800b89c:	d528      	bpl.n	800b8f0 <__sflush_r+0xb8>
 800b89e:	2200      	movs	r2, #0
 800b8a0:	6062      	str	r2, [r4, #4]
 800b8a2:	04d9      	lsls	r1, r3, #19
 800b8a4:	6922      	ldr	r2, [r4, #16]
 800b8a6:	6022      	str	r2, [r4, #0]
 800b8a8:	d504      	bpl.n	800b8b4 <__sflush_r+0x7c>
 800b8aa:	1c42      	adds	r2, r0, #1
 800b8ac:	d101      	bne.n	800b8b2 <__sflush_r+0x7a>
 800b8ae:	682b      	ldr	r3, [r5, #0]
 800b8b0:	b903      	cbnz	r3, 800b8b4 <__sflush_r+0x7c>
 800b8b2:	6560      	str	r0, [r4, #84]	; 0x54
 800b8b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8b6:	602f      	str	r7, [r5, #0]
 800b8b8:	2900      	cmp	r1, #0
 800b8ba:	d0ca      	beq.n	800b852 <__sflush_r+0x1a>
 800b8bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8c0:	4299      	cmp	r1, r3
 800b8c2:	d002      	beq.n	800b8ca <__sflush_r+0x92>
 800b8c4:	4628      	mov	r0, r5
 800b8c6:	f7ff fa99 	bl	800adfc <_free_r>
 800b8ca:	2000      	movs	r0, #0
 800b8cc:	6360      	str	r0, [r4, #52]	; 0x34
 800b8ce:	e7c1      	b.n	800b854 <__sflush_r+0x1c>
 800b8d0:	6a21      	ldr	r1, [r4, #32]
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	47b0      	blx	r6
 800b8d8:	1c41      	adds	r1, r0, #1
 800b8da:	d1c7      	bne.n	800b86c <__sflush_r+0x34>
 800b8dc:	682b      	ldr	r3, [r5, #0]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d0c4      	beq.n	800b86c <__sflush_r+0x34>
 800b8e2:	2b1d      	cmp	r3, #29
 800b8e4:	d001      	beq.n	800b8ea <__sflush_r+0xb2>
 800b8e6:	2b16      	cmp	r3, #22
 800b8e8:	d101      	bne.n	800b8ee <__sflush_r+0xb6>
 800b8ea:	602f      	str	r7, [r5, #0]
 800b8ec:	e7b1      	b.n	800b852 <__sflush_r+0x1a>
 800b8ee:	89a3      	ldrh	r3, [r4, #12]
 800b8f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8f4:	81a3      	strh	r3, [r4, #12]
 800b8f6:	e7ad      	b.n	800b854 <__sflush_r+0x1c>
 800b8f8:	690f      	ldr	r7, [r1, #16]
 800b8fa:	2f00      	cmp	r7, #0
 800b8fc:	d0a9      	beq.n	800b852 <__sflush_r+0x1a>
 800b8fe:	0793      	lsls	r3, r2, #30
 800b900:	680e      	ldr	r6, [r1, #0]
 800b902:	bf08      	it	eq
 800b904:	694b      	ldreq	r3, [r1, #20]
 800b906:	600f      	str	r7, [r1, #0]
 800b908:	bf18      	it	ne
 800b90a:	2300      	movne	r3, #0
 800b90c:	eba6 0807 	sub.w	r8, r6, r7
 800b910:	608b      	str	r3, [r1, #8]
 800b912:	f1b8 0f00 	cmp.w	r8, #0
 800b916:	dd9c      	ble.n	800b852 <__sflush_r+0x1a>
 800b918:	6a21      	ldr	r1, [r4, #32]
 800b91a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b91c:	4643      	mov	r3, r8
 800b91e:	463a      	mov	r2, r7
 800b920:	4628      	mov	r0, r5
 800b922:	47b0      	blx	r6
 800b924:	2800      	cmp	r0, #0
 800b926:	dc06      	bgt.n	800b936 <__sflush_r+0xfe>
 800b928:	89a3      	ldrh	r3, [r4, #12]
 800b92a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b92e:	81a3      	strh	r3, [r4, #12]
 800b930:	f04f 30ff 	mov.w	r0, #4294967295
 800b934:	e78e      	b.n	800b854 <__sflush_r+0x1c>
 800b936:	4407      	add	r7, r0
 800b938:	eba8 0800 	sub.w	r8, r8, r0
 800b93c:	e7e9      	b.n	800b912 <__sflush_r+0xda>
 800b93e:	bf00      	nop
 800b940:	20400001 	.word	0x20400001

0800b944 <_fflush_r>:
 800b944:	b538      	push	{r3, r4, r5, lr}
 800b946:	690b      	ldr	r3, [r1, #16]
 800b948:	4605      	mov	r5, r0
 800b94a:	460c      	mov	r4, r1
 800b94c:	b913      	cbnz	r3, 800b954 <_fflush_r+0x10>
 800b94e:	2500      	movs	r5, #0
 800b950:	4628      	mov	r0, r5
 800b952:	bd38      	pop	{r3, r4, r5, pc}
 800b954:	b118      	cbz	r0, 800b95e <_fflush_r+0x1a>
 800b956:	6983      	ldr	r3, [r0, #24]
 800b958:	b90b      	cbnz	r3, 800b95e <_fflush_r+0x1a>
 800b95a:	f000 f887 	bl	800ba6c <__sinit>
 800b95e:	4b14      	ldr	r3, [pc, #80]	; (800b9b0 <_fflush_r+0x6c>)
 800b960:	429c      	cmp	r4, r3
 800b962:	d11b      	bne.n	800b99c <_fflush_r+0x58>
 800b964:	686c      	ldr	r4, [r5, #4]
 800b966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d0ef      	beq.n	800b94e <_fflush_r+0xa>
 800b96e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b970:	07d0      	lsls	r0, r2, #31
 800b972:	d404      	bmi.n	800b97e <_fflush_r+0x3a>
 800b974:	0599      	lsls	r1, r3, #22
 800b976:	d402      	bmi.n	800b97e <_fflush_r+0x3a>
 800b978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b97a:	f000 f915 	bl	800bba8 <__retarget_lock_acquire_recursive>
 800b97e:	4628      	mov	r0, r5
 800b980:	4621      	mov	r1, r4
 800b982:	f7ff ff59 	bl	800b838 <__sflush_r>
 800b986:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b988:	07da      	lsls	r2, r3, #31
 800b98a:	4605      	mov	r5, r0
 800b98c:	d4e0      	bmi.n	800b950 <_fflush_r+0xc>
 800b98e:	89a3      	ldrh	r3, [r4, #12]
 800b990:	059b      	lsls	r3, r3, #22
 800b992:	d4dd      	bmi.n	800b950 <_fflush_r+0xc>
 800b994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b996:	f000 f908 	bl	800bbaa <__retarget_lock_release_recursive>
 800b99a:	e7d9      	b.n	800b950 <_fflush_r+0xc>
 800b99c:	4b05      	ldr	r3, [pc, #20]	; (800b9b4 <_fflush_r+0x70>)
 800b99e:	429c      	cmp	r4, r3
 800b9a0:	d101      	bne.n	800b9a6 <_fflush_r+0x62>
 800b9a2:	68ac      	ldr	r4, [r5, #8]
 800b9a4:	e7df      	b.n	800b966 <_fflush_r+0x22>
 800b9a6:	4b04      	ldr	r3, [pc, #16]	; (800b9b8 <_fflush_r+0x74>)
 800b9a8:	429c      	cmp	r4, r3
 800b9aa:	bf08      	it	eq
 800b9ac:	68ec      	ldreq	r4, [r5, #12]
 800b9ae:	e7da      	b.n	800b966 <_fflush_r+0x22>
 800b9b0:	0800c36c 	.word	0x0800c36c
 800b9b4:	0800c38c 	.word	0x0800c38c
 800b9b8:	0800c34c 	.word	0x0800c34c

0800b9bc <std>:
 800b9bc:	2300      	movs	r3, #0
 800b9be:	b510      	push	{r4, lr}
 800b9c0:	4604      	mov	r4, r0
 800b9c2:	e9c0 3300 	strd	r3, r3, [r0]
 800b9c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9ca:	6083      	str	r3, [r0, #8]
 800b9cc:	8181      	strh	r1, [r0, #12]
 800b9ce:	6643      	str	r3, [r0, #100]	; 0x64
 800b9d0:	81c2      	strh	r2, [r0, #14]
 800b9d2:	6183      	str	r3, [r0, #24]
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	2208      	movs	r2, #8
 800b9d8:	305c      	adds	r0, #92	; 0x5c
 800b9da:	f7fb febf 	bl	800775c <memset>
 800b9de:	4b05      	ldr	r3, [pc, #20]	; (800b9f4 <std+0x38>)
 800b9e0:	6263      	str	r3, [r4, #36]	; 0x24
 800b9e2:	4b05      	ldr	r3, [pc, #20]	; (800b9f8 <std+0x3c>)
 800b9e4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b9e6:	4b05      	ldr	r3, [pc, #20]	; (800b9fc <std+0x40>)
 800b9e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b9ea:	4b05      	ldr	r3, [pc, #20]	; (800ba00 <std+0x44>)
 800b9ec:	6224      	str	r4, [r4, #32]
 800b9ee:	6323      	str	r3, [r4, #48]	; 0x30
 800b9f0:	bd10      	pop	{r4, pc}
 800b9f2:	bf00      	nop
 800b9f4:	0800bd11 	.word	0x0800bd11
 800b9f8:	0800bd33 	.word	0x0800bd33
 800b9fc:	0800bd6b 	.word	0x0800bd6b
 800ba00:	0800bd8f 	.word	0x0800bd8f

0800ba04 <_cleanup_r>:
 800ba04:	4901      	ldr	r1, [pc, #4]	; (800ba0c <_cleanup_r+0x8>)
 800ba06:	f000 b8af 	b.w	800bb68 <_fwalk_reent>
 800ba0a:	bf00      	nop
 800ba0c:	0800b945 	.word	0x0800b945

0800ba10 <__sfmoreglue>:
 800ba10:	b570      	push	{r4, r5, r6, lr}
 800ba12:	2268      	movs	r2, #104	; 0x68
 800ba14:	1e4d      	subs	r5, r1, #1
 800ba16:	4355      	muls	r5, r2
 800ba18:	460e      	mov	r6, r1
 800ba1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ba1e:	f7ff fa59 	bl	800aed4 <_malloc_r>
 800ba22:	4604      	mov	r4, r0
 800ba24:	b140      	cbz	r0, 800ba38 <__sfmoreglue+0x28>
 800ba26:	2100      	movs	r1, #0
 800ba28:	e9c0 1600 	strd	r1, r6, [r0]
 800ba2c:	300c      	adds	r0, #12
 800ba2e:	60a0      	str	r0, [r4, #8]
 800ba30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ba34:	f7fb fe92 	bl	800775c <memset>
 800ba38:	4620      	mov	r0, r4
 800ba3a:	bd70      	pop	{r4, r5, r6, pc}

0800ba3c <__sfp_lock_acquire>:
 800ba3c:	4801      	ldr	r0, [pc, #4]	; (800ba44 <__sfp_lock_acquire+0x8>)
 800ba3e:	f000 b8b3 	b.w	800bba8 <__retarget_lock_acquire_recursive>
 800ba42:	bf00      	nop
 800ba44:	200008ed 	.word	0x200008ed

0800ba48 <__sfp_lock_release>:
 800ba48:	4801      	ldr	r0, [pc, #4]	; (800ba50 <__sfp_lock_release+0x8>)
 800ba4a:	f000 b8ae 	b.w	800bbaa <__retarget_lock_release_recursive>
 800ba4e:	bf00      	nop
 800ba50:	200008ed 	.word	0x200008ed

0800ba54 <__sinit_lock_acquire>:
 800ba54:	4801      	ldr	r0, [pc, #4]	; (800ba5c <__sinit_lock_acquire+0x8>)
 800ba56:	f000 b8a7 	b.w	800bba8 <__retarget_lock_acquire_recursive>
 800ba5a:	bf00      	nop
 800ba5c:	200008ee 	.word	0x200008ee

0800ba60 <__sinit_lock_release>:
 800ba60:	4801      	ldr	r0, [pc, #4]	; (800ba68 <__sinit_lock_release+0x8>)
 800ba62:	f000 b8a2 	b.w	800bbaa <__retarget_lock_release_recursive>
 800ba66:	bf00      	nop
 800ba68:	200008ee 	.word	0x200008ee

0800ba6c <__sinit>:
 800ba6c:	b510      	push	{r4, lr}
 800ba6e:	4604      	mov	r4, r0
 800ba70:	f7ff fff0 	bl	800ba54 <__sinit_lock_acquire>
 800ba74:	69a3      	ldr	r3, [r4, #24]
 800ba76:	b11b      	cbz	r3, 800ba80 <__sinit+0x14>
 800ba78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba7c:	f7ff bff0 	b.w	800ba60 <__sinit_lock_release>
 800ba80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ba84:	6523      	str	r3, [r4, #80]	; 0x50
 800ba86:	4b13      	ldr	r3, [pc, #76]	; (800bad4 <__sinit+0x68>)
 800ba88:	4a13      	ldr	r2, [pc, #76]	; (800bad8 <__sinit+0x6c>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ba8e:	42a3      	cmp	r3, r4
 800ba90:	bf04      	itt	eq
 800ba92:	2301      	moveq	r3, #1
 800ba94:	61a3      	streq	r3, [r4, #24]
 800ba96:	4620      	mov	r0, r4
 800ba98:	f000 f820 	bl	800badc <__sfp>
 800ba9c:	6060      	str	r0, [r4, #4]
 800ba9e:	4620      	mov	r0, r4
 800baa0:	f000 f81c 	bl	800badc <__sfp>
 800baa4:	60a0      	str	r0, [r4, #8]
 800baa6:	4620      	mov	r0, r4
 800baa8:	f000 f818 	bl	800badc <__sfp>
 800baac:	2200      	movs	r2, #0
 800baae:	60e0      	str	r0, [r4, #12]
 800bab0:	2104      	movs	r1, #4
 800bab2:	6860      	ldr	r0, [r4, #4]
 800bab4:	f7ff ff82 	bl	800b9bc <std>
 800bab8:	68a0      	ldr	r0, [r4, #8]
 800baba:	2201      	movs	r2, #1
 800babc:	2109      	movs	r1, #9
 800babe:	f7ff ff7d 	bl	800b9bc <std>
 800bac2:	68e0      	ldr	r0, [r4, #12]
 800bac4:	2202      	movs	r2, #2
 800bac6:	2112      	movs	r1, #18
 800bac8:	f7ff ff78 	bl	800b9bc <std>
 800bacc:	2301      	movs	r3, #1
 800bace:	61a3      	str	r3, [r4, #24]
 800bad0:	e7d2      	b.n	800ba78 <__sinit+0xc>
 800bad2:	bf00      	nop
 800bad4:	0800bf04 	.word	0x0800bf04
 800bad8:	0800ba05 	.word	0x0800ba05

0800badc <__sfp>:
 800badc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bade:	4607      	mov	r7, r0
 800bae0:	f7ff ffac 	bl	800ba3c <__sfp_lock_acquire>
 800bae4:	4b1e      	ldr	r3, [pc, #120]	; (800bb60 <__sfp+0x84>)
 800bae6:	681e      	ldr	r6, [r3, #0]
 800bae8:	69b3      	ldr	r3, [r6, #24]
 800baea:	b913      	cbnz	r3, 800baf2 <__sfp+0x16>
 800baec:	4630      	mov	r0, r6
 800baee:	f7ff ffbd 	bl	800ba6c <__sinit>
 800baf2:	3648      	adds	r6, #72	; 0x48
 800baf4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800baf8:	3b01      	subs	r3, #1
 800bafa:	d503      	bpl.n	800bb04 <__sfp+0x28>
 800bafc:	6833      	ldr	r3, [r6, #0]
 800bafe:	b30b      	cbz	r3, 800bb44 <__sfp+0x68>
 800bb00:	6836      	ldr	r6, [r6, #0]
 800bb02:	e7f7      	b.n	800baf4 <__sfp+0x18>
 800bb04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bb08:	b9d5      	cbnz	r5, 800bb40 <__sfp+0x64>
 800bb0a:	4b16      	ldr	r3, [pc, #88]	; (800bb64 <__sfp+0x88>)
 800bb0c:	60e3      	str	r3, [r4, #12]
 800bb0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bb12:	6665      	str	r5, [r4, #100]	; 0x64
 800bb14:	f000 f847 	bl	800bba6 <__retarget_lock_init_recursive>
 800bb18:	f7ff ff96 	bl	800ba48 <__sfp_lock_release>
 800bb1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bb20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bb24:	6025      	str	r5, [r4, #0]
 800bb26:	61a5      	str	r5, [r4, #24]
 800bb28:	2208      	movs	r2, #8
 800bb2a:	4629      	mov	r1, r5
 800bb2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bb30:	f7fb fe14 	bl	800775c <memset>
 800bb34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bb38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bb3c:	4620      	mov	r0, r4
 800bb3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb40:	3468      	adds	r4, #104	; 0x68
 800bb42:	e7d9      	b.n	800baf8 <__sfp+0x1c>
 800bb44:	2104      	movs	r1, #4
 800bb46:	4638      	mov	r0, r7
 800bb48:	f7ff ff62 	bl	800ba10 <__sfmoreglue>
 800bb4c:	4604      	mov	r4, r0
 800bb4e:	6030      	str	r0, [r6, #0]
 800bb50:	2800      	cmp	r0, #0
 800bb52:	d1d5      	bne.n	800bb00 <__sfp+0x24>
 800bb54:	f7ff ff78 	bl	800ba48 <__sfp_lock_release>
 800bb58:	230c      	movs	r3, #12
 800bb5a:	603b      	str	r3, [r7, #0]
 800bb5c:	e7ee      	b.n	800bb3c <__sfp+0x60>
 800bb5e:	bf00      	nop
 800bb60:	0800bf04 	.word	0x0800bf04
 800bb64:	ffff0001 	.word	0xffff0001

0800bb68 <_fwalk_reent>:
 800bb68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb6c:	4606      	mov	r6, r0
 800bb6e:	4688      	mov	r8, r1
 800bb70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bb74:	2700      	movs	r7, #0
 800bb76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb7a:	f1b9 0901 	subs.w	r9, r9, #1
 800bb7e:	d505      	bpl.n	800bb8c <_fwalk_reent+0x24>
 800bb80:	6824      	ldr	r4, [r4, #0]
 800bb82:	2c00      	cmp	r4, #0
 800bb84:	d1f7      	bne.n	800bb76 <_fwalk_reent+0xe>
 800bb86:	4638      	mov	r0, r7
 800bb88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb8c:	89ab      	ldrh	r3, [r5, #12]
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d907      	bls.n	800bba2 <_fwalk_reent+0x3a>
 800bb92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb96:	3301      	adds	r3, #1
 800bb98:	d003      	beq.n	800bba2 <_fwalk_reent+0x3a>
 800bb9a:	4629      	mov	r1, r5
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	47c0      	blx	r8
 800bba0:	4307      	orrs	r7, r0
 800bba2:	3568      	adds	r5, #104	; 0x68
 800bba4:	e7e9      	b.n	800bb7a <_fwalk_reent+0x12>

0800bba6 <__retarget_lock_init_recursive>:
 800bba6:	4770      	bx	lr

0800bba8 <__retarget_lock_acquire_recursive>:
 800bba8:	4770      	bx	lr

0800bbaa <__retarget_lock_release_recursive>:
 800bbaa:	4770      	bx	lr

0800bbac <__swhatbuf_r>:
 800bbac:	b570      	push	{r4, r5, r6, lr}
 800bbae:	460e      	mov	r6, r1
 800bbb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbb4:	2900      	cmp	r1, #0
 800bbb6:	b096      	sub	sp, #88	; 0x58
 800bbb8:	4614      	mov	r4, r2
 800bbba:	461d      	mov	r5, r3
 800bbbc:	da08      	bge.n	800bbd0 <__swhatbuf_r+0x24>
 800bbbe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	602a      	str	r2, [r5, #0]
 800bbc6:	061a      	lsls	r2, r3, #24
 800bbc8:	d410      	bmi.n	800bbec <__swhatbuf_r+0x40>
 800bbca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbce:	e00e      	b.n	800bbee <__swhatbuf_r+0x42>
 800bbd0:	466a      	mov	r2, sp
 800bbd2:	f000 f903 	bl	800bddc <_fstat_r>
 800bbd6:	2800      	cmp	r0, #0
 800bbd8:	dbf1      	blt.n	800bbbe <__swhatbuf_r+0x12>
 800bbda:	9a01      	ldr	r2, [sp, #4]
 800bbdc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bbe0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bbe4:	425a      	negs	r2, r3
 800bbe6:	415a      	adcs	r2, r3
 800bbe8:	602a      	str	r2, [r5, #0]
 800bbea:	e7ee      	b.n	800bbca <__swhatbuf_r+0x1e>
 800bbec:	2340      	movs	r3, #64	; 0x40
 800bbee:	2000      	movs	r0, #0
 800bbf0:	6023      	str	r3, [r4, #0]
 800bbf2:	b016      	add	sp, #88	; 0x58
 800bbf4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bbf8 <__smakebuf_r>:
 800bbf8:	898b      	ldrh	r3, [r1, #12]
 800bbfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bbfc:	079d      	lsls	r5, r3, #30
 800bbfe:	4606      	mov	r6, r0
 800bc00:	460c      	mov	r4, r1
 800bc02:	d507      	bpl.n	800bc14 <__smakebuf_r+0x1c>
 800bc04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc08:	6023      	str	r3, [r4, #0]
 800bc0a:	6123      	str	r3, [r4, #16]
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	6163      	str	r3, [r4, #20]
 800bc10:	b002      	add	sp, #8
 800bc12:	bd70      	pop	{r4, r5, r6, pc}
 800bc14:	ab01      	add	r3, sp, #4
 800bc16:	466a      	mov	r2, sp
 800bc18:	f7ff ffc8 	bl	800bbac <__swhatbuf_r>
 800bc1c:	9900      	ldr	r1, [sp, #0]
 800bc1e:	4605      	mov	r5, r0
 800bc20:	4630      	mov	r0, r6
 800bc22:	f7ff f957 	bl	800aed4 <_malloc_r>
 800bc26:	b948      	cbnz	r0, 800bc3c <__smakebuf_r+0x44>
 800bc28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc2c:	059a      	lsls	r2, r3, #22
 800bc2e:	d4ef      	bmi.n	800bc10 <__smakebuf_r+0x18>
 800bc30:	f023 0303 	bic.w	r3, r3, #3
 800bc34:	f043 0302 	orr.w	r3, r3, #2
 800bc38:	81a3      	strh	r3, [r4, #12]
 800bc3a:	e7e3      	b.n	800bc04 <__smakebuf_r+0xc>
 800bc3c:	4b0d      	ldr	r3, [pc, #52]	; (800bc74 <__smakebuf_r+0x7c>)
 800bc3e:	62b3      	str	r3, [r6, #40]	; 0x28
 800bc40:	89a3      	ldrh	r3, [r4, #12]
 800bc42:	6020      	str	r0, [r4, #0]
 800bc44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc48:	81a3      	strh	r3, [r4, #12]
 800bc4a:	9b00      	ldr	r3, [sp, #0]
 800bc4c:	6163      	str	r3, [r4, #20]
 800bc4e:	9b01      	ldr	r3, [sp, #4]
 800bc50:	6120      	str	r0, [r4, #16]
 800bc52:	b15b      	cbz	r3, 800bc6c <__smakebuf_r+0x74>
 800bc54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc58:	4630      	mov	r0, r6
 800bc5a:	f000 f8d1 	bl	800be00 <_isatty_r>
 800bc5e:	b128      	cbz	r0, 800bc6c <__smakebuf_r+0x74>
 800bc60:	89a3      	ldrh	r3, [r4, #12]
 800bc62:	f023 0303 	bic.w	r3, r3, #3
 800bc66:	f043 0301 	orr.w	r3, r3, #1
 800bc6a:	81a3      	strh	r3, [r4, #12]
 800bc6c:	89a0      	ldrh	r0, [r4, #12]
 800bc6e:	4305      	orrs	r5, r0
 800bc70:	81a5      	strh	r5, [r4, #12]
 800bc72:	e7cd      	b.n	800bc10 <__smakebuf_r+0x18>
 800bc74:	0800ba05 	.word	0x0800ba05

0800bc78 <_malloc_usable_size_r>:
 800bc78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc7c:	1f18      	subs	r0, r3, #4
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	bfbc      	itt	lt
 800bc82:	580b      	ldrlt	r3, [r1, r0]
 800bc84:	18c0      	addlt	r0, r0, r3
 800bc86:	4770      	bx	lr

0800bc88 <_raise_r>:
 800bc88:	291f      	cmp	r1, #31
 800bc8a:	b538      	push	{r3, r4, r5, lr}
 800bc8c:	4604      	mov	r4, r0
 800bc8e:	460d      	mov	r5, r1
 800bc90:	d904      	bls.n	800bc9c <_raise_r+0x14>
 800bc92:	2316      	movs	r3, #22
 800bc94:	6003      	str	r3, [r0, #0]
 800bc96:	f04f 30ff 	mov.w	r0, #4294967295
 800bc9a:	bd38      	pop	{r3, r4, r5, pc}
 800bc9c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bc9e:	b112      	cbz	r2, 800bca6 <_raise_r+0x1e>
 800bca0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bca4:	b94b      	cbnz	r3, 800bcba <_raise_r+0x32>
 800bca6:	4620      	mov	r0, r4
 800bca8:	f000 f830 	bl	800bd0c <_getpid_r>
 800bcac:	462a      	mov	r2, r5
 800bcae:	4601      	mov	r1, r0
 800bcb0:	4620      	mov	r0, r4
 800bcb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcb6:	f000 b817 	b.w	800bce8 <_kill_r>
 800bcba:	2b01      	cmp	r3, #1
 800bcbc:	d00a      	beq.n	800bcd4 <_raise_r+0x4c>
 800bcbe:	1c59      	adds	r1, r3, #1
 800bcc0:	d103      	bne.n	800bcca <_raise_r+0x42>
 800bcc2:	2316      	movs	r3, #22
 800bcc4:	6003      	str	r3, [r0, #0]
 800bcc6:	2001      	movs	r0, #1
 800bcc8:	e7e7      	b.n	800bc9a <_raise_r+0x12>
 800bcca:	2400      	movs	r4, #0
 800bccc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bcd0:	4628      	mov	r0, r5
 800bcd2:	4798      	blx	r3
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	e7e0      	b.n	800bc9a <_raise_r+0x12>

0800bcd8 <raise>:
 800bcd8:	4b02      	ldr	r3, [pc, #8]	; (800bce4 <raise+0xc>)
 800bcda:	4601      	mov	r1, r0
 800bcdc:	6818      	ldr	r0, [r3, #0]
 800bcde:	f7ff bfd3 	b.w	800bc88 <_raise_r>
 800bce2:	bf00      	nop
 800bce4:	20000024 	.word	0x20000024

0800bce8 <_kill_r>:
 800bce8:	b538      	push	{r3, r4, r5, lr}
 800bcea:	4d07      	ldr	r5, [pc, #28]	; (800bd08 <_kill_r+0x20>)
 800bcec:	2300      	movs	r3, #0
 800bcee:	4604      	mov	r4, r0
 800bcf0:	4608      	mov	r0, r1
 800bcf2:	4611      	mov	r1, r2
 800bcf4:	602b      	str	r3, [r5, #0]
 800bcf6:	f7f6 f8c3 	bl	8001e80 <_kill>
 800bcfa:	1c43      	adds	r3, r0, #1
 800bcfc:	d102      	bne.n	800bd04 <_kill_r+0x1c>
 800bcfe:	682b      	ldr	r3, [r5, #0]
 800bd00:	b103      	cbz	r3, 800bd04 <_kill_r+0x1c>
 800bd02:	6023      	str	r3, [r4, #0]
 800bd04:	bd38      	pop	{r3, r4, r5, pc}
 800bd06:	bf00      	nop
 800bd08:	200008e8 	.word	0x200008e8

0800bd0c <_getpid_r>:
 800bd0c:	f7f6 b8b0 	b.w	8001e70 <_getpid>

0800bd10 <__sread>:
 800bd10:	b510      	push	{r4, lr}
 800bd12:	460c      	mov	r4, r1
 800bd14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd18:	f000 f894 	bl	800be44 <_read_r>
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	bfab      	itete	ge
 800bd20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bd22:	89a3      	ldrhlt	r3, [r4, #12]
 800bd24:	181b      	addge	r3, r3, r0
 800bd26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bd2a:	bfac      	ite	ge
 800bd2c:	6563      	strge	r3, [r4, #84]	; 0x54
 800bd2e:	81a3      	strhlt	r3, [r4, #12]
 800bd30:	bd10      	pop	{r4, pc}

0800bd32 <__swrite>:
 800bd32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd36:	461f      	mov	r7, r3
 800bd38:	898b      	ldrh	r3, [r1, #12]
 800bd3a:	05db      	lsls	r3, r3, #23
 800bd3c:	4605      	mov	r5, r0
 800bd3e:	460c      	mov	r4, r1
 800bd40:	4616      	mov	r6, r2
 800bd42:	d505      	bpl.n	800bd50 <__swrite+0x1e>
 800bd44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd48:	2302      	movs	r3, #2
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f000 f868 	bl	800be20 <_lseek_r>
 800bd50:	89a3      	ldrh	r3, [r4, #12]
 800bd52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bd5a:	81a3      	strh	r3, [r4, #12]
 800bd5c:	4632      	mov	r2, r6
 800bd5e:	463b      	mov	r3, r7
 800bd60:	4628      	mov	r0, r5
 800bd62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd66:	f000 b817 	b.w	800bd98 <_write_r>

0800bd6a <__sseek>:
 800bd6a:	b510      	push	{r4, lr}
 800bd6c:	460c      	mov	r4, r1
 800bd6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd72:	f000 f855 	bl	800be20 <_lseek_r>
 800bd76:	1c43      	adds	r3, r0, #1
 800bd78:	89a3      	ldrh	r3, [r4, #12]
 800bd7a:	bf15      	itete	ne
 800bd7c:	6560      	strne	r0, [r4, #84]	; 0x54
 800bd7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bd82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bd86:	81a3      	strheq	r3, [r4, #12]
 800bd88:	bf18      	it	ne
 800bd8a:	81a3      	strhne	r3, [r4, #12]
 800bd8c:	bd10      	pop	{r4, pc}

0800bd8e <__sclose>:
 800bd8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd92:	f000 b813 	b.w	800bdbc <_close_r>
	...

0800bd98 <_write_r>:
 800bd98:	b538      	push	{r3, r4, r5, lr}
 800bd9a:	4d07      	ldr	r5, [pc, #28]	; (800bdb8 <_write_r+0x20>)
 800bd9c:	4604      	mov	r4, r0
 800bd9e:	4608      	mov	r0, r1
 800bda0:	4611      	mov	r1, r2
 800bda2:	2200      	movs	r2, #0
 800bda4:	602a      	str	r2, [r5, #0]
 800bda6:	461a      	mov	r2, r3
 800bda8:	f7f6 f8a1 	bl	8001eee <_write>
 800bdac:	1c43      	adds	r3, r0, #1
 800bdae:	d102      	bne.n	800bdb6 <_write_r+0x1e>
 800bdb0:	682b      	ldr	r3, [r5, #0]
 800bdb2:	b103      	cbz	r3, 800bdb6 <_write_r+0x1e>
 800bdb4:	6023      	str	r3, [r4, #0]
 800bdb6:	bd38      	pop	{r3, r4, r5, pc}
 800bdb8:	200008e8 	.word	0x200008e8

0800bdbc <_close_r>:
 800bdbc:	b538      	push	{r3, r4, r5, lr}
 800bdbe:	4d06      	ldr	r5, [pc, #24]	; (800bdd8 <_close_r+0x1c>)
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	4604      	mov	r4, r0
 800bdc4:	4608      	mov	r0, r1
 800bdc6:	602b      	str	r3, [r5, #0]
 800bdc8:	f7f6 f8ad 	bl	8001f26 <_close>
 800bdcc:	1c43      	adds	r3, r0, #1
 800bdce:	d102      	bne.n	800bdd6 <_close_r+0x1a>
 800bdd0:	682b      	ldr	r3, [r5, #0]
 800bdd2:	b103      	cbz	r3, 800bdd6 <_close_r+0x1a>
 800bdd4:	6023      	str	r3, [r4, #0]
 800bdd6:	bd38      	pop	{r3, r4, r5, pc}
 800bdd8:	200008e8 	.word	0x200008e8

0800bddc <_fstat_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	4d07      	ldr	r5, [pc, #28]	; (800bdfc <_fstat_r+0x20>)
 800bde0:	2300      	movs	r3, #0
 800bde2:	4604      	mov	r4, r0
 800bde4:	4608      	mov	r0, r1
 800bde6:	4611      	mov	r1, r2
 800bde8:	602b      	str	r3, [r5, #0]
 800bdea:	f7f6 f8a8 	bl	8001f3e <_fstat>
 800bdee:	1c43      	adds	r3, r0, #1
 800bdf0:	d102      	bne.n	800bdf8 <_fstat_r+0x1c>
 800bdf2:	682b      	ldr	r3, [r5, #0]
 800bdf4:	b103      	cbz	r3, 800bdf8 <_fstat_r+0x1c>
 800bdf6:	6023      	str	r3, [r4, #0]
 800bdf8:	bd38      	pop	{r3, r4, r5, pc}
 800bdfa:	bf00      	nop
 800bdfc:	200008e8 	.word	0x200008e8

0800be00 <_isatty_r>:
 800be00:	b538      	push	{r3, r4, r5, lr}
 800be02:	4d06      	ldr	r5, [pc, #24]	; (800be1c <_isatty_r+0x1c>)
 800be04:	2300      	movs	r3, #0
 800be06:	4604      	mov	r4, r0
 800be08:	4608      	mov	r0, r1
 800be0a:	602b      	str	r3, [r5, #0]
 800be0c:	f7f6 f8a7 	bl	8001f5e <_isatty>
 800be10:	1c43      	adds	r3, r0, #1
 800be12:	d102      	bne.n	800be1a <_isatty_r+0x1a>
 800be14:	682b      	ldr	r3, [r5, #0]
 800be16:	b103      	cbz	r3, 800be1a <_isatty_r+0x1a>
 800be18:	6023      	str	r3, [r4, #0]
 800be1a:	bd38      	pop	{r3, r4, r5, pc}
 800be1c:	200008e8 	.word	0x200008e8

0800be20 <_lseek_r>:
 800be20:	b538      	push	{r3, r4, r5, lr}
 800be22:	4d07      	ldr	r5, [pc, #28]	; (800be40 <_lseek_r+0x20>)
 800be24:	4604      	mov	r4, r0
 800be26:	4608      	mov	r0, r1
 800be28:	4611      	mov	r1, r2
 800be2a:	2200      	movs	r2, #0
 800be2c:	602a      	str	r2, [r5, #0]
 800be2e:	461a      	mov	r2, r3
 800be30:	f7f6 f8a0 	bl	8001f74 <_lseek>
 800be34:	1c43      	adds	r3, r0, #1
 800be36:	d102      	bne.n	800be3e <_lseek_r+0x1e>
 800be38:	682b      	ldr	r3, [r5, #0]
 800be3a:	b103      	cbz	r3, 800be3e <_lseek_r+0x1e>
 800be3c:	6023      	str	r3, [r4, #0]
 800be3e:	bd38      	pop	{r3, r4, r5, pc}
 800be40:	200008e8 	.word	0x200008e8

0800be44 <_read_r>:
 800be44:	b538      	push	{r3, r4, r5, lr}
 800be46:	4d07      	ldr	r5, [pc, #28]	; (800be64 <_read_r+0x20>)
 800be48:	4604      	mov	r4, r0
 800be4a:	4608      	mov	r0, r1
 800be4c:	4611      	mov	r1, r2
 800be4e:	2200      	movs	r2, #0
 800be50:	602a      	str	r2, [r5, #0]
 800be52:	461a      	mov	r2, r3
 800be54:	f7f6 f82e 	bl	8001eb4 <_read>
 800be58:	1c43      	adds	r3, r0, #1
 800be5a:	d102      	bne.n	800be62 <_read_r+0x1e>
 800be5c:	682b      	ldr	r3, [r5, #0]
 800be5e:	b103      	cbz	r3, 800be62 <_read_r+0x1e>
 800be60:	6023      	str	r3, [r4, #0]
 800be62:	bd38      	pop	{r3, r4, r5, pc}
 800be64:	200008e8 	.word	0x200008e8

0800be68 <_init>:
 800be68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be6a:	bf00      	nop
 800be6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be6e:	bc08      	pop	{r3}
 800be70:	469e      	mov	lr, r3
 800be72:	4770      	bx	lr

0800be74 <_fini>:
 800be74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be76:	bf00      	nop
 800be78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be7a:	bc08      	pop	{r3}
 800be7c:	469e      	mov	lr, r3
 800be7e:	4770      	bx	lr
