design_1_bin2BCD_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../question1.gen/sources_1/bd/design_1/ip/design_1_bin2BCD_0_0/design_1_bin2BCD_0_0_sim_netlist.vhdl,
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../../question1.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../../question1.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../../question1.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,
design_1_seg7display_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../question1.gen/sources_1/bd/design_1/ip/design_1_seg7display_0_0/design_1_seg7display_0_0_sim_netlist.vhdl,
design_1.vhd,vhdl,xil_defaultlib,../../../../question1.gen/sources_1/bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
