|experiment4
CLOCK_50_I => CLOCK_50_I.IN6
PUSH_BUTTON_N_I[0] => PUSH_BUTTON_N_I[0].IN1
PUSH_BUTTON_N_I[1] => PUSH_BUTTON_N_I[1].IN1
PUSH_BUTTON_N_I[2] => PUSH_BUTTON_N_I[2].IN1
PUSH_BUTTON_N_I[3] => PUSH_BUTTON_N_I[3].IN1
SWITCH_I[0] => ~NO_FANOUT~
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
SEVEN_SEGMENT_N_O[0][0] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][1] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][2] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][3] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][4] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][5] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][6] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[1][0] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][1] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][2] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][3] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][4] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][5] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][6] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[2][0] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][1] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][2] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][3] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][4] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][5] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][6] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[3][0] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][1] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][2] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][3] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][4] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][5] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][6] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[4][0] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][1] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][2] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][3] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][4] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][5] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][6] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[5][0] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][1] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][2] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][3] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][4] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][5] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][6] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[6][0] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][1] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][2] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][3] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][4] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][5] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][6] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[7][0] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][1] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][2] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][3] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][4] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][5] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][6] <= convert_hex_to_seven_segment:unit7.converted_value
LED_GREEN_O[0] <= top_state[0].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[1] <= top_state[1].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[2] <= top_state[2].DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[3] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[4] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[5] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[6] <= UART_SRAM_interface:UART_unit.Frame_error
LED_GREEN_O[7] <= SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
LED_GREEN_O[8] <= VGA_enable.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLOCK_O <= VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O <= VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] <= SRAM_controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[18] <= <GND>
SRAM_ADDRESS_O[19] <= <GND>
SRAM_UB_N_O <= SRAM_controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O <= SRAM_controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O <= SRAM_controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O <= SRAM_controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O <= SRAM_controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O <= <VCC>


|experiment4|PB_controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= Enable.DB_MAX_OUTPUT_PORT_TYPE
VGA_HSYNC_O <= VGA_controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_controller:VGA_unit.oVGA_B


|experiment4|VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Enable => oVGA_B[0]~reg0.ENA
Enable => H_Cont[9].ENA
Enable => H_Cont[8].ENA
Enable => H_Cont[7].ENA
Enable => H_Cont[6].ENA
Enable => H_Cont[5].ENA
Enable => H_Cont[4].ENA
Enable => H_Cont[3].ENA
Enable => H_Cont[2].ENA
Enable => H_Cont[1].ENA
Enable => H_Cont[0].ENA
Enable => oVGA_H_SYNC~reg0.ENA
Enable => V_Cont[9].ENA
Enable => V_Cont[8].ENA
Enable => V_Cont[7].ENA
Enable => V_Cont[6].ENA
Enable => V_Cont[5].ENA
Enable => V_Cont[4].ENA
Enable => V_Cont[3].ENA
Enable => V_Cont[2].ENA
Enable => V_Cont[1].ENA
Enable => V_Cont[0].ENA
Enable => oVGA_V_SYNC~reg0.ENA
Enable => oVGA_R[7]~reg0.ENA
Enable => oVGA_R[6]~reg0.ENA
Enable => oVGA_R[5]~reg0.ENA
Enable => oVGA_R[4]~reg0.ENA
Enable => oVGA_R[3]~reg0.ENA
Enable => oVGA_R[2]~reg0.ENA
Enable => oVGA_R[1]~reg0.ENA
Enable => oVGA_R[0]~reg0.ENA
Enable => oVGA_G[7]~reg0.ENA
Enable => oVGA_G[6]~reg0.ENA
Enable => oVGA_G[5]~reg0.ENA
Enable => oVGA_G[4]~reg0.ENA
Enable => oVGA_G[3]~reg0.ENA
Enable => oVGA_G[2]~reg0.ENA
Enable => oVGA_G[1]~reg0.ENA
Enable => oVGA_G[0]~reg0.ENA
Enable => oVGA_B[7]~reg0.ENA
Enable => oVGA_B[6]~reg0.ENA
Enable => oVGA_B[5]~reg0.ENA
Enable => oVGA_B[4]~reg0.ENA
Enable => oVGA_B[3]~reg0.ENA
Enable => oVGA_B[2]~reg0.ENA
Enable => oVGA_B[1]~reg0.ENA
iRed[0] => nVGA_R[0].DATAB
iRed[1] => nVGA_R[1].DATAB
iRed[2] => nVGA_R[2].DATAB
iRed[3] => nVGA_R[3].DATAB
iRed[4] => nVGA_R[4].DATAB
iRed[5] => nVGA_R[5].DATAB
iRed[6] => nVGA_R[6].DATAB
iRed[7] => nVGA_R[7].DATAB
iGreen[0] => nVGA_G[0].DATAB
iGreen[1] => nVGA_G[1].DATAB
iGreen[2] => nVGA_G[2].DATAB
iGreen[3] => nVGA_G[3].DATAB
iGreen[4] => nVGA_G[4].DATAB
iGreen[5] => nVGA_G[5].DATAB
iGreen[6] => nVGA_G[6].DATAB
iGreen[7] => nVGA_G[7].DATAB
iBlue[0] => nVGA_B[0].DATAB
iBlue[1] => nVGA_B[1].DATAB
iBlue[2] => nVGA_B[2].DATAB
iBlue[3] => nVGA_B[3].DATAB
iBlue[4] => nVGA_B[4].DATAB
iBlue[5] => nVGA_B[5].DATAB
iBlue[6] => nVGA_B[6].DATAB
iBlue[7] => nVGA_B[7].DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error <= UART_receive_controller:UART_RX.Frame_error


|experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error <= Frame_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|experiment4|SRAM_controller:SRAM_unit
Clock_50 => Clock_50.IN1
Resetn => SRAM_ready.IN1
Resetn => _.IN1
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_OE_N_O~reg0.PRESET
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_LB_N_O~reg0.ACLR
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= SRAM_ready.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_LB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_OE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
inclk[0] => Clock_100_PLL_altpll:auto_generated.inclk[0]
inclk[1] => Clock_100_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => Clock_100_PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= Clock_100_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|milestone1:milestone1_unit
CLOCK_50_I => M1_finish~reg0.CLK
CLOCK_50_I => Mul_op_8[0].CLK
CLOCK_50_I => Mul_op_8[1].CLK
CLOCK_50_I => Mul_op_8[2].CLK
CLOCK_50_I => Mul_op_8[3].CLK
CLOCK_50_I => Mul_op_8[4].CLK
CLOCK_50_I => Mul_op_8[5].CLK
CLOCK_50_I => Mul_op_8[6].CLK
CLOCK_50_I => Mul_op_8[7].CLK
CLOCK_50_I => Mul_op_8[8].CLK
CLOCK_50_I => Mul_op_8[9].CLK
CLOCK_50_I => Mul_op_8[10].CLK
CLOCK_50_I => Mul_op_8[11].CLK
CLOCK_50_I => Mul_op_8[12].CLK
CLOCK_50_I => Mul_op_8[13].CLK
CLOCK_50_I => Mul_op_8[14].CLK
CLOCK_50_I => Mul_op_8[15].CLK
CLOCK_50_I => Mul_op_8[16].CLK
CLOCK_50_I => Mul_op_8[17].CLK
CLOCK_50_I => Mul_op_8[18].CLK
CLOCK_50_I => Mul_op_8[19].CLK
CLOCK_50_I => Mul_op_8[20].CLK
CLOCK_50_I => Mul_op_8[21].CLK
CLOCK_50_I => Mul_op_8[22].CLK
CLOCK_50_I => Mul_op_8[23].CLK
CLOCK_50_I => Mul_op_8[24].CLK
CLOCK_50_I => Mul_op_8[25].CLK
CLOCK_50_I => Mul_op_8[26].CLK
CLOCK_50_I => Mul_op_8[27].CLK
CLOCK_50_I => Mul_op_8[28].CLK
CLOCK_50_I => Mul_op_8[29].CLK
CLOCK_50_I => Mul_op_8[30].CLK
CLOCK_50_I => Mul_op_8[31].CLK
CLOCK_50_I => Mul_op_7[0].CLK
CLOCK_50_I => Mul_op_7[1].CLK
CLOCK_50_I => Mul_op_7[2].CLK
CLOCK_50_I => Mul_op_7[3].CLK
CLOCK_50_I => Mul_op_7[4].CLK
CLOCK_50_I => Mul_op_7[5].CLK
CLOCK_50_I => Mul_op_7[6].CLK
CLOCK_50_I => Mul_op_7[7].CLK
CLOCK_50_I => Mul_op_7[8].CLK
CLOCK_50_I => Mul_op_7[9].CLK
CLOCK_50_I => Mul_op_7[10].CLK
CLOCK_50_I => Mul_op_7[11].CLK
CLOCK_50_I => Mul_op_7[12].CLK
CLOCK_50_I => Mul_op_7[13].CLK
CLOCK_50_I => Mul_op_7[14].CLK
CLOCK_50_I => Mul_op_7[15].CLK
CLOCK_50_I => Mul_op_7[16].CLK
CLOCK_50_I => Mul_op_7[17].CLK
CLOCK_50_I => Mul_op_7[18].CLK
CLOCK_50_I => Mul_op_7[19].CLK
CLOCK_50_I => Mul_op_7[20].CLK
CLOCK_50_I => Mul_op_7[21].CLK
CLOCK_50_I => Mul_op_7[22].CLK
CLOCK_50_I => Mul_op_7[23].CLK
CLOCK_50_I => Mul_op_7[24].CLK
CLOCK_50_I => Mul_op_7[25].CLK
CLOCK_50_I => Mul_op_7[26].CLK
CLOCK_50_I => Mul_op_7[27].CLK
CLOCK_50_I => Mul_op_7[28].CLK
CLOCK_50_I => Mul_op_7[29].CLK
CLOCK_50_I => Mul_op_7[30].CLK
CLOCK_50_I => Mul_op_7[31].CLK
CLOCK_50_I => Mul_op_6[0].CLK
CLOCK_50_I => Mul_op_6[1].CLK
CLOCK_50_I => Mul_op_6[2].CLK
CLOCK_50_I => Mul_op_6[3].CLK
CLOCK_50_I => Mul_op_6[4].CLK
CLOCK_50_I => Mul_op_6[5].CLK
CLOCK_50_I => Mul_op_6[6].CLK
CLOCK_50_I => Mul_op_6[7].CLK
CLOCK_50_I => Mul_op_6[8].CLK
CLOCK_50_I => Mul_op_6[9].CLK
CLOCK_50_I => Mul_op_6[10].CLK
CLOCK_50_I => Mul_op_6[11].CLK
CLOCK_50_I => Mul_op_6[12].CLK
CLOCK_50_I => Mul_op_6[13].CLK
CLOCK_50_I => Mul_op_6[14].CLK
CLOCK_50_I => Mul_op_6[15].CLK
CLOCK_50_I => Mul_op_6[16].CLK
CLOCK_50_I => Mul_op_6[17].CLK
CLOCK_50_I => Mul_op_6[18].CLK
CLOCK_50_I => Mul_op_6[19].CLK
CLOCK_50_I => Mul_op_6[20].CLK
CLOCK_50_I => Mul_op_6[21].CLK
CLOCK_50_I => Mul_op_6[22].CLK
CLOCK_50_I => Mul_op_6[23].CLK
CLOCK_50_I => Mul_op_6[24].CLK
CLOCK_50_I => Mul_op_6[25].CLK
CLOCK_50_I => Mul_op_6[26].CLK
CLOCK_50_I => Mul_op_6[27].CLK
CLOCK_50_I => Mul_op_6[28].CLK
CLOCK_50_I => Mul_op_6[29].CLK
CLOCK_50_I => Mul_op_6[30].CLK
CLOCK_50_I => Mul_op_6[31].CLK
CLOCK_50_I => Mul_op_5[0].CLK
CLOCK_50_I => Mul_op_5[1].CLK
CLOCK_50_I => Mul_op_5[2].CLK
CLOCK_50_I => Mul_op_5[3].CLK
CLOCK_50_I => Mul_op_5[4].CLK
CLOCK_50_I => Mul_op_5[5].CLK
CLOCK_50_I => Mul_op_5[6].CLK
CLOCK_50_I => Mul_op_5[7].CLK
CLOCK_50_I => Mul_op_5[8].CLK
CLOCK_50_I => Mul_op_5[9].CLK
CLOCK_50_I => Mul_op_5[10].CLK
CLOCK_50_I => Mul_op_5[11].CLK
CLOCK_50_I => Mul_op_5[12].CLK
CLOCK_50_I => Mul_op_5[13].CLK
CLOCK_50_I => Mul_op_5[14].CLK
CLOCK_50_I => Mul_op_5[15].CLK
CLOCK_50_I => Mul_op_5[16].CLK
CLOCK_50_I => Mul_op_5[17].CLK
CLOCK_50_I => Mul_op_5[18].CLK
CLOCK_50_I => Mul_op_5[19].CLK
CLOCK_50_I => Mul_op_5[20].CLK
CLOCK_50_I => Mul_op_5[21].CLK
CLOCK_50_I => Mul_op_5[22].CLK
CLOCK_50_I => Mul_op_5[23].CLK
CLOCK_50_I => Mul_op_5[24].CLK
CLOCK_50_I => Mul_op_5[25].CLK
CLOCK_50_I => Mul_op_5[26].CLK
CLOCK_50_I => Mul_op_5[27].CLK
CLOCK_50_I => Mul_op_5[28].CLK
CLOCK_50_I => Mul_op_5[29].CLK
CLOCK_50_I => Mul_op_5[30].CLK
CLOCK_50_I => Mul_op_5[31].CLK
CLOCK_50_I => Mul_op_4[0].CLK
CLOCK_50_I => Mul_op_4[1].CLK
CLOCK_50_I => Mul_op_4[2].CLK
CLOCK_50_I => Mul_op_4[3].CLK
CLOCK_50_I => Mul_op_4[4].CLK
CLOCK_50_I => Mul_op_4[5].CLK
CLOCK_50_I => Mul_op_4[6].CLK
CLOCK_50_I => Mul_op_4[7].CLK
CLOCK_50_I => Mul_op_4[8].CLK
CLOCK_50_I => Mul_op_4[9].CLK
CLOCK_50_I => Mul_op_4[10].CLK
CLOCK_50_I => Mul_op_4[11].CLK
CLOCK_50_I => Mul_op_4[12].CLK
CLOCK_50_I => Mul_op_4[13].CLK
CLOCK_50_I => Mul_op_4[14].CLK
CLOCK_50_I => Mul_op_4[15].CLK
CLOCK_50_I => Mul_op_4[16].CLK
CLOCK_50_I => Mul_op_4[17].CLK
CLOCK_50_I => Mul_op_4[18].CLK
CLOCK_50_I => Mul_op_4[19].CLK
CLOCK_50_I => Mul_op_4[20].CLK
CLOCK_50_I => Mul_op_4[21].CLK
CLOCK_50_I => Mul_op_4[22].CLK
CLOCK_50_I => Mul_op_4[23].CLK
CLOCK_50_I => Mul_op_4[24].CLK
CLOCK_50_I => Mul_op_4[25].CLK
CLOCK_50_I => Mul_op_4[26].CLK
CLOCK_50_I => Mul_op_4[27].CLK
CLOCK_50_I => Mul_op_4[28].CLK
CLOCK_50_I => Mul_op_4[29].CLK
CLOCK_50_I => Mul_op_4[30].CLK
CLOCK_50_I => Mul_op_4[31].CLK
CLOCK_50_I => Mul_op_3[0].CLK
CLOCK_50_I => Mul_op_3[1].CLK
CLOCK_50_I => Mul_op_3[2].CLK
CLOCK_50_I => Mul_op_3[3].CLK
CLOCK_50_I => Mul_op_3[4].CLK
CLOCK_50_I => Mul_op_3[5].CLK
CLOCK_50_I => Mul_op_3[6].CLK
CLOCK_50_I => Mul_op_3[7].CLK
CLOCK_50_I => Mul_op_3[8].CLK
CLOCK_50_I => Mul_op_3[9].CLK
CLOCK_50_I => Mul_op_3[10].CLK
CLOCK_50_I => Mul_op_3[11].CLK
CLOCK_50_I => Mul_op_3[12].CLK
CLOCK_50_I => Mul_op_3[13].CLK
CLOCK_50_I => Mul_op_3[14].CLK
CLOCK_50_I => Mul_op_3[15].CLK
CLOCK_50_I => Mul_op_3[16].CLK
CLOCK_50_I => Mul_op_3[17].CLK
CLOCK_50_I => Mul_op_3[18].CLK
CLOCK_50_I => Mul_op_3[19].CLK
CLOCK_50_I => Mul_op_3[20].CLK
CLOCK_50_I => Mul_op_3[21].CLK
CLOCK_50_I => Mul_op_3[22].CLK
CLOCK_50_I => Mul_op_3[23].CLK
CLOCK_50_I => Mul_op_3[24].CLK
CLOCK_50_I => Mul_op_3[25].CLK
CLOCK_50_I => Mul_op_3[26].CLK
CLOCK_50_I => Mul_op_3[27].CLK
CLOCK_50_I => Mul_op_3[28].CLK
CLOCK_50_I => Mul_op_3[29].CLK
CLOCK_50_I => Mul_op_3[30].CLK
CLOCK_50_I => Mul_op_3[31].CLK
CLOCK_50_I => Mul_op_2[0].CLK
CLOCK_50_I => Mul_op_2[1].CLK
CLOCK_50_I => Mul_op_2[2].CLK
CLOCK_50_I => Mul_op_2[3].CLK
CLOCK_50_I => Mul_op_2[4].CLK
CLOCK_50_I => Mul_op_2[5].CLK
CLOCK_50_I => Mul_op_2[6].CLK
CLOCK_50_I => Mul_op_2[7].CLK
CLOCK_50_I => Mul_op_2[8].CLK
CLOCK_50_I => Mul_op_2[9].CLK
CLOCK_50_I => Mul_op_2[10].CLK
CLOCK_50_I => Mul_op_2[11].CLK
CLOCK_50_I => Mul_op_2[12].CLK
CLOCK_50_I => Mul_op_2[13].CLK
CLOCK_50_I => Mul_op_2[14].CLK
CLOCK_50_I => Mul_op_2[15].CLK
CLOCK_50_I => Mul_op_2[16].CLK
CLOCK_50_I => Mul_op_2[17].CLK
CLOCK_50_I => Mul_op_2[18].CLK
CLOCK_50_I => Mul_op_2[19].CLK
CLOCK_50_I => Mul_op_2[20].CLK
CLOCK_50_I => Mul_op_2[21].CLK
CLOCK_50_I => Mul_op_2[22].CLK
CLOCK_50_I => Mul_op_2[23].CLK
CLOCK_50_I => Mul_op_2[24].CLK
CLOCK_50_I => Mul_op_2[25].CLK
CLOCK_50_I => Mul_op_2[26].CLK
CLOCK_50_I => Mul_op_2[27].CLK
CLOCK_50_I => Mul_op_2[28].CLK
CLOCK_50_I => Mul_op_2[29].CLK
CLOCK_50_I => Mul_op_2[30].CLK
CLOCK_50_I => Mul_op_2[31].CLK
CLOCK_50_I => Mul_op_1[0].CLK
CLOCK_50_I => Mul_op_1[1].CLK
CLOCK_50_I => Mul_op_1[2].CLK
CLOCK_50_I => Mul_op_1[3].CLK
CLOCK_50_I => Mul_op_1[4].CLK
CLOCK_50_I => Mul_op_1[5].CLK
CLOCK_50_I => Mul_op_1[6].CLK
CLOCK_50_I => Mul_op_1[7].CLK
CLOCK_50_I => Mul_op_1[8].CLK
CLOCK_50_I => Mul_op_1[9].CLK
CLOCK_50_I => Mul_op_1[10].CLK
CLOCK_50_I => Mul_op_1[11].CLK
CLOCK_50_I => Mul_op_1[12].CLK
CLOCK_50_I => Mul_op_1[13].CLK
CLOCK_50_I => Mul_op_1[14].CLK
CLOCK_50_I => Mul_op_1[15].CLK
CLOCK_50_I => Mul_op_1[16].CLK
CLOCK_50_I => Mul_op_1[17].CLK
CLOCK_50_I => Mul_op_1[18].CLK
CLOCK_50_I => Mul_op_1[19].CLK
CLOCK_50_I => Mul_op_1[20].CLK
CLOCK_50_I => Mul_op_1[21].CLK
CLOCK_50_I => Mul_op_1[22].CLK
CLOCK_50_I => Mul_op_1[23].CLK
CLOCK_50_I => Mul_op_1[24].CLK
CLOCK_50_I => Mul_op_1[25].CLK
CLOCK_50_I => Mul_op_1[26].CLK
CLOCK_50_I => Mul_op_1[27].CLK
CLOCK_50_I => Mul_op_1[28].CLK
CLOCK_50_I => Mul_op_1[29].CLK
CLOCK_50_I => Mul_op_1[30].CLK
CLOCK_50_I => Mul_op_1[31].CLK
CLOCK_50_I => B_3[16].CLK
CLOCK_50_I => B_3[17].CLK
CLOCK_50_I => B_3[18].CLK
CLOCK_50_I => B_3[19].CLK
CLOCK_50_I => B_3[20].CLK
CLOCK_50_I => B_3[21].CLK
CLOCK_50_I => B_3[22].CLK
CLOCK_50_I => B_3[23].CLK
CLOCK_50_I => B_3[24].CLK
CLOCK_50_I => B_3[25].CLK
CLOCK_50_I => B_3[26].CLK
CLOCK_50_I => B_3[27].CLK
CLOCK_50_I => B_3[28].CLK
CLOCK_50_I => B_3[29].CLK
CLOCK_50_I => B_3[30].CLK
CLOCK_50_I => B_3[31].CLK
CLOCK_50_I => B_2[16].CLK
CLOCK_50_I => B_2[17].CLK
CLOCK_50_I => B_2[18].CLK
CLOCK_50_I => B_2[19].CLK
CLOCK_50_I => B_2[20].CLK
CLOCK_50_I => B_2[21].CLK
CLOCK_50_I => B_2[22].CLK
CLOCK_50_I => B_2[23].CLK
CLOCK_50_I => B_2[24].CLK
CLOCK_50_I => B_2[25].CLK
CLOCK_50_I => B_2[26].CLK
CLOCK_50_I => B_2[27].CLK
CLOCK_50_I => B_2[28].CLK
CLOCK_50_I => B_2[29].CLK
CLOCK_50_I => B_2[30].CLK
CLOCK_50_I => B_2[31].CLK
CLOCK_50_I => B_1[16].CLK
CLOCK_50_I => B_1[17].CLK
CLOCK_50_I => B_1[18].CLK
CLOCK_50_I => B_1[19].CLK
CLOCK_50_I => B_1[20].CLK
CLOCK_50_I => B_1[21].CLK
CLOCK_50_I => B_1[22].CLK
CLOCK_50_I => B_1[23].CLK
CLOCK_50_I => B_1[24].CLK
CLOCK_50_I => B_1[25].CLK
CLOCK_50_I => B_1[26].CLK
CLOCK_50_I => B_1[27].CLK
CLOCK_50_I => B_1[28].CLK
CLOCK_50_I => B_1[29].CLK
CLOCK_50_I => B_1[30].CLK
CLOCK_50_I => B_1[31].CLK
CLOCK_50_I => B_0[16].CLK
CLOCK_50_I => B_0[17].CLK
CLOCK_50_I => B_0[18].CLK
CLOCK_50_I => B_0[19].CLK
CLOCK_50_I => B_0[20].CLK
CLOCK_50_I => B_0[21].CLK
CLOCK_50_I => B_0[22].CLK
CLOCK_50_I => B_0[23].CLK
CLOCK_50_I => B_0[24].CLK
CLOCK_50_I => B_0[25].CLK
CLOCK_50_I => B_0[26].CLK
CLOCK_50_I => B_0[27].CLK
CLOCK_50_I => B_0[28].CLK
CLOCK_50_I => B_0[29].CLK
CLOCK_50_I => B_0[30].CLK
CLOCK_50_I => B_0[31].CLK
CLOCK_50_I => G_3[16].CLK
CLOCK_50_I => G_3[17].CLK
CLOCK_50_I => G_3[18].CLK
CLOCK_50_I => G_3[19].CLK
CLOCK_50_I => G_3[20].CLK
CLOCK_50_I => G_3[21].CLK
CLOCK_50_I => G_3[22].CLK
CLOCK_50_I => G_3[23].CLK
CLOCK_50_I => G_3[24].CLK
CLOCK_50_I => G_3[25].CLK
CLOCK_50_I => G_3[26].CLK
CLOCK_50_I => G_3[27].CLK
CLOCK_50_I => G_3[28].CLK
CLOCK_50_I => G_3[29].CLK
CLOCK_50_I => G_3[30].CLK
CLOCK_50_I => G_3[31].CLK
CLOCK_50_I => G_2[16].CLK
CLOCK_50_I => G_2[17].CLK
CLOCK_50_I => G_2[18].CLK
CLOCK_50_I => G_2[19].CLK
CLOCK_50_I => G_2[20].CLK
CLOCK_50_I => G_2[21].CLK
CLOCK_50_I => G_2[22].CLK
CLOCK_50_I => G_2[23].CLK
CLOCK_50_I => G_2[24].CLK
CLOCK_50_I => G_2[25].CLK
CLOCK_50_I => G_2[26].CLK
CLOCK_50_I => G_2[27].CLK
CLOCK_50_I => G_2[28].CLK
CLOCK_50_I => G_2[29].CLK
CLOCK_50_I => G_2[30].CLK
CLOCK_50_I => G_2[31].CLK
CLOCK_50_I => G_1[16].CLK
CLOCK_50_I => G_1[17].CLK
CLOCK_50_I => G_1[18].CLK
CLOCK_50_I => G_1[19].CLK
CLOCK_50_I => G_1[20].CLK
CLOCK_50_I => G_1[21].CLK
CLOCK_50_I => G_1[22].CLK
CLOCK_50_I => G_1[23].CLK
CLOCK_50_I => G_1[24].CLK
CLOCK_50_I => G_1[25].CLK
CLOCK_50_I => G_1[26].CLK
CLOCK_50_I => G_1[27].CLK
CLOCK_50_I => G_1[28].CLK
CLOCK_50_I => G_1[29].CLK
CLOCK_50_I => G_1[30].CLK
CLOCK_50_I => G_1[31].CLK
CLOCK_50_I => G_0[16].CLK
CLOCK_50_I => G_0[17].CLK
CLOCK_50_I => G_0[18].CLK
CLOCK_50_I => G_0[19].CLK
CLOCK_50_I => G_0[20].CLK
CLOCK_50_I => G_0[21].CLK
CLOCK_50_I => G_0[22].CLK
CLOCK_50_I => G_0[23].CLK
CLOCK_50_I => G_0[24].CLK
CLOCK_50_I => G_0[25].CLK
CLOCK_50_I => G_0[26].CLK
CLOCK_50_I => G_0[27].CLK
CLOCK_50_I => G_0[28].CLK
CLOCK_50_I => G_0[29].CLK
CLOCK_50_I => G_0[30].CLK
CLOCK_50_I => G_0[31].CLK
CLOCK_50_I => R_3[16].CLK
CLOCK_50_I => R_3[17].CLK
CLOCK_50_I => R_3[18].CLK
CLOCK_50_I => R_3[19].CLK
CLOCK_50_I => R_3[20].CLK
CLOCK_50_I => R_3[21].CLK
CLOCK_50_I => R_3[22].CLK
CLOCK_50_I => R_3[23].CLK
CLOCK_50_I => R_3[24].CLK
CLOCK_50_I => R_3[25].CLK
CLOCK_50_I => R_3[26].CLK
CLOCK_50_I => R_3[27].CLK
CLOCK_50_I => R_3[28].CLK
CLOCK_50_I => R_3[29].CLK
CLOCK_50_I => R_3[30].CLK
CLOCK_50_I => R_3[31].CLK
CLOCK_50_I => R_2[16].CLK
CLOCK_50_I => R_2[17].CLK
CLOCK_50_I => R_2[18].CLK
CLOCK_50_I => R_2[19].CLK
CLOCK_50_I => R_2[20].CLK
CLOCK_50_I => R_2[21].CLK
CLOCK_50_I => R_2[22].CLK
CLOCK_50_I => R_2[23].CLK
CLOCK_50_I => R_2[24].CLK
CLOCK_50_I => R_2[25].CLK
CLOCK_50_I => R_2[26].CLK
CLOCK_50_I => R_2[27].CLK
CLOCK_50_I => R_2[28].CLK
CLOCK_50_I => R_2[29].CLK
CLOCK_50_I => R_2[30].CLK
CLOCK_50_I => R_2[31].CLK
CLOCK_50_I => R_1[16].CLK
CLOCK_50_I => R_1[17].CLK
CLOCK_50_I => R_1[18].CLK
CLOCK_50_I => R_1[19].CLK
CLOCK_50_I => R_1[20].CLK
CLOCK_50_I => R_1[21].CLK
CLOCK_50_I => R_1[22].CLK
CLOCK_50_I => R_1[23].CLK
CLOCK_50_I => R_1[24].CLK
CLOCK_50_I => R_1[25].CLK
CLOCK_50_I => R_1[26].CLK
CLOCK_50_I => R_1[27].CLK
CLOCK_50_I => R_1[28].CLK
CLOCK_50_I => R_1[29].CLK
CLOCK_50_I => R_1[30].CLK
CLOCK_50_I => R_1[31].CLK
CLOCK_50_I => R_0[16].CLK
CLOCK_50_I => R_0[17].CLK
CLOCK_50_I => R_0[18].CLK
CLOCK_50_I => R_0[19].CLK
CLOCK_50_I => R_0[20].CLK
CLOCK_50_I => R_0[21].CLK
CLOCK_50_I => R_0[22].CLK
CLOCK_50_I => R_0[23].CLK
CLOCK_50_I => R_0[24].CLK
CLOCK_50_I => R_0[25].CLK
CLOCK_50_I => R_0[26].CLK
CLOCK_50_I => R_0[27].CLK
CLOCK_50_I => R_0[28].CLK
CLOCK_50_I => R_0[29].CLK
CLOCK_50_I => R_0[30].CLK
CLOCK_50_I => R_0[31].CLK
CLOCK_50_I => US_Y_buf_6[0].CLK
CLOCK_50_I => US_Y_buf_6[1].CLK
CLOCK_50_I => US_Y_buf_6[2].CLK
CLOCK_50_I => US_Y_buf_6[3].CLK
CLOCK_50_I => US_Y_buf_6[4].CLK
CLOCK_50_I => US_Y_buf_6[5].CLK
CLOCK_50_I => US_Y_buf_6[6].CLK
CLOCK_50_I => US_Y_buf_6[7].CLK
CLOCK_50_I => US_Y_buf_6[8].CLK
CLOCK_50_I => US_Y_buf_6[9].CLK
CLOCK_50_I => US_Y_buf_6[10].CLK
CLOCK_50_I => US_Y_buf_6[11].CLK
CLOCK_50_I => US_Y_buf_6[12].CLK
CLOCK_50_I => US_Y_buf_6[13].CLK
CLOCK_50_I => US_Y_buf_6[14].CLK
CLOCK_50_I => US_Y_buf_6[15].CLK
CLOCK_50_I => US_Y_buf_6[16].CLK
CLOCK_50_I => US_Y_buf_6[17].CLK
CLOCK_50_I => US_Y_buf_6[18].CLK
CLOCK_50_I => US_Y_buf_6[19].CLK
CLOCK_50_I => US_Y_buf_6[20].CLK
CLOCK_50_I => US_Y_buf_6[21].CLK
CLOCK_50_I => US_Y_buf_6[22].CLK
CLOCK_50_I => US_Y_buf_6[23].CLK
CLOCK_50_I => US_Y_buf_6[24].CLK
CLOCK_50_I => US_Y_buf_6[25].CLK
CLOCK_50_I => US_Y_buf_6[26].CLK
CLOCK_50_I => US_Y_buf_6[27].CLK
CLOCK_50_I => US_Y_buf_6[28].CLK
CLOCK_50_I => US_Y_buf_6[29].CLK
CLOCK_50_I => US_Y_buf_6[30].CLK
CLOCK_50_I => US_Y_buf_6[31].CLK
CLOCK_50_I => US_Y_buf_5[0].CLK
CLOCK_50_I => US_Y_buf_5[1].CLK
CLOCK_50_I => US_Y_buf_5[2].CLK
CLOCK_50_I => US_Y_buf_5[3].CLK
CLOCK_50_I => US_Y_buf_5[4].CLK
CLOCK_50_I => US_Y_buf_5[5].CLK
CLOCK_50_I => US_Y_buf_5[6].CLK
CLOCK_50_I => US_Y_buf_5[7].CLK
CLOCK_50_I => US_Y_buf_5[8].CLK
CLOCK_50_I => US_Y_buf_5[9].CLK
CLOCK_50_I => US_Y_buf_5[10].CLK
CLOCK_50_I => US_Y_buf_5[11].CLK
CLOCK_50_I => US_Y_buf_5[12].CLK
CLOCK_50_I => US_Y_buf_5[13].CLK
CLOCK_50_I => US_Y_buf_5[14].CLK
CLOCK_50_I => US_Y_buf_5[15].CLK
CLOCK_50_I => US_Y_buf_5[16].CLK
CLOCK_50_I => US_Y_buf_5[17].CLK
CLOCK_50_I => US_Y_buf_5[18].CLK
CLOCK_50_I => US_Y_buf_5[19].CLK
CLOCK_50_I => US_Y_buf_5[20].CLK
CLOCK_50_I => US_Y_buf_5[21].CLK
CLOCK_50_I => US_Y_buf_5[22].CLK
CLOCK_50_I => US_Y_buf_5[23].CLK
CLOCK_50_I => US_Y_buf_5[24].CLK
CLOCK_50_I => US_Y_buf_5[25].CLK
CLOCK_50_I => US_Y_buf_5[26].CLK
CLOCK_50_I => US_Y_buf_5[27].CLK
CLOCK_50_I => US_Y_buf_5[28].CLK
CLOCK_50_I => US_Y_buf_5[29].CLK
CLOCK_50_I => US_Y_buf_5[30].CLK
CLOCK_50_I => US_Y_buf_5[31].CLK
CLOCK_50_I => US_Y_buf_4[0].CLK
CLOCK_50_I => US_Y_buf_4[1].CLK
CLOCK_50_I => US_Y_buf_4[2].CLK
CLOCK_50_I => US_Y_buf_4[3].CLK
CLOCK_50_I => US_Y_buf_4[4].CLK
CLOCK_50_I => US_Y_buf_4[5].CLK
CLOCK_50_I => US_Y_buf_4[6].CLK
CLOCK_50_I => US_Y_buf_4[7].CLK
CLOCK_50_I => US_Y_buf_4[8].CLK
CLOCK_50_I => US_Y_buf_4[9].CLK
CLOCK_50_I => US_Y_buf_4[10].CLK
CLOCK_50_I => US_Y_buf_4[11].CLK
CLOCK_50_I => US_Y_buf_4[12].CLK
CLOCK_50_I => US_Y_buf_4[13].CLK
CLOCK_50_I => US_Y_buf_4[14].CLK
CLOCK_50_I => US_Y_buf_4[15].CLK
CLOCK_50_I => US_Y_buf_4[16].CLK
CLOCK_50_I => US_Y_buf_4[17].CLK
CLOCK_50_I => US_Y_buf_4[18].CLK
CLOCK_50_I => US_Y_buf_4[19].CLK
CLOCK_50_I => US_Y_buf_4[20].CLK
CLOCK_50_I => US_Y_buf_4[21].CLK
CLOCK_50_I => US_Y_buf_4[22].CLK
CLOCK_50_I => US_Y_buf_4[23].CLK
CLOCK_50_I => US_Y_buf_4[24].CLK
CLOCK_50_I => US_Y_buf_4[25].CLK
CLOCK_50_I => US_Y_buf_4[26].CLK
CLOCK_50_I => US_Y_buf_4[27].CLK
CLOCK_50_I => US_Y_buf_4[28].CLK
CLOCK_50_I => US_Y_buf_4[29].CLK
CLOCK_50_I => US_Y_buf_4[30].CLK
CLOCK_50_I => US_Y_buf_4[31].CLK
CLOCK_50_I => US_Y_buf_3[0].CLK
CLOCK_50_I => US_Y_buf_3[1].CLK
CLOCK_50_I => US_Y_buf_3[2].CLK
CLOCK_50_I => US_Y_buf_3[3].CLK
CLOCK_50_I => US_Y_buf_3[4].CLK
CLOCK_50_I => US_Y_buf_3[5].CLK
CLOCK_50_I => US_Y_buf_3[6].CLK
CLOCK_50_I => US_Y_buf_3[7].CLK
CLOCK_50_I => US_Y_buf_3[8].CLK
CLOCK_50_I => US_Y_buf_3[9].CLK
CLOCK_50_I => US_Y_buf_3[10].CLK
CLOCK_50_I => US_Y_buf_3[11].CLK
CLOCK_50_I => US_Y_buf_3[12].CLK
CLOCK_50_I => US_Y_buf_3[13].CLK
CLOCK_50_I => US_Y_buf_3[14].CLK
CLOCK_50_I => US_Y_buf_3[15].CLK
CLOCK_50_I => US_Y_buf_3[16].CLK
CLOCK_50_I => US_Y_buf_3[17].CLK
CLOCK_50_I => US_Y_buf_3[18].CLK
CLOCK_50_I => US_Y_buf_3[19].CLK
CLOCK_50_I => US_Y_buf_3[20].CLK
CLOCK_50_I => US_Y_buf_3[21].CLK
CLOCK_50_I => US_Y_buf_3[22].CLK
CLOCK_50_I => US_Y_buf_3[23].CLK
CLOCK_50_I => US_Y_buf_3[24].CLK
CLOCK_50_I => US_Y_buf_3[25].CLK
CLOCK_50_I => US_Y_buf_3[26].CLK
CLOCK_50_I => US_Y_buf_3[27].CLK
CLOCK_50_I => US_Y_buf_3[28].CLK
CLOCK_50_I => US_Y_buf_3[29].CLK
CLOCK_50_I => US_Y_buf_3[30].CLK
CLOCK_50_I => US_Y_buf_3[31].CLK
CLOCK_50_I => US_Y_buf_2[0].CLK
CLOCK_50_I => US_Y_buf_2[1].CLK
CLOCK_50_I => US_Y_buf_2[2].CLK
CLOCK_50_I => US_Y_buf_2[3].CLK
CLOCK_50_I => US_Y_buf_2[4].CLK
CLOCK_50_I => US_Y_buf_2[5].CLK
CLOCK_50_I => US_Y_buf_2[6].CLK
CLOCK_50_I => US_Y_buf_2[7].CLK
CLOCK_50_I => US_Y_buf_2[8].CLK
CLOCK_50_I => US_Y_buf_2[9].CLK
CLOCK_50_I => US_Y_buf_2[10].CLK
CLOCK_50_I => US_Y_buf_2[11].CLK
CLOCK_50_I => US_Y_buf_2[12].CLK
CLOCK_50_I => US_Y_buf_2[13].CLK
CLOCK_50_I => US_Y_buf_2[14].CLK
CLOCK_50_I => US_Y_buf_2[15].CLK
CLOCK_50_I => US_Y_buf_2[16].CLK
CLOCK_50_I => US_Y_buf_2[17].CLK
CLOCK_50_I => US_Y_buf_2[18].CLK
CLOCK_50_I => US_Y_buf_2[19].CLK
CLOCK_50_I => US_Y_buf_2[20].CLK
CLOCK_50_I => US_Y_buf_2[21].CLK
CLOCK_50_I => US_Y_buf_2[22].CLK
CLOCK_50_I => US_Y_buf_2[23].CLK
CLOCK_50_I => US_Y_buf_2[24].CLK
CLOCK_50_I => US_Y_buf_2[25].CLK
CLOCK_50_I => US_Y_buf_2[26].CLK
CLOCK_50_I => US_Y_buf_2[27].CLK
CLOCK_50_I => US_Y_buf_2[28].CLK
CLOCK_50_I => US_Y_buf_2[29].CLK
CLOCK_50_I => US_Y_buf_2[30].CLK
CLOCK_50_I => US_Y_buf_2[31].CLK
CLOCK_50_I => US_Y_buf_1[0].CLK
CLOCK_50_I => US_Y_buf_1[1].CLK
CLOCK_50_I => US_Y_buf_1[2].CLK
CLOCK_50_I => US_Y_buf_1[3].CLK
CLOCK_50_I => US_Y_buf_1[4].CLK
CLOCK_50_I => US_Y_buf_1[5].CLK
CLOCK_50_I => US_Y_buf_1[6].CLK
CLOCK_50_I => US_Y_buf_1[7].CLK
CLOCK_50_I => US_Y_buf_1[8].CLK
CLOCK_50_I => US_Y_buf_1[9].CLK
CLOCK_50_I => US_Y_buf_1[10].CLK
CLOCK_50_I => US_Y_buf_1[11].CLK
CLOCK_50_I => US_Y_buf_1[12].CLK
CLOCK_50_I => US_Y_buf_1[13].CLK
CLOCK_50_I => US_Y_buf_1[14].CLK
CLOCK_50_I => US_Y_buf_1[15].CLK
CLOCK_50_I => US_Y_buf_1[16].CLK
CLOCK_50_I => US_Y_buf_1[17].CLK
CLOCK_50_I => US_Y_buf_1[18].CLK
CLOCK_50_I => US_Y_buf_1[19].CLK
CLOCK_50_I => US_Y_buf_1[20].CLK
CLOCK_50_I => US_Y_buf_1[21].CLK
CLOCK_50_I => US_Y_buf_1[22].CLK
CLOCK_50_I => US_Y_buf_1[23].CLK
CLOCK_50_I => US_Y_buf_1[24].CLK
CLOCK_50_I => US_Y_buf_1[25].CLK
CLOCK_50_I => US_Y_buf_1[26].CLK
CLOCK_50_I => US_Y_buf_1[27].CLK
CLOCK_50_I => US_Y_buf_1[28].CLK
CLOCK_50_I => US_Y_buf_1[29].CLK
CLOCK_50_I => US_Y_buf_1[30].CLK
CLOCK_50_I => US_Y_buf_1[31].CLK
CLOCK_50_I => Vprime_even[0].CLK
CLOCK_50_I => Vprime_even[1].CLK
CLOCK_50_I => Vprime_even[2].CLK
CLOCK_50_I => Vprime_even[3].CLK
CLOCK_50_I => Vprime_even[4].CLK
CLOCK_50_I => Vprime_even[5].CLK
CLOCK_50_I => Vprime_even[6].CLK
CLOCK_50_I => Vprime_even[7].CLK
CLOCK_50_I => Vprime_even[8].CLK
CLOCK_50_I => Vprime_even[9].CLK
CLOCK_50_I => Vprime_even[10].CLK
CLOCK_50_I => Vprime_even[11].CLK
CLOCK_50_I => Vprime_even[12].CLK
CLOCK_50_I => Vprime_even[13].CLK
CLOCK_50_I => Vprime_even[14].CLK
CLOCK_50_I => Vprime_even[15].CLK
CLOCK_50_I => Vprime_even[16].CLK
CLOCK_50_I => Vprime_even[17].CLK
CLOCK_50_I => Vprime_even[18].CLK
CLOCK_50_I => Vprime_even[19].CLK
CLOCK_50_I => Vprime_even[20].CLK
CLOCK_50_I => Vprime_even[21].CLK
CLOCK_50_I => Vprime_even[22].CLK
CLOCK_50_I => Vprime_even[23].CLK
CLOCK_50_I => Vprime_even[24].CLK
CLOCK_50_I => Vprime_even[25].CLK
CLOCK_50_I => Vprime_even[26].CLK
CLOCK_50_I => Vprime_even[27].CLK
CLOCK_50_I => Vprime_even[28].CLK
CLOCK_50_I => Vprime_even[29].CLK
CLOCK_50_I => Vprime_even[30].CLK
CLOCK_50_I => Vprime_even[31].CLK
CLOCK_50_I => Vprime_odd[0].CLK
CLOCK_50_I => Vprime_odd[1].CLK
CLOCK_50_I => Vprime_odd[2].CLK
CLOCK_50_I => Vprime_odd[3].CLK
CLOCK_50_I => Vprime_odd[4].CLK
CLOCK_50_I => Vprime_odd[5].CLK
CLOCK_50_I => Vprime_odd[6].CLK
CLOCK_50_I => Vprime_odd[7].CLK
CLOCK_50_I => Vprime_odd[8].CLK
CLOCK_50_I => Vprime_odd[9].CLK
CLOCK_50_I => Vprime_odd[10].CLK
CLOCK_50_I => Vprime_odd[11].CLK
CLOCK_50_I => Vprime_odd[12].CLK
CLOCK_50_I => Vprime_odd[13].CLK
CLOCK_50_I => Vprime_odd[14].CLK
CLOCK_50_I => Vprime_odd[15].CLK
CLOCK_50_I => Vprime_odd[16].CLK
CLOCK_50_I => Vprime_odd[17].CLK
CLOCK_50_I => Vprime_odd[18].CLK
CLOCK_50_I => Vprime_odd[19].CLK
CLOCK_50_I => Vprime_odd[20].CLK
CLOCK_50_I => Vprime_odd[21].CLK
CLOCK_50_I => Vprime_odd[22].CLK
CLOCK_50_I => Vprime_odd[23].CLK
CLOCK_50_I => Vprime_odd[24].CLK
CLOCK_50_I => Vprime_odd[25].CLK
CLOCK_50_I => Vprime_odd[26].CLK
CLOCK_50_I => Vprime_odd[27].CLK
CLOCK_50_I => Vprime_odd[28].CLK
CLOCK_50_I => Vprime_odd[29].CLK
CLOCK_50_I => Vprime_odd[30].CLK
CLOCK_50_I => Vprime_odd[31].CLK
CLOCK_50_I => Uprime_even[0].CLK
CLOCK_50_I => Uprime_even[1].CLK
CLOCK_50_I => Uprime_even[2].CLK
CLOCK_50_I => Uprime_even[3].CLK
CLOCK_50_I => Uprime_even[4].CLK
CLOCK_50_I => Uprime_even[5].CLK
CLOCK_50_I => Uprime_even[6].CLK
CLOCK_50_I => Uprime_even[7].CLK
CLOCK_50_I => Uprime_even[8].CLK
CLOCK_50_I => Uprime_even[9].CLK
CLOCK_50_I => Uprime_even[10].CLK
CLOCK_50_I => Uprime_even[11].CLK
CLOCK_50_I => Uprime_even[12].CLK
CLOCK_50_I => Uprime_even[13].CLK
CLOCK_50_I => Uprime_even[14].CLK
CLOCK_50_I => Uprime_even[15].CLK
CLOCK_50_I => Uprime_even[16].CLK
CLOCK_50_I => Uprime_even[17].CLK
CLOCK_50_I => Uprime_even[18].CLK
CLOCK_50_I => Uprime_even[19].CLK
CLOCK_50_I => Uprime_even[20].CLK
CLOCK_50_I => Uprime_even[21].CLK
CLOCK_50_I => Uprime_even[22].CLK
CLOCK_50_I => Uprime_even[23].CLK
CLOCK_50_I => Uprime_even[24].CLK
CLOCK_50_I => Uprime_even[25].CLK
CLOCK_50_I => Uprime_even[26].CLK
CLOCK_50_I => Uprime_even[27].CLK
CLOCK_50_I => Uprime_even[28].CLK
CLOCK_50_I => Uprime_even[29].CLK
CLOCK_50_I => Uprime_even[30].CLK
CLOCK_50_I => Uprime_even[31].CLK
CLOCK_50_I => Uprime_odd[0].CLK
CLOCK_50_I => Uprime_odd[1].CLK
CLOCK_50_I => Uprime_odd[2].CLK
CLOCK_50_I => Uprime_odd[3].CLK
CLOCK_50_I => Uprime_odd[4].CLK
CLOCK_50_I => Uprime_odd[5].CLK
CLOCK_50_I => Uprime_odd[6].CLK
CLOCK_50_I => Uprime_odd[7].CLK
CLOCK_50_I => Uprime_odd[8].CLK
CLOCK_50_I => Uprime_odd[9].CLK
CLOCK_50_I => Uprime_odd[10].CLK
CLOCK_50_I => Uprime_odd[11].CLK
CLOCK_50_I => Uprime_odd[12].CLK
CLOCK_50_I => Uprime_odd[13].CLK
CLOCK_50_I => Uprime_odd[14].CLK
CLOCK_50_I => Uprime_odd[15].CLK
CLOCK_50_I => Uprime_odd[16].CLK
CLOCK_50_I => Uprime_odd[17].CLK
CLOCK_50_I => Uprime_odd[18].CLK
CLOCK_50_I => Uprime_odd[19].CLK
CLOCK_50_I => Uprime_odd[20].CLK
CLOCK_50_I => Uprime_odd[21].CLK
CLOCK_50_I => Uprime_odd[22].CLK
CLOCK_50_I => Uprime_odd[23].CLK
CLOCK_50_I => Uprime_odd[24].CLK
CLOCK_50_I => Uprime_odd[25].CLK
CLOCK_50_I => Uprime_odd[26].CLK
CLOCK_50_I => Uprime_odd[27].CLK
CLOCK_50_I => Uprime_odd[28].CLK
CLOCK_50_I => Uprime_odd[29].CLK
CLOCK_50_I => Uprime_odd[30].CLK
CLOCK_50_I => Uprime_odd[31].CLK
CLOCK_50_I => Y_reg[0][0].CLK
CLOCK_50_I => Y_reg[0][1].CLK
CLOCK_50_I => Y_reg[0][2].CLK
CLOCK_50_I => Y_reg[0][3].CLK
CLOCK_50_I => Y_reg[0][4].CLK
CLOCK_50_I => Y_reg[0][5].CLK
CLOCK_50_I => Y_reg[0][6].CLK
CLOCK_50_I => Y_reg[0][7].CLK
CLOCK_50_I => Y_reg[1][0].CLK
CLOCK_50_I => Y_reg[1][1].CLK
CLOCK_50_I => Y_reg[1][2].CLK
CLOCK_50_I => Y_reg[1][3].CLK
CLOCK_50_I => Y_reg[1][4].CLK
CLOCK_50_I => Y_reg[1][5].CLK
CLOCK_50_I => Y_reg[1][6].CLK
CLOCK_50_I => Y_reg[1][7].CLK
CLOCK_50_I => Y_reg[2][0].CLK
CLOCK_50_I => Y_reg[2][1].CLK
CLOCK_50_I => Y_reg[2][2].CLK
CLOCK_50_I => Y_reg[2][3].CLK
CLOCK_50_I => Y_reg[2][4].CLK
CLOCK_50_I => Y_reg[2][5].CLK
CLOCK_50_I => Y_reg[2][6].CLK
CLOCK_50_I => Y_reg[2][7].CLK
CLOCK_50_I => Y_reg[3][0].CLK
CLOCK_50_I => Y_reg[3][1].CLK
CLOCK_50_I => Y_reg[3][2].CLK
CLOCK_50_I => Y_reg[3][3].CLK
CLOCK_50_I => Y_reg[3][4].CLK
CLOCK_50_I => Y_reg[3][5].CLK
CLOCK_50_I => Y_reg[3][6].CLK
CLOCK_50_I => Y_reg[3][7].CLK
CLOCK_50_I => Y_reg[4][0].CLK
CLOCK_50_I => Y_reg[4][1].CLK
CLOCK_50_I => Y_reg[4][2].CLK
CLOCK_50_I => Y_reg[4][3].CLK
CLOCK_50_I => Y_reg[4][4].CLK
CLOCK_50_I => Y_reg[4][5].CLK
CLOCK_50_I => Y_reg[4][6].CLK
CLOCK_50_I => Y_reg[4][7].CLK
CLOCK_50_I => Y_reg[5][0].CLK
CLOCK_50_I => Y_reg[5][1].CLK
CLOCK_50_I => Y_reg[5][2].CLK
CLOCK_50_I => Y_reg[5][3].CLK
CLOCK_50_I => Y_reg[5][4].CLK
CLOCK_50_I => Y_reg[5][5].CLK
CLOCK_50_I => Y_reg[5][6].CLK
CLOCK_50_I => Y_reg[5][7].CLK
CLOCK_50_I => V_buf[0].CLK
CLOCK_50_I => V_buf[1].CLK
CLOCK_50_I => V_buf[2].CLK
CLOCK_50_I => V_buf[3].CLK
CLOCK_50_I => V_buf[4].CLK
CLOCK_50_I => V_buf[5].CLK
CLOCK_50_I => V_buf[6].CLK
CLOCK_50_I => V_buf[7].CLK
CLOCK_50_I => V_shift_reg[0][0].CLK
CLOCK_50_I => V_shift_reg[0][1].CLK
CLOCK_50_I => V_shift_reg[0][2].CLK
CLOCK_50_I => V_shift_reg[0][3].CLK
CLOCK_50_I => V_shift_reg[0][4].CLK
CLOCK_50_I => V_shift_reg[0][5].CLK
CLOCK_50_I => V_shift_reg[0][6].CLK
CLOCK_50_I => V_shift_reg[0][7].CLK
CLOCK_50_I => V_shift_reg[1][0].CLK
CLOCK_50_I => V_shift_reg[1][1].CLK
CLOCK_50_I => V_shift_reg[1][2].CLK
CLOCK_50_I => V_shift_reg[1][3].CLK
CLOCK_50_I => V_shift_reg[1][4].CLK
CLOCK_50_I => V_shift_reg[1][5].CLK
CLOCK_50_I => V_shift_reg[1][6].CLK
CLOCK_50_I => V_shift_reg[1][7].CLK
CLOCK_50_I => V_shift_reg[2][0].CLK
CLOCK_50_I => V_shift_reg[2][1].CLK
CLOCK_50_I => V_shift_reg[2][2].CLK
CLOCK_50_I => V_shift_reg[2][3].CLK
CLOCK_50_I => V_shift_reg[2][4].CLK
CLOCK_50_I => V_shift_reg[2][5].CLK
CLOCK_50_I => V_shift_reg[2][6].CLK
CLOCK_50_I => V_shift_reg[2][7].CLK
CLOCK_50_I => V_shift_reg[3][0].CLK
CLOCK_50_I => V_shift_reg[3][1].CLK
CLOCK_50_I => V_shift_reg[3][2].CLK
CLOCK_50_I => V_shift_reg[3][3].CLK
CLOCK_50_I => V_shift_reg[3][4].CLK
CLOCK_50_I => V_shift_reg[3][5].CLK
CLOCK_50_I => V_shift_reg[3][6].CLK
CLOCK_50_I => V_shift_reg[3][7].CLK
CLOCK_50_I => V_shift_reg[4][0].CLK
CLOCK_50_I => V_shift_reg[4][1].CLK
CLOCK_50_I => V_shift_reg[4][2].CLK
CLOCK_50_I => V_shift_reg[4][3].CLK
CLOCK_50_I => V_shift_reg[4][4].CLK
CLOCK_50_I => V_shift_reg[4][5].CLK
CLOCK_50_I => V_shift_reg[4][6].CLK
CLOCK_50_I => V_shift_reg[4][7].CLK
CLOCK_50_I => V_shift_reg[5][0].CLK
CLOCK_50_I => V_shift_reg[5][1].CLK
CLOCK_50_I => V_shift_reg[5][2].CLK
CLOCK_50_I => V_shift_reg[5][3].CLK
CLOCK_50_I => V_shift_reg[5][4].CLK
CLOCK_50_I => V_shift_reg[5][5].CLK
CLOCK_50_I => V_shift_reg[5][6].CLK
CLOCK_50_I => V_shift_reg[5][7].CLK
CLOCK_50_I => U_buf[0].CLK
CLOCK_50_I => U_buf[1].CLK
CLOCK_50_I => U_buf[2].CLK
CLOCK_50_I => U_buf[3].CLK
CLOCK_50_I => U_buf[4].CLK
CLOCK_50_I => U_buf[5].CLK
CLOCK_50_I => U_buf[6].CLK
CLOCK_50_I => U_buf[7].CLK
CLOCK_50_I => U_shift_reg[0][0].CLK
CLOCK_50_I => U_shift_reg[0][1].CLK
CLOCK_50_I => U_shift_reg[0][2].CLK
CLOCK_50_I => U_shift_reg[0][3].CLK
CLOCK_50_I => U_shift_reg[0][4].CLK
CLOCK_50_I => U_shift_reg[0][5].CLK
CLOCK_50_I => U_shift_reg[0][6].CLK
CLOCK_50_I => U_shift_reg[0][7].CLK
CLOCK_50_I => U_shift_reg[1][0].CLK
CLOCK_50_I => U_shift_reg[1][1].CLK
CLOCK_50_I => U_shift_reg[1][2].CLK
CLOCK_50_I => U_shift_reg[1][3].CLK
CLOCK_50_I => U_shift_reg[1][4].CLK
CLOCK_50_I => U_shift_reg[1][5].CLK
CLOCK_50_I => U_shift_reg[1][6].CLK
CLOCK_50_I => U_shift_reg[1][7].CLK
CLOCK_50_I => U_shift_reg[2][0].CLK
CLOCK_50_I => U_shift_reg[2][1].CLK
CLOCK_50_I => U_shift_reg[2][2].CLK
CLOCK_50_I => U_shift_reg[2][3].CLK
CLOCK_50_I => U_shift_reg[2][4].CLK
CLOCK_50_I => U_shift_reg[2][5].CLK
CLOCK_50_I => U_shift_reg[2][6].CLK
CLOCK_50_I => U_shift_reg[2][7].CLK
CLOCK_50_I => U_shift_reg[3][0].CLK
CLOCK_50_I => U_shift_reg[3][1].CLK
CLOCK_50_I => U_shift_reg[3][2].CLK
CLOCK_50_I => U_shift_reg[3][3].CLK
CLOCK_50_I => U_shift_reg[3][4].CLK
CLOCK_50_I => U_shift_reg[3][5].CLK
CLOCK_50_I => U_shift_reg[3][6].CLK
CLOCK_50_I => U_shift_reg[3][7].CLK
CLOCK_50_I => U_shift_reg[4][0].CLK
CLOCK_50_I => U_shift_reg[4][1].CLK
CLOCK_50_I => U_shift_reg[4][2].CLK
CLOCK_50_I => U_shift_reg[4][3].CLK
CLOCK_50_I => U_shift_reg[4][4].CLK
CLOCK_50_I => U_shift_reg[4][5].CLK
CLOCK_50_I => U_shift_reg[4][6].CLK
CLOCK_50_I => U_shift_reg[4][7].CLK
CLOCK_50_I => U_shift_reg[5][0].CLK
CLOCK_50_I => U_shift_reg[5][1].CLK
CLOCK_50_I => U_shift_reg[5][2].CLK
CLOCK_50_I => U_shift_reg[5][3].CLK
CLOCK_50_I => U_shift_reg[5][4].CLK
CLOCK_50_I => U_shift_reg[5][5].CLK
CLOCK_50_I => U_shift_reg[5][6].CLK
CLOCK_50_I => U_shift_reg[5][7].CLK
CLOCK_50_I => LO_counter[0].CLK
CLOCK_50_I => LO_counter[1].CLK
CLOCK_50_I => LO_counter[2].CLK
CLOCK_50_I => LO_counter[3].CLK
CLOCK_50_I => LO_counter[4].CLK
CLOCK_50_I => LO_counter[5].CLK
CLOCK_50_I => LO_counter[6].CLK
CLOCK_50_I => LO_counter[7].CLK
CLOCK_50_I => LO_counter[8].CLK
CLOCK_50_I => LO_counter[9].CLK
CLOCK_50_I => LO_counter[10].CLK
CLOCK_50_I => LO_counter[11].CLK
CLOCK_50_I => LO_counter[12].CLK
CLOCK_50_I => LO_counter[13].CLK
CLOCK_50_I => LO_counter[14].CLK
CLOCK_50_I => LO_counter[15].CLK
CLOCK_50_I => LO_counter[16].CLK
CLOCK_50_I => LO_counter[17].CLK
CLOCK_50_I => RGB_counter[0].CLK
CLOCK_50_I => RGB_counter[1].CLK
CLOCK_50_I => RGB_counter[2].CLK
CLOCK_50_I => RGB_counter[3].CLK
CLOCK_50_I => RGB_counter[4].CLK
CLOCK_50_I => RGB_counter[5].CLK
CLOCK_50_I => RGB_counter[6].CLK
CLOCK_50_I => RGB_counter[7].CLK
CLOCK_50_I => RGB_counter[8].CLK
CLOCK_50_I => RGB_counter[9].CLK
CLOCK_50_I => RGB_counter[10].CLK
CLOCK_50_I => RGB_counter[11].CLK
CLOCK_50_I => RGB_counter[12].CLK
CLOCK_50_I => RGB_counter[13].CLK
CLOCK_50_I => RGB_counter[14].CLK
CLOCK_50_I => RGB_counter[15].CLK
CLOCK_50_I => RGB_counter[16].CLK
CLOCK_50_I => RGB_counter[17].CLK
CLOCK_50_I => UV_counter[0].CLK
CLOCK_50_I => UV_counter[1].CLK
CLOCK_50_I => UV_counter[2].CLK
CLOCK_50_I => UV_counter[3].CLK
CLOCK_50_I => UV_counter[4].CLK
CLOCK_50_I => UV_counter[5].CLK
CLOCK_50_I => UV_counter[6].CLK
CLOCK_50_I => UV_counter[7].CLK
CLOCK_50_I => UV_counter[8].CLK
CLOCK_50_I => UV_counter[9].CLK
CLOCK_50_I => UV_counter[10].CLK
CLOCK_50_I => UV_counter[11].CLK
CLOCK_50_I => UV_counter[12].CLK
CLOCK_50_I => UV_counter[13].CLK
CLOCK_50_I => UV_counter[14].CLK
CLOCK_50_I => UV_counter[15].CLK
CLOCK_50_I => UV_counter[16].CLK
CLOCK_50_I => UV_counter[17].CLK
CLOCK_50_I => Y_counter[0].CLK
CLOCK_50_I => Y_counter[1].CLK
CLOCK_50_I => Y_counter[2].CLK
CLOCK_50_I => Y_counter[3].CLK
CLOCK_50_I => Y_counter[4].CLK
CLOCK_50_I => Y_counter[5].CLK
CLOCK_50_I => Y_counter[6].CLK
CLOCK_50_I => Y_counter[7].CLK
CLOCK_50_I => Y_counter[8].CLK
CLOCK_50_I => Y_counter[9].CLK
CLOCK_50_I => Y_counter[10].CLK
CLOCK_50_I => Y_counter[11].CLK
CLOCK_50_I => Y_counter[12].CLK
CLOCK_50_I => Y_counter[13].CLK
CLOCK_50_I => Y_counter[14].CLK
CLOCK_50_I => Y_counter[15].CLK
CLOCK_50_I => Y_counter[16].CLK
CLOCK_50_I => Y_counter[17].CLK
CLOCK_50_I => SRAM_address[0]~reg0.CLK
CLOCK_50_I => SRAM_address[1]~reg0.CLK
CLOCK_50_I => SRAM_address[2]~reg0.CLK
CLOCK_50_I => SRAM_address[3]~reg0.CLK
CLOCK_50_I => SRAM_address[4]~reg0.CLK
CLOCK_50_I => SRAM_address[5]~reg0.CLK
CLOCK_50_I => SRAM_address[6]~reg0.CLK
CLOCK_50_I => SRAM_address[7]~reg0.CLK
CLOCK_50_I => SRAM_address[8]~reg0.CLK
CLOCK_50_I => SRAM_address[9]~reg0.CLK
CLOCK_50_I => SRAM_address[10]~reg0.CLK
CLOCK_50_I => SRAM_address[11]~reg0.CLK
CLOCK_50_I => SRAM_address[12]~reg0.CLK
CLOCK_50_I => SRAM_address[13]~reg0.CLK
CLOCK_50_I => SRAM_address[14]~reg0.CLK
CLOCK_50_I => SRAM_address[15]~reg0.CLK
CLOCK_50_I => SRAM_address[16]~reg0.CLK
CLOCK_50_I => SRAM_address[17]~reg0.CLK
CLOCK_50_I => SRAM_write_data[0]~reg0.CLK
CLOCK_50_I => SRAM_write_data[1]~reg0.CLK
CLOCK_50_I => SRAM_write_data[2]~reg0.CLK
CLOCK_50_I => SRAM_write_data[3]~reg0.CLK
CLOCK_50_I => SRAM_write_data[4]~reg0.CLK
CLOCK_50_I => SRAM_write_data[5]~reg0.CLK
CLOCK_50_I => SRAM_write_data[6]~reg0.CLK
CLOCK_50_I => SRAM_write_data[7]~reg0.CLK
CLOCK_50_I => SRAM_write_data[8]~reg0.CLK
CLOCK_50_I => SRAM_write_data[9]~reg0.CLK
CLOCK_50_I => SRAM_write_data[10]~reg0.CLK
CLOCK_50_I => SRAM_write_data[11]~reg0.CLK
CLOCK_50_I => SRAM_write_data[12]~reg0.CLK
CLOCK_50_I => SRAM_write_data[13]~reg0.CLK
CLOCK_50_I => SRAM_write_data[14]~reg0.CLK
CLOCK_50_I => SRAM_write_data[15]~reg0.CLK
CLOCK_50_I => SRAM_we_n~reg0.CLK
CLOCK_50_I => M1_state~48.DATAIN
resetn => Mul_op_8[0].ACLR
resetn => Mul_op_8[1].ACLR
resetn => Mul_op_8[2].ACLR
resetn => Mul_op_8[3].ACLR
resetn => Mul_op_8[4].ACLR
resetn => Mul_op_8[5].ACLR
resetn => Mul_op_8[6].ACLR
resetn => Mul_op_8[7].ACLR
resetn => Mul_op_8[8].ACLR
resetn => Mul_op_8[9].ACLR
resetn => Mul_op_8[10].ACLR
resetn => Mul_op_8[11].ACLR
resetn => Mul_op_8[12].ACLR
resetn => Mul_op_8[13].ACLR
resetn => Mul_op_8[14].ACLR
resetn => Mul_op_8[15].ACLR
resetn => Mul_op_8[16].ACLR
resetn => Mul_op_8[17].ACLR
resetn => Mul_op_8[18].ACLR
resetn => Mul_op_8[19].ACLR
resetn => Mul_op_8[20].ACLR
resetn => Mul_op_8[21].ACLR
resetn => Mul_op_8[22].ACLR
resetn => Mul_op_8[23].ACLR
resetn => Mul_op_8[24].ACLR
resetn => Mul_op_8[25].ACLR
resetn => Mul_op_8[26].ACLR
resetn => Mul_op_8[27].ACLR
resetn => Mul_op_8[28].ACLR
resetn => Mul_op_8[29].ACLR
resetn => Mul_op_8[30].ACLR
resetn => Mul_op_8[31].ACLR
resetn => Mul_op_7[0].ACLR
resetn => Mul_op_7[1].ACLR
resetn => Mul_op_7[2].ACLR
resetn => Mul_op_7[3].ACLR
resetn => Mul_op_7[4].ACLR
resetn => Mul_op_7[5].ACLR
resetn => Mul_op_7[6].ACLR
resetn => Mul_op_7[7].ACLR
resetn => Mul_op_7[8].ACLR
resetn => Mul_op_7[9].ACLR
resetn => Mul_op_7[10].ACLR
resetn => Mul_op_7[11].ACLR
resetn => Mul_op_7[12].ACLR
resetn => Mul_op_7[13].ACLR
resetn => Mul_op_7[14].ACLR
resetn => Mul_op_7[15].ACLR
resetn => Mul_op_7[16].ACLR
resetn => Mul_op_7[17].ACLR
resetn => Mul_op_7[18].ACLR
resetn => Mul_op_7[19].ACLR
resetn => Mul_op_7[20].ACLR
resetn => Mul_op_7[21].ACLR
resetn => Mul_op_7[22].ACLR
resetn => Mul_op_7[23].ACLR
resetn => Mul_op_7[24].ACLR
resetn => Mul_op_7[25].ACLR
resetn => Mul_op_7[26].ACLR
resetn => Mul_op_7[27].ACLR
resetn => Mul_op_7[28].ACLR
resetn => Mul_op_7[29].ACLR
resetn => Mul_op_7[30].ACLR
resetn => Mul_op_7[31].ACLR
resetn => Mul_op_6[0].ACLR
resetn => Mul_op_6[1].ACLR
resetn => Mul_op_6[2].ACLR
resetn => Mul_op_6[3].ACLR
resetn => Mul_op_6[4].ACLR
resetn => Mul_op_6[5].ACLR
resetn => Mul_op_6[6].ACLR
resetn => Mul_op_6[7].ACLR
resetn => Mul_op_6[8].ACLR
resetn => Mul_op_6[9].ACLR
resetn => Mul_op_6[10].ACLR
resetn => Mul_op_6[11].ACLR
resetn => Mul_op_6[12].ACLR
resetn => Mul_op_6[13].ACLR
resetn => Mul_op_6[14].ACLR
resetn => Mul_op_6[15].ACLR
resetn => Mul_op_6[16].ACLR
resetn => Mul_op_6[17].ACLR
resetn => Mul_op_6[18].ACLR
resetn => Mul_op_6[19].ACLR
resetn => Mul_op_6[20].ACLR
resetn => Mul_op_6[21].ACLR
resetn => Mul_op_6[22].ACLR
resetn => Mul_op_6[23].ACLR
resetn => Mul_op_6[24].ACLR
resetn => Mul_op_6[25].ACLR
resetn => Mul_op_6[26].ACLR
resetn => Mul_op_6[27].ACLR
resetn => Mul_op_6[28].ACLR
resetn => Mul_op_6[29].ACLR
resetn => Mul_op_6[30].ACLR
resetn => Mul_op_6[31].ACLR
resetn => Mul_op_5[0].ACLR
resetn => Mul_op_5[1].ACLR
resetn => Mul_op_5[2].ACLR
resetn => Mul_op_5[3].ACLR
resetn => Mul_op_5[4].ACLR
resetn => Mul_op_5[5].ACLR
resetn => Mul_op_5[6].ACLR
resetn => Mul_op_5[7].ACLR
resetn => Mul_op_5[8].ACLR
resetn => Mul_op_5[9].ACLR
resetn => Mul_op_5[10].ACLR
resetn => Mul_op_5[11].ACLR
resetn => Mul_op_5[12].ACLR
resetn => Mul_op_5[13].ACLR
resetn => Mul_op_5[14].ACLR
resetn => Mul_op_5[15].ACLR
resetn => Mul_op_5[16].ACLR
resetn => Mul_op_5[17].ACLR
resetn => Mul_op_5[18].ACLR
resetn => Mul_op_5[19].ACLR
resetn => Mul_op_5[20].ACLR
resetn => Mul_op_5[21].ACLR
resetn => Mul_op_5[22].ACLR
resetn => Mul_op_5[23].ACLR
resetn => Mul_op_5[24].ACLR
resetn => Mul_op_5[25].ACLR
resetn => Mul_op_5[26].ACLR
resetn => Mul_op_5[27].ACLR
resetn => Mul_op_5[28].ACLR
resetn => Mul_op_5[29].ACLR
resetn => Mul_op_5[30].ACLR
resetn => Mul_op_5[31].ACLR
resetn => Mul_op_4[0].ACLR
resetn => Mul_op_4[1].ACLR
resetn => Mul_op_4[2].ACLR
resetn => Mul_op_4[3].ACLR
resetn => Mul_op_4[4].ACLR
resetn => Mul_op_4[5].ACLR
resetn => Mul_op_4[6].ACLR
resetn => Mul_op_4[7].ACLR
resetn => Mul_op_4[8].ACLR
resetn => Mul_op_4[9].ACLR
resetn => Mul_op_4[10].ACLR
resetn => Mul_op_4[11].ACLR
resetn => Mul_op_4[12].ACLR
resetn => Mul_op_4[13].ACLR
resetn => Mul_op_4[14].ACLR
resetn => Mul_op_4[15].ACLR
resetn => Mul_op_4[16].ACLR
resetn => Mul_op_4[17].ACLR
resetn => Mul_op_4[18].ACLR
resetn => Mul_op_4[19].ACLR
resetn => Mul_op_4[20].ACLR
resetn => Mul_op_4[21].ACLR
resetn => Mul_op_4[22].ACLR
resetn => Mul_op_4[23].ACLR
resetn => Mul_op_4[24].ACLR
resetn => Mul_op_4[25].ACLR
resetn => Mul_op_4[26].ACLR
resetn => Mul_op_4[27].ACLR
resetn => Mul_op_4[28].ACLR
resetn => Mul_op_4[29].ACLR
resetn => Mul_op_4[30].ACLR
resetn => Mul_op_4[31].ACLR
resetn => Mul_op_3[0].ACLR
resetn => Mul_op_3[1].ACLR
resetn => Mul_op_3[2].ACLR
resetn => Mul_op_3[3].ACLR
resetn => Mul_op_3[4].ACLR
resetn => Mul_op_3[5].ACLR
resetn => Mul_op_3[6].ACLR
resetn => Mul_op_3[7].ACLR
resetn => Mul_op_3[8].ACLR
resetn => Mul_op_3[9].ACLR
resetn => Mul_op_3[10].ACLR
resetn => Mul_op_3[11].ACLR
resetn => Mul_op_3[12].ACLR
resetn => Mul_op_3[13].ACLR
resetn => Mul_op_3[14].ACLR
resetn => Mul_op_3[15].ACLR
resetn => Mul_op_3[16].ACLR
resetn => Mul_op_3[17].ACLR
resetn => Mul_op_3[18].ACLR
resetn => Mul_op_3[19].ACLR
resetn => Mul_op_3[20].ACLR
resetn => Mul_op_3[21].ACLR
resetn => Mul_op_3[22].ACLR
resetn => Mul_op_3[23].ACLR
resetn => Mul_op_3[24].ACLR
resetn => Mul_op_3[25].ACLR
resetn => Mul_op_3[26].ACLR
resetn => Mul_op_3[27].ACLR
resetn => Mul_op_3[28].ACLR
resetn => Mul_op_3[29].ACLR
resetn => Mul_op_3[30].ACLR
resetn => Mul_op_3[31].ACLR
resetn => Mul_op_2[0].ACLR
resetn => Mul_op_2[1].ACLR
resetn => Mul_op_2[2].ACLR
resetn => Mul_op_2[3].ACLR
resetn => Mul_op_2[4].ACLR
resetn => Mul_op_2[5].ACLR
resetn => Mul_op_2[6].ACLR
resetn => Mul_op_2[7].ACLR
resetn => Mul_op_2[8].ACLR
resetn => Mul_op_2[9].ACLR
resetn => Mul_op_2[10].ACLR
resetn => Mul_op_2[11].ACLR
resetn => Mul_op_2[12].ACLR
resetn => Mul_op_2[13].ACLR
resetn => Mul_op_2[14].ACLR
resetn => Mul_op_2[15].ACLR
resetn => Mul_op_2[16].ACLR
resetn => Mul_op_2[17].ACLR
resetn => Mul_op_2[18].ACLR
resetn => Mul_op_2[19].ACLR
resetn => Mul_op_2[20].ACLR
resetn => Mul_op_2[21].ACLR
resetn => Mul_op_2[22].ACLR
resetn => Mul_op_2[23].ACLR
resetn => Mul_op_2[24].ACLR
resetn => Mul_op_2[25].ACLR
resetn => Mul_op_2[26].ACLR
resetn => Mul_op_2[27].ACLR
resetn => Mul_op_2[28].ACLR
resetn => Mul_op_2[29].ACLR
resetn => Mul_op_2[30].ACLR
resetn => Mul_op_2[31].ACLR
resetn => Mul_op_1[0].ACLR
resetn => Mul_op_1[1].ACLR
resetn => Mul_op_1[2].ACLR
resetn => Mul_op_1[3].ACLR
resetn => Mul_op_1[4].ACLR
resetn => Mul_op_1[5].ACLR
resetn => Mul_op_1[6].ACLR
resetn => Mul_op_1[7].ACLR
resetn => Mul_op_1[8].ACLR
resetn => Mul_op_1[9].ACLR
resetn => Mul_op_1[10].ACLR
resetn => Mul_op_1[11].ACLR
resetn => Mul_op_1[12].ACLR
resetn => Mul_op_1[13].ACLR
resetn => Mul_op_1[14].ACLR
resetn => Mul_op_1[15].ACLR
resetn => Mul_op_1[16].ACLR
resetn => Mul_op_1[17].ACLR
resetn => Mul_op_1[18].ACLR
resetn => Mul_op_1[19].ACLR
resetn => Mul_op_1[20].ACLR
resetn => Mul_op_1[21].ACLR
resetn => Mul_op_1[22].ACLR
resetn => Mul_op_1[23].ACLR
resetn => Mul_op_1[24].ACLR
resetn => Mul_op_1[25].ACLR
resetn => Mul_op_1[26].ACLR
resetn => Mul_op_1[27].ACLR
resetn => Mul_op_1[28].ACLR
resetn => Mul_op_1[29].ACLR
resetn => Mul_op_1[30].ACLR
resetn => Mul_op_1[31].ACLR
resetn => B_3[16].ACLR
resetn => B_3[17].ACLR
resetn => B_3[18].ACLR
resetn => B_3[19].ACLR
resetn => B_3[20].ACLR
resetn => B_3[21].ACLR
resetn => B_3[22].ACLR
resetn => B_3[23].ACLR
resetn => B_3[24].ACLR
resetn => B_3[25].ACLR
resetn => B_3[26].ACLR
resetn => B_3[27].ACLR
resetn => B_3[28].ACLR
resetn => B_3[29].ACLR
resetn => B_3[30].ACLR
resetn => B_3[31].ACLR
resetn => B_2[16].ACLR
resetn => B_2[17].ACLR
resetn => B_2[18].ACLR
resetn => B_2[19].ACLR
resetn => B_2[20].ACLR
resetn => B_2[21].ACLR
resetn => B_2[22].ACLR
resetn => B_2[23].ACLR
resetn => B_2[24].ACLR
resetn => B_2[25].ACLR
resetn => B_2[26].ACLR
resetn => B_2[27].ACLR
resetn => B_2[28].ACLR
resetn => B_2[29].ACLR
resetn => B_2[30].ACLR
resetn => B_2[31].ACLR
resetn => B_1[16].ACLR
resetn => B_1[17].ACLR
resetn => B_1[18].ACLR
resetn => B_1[19].ACLR
resetn => B_1[20].ACLR
resetn => B_1[21].ACLR
resetn => B_1[22].ACLR
resetn => B_1[23].ACLR
resetn => B_1[24].ACLR
resetn => B_1[25].ACLR
resetn => B_1[26].ACLR
resetn => B_1[27].ACLR
resetn => B_1[28].ACLR
resetn => B_1[29].ACLR
resetn => B_1[30].ACLR
resetn => B_1[31].ACLR
resetn => B_0[16].ACLR
resetn => B_0[17].ACLR
resetn => B_0[18].ACLR
resetn => B_0[19].ACLR
resetn => B_0[20].ACLR
resetn => B_0[21].ACLR
resetn => B_0[22].ACLR
resetn => B_0[23].ACLR
resetn => B_0[24].ACLR
resetn => B_0[25].ACLR
resetn => B_0[26].ACLR
resetn => B_0[27].ACLR
resetn => B_0[28].ACLR
resetn => B_0[29].ACLR
resetn => B_0[30].ACLR
resetn => B_0[31].ACLR
resetn => G_3[16].ACLR
resetn => G_3[17].ACLR
resetn => G_3[18].ACLR
resetn => G_3[19].ACLR
resetn => G_3[20].ACLR
resetn => G_3[21].ACLR
resetn => G_3[22].ACLR
resetn => G_3[23].ACLR
resetn => G_3[24].ACLR
resetn => G_3[25].ACLR
resetn => G_3[26].ACLR
resetn => G_3[27].ACLR
resetn => G_3[28].ACLR
resetn => G_3[29].ACLR
resetn => G_3[30].ACLR
resetn => G_3[31].ACLR
resetn => G_2[16].ACLR
resetn => G_2[17].ACLR
resetn => G_2[18].ACLR
resetn => G_2[19].ACLR
resetn => G_2[20].ACLR
resetn => G_2[21].ACLR
resetn => G_2[22].ACLR
resetn => G_2[23].ACLR
resetn => G_2[24].ACLR
resetn => G_2[25].ACLR
resetn => G_2[26].ACLR
resetn => G_2[27].ACLR
resetn => G_2[28].ACLR
resetn => G_2[29].ACLR
resetn => G_2[30].ACLR
resetn => G_2[31].ACLR
resetn => G_1[16].ACLR
resetn => G_1[17].ACLR
resetn => G_1[18].ACLR
resetn => G_1[19].ACLR
resetn => G_1[20].ACLR
resetn => G_1[21].ACLR
resetn => G_1[22].ACLR
resetn => G_1[23].ACLR
resetn => G_1[24].ACLR
resetn => G_1[25].ACLR
resetn => G_1[26].ACLR
resetn => G_1[27].ACLR
resetn => G_1[28].ACLR
resetn => G_1[29].ACLR
resetn => G_1[30].ACLR
resetn => G_1[31].ACLR
resetn => G_0[16].ACLR
resetn => G_0[17].ACLR
resetn => G_0[18].ACLR
resetn => G_0[19].ACLR
resetn => G_0[20].ACLR
resetn => G_0[21].ACLR
resetn => G_0[22].ACLR
resetn => G_0[23].ACLR
resetn => G_0[24].ACLR
resetn => G_0[25].ACLR
resetn => G_0[26].ACLR
resetn => G_0[27].ACLR
resetn => G_0[28].ACLR
resetn => G_0[29].ACLR
resetn => G_0[30].ACLR
resetn => G_0[31].ACLR
resetn => R_3[16].ACLR
resetn => R_3[17].ACLR
resetn => R_3[18].ACLR
resetn => R_3[19].ACLR
resetn => R_3[20].ACLR
resetn => R_3[21].ACLR
resetn => R_3[22].ACLR
resetn => R_3[23].ACLR
resetn => R_3[24].ACLR
resetn => R_3[25].ACLR
resetn => R_3[26].ACLR
resetn => R_3[27].ACLR
resetn => R_3[28].ACLR
resetn => R_3[29].ACLR
resetn => R_3[30].ACLR
resetn => R_3[31].ACLR
resetn => R_2[16].ACLR
resetn => R_2[17].ACLR
resetn => R_2[18].ACLR
resetn => R_2[19].ACLR
resetn => R_2[20].ACLR
resetn => R_2[21].ACLR
resetn => R_2[22].ACLR
resetn => R_2[23].ACLR
resetn => R_2[24].ACLR
resetn => R_2[25].ACLR
resetn => R_2[26].ACLR
resetn => R_2[27].ACLR
resetn => R_2[28].ACLR
resetn => R_2[29].ACLR
resetn => R_2[30].ACLR
resetn => R_2[31].ACLR
resetn => R_1[16].ACLR
resetn => R_1[17].ACLR
resetn => R_1[18].ACLR
resetn => R_1[19].ACLR
resetn => R_1[20].ACLR
resetn => R_1[21].ACLR
resetn => R_1[22].ACLR
resetn => R_1[23].ACLR
resetn => R_1[24].ACLR
resetn => R_1[25].ACLR
resetn => R_1[26].ACLR
resetn => R_1[27].ACLR
resetn => R_1[28].ACLR
resetn => R_1[29].ACLR
resetn => R_1[30].ACLR
resetn => R_1[31].ACLR
resetn => R_0[16].ACLR
resetn => R_0[17].ACLR
resetn => R_0[18].ACLR
resetn => R_0[19].ACLR
resetn => R_0[20].ACLR
resetn => R_0[21].ACLR
resetn => R_0[22].ACLR
resetn => R_0[23].ACLR
resetn => R_0[24].ACLR
resetn => R_0[25].ACLR
resetn => R_0[26].ACLR
resetn => R_0[27].ACLR
resetn => R_0[28].ACLR
resetn => R_0[29].ACLR
resetn => R_0[30].ACLR
resetn => R_0[31].ACLR
resetn => US_Y_buf_6[0].ACLR
resetn => US_Y_buf_6[1].ACLR
resetn => US_Y_buf_6[2].ACLR
resetn => US_Y_buf_6[3].ACLR
resetn => US_Y_buf_6[4].ACLR
resetn => US_Y_buf_6[5].ACLR
resetn => US_Y_buf_6[6].ACLR
resetn => US_Y_buf_6[7].ACLR
resetn => US_Y_buf_6[8].ACLR
resetn => US_Y_buf_6[9].ACLR
resetn => US_Y_buf_6[10].ACLR
resetn => US_Y_buf_6[11].ACLR
resetn => US_Y_buf_6[12].ACLR
resetn => US_Y_buf_6[13].ACLR
resetn => US_Y_buf_6[14].ACLR
resetn => US_Y_buf_6[15].ACLR
resetn => US_Y_buf_6[16].ACLR
resetn => US_Y_buf_6[17].ACLR
resetn => US_Y_buf_6[18].ACLR
resetn => US_Y_buf_6[19].ACLR
resetn => US_Y_buf_6[20].ACLR
resetn => US_Y_buf_6[21].ACLR
resetn => US_Y_buf_6[22].ACLR
resetn => US_Y_buf_6[23].ACLR
resetn => US_Y_buf_6[24].ACLR
resetn => US_Y_buf_6[25].ACLR
resetn => US_Y_buf_6[26].ACLR
resetn => US_Y_buf_6[27].ACLR
resetn => US_Y_buf_6[28].ACLR
resetn => US_Y_buf_6[29].ACLR
resetn => US_Y_buf_6[30].ACLR
resetn => US_Y_buf_6[31].ACLR
resetn => US_Y_buf_5[0].ACLR
resetn => US_Y_buf_5[1].ACLR
resetn => US_Y_buf_5[2].ACLR
resetn => US_Y_buf_5[3].ACLR
resetn => US_Y_buf_5[4].ACLR
resetn => US_Y_buf_5[5].ACLR
resetn => US_Y_buf_5[6].ACLR
resetn => US_Y_buf_5[7].ACLR
resetn => US_Y_buf_5[8].ACLR
resetn => US_Y_buf_5[9].ACLR
resetn => US_Y_buf_5[10].ACLR
resetn => US_Y_buf_5[11].ACLR
resetn => US_Y_buf_5[12].ACLR
resetn => US_Y_buf_5[13].ACLR
resetn => US_Y_buf_5[14].ACLR
resetn => US_Y_buf_5[15].ACLR
resetn => US_Y_buf_5[16].ACLR
resetn => US_Y_buf_5[17].ACLR
resetn => US_Y_buf_5[18].ACLR
resetn => US_Y_buf_5[19].ACLR
resetn => US_Y_buf_5[20].ACLR
resetn => US_Y_buf_5[21].ACLR
resetn => US_Y_buf_5[22].ACLR
resetn => US_Y_buf_5[23].ACLR
resetn => US_Y_buf_5[24].ACLR
resetn => US_Y_buf_5[25].ACLR
resetn => US_Y_buf_5[26].ACLR
resetn => US_Y_buf_5[27].ACLR
resetn => US_Y_buf_5[28].ACLR
resetn => US_Y_buf_5[29].ACLR
resetn => US_Y_buf_5[30].ACLR
resetn => US_Y_buf_5[31].ACLR
resetn => US_Y_buf_4[0].ACLR
resetn => US_Y_buf_4[1].ACLR
resetn => US_Y_buf_4[2].ACLR
resetn => US_Y_buf_4[3].ACLR
resetn => US_Y_buf_4[4].ACLR
resetn => US_Y_buf_4[5].ACLR
resetn => US_Y_buf_4[6].ACLR
resetn => US_Y_buf_4[7].ACLR
resetn => US_Y_buf_4[8].ACLR
resetn => US_Y_buf_4[9].ACLR
resetn => US_Y_buf_4[10].ACLR
resetn => US_Y_buf_4[11].ACLR
resetn => US_Y_buf_4[12].ACLR
resetn => US_Y_buf_4[13].ACLR
resetn => US_Y_buf_4[14].ACLR
resetn => US_Y_buf_4[15].ACLR
resetn => US_Y_buf_4[16].ACLR
resetn => US_Y_buf_4[17].ACLR
resetn => US_Y_buf_4[18].ACLR
resetn => US_Y_buf_4[19].ACLR
resetn => US_Y_buf_4[20].ACLR
resetn => US_Y_buf_4[21].ACLR
resetn => US_Y_buf_4[22].ACLR
resetn => US_Y_buf_4[23].ACLR
resetn => US_Y_buf_4[24].ACLR
resetn => US_Y_buf_4[25].ACLR
resetn => US_Y_buf_4[26].ACLR
resetn => US_Y_buf_4[27].ACLR
resetn => US_Y_buf_4[28].ACLR
resetn => US_Y_buf_4[29].ACLR
resetn => US_Y_buf_4[30].ACLR
resetn => US_Y_buf_4[31].ACLR
resetn => US_Y_buf_3[0].ACLR
resetn => US_Y_buf_3[1].ACLR
resetn => US_Y_buf_3[2].ACLR
resetn => US_Y_buf_3[3].ACLR
resetn => US_Y_buf_3[4].ACLR
resetn => US_Y_buf_3[5].ACLR
resetn => US_Y_buf_3[6].ACLR
resetn => US_Y_buf_3[7].ACLR
resetn => US_Y_buf_3[8].ACLR
resetn => US_Y_buf_3[9].ACLR
resetn => US_Y_buf_3[10].ACLR
resetn => US_Y_buf_3[11].ACLR
resetn => US_Y_buf_3[12].ACLR
resetn => US_Y_buf_3[13].ACLR
resetn => US_Y_buf_3[14].ACLR
resetn => US_Y_buf_3[15].ACLR
resetn => US_Y_buf_3[16].ACLR
resetn => US_Y_buf_3[17].ACLR
resetn => US_Y_buf_3[18].ACLR
resetn => US_Y_buf_3[19].ACLR
resetn => US_Y_buf_3[20].ACLR
resetn => US_Y_buf_3[21].ACLR
resetn => US_Y_buf_3[22].ACLR
resetn => US_Y_buf_3[23].ACLR
resetn => US_Y_buf_3[24].ACLR
resetn => US_Y_buf_3[25].ACLR
resetn => US_Y_buf_3[26].ACLR
resetn => US_Y_buf_3[27].ACLR
resetn => US_Y_buf_3[28].ACLR
resetn => US_Y_buf_3[29].ACLR
resetn => US_Y_buf_3[30].ACLR
resetn => US_Y_buf_3[31].ACLR
resetn => US_Y_buf_2[0].ACLR
resetn => US_Y_buf_2[1].ACLR
resetn => US_Y_buf_2[2].ACLR
resetn => US_Y_buf_2[3].ACLR
resetn => US_Y_buf_2[4].ACLR
resetn => US_Y_buf_2[5].ACLR
resetn => US_Y_buf_2[6].ACLR
resetn => US_Y_buf_2[7].ACLR
resetn => US_Y_buf_2[8].ACLR
resetn => US_Y_buf_2[9].ACLR
resetn => US_Y_buf_2[10].ACLR
resetn => US_Y_buf_2[11].ACLR
resetn => US_Y_buf_2[12].ACLR
resetn => US_Y_buf_2[13].ACLR
resetn => US_Y_buf_2[14].ACLR
resetn => US_Y_buf_2[15].ACLR
resetn => US_Y_buf_2[16].ACLR
resetn => US_Y_buf_2[17].ACLR
resetn => US_Y_buf_2[18].ACLR
resetn => US_Y_buf_2[19].ACLR
resetn => US_Y_buf_2[20].ACLR
resetn => US_Y_buf_2[21].ACLR
resetn => US_Y_buf_2[22].ACLR
resetn => US_Y_buf_2[23].ACLR
resetn => US_Y_buf_2[24].ACLR
resetn => US_Y_buf_2[25].ACLR
resetn => US_Y_buf_2[26].ACLR
resetn => US_Y_buf_2[27].ACLR
resetn => US_Y_buf_2[28].ACLR
resetn => US_Y_buf_2[29].ACLR
resetn => US_Y_buf_2[30].ACLR
resetn => US_Y_buf_2[31].ACLR
resetn => US_Y_buf_1[0].ACLR
resetn => US_Y_buf_1[1].ACLR
resetn => US_Y_buf_1[2].ACLR
resetn => US_Y_buf_1[3].ACLR
resetn => US_Y_buf_1[4].ACLR
resetn => US_Y_buf_1[5].ACLR
resetn => US_Y_buf_1[6].ACLR
resetn => US_Y_buf_1[7].ACLR
resetn => US_Y_buf_1[8].ACLR
resetn => US_Y_buf_1[9].ACLR
resetn => US_Y_buf_1[10].ACLR
resetn => US_Y_buf_1[11].ACLR
resetn => US_Y_buf_1[12].ACLR
resetn => US_Y_buf_1[13].ACLR
resetn => US_Y_buf_1[14].ACLR
resetn => US_Y_buf_1[15].ACLR
resetn => US_Y_buf_1[16].ACLR
resetn => US_Y_buf_1[17].ACLR
resetn => US_Y_buf_1[18].ACLR
resetn => US_Y_buf_1[19].ACLR
resetn => US_Y_buf_1[20].ACLR
resetn => US_Y_buf_1[21].ACLR
resetn => US_Y_buf_1[22].ACLR
resetn => US_Y_buf_1[23].ACLR
resetn => US_Y_buf_1[24].ACLR
resetn => US_Y_buf_1[25].ACLR
resetn => US_Y_buf_1[26].ACLR
resetn => US_Y_buf_1[27].ACLR
resetn => US_Y_buf_1[28].ACLR
resetn => US_Y_buf_1[29].ACLR
resetn => US_Y_buf_1[30].ACLR
resetn => US_Y_buf_1[31].ACLR
resetn => Vprime_even[0].ACLR
resetn => Vprime_even[1].ACLR
resetn => Vprime_even[2].ACLR
resetn => Vprime_even[3].ACLR
resetn => Vprime_even[4].ACLR
resetn => Vprime_even[5].ACLR
resetn => Vprime_even[6].ACLR
resetn => Vprime_even[7].ACLR
resetn => Vprime_even[8].ACLR
resetn => Vprime_even[9].ACLR
resetn => Vprime_even[10].ACLR
resetn => Vprime_even[11].ACLR
resetn => Vprime_even[12].ACLR
resetn => Vprime_even[13].ACLR
resetn => Vprime_even[14].ACLR
resetn => Vprime_even[15].ACLR
resetn => Vprime_even[16].ACLR
resetn => Vprime_even[17].ACLR
resetn => Vprime_even[18].ACLR
resetn => Vprime_even[19].ACLR
resetn => Vprime_even[20].ACLR
resetn => Vprime_even[21].ACLR
resetn => Vprime_even[22].ACLR
resetn => Vprime_even[23].ACLR
resetn => Vprime_even[24].ACLR
resetn => Vprime_even[25].ACLR
resetn => Vprime_even[26].ACLR
resetn => Vprime_even[27].ACLR
resetn => Vprime_even[28].ACLR
resetn => Vprime_even[29].ACLR
resetn => Vprime_even[30].ACLR
resetn => Vprime_even[31].ACLR
resetn => Vprime_odd[0].ACLR
resetn => Vprime_odd[1].ACLR
resetn => Vprime_odd[2].ACLR
resetn => Vprime_odd[3].ACLR
resetn => Vprime_odd[4].ACLR
resetn => Vprime_odd[5].ACLR
resetn => Vprime_odd[6].ACLR
resetn => Vprime_odd[7].ACLR
resetn => Vprime_odd[8].ACLR
resetn => Vprime_odd[9].ACLR
resetn => Vprime_odd[10].ACLR
resetn => Vprime_odd[11].ACLR
resetn => Vprime_odd[12].ACLR
resetn => Vprime_odd[13].ACLR
resetn => Vprime_odd[14].ACLR
resetn => Vprime_odd[15].ACLR
resetn => Vprime_odd[16].ACLR
resetn => Vprime_odd[17].ACLR
resetn => Vprime_odd[18].ACLR
resetn => Vprime_odd[19].ACLR
resetn => Vprime_odd[20].ACLR
resetn => Vprime_odd[21].ACLR
resetn => Vprime_odd[22].ACLR
resetn => Vprime_odd[23].ACLR
resetn => Vprime_odd[24].ACLR
resetn => Vprime_odd[25].ACLR
resetn => Vprime_odd[26].ACLR
resetn => Vprime_odd[27].ACLR
resetn => Vprime_odd[28].ACLR
resetn => Vprime_odd[29].ACLR
resetn => Vprime_odd[30].ACLR
resetn => Vprime_odd[31].ACLR
resetn => Uprime_even[0].ACLR
resetn => Uprime_even[1].ACLR
resetn => Uprime_even[2].ACLR
resetn => Uprime_even[3].ACLR
resetn => Uprime_even[4].ACLR
resetn => Uprime_even[5].ACLR
resetn => Uprime_even[6].ACLR
resetn => Uprime_even[7].ACLR
resetn => Uprime_even[8].ACLR
resetn => Uprime_even[9].ACLR
resetn => Uprime_even[10].ACLR
resetn => Uprime_even[11].ACLR
resetn => Uprime_even[12].ACLR
resetn => Uprime_even[13].ACLR
resetn => Uprime_even[14].ACLR
resetn => Uprime_even[15].ACLR
resetn => Uprime_even[16].ACLR
resetn => Uprime_even[17].ACLR
resetn => Uprime_even[18].ACLR
resetn => Uprime_even[19].ACLR
resetn => Uprime_even[20].ACLR
resetn => Uprime_even[21].ACLR
resetn => Uprime_even[22].ACLR
resetn => Uprime_even[23].ACLR
resetn => Uprime_even[24].ACLR
resetn => Uprime_even[25].ACLR
resetn => Uprime_even[26].ACLR
resetn => Uprime_even[27].ACLR
resetn => Uprime_even[28].ACLR
resetn => Uprime_even[29].ACLR
resetn => Uprime_even[30].ACLR
resetn => Uprime_even[31].ACLR
resetn => Uprime_odd[0].ACLR
resetn => Uprime_odd[1].ACLR
resetn => Uprime_odd[2].ACLR
resetn => Uprime_odd[3].ACLR
resetn => Uprime_odd[4].ACLR
resetn => Uprime_odd[5].ACLR
resetn => Uprime_odd[6].ACLR
resetn => Uprime_odd[7].ACLR
resetn => Uprime_odd[8].ACLR
resetn => Uprime_odd[9].ACLR
resetn => Uprime_odd[10].ACLR
resetn => Uprime_odd[11].ACLR
resetn => Uprime_odd[12].ACLR
resetn => Uprime_odd[13].ACLR
resetn => Uprime_odd[14].ACLR
resetn => Uprime_odd[15].ACLR
resetn => Uprime_odd[16].ACLR
resetn => Uprime_odd[17].ACLR
resetn => Uprime_odd[18].ACLR
resetn => Uprime_odd[19].ACLR
resetn => Uprime_odd[20].ACLR
resetn => Uprime_odd[21].ACLR
resetn => Uprime_odd[22].ACLR
resetn => Uprime_odd[23].ACLR
resetn => Uprime_odd[24].ACLR
resetn => Uprime_odd[25].ACLR
resetn => Uprime_odd[26].ACLR
resetn => Uprime_odd[27].ACLR
resetn => Uprime_odd[28].ACLR
resetn => Uprime_odd[29].ACLR
resetn => Uprime_odd[30].ACLR
resetn => Uprime_odd[31].ACLR
resetn => Y_reg[0][0].ACLR
resetn => Y_reg[0][1].ACLR
resetn => Y_reg[0][2].ACLR
resetn => Y_reg[0][3].ACLR
resetn => Y_reg[0][4].ACLR
resetn => Y_reg[0][5].ACLR
resetn => Y_reg[0][6].ACLR
resetn => Y_reg[0][7].ACLR
resetn => Y_reg[1][0].ACLR
resetn => Y_reg[1][1].ACLR
resetn => Y_reg[1][2].ACLR
resetn => Y_reg[1][3].ACLR
resetn => Y_reg[1][4].ACLR
resetn => Y_reg[1][5].ACLR
resetn => Y_reg[1][6].ACLR
resetn => Y_reg[1][7].ACLR
resetn => Y_reg[2][0].ACLR
resetn => Y_reg[2][1].ACLR
resetn => Y_reg[2][2].ACLR
resetn => Y_reg[2][3].ACLR
resetn => Y_reg[2][4].ACLR
resetn => Y_reg[2][5].ACLR
resetn => Y_reg[2][6].ACLR
resetn => Y_reg[2][7].ACLR
resetn => Y_reg[3][0].ACLR
resetn => Y_reg[3][1].ACLR
resetn => Y_reg[3][2].ACLR
resetn => Y_reg[3][3].ACLR
resetn => Y_reg[3][4].ACLR
resetn => Y_reg[3][5].ACLR
resetn => Y_reg[3][6].ACLR
resetn => Y_reg[3][7].ACLR
resetn => Y_reg[4][0].ACLR
resetn => Y_reg[4][1].ACLR
resetn => Y_reg[4][2].ACLR
resetn => Y_reg[4][3].ACLR
resetn => Y_reg[4][4].ACLR
resetn => Y_reg[4][5].ACLR
resetn => Y_reg[4][6].ACLR
resetn => Y_reg[4][7].ACLR
resetn => Y_reg[5][0].ACLR
resetn => Y_reg[5][1].ACLR
resetn => Y_reg[5][2].ACLR
resetn => Y_reg[5][3].ACLR
resetn => Y_reg[5][4].ACLR
resetn => Y_reg[5][5].ACLR
resetn => Y_reg[5][6].ACLR
resetn => Y_reg[5][7].ACLR
resetn => V_buf[0].ACLR
resetn => V_buf[1].ACLR
resetn => V_buf[2].ACLR
resetn => V_buf[3].ACLR
resetn => V_buf[4].ACLR
resetn => V_buf[5].ACLR
resetn => V_buf[6].ACLR
resetn => V_buf[7].ACLR
resetn => V_shift_reg[0][0].ACLR
resetn => V_shift_reg[0][1].ACLR
resetn => V_shift_reg[0][2].ACLR
resetn => V_shift_reg[0][3].ACLR
resetn => V_shift_reg[0][4].ACLR
resetn => V_shift_reg[0][5].ACLR
resetn => V_shift_reg[0][6].ACLR
resetn => V_shift_reg[0][7].ACLR
resetn => V_shift_reg[1][0].ACLR
resetn => V_shift_reg[1][1].ACLR
resetn => V_shift_reg[1][2].ACLR
resetn => V_shift_reg[1][3].ACLR
resetn => V_shift_reg[1][4].ACLR
resetn => V_shift_reg[1][5].ACLR
resetn => V_shift_reg[1][6].ACLR
resetn => V_shift_reg[1][7].ACLR
resetn => V_shift_reg[2][0].ACLR
resetn => V_shift_reg[2][1].ACLR
resetn => V_shift_reg[2][2].ACLR
resetn => V_shift_reg[2][3].ACLR
resetn => V_shift_reg[2][4].ACLR
resetn => V_shift_reg[2][5].ACLR
resetn => V_shift_reg[2][6].ACLR
resetn => V_shift_reg[2][7].ACLR
resetn => V_shift_reg[3][0].ACLR
resetn => V_shift_reg[3][1].ACLR
resetn => V_shift_reg[3][2].ACLR
resetn => V_shift_reg[3][3].ACLR
resetn => V_shift_reg[3][4].ACLR
resetn => V_shift_reg[3][5].ACLR
resetn => V_shift_reg[3][6].ACLR
resetn => V_shift_reg[3][7].ACLR
resetn => V_shift_reg[4][0].ACLR
resetn => V_shift_reg[4][1].ACLR
resetn => V_shift_reg[4][2].ACLR
resetn => V_shift_reg[4][3].ACLR
resetn => V_shift_reg[4][4].ACLR
resetn => V_shift_reg[4][5].ACLR
resetn => V_shift_reg[4][6].ACLR
resetn => V_shift_reg[4][7].ACLR
resetn => V_shift_reg[5][0].ACLR
resetn => V_shift_reg[5][1].ACLR
resetn => V_shift_reg[5][2].ACLR
resetn => V_shift_reg[5][3].ACLR
resetn => V_shift_reg[5][4].ACLR
resetn => V_shift_reg[5][5].ACLR
resetn => V_shift_reg[5][6].ACLR
resetn => V_shift_reg[5][7].ACLR
resetn => U_buf[0].ACLR
resetn => U_buf[1].ACLR
resetn => U_buf[2].ACLR
resetn => U_buf[3].ACLR
resetn => U_buf[4].ACLR
resetn => U_buf[5].ACLR
resetn => U_buf[6].ACLR
resetn => U_buf[7].ACLR
resetn => U_shift_reg[0][0].ACLR
resetn => U_shift_reg[0][1].ACLR
resetn => U_shift_reg[0][2].ACLR
resetn => U_shift_reg[0][3].ACLR
resetn => U_shift_reg[0][4].ACLR
resetn => U_shift_reg[0][5].ACLR
resetn => U_shift_reg[0][6].ACLR
resetn => U_shift_reg[0][7].ACLR
resetn => U_shift_reg[1][0].ACLR
resetn => U_shift_reg[1][1].ACLR
resetn => U_shift_reg[1][2].ACLR
resetn => U_shift_reg[1][3].ACLR
resetn => U_shift_reg[1][4].ACLR
resetn => U_shift_reg[1][5].ACLR
resetn => U_shift_reg[1][6].ACLR
resetn => U_shift_reg[1][7].ACLR
resetn => U_shift_reg[2][0].ACLR
resetn => U_shift_reg[2][1].ACLR
resetn => U_shift_reg[2][2].ACLR
resetn => U_shift_reg[2][3].ACLR
resetn => U_shift_reg[2][4].ACLR
resetn => U_shift_reg[2][5].ACLR
resetn => U_shift_reg[2][6].ACLR
resetn => U_shift_reg[2][7].ACLR
resetn => U_shift_reg[3][0].ACLR
resetn => U_shift_reg[3][1].ACLR
resetn => U_shift_reg[3][2].ACLR
resetn => U_shift_reg[3][3].ACLR
resetn => U_shift_reg[3][4].ACLR
resetn => U_shift_reg[3][5].ACLR
resetn => U_shift_reg[3][6].ACLR
resetn => U_shift_reg[3][7].ACLR
resetn => U_shift_reg[4][0].ACLR
resetn => U_shift_reg[4][1].ACLR
resetn => U_shift_reg[4][2].ACLR
resetn => U_shift_reg[4][3].ACLR
resetn => U_shift_reg[4][4].ACLR
resetn => U_shift_reg[4][5].ACLR
resetn => U_shift_reg[4][6].ACLR
resetn => U_shift_reg[4][7].ACLR
resetn => U_shift_reg[5][0].ACLR
resetn => U_shift_reg[5][1].ACLR
resetn => U_shift_reg[5][2].ACLR
resetn => U_shift_reg[5][3].ACLR
resetn => U_shift_reg[5][4].ACLR
resetn => U_shift_reg[5][5].ACLR
resetn => U_shift_reg[5][6].ACLR
resetn => U_shift_reg[5][7].ACLR
resetn => LO_counter[0].ACLR
resetn => LO_counter[1].ACLR
resetn => LO_counter[2].ACLR
resetn => LO_counter[3].ACLR
resetn => LO_counter[4].ACLR
resetn => LO_counter[5].ACLR
resetn => LO_counter[6].ACLR
resetn => LO_counter[7].ACLR
resetn => LO_counter[8].ACLR
resetn => LO_counter[9].ACLR
resetn => LO_counter[10].ACLR
resetn => LO_counter[11].ACLR
resetn => LO_counter[12].ACLR
resetn => LO_counter[13].ACLR
resetn => LO_counter[14].ACLR
resetn => LO_counter[15].ACLR
resetn => LO_counter[16].ACLR
resetn => LO_counter[17].ACLR
resetn => RGB_counter[0].ACLR
resetn => RGB_counter[1].ACLR
resetn => RGB_counter[2].ACLR
resetn => RGB_counter[3].ACLR
resetn => RGB_counter[4].ACLR
resetn => RGB_counter[5].ACLR
resetn => RGB_counter[6].ACLR
resetn => RGB_counter[7].ACLR
resetn => RGB_counter[8].ACLR
resetn => RGB_counter[9].ACLR
resetn => RGB_counter[10].ACLR
resetn => RGB_counter[11].ACLR
resetn => RGB_counter[12].ACLR
resetn => RGB_counter[13].ACLR
resetn => RGB_counter[14].ACLR
resetn => RGB_counter[15].ACLR
resetn => RGB_counter[16].ACLR
resetn => RGB_counter[17].ACLR
resetn => UV_counter[0].ACLR
resetn => UV_counter[1].ACLR
resetn => UV_counter[2].ACLR
resetn => UV_counter[3].ACLR
resetn => UV_counter[4].ACLR
resetn => UV_counter[5].ACLR
resetn => UV_counter[6].ACLR
resetn => UV_counter[7].ACLR
resetn => UV_counter[8].ACLR
resetn => UV_counter[9].ACLR
resetn => UV_counter[10].ACLR
resetn => UV_counter[11].ACLR
resetn => UV_counter[12].ACLR
resetn => UV_counter[13].ACLR
resetn => UV_counter[14].ACLR
resetn => UV_counter[15].ACLR
resetn => UV_counter[16].ACLR
resetn => UV_counter[17].ACLR
resetn => Y_counter[0].ACLR
resetn => Y_counter[1].ACLR
resetn => Y_counter[2].ACLR
resetn => Y_counter[3].ACLR
resetn => Y_counter[4].ACLR
resetn => Y_counter[5].ACLR
resetn => Y_counter[6].ACLR
resetn => Y_counter[7].ACLR
resetn => Y_counter[8].ACLR
resetn => Y_counter[9].ACLR
resetn => Y_counter[10].ACLR
resetn => Y_counter[11].ACLR
resetn => Y_counter[12].ACLR
resetn => Y_counter[13].ACLR
resetn => Y_counter[14].ACLR
resetn => Y_counter[15].ACLR
resetn => Y_counter[16].ACLR
resetn => Y_counter[17].ACLR
resetn => SRAM_address[0]~reg0.ACLR
resetn => SRAM_address[1]~reg0.ACLR
resetn => SRAM_address[2]~reg0.ACLR
resetn => SRAM_address[3]~reg0.ACLR
resetn => SRAM_address[4]~reg0.ACLR
resetn => SRAM_address[5]~reg0.ACLR
resetn => SRAM_address[6]~reg0.ACLR
resetn => SRAM_address[7]~reg0.ACLR
resetn => SRAM_address[8]~reg0.ACLR
resetn => SRAM_address[9]~reg0.ACLR
resetn => SRAM_address[10]~reg0.ACLR
resetn => SRAM_address[11]~reg0.ACLR
resetn => SRAM_address[12]~reg0.ACLR
resetn => SRAM_address[13]~reg0.ACLR
resetn => SRAM_address[14]~reg0.ACLR
resetn => SRAM_address[15]~reg0.ACLR
resetn => SRAM_address[16]~reg0.ACLR
resetn => SRAM_address[17]~reg0.ACLR
resetn => SRAM_write_data[0]~reg0.ACLR
resetn => SRAM_write_data[1]~reg0.ACLR
resetn => SRAM_write_data[2]~reg0.ACLR
resetn => SRAM_write_data[3]~reg0.ACLR
resetn => SRAM_write_data[4]~reg0.ACLR
resetn => SRAM_write_data[5]~reg0.ACLR
resetn => SRAM_write_data[6]~reg0.ACLR
resetn => SRAM_write_data[7]~reg0.ACLR
resetn => SRAM_write_data[8]~reg0.ACLR
resetn => SRAM_write_data[9]~reg0.ACLR
resetn => SRAM_write_data[10]~reg0.ACLR
resetn => SRAM_write_data[11]~reg0.ACLR
resetn => SRAM_write_data[12]~reg0.ACLR
resetn => SRAM_write_data[13]~reg0.ACLR
resetn => SRAM_write_data[14]~reg0.ACLR
resetn => SRAM_write_data[15]~reg0.ACLR
resetn => SRAM_we_n~reg0.PRESET
resetn => M1_state~50.DATAIN
resetn => M1_finish~reg0.ENA
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => U_buf.DATAB
SRAM_read_data[0] => V_buf.DATAB
SRAM_read_data[0] => Selector108.IN3
SRAM_read_data[0] => Selector124.IN3
SRAM_read_data[0] => Selector156.IN3
SRAM_read_data[0] => Selector172.IN3
SRAM_read_data[0] => Selector563.IN2
SRAM_read_data[0] => Selector571.IN2
SRAM_read_data[0] => Y_reg[5][0].DATAIN
SRAM_read_data[0] => Y_reg[3][0].DATAIN
SRAM_read_data[0] => Y_reg[1][0].DATAIN
SRAM_read_data[1] => U_buf.DATAB
SRAM_read_data[1] => V_buf.DATAB
SRAM_read_data[1] => Selector107.IN3
SRAM_read_data[1] => Selector123.IN3
SRAM_read_data[1] => Selector155.IN3
SRAM_read_data[1] => Selector171.IN3
SRAM_read_data[1] => Selector562.IN2
SRAM_read_data[1] => Selector570.IN2
SRAM_read_data[1] => Y_reg[5][1].DATAIN
SRAM_read_data[1] => Y_reg[3][1].DATAIN
SRAM_read_data[1] => Y_reg[1][1].DATAIN
SRAM_read_data[2] => U_buf.DATAB
SRAM_read_data[2] => V_buf.DATAB
SRAM_read_data[2] => Selector106.IN3
SRAM_read_data[2] => Selector122.IN3
SRAM_read_data[2] => Selector154.IN3
SRAM_read_data[2] => Selector170.IN3
SRAM_read_data[2] => Selector561.IN2
SRAM_read_data[2] => Selector569.IN2
SRAM_read_data[2] => Y_reg[5][2].DATAIN
SRAM_read_data[2] => Y_reg[3][2].DATAIN
SRAM_read_data[2] => Y_reg[1][2].DATAIN
SRAM_read_data[3] => U_buf.DATAB
SRAM_read_data[3] => V_buf.DATAB
SRAM_read_data[3] => Selector105.IN3
SRAM_read_data[3] => Selector121.IN3
SRAM_read_data[3] => Selector153.IN3
SRAM_read_data[3] => Selector169.IN3
SRAM_read_data[3] => Selector560.IN2
SRAM_read_data[3] => Selector568.IN2
SRAM_read_data[3] => Y_reg[5][3].DATAIN
SRAM_read_data[3] => Y_reg[3][3].DATAIN
SRAM_read_data[3] => Y_reg[1][3].DATAIN
SRAM_read_data[4] => U_buf.DATAB
SRAM_read_data[4] => V_buf.DATAB
SRAM_read_data[4] => Selector104.IN3
SRAM_read_data[4] => Selector120.IN3
SRAM_read_data[4] => Selector152.IN3
SRAM_read_data[4] => Selector168.IN3
SRAM_read_data[4] => Selector559.IN2
SRAM_read_data[4] => Selector567.IN2
SRAM_read_data[4] => Y_reg[5][4].DATAIN
SRAM_read_data[4] => Y_reg[3][4].DATAIN
SRAM_read_data[4] => Y_reg[1][4].DATAIN
SRAM_read_data[5] => U_buf.DATAB
SRAM_read_data[5] => V_buf.DATAB
SRAM_read_data[5] => Selector103.IN3
SRAM_read_data[5] => Selector119.IN3
SRAM_read_data[5] => Selector151.IN3
SRAM_read_data[5] => Selector167.IN3
SRAM_read_data[5] => Selector558.IN2
SRAM_read_data[5] => Selector566.IN2
SRAM_read_data[5] => Y_reg[5][5].DATAIN
SRAM_read_data[5] => Y_reg[3][5].DATAIN
SRAM_read_data[5] => Y_reg[1][5].DATAIN
SRAM_read_data[6] => U_buf.DATAB
SRAM_read_data[6] => V_buf.DATAB
SRAM_read_data[6] => Selector102.IN3
SRAM_read_data[6] => Selector118.IN3
SRAM_read_data[6] => Selector150.IN3
SRAM_read_data[6] => Selector166.IN3
SRAM_read_data[6] => Selector557.IN2
SRAM_read_data[6] => Selector565.IN2
SRAM_read_data[6] => Y_reg[5][6].DATAIN
SRAM_read_data[6] => Y_reg[3][6].DATAIN
SRAM_read_data[6] => Y_reg[1][6].DATAIN
SRAM_read_data[7] => U_buf.DATAB
SRAM_read_data[7] => V_buf.DATAB
SRAM_read_data[7] => Selector101.IN3
SRAM_read_data[7] => Selector117.IN3
SRAM_read_data[7] => Selector149.IN3
SRAM_read_data[7] => Selector165.IN3
SRAM_read_data[7] => Selector556.IN2
SRAM_read_data[7] => Selector564.IN2
SRAM_read_data[7] => Y_reg[5][7].DATAIN
SRAM_read_data[7] => Y_reg[3][7].DATAIN
SRAM_read_data[7] => Y_reg[1][7].DATAIN
SRAM_read_data[8] => U_shift_reg.DATAB
SRAM_read_data[8] => V_shift_reg.DATAB
SRAM_read_data[8] => Selector108.IN2
SRAM_read_data[8] => Selector116.IN3
SRAM_read_data[8] => Selector132.IN3
SRAM_read_data[8] => Selector140.IN3
SRAM_read_data[8] => Selector148.IN3
SRAM_read_data[8] => Selector156.IN2
SRAM_read_data[8] => Selector164.IN3
SRAM_read_data[8] => Selector180.IN3
SRAM_read_data[8] => Selector188.IN3
SRAM_read_data[8] => Selector196.IN3
SRAM_read_data[8] => Y_reg[4][0].DATAIN
SRAM_read_data[8] => Y_reg[2][0].DATAIN
SRAM_read_data[8] => Y_reg[0][0].DATAIN
SRAM_read_data[9] => U_shift_reg.DATAB
SRAM_read_data[9] => V_shift_reg.DATAB
SRAM_read_data[9] => Selector107.IN2
SRAM_read_data[9] => Selector115.IN3
SRAM_read_data[9] => Selector131.IN3
SRAM_read_data[9] => Selector139.IN3
SRAM_read_data[9] => Selector147.IN3
SRAM_read_data[9] => Selector155.IN2
SRAM_read_data[9] => Selector163.IN3
SRAM_read_data[9] => Selector179.IN3
SRAM_read_data[9] => Selector187.IN3
SRAM_read_data[9] => Selector195.IN3
SRAM_read_data[9] => Y_reg[4][1].DATAIN
SRAM_read_data[9] => Y_reg[2][1].DATAIN
SRAM_read_data[9] => Y_reg[0][1].DATAIN
SRAM_read_data[10] => U_shift_reg.DATAB
SRAM_read_data[10] => V_shift_reg.DATAB
SRAM_read_data[10] => Selector106.IN2
SRAM_read_data[10] => Selector114.IN3
SRAM_read_data[10] => Selector130.IN3
SRAM_read_data[10] => Selector138.IN3
SRAM_read_data[10] => Selector146.IN3
SRAM_read_data[10] => Selector154.IN2
SRAM_read_data[10] => Selector162.IN3
SRAM_read_data[10] => Selector178.IN3
SRAM_read_data[10] => Selector186.IN3
SRAM_read_data[10] => Selector194.IN3
SRAM_read_data[10] => Y_reg[4][2].DATAIN
SRAM_read_data[10] => Y_reg[2][2].DATAIN
SRAM_read_data[10] => Y_reg[0][2].DATAIN
SRAM_read_data[11] => U_shift_reg.DATAB
SRAM_read_data[11] => V_shift_reg.DATAB
SRAM_read_data[11] => Selector105.IN2
SRAM_read_data[11] => Selector113.IN3
SRAM_read_data[11] => Selector129.IN3
SRAM_read_data[11] => Selector137.IN3
SRAM_read_data[11] => Selector145.IN3
SRAM_read_data[11] => Selector153.IN2
SRAM_read_data[11] => Selector161.IN3
SRAM_read_data[11] => Selector177.IN3
SRAM_read_data[11] => Selector185.IN3
SRAM_read_data[11] => Selector193.IN3
SRAM_read_data[11] => Y_reg[4][3].DATAIN
SRAM_read_data[11] => Y_reg[2][3].DATAIN
SRAM_read_data[11] => Y_reg[0][3].DATAIN
SRAM_read_data[12] => U_shift_reg.DATAB
SRAM_read_data[12] => V_shift_reg.DATAB
SRAM_read_data[12] => Selector104.IN2
SRAM_read_data[12] => Selector112.IN3
SRAM_read_data[12] => Selector128.IN3
SRAM_read_data[12] => Selector136.IN3
SRAM_read_data[12] => Selector144.IN3
SRAM_read_data[12] => Selector152.IN2
SRAM_read_data[12] => Selector160.IN3
SRAM_read_data[12] => Selector176.IN3
SRAM_read_data[12] => Selector184.IN3
SRAM_read_data[12] => Selector192.IN3
SRAM_read_data[12] => Y_reg[4][4].DATAIN
SRAM_read_data[12] => Y_reg[2][4].DATAIN
SRAM_read_data[12] => Y_reg[0][4].DATAIN
SRAM_read_data[13] => U_shift_reg.DATAB
SRAM_read_data[13] => V_shift_reg.DATAB
SRAM_read_data[13] => Selector103.IN2
SRAM_read_data[13] => Selector111.IN3
SRAM_read_data[13] => Selector127.IN3
SRAM_read_data[13] => Selector135.IN3
SRAM_read_data[13] => Selector143.IN3
SRAM_read_data[13] => Selector151.IN2
SRAM_read_data[13] => Selector159.IN3
SRAM_read_data[13] => Selector175.IN3
SRAM_read_data[13] => Selector183.IN3
SRAM_read_data[13] => Selector191.IN3
SRAM_read_data[13] => Y_reg[4][5].DATAIN
SRAM_read_data[13] => Y_reg[2][5].DATAIN
SRAM_read_data[13] => Y_reg[0][5].DATAIN
SRAM_read_data[14] => U_shift_reg.DATAB
SRAM_read_data[14] => V_shift_reg.DATAB
SRAM_read_data[14] => Selector102.IN2
SRAM_read_data[14] => Selector110.IN3
SRAM_read_data[14] => Selector126.IN3
SRAM_read_data[14] => Selector134.IN3
SRAM_read_data[14] => Selector142.IN3
SRAM_read_data[14] => Selector150.IN2
SRAM_read_data[14] => Selector158.IN3
SRAM_read_data[14] => Selector174.IN3
SRAM_read_data[14] => Selector182.IN3
SRAM_read_data[14] => Selector190.IN3
SRAM_read_data[14] => Y_reg[4][6].DATAIN
SRAM_read_data[14] => Y_reg[2][6].DATAIN
SRAM_read_data[14] => Y_reg[0][6].DATAIN
SRAM_read_data[15] => U_shift_reg.DATAB
SRAM_read_data[15] => V_shift_reg.DATAB
SRAM_read_data[15] => Selector101.IN2
SRAM_read_data[15] => Selector109.IN3
SRAM_read_data[15] => Selector125.IN3
SRAM_read_data[15] => Selector133.IN3
SRAM_read_data[15] => Selector141.IN3
SRAM_read_data[15] => Selector149.IN2
SRAM_read_data[15] => Selector157.IN3
SRAM_read_data[15] => Selector173.IN3
SRAM_read_data[15] => Selector181.IN3
SRAM_read_data[15] => Selector189.IN3
SRAM_read_data[15] => Y_reg[4][7].DATAIN
SRAM_read_data[15] => Y_reg[2][7].DATAIN
SRAM_read_data[15] => Y_reg[0][7].DATAIN
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => LO_counter.OUTPUTSELECT
M1_enable => SRAM_we_n.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => SRAM_address.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_enable => M1_state.OUTPUTSELECT
M1_finish <= M1_finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|milestone2:milestone2_unit
Clock => Clock.IN4
resetn => all_finished.ACLR
resetn => S_write_counter[0].ACLR
resetn => S_write_counter[1].ACLR
resetn => S_write_counter[2].ACLR
resetn => S_write_counter[3].ACLR
resetn => S_write_counter[4].ACLR
resetn => S_write_counter[5].ACLR
resetn => S_write_counter[6].ACLR
resetn => S_counter[0].ACLR
resetn => S_counter[1].ACLR
resetn => S_counter[2].ACLR
resetn => S_counter[3].ACLR
resetn => S_counter[4].ACLR
resetn => S_counter[5].ACLR
resetn => S_counter[6].ACLR
resetn => S_counter[7].ACLR
resetn => S_final_result_buf_2[16].ACLR
resetn => S_final_result_buf_2[17].ACLR
resetn => S_final_result_buf_2[18].ACLR
resetn => S_final_result_buf_2[19].ACLR
resetn => S_final_result_buf_2[20].ACLR
resetn => S_final_result_buf_2[21].ACLR
resetn => S_final_result_buf_2[22].ACLR
resetn => S_final_result_buf_2[23].ACLR
resetn => S_final_result_buf_2[24].ACLR
resetn => S_final_result_buf_2[25].ACLR
resetn => S_final_result_buf_2[26].ACLR
resetn => S_final_result_buf_2[27].ACLR
resetn => S_final_result_buf_2[28].ACLR
resetn => S_final_result_buf_2[29].ACLR
resetn => S_final_result_buf_2[30].ACLR
resetn => S_final_result_buf_2[31].ACLR
resetn => S_final_result_buf_1[16].ACLR
resetn => S_final_result_buf_1[17].ACLR
resetn => S_final_result_buf_1[18].ACLR
resetn => S_final_result_buf_1[19].ACLR
resetn => S_final_result_buf_1[20].ACLR
resetn => S_final_result_buf_1[21].ACLR
resetn => S_final_result_buf_1[22].ACLR
resetn => S_final_result_buf_1[23].ACLR
resetn => S_final_result_buf_1[24].ACLR
resetn => S_final_result_buf_1[25].ACLR
resetn => S_final_result_buf_1[26].ACLR
resetn => S_final_result_buf_1[27].ACLR
resetn => S_final_result_buf_1[28].ACLR
resetn => S_final_result_buf_1[29].ACLR
resetn => S_final_result_buf_1[30].ACLR
resetn => S_final_result_buf_1[31].ACLR
resetn => S_result_buf_8[0].ACLR
resetn => S_result_buf_8[1].ACLR
resetn => S_result_buf_8[2].ACLR
resetn => S_result_buf_8[3].ACLR
resetn => S_result_buf_8[4].ACLR
resetn => S_result_buf_8[5].ACLR
resetn => S_result_buf_8[6].ACLR
resetn => S_result_buf_8[7].ACLR
resetn => S_result_buf_8[8].ACLR
resetn => S_result_buf_8[9].ACLR
resetn => S_result_buf_8[10].ACLR
resetn => S_result_buf_8[11].ACLR
resetn => S_result_buf_8[12].ACLR
resetn => S_result_buf_8[13].ACLR
resetn => S_result_buf_8[14].ACLR
resetn => S_result_buf_8[15].ACLR
resetn => S_result_buf_8[16].ACLR
resetn => S_result_buf_8[17].ACLR
resetn => S_result_buf_8[18].ACLR
resetn => S_result_buf_8[19].ACLR
resetn => S_result_buf_8[20].ACLR
resetn => S_result_buf_8[21].ACLR
resetn => S_result_buf_8[22].ACLR
resetn => S_result_buf_8[23].ACLR
resetn => S_result_buf_8[24].ACLR
resetn => S_result_buf_8[25].ACLR
resetn => S_result_buf_8[26].ACLR
resetn => S_result_buf_8[27].ACLR
resetn => S_result_buf_8[28].ACLR
resetn => S_result_buf_8[29].ACLR
resetn => S_result_buf_8[30].ACLR
resetn => S_result_buf_8[31].ACLR
resetn => S_result_buf_7[0].ACLR
resetn => S_result_buf_7[1].ACLR
resetn => S_result_buf_7[2].ACLR
resetn => S_result_buf_7[3].ACLR
resetn => S_result_buf_7[4].ACLR
resetn => S_result_buf_7[5].ACLR
resetn => S_result_buf_7[6].ACLR
resetn => S_result_buf_7[7].ACLR
resetn => S_result_buf_7[8].ACLR
resetn => S_result_buf_7[9].ACLR
resetn => S_result_buf_7[10].ACLR
resetn => S_result_buf_7[11].ACLR
resetn => S_result_buf_7[12].ACLR
resetn => S_result_buf_7[13].ACLR
resetn => S_result_buf_7[14].ACLR
resetn => S_result_buf_7[15].ACLR
resetn => S_result_buf_7[16].ACLR
resetn => S_result_buf_7[17].ACLR
resetn => S_result_buf_7[18].ACLR
resetn => S_result_buf_7[19].ACLR
resetn => S_result_buf_7[20].ACLR
resetn => S_result_buf_7[21].ACLR
resetn => S_result_buf_7[22].ACLR
resetn => S_result_buf_7[23].ACLR
resetn => S_result_buf_7[24].ACLR
resetn => S_result_buf_7[25].ACLR
resetn => S_result_buf_7[26].ACLR
resetn => S_result_buf_7[27].ACLR
resetn => S_result_buf_7[28].ACLR
resetn => S_result_buf_7[29].ACLR
resetn => S_result_buf_7[30].ACLR
resetn => S_result_buf_7[31].ACLR
resetn => S_result_buf_6[0].ACLR
resetn => S_result_buf_6[1].ACLR
resetn => S_result_buf_6[2].ACLR
resetn => S_result_buf_6[3].ACLR
resetn => S_result_buf_6[4].ACLR
resetn => S_result_buf_6[5].ACLR
resetn => S_result_buf_6[6].ACLR
resetn => S_result_buf_6[7].ACLR
resetn => S_result_buf_6[8].ACLR
resetn => S_result_buf_6[9].ACLR
resetn => S_result_buf_6[10].ACLR
resetn => S_result_buf_6[11].ACLR
resetn => S_result_buf_6[12].ACLR
resetn => S_result_buf_6[13].ACLR
resetn => S_result_buf_6[14].ACLR
resetn => S_result_buf_6[15].ACLR
resetn => S_result_buf_6[16].ACLR
resetn => S_result_buf_6[17].ACLR
resetn => S_result_buf_6[18].ACLR
resetn => S_result_buf_6[19].ACLR
resetn => S_result_buf_6[20].ACLR
resetn => S_result_buf_6[21].ACLR
resetn => S_result_buf_6[22].ACLR
resetn => S_result_buf_6[23].ACLR
resetn => S_result_buf_6[24].ACLR
resetn => S_result_buf_6[25].ACLR
resetn => S_result_buf_6[26].ACLR
resetn => S_result_buf_6[27].ACLR
resetn => S_result_buf_6[28].ACLR
resetn => S_result_buf_6[29].ACLR
resetn => S_result_buf_6[30].ACLR
resetn => S_result_buf_6[31].ACLR
resetn => S_result_buf_5[0].ACLR
resetn => S_result_buf_5[1].ACLR
resetn => S_result_buf_5[2].ACLR
resetn => S_result_buf_5[3].ACLR
resetn => S_result_buf_5[4].ACLR
resetn => S_result_buf_5[5].ACLR
resetn => S_result_buf_5[6].ACLR
resetn => S_result_buf_5[7].ACLR
resetn => S_result_buf_5[8].ACLR
resetn => S_result_buf_5[9].ACLR
resetn => S_result_buf_5[10].ACLR
resetn => S_result_buf_5[11].ACLR
resetn => S_result_buf_5[12].ACLR
resetn => S_result_buf_5[13].ACLR
resetn => S_result_buf_5[14].ACLR
resetn => S_result_buf_5[15].ACLR
resetn => S_result_buf_5[16].ACLR
resetn => S_result_buf_5[17].ACLR
resetn => S_result_buf_5[18].ACLR
resetn => S_result_buf_5[19].ACLR
resetn => S_result_buf_5[20].ACLR
resetn => S_result_buf_5[21].ACLR
resetn => S_result_buf_5[22].ACLR
resetn => S_result_buf_5[23].ACLR
resetn => S_result_buf_5[24].ACLR
resetn => S_result_buf_5[25].ACLR
resetn => S_result_buf_5[26].ACLR
resetn => S_result_buf_5[27].ACLR
resetn => S_result_buf_5[28].ACLR
resetn => S_result_buf_5[29].ACLR
resetn => S_result_buf_5[30].ACLR
resetn => S_result_buf_5[31].ACLR
resetn => S_result_buf_4[0].ACLR
resetn => S_result_buf_4[1].ACLR
resetn => S_result_buf_4[2].ACLR
resetn => S_result_buf_4[3].ACLR
resetn => S_result_buf_4[4].ACLR
resetn => S_result_buf_4[5].ACLR
resetn => S_result_buf_4[6].ACLR
resetn => S_result_buf_4[7].ACLR
resetn => S_result_buf_4[8].ACLR
resetn => S_result_buf_4[9].ACLR
resetn => S_result_buf_4[10].ACLR
resetn => S_result_buf_4[11].ACLR
resetn => S_result_buf_4[12].ACLR
resetn => S_result_buf_4[13].ACLR
resetn => S_result_buf_4[14].ACLR
resetn => S_result_buf_4[15].ACLR
resetn => S_result_buf_4[16].ACLR
resetn => S_result_buf_4[17].ACLR
resetn => S_result_buf_4[18].ACLR
resetn => S_result_buf_4[19].ACLR
resetn => S_result_buf_4[20].ACLR
resetn => S_result_buf_4[21].ACLR
resetn => S_result_buf_4[22].ACLR
resetn => S_result_buf_4[23].ACLR
resetn => S_result_buf_4[24].ACLR
resetn => S_result_buf_4[25].ACLR
resetn => S_result_buf_4[26].ACLR
resetn => S_result_buf_4[27].ACLR
resetn => S_result_buf_4[28].ACLR
resetn => S_result_buf_4[29].ACLR
resetn => S_result_buf_4[30].ACLR
resetn => S_result_buf_4[31].ACLR
resetn => S_result_buf_3[0].ACLR
resetn => S_result_buf_3[1].ACLR
resetn => S_result_buf_3[2].ACLR
resetn => S_result_buf_3[3].ACLR
resetn => S_result_buf_3[4].ACLR
resetn => S_result_buf_3[5].ACLR
resetn => S_result_buf_3[6].ACLR
resetn => S_result_buf_3[7].ACLR
resetn => S_result_buf_3[8].ACLR
resetn => S_result_buf_3[9].ACLR
resetn => S_result_buf_3[10].ACLR
resetn => S_result_buf_3[11].ACLR
resetn => S_result_buf_3[12].ACLR
resetn => S_result_buf_3[13].ACLR
resetn => S_result_buf_3[14].ACLR
resetn => S_result_buf_3[15].ACLR
resetn => S_result_buf_3[16].ACLR
resetn => S_result_buf_3[17].ACLR
resetn => S_result_buf_3[18].ACLR
resetn => S_result_buf_3[19].ACLR
resetn => S_result_buf_3[20].ACLR
resetn => S_result_buf_3[21].ACLR
resetn => S_result_buf_3[22].ACLR
resetn => S_result_buf_3[23].ACLR
resetn => S_result_buf_3[24].ACLR
resetn => S_result_buf_3[25].ACLR
resetn => S_result_buf_3[26].ACLR
resetn => S_result_buf_3[27].ACLR
resetn => S_result_buf_3[28].ACLR
resetn => S_result_buf_3[29].ACLR
resetn => S_result_buf_3[30].ACLR
resetn => S_result_buf_3[31].ACLR
resetn => S_result_buf_2[0].ACLR
resetn => S_result_buf_2[1].ACLR
resetn => S_result_buf_2[2].ACLR
resetn => S_result_buf_2[3].ACLR
resetn => S_result_buf_2[4].ACLR
resetn => S_result_buf_2[5].ACLR
resetn => S_result_buf_2[6].ACLR
resetn => S_result_buf_2[7].ACLR
resetn => S_result_buf_2[8].ACLR
resetn => S_result_buf_2[9].ACLR
resetn => S_result_buf_2[10].ACLR
resetn => S_result_buf_2[11].ACLR
resetn => S_result_buf_2[12].ACLR
resetn => S_result_buf_2[13].ACLR
resetn => S_result_buf_2[14].ACLR
resetn => S_result_buf_2[15].ACLR
resetn => S_result_buf_2[16].ACLR
resetn => S_result_buf_2[17].ACLR
resetn => S_result_buf_2[18].ACLR
resetn => S_result_buf_2[19].ACLR
resetn => S_result_buf_2[20].ACLR
resetn => S_result_buf_2[21].ACLR
resetn => S_result_buf_2[22].ACLR
resetn => S_result_buf_2[23].ACLR
resetn => S_result_buf_2[24].ACLR
resetn => S_result_buf_2[25].ACLR
resetn => S_result_buf_2[26].ACLR
resetn => S_result_buf_2[27].ACLR
resetn => S_result_buf_2[28].ACLR
resetn => S_result_buf_2[29].ACLR
resetn => S_result_buf_2[30].ACLR
resetn => S_result_buf_2[31].ACLR
resetn => S_result_buf_1[0].ACLR
resetn => S_result_buf_1[1].ACLR
resetn => S_result_buf_1[2].ACLR
resetn => S_result_buf_1[3].ACLR
resetn => S_result_buf_1[4].ACLR
resetn => S_result_buf_1[5].ACLR
resetn => S_result_buf_1[6].ACLR
resetn => S_result_buf_1[7].ACLR
resetn => S_result_buf_1[8].ACLR
resetn => S_result_buf_1[9].ACLR
resetn => S_result_buf_1[10].ACLR
resetn => S_result_buf_1[11].ACLR
resetn => S_result_buf_1[12].ACLR
resetn => S_result_buf_1[13].ACLR
resetn => S_result_buf_1[14].ACLR
resetn => S_result_buf_1[15].ACLR
resetn => S_result_buf_1[16].ACLR
resetn => S_result_buf_1[17].ACLR
resetn => S_result_buf_1[18].ACLR
resetn => S_result_buf_1[19].ACLR
resetn => S_result_buf_1[20].ACLR
resetn => S_result_buf_1[21].ACLR
resetn => S_result_buf_1[22].ACLR
resetn => S_result_buf_1[23].ACLR
resetn => S_result_buf_1[24].ACLR
resetn => S_result_buf_1[25].ACLR
resetn => S_result_buf_1[26].ACLR
resetn => S_result_buf_1[27].ACLR
resetn => S_result_buf_1[28].ACLR
resetn => S_result_buf_1[29].ACLR
resetn => S_result_buf_1[30].ACLR
resetn => S_result_buf_1[31].ACLR
resetn => S_result[0].ACLR
resetn => S_result[1].ACLR
resetn => S_result[2].ACLR
resetn => S_result[3].ACLR
resetn => S_result[4].ACLR
resetn => S_result[5].ACLR
resetn => S_result[6].ACLR
resetn => S_result[7].ACLR
resetn => S_result[8].ACLR
resetn => S_result[9].ACLR
resetn => S_result[10].ACLR
resetn => S_result[11].ACLR
resetn => S_result[12].ACLR
resetn => S_result[13].ACLR
resetn => S_result[14].ACLR
resetn => S_result[15].ACLR
resetn => S_result[16].ACLR
resetn => S_result[17].ACLR
resetn => S_result[18].ACLR
resetn => S_result[19].ACLR
resetn => S_result[20].ACLR
resetn => S_result[21].ACLR
resetn => S_result[22].ACLR
resetn => S_result[23].ACLR
resetn => S_result[24].ACLR
resetn => S_result[25].ACLR
resetn => S_result[26].ACLR
resetn => S_result[27].ACLR
resetn => S_result[28].ACLR
resetn => S_result[29].ACLR
resetn => S_result[30].ACLR
resetn => S_result[31].ACLR
resetn => compute_T_in_S_buf_2[0].ACLR
resetn => compute_T_in_S_buf_2[1].ACLR
resetn => compute_T_in_S_buf_2[2].ACLR
resetn => compute_T_in_S_buf_2[3].ACLR
resetn => compute_T_in_S_buf_2[4].ACLR
resetn => compute_T_in_S_buf_2[5].ACLR
resetn => compute_T_in_S_buf_2[6].ACLR
resetn => compute_T_in_S_buf_2[7].ACLR
resetn => compute_T_in_S_buf_2[8].ACLR
resetn => compute_T_in_S_buf_2[9].ACLR
resetn => compute_T_in_S_buf_2[10].ACLR
resetn => compute_T_in_S_buf_2[11].ACLR
resetn => compute_T_in_S_buf_2[12].ACLR
resetn => compute_T_in_S_buf_2[13].ACLR
resetn => compute_T_in_S_buf_2[14].ACLR
resetn => compute_T_in_S_buf_2[15].ACLR
resetn => compute_T_in_S_buf_2[16].ACLR
resetn => compute_T_in_S_buf_2[17].ACLR
resetn => compute_T_in_S_buf_2[18].ACLR
resetn => compute_T_in_S_buf_2[19].ACLR
resetn => compute_T_in_S_buf_2[20].ACLR
resetn => compute_T_in_S_buf_2[21].ACLR
resetn => compute_T_in_S_buf_2[22].ACLR
resetn => compute_T_in_S_buf_2[23].ACLR
resetn => compute_T_in_S_buf_2[24].ACLR
resetn => compute_T_in_S_buf_2[25].ACLR
resetn => compute_T_in_S_buf_2[26].ACLR
resetn => compute_T_in_S_buf_2[27].ACLR
resetn => compute_T_in_S_buf_2[28].ACLR
resetn => compute_T_in_S_buf_2[29].ACLR
resetn => compute_T_in_S_buf_2[30].ACLR
resetn => compute_T_in_S_buf_2[31].ACLR
resetn => compute_T_in_S_buf_1[0].ACLR
resetn => compute_T_in_S_buf_1[1].ACLR
resetn => compute_T_in_S_buf_1[2].ACLR
resetn => compute_T_in_S_buf_1[3].ACLR
resetn => compute_T_in_S_buf_1[4].ACLR
resetn => compute_T_in_S_buf_1[5].ACLR
resetn => compute_T_in_S_buf_1[6].ACLR
resetn => compute_T_in_S_buf_1[7].ACLR
resetn => compute_T_in_S_buf_1[8].ACLR
resetn => compute_T_in_S_buf_1[9].ACLR
resetn => compute_T_in_S_buf_1[10].ACLR
resetn => compute_T_in_S_buf_1[11].ACLR
resetn => compute_T_in_S_buf_1[12].ACLR
resetn => compute_T_in_S_buf_1[13].ACLR
resetn => compute_T_in_S_buf_1[14].ACLR
resetn => compute_T_in_S_buf_1[15].ACLR
resetn => compute_T_in_S_buf_1[16].ACLR
resetn => compute_T_in_S_buf_1[17].ACLR
resetn => compute_T_in_S_buf_1[18].ACLR
resetn => compute_T_in_S_buf_1[19].ACLR
resetn => compute_T_in_S_buf_1[20].ACLR
resetn => compute_T_in_S_buf_1[21].ACLR
resetn => compute_T_in_S_buf_1[22].ACLR
resetn => compute_T_in_S_buf_1[23].ACLR
resetn => compute_T_in_S_buf_1[24].ACLR
resetn => compute_T_in_S_buf_1[25].ACLR
resetn => compute_T_in_S_buf_1[26].ACLR
resetn => compute_T_in_S_buf_1[27].ACLR
resetn => compute_T_in_S_buf_1[28].ACLR
resetn => compute_T_in_S_buf_1[29].ACLR
resetn => compute_T_in_S_buf_1[30].ACLR
resetn => compute_T_in_S_buf_1[31].ACLR
resetn => T_counter[0].ACLR
resetn => T_counter[1].ACLR
resetn => T_counter[2].ACLR
resetn => T_counter[3].ACLR
resetn => T_counter[4].ACLR
resetn => T_counter[5].ACLR
resetn => T_counter[6].ACLR
resetn => T_result_buf_8[0].ACLR
resetn => T_result_buf_8[1].ACLR
resetn => T_result_buf_8[2].ACLR
resetn => T_result_buf_8[3].ACLR
resetn => T_result_buf_8[4].ACLR
resetn => T_result_buf_8[5].ACLR
resetn => T_result_buf_8[6].ACLR
resetn => T_result_buf_8[7].ACLR
resetn => T_result_buf_8[8].ACLR
resetn => T_result_buf_8[9].ACLR
resetn => T_result_buf_8[10].ACLR
resetn => T_result_buf_8[11].ACLR
resetn => T_result_buf_8[12].ACLR
resetn => T_result_buf_8[13].ACLR
resetn => T_result_buf_8[14].ACLR
resetn => T_result_buf_8[15].ACLR
resetn => T_result_buf_8[16].ACLR
resetn => T_result_buf_8[17].ACLR
resetn => T_result_buf_8[18].ACLR
resetn => T_result_buf_8[19].ACLR
resetn => T_result_buf_8[20].ACLR
resetn => T_result_buf_8[21].ACLR
resetn => T_result_buf_8[22].ACLR
resetn => T_result_buf_8[23].ACLR
resetn => T_result_buf_8[24].ACLR
resetn => T_result_buf_8[25].ACLR
resetn => T_result_buf_8[26].ACLR
resetn => T_result_buf_8[27].ACLR
resetn => T_result_buf_8[28].ACLR
resetn => T_result_buf_8[29].ACLR
resetn => T_result_buf_8[30].ACLR
resetn => T_result_buf_8[31].ACLR
resetn => T_result_buf_7[0].ACLR
resetn => T_result_buf_7[1].ACLR
resetn => T_result_buf_7[2].ACLR
resetn => T_result_buf_7[3].ACLR
resetn => T_result_buf_7[4].ACLR
resetn => T_result_buf_7[5].ACLR
resetn => T_result_buf_7[6].ACLR
resetn => T_result_buf_7[7].ACLR
resetn => T_result_buf_7[8].ACLR
resetn => T_result_buf_7[9].ACLR
resetn => T_result_buf_7[10].ACLR
resetn => T_result_buf_7[11].ACLR
resetn => T_result_buf_7[12].ACLR
resetn => T_result_buf_7[13].ACLR
resetn => T_result_buf_7[14].ACLR
resetn => T_result_buf_7[15].ACLR
resetn => T_result_buf_7[16].ACLR
resetn => T_result_buf_7[17].ACLR
resetn => T_result_buf_7[18].ACLR
resetn => T_result_buf_7[19].ACLR
resetn => T_result_buf_7[20].ACLR
resetn => T_result_buf_7[21].ACLR
resetn => T_result_buf_7[22].ACLR
resetn => T_result_buf_7[23].ACLR
resetn => T_result_buf_7[24].ACLR
resetn => T_result_buf_7[25].ACLR
resetn => T_result_buf_7[26].ACLR
resetn => T_result_buf_7[27].ACLR
resetn => T_result_buf_7[28].ACLR
resetn => T_result_buf_7[29].ACLR
resetn => T_result_buf_7[30].ACLR
resetn => T_result_buf_7[31].ACLR
resetn => T_result_buf_6[0].ACLR
resetn => T_result_buf_6[1].ACLR
resetn => T_result_buf_6[2].ACLR
resetn => T_result_buf_6[3].ACLR
resetn => T_result_buf_6[4].ACLR
resetn => T_result_buf_6[5].ACLR
resetn => T_result_buf_6[6].ACLR
resetn => T_result_buf_6[7].ACLR
resetn => T_result_buf_6[8].ACLR
resetn => T_result_buf_6[9].ACLR
resetn => T_result_buf_6[10].ACLR
resetn => T_result_buf_6[11].ACLR
resetn => T_result_buf_6[12].ACLR
resetn => T_result_buf_6[13].ACLR
resetn => T_result_buf_6[14].ACLR
resetn => T_result_buf_6[15].ACLR
resetn => T_result_buf_6[16].ACLR
resetn => T_result_buf_6[17].ACLR
resetn => T_result_buf_6[18].ACLR
resetn => T_result_buf_6[19].ACLR
resetn => T_result_buf_6[20].ACLR
resetn => T_result_buf_6[21].ACLR
resetn => T_result_buf_6[22].ACLR
resetn => T_result_buf_6[23].ACLR
resetn => T_result_buf_6[24].ACLR
resetn => T_result_buf_6[25].ACLR
resetn => T_result_buf_6[26].ACLR
resetn => T_result_buf_6[27].ACLR
resetn => T_result_buf_6[28].ACLR
resetn => T_result_buf_6[29].ACLR
resetn => T_result_buf_6[30].ACLR
resetn => T_result_buf_6[31].ACLR
resetn => T_result_buf_5[0].ACLR
resetn => T_result_buf_5[1].ACLR
resetn => T_result_buf_5[2].ACLR
resetn => T_result_buf_5[3].ACLR
resetn => T_result_buf_5[4].ACLR
resetn => T_result_buf_5[5].ACLR
resetn => T_result_buf_5[6].ACLR
resetn => T_result_buf_5[7].ACLR
resetn => T_result_buf_5[8].ACLR
resetn => T_result_buf_5[9].ACLR
resetn => T_result_buf_5[10].ACLR
resetn => T_result_buf_5[11].ACLR
resetn => T_result_buf_5[12].ACLR
resetn => T_result_buf_5[13].ACLR
resetn => T_result_buf_5[14].ACLR
resetn => T_result_buf_5[15].ACLR
resetn => T_result_buf_5[16].ACLR
resetn => T_result_buf_5[17].ACLR
resetn => T_result_buf_5[18].ACLR
resetn => T_result_buf_5[19].ACLR
resetn => T_result_buf_5[20].ACLR
resetn => T_result_buf_5[21].ACLR
resetn => T_result_buf_5[22].ACLR
resetn => T_result_buf_5[23].ACLR
resetn => T_result_buf_5[24].ACLR
resetn => T_result_buf_5[25].ACLR
resetn => T_result_buf_5[26].ACLR
resetn => T_result_buf_5[27].ACLR
resetn => T_result_buf_5[28].ACLR
resetn => T_result_buf_5[29].ACLR
resetn => T_result_buf_5[30].ACLR
resetn => T_result_buf_5[31].ACLR
resetn => T_result_buf_4[0].ACLR
resetn => T_result_buf_4[1].ACLR
resetn => T_result_buf_4[2].ACLR
resetn => T_result_buf_4[3].ACLR
resetn => T_result_buf_4[4].ACLR
resetn => T_result_buf_4[5].ACLR
resetn => T_result_buf_4[6].ACLR
resetn => T_result_buf_4[7].ACLR
resetn => T_result_buf_4[8].ACLR
resetn => T_result_buf_4[9].ACLR
resetn => T_result_buf_4[10].ACLR
resetn => T_result_buf_4[11].ACLR
resetn => T_result_buf_4[12].ACLR
resetn => T_result_buf_4[13].ACLR
resetn => T_result_buf_4[14].ACLR
resetn => T_result_buf_4[15].ACLR
resetn => T_result_buf_4[16].ACLR
resetn => T_result_buf_4[17].ACLR
resetn => T_result_buf_4[18].ACLR
resetn => T_result_buf_4[19].ACLR
resetn => T_result_buf_4[20].ACLR
resetn => T_result_buf_4[21].ACLR
resetn => T_result_buf_4[22].ACLR
resetn => T_result_buf_4[23].ACLR
resetn => T_result_buf_4[24].ACLR
resetn => T_result_buf_4[25].ACLR
resetn => T_result_buf_4[26].ACLR
resetn => T_result_buf_4[27].ACLR
resetn => T_result_buf_4[28].ACLR
resetn => T_result_buf_4[29].ACLR
resetn => T_result_buf_4[30].ACLR
resetn => T_result_buf_4[31].ACLR
resetn => T_result_buf_3[0].ACLR
resetn => T_result_buf_3[1].ACLR
resetn => T_result_buf_3[2].ACLR
resetn => T_result_buf_3[3].ACLR
resetn => T_result_buf_3[4].ACLR
resetn => T_result_buf_3[5].ACLR
resetn => T_result_buf_3[6].ACLR
resetn => T_result_buf_3[7].ACLR
resetn => T_result_buf_3[8].ACLR
resetn => T_result_buf_3[9].ACLR
resetn => T_result_buf_3[10].ACLR
resetn => T_result_buf_3[11].ACLR
resetn => T_result_buf_3[12].ACLR
resetn => T_result_buf_3[13].ACLR
resetn => T_result_buf_3[14].ACLR
resetn => T_result_buf_3[15].ACLR
resetn => T_result_buf_3[16].ACLR
resetn => T_result_buf_3[17].ACLR
resetn => T_result_buf_3[18].ACLR
resetn => T_result_buf_3[19].ACLR
resetn => T_result_buf_3[20].ACLR
resetn => T_result_buf_3[21].ACLR
resetn => T_result_buf_3[22].ACLR
resetn => T_result_buf_3[23].ACLR
resetn => T_result_buf_3[24].ACLR
resetn => T_result_buf_3[25].ACLR
resetn => T_result_buf_3[26].ACLR
resetn => T_result_buf_3[27].ACLR
resetn => T_result_buf_3[28].ACLR
resetn => T_result_buf_3[29].ACLR
resetn => T_result_buf_3[30].ACLR
resetn => T_result_buf_3[31].ACLR
resetn => T_result_buf_2[0].ACLR
resetn => T_result_buf_2[1].ACLR
resetn => T_result_buf_2[2].ACLR
resetn => T_result_buf_2[3].ACLR
resetn => T_result_buf_2[4].ACLR
resetn => T_result_buf_2[5].ACLR
resetn => T_result_buf_2[6].ACLR
resetn => T_result_buf_2[7].ACLR
resetn => T_result_buf_2[8].ACLR
resetn => T_result_buf_2[9].ACLR
resetn => T_result_buf_2[10].ACLR
resetn => T_result_buf_2[11].ACLR
resetn => T_result_buf_2[12].ACLR
resetn => T_result_buf_2[13].ACLR
resetn => T_result_buf_2[14].ACLR
resetn => T_result_buf_2[15].ACLR
resetn => T_result_buf_2[16].ACLR
resetn => T_result_buf_2[17].ACLR
resetn => T_result_buf_2[18].ACLR
resetn => T_result_buf_2[19].ACLR
resetn => T_result_buf_2[20].ACLR
resetn => T_result_buf_2[21].ACLR
resetn => T_result_buf_2[22].ACLR
resetn => T_result_buf_2[23].ACLR
resetn => T_result_buf_2[24].ACLR
resetn => T_result_buf_2[25].ACLR
resetn => T_result_buf_2[26].ACLR
resetn => T_result_buf_2[27].ACLR
resetn => T_result_buf_2[28].ACLR
resetn => T_result_buf_2[29].ACLR
resetn => T_result_buf_2[30].ACLR
resetn => T_result_buf_2[31].ACLR
resetn => T_result_buf_1[0].ACLR
resetn => T_result_buf_1[1].ACLR
resetn => T_result_buf_1[2].ACLR
resetn => T_result_buf_1[3].ACLR
resetn => T_result_buf_1[4].ACLR
resetn => T_result_buf_1[5].ACLR
resetn => T_result_buf_1[6].ACLR
resetn => T_result_buf_1[7].ACLR
resetn => T_result_buf_1[8].ACLR
resetn => T_result_buf_1[9].ACLR
resetn => T_result_buf_1[10].ACLR
resetn => T_result_buf_1[11].ACLR
resetn => T_result_buf_1[12].ACLR
resetn => T_result_buf_1[13].ACLR
resetn => T_result_buf_1[14].ACLR
resetn => T_result_buf_1[15].ACLR
resetn => T_result_buf_1[16].ACLR
resetn => T_result_buf_1[17].ACLR
resetn => T_result_buf_1[18].ACLR
resetn => T_result_buf_1[19].ACLR
resetn => T_result_buf_1[20].ACLR
resetn => T_result_buf_1[21].ACLR
resetn => T_result_buf_1[22].ACLR
resetn => T_result_buf_1[23].ACLR
resetn => T_result_buf_1[24].ACLR
resetn => T_result_buf_1[25].ACLR
resetn => T_result_buf_1[26].ACLR
resetn => T_result_buf_1[27].ACLR
resetn => T_result_buf_1[28].ACLR
resetn => T_result_buf_1[29].ACLR
resetn => T_result_buf_1[30].ACLR
resetn => T_result_buf_1[31].ACLR
resetn => T_result[0].ACLR
resetn => T_result[1].ACLR
resetn => T_result[2].ACLR
resetn => T_result[3].ACLR
resetn => T_result[4].ACLR
resetn => T_result[5].ACLR
resetn => T_result[6].ACLR
resetn => T_result[7].ACLR
resetn => T_result[8].ACLR
resetn => T_result[9].ACLR
resetn => T_result[10].ACLR
resetn => T_result[11].ACLR
resetn => T_result[12].ACLR
resetn => T_result[13].ACLR
resetn => T_result[14].ACLR
resetn => T_result[15].ACLR
resetn => T_result[16].ACLR
resetn => T_result[17].ACLR
resetn => T_result[18].ACLR
resetn => T_result[19].ACLR
resetn => T_result[20].ACLR
resetn => T_result[21].ACLR
resetn => T_result[22].ACLR
resetn => T_result[23].ACLR
resetn => T_result[24].ACLR
resetn => T_result[25].ACLR
resetn => T_result[26].ACLR
resetn => T_result[27].ACLR
resetn => T_result[28].ACLR
resetn => T_result[29].ACLR
resetn => T_result[30].ACLR
resetn => T_result[31].ACLR
resetn => store_SP_buf_2[0].ACLR
resetn => store_SP_buf_2[1].ACLR
resetn => store_SP_buf_2[2].ACLR
resetn => store_SP_buf_2[3].ACLR
resetn => store_SP_buf_2[4].ACLR
resetn => store_SP_buf_2[5].ACLR
resetn => store_SP_buf_2[6].ACLR
resetn => store_SP_buf_2[7].ACLR
resetn => store_SP_buf_2[8].ACLR
resetn => store_SP_buf_2[9].ACLR
resetn => store_SP_buf_2[10].ACLR
resetn => store_SP_buf_2[11].ACLR
resetn => store_SP_buf_2[12].ACLR
resetn => store_SP_buf_2[13].ACLR
resetn => store_SP_buf_2[14].ACLR
resetn => store_SP_buf_2[15].ACLR
resetn => store_SP_buf_1[0].ACLR
resetn => store_SP_buf_1[1].ACLR
resetn => store_SP_buf_1[2].ACLR
resetn => store_SP_buf_1[3].ACLR
resetn => store_SP_buf_1[4].ACLR
resetn => store_SP_buf_1[5].ACLR
resetn => store_SP_buf_1[6].ACLR
resetn => store_SP_buf_1[7].ACLR
resetn => store_SP_buf_1[8].ACLR
resetn => store_SP_buf_1[9].ACLR
resetn => store_SP_buf_1[10].ACLR
resetn => store_SP_buf_1[11].ACLR
resetn => store_SP_buf_1[12].ACLR
resetn => store_SP_buf_1[13].ACLR
resetn => store_SP_buf_1[14].ACLR
resetn => store_SP_buf_1[15].ACLR
resetn => write_data_a_buf_1[0].ACLR
resetn => write_data_a_buf_1[1].ACLR
resetn => write_data_a_buf_1[2].ACLR
resetn => write_data_a_buf_1[3].ACLR
resetn => write_data_a_buf_1[4].ACLR
resetn => write_data_a_buf_1[5].ACLR
resetn => write_data_a_buf_1[6].ACLR
resetn => write_data_a_buf_1[7].ACLR
resetn => write_data_a_buf_1[8].ACLR
resetn => write_data_a_buf_1[9].ACLR
resetn => write_data_a_buf_1[10].ACLR
resetn => write_data_a_buf_1[11].ACLR
resetn => write_data_a_buf_1[12].ACLR
resetn => write_data_a_buf_1[13].ACLR
resetn => write_data_a_buf_1[14].ACLR
resetn => write_data_a_buf_1[15].ACLR
resetn => SP_read_counter[0].ACLR
resetn => SP_read_counter[1].ACLR
resetn => SP_read_counter[2].ACLR
resetn => SP_read_counter[3].ACLR
resetn => SP_read_counter[4].ACLR
resetn => SP_read_counter[5].ACLR
resetn => SP_read_counter[6].ACLR
resetn => SP_read_counter[7].ACLR
resetn => C_pos[0].ACLR
resetn => C_pos[1].ACLR
resetn => C_pos[2].ACLR
resetn => C_pos[3].ACLR
resetn => C_pos[4].ACLR
resetn => C_trans_pos[0].ACLR
resetn => C_trans_pos[1].ACLR
resetn => C_trans_pos[2].ACLR
resetn => C_trans_pos[3].ACLR
resetn => C_trans_pos[4].ACLR
resetn => U_finished.ACLR
resetn => Y_finished.ACLR
resetn => V_write_ctrl.ACLR
resetn => U_write_ctrl.ACLR
resetn => Y_write_ctrl.ACLR
resetn => V_read_ctrl.ACLR
resetn => U_read_ctrl.ACLR
resetn => Y_read_ctrl.ACLR
resetn => read_add_b_1_in_writeS[0].ACLR
resetn => read_add_b_1_in_writeS[1].ACLR
resetn => read_add_b_1_in_writeS[2].ACLR
resetn => read_add_b_1_in_writeS[3].ACLR
resetn => read_add_b_1_in_writeS[4].ACLR
resetn => read_add_b_1_in_writeS[5].ACLR
resetn => read_add_b_1_in_writeS[6].ACLR
resetn => ci_write[0].ACLR
resetn => ci_write[1].ACLR
resetn => ri_write[0].ACLR
resetn => ri_write[1].ACLR
resetn => ri_write[2].ACLR
resetn => cb_write[0].ACLR
resetn => cb_write[1].ACLR
resetn => cb_write[2].ACLR
resetn => cb_write[3].ACLR
resetn => cb_write[4].ACLR
resetn => cb_write[5].ACLR
resetn => cb_write[6].ACLR
resetn => rb_write[0].ACLR
resetn => rb_write[1].ACLR
resetn => rb_write[2].ACLR
resetn => rb_write[3].ACLR
resetn => rb_write[4].ACLR
resetn => rb_write[5].ACLR
resetn => ci[0].ACLR
resetn => ci[1].ACLR
resetn => ci[2].ACLR
resetn => ri[0].ACLR
resetn => ri[1].ACLR
resetn => ri[2].ACLR
resetn => cb[0].ACLR
resetn => cb[1].ACLR
resetn => cb[2].ACLR
resetn => cb[3].ACLR
resetn => cb[4].ACLR
resetn => cb[5].ACLR
resetn => cb[6].ACLR
resetn => rb[0].ACLR
resetn => rb[1].ACLR
resetn => rb[2].ACLR
resetn => rb[3].ACLR
resetn => rb[4].ACLR
resetn => rb[5].ACLR
resetn => SP_write_offset_ctrl.ACLR
resetn => SP_read_offset_ctrl.ACLR
resetn => ram3_read_counter[0].ACLR
resetn => ram3_read_counter[1].ACLR
resetn => ram3_read_counter[2].ACLR
resetn => ram3_read_counter[3].ACLR
resetn => ram3_read_counter[4].ACLR
resetn => ram3_read_counter[5].ACLR
resetn => ram3_read_counter[6].ACLR
resetn => shift_bits[0].ACLR
resetn => shift_bits[1].ACLR
resetn => shift_bits[2].ACLR
resetn => shift_bits[3].ACLR
resetn => shift_bits[4].ACLR
resetn => bits_left[0].ACLR
resetn => bits_left[1].ACLR
resetn => bits_left[2].ACLR
resetn => bits_left[3].ACLR
resetn => bits_left[4].ACLR
resetn => bits_left[5].ACLR
resetn => first_2bits[0].ACLR
resetn => first_2bits[1].ACLR
resetn => BIST_read_buf[0].ACLR
resetn => BIST_read_buf[1].ACLR
resetn => BIST_read_buf[2].ACLR
resetn => BIST_read_buf[3].ACLR
resetn => BIST_read_buf[4].ACLR
resetn => BIST_read_buf[5].ACLR
resetn => BIST_read_buf[6].ACLR
resetn => BIST_read_buf[7].ACLR
resetn => BIST_read_buf[8].ACLR
resetn => BIST_read_buf[9].ACLR
resetn => BIST_read_buf[10].ACLR
resetn => BIST_read_buf[11].ACLR
resetn => BIST_read_buf[12].ACLR
resetn => BIST_read_buf[13].ACLR
resetn => BIST_read_buf[14].ACLR
resetn => BIST_read_buf[15].ACLR
resetn => BIST_read_buf[16].ACLR
resetn => BIST_read_buf[17].ACLR
resetn => BIST_read_buf[18].ACLR
resetn => BIST_read_buf[19].ACLR
resetn => BIST_read_buf[20].ACLR
resetn => BIST_read_buf[21].ACLR
resetn => BIST_read_buf[22].ACLR
resetn => BIST_read_buf[23].ACLR
resetn => BIST_read_buf[24].ACLR
resetn => BIST_read_buf[25].ACLR
resetn => BIST_read_buf[26].ACLR
resetn => BIST_read_buf[27].ACLR
resetn => BIST_read_buf[28].ACLR
resetn => BIST_read_buf[29].ACLR
resetn => BIST_read_buf[30].ACLR
resetn => BIST_read_buf[31].ACLR
resetn => z_pos[0].ACLR
resetn => z_pos[1].ACLR
resetn => z_pos[2].ACLR
resetn => z_pos[3].ACLR
resetn => z_pos[4].ACLR
resetn => z_pos[5].ACLR
resetn => z_pos[6].ACLR
resetn => Q_pos[0].ACLR
resetn => Q_pos[1].ACLR
resetn => Q_pos[2].ACLR
resetn => Q_pos[3].ACLR
resetn => Q_pos[4].ACLR
resetn => Q_pos[5].ACLR
resetn => Q_selected.ACLR
resetn => BIST_read_counter[0].ACLR
resetn => BIST_read_counter[1].ACLR
resetn => BIST_read_counter[2].ACLR
resetn => BIST_read_counter[3].ACLR
resetn => BIST_read_counter[4].ACLR
resetn => BIST_read_counter[5].ACLR
resetn => BIST_read_counter[6].ACLR
resetn => SRAM_BIST_addr[0].ACLR
resetn => SRAM_BIST_addr[1].ACLR
resetn => SRAM_BIST_addr[2].ACLR
resetn => SRAM_BIST_addr[3].ACLR
resetn => SRAM_BIST_addr[4].ACLR
resetn => SRAM_BIST_addr[5].ACLR
resetn => SRAM_BIST_addr[6].ACLR
resetn => SRAM_BIST_addr[7].ACLR
resetn => SRAM_BIST_addr[8].ACLR
resetn => SRAM_BIST_addr[9].ACLR
resetn => SRAM_BIST_addr[10].ACLR
resetn => SRAM_BIST_addr[11].ACLR
resetn => SRAM_BIST_addr[12].ACLR
resetn => SRAM_BIST_addr[13].ACLR
resetn => SRAM_BIST_addr[14].ACLR
resetn => SRAM_BIST_addr[15].ACLR
resetn => SRAM_BIST_addr[16].ACLR
resetn => SRAM_BIST_addr[17].ACLR
resetn => write_enable_a_3.ACLR
resetn => write_data_a_3[0].ACLR
resetn => write_data_a_3[1].ACLR
resetn => write_data_a_3[2].ACLR
resetn => write_data_a_3[3].ACLR
resetn => write_data_a_3[4].ACLR
resetn => write_data_a_3[5].ACLR
resetn => write_data_a_3[6].ACLR
resetn => write_data_a_3[7].ACLR
resetn => write_data_a_3[8].ACLR
resetn => write_data_a_3[9].ACLR
resetn => write_data_a_3[10].ACLR
resetn => write_data_a_3[11].ACLR
resetn => write_data_a_3[12].ACLR
resetn => write_data_a_3[13].ACLR
resetn => write_data_a_3[14].ACLR
resetn => write_data_a_3[15].ACLR
resetn => write_data_a_3[16].ACLR
resetn => write_data_a_3[17].ACLR
resetn => write_data_a_3[18].ACLR
resetn => write_data_a_3[19].ACLR
resetn => write_data_a_3[20].ACLR
resetn => write_data_a_3[21].ACLR
resetn => write_data_a_3[22].ACLR
resetn => write_data_a_3[23].ACLR
resetn => write_data_a_3[24].ACLR
resetn => write_data_a_3[25].ACLR
resetn => write_data_a_3[26].ACLR
resetn => write_data_a_3[27].ACLR
resetn => write_data_a_3[28].ACLR
resetn => write_data_a_3[29].ACLR
resetn => write_data_a_3[30].ACLR
resetn => write_data_a_3[31].ACLR
resetn => address_b_3[0].ACLR
resetn => address_b_3[1].ACLR
resetn => address_b_3[2].ACLR
resetn => address_b_3[3].ACLR
resetn => address_b_3[4].ACLR
resetn => address_b_3[5].ACLR
resetn => address_b_3[6].ACLR
resetn => address_a_3[0].ACLR
resetn => address_a_3[1].ACLR
resetn => address_a_3[2].ACLR
resetn => address_a_3[3].ACLR
resetn => address_a_3[4].ACLR
resetn => address_a_3[5].ACLR
resetn => address_a_3[6].ACLR
resetn => M3_enable.ACLR
resetn => write_enable_a_2.ACLR
resetn => write_data_a_2[0].ACLR
resetn => write_data_a_2[1].ACLR
resetn => write_data_a_2[2].ACLR
resetn => write_data_a_2[3].ACLR
resetn => write_data_a_2[4].ACLR
resetn => write_data_a_2[5].ACLR
resetn => write_data_a_2[6].ACLR
resetn => write_data_a_2[7].ACLR
resetn => write_data_a_2[8].ACLR
resetn => write_data_a_2[9].ACLR
resetn => write_data_a_2[10].ACLR
resetn => write_data_a_2[11].ACLR
resetn => write_data_a_2[12].ACLR
resetn => write_data_a_2[13].ACLR
resetn => write_data_a_2[14].ACLR
resetn => write_data_a_2[15].ACLR
resetn => write_data_a_2[16].ACLR
resetn => write_data_a_2[17].ACLR
resetn => write_data_a_2[18].ACLR
resetn => write_data_a_2[19].ACLR
resetn => write_data_a_2[20].ACLR
resetn => write_data_a_2[21].ACLR
resetn => write_data_a_2[22].ACLR
resetn => write_data_a_2[23].ACLR
resetn => write_data_a_2[24].ACLR
resetn => write_data_a_2[25].ACLR
resetn => write_data_a_2[26].ACLR
resetn => write_data_a_2[27].ACLR
resetn => write_data_a_2[28].ACLR
resetn => write_data_a_2[29].ACLR
resetn => write_data_a_2[30].ACLR
resetn => write_data_a_2[31].ACLR
resetn => address_b_2[0].ACLR
resetn => address_b_2[1].ACLR
resetn => address_b_2[2].ACLR
resetn => address_b_2[3].ACLR
resetn => address_b_2[4].ACLR
resetn => address_b_2[5].ACLR
resetn => address_b_2[6].ACLR
resetn => address_a_2[0].ACLR
resetn => address_a_2[1].ACLR
resetn => address_a_2[2].ACLR
resetn => address_a_2[3].ACLR
resetn => address_a_2[4].ACLR
resetn => address_a_2[5].ACLR
resetn => address_a_2[6].ACLR
resetn => write_enable_b_1.ACLR
resetn => write_enable_a_1.ACLR
resetn => write_data_b_1[0].ACLR
resetn => write_data_b_1[1].ACLR
resetn => write_data_b_1[2].ACLR
resetn => write_data_b_1[3].ACLR
resetn => write_data_b_1[4].ACLR
resetn => write_data_b_1[5].ACLR
resetn => write_data_b_1[6].ACLR
resetn => write_data_b_1[7].ACLR
resetn => write_data_b_1[8].ACLR
resetn => write_data_b_1[9].ACLR
resetn => write_data_b_1[10].ACLR
resetn => write_data_b_1[11].ACLR
resetn => write_data_b_1[12].ACLR
resetn => write_data_b_1[13].ACLR
resetn => write_data_b_1[14].ACLR
resetn => write_data_b_1[15].ACLR
resetn => write_data_b_1[16].ACLR
resetn => write_data_b_1[17].ACLR
resetn => write_data_b_1[18].ACLR
resetn => write_data_b_1[19].ACLR
resetn => write_data_b_1[20].ACLR
resetn => write_data_b_1[21].ACLR
resetn => write_data_b_1[22].ACLR
resetn => write_data_b_1[23].ACLR
resetn => write_data_b_1[24].ACLR
resetn => write_data_b_1[25].ACLR
resetn => write_data_b_1[26].ACLR
resetn => write_data_b_1[27].ACLR
resetn => write_data_b_1[28].ACLR
resetn => write_data_b_1[29].ACLR
resetn => write_data_b_1[30].ACLR
resetn => write_data_b_1[31].ACLR
resetn => write_data_a_1[0].ACLR
resetn => write_data_a_1[1].ACLR
resetn => write_data_a_1[2].ACLR
resetn => write_data_a_1[3].ACLR
resetn => write_data_a_1[4].ACLR
resetn => write_data_a_1[5].ACLR
resetn => write_data_a_1[6].ACLR
resetn => write_data_a_1[7].ACLR
resetn => write_data_a_1[8].ACLR
resetn => write_data_a_1[9].ACLR
resetn => write_data_a_1[10].ACLR
resetn => write_data_a_1[11].ACLR
resetn => write_data_a_1[12].ACLR
resetn => write_data_a_1[13].ACLR
resetn => write_data_a_1[14].ACLR
resetn => write_data_a_1[15].ACLR
resetn => write_data_a_1[16].ACLR
resetn => write_data_a_1[17].ACLR
resetn => write_data_a_1[18].ACLR
resetn => write_data_a_1[19].ACLR
resetn => write_data_a_1[20].ACLR
resetn => write_data_a_1[21].ACLR
resetn => write_data_a_1[22].ACLR
resetn => write_data_a_1[23].ACLR
resetn => write_data_a_1[24].ACLR
resetn => write_data_a_1[25].ACLR
resetn => write_data_a_1[26].ACLR
resetn => write_data_a_1[27].ACLR
resetn => write_data_a_1[28].ACLR
resetn => write_data_a_1[29].ACLR
resetn => write_data_a_1[30].ACLR
resetn => write_data_a_1[31].ACLR
resetn => address_b_1[0].ACLR
resetn => address_b_1[1].ACLR
resetn => address_b_1[2].ACLR
resetn => address_b_1[3].ACLR
resetn => address_b_1[4].ACLR
resetn => address_b_1[5].ACLR
resetn => address_b_1[6].ACLR
resetn => address_a_1[0].ACLR
resetn => address_a_1[1].ACLR
resetn => address_a_1[2].ACLR
resetn => address_a_1[3].ACLR
resetn => address_a_1[4].ACLR
resetn => address_a_1[5].ACLR
resetn => address_a_1[6].ACLR
resetn => write_enable_a_0.ACLR
resetn => write_data_a_0[0].ACLR
resetn => write_data_a_0[1].ACLR
resetn => write_data_a_0[2].ACLR
resetn => write_data_a_0[3].ACLR
resetn => write_data_a_0[4].ACLR
resetn => write_data_a_0[5].ACLR
resetn => write_data_a_0[6].ACLR
resetn => write_data_a_0[7].ACLR
resetn => write_data_a_0[8].ACLR
resetn => write_data_a_0[9].ACLR
resetn => write_data_a_0[10].ACLR
resetn => write_data_a_0[11].ACLR
resetn => write_data_a_0[12].ACLR
resetn => write_data_a_0[13].ACLR
resetn => write_data_a_0[14].ACLR
resetn => write_data_a_0[15].ACLR
resetn => write_data_a_0[16].ACLR
resetn => write_data_a_0[17].ACLR
resetn => write_data_a_0[18].ACLR
resetn => write_data_a_0[19].ACLR
resetn => write_data_a_0[20].ACLR
resetn => write_data_a_0[21].ACLR
resetn => write_data_a_0[22].ACLR
resetn => write_data_a_0[23].ACLR
resetn => write_data_a_0[24].ACLR
resetn => write_data_a_0[25].ACLR
resetn => write_data_a_0[26].ACLR
resetn => write_data_a_0[27].ACLR
resetn => write_data_a_0[28].ACLR
resetn => write_data_a_0[29].ACLR
resetn => write_data_a_0[30].ACLR
resetn => write_data_a_0[31].ACLR
resetn => address_b_0[0].ACLR
resetn => address_b_0[1].ACLR
resetn => address_b_0[2].ACLR
resetn => address_b_0[3].ACLR
resetn => address_b_0[4].ACLR
resetn => address_b_0[5].ACLR
resetn => address_b_0[6].ACLR
resetn => address_a_0[0].ACLR
resetn => address_a_0[1].ACLR
resetn => address_a_0[2].ACLR
resetn => address_a_0[3].ACLR
resetn => address_a_0[4].ACLR
resetn => address_a_0[5].ACLR
resetn => address_a_0[6].ACLR
resetn => SRAM_address[0]~reg0.ACLR
resetn => SRAM_address[1]~reg0.ACLR
resetn => SRAM_address[2]~reg0.ACLR
resetn => SRAM_address[3]~reg0.ACLR
resetn => SRAM_address[4]~reg0.ACLR
resetn => SRAM_address[5]~reg0.ACLR
resetn => SRAM_address[6]~reg0.ACLR
resetn => SRAM_address[7]~reg0.ACLR
resetn => SRAM_address[8]~reg0.ACLR
resetn => SRAM_address[9]~reg0.ACLR
resetn => SRAM_address[10]~reg0.ACLR
resetn => SRAM_address[11]~reg0.ACLR
resetn => SRAM_address[12]~reg0.ACLR
resetn => SRAM_address[13]~reg0.ACLR
resetn => SRAM_address[14]~reg0.ACLR
resetn => SRAM_address[15]~reg0.ACLR
resetn => SRAM_address[16]~reg0.ACLR
resetn => SRAM_address[17]~reg0.ACLR
resetn => SRAM_write_data[0]~reg0.ACLR
resetn => SRAM_write_data[1]~reg0.ACLR
resetn => SRAM_write_data[2]~reg0.ACLR
resetn => SRAM_write_data[3]~reg0.ACLR
resetn => SRAM_write_data[4]~reg0.ACLR
resetn => SRAM_write_data[5]~reg0.ACLR
resetn => SRAM_write_data[6]~reg0.ACLR
resetn => SRAM_write_data[7]~reg0.ACLR
resetn => SRAM_write_data[8]~reg0.ACLR
resetn => SRAM_write_data[9]~reg0.ACLR
resetn => SRAM_write_data[10]~reg0.ACLR
resetn => SRAM_write_data[11]~reg0.ACLR
resetn => SRAM_write_data[12]~reg0.ACLR
resetn => SRAM_write_data[13]~reg0.ACLR
resetn => SRAM_write_data[14]~reg0.ACLR
resetn => SRAM_write_data[15]~reg0.ACLR
resetn => SRAM_we_n~reg0.PRESET
resetn => M2_finish~reg0.ACLR
resetn => M2_state~30.DATAIN
resetn => S_section_counter~5.DATAIN
resetn => T_section_counter~5.DATAIN
resetn => M3_state~16.DATAIN
M2_enable => Y_read_ctrl.OUTPUTSELECT
M2_enable => rb.OUTPUTSELECT
M2_enable => rb.OUTPUTSELECT
M2_enable => rb.OUTPUTSELECT
M2_enable => rb.OUTPUTSELECT
M2_enable => rb.OUTPUTSELECT
M2_enable => rb.OUTPUTSELECT
M2_enable => cb.OUTPUTSELECT
M2_enable => cb.OUTPUTSELECT
M2_enable => cb.OUTPUTSELECT
M2_enable => cb.OUTPUTSELECT
M2_enable => cb.OUTPUTSELECT
M2_enable => cb.OUTPUTSELECT
M2_enable => cb.OUTPUTSELECT
M2_enable => ri.OUTPUTSELECT
M2_enable => ri.OUTPUTSELECT
M2_enable => ri.OUTPUTSELECT
M2_enable => write_enable_a_1.OUTPUTSELECT
M2_enable => write_enable_b_1.OUTPUTSELECT
M2_enable => address_a_1.OUTPUTSELECT
M2_enable => address_a_1.OUTPUTSELECT
M2_enable => address_a_1.OUTPUTSELECT
M2_enable => address_a_1.OUTPUTSELECT
M2_enable => address_a_1.OUTPUTSELECT
M2_enable => address_a_1.OUTPUTSELECT
M2_enable => address_a_1.OUTPUTSELECT
M2_enable => address_b_1.OUTPUTSELECT
M2_enable => address_b_1.OUTPUTSELECT
M2_enable => address_b_1.OUTPUTSELECT
M2_enable => address_b_1.OUTPUTSELECT
M2_enable => address_b_1.OUTPUTSELECT
M2_enable => address_b_1.OUTPUTSELECT
M2_enable => address_b_1.OUTPUTSELECT
M2_enable => SP_read_counter.OUTPUTSELECT
M2_enable => SP_read_counter.OUTPUTSELECT
M2_enable => SP_read_counter.OUTPUTSELECT
M2_enable => SP_read_counter.OUTPUTSELECT
M2_enable => SP_read_counter.OUTPUTSELECT
M2_enable => SP_read_counter.OUTPUTSELECT
M2_enable => SP_read_counter.OUTPUTSELECT
M2_enable => SP_read_counter.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => SRAM_address.OUTPUTSELECT
M2_enable => ci.OUTPUTSELECT
M2_enable => ci.OUTPUTSELECT
M2_enable => ci.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M2_state.OUTPUTSELECT
M2_enable => M3_enable.OUTPUTSELECT
M2_finish <= M2_finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => BIST_read_buf.DATAB
SRAM_read_data[0] => BIST_read_buf.DATAB
SRAM_read_data[0] => Mux170.IN63
SRAM_read_data[0] => Mux171.IN63
SRAM_read_data[0] => Mux172.IN63
SRAM_read_data[0] => Mux173.IN63
SRAM_read_data[0] => Mux174.IN63
SRAM_read_data[0] => Mux175.IN63
SRAM_read_data[0] => Mux176.IN63
SRAM_read_data[0] => Mux177.IN63
SRAM_read_data[0] => Mux178.IN63
SRAM_read_data[0] => Mux179.IN63
SRAM_read_data[0] => Mux180.IN63
SRAM_read_data[0] => Mux181.IN63
SRAM_read_data[0] => Mux182.IN63
SRAM_read_data[0] => Mux183.IN63
SRAM_read_data[0] => Mux184.IN63
SRAM_read_data[0] => Mux185.IN63
SRAM_read_data[0] => BIST_read_buf.DATAB
SRAM_read_data[0] => Mux325.IN63
SRAM_read_data[0] => Mux326.IN63
SRAM_read_data[0] => Mux327.IN63
SRAM_read_data[0] => Mux328.IN63
SRAM_read_data[0] => Mux329.IN63
SRAM_read_data[0] => Mux330.IN63
SRAM_read_data[0] => Mux331.IN63
SRAM_read_data[0] => Mux332.IN63
SRAM_read_data[0] => Mux333.IN63
SRAM_read_data[0] => Mux334.IN63
SRAM_read_data[0] => Mux335.IN63
SRAM_read_data[0] => Mux336.IN63
SRAM_read_data[0] => Mux337.IN63
SRAM_read_data[0] => Mux338.IN63
SRAM_read_data[0] => Mux339.IN63
SRAM_read_data[0] => Mux340.IN63
SRAM_read_data[0] => BIST_read_buf.DATAB
SRAM_read_data[1] => BIST_read_buf.DATAB
SRAM_read_data[1] => BIST_read_buf.DATAB
SRAM_read_data[1] => Mux169.IN63
SRAM_read_data[1] => Mux170.IN62
SRAM_read_data[1] => Mux171.IN62
SRAM_read_data[1] => Mux172.IN62
SRAM_read_data[1] => Mux173.IN62
SRAM_read_data[1] => Mux174.IN62
SRAM_read_data[1] => Mux175.IN62
SRAM_read_data[1] => Mux176.IN62
SRAM_read_data[1] => Mux177.IN62
SRAM_read_data[1] => Mux178.IN62
SRAM_read_data[1] => Mux179.IN62
SRAM_read_data[1] => Mux180.IN62
SRAM_read_data[1] => Mux181.IN62
SRAM_read_data[1] => Mux182.IN62
SRAM_read_data[1] => Mux183.IN62
SRAM_read_data[1] => Mux184.IN62
SRAM_read_data[1] => Mux185.IN62
SRAM_read_data[1] => Mux324.IN63
SRAM_read_data[1] => Mux325.IN62
SRAM_read_data[1] => Mux326.IN62
SRAM_read_data[1] => Mux327.IN62
SRAM_read_data[1] => Mux328.IN62
SRAM_read_data[1] => Mux329.IN62
SRAM_read_data[1] => Mux330.IN62
SRAM_read_data[1] => Mux331.IN62
SRAM_read_data[1] => Mux332.IN62
SRAM_read_data[1] => Mux333.IN62
SRAM_read_data[1] => Mux334.IN62
SRAM_read_data[1] => Mux335.IN62
SRAM_read_data[1] => Mux336.IN62
SRAM_read_data[1] => Mux337.IN62
SRAM_read_data[1] => Mux338.IN62
SRAM_read_data[1] => Mux339.IN62
SRAM_read_data[1] => Mux340.IN62
SRAM_read_data[2] => BIST_read_buf.DATAB
SRAM_read_data[2] => BIST_read_buf.DATAB
SRAM_read_data[2] => Mux168.IN63
SRAM_read_data[2] => Mux169.IN62
SRAM_read_data[2] => Mux170.IN61
SRAM_read_data[2] => Mux171.IN61
SRAM_read_data[2] => Mux172.IN61
SRAM_read_data[2] => Mux173.IN61
SRAM_read_data[2] => Mux174.IN61
SRAM_read_data[2] => Mux175.IN61
SRAM_read_data[2] => Mux176.IN61
SRAM_read_data[2] => Mux177.IN61
SRAM_read_data[2] => Mux178.IN61
SRAM_read_data[2] => Mux179.IN61
SRAM_read_data[2] => Mux180.IN61
SRAM_read_data[2] => Mux181.IN61
SRAM_read_data[2] => Mux182.IN61
SRAM_read_data[2] => Mux183.IN61
SRAM_read_data[2] => Mux184.IN61
SRAM_read_data[2] => Mux323.IN63
SRAM_read_data[2] => Mux324.IN62
SRAM_read_data[2] => Mux325.IN61
SRAM_read_data[2] => Mux326.IN61
SRAM_read_data[2] => Mux327.IN61
SRAM_read_data[2] => Mux328.IN61
SRAM_read_data[2] => Mux329.IN61
SRAM_read_data[2] => Mux330.IN61
SRAM_read_data[2] => Mux331.IN61
SRAM_read_data[2] => Mux332.IN61
SRAM_read_data[2] => Mux333.IN61
SRAM_read_data[2] => Mux334.IN61
SRAM_read_data[2] => Mux335.IN61
SRAM_read_data[2] => Mux336.IN61
SRAM_read_data[2] => Mux337.IN61
SRAM_read_data[2] => Mux338.IN61
SRAM_read_data[2] => Mux339.IN61
SRAM_read_data[3] => BIST_read_buf.DATAB
SRAM_read_data[3] => BIST_read_buf.DATAB
SRAM_read_data[3] => Mux167.IN63
SRAM_read_data[3] => Mux168.IN62
SRAM_read_data[3] => Mux169.IN61
SRAM_read_data[3] => Mux170.IN60
SRAM_read_data[3] => Mux171.IN60
SRAM_read_data[3] => Mux172.IN60
SRAM_read_data[3] => Mux173.IN60
SRAM_read_data[3] => Mux174.IN60
SRAM_read_data[3] => Mux175.IN60
SRAM_read_data[3] => Mux176.IN60
SRAM_read_data[3] => Mux177.IN60
SRAM_read_data[3] => Mux178.IN60
SRAM_read_data[3] => Mux179.IN60
SRAM_read_data[3] => Mux180.IN60
SRAM_read_data[3] => Mux181.IN60
SRAM_read_data[3] => Mux182.IN60
SRAM_read_data[3] => Mux183.IN60
SRAM_read_data[3] => Mux322.IN63
SRAM_read_data[3] => Mux323.IN62
SRAM_read_data[3] => Mux324.IN61
SRAM_read_data[3] => Mux325.IN60
SRAM_read_data[3] => Mux326.IN60
SRAM_read_data[3] => Mux327.IN60
SRAM_read_data[3] => Mux328.IN60
SRAM_read_data[3] => Mux329.IN60
SRAM_read_data[3] => Mux330.IN60
SRAM_read_data[3] => Mux331.IN60
SRAM_read_data[3] => Mux332.IN60
SRAM_read_data[3] => Mux333.IN60
SRAM_read_data[3] => Mux334.IN60
SRAM_read_data[3] => Mux335.IN60
SRAM_read_data[3] => Mux336.IN60
SRAM_read_data[3] => Mux337.IN60
SRAM_read_data[3] => Mux338.IN60
SRAM_read_data[4] => BIST_read_buf.DATAB
SRAM_read_data[4] => BIST_read_buf.DATAB
SRAM_read_data[4] => Mux166.IN63
SRAM_read_data[4] => Mux167.IN62
SRAM_read_data[4] => Mux168.IN61
SRAM_read_data[4] => Mux169.IN60
SRAM_read_data[4] => Mux170.IN59
SRAM_read_data[4] => Mux171.IN59
SRAM_read_data[4] => Mux172.IN59
SRAM_read_data[4] => Mux173.IN59
SRAM_read_data[4] => Mux174.IN59
SRAM_read_data[4] => Mux175.IN59
SRAM_read_data[4] => Mux176.IN59
SRAM_read_data[4] => Mux177.IN59
SRAM_read_data[4] => Mux178.IN59
SRAM_read_data[4] => Mux179.IN59
SRAM_read_data[4] => Mux180.IN59
SRAM_read_data[4] => Mux181.IN59
SRAM_read_data[4] => Mux182.IN59
SRAM_read_data[4] => Mux321.IN63
SRAM_read_data[4] => Mux322.IN62
SRAM_read_data[4] => Mux323.IN61
SRAM_read_data[4] => Mux324.IN60
SRAM_read_data[4] => Mux325.IN59
SRAM_read_data[4] => Mux326.IN59
SRAM_read_data[4] => Mux327.IN59
SRAM_read_data[4] => Mux328.IN59
SRAM_read_data[4] => Mux329.IN59
SRAM_read_data[4] => Mux330.IN59
SRAM_read_data[4] => Mux331.IN59
SRAM_read_data[4] => Mux332.IN59
SRAM_read_data[4] => Mux333.IN59
SRAM_read_data[4] => Mux334.IN59
SRAM_read_data[4] => Mux335.IN59
SRAM_read_data[4] => Mux336.IN59
SRAM_read_data[4] => Mux337.IN59
SRAM_read_data[5] => BIST_read_buf.DATAB
SRAM_read_data[5] => BIST_read_buf.DATAB
SRAM_read_data[5] => Mux165.IN63
SRAM_read_data[5] => Mux166.IN62
SRAM_read_data[5] => Mux167.IN61
SRAM_read_data[5] => Mux168.IN60
SRAM_read_data[5] => Mux169.IN59
SRAM_read_data[5] => Mux170.IN58
SRAM_read_data[5] => Mux171.IN58
SRAM_read_data[5] => Mux172.IN58
SRAM_read_data[5] => Mux173.IN58
SRAM_read_data[5] => Mux174.IN58
SRAM_read_data[5] => Mux175.IN58
SRAM_read_data[5] => Mux176.IN58
SRAM_read_data[5] => Mux177.IN58
SRAM_read_data[5] => Mux178.IN58
SRAM_read_data[5] => Mux179.IN58
SRAM_read_data[5] => Mux180.IN58
SRAM_read_data[5] => Mux181.IN58
SRAM_read_data[5] => Mux320.IN63
SRAM_read_data[5] => Mux321.IN62
SRAM_read_data[5] => Mux322.IN61
SRAM_read_data[5] => Mux323.IN60
SRAM_read_data[5] => Mux324.IN59
SRAM_read_data[5] => Mux325.IN58
SRAM_read_data[5] => Mux326.IN58
SRAM_read_data[5] => Mux327.IN58
SRAM_read_data[5] => Mux328.IN58
SRAM_read_data[5] => Mux329.IN58
SRAM_read_data[5] => Mux330.IN58
SRAM_read_data[5] => Mux331.IN58
SRAM_read_data[5] => Mux332.IN58
SRAM_read_data[5] => Mux333.IN58
SRAM_read_data[5] => Mux334.IN58
SRAM_read_data[5] => Mux335.IN58
SRAM_read_data[5] => Mux336.IN58
SRAM_read_data[6] => BIST_read_buf.DATAB
SRAM_read_data[6] => BIST_read_buf.DATAB
SRAM_read_data[6] => Mux164.IN63
SRAM_read_data[6] => Mux165.IN62
SRAM_read_data[6] => Mux166.IN61
SRAM_read_data[6] => Mux167.IN60
SRAM_read_data[6] => Mux168.IN59
SRAM_read_data[6] => Mux169.IN58
SRAM_read_data[6] => Mux170.IN57
SRAM_read_data[6] => Mux171.IN57
SRAM_read_data[6] => Mux172.IN57
SRAM_read_data[6] => Mux173.IN57
SRAM_read_data[6] => Mux174.IN57
SRAM_read_data[6] => Mux175.IN57
SRAM_read_data[6] => Mux176.IN57
SRAM_read_data[6] => Mux177.IN57
SRAM_read_data[6] => Mux178.IN57
SRAM_read_data[6] => Mux179.IN57
SRAM_read_data[6] => Mux180.IN57
SRAM_read_data[6] => Mux319.IN63
SRAM_read_data[6] => Mux320.IN62
SRAM_read_data[6] => Mux321.IN61
SRAM_read_data[6] => Mux322.IN60
SRAM_read_data[6] => Mux323.IN59
SRAM_read_data[6] => Mux324.IN58
SRAM_read_data[6] => Mux325.IN57
SRAM_read_data[6] => Mux326.IN57
SRAM_read_data[6] => Mux327.IN57
SRAM_read_data[6] => Mux328.IN57
SRAM_read_data[6] => Mux329.IN57
SRAM_read_data[6] => Mux330.IN57
SRAM_read_data[6] => Mux331.IN57
SRAM_read_data[6] => Mux332.IN57
SRAM_read_data[6] => Mux333.IN57
SRAM_read_data[6] => Mux334.IN57
SRAM_read_data[6] => Mux335.IN57
SRAM_read_data[7] => BIST_read_buf.DATAB
SRAM_read_data[7] => BIST_read_buf.DATAB
SRAM_read_data[7] => Mux163.IN63
SRAM_read_data[7] => Mux164.IN62
SRAM_read_data[7] => Mux165.IN61
SRAM_read_data[7] => Mux166.IN60
SRAM_read_data[7] => Mux167.IN59
SRAM_read_data[7] => Mux168.IN58
SRAM_read_data[7] => Mux169.IN57
SRAM_read_data[7] => Mux170.IN56
SRAM_read_data[7] => Mux171.IN56
SRAM_read_data[7] => Mux172.IN56
SRAM_read_data[7] => Mux173.IN56
SRAM_read_data[7] => Mux174.IN56
SRAM_read_data[7] => Mux175.IN56
SRAM_read_data[7] => Mux176.IN56
SRAM_read_data[7] => Mux177.IN56
SRAM_read_data[7] => Mux178.IN56
SRAM_read_data[7] => Mux179.IN56
SRAM_read_data[7] => Mux318.IN63
SRAM_read_data[7] => Mux319.IN62
SRAM_read_data[7] => Mux320.IN61
SRAM_read_data[7] => Mux321.IN60
SRAM_read_data[7] => Mux322.IN59
SRAM_read_data[7] => Mux323.IN58
SRAM_read_data[7] => Mux324.IN57
SRAM_read_data[7] => Mux325.IN56
SRAM_read_data[7] => Mux326.IN56
SRAM_read_data[7] => Mux327.IN56
SRAM_read_data[7] => Mux328.IN56
SRAM_read_data[7] => Mux329.IN56
SRAM_read_data[7] => Mux330.IN56
SRAM_read_data[7] => Mux331.IN56
SRAM_read_data[7] => Mux332.IN56
SRAM_read_data[7] => Mux333.IN56
SRAM_read_data[7] => Mux334.IN56
SRAM_read_data[8] => BIST_read_buf.DATAB
SRAM_read_data[8] => BIST_read_buf.DATAB
SRAM_read_data[8] => Mux162.IN63
SRAM_read_data[8] => Mux163.IN62
SRAM_read_data[8] => Mux164.IN61
SRAM_read_data[8] => Mux165.IN60
SRAM_read_data[8] => Mux166.IN59
SRAM_read_data[8] => Mux167.IN58
SRAM_read_data[8] => Mux168.IN57
SRAM_read_data[8] => Mux169.IN56
SRAM_read_data[8] => Mux170.IN55
SRAM_read_data[8] => Mux171.IN55
SRAM_read_data[8] => Mux172.IN55
SRAM_read_data[8] => Mux173.IN55
SRAM_read_data[8] => Mux174.IN55
SRAM_read_data[8] => Mux175.IN55
SRAM_read_data[8] => Mux176.IN55
SRAM_read_data[8] => Mux177.IN55
SRAM_read_data[8] => Mux178.IN55
SRAM_read_data[8] => Mux317.IN63
SRAM_read_data[8] => Mux318.IN62
SRAM_read_data[8] => Mux319.IN61
SRAM_read_data[8] => Mux320.IN60
SRAM_read_data[8] => Mux321.IN59
SRAM_read_data[8] => Mux322.IN58
SRAM_read_data[8] => Mux323.IN57
SRAM_read_data[8] => Mux324.IN56
SRAM_read_data[8] => Mux325.IN55
SRAM_read_data[8] => Mux326.IN55
SRAM_read_data[8] => Mux327.IN55
SRAM_read_data[8] => Mux328.IN55
SRAM_read_data[8] => Mux329.IN55
SRAM_read_data[8] => Mux330.IN55
SRAM_read_data[8] => Mux331.IN55
SRAM_read_data[8] => Mux332.IN55
SRAM_read_data[8] => Mux333.IN55
SRAM_read_data[9] => BIST_read_buf.DATAB
SRAM_read_data[9] => BIST_read_buf.DATAB
SRAM_read_data[9] => Mux161.IN63
SRAM_read_data[9] => Mux162.IN62
SRAM_read_data[9] => Mux163.IN61
SRAM_read_data[9] => Mux164.IN60
SRAM_read_data[9] => Mux165.IN59
SRAM_read_data[9] => Mux166.IN58
SRAM_read_data[9] => Mux167.IN57
SRAM_read_data[9] => Mux168.IN56
SRAM_read_data[9] => Mux169.IN55
SRAM_read_data[9] => Mux170.IN54
SRAM_read_data[9] => Mux171.IN54
SRAM_read_data[9] => Mux172.IN54
SRAM_read_data[9] => Mux173.IN54
SRAM_read_data[9] => Mux174.IN54
SRAM_read_data[9] => Mux175.IN54
SRAM_read_data[9] => Mux176.IN54
SRAM_read_data[9] => Mux177.IN54
SRAM_read_data[9] => Mux316.IN63
SRAM_read_data[9] => Mux317.IN62
SRAM_read_data[9] => Mux318.IN61
SRAM_read_data[9] => Mux319.IN60
SRAM_read_data[9] => Mux320.IN59
SRAM_read_data[9] => Mux321.IN58
SRAM_read_data[9] => Mux322.IN57
SRAM_read_data[9] => Mux323.IN56
SRAM_read_data[9] => Mux324.IN55
SRAM_read_data[9] => Mux325.IN54
SRAM_read_data[9] => Mux326.IN54
SRAM_read_data[9] => Mux327.IN54
SRAM_read_data[9] => Mux328.IN54
SRAM_read_data[9] => Mux329.IN54
SRAM_read_data[9] => Mux330.IN54
SRAM_read_data[9] => Mux331.IN54
SRAM_read_data[9] => Mux332.IN54
SRAM_read_data[10] => BIST_read_buf.DATAB
SRAM_read_data[10] => BIST_read_buf.DATAB
SRAM_read_data[10] => Mux160.IN63
SRAM_read_data[10] => Mux161.IN62
SRAM_read_data[10] => Mux162.IN61
SRAM_read_data[10] => Mux163.IN60
SRAM_read_data[10] => Mux164.IN59
SRAM_read_data[10] => Mux165.IN58
SRAM_read_data[10] => Mux166.IN57
SRAM_read_data[10] => Mux167.IN56
SRAM_read_data[10] => Mux168.IN55
SRAM_read_data[10] => Mux169.IN54
SRAM_read_data[10] => Mux170.IN53
SRAM_read_data[10] => Mux171.IN53
SRAM_read_data[10] => Mux172.IN53
SRAM_read_data[10] => Mux173.IN53
SRAM_read_data[10] => Mux174.IN53
SRAM_read_data[10] => Mux175.IN53
SRAM_read_data[10] => Mux176.IN53
SRAM_read_data[10] => Mux315.IN63
SRAM_read_data[10] => Mux316.IN62
SRAM_read_data[10] => Mux317.IN61
SRAM_read_data[10] => Mux318.IN60
SRAM_read_data[10] => Mux319.IN59
SRAM_read_data[10] => Mux320.IN58
SRAM_read_data[10] => Mux321.IN57
SRAM_read_data[10] => Mux322.IN56
SRAM_read_data[10] => Mux323.IN55
SRAM_read_data[10] => Mux324.IN54
SRAM_read_data[10] => Mux325.IN53
SRAM_read_data[10] => Mux326.IN53
SRAM_read_data[10] => Mux327.IN53
SRAM_read_data[10] => Mux328.IN53
SRAM_read_data[10] => Mux329.IN53
SRAM_read_data[10] => Mux330.IN53
SRAM_read_data[10] => Mux331.IN53
SRAM_read_data[11] => BIST_read_buf.DATAB
SRAM_read_data[11] => BIST_read_buf.DATAB
SRAM_read_data[11] => Mux159.IN63
SRAM_read_data[11] => Mux160.IN62
SRAM_read_data[11] => Mux161.IN61
SRAM_read_data[11] => Mux162.IN60
SRAM_read_data[11] => Mux163.IN59
SRAM_read_data[11] => Mux164.IN58
SRAM_read_data[11] => Mux165.IN57
SRAM_read_data[11] => Mux166.IN56
SRAM_read_data[11] => Mux167.IN55
SRAM_read_data[11] => Mux168.IN54
SRAM_read_data[11] => Mux169.IN53
SRAM_read_data[11] => Mux170.IN52
SRAM_read_data[11] => Mux171.IN52
SRAM_read_data[11] => Mux172.IN52
SRAM_read_data[11] => Mux173.IN52
SRAM_read_data[11] => Mux174.IN52
SRAM_read_data[11] => Mux175.IN52
SRAM_read_data[11] => Mux314.IN63
SRAM_read_data[11] => Mux315.IN62
SRAM_read_data[11] => Mux316.IN61
SRAM_read_data[11] => Mux317.IN60
SRAM_read_data[11] => Mux318.IN59
SRAM_read_data[11] => Mux319.IN58
SRAM_read_data[11] => Mux320.IN57
SRAM_read_data[11] => Mux321.IN56
SRAM_read_data[11] => Mux322.IN55
SRAM_read_data[11] => Mux323.IN54
SRAM_read_data[11] => Mux324.IN53
SRAM_read_data[11] => Mux325.IN52
SRAM_read_data[11] => Mux326.IN52
SRAM_read_data[11] => Mux327.IN52
SRAM_read_data[11] => Mux328.IN52
SRAM_read_data[11] => Mux329.IN52
SRAM_read_data[11] => Mux330.IN52
SRAM_read_data[12] => BIST_read_buf.DATAB
SRAM_read_data[12] => BIST_read_buf.DATAB
SRAM_read_data[12] => Mux158.IN63
SRAM_read_data[12] => Mux159.IN62
SRAM_read_data[12] => Mux160.IN61
SRAM_read_data[12] => Mux161.IN60
SRAM_read_data[12] => Mux162.IN59
SRAM_read_data[12] => Mux163.IN58
SRAM_read_data[12] => Mux164.IN57
SRAM_read_data[12] => Mux165.IN56
SRAM_read_data[12] => Mux166.IN55
SRAM_read_data[12] => Mux167.IN54
SRAM_read_data[12] => Mux168.IN53
SRAM_read_data[12] => Mux169.IN52
SRAM_read_data[12] => Mux170.IN51
SRAM_read_data[12] => Mux171.IN51
SRAM_read_data[12] => Mux172.IN51
SRAM_read_data[12] => Mux173.IN51
SRAM_read_data[12] => Mux174.IN51
SRAM_read_data[12] => Mux313.IN63
SRAM_read_data[12] => Mux314.IN62
SRAM_read_data[12] => Mux315.IN61
SRAM_read_data[12] => Mux316.IN60
SRAM_read_data[12] => Mux317.IN59
SRAM_read_data[12] => Mux318.IN58
SRAM_read_data[12] => Mux319.IN57
SRAM_read_data[12] => Mux320.IN56
SRAM_read_data[12] => Mux321.IN55
SRAM_read_data[12] => Mux322.IN54
SRAM_read_data[12] => Mux323.IN53
SRAM_read_data[12] => Mux324.IN52
SRAM_read_data[12] => Mux325.IN51
SRAM_read_data[12] => Mux326.IN51
SRAM_read_data[12] => Mux327.IN51
SRAM_read_data[12] => Mux328.IN51
SRAM_read_data[12] => Mux329.IN51
SRAM_read_data[13] => BIST_read_buf.DATAB
SRAM_read_data[13] => BIST_read_buf.DATAB
SRAM_read_data[13] => Mux157.IN63
SRAM_read_data[13] => Mux158.IN62
SRAM_read_data[13] => Mux159.IN61
SRAM_read_data[13] => Mux160.IN60
SRAM_read_data[13] => Mux161.IN59
SRAM_read_data[13] => Mux162.IN58
SRAM_read_data[13] => Mux163.IN57
SRAM_read_data[13] => Mux164.IN56
SRAM_read_data[13] => Mux165.IN55
SRAM_read_data[13] => Mux166.IN54
SRAM_read_data[13] => Mux167.IN53
SRAM_read_data[13] => Mux168.IN52
SRAM_read_data[13] => Mux169.IN51
SRAM_read_data[13] => Mux170.IN50
SRAM_read_data[13] => Mux171.IN50
SRAM_read_data[13] => Mux172.IN50
SRAM_read_data[13] => Mux173.IN50
SRAM_read_data[13] => Mux312.IN63
SRAM_read_data[13] => Mux313.IN62
SRAM_read_data[13] => Mux314.IN61
SRAM_read_data[13] => Mux315.IN60
SRAM_read_data[13] => Mux316.IN59
SRAM_read_data[13] => Mux317.IN58
SRAM_read_data[13] => Mux318.IN57
SRAM_read_data[13] => Mux319.IN56
SRAM_read_data[13] => Mux320.IN55
SRAM_read_data[13] => Mux321.IN54
SRAM_read_data[13] => Mux322.IN53
SRAM_read_data[13] => Mux323.IN52
SRAM_read_data[13] => Mux324.IN51
SRAM_read_data[13] => Mux325.IN50
SRAM_read_data[13] => Mux326.IN50
SRAM_read_data[13] => Mux327.IN50
SRAM_read_data[13] => Mux328.IN50
SRAM_read_data[14] => BIST_read_buf.DATAB
SRAM_read_data[14] => BIST_read_buf.DATAB
SRAM_read_data[14] => Mux156.IN63
SRAM_read_data[14] => Mux157.IN62
SRAM_read_data[14] => Mux158.IN61
SRAM_read_data[14] => Mux159.IN60
SRAM_read_data[14] => Mux160.IN59
SRAM_read_data[14] => Mux161.IN58
SRAM_read_data[14] => Mux162.IN57
SRAM_read_data[14] => Mux163.IN56
SRAM_read_data[14] => Mux164.IN55
SRAM_read_data[14] => Mux165.IN54
SRAM_read_data[14] => Mux166.IN53
SRAM_read_data[14] => Mux167.IN52
SRAM_read_data[14] => Mux168.IN51
SRAM_read_data[14] => Mux169.IN50
SRAM_read_data[14] => Mux170.IN49
SRAM_read_data[14] => Mux171.IN49
SRAM_read_data[14] => Mux172.IN49
SRAM_read_data[14] => Mux311.IN63
SRAM_read_data[14] => Mux312.IN62
SRAM_read_data[14] => Mux313.IN61
SRAM_read_data[14] => Mux314.IN60
SRAM_read_data[14] => Mux315.IN59
SRAM_read_data[14] => Mux316.IN58
SRAM_read_data[14] => Mux317.IN57
SRAM_read_data[14] => Mux318.IN56
SRAM_read_data[14] => Mux319.IN55
SRAM_read_data[14] => Mux320.IN54
SRAM_read_data[14] => Mux321.IN53
SRAM_read_data[14] => Mux322.IN52
SRAM_read_data[14] => Mux323.IN51
SRAM_read_data[14] => Mux324.IN50
SRAM_read_data[14] => Mux325.IN49
SRAM_read_data[14] => Mux326.IN49
SRAM_read_data[14] => Mux327.IN49
SRAM_read_data[15] => Q_selected.DATAB
SRAM_read_data[15] => BIST_read_buf.DATAB
SRAM_read_data[15] => BIST_read_buf.DATAB
SRAM_read_data[15] => BIST_read_buf.DATAB
SRAM_read_data[15] => Mux156.IN62
SRAM_read_data[15] => Mux157.IN61
SRAM_read_data[15] => Mux158.IN60
SRAM_read_data[15] => Mux159.IN59
SRAM_read_data[15] => Mux160.IN58
SRAM_read_data[15] => Mux161.IN57
SRAM_read_data[15] => Mux162.IN56
SRAM_read_data[15] => Mux163.IN55
SRAM_read_data[15] => Mux164.IN54
SRAM_read_data[15] => Mux165.IN53
SRAM_read_data[15] => Mux166.IN52
SRAM_read_data[15] => Mux167.IN51
SRAM_read_data[15] => Mux168.IN50
SRAM_read_data[15] => Mux169.IN49
SRAM_read_data[15] => Mux170.IN48
SRAM_read_data[15] => Mux171.IN48
SRAM_read_data[15] => BIST_read_buf.DATAB
SRAM_read_data[15] => Mux311.IN62
SRAM_read_data[15] => Mux312.IN61
SRAM_read_data[15] => Mux313.IN60
SRAM_read_data[15] => Mux314.IN59
SRAM_read_data[15] => Mux315.IN58
SRAM_read_data[15] => Mux316.IN57
SRAM_read_data[15] => Mux317.IN56
SRAM_read_data[15] => Mux318.IN55
SRAM_read_data[15] => Mux319.IN54
SRAM_read_data[15] => Mux320.IN53
SRAM_read_data[15] => Mux321.IN52
SRAM_read_data[15] => Mux322.IN51
SRAM_read_data[15] => Mux323.IN50
SRAM_read_data[15] => Mux324.IN49
SRAM_read_data[15] => Mux325.IN48
SRAM_read_data[15] => Mux326.IN48
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|experiment4|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component
wren_a => altsyncram_r7l2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_r7l2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r7l2:auto_generated.data_a[0]
data_a[1] => altsyncram_r7l2:auto_generated.data_a[1]
data_a[2] => altsyncram_r7l2:auto_generated.data_a[2]
data_a[3] => altsyncram_r7l2:auto_generated.data_a[3]
data_a[4] => altsyncram_r7l2:auto_generated.data_a[4]
data_a[5] => altsyncram_r7l2:auto_generated.data_a[5]
data_a[6] => altsyncram_r7l2:auto_generated.data_a[6]
data_a[7] => altsyncram_r7l2:auto_generated.data_a[7]
data_a[8] => altsyncram_r7l2:auto_generated.data_a[8]
data_a[9] => altsyncram_r7l2:auto_generated.data_a[9]
data_a[10] => altsyncram_r7l2:auto_generated.data_a[10]
data_a[11] => altsyncram_r7l2:auto_generated.data_a[11]
data_a[12] => altsyncram_r7l2:auto_generated.data_a[12]
data_a[13] => altsyncram_r7l2:auto_generated.data_a[13]
data_a[14] => altsyncram_r7l2:auto_generated.data_a[14]
data_a[15] => altsyncram_r7l2:auto_generated.data_a[15]
data_a[16] => altsyncram_r7l2:auto_generated.data_a[16]
data_a[17] => altsyncram_r7l2:auto_generated.data_a[17]
data_a[18] => altsyncram_r7l2:auto_generated.data_a[18]
data_a[19] => altsyncram_r7l2:auto_generated.data_a[19]
data_a[20] => altsyncram_r7l2:auto_generated.data_a[20]
data_a[21] => altsyncram_r7l2:auto_generated.data_a[21]
data_a[22] => altsyncram_r7l2:auto_generated.data_a[22]
data_a[23] => altsyncram_r7l2:auto_generated.data_a[23]
data_a[24] => altsyncram_r7l2:auto_generated.data_a[24]
data_a[25] => altsyncram_r7l2:auto_generated.data_a[25]
data_a[26] => altsyncram_r7l2:auto_generated.data_a[26]
data_a[27] => altsyncram_r7l2:auto_generated.data_a[27]
data_a[28] => altsyncram_r7l2:auto_generated.data_a[28]
data_a[29] => altsyncram_r7l2:auto_generated.data_a[29]
data_a[30] => altsyncram_r7l2:auto_generated.data_a[30]
data_a[31] => altsyncram_r7l2:auto_generated.data_a[31]
data_b[0] => altsyncram_r7l2:auto_generated.data_b[0]
data_b[1] => altsyncram_r7l2:auto_generated.data_b[1]
data_b[2] => altsyncram_r7l2:auto_generated.data_b[2]
data_b[3] => altsyncram_r7l2:auto_generated.data_b[3]
data_b[4] => altsyncram_r7l2:auto_generated.data_b[4]
data_b[5] => altsyncram_r7l2:auto_generated.data_b[5]
data_b[6] => altsyncram_r7l2:auto_generated.data_b[6]
data_b[7] => altsyncram_r7l2:auto_generated.data_b[7]
data_b[8] => altsyncram_r7l2:auto_generated.data_b[8]
data_b[9] => altsyncram_r7l2:auto_generated.data_b[9]
data_b[10] => altsyncram_r7l2:auto_generated.data_b[10]
data_b[11] => altsyncram_r7l2:auto_generated.data_b[11]
data_b[12] => altsyncram_r7l2:auto_generated.data_b[12]
data_b[13] => altsyncram_r7l2:auto_generated.data_b[13]
data_b[14] => altsyncram_r7l2:auto_generated.data_b[14]
data_b[15] => altsyncram_r7l2:auto_generated.data_b[15]
data_b[16] => altsyncram_r7l2:auto_generated.data_b[16]
data_b[17] => altsyncram_r7l2:auto_generated.data_b[17]
data_b[18] => altsyncram_r7l2:auto_generated.data_b[18]
data_b[19] => altsyncram_r7l2:auto_generated.data_b[19]
data_b[20] => altsyncram_r7l2:auto_generated.data_b[20]
data_b[21] => altsyncram_r7l2:auto_generated.data_b[21]
data_b[22] => altsyncram_r7l2:auto_generated.data_b[22]
data_b[23] => altsyncram_r7l2:auto_generated.data_b[23]
data_b[24] => altsyncram_r7l2:auto_generated.data_b[24]
data_b[25] => altsyncram_r7l2:auto_generated.data_b[25]
data_b[26] => altsyncram_r7l2:auto_generated.data_b[26]
data_b[27] => altsyncram_r7l2:auto_generated.data_b[27]
data_b[28] => altsyncram_r7l2:auto_generated.data_b[28]
data_b[29] => altsyncram_r7l2:auto_generated.data_b[29]
data_b[30] => altsyncram_r7l2:auto_generated.data_b[30]
data_b[31] => altsyncram_r7l2:auto_generated.data_b[31]
address_a[0] => altsyncram_r7l2:auto_generated.address_a[0]
address_a[1] => altsyncram_r7l2:auto_generated.address_a[1]
address_a[2] => altsyncram_r7l2:auto_generated.address_a[2]
address_a[3] => altsyncram_r7l2:auto_generated.address_a[3]
address_a[4] => altsyncram_r7l2:auto_generated.address_a[4]
address_a[5] => altsyncram_r7l2:auto_generated.address_a[5]
address_a[6] => altsyncram_r7l2:auto_generated.address_a[6]
address_b[0] => altsyncram_r7l2:auto_generated.address_b[0]
address_b[1] => altsyncram_r7l2:auto_generated.address_b[1]
address_b[2] => altsyncram_r7l2:auto_generated.address_b[2]
address_b[3] => altsyncram_r7l2:auto_generated.address_b[3]
address_b[4] => altsyncram_r7l2:auto_generated.address_b[4]
address_b[5] => altsyncram_r7l2:auto_generated.address_b[5]
address_b[6] => altsyncram_r7l2:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r7l2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r7l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_r7l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_r7l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_r7l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_r7l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_r7l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_r7l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_r7l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_r7l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_r7l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_r7l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_r7l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_r7l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_r7l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_r7l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_r7l2:auto_generated.q_a[15]
q_a[16] <= altsyncram_r7l2:auto_generated.q_a[16]
q_a[17] <= altsyncram_r7l2:auto_generated.q_a[17]
q_a[18] <= altsyncram_r7l2:auto_generated.q_a[18]
q_a[19] <= altsyncram_r7l2:auto_generated.q_a[19]
q_a[20] <= altsyncram_r7l2:auto_generated.q_a[20]
q_a[21] <= altsyncram_r7l2:auto_generated.q_a[21]
q_a[22] <= altsyncram_r7l2:auto_generated.q_a[22]
q_a[23] <= altsyncram_r7l2:auto_generated.q_a[23]
q_a[24] <= altsyncram_r7l2:auto_generated.q_a[24]
q_a[25] <= altsyncram_r7l2:auto_generated.q_a[25]
q_a[26] <= altsyncram_r7l2:auto_generated.q_a[26]
q_a[27] <= altsyncram_r7l2:auto_generated.q_a[27]
q_a[28] <= altsyncram_r7l2:auto_generated.q_a[28]
q_a[29] <= altsyncram_r7l2:auto_generated.q_a[29]
q_a[30] <= altsyncram_r7l2:auto_generated.q_a[30]
q_a[31] <= altsyncram_r7l2:auto_generated.q_a[31]
q_b[0] <= altsyncram_r7l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_r7l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_r7l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_r7l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_r7l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_r7l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_r7l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_r7l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_r7l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_r7l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_r7l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_r7l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_r7l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_r7l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_r7l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_r7l2:auto_generated.q_b[15]
q_b[16] <= altsyncram_r7l2:auto_generated.q_b[16]
q_b[17] <= altsyncram_r7l2:auto_generated.q_b[17]
q_b[18] <= altsyncram_r7l2:auto_generated.q_b[18]
q_b[19] <= altsyncram_r7l2:auto_generated.q_b[19]
q_b[20] <= altsyncram_r7l2:auto_generated.q_b[20]
q_b[21] <= altsyncram_r7l2:auto_generated.q_b[21]
q_b[22] <= altsyncram_r7l2:auto_generated.q_b[22]
q_b[23] <= altsyncram_r7l2:auto_generated.q_b[23]
q_b[24] <= altsyncram_r7l2:auto_generated.q_b[24]
q_b[25] <= altsyncram_r7l2:auto_generated.q_b[25]
q_b[26] <= altsyncram_r7l2:auto_generated.q_b[26]
q_b[27] <= altsyncram_r7l2:auto_generated.q_b[27]
q_b[28] <= altsyncram_r7l2:auto_generated.q_b[28]
q_b[29] <= altsyncram_r7l2:auto_generated.q_b[29]
q_b[30] <= altsyncram_r7l2:auto_generated.q_b[30]
q_b[31] <= altsyncram_r7l2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|experiment4|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_r7l2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|experiment4|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|experiment4|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_s7l2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_s7l2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_s7l2:auto_generated.data_a[0]
data_a[1] => altsyncram_s7l2:auto_generated.data_a[1]
data_a[2] => altsyncram_s7l2:auto_generated.data_a[2]
data_a[3] => altsyncram_s7l2:auto_generated.data_a[3]
data_a[4] => altsyncram_s7l2:auto_generated.data_a[4]
data_a[5] => altsyncram_s7l2:auto_generated.data_a[5]
data_a[6] => altsyncram_s7l2:auto_generated.data_a[6]
data_a[7] => altsyncram_s7l2:auto_generated.data_a[7]
data_a[8] => altsyncram_s7l2:auto_generated.data_a[8]
data_a[9] => altsyncram_s7l2:auto_generated.data_a[9]
data_a[10] => altsyncram_s7l2:auto_generated.data_a[10]
data_a[11] => altsyncram_s7l2:auto_generated.data_a[11]
data_a[12] => altsyncram_s7l2:auto_generated.data_a[12]
data_a[13] => altsyncram_s7l2:auto_generated.data_a[13]
data_a[14] => altsyncram_s7l2:auto_generated.data_a[14]
data_a[15] => altsyncram_s7l2:auto_generated.data_a[15]
data_a[16] => altsyncram_s7l2:auto_generated.data_a[16]
data_a[17] => altsyncram_s7l2:auto_generated.data_a[17]
data_a[18] => altsyncram_s7l2:auto_generated.data_a[18]
data_a[19] => altsyncram_s7l2:auto_generated.data_a[19]
data_a[20] => altsyncram_s7l2:auto_generated.data_a[20]
data_a[21] => altsyncram_s7l2:auto_generated.data_a[21]
data_a[22] => altsyncram_s7l2:auto_generated.data_a[22]
data_a[23] => altsyncram_s7l2:auto_generated.data_a[23]
data_a[24] => altsyncram_s7l2:auto_generated.data_a[24]
data_a[25] => altsyncram_s7l2:auto_generated.data_a[25]
data_a[26] => altsyncram_s7l2:auto_generated.data_a[26]
data_a[27] => altsyncram_s7l2:auto_generated.data_a[27]
data_a[28] => altsyncram_s7l2:auto_generated.data_a[28]
data_a[29] => altsyncram_s7l2:auto_generated.data_a[29]
data_a[30] => altsyncram_s7l2:auto_generated.data_a[30]
data_a[31] => altsyncram_s7l2:auto_generated.data_a[31]
data_b[0] => altsyncram_s7l2:auto_generated.data_b[0]
data_b[1] => altsyncram_s7l2:auto_generated.data_b[1]
data_b[2] => altsyncram_s7l2:auto_generated.data_b[2]
data_b[3] => altsyncram_s7l2:auto_generated.data_b[3]
data_b[4] => altsyncram_s7l2:auto_generated.data_b[4]
data_b[5] => altsyncram_s7l2:auto_generated.data_b[5]
data_b[6] => altsyncram_s7l2:auto_generated.data_b[6]
data_b[7] => altsyncram_s7l2:auto_generated.data_b[7]
data_b[8] => altsyncram_s7l2:auto_generated.data_b[8]
data_b[9] => altsyncram_s7l2:auto_generated.data_b[9]
data_b[10] => altsyncram_s7l2:auto_generated.data_b[10]
data_b[11] => altsyncram_s7l2:auto_generated.data_b[11]
data_b[12] => altsyncram_s7l2:auto_generated.data_b[12]
data_b[13] => altsyncram_s7l2:auto_generated.data_b[13]
data_b[14] => altsyncram_s7l2:auto_generated.data_b[14]
data_b[15] => altsyncram_s7l2:auto_generated.data_b[15]
data_b[16] => altsyncram_s7l2:auto_generated.data_b[16]
data_b[17] => altsyncram_s7l2:auto_generated.data_b[17]
data_b[18] => altsyncram_s7l2:auto_generated.data_b[18]
data_b[19] => altsyncram_s7l2:auto_generated.data_b[19]
data_b[20] => altsyncram_s7l2:auto_generated.data_b[20]
data_b[21] => altsyncram_s7l2:auto_generated.data_b[21]
data_b[22] => altsyncram_s7l2:auto_generated.data_b[22]
data_b[23] => altsyncram_s7l2:auto_generated.data_b[23]
data_b[24] => altsyncram_s7l2:auto_generated.data_b[24]
data_b[25] => altsyncram_s7l2:auto_generated.data_b[25]
data_b[26] => altsyncram_s7l2:auto_generated.data_b[26]
data_b[27] => altsyncram_s7l2:auto_generated.data_b[27]
data_b[28] => altsyncram_s7l2:auto_generated.data_b[28]
data_b[29] => altsyncram_s7l2:auto_generated.data_b[29]
data_b[30] => altsyncram_s7l2:auto_generated.data_b[30]
data_b[31] => altsyncram_s7l2:auto_generated.data_b[31]
address_a[0] => altsyncram_s7l2:auto_generated.address_a[0]
address_a[1] => altsyncram_s7l2:auto_generated.address_a[1]
address_a[2] => altsyncram_s7l2:auto_generated.address_a[2]
address_a[3] => altsyncram_s7l2:auto_generated.address_a[3]
address_a[4] => altsyncram_s7l2:auto_generated.address_a[4]
address_a[5] => altsyncram_s7l2:auto_generated.address_a[5]
address_a[6] => altsyncram_s7l2:auto_generated.address_a[6]
address_b[0] => altsyncram_s7l2:auto_generated.address_b[0]
address_b[1] => altsyncram_s7l2:auto_generated.address_b[1]
address_b[2] => altsyncram_s7l2:auto_generated.address_b[2]
address_b[3] => altsyncram_s7l2:auto_generated.address_b[3]
address_b[4] => altsyncram_s7l2:auto_generated.address_b[4]
address_b[5] => altsyncram_s7l2:auto_generated.address_b[5]
address_b[6] => altsyncram_s7l2:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s7l2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s7l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_s7l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_s7l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_s7l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_s7l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_s7l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_s7l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_s7l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_s7l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_s7l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_s7l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_s7l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_s7l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_s7l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_s7l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_s7l2:auto_generated.q_a[15]
q_a[16] <= altsyncram_s7l2:auto_generated.q_a[16]
q_a[17] <= altsyncram_s7l2:auto_generated.q_a[17]
q_a[18] <= altsyncram_s7l2:auto_generated.q_a[18]
q_a[19] <= altsyncram_s7l2:auto_generated.q_a[19]
q_a[20] <= altsyncram_s7l2:auto_generated.q_a[20]
q_a[21] <= altsyncram_s7l2:auto_generated.q_a[21]
q_a[22] <= altsyncram_s7l2:auto_generated.q_a[22]
q_a[23] <= altsyncram_s7l2:auto_generated.q_a[23]
q_a[24] <= altsyncram_s7l2:auto_generated.q_a[24]
q_a[25] <= altsyncram_s7l2:auto_generated.q_a[25]
q_a[26] <= altsyncram_s7l2:auto_generated.q_a[26]
q_a[27] <= altsyncram_s7l2:auto_generated.q_a[27]
q_a[28] <= altsyncram_s7l2:auto_generated.q_a[28]
q_a[29] <= altsyncram_s7l2:auto_generated.q_a[29]
q_a[30] <= altsyncram_s7l2:auto_generated.q_a[30]
q_a[31] <= altsyncram_s7l2:auto_generated.q_a[31]
q_b[0] <= altsyncram_s7l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_s7l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_s7l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_s7l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_s7l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_s7l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_s7l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_s7l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_s7l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_s7l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_s7l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_s7l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_s7l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_s7l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_s7l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_s7l2:auto_generated.q_b[15]
q_b[16] <= altsyncram_s7l2:auto_generated.q_b[16]
q_b[17] <= altsyncram_s7l2:auto_generated.q_b[17]
q_b[18] <= altsyncram_s7l2:auto_generated.q_b[18]
q_b[19] <= altsyncram_s7l2:auto_generated.q_b[19]
q_b[20] <= altsyncram_s7l2:auto_generated.q_b[20]
q_b[21] <= altsyncram_s7l2:auto_generated.q_b[21]
q_b[22] <= altsyncram_s7l2:auto_generated.q_b[22]
q_b[23] <= altsyncram_s7l2:auto_generated.q_b[23]
q_b[24] <= altsyncram_s7l2:auto_generated.q_b[24]
q_b[25] <= altsyncram_s7l2:auto_generated.q_b[25]
q_b[26] <= altsyncram_s7l2:auto_generated.q_b[26]
q_b[27] <= altsyncram_s7l2:auto_generated.q_b[27]
q_b[28] <= altsyncram_s7l2:auto_generated.q_b[28]
q_b[29] <= altsyncram_s7l2:auto_generated.q_b[29]
q_b[30] <= altsyncram_s7l2:auto_generated.q_b[30]
q_b[31] <= altsyncram_s7l2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|experiment4|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_s7l2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|experiment4|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|experiment4|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_t7l2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_t7l2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t7l2:auto_generated.data_a[0]
data_a[1] => altsyncram_t7l2:auto_generated.data_a[1]
data_a[2] => altsyncram_t7l2:auto_generated.data_a[2]
data_a[3] => altsyncram_t7l2:auto_generated.data_a[3]
data_a[4] => altsyncram_t7l2:auto_generated.data_a[4]
data_a[5] => altsyncram_t7l2:auto_generated.data_a[5]
data_a[6] => altsyncram_t7l2:auto_generated.data_a[6]
data_a[7] => altsyncram_t7l2:auto_generated.data_a[7]
data_a[8] => altsyncram_t7l2:auto_generated.data_a[8]
data_a[9] => altsyncram_t7l2:auto_generated.data_a[9]
data_a[10] => altsyncram_t7l2:auto_generated.data_a[10]
data_a[11] => altsyncram_t7l2:auto_generated.data_a[11]
data_a[12] => altsyncram_t7l2:auto_generated.data_a[12]
data_a[13] => altsyncram_t7l2:auto_generated.data_a[13]
data_a[14] => altsyncram_t7l2:auto_generated.data_a[14]
data_a[15] => altsyncram_t7l2:auto_generated.data_a[15]
data_a[16] => altsyncram_t7l2:auto_generated.data_a[16]
data_a[17] => altsyncram_t7l2:auto_generated.data_a[17]
data_a[18] => altsyncram_t7l2:auto_generated.data_a[18]
data_a[19] => altsyncram_t7l2:auto_generated.data_a[19]
data_a[20] => altsyncram_t7l2:auto_generated.data_a[20]
data_a[21] => altsyncram_t7l2:auto_generated.data_a[21]
data_a[22] => altsyncram_t7l2:auto_generated.data_a[22]
data_a[23] => altsyncram_t7l2:auto_generated.data_a[23]
data_a[24] => altsyncram_t7l2:auto_generated.data_a[24]
data_a[25] => altsyncram_t7l2:auto_generated.data_a[25]
data_a[26] => altsyncram_t7l2:auto_generated.data_a[26]
data_a[27] => altsyncram_t7l2:auto_generated.data_a[27]
data_a[28] => altsyncram_t7l2:auto_generated.data_a[28]
data_a[29] => altsyncram_t7l2:auto_generated.data_a[29]
data_a[30] => altsyncram_t7l2:auto_generated.data_a[30]
data_a[31] => altsyncram_t7l2:auto_generated.data_a[31]
data_b[0] => altsyncram_t7l2:auto_generated.data_b[0]
data_b[1] => altsyncram_t7l2:auto_generated.data_b[1]
data_b[2] => altsyncram_t7l2:auto_generated.data_b[2]
data_b[3] => altsyncram_t7l2:auto_generated.data_b[3]
data_b[4] => altsyncram_t7l2:auto_generated.data_b[4]
data_b[5] => altsyncram_t7l2:auto_generated.data_b[5]
data_b[6] => altsyncram_t7l2:auto_generated.data_b[6]
data_b[7] => altsyncram_t7l2:auto_generated.data_b[7]
data_b[8] => altsyncram_t7l2:auto_generated.data_b[8]
data_b[9] => altsyncram_t7l2:auto_generated.data_b[9]
data_b[10] => altsyncram_t7l2:auto_generated.data_b[10]
data_b[11] => altsyncram_t7l2:auto_generated.data_b[11]
data_b[12] => altsyncram_t7l2:auto_generated.data_b[12]
data_b[13] => altsyncram_t7l2:auto_generated.data_b[13]
data_b[14] => altsyncram_t7l2:auto_generated.data_b[14]
data_b[15] => altsyncram_t7l2:auto_generated.data_b[15]
data_b[16] => altsyncram_t7l2:auto_generated.data_b[16]
data_b[17] => altsyncram_t7l2:auto_generated.data_b[17]
data_b[18] => altsyncram_t7l2:auto_generated.data_b[18]
data_b[19] => altsyncram_t7l2:auto_generated.data_b[19]
data_b[20] => altsyncram_t7l2:auto_generated.data_b[20]
data_b[21] => altsyncram_t7l2:auto_generated.data_b[21]
data_b[22] => altsyncram_t7l2:auto_generated.data_b[22]
data_b[23] => altsyncram_t7l2:auto_generated.data_b[23]
data_b[24] => altsyncram_t7l2:auto_generated.data_b[24]
data_b[25] => altsyncram_t7l2:auto_generated.data_b[25]
data_b[26] => altsyncram_t7l2:auto_generated.data_b[26]
data_b[27] => altsyncram_t7l2:auto_generated.data_b[27]
data_b[28] => altsyncram_t7l2:auto_generated.data_b[28]
data_b[29] => altsyncram_t7l2:auto_generated.data_b[29]
data_b[30] => altsyncram_t7l2:auto_generated.data_b[30]
data_b[31] => altsyncram_t7l2:auto_generated.data_b[31]
address_a[0] => altsyncram_t7l2:auto_generated.address_a[0]
address_a[1] => altsyncram_t7l2:auto_generated.address_a[1]
address_a[2] => altsyncram_t7l2:auto_generated.address_a[2]
address_a[3] => altsyncram_t7l2:auto_generated.address_a[3]
address_a[4] => altsyncram_t7l2:auto_generated.address_a[4]
address_a[5] => altsyncram_t7l2:auto_generated.address_a[5]
address_a[6] => altsyncram_t7l2:auto_generated.address_a[6]
address_b[0] => altsyncram_t7l2:auto_generated.address_b[0]
address_b[1] => altsyncram_t7l2:auto_generated.address_b[1]
address_b[2] => altsyncram_t7l2:auto_generated.address_b[2]
address_b[3] => altsyncram_t7l2:auto_generated.address_b[3]
address_b[4] => altsyncram_t7l2:auto_generated.address_b[4]
address_b[5] => altsyncram_t7l2:auto_generated.address_b[5]
address_b[6] => altsyncram_t7l2:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t7l2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t7l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_t7l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_t7l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_t7l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_t7l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_t7l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_t7l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_t7l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_t7l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_t7l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_t7l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_t7l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_t7l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_t7l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_t7l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_t7l2:auto_generated.q_a[15]
q_a[16] <= altsyncram_t7l2:auto_generated.q_a[16]
q_a[17] <= altsyncram_t7l2:auto_generated.q_a[17]
q_a[18] <= altsyncram_t7l2:auto_generated.q_a[18]
q_a[19] <= altsyncram_t7l2:auto_generated.q_a[19]
q_a[20] <= altsyncram_t7l2:auto_generated.q_a[20]
q_a[21] <= altsyncram_t7l2:auto_generated.q_a[21]
q_a[22] <= altsyncram_t7l2:auto_generated.q_a[22]
q_a[23] <= altsyncram_t7l2:auto_generated.q_a[23]
q_a[24] <= altsyncram_t7l2:auto_generated.q_a[24]
q_a[25] <= altsyncram_t7l2:auto_generated.q_a[25]
q_a[26] <= altsyncram_t7l2:auto_generated.q_a[26]
q_a[27] <= altsyncram_t7l2:auto_generated.q_a[27]
q_a[28] <= altsyncram_t7l2:auto_generated.q_a[28]
q_a[29] <= altsyncram_t7l2:auto_generated.q_a[29]
q_a[30] <= altsyncram_t7l2:auto_generated.q_a[30]
q_a[31] <= altsyncram_t7l2:auto_generated.q_a[31]
q_b[0] <= altsyncram_t7l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_t7l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_t7l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_t7l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_t7l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_t7l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_t7l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_t7l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_t7l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_t7l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_t7l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_t7l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_t7l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_t7l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_t7l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_t7l2:auto_generated.q_b[15]
q_b[16] <= altsyncram_t7l2:auto_generated.q_b[16]
q_b[17] <= altsyncram_t7l2:auto_generated.q_b[17]
q_b[18] <= altsyncram_t7l2:auto_generated.q_b[18]
q_b[19] <= altsyncram_t7l2:auto_generated.q_b[19]
q_b[20] <= altsyncram_t7l2:auto_generated.q_b[20]
q_b[21] <= altsyncram_t7l2:auto_generated.q_b[21]
q_b[22] <= altsyncram_t7l2:auto_generated.q_b[22]
q_b[23] <= altsyncram_t7l2:auto_generated.q_b[23]
q_b[24] <= altsyncram_t7l2:auto_generated.q_b[24]
q_b[25] <= altsyncram_t7l2:auto_generated.q_b[25]
q_b[26] <= altsyncram_t7l2:auto_generated.q_b[26]
q_b[27] <= altsyncram_t7l2:auto_generated.q_b[27]
q_b[28] <= altsyncram_t7l2:auto_generated.q_b[28]
q_b[29] <= altsyncram_t7l2:auto_generated.q_b[29]
q_b[30] <= altsyncram_t7l2:auto_generated.q_b[30]
q_b[31] <= altsyncram_t7l2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|experiment4|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_t7l2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component
wren_a => altsyncram_u7l2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_u7l2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u7l2:auto_generated.data_a[0]
data_a[1] => altsyncram_u7l2:auto_generated.data_a[1]
data_a[2] => altsyncram_u7l2:auto_generated.data_a[2]
data_a[3] => altsyncram_u7l2:auto_generated.data_a[3]
data_a[4] => altsyncram_u7l2:auto_generated.data_a[4]
data_a[5] => altsyncram_u7l2:auto_generated.data_a[5]
data_a[6] => altsyncram_u7l2:auto_generated.data_a[6]
data_a[7] => altsyncram_u7l2:auto_generated.data_a[7]
data_a[8] => altsyncram_u7l2:auto_generated.data_a[8]
data_a[9] => altsyncram_u7l2:auto_generated.data_a[9]
data_a[10] => altsyncram_u7l2:auto_generated.data_a[10]
data_a[11] => altsyncram_u7l2:auto_generated.data_a[11]
data_a[12] => altsyncram_u7l2:auto_generated.data_a[12]
data_a[13] => altsyncram_u7l2:auto_generated.data_a[13]
data_a[14] => altsyncram_u7l2:auto_generated.data_a[14]
data_a[15] => altsyncram_u7l2:auto_generated.data_a[15]
data_a[16] => altsyncram_u7l2:auto_generated.data_a[16]
data_a[17] => altsyncram_u7l2:auto_generated.data_a[17]
data_a[18] => altsyncram_u7l2:auto_generated.data_a[18]
data_a[19] => altsyncram_u7l2:auto_generated.data_a[19]
data_a[20] => altsyncram_u7l2:auto_generated.data_a[20]
data_a[21] => altsyncram_u7l2:auto_generated.data_a[21]
data_a[22] => altsyncram_u7l2:auto_generated.data_a[22]
data_a[23] => altsyncram_u7l2:auto_generated.data_a[23]
data_a[24] => altsyncram_u7l2:auto_generated.data_a[24]
data_a[25] => altsyncram_u7l2:auto_generated.data_a[25]
data_a[26] => altsyncram_u7l2:auto_generated.data_a[26]
data_a[27] => altsyncram_u7l2:auto_generated.data_a[27]
data_a[28] => altsyncram_u7l2:auto_generated.data_a[28]
data_a[29] => altsyncram_u7l2:auto_generated.data_a[29]
data_a[30] => altsyncram_u7l2:auto_generated.data_a[30]
data_a[31] => altsyncram_u7l2:auto_generated.data_a[31]
data_b[0] => altsyncram_u7l2:auto_generated.data_b[0]
data_b[1] => altsyncram_u7l2:auto_generated.data_b[1]
data_b[2] => altsyncram_u7l2:auto_generated.data_b[2]
data_b[3] => altsyncram_u7l2:auto_generated.data_b[3]
data_b[4] => altsyncram_u7l2:auto_generated.data_b[4]
data_b[5] => altsyncram_u7l2:auto_generated.data_b[5]
data_b[6] => altsyncram_u7l2:auto_generated.data_b[6]
data_b[7] => altsyncram_u7l2:auto_generated.data_b[7]
data_b[8] => altsyncram_u7l2:auto_generated.data_b[8]
data_b[9] => altsyncram_u7l2:auto_generated.data_b[9]
data_b[10] => altsyncram_u7l2:auto_generated.data_b[10]
data_b[11] => altsyncram_u7l2:auto_generated.data_b[11]
data_b[12] => altsyncram_u7l2:auto_generated.data_b[12]
data_b[13] => altsyncram_u7l2:auto_generated.data_b[13]
data_b[14] => altsyncram_u7l2:auto_generated.data_b[14]
data_b[15] => altsyncram_u7l2:auto_generated.data_b[15]
data_b[16] => altsyncram_u7l2:auto_generated.data_b[16]
data_b[17] => altsyncram_u7l2:auto_generated.data_b[17]
data_b[18] => altsyncram_u7l2:auto_generated.data_b[18]
data_b[19] => altsyncram_u7l2:auto_generated.data_b[19]
data_b[20] => altsyncram_u7l2:auto_generated.data_b[20]
data_b[21] => altsyncram_u7l2:auto_generated.data_b[21]
data_b[22] => altsyncram_u7l2:auto_generated.data_b[22]
data_b[23] => altsyncram_u7l2:auto_generated.data_b[23]
data_b[24] => altsyncram_u7l2:auto_generated.data_b[24]
data_b[25] => altsyncram_u7l2:auto_generated.data_b[25]
data_b[26] => altsyncram_u7l2:auto_generated.data_b[26]
data_b[27] => altsyncram_u7l2:auto_generated.data_b[27]
data_b[28] => altsyncram_u7l2:auto_generated.data_b[28]
data_b[29] => altsyncram_u7l2:auto_generated.data_b[29]
data_b[30] => altsyncram_u7l2:auto_generated.data_b[30]
data_b[31] => altsyncram_u7l2:auto_generated.data_b[31]
address_a[0] => altsyncram_u7l2:auto_generated.address_a[0]
address_a[1] => altsyncram_u7l2:auto_generated.address_a[1]
address_a[2] => altsyncram_u7l2:auto_generated.address_a[2]
address_a[3] => altsyncram_u7l2:auto_generated.address_a[3]
address_a[4] => altsyncram_u7l2:auto_generated.address_a[4]
address_a[5] => altsyncram_u7l2:auto_generated.address_a[5]
address_a[6] => altsyncram_u7l2:auto_generated.address_a[6]
address_b[0] => altsyncram_u7l2:auto_generated.address_b[0]
address_b[1] => altsyncram_u7l2:auto_generated.address_b[1]
address_b[2] => altsyncram_u7l2:auto_generated.address_b[2]
address_b[3] => altsyncram_u7l2:auto_generated.address_b[3]
address_b[4] => altsyncram_u7l2:auto_generated.address_b[4]
address_b[5] => altsyncram_u7l2:auto_generated.address_b[5]
address_b[6] => altsyncram_u7l2:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u7l2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u7l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_u7l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_u7l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_u7l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_u7l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_u7l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_u7l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_u7l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_u7l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_u7l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_u7l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_u7l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_u7l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_u7l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_u7l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_u7l2:auto_generated.q_a[15]
q_a[16] <= altsyncram_u7l2:auto_generated.q_a[16]
q_a[17] <= altsyncram_u7l2:auto_generated.q_a[17]
q_a[18] <= altsyncram_u7l2:auto_generated.q_a[18]
q_a[19] <= altsyncram_u7l2:auto_generated.q_a[19]
q_a[20] <= altsyncram_u7l2:auto_generated.q_a[20]
q_a[21] <= altsyncram_u7l2:auto_generated.q_a[21]
q_a[22] <= altsyncram_u7l2:auto_generated.q_a[22]
q_a[23] <= altsyncram_u7l2:auto_generated.q_a[23]
q_a[24] <= altsyncram_u7l2:auto_generated.q_a[24]
q_a[25] <= altsyncram_u7l2:auto_generated.q_a[25]
q_a[26] <= altsyncram_u7l2:auto_generated.q_a[26]
q_a[27] <= altsyncram_u7l2:auto_generated.q_a[27]
q_a[28] <= altsyncram_u7l2:auto_generated.q_a[28]
q_a[29] <= altsyncram_u7l2:auto_generated.q_a[29]
q_a[30] <= altsyncram_u7l2:auto_generated.q_a[30]
q_a[31] <= altsyncram_u7l2:auto_generated.q_a[31]
q_b[0] <= altsyncram_u7l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_u7l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_u7l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_u7l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_u7l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_u7l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_u7l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_u7l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_u7l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_u7l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_u7l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_u7l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_u7l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_u7l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_u7l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_u7l2:auto_generated.q_b[15]
q_b[16] <= altsyncram_u7l2:auto_generated.q_b[16]
q_b[17] <= altsyncram_u7l2:auto_generated.q_b[17]
q_b[18] <= altsyncram_u7l2:auto_generated.q_b[18]
q_b[19] <= altsyncram_u7l2:auto_generated.q_b[19]
q_b[20] <= altsyncram_u7l2:auto_generated.q_b[20]
q_b[21] <= altsyncram_u7l2:auto_generated.q_b[21]
q_b[22] <= altsyncram_u7l2:auto_generated.q_b[22]
q_b[23] <= altsyncram_u7l2:auto_generated.q_b[23]
q_b[24] <= altsyncram_u7l2:auto_generated.q_b[24]
q_b[25] <= altsyncram_u7l2:auto_generated.q_b[25]
q_b[26] <= altsyncram_u7l2:auto_generated.q_b[26]
q_b[27] <= altsyncram_u7l2:auto_generated.q_b[27]
q_b[28] <= altsyncram_u7l2:auto_generated.q_b[28]
q_b[29] <= altsyncram_u7l2:auto_generated.q_b[29]
q_b[30] <= altsyncram_u7l2:auto_generated.q_b[30]
q_b[31] <= altsyncram_u7l2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|experiment4|convert_hex_to_seven_segment:unit7
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|convert_hex_to_seven_segment:unit6
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|convert_hex_to_seven_segment:unit5
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|convert_hex_to_seven_segment:unit4
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|convert_hex_to_seven_segment:unit3
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|convert_hex_to_seven_segment:unit2
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|convert_hex_to_seven_segment:unit1
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|experiment4|convert_hex_to_seven_segment:unit0
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


