// Seed: 98946909
module module_0 ();
  wire  id_1 = id_1;
  logic id_2;
  ;
  localparam id_3 = 1 - 1;
  assign module_2.id_24 = 0;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  module_0 modCall_1 ();
  logic id_2;
endmodule
module module_2 #(
    parameter id_10 = 32'd39,
    parameter id_8  = 32'd58
) (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    input supply0 id_6,
    input wor id_7,
    input wor _id_8,
    input supply0 id_9,
    input tri1 _id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply0 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input wor id_16[1 : -1  -  {  id_10  }],
    output tri0 id_17,
    input tri id_18,
    output tri0 id_19,
    input tri id_20[id_8 : -1 'd0],
    output tri0 id_21,
    input tri0 id_22,
    input tri0 id_23,
    input tri id_24,
    input uwire id_25,
    output tri id_26,
    input supply1 id_27,
    output tri id_28,
    input wand id_29,
    input wand id_30,
    input supply0 id_31,
    input wand id_32,
    input uwire id_33[1 : 1],
    output tri id_34,
    output wor id_35,
    output wire id_36,
    input uwire id_37
);
  module_0 modCall_1 ();
endmodule
