
project01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000531c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  080054bc  080054bc  000064bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056cc  080056cc  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080056cc  080056cc  000066cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056d4  080056d4  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056d4  080056d4  000066d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056d8  080056d8  000066d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080056dc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  2000006c  08005748  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08005748  0000733c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e17f  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e65  00000000  00000000  0001521b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  00017080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad3  00000000  00000000  00017e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018412  00000000  00000000  0001892b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f24f  00000000  00000000  00030d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b6ef  00000000  00000000  0003ff8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db67b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044d0  00000000  00000000  000db6c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000dfb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080054a4 	.word	0x080054a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080054a4 	.word	0x080054a4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
/* Log block gon: 6 dong + 1 dong trong */
static void print_status_block(uint8_t ble_state, uint8_t thL, uint8_t thH);

/* ===================== Retarget printf ===================== */
int __io_putchar(int ch)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	@ (80005cc <__io_putchar+0x20>)
 80005be:	f003 f8c7 	bl	8003750 <HAL_UART_Transmit>
  return ch;
 80005c2:	687b      	ldr	r3, [r7, #4]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000118 	.word	0x20000118

080005d0 <readA0>:

/* ===================== ADC / Soil ===================== */
static uint32_t readA0(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 80005d6:	4809      	ldr	r0, [pc, #36]	@ (80005fc <readA0+0x2c>)
 80005d8:	f001 fa98 	bl	8001b0c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 10);
 80005dc:	210a      	movs	r1, #10
 80005de:	4807      	ldr	r0, [pc, #28]	@ (80005fc <readA0+0x2c>)
 80005e0:	f001 fb7b 	bl	8001cda <HAL_ADC_PollForConversion>
  uint32_t v = HAL_ADC_GetValue(&hadc1);
 80005e4:	4805      	ldr	r0, [pc, #20]	@ (80005fc <readA0+0x2c>)
 80005e6:	f001 fc03 	bl	8001df0 <HAL_ADC_GetValue>
 80005ea:	6078      	str	r0, [r7, #4]
  HAL_ADC_Stop(&hadc1);
 80005ec:	4803      	ldr	r0, [pc, #12]	@ (80005fc <readA0+0x2c>)
 80005ee:	f001 fb41 	bl	8001c74 <HAL_ADC_Stop>
  return v;
 80005f2:	687b      	ldr	r3, [r7, #4]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000088 	.word	0x20000088

08000600 <readA0_avg>:
static uint32_t readA0_avg(uint8_t n)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
  uint32_t s = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
  for (uint8_t i = 0; i < n; i++) { s += readA0(); HAL_Delay(2); }
 800060e:	2300      	movs	r3, #0
 8000610:	72fb      	strb	r3, [r7, #11]
 8000612:	e00b      	b.n	800062c <readA0_avg+0x2c>
 8000614:	f7ff ffdc 	bl	80005d0 <readA0>
 8000618:	4602      	mov	r2, r0
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	4413      	add	r3, r2
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	2002      	movs	r0, #2
 8000622:	f001 fa0b 	bl	8001a3c <HAL_Delay>
 8000626:	7afb      	ldrb	r3, [r7, #11]
 8000628:	3301      	adds	r3, #1
 800062a:	72fb      	strb	r3, [r7, #11]
 800062c:	7afa      	ldrb	r2, [r7, #11]
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	429a      	cmp	r2, r3
 8000632:	d3ef      	bcc.n	8000614 <readA0_avg+0x14>
  return s / n;
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	68fa      	ldr	r2, [r7, #12]
 8000638:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800063c:	4618      	mov	r0, r3
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <moisture_pct_from_adc>:
static uint8_t moisture_pct_from_adc(uint32_t adc)
{
 8000644:	b480      	push	{r7}
 8000646:	b087      	sub	sp, #28
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  last_adc_raw = adc;
 800064c:	4a22      	ldr	r2, [pc, #136]	@ (80006d8 <moisture_pct_from_adc+0x94>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	6013      	str	r3, [r2, #0]
  // % nhanh (khong hieu chuan)
  last_pct_quick = 100 - (uint8_t)((adc * 100U) / 4095U);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2264      	movs	r2, #100	@ 0x64
 8000656:	fb03 f202 	mul.w	r2, r3, r2
 800065a:	4b20      	ldr	r3, [pc, #128]	@ (80006dc <moisture_pct_from_adc+0x98>)
 800065c:	fba3 1302 	umull	r1, r3, r3, r2
 8000660:	1ad2      	subs	r2, r2, r3
 8000662:	0852      	lsrs	r2, r2, #1
 8000664:	4413      	add	r3, r2
 8000666:	0adb      	lsrs	r3, r3, #11
 8000668:	b2db      	uxtb	r3, r3
 800066a:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 800066e:	b2da      	uxtb	r2, r3
 8000670:	4b1b      	ldr	r3, [pc, #108]	@ (80006e0 <moisture_pct_from_adc+0x9c>)
 8000672:	701a      	strb	r2, [r3, #0]

  // noi suy 2 diem DRY/WET
  if (adc > DRY_ADC) adc = DRY_ADC;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 800067a:	d902      	bls.n	8000682 <moisture_pct_from_adc+0x3e>
 800067c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8000680:	607b      	str	r3, [r7, #4]
  if (adc < WET_ADC) adc = WET_ADC;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000688:	d202      	bcs.n	8000690 <moisture_pct_from_adc+0x4c>
 800068a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800068e:	607b      	str	r3, [r7, #4]
  uint32_t num = (DRY_ADC - adc) * 100U;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8000696:	fb02 f303 	mul.w	r3, r2, r3
 800069a:	f503 23af 	add.w	r3, r3, #358400	@ 0x57800
 800069e:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80006a2:	613b      	str	r3, [r7, #16]
  uint32_t den = (DRY_ADC - WET_ADC);
 80006a4:	f640 2328 	movw	r3, #2600	@ 0xa28
 80006a8:	60fb      	str	r3, [r7, #12]
  uint32_t p   = den ? (num / den) : 0U;
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d004      	beq.n	80006ba <moisture_pct_from_adc+0x76>
 80006b0:	693a      	ldr	r2, [r7, #16]
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006b8:	e000      	b.n	80006bc <moisture_pct_from_adc+0x78>
 80006ba:	2300      	movs	r3, #0
 80006bc:	617b      	str	r3, [r7, #20]
  if (p > 100U) p = 100U;
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	2b64      	cmp	r3, #100	@ 0x64
 80006c2:	d901      	bls.n	80006c8 <moisture_pct_from_adc+0x84>
 80006c4:	2364      	movs	r3, #100	@ 0x64
 80006c6:	617b      	str	r3, [r7, #20]
  return (uint8_t)p;
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	b2db      	uxtb	r3, r3
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	371c      	adds	r7, #28
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	200001ac 	.word	0x200001ac
 80006dc:	00100101 	.word	0x00100101
 80006e0:	200001b0 	.word	0x200001b0

080006e4 <Pump_On>:
static inline void Pump_On(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(RELAY_Pin_GPIO_Port, RELAY_Pin_Pin, GPIO_PIN_SET);
 80006e8:	2201      	movs	r2, #1
 80006ea:	2108      	movs	r1, #8
 80006ec:	4803      	ldr	r0, [pc, #12]	@ (80006fc <Pump_On+0x18>)
 80006ee:	f002 f82d 	bl	800274c <HAL_GPIO_WritePin>
  pump_on = 1;
 80006f2:	4b03      	ldr	r3, [pc, #12]	@ (8000700 <Pump_On+0x1c>)
 80006f4:	2201      	movs	r2, #1
 80006f6:	701a      	strb	r2, [r3, #0]
}
 80006f8:	bf00      	nop
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40020400 	.word	0x40020400
 8000700:	200001a8 	.word	0x200001a8

08000704 <Pump_Off>:
static inline void Pump_Off(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(RELAY_Pin_GPIO_Port, RELAY_Pin_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2108      	movs	r1, #8
 800070c:	4803      	ldr	r0, [pc, #12]	@ (800071c <Pump_Off+0x18>)
 800070e:	f002 f81d 	bl	800274c <HAL_GPIO_WritePin>
  pump_on = 0;
 8000712:	4b03      	ldr	r3, [pc, #12]	@ (8000720 <Pump_Off+0x1c>)
 8000714:	2200      	movs	r2, #0
 8000716:	701a      	strb	r2, [r3, #0]
}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40020400 	.word	0x40020400
 8000720:	200001a8 	.word	0x200001a8

08000724 <HM10_Send_Frame>:

/* ===================== Frames TX ===================== */
/* "%c%d%c%03u%03u\n" -> type y z ttt TTT \n */
static void HM10_Send_Frame(char type)
{
 8000724:	b5b0      	push	{r4, r5, r7, lr}
 8000726:	b08e      	sub	sp, #56	@ 0x38
 8000728:	af04      	add	r7, sp, #16
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
  char z = mode_auto ? 'A' : 'M';
 800072e:	4b31      	ldr	r3, [pc, #196]	@ (80007f4 <HM10_Send_Frame+0xd0>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	b2db      	uxtb	r3, r3
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <HM10_Send_Frame+0x18>
 8000738:	2341      	movs	r3, #65	@ 0x41
 800073a:	e000      	b.n	800073e <HM10_Send_Frame+0x1a>
 800073c:	234d      	movs	r3, #77	@ 0x4d
 800073e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t pct_send  = (pct   > 100) ? 100 : pct;
 8000742:	4b2d      	ldr	r3, [pc, #180]	@ (80007f8 <HM10_Send_Frame+0xd4>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	2b64      	cmp	r3, #100	@ 0x64
 800074a:	d803      	bhi.n	8000754 <HM10_Send_Frame+0x30>
 800074c:	4b2a      	ldr	r3, [pc, #168]	@ (80007f8 <HM10_Send_Frame+0xd4>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	b2db      	uxtb	r3, r3
 8000752:	e000      	b.n	8000756 <HM10_Send_Frame+0x32>
 8000754:	2364      	movs	r3, #100	@ 0x64
 8000756:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t temp_send = (tempC >  99) ?  99 : tempC;
 800075a:	4b28      	ldr	r3, [pc, #160]	@ (80007fc <HM10_Send_Frame+0xd8>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	b2db      	uxtb	r3, r3
 8000760:	2b63      	cmp	r3, #99	@ 0x63
 8000762:	d803      	bhi.n	800076c <HM10_Send_Frame+0x48>
 8000764:	4b25      	ldr	r3, [pc, #148]	@ (80007fc <HM10_Send_Frame+0xd8>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	b2db      	uxtb	r3, r3
 800076a:	e000      	b.n	800076e <HM10_Send_Frame+0x4a>
 800076c:	2363      	movs	r3, #99	@ 0x63
 800076e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  char frame[16];
  int n = snprintf(frame, sizeof(frame), "%c%d%c%03u%03u\n",
 8000772:	79fc      	ldrb	r4, [r7, #7]
 8000774:	4b22      	ldr	r3, [pc, #136]	@ (8000800 <HM10_Send_Frame+0xdc>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	b2db      	uxtb	r3, r3
 800077a:	461d      	mov	r5, r3
 800077c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000780:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8000784:	f897 1021 	ldrb.w	r1, [r7, #33]	@ 0x21
 8000788:	f107 000c 	add.w	r0, r7, #12
 800078c:	9103      	str	r1, [sp, #12]
 800078e:	9202      	str	r2, [sp, #8]
 8000790:	9301      	str	r3, [sp, #4]
 8000792:	9500      	str	r5, [sp, #0]
 8000794:	4623      	mov	r3, r4
 8000796:	4a1b      	ldr	r2, [pc, #108]	@ (8000804 <HM10_Send_Frame+0xe0>)
 8000798:	2110      	movs	r1, #16
 800079a:	f003 fe11 	bl	80043c0 <sniprintf>
 800079e:	61f8      	str	r0, [r7, #28]
                   type, pump_on, z, (unsigned)pct_send, (unsigned)temp_send);
  if (n <= 0) return;
 80007a0:	69fb      	ldr	r3, [r7, #28]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	dd21      	ble.n	80007ea <HM10_Send_Frame+0xc6>

  // Gửi 3 gói liên tục, cách nhau 50ms để ESP32 dễ nhận
  for (int i = 0; i < 2; i++) {
 80007a6:	2300      	movs	r3, #0
 80007a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80007aa:	e01a      	b.n	80007e2 <HM10_Send_Frame+0xbe>
    if (HAL_UART_Transmit(&huart1, (uint8_t*)frame, (uint16_t)n, 100) == HAL_OK) {
 80007ac:	69fb      	ldr	r3, [r7, #28]
 80007ae:	b29a      	uxth	r2, r3
 80007b0:	f107 010c 	add.w	r1, r7, #12
 80007b4:	2364      	movs	r3, #100	@ 0x64
 80007b6:	4814      	ldr	r0, [pc, #80]	@ (8000808 <HM10_Send_Frame+0xe4>)
 80007b8:	f002 ffca 	bl	8003750 <HAL_UART_Transmit>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d109      	bne.n	80007d6 <HM10_Send_Frame+0xb2>
      strncpy(last_tx_frame, frame, sizeof(last_tx_frame)-1);
 80007c2:	f107 030c 	add.w	r3, r7, #12
 80007c6:	220f      	movs	r2, #15
 80007c8:	4619      	mov	r1, r3
 80007ca:	4810      	ldr	r0, [pc, #64]	@ (800080c <HM10_Send_Frame+0xe8>)
 80007cc:	f003 ff1f 	bl	800460e <strncpy>
      tx_pending = 1;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <HM10_Send_Frame+0xec>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	701a      	strb	r2, [r3, #0]
    }
    HAL_Delay(50);  // delay goi tin
 80007d6:	2032      	movs	r0, #50	@ 0x32
 80007d8:	f001 f930 	bl	8001a3c <HAL_Delay>
  for (int i = 0; i < 2; i++) {
 80007dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007de:	3301      	adds	r3, #1
 80007e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80007e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	dde1      	ble.n	80007ac <HM10_Send_Frame+0x88>
 80007e8:	e000      	b.n	80007ec <HM10_Send_Frame+0xc8>
  if (n <= 0) return;
 80007ea:	bf00      	nop
  }
}
 80007ec:	3728      	adds	r7, #40	@ 0x28
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bdb0      	pop	{r4, r5, r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000000 	.word	0x20000000
 80007f8:	200001a9 	.word	0x200001a9
 80007fc:	200001aa 	.word	0x200001aa
 8000800:	200001a8 	.word	0x200001a8
 8000804:	080054bc 	.word	0x080054bc
 8000808:	200000d0 	.word	0x200000d0
 800080c:	200001bc 	.word	0x200001bc
 8000810:	200001cc 	.word	0x200001cc

08000814 <apply_command>:


/* Ap dung lenh 1 byte va gui ACK K... ngay */
static void apply_command(uint8_t c)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
  switch (c)
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	3b30      	subs	r3, #48	@ 0x30
 8000822:	2b1d      	cmp	r3, #29
 8000824:	d850      	bhi.n	80008c8 <apply_command+0xb4>
 8000826:	a201      	add	r2, pc, #4	@ (adr r2, 800082c <apply_command+0x18>)
 8000828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800082c:	080008ab 	.word	0x080008ab
 8000830:	080008a5 	.word	0x080008a5
 8000834:	080008c9 	.word	0x080008c9
 8000838:	080008c9 	.word	0x080008c9
 800083c:	080008c9 	.word	0x080008c9
 8000840:	080008c9 	.word	0x080008c9
 8000844:	080008c9 	.word	0x080008c9
 8000848:	080008c9 	.word	0x080008c9
 800084c:	080008c9 	.word	0x080008c9
 8000850:	080008c9 	.word	0x080008c9
 8000854:	080008c9 	.word	0x080008c9
 8000858:	080008c9 	.word	0x080008c9
 800085c:	080008c9 	.word	0x080008c9
 8000860:	080008c9 	.word	0x080008c9
 8000864:	080008c9 	.word	0x080008c9
 8000868:	080008c9 	.word	0x080008c9
 800086c:	080008c9 	.word	0x080008c9
 8000870:	080008b1 	.word	0x080008b1
 8000874:	080008c9 	.word	0x080008c9
 8000878:	080008c9 	.word	0x080008c9
 800087c:	080008c9 	.word	0x080008c9
 8000880:	080008c9 	.word	0x080008c9
 8000884:	080008c9 	.word	0x080008c9
 8000888:	080008c9 	.word	0x080008c9
 800088c:	080008c9 	.word	0x080008c9
 8000890:	080008c9 	.word	0x080008c9
 8000894:	080008c9 	.word	0x080008c9
 8000898:	080008c9 	.word	0x080008c9
 800089c:	080008c9 	.word	0x080008c9
 80008a0:	080008b9 	.word	0x080008b9
  {
    case '1': Pump_On();     break;
 80008a4:	f7ff ff1e 	bl	80006e4 <Pump_On>
 80008a8:	e00a      	b.n	80008c0 <apply_command+0xac>
    case '0': Pump_Off();    break;
 80008aa:	f7ff ff2b 	bl	8000704 <Pump_Off>
 80008ae:	e007      	b.n	80008c0 <apply_command+0xac>
    case 'A': mode_auto = 1; break;
 80008b0:	4b07      	ldr	r3, [pc, #28]	@ (80008d0 <apply_command+0xbc>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	701a      	strb	r2, [r3, #0]
 80008b6:	e003      	b.n	80008c0 <apply_command+0xac>
    case 'M': mode_auto = 0; break;
 80008b8:	4b05      	ldr	r3, [pc, #20]	@ (80008d0 <apply_command+0xbc>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	701a      	strb	r2, [r3, #0]
 80008be:	bf00      	nop
    default:  return; // khong hop le
  }
  HM10_Send_Frame('K');  // ACK ngay
 80008c0:	204b      	movs	r0, #75	@ 0x4b
 80008c2:	f7ff ff2f 	bl	8000724 <HM10_Send_Frame>
 80008c6:	e000      	b.n	80008ca <apply_command+0xb6>
    default:  return; // khong hop le
 80008c8:	bf00      	nop
}
 80008ca:	3708      	adds	r7, #8
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20000000 	.word	0x20000000

080008d4 <HM10_Receive_1Char>:

/* ===================== RX 1 BYTE (UTF-8 tolerant) ===================== */
static void HM10_Receive_1Char(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
  uint8_t b;
  while (HAL_UART_Receive(&huart1, &b, 1, 0) == HAL_OK)
 80008da:	e036      	b.n	800094a <HM10_Receive_1Char+0x76>
  {
    // bo qua ki tu trang thai/phu
    if (b==0x00 || b=='\r' || b=='\n' || b=='\t' || b==' ') continue;
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d030      	beq.n	8000944 <HM10_Receive_1Char+0x70>
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	2b0d      	cmp	r3, #13
 80008e6:	d02d      	beq.n	8000944 <HM10_Receive_1Char+0x70>
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	2b0a      	cmp	r3, #10
 80008ec:	d02a      	beq.n	8000944 <HM10_Receive_1Char+0x70>
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	2b09      	cmp	r3, #9
 80008f2:	d027      	beq.n	8000944 <HM10_Receive_1Char+0x70>
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	2b20      	cmp	r3, #32
 80008f8:	d024      	beq.n	8000944 <HM10_Receive_1Char+0x70>
    // non-ASCII (UTF-8 continuation / fullwidth)
    if (b >= 0x80) continue;
 80008fa:	79fb      	ldrb	r3, [r7, #7]
 80008fc:	b25b      	sxtb	r3, r3
 80008fe:	2b00      	cmp	r3, #0
 8000900:	db22      	blt.n	8000948 <HM10_Receive_1Char+0x74>
    // chap nhan a/m
    if (b=='a') b='A';
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	2b61      	cmp	r3, #97	@ 0x61
 8000906:	d101      	bne.n	800090c <HM10_Receive_1Char+0x38>
 8000908:	2341      	movs	r3, #65	@ 0x41
 800090a:	71fb      	strb	r3, [r7, #7]
    if (b=='m') b='M';
 800090c:	79fb      	ldrb	r3, [r7, #7]
 800090e:	2b6d      	cmp	r3, #109	@ 0x6d
 8000910:	d101      	bne.n	8000916 <HM10_Receive_1Char+0x42>
 8000912:	234d      	movs	r3, #77	@ 0x4d
 8000914:	71fb      	strb	r3, [r7, #7]

    // luu RX cho block
    last_rx_byte = b;
 8000916:	79fa      	ldrb	r2, [r7, #7]
 8000918:	4b13      	ldr	r3, [pc, #76]	@ (8000968 <HM10_Receive_1Char+0x94>)
 800091a:	701a      	strb	r2, [r3, #0]
    rx_pending   = 1;
 800091c:	4b13      	ldr	r3, [pc, #76]	@ (800096c <HM10_Receive_1Char+0x98>)
 800091e:	2201      	movs	r2, #1
 8000920:	701a      	strb	r2, [r3, #0]

    if (b=='0' || b=='1' || b=='A' || b=='M') {
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	2b30      	cmp	r3, #48	@ 0x30
 8000926:	d008      	beq.n	800093a <HM10_Receive_1Char+0x66>
 8000928:	79fb      	ldrb	r3, [r7, #7]
 800092a:	2b31      	cmp	r3, #49	@ 0x31
 800092c:	d005      	beq.n	800093a <HM10_Receive_1Char+0x66>
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	2b41      	cmp	r3, #65	@ 0x41
 8000932:	d002      	beq.n	800093a <HM10_Receive_1Char+0x66>
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	2b4d      	cmp	r3, #77	@ 0x4d
 8000938:	d107      	bne.n	800094a <HM10_Receive_1Char+0x76>
      apply_command(b);
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff ff69 	bl	8000814 <apply_command>
 8000942:	e002      	b.n	800094a <HM10_Receive_1Char+0x76>
    if (b==0x00 || b=='\r' || b=='\n' || b=='\t' || b==' ') continue;
 8000944:	bf00      	nop
 8000946:	e000      	b.n	800094a <HM10_Receive_1Char+0x76>
    if (b >= 0x80) continue;
 8000948:	bf00      	nop
  while (HAL_UART_Receive(&huart1, &b, 1, 0) == HAL_OK)
 800094a:	1df9      	adds	r1, r7, #7
 800094c:	2300      	movs	r3, #0
 800094e:	2201      	movs	r2, #1
 8000950:	4807      	ldr	r0, [pc, #28]	@ (8000970 <HM10_Receive_1Char+0x9c>)
 8000952:	f002 ff88 	bl	8003866 <HAL_UART_Receive>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d0bf      	beq.n	80008dc <HM10_Receive_1Char+0x8>
    }
  }
}
 800095c:	bf00      	nop
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	200001cd 	.word	0x200001cd
 800096c:	200001ce 	.word	0x200001ce
 8000970:	200000d0 	.word	0x200000d0

08000974 <micros>:

/* ===================== DHT11 (TIM2 1MHz) ===================== */
static inline uint32_t micros(void) { return __HAL_TIM_GET_COUNTER(&htim2); }
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
 8000978:	4b03      	ldr	r3, [pc, #12]	@ (8000988 <micros+0x14>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800097e:	4618      	mov	r0, r3
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr
 8000988:	20000160 	.word	0x20000160

0800098c <delay_us>:
static void delay_us(uint32_t us)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  uint32_t t0 = micros();
 8000994:	f7ff ffee 	bl	8000974 <micros>
 8000998:	60f8      	str	r0, [r7, #12]
  while ((uint32_t)(micros() - t0) < us) { __NOP(); }
 800099a:	e000      	b.n	800099e <delay_us+0x12>
 800099c:	bf00      	nop
 800099e:	f7ff ffe9 	bl	8000974 <micros>
 80009a2:	4602      	mov	r2, r0
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	1ad3      	subs	r3, r2, r3
 80009a8:	687a      	ldr	r2, [r7, #4]
 80009aa:	429a      	cmp	r2, r3
 80009ac:	d8f6      	bhi.n	800099c <delay_us+0x10>
}
 80009ae:	bf00      	nop
 80009b0:	bf00      	nop
 80009b2:	3710      	adds	r7, #16
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <dht11_pin_output>:
static void dht11_pin_output(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef s = {0};
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	611a      	str	r2, [r3, #16]
  s.Pin = DHT11_Pin_Pin; s.Mode = GPIO_MODE_OUTPUT_PP; s.Pull = GPIO_NOPULL; s.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2302      	movs	r3, #2
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	2301      	movs	r3, #1
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	2300      	movs	r3, #0
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	2300      	movs	r3, #0
 80009da:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DHT11_Pin_GPIO_Port, &s);
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	4619      	mov	r1, r3
 80009e0:	4803      	ldr	r0, [pc, #12]	@ (80009f0 <dht11_pin_output+0x38>)
 80009e2:	f001 fd17 	bl	8002414 <HAL_GPIO_Init>
}
 80009e6:	bf00      	nop
 80009e8:	3718      	adds	r7, #24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40020000 	.word	0x40020000

080009f4 <dht11_pin_input_pullup>:
static void dht11_pin_input_pullup(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef s = {0};
 80009fa:	1d3b      	adds	r3, r7, #4
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	605a      	str	r2, [r3, #4]
 8000a02:	609a      	str	r2, [r3, #8]
 8000a04:	60da      	str	r2, [r3, #12]
 8000a06:	611a      	str	r2, [r3, #16]
  s.Pin = DHT11_Pin_Pin; s.Mode = GPIO_MODE_INPUT; s.Pull = GPIO_PULLUP;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	2301      	movs	r3, #1
 8000a12:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_Pin_GPIO_Port, &s);
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	4619      	mov	r1, r3
 8000a18:	4803      	ldr	r0, [pc, #12]	@ (8000a28 <dht11_pin_input_pullup+0x34>)
 8000a1a:	f001 fcfb 	bl	8002414 <HAL_GPIO_Init>
}
 8000a1e:	bf00      	nop
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40020000 	.word	0x40020000

08000a2c <wait_level>:
static uint8_t wait_level(GPIO_TypeDef* port, uint16_t pin, GPIO_PinState lvl, uint32_t tout_us)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	460b      	mov	r3, r1
 8000a38:	817b      	strh	r3, [r7, #10]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	727b      	strb	r3, [r7, #9]
  uint32_t t0 = micros();
 8000a3e:	f7ff ff99 	bl	8000974 <micros>
 8000a42:	6178      	str	r0, [r7, #20]
  while (HAL_GPIO_ReadPin(port, pin) != lvl) {
 8000a44:	e009      	b.n	8000a5a <wait_level+0x2e>
    if ((uint32_t)(micros() - t0) > tout_us) return 0;
 8000a46:	f7ff ff95 	bl	8000974 <micros>
 8000a4a:	4602      	mov	r2, r0
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	1ad3      	subs	r3, r2, r3
 8000a50:	687a      	ldr	r2, [r7, #4]
 8000a52:	429a      	cmp	r2, r3
 8000a54:	d201      	bcs.n	8000a5a <wait_level+0x2e>
 8000a56:	2300      	movs	r3, #0
 8000a58:	e00a      	b.n	8000a70 <wait_level+0x44>
  while (HAL_GPIO_ReadPin(port, pin) != lvl) {
 8000a5a:	897b      	ldrh	r3, [r7, #10]
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	68f8      	ldr	r0, [r7, #12]
 8000a60:	f001 fe5c 	bl	800271c <HAL_GPIO_ReadPin>
 8000a64:	4603      	mov	r3, r0
 8000a66:	461a      	mov	r2, r3
 8000a68:	7a7b      	ldrb	r3, [r7, #9]
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d1eb      	bne.n	8000a46 <wait_level+0x1a>
  }
  return 1;
 8000a6e:	2301      	movs	r3, #1
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3718      	adds	r7, #24
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <dht11_read_once>:
static uint8_t dht11_read_once(int *tC, int *humi)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
  uint8_t d[5] = {0};
 8000a82:	f107 030c 	add.w	r3, r7, #12
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	711a      	strb	r2, [r3, #4]

  // start 18ms
  dht11_pin_output();
 8000a8c:	f7ff ff94 	bl	80009b8 <dht11_pin_output>
  HAL_GPIO_WritePin(DHT11_Pin_GPIO_Port, DHT11_Pin_Pin, GPIO_PIN_RESET);
 8000a90:	2200      	movs	r2, #0
 8000a92:	2102      	movs	r1, #2
 8000a94:	4853      	ldr	r0, [pc, #332]	@ (8000be4 <dht11_read_once+0x16c>)
 8000a96:	f001 fe59 	bl	800274c <HAL_GPIO_WritePin>
  HAL_Delay(18);
 8000a9a:	2012      	movs	r0, #18
 8000a9c:	f000 ffce 	bl	8001a3c <HAL_Delay>
  HAL_GPIO_WritePin(DHT11_Pin_GPIO_Port, DHT11_Pin_Pin, GPIO_PIN_SET);
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	2102      	movs	r1, #2
 8000aa4:	484f      	ldr	r0, [pc, #316]	@ (8000be4 <dht11_read_once+0x16c>)
 8000aa6:	f001 fe51 	bl	800274c <HAL_GPIO_WritePin>
  delay_us(30);
 8000aaa:	201e      	movs	r0, #30
 8000aac:	f7ff ff6e 	bl	800098c <delay_us>
  dht11_pin_input_pullup();
 8000ab0:	f7ff ffa0 	bl	80009f4 <dht11_pin_input_pullup>

  if (!wait_level(DHT11_Pin_GPIO_Port, DHT11_Pin_Pin, GPIO_PIN_RESET, 120)) return 0;
 8000ab4:	2378      	movs	r3, #120	@ 0x78
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2102      	movs	r1, #2
 8000aba:	484a      	ldr	r0, [pc, #296]	@ (8000be4 <dht11_read_once+0x16c>)
 8000abc:	f7ff ffb6 	bl	8000a2c <wait_level>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d101      	bne.n	8000aca <dht11_read_once+0x52>
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	e088      	b.n	8000bdc <dht11_read_once+0x164>
  if (!wait_level(DHT11_Pin_GPIO_Port, DHT11_Pin_Pin, GPIO_PIN_SET,   120)) return 0;
 8000aca:	2378      	movs	r3, #120	@ 0x78
 8000acc:	2201      	movs	r2, #1
 8000ace:	2102      	movs	r1, #2
 8000ad0:	4844      	ldr	r0, [pc, #272]	@ (8000be4 <dht11_read_once+0x16c>)
 8000ad2:	f7ff ffab 	bl	8000a2c <wait_level>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d101      	bne.n	8000ae0 <dht11_read_once+0x68>
 8000adc:	2300      	movs	r3, #0
 8000ade:	e07d      	b.n	8000bdc <dht11_read_once+0x164>
  if (!wait_level(DHT11_Pin_GPIO_Port, DHT11_Pin_Pin, GPIO_PIN_RESET, 120)) return 0;
 8000ae0:	2378      	movs	r3, #120	@ 0x78
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2102      	movs	r1, #2
 8000ae6:	483f      	ldr	r0, [pc, #252]	@ (8000be4 <dht11_read_once+0x16c>)
 8000ae8:	f7ff ffa0 	bl	8000a2c <wait_level>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d101      	bne.n	8000af6 <dht11_read_once+0x7e>
 8000af2:	2300      	movs	r3, #0
 8000af4:	e072      	b.n	8000bdc <dht11_read_once+0x164>

  for (int i=0;i<40;i++) {
 8000af6:	2300      	movs	r3, #0
 8000af8:	61fb      	str	r3, [r7, #28]
 8000afa:	e049      	b.n	8000b90 <dht11_read_once+0x118>
    if (!wait_level(DHT11_Pin_GPIO_Port, DHT11_Pin_Pin, GPIO_PIN_SET, 120)) return 0;
 8000afc:	2378      	movs	r3, #120	@ 0x78
 8000afe:	2201      	movs	r2, #1
 8000b00:	2102      	movs	r1, #2
 8000b02:	4838      	ldr	r0, [pc, #224]	@ (8000be4 <dht11_read_once+0x16c>)
 8000b04:	f7ff ff92 	bl	8000a2c <wait_level>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d101      	bne.n	8000b12 <dht11_read_once+0x9a>
 8000b0e:	2300      	movs	r3, #0
 8000b10:	e064      	b.n	8000bdc <dht11_read_once+0x164>
    uint32_t t = micros();
 8000b12:	f7ff ff2f 	bl	8000974 <micros>
 8000b16:	61b8      	str	r0, [r7, #24]
    if (!wait_level(DHT11_Pin_GPIO_Port, DHT11_Pin_Pin, GPIO_PIN_RESET, 120)) return 0;
 8000b18:	2378      	movs	r3, #120	@ 0x78
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2102      	movs	r1, #2
 8000b1e:	4831      	ldr	r0, [pc, #196]	@ (8000be4 <dht11_read_once+0x16c>)
 8000b20:	f7ff ff84 	bl	8000a2c <wait_level>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d101      	bne.n	8000b2e <dht11_read_once+0xb6>
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	e056      	b.n	8000bdc <dht11_read_once+0x164>
    uint32_t w = (uint32_t)(micros() - t);
 8000b2e:	f7ff ff21 	bl	8000974 <micros>
 8000b32:	4602      	mov	r2, r0
 8000b34:	69bb      	ldr	r3, [r7, #24]
 8000b36:	1ad3      	subs	r3, r2, r3
 8000b38:	617b      	str	r3, [r7, #20]
    uint8_t bit = (w > 50) ? 1 : 0;
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	2b32      	cmp	r3, #50	@ 0x32
 8000b3e:	bf8c      	ite	hi
 8000b40:	2301      	movhi	r3, #1
 8000b42:	2300      	movls	r3, #0
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	74fb      	strb	r3, [r7, #19]
    d[i/8] <<= 1; d[i/8] |= bit;
 8000b48:	69fb      	ldr	r3, [r7, #28]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	da00      	bge.n	8000b50 <dht11_read_once+0xd8>
 8000b4e:	3307      	adds	r3, #7
 8000b50:	10db      	asrs	r3, r3, #3
 8000b52:	f103 0220 	add.w	r2, r3, #32
 8000b56:	443a      	add	r2, r7
 8000b58:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8000b5c:	0052      	lsls	r2, r2, #1
 8000b5e:	b2d2      	uxtb	r2, r2
 8000b60:	3320      	adds	r3, #32
 8000b62:	443b      	add	r3, r7
 8000b64:	f803 2c14 	strb.w	r2, [r3, #-20]
 8000b68:	69fb      	ldr	r3, [r7, #28]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	da00      	bge.n	8000b70 <dht11_read_once+0xf8>
 8000b6e:	3307      	adds	r3, #7
 8000b70:	10db      	asrs	r3, r3, #3
 8000b72:	f103 0220 	add.w	r2, r3, #32
 8000b76:	443a      	add	r2, r7
 8000b78:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8000b7c:	7cfa      	ldrb	r2, [r7, #19]
 8000b7e:	430a      	orrs	r2, r1
 8000b80:	b2d2      	uxtb	r2, r2
 8000b82:	3320      	adds	r3, #32
 8000b84:	443b      	add	r3, r7
 8000b86:	f803 2c14 	strb.w	r2, [r3, #-20]
  for (int i=0;i<40;i++) {
 8000b8a:	69fb      	ldr	r3, [r7, #28]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	61fb      	str	r3, [r7, #28]
 8000b90:	69fb      	ldr	r3, [r7, #28]
 8000b92:	2b27      	cmp	r3, #39	@ 0x27
 8000b94:	ddb2      	ble.n	8000afc <dht11_read_once+0x84>
  }
  if ((uint8_t)(d[0]+d[1]+d[2]+d[3]) != d[4]) return 0;
 8000b96:	7b3a      	ldrb	r2, [r7, #12]
 8000b98:	7b7b      	ldrb	r3, [r7, #13]
 8000b9a:	4413      	add	r3, r2
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	b2da      	uxtb	r2, r3
 8000ba4:	7bfb      	ldrb	r3, [r7, #15]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	7c3b      	ldrb	r3, [r7, #16]
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d001      	beq.n	8000bb4 <dht11_read_once+0x13c>
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	e013      	b.n	8000bdc <dht11_read_once+0x164>

  memcpy((void*)last_dht, d, 5); last_dht_ok = 1;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <dht11_read_once+0x170>)
 8000bb6:	f107 020c 	add.w	r2, r7, #12
 8000bba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bbe:	6018      	str	r0, [r3, #0]
 8000bc0:	3304      	adds	r3, #4
 8000bc2:	7019      	strb	r1, [r3, #0]
 8000bc4:	4b09      	ldr	r3, [pc, #36]	@ (8000bec <dht11_read_once+0x174>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	701a      	strb	r2, [r3, #0]
  *humi = d[0];
 8000bca:	7b3b      	ldrb	r3, [r7, #12]
 8000bcc:	461a      	mov	r2, r3
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	601a      	str	r2, [r3, #0]
  *tC   = d[2];
 8000bd2:	7bbb      	ldrb	r3, [r7, #14]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	601a      	str	r2, [r3, #0]
  return 1;
 8000bda:	2301      	movs	r3, #1
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3720      	adds	r7, #32
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40020000 	.word	0x40020000
 8000be8:	200001b4 	.word	0x200001b4
 8000bec:	200001b9 	.word	0x200001b9

08000bf0 <DHT11_Update_Periodic>:
static void DHT11_Update_Periodic(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
  static uint32_t t_last = 0;
  uint32_t now = HAL_GetTick();
 8000bf6:	f000 ff15 	bl	8001a24 <HAL_GetTick>
 8000bfa:	60b8      	str	r0, [r7, #8]
  if (now - t_last < DHT_MIN_INTERVAL_MS) return;
 8000bfc:	4b17      	ldr	r3, [pc, #92]	@ (8000c5c <DHT11_Update_Periodic+0x6c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	68ba      	ldr	r2, [r7, #8]
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000c08:	d324      	bcc.n	8000c54 <DHT11_Update_Periodic+0x64>
  t_last = now;
 8000c0a:	4a14      	ldr	r2, [pc, #80]	@ (8000c5c <DHT11_Update_Periodic+0x6c>)
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	6013      	str	r3, [r2, #0]

  int t=0,h=0;
 8000c10:	2300      	movs	r3, #0
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	2300      	movs	r3, #0
 8000c16:	603b      	str	r3, [r7, #0]
  if (dht11_read_once(&t,&h)) {
 8000c18:	463a      	mov	r2, r7
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	4611      	mov	r1, r2
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f7ff ff2a 	bl	8000a78 <dht11_read_once>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d010      	beq.n	8000c4c <DHT11_Update_Periodic+0x5c>
    int t_adj = t + DHT_TEMP_OFFSET_C;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	60fb      	str	r3, [r7, #12]
    if (t_adj < 0) t_adj = 0; if (t_adj > 99) t_adj = 99;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	da01      	bge.n	8000c38 <DHT11_Update_Periodic+0x48>
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2b63      	cmp	r3, #99	@ 0x63
 8000c3c:	dd01      	ble.n	8000c42 <DHT11_Update_Periodic+0x52>
 8000c3e:	2363      	movs	r3, #99	@ 0x63
 8000c40:	60fb      	str	r3, [r7, #12]
    tempC = (uint8_t)t_adj;
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <DHT11_Update_Periodic+0x70>)
 8000c48:	701a      	strb	r2, [r3, #0]
 8000c4a:	e004      	b.n	8000c56 <DHT11_Update_Periodic+0x66>
  } else {
    last_dht_ok = 0;
 8000c4c:	4b05      	ldr	r3, [pc, #20]	@ (8000c64 <DHT11_Update_Periodic+0x74>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	701a      	strb	r2, [r3, #0]
 8000c52:	e000      	b.n	8000c56 <DHT11_Update_Periodic+0x66>
  if (now - t_last < DHT_MIN_INTERVAL_MS) return;
 8000c54:	bf00      	nop
  }
}
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200001e4 	.word	0x200001e4
 8000c60:	200001aa 	.word	0x200001aa
 8000c64:	200001b9 	.word	0x200001b9

08000c68 <thresholds_by_temp>:

/* ===================== Hysteresis by temperature ===================== */
static void thresholds_by_temp(uint8_t tC, uint8_t *thL, uint8_t *thH)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
 8000c74:	73fb      	strb	r3, [r7, #15]
  if (tC <= 15)      { *thL = 25; *thH = 35; }
 8000c76:	7bfb      	ldrb	r3, [r7, #15]
 8000c78:	2b0f      	cmp	r3, #15
 8000c7a:	d806      	bhi.n	8000c8a <thresholds_by_temp+0x22>
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	2219      	movs	r2, #25
 8000c80:	701a      	strb	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2223      	movs	r2, #35	@ 0x23
 8000c86:	701a      	strb	r2, [r3, #0]
  else if (tC < 30)  { *thL = 30; *thH = 40; }
  else               { *thL = 35; *thH = 45; }
}
 8000c88:	e00f      	b.n	8000caa <thresholds_by_temp+0x42>
  else if (tC < 30)  { *thL = 30; *thH = 40; }
 8000c8a:	7bfb      	ldrb	r3, [r7, #15]
 8000c8c:	2b1d      	cmp	r3, #29
 8000c8e:	d806      	bhi.n	8000c9e <thresholds_by_temp+0x36>
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	221e      	movs	r2, #30
 8000c94:	701a      	strb	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2228      	movs	r2, #40	@ 0x28
 8000c9a:	701a      	strb	r2, [r3, #0]
}
 8000c9c:	e005      	b.n	8000caa <thresholds_by_temp+0x42>
  else               { *thL = 35; *thH = 45; }
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	2223      	movs	r2, #35	@ 0x23
 8000ca2:	701a      	strb	r2, [r3, #0]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	222d      	movs	r2, #45	@ 0x2d
 8000ca8:	701a      	strb	r2, [r3, #0]
}
 8000caa:	bf00      	nop
 8000cac:	3714      	adds	r7, #20
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
	...

08000cb8 <print_status_block>:

/* ===================== Log block gon ===================== */
static void print_status_block(uint8_t ble_state, uint8_t thL, uint8_t thH)
{
 8000cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cba:	b089      	sub	sp, #36	@ 0x24
 8000cbc:	af04      	add	r7, sp, #16
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	71bb      	strb	r3, [r7, #6]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	717b      	strb	r3, [r7, #5]
  // 1) RAW-SOIL
  printf("[RAW-SOIL] ADC=%lu DRY=%lu WET=%lu\r\n",
 8000cca:	4b4e      	ldr	r3, [pc, #312]	@ (8000e04 <print_status_block+0x14c>)
 8000ccc:	6819      	ldr	r1, [r3, #0]
 8000cce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cd2:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8000cd6:	484c      	ldr	r0, [pc, #304]	@ (8000e08 <print_status_block+0x150>)
 8000cd8:	f003 fa4e 	bl	8004178 <iprintf>
         (unsigned long)last_adc_raw, (unsigned long)DRY_ADC, (unsigned long)WET_ADC);

  // 2) RAW-DHT
  printf("[RAW-DHT ] bytes=%02X %02X %02X %02X %02X ok=%u Traw=%u\r\n",
         last_dht[0], last_dht[1], last_dht[2], last_dht[3], last_dht[4],
 8000cdc:	4b4b      	ldr	r3, [pc, #300]	@ (8000e0c <print_status_block+0x154>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
  printf("[RAW-DHT ] bytes=%02X %02X %02X %02X %02X ok=%u Traw=%u\r\n",
 8000ce0:	461c      	mov	r4, r3
         last_dht[0], last_dht[1], last_dht[2], last_dht[3], last_dht[4],
 8000ce2:	4b4a      	ldr	r3, [pc, #296]	@ (8000e0c <print_status_block+0x154>)
 8000ce4:	785b      	ldrb	r3, [r3, #1]
  printf("[RAW-DHT ] bytes=%02X %02X %02X %02X %02X ok=%u Traw=%u\r\n",
 8000ce6:	461d      	mov	r5, r3
         last_dht[0], last_dht[1], last_dht[2], last_dht[3], last_dht[4],
 8000ce8:	4b48      	ldr	r3, [pc, #288]	@ (8000e0c <print_status_block+0x154>)
 8000cea:	789b      	ldrb	r3, [r3, #2]
  printf("[RAW-DHT ] bytes=%02X %02X %02X %02X %02X ok=%u Traw=%u\r\n",
 8000cec:	461e      	mov	r6, r3
         last_dht[0], last_dht[1], last_dht[2], last_dht[3], last_dht[4],
 8000cee:	4b47      	ldr	r3, [pc, #284]	@ (8000e0c <print_status_block+0x154>)
 8000cf0:	78db      	ldrb	r3, [r3, #3]
  printf("[RAW-DHT ] bytes=%02X %02X %02X %02X %02X ok=%u Traw=%u\r\n",
 8000cf2:	461a      	mov	r2, r3
         last_dht[0], last_dht[1], last_dht[2], last_dht[3], last_dht[4],
 8000cf4:	4b45      	ldr	r3, [pc, #276]	@ (8000e0c <print_status_block+0x154>)
 8000cf6:	791b      	ldrb	r3, [r3, #4]
  printf("[RAW-DHT ] bytes=%02X %02X %02X %02X %02X ok=%u Traw=%u\r\n",
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4b45      	ldr	r3, [pc, #276]	@ (8000e10 <print_status_block+0x158>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	4618      	mov	r0, r3
         (unsigned)last_dht_ok, (unsigned)last_dht[2]);
 8000d00:	4b42      	ldr	r3, [pc, #264]	@ (8000e0c <print_status_block+0x154>)
 8000d02:	789b      	ldrb	r3, [r3, #2]
  printf("[RAW-DHT ] bytes=%02X %02X %02X %02X %02X ok=%u Traw=%u\r\n",
 8000d04:	9303      	str	r3, [sp, #12]
 8000d06:	9002      	str	r0, [sp, #8]
 8000d08:	9101      	str	r1, [sp, #4]
 8000d0a:	9200      	str	r2, [sp, #0]
 8000d0c:	4633      	mov	r3, r6
 8000d0e:	462a      	mov	r2, r5
 8000d10:	4621      	mov	r1, r4
 8000d12:	4840      	ldr	r0, [pc, #256]	@ (8000e14 <print_status_block+0x15c>)
 8000d14:	f003 fa30 	bl	8004178 <iprintf>

  // 3) CAL-SOIL
  printf("[CAL-SOIL] pct_quick=%03u pct_cal=%03u\r\n",
 8000d18:	4b3f      	ldr	r3, [pc, #252]	@ (8000e18 <print_status_block+0x160>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4b3f      	ldr	r3, [pc, #252]	@ (8000e1c <print_status_block+0x164>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	461a      	mov	r2, r3
 8000d26:	483e      	ldr	r0, [pc, #248]	@ (8000e20 <print_status_block+0x168>)
 8000d28:	f003 fa26 	bl	8004178 <iprintf>
         (unsigned)last_pct_quick, (unsigned)pct);

  // 4) CAL-DHT
  printf("[CAL-DHT ] Tcal=%03u offset=%d\r\n", (unsigned)tempC, (int)DHT_TEMP_OFFSET_C);
 8000d2c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e24 <print_status_block+0x16c>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	2200      	movs	r2, #0
 8000d34:	4619      	mov	r1, r3
 8000d36:	483c      	ldr	r0, [pc, #240]	@ (8000e28 <print_status_block+0x170>)
 8000d38:	f003 fa1e 	bl	8004178 <iprintf>

  // 5) STAT
  printf("[STAT    ] pump=%u mode=%c pct=%03u T=%03u BLE=%u thL=%u thH=%u\r\n",
 8000d3c:	4b3b      	ldr	r3, [pc, #236]	@ (8000e2c <print_status_block+0x174>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	bf14      	ite	ne
 8000d46:	2301      	movne	r3, #1
 8000d48:	2300      	moveq	r3, #0
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	461d      	mov	r5, r3
         pump_on?1:0, mode_auto?'A':'M', (unsigned)pct, (unsigned)tempC,
 8000d4e:	4b38      	ldr	r3, [pc, #224]	@ (8000e30 <print_status_block+0x178>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b2db      	uxtb	r3, r3
  printf("[STAT    ] pump=%u mode=%c pct=%03u T=%03u BLE=%u thL=%u thH=%u\r\n",
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <print_status_block+0xa4>
 8000d58:	2041      	movs	r0, #65	@ 0x41
 8000d5a:	e000      	b.n	8000d5e <print_status_block+0xa6>
 8000d5c:	204d      	movs	r0, #77	@ 0x4d
 8000d5e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e1c <print_status_block+0x164>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	461e      	mov	r6, r3
 8000d66:	4b2f      	ldr	r3, [pc, #188]	@ (8000e24 <print_status_block+0x16c>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	461c      	mov	r4, r3
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	79ba      	ldrb	r2, [r7, #6]
 8000d72:	7979      	ldrb	r1, [r7, #5]
 8000d74:	9103      	str	r1, [sp, #12]
 8000d76:	9202      	str	r2, [sp, #8]
 8000d78:	9301      	str	r3, [sp, #4]
 8000d7a:	9400      	str	r4, [sp, #0]
 8000d7c:	4633      	mov	r3, r6
 8000d7e:	4602      	mov	r2, r0
 8000d80:	4629      	mov	r1, r5
 8000d82:	482c      	ldr	r0, [pc, #176]	@ (8000e34 <print_status_block+0x17c>)
 8000d84:	f003 f9f8 	bl	8004178 <iprintf>
         (unsigned)ble_state, (unsigned)thL, (unsigned)thH);

  // 6) TX/RX
  if (tx_pending) {
 8000d88:	4b2b      	ldr	r3, [pc, #172]	@ (8000e38 <print_status_block+0x180>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d011      	beq.n	8000db4 <print_status_block+0xfc>
    size_t n = strcspn(last_tx_frame, "\r\n");
 8000d90:	492a      	ldr	r1, [pc, #168]	@ (8000e3c <print_status_block+0x184>)
 8000d92:	482b      	ldr	r0, [pc, #172]	@ (8000e40 <print_status_block+0x188>)
 8000d94:	f003 fc2a 	bl	80045ec <strcspn>
 8000d98:	60f8      	str	r0, [r7, #12]
    printf("[TX      ] %.*s\r\n", (int)n, last_tx_frame);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4a28      	ldr	r2, [pc, #160]	@ (8000e40 <print_status_block+0x188>)
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4828      	ldr	r0, [pc, #160]	@ (8000e44 <print_status_block+0x18c>)
 8000da2:	f003 f9e9 	bl	8004178 <iprintf>
    tx_pending = 0; last_tx_frame[0] = 0;
 8000da6:	4b24      	ldr	r3, [pc, #144]	@ (8000e38 <print_status_block+0x180>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	701a      	strb	r2, [r3, #0]
 8000dac:	4b24      	ldr	r3, [pc, #144]	@ (8000e40 <print_status_block+0x188>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	701a      	strb	r2, [r3, #0]
 8000db2:	e002      	b.n	8000dba <print_status_block+0x102>
  } else {
    printf("[TX      ] NONE\r\n");
 8000db4:	4824      	ldr	r0, [pc, #144]	@ (8000e48 <print_status_block+0x190>)
 8000db6:	f003 fa47 	bl	8004248 <puts>
  }
  if (rx_pending) {
 8000dba:	4b24      	ldr	r3, [pc, #144]	@ (8000e4c <print_status_block+0x194>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d016      	beq.n	8000df0 <print_status_block+0x138>
    printf("[RX      ] 0x%02X '%c'\r\n", (unsigned)last_rx_byte,
 8000dc2:	4b23      	ldr	r3, [pc, #140]	@ (8000e50 <print_status_block+0x198>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	4619      	mov	r1, r3
           (last_rx_byte>=32&&last_rx_byte<=126)?last_rx_byte:'.');
 8000dc8:	4b21      	ldr	r3, [pc, #132]	@ (8000e50 <print_status_block+0x198>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
    printf("[RX      ] 0x%02X '%c'\r\n", (unsigned)last_rx_byte,
 8000dcc:	2b1f      	cmp	r3, #31
 8000dce:	d906      	bls.n	8000dde <print_status_block+0x126>
           (last_rx_byte>=32&&last_rx_byte<=126)?last_rx_byte:'.');
 8000dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e50 <print_status_block+0x198>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b7e      	cmp	r3, #126	@ 0x7e
 8000dd6:	d802      	bhi.n	8000dde <print_status_block+0x126>
    printf("[RX      ] 0x%02X '%c'\r\n", (unsigned)last_rx_byte,
 8000dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e50 <print_status_block+0x198>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	e000      	b.n	8000de0 <print_status_block+0x128>
 8000dde:	232e      	movs	r3, #46	@ 0x2e
 8000de0:	461a      	mov	r2, r3
 8000de2:	481c      	ldr	r0, [pc, #112]	@ (8000e54 <print_status_block+0x19c>)
 8000de4:	f003 f9c8 	bl	8004178 <iprintf>
    rx_pending = 0;
 8000de8:	4b18      	ldr	r3, [pc, #96]	@ (8000e4c <print_status_block+0x194>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	701a      	strb	r2, [r3, #0]
 8000dee:	e002      	b.n	8000df6 <print_status_block+0x13e>
  } else {
    printf("[RX      ] NONE\r\n");
 8000df0:	4819      	ldr	r0, [pc, #100]	@ (8000e58 <print_status_block+0x1a0>)
 8000df2:	f003 fa29 	bl	8004248 <puts>
  }

  // 7) dong trong
  printf("\r\n");
 8000df6:	4819      	ldr	r0, [pc, #100]	@ (8000e5c <print_status_block+0x1a4>)
 8000df8:	f003 fa26 	bl	8004248 <puts>
}
 8000dfc:	bf00      	nop
 8000dfe:	3714      	adds	r7, #20
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e04:	200001ac 	.word	0x200001ac
 8000e08:	080054cc 	.word	0x080054cc
 8000e0c:	200001b4 	.word	0x200001b4
 8000e10:	200001b9 	.word	0x200001b9
 8000e14:	080054f4 	.word	0x080054f4
 8000e18:	200001b0 	.word	0x200001b0
 8000e1c:	200001a9 	.word	0x200001a9
 8000e20:	08005530 	.word	0x08005530
 8000e24:	200001aa 	.word	0x200001aa
 8000e28:	0800555c 	.word	0x0800555c
 8000e2c:	200001a8 	.word	0x200001a8
 8000e30:	20000000 	.word	0x20000000
 8000e34:	08005580 	.word	0x08005580
 8000e38:	200001cc 	.word	0x200001cc
 8000e3c:	080055c4 	.word	0x080055c4
 8000e40:	200001bc 	.word	0x200001bc
 8000e44:	080055c8 	.word	0x080055c8
 8000e48:	080055dc 	.word	0x080055dc
 8000e4c:	200001ce 	.word	0x200001ce
 8000e50:	200001cd 	.word	0x200001cd
 8000e54:	080055f0 	.word	0x080055f0
 8000e58:	0800560c 	.word	0x0800560c
 8000e5c:	08005620 	.word	0x08005620

08000e60 <main>:

/* ===================== MAIN ===================== */
int main(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b088      	sub	sp, #32
 8000e64:	af00      	add	r7, sp, #0
  HAL_Init();
 8000e66:	f000 fd77 	bl	8001958 <HAL_Init>
  SystemClock_Config();
 8000e6a:	f000 f98b 	bl	8001184 <SystemClock_Config>
  MX_GPIO_Init();
 8000e6e:	f000 fae5 	bl	800143c <MX_GPIO_Init>
  MX_USART2_UART_Init();   // Putty 115200 - Asynchronous
 8000e72:	f000 fab9 	bl	80013e8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();   // HM10  9600   - Asynchronous
 8000e76:	f000 fa8d 	bl	8001394 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000e7a:	f000 f9ed 	bl	8001258 <MX_ADC1_Init>
  MX_TIM2_Init();          // for DHT11 us timing
 8000e7e:	f000 fa3d 	bl	80012fc <MX_TIM2_Init>

  HAL_TIM_Base_Start(&htim2);
 8000e82:	4864      	ldr	r0, [pc, #400]	@ (8001014 <main+0x1b4>)
 8000e84:	f002 f964 	bl	8003150 <HAL_TIM_Base_Start>

  // Khoi tao BLE filtered tu PB5
  ble_sample_last    = (HAL_GPIO_ReadPin(BLE_STATE_Pin_GPIO_Port, BLE_STATE_Pin_Pin)==GPIO_PIN_SET)?1:0;
 8000e88:	2120      	movs	r1, #32
 8000e8a:	4863      	ldr	r0, [pc, #396]	@ (8001018 <main+0x1b8>)
 8000e8c:	f001 fc46 	bl	800271c <HAL_GPIO_ReadPin>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	bf0c      	ite	eq
 8000e96:	2301      	moveq	r3, #1
 8000e98:	2300      	movne	r3, #0
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b5f      	ldr	r3, [pc, #380]	@ (800101c <main+0x1bc>)
 8000ea0:	701a      	strb	r2, [r3, #0]
  ble_state_filtered = ble_sample_last;
 8000ea2:	4b5e      	ldr	r3, [pc, #376]	@ (800101c <main+0x1bc>)
 8000ea4:	781a      	ldrb	r2, [r3, #0]
 8000ea6:	4b5e      	ldr	r3, [pc, #376]	@ (8001020 <main+0x1c0>)
 8000ea8:	701a      	strb	r2, [r3, #0]
  ble_change_ms      = HAL_GetTick();
 8000eaa:	f000 fdbb 	bl	8001a24 <HAL_GetTick>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	4a5c      	ldr	r2, [pc, #368]	@ (8001024 <main+0x1c4>)
 8000eb2:	6013      	str	r3, [r2, #0]

  // Ban dau in 1 banner nho
  setvbuf(stdout, NULL, _IONBF, 0);
 8000eb4:	4b5c      	ldr	r3, [pc, #368]	@ (8001028 <main+0x1c8>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	6898      	ldr	r0, [r3, #8]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	f003 f9ca 	bl	8004258 <setvbuf>
  printf("\r\n[BOOT] STM32 ready S/K + Soil + DHT11\r\n");
 8000ec4:	4859      	ldr	r0, [pc, #356]	@ (800102c <main+0x1cc>)
 8000ec6:	f003 f9bf 	bl	8004248 <puts>
  printf("DRY_ADC=%lu WET_ADC=%lu DHT_TEMP_OFFSET=%d\r\n\r\n",
 8000eca:	2300      	movs	r3, #0
 8000ecc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ed0:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8000ed4:	4856      	ldr	r0, [pc, #344]	@ (8001030 <main+0x1d0>)
 8000ed6:	f003 f94f 	bl	8004178 <iprintf>
         (unsigned long)DRY_ADC, (unsigned long)WET_ADC, (int)DHT_TEMP_OFFSET_C);

  uint8_t  last_pct_sent  = 255;
 8000eda:	23ff      	movs	r3, #255	@ 0xff
 8000edc:	77fb      	strb	r3, [r7, #31]
  uint8_t  last_pump_sent = 2;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	77bb      	strb	r3, [r7, #30]
  uint8_t  last_mode_sent = 2;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	777b      	strb	r3, [r7, #29]
  uint32_t last_tx_ms     = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61bb      	str	r3, [r7, #24]
  uint32_t last_log_ms    = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]
  uint8_t  last_temp_sent = 255;
 8000eee:	23ff      	movs	r3, #255	@ 0xff
 8000ef0:	74fb      	strb	r3, [r7, #19]


  while (1)
  {
    // 1) Nhan lenh 1 byte (poll non-blocking)
    HM10_Receive_1Char();
 8000ef2:	f7ff fcef 	bl	80008d4 <HM10_Receive_1Char>

    // 2) Doc cam bien
    uint32_t adc = readA0_avg(N_SAMPLES);
 8000ef6:	2010      	movs	r0, #16
 8000ef8:	f7ff fb82 	bl	8000600 <readA0_avg>
 8000efc:	60f8      	str	r0, [r7, #12]
    pct = moisture_pct_from_adc(adc);
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f7ff fba0 	bl	8000644 <moisture_pct_from_adc>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b4a      	ldr	r3, [pc, #296]	@ (8001034 <main+0x1d4>)
 8000f0a:	701a      	strb	r2, [r3, #0]
    DHT11_Update_Periodic();
 8000f0c:	f7ff fe70 	bl	8000bf0 <DHT11_Update_Periodic>

    // 3) Hysteresis theo nhiet do
    uint8_t thL=TH_LOW_DEFAULT, thH=TH_HIGH_DEFAULT;
 8000f10:	231e      	movs	r3, #30
 8000f12:	713b      	strb	r3, [r7, #4]
 8000f14:	2328      	movs	r3, #40	@ 0x28
 8000f16:	70fb      	strb	r3, [r7, #3]
    thresholds_by_temp(tempC, &thL, &thH);
 8000f18:	4b47      	ldr	r3, [pc, #284]	@ (8001038 <main+0x1d8>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	1cfa      	adds	r2, r7, #3
 8000f20:	1d39      	adds	r1, r7, #4
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff fea0 	bl	8000c68 <thresholds_by_temp>
    if (mode_auto) {
 8000f28:	4b44      	ldr	r3, [pc, #272]	@ (800103c <main+0x1dc>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d01f      	beq.n	8000f72 <main+0x112>
      if (!pump_on && pct < thL)  { Pump_On(); HM10_Send_Frame('S');}
 8000f32:	4b43      	ldr	r3, [pc, #268]	@ (8001040 <main+0x1e0>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d10a      	bne.n	8000f52 <main+0xf2>
 8000f3c:	4b3d      	ldr	r3, [pc, #244]	@ (8001034 <main+0x1d4>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	793b      	ldrb	r3, [r7, #4]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d204      	bcs.n	8000f52 <main+0xf2>
 8000f48:	f7ff fbcc 	bl	80006e4 <Pump_On>
 8000f4c:	2053      	movs	r0, #83	@ 0x53
 8000f4e:	f7ff fbe9 	bl	8000724 <HM10_Send_Frame>
      if ( pump_on && pct > thH)  { Pump_Off(); HM10_Send_Frame('S');}
 8000f52:	4b3b      	ldr	r3, [pc, #236]	@ (8001040 <main+0x1e0>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d00a      	beq.n	8000f72 <main+0x112>
 8000f5c:	4b35      	ldr	r3, [pc, #212]	@ (8001034 <main+0x1d4>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	78fb      	ldrb	r3, [r7, #3]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d904      	bls.n	8000f72 <main+0x112>
 8000f68:	f7ff fbcc 	bl	8000704 <Pump_Off>
 8000f6c:	2053      	movs	r0, #83	@ 0x53
 8000f6e:	f7ff fbd9 	bl	8000724 <HM10_Send_Frame>
    }
    HAL_GPIO_WritePin(GPIOA, LD2_Pin, pump_on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f72:	4b33      	ldr	r3, [pc, #204]	@ (8001040 <main+0x1e0>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	bf14      	ite	ne
 8000f7c:	2301      	movne	r3, #1
 8000f7e:	2300      	moveq	r3, #0
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	461a      	mov	r2, r3
 8000f84:	2120      	movs	r1, #32
 8000f86:	482f      	ldr	r0, [pc, #188]	@ (8001044 <main+0x1e4>)
 8000f88:	f001 fbe0 	bl	800274c <HAL_GPIO_WritePin>

    // 4) BLE moving-average: 10 mau / 2s =>  BLE=0/1
    uint32_t now = HAL_GetTick();
 8000f8c:	f000 fd4a 	bl	8001a24 <HAL_GetTick>
 8000f90:	60b8      	str	r0, [r7, #8]

    if ((now - ble_last_sample_ms) >= BLE_SAMPLE_PERIOD_MS) {
 8000f92:	4b2d      	ldr	r3, [pc, #180]	@ (8001048 <main+0x1e8>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000f9e:	f0c0 8095 	bcc.w	80010cc <main+0x26c>
      ble_last_sample_ms = now;
 8000fa2:	4a29      	ldr	r2, [pc, #164]	@ (8001048 <main+0x1e8>)
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	6013      	str	r3, [r2, #0]

      uint8_t s = (HAL_GPIO_ReadPin(BLE_STATE_Pin_GPIO_Port, BLE_STATE_Pin_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8000fa8:	2120      	movs	r1, #32
 8000faa:	481b      	ldr	r0, [pc, #108]	@ (8001018 <main+0x1b8>)
 8000fac:	f001 fbb6 	bl	800271c <HAL_GPIO_ReadPin>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	bf0c      	ite	eq
 8000fb6:	2301      	moveq	r3, #1
 8000fb8:	2300      	movne	r3, #0
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	71fb      	strb	r3, [r7, #7]

      uint8_t old = ble_hist[ble_hist_idx];
 8000fbe:	4b23      	ldr	r3, [pc, #140]	@ (800104c <main+0x1ec>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4b22      	ldr	r3, [pc, #136]	@ (8001050 <main+0x1f0>)
 8000fc6:	5c9b      	ldrb	r3, [r3, r2]
 8000fc8:	71bb      	strb	r3, [r7, #6]
      ble_hist[ble_hist_idx] = s;
 8000fca:	4b20      	ldr	r3, [pc, #128]	@ (800104c <main+0x1ec>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4a1f      	ldr	r2, [pc, #124]	@ (8001050 <main+0x1f0>)
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	5453      	strb	r3, [r2, r1]
      ble_hist_idx++;
 8000fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800104c <main+0x1ec>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4b1b      	ldr	r3, [pc, #108]	@ (800104c <main+0x1ec>)
 8000fe0:	701a      	strb	r2, [r3, #0]
      if (ble_hist_idx >= BLE_WINDOW_SIZE) ble_hist_idx = 0;
 8000fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800104c <main+0x1ec>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b04      	cmp	r3, #4
 8000fe8:	d902      	bls.n	8000ff0 <main+0x190>
 8000fea:	4b18      	ldr	r3, [pc, #96]	@ (800104c <main+0x1ec>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]

      if (ble_hist_count < BLE_WINDOW_SIZE) {
 8000ff0:	4b18      	ldr	r3, [pc, #96]	@ (8001054 <main+0x1f4>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b04      	cmp	r3, #4
 8000ff6:	d831      	bhi.n	800105c <main+0x1fc>
        ble_hist_count++;
 8000ff8:	4b16      	ldr	r3, [pc, #88]	@ (8001054 <main+0x1f4>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	4b14      	ldr	r3, [pc, #80]	@ (8001054 <main+0x1f4>)
 8001002:	701a      	strb	r2, [r3, #0]
        ble_hist_sum += s;
 8001004:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <main+0x1f8>)
 8001006:	781a      	ldrb	r2, [r3, #0]
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	4413      	add	r3, r2
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <main+0x1f8>)
 8001010:	701a      	strb	r2, [r3, #0]
 8001012:	e035      	b.n	8001080 <main+0x220>
 8001014:	20000160 	.word	0x20000160
 8001018:	40020400 	.word	0x40020400
 800101c:	200001cf 	.word	0x200001cf
 8001020:	200001d0 	.word	0x200001d0
 8001024:	200001d4 	.word	0x200001d4
 8001028:	2000001c 	.word	0x2000001c
 800102c:	08005624 	.word	0x08005624
 8001030:	08005650 	.word	0x08005650
 8001034:	200001a9 	.word	0x200001a9
 8001038:	200001aa 	.word	0x200001aa
 800103c:	20000000 	.word	0x20000000
 8001040:	200001a8 	.word	0x200001a8
 8001044:	40020000 	.word	0x40020000
 8001048:	200001e0 	.word	0x200001e0
 800104c:	200001dd 	.word	0x200001dd
 8001050:	200001d8 	.word	0x200001d8
 8001054:	200001de 	.word	0x200001de
 8001058:	200001df 	.word	0x200001df
      } else {
        if (old) ble_hist_sum--;
 800105c:	79bb      	ldrb	r3, [r7, #6]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d005      	beq.n	800106e <main+0x20e>
 8001062:	4b41      	ldr	r3, [pc, #260]	@ (8001168 <main+0x308>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	3b01      	subs	r3, #1
 8001068:	b2da      	uxtb	r2, r3
 800106a:	4b3f      	ldr	r3, [pc, #252]	@ (8001168 <main+0x308>)
 800106c:	701a      	strb	r2, [r3, #0]
        if (s)   ble_hist_sum++;
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d005      	beq.n	8001080 <main+0x220>
 8001074:	4b3c      	ldr	r3, [pc, #240]	@ (8001168 <main+0x308>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	3301      	adds	r3, #1
 800107a:	b2da      	uxtb	r2, r3
 800107c:	4b3a      	ldr	r3, [pc, #232]	@ (8001168 <main+0x308>)
 800107e:	701a      	strb	r2, [r3, #0]
      }

      if (ble_hist_count == BLE_WINDOW_SIZE) {
 8001080:	4b3a      	ldr	r3, [pc, #232]	@ (800116c <main+0x30c>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b05      	cmp	r3, #5
 8001086:	d121      	bne.n	80010cc <main+0x26c>
        uint8_t new_ble = (ble_hist_sum >= BLE_HIGH_THRESHOLD) ? 1 : 0;
 8001088:	4b37      	ldr	r3, [pc, #220]	@ (8001168 <main+0x308>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b02      	cmp	r3, #2
 800108e:	bf8c      	ite	hi
 8001090:	2301      	movhi	r3, #1
 8001092:	2300      	movls	r3, #0
 8001094:	b2db      	uxtb	r3, r3
 8001096:	717b      	strb	r3, [r7, #5]

        if (new_ble != ble_state_filtered) {
 8001098:	4b35      	ldr	r3, [pc, #212]	@ (8001170 <main+0x310>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	797a      	ldrb	r2, [r7, #5]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d014      	beq.n	80010cc <main+0x26c>
          ble_state_filtered = new_ble;
 80010a2:	4a33      	ldr	r2, [pc, #204]	@ (8001170 <main+0x310>)
 80010a4:	797b      	ldrb	r3, [r7, #5]
 80010a6:	7013      	strb	r3, [r2, #0]

          if (ble_state_filtered == 1) {
 80010a8:	4b31      	ldr	r3, [pc, #196]	@ (8001170 <main+0x310>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d10d      	bne.n	80010cc <main+0x26c>
            HM10_Send_Frame('S');
 80010b0:	2053      	movs	r0, #83	@ 0x53
 80010b2:	f7ff fb37 	bl	8000724 <HM10_Send_Frame>
            last_tx_ms = now;
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	61bb      	str	r3, [r7, #24]
            last_pct_sent  = pct;
 80010ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001174 <main+0x314>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	77fb      	strb	r3, [r7, #31]
            last_pump_sent = pump_on;
 80010c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001178 <main+0x318>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	77bb      	strb	r3, [r7, #30]
            last_mode_sent = mode_auto;
 80010c6:	4b2d      	ldr	r3, [pc, #180]	@ (800117c <main+0x31c>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	777b      	strb	r3, [r7, #29]
      }
    }


    // 5) Gui S... khi thay doi dang ke (soil/pump/mode/temp) + rate limit
    if ( (abs((int)pct - (int)last_pct_sent)  >= DELTA_PCT_TO_SEND) ||   // pct
 80010cc:	4b29      	ldr	r3, [pc, #164]	@ (8001174 <main+0x314>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	461a      	mov	r2, r3
 80010d4:	7ffb      	ldrb	r3, [r7, #31]
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	bfb8      	it	lt
 80010dc:	425b      	neglt	r3, r3
 80010de:	2b01      	cmp	r3, #1
 80010e0:	dc16      	bgt.n	8001110 <main+0x2b0>
         (abs((int)tempC - (int)last_temp_sent) >= 1)                ||   // temperature
 80010e2:	4b27      	ldr	r3, [pc, #156]	@ (8001180 <main+0x320>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	461a      	mov	r2, r3
 80010ea:	7cfb      	ldrb	r3, [r7, #19]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	bfb8      	it	lt
 80010f2:	425b      	neglt	r3, r3
    if ( (abs((int)pct - (int)last_pct_sent)  >= DELTA_PCT_TO_SEND) ||   // pct
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	dc0b      	bgt.n	8001110 <main+0x2b0>
         (pump_on != last_pump_sent) || (mode_auto != last_mode_sent) ) {
 80010f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <main+0x318>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	b2db      	uxtb	r3, r3
         (abs((int)tempC - (int)last_temp_sent) >= 1)                ||   // temperature
 80010fe:	7fba      	ldrb	r2, [r7, #30]
 8001100:	429a      	cmp	r2, r3
 8001102:	d105      	bne.n	8001110 <main+0x2b0>
         (pump_on != last_pump_sent) || (mode_auto != last_mode_sent) ) {
 8001104:	4b1d      	ldr	r3, [pc, #116]	@ (800117c <main+0x31c>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	b2db      	uxtb	r3, r3
 800110a:	7f7a      	ldrb	r2, [r7, #29]
 800110c:	429a      	cmp	r2, r3
 800110e:	d016      	beq.n	800113e <main+0x2de>

      if (now - last_tx_ms >= S_MIN_PERIOD_MS) {
 8001110:	68ba      	ldr	r2, [r7, #8]
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800111a:	d310      	bcc.n	800113e <main+0x2de>
        HM10_Send_Frame('S');
 800111c:	2053      	movs	r0, #83	@ 0x53
 800111e:	f7ff fb01 	bl	8000724 <HM10_Send_Frame>
        last_tx_ms      = now;
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	61bb      	str	r3, [r7, #24]
        last_pct_sent   = pct;
 8001126:	4b13      	ldr	r3, [pc, #76]	@ (8001174 <main+0x314>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	77fb      	strb	r3, [r7, #31]
        last_temp_sent  = tempC;
 800112c:	4b14      	ldr	r3, [pc, #80]	@ (8001180 <main+0x320>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	74fb      	strb	r3, [r7, #19]
        last_pump_sent  = pump_on;
 8001132:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <main+0x318>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	77bb      	strb	r3, [r7, #30]
        last_mode_sent  = mode_auto;
 8001138:	4b10      	ldr	r3, [pc, #64]	@ (800117c <main+0x31c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	777b      	strb	r3, [r7, #29]
      }
    }


    // 6) In 1 block gon
    if (now - last_log_ms >= UI_LOG_PERIOD_MS) {
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001148:	4293      	cmp	r3, r2
 800114a:	d908      	bls.n	800115e <main+0x2fe>
      last_log_ms = now;
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	617b      	str	r3, [r7, #20]
      print_status_block(ble_state_filtered, thL, thH);
 8001150:	4b07      	ldr	r3, [pc, #28]	@ (8001170 <main+0x310>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	7939      	ldrb	r1, [r7, #4]
 8001156:	78fa      	ldrb	r2, [r7, #3]
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fdad 	bl	8000cb8 <print_status_block>
    }

    HAL_Delay(30);
 800115e:	201e      	movs	r0, #30
 8001160:	f000 fc6c 	bl	8001a3c <HAL_Delay>
  {
 8001164:	e6c5      	b.n	8000ef2 <main+0x92>
 8001166:	bf00      	nop
 8001168:	200001df 	.word	0x200001df
 800116c:	200001de 	.word	0x200001de
 8001170:	200001d0 	.word	0x200001d0
 8001174:	200001a9 	.word	0x200001a9
 8001178:	200001a8 	.word	0x200001a8
 800117c:	20000000 	.word	0x20000000
 8001180:	200001aa 	.word	0x200001aa

08001184 <SystemClock_Config>:
  }
}

/* ===================== PERIPHERALS ===================== */
void SystemClock_Config(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b094      	sub	sp, #80	@ 0x50
 8001188:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800118a:	f107 0320 	add.w	r3, r7, #32
 800118e:	2230      	movs	r2, #48	@ 0x30
 8001190:	2100      	movs	r1, #0
 8001192:	4618      	mov	r0, r3
 8001194:	f003 fa22 	bl	80045dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001198:	f107 030c 	add.w	r3, r7, #12
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	4b28      	ldr	r3, [pc, #160]	@ (8001250 <SystemClock_Config+0xcc>)
 80011ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b0:	4a27      	ldr	r2, [pc, #156]	@ (8001250 <SystemClock_Config+0xcc>)
 80011b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b8:	4b25      	ldr	r3, [pc, #148]	@ (8001250 <SystemClock_Config+0xcc>)
 80011ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80011c4:	2300      	movs	r3, #0
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	4b22      	ldr	r3, [pc, #136]	@ (8001254 <SystemClock_Config+0xd0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011d0:	4a20      	ldr	r2, [pc, #128]	@ (8001254 <SystemClock_Config+0xd0>)
 80011d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001254 <SystemClock_Config+0xd0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e4:	2302      	movs	r3, #2
 80011e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e8:	2301      	movs	r3, #1
 80011ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ec:	2302      	movs	r3, #2
 80011ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011f0:	2300      	movs	r3, #0
 80011f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011f4:	2310      	movs	r3, #16
 80011f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011f8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011fe:	2304      	movs	r3, #4
 8001200:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001202:	2307      	movs	r3, #7
 8001204:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8001206:	f107 0320 	add.w	r3, r7, #32
 800120a:	4618      	mov	r0, r3
 800120c:	f001 fab8 	bl	8002780 <HAL_RCC_OscConfig>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <SystemClock_Config+0x96>
 8001216:	f000 f983 	bl	8001520 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800121a:	230f      	movs	r3, #15
 800121c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 800121e:	2302      	movs	r3, #2
 8001220:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8001222:	2300      	movs	r3, #0
 8001224:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001226:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800122a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	2102      	movs	r1, #2
 8001236:	4618      	mov	r0, r3
 8001238:	f001 fd1a 	bl	8002c70 <HAL_RCC_ClockConfig>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <SystemClock_Config+0xc2>
 8001242:	f000 f96d 	bl	8001520 <Error_Handler>
}
 8001246:	bf00      	nop
 8001248:	3750      	adds	r7, #80	@ 0x50
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800
 8001254:	40007000 	.word	0x40007000

08001258 <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800125e:	463b      	mov	r3, r7
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
  hadc1.Instance                      = ADC1;
 800126a:	4b21      	ldr	r3, [pc, #132]	@ (80012f0 <MX_ADC1_Init+0x98>)
 800126c:	4a21      	ldr	r2, [pc, #132]	@ (80012f4 <MX_ADC1_Init+0x9c>)
 800126e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler           = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <MX_ADC1_Init+0x98>)
 8001272:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001276:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution               = ADC_RESOLUTION_12B;
 8001278:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <MX_ADC1_Init+0x98>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode             = DISABLE;
 800127e:	4b1c      	ldr	r3, [pc, #112]	@ (80012f0 <MX_ADC1_Init+0x98>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode       = DISABLE;
 8001284:	4b1a      	ldr	r3, [pc, #104]	@ (80012f0 <MX_ADC1_Init+0x98>)
 8001286:	2200      	movs	r2, #0
 8001288:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode    = DISABLE;
 800128a:	4b19      	ldr	r3, [pc, #100]	@ (80012f0 <MX_ADC1_Init+0x98>)
 800128c:	2200      	movs	r2, #0
 800128e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001292:	4b17      	ldr	r3, [pc, #92]	@ (80012f0 <MX_ADC1_Init+0x98>)
 8001294:	2200      	movs	r2, #0
 8001296:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv         = ADC_SOFTWARE_START;
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <MX_ADC1_Init+0x98>)
 800129a:	4a17      	ldr	r2, [pc, #92]	@ (80012f8 <MX_ADC1_Init+0xa0>)
 800129c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign                = ADC_DATAALIGN_RIGHT;
 800129e:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <MX_ADC1_Init+0x98>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion          = 1;
 80012a4:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <MX_ADC1_Init+0x98>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests    = DISABLE;
 80012aa:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <MX_ADC1_Init+0x98>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection             = ADC_EOC_SINGLE_CONV;
 80012b2:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <MX_ADC1_Init+0x98>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) { Error_Handler(); }
 80012b8:	480d      	ldr	r0, [pc, #52]	@ (80012f0 <MX_ADC1_Init+0x98>)
 80012ba:	f000 fbe3 	bl	8001a84 <HAL_ADC_Init>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_ADC1_Init+0x70>
 80012c4:	f000 f92c 	bl	8001520 <Error_Handler>

  sConfig.Channel      = ADC_CHANNEL_0; /* PA0 */
 80012c8:	2300      	movs	r3, #0
 80012ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank         = 1;
 80012cc:	2301      	movs	r3, #1
 80012ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80012d0:	2304      	movs	r3, #4
 80012d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 80012d4:	463b      	mov	r3, r7
 80012d6:	4619      	mov	r1, r3
 80012d8:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <MX_ADC1_Init+0x98>)
 80012da:	f000 fd97 	bl	8001e0c <HAL_ADC_ConfigChannel>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_ADC1_Init+0x90>
 80012e4:	f000 f91c 	bl	8001520 <Error_Handler>
}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000088 	.word	0x20000088
 80012f4:	40012000 	.word	0x40012000
 80012f8:	0f000001 	.word	0x0f000001

080012fc <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001302:	f107 0308 	add.w	r3, r7, #8
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001310:	463b      	mov	r3, r7
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]

  htim2.Instance               = TIM2;
 8001318:	4b1d      	ldr	r3, [pc, #116]	@ (8001390 <MX_TIM2_Init+0x94>)
 800131a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800131e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler         = 83;             /* 84MHz/84 = 1MHz */
 8001320:	4b1b      	ldr	r3, [pc, #108]	@ (8001390 <MX_TIM2_Init+0x94>)
 8001322:	2253      	movs	r2, #83	@ 0x53
 8001324:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8001326:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <MX_TIM2_Init+0x94>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period            = 4294967295;
 800132c:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <MX_TIM2_Init+0x94>)
 800132e:	f04f 32ff 	mov.w	r2, #4294967295
 8001332:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 8001334:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <MX_TIM2_Init+0x94>)
 8001336:	2200      	movs	r2, #0
 8001338:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133a:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <MX_TIM2_Init+0x94>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK) { Error_Handler(); }
 8001340:	4813      	ldr	r0, [pc, #76]	@ (8001390 <MX_TIM2_Init+0x94>)
 8001342:	f001 feb5 	bl	80030b0 <HAL_TIM_Base_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM2_Init+0x54>
 800134c:	f000 f8e8 	bl	8001520 <Error_Handler>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001350:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001354:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) { Error_Handler(); }
 8001356:	f107 0308 	add.w	r3, r7, #8
 800135a:	4619      	mov	r1, r3
 800135c:	480c      	ldr	r0, [pc, #48]	@ (8001390 <MX_TIM2_Init+0x94>)
 800135e:	f001 ff51 	bl	8003204 <HAL_TIM_ConfigClockSource>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_TIM2_Init+0x70>
 8001368:	f000 f8da 	bl	8001520 <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136c:	2300      	movs	r3, #0
 800136e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode     = TIM_MASTERSLAVEMODE_DISABLE;
 8001370:	2300      	movs	r3, #0
 8001372:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 8001374:	463b      	mov	r3, r7
 8001376:	4619      	mov	r1, r3
 8001378:	4805      	ldr	r0, [pc, #20]	@ (8001390 <MX_TIM2_Init+0x94>)
 800137a:	f002 f92b 	bl	80035d4 <HAL_TIMEx_MasterConfigSynchronization>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_TIM2_Init+0x8c>
 8001384:	f000 f8cc 	bl	8001520 <Error_Handler>
}
 8001388:	bf00      	nop
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000160 	.word	0x20000160

08001394 <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  huart1.Instance          = USART1;   /* HM10 */
 8001398:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 800139a:	4a12      	ldr	r2, [pc, #72]	@ (80013e4 <MX_USART1_UART_Init+0x50>)
 800139c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate     = 9600;
 800139e:	4b10      	ldr	r3, [pc, #64]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013a0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80013a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength   = UART_WORDLENGTH_8B;
 80013a6:	4b0e      	ldr	r3, [pc, #56]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits     = UART_STOPBITS_1;
 80013ac:	4b0c      	ldr	r3, [pc, #48]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity       = UART_PARITY_NONE;
 80013b2:	4b0b      	ldr	r3, [pc, #44]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode         = UART_MODE_TX_RX;
 80013b8:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013ba:	220c      	movs	r2, #12
 80013bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 80013be:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK) { Error_Handler(); }
 80013ca:	4805      	ldr	r0, [pc, #20]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013cc:	f002 f970 	bl	80036b0 <HAL_UART_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_USART1_UART_Init+0x46>
 80013d6:	f000 f8a3 	bl	8001520 <Error_Handler>
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200000d0 	.word	0x200000d0
 80013e4:	40011000 	.word	0x40011000

080013e8 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  huart2.Instance          = USART2;   /* Console Putty */
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 80013ee:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <MX_USART2_UART_Init+0x50>)
 80013f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate     = 115200;
 80013f2:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 80013f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits     = UART_STOPBITS_1;
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 8001402:	2200      	movs	r2, #0
 8001404:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity       = UART_PARITY_NONE;
 8001406:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode         = UART_MODE_TX_RX;
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 800140e:	220c      	movs	r2, #12
 8001410:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8001412:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 800141a:	2200      	movs	r2, #0
 800141c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) { Error_Handler(); }
 800141e:	4805      	ldr	r0, [pc, #20]	@ (8001434 <MX_USART2_UART_Init+0x4c>)
 8001420:	f002 f946 	bl	80036b0 <HAL_UART_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_USART2_UART_Init+0x46>
 800142a:	f000 f879 	bl	8001520 <Error_Handler>
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000118 	.word	0x20000118
 8001438:	40004400 	.word	0x40004400

0800143c <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
 8001450:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	4b2f      	ldr	r3, [pc, #188]	@ (8001514 <MX_GPIO_Init+0xd8>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	4a2e      	ldr	r2, [pc, #184]	@ (8001514 <MX_GPIO_Init+0xd8>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	6313      	str	r3, [r2, #48]	@ 0x30
 8001462:	4b2c      	ldr	r3, [pc, #176]	@ (8001514 <MX_GPIO_Init+0xd8>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	4b28      	ldr	r3, [pc, #160]	@ (8001514 <MX_GPIO_Init+0xd8>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a27      	ldr	r2, [pc, #156]	@ (8001514 <MX_GPIO_Init+0xd8>)
 8001478:	f043 0302 	orr.w	r3, r3, #2
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b25      	ldr	r3, [pc, #148]	@ (8001514 <MX_GPIO_Init+0xd8>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]

  /* LD2 (PA5) */
  GPIO_InitStruct.Pin   = LD2_Pin;
 800148a:	2320      	movs	r3, #32
 800148c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800148e:	2301      	movs	r3, #1
 8001490:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001496:	2300      	movs	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	f107 030c 	add.w	r3, r7, #12
 800149e:	4619      	mov	r1, r3
 80014a0:	481d      	ldr	r0, [pc, #116]	@ (8001518 <MX_GPIO_Init+0xdc>)
 80014a2:	f000 ffb7 	bl	8002414 <HAL_GPIO_Init>

  /* Relay PB3 */
  GPIO_InitStruct.Pin   = RELAY_Pin_Pin;
 80014a6:	2308      	movs	r3, #8
 80014a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RELAY_Pin_GPIO_Port, &GPIO_InitStruct);
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	4619      	mov	r1, r3
 80014bc:	4817      	ldr	r0, [pc, #92]	@ (800151c <MX_GPIO_Init+0xe0>)
 80014be:	f000 ffa9 	bl	8002414 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RELAY_Pin_GPIO_Port, RELAY_Pin_Pin, GPIO_PIN_RESET);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2108      	movs	r1, #8
 80014c6:	4815      	ldr	r0, [pc, #84]	@ (800151c <MX_GPIO_Init+0xe0>)
 80014c8:	f001 f940 	bl	800274c <HAL_GPIO_WritePin>

  /* DHT11 data (PA1) — khoi tao o OUTPUT HIGH (driver se chuyen mode khi doc) */
  GPIO_InitStruct.Pin   = DHT11_Pin_Pin;
 80014cc:	2302      	movs	r3, #2
 80014ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DHT11_Pin_GPIO_Port, &GPIO_InitStruct);
 80014dc:	f107 030c 	add.w	r3, r7, #12
 80014e0:	4619      	mov	r1, r3
 80014e2:	480d      	ldr	r0, [pc, #52]	@ (8001518 <MX_GPIO_Init+0xdc>)
 80014e4:	f000 ff96 	bl	8002414 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(DHT11_Pin_GPIO_Port, DHT11_Pin_Pin, GPIO_PIN_SET);
 80014e8:	2201      	movs	r2, #1
 80014ea:	2102      	movs	r1, #2
 80014ec:	480a      	ldr	r0, [pc, #40]	@ (8001518 <MX_GPIO_Init+0xdc>)
 80014ee:	f001 f92d 	bl	800274c <HAL_GPIO_WritePin>

  /* HM10 STATE PB5 (poll input, pulldown) */
  GPIO_InitStruct.Pin  = BLE_STATE_Pin_Pin;
 80014f2:	2320      	movs	r3, #32
 80014f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f6:	2300      	movs	r3, #0
 80014f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;   // thử NOPULL trước; nếu floating đổi sang PULLDOWN
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BLE_STATE_Pin_GPIO_Port, &GPIO_InitStruct);
 80014fe:	f107 030c 	add.w	r3, r7, #12
 8001502:	4619      	mov	r1, r3
 8001504:	4805      	ldr	r0, [pc, #20]	@ (800151c <MX_GPIO_Init+0xe0>)
 8001506:	f000 ff85 	bl	8002414 <HAL_GPIO_Init>
}
 800150a:	bf00      	nop
 800150c:	3720      	adds	r7, #32
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40023800 	.word	0x40023800
 8001518:	40020000 	.word	0x40020000
 800151c:	40020400 	.word	0x40020400

08001520 <Error_Handler>:

/* ===================== ERROR HANDLER ===================== */
void Error_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001524:	b672      	cpsid	i
}
 8001526:	bf00      	nop
  __disable_irq();
  while (1) { }
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <Error_Handler+0x8>

0800152c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <HAL_MspInit+0x4c>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153a:	4a0f      	ldr	r2, [pc, #60]	@ (8001578 <HAL_MspInit+0x4c>)
 800153c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001540:	6453      	str	r3, [r2, #68]	@ 0x44
 8001542:	4b0d      	ldr	r3, [pc, #52]	@ (8001578 <HAL_MspInit+0x4c>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]
 8001552:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <HAL_MspInit+0x4c>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001556:	4a08      	ldr	r2, [pc, #32]	@ (8001578 <HAL_MspInit+0x4c>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800155c:	6413      	str	r3, [r2, #64]	@ 0x40
 800155e:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <HAL_MspInit+0x4c>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800

0800157c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	@ 0x28
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a17      	ldr	r2, [pc, #92]	@ (80015f8 <HAL_ADC_MspInit+0x7c>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d127      	bne.n	80015ee <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]
 80015a2:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a6:	4a15      	ldr	r2, [pc, #84]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ae:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	4a0e      	ldr	r2, [pc, #56]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ca:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <HAL_ADC_MspInit+0x80>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015d6:	2301      	movs	r3, #1
 80015d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015da:	2303      	movs	r3, #3
 80015dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	@ (8001600 <HAL_ADC_MspInit+0x84>)
 80015ea:	f000 ff13 	bl	8002414 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015ee:	bf00      	nop
 80015f0:	3728      	adds	r7, #40	@ 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40012000 	.word	0x40012000
 80015fc:	40023800 	.word	0x40023800
 8001600:	40020000 	.word	0x40020000

08001604 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001614:	d10d      	bne.n	8001632 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <HAL_TIM_Base_MspInit+0x3c>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	4a08      	ldr	r2, [pc, #32]	@ (8001640 <HAL_TIM_Base_MspInit+0x3c>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6413      	str	r3, [r2, #64]	@ 0x40
 8001626:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <HAL_TIM_Base_MspInit+0x3c>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001632:	bf00      	nop
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40023800 	.word	0x40023800

08001644 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08c      	sub	sp, #48	@ 0x30
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a32      	ldr	r2, [pc, #200]	@ (800172c <HAL_UART_MspInit+0xe8>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d12d      	bne.n	80016c2 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
 800166a:	4b31      	ldr	r3, [pc, #196]	@ (8001730 <HAL_UART_MspInit+0xec>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166e:	4a30      	ldr	r2, [pc, #192]	@ (8001730 <HAL_UART_MspInit+0xec>)
 8001670:	f043 0310 	orr.w	r3, r3, #16
 8001674:	6453      	str	r3, [r2, #68]	@ 0x44
 8001676:	4b2e      	ldr	r3, [pc, #184]	@ (8001730 <HAL_UART_MspInit+0xec>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167a:	f003 0310 	and.w	r3, r3, #16
 800167e:	61bb      	str	r3, [r7, #24]
 8001680:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
 8001686:	4b2a      	ldr	r3, [pc, #168]	@ (8001730 <HAL_UART_MspInit+0xec>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	4a29      	ldr	r2, [pc, #164]	@ (8001730 <HAL_UART_MspInit+0xec>)
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	6313      	str	r3, [r2, #48]	@ 0x30
 8001692:	4b27      	ldr	r3, [pc, #156]	@ (8001730 <HAL_UART_MspInit+0xec>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	617b      	str	r3, [r7, #20]
 800169c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800169e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80016a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ac:	2303      	movs	r3, #3
 80016ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016b0:	2307      	movs	r3, #7
 80016b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b4:	f107 031c 	add.w	r3, r7, #28
 80016b8:	4619      	mov	r1, r3
 80016ba:	481e      	ldr	r0, [pc, #120]	@ (8001734 <HAL_UART_MspInit+0xf0>)
 80016bc:	f000 feaa 	bl	8002414 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80016c0:	e030      	b.n	8001724 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001738 <HAL_UART_MspInit+0xf4>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d12b      	bne.n	8001724 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016cc:	2300      	movs	r3, #0
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	4b17      	ldr	r3, [pc, #92]	@ (8001730 <HAL_UART_MspInit+0xec>)
 80016d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d4:	4a16      	ldr	r2, [pc, #88]	@ (8001730 <HAL_UART_MspInit+0xec>)
 80016d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016da:	6413      	str	r3, [r2, #64]	@ 0x40
 80016dc:	4b14      	ldr	r3, [pc, #80]	@ (8001730 <HAL_UART_MspInit+0xec>)
 80016de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e4:	613b      	str	r3, [r7, #16]
 80016e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	4b10      	ldr	r3, [pc, #64]	@ (8001730 <HAL_UART_MspInit+0xec>)
 80016ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001730 <HAL_UART_MspInit+0xec>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001730 <HAL_UART_MspInit+0xec>)
 80016fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001704:	230c      	movs	r3, #12
 8001706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001708:	2302      	movs	r3, #2
 800170a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001710:	2300      	movs	r3, #0
 8001712:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001714:	2307      	movs	r3, #7
 8001716:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001718:	f107 031c 	add.w	r3, r7, #28
 800171c:	4619      	mov	r1, r3
 800171e:	4805      	ldr	r0, [pc, #20]	@ (8001734 <HAL_UART_MspInit+0xf0>)
 8001720:	f000 fe78 	bl	8002414 <HAL_GPIO_Init>
}
 8001724:	bf00      	nop
 8001726:	3730      	adds	r7, #48	@ 0x30
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40011000 	.word	0x40011000
 8001730:	40023800 	.word	0x40023800
 8001734:	40020000 	.word	0x40020000
 8001738:	40004400 	.word	0x40004400

0800173c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <NMI_Handler+0x4>

08001744 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <HardFault_Handler+0x4>

0800174c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <MemManage_Handler+0x4>

08001754 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <BusFault_Handler+0x4>

0800175c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <UsageFault_Handler+0x4>

08001764 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001784:	bf00      	nop
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001792:	f000 f933 	bl	80019fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}

0800179a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	e00a      	b.n	80017c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ac:	f3af 8000 	nop.w
 80017b0:	4601      	mov	r1, r0
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	60ba      	str	r2, [r7, #8]
 80017b8:	b2ca      	uxtb	r2, r1
 80017ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	3301      	adds	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	dbf0      	blt.n	80017ac <_read+0x12>
  }

  return len;
 80017ca:	687b      	ldr	r3, [r7, #4]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	e009      	b.n	80017fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	1c5a      	adds	r2, r3, #1
 80017ea:	60ba      	str	r2, [r7, #8]
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7fe fedc 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	3301      	adds	r3, #1
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	697a      	ldr	r2, [r7, #20]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	429a      	cmp	r2, r3
 8001800:	dbf1      	blt.n	80017e6 <_write+0x12>
  }
  return len;
 8001802:	687b      	ldr	r3, [r7, #4]
}
 8001804:	4618      	mov	r0, r3
 8001806:	3718      	adds	r7, #24
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <_close>:

int _close(int file)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001814:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001818:	4618      	mov	r0, r3
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001834:	605a      	str	r2, [r3, #4]
  return 0;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <_isatty>:

int _isatty(int file)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800184c:	2301      	movs	r3, #1
}
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800185a:	b480      	push	{r7}
 800185c:	b085      	sub	sp, #20
 800185e:	af00      	add	r7, sp, #0
 8001860:	60f8      	str	r0, [r7, #12]
 8001862:	60b9      	str	r1, [r7, #8]
 8001864:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800187c:	4a14      	ldr	r2, [pc, #80]	@ (80018d0 <_sbrk+0x5c>)
 800187e:	4b15      	ldr	r3, [pc, #84]	@ (80018d4 <_sbrk+0x60>)
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001888:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <_sbrk+0x64>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d102      	bne.n	8001896 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001890:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <_sbrk+0x64>)
 8001892:	4a12      	ldr	r2, [pc, #72]	@ (80018dc <_sbrk+0x68>)
 8001894:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001896:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <_sbrk+0x64>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d207      	bcs.n	80018b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018a4:	f002 ff0c 	bl	80046c0 <__errno>
 80018a8:	4603      	mov	r3, r0
 80018aa:	220c      	movs	r2, #12
 80018ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
 80018b2:	e009      	b.n	80018c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018b4:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <_sbrk+0x64>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ba:	4b07      	ldr	r3, [pc, #28]	@ (80018d8 <_sbrk+0x64>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	4a05      	ldr	r2, [pc, #20]	@ (80018d8 <_sbrk+0x64>)
 80018c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018c6:	68fb      	ldr	r3, [r7, #12]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3718      	adds	r7, #24
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20018000 	.word	0x20018000
 80018d4:	00000400 	.word	0x00000400
 80018d8:	200001e8 	.word	0x200001e8
 80018dc:	20000340 	.word	0x20000340

080018e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <SystemInit+0x20>)
 80018e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ea:	4a05      	ldr	r2, [pc, #20]	@ (8001900 <SystemInit+0x20>)
 80018ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001904:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800193c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001908:	f7ff ffea 	bl	80018e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800190c:	480c      	ldr	r0, [pc, #48]	@ (8001940 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800190e:	490d      	ldr	r1, [pc, #52]	@ (8001944 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001910:	4a0d      	ldr	r2, [pc, #52]	@ (8001948 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001914:	e002      	b.n	800191c <LoopCopyDataInit>

08001916 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001916:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001918:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800191a:	3304      	adds	r3, #4

0800191c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800191c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800191e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001920:	d3f9      	bcc.n	8001916 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001922:	4a0a      	ldr	r2, [pc, #40]	@ (800194c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001924:	4c0a      	ldr	r4, [pc, #40]	@ (8001950 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001926:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001928:	e001      	b.n	800192e <LoopFillZerobss>

0800192a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800192a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800192c:	3204      	adds	r2, #4

0800192e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800192e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001930:	d3fb      	bcc.n	800192a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001932:	f002 fecb 	bl	80046cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001936:	f7ff fa93 	bl	8000e60 <main>
  bx  lr    
 800193a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800193c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001940:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001944:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001948:	080056dc 	.word	0x080056dc
  ldr r2, =_sbss
 800194c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001950:	2000033c 	.word	0x2000033c

08001954 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001954:	e7fe      	b.n	8001954 <ADC_IRQHandler>
	...

08001958 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800195c:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <HAL_Init+0x40>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a0d      	ldr	r2, [pc, #52]	@ (8001998 <HAL_Init+0x40>)
 8001962:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001966:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001968:	4b0b      	ldr	r3, [pc, #44]	@ (8001998 <HAL_Init+0x40>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0a      	ldr	r2, [pc, #40]	@ (8001998 <HAL_Init+0x40>)
 800196e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001972:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001974:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <HAL_Init+0x40>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <HAL_Init+0x40>)
 800197a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800197e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001980:	2003      	movs	r0, #3
 8001982:	f000 fd13 	bl	80023ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001986:	2000      	movs	r0, #0
 8001988:	f000 f808 	bl	800199c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800198c:	f7ff fdce 	bl	800152c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023c00 	.word	0x40023c00

0800199c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019a4:	4b12      	ldr	r3, [pc, #72]	@ (80019f0 <HAL_InitTick+0x54>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	4b12      	ldr	r3, [pc, #72]	@ (80019f4 <HAL_InitTick+0x58>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	4619      	mov	r1, r3
 80019ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 fd1d 	bl	80023fa <HAL_SYSTICK_Config>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e00e      	b.n	80019e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2b0f      	cmp	r3, #15
 80019ce:	d80a      	bhi.n	80019e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019d0:	2200      	movs	r2, #0
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	f04f 30ff 	mov.w	r0, #4294967295
 80019d8:	f000 fcf3 	bl	80023c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019dc:	4a06      	ldr	r2, [pc, #24]	@ (80019f8 <HAL_InitTick+0x5c>)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019e2:	2300      	movs	r3, #0
 80019e4:	e000      	b.n	80019e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20000004 	.word	0x20000004
 80019f4:	2000000c 	.word	0x2000000c
 80019f8:	20000008 	.word	0x20000008

080019fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <HAL_IncTick+0x20>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <HAL_IncTick+0x24>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	4a04      	ldr	r2, [pc, #16]	@ (8001a20 <HAL_IncTick+0x24>)
 8001a0e:	6013      	str	r3, [r2, #0]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	2000000c 	.word	0x2000000c
 8001a20:	200001ec 	.word	0x200001ec

08001a24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  return uwTick;
 8001a28:	4b03      	ldr	r3, [pc, #12]	@ (8001a38 <HAL_GetTick+0x14>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	200001ec 	.word	0x200001ec

08001a3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a44:	f7ff ffee 	bl	8001a24 <HAL_GetTick>
 8001a48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a54:	d005      	beq.n	8001a62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a56:	4b0a      	ldr	r3, [pc, #40]	@ (8001a80 <HAL_Delay+0x44>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	4413      	add	r3, r2
 8001a60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a62:	bf00      	nop
 8001a64:	f7ff ffde 	bl	8001a24 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d8f7      	bhi.n	8001a64 <HAL_Delay+0x28>
  {
  }
}
 8001a74:	bf00      	nop
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	2000000c 	.word	0x2000000c

08001a84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e033      	b.n	8001b02 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d109      	bne.n	8001ab6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7ff fd6a 	bl	800157c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aba:	f003 0310 	and.w	r3, r3, #16
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d118      	bne.n	8001af4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001aca:	f023 0302 	bic.w	r3, r3, #2
 8001ace:	f043 0202 	orr.w	r2, r3, #2
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 faba 	bl	8002050 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	f023 0303 	bic.w	r3, r3, #3
 8001aea:	f043 0201 	orr.w	r2, r3, #1
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	641a      	str	r2, [r3, #64]	@ 0x40
 8001af2:	e001      	b.n	8001af8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d101      	bne.n	8001b26 <HAL_ADC_Start+0x1a>
 8001b22:	2302      	movs	r3, #2
 8001b24:	e097      	b.n	8001c56 <HAL_ADC_Start+0x14a>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d018      	beq.n	8001b6e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	689a      	ldr	r2, [r3, #8]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0201 	orr.w	r2, r2, #1
 8001b4a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b4c:	4b45      	ldr	r3, [pc, #276]	@ (8001c64 <HAL_ADC_Start+0x158>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a45      	ldr	r2, [pc, #276]	@ (8001c68 <HAL_ADC_Start+0x15c>)
 8001b52:	fba2 2303 	umull	r2, r3, r2, r3
 8001b56:	0c9a      	lsrs	r2, r3, #18
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b60:	e002      	b.n	8001b68 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	3b01      	subs	r3, #1
 8001b66:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1f9      	bne.n	8001b62 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d15f      	bne.n	8001c3c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b80:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b84:	f023 0301 	bic.w	r3, r3, #1
 8001b88:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d007      	beq.n	8001bae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ba6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bba:	d106      	bne.n	8001bca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc0:	f023 0206 	bic.w	r2, r3, #6
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	645a      	str	r2, [r3, #68]	@ 0x44
 8001bc8:	e002      	b.n	8001bd0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bd8:	4b24      	ldr	r3, [pc, #144]	@ (8001c6c <HAL_ADC_Start+0x160>)
 8001bda:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001be4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f003 031f 	and.w	r3, r3, #31
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d10f      	bne.n	8001c12 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d129      	bne.n	8001c54 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	689a      	ldr	r2, [r3, #8]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	e020      	b.n	8001c54 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a16      	ldr	r2, [pc, #88]	@ (8001c70 <HAL_ADC_Start+0x164>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d11b      	bne.n	8001c54 <HAL_ADC_Start+0x148>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d114      	bne.n	8001c54 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	689a      	ldr	r2, [r3, #8]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	e00b      	b.n	8001c54 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c40:	f043 0210 	orr.w	r2, r3, #16
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c4c:	f043 0201 	orr.w	r2, r3, #1
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	20000004 	.word	0x20000004
 8001c68:	431bde83 	.word	0x431bde83
 8001c6c:	40012300 	.word	0x40012300
 8001c70:	40012000 	.word	0x40012000

08001c74 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d101      	bne.n	8001c8a <HAL_ADC_Stop+0x16>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e021      	b.n	8001cce <HAL_ADC_Stop+0x5a>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f022 0201 	bic.w	r2, r2, #1
 8001ca0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d109      	bne.n	8001cc4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001cb8:	f023 0301 	bic.w	r3, r3, #1
 8001cbc:	f043 0201 	orr.w	r2, r3, #1
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001ccc:	2300      	movs	r3, #0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b084      	sub	sp, #16
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cf6:	d113      	bne.n	8001d20 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001d02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d06:	d10b      	bne.n	8001d20 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	f043 0220 	orr.w	r2, r3, #32
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e063      	b.n	8001de8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d20:	f7ff fe80 	bl	8001a24 <HAL_GetTick>
 8001d24:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d26:	e021      	b.n	8001d6c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d2e:	d01d      	beq.n	8001d6c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d007      	beq.n	8001d46 <HAL_ADC_PollForConversion+0x6c>
 8001d36:	f7ff fe75 	bl	8001a24 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d212      	bcs.n	8001d6c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d00b      	beq.n	8001d6c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d58:	f043 0204 	orr.w	r2, r3, #4
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e03d      	b.n	8001de8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d1d6      	bne.n	8001d28 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f06f 0212 	mvn.w	r2, #18
 8001d82:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d88:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d123      	bne.n	8001de6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d11f      	bne.n	8001de6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dac:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d006      	beq.n	8001dc2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d111      	bne.n	8001de6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d105      	bne.n	8001de6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	f043 0201 	orr.w	r2, r3, #1
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3710      	adds	r7, #16
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
	...

08001e0c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d101      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x1c>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e105      	b.n	8002034 <HAL_ADC_ConfigChannel+0x228>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b09      	cmp	r3, #9
 8001e36:	d925      	bls.n	8001e84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68d9      	ldr	r1, [r3, #12]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	461a      	mov	r2, r3
 8001e46:	4613      	mov	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	3b1e      	subs	r3, #30
 8001e4e:	2207      	movs	r2, #7
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	43da      	mvns	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	400a      	ands	r2, r1
 8001e5c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68d9      	ldr	r1, [r3, #12]
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	4618      	mov	r0, r3
 8001e70:	4603      	mov	r3, r0
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4403      	add	r3, r0
 8001e76:	3b1e      	subs	r3, #30
 8001e78:	409a      	lsls	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	e022      	b.n	8001eca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6919      	ldr	r1, [r3, #16]
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	461a      	mov	r2, r3
 8001e92:	4613      	mov	r3, r2
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4413      	add	r3, r2
 8001e98:	2207      	movs	r2, #7
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	400a      	ands	r2, r1
 8001ea6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6919      	ldr	r1, [r3, #16]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	4618      	mov	r0, r3
 8001eba:	4603      	mov	r3, r0
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	4403      	add	r3, r0
 8001ec0:	409a      	lsls	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	2b06      	cmp	r3, #6
 8001ed0:	d824      	bhi.n	8001f1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	4613      	mov	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3b05      	subs	r3, #5
 8001ee4:	221f      	movs	r2, #31
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43da      	mvns	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	400a      	ands	r2, r1
 8001ef2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	4618      	mov	r0, r3
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	4613      	mov	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3b05      	subs	r3, #5
 8001f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f1a:	e04c      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2b0c      	cmp	r3, #12
 8001f22:	d824      	bhi.n	8001f6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	3b23      	subs	r3, #35	@ 0x23
 8001f36:	221f      	movs	r2, #31
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	43da      	mvns	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	400a      	ands	r2, r1
 8001f44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	4618      	mov	r0, r3
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	3b23      	subs	r3, #35	@ 0x23
 8001f60:	fa00 f203 	lsl.w	r2, r0, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f6c:	e023      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3b41      	subs	r3, #65	@ 0x41
 8001f80:	221f      	movs	r2, #31
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43da      	mvns	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	400a      	ands	r2, r1
 8001f8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685a      	ldr	r2, [r3, #4]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	3b41      	subs	r3, #65	@ 0x41
 8001faa:	fa00 f203 	lsl.w	r2, r0, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fb6:	4b22      	ldr	r3, [pc, #136]	@ (8002040 <HAL_ADC_ConfigChannel+0x234>)
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a21      	ldr	r2, [pc, #132]	@ (8002044 <HAL_ADC_ConfigChannel+0x238>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d109      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x1cc>
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b12      	cmp	r3, #18
 8001fca:	d105      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a19      	ldr	r2, [pc, #100]	@ (8002044 <HAL_ADC_ConfigChannel+0x238>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d123      	bne.n	800202a <HAL_ADC_ConfigChannel+0x21e>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2b10      	cmp	r3, #16
 8001fe8:	d003      	beq.n	8001ff2 <HAL_ADC_ConfigChannel+0x1e6>
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b11      	cmp	r3, #17
 8001ff0:	d11b      	bne.n	800202a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2b10      	cmp	r3, #16
 8002004:	d111      	bne.n	800202a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002006:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <HAL_ADC_ConfigChannel+0x23c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a10      	ldr	r2, [pc, #64]	@ (800204c <HAL_ADC_ConfigChannel+0x240>)
 800200c:	fba2 2303 	umull	r2, r3, r2, r3
 8002010:	0c9a      	lsrs	r2, r3, #18
 8002012:	4613      	mov	r3, r2
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4413      	add	r3, r2
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800201c:	e002      	b.n	8002024 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	3b01      	subs	r3, #1
 8002022:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1f9      	bne.n	800201e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3714      	adds	r7, #20
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	40012300 	.word	0x40012300
 8002044:	40012000 	.word	0x40012000
 8002048:	20000004 	.word	0x20000004
 800204c:	431bde83 	.word	0x431bde83

08002050 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002058:	4b79      	ldr	r3, [pc, #484]	@ (8002240 <ADC_Init+0x1f0>)
 800205a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	431a      	orrs	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002084:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6859      	ldr	r1, [r3, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691b      	ldr	r3, [r3, #16]
 8002090:	021a      	lsls	r2, r3, #8
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80020a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6859      	ldr	r1, [r3, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6899      	ldr	r1, [r3, #8]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	68da      	ldr	r2, [r3, #12]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e2:	4a58      	ldr	r2, [pc, #352]	@ (8002244 <ADC_Init+0x1f4>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d022      	beq.n	800212e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6899      	ldr	r1, [r3, #8]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002118:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6899      	ldr	r1, [r3, #8]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	e00f      	b.n	800214e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800213c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800214c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 0202 	bic.w	r2, r2, #2
 800215c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6899      	ldr	r1, [r3, #8]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7e1b      	ldrb	r3, [r3, #24]
 8002168:	005a      	lsls	r2, r3, #1
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d01b      	beq.n	80021b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800218a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	685a      	ldr	r2, [r3, #4]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800219a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6859      	ldr	r1, [r3, #4]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a6:	3b01      	subs	r3, #1
 80021a8:	035a      	lsls	r2, r3, #13
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	e007      	b.n	80021c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021c2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	3b01      	subs	r3, #1
 80021e0:	051a      	lsls	r2, r3, #20
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6899      	ldr	r1, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002206:	025a      	lsls	r2, r3, #9
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	689a      	ldr	r2, [r3, #8]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800221e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6899      	ldr	r1, [r3, #8]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	029a      	lsls	r2, r3, #10
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	609a      	str	r2, [r3, #8]
}
 8002234:	bf00      	nop
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	40012300 	.word	0x40012300
 8002244:	0f000001 	.word	0x0f000001

08002248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002258:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <__NVIC_SetPriorityGrouping+0x44>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002264:	4013      	ands	r3, r2
 8002266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002270:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800227a:	4a04      	ldr	r2, [pc, #16]	@ (800228c <__NVIC_SetPriorityGrouping+0x44>)
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	60d3      	str	r3, [r2, #12]
}
 8002280:	bf00      	nop
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002294:	4b04      	ldr	r3, [pc, #16]	@ (80022a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	0a1b      	lsrs	r3, r3, #8
 800229a:	f003 0307 	and.w	r3, r3, #7
}
 800229e:	4618      	mov	r0, r3
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	6039      	str	r1, [r7, #0]
 80022b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	db0a      	blt.n	80022d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	490c      	ldr	r1, [pc, #48]	@ (80022f8 <__NVIC_SetPriority+0x4c>)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	0112      	lsls	r2, r2, #4
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	440b      	add	r3, r1
 80022d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d4:	e00a      	b.n	80022ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4908      	ldr	r1, [pc, #32]	@ (80022fc <__NVIC_SetPriority+0x50>)
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	3b04      	subs	r3, #4
 80022e4:	0112      	lsls	r2, r2, #4
 80022e6:	b2d2      	uxtb	r2, r2
 80022e8:	440b      	add	r3, r1
 80022ea:	761a      	strb	r2, [r3, #24]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	e000e100 	.word	0xe000e100
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002300:	b480      	push	{r7}
 8002302:	b089      	sub	sp, #36	@ 0x24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	f1c3 0307 	rsb	r3, r3, #7
 800231a:	2b04      	cmp	r3, #4
 800231c:	bf28      	it	cs
 800231e:	2304      	movcs	r3, #4
 8002320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	3304      	adds	r3, #4
 8002326:	2b06      	cmp	r3, #6
 8002328:	d902      	bls.n	8002330 <NVIC_EncodePriority+0x30>
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	3b03      	subs	r3, #3
 800232e:	e000      	b.n	8002332 <NVIC_EncodePriority+0x32>
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002334:	f04f 32ff 	mov.w	r2, #4294967295
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43da      	mvns	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	401a      	ands	r2, r3
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002348:	f04f 31ff 	mov.w	r1, #4294967295
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	fa01 f303 	lsl.w	r3, r1, r3
 8002352:	43d9      	mvns	r1, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002358:	4313      	orrs	r3, r2
         );
}
 800235a:	4618      	mov	r0, r3
 800235c:	3724      	adds	r7, #36	@ 0x24
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3b01      	subs	r3, #1
 8002374:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002378:	d301      	bcc.n	800237e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800237a:	2301      	movs	r3, #1
 800237c:	e00f      	b.n	800239e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800237e:	4a0a      	ldr	r2, [pc, #40]	@ (80023a8 <SysTick_Config+0x40>)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3b01      	subs	r3, #1
 8002384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002386:	210f      	movs	r1, #15
 8002388:	f04f 30ff 	mov.w	r0, #4294967295
 800238c:	f7ff ff8e 	bl	80022ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002390:	4b05      	ldr	r3, [pc, #20]	@ (80023a8 <SysTick_Config+0x40>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002396:	4b04      	ldr	r3, [pc, #16]	@ (80023a8 <SysTick_Config+0x40>)
 8002398:	2207      	movs	r2, #7
 800239a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	e000e010 	.word	0xe000e010

080023ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff ff47 	bl	8002248 <__NVIC_SetPriorityGrouping>
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b086      	sub	sp, #24
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	4603      	mov	r3, r0
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
 80023ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023d4:	f7ff ff5c 	bl	8002290 <__NVIC_GetPriorityGrouping>
 80023d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	68b9      	ldr	r1, [r7, #8]
 80023de:	6978      	ldr	r0, [r7, #20]
 80023e0:	f7ff ff8e 	bl	8002300 <NVIC_EncodePriority>
 80023e4:	4602      	mov	r2, r0
 80023e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ea:	4611      	mov	r1, r2
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff ff5d 	bl	80022ac <__NVIC_SetPriority>
}
 80023f2:	bf00      	nop
 80023f4:	3718      	adds	r7, #24
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b082      	sub	sp, #8
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f7ff ffb0 	bl	8002368 <SysTick_Config>
 8002408:	4603      	mov	r3, r0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
	...

08002414 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	@ 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800241e:	2300      	movs	r3, #0
 8002420:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002426:	2300      	movs	r3, #0
 8002428:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800242a:	2300      	movs	r3, #0
 800242c:	61fb      	str	r3, [r7, #28]
 800242e:	e159      	b.n	80026e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002430:	2201      	movs	r2, #1
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	4013      	ands	r3, r2
 8002442:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	429a      	cmp	r2, r3
 800244a:	f040 8148 	bne.w	80026de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	2b01      	cmp	r3, #1
 8002458:	d005      	beq.n	8002466 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002462:	2b02      	cmp	r3, #2
 8002464:	d130      	bne.n	80024c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	2203      	movs	r2, #3
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	68da      	ldr	r2, [r3, #12]
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	4313      	orrs	r3, r2
 800248e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800249c:	2201      	movs	r2, #1
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	091b      	lsrs	r3, r3, #4
 80024b2:	f003 0201 	and.w	r2, r3, #1
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	4313      	orrs	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	d017      	beq.n	8002504 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	2203      	movs	r2, #3
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	43db      	mvns	r3, r3
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4013      	ands	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f003 0303 	and.w	r3, r3, #3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d123      	bne.n	8002558 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	08da      	lsrs	r2, r3, #3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3208      	adds	r2, #8
 8002518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800251c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	220f      	movs	r2, #15
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	4313      	orrs	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	08da      	lsrs	r2, r3, #3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	3208      	adds	r2, #8
 8002552:	69b9      	ldr	r1, [r7, #24]
 8002554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	005b      	lsls	r3, r3, #1
 8002562:	2203      	movs	r2, #3
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	43db      	mvns	r3, r3
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	4013      	ands	r3, r2
 800256e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f003 0203 	and.w	r2, r3, #3
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	4313      	orrs	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002594:	2b00      	cmp	r3, #0
 8002596:	f000 80a2 	beq.w	80026de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	4b57      	ldr	r3, [pc, #348]	@ (80026fc <HAL_GPIO_Init+0x2e8>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	4a56      	ldr	r2, [pc, #344]	@ (80026fc <HAL_GPIO_Init+0x2e8>)
 80025a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025aa:	4b54      	ldr	r3, [pc, #336]	@ (80026fc <HAL_GPIO_Init+0x2e8>)
 80025ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025b6:	4a52      	ldr	r2, [pc, #328]	@ (8002700 <HAL_GPIO_Init+0x2ec>)
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	089b      	lsrs	r3, r3, #2
 80025bc:	3302      	adds	r3, #2
 80025be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	f003 0303 	and.w	r3, r3, #3
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	220f      	movs	r2, #15
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	4013      	ands	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a49      	ldr	r2, [pc, #292]	@ (8002704 <HAL_GPIO_Init+0x2f0>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d019      	beq.n	8002616 <HAL_GPIO_Init+0x202>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a48      	ldr	r2, [pc, #288]	@ (8002708 <HAL_GPIO_Init+0x2f4>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d013      	beq.n	8002612 <HAL_GPIO_Init+0x1fe>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a47      	ldr	r2, [pc, #284]	@ (800270c <HAL_GPIO_Init+0x2f8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d00d      	beq.n	800260e <HAL_GPIO_Init+0x1fa>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a46      	ldr	r2, [pc, #280]	@ (8002710 <HAL_GPIO_Init+0x2fc>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d007      	beq.n	800260a <HAL_GPIO_Init+0x1f6>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a45      	ldr	r2, [pc, #276]	@ (8002714 <HAL_GPIO_Init+0x300>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d101      	bne.n	8002606 <HAL_GPIO_Init+0x1f2>
 8002602:	2304      	movs	r3, #4
 8002604:	e008      	b.n	8002618 <HAL_GPIO_Init+0x204>
 8002606:	2307      	movs	r3, #7
 8002608:	e006      	b.n	8002618 <HAL_GPIO_Init+0x204>
 800260a:	2303      	movs	r3, #3
 800260c:	e004      	b.n	8002618 <HAL_GPIO_Init+0x204>
 800260e:	2302      	movs	r3, #2
 8002610:	e002      	b.n	8002618 <HAL_GPIO_Init+0x204>
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <HAL_GPIO_Init+0x204>
 8002616:	2300      	movs	r3, #0
 8002618:	69fa      	ldr	r2, [r7, #28]
 800261a:	f002 0203 	and.w	r2, r2, #3
 800261e:	0092      	lsls	r2, r2, #2
 8002620:	4093      	lsls	r3, r2
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002628:	4935      	ldr	r1, [pc, #212]	@ (8002700 <HAL_GPIO_Init+0x2ec>)
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	089b      	lsrs	r3, r3, #2
 800262e:	3302      	adds	r3, #2
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002636:	4b38      	ldr	r3, [pc, #224]	@ (8002718 <HAL_GPIO_Init+0x304>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	43db      	mvns	r3, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4013      	ands	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d003      	beq.n	800265a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800265a:	4a2f      	ldr	r2, [pc, #188]	@ (8002718 <HAL_GPIO_Init+0x304>)
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002660:	4b2d      	ldr	r3, [pc, #180]	@ (8002718 <HAL_GPIO_Init+0x304>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002684:	4a24      	ldr	r2, [pc, #144]	@ (8002718 <HAL_GPIO_Init+0x304>)
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800268a:	4b23      	ldr	r3, [pc, #140]	@ (8002718 <HAL_GPIO_Init+0x304>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	43db      	mvns	r3, r3
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	4013      	ands	r3, r2
 8002698:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002718 <HAL_GPIO_Init+0x304>)
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026b4:	4b18      	ldr	r3, [pc, #96]	@ (8002718 <HAL_GPIO_Init+0x304>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	43db      	mvns	r3, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d003      	beq.n	80026d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026d8:	4a0f      	ldr	r2, [pc, #60]	@ (8002718 <HAL_GPIO_Init+0x304>)
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3301      	adds	r3, #1
 80026e2:	61fb      	str	r3, [r7, #28]
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	2b0f      	cmp	r3, #15
 80026e8:	f67f aea2 	bls.w	8002430 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026ec:	bf00      	nop
 80026ee:	bf00      	nop
 80026f0:	3724      	adds	r7, #36	@ 0x24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	40023800 	.word	0x40023800
 8002700:	40013800 	.word	0x40013800
 8002704:	40020000 	.word	0x40020000
 8002708:	40020400 	.word	0x40020400
 800270c:	40020800 	.word	0x40020800
 8002710:	40020c00 	.word	0x40020c00
 8002714:	40021000 	.word	0x40021000
 8002718:	40013c00 	.word	0x40013c00

0800271c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	691a      	ldr	r2, [r3, #16]
 800272c:	887b      	ldrh	r3, [r7, #2]
 800272e:	4013      	ands	r3, r2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d002      	beq.n	800273a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002734:	2301      	movs	r3, #1
 8002736:	73fb      	strb	r3, [r7, #15]
 8002738:	e001      	b.n	800273e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800273a:	2300      	movs	r3, #0
 800273c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800273e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002740:	4618      	mov	r0, r3
 8002742:	3714      	adds	r7, #20
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	460b      	mov	r3, r1
 8002756:	807b      	strh	r3, [r7, #2]
 8002758:	4613      	mov	r3, r2
 800275a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800275c:	787b      	ldrb	r3, [r7, #1]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d003      	beq.n	800276a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002762:	887a      	ldrh	r2, [r7, #2]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002768:	e003      	b.n	8002772 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800276a:	887b      	ldrh	r3, [r7, #2]
 800276c:	041a      	lsls	r2, r3, #16
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	619a      	str	r2, [r3, #24]
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
	...

08002780 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e267      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	d075      	beq.n	800288a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800279e:	4b88      	ldr	r3, [pc, #544]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 030c 	and.w	r3, r3, #12
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	d00c      	beq.n	80027c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027aa:	4b85      	ldr	r3, [pc, #532]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027b2:	2b08      	cmp	r3, #8
 80027b4:	d112      	bne.n	80027dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027b6:	4b82      	ldr	r3, [pc, #520]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027c2:	d10b      	bne.n	80027dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c4:	4b7e      	ldr	r3, [pc, #504]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d05b      	beq.n	8002888 <HAL_RCC_OscConfig+0x108>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d157      	bne.n	8002888 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e242      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e4:	d106      	bne.n	80027f4 <HAL_RCC_OscConfig+0x74>
 80027e6:	4b76      	ldr	r3, [pc, #472]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a75      	ldr	r2, [pc, #468]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80027ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	e01d      	b.n	8002830 <HAL_RCC_OscConfig+0xb0>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0x98>
 80027fe:	4b70      	ldr	r3, [pc, #448]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a6f      	ldr	r2, [pc, #444]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002804:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4b6d      	ldr	r3, [pc, #436]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a6c      	ldr	r2, [pc, #432]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	e00b      	b.n	8002830 <HAL_RCC_OscConfig+0xb0>
 8002818:	4b69      	ldr	r3, [pc, #420]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a68      	ldr	r2, [pc, #416]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 800281e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002822:	6013      	str	r3, [r2, #0]
 8002824:	4b66      	ldr	r3, [pc, #408]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a65      	ldr	r2, [pc, #404]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 800282a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800282e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d013      	beq.n	8002860 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002838:	f7ff f8f4 	bl	8001a24 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002840:	f7ff f8f0 	bl	8001a24 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b64      	cmp	r3, #100	@ 0x64
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e207      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002852:	4b5b      	ldr	r3, [pc, #364]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0xc0>
 800285e:	e014      	b.n	800288a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002860:	f7ff f8e0 	bl	8001a24 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002868:	f7ff f8dc 	bl	8001a24 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b64      	cmp	r3, #100	@ 0x64
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e1f3      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800287a:	4b51      	ldr	r3, [pc, #324]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0xe8>
 8002886:	e000      	b.n	800288a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d063      	beq.n	800295e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002896:	4b4a      	ldr	r3, [pc, #296]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 030c 	and.w	r3, r3, #12
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00b      	beq.n	80028ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028a2:	4b47      	ldr	r3, [pc, #284]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028aa:	2b08      	cmp	r3, #8
 80028ac:	d11c      	bne.n	80028e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ae:	4b44      	ldr	r3, [pc, #272]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d116      	bne.n	80028e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ba:	4b41      	ldr	r3, [pc, #260]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d005      	beq.n	80028d2 <HAL_RCC_OscConfig+0x152>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d001      	beq.n	80028d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e1c7      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d2:	4b3b      	ldr	r3, [pc, #236]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	4937      	ldr	r1, [pc, #220]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028e6:	e03a      	b.n	800295e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d020      	beq.n	8002932 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028f0:	4b34      	ldr	r3, [pc, #208]	@ (80029c4 <HAL_RCC_OscConfig+0x244>)
 80028f2:	2201      	movs	r2, #1
 80028f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f6:	f7ff f895 	bl	8001a24 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028fc:	e008      	b.n	8002910 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028fe:	f7ff f891 	bl	8001a24 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d901      	bls.n	8002910 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e1a8      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002910:	4b2b      	ldr	r3, [pc, #172]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d0f0      	beq.n	80028fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800291c:	4b28      	ldr	r3, [pc, #160]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	00db      	lsls	r3, r3, #3
 800292a:	4925      	ldr	r1, [pc, #148]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 800292c:	4313      	orrs	r3, r2
 800292e:	600b      	str	r3, [r1, #0]
 8002930:	e015      	b.n	800295e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002932:	4b24      	ldr	r3, [pc, #144]	@ (80029c4 <HAL_RCC_OscConfig+0x244>)
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002938:	f7ff f874 	bl	8001a24 <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002940:	f7ff f870 	bl	8001a24 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e187      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002952:	4b1b      	ldr	r3, [pc, #108]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f0      	bne.n	8002940 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0308 	and.w	r3, r3, #8
 8002966:	2b00      	cmp	r3, #0
 8002968:	d036      	beq.n	80029d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d016      	beq.n	80029a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002972:	4b15      	ldr	r3, [pc, #84]	@ (80029c8 <HAL_RCC_OscConfig+0x248>)
 8002974:	2201      	movs	r2, #1
 8002976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002978:	f7ff f854 	bl	8001a24 <HAL_GetTick>
 800297c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800297e:	e008      	b.n	8002992 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002980:	f7ff f850 	bl	8001a24 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e167      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002992:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <HAL_RCC_OscConfig+0x240>)
 8002994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d0f0      	beq.n	8002980 <HAL_RCC_OscConfig+0x200>
 800299e:	e01b      	b.n	80029d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029a0:	4b09      	ldr	r3, [pc, #36]	@ (80029c8 <HAL_RCC_OscConfig+0x248>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a6:	f7ff f83d 	bl	8001a24 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ac:	e00e      	b.n	80029cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ae:	f7ff f839 	bl	8001a24 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d907      	bls.n	80029cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e150      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
 80029c0:	40023800 	.word	0x40023800
 80029c4:	42470000 	.word	0x42470000
 80029c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029cc:	4b88      	ldr	r3, [pc, #544]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 80029ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1ea      	bne.n	80029ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f000 8097 	beq.w	8002b14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029e6:	2300      	movs	r3, #0
 80029e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ea:	4b81      	ldr	r3, [pc, #516]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 80029ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d10f      	bne.n	8002a16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	60bb      	str	r3, [r7, #8]
 80029fa:	4b7d      	ldr	r3, [pc, #500]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fe:	4a7c      	ldr	r2, [pc, #496]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a06:	4b7a      	ldr	r3, [pc, #488]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a0e:	60bb      	str	r3, [r7, #8]
 8002a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a12:	2301      	movs	r3, #1
 8002a14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a16:	4b77      	ldr	r3, [pc, #476]	@ (8002bf4 <HAL_RCC_OscConfig+0x474>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d118      	bne.n	8002a54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a22:	4b74      	ldr	r3, [pc, #464]	@ (8002bf4 <HAL_RCC_OscConfig+0x474>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a73      	ldr	r2, [pc, #460]	@ (8002bf4 <HAL_RCC_OscConfig+0x474>)
 8002a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a2e:	f7fe fff9 	bl	8001a24 <HAL_GetTick>
 8002a32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a34:	e008      	b.n	8002a48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a36:	f7fe fff5 	bl	8001a24 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e10c      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a48:	4b6a      	ldr	r3, [pc, #424]	@ (8002bf4 <HAL_RCC_OscConfig+0x474>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d0f0      	beq.n	8002a36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d106      	bne.n	8002a6a <HAL_RCC_OscConfig+0x2ea>
 8002a5c:	4b64      	ldr	r3, [pc, #400]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a60:	4a63      	ldr	r2, [pc, #396]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a62:	f043 0301 	orr.w	r3, r3, #1
 8002a66:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a68:	e01c      	b.n	8002aa4 <HAL_RCC_OscConfig+0x324>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	2b05      	cmp	r3, #5
 8002a70:	d10c      	bne.n	8002a8c <HAL_RCC_OscConfig+0x30c>
 8002a72:	4b5f      	ldr	r3, [pc, #380]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a76:	4a5e      	ldr	r2, [pc, #376]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a78:	f043 0304 	orr.w	r3, r3, #4
 8002a7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a7e:	4b5c      	ldr	r3, [pc, #368]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a82:	4a5b      	ldr	r2, [pc, #364]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a84:	f043 0301 	orr.w	r3, r3, #1
 8002a88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a8a:	e00b      	b.n	8002aa4 <HAL_RCC_OscConfig+0x324>
 8002a8c:	4b58      	ldr	r3, [pc, #352]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a90:	4a57      	ldr	r2, [pc, #348]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a98:	4b55      	ldr	r3, [pc, #340]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9c:	4a54      	ldr	r2, [pc, #336]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002a9e:	f023 0304 	bic.w	r3, r3, #4
 8002aa2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d015      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aac:	f7fe ffba 	bl	8001a24 <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ab2:	e00a      	b.n	8002aca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ab4:	f7fe ffb6 	bl	8001a24 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e0cb      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aca:	4b49      	ldr	r3, [pc, #292]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d0ee      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x334>
 8002ad6:	e014      	b.n	8002b02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ad8:	f7fe ffa4 	bl	8001a24 <HAL_GetTick>
 8002adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ade:	e00a      	b.n	8002af6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae0:	f7fe ffa0 	bl	8001a24 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e0b5      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002af6:	4b3e      	ldr	r3, [pc, #248]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1ee      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b02:	7dfb      	ldrb	r3, [r7, #23]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d105      	bne.n	8002b14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b08:	4b39      	ldr	r3, [pc, #228]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	4a38      	ldr	r2, [pc, #224]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002b0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 80a1 	beq.w	8002c60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b1e:	4b34      	ldr	r3, [pc, #208]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 030c 	and.w	r3, r3, #12
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d05c      	beq.n	8002be4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d141      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b32:	4b31      	ldr	r3, [pc, #196]	@ (8002bf8 <HAL_RCC_OscConfig+0x478>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b38:	f7fe ff74 	bl	8001a24 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b40:	f7fe ff70 	bl	8001a24 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e087      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b52:	4b27      	ldr	r3, [pc, #156]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f0      	bne.n	8002b40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69da      	ldr	r2, [r3, #28]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	431a      	orrs	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6c:	019b      	lsls	r3, r3, #6
 8002b6e:	431a      	orrs	r2, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b74:	085b      	lsrs	r3, r3, #1
 8002b76:	3b01      	subs	r3, #1
 8002b78:	041b      	lsls	r3, r3, #16
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b80:	061b      	lsls	r3, r3, #24
 8002b82:	491b      	ldr	r1, [pc, #108]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b88:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf8 <HAL_RCC_OscConfig+0x478>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8e:	f7fe ff49 	bl	8001a24 <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b96:	f7fe ff45 	bl	8001a24 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e05c      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ba8:	4b11      	ldr	r3, [pc, #68]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0f0      	beq.n	8002b96 <HAL_RCC_OscConfig+0x416>
 8002bb4:	e054      	b.n	8002c60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb6:	4b10      	ldr	r3, [pc, #64]	@ (8002bf8 <HAL_RCC_OscConfig+0x478>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bbc:	f7fe ff32 	bl	8001a24 <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc4:	f7fe ff2e 	bl	8001a24 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e045      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bd6:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <HAL_RCC_OscConfig+0x470>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f0      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x444>
 8002be2:	e03d      	b.n	8002c60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d107      	bne.n	8002bfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e038      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	40007000 	.word	0x40007000
 8002bf8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c6c <HAL_RCC_OscConfig+0x4ec>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d028      	beq.n	8002c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d121      	bne.n	8002c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d11a      	bne.n	8002c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d111      	bne.n	8002c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c42:	085b      	lsrs	r3, r3, #1
 8002c44:	3b01      	subs	r3, #1
 8002c46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d107      	bne.n	8002c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e000      	b.n	8002c62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3718      	adds	r7, #24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	40023800 	.word	0x40023800

08002c70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e0cc      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c84:	4b68      	ldr	r3, [pc, #416]	@ (8002e28 <HAL_RCC_ClockConfig+0x1b8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0307 	and.w	r3, r3, #7
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d90c      	bls.n	8002cac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c92:	4b65      	ldr	r3, [pc, #404]	@ (8002e28 <HAL_RCC_ClockConfig+0x1b8>)
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	b2d2      	uxtb	r2, r2
 8002c98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c9a:	4b63      	ldr	r3, [pc, #396]	@ (8002e28 <HAL_RCC_ClockConfig+0x1b8>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d001      	beq.n	8002cac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e0b8      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d020      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d005      	beq.n	8002cd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cc4:	4b59      	ldr	r3, [pc, #356]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	4a58      	ldr	r2, [pc, #352]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002cce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0308 	and.w	r3, r3, #8
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d005      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cdc:	4b53      	ldr	r3, [pc, #332]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	4a52      	ldr	r2, [pc, #328]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002ce2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ce6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ce8:	4b50      	ldr	r3, [pc, #320]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	494d      	ldr	r1, [pc, #308]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d044      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d107      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0e:	4b47      	ldr	r3, [pc, #284]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d119      	bne.n	8002d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e07f      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d003      	beq.n	8002d2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d2a:	2b03      	cmp	r3, #3
 8002d2c:	d107      	bne.n	8002d3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d2e:	4b3f      	ldr	r3, [pc, #252]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d109      	bne.n	8002d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e06f      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e067      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d4e:	4b37      	ldr	r3, [pc, #220]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f023 0203 	bic.w	r2, r3, #3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	4934      	ldr	r1, [pc, #208]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d60:	f7fe fe60 	bl	8001a24 <HAL_GetTick>
 8002d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d66:	e00a      	b.n	8002d7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d68:	f7fe fe5c 	bl	8001a24 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e04f      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f003 020c 	and.w	r2, r3, #12
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d1eb      	bne.n	8002d68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d90:	4b25      	ldr	r3, [pc, #148]	@ (8002e28 <HAL_RCC_ClockConfig+0x1b8>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	683a      	ldr	r2, [r7, #0]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d20c      	bcs.n	8002db8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d9e:	4b22      	ldr	r3, [pc, #136]	@ (8002e28 <HAL_RCC_ClockConfig+0x1b8>)
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da6:	4b20      	ldr	r3, [pc, #128]	@ (8002e28 <HAL_RCC_ClockConfig+0x1b8>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	683a      	ldr	r2, [r7, #0]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d001      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e032      	b.n	8002e1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d008      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dc4:	4b19      	ldr	r3, [pc, #100]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	4916      	ldr	r1, [pc, #88]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002de2:	4b12      	ldr	r3, [pc, #72]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	490e      	ldr	r1, [pc, #56]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002df6:	f000 f821 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002e2c <HAL_RCC_ClockConfig+0x1bc>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	091b      	lsrs	r3, r3, #4
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	490a      	ldr	r1, [pc, #40]	@ (8002e30 <HAL_RCC_ClockConfig+0x1c0>)
 8002e08:	5ccb      	ldrb	r3, [r1, r3]
 8002e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e0e:	4a09      	ldr	r2, [pc, #36]	@ (8002e34 <HAL_RCC_ClockConfig+0x1c4>)
 8002e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e12:	4b09      	ldr	r3, [pc, #36]	@ (8002e38 <HAL_RCC_ClockConfig+0x1c8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe fdc0 	bl	800199c <HAL_InitTick>

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40023c00 	.word	0x40023c00
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	08005680 	.word	0x08005680
 8002e34:	20000004 	.word	0x20000004
 8002e38:	20000008 	.word	0x20000008

08002e3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e40:	b094      	sub	sp, #80	@ 0x50
 8002e42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e44:	2300      	movs	r3, #0
 8002e46:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e50:	2300      	movs	r3, #0
 8002e52:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e54:	4b79      	ldr	r3, [pc, #484]	@ (800303c <HAL_RCC_GetSysClockFreq+0x200>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 030c 	and.w	r3, r3, #12
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d00d      	beq.n	8002e7c <HAL_RCC_GetSysClockFreq+0x40>
 8002e60:	2b08      	cmp	r3, #8
 8002e62:	f200 80e1 	bhi.w	8003028 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <HAL_RCC_GetSysClockFreq+0x34>
 8002e6a:	2b04      	cmp	r3, #4
 8002e6c:	d003      	beq.n	8002e76 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e6e:	e0db      	b.n	8003028 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e70:	4b73      	ldr	r3, [pc, #460]	@ (8003040 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e74:	e0db      	b.n	800302e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e76:	4b73      	ldr	r3, [pc, #460]	@ (8003044 <HAL_RCC_GetSysClockFreq+0x208>)
 8002e78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e7a:	e0d8      	b.n	800302e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e7c:	4b6f      	ldr	r3, [pc, #444]	@ (800303c <HAL_RCC_GetSysClockFreq+0x200>)
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e84:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e86:	4b6d      	ldr	r3, [pc, #436]	@ (800303c <HAL_RCC_GetSysClockFreq+0x200>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d063      	beq.n	8002f5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e92:	4b6a      	ldr	r3, [pc, #424]	@ (800303c <HAL_RCC_GetSysClockFreq+0x200>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	099b      	lsrs	r3, r3, #6
 8002e98:	2200      	movs	r2, #0
 8002e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ea4:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002eaa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002eae:	4622      	mov	r2, r4
 8002eb0:	462b      	mov	r3, r5
 8002eb2:	f04f 0000 	mov.w	r0, #0
 8002eb6:	f04f 0100 	mov.w	r1, #0
 8002eba:	0159      	lsls	r1, r3, #5
 8002ebc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ec0:	0150      	lsls	r0, r2, #5
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	4621      	mov	r1, r4
 8002ec8:	1a51      	subs	r1, r2, r1
 8002eca:	6139      	str	r1, [r7, #16]
 8002ecc:	4629      	mov	r1, r5
 8002ece:	eb63 0301 	sbc.w	r3, r3, r1
 8002ed2:	617b      	str	r3, [r7, #20]
 8002ed4:	f04f 0200 	mov.w	r2, #0
 8002ed8:	f04f 0300 	mov.w	r3, #0
 8002edc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ee0:	4659      	mov	r1, fp
 8002ee2:	018b      	lsls	r3, r1, #6
 8002ee4:	4651      	mov	r1, sl
 8002ee6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002eea:	4651      	mov	r1, sl
 8002eec:	018a      	lsls	r2, r1, #6
 8002eee:	4651      	mov	r1, sl
 8002ef0:	ebb2 0801 	subs.w	r8, r2, r1
 8002ef4:	4659      	mov	r1, fp
 8002ef6:	eb63 0901 	sbc.w	r9, r3, r1
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	f04f 0300 	mov.w	r3, #0
 8002f02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f0e:	4690      	mov	r8, r2
 8002f10:	4699      	mov	r9, r3
 8002f12:	4623      	mov	r3, r4
 8002f14:	eb18 0303 	adds.w	r3, r8, r3
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	462b      	mov	r3, r5
 8002f1c:	eb49 0303 	adc.w	r3, r9, r3
 8002f20:	60fb      	str	r3, [r7, #12]
 8002f22:	f04f 0200 	mov.w	r2, #0
 8002f26:	f04f 0300 	mov.w	r3, #0
 8002f2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f2e:	4629      	mov	r1, r5
 8002f30:	024b      	lsls	r3, r1, #9
 8002f32:	4621      	mov	r1, r4
 8002f34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f38:	4621      	mov	r1, r4
 8002f3a:	024a      	lsls	r2, r1, #9
 8002f3c:	4610      	mov	r0, r2
 8002f3e:	4619      	mov	r1, r3
 8002f40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f42:	2200      	movs	r2, #0
 8002f44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f4c:	f7fd f998 	bl	8000280 <__aeabi_uldivmod>
 8002f50:	4602      	mov	r2, r0
 8002f52:	460b      	mov	r3, r1
 8002f54:	4613      	mov	r3, r2
 8002f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f58:	e058      	b.n	800300c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f5a:	4b38      	ldr	r3, [pc, #224]	@ (800303c <HAL_RCC_GetSysClockFreq+0x200>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	099b      	lsrs	r3, r3, #6
 8002f60:	2200      	movs	r2, #0
 8002f62:	4618      	mov	r0, r3
 8002f64:	4611      	mov	r1, r2
 8002f66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f6a:	623b      	str	r3, [r7, #32]
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f74:	4642      	mov	r2, r8
 8002f76:	464b      	mov	r3, r9
 8002f78:	f04f 0000 	mov.w	r0, #0
 8002f7c:	f04f 0100 	mov.w	r1, #0
 8002f80:	0159      	lsls	r1, r3, #5
 8002f82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f86:	0150      	lsls	r0, r2, #5
 8002f88:	4602      	mov	r2, r0
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	4641      	mov	r1, r8
 8002f8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f92:	4649      	mov	r1, r9
 8002f94:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002fa4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002fa8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002fac:	ebb2 040a 	subs.w	r4, r2, sl
 8002fb0:	eb63 050b 	sbc.w	r5, r3, fp
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	f04f 0300 	mov.w	r3, #0
 8002fbc:	00eb      	lsls	r3, r5, #3
 8002fbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fc2:	00e2      	lsls	r2, r4, #3
 8002fc4:	4614      	mov	r4, r2
 8002fc6:	461d      	mov	r5, r3
 8002fc8:	4643      	mov	r3, r8
 8002fca:	18e3      	adds	r3, r4, r3
 8002fcc:	603b      	str	r3, [r7, #0]
 8002fce:	464b      	mov	r3, r9
 8002fd0:	eb45 0303 	adc.w	r3, r5, r3
 8002fd4:	607b      	str	r3, [r7, #4]
 8002fd6:	f04f 0200 	mov.w	r2, #0
 8002fda:	f04f 0300 	mov.w	r3, #0
 8002fde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002fe2:	4629      	mov	r1, r5
 8002fe4:	028b      	lsls	r3, r1, #10
 8002fe6:	4621      	mov	r1, r4
 8002fe8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fec:	4621      	mov	r1, r4
 8002fee:	028a      	lsls	r2, r1, #10
 8002ff0:	4610      	mov	r0, r2
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	61bb      	str	r3, [r7, #24]
 8002ffa:	61fa      	str	r2, [r7, #28]
 8002ffc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003000:	f7fd f93e 	bl	8000280 <__aeabi_uldivmod>
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	4613      	mov	r3, r2
 800300a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800300c:	4b0b      	ldr	r3, [pc, #44]	@ (800303c <HAL_RCC_GetSysClockFreq+0x200>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	0c1b      	lsrs	r3, r3, #16
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	3301      	adds	r3, #1
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800301c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800301e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003020:	fbb2 f3f3 	udiv	r3, r2, r3
 8003024:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003026:	e002      	b.n	800302e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003028:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <HAL_RCC_GetSysClockFreq+0x204>)
 800302a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800302c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800302e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003030:	4618      	mov	r0, r3
 8003032:	3750      	adds	r7, #80	@ 0x50
 8003034:	46bd      	mov	sp, r7
 8003036:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800303a:	bf00      	nop
 800303c:	40023800 	.word	0x40023800
 8003040:	00f42400 	.word	0x00f42400
 8003044:	007a1200 	.word	0x007a1200

08003048 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800304c:	4b03      	ldr	r3, [pc, #12]	@ (800305c <HAL_RCC_GetHCLKFreq+0x14>)
 800304e:	681b      	ldr	r3, [r3, #0]
}
 8003050:	4618      	mov	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	20000004 	.word	0x20000004

08003060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003064:	f7ff fff0 	bl	8003048 <HAL_RCC_GetHCLKFreq>
 8003068:	4602      	mov	r2, r0
 800306a:	4b05      	ldr	r3, [pc, #20]	@ (8003080 <HAL_RCC_GetPCLK1Freq+0x20>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	0a9b      	lsrs	r3, r3, #10
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	4903      	ldr	r1, [pc, #12]	@ (8003084 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003076:	5ccb      	ldrb	r3, [r1, r3]
 8003078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800307c:	4618      	mov	r0, r3
 800307e:	bd80      	pop	{r7, pc}
 8003080:	40023800 	.word	0x40023800
 8003084:	08005690 	.word	0x08005690

08003088 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800308c:	f7ff ffdc 	bl	8003048 <HAL_RCC_GetHCLKFreq>
 8003090:	4602      	mov	r2, r0
 8003092:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	0b5b      	lsrs	r3, r3, #13
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	4903      	ldr	r1, [pc, #12]	@ (80030ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800309e:	5ccb      	ldrb	r3, [r1, r3]
 80030a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40023800 	.word	0x40023800
 80030ac:	08005690 	.word	0x08005690

080030b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e041      	b.n	8003146 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d106      	bne.n	80030dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7fe fa94 	bl	8001604 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	3304      	adds	r3, #4
 80030ec:	4619      	mov	r1, r3
 80030ee:	4610      	mov	r0, r2
 80030f0:	f000 f950 	bl	8003394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
	...

08003150 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b01      	cmp	r3, #1
 8003162:	d001      	beq.n	8003168 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e03c      	b.n	80031e2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a1e      	ldr	r2, [pc, #120]	@ (80031f0 <HAL_TIM_Base_Start+0xa0>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d018      	beq.n	80031ac <HAL_TIM_Base_Start+0x5c>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003182:	d013      	beq.n	80031ac <HAL_TIM_Base_Start+0x5c>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a1a      	ldr	r2, [pc, #104]	@ (80031f4 <HAL_TIM_Base_Start+0xa4>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d00e      	beq.n	80031ac <HAL_TIM_Base_Start+0x5c>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a19      	ldr	r2, [pc, #100]	@ (80031f8 <HAL_TIM_Base_Start+0xa8>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d009      	beq.n	80031ac <HAL_TIM_Base_Start+0x5c>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a17      	ldr	r2, [pc, #92]	@ (80031fc <HAL_TIM_Base_Start+0xac>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d004      	beq.n	80031ac <HAL_TIM_Base_Start+0x5c>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a16      	ldr	r2, [pc, #88]	@ (8003200 <HAL_TIM_Base_Start+0xb0>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d111      	bne.n	80031d0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2b06      	cmp	r3, #6
 80031bc:	d010      	beq.n	80031e0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f042 0201 	orr.w	r2, r2, #1
 80031cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ce:	e007      	b.n	80031e0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 0201 	orr.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3714      	adds	r7, #20
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	40010000 	.word	0x40010000
 80031f4:	40000400 	.word	0x40000400
 80031f8:	40000800 	.word	0x40000800
 80031fc:	40000c00 	.word	0x40000c00
 8003200:	40014000 	.word	0x40014000

08003204 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800320e:	2300      	movs	r3, #0
 8003210:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003218:	2b01      	cmp	r3, #1
 800321a:	d101      	bne.n	8003220 <HAL_TIM_ConfigClockSource+0x1c>
 800321c:	2302      	movs	r3, #2
 800321e:	e0b4      	b.n	800338a <HAL_TIM_ConfigClockSource+0x186>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2202      	movs	r2, #2
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800323e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003246:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003258:	d03e      	beq.n	80032d8 <HAL_TIM_ConfigClockSource+0xd4>
 800325a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800325e:	f200 8087 	bhi.w	8003370 <HAL_TIM_ConfigClockSource+0x16c>
 8003262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003266:	f000 8086 	beq.w	8003376 <HAL_TIM_ConfigClockSource+0x172>
 800326a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800326e:	d87f      	bhi.n	8003370 <HAL_TIM_ConfigClockSource+0x16c>
 8003270:	2b70      	cmp	r3, #112	@ 0x70
 8003272:	d01a      	beq.n	80032aa <HAL_TIM_ConfigClockSource+0xa6>
 8003274:	2b70      	cmp	r3, #112	@ 0x70
 8003276:	d87b      	bhi.n	8003370 <HAL_TIM_ConfigClockSource+0x16c>
 8003278:	2b60      	cmp	r3, #96	@ 0x60
 800327a:	d050      	beq.n	800331e <HAL_TIM_ConfigClockSource+0x11a>
 800327c:	2b60      	cmp	r3, #96	@ 0x60
 800327e:	d877      	bhi.n	8003370 <HAL_TIM_ConfigClockSource+0x16c>
 8003280:	2b50      	cmp	r3, #80	@ 0x50
 8003282:	d03c      	beq.n	80032fe <HAL_TIM_ConfigClockSource+0xfa>
 8003284:	2b50      	cmp	r3, #80	@ 0x50
 8003286:	d873      	bhi.n	8003370 <HAL_TIM_ConfigClockSource+0x16c>
 8003288:	2b40      	cmp	r3, #64	@ 0x40
 800328a:	d058      	beq.n	800333e <HAL_TIM_ConfigClockSource+0x13a>
 800328c:	2b40      	cmp	r3, #64	@ 0x40
 800328e:	d86f      	bhi.n	8003370 <HAL_TIM_ConfigClockSource+0x16c>
 8003290:	2b30      	cmp	r3, #48	@ 0x30
 8003292:	d064      	beq.n	800335e <HAL_TIM_ConfigClockSource+0x15a>
 8003294:	2b30      	cmp	r3, #48	@ 0x30
 8003296:	d86b      	bhi.n	8003370 <HAL_TIM_ConfigClockSource+0x16c>
 8003298:	2b20      	cmp	r3, #32
 800329a:	d060      	beq.n	800335e <HAL_TIM_ConfigClockSource+0x15a>
 800329c:	2b20      	cmp	r3, #32
 800329e:	d867      	bhi.n	8003370 <HAL_TIM_ConfigClockSource+0x16c>
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d05c      	beq.n	800335e <HAL_TIM_ConfigClockSource+0x15a>
 80032a4:	2b10      	cmp	r3, #16
 80032a6:	d05a      	beq.n	800335e <HAL_TIM_ConfigClockSource+0x15a>
 80032a8:	e062      	b.n	8003370 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032ba:	f000 f96b 	bl	8003594 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80032cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68ba      	ldr	r2, [r7, #8]
 80032d4:	609a      	str	r2, [r3, #8]
      break;
 80032d6:	e04f      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032e8:	f000 f954 	bl	8003594 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032fa:	609a      	str	r2, [r3, #8]
      break;
 80032fc:	e03c      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800330a:	461a      	mov	r2, r3
 800330c:	f000 f8c8 	bl	80034a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2150      	movs	r1, #80	@ 0x50
 8003316:	4618      	mov	r0, r3
 8003318:	f000 f921 	bl	800355e <TIM_ITRx_SetConfig>
      break;
 800331c:	e02c      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800332a:	461a      	mov	r2, r3
 800332c:	f000 f8e7 	bl	80034fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2160      	movs	r1, #96	@ 0x60
 8003336:	4618      	mov	r0, r3
 8003338:	f000 f911 	bl	800355e <TIM_ITRx_SetConfig>
      break;
 800333c:	e01c      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800334a:	461a      	mov	r2, r3
 800334c:	f000 f8a8 	bl	80034a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2140      	movs	r1, #64	@ 0x40
 8003356:	4618      	mov	r0, r3
 8003358:	f000 f901 	bl	800355e <TIM_ITRx_SetConfig>
      break;
 800335c:	e00c      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4619      	mov	r1, r3
 8003368:	4610      	mov	r0, r2
 800336a:	f000 f8f8 	bl	800355e <TIM_ITRx_SetConfig>
      break;
 800336e:	e003      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	73fb      	strb	r3, [r7, #15]
      break;
 8003374:	e000      	b.n	8003378 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003376:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003388:	7bfb      	ldrb	r3, [r7, #15]
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
	...

08003394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a37      	ldr	r2, [pc, #220]	@ (8003484 <TIM_Base_SetConfig+0xf0>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d00f      	beq.n	80033cc <TIM_Base_SetConfig+0x38>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033b2:	d00b      	beq.n	80033cc <TIM_Base_SetConfig+0x38>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a34      	ldr	r2, [pc, #208]	@ (8003488 <TIM_Base_SetConfig+0xf4>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d007      	beq.n	80033cc <TIM_Base_SetConfig+0x38>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a33      	ldr	r2, [pc, #204]	@ (800348c <TIM_Base_SetConfig+0xf8>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d003      	beq.n	80033cc <TIM_Base_SetConfig+0x38>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a32      	ldr	r2, [pc, #200]	@ (8003490 <TIM_Base_SetConfig+0xfc>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d108      	bne.n	80033de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	4313      	orrs	r3, r2
 80033dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a28      	ldr	r2, [pc, #160]	@ (8003484 <TIM_Base_SetConfig+0xf0>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d01b      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033ec:	d017      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a25      	ldr	r2, [pc, #148]	@ (8003488 <TIM_Base_SetConfig+0xf4>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d013      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a24      	ldr	r2, [pc, #144]	@ (800348c <TIM_Base_SetConfig+0xf8>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d00f      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a23      	ldr	r2, [pc, #140]	@ (8003490 <TIM_Base_SetConfig+0xfc>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00b      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a22      	ldr	r2, [pc, #136]	@ (8003494 <TIM_Base_SetConfig+0x100>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d007      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a21      	ldr	r2, [pc, #132]	@ (8003498 <TIM_Base_SetConfig+0x104>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d003      	beq.n	800341e <TIM_Base_SetConfig+0x8a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a20      	ldr	r2, [pc, #128]	@ (800349c <TIM_Base_SetConfig+0x108>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d108      	bne.n	8003430 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003424:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	4313      	orrs	r3, r2
 800342e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	689a      	ldr	r2, [r3, #8]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a0c      	ldr	r2, [pc, #48]	@ (8003484 <TIM_Base_SetConfig+0xf0>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d103      	bne.n	800345e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	691a      	ldr	r2, [r3, #16]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f043 0204 	orr.w	r2, r3, #4
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2201      	movs	r2, #1
 800346e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	601a      	str	r2, [r3, #0]
}
 8003476:	bf00      	nop
 8003478:	3714      	adds	r7, #20
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	40010000 	.word	0x40010000
 8003488:	40000400 	.word	0x40000400
 800348c:	40000800 	.word	0x40000800
 8003490:	40000c00 	.word	0x40000c00
 8003494:	40014000 	.word	0x40014000
 8003498:	40014400 	.word	0x40014400
 800349c:	40014800 	.word	0x40014800

080034a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b087      	sub	sp, #28
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	f023 0201 	bic.w	r2, r3, #1
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	693a      	ldr	r2, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	f023 030a 	bic.w	r3, r3, #10
 80034dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	621a      	str	r2, [r3, #32]
}
 80034f2:	bf00      	nop
 80034f4:	371c      	adds	r7, #28
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034fe:	b480      	push	{r7}
 8003500:	b087      	sub	sp, #28
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
 8003506:	60b9      	str	r1, [r7, #8]
 8003508:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	f023 0210 	bic.w	r2, r3, #16
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003528:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	031b      	lsls	r3, r3, #12
 800352e:	693a      	ldr	r2, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800353a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	4313      	orrs	r3, r2
 8003544:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	621a      	str	r2, [r3, #32]
}
 8003552:	bf00      	nop
 8003554:	371c      	adds	r7, #28
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800355e:	b480      	push	{r7}
 8003560:	b085      	sub	sp, #20
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
 8003566:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003574:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003576:	683a      	ldr	r2, [r7, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4313      	orrs	r3, r2
 800357c:	f043 0307 	orr.w	r3, r3, #7
 8003580:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	609a      	str	r2, [r3, #8]
}
 8003588:	bf00      	nop
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003594:	b480      	push	{r7}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
 80035a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	021a      	lsls	r2, r3, #8
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	431a      	orrs	r2, r3
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	697a      	ldr	r2, [r7, #20]
 80035be:	4313      	orrs	r3, r2
 80035c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	697a      	ldr	r2, [r7, #20]
 80035c6:	609a      	str	r2, [r3, #8]
}
 80035c8:	bf00      	nop
 80035ca:	371c      	adds	r7, #28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d101      	bne.n	80035ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035e8:	2302      	movs	r3, #2
 80035ea:	e050      	b.n	800368e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003612:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68fa      	ldr	r2, [r7, #12]
 800361a:	4313      	orrs	r3, r2
 800361c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a1c      	ldr	r2, [pc, #112]	@ (800369c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d018      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003638:	d013      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a18      	ldr	r2, [pc, #96]	@ (80036a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d00e      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a16      	ldr	r2, [pc, #88]	@ (80036a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d009      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a15      	ldr	r2, [pc, #84]	@ (80036a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d004      	beq.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a13      	ldr	r2, [pc, #76]	@ (80036ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d10c      	bne.n	800367c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003668:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	4313      	orrs	r3, r2
 8003672:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	40010000 	.word	0x40010000
 80036a0:	40000400 	.word	0x40000400
 80036a4:	40000800 	.word	0x40000800
 80036a8:	40000c00 	.word	0x40000c00
 80036ac:	40014000 	.word	0x40014000

080036b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e042      	b.n	8003748 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d106      	bne.n	80036dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f7fd ffb4 	bl	8001644 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2224      	movs	r2, #36	@ 0x24
 80036e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 fa09 	bl	8003b0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	691a      	ldr	r2, [r3, #16]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003708:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695a      	ldr	r2, [r3, #20]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003718:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68da      	ldr	r2, [r3, #12]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003728:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2220      	movs	r2, #32
 8003734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2220      	movs	r2, #32
 800373c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b08a      	sub	sp, #40	@ 0x28
 8003754:	af02      	add	r7, sp, #8
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	603b      	str	r3, [r7, #0]
 800375c:	4613      	mov	r3, r2
 800375e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b20      	cmp	r3, #32
 800376e:	d175      	bne.n	800385c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d002      	beq.n	800377c <HAL_UART_Transmit+0x2c>
 8003776:	88fb      	ldrh	r3, [r7, #6]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e06e      	b.n	800385e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2221      	movs	r2, #33	@ 0x21
 800378a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800378e:	f7fe f949 	bl	8001a24 <HAL_GetTick>
 8003792:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	88fa      	ldrh	r2, [r7, #6]
 8003798:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	88fa      	ldrh	r2, [r7, #6]
 800379e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037a8:	d108      	bne.n	80037bc <HAL_UART_Transmit+0x6c>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d104      	bne.n	80037bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80037b2:	2300      	movs	r3, #0
 80037b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	61bb      	str	r3, [r7, #24]
 80037ba:	e003      	b.n	80037c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80037c0:	2300      	movs	r3, #0
 80037c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80037c4:	e02e      	b.n	8003824 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	2200      	movs	r2, #0
 80037ce:	2180      	movs	r1, #128	@ 0x80
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 f8df 	bl	8003994 <UART_WaitOnFlagUntilTimeout>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2220      	movs	r2, #32
 80037e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e03a      	b.n	800385e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10b      	bne.n	8003806 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	881b      	ldrh	r3, [r3, #0]
 80037f2:	461a      	mov	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	3302      	adds	r3, #2
 8003802:	61bb      	str	r3, [r7, #24]
 8003804:	e007      	b.n	8003816 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	781a      	ldrb	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	3301      	adds	r3, #1
 8003814:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b01      	subs	r3, #1
 800381e:	b29a      	uxth	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1cb      	bne.n	80037c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2200      	movs	r2, #0
 8003836:	2140      	movs	r1, #64	@ 0x40
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 f8ab 	bl	8003994 <UART_WaitOnFlagUntilTimeout>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e006      	b.n	800385e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2220      	movs	r2, #32
 8003854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	e000      	b.n	800385e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800385c:	2302      	movs	r3, #2
  }
}
 800385e:	4618      	mov	r0, r3
 8003860:	3720      	adds	r7, #32
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b08a      	sub	sp, #40	@ 0x28
 800386a:	af02      	add	r7, sp, #8
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	603b      	str	r3, [r7, #0]
 8003872:	4613      	mov	r3, r2
 8003874:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003876:	2300      	movs	r3, #0
 8003878:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b20      	cmp	r3, #32
 8003884:	f040 8081 	bne.w	800398a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_UART_Receive+0x2e>
 800388e:	88fb      	ldrh	r3, [r7, #6]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e079      	b.n	800398c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2222      	movs	r2, #34	@ 0x22
 80038a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038ac:	f7fe f8ba 	bl	8001a24 <HAL_GetTick>
 80038b0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	88fa      	ldrh	r2, [r7, #6]
 80038b6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	88fa      	ldrh	r2, [r7, #6]
 80038bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038c6:	d108      	bne.n	80038da <HAL_UART_Receive+0x74>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d104      	bne.n	80038da <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80038d0:	2300      	movs	r3, #0
 80038d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	61bb      	str	r3, [r7, #24]
 80038d8:	e003      	b.n	80038e2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038de:	2300      	movs	r3, #0
 80038e0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80038e2:	e047      	b.n	8003974 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	2200      	movs	r2, #0
 80038ec:	2120      	movs	r1, #32
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 f850 	bl	8003994 <UART_WaitOnFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d005      	beq.n	8003906 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e042      	b.n	800398c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10c      	bne.n	8003926 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	b29b      	uxth	r3, r3
 8003914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003918:	b29a      	uxth	r2, r3
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	3302      	adds	r3, #2
 8003922:	61bb      	str	r3, [r7, #24]
 8003924:	e01f      	b.n	8003966 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800392e:	d007      	beq.n	8003940 <HAL_UART_Receive+0xda>
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10a      	bne.n	800394e <HAL_UART_Receive+0xe8>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d106      	bne.n	800394e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	b2da      	uxtb	r2, r3
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	701a      	strb	r2, [r3, #0]
 800394c:	e008      	b.n	8003960 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800395a:	b2da      	uxtb	r2, r3
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	3301      	adds	r3, #1
 8003964:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800396a:	b29b      	uxth	r3, r3
 800396c:	3b01      	subs	r3, #1
 800396e:	b29a      	uxth	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003978:	b29b      	uxth	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1b2      	bne.n	80038e4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003986:	2300      	movs	r3, #0
 8003988:	e000      	b.n	800398c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800398a:	2302      	movs	r3, #2
  }
}
 800398c:	4618      	mov	r0, r3
 800398e:	3720      	adds	r7, #32
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	603b      	str	r3, [r7, #0]
 80039a0:	4613      	mov	r3, r2
 80039a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a4:	e03b      	b.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039a6:	6a3b      	ldr	r3, [r7, #32]
 80039a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ac:	d037      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ae:	f7fe f839 	bl	8001a24 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	6a3a      	ldr	r2, [r7, #32]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d302      	bcc.n	80039c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d101      	bne.n	80039c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e03a      	b.n	8003a3e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f003 0304 	and.w	r3, r3, #4
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d023      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x8a>
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2b80      	cmp	r3, #128	@ 0x80
 80039da:	d020      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x8a>
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	2b40      	cmp	r3, #64	@ 0x40
 80039e0:	d01d      	beq.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0308 	and.w	r3, r3, #8
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	d116      	bne.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80039f0:	2300      	movs	r3, #0
 80039f2:	617b      	str	r3, [r7, #20]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	617b      	str	r3, [r7, #20]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a06:	68f8      	ldr	r0, [r7, #12]
 8003a08:	f000 f81d 	bl	8003a46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2208      	movs	r2, #8
 8003a10:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e00f      	b.n	8003a3e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	4013      	ands	r3, r2
 8003a28:	68ba      	ldr	r2, [r7, #8]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	bf0c      	ite	eq
 8003a2e:	2301      	moveq	r3, #1
 8003a30:	2300      	movne	r3, #0
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	461a      	mov	r2, r3
 8003a36:	79fb      	ldrb	r3, [r7, #7]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d0b4      	beq.n	80039a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3718      	adds	r7, #24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b095      	sub	sp, #84	@ 0x54
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	330c      	adds	r3, #12
 8003a54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a58:	e853 3f00 	ldrex	r3, [r3]
 8003a5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	330c      	adds	r3, #12
 8003a6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a6e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a76:	e841 2300 	strex	r3, r2, [r1]
 8003a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1e5      	bne.n	8003a4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	3314      	adds	r3, #20
 8003a88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	e853 3f00 	ldrex	r3, [r3]
 8003a90:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f023 0301 	bic.w	r3, r3, #1
 8003a98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	3314      	adds	r3, #20
 8003aa0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003aa2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003aa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aaa:	e841 2300 	strex	r3, r2, [r1]
 8003aae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1e5      	bne.n	8003a82 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d119      	bne.n	8003af2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	330c      	adds	r3, #12
 8003ac4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	e853 3f00 	ldrex	r3, [r3]
 8003acc:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	f023 0310 	bic.w	r3, r3, #16
 8003ad4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	330c      	adds	r3, #12
 8003adc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ade:	61ba      	str	r2, [r7, #24]
 8003ae0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae2:	6979      	ldr	r1, [r7, #20]
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	e841 2300 	strex	r3, r2, [r1]
 8003aea:	613b      	str	r3, [r7, #16]
   return(result);
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1e5      	bne.n	8003abe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2220      	movs	r2, #32
 8003af6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003b00:	bf00      	nop
 8003b02:	3754      	adds	r7, #84	@ 0x54
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b10:	b0c0      	sub	sp, #256	@ 0x100
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b28:	68d9      	ldr	r1, [r3, #12]
 8003b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	ea40 0301 	orr.w	r3, r0, r1
 8003b34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	431a      	orrs	r2, r3
 8003b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003b64:	f021 010c 	bic.w	r1, r1, #12
 8003b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003b72:	430b      	orrs	r3, r1
 8003b74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003b82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b86:	6999      	ldr	r1, [r3, #24]
 8003b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	ea40 0301 	orr.w	r3, r0, r1
 8003b92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	4b8f      	ldr	r3, [pc, #572]	@ (8003dd8 <UART_SetConfig+0x2cc>)
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d005      	beq.n	8003bac <UART_SetConfig+0xa0>
 8003ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	4b8d      	ldr	r3, [pc, #564]	@ (8003ddc <UART_SetConfig+0x2d0>)
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d104      	bne.n	8003bb6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003bac:	f7ff fa6c 	bl	8003088 <HAL_RCC_GetPCLK2Freq>
 8003bb0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003bb4:	e003      	b.n	8003bbe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bb6:	f7ff fa53 	bl	8003060 <HAL_RCC_GetPCLK1Freq>
 8003bba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc2:	69db      	ldr	r3, [r3, #28]
 8003bc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bc8:	f040 810c 	bne.w	8003de4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003bcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003bd6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003bda:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003bde:	4622      	mov	r2, r4
 8003be0:	462b      	mov	r3, r5
 8003be2:	1891      	adds	r1, r2, r2
 8003be4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003be6:	415b      	adcs	r3, r3
 8003be8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003bea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003bee:	4621      	mov	r1, r4
 8003bf0:	eb12 0801 	adds.w	r8, r2, r1
 8003bf4:	4629      	mov	r1, r5
 8003bf6:	eb43 0901 	adc.w	r9, r3, r1
 8003bfa:	f04f 0200 	mov.w	r2, #0
 8003bfe:	f04f 0300 	mov.w	r3, #0
 8003c02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c0e:	4690      	mov	r8, r2
 8003c10:	4699      	mov	r9, r3
 8003c12:	4623      	mov	r3, r4
 8003c14:	eb18 0303 	adds.w	r3, r8, r3
 8003c18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003c1c:	462b      	mov	r3, r5
 8003c1e:	eb49 0303 	adc.w	r3, r9, r3
 8003c22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c32:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003c36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	18db      	adds	r3, r3, r3
 8003c3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c40:	4613      	mov	r3, r2
 8003c42:	eb42 0303 	adc.w	r3, r2, r3
 8003c46:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003c4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003c50:	f7fc fb16 	bl	8000280 <__aeabi_uldivmod>
 8003c54:	4602      	mov	r2, r0
 8003c56:	460b      	mov	r3, r1
 8003c58:	4b61      	ldr	r3, [pc, #388]	@ (8003de0 <UART_SetConfig+0x2d4>)
 8003c5a:	fba3 2302 	umull	r2, r3, r3, r2
 8003c5e:	095b      	lsrs	r3, r3, #5
 8003c60:	011c      	lsls	r4, r3, #4
 8003c62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c66:	2200      	movs	r2, #0
 8003c68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c6c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003c70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003c74:	4642      	mov	r2, r8
 8003c76:	464b      	mov	r3, r9
 8003c78:	1891      	adds	r1, r2, r2
 8003c7a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003c7c:	415b      	adcs	r3, r3
 8003c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c84:	4641      	mov	r1, r8
 8003c86:	eb12 0a01 	adds.w	sl, r2, r1
 8003c8a:	4649      	mov	r1, r9
 8003c8c:	eb43 0b01 	adc.w	fp, r3, r1
 8003c90:	f04f 0200 	mov.w	r2, #0
 8003c94:	f04f 0300 	mov.w	r3, #0
 8003c98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ca0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ca4:	4692      	mov	sl, r2
 8003ca6:	469b      	mov	fp, r3
 8003ca8:	4643      	mov	r3, r8
 8003caa:	eb1a 0303 	adds.w	r3, sl, r3
 8003cae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003cb2:	464b      	mov	r3, r9
 8003cb4:	eb4b 0303 	adc.w	r3, fp, r3
 8003cb8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003cc8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ccc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	18db      	adds	r3, r3, r3
 8003cd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	eb42 0303 	adc.w	r3, r2, r3
 8003cdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003ce2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003ce6:	f7fc facb 	bl	8000280 <__aeabi_uldivmod>
 8003cea:	4602      	mov	r2, r0
 8003cec:	460b      	mov	r3, r1
 8003cee:	4611      	mov	r1, r2
 8003cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8003de0 <UART_SetConfig+0x2d4>)
 8003cf2:	fba3 2301 	umull	r2, r3, r3, r1
 8003cf6:	095b      	lsrs	r3, r3, #5
 8003cf8:	2264      	movs	r2, #100	@ 0x64
 8003cfa:	fb02 f303 	mul.w	r3, r2, r3
 8003cfe:	1acb      	subs	r3, r1, r3
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003d06:	4b36      	ldr	r3, [pc, #216]	@ (8003de0 <UART_SetConfig+0x2d4>)
 8003d08:	fba3 2302 	umull	r2, r3, r3, r2
 8003d0c:	095b      	lsrs	r3, r3, #5
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003d14:	441c      	add	r4, r3
 8003d16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d20:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003d24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003d28:	4642      	mov	r2, r8
 8003d2a:	464b      	mov	r3, r9
 8003d2c:	1891      	adds	r1, r2, r2
 8003d2e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d30:	415b      	adcs	r3, r3
 8003d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003d38:	4641      	mov	r1, r8
 8003d3a:	1851      	adds	r1, r2, r1
 8003d3c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003d3e:	4649      	mov	r1, r9
 8003d40:	414b      	adcs	r3, r1
 8003d42:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003d50:	4659      	mov	r1, fp
 8003d52:	00cb      	lsls	r3, r1, #3
 8003d54:	4651      	mov	r1, sl
 8003d56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d5a:	4651      	mov	r1, sl
 8003d5c:	00ca      	lsls	r2, r1, #3
 8003d5e:	4610      	mov	r0, r2
 8003d60:	4619      	mov	r1, r3
 8003d62:	4603      	mov	r3, r0
 8003d64:	4642      	mov	r2, r8
 8003d66:	189b      	adds	r3, r3, r2
 8003d68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d6c:	464b      	mov	r3, r9
 8003d6e:	460a      	mov	r2, r1
 8003d70:	eb42 0303 	adc.w	r3, r2, r3
 8003d74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d84:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003d88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	18db      	adds	r3, r3, r3
 8003d90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d92:	4613      	mov	r3, r2
 8003d94:	eb42 0303 	adc.w	r3, r2, r3
 8003d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003da2:	f7fc fa6d 	bl	8000280 <__aeabi_uldivmod>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	4b0d      	ldr	r3, [pc, #52]	@ (8003de0 <UART_SetConfig+0x2d4>)
 8003dac:	fba3 1302 	umull	r1, r3, r3, r2
 8003db0:	095b      	lsrs	r3, r3, #5
 8003db2:	2164      	movs	r1, #100	@ 0x64
 8003db4:	fb01 f303 	mul.w	r3, r1, r3
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	00db      	lsls	r3, r3, #3
 8003dbc:	3332      	adds	r3, #50	@ 0x32
 8003dbe:	4a08      	ldr	r2, [pc, #32]	@ (8003de0 <UART_SetConfig+0x2d4>)
 8003dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc4:	095b      	lsrs	r3, r3, #5
 8003dc6:	f003 0207 	and.w	r2, r3, #7
 8003dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4422      	add	r2, r4
 8003dd2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003dd4:	e106      	b.n	8003fe4 <UART_SetConfig+0x4d8>
 8003dd6:	bf00      	nop
 8003dd8:	40011000 	.word	0x40011000
 8003ddc:	40011400 	.word	0x40011400
 8003de0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003de4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003de8:	2200      	movs	r2, #0
 8003dea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003dee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003df2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003df6:	4642      	mov	r2, r8
 8003df8:	464b      	mov	r3, r9
 8003dfa:	1891      	adds	r1, r2, r2
 8003dfc:	6239      	str	r1, [r7, #32]
 8003dfe:	415b      	adcs	r3, r3
 8003e00:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e06:	4641      	mov	r1, r8
 8003e08:	1854      	adds	r4, r2, r1
 8003e0a:	4649      	mov	r1, r9
 8003e0c:	eb43 0501 	adc.w	r5, r3, r1
 8003e10:	f04f 0200 	mov.w	r2, #0
 8003e14:	f04f 0300 	mov.w	r3, #0
 8003e18:	00eb      	lsls	r3, r5, #3
 8003e1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e1e:	00e2      	lsls	r2, r4, #3
 8003e20:	4614      	mov	r4, r2
 8003e22:	461d      	mov	r5, r3
 8003e24:	4643      	mov	r3, r8
 8003e26:	18e3      	adds	r3, r4, r3
 8003e28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e2c:	464b      	mov	r3, r9
 8003e2e:	eb45 0303 	adc.w	r3, r5, r3
 8003e32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e42:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e46:	f04f 0200 	mov.w	r2, #0
 8003e4a:	f04f 0300 	mov.w	r3, #0
 8003e4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003e52:	4629      	mov	r1, r5
 8003e54:	008b      	lsls	r3, r1, #2
 8003e56:	4621      	mov	r1, r4
 8003e58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e5c:	4621      	mov	r1, r4
 8003e5e:	008a      	lsls	r2, r1, #2
 8003e60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003e64:	f7fc fa0c 	bl	8000280 <__aeabi_uldivmod>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4b60      	ldr	r3, [pc, #384]	@ (8003ff0 <UART_SetConfig+0x4e4>)
 8003e6e:	fba3 2302 	umull	r2, r3, r3, r2
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	011c      	lsls	r4, r3, #4
 8003e76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e80:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003e88:	4642      	mov	r2, r8
 8003e8a:	464b      	mov	r3, r9
 8003e8c:	1891      	adds	r1, r2, r2
 8003e8e:	61b9      	str	r1, [r7, #24]
 8003e90:	415b      	adcs	r3, r3
 8003e92:	61fb      	str	r3, [r7, #28]
 8003e94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e98:	4641      	mov	r1, r8
 8003e9a:	1851      	adds	r1, r2, r1
 8003e9c:	6139      	str	r1, [r7, #16]
 8003e9e:	4649      	mov	r1, r9
 8003ea0:	414b      	adcs	r3, r1
 8003ea2:	617b      	str	r3, [r7, #20]
 8003ea4:	f04f 0200 	mov.w	r2, #0
 8003ea8:	f04f 0300 	mov.w	r3, #0
 8003eac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003eb0:	4659      	mov	r1, fp
 8003eb2:	00cb      	lsls	r3, r1, #3
 8003eb4:	4651      	mov	r1, sl
 8003eb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003eba:	4651      	mov	r1, sl
 8003ebc:	00ca      	lsls	r2, r1, #3
 8003ebe:	4610      	mov	r0, r2
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	4642      	mov	r2, r8
 8003ec6:	189b      	adds	r3, r3, r2
 8003ec8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ecc:	464b      	mov	r3, r9
 8003ece:	460a      	mov	r2, r1
 8003ed0:	eb42 0303 	adc.w	r3, r2, r3
 8003ed4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003ee2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003ee4:	f04f 0200 	mov.w	r2, #0
 8003ee8:	f04f 0300 	mov.w	r3, #0
 8003eec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003ef0:	4649      	mov	r1, r9
 8003ef2:	008b      	lsls	r3, r1, #2
 8003ef4:	4641      	mov	r1, r8
 8003ef6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003efa:	4641      	mov	r1, r8
 8003efc:	008a      	lsls	r2, r1, #2
 8003efe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003f02:	f7fc f9bd 	bl	8000280 <__aeabi_uldivmod>
 8003f06:	4602      	mov	r2, r0
 8003f08:	460b      	mov	r3, r1
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	4b38      	ldr	r3, [pc, #224]	@ (8003ff0 <UART_SetConfig+0x4e4>)
 8003f0e:	fba3 2301 	umull	r2, r3, r3, r1
 8003f12:	095b      	lsrs	r3, r3, #5
 8003f14:	2264      	movs	r2, #100	@ 0x64
 8003f16:	fb02 f303 	mul.w	r3, r2, r3
 8003f1a:	1acb      	subs	r3, r1, r3
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	3332      	adds	r3, #50	@ 0x32
 8003f20:	4a33      	ldr	r2, [pc, #204]	@ (8003ff0 <UART_SetConfig+0x4e4>)
 8003f22:	fba2 2303 	umull	r2, r3, r2, r3
 8003f26:	095b      	lsrs	r3, r3, #5
 8003f28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f2c:	441c      	add	r4, r3
 8003f2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f32:	2200      	movs	r2, #0
 8003f34:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f36:	677a      	str	r2, [r7, #116]	@ 0x74
 8003f38:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003f3c:	4642      	mov	r2, r8
 8003f3e:	464b      	mov	r3, r9
 8003f40:	1891      	adds	r1, r2, r2
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	415b      	adcs	r3, r3
 8003f46:	60fb      	str	r3, [r7, #12]
 8003f48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f4c:	4641      	mov	r1, r8
 8003f4e:	1851      	adds	r1, r2, r1
 8003f50:	6039      	str	r1, [r7, #0]
 8003f52:	4649      	mov	r1, r9
 8003f54:	414b      	adcs	r3, r1
 8003f56:	607b      	str	r3, [r7, #4]
 8003f58:	f04f 0200 	mov.w	r2, #0
 8003f5c:	f04f 0300 	mov.w	r3, #0
 8003f60:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f64:	4659      	mov	r1, fp
 8003f66:	00cb      	lsls	r3, r1, #3
 8003f68:	4651      	mov	r1, sl
 8003f6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f6e:	4651      	mov	r1, sl
 8003f70:	00ca      	lsls	r2, r1, #3
 8003f72:	4610      	mov	r0, r2
 8003f74:	4619      	mov	r1, r3
 8003f76:	4603      	mov	r3, r0
 8003f78:	4642      	mov	r2, r8
 8003f7a:	189b      	adds	r3, r3, r2
 8003f7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f7e:	464b      	mov	r3, r9
 8003f80:	460a      	mov	r2, r1
 8003f82:	eb42 0303 	adc.w	r3, r2, r3
 8003f86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f92:	667a      	str	r2, [r7, #100]	@ 0x64
 8003f94:	f04f 0200 	mov.w	r2, #0
 8003f98:	f04f 0300 	mov.w	r3, #0
 8003f9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003fa0:	4649      	mov	r1, r9
 8003fa2:	008b      	lsls	r3, r1, #2
 8003fa4:	4641      	mov	r1, r8
 8003fa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003faa:	4641      	mov	r1, r8
 8003fac:	008a      	lsls	r2, r1, #2
 8003fae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003fb2:	f7fc f965 	bl	8000280 <__aeabi_uldivmod>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff0 <UART_SetConfig+0x4e4>)
 8003fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8003fc0:	095b      	lsrs	r3, r3, #5
 8003fc2:	2164      	movs	r1, #100	@ 0x64
 8003fc4:	fb01 f303 	mul.w	r3, r1, r3
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	3332      	adds	r3, #50	@ 0x32
 8003fce:	4a08      	ldr	r2, [pc, #32]	@ (8003ff0 <UART_SetConfig+0x4e4>)
 8003fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd4:	095b      	lsrs	r3, r3, #5
 8003fd6:	f003 020f 	and.w	r2, r3, #15
 8003fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4422      	add	r2, r4
 8003fe2:	609a      	str	r2, [r3, #8]
}
 8003fe4:	bf00      	nop
 8003fe6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003fea:	46bd      	mov	sp, r7
 8003fec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ff0:	51eb851f 	.word	0x51eb851f

08003ff4 <std>:
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	b510      	push	{r4, lr}
 8003ff8:	4604      	mov	r4, r0
 8003ffa:	e9c0 3300 	strd	r3, r3, [r0]
 8003ffe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004002:	6083      	str	r3, [r0, #8]
 8004004:	8181      	strh	r1, [r0, #12]
 8004006:	6643      	str	r3, [r0, #100]	@ 0x64
 8004008:	81c2      	strh	r2, [r0, #14]
 800400a:	6183      	str	r3, [r0, #24]
 800400c:	4619      	mov	r1, r3
 800400e:	2208      	movs	r2, #8
 8004010:	305c      	adds	r0, #92	@ 0x5c
 8004012:	f000 fae3 	bl	80045dc <memset>
 8004016:	4b0d      	ldr	r3, [pc, #52]	@ (800404c <std+0x58>)
 8004018:	6263      	str	r3, [r4, #36]	@ 0x24
 800401a:	4b0d      	ldr	r3, [pc, #52]	@ (8004050 <std+0x5c>)
 800401c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800401e:	4b0d      	ldr	r3, [pc, #52]	@ (8004054 <std+0x60>)
 8004020:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004022:	4b0d      	ldr	r3, [pc, #52]	@ (8004058 <std+0x64>)
 8004024:	6323      	str	r3, [r4, #48]	@ 0x30
 8004026:	4b0d      	ldr	r3, [pc, #52]	@ (800405c <std+0x68>)
 8004028:	6224      	str	r4, [r4, #32]
 800402a:	429c      	cmp	r4, r3
 800402c:	d006      	beq.n	800403c <std+0x48>
 800402e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004032:	4294      	cmp	r4, r2
 8004034:	d002      	beq.n	800403c <std+0x48>
 8004036:	33d0      	adds	r3, #208	@ 0xd0
 8004038:	429c      	cmp	r4, r3
 800403a:	d105      	bne.n	8004048 <std+0x54>
 800403c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004044:	f000 bb66 	b.w	8004714 <__retarget_lock_init_recursive>
 8004048:	bd10      	pop	{r4, pc}
 800404a:	bf00      	nop
 800404c:	0800442d 	.word	0x0800442d
 8004050:	0800444f 	.word	0x0800444f
 8004054:	08004487 	.word	0x08004487
 8004058:	080044ab 	.word	0x080044ab
 800405c:	200001f0 	.word	0x200001f0

08004060 <stdio_exit_handler>:
 8004060:	4a02      	ldr	r2, [pc, #8]	@ (800406c <stdio_exit_handler+0xc>)
 8004062:	4903      	ldr	r1, [pc, #12]	@ (8004070 <stdio_exit_handler+0x10>)
 8004064:	4803      	ldr	r0, [pc, #12]	@ (8004074 <stdio_exit_handler+0x14>)
 8004066:	f000 b869 	b.w	800413c <_fwalk_sglue>
 800406a:	bf00      	nop
 800406c:	20000010 	.word	0x20000010
 8004070:	08005271 	.word	0x08005271
 8004074:	20000020 	.word	0x20000020

08004078 <cleanup_stdio>:
 8004078:	6841      	ldr	r1, [r0, #4]
 800407a:	4b0c      	ldr	r3, [pc, #48]	@ (80040ac <cleanup_stdio+0x34>)
 800407c:	4299      	cmp	r1, r3
 800407e:	b510      	push	{r4, lr}
 8004080:	4604      	mov	r4, r0
 8004082:	d001      	beq.n	8004088 <cleanup_stdio+0x10>
 8004084:	f001 f8f4 	bl	8005270 <_fflush_r>
 8004088:	68a1      	ldr	r1, [r4, #8]
 800408a:	4b09      	ldr	r3, [pc, #36]	@ (80040b0 <cleanup_stdio+0x38>)
 800408c:	4299      	cmp	r1, r3
 800408e:	d002      	beq.n	8004096 <cleanup_stdio+0x1e>
 8004090:	4620      	mov	r0, r4
 8004092:	f001 f8ed 	bl	8005270 <_fflush_r>
 8004096:	68e1      	ldr	r1, [r4, #12]
 8004098:	4b06      	ldr	r3, [pc, #24]	@ (80040b4 <cleanup_stdio+0x3c>)
 800409a:	4299      	cmp	r1, r3
 800409c:	d004      	beq.n	80040a8 <cleanup_stdio+0x30>
 800409e:	4620      	mov	r0, r4
 80040a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040a4:	f001 b8e4 	b.w	8005270 <_fflush_r>
 80040a8:	bd10      	pop	{r4, pc}
 80040aa:	bf00      	nop
 80040ac:	200001f0 	.word	0x200001f0
 80040b0:	20000258 	.word	0x20000258
 80040b4:	200002c0 	.word	0x200002c0

080040b8 <global_stdio_init.part.0>:
 80040b8:	b510      	push	{r4, lr}
 80040ba:	4b0b      	ldr	r3, [pc, #44]	@ (80040e8 <global_stdio_init.part.0+0x30>)
 80040bc:	4c0b      	ldr	r4, [pc, #44]	@ (80040ec <global_stdio_init.part.0+0x34>)
 80040be:	4a0c      	ldr	r2, [pc, #48]	@ (80040f0 <global_stdio_init.part.0+0x38>)
 80040c0:	601a      	str	r2, [r3, #0]
 80040c2:	4620      	mov	r0, r4
 80040c4:	2200      	movs	r2, #0
 80040c6:	2104      	movs	r1, #4
 80040c8:	f7ff ff94 	bl	8003ff4 <std>
 80040cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80040d0:	2201      	movs	r2, #1
 80040d2:	2109      	movs	r1, #9
 80040d4:	f7ff ff8e 	bl	8003ff4 <std>
 80040d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80040dc:	2202      	movs	r2, #2
 80040de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040e2:	2112      	movs	r1, #18
 80040e4:	f7ff bf86 	b.w	8003ff4 <std>
 80040e8:	20000328 	.word	0x20000328
 80040ec:	200001f0 	.word	0x200001f0
 80040f0:	08004061 	.word	0x08004061

080040f4 <__sfp_lock_acquire>:
 80040f4:	4801      	ldr	r0, [pc, #4]	@ (80040fc <__sfp_lock_acquire+0x8>)
 80040f6:	f000 bb0e 	b.w	8004716 <__retarget_lock_acquire_recursive>
 80040fa:	bf00      	nop
 80040fc:	20000331 	.word	0x20000331

08004100 <__sfp_lock_release>:
 8004100:	4801      	ldr	r0, [pc, #4]	@ (8004108 <__sfp_lock_release+0x8>)
 8004102:	f000 bb09 	b.w	8004718 <__retarget_lock_release_recursive>
 8004106:	bf00      	nop
 8004108:	20000331 	.word	0x20000331

0800410c <__sinit>:
 800410c:	b510      	push	{r4, lr}
 800410e:	4604      	mov	r4, r0
 8004110:	f7ff fff0 	bl	80040f4 <__sfp_lock_acquire>
 8004114:	6a23      	ldr	r3, [r4, #32]
 8004116:	b11b      	cbz	r3, 8004120 <__sinit+0x14>
 8004118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800411c:	f7ff bff0 	b.w	8004100 <__sfp_lock_release>
 8004120:	4b04      	ldr	r3, [pc, #16]	@ (8004134 <__sinit+0x28>)
 8004122:	6223      	str	r3, [r4, #32]
 8004124:	4b04      	ldr	r3, [pc, #16]	@ (8004138 <__sinit+0x2c>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1f5      	bne.n	8004118 <__sinit+0xc>
 800412c:	f7ff ffc4 	bl	80040b8 <global_stdio_init.part.0>
 8004130:	e7f2      	b.n	8004118 <__sinit+0xc>
 8004132:	bf00      	nop
 8004134:	08004079 	.word	0x08004079
 8004138:	20000328 	.word	0x20000328

0800413c <_fwalk_sglue>:
 800413c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004140:	4607      	mov	r7, r0
 8004142:	4688      	mov	r8, r1
 8004144:	4614      	mov	r4, r2
 8004146:	2600      	movs	r6, #0
 8004148:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800414c:	f1b9 0901 	subs.w	r9, r9, #1
 8004150:	d505      	bpl.n	800415e <_fwalk_sglue+0x22>
 8004152:	6824      	ldr	r4, [r4, #0]
 8004154:	2c00      	cmp	r4, #0
 8004156:	d1f7      	bne.n	8004148 <_fwalk_sglue+0xc>
 8004158:	4630      	mov	r0, r6
 800415a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800415e:	89ab      	ldrh	r3, [r5, #12]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d907      	bls.n	8004174 <_fwalk_sglue+0x38>
 8004164:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004168:	3301      	adds	r3, #1
 800416a:	d003      	beq.n	8004174 <_fwalk_sglue+0x38>
 800416c:	4629      	mov	r1, r5
 800416e:	4638      	mov	r0, r7
 8004170:	47c0      	blx	r8
 8004172:	4306      	orrs	r6, r0
 8004174:	3568      	adds	r5, #104	@ 0x68
 8004176:	e7e9      	b.n	800414c <_fwalk_sglue+0x10>

08004178 <iprintf>:
 8004178:	b40f      	push	{r0, r1, r2, r3}
 800417a:	b507      	push	{r0, r1, r2, lr}
 800417c:	4906      	ldr	r1, [pc, #24]	@ (8004198 <iprintf+0x20>)
 800417e:	ab04      	add	r3, sp, #16
 8004180:	6808      	ldr	r0, [r1, #0]
 8004182:	f853 2b04 	ldr.w	r2, [r3], #4
 8004186:	6881      	ldr	r1, [r0, #8]
 8004188:	9301      	str	r3, [sp, #4]
 800418a:	f000 fd49 	bl	8004c20 <_vfiprintf_r>
 800418e:	b003      	add	sp, #12
 8004190:	f85d eb04 	ldr.w	lr, [sp], #4
 8004194:	b004      	add	sp, #16
 8004196:	4770      	bx	lr
 8004198:	2000001c 	.word	0x2000001c

0800419c <_puts_r>:
 800419c:	6a03      	ldr	r3, [r0, #32]
 800419e:	b570      	push	{r4, r5, r6, lr}
 80041a0:	6884      	ldr	r4, [r0, #8]
 80041a2:	4605      	mov	r5, r0
 80041a4:	460e      	mov	r6, r1
 80041a6:	b90b      	cbnz	r3, 80041ac <_puts_r+0x10>
 80041a8:	f7ff ffb0 	bl	800410c <__sinit>
 80041ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80041ae:	07db      	lsls	r3, r3, #31
 80041b0:	d405      	bmi.n	80041be <_puts_r+0x22>
 80041b2:	89a3      	ldrh	r3, [r4, #12]
 80041b4:	0598      	lsls	r0, r3, #22
 80041b6:	d402      	bmi.n	80041be <_puts_r+0x22>
 80041b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041ba:	f000 faac 	bl	8004716 <__retarget_lock_acquire_recursive>
 80041be:	89a3      	ldrh	r3, [r4, #12]
 80041c0:	0719      	lsls	r1, r3, #28
 80041c2:	d502      	bpl.n	80041ca <_puts_r+0x2e>
 80041c4:	6923      	ldr	r3, [r4, #16]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d135      	bne.n	8004236 <_puts_r+0x9a>
 80041ca:	4621      	mov	r1, r4
 80041cc:	4628      	mov	r0, r5
 80041ce:	f000 f9af 	bl	8004530 <__swsetup_r>
 80041d2:	b380      	cbz	r0, 8004236 <_puts_r+0x9a>
 80041d4:	f04f 35ff 	mov.w	r5, #4294967295
 80041d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80041da:	07da      	lsls	r2, r3, #31
 80041dc:	d405      	bmi.n	80041ea <_puts_r+0x4e>
 80041de:	89a3      	ldrh	r3, [r4, #12]
 80041e0:	059b      	lsls	r3, r3, #22
 80041e2:	d402      	bmi.n	80041ea <_puts_r+0x4e>
 80041e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80041e6:	f000 fa97 	bl	8004718 <__retarget_lock_release_recursive>
 80041ea:	4628      	mov	r0, r5
 80041ec:	bd70      	pop	{r4, r5, r6, pc}
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	da04      	bge.n	80041fc <_puts_r+0x60>
 80041f2:	69a2      	ldr	r2, [r4, #24]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	dc17      	bgt.n	8004228 <_puts_r+0x8c>
 80041f8:	290a      	cmp	r1, #10
 80041fa:	d015      	beq.n	8004228 <_puts_r+0x8c>
 80041fc:	6823      	ldr	r3, [r4, #0]
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	6022      	str	r2, [r4, #0]
 8004202:	7019      	strb	r1, [r3, #0]
 8004204:	68a3      	ldr	r3, [r4, #8]
 8004206:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800420a:	3b01      	subs	r3, #1
 800420c:	60a3      	str	r3, [r4, #8]
 800420e:	2900      	cmp	r1, #0
 8004210:	d1ed      	bne.n	80041ee <_puts_r+0x52>
 8004212:	2b00      	cmp	r3, #0
 8004214:	da11      	bge.n	800423a <_puts_r+0x9e>
 8004216:	4622      	mov	r2, r4
 8004218:	210a      	movs	r1, #10
 800421a:	4628      	mov	r0, r5
 800421c:	f000 f949 	bl	80044b2 <__swbuf_r>
 8004220:	3001      	adds	r0, #1
 8004222:	d0d7      	beq.n	80041d4 <_puts_r+0x38>
 8004224:	250a      	movs	r5, #10
 8004226:	e7d7      	b.n	80041d8 <_puts_r+0x3c>
 8004228:	4622      	mov	r2, r4
 800422a:	4628      	mov	r0, r5
 800422c:	f000 f941 	bl	80044b2 <__swbuf_r>
 8004230:	3001      	adds	r0, #1
 8004232:	d1e7      	bne.n	8004204 <_puts_r+0x68>
 8004234:	e7ce      	b.n	80041d4 <_puts_r+0x38>
 8004236:	3e01      	subs	r6, #1
 8004238:	e7e4      	b.n	8004204 <_puts_r+0x68>
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	6022      	str	r2, [r4, #0]
 8004240:	220a      	movs	r2, #10
 8004242:	701a      	strb	r2, [r3, #0]
 8004244:	e7ee      	b.n	8004224 <_puts_r+0x88>
	...

08004248 <puts>:
 8004248:	4b02      	ldr	r3, [pc, #8]	@ (8004254 <puts+0xc>)
 800424a:	4601      	mov	r1, r0
 800424c:	6818      	ldr	r0, [r3, #0]
 800424e:	f7ff bfa5 	b.w	800419c <_puts_r>
 8004252:	bf00      	nop
 8004254:	2000001c 	.word	0x2000001c

08004258 <setvbuf>:
 8004258:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800425c:	461d      	mov	r5, r3
 800425e:	4b57      	ldr	r3, [pc, #348]	@ (80043bc <setvbuf+0x164>)
 8004260:	681f      	ldr	r7, [r3, #0]
 8004262:	4604      	mov	r4, r0
 8004264:	460e      	mov	r6, r1
 8004266:	4690      	mov	r8, r2
 8004268:	b127      	cbz	r7, 8004274 <setvbuf+0x1c>
 800426a:	6a3b      	ldr	r3, [r7, #32]
 800426c:	b913      	cbnz	r3, 8004274 <setvbuf+0x1c>
 800426e:	4638      	mov	r0, r7
 8004270:	f7ff ff4c 	bl	800410c <__sinit>
 8004274:	f1b8 0f02 	cmp.w	r8, #2
 8004278:	d006      	beq.n	8004288 <setvbuf+0x30>
 800427a:	f1b8 0f01 	cmp.w	r8, #1
 800427e:	f200 809a 	bhi.w	80043b6 <setvbuf+0x15e>
 8004282:	2d00      	cmp	r5, #0
 8004284:	f2c0 8097 	blt.w	80043b6 <setvbuf+0x15e>
 8004288:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800428a:	07d9      	lsls	r1, r3, #31
 800428c:	d405      	bmi.n	800429a <setvbuf+0x42>
 800428e:	89a3      	ldrh	r3, [r4, #12]
 8004290:	059a      	lsls	r2, r3, #22
 8004292:	d402      	bmi.n	800429a <setvbuf+0x42>
 8004294:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004296:	f000 fa3e 	bl	8004716 <__retarget_lock_acquire_recursive>
 800429a:	4621      	mov	r1, r4
 800429c:	4638      	mov	r0, r7
 800429e:	f000 ffe7 	bl	8005270 <_fflush_r>
 80042a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042a4:	b141      	cbz	r1, 80042b8 <setvbuf+0x60>
 80042a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042aa:	4299      	cmp	r1, r3
 80042ac:	d002      	beq.n	80042b4 <setvbuf+0x5c>
 80042ae:	4638      	mov	r0, r7
 80042b0:	f000 fa34 	bl	800471c <_free_r>
 80042b4:	2300      	movs	r3, #0
 80042b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80042b8:	2300      	movs	r3, #0
 80042ba:	61a3      	str	r3, [r4, #24]
 80042bc:	6063      	str	r3, [r4, #4]
 80042be:	89a3      	ldrh	r3, [r4, #12]
 80042c0:	061b      	lsls	r3, r3, #24
 80042c2:	d503      	bpl.n	80042cc <setvbuf+0x74>
 80042c4:	6921      	ldr	r1, [r4, #16]
 80042c6:	4638      	mov	r0, r7
 80042c8:	f000 fa28 	bl	800471c <_free_r>
 80042cc:	89a3      	ldrh	r3, [r4, #12]
 80042ce:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80042d2:	f023 0303 	bic.w	r3, r3, #3
 80042d6:	f1b8 0f02 	cmp.w	r8, #2
 80042da:	81a3      	strh	r3, [r4, #12]
 80042dc:	d061      	beq.n	80043a2 <setvbuf+0x14a>
 80042de:	ab01      	add	r3, sp, #4
 80042e0:	466a      	mov	r2, sp
 80042e2:	4621      	mov	r1, r4
 80042e4:	4638      	mov	r0, r7
 80042e6:	f000 ffeb 	bl	80052c0 <__swhatbuf_r>
 80042ea:	89a3      	ldrh	r3, [r4, #12]
 80042ec:	4318      	orrs	r0, r3
 80042ee:	81a0      	strh	r0, [r4, #12]
 80042f0:	bb2d      	cbnz	r5, 800433e <setvbuf+0xe6>
 80042f2:	9d00      	ldr	r5, [sp, #0]
 80042f4:	4628      	mov	r0, r5
 80042f6:	f000 fa5b 	bl	80047b0 <malloc>
 80042fa:	4606      	mov	r6, r0
 80042fc:	2800      	cmp	r0, #0
 80042fe:	d152      	bne.n	80043a6 <setvbuf+0x14e>
 8004300:	f8dd 9000 	ldr.w	r9, [sp]
 8004304:	45a9      	cmp	r9, r5
 8004306:	d140      	bne.n	800438a <setvbuf+0x132>
 8004308:	f04f 35ff 	mov.w	r5, #4294967295
 800430c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004310:	f043 0202 	orr.w	r2, r3, #2
 8004314:	81a2      	strh	r2, [r4, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	60a2      	str	r2, [r4, #8]
 800431a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800431e:	6022      	str	r2, [r4, #0]
 8004320:	6122      	str	r2, [r4, #16]
 8004322:	2201      	movs	r2, #1
 8004324:	6162      	str	r2, [r4, #20]
 8004326:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004328:	07d6      	lsls	r6, r2, #31
 800432a:	d404      	bmi.n	8004336 <setvbuf+0xde>
 800432c:	0598      	lsls	r0, r3, #22
 800432e:	d402      	bmi.n	8004336 <setvbuf+0xde>
 8004330:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004332:	f000 f9f1 	bl	8004718 <__retarget_lock_release_recursive>
 8004336:	4628      	mov	r0, r5
 8004338:	b003      	add	sp, #12
 800433a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800433e:	2e00      	cmp	r6, #0
 8004340:	d0d8      	beq.n	80042f4 <setvbuf+0x9c>
 8004342:	6a3b      	ldr	r3, [r7, #32]
 8004344:	b913      	cbnz	r3, 800434c <setvbuf+0xf4>
 8004346:	4638      	mov	r0, r7
 8004348:	f7ff fee0 	bl	800410c <__sinit>
 800434c:	f1b8 0f01 	cmp.w	r8, #1
 8004350:	bf08      	it	eq
 8004352:	89a3      	ldrheq	r3, [r4, #12]
 8004354:	6026      	str	r6, [r4, #0]
 8004356:	bf04      	itt	eq
 8004358:	f043 0301 	orreq.w	r3, r3, #1
 800435c:	81a3      	strheq	r3, [r4, #12]
 800435e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004362:	f013 0208 	ands.w	r2, r3, #8
 8004366:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800436a:	d01e      	beq.n	80043aa <setvbuf+0x152>
 800436c:	07d9      	lsls	r1, r3, #31
 800436e:	bf41      	itttt	mi
 8004370:	2200      	movmi	r2, #0
 8004372:	426d      	negmi	r5, r5
 8004374:	60a2      	strmi	r2, [r4, #8]
 8004376:	61a5      	strmi	r5, [r4, #24]
 8004378:	bf58      	it	pl
 800437a:	60a5      	strpl	r5, [r4, #8]
 800437c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800437e:	07d2      	lsls	r2, r2, #31
 8004380:	d401      	bmi.n	8004386 <setvbuf+0x12e>
 8004382:	059b      	lsls	r3, r3, #22
 8004384:	d513      	bpl.n	80043ae <setvbuf+0x156>
 8004386:	2500      	movs	r5, #0
 8004388:	e7d5      	b.n	8004336 <setvbuf+0xde>
 800438a:	4648      	mov	r0, r9
 800438c:	f000 fa10 	bl	80047b0 <malloc>
 8004390:	4606      	mov	r6, r0
 8004392:	2800      	cmp	r0, #0
 8004394:	d0b8      	beq.n	8004308 <setvbuf+0xb0>
 8004396:	89a3      	ldrh	r3, [r4, #12]
 8004398:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800439c:	81a3      	strh	r3, [r4, #12]
 800439e:	464d      	mov	r5, r9
 80043a0:	e7cf      	b.n	8004342 <setvbuf+0xea>
 80043a2:	2500      	movs	r5, #0
 80043a4:	e7b2      	b.n	800430c <setvbuf+0xb4>
 80043a6:	46a9      	mov	r9, r5
 80043a8:	e7f5      	b.n	8004396 <setvbuf+0x13e>
 80043aa:	60a2      	str	r2, [r4, #8]
 80043ac:	e7e6      	b.n	800437c <setvbuf+0x124>
 80043ae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043b0:	f000 f9b2 	bl	8004718 <__retarget_lock_release_recursive>
 80043b4:	e7e7      	b.n	8004386 <setvbuf+0x12e>
 80043b6:	f04f 35ff 	mov.w	r5, #4294967295
 80043ba:	e7bc      	b.n	8004336 <setvbuf+0xde>
 80043bc:	2000001c 	.word	0x2000001c

080043c0 <sniprintf>:
 80043c0:	b40c      	push	{r2, r3}
 80043c2:	b530      	push	{r4, r5, lr}
 80043c4:	4b18      	ldr	r3, [pc, #96]	@ (8004428 <sniprintf+0x68>)
 80043c6:	1e0c      	subs	r4, r1, #0
 80043c8:	681d      	ldr	r5, [r3, #0]
 80043ca:	b09d      	sub	sp, #116	@ 0x74
 80043cc:	da08      	bge.n	80043e0 <sniprintf+0x20>
 80043ce:	238b      	movs	r3, #139	@ 0x8b
 80043d0:	602b      	str	r3, [r5, #0]
 80043d2:	f04f 30ff 	mov.w	r0, #4294967295
 80043d6:	b01d      	add	sp, #116	@ 0x74
 80043d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80043dc:	b002      	add	sp, #8
 80043de:	4770      	bx	lr
 80043e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80043e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80043e8:	f04f 0300 	mov.w	r3, #0
 80043ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80043ee:	bf14      	ite	ne
 80043f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80043f4:	4623      	moveq	r3, r4
 80043f6:	9304      	str	r3, [sp, #16]
 80043f8:	9307      	str	r3, [sp, #28]
 80043fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80043fe:	9002      	str	r0, [sp, #8]
 8004400:	9006      	str	r0, [sp, #24]
 8004402:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004406:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004408:	ab21      	add	r3, sp, #132	@ 0x84
 800440a:	a902      	add	r1, sp, #8
 800440c:	4628      	mov	r0, r5
 800440e:	9301      	str	r3, [sp, #4]
 8004410:	f000 fae0 	bl	80049d4 <_svfiprintf_r>
 8004414:	1c43      	adds	r3, r0, #1
 8004416:	bfbc      	itt	lt
 8004418:	238b      	movlt	r3, #139	@ 0x8b
 800441a:	602b      	strlt	r3, [r5, #0]
 800441c:	2c00      	cmp	r4, #0
 800441e:	d0da      	beq.n	80043d6 <sniprintf+0x16>
 8004420:	9b02      	ldr	r3, [sp, #8]
 8004422:	2200      	movs	r2, #0
 8004424:	701a      	strb	r2, [r3, #0]
 8004426:	e7d6      	b.n	80043d6 <sniprintf+0x16>
 8004428:	2000001c 	.word	0x2000001c

0800442c <__sread>:
 800442c:	b510      	push	{r4, lr}
 800442e:	460c      	mov	r4, r1
 8004430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004434:	f000 f920 	bl	8004678 <_read_r>
 8004438:	2800      	cmp	r0, #0
 800443a:	bfab      	itete	ge
 800443c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800443e:	89a3      	ldrhlt	r3, [r4, #12]
 8004440:	181b      	addge	r3, r3, r0
 8004442:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004446:	bfac      	ite	ge
 8004448:	6563      	strge	r3, [r4, #84]	@ 0x54
 800444a:	81a3      	strhlt	r3, [r4, #12]
 800444c:	bd10      	pop	{r4, pc}

0800444e <__swrite>:
 800444e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004452:	461f      	mov	r7, r3
 8004454:	898b      	ldrh	r3, [r1, #12]
 8004456:	05db      	lsls	r3, r3, #23
 8004458:	4605      	mov	r5, r0
 800445a:	460c      	mov	r4, r1
 800445c:	4616      	mov	r6, r2
 800445e:	d505      	bpl.n	800446c <__swrite+0x1e>
 8004460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004464:	2302      	movs	r3, #2
 8004466:	2200      	movs	r2, #0
 8004468:	f000 f8f4 	bl	8004654 <_lseek_r>
 800446c:	89a3      	ldrh	r3, [r4, #12]
 800446e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004472:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004476:	81a3      	strh	r3, [r4, #12]
 8004478:	4632      	mov	r2, r6
 800447a:	463b      	mov	r3, r7
 800447c:	4628      	mov	r0, r5
 800447e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004482:	f000 b90b 	b.w	800469c <_write_r>

08004486 <__sseek>:
 8004486:	b510      	push	{r4, lr}
 8004488:	460c      	mov	r4, r1
 800448a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800448e:	f000 f8e1 	bl	8004654 <_lseek_r>
 8004492:	1c43      	adds	r3, r0, #1
 8004494:	89a3      	ldrh	r3, [r4, #12]
 8004496:	bf15      	itete	ne
 8004498:	6560      	strne	r0, [r4, #84]	@ 0x54
 800449a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800449e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80044a2:	81a3      	strheq	r3, [r4, #12]
 80044a4:	bf18      	it	ne
 80044a6:	81a3      	strhne	r3, [r4, #12]
 80044a8:	bd10      	pop	{r4, pc}

080044aa <__sclose>:
 80044aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044ae:	f000 b8c1 	b.w	8004634 <_close_r>

080044b2 <__swbuf_r>:
 80044b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044b4:	460e      	mov	r6, r1
 80044b6:	4614      	mov	r4, r2
 80044b8:	4605      	mov	r5, r0
 80044ba:	b118      	cbz	r0, 80044c4 <__swbuf_r+0x12>
 80044bc:	6a03      	ldr	r3, [r0, #32]
 80044be:	b90b      	cbnz	r3, 80044c4 <__swbuf_r+0x12>
 80044c0:	f7ff fe24 	bl	800410c <__sinit>
 80044c4:	69a3      	ldr	r3, [r4, #24]
 80044c6:	60a3      	str	r3, [r4, #8]
 80044c8:	89a3      	ldrh	r3, [r4, #12]
 80044ca:	071a      	lsls	r2, r3, #28
 80044cc:	d501      	bpl.n	80044d2 <__swbuf_r+0x20>
 80044ce:	6923      	ldr	r3, [r4, #16]
 80044d0:	b943      	cbnz	r3, 80044e4 <__swbuf_r+0x32>
 80044d2:	4621      	mov	r1, r4
 80044d4:	4628      	mov	r0, r5
 80044d6:	f000 f82b 	bl	8004530 <__swsetup_r>
 80044da:	b118      	cbz	r0, 80044e4 <__swbuf_r+0x32>
 80044dc:	f04f 37ff 	mov.w	r7, #4294967295
 80044e0:	4638      	mov	r0, r7
 80044e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044e4:	6823      	ldr	r3, [r4, #0]
 80044e6:	6922      	ldr	r2, [r4, #16]
 80044e8:	1a98      	subs	r0, r3, r2
 80044ea:	6963      	ldr	r3, [r4, #20]
 80044ec:	b2f6      	uxtb	r6, r6
 80044ee:	4283      	cmp	r3, r0
 80044f0:	4637      	mov	r7, r6
 80044f2:	dc05      	bgt.n	8004500 <__swbuf_r+0x4e>
 80044f4:	4621      	mov	r1, r4
 80044f6:	4628      	mov	r0, r5
 80044f8:	f000 feba 	bl	8005270 <_fflush_r>
 80044fc:	2800      	cmp	r0, #0
 80044fe:	d1ed      	bne.n	80044dc <__swbuf_r+0x2a>
 8004500:	68a3      	ldr	r3, [r4, #8]
 8004502:	3b01      	subs	r3, #1
 8004504:	60a3      	str	r3, [r4, #8]
 8004506:	6823      	ldr	r3, [r4, #0]
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	6022      	str	r2, [r4, #0]
 800450c:	701e      	strb	r6, [r3, #0]
 800450e:	6962      	ldr	r2, [r4, #20]
 8004510:	1c43      	adds	r3, r0, #1
 8004512:	429a      	cmp	r2, r3
 8004514:	d004      	beq.n	8004520 <__swbuf_r+0x6e>
 8004516:	89a3      	ldrh	r3, [r4, #12]
 8004518:	07db      	lsls	r3, r3, #31
 800451a:	d5e1      	bpl.n	80044e0 <__swbuf_r+0x2e>
 800451c:	2e0a      	cmp	r6, #10
 800451e:	d1df      	bne.n	80044e0 <__swbuf_r+0x2e>
 8004520:	4621      	mov	r1, r4
 8004522:	4628      	mov	r0, r5
 8004524:	f000 fea4 	bl	8005270 <_fflush_r>
 8004528:	2800      	cmp	r0, #0
 800452a:	d0d9      	beq.n	80044e0 <__swbuf_r+0x2e>
 800452c:	e7d6      	b.n	80044dc <__swbuf_r+0x2a>
	...

08004530 <__swsetup_r>:
 8004530:	b538      	push	{r3, r4, r5, lr}
 8004532:	4b29      	ldr	r3, [pc, #164]	@ (80045d8 <__swsetup_r+0xa8>)
 8004534:	4605      	mov	r5, r0
 8004536:	6818      	ldr	r0, [r3, #0]
 8004538:	460c      	mov	r4, r1
 800453a:	b118      	cbz	r0, 8004544 <__swsetup_r+0x14>
 800453c:	6a03      	ldr	r3, [r0, #32]
 800453e:	b90b      	cbnz	r3, 8004544 <__swsetup_r+0x14>
 8004540:	f7ff fde4 	bl	800410c <__sinit>
 8004544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004548:	0719      	lsls	r1, r3, #28
 800454a:	d422      	bmi.n	8004592 <__swsetup_r+0x62>
 800454c:	06da      	lsls	r2, r3, #27
 800454e:	d407      	bmi.n	8004560 <__swsetup_r+0x30>
 8004550:	2209      	movs	r2, #9
 8004552:	602a      	str	r2, [r5, #0]
 8004554:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004558:	81a3      	strh	r3, [r4, #12]
 800455a:	f04f 30ff 	mov.w	r0, #4294967295
 800455e:	e033      	b.n	80045c8 <__swsetup_r+0x98>
 8004560:	0758      	lsls	r0, r3, #29
 8004562:	d512      	bpl.n	800458a <__swsetup_r+0x5a>
 8004564:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004566:	b141      	cbz	r1, 800457a <__swsetup_r+0x4a>
 8004568:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800456c:	4299      	cmp	r1, r3
 800456e:	d002      	beq.n	8004576 <__swsetup_r+0x46>
 8004570:	4628      	mov	r0, r5
 8004572:	f000 f8d3 	bl	800471c <_free_r>
 8004576:	2300      	movs	r3, #0
 8004578:	6363      	str	r3, [r4, #52]	@ 0x34
 800457a:	89a3      	ldrh	r3, [r4, #12]
 800457c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004580:	81a3      	strh	r3, [r4, #12]
 8004582:	2300      	movs	r3, #0
 8004584:	6063      	str	r3, [r4, #4]
 8004586:	6923      	ldr	r3, [r4, #16]
 8004588:	6023      	str	r3, [r4, #0]
 800458a:	89a3      	ldrh	r3, [r4, #12]
 800458c:	f043 0308 	orr.w	r3, r3, #8
 8004590:	81a3      	strh	r3, [r4, #12]
 8004592:	6923      	ldr	r3, [r4, #16]
 8004594:	b94b      	cbnz	r3, 80045aa <__swsetup_r+0x7a>
 8004596:	89a3      	ldrh	r3, [r4, #12]
 8004598:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800459c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045a0:	d003      	beq.n	80045aa <__swsetup_r+0x7a>
 80045a2:	4621      	mov	r1, r4
 80045a4:	4628      	mov	r0, r5
 80045a6:	f000 feb1 	bl	800530c <__smakebuf_r>
 80045aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045ae:	f013 0201 	ands.w	r2, r3, #1
 80045b2:	d00a      	beq.n	80045ca <__swsetup_r+0x9a>
 80045b4:	2200      	movs	r2, #0
 80045b6:	60a2      	str	r2, [r4, #8]
 80045b8:	6962      	ldr	r2, [r4, #20]
 80045ba:	4252      	negs	r2, r2
 80045bc:	61a2      	str	r2, [r4, #24]
 80045be:	6922      	ldr	r2, [r4, #16]
 80045c0:	b942      	cbnz	r2, 80045d4 <__swsetup_r+0xa4>
 80045c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80045c6:	d1c5      	bne.n	8004554 <__swsetup_r+0x24>
 80045c8:	bd38      	pop	{r3, r4, r5, pc}
 80045ca:	0799      	lsls	r1, r3, #30
 80045cc:	bf58      	it	pl
 80045ce:	6962      	ldrpl	r2, [r4, #20]
 80045d0:	60a2      	str	r2, [r4, #8]
 80045d2:	e7f4      	b.n	80045be <__swsetup_r+0x8e>
 80045d4:	2000      	movs	r0, #0
 80045d6:	e7f7      	b.n	80045c8 <__swsetup_r+0x98>
 80045d8:	2000001c 	.word	0x2000001c

080045dc <memset>:
 80045dc:	4402      	add	r2, r0
 80045de:	4603      	mov	r3, r0
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d100      	bne.n	80045e6 <memset+0xa>
 80045e4:	4770      	bx	lr
 80045e6:	f803 1b01 	strb.w	r1, [r3], #1
 80045ea:	e7f9      	b.n	80045e0 <memset+0x4>

080045ec <strcspn>:
 80045ec:	b570      	push	{r4, r5, r6, lr}
 80045ee:	4603      	mov	r3, r0
 80045f0:	461e      	mov	r6, r3
 80045f2:	f813 4b01 	ldrb.w	r4, [r3], #1
 80045f6:	b144      	cbz	r4, 800460a <strcspn+0x1e>
 80045f8:	1e4a      	subs	r2, r1, #1
 80045fa:	e001      	b.n	8004600 <strcspn+0x14>
 80045fc:	42a5      	cmp	r5, r4
 80045fe:	d004      	beq.n	800460a <strcspn+0x1e>
 8004600:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8004604:	2d00      	cmp	r5, #0
 8004606:	d1f9      	bne.n	80045fc <strcspn+0x10>
 8004608:	e7f2      	b.n	80045f0 <strcspn+0x4>
 800460a:	1a30      	subs	r0, r6, r0
 800460c:	bd70      	pop	{r4, r5, r6, pc}

0800460e <strncpy>:
 800460e:	b510      	push	{r4, lr}
 8004610:	3901      	subs	r1, #1
 8004612:	4603      	mov	r3, r0
 8004614:	b132      	cbz	r2, 8004624 <strncpy+0x16>
 8004616:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800461a:	f803 4b01 	strb.w	r4, [r3], #1
 800461e:	3a01      	subs	r2, #1
 8004620:	2c00      	cmp	r4, #0
 8004622:	d1f7      	bne.n	8004614 <strncpy+0x6>
 8004624:	441a      	add	r2, r3
 8004626:	2100      	movs	r1, #0
 8004628:	4293      	cmp	r3, r2
 800462a:	d100      	bne.n	800462e <strncpy+0x20>
 800462c:	bd10      	pop	{r4, pc}
 800462e:	f803 1b01 	strb.w	r1, [r3], #1
 8004632:	e7f9      	b.n	8004628 <strncpy+0x1a>

08004634 <_close_r>:
 8004634:	b538      	push	{r3, r4, r5, lr}
 8004636:	4d06      	ldr	r5, [pc, #24]	@ (8004650 <_close_r+0x1c>)
 8004638:	2300      	movs	r3, #0
 800463a:	4604      	mov	r4, r0
 800463c:	4608      	mov	r0, r1
 800463e:	602b      	str	r3, [r5, #0]
 8004640:	f7fd f8e4 	bl	800180c <_close>
 8004644:	1c43      	adds	r3, r0, #1
 8004646:	d102      	bne.n	800464e <_close_r+0x1a>
 8004648:	682b      	ldr	r3, [r5, #0]
 800464a:	b103      	cbz	r3, 800464e <_close_r+0x1a>
 800464c:	6023      	str	r3, [r4, #0]
 800464e:	bd38      	pop	{r3, r4, r5, pc}
 8004650:	2000032c 	.word	0x2000032c

08004654 <_lseek_r>:
 8004654:	b538      	push	{r3, r4, r5, lr}
 8004656:	4d07      	ldr	r5, [pc, #28]	@ (8004674 <_lseek_r+0x20>)
 8004658:	4604      	mov	r4, r0
 800465a:	4608      	mov	r0, r1
 800465c:	4611      	mov	r1, r2
 800465e:	2200      	movs	r2, #0
 8004660:	602a      	str	r2, [r5, #0]
 8004662:	461a      	mov	r2, r3
 8004664:	f7fd f8f9 	bl	800185a <_lseek>
 8004668:	1c43      	adds	r3, r0, #1
 800466a:	d102      	bne.n	8004672 <_lseek_r+0x1e>
 800466c:	682b      	ldr	r3, [r5, #0]
 800466e:	b103      	cbz	r3, 8004672 <_lseek_r+0x1e>
 8004670:	6023      	str	r3, [r4, #0]
 8004672:	bd38      	pop	{r3, r4, r5, pc}
 8004674:	2000032c 	.word	0x2000032c

08004678 <_read_r>:
 8004678:	b538      	push	{r3, r4, r5, lr}
 800467a:	4d07      	ldr	r5, [pc, #28]	@ (8004698 <_read_r+0x20>)
 800467c:	4604      	mov	r4, r0
 800467e:	4608      	mov	r0, r1
 8004680:	4611      	mov	r1, r2
 8004682:	2200      	movs	r2, #0
 8004684:	602a      	str	r2, [r5, #0]
 8004686:	461a      	mov	r2, r3
 8004688:	f7fd f887 	bl	800179a <_read>
 800468c:	1c43      	adds	r3, r0, #1
 800468e:	d102      	bne.n	8004696 <_read_r+0x1e>
 8004690:	682b      	ldr	r3, [r5, #0]
 8004692:	b103      	cbz	r3, 8004696 <_read_r+0x1e>
 8004694:	6023      	str	r3, [r4, #0]
 8004696:	bd38      	pop	{r3, r4, r5, pc}
 8004698:	2000032c 	.word	0x2000032c

0800469c <_write_r>:
 800469c:	b538      	push	{r3, r4, r5, lr}
 800469e:	4d07      	ldr	r5, [pc, #28]	@ (80046bc <_write_r+0x20>)
 80046a0:	4604      	mov	r4, r0
 80046a2:	4608      	mov	r0, r1
 80046a4:	4611      	mov	r1, r2
 80046a6:	2200      	movs	r2, #0
 80046a8:	602a      	str	r2, [r5, #0]
 80046aa:	461a      	mov	r2, r3
 80046ac:	f7fd f892 	bl	80017d4 <_write>
 80046b0:	1c43      	adds	r3, r0, #1
 80046b2:	d102      	bne.n	80046ba <_write_r+0x1e>
 80046b4:	682b      	ldr	r3, [r5, #0]
 80046b6:	b103      	cbz	r3, 80046ba <_write_r+0x1e>
 80046b8:	6023      	str	r3, [r4, #0]
 80046ba:	bd38      	pop	{r3, r4, r5, pc}
 80046bc:	2000032c 	.word	0x2000032c

080046c0 <__errno>:
 80046c0:	4b01      	ldr	r3, [pc, #4]	@ (80046c8 <__errno+0x8>)
 80046c2:	6818      	ldr	r0, [r3, #0]
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	2000001c 	.word	0x2000001c

080046cc <__libc_init_array>:
 80046cc:	b570      	push	{r4, r5, r6, lr}
 80046ce:	4d0d      	ldr	r5, [pc, #52]	@ (8004704 <__libc_init_array+0x38>)
 80046d0:	4c0d      	ldr	r4, [pc, #52]	@ (8004708 <__libc_init_array+0x3c>)
 80046d2:	1b64      	subs	r4, r4, r5
 80046d4:	10a4      	asrs	r4, r4, #2
 80046d6:	2600      	movs	r6, #0
 80046d8:	42a6      	cmp	r6, r4
 80046da:	d109      	bne.n	80046f0 <__libc_init_array+0x24>
 80046dc:	4d0b      	ldr	r5, [pc, #44]	@ (800470c <__libc_init_array+0x40>)
 80046de:	4c0c      	ldr	r4, [pc, #48]	@ (8004710 <__libc_init_array+0x44>)
 80046e0:	f000 fee0 	bl	80054a4 <_init>
 80046e4:	1b64      	subs	r4, r4, r5
 80046e6:	10a4      	asrs	r4, r4, #2
 80046e8:	2600      	movs	r6, #0
 80046ea:	42a6      	cmp	r6, r4
 80046ec:	d105      	bne.n	80046fa <__libc_init_array+0x2e>
 80046ee:	bd70      	pop	{r4, r5, r6, pc}
 80046f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80046f4:	4798      	blx	r3
 80046f6:	3601      	adds	r6, #1
 80046f8:	e7ee      	b.n	80046d8 <__libc_init_array+0xc>
 80046fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80046fe:	4798      	blx	r3
 8004700:	3601      	adds	r6, #1
 8004702:	e7f2      	b.n	80046ea <__libc_init_array+0x1e>
 8004704:	080056d4 	.word	0x080056d4
 8004708:	080056d4 	.word	0x080056d4
 800470c:	080056d4 	.word	0x080056d4
 8004710:	080056d8 	.word	0x080056d8

08004714 <__retarget_lock_init_recursive>:
 8004714:	4770      	bx	lr

08004716 <__retarget_lock_acquire_recursive>:
 8004716:	4770      	bx	lr

08004718 <__retarget_lock_release_recursive>:
 8004718:	4770      	bx	lr
	...

0800471c <_free_r>:
 800471c:	b538      	push	{r3, r4, r5, lr}
 800471e:	4605      	mov	r5, r0
 8004720:	2900      	cmp	r1, #0
 8004722:	d041      	beq.n	80047a8 <_free_r+0x8c>
 8004724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004728:	1f0c      	subs	r4, r1, #4
 800472a:	2b00      	cmp	r3, #0
 800472c:	bfb8      	it	lt
 800472e:	18e4      	addlt	r4, r4, r3
 8004730:	f000 f8e8 	bl	8004904 <__malloc_lock>
 8004734:	4a1d      	ldr	r2, [pc, #116]	@ (80047ac <_free_r+0x90>)
 8004736:	6813      	ldr	r3, [r2, #0]
 8004738:	b933      	cbnz	r3, 8004748 <_free_r+0x2c>
 800473a:	6063      	str	r3, [r4, #4]
 800473c:	6014      	str	r4, [r2, #0]
 800473e:	4628      	mov	r0, r5
 8004740:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004744:	f000 b8e4 	b.w	8004910 <__malloc_unlock>
 8004748:	42a3      	cmp	r3, r4
 800474a:	d908      	bls.n	800475e <_free_r+0x42>
 800474c:	6820      	ldr	r0, [r4, #0]
 800474e:	1821      	adds	r1, r4, r0
 8004750:	428b      	cmp	r3, r1
 8004752:	bf01      	itttt	eq
 8004754:	6819      	ldreq	r1, [r3, #0]
 8004756:	685b      	ldreq	r3, [r3, #4]
 8004758:	1809      	addeq	r1, r1, r0
 800475a:	6021      	streq	r1, [r4, #0]
 800475c:	e7ed      	b.n	800473a <_free_r+0x1e>
 800475e:	461a      	mov	r2, r3
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	b10b      	cbz	r3, 8004768 <_free_r+0x4c>
 8004764:	42a3      	cmp	r3, r4
 8004766:	d9fa      	bls.n	800475e <_free_r+0x42>
 8004768:	6811      	ldr	r1, [r2, #0]
 800476a:	1850      	adds	r0, r2, r1
 800476c:	42a0      	cmp	r0, r4
 800476e:	d10b      	bne.n	8004788 <_free_r+0x6c>
 8004770:	6820      	ldr	r0, [r4, #0]
 8004772:	4401      	add	r1, r0
 8004774:	1850      	adds	r0, r2, r1
 8004776:	4283      	cmp	r3, r0
 8004778:	6011      	str	r1, [r2, #0]
 800477a:	d1e0      	bne.n	800473e <_free_r+0x22>
 800477c:	6818      	ldr	r0, [r3, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	6053      	str	r3, [r2, #4]
 8004782:	4408      	add	r0, r1
 8004784:	6010      	str	r0, [r2, #0]
 8004786:	e7da      	b.n	800473e <_free_r+0x22>
 8004788:	d902      	bls.n	8004790 <_free_r+0x74>
 800478a:	230c      	movs	r3, #12
 800478c:	602b      	str	r3, [r5, #0]
 800478e:	e7d6      	b.n	800473e <_free_r+0x22>
 8004790:	6820      	ldr	r0, [r4, #0]
 8004792:	1821      	adds	r1, r4, r0
 8004794:	428b      	cmp	r3, r1
 8004796:	bf04      	itt	eq
 8004798:	6819      	ldreq	r1, [r3, #0]
 800479a:	685b      	ldreq	r3, [r3, #4]
 800479c:	6063      	str	r3, [r4, #4]
 800479e:	bf04      	itt	eq
 80047a0:	1809      	addeq	r1, r1, r0
 80047a2:	6021      	streq	r1, [r4, #0]
 80047a4:	6054      	str	r4, [r2, #4]
 80047a6:	e7ca      	b.n	800473e <_free_r+0x22>
 80047a8:	bd38      	pop	{r3, r4, r5, pc}
 80047aa:	bf00      	nop
 80047ac:	20000338 	.word	0x20000338

080047b0 <malloc>:
 80047b0:	4b02      	ldr	r3, [pc, #8]	@ (80047bc <malloc+0xc>)
 80047b2:	4601      	mov	r1, r0
 80047b4:	6818      	ldr	r0, [r3, #0]
 80047b6:	f000 b825 	b.w	8004804 <_malloc_r>
 80047ba:	bf00      	nop
 80047bc:	2000001c 	.word	0x2000001c

080047c0 <sbrk_aligned>:
 80047c0:	b570      	push	{r4, r5, r6, lr}
 80047c2:	4e0f      	ldr	r6, [pc, #60]	@ (8004800 <sbrk_aligned+0x40>)
 80047c4:	460c      	mov	r4, r1
 80047c6:	6831      	ldr	r1, [r6, #0]
 80047c8:	4605      	mov	r5, r0
 80047ca:	b911      	cbnz	r1, 80047d2 <sbrk_aligned+0x12>
 80047cc:	f000 fe16 	bl	80053fc <_sbrk_r>
 80047d0:	6030      	str	r0, [r6, #0]
 80047d2:	4621      	mov	r1, r4
 80047d4:	4628      	mov	r0, r5
 80047d6:	f000 fe11 	bl	80053fc <_sbrk_r>
 80047da:	1c43      	adds	r3, r0, #1
 80047dc:	d103      	bne.n	80047e6 <sbrk_aligned+0x26>
 80047de:	f04f 34ff 	mov.w	r4, #4294967295
 80047e2:	4620      	mov	r0, r4
 80047e4:	bd70      	pop	{r4, r5, r6, pc}
 80047e6:	1cc4      	adds	r4, r0, #3
 80047e8:	f024 0403 	bic.w	r4, r4, #3
 80047ec:	42a0      	cmp	r0, r4
 80047ee:	d0f8      	beq.n	80047e2 <sbrk_aligned+0x22>
 80047f0:	1a21      	subs	r1, r4, r0
 80047f2:	4628      	mov	r0, r5
 80047f4:	f000 fe02 	bl	80053fc <_sbrk_r>
 80047f8:	3001      	adds	r0, #1
 80047fa:	d1f2      	bne.n	80047e2 <sbrk_aligned+0x22>
 80047fc:	e7ef      	b.n	80047de <sbrk_aligned+0x1e>
 80047fe:	bf00      	nop
 8004800:	20000334 	.word	0x20000334

08004804 <_malloc_r>:
 8004804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004808:	1ccd      	adds	r5, r1, #3
 800480a:	f025 0503 	bic.w	r5, r5, #3
 800480e:	3508      	adds	r5, #8
 8004810:	2d0c      	cmp	r5, #12
 8004812:	bf38      	it	cc
 8004814:	250c      	movcc	r5, #12
 8004816:	2d00      	cmp	r5, #0
 8004818:	4606      	mov	r6, r0
 800481a:	db01      	blt.n	8004820 <_malloc_r+0x1c>
 800481c:	42a9      	cmp	r1, r5
 800481e:	d904      	bls.n	800482a <_malloc_r+0x26>
 8004820:	230c      	movs	r3, #12
 8004822:	6033      	str	r3, [r6, #0]
 8004824:	2000      	movs	r0, #0
 8004826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800482a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004900 <_malloc_r+0xfc>
 800482e:	f000 f869 	bl	8004904 <__malloc_lock>
 8004832:	f8d8 3000 	ldr.w	r3, [r8]
 8004836:	461c      	mov	r4, r3
 8004838:	bb44      	cbnz	r4, 800488c <_malloc_r+0x88>
 800483a:	4629      	mov	r1, r5
 800483c:	4630      	mov	r0, r6
 800483e:	f7ff ffbf 	bl	80047c0 <sbrk_aligned>
 8004842:	1c43      	adds	r3, r0, #1
 8004844:	4604      	mov	r4, r0
 8004846:	d158      	bne.n	80048fa <_malloc_r+0xf6>
 8004848:	f8d8 4000 	ldr.w	r4, [r8]
 800484c:	4627      	mov	r7, r4
 800484e:	2f00      	cmp	r7, #0
 8004850:	d143      	bne.n	80048da <_malloc_r+0xd6>
 8004852:	2c00      	cmp	r4, #0
 8004854:	d04b      	beq.n	80048ee <_malloc_r+0xea>
 8004856:	6823      	ldr	r3, [r4, #0]
 8004858:	4639      	mov	r1, r7
 800485a:	4630      	mov	r0, r6
 800485c:	eb04 0903 	add.w	r9, r4, r3
 8004860:	f000 fdcc 	bl	80053fc <_sbrk_r>
 8004864:	4581      	cmp	r9, r0
 8004866:	d142      	bne.n	80048ee <_malloc_r+0xea>
 8004868:	6821      	ldr	r1, [r4, #0]
 800486a:	1a6d      	subs	r5, r5, r1
 800486c:	4629      	mov	r1, r5
 800486e:	4630      	mov	r0, r6
 8004870:	f7ff ffa6 	bl	80047c0 <sbrk_aligned>
 8004874:	3001      	adds	r0, #1
 8004876:	d03a      	beq.n	80048ee <_malloc_r+0xea>
 8004878:	6823      	ldr	r3, [r4, #0]
 800487a:	442b      	add	r3, r5
 800487c:	6023      	str	r3, [r4, #0]
 800487e:	f8d8 3000 	ldr.w	r3, [r8]
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	bb62      	cbnz	r2, 80048e0 <_malloc_r+0xdc>
 8004886:	f8c8 7000 	str.w	r7, [r8]
 800488a:	e00f      	b.n	80048ac <_malloc_r+0xa8>
 800488c:	6822      	ldr	r2, [r4, #0]
 800488e:	1b52      	subs	r2, r2, r5
 8004890:	d420      	bmi.n	80048d4 <_malloc_r+0xd0>
 8004892:	2a0b      	cmp	r2, #11
 8004894:	d917      	bls.n	80048c6 <_malloc_r+0xc2>
 8004896:	1961      	adds	r1, r4, r5
 8004898:	42a3      	cmp	r3, r4
 800489a:	6025      	str	r5, [r4, #0]
 800489c:	bf18      	it	ne
 800489e:	6059      	strne	r1, [r3, #4]
 80048a0:	6863      	ldr	r3, [r4, #4]
 80048a2:	bf08      	it	eq
 80048a4:	f8c8 1000 	streq.w	r1, [r8]
 80048a8:	5162      	str	r2, [r4, r5]
 80048aa:	604b      	str	r3, [r1, #4]
 80048ac:	4630      	mov	r0, r6
 80048ae:	f000 f82f 	bl	8004910 <__malloc_unlock>
 80048b2:	f104 000b 	add.w	r0, r4, #11
 80048b6:	1d23      	adds	r3, r4, #4
 80048b8:	f020 0007 	bic.w	r0, r0, #7
 80048bc:	1ac2      	subs	r2, r0, r3
 80048be:	bf1c      	itt	ne
 80048c0:	1a1b      	subne	r3, r3, r0
 80048c2:	50a3      	strne	r3, [r4, r2]
 80048c4:	e7af      	b.n	8004826 <_malloc_r+0x22>
 80048c6:	6862      	ldr	r2, [r4, #4]
 80048c8:	42a3      	cmp	r3, r4
 80048ca:	bf0c      	ite	eq
 80048cc:	f8c8 2000 	streq.w	r2, [r8]
 80048d0:	605a      	strne	r2, [r3, #4]
 80048d2:	e7eb      	b.n	80048ac <_malloc_r+0xa8>
 80048d4:	4623      	mov	r3, r4
 80048d6:	6864      	ldr	r4, [r4, #4]
 80048d8:	e7ae      	b.n	8004838 <_malloc_r+0x34>
 80048da:	463c      	mov	r4, r7
 80048dc:	687f      	ldr	r7, [r7, #4]
 80048de:	e7b6      	b.n	800484e <_malloc_r+0x4a>
 80048e0:	461a      	mov	r2, r3
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	42a3      	cmp	r3, r4
 80048e6:	d1fb      	bne.n	80048e0 <_malloc_r+0xdc>
 80048e8:	2300      	movs	r3, #0
 80048ea:	6053      	str	r3, [r2, #4]
 80048ec:	e7de      	b.n	80048ac <_malloc_r+0xa8>
 80048ee:	230c      	movs	r3, #12
 80048f0:	6033      	str	r3, [r6, #0]
 80048f2:	4630      	mov	r0, r6
 80048f4:	f000 f80c 	bl	8004910 <__malloc_unlock>
 80048f8:	e794      	b.n	8004824 <_malloc_r+0x20>
 80048fa:	6005      	str	r5, [r0, #0]
 80048fc:	e7d6      	b.n	80048ac <_malloc_r+0xa8>
 80048fe:	bf00      	nop
 8004900:	20000338 	.word	0x20000338

08004904 <__malloc_lock>:
 8004904:	4801      	ldr	r0, [pc, #4]	@ (800490c <__malloc_lock+0x8>)
 8004906:	f7ff bf06 	b.w	8004716 <__retarget_lock_acquire_recursive>
 800490a:	bf00      	nop
 800490c:	20000330 	.word	0x20000330

08004910 <__malloc_unlock>:
 8004910:	4801      	ldr	r0, [pc, #4]	@ (8004918 <__malloc_unlock+0x8>)
 8004912:	f7ff bf01 	b.w	8004718 <__retarget_lock_release_recursive>
 8004916:	bf00      	nop
 8004918:	20000330 	.word	0x20000330

0800491c <__ssputs_r>:
 800491c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004920:	688e      	ldr	r6, [r1, #8]
 8004922:	461f      	mov	r7, r3
 8004924:	42be      	cmp	r6, r7
 8004926:	680b      	ldr	r3, [r1, #0]
 8004928:	4682      	mov	sl, r0
 800492a:	460c      	mov	r4, r1
 800492c:	4690      	mov	r8, r2
 800492e:	d82d      	bhi.n	800498c <__ssputs_r+0x70>
 8004930:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004934:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004938:	d026      	beq.n	8004988 <__ssputs_r+0x6c>
 800493a:	6965      	ldr	r5, [r4, #20]
 800493c:	6909      	ldr	r1, [r1, #16]
 800493e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004942:	eba3 0901 	sub.w	r9, r3, r1
 8004946:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800494a:	1c7b      	adds	r3, r7, #1
 800494c:	444b      	add	r3, r9
 800494e:	106d      	asrs	r5, r5, #1
 8004950:	429d      	cmp	r5, r3
 8004952:	bf38      	it	cc
 8004954:	461d      	movcc	r5, r3
 8004956:	0553      	lsls	r3, r2, #21
 8004958:	d527      	bpl.n	80049aa <__ssputs_r+0x8e>
 800495a:	4629      	mov	r1, r5
 800495c:	f7ff ff52 	bl	8004804 <_malloc_r>
 8004960:	4606      	mov	r6, r0
 8004962:	b360      	cbz	r0, 80049be <__ssputs_r+0xa2>
 8004964:	6921      	ldr	r1, [r4, #16]
 8004966:	464a      	mov	r2, r9
 8004968:	f000 fd58 	bl	800541c <memcpy>
 800496c:	89a3      	ldrh	r3, [r4, #12]
 800496e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004972:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004976:	81a3      	strh	r3, [r4, #12]
 8004978:	6126      	str	r6, [r4, #16]
 800497a:	6165      	str	r5, [r4, #20]
 800497c:	444e      	add	r6, r9
 800497e:	eba5 0509 	sub.w	r5, r5, r9
 8004982:	6026      	str	r6, [r4, #0]
 8004984:	60a5      	str	r5, [r4, #8]
 8004986:	463e      	mov	r6, r7
 8004988:	42be      	cmp	r6, r7
 800498a:	d900      	bls.n	800498e <__ssputs_r+0x72>
 800498c:	463e      	mov	r6, r7
 800498e:	6820      	ldr	r0, [r4, #0]
 8004990:	4632      	mov	r2, r6
 8004992:	4641      	mov	r1, r8
 8004994:	f000 fcf6 	bl	8005384 <memmove>
 8004998:	68a3      	ldr	r3, [r4, #8]
 800499a:	1b9b      	subs	r3, r3, r6
 800499c:	60a3      	str	r3, [r4, #8]
 800499e:	6823      	ldr	r3, [r4, #0]
 80049a0:	4433      	add	r3, r6
 80049a2:	6023      	str	r3, [r4, #0]
 80049a4:	2000      	movs	r0, #0
 80049a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049aa:	462a      	mov	r2, r5
 80049ac:	f000 fd44 	bl	8005438 <_realloc_r>
 80049b0:	4606      	mov	r6, r0
 80049b2:	2800      	cmp	r0, #0
 80049b4:	d1e0      	bne.n	8004978 <__ssputs_r+0x5c>
 80049b6:	6921      	ldr	r1, [r4, #16]
 80049b8:	4650      	mov	r0, sl
 80049ba:	f7ff feaf 	bl	800471c <_free_r>
 80049be:	230c      	movs	r3, #12
 80049c0:	f8ca 3000 	str.w	r3, [sl]
 80049c4:	89a3      	ldrh	r3, [r4, #12]
 80049c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049ca:	81a3      	strh	r3, [r4, #12]
 80049cc:	f04f 30ff 	mov.w	r0, #4294967295
 80049d0:	e7e9      	b.n	80049a6 <__ssputs_r+0x8a>
	...

080049d4 <_svfiprintf_r>:
 80049d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049d8:	4698      	mov	r8, r3
 80049da:	898b      	ldrh	r3, [r1, #12]
 80049dc:	061b      	lsls	r3, r3, #24
 80049de:	b09d      	sub	sp, #116	@ 0x74
 80049e0:	4607      	mov	r7, r0
 80049e2:	460d      	mov	r5, r1
 80049e4:	4614      	mov	r4, r2
 80049e6:	d510      	bpl.n	8004a0a <_svfiprintf_r+0x36>
 80049e8:	690b      	ldr	r3, [r1, #16]
 80049ea:	b973      	cbnz	r3, 8004a0a <_svfiprintf_r+0x36>
 80049ec:	2140      	movs	r1, #64	@ 0x40
 80049ee:	f7ff ff09 	bl	8004804 <_malloc_r>
 80049f2:	6028      	str	r0, [r5, #0]
 80049f4:	6128      	str	r0, [r5, #16]
 80049f6:	b930      	cbnz	r0, 8004a06 <_svfiprintf_r+0x32>
 80049f8:	230c      	movs	r3, #12
 80049fa:	603b      	str	r3, [r7, #0]
 80049fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004a00:	b01d      	add	sp, #116	@ 0x74
 8004a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a06:	2340      	movs	r3, #64	@ 0x40
 8004a08:	616b      	str	r3, [r5, #20]
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a0e:	2320      	movs	r3, #32
 8004a10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004a14:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a18:	2330      	movs	r3, #48	@ 0x30
 8004a1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004bb8 <_svfiprintf_r+0x1e4>
 8004a1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004a22:	f04f 0901 	mov.w	r9, #1
 8004a26:	4623      	mov	r3, r4
 8004a28:	469a      	mov	sl, r3
 8004a2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a2e:	b10a      	cbz	r2, 8004a34 <_svfiprintf_r+0x60>
 8004a30:	2a25      	cmp	r2, #37	@ 0x25
 8004a32:	d1f9      	bne.n	8004a28 <_svfiprintf_r+0x54>
 8004a34:	ebba 0b04 	subs.w	fp, sl, r4
 8004a38:	d00b      	beq.n	8004a52 <_svfiprintf_r+0x7e>
 8004a3a:	465b      	mov	r3, fp
 8004a3c:	4622      	mov	r2, r4
 8004a3e:	4629      	mov	r1, r5
 8004a40:	4638      	mov	r0, r7
 8004a42:	f7ff ff6b 	bl	800491c <__ssputs_r>
 8004a46:	3001      	adds	r0, #1
 8004a48:	f000 80a7 	beq.w	8004b9a <_svfiprintf_r+0x1c6>
 8004a4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a4e:	445a      	add	r2, fp
 8004a50:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a52:	f89a 3000 	ldrb.w	r3, [sl]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	f000 809f 	beq.w	8004b9a <_svfiprintf_r+0x1c6>
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a66:	f10a 0a01 	add.w	sl, sl, #1
 8004a6a:	9304      	str	r3, [sp, #16]
 8004a6c:	9307      	str	r3, [sp, #28]
 8004a6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004a72:	931a      	str	r3, [sp, #104]	@ 0x68
 8004a74:	4654      	mov	r4, sl
 8004a76:	2205      	movs	r2, #5
 8004a78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a7c:	484e      	ldr	r0, [pc, #312]	@ (8004bb8 <_svfiprintf_r+0x1e4>)
 8004a7e:	f7fb fbaf 	bl	80001e0 <memchr>
 8004a82:	9a04      	ldr	r2, [sp, #16]
 8004a84:	b9d8      	cbnz	r0, 8004abe <_svfiprintf_r+0xea>
 8004a86:	06d0      	lsls	r0, r2, #27
 8004a88:	bf44      	itt	mi
 8004a8a:	2320      	movmi	r3, #32
 8004a8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a90:	0711      	lsls	r1, r2, #28
 8004a92:	bf44      	itt	mi
 8004a94:	232b      	movmi	r3, #43	@ 0x2b
 8004a96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a9a:	f89a 3000 	ldrb.w	r3, [sl]
 8004a9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004aa0:	d015      	beq.n	8004ace <_svfiprintf_r+0xfa>
 8004aa2:	9a07      	ldr	r2, [sp, #28]
 8004aa4:	4654      	mov	r4, sl
 8004aa6:	2000      	movs	r0, #0
 8004aa8:	f04f 0c0a 	mov.w	ip, #10
 8004aac:	4621      	mov	r1, r4
 8004aae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ab2:	3b30      	subs	r3, #48	@ 0x30
 8004ab4:	2b09      	cmp	r3, #9
 8004ab6:	d94b      	bls.n	8004b50 <_svfiprintf_r+0x17c>
 8004ab8:	b1b0      	cbz	r0, 8004ae8 <_svfiprintf_r+0x114>
 8004aba:	9207      	str	r2, [sp, #28]
 8004abc:	e014      	b.n	8004ae8 <_svfiprintf_r+0x114>
 8004abe:	eba0 0308 	sub.w	r3, r0, r8
 8004ac2:	fa09 f303 	lsl.w	r3, r9, r3
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	9304      	str	r3, [sp, #16]
 8004aca:	46a2      	mov	sl, r4
 8004acc:	e7d2      	b.n	8004a74 <_svfiprintf_r+0xa0>
 8004ace:	9b03      	ldr	r3, [sp, #12]
 8004ad0:	1d19      	adds	r1, r3, #4
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	9103      	str	r1, [sp, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	bfbb      	ittet	lt
 8004ada:	425b      	neglt	r3, r3
 8004adc:	f042 0202 	orrlt.w	r2, r2, #2
 8004ae0:	9307      	strge	r3, [sp, #28]
 8004ae2:	9307      	strlt	r3, [sp, #28]
 8004ae4:	bfb8      	it	lt
 8004ae6:	9204      	strlt	r2, [sp, #16]
 8004ae8:	7823      	ldrb	r3, [r4, #0]
 8004aea:	2b2e      	cmp	r3, #46	@ 0x2e
 8004aec:	d10a      	bne.n	8004b04 <_svfiprintf_r+0x130>
 8004aee:	7863      	ldrb	r3, [r4, #1]
 8004af0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004af2:	d132      	bne.n	8004b5a <_svfiprintf_r+0x186>
 8004af4:	9b03      	ldr	r3, [sp, #12]
 8004af6:	1d1a      	adds	r2, r3, #4
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	9203      	str	r2, [sp, #12]
 8004afc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004b00:	3402      	adds	r4, #2
 8004b02:	9305      	str	r3, [sp, #20]
 8004b04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004bc8 <_svfiprintf_r+0x1f4>
 8004b08:	7821      	ldrb	r1, [r4, #0]
 8004b0a:	2203      	movs	r2, #3
 8004b0c:	4650      	mov	r0, sl
 8004b0e:	f7fb fb67 	bl	80001e0 <memchr>
 8004b12:	b138      	cbz	r0, 8004b24 <_svfiprintf_r+0x150>
 8004b14:	9b04      	ldr	r3, [sp, #16]
 8004b16:	eba0 000a 	sub.w	r0, r0, sl
 8004b1a:	2240      	movs	r2, #64	@ 0x40
 8004b1c:	4082      	lsls	r2, r0
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	3401      	adds	r4, #1
 8004b22:	9304      	str	r3, [sp, #16]
 8004b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b28:	4824      	ldr	r0, [pc, #144]	@ (8004bbc <_svfiprintf_r+0x1e8>)
 8004b2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004b2e:	2206      	movs	r2, #6
 8004b30:	f7fb fb56 	bl	80001e0 <memchr>
 8004b34:	2800      	cmp	r0, #0
 8004b36:	d036      	beq.n	8004ba6 <_svfiprintf_r+0x1d2>
 8004b38:	4b21      	ldr	r3, [pc, #132]	@ (8004bc0 <_svfiprintf_r+0x1ec>)
 8004b3a:	bb1b      	cbnz	r3, 8004b84 <_svfiprintf_r+0x1b0>
 8004b3c:	9b03      	ldr	r3, [sp, #12]
 8004b3e:	3307      	adds	r3, #7
 8004b40:	f023 0307 	bic.w	r3, r3, #7
 8004b44:	3308      	adds	r3, #8
 8004b46:	9303      	str	r3, [sp, #12]
 8004b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b4a:	4433      	add	r3, r6
 8004b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b4e:	e76a      	b.n	8004a26 <_svfiprintf_r+0x52>
 8004b50:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b54:	460c      	mov	r4, r1
 8004b56:	2001      	movs	r0, #1
 8004b58:	e7a8      	b.n	8004aac <_svfiprintf_r+0xd8>
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	3401      	adds	r4, #1
 8004b5e:	9305      	str	r3, [sp, #20]
 8004b60:	4619      	mov	r1, r3
 8004b62:	f04f 0c0a 	mov.w	ip, #10
 8004b66:	4620      	mov	r0, r4
 8004b68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b6c:	3a30      	subs	r2, #48	@ 0x30
 8004b6e:	2a09      	cmp	r2, #9
 8004b70:	d903      	bls.n	8004b7a <_svfiprintf_r+0x1a6>
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d0c6      	beq.n	8004b04 <_svfiprintf_r+0x130>
 8004b76:	9105      	str	r1, [sp, #20]
 8004b78:	e7c4      	b.n	8004b04 <_svfiprintf_r+0x130>
 8004b7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b7e:	4604      	mov	r4, r0
 8004b80:	2301      	movs	r3, #1
 8004b82:	e7f0      	b.n	8004b66 <_svfiprintf_r+0x192>
 8004b84:	ab03      	add	r3, sp, #12
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	462a      	mov	r2, r5
 8004b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc4 <_svfiprintf_r+0x1f0>)
 8004b8c:	a904      	add	r1, sp, #16
 8004b8e:	4638      	mov	r0, r7
 8004b90:	f3af 8000 	nop.w
 8004b94:	1c42      	adds	r2, r0, #1
 8004b96:	4606      	mov	r6, r0
 8004b98:	d1d6      	bne.n	8004b48 <_svfiprintf_r+0x174>
 8004b9a:	89ab      	ldrh	r3, [r5, #12]
 8004b9c:	065b      	lsls	r3, r3, #25
 8004b9e:	f53f af2d 	bmi.w	80049fc <_svfiprintf_r+0x28>
 8004ba2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ba4:	e72c      	b.n	8004a00 <_svfiprintf_r+0x2c>
 8004ba6:	ab03      	add	r3, sp, #12
 8004ba8:	9300      	str	r3, [sp, #0]
 8004baa:	462a      	mov	r2, r5
 8004bac:	4b05      	ldr	r3, [pc, #20]	@ (8004bc4 <_svfiprintf_r+0x1f0>)
 8004bae:	a904      	add	r1, sp, #16
 8004bb0:	4638      	mov	r0, r7
 8004bb2:	f000 f9bb 	bl	8004f2c <_printf_i>
 8004bb6:	e7ed      	b.n	8004b94 <_svfiprintf_r+0x1c0>
 8004bb8:	08005698 	.word	0x08005698
 8004bbc:	080056a2 	.word	0x080056a2
 8004bc0:	00000000 	.word	0x00000000
 8004bc4:	0800491d 	.word	0x0800491d
 8004bc8:	0800569e 	.word	0x0800569e

08004bcc <__sfputc_r>:
 8004bcc:	6893      	ldr	r3, [r2, #8]
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	b410      	push	{r4}
 8004bd4:	6093      	str	r3, [r2, #8]
 8004bd6:	da08      	bge.n	8004bea <__sfputc_r+0x1e>
 8004bd8:	6994      	ldr	r4, [r2, #24]
 8004bda:	42a3      	cmp	r3, r4
 8004bdc:	db01      	blt.n	8004be2 <__sfputc_r+0x16>
 8004bde:	290a      	cmp	r1, #10
 8004be0:	d103      	bne.n	8004bea <__sfputc_r+0x1e>
 8004be2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004be6:	f7ff bc64 	b.w	80044b2 <__swbuf_r>
 8004bea:	6813      	ldr	r3, [r2, #0]
 8004bec:	1c58      	adds	r0, r3, #1
 8004bee:	6010      	str	r0, [r2, #0]
 8004bf0:	7019      	strb	r1, [r3, #0]
 8004bf2:	4608      	mov	r0, r1
 8004bf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <__sfputs_r>:
 8004bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bfc:	4606      	mov	r6, r0
 8004bfe:	460f      	mov	r7, r1
 8004c00:	4614      	mov	r4, r2
 8004c02:	18d5      	adds	r5, r2, r3
 8004c04:	42ac      	cmp	r4, r5
 8004c06:	d101      	bne.n	8004c0c <__sfputs_r+0x12>
 8004c08:	2000      	movs	r0, #0
 8004c0a:	e007      	b.n	8004c1c <__sfputs_r+0x22>
 8004c0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c10:	463a      	mov	r2, r7
 8004c12:	4630      	mov	r0, r6
 8004c14:	f7ff ffda 	bl	8004bcc <__sfputc_r>
 8004c18:	1c43      	adds	r3, r0, #1
 8004c1a:	d1f3      	bne.n	8004c04 <__sfputs_r+0xa>
 8004c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004c20 <_vfiprintf_r>:
 8004c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c24:	460d      	mov	r5, r1
 8004c26:	b09d      	sub	sp, #116	@ 0x74
 8004c28:	4614      	mov	r4, r2
 8004c2a:	4698      	mov	r8, r3
 8004c2c:	4606      	mov	r6, r0
 8004c2e:	b118      	cbz	r0, 8004c38 <_vfiprintf_r+0x18>
 8004c30:	6a03      	ldr	r3, [r0, #32]
 8004c32:	b90b      	cbnz	r3, 8004c38 <_vfiprintf_r+0x18>
 8004c34:	f7ff fa6a 	bl	800410c <__sinit>
 8004c38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c3a:	07d9      	lsls	r1, r3, #31
 8004c3c:	d405      	bmi.n	8004c4a <_vfiprintf_r+0x2a>
 8004c3e:	89ab      	ldrh	r3, [r5, #12]
 8004c40:	059a      	lsls	r2, r3, #22
 8004c42:	d402      	bmi.n	8004c4a <_vfiprintf_r+0x2a>
 8004c44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c46:	f7ff fd66 	bl	8004716 <__retarget_lock_acquire_recursive>
 8004c4a:	89ab      	ldrh	r3, [r5, #12]
 8004c4c:	071b      	lsls	r3, r3, #28
 8004c4e:	d501      	bpl.n	8004c54 <_vfiprintf_r+0x34>
 8004c50:	692b      	ldr	r3, [r5, #16]
 8004c52:	b99b      	cbnz	r3, 8004c7c <_vfiprintf_r+0x5c>
 8004c54:	4629      	mov	r1, r5
 8004c56:	4630      	mov	r0, r6
 8004c58:	f7ff fc6a 	bl	8004530 <__swsetup_r>
 8004c5c:	b170      	cbz	r0, 8004c7c <_vfiprintf_r+0x5c>
 8004c5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c60:	07dc      	lsls	r4, r3, #31
 8004c62:	d504      	bpl.n	8004c6e <_vfiprintf_r+0x4e>
 8004c64:	f04f 30ff 	mov.w	r0, #4294967295
 8004c68:	b01d      	add	sp, #116	@ 0x74
 8004c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c6e:	89ab      	ldrh	r3, [r5, #12]
 8004c70:	0598      	lsls	r0, r3, #22
 8004c72:	d4f7      	bmi.n	8004c64 <_vfiprintf_r+0x44>
 8004c74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c76:	f7ff fd4f 	bl	8004718 <__retarget_lock_release_recursive>
 8004c7a:	e7f3      	b.n	8004c64 <_vfiprintf_r+0x44>
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c80:	2320      	movs	r3, #32
 8004c82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c86:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c8a:	2330      	movs	r3, #48	@ 0x30
 8004c8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004e3c <_vfiprintf_r+0x21c>
 8004c90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c94:	f04f 0901 	mov.w	r9, #1
 8004c98:	4623      	mov	r3, r4
 8004c9a:	469a      	mov	sl, r3
 8004c9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ca0:	b10a      	cbz	r2, 8004ca6 <_vfiprintf_r+0x86>
 8004ca2:	2a25      	cmp	r2, #37	@ 0x25
 8004ca4:	d1f9      	bne.n	8004c9a <_vfiprintf_r+0x7a>
 8004ca6:	ebba 0b04 	subs.w	fp, sl, r4
 8004caa:	d00b      	beq.n	8004cc4 <_vfiprintf_r+0xa4>
 8004cac:	465b      	mov	r3, fp
 8004cae:	4622      	mov	r2, r4
 8004cb0:	4629      	mov	r1, r5
 8004cb2:	4630      	mov	r0, r6
 8004cb4:	f7ff ffa1 	bl	8004bfa <__sfputs_r>
 8004cb8:	3001      	adds	r0, #1
 8004cba:	f000 80a7 	beq.w	8004e0c <_vfiprintf_r+0x1ec>
 8004cbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cc0:	445a      	add	r2, fp
 8004cc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cc4:	f89a 3000 	ldrb.w	r3, [sl]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 809f 	beq.w	8004e0c <_vfiprintf_r+0x1ec>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8004cd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004cd8:	f10a 0a01 	add.w	sl, sl, #1
 8004cdc:	9304      	str	r3, [sp, #16]
 8004cde:	9307      	str	r3, [sp, #28]
 8004ce0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ce4:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ce6:	4654      	mov	r4, sl
 8004ce8:	2205      	movs	r2, #5
 8004cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cee:	4853      	ldr	r0, [pc, #332]	@ (8004e3c <_vfiprintf_r+0x21c>)
 8004cf0:	f7fb fa76 	bl	80001e0 <memchr>
 8004cf4:	9a04      	ldr	r2, [sp, #16]
 8004cf6:	b9d8      	cbnz	r0, 8004d30 <_vfiprintf_r+0x110>
 8004cf8:	06d1      	lsls	r1, r2, #27
 8004cfa:	bf44      	itt	mi
 8004cfc:	2320      	movmi	r3, #32
 8004cfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d02:	0713      	lsls	r3, r2, #28
 8004d04:	bf44      	itt	mi
 8004d06:	232b      	movmi	r3, #43	@ 0x2b
 8004d08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8004d10:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d12:	d015      	beq.n	8004d40 <_vfiprintf_r+0x120>
 8004d14:	9a07      	ldr	r2, [sp, #28]
 8004d16:	4654      	mov	r4, sl
 8004d18:	2000      	movs	r0, #0
 8004d1a:	f04f 0c0a 	mov.w	ip, #10
 8004d1e:	4621      	mov	r1, r4
 8004d20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d24:	3b30      	subs	r3, #48	@ 0x30
 8004d26:	2b09      	cmp	r3, #9
 8004d28:	d94b      	bls.n	8004dc2 <_vfiprintf_r+0x1a2>
 8004d2a:	b1b0      	cbz	r0, 8004d5a <_vfiprintf_r+0x13a>
 8004d2c:	9207      	str	r2, [sp, #28]
 8004d2e:	e014      	b.n	8004d5a <_vfiprintf_r+0x13a>
 8004d30:	eba0 0308 	sub.w	r3, r0, r8
 8004d34:	fa09 f303 	lsl.w	r3, r9, r3
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	9304      	str	r3, [sp, #16]
 8004d3c:	46a2      	mov	sl, r4
 8004d3e:	e7d2      	b.n	8004ce6 <_vfiprintf_r+0xc6>
 8004d40:	9b03      	ldr	r3, [sp, #12]
 8004d42:	1d19      	adds	r1, r3, #4
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	9103      	str	r1, [sp, #12]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	bfbb      	ittet	lt
 8004d4c:	425b      	neglt	r3, r3
 8004d4e:	f042 0202 	orrlt.w	r2, r2, #2
 8004d52:	9307      	strge	r3, [sp, #28]
 8004d54:	9307      	strlt	r3, [sp, #28]
 8004d56:	bfb8      	it	lt
 8004d58:	9204      	strlt	r2, [sp, #16]
 8004d5a:	7823      	ldrb	r3, [r4, #0]
 8004d5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d5e:	d10a      	bne.n	8004d76 <_vfiprintf_r+0x156>
 8004d60:	7863      	ldrb	r3, [r4, #1]
 8004d62:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d64:	d132      	bne.n	8004dcc <_vfiprintf_r+0x1ac>
 8004d66:	9b03      	ldr	r3, [sp, #12]
 8004d68:	1d1a      	adds	r2, r3, #4
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	9203      	str	r2, [sp, #12]
 8004d6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d72:	3402      	adds	r4, #2
 8004d74:	9305      	str	r3, [sp, #20]
 8004d76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004e4c <_vfiprintf_r+0x22c>
 8004d7a:	7821      	ldrb	r1, [r4, #0]
 8004d7c:	2203      	movs	r2, #3
 8004d7e:	4650      	mov	r0, sl
 8004d80:	f7fb fa2e 	bl	80001e0 <memchr>
 8004d84:	b138      	cbz	r0, 8004d96 <_vfiprintf_r+0x176>
 8004d86:	9b04      	ldr	r3, [sp, #16]
 8004d88:	eba0 000a 	sub.w	r0, r0, sl
 8004d8c:	2240      	movs	r2, #64	@ 0x40
 8004d8e:	4082      	lsls	r2, r0
 8004d90:	4313      	orrs	r3, r2
 8004d92:	3401      	adds	r4, #1
 8004d94:	9304      	str	r3, [sp, #16]
 8004d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d9a:	4829      	ldr	r0, [pc, #164]	@ (8004e40 <_vfiprintf_r+0x220>)
 8004d9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004da0:	2206      	movs	r2, #6
 8004da2:	f7fb fa1d 	bl	80001e0 <memchr>
 8004da6:	2800      	cmp	r0, #0
 8004da8:	d03f      	beq.n	8004e2a <_vfiprintf_r+0x20a>
 8004daa:	4b26      	ldr	r3, [pc, #152]	@ (8004e44 <_vfiprintf_r+0x224>)
 8004dac:	bb1b      	cbnz	r3, 8004df6 <_vfiprintf_r+0x1d6>
 8004dae:	9b03      	ldr	r3, [sp, #12]
 8004db0:	3307      	adds	r3, #7
 8004db2:	f023 0307 	bic.w	r3, r3, #7
 8004db6:	3308      	adds	r3, #8
 8004db8:	9303      	str	r3, [sp, #12]
 8004dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dbc:	443b      	add	r3, r7
 8004dbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dc0:	e76a      	b.n	8004c98 <_vfiprintf_r+0x78>
 8004dc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004dc6:	460c      	mov	r4, r1
 8004dc8:	2001      	movs	r0, #1
 8004dca:	e7a8      	b.n	8004d1e <_vfiprintf_r+0xfe>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	3401      	adds	r4, #1
 8004dd0:	9305      	str	r3, [sp, #20]
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	f04f 0c0a 	mov.w	ip, #10
 8004dd8:	4620      	mov	r0, r4
 8004dda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004dde:	3a30      	subs	r2, #48	@ 0x30
 8004de0:	2a09      	cmp	r2, #9
 8004de2:	d903      	bls.n	8004dec <_vfiprintf_r+0x1cc>
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d0c6      	beq.n	8004d76 <_vfiprintf_r+0x156>
 8004de8:	9105      	str	r1, [sp, #20]
 8004dea:	e7c4      	b.n	8004d76 <_vfiprintf_r+0x156>
 8004dec:	fb0c 2101 	mla	r1, ip, r1, r2
 8004df0:	4604      	mov	r4, r0
 8004df2:	2301      	movs	r3, #1
 8004df4:	e7f0      	b.n	8004dd8 <_vfiprintf_r+0x1b8>
 8004df6:	ab03      	add	r3, sp, #12
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	462a      	mov	r2, r5
 8004dfc:	4b12      	ldr	r3, [pc, #72]	@ (8004e48 <_vfiprintf_r+0x228>)
 8004dfe:	a904      	add	r1, sp, #16
 8004e00:	4630      	mov	r0, r6
 8004e02:	f3af 8000 	nop.w
 8004e06:	4607      	mov	r7, r0
 8004e08:	1c78      	adds	r0, r7, #1
 8004e0a:	d1d6      	bne.n	8004dba <_vfiprintf_r+0x19a>
 8004e0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e0e:	07d9      	lsls	r1, r3, #31
 8004e10:	d405      	bmi.n	8004e1e <_vfiprintf_r+0x1fe>
 8004e12:	89ab      	ldrh	r3, [r5, #12]
 8004e14:	059a      	lsls	r2, r3, #22
 8004e16:	d402      	bmi.n	8004e1e <_vfiprintf_r+0x1fe>
 8004e18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e1a:	f7ff fc7d 	bl	8004718 <__retarget_lock_release_recursive>
 8004e1e:	89ab      	ldrh	r3, [r5, #12]
 8004e20:	065b      	lsls	r3, r3, #25
 8004e22:	f53f af1f 	bmi.w	8004c64 <_vfiprintf_r+0x44>
 8004e26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e28:	e71e      	b.n	8004c68 <_vfiprintf_r+0x48>
 8004e2a:	ab03      	add	r3, sp, #12
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	462a      	mov	r2, r5
 8004e30:	4b05      	ldr	r3, [pc, #20]	@ (8004e48 <_vfiprintf_r+0x228>)
 8004e32:	a904      	add	r1, sp, #16
 8004e34:	4630      	mov	r0, r6
 8004e36:	f000 f879 	bl	8004f2c <_printf_i>
 8004e3a:	e7e4      	b.n	8004e06 <_vfiprintf_r+0x1e6>
 8004e3c:	08005698 	.word	0x08005698
 8004e40:	080056a2 	.word	0x080056a2
 8004e44:	00000000 	.word	0x00000000
 8004e48:	08004bfb 	.word	0x08004bfb
 8004e4c:	0800569e 	.word	0x0800569e

08004e50 <_printf_common>:
 8004e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e54:	4616      	mov	r6, r2
 8004e56:	4698      	mov	r8, r3
 8004e58:	688a      	ldr	r2, [r1, #8]
 8004e5a:	690b      	ldr	r3, [r1, #16]
 8004e5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e60:	4293      	cmp	r3, r2
 8004e62:	bfb8      	it	lt
 8004e64:	4613      	movlt	r3, r2
 8004e66:	6033      	str	r3, [r6, #0]
 8004e68:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e6c:	4607      	mov	r7, r0
 8004e6e:	460c      	mov	r4, r1
 8004e70:	b10a      	cbz	r2, 8004e76 <_printf_common+0x26>
 8004e72:	3301      	adds	r3, #1
 8004e74:	6033      	str	r3, [r6, #0]
 8004e76:	6823      	ldr	r3, [r4, #0]
 8004e78:	0699      	lsls	r1, r3, #26
 8004e7a:	bf42      	ittt	mi
 8004e7c:	6833      	ldrmi	r3, [r6, #0]
 8004e7e:	3302      	addmi	r3, #2
 8004e80:	6033      	strmi	r3, [r6, #0]
 8004e82:	6825      	ldr	r5, [r4, #0]
 8004e84:	f015 0506 	ands.w	r5, r5, #6
 8004e88:	d106      	bne.n	8004e98 <_printf_common+0x48>
 8004e8a:	f104 0a19 	add.w	sl, r4, #25
 8004e8e:	68e3      	ldr	r3, [r4, #12]
 8004e90:	6832      	ldr	r2, [r6, #0]
 8004e92:	1a9b      	subs	r3, r3, r2
 8004e94:	42ab      	cmp	r3, r5
 8004e96:	dc26      	bgt.n	8004ee6 <_printf_common+0x96>
 8004e98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e9c:	6822      	ldr	r2, [r4, #0]
 8004e9e:	3b00      	subs	r3, #0
 8004ea0:	bf18      	it	ne
 8004ea2:	2301      	movne	r3, #1
 8004ea4:	0692      	lsls	r2, r2, #26
 8004ea6:	d42b      	bmi.n	8004f00 <_printf_common+0xb0>
 8004ea8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004eac:	4641      	mov	r1, r8
 8004eae:	4638      	mov	r0, r7
 8004eb0:	47c8      	blx	r9
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	d01e      	beq.n	8004ef4 <_printf_common+0xa4>
 8004eb6:	6823      	ldr	r3, [r4, #0]
 8004eb8:	6922      	ldr	r2, [r4, #16]
 8004eba:	f003 0306 	and.w	r3, r3, #6
 8004ebe:	2b04      	cmp	r3, #4
 8004ec0:	bf02      	ittt	eq
 8004ec2:	68e5      	ldreq	r5, [r4, #12]
 8004ec4:	6833      	ldreq	r3, [r6, #0]
 8004ec6:	1aed      	subeq	r5, r5, r3
 8004ec8:	68a3      	ldr	r3, [r4, #8]
 8004eca:	bf0c      	ite	eq
 8004ecc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ed0:	2500      	movne	r5, #0
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	bfc4      	itt	gt
 8004ed6:	1a9b      	subgt	r3, r3, r2
 8004ed8:	18ed      	addgt	r5, r5, r3
 8004eda:	2600      	movs	r6, #0
 8004edc:	341a      	adds	r4, #26
 8004ede:	42b5      	cmp	r5, r6
 8004ee0:	d11a      	bne.n	8004f18 <_printf_common+0xc8>
 8004ee2:	2000      	movs	r0, #0
 8004ee4:	e008      	b.n	8004ef8 <_printf_common+0xa8>
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	4652      	mov	r2, sl
 8004eea:	4641      	mov	r1, r8
 8004eec:	4638      	mov	r0, r7
 8004eee:	47c8      	blx	r9
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d103      	bne.n	8004efc <_printf_common+0xac>
 8004ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004efc:	3501      	adds	r5, #1
 8004efe:	e7c6      	b.n	8004e8e <_printf_common+0x3e>
 8004f00:	18e1      	adds	r1, r4, r3
 8004f02:	1c5a      	adds	r2, r3, #1
 8004f04:	2030      	movs	r0, #48	@ 0x30
 8004f06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f0a:	4422      	add	r2, r4
 8004f0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f14:	3302      	adds	r3, #2
 8004f16:	e7c7      	b.n	8004ea8 <_printf_common+0x58>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	4622      	mov	r2, r4
 8004f1c:	4641      	mov	r1, r8
 8004f1e:	4638      	mov	r0, r7
 8004f20:	47c8      	blx	r9
 8004f22:	3001      	adds	r0, #1
 8004f24:	d0e6      	beq.n	8004ef4 <_printf_common+0xa4>
 8004f26:	3601      	adds	r6, #1
 8004f28:	e7d9      	b.n	8004ede <_printf_common+0x8e>
	...

08004f2c <_printf_i>:
 8004f2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f30:	7e0f      	ldrb	r7, [r1, #24]
 8004f32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f34:	2f78      	cmp	r7, #120	@ 0x78
 8004f36:	4691      	mov	r9, r2
 8004f38:	4680      	mov	r8, r0
 8004f3a:	460c      	mov	r4, r1
 8004f3c:	469a      	mov	sl, r3
 8004f3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f42:	d807      	bhi.n	8004f54 <_printf_i+0x28>
 8004f44:	2f62      	cmp	r7, #98	@ 0x62
 8004f46:	d80a      	bhi.n	8004f5e <_printf_i+0x32>
 8004f48:	2f00      	cmp	r7, #0
 8004f4a:	f000 80d1 	beq.w	80050f0 <_printf_i+0x1c4>
 8004f4e:	2f58      	cmp	r7, #88	@ 0x58
 8004f50:	f000 80b8 	beq.w	80050c4 <_printf_i+0x198>
 8004f54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f5c:	e03a      	b.n	8004fd4 <_printf_i+0xa8>
 8004f5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f62:	2b15      	cmp	r3, #21
 8004f64:	d8f6      	bhi.n	8004f54 <_printf_i+0x28>
 8004f66:	a101      	add	r1, pc, #4	@ (adr r1, 8004f6c <_printf_i+0x40>)
 8004f68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f6c:	08004fc5 	.word	0x08004fc5
 8004f70:	08004fd9 	.word	0x08004fd9
 8004f74:	08004f55 	.word	0x08004f55
 8004f78:	08004f55 	.word	0x08004f55
 8004f7c:	08004f55 	.word	0x08004f55
 8004f80:	08004f55 	.word	0x08004f55
 8004f84:	08004fd9 	.word	0x08004fd9
 8004f88:	08004f55 	.word	0x08004f55
 8004f8c:	08004f55 	.word	0x08004f55
 8004f90:	08004f55 	.word	0x08004f55
 8004f94:	08004f55 	.word	0x08004f55
 8004f98:	080050d7 	.word	0x080050d7
 8004f9c:	08005003 	.word	0x08005003
 8004fa0:	08005091 	.word	0x08005091
 8004fa4:	08004f55 	.word	0x08004f55
 8004fa8:	08004f55 	.word	0x08004f55
 8004fac:	080050f9 	.word	0x080050f9
 8004fb0:	08004f55 	.word	0x08004f55
 8004fb4:	08005003 	.word	0x08005003
 8004fb8:	08004f55 	.word	0x08004f55
 8004fbc:	08004f55 	.word	0x08004f55
 8004fc0:	08005099 	.word	0x08005099
 8004fc4:	6833      	ldr	r3, [r6, #0]
 8004fc6:	1d1a      	adds	r2, r3, #4
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	6032      	str	r2, [r6, #0]
 8004fcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e09c      	b.n	8005112 <_printf_i+0x1e6>
 8004fd8:	6833      	ldr	r3, [r6, #0]
 8004fda:	6820      	ldr	r0, [r4, #0]
 8004fdc:	1d19      	adds	r1, r3, #4
 8004fde:	6031      	str	r1, [r6, #0]
 8004fe0:	0606      	lsls	r6, r0, #24
 8004fe2:	d501      	bpl.n	8004fe8 <_printf_i+0xbc>
 8004fe4:	681d      	ldr	r5, [r3, #0]
 8004fe6:	e003      	b.n	8004ff0 <_printf_i+0xc4>
 8004fe8:	0645      	lsls	r5, r0, #25
 8004fea:	d5fb      	bpl.n	8004fe4 <_printf_i+0xb8>
 8004fec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ff0:	2d00      	cmp	r5, #0
 8004ff2:	da03      	bge.n	8004ffc <_printf_i+0xd0>
 8004ff4:	232d      	movs	r3, #45	@ 0x2d
 8004ff6:	426d      	negs	r5, r5
 8004ff8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ffc:	4858      	ldr	r0, [pc, #352]	@ (8005160 <_printf_i+0x234>)
 8004ffe:	230a      	movs	r3, #10
 8005000:	e011      	b.n	8005026 <_printf_i+0xfa>
 8005002:	6821      	ldr	r1, [r4, #0]
 8005004:	6833      	ldr	r3, [r6, #0]
 8005006:	0608      	lsls	r0, r1, #24
 8005008:	f853 5b04 	ldr.w	r5, [r3], #4
 800500c:	d402      	bmi.n	8005014 <_printf_i+0xe8>
 800500e:	0649      	lsls	r1, r1, #25
 8005010:	bf48      	it	mi
 8005012:	b2ad      	uxthmi	r5, r5
 8005014:	2f6f      	cmp	r7, #111	@ 0x6f
 8005016:	4852      	ldr	r0, [pc, #328]	@ (8005160 <_printf_i+0x234>)
 8005018:	6033      	str	r3, [r6, #0]
 800501a:	bf14      	ite	ne
 800501c:	230a      	movne	r3, #10
 800501e:	2308      	moveq	r3, #8
 8005020:	2100      	movs	r1, #0
 8005022:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005026:	6866      	ldr	r6, [r4, #4]
 8005028:	60a6      	str	r6, [r4, #8]
 800502a:	2e00      	cmp	r6, #0
 800502c:	db05      	blt.n	800503a <_printf_i+0x10e>
 800502e:	6821      	ldr	r1, [r4, #0]
 8005030:	432e      	orrs	r6, r5
 8005032:	f021 0104 	bic.w	r1, r1, #4
 8005036:	6021      	str	r1, [r4, #0]
 8005038:	d04b      	beq.n	80050d2 <_printf_i+0x1a6>
 800503a:	4616      	mov	r6, r2
 800503c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005040:	fb03 5711 	mls	r7, r3, r1, r5
 8005044:	5dc7      	ldrb	r7, [r0, r7]
 8005046:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800504a:	462f      	mov	r7, r5
 800504c:	42bb      	cmp	r3, r7
 800504e:	460d      	mov	r5, r1
 8005050:	d9f4      	bls.n	800503c <_printf_i+0x110>
 8005052:	2b08      	cmp	r3, #8
 8005054:	d10b      	bne.n	800506e <_printf_i+0x142>
 8005056:	6823      	ldr	r3, [r4, #0]
 8005058:	07df      	lsls	r7, r3, #31
 800505a:	d508      	bpl.n	800506e <_printf_i+0x142>
 800505c:	6923      	ldr	r3, [r4, #16]
 800505e:	6861      	ldr	r1, [r4, #4]
 8005060:	4299      	cmp	r1, r3
 8005062:	bfde      	ittt	le
 8005064:	2330      	movle	r3, #48	@ 0x30
 8005066:	f806 3c01 	strble.w	r3, [r6, #-1]
 800506a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800506e:	1b92      	subs	r2, r2, r6
 8005070:	6122      	str	r2, [r4, #16]
 8005072:	f8cd a000 	str.w	sl, [sp]
 8005076:	464b      	mov	r3, r9
 8005078:	aa03      	add	r2, sp, #12
 800507a:	4621      	mov	r1, r4
 800507c:	4640      	mov	r0, r8
 800507e:	f7ff fee7 	bl	8004e50 <_printf_common>
 8005082:	3001      	adds	r0, #1
 8005084:	d14a      	bne.n	800511c <_printf_i+0x1f0>
 8005086:	f04f 30ff 	mov.w	r0, #4294967295
 800508a:	b004      	add	sp, #16
 800508c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005090:	6823      	ldr	r3, [r4, #0]
 8005092:	f043 0320 	orr.w	r3, r3, #32
 8005096:	6023      	str	r3, [r4, #0]
 8005098:	4832      	ldr	r0, [pc, #200]	@ (8005164 <_printf_i+0x238>)
 800509a:	2778      	movs	r7, #120	@ 0x78
 800509c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050a0:	6823      	ldr	r3, [r4, #0]
 80050a2:	6831      	ldr	r1, [r6, #0]
 80050a4:	061f      	lsls	r7, r3, #24
 80050a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80050aa:	d402      	bmi.n	80050b2 <_printf_i+0x186>
 80050ac:	065f      	lsls	r7, r3, #25
 80050ae:	bf48      	it	mi
 80050b0:	b2ad      	uxthmi	r5, r5
 80050b2:	6031      	str	r1, [r6, #0]
 80050b4:	07d9      	lsls	r1, r3, #31
 80050b6:	bf44      	itt	mi
 80050b8:	f043 0320 	orrmi.w	r3, r3, #32
 80050bc:	6023      	strmi	r3, [r4, #0]
 80050be:	b11d      	cbz	r5, 80050c8 <_printf_i+0x19c>
 80050c0:	2310      	movs	r3, #16
 80050c2:	e7ad      	b.n	8005020 <_printf_i+0xf4>
 80050c4:	4826      	ldr	r0, [pc, #152]	@ (8005160 <_printf_i+0x234>)
 80050c6:	e7e9      	b.n	800509c <_printf_i+0x170>
 80050c8:	6823      	ldr	r3, [r4, #0]
 80050ca:	f023 0320 	bic.w	r3, r3, #32
 80050ce:	6023      	str	r3, [r4, #0]
 80050d0:	e7f6      	b.n	80050c0 <_printf_i+0x194>
 80050d2:	4616      	mov	r6, r2
 80050d4:	e7bd      	b.n	8005052 <_printf_i+0x126>
 80050d6:	6833      	ldr	r3, [r6, #0]
 80050d8:	6825      	ldr	r5, [r4, #0]
 80050da:	6961      	ldr	r1, [r4, #20]
 80050dc:	1d18      	adds	r0, r3, #4
 80050de:	6030      	str	r0, [r6, #0]
 80050e0:	062e      	lsls	r6, r5, #24
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	d501      	bpl.n	80050ea <_printf_i+0x1be>
 80050e6:	6019      	str	r1, [r3, #0]
 80050e8:	e002      	b.n	80050f0 <_printf_i+0x1c4>
 80050ea:	0668      	lsls	r0, r5, #25
 80050ec:	d5fb      	bpl.n	80050e6 <_printf_i+0x1ba>
 80050ee:	8019      	strh	r1, [r3, #0]
 80050f0:	2300      	movs	r3, #0
 80050f2:	6123      	str	r3, [r4, #16]
 80050f4:	4616      	mov	r6, r2
 80050f6:	e7bc      	b.n	8005072 <_printf_i+0x146>
 80050f8:	6833      	ldr	r3, [r6, #0]
 80050fa:	1d1a      	adds	r2, r3, #4
 80050fc:	6032      	str	r2, [r6, #0]
 80050fe:	681e      	ldr	r6, [r3, #0]
 8005100:	6862      	ldr	r2, [r4, #4]
 8005102:	2100      	movs	r1, #0
 8005104:	4630      	mov	r0, r6
 8005106:	f7fb f86b 	bl	80001e0 <memchr>
 800510a:	b108      	cbz	r0, 8005110 <_printf_i+0x1e4>
 800510c:	1b80      	subs	r0, r0, r6
 800510e:	6060      	str	r0, [r4, #4]
 8005110:	6863      	ldr	r3, [r4, #4]
 8005112:	6123      	str	r3, [r4, #16]
 8005114:	2300      	movs	r3, #0
 8005116:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800511a:	e7aa      	b.n	8005072 <_printf_i+0x146>
 800511c:	6923      	ldr	r3, [r4, #16]
 800511e:	4632      	mov	r2, r6
 8005120:	4649      	mov	r1, r9
 8005122:	4640      	mov	r0, r8
 8005124:	47d0      	blx	sl
 8005126:	3001      	adds	r0, #1
 8005128:	d0ad      	beq.n	8005086 <_printf_i+0x15a>
 800512a:	6823      	ldr	r3, [r4, #0]
 800512c:	079b      	lsls	r3, r3, #30
 800512e:	d413      	bmi.n	8005158 <_printf_i+0x22c>
 8005130:	68e0      	ldr	r0, [r4, #12]
 8005132:	9b03      	ldr	r3, [sp, #12]
 8005134:	4298      	cmp	r0, r3
 8005136:	bfb8      	it	lt
 8005138:	4618      	movlt	r0, r3
 800513a:	e7a6      	b.n	800508a <_printf_i+0x15e>
 800513c:	2301      	movs	r3, #1
 800513e:	4632      	mov	r2, r6
 8005140:	4649      	mov	r1, r9
 8005142:	4640      	mov	r0, r8
 8005144:	47d0      	blx	sl
 8005146:	3001      	adds	r0, #1
 8005148:	d09d      	beq.n	8005086 <_printf_i+0x15a>
 800514a:	3501      	adds	r5, #1
 800514c:	68e3      	ldr	r3, [r4, #12]
 800514e:	9903      	ldr	r1, [sp, #12]
 8005150:	1a5b      	subs	r3, r3, r1
 8005152:	42ab      	cmp	r3, r5
 8005154:	dcf2      	bgt.n	800513c <_printf_i+0x210>
 8005156:	e7eb      	b.n	8005130 <_printf_i+0x204>
 8005158:	2500      	movs	r5, #0
 800515a:	f104 0619 	add.w	r6, r4, #25
 800515e:	e7f5      	b.n	800514c <_printf_i+0x220>
 8005160:	080056a9 	.word	0x080056a9
 8005164:	080056ba 	.word	0x080056ba

08005168 <__sflush_r>:
 8005168:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800516c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005170:	0716      	lsls	r6, r2, #28
 8005172:	4605      	mov	r5, r0
 8005174:	460c      	mov	r4, r1
 8005176:	d454      	bmi.n	8005222 <__sflush_r+0xba>
 8005178:	684b      	ldr	r3, [r1, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	dc02      	bgt.n	8005184 <__sflush_r+0x1c>
 800517e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	dd48      	ble.n	8005216 <__sflush_r+0xae>
 8005184:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005186:	2e00      	cmp	r6, #0
 8005188:	d045      	beq.n	8005216 <__sflush_r+0xae>
 800518a:	2300      	movs	r3, #0
 800518c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005190:	682f      	ldr	r7, [r5, #0]
 8005192:	6a21      	ldr	r1, [r4, #32]
 8005194:	602b      	str	r3, [r5, #0]
 8005196:	d030      	beq.n	80051fa <__sflush_r+0x92>
 8005198:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800519a:	89a3      	ldrh	r3, [r4, #12]
 800519c:	0759      	lsls	r1, r3, #29
 800519e:	d505      	bpl.n	80051ac <__sflush_r+0x44>
 80051a0:	6863      	ldr	r3, [r4, #4]
 80051a2:	1ad2      	subs	r2, r2, r3
 80051a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051a6:	b10b      	cbz	r3, 80051ac <__sflush_r+0x44>
 80051a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051aa:	1ad2      	subs	r2, r2, r3
 80051ac:	2300      	movs	r3, #0
 80051ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051b0:	6a21      	ldr	r1, [r4, #32]
 80051b2:	4628      	mov	r0, r5
 80051b4:	47b0      	blx	r6
 80051b6:	1c43      	adds	r3, r0, #1
 80051b8:	89a3      	ldrh	r3, [r4, #12]
 80051ba:	d106      	bne.n	80051ca <__sflush_r+0x62>
 80051bc:	6829      	ldr	r1, [r5, #0]
 80051be:	291d      	cmp	r1, #29
 80051c0:	d82b      	bhi.n	800521a <__sflush_r+0xb2>
 80051c2:	4a2a      	ldr	r2, [pc, #168]	@ (800526c <__sflush_r+0x104>)
 80051c4:	40ca      	lsrs	r2, r1
 80051c6:	07d6      	lsls	r6, r2, #31
 80051c8:	d527      	bpl.n	800521a <__sflush_r+0xb2>
 80051ca:	2200      	movs	r2, #0
 80051cc:	6062      	str	r2, [r4, #4]
 80051ce:	04d9      	lsls	r1, r3, #19
 80051d0:	6922      	ldr	r2, [r4, #16]
 80051d2:	6022      	str	r2, [r4, #0]
 80051d4:	d504      	bpl.n	80051e0 <__sflush_r+0x78>
 80051d6:	1c42      	adds	r2, r0, #1
 80051d8:	d101      	bne.n	80051de <__sflush_r+0x76>
 80051da:	682b      	ldr	r3, [r5, #0]
 80051dc:	b903      	cbnz	r3, 80051e0 <__sflush_r+0x78>
 80051de:	6560      	str	r0, [r4, #84]	@ 0x54
 80051e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80051e2:	602f      	str	r7, [r5, #0]
 80051e4:	b1b9      	cbz	r1, 8005216 <__sflush_r+0xae>
 80051e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80051ea:	4299      	cmp	r1, r3
 80051ec:	d002      	beq.n	80051f4 <__sflush_r+0x8c>
 80051ee:	4628      	mov	r0, r5
 80051f0:	f7ff fa94 	bl	800471c <_free_r>
 80051f4:	2300      	movs	r3, #0
 80051f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80051f8:	e00d      	b.n	8005216 <__sflush_r+0xae>
 80051fa:	2301      	movs	r3, #1
 80051fc:	4628      	mov	r0, r5
 80051fe:	47b0      	blx	r6
 8005200:	4602      	mov	r2, r0
 8005202:	1c50      	adds	r0, r2, #1
 8005204:	d1c9      	bne.n	800519a <__sflush_r+0x32>
 8005206:	682b      	ldr	r3, [r5, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d0c6      	beq.n	800519a <__sflush_r+0x32>
 800520c:	2b1d      	cmp	r3, #29
 800520e:	d001      	beq.n	8005214 <__sflush_r+0xac>
 8005210:	2b16      	cmp	r3, #22
 8005212:	d11e      	bne.n	8005252 <__sflush_r+0xea>
 8005214:	602f      	str	r7, [r5, #0]
 8005216:	2000      	movs	r0, #0
 8005218:	e022      	b.n	8005260 <__sflush_r+0xf8>
 800521a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800521e:	b21b      	sxth	r3, r3
 8005220:	e01b      	b.n	800525a <__sflush_r+0xf2>
 8005222:	690f      	ldr	r7, [r1, #16]
 8005224:	2f00      	cmp	r7, #0
 8005226:	d0f6      	beq.n	8005216 <__sflush_r+0xae>
 8005228:	0793      	lsls	r3, r2, #30
 800522a:	680e      	ldr	r6, [r1, #0]
 800522c:	bf08      	it	eq
 800522e:	694b      	ldreq	r3, [r1, #20]
 8005230:	600f      	str	r7, [r1, #0]
 8005232:	bf18      	it	ne
 8005234:	2300      	movne	r3, #0
 8005236:	eba6 0807 	sub.w	r8, r6, r7
 800523a:	608b      	str	r3, [r1, #8]
 800523c:	f1b8 0f00 	cmp.w	r8, #0
 8005240:	dde9      	ble.n	8005216 <__sflush_r+0xae>
 8005242:	6a21      	ldr	r1, [r4, #32]
 8005244:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005246:	4643      	mov	r3, r8
 8005248:	463a      	mov	r2, r7
 800524a:	4628      	mov	r0, r5
 800524c:	47b0      	blx	r6
 800524e:	2800      	cmp	r0, #0
 8005250:	dc08      	bgt.n	8005264 <__sflush_r+0xfc>
 8005252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005256:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800525a:	81a3      	strh	r3, [r4, #12]
 800525c:	f04f 30ff 	mov.w	r0, #4294967295
 8005260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005264:	4407      	add	r7, r0
 8005266:	eba8 0800 	sub.w	r8, r8, r0
 800526a:	e7e7      	b.n	800523c <__sflush_r+0xd4>
 800526c:	20400001 	.word	0x20400001

08005270 <_fflush_r>:
 8005270:	b538      	push	{r3, r4, r5, lr}
 8005272:	690b      	ldr	r3, [r1, #16]
 8005274:	4605      	mov	r5, r0
 8005276:	460c      	mov	r4, r1
 8005278:	b913      	cbnz	r3, 8005280 <_fflush_r+0x10>
 800527a:	2500      	movs	r5, #0
 800527c:	4628      	mov	r0, r5
 800527e:	bd38      	pop	{r3, r4, r5, pc}
 8005280:	b118      	cbz	r0, 800528a <_fflush_r+0x1a>
 8005282:	6a03      	ldr	r3, [r0, #32]
 8005284:	b90b      	cbnz	r3, 800528a <_fflush_r+0x1a>
 8005286:	f7fe ff41 	bl	800410c <__sinit>
 800528a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0f3      	beq.n	800527a <_fflush_r+0xa>
 8005292:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005294:	07d0      	lsls	r0, r2, #31
 8005296:	d404      	bmi.n	80052a2 <_fflush_r+0x32>
 8005298:	0599      	lsls	r1, r3, #22
 800529a:	d402      	bmi.n	80052a2 <_fflush_r+0x32>
 800529c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800529e:	f7ff fa3a 	bl	8004716 <__retarget_lock_acquire_recursive>
 80052a2:	4628      	mov	r0, r5
 80052a4:	4621      	mov	r1, r4
 80052a6:	f7ff ff5f 	bl	8005168 <__sflush_r>
 80052aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052ac:	07da      	lsls	r2, r3, #31
 80052ae:	4605      	mov	r5, r0
 80052b0:	d4e4      	bmi.n	800527c <_fflush_r+0xc>
 80052b2:	89a3      	ldrh	r3, [r4, #12]
 80052b4:	059b      	lsls	r3, r3, #22
 80052b6:	d4e1      	bmi.n	800527c <_fflush_r+0xc>
 80052b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052ba:	f7ff fa2d 	bl	8004718 <__retarget_lock_release_recursive>
 80052be:	e7dd      	b.n	800527c <_fflush_r+0xc>

080052c0 <__swhatbuf_r>:
 80052c0:	b570      	push	{r4, r5, r6, lr}
 80052c2:	460c      	mov	r4, r1
 80052c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c8:	2900      	cmp	r1, #0
 80052ca:	b096      	sub	sp, #88	@ 0x58
 80052cc:	4615      	mov	r5, r2
 80052ce:	461e      	mov	r6, r3
 80052d0:	da0d      	bge.n	80052ee <__swhatbuf_r+0x2e>
 80052d2:	89a3      	ldrh	r3, [r4, #12]
 80052d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80052d8:	f04f 0100 	mov.w	r1, #0
 80052dc:	bf14      	ite	ne
 80052de:	2340      	movne	r3, #64	@ 0x40
 80052e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80052e4:	2000      	movs	r0, #0
 80052e6:	6031      	str	r1, [r6, #0]
 80052e8:	602b      	str	r3, [r5, #0]
 80052ea:	b016      	add	sp, #88	@ 0x58
 80052ec:	bd70      	pop	{r4, r5, r6, pc}
 80052ee:	466a      	mov	r2, sp
 80052f0:	f000 f862 	bl	80053b8 <_fstat_r>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	dbec      	blt.n	80052d2 <__swhatbuf_r+0x12>
 80052f8:	9901      	ldr	r1, [sp, #4]
 80052fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80052fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005302:	4259      	negs	r1, r3
 8005304:	4159      	adcs	r1, r3
 8005306:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800530a:	e7eb      	b.n	80052e4 <__swhatbuf_r+0x24>

0800530c <__smakebuf_r>:
 800530c:	898b      	ldrh	r3, [r1, #12]
 800530e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005310:	079d      	lsls	r5, r3, #30
 8005312:	4606      	mov	r6, r0
 8005314:	460c      	mov	r4, r1
 8005316:	d507      	bpl.n	8005328 <__smakebuf_r+0x1c>
 8005318:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	6123      	str	r3, [r4, #16]
 8005320:	2301      	movs	r3, #1
 8005322:	6163      	str	r3, [r4, #20]
 8005324:	b003      	add	sp, #12
 8005326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005328:	ab01      	add	r3, sp, #4
 800532a:	466a      	mov	r2, sp
 800532c:	f7ff ffc8 	bl	80052c0 <__swhatbuf_r>
 8005330:	9f00      	ldr	r7, [sp, #0]
 8005332:	4605      	mov	r5, r0
 8005334:	4639      	mov	r1, r7
 8005336:	4630      	mov	r0, r6
 8005338:	f7ff fa64 	bl	8004804 <_malloc_r>
 800533c:	b948      	cbnz	r0, 8005352 <__smakebuf_r+0x46>
 800533e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005342:	059a      	lsls	r2, r3, #22
 8005344:	d4ee      	bmi.n	8005324 <__smakebuf_r+0x18>
 8005346:	f023 0303 	bic.w	r3, r3, #3
 800534a:	f043 0302 	orr.w	r3, r3, #2
 800534e:	81a3      	strh	r3, [r4, #12]
 8005350:	e7e2      	b.n	8005318 <__smakebuf_r+0xc>
 8005352:	89a3      	ldrh	r3, [r4, #12]
 8005354:	6020      	str	r0, [r4, #0]
 8005356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800535a:	81a3      	strh	r3, [r4, #12]
 800535c:	9b01      	ldr	r3, [sp, #4]
 800535e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005362:	b15b      	cbz	r3, 800537c <__smakebuf_r+0x70>
 8005364:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005368:	4630      	mov	r0, r6
 800536a:	f000 f837 	bl	80053dc <_isatty_r>
 800536e:	b128      	cbz	r0, 800537c <__smakebuf_r+0x70>
 8005370:	89a3      	ldrh	r3, [r4, #12]
 8005372:	f023 0303 	bic.w	r3, r3, #3
 8005376:	f043 0301 	orr.w	r3, r3, #1
 800537a:	81a3      	strh	r3, [r4, #12]
 800537c:	89a3      	ldrh	r3, [r4, #12]
 800537e:	431d      	orrs	r5, r3
 8005380:	81a5      	strh	r5, [r4, #12]
 8005382:	e7cf      	b.n	8005324 <__smakebuf_r+0x18>

08005384 <memmove>:
 8005384:	4288      	cmp	r0, r1
 8005386:	b510      	push	{r4, lr}
 8005388:	eb01 0402 	add.w	r4, r1, r2
 800538c:	d902      	bls.n	8005394 <memmove+0x10>
 800538e:	4284      	cmp	r4, r0
 8005390:	4623      	mov	r3, r4
 8005392:	d807      	bhi.n	80053a4 <memmove+0x20>
 8005394:	1e43      	subs	r3, r0, #1
 8005396:	42a1      	cmp	r1, r4
 8005398:	d008      	beq.n	80053ac <memmove+0x28>
 800539a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800539e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053a2:	e7f8      	b.n	8005396 <memmove+0x12>
 80053a4:	4402      	add	r2, r0
 80053a6:	4601      	mov	r1, r0
 80053a8:	428a      	cmp	r2, r1
 80053aa:	d100      	bne.n	80053ae <memmove+0x2a>
 80053ac:	bd10      	pop	{r4, pc}
 80053ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053b6:	e7f7      	b.n	80053a8 <memmove+0x24>

080053b8 <_fstat_r>:
 80053b8:	b538      	push	{r3, r4, r5, lr}
 80053ba:	4d07      	ldr	r5, [pc, #28]	@ (80053d8 <_fstat_r+0x20>)
 80053bc:	2300      	movs	r3, #0
 80053be:	4604      	mov	r4, r0
 80053c0:	4608      	mov	r0, r1
 80053c2:	4611      	mov	r1, r2
 80053c4:	602b      	str	r3, [r5, #0]
 80053c6:	f7fc fa2d 	bl	8001824 <_fstat>
 80053ca:	1c43      	adds	r3, r0, #1
 80053cc:	d102      	bne.n	80053d4 <_fstat_r+0x1c>
 80053ce:	682b      	ldr	r3, [r5, #0]
 80053d0:	b103      	cbz	r3, 80053d4 <_fstat_r+0x1c>
 80053d2:	6023      	str	r3, [r4, #0]
 80053d4:	bd38      	pop	{r3, r4, r5, pc}
 80053d6:	bf00      	nop
 80053d8:	2000032c 	.word	0x2000032c

080053dc <_isatty_r>:
 80053dc:	b538      	push	{r3, r4, r5, lr}
 80053de:	4d06      	ldr	r5, [pc, #24]	@ (80053f8 <_isatty_r+0x1c>)
 80053e0:	2300      	movs	r3, #0
 80053e2:	4604      	mov	r4, r0
 80053e4:	4608      	mov	r0, r1
 80053e6:	602b      	str	r3, [r5, #0]
 80053e8:	f7fc fa2c 	bl	8001844 <_isatty>
 80053ec:	1c43      	adds	r3, r0, #1
 80053ee:	d102      	bne.n	80053f6 <_isatty_r+0x1a>
 80053f0:	682b      	ldr	r3, [r5, #0]
 80053f2:	b103      	cbz	r3, 80053f6 <_isatty_r+0x1a>
 80053f4:	6023      	str	r3, [r4, #0]
 80053f6:	bd38      	pop	{r3, r4, r5, pc}
 80053f8:	2000032c 	.word	0x2000032c

080053fc <_sbrk_r>:
 80053fc:	b538      	push	{r3, r4, r5, lr}
 80053fe:	4d06      	ldr	r5, [pc, #24]	@ (8005418 <_sbrk_r+0x1c>)
 8005400:	2300      	movs	r3, #0
 8005402:	4604      	mov	r4, r0
 8005404:	4608      	mov	r0, r1
 8005406:	602b      	str	r3, [r5, #0]
 8005408:	f7fc fa34 	bl	8001874 <_sbrk>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d102      	bne.n	8005416 <_sbrk_r+0x1a>
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	b103      	cbz	r3, 8005416 <_sbrk_r+0x1a>
 8005414:	6023      	str	r3, [r4, #0]
 8005416:	bd38      	pop	{r3, r4, r5, pc}
 8005418:	2000032c 	.word	0x2000032c

0800541c <memcpy>:
 800541c:	440a      	add	r2, r1
 800541e:	4291      	cmp	r1, r2
 8005420:	f100 33ff 	add.w	r3, r0, #4294967295
 8005424:	d100      	bne.n	8005428 <memcpy+0xc>
 8005426:	4770      	bx	lr
 8005428:	b510      	push	{r4, lr}
 800542a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800542e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005432:	4291      	cmp	r1, r2
 8005434:	d1f9      	bne.n	800542a <memcpy+0xe>
 8005436:	bd10      	pop	{r4, pc}

08005438 <_realloc_r>:
 8005438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800543c:	4607      	mov	r7, r0
 800543e:	4614      	mov	r4, r2
 8005440:	460d      	mov	r5, r1
 8005442:	b921      	cbnz	r1, 800544e <_realloc_r+0x16>
 8005444:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005448:	4611      	mov	r1, r2
 800544a:	f7ff b9db 	b.w	8004804 <_malloc_r>
 800544e:	b92a      	cbnz	r2, 800545c <_realloc_r+0x24>
 8005450:	f7ff f964 	bl	800471c <_free_r>
 8005454:	4625      	mov	r5, r4
 8005456:	4628      	mov	r0, r5
 8005458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800545c:	f000 f81a 	bl	8005494 <_malloc_usable_size_r>
 8005460:	4284      	cmp	r4, r0
 8005462:	4606      	mov	r6, r0
 8005464:	d802      	bhi.n	800546c <_realloc_r+0x34>
 8005466:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800546a:	d8f4      	bhi.n	8005456 <_realloc_r+0x1e>
 800546c:	4621      	mov	r1, r4
 800546e:	4638      	mov	r0, r7
 8005470:	f7ff f9c8 	bl	8004804 <_malloc_r>
 8005474:	4680      	mov	r8, r0
 8005476:	b908      	cbnz	r0, 800547c <_realloc_r+0x44>
 8005478:	4645      	mov	r5, r8
 800547a:	e7ec      	b.n	8005456 <_realloc_r+0x1e>
 800547c:	42b4      	cmp	r4, r6
 800547e:	4622      	mov	r2, r4
 8005480:	4629      	mov	r1, r5
 8005482:	bf28      	it	cs
 8005484:	4632      	movcs	r2, r6
 8005486:	f7ff ffc9 	bl	800541c <memcpy>
 800548a:	4629      	mov	r1, r5
 800548c:	4638      	mov	r0, r7
 800548e:	f7ff f945 	bl	800471c <_free_r>
 8005492:	e7f1      	b.n	8005478 <_realloc_r+0x40>

08005494 <_malloc_usable_size_r>:
 8005494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005498:	1f18      	subs	r0, r3, #4
 800549a:	2b00      	cmp	r3, #0
 800549c:	bfbc      	itt	lt
 800549e:	580b      	ldrlt	r3, [r1, r0]
 80054a0:	18c0      	addlt	r0, r0, r3
 80054a2:	4770      	bx	lr

080054a4 <_init>:
 80054a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054a6:	bf00      	nop
 80054a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054aa:	bc08      	pop	{r3}
 80054ac:	469e      	mov	lr, r3
 80054ae:	4770      	bx	lr

080054b0 <_fini>:
 80054b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b2:	bf00      	nop
 80054b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054b6:	bc08      	pop	{r3}
 80054b8:	469e      	mov	lr, r3
 80054ba:	4770      	bx	lr
