ARM GAS  /tmp/ccwsU8sm.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB34:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
  31:Core/Src/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccwsU8sm.s 			page 2


  33:Core/Src/gpio.c **** /** Configure pins as 
  34:Core/Src/gpio.c ****         * Analog 
  35:Core/Src/gpio.c ****         * Input 
  36:Core/Src/gpio.c ****         * Output
  37:Core/Src/gpio.c ****         * EVENT_OUT
  38:Core/Src/gpio.c ****         * EXTI
  39:Core/Src/gpio.c **** */
  40:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/gpio.c **** {
  27              		.loc 1 41 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 C646     		mov	lr, r8
  40 0004 00B5     		push	{lr}
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 24
  43              		.cfi_offset 8, -24
  44 0006 88B0     		sub	sp, sp, #32
  45              	.LCFI2:
  46              		.cfi_def_cfa_offset 56
  42:Core/Src/gpio.c **** 
  43:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 43 3 view .LVU1
  48              		.loc 1 43 20 is_stmt 0 view .LVU2
  49 0008 1422     		movs	r2, #20
  50 000a 0021     		movs	r1, #0
  51 000c 03A8     		add	r0, sp, #12
  52 000e FFF7FEFF 		bl	memset
  53              	.LVL0:
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 46 3 is_stmt 1 view .LVU3
  55              	.LBB2:
  56              		.loc 1 46 3 view .LVU4
  57              		.loc 1 46 3 view .LVU5
  58 0012 2B4B     		ldr	r3, .L2
  59 0014 D96A     		ldr	r1, [r3, #44]
  60 0016 0422     		movs	r2, #4
  61 0018 1143     		orrs	r1, r2
  62 001a D962     		str	r1, [r3, #44]
  63              		.loc 1 46 3 view .LVU6
  64 001c D96A     		ldr	r1, [r3, #44]
  65 001e 0A40     		ands	r2, r1
  66 0020 0092     		str	r2, [sp]
  67              		.loc 1 46 3 view .LVU7
  68 0022 009A     		ldr	r2, [sp]
  69              	.LBE2:
ARM GAS  /tmp/ccwsU8sm.s 			page 3


  70              		.loc 1 46 3 view .LVU8
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  71              		.loc 1 47 3 view .LVU9
  72              	.LBB3:
  73              		.loc 1 47 3 view .LVU10
  74              		.loc 1 47 3 view .LVU11
  75 0024 DA6A     		ldr	r2, [r3, #44]
  76 0026 0124     		movs	r4, #1
  77 0028 2243     		orrs	r2, r4
  78 002a DA62     		str	r2, [r3, #44]
  79              		.loc 1 47 3 view .LVU12
  80 002c DA6A     		ldr	r2, [r3, #44]
  81 002e 2240     		ands	r2, r4
  82 0030 0192     		str	r2, [sp, #4]
  83              		.loc 1 47 3 view .LVU13
  84 0032 019A     		ldr	r2, [sp, #4]
  85              	.LBE3:
  86              		.loc 1 47 3 view .LVU14
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  87              		.loc 1 48 3 view .LVU15
  88              	.LBB4:
  89              		.loc 1 48 3 view .LVU16
  90              		.loc 1 48 3 view .LVU17
  91 0034 DA6A     		ldr	r2, [r3, #44]
  92 0036 0225     		movs	r5, #2
  93 0038 2A43     		orrs	r2, r5
  94 003a DA62     		str	r2, [r3, #44]
  95              		.loc 1 48 3 view .LVU18
  96 003c DB6A     		ldr	r3, [r3, #44]
  97 003e 2B40     		ands	r3, r5
  98 0040 0293     		str	r3, [sp, #8]
  99              		.loc 1 48 3 view .LVU19
 100 0042 029B     		ldr	r3, [sp, #8]
 101              	.LBE4:
 102              		.loc 1 48 3 view .LVU20
  49:Core/Src/gpio.c **** 
  50:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  51:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, PWR_Pin|CE_Pin|TXE_Pin, GPIO_PIN_RESET);
 103              		.loc 1 51 3 view .LVU21
 104 0044 A026     		movs	r6, #160
 105 0046 F605     		lsls	r6, r6, #23
 106 0048 0022     		movs	r2, #0
 107 004a 0721     		movs	r1, #7
 108 004c 3000     		movs	r0, r6
 109 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL1:
  52:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, CS_BME_Pin | CS_NRF_Pin, GPIO_PIN_SET);
 111              		.loc 1 52 3 view .LVU22
 112 0052 0122     		movs	r2, #1
 113 0054 1821     		movs	r1, #24
 114 0056 3000     		movs	r0, r6
 115 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL2:
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 117              		.loc 1 55 3 view .LVU23
ARM GAS  /tmp/ccwsU8sm.s 			page 4


 118 005c 194B     		ldr	r3, .L2+4
 119 005e 9846     		mov	r8, r3
 120 0060 0022     		movs	r2, #0
 121 0062 0821     		movs	r1, #8
 122 0064 1800     		movs	r0, r3
 123 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL3:
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
  58:Core/Src/gpio.c ****                            PAPin */
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS_BME_Pin | CS_NRF_Pin;
 125              		.loc 1 59 3 view .LVU24
 126              		.loc 1 59 23 is_stmt 0 view .LVU25
 127 006a 1823     		movs	r3, #24
 128 006c 0393     		str	r3, [sp, #12]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 129              		.loc 1 60 3 is_stmt 1 view .LVU26
 130              		.loc 1 60 24 is_stmt 0 view .LVU27
 131 006e 0494     		str	r4, [sp, #16]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 132              		.loc 1 61 3 is_stmt 1 view .LVU28
 133              		.loc 1 61 24 is_stmt 0 view .LVU29
 134 0070 0594     		str	r4, [sp, #20]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 135              		.loc 1 62 3 is_stmt 1 view .LVU30
 136              		.loc 1 62 25 is_stmt 0 view .LVU31
 137 0072 0027     		movs	r7, #0
 138 0074 0697     		str	r7, [sp, #24]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 139              		.loc 1 63 3 is_stmt 1 view .LVU32
 140 0076 03A9     		add	r1, sp, #12
 141 0078 3000     		movs	r0, r6
 142 007a FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL4:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = PWR_Pin|CE_Pin|TXE_Pin;
 144              		.loc 1 65 3 view .LVU33
 145              		.loc 1 65 23 is_stmt 0 view .LVU34
 146 007e 0723     		movs	r3, #7
 147 0080 0393     		str	r3, [sp, #12]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 148              		.loc 1 66 3 is_stmt 1 view .LVU35
 149              		.loc 1 66 24 is_stmt 0 view .LVU36
 150 0082 0494     		str	r4, [sp, #16]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 151              		.loc 1 67 3 is_stmt 1 view .LVU37
 152              		.loc 1 67 24 is_stmt 0 view .LVU38
 153 0084 0595     		str	r5, [sp, #20]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 154              		.loc 1 68 3 is_stmt 1 view .LVU39
 155              		.loc 1 68 25 is_stmt 0 view .LVU40
 156 0086 0697     		str	r7, [sp, #24]
  69:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 157              		.loc 1 69 3 is_stmt 1 view .LVU41
 158 0088 03A9     		add	r1, sp, #12
 159 008a 3000     		movs	r0, r6
 160 008c FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccwsU8sm.s 			page 5


 161              	.LVL5:
  70:Core/Src/gpio.c **** 
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DR_Pin;
 162              		.loc 1 73 3 view .LVU42
 163              		.loc 1 73 23 is_stmt 0 view .LVU43
 164 0090 8023     		movs	r3, #128
 165 0092 5B00     		lsls	r3, r3, #1
 166 0094 0393     		str	r3, [sp, #12]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 167              		.loc 1 74 3 is_stmt 1 view .LVU44
 168              		.loc 1 74 24 is_stmt 0 view .LVU45
 169 0096 0C4B     		ldr	r3, .L2+8
 170 0098 0493     		str	r3, [sp, #16]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 171              		.loc 1 75 3 is_stmt 1 view .LVU46
 172              		.loc 1 75 24 is_stmt 0 view .LVU47
 173 009a 0595     		str	r5, [sp, #20]
  76:Core/Src/gpio.c ****   HAL_GPIO_Init(DR_GPIO_Port, &GPIO_InitStruct);
 174              		.loc 1 76 3 is_stmt 1 view .LVU48
 175 009c 03A9     		add	r1, sp, #12
 176 009e 3000     		movs	r0, r6
 177 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL6:
  77:Core/Src/gpio.c **** 
  78:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD3_Pin;
 179              		.loc 1 79 3 view .LVU49
 180              		.loc 1 79 23 is_stmt 0 view .LVU50
 181 00a4 0823     		movs	r3, #8
 182 00a6 0393     		str	r3, [sp, #12]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 80 3 is_stmt 1 view .LVU51
 184              		.loc 1 80 24 is_stmt 0 view .LVU52
 185 00a8 0494     		str	r4, [sp, #16]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 186              		.loc 1 81 3 is_stmt 1 view .LVU53
 187              		.loc 1 81 24 is_stmt 0 view .LVU54
 188 00aa 0595     		str	r5, [sp, #20]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 82 3 is_stmt 1 view .LVU55
 190              		.loc 1 82 25 is_stmt 0 view .LVU56
 191 00ac 0697     		str	r7, [sp, #24]
  83:Core/Src/gpio.c ****   HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 83 3 is_stmt 1 view .LVU57
 193 00ae 03A9     		add	r1, sp, #12
 194 00b0 4046     		mov	r0, r8
 195 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL7:
  84:Core/Src/gpio.c **** 
  85:Core/Src/gpio.c **** }
 197              		.loc 1 85 1 is_stmt 0 view .LVU58
 198 00b6 08B0     		add	sp, sp, #32
 199              		@ sp needed
 200 00b8 80BC     		pop	{r7}
 201 00ba B846     		mov	r8, r7
ARM GAS  /tmp/ccwsU8sm.s 			page 6


 202 00bc F0BD     		pop	{r4, r5, r6, r7, pc}
 203              	.L3:
 204 00be C046     		.align	2
 205              	.L2:
 206 00c0 00100240 		.word	1073876992
 207 00c4 00040050 		.word	1342178304
 208 00c8 00001110 		.word	269549568
 209              		.cfi_endproc
 210              	.LFE34:
 212              		.text
 213              	.Letext0:
 214              		.file 2 "/usr/local/arm-none-eabi/include/machine/_default_types.h"
 215              		.file 3 "/usr/local/arm-none-eabi/include/sys/_stdint.h"
 216              		.file 4 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/CMSIS/Device/ST/STM32L0xx
 217              		.file 5 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/CMSIS/Device/ST/STM32L0xx
 218              		.file 6 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/STM32L0xx_HAL_Driver/Inc/
 219              		.file 7 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/STM32L0xx_HAL_Driver/Inc/
 220              		.file 8 "<built-in>"
ARM GAS  /tmp/ccwsU8sm.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccwsU8sm.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccwsU8sm.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccwsU8sm.s:206    .text.MX_GPIO_Init:00000000000000c0 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
