

================================================================
== Vivado HLS Report for 'ListInsert'
================================================================
* Date:           Sat Jun  4 16:23:34 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.474|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !tmp_62 & tmp_63 & !tmp_65)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %length_r)"   --->   Operation 4 'read' 'length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%e_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %e)"   --->   Operation 5 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i)"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%e_cast = zext i9 %e_read to i32"   --->   Operation 7 'zext' 'e_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%tmp = icmp slt i32 %i_read, 1" [Sobel_SkLines/src/SeekPoint.cpp:92]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %1" [Sobel_SkLines/src/SeekPoint.cpp:92]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.01ns)   --->   "%tmp_s = add nsw i32 %length_read, 1" [Sobel_SkLines/src/SeekPoint.cpp:92]   --->   Operation 10 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%tmp_62 = icmp slt i32 %tmp_s, %i_read" [Sobel_SkLines/src/SeekPoint.cpp:92]   --->   Operation 11 'icmp' 'tmp_62' <Predicate = (!tmp)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %._crit_edge, label %2" [Sobel_SkLines/src/SeekPoint.cpp:92]   --->   Operation 12 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.99ns)   --->   "%tmp_63 = icmp slt i32 %length_read, 5000" [Sobel_SkLines/src/SeekPoint.cpp:94]   --->   Operation 13 'icmp' 'tmp_63' <Predicate = (!tmp & !tmp_62)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_63, label %.preheader.preheader, label %._crit_edge2" [Sobel_SkLines/src/SeekPoint.cpp:94]   --->   Operation 14 'br' <Predicate = (!tmp & !tmp_62)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_64 = zext i32 %i_read to i64" [Sobel_SkLines/src/SeekPoint.cpp:97]   --->   Operation 15 'zext' 'tmp_64' <Predicate = (!tmp & !tmp_62 & tmp_63)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Data_addr = getelementptr [5000 x i32]* %Data, i64 0, i64 %tmp_64" [Sobel_SkLines/src/SeekPoint.cpp:97]   --->   Operation 16 'getelementptr' 'Data_addr' <Predicate = (!tmp & !tmp_62 & tmp_63)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "br label %.preheader" [Sobel_SkLines/src/SeekPoint.cpp:96]   --->   Operation 17 'br' <Predicate = (!tmp & !tmp_62 & tmp_63)> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [Sobel_SkLines/src/SeekPoint.cpp:92]   --->   Operation 18 'br' <Predicate = (tmp_62) | (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j = phi i32 [ %j_6, %3 ], [ %length_read, %.preheader.preheader ]"   --->   Operation 19 'phi' 'j' <Predicate = (!tmp & !tmp_62 & tmp_63)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%tmp_65 = icmp slt i32 %j, %i_read" [Sobel_SkLines/src/SeekPoint.cpp:96]   --->   Operation 20 'icmp' 'tmp_65' <Predicate = (!tmp & !tmp_62 & tmp_63)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_65, label %4, label %3" [Sobel_SkLines/src/SeekPoint.cpp:96]   --->   Operation 21 'br' <Predicate = (!tmp & !tmp_62 & tmp_63)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.01ns)   --->   "%j_6 = add nsw i32 %j, -1" [Sobel_SkLines/src/SeekPoint.cpp:97]   --->   Operation 22 'add' 'j_6' <Predicate = (!tmp & !tmp_62 & tmp_63 & !tmp_65)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_68 = zext i32 %j_6 to i64" [Sobel_SkLines/src/SeekPoint.cpp:97]   --->   Operation 23 'zext' 'tmp_68' <Predicate = (!tmp & !tmp_62 & tmp_63 & !tmp_65)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%Data_addr_2 = getelementptr [5000 x i32]* %Data, i64 0, i64 %tmp_68" [Sobel_SkLines/src/SeekPoint.cpp:97]   --->   Operation 24 'getelementptr' 'Data_addr_2' <Predicate = (!tmp & !tmp_62 & tmp_63 & !tmp_65)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.23ns)   --->   "%Data_load = load i32* %Data_addr_2, align 4" [Sobel_SkLines/src/SeekPoint.cpp:97]   --->   Operation 25 'load' 'Data_load' <Predicate = (!tmp & !tmp_62 & tmp_63 & !tmp_65)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_2 : Operation 26 [1/1] (1.01ns)   --->   "%tmp_66 = add nsw i32 %i_read, -1" [Sobel_SkLines/src/SeekPoint.cpp:99]   --->   Operation 26 'add' 'tmp_66' <Predicate = (!tmp & !tmp_62 & tmp_63 & tmp_65)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_67 = zext i32 %tmp_66 to i64" [Sobel_SkLines/src/SeekPoint.cpp:99]   --->   Operation 27 'zext' 'tmp_67' <Predicate = (!tmp & !tmp_62 & tmp_63 & tmp_65)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%Data_addr_1 = getelementptr [5000 x i32]* %Data, i64 0, i64 %tmp_67" [Sobel_SkLines/src/SeekPoint.cpp:99]   --->   Operation 28 'getelementptr' 'Data_addr_1' <Predicate = (!tmp & !tmp_62 & tmp_63 & tmp_65)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.23ns)   --->   "store i32 %e_cast, i32* %Data_addr_1, align 4" [Sobel_SkLines/src/SeekPoint.cpp:99]   --->   Operation 29 'store' <Predicate = (!tmp & !tmp_62 & tmp_63 & tmp_65)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [Sobel_SkLines/src/SeekPoint.cpp:101]   --->   Operation 30 'br' <Predicate = (!tmp & !tmp_62 & tmp_63 & tmp_65)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 31 'ret' <Predicate = (tmp_65) | (!tmp_63) | (tmp_62) | (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 32 [1/2] (1.23ns)   --->   "%Data_load = load i32* %Data_addr_2, align 4" [Sobel_SkLines/src/SeekPoint.cpp:97]   --->   Operation 32 'load' 'Data_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_3 : Operation 33 [1/1] (1.23ns)   --->   "store i32 %Data_load, i32* %Data_addr, align 4" [Sobel_SkLines/src/SeekPoint.cpp:97]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader" [Sobel_SkLines/src/SeekPoint.cpp:96]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
length_read (read         ) [ 0111]
e_read      (read         ) [ 0000]
i_read      (read         ) [ 0011]
e_cast      (zext         ) [ 0011]
tmp         (icmp         ) [ 0111]
StgValue_9  (br           ) [ 0000]
tmp_s       (add          ) [ 0000]
tmp_62      (icmp         ) [ 0111]
StgValue_12 (br           ) [ 0000]
tmp_63      (icmp         ) [ 0111]
StgValue_14 (br           ) [ 0000]
tmp_64      (zext         ) [ 0000]
Data_addr   (getelementptr) [ 0011]
StgValue_17 (br           ) [ 0111]
StgValue_18 (br           ) [ 0000]
j           (phi          ) [ 0010]
tmp_65      (icmp         ) [ 0011]
StgValue_21 (br           ) [ 0000]
j_6         (add          ) [ 0111]
tmp_68      (zext         ) [ 0000]
Data_addr_2 (getelementptr) [ 0001]
tmp_66      (add          ) [ 0000]
tmp_67      (zext         ) [ 0000]
Data_addr_1 (getelementptr) [ 0000]
StgValue_29 (store        ) [ 0000]
StgValue_30 (br           ) [ 0000]
StgValue_31 (ret          ) [ 0000]
Data_load   (load         ) [ 0000]
StgValue_33 (store        ) [ 0000]
StgValue_34 (br           ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="length_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="length_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="e_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="9" slack="0"/>
<pin id="28" dir="0" index="1" bw="9" slack="0"/>
<pin id="29" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="i_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="Data_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Data_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="Data_addr_2_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Data_addr_2/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="13" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Data_load/2 StgValue_29/2 StgValue_33/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="Data_addr_1_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Data_addr_1/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="j_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="69" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="32" slack="1"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="e_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="e_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_s_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_62_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_63_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="14" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_63/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_64_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_65_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_68_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_66_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_67_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="length_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="146" class="1005" name="e_cast_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e_cast "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_62_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_63_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="163" class="1005" name="Data_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="13" slack="2"/>
<pin id="165" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="Data_addr "/>
</bind>
</comp>

<comp id="171" class="1005" name="j_6_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="Data_addr_2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="1"/>
<pin id="178" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Data_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="8" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="58" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="66"><net_src comp="52" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="79"><net_src comp="26" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="32" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="32" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="32" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="113"><net_src comp="70" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="70" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="125" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="138"><net_src comp="20" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="143"><net_src comp="32" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="149"><net_src comp="76" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="154"><net_src comp="80" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="92" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="98" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="38" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="174"><net_src comp="114" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="179"><net_src comp="45" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="52" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Data | {2 3 }
 - Input state : 
	Port: ListInsert : Data | {2 3 }
	Port: ListInsert : i | {1 }
	Port: ListInsert : e | {1 }
	Port: ListInsert : length_r | {1 }
  - Chain level:
	State 1
		StgValue_9 : 1
		tmp_62 : 1
		StgValue_12 : 2
		StgValue_14 : 1
		Data_addr : 1
	State 2
		tmp_65 : 1
		StgValue_21 : 2
		j_6 : 1
		tmp_68 : 2
		Data_addr_2 : 3
		Data_load : 4
		tmp_67 : 1
		Data_addr_1 : 2
		StgValue_29 : 3
	State 3
		StgValue_33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |       tmp_s_fu_86      |    0    |    39   |
|    add   |       j_6_fu_114       |    0    |    39   |
|          |      tmp_66_fu_125     |    0    |    39   |
|----------|------------------------|---------|---------|
|          |        tmp_fu_80       |    0    |    20   |
|   icmp   |      tmp_62_fu_92      |    0    |    20   |
|          |      tmp_63_fu_98      |    0    |    20   |
|          |      tmp_65_fu_109     |    0    |    20   |
|----------|------------------------|---------|---------|
|          | length_read_read_fu_20 |    0    |    0    |
|   read   |    e_read_read_fu_26   |    0    |    0    |
|          |    i_read_read_fu_32   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      e_cast_fu_76      |    0    |    0    |
|   zext   |      tmp_64_fu_104     |    0    |    0    |
|          |      tmp_68_fu_120     |    0    |    0    |
|          |      tmp_67_fu_130     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   197   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|Data_addr_2_reg_176|   13   |
| Data_addr_reg_163 |   13   |
|   e_cast_reg_146  |   32   |
|   i_read_reg_140  |   32   |
|    j_6_reg_171    |   32   |
|      j_reg_67     |   32   |
|length_read_reg_135|   32   |
|   tmp_62_reg_155  |    1   |
|   tmp_63_reg_159  |    1   |
|    tmp_reg_151    |    1   |
+-------------------+--------+
|       Total       |   189  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_52 |  p0  |   4  |  13  |   52   ||    21   |
| grp_access_fu_52 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   116  ||  1.3495 ||    30   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   197  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   30   |
|  Register |    -   |   189  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   189  |   227  |
+-----------+--------+--------+--------+
