<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6352887 - Merged bipolar and CMOS circuit and method - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Merged bipolar and CMOS circuit and method"><meta name="DC.contributor" content="Louis N. Hutter" scheme="inventor"><meta name="DC.contributor" content="Peter Ying" scheme="inventor"><meta name="DC.contributor" content="Marco Corsi" scheme="inventor"><meta name="DC.contributor" content="Imran Khan" scheme="inventor"><meta name="DC.contributor" content="Texas Instruments Incorporated" scheme="assignee"><meta name="DC.date" content="1999-3-25" scheme="dateSubmitted"><meta name="DC.description" content="A method for fabricating a BiCMOS integrated circuit. The method includes the steps of forming in a single implantation step a base region 211 of a bipolar transistor and a p-well 212 of an n-channel MOS transistor; and forming in a single implantation step a collector contact well 213 of a bipolar transistor and an n-well 208 of a p-channel MOS transistor."><meta name="DC.date" content="2002-3-5" scheme="issued"><meta name="DC.relation" content="GB:2081508" scheme="references"><meta name="DC.relation" content="JP:H05267331" scheme="references"><meta name="DC.relation" content="US:4994887" scheme="references"><meta name="DC.relation" content="US:5171702" scheme="references"><meta name="DC.relation" content="US:5342794" scheme="references"><meta name="DC.relation" content="US:5403758" scheme="references"><meta name="DC.relation" content="US:5407840" scheme="references"><meta name="DC.relation" content="US:5407841" scheme="references"><meta name="DC.relation" content="US:5422290" scheme="references"><meta name="DC.relation" content="US:5811871" scheme="references"><meta name="DC.relation" content="US:5814538" scheme="references"><meta name="DC.relation" content="US:5953600" scheme="references"><meta name="DC.relation" content="US:6117716" scheme="references"><meta name="DC.relation" content="US:6127236" scheme="references"><meta name="DC.relation" content="US:6180442" scheme="references"><meta name="DC.relation" content="US:6245604" scheme="references"><meta name="DC.relation" content="US:6281060" scheme="references"><meta name="citation_reference" content="A. R. Alvarez, ed., 3.1 Evolution of BiCMOS From a CMOS Perspective, Kluwer Acad. Publ. 1989, pp. 65-68."><meta name="citation_reference" content="J. A. Bruchez, et al., The Philosophy of a Simple Collector Diffusion Isolation Bipolar Process, Solid State Technology/Aug. 1987, pp. 93-97."><meta name="citation_reference" content="Robert T. Havemann, et al., Process Integration Issues for Submicron BiCMOS Technology, Solid State Technology/Jun. 1992, pp. 71-76."><meta name="citation_patent_number" content="US:6352887"><meta name="citation_patent_application_number" content="US:09/276,780"><link rel="canonical" href="http://www.google.com/patents/US6352887"/><meta property="og:url" content="http://www.google.com/patents/US6352887"/><meta name="title" content="Patent US6352887 - Merged bipolar and CMOS circuit and method"/><meta name="description" content="A method for fabricating a BiCMOS integrated circuit. The method includes the steps of forming in a single implantation step a base region 211 of a bipolar transistor and a p-well 212 of an n-channel MOS transistor; and forming in a single implantation step a collector contact well 213 of a bipolar transistor and an n-well 208 of a p-channel MOS transistor."/><meta property="og:title" content="Patent US6352887 - Merged bipolar and CMOS circuit and method"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("x5PtU4fVOs24sQTRtID4CA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("IRL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("x5PtU4fVOs24sQTRtID4CA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("IRL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6352887?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6352887"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=CIRYBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6352887&amp;usg=AFQjCNELfnNemEWNswOtZ60Layg1hCEhsQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6352887.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6352887.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6352887" style="display:none"><span itemprop="description">A method for fabricating a BiCMOS integrated circuit. The method includes the steps of forming in a single implantation step a base region 211 of a bipolar transistor and a p-well 212 of an n-channel MOS transistor; and forming in a single implantation step a collector contact well 213 of a bipolar transistor...</span><span itemprop="url">http://www.google.com/patents/US6352887?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6352887 - Merged bipolar and CMOS circuit and method</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6352887 - Merged bipolar and CMOS circuit and method" title="Patent US6352887 - Merged bipolar and CMOS circuit and method"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6352887 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/276,780</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Mar 5, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Mar 25, 1999</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Mar 26, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/EP0948046A1">EP0948046A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09276780, </span><span class="patent-bibdata-value">276780, </span><span class="patent-bibdata-value">US 6352887 B1, </span><span class="patent-bibdata-value">US 6352887B1, </span><span class="patent-bibdata-value">US-B1-6352887, </span><span class="patent-bibdata-value">US6352887 B1, </span><span class="patent-bibdata-value">US6352887B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Louis+N.+Hutter%22">Louis N. Hutter</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Peter+Ying%22">Peter Ying</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Marco+Corsi%22">Marco Corsi</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Imran+Khan%22">Imran Khan</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Texas+Instruments+Incorporated%22">Texas Instruments Incorporated</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6352887.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6352887.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6352887.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (17),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (3),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (17),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (15),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6352887&usg=AFQjCNHVRV-3U0RM8aC4b-cIZklQqZsveQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6352887&usg=AFQjCNH2vg9waui6hsA9XZoKcsgLKAruzA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6352887B1%26KC%3DB1%26FT%3DD&usg=AFQjCNHbe3fsGWj1yUCLoPiCXlXyxsqe7A">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54871860" lang="EN" load-source="patent-office">Merged bipolar and CMOS circuit and method</invention-title></span><br><span class="patent-number">US 6352887 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50281636" lang="EN" load-source="patent-office"> <div class="abstract">A method for fabricating a BiCMOS integrated circuit. The method includes the steps of forming in a single implantation step a base region <b>211 </b>of a bipolar transistor and a p-well <b>212 </b>of an n-channel MOS transistor; and forming in a single implantation step a collector contact well <b>213 </b>of a bipolar transistor and an n-well <b>208 </b>of a p-channel MOS transistor.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(14)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6352887B1/US06352887-20020305-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6352887B1/US06352887-20020305-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(5)</span></span></div><div class="patent-text"><div mxw-id="PCLM8251645" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6352887-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A method for fabricating a BiCMOS integrated circuit, comprising the steps of:</div>
      <div class="claim-text">forming in a single implantation step a base region of a bipolar transistor and a p-well of an n-channel MOS transistor; and </div>
      <div class="claim-text">forming in a single implantation step a collector contact well of a bipolar transistor and an n-well of a p-channel MOS transistor, said collector contact well adjoining a collector region and extending to a surface of a semiconductor substrate. </div>
    </div>
    </div> <div class="claim"> <div num="2" id="US-6352887-B1-CLM-00002" class="claim">
      <div class="claim-text">2. A method for fabricating a BiCMOS integrated circuit, comprising the steps of:</div>
      <div class="claim-text">forming an n-type collector region within a semiconductor substrate of lighter doping; </div>
      <div class="claim-text">forming a plurality of p-type wells, at least one of said plurality of p-type wells forming a base region lying between said collector region and a surface of said semiconductor substrate, said base region adjoining said collector region and extending to said surface, and at least one of said plurality of p-type wells forming an n-channel MOS well; </div>
      <div class="claim-text">forming a plurality of n-type wells, at least one of said plurality of n-type wells forming a collector contact well lying between said collector region and said surface of said semiconductor substrate, said collector contact well adjoining said collector region and extending to said surface, further said collector contact well lying between said base region and said n-channel MOS well, and at least one of said plurality of n-type wells forming a p-channel MOS well; and </div>
      <div class="claim-text">forming an emitter region adjoining said base region, said emitter region extending to said surface. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6352887-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The method of <claim-ref idref="US-6352887-B1-CLM-00002">claim 2</claim-ref>, further including the step of implanting p-dopants into said p-type wells, excluding a portion of said base region adjacent said emitter region.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6352887-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The method of <claim-ref idref="US-6352887-B1-CLM-00003">claim 3</claim-ref>, further including the step of implanting n-type dopants into said n-type wells and into a portion of said base region.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6352887-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The method of <claim-ref idref="US-6352887-B1-CLM-00002">claim 2</claim-ref>, further including the step of implanting n-type dopants into said n-type wells and into a portion of said base region.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53525331" lang="EN" load-source="patent-office" class="description">
    <p>This application claims priority under 35 USC § 119 (e)(1) of provisional application Ser. No. 60/079,444, filed Mar. 26, 1998.</p>
    <heading>FIELD OF THE INVENTION</heading> <p>This invention relates to semiconductor integrated circuits, and more specifically to integrated circuits that merge bipolar and CMOS technologies.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>Modern integrated circuits are typically based on either complementary-symmetry metal-oxide-semiconductor (CMOS) transistors or bipolar transistors. CMOS offers the advantages of a relatively inexpensive process, low power dissipation, and transistors that can be tightly packed and scaled. These features make CMOS a popular choice for very large scale digital integrated circuits such as those used in memory and microprocessor applications. Bipolar, on the other hand, is a preferred choice for analog applications because of its ability to provide high speed, high drive current, and good noise margin. Additionally, bipolar transistor junctions provide smaller threshold voltage variations and are therefore often used as voltage references.</p>
    <p>So-called “BiCMOS” fabrication processes seek to offer the benefits of both transistor topologies on a single integrated circuit. BiCMOS processes in the past that have attempted to optimize both types of transistors have suffered from high complexity and hence a much higher cost than a standard high-performance CMOS process. Recent trends in the semiconductor industry toward low-voltage circuits with high signal-to-noise ratios have brought a renewed focus to BiCMOS circuits.</p>
    <p>Performance has traditionally been commensurate with process complexity in BiCMOS circuits. Additional mask levels and dopant implant steps provided better isolation, latch-up protection, and superior bipolar performance. FIGS. 1<i>a</i>, <b>1</b> <i>b</i>, and <b>1</b> <i>c </i>are examples of three prior art BiCMOS configurations described in “BiCMOS Technology and Applications”, A. R. Alvarez, ed., Kluwer Academic Publ., 1989, pp. 65-68. These figures illustrate the typical performance/complexity tradeoff. The structure shown in FIG. 1<i>a </i>is a so-called “n-well” CMOS process that incorporates a simple npn bipolar transistor. The channels of MOSFET transistors in a typical CMOS circuit are often formed in doped regions known in the art as “wells”. In FIG. 1<i>a</i>, the p-channel MOSFET is formed in an n-well, whereas the n-channel MOSFET is formed in the p− epitaxial layer. “Twin-well” CMOS incorporates a p-well for the n-channel device to allow further optimization of the n-channel transistor's performance characteristics. Additional wells also simplify device isolation.</p>
    <p>In order to lessen the parasitic collector resistance and collector-base capacitance, more complex processes add a buried subcollector (n+) layer and substitute n-type epitaxial layers for the p− epi of FIG. 1<i>a</i>. The buried layers help prevent latch-up, thereby allowing the use of a p− substrate rather than the p+substrate in FIG. 1<i>a</i>. The bipolar transistor of FIG. 1<i>b </i>has superior performance characteristics over the structure of FIG. 1<i>a </i>at the cost of the additional mask levels and implants for the buried layer and the deep n+ collector contact. The structure shown in FIG. 1<i>c </i>is a high-performance twin-well BiCMOS circuit requiring even more complex processing.</p>
    <p>A need exists in the industry for a process for building efficient high-gain bipolar transistors in a high-performance advanced CMOS process to produce increased analog circuit performance and flexibility at a cost comparable to that of the CMOS process alone.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>In accordance with a preferred embodiment of the invention, there is disclosed a method for fabricating a BiCMOS integrated circuit. The method includes the steps of forming in a single implantation step a base region of a bipolar transistor and a p− well of an n-channel MOS transistor; and forming in a single implantation step a collector contact well of a bipolar transistor and an n-well of a p-channel MOS transistor.</p>
    <p>In accordance with another preferred embodiment of the invention, there is disclosed a bipolar transistor. The transistor includes a collector region of a first doping profile within a semiconductor substrate of lighter doping and a base region between the collector region and a surface of the semiconductor substrate. The base region adjoins the collector region and extends to the surface. An emitter region adjoins the base region and also extends to the surface. A collector contact well region adjoins the collector region and the base region, and extends to the substrate surface as well. The well region has a doping profile characterized by doping concentrations lighter than doping concentrations of the first doping profile.</p>
    <p>An advantage of the inventive concepts is that a bipolar transistor can be fabricated using a twin-well CMOS process.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The foregoing features of the present invention may be more fully understood from the following detailed description, read in conjunction with the accompanying drawings, wherein:</p>
    <p>FIGS. 1<i>a</i>, <b>1</b> <i>b</i>, and <b>1</b> <i>c </i>are cross-sectional diagrams of prior art BiCMOS structures;</p>
    <p>FIGS. 2<i>a </i>to <b>2</b> <i>l </i>are cross-sectional diagrams of a first embodiment BiCMOS structure at various steps in a first embodiment process;</p>
    <p>FIG. 3 is a plan view of the first embodiment structure of FIG. 2<i>l</i>, exclusive of the metal layer <b>256</b>;</p>
    <p>FIGS. 4<i>a </i>and <b>4</b> <i>b </i>are cross-sectional diagrams of a second embodiment BiCMOS structure at two steps in a second embodiment process;</p>
    <p>FIG. 5<i>a </i>is a spreading resistance plot of the emitter-base dopant profile of a bipolar transistor in the first embodiment BiCMOS structure;</p>
    <p>FIG. 5<i>b </i>is a spreading resistance plot of the emitter-base dopant profile of a bipolar transistor in the second embodiment BiCMOS structure;</p>
    <p>FIGS. 6<i>a </i>and <b>6</b> <i>b </i>are cross-sectional diagrams of a third embodiment BiCMOS structure at two steps in a third embodiment process;</p>
    <p>FIGS. 7<i>a </i>and <b>7</b> <i>b </i>are cross-sectional diagrams of a fourth embodiment BiCMOS structure at two steps in a fourth embodiment process; and</p>
    <p>FIG. 8 is a cross-sectional diagram of a fifth embodiment BiCMOS structure at a step in a fifth embodiment process. The cross-sectional diagrams described above show the bipolar, n-channel MOS, and p-channel MOS transistors adjacent one another to facilitate the description of process flows. Note that in practice the bipolar and MOS transistors may be in close proximity as shown, or alternatively, may be distributed over a semiconductor die.</p>
    <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading> <p>A first preferred embodiment structure and process in accordance with the invention are described below with reference to FIGS. 2<i>a </i>to <b>2</b> <i>l. </i> </p>
    <p>(a) Begin with a p-type substrate <b>200</b> doped to a concentration sufficient to produce a resistivity in the range of approximately 6 to 8 ohm-cm. The substrate can be a p− surface region of a silicon wafer or a p− silicon epitaxial layer over a p+ surface region of a wafer, for example. In the latter case, the epitaxial layer thickness is preferably in the range of 10 to 20 um.</p>
    <p>(b) Grow an oxide layer (not shown) approximately 500 nm thick over the substrate and, using conventional photoresist processes, pattern the photoresist (not shown) for the formation of the buried layer <b>202</b>. Implant antimony at a dose of 2.0E15 at 60 keV, for example, followed by a 30 second drive at 1250° C. Strip the oxide. This may be followed by an optional blanket boron implant at a dose of 6.0E12at 50 keV, for example, to improve the isolation between other nearby buried layer regions (not shown). Note that an optional blanket p-doped buried layer (not shown) can also be implanted.</p>
    <p>(c) Deposit p− epitaxial layer <b>204</b> using conventional processes. Layer <b>204</b> has a resistivity of approximately 6 to 8 ohm-cm and a thickness of approximately 3 um, for example. Diffusion of the buried layer dopants into the p− epitaxial layer <b>204</b> results in the buried layer <b>202</b> being partially in the substrate <b>200</b> and partially in the epi layer <b>204</b>. The doping profile of the buried layer <b>202</b> is characteristic of a heavy n-type impurity implant followed by a diffusion cycle and epi overgrowth. See FIG. 2<i>a. </i> </p>
    <p>(d) Thermally grow a pad silicon oxide <b>206</b> approximately 20 nm in thickness.</p>
    <p>Using low pressure chemical vapor deposition (LPCVD), for example, deposit an approximately 140 nm silicon nitride layer (not shown) over the pad oxide. Deposit and pattern photoresist (not shown) over the nitride layer to form the doped regions <b>208</b> referred to hereinafter as the n-wells. After the patterning of the photoresist, remove the exposed portions of the nitride layer. Implant phosphorous at a dose of 1.0E13 at 150 keV, then grow an approximately 400 nm thick n-well oxide <b>210</b>. Remove the nitride layer (not shown) using hot phosphoric acid, for example. Implant boron at a dose of 6.<b>0</b>E12 at 50 keV using n-well oxide <b>210</b> as a self-aligning mask to form the doped regions <b>212</b> referred to hereinafter as the p-wells. Perform a high temperature drive at about 1100° C. for approximately 500 minutes to diffuse the well dopants into the epi layer <b>204</b>. The diffusion temperature and time produce a dopant profile in which the n-well <b>208</b> and the buried layer <b>202</b> adjoin together where the n-well is formed over the buried layer. The dopant profiles of the p-wells <b>212</b> are similar to one another because they are produced in the same implant and diffusion operations. The same is true of the n-wells <b>208</b>. Note that the doping of the n-wells <b>208</b> is lighter than that of the buried layer <b>202</b>. See FIG. 2<i>b. </i> </p>
    <p>(e) Strip the pad oxide <b>206</b> and n-well oxide <b>210</b>. Grow a new pad oxide <b>214</b>.</p>
    <p>Follow this with a new LPCVD nitride layer <b>216</b>. Deposit photoresist (not shown) and pattern in preparation for forming the moat regions. Remove the portions of nitride layer <b>216</b> left exposed by the photoresist. See FIG. 2<i>c. </i> </p>
    <p>(f) Grow field oxide regions <b>218</b> to a thickness of approximately 620 nm using atmospheric or high-pressure standard local oxidation of silicon (LOCOS) techniques, for example. See FIG. 2<i>d. </i> </p>
    <p>(g) Remove the nitride layer <b>216</b> and pad oxide <b>214</b>. Grow dummy gate oxide <b>220</b>. Deposit photoresist <b>222</b> and pattern in preparation for a threshold adjustment implant for the n-channel MOS transistor and the base <b>211</b> of the NPN bipolar transistor. Perform threshold adjust, punch-through block, and channel stop implants using boron at the following approximate doses and energies: 1.5E12 at 20keV, 4.0E12 at 70 keV, and 2.0E12 at 180 keV, respectively. These implants serve to set the channel and field threshold voltages for the n-channel MOS transistor. The stop implant also augments the doping of the p-well <b>212</b>, which acts as the base <b>211</b> of the npn bipolar transistor. See FIG. 2<i>e</i>. Note that the n-channel threshold adjust, punch-through block, and channel stop implants are referred to collectively hereinafter as the “VTN” implants.</p>
    <p>(h) Remove photoresist <b>222</b>. Deposit photoresist <b>224</b> and pattern in preparation for the threshold adjustment, punch-through, and channel stop implants (hereinafter the “VTP” implants) for the p-channel MOS transistor. Perform threshold adjust, punch-through block, and channel stop implants using phosphorus at the following approximate doses and energies: 1.5E12 at 50 keV, 5.0E12 at 150keV, and 2.5E12 at 380 keV, respectively. These implants serve to set the channel and field threshold voltages for the p-channel MOS transistor. See FIG. 2<i>f. </i> </p>
    <p>(i) Remove dummy gate oxide <b>220</b>. Form gate oxide <b>226</b> by thermal oxidation, for example, to a thickness in the range of approximately 7 to 15 nm. Blanket deposit undoped polycrystalline silicon to a thickness of approximately 310 nm. Deposit photoresist (not shown) and pattern to expose the n-channel MOS gate region. Perform a phosphorus implant at a dose of approximately 3.0E15 at 50 keV. Anneal the structure at about 900° C. for approximately 30 minutes. Remove the existing photoresist and deposit another layer of photoresist (not shown) and pattern and etch to form n-doped poly gate <b>228</b> for the n-channel MOS transistor and the undoped poly gate <b>230</b> for the p-channel MOS transistor. See FIG. 2<i>g</i>. Poly resistors, capacitor electrodes, and other passive components are also formed in this poly etching step. Note that the undoped poly gate <b>230</b>, which is covered by photoresist for the phosphorus implant above, can optionally be n-doped as is poly gate <b>228</b>. An undoped p-channel MOS gate results in a surface-channel transistor, whereas an n+ poly gate results in a buried-channel transistor.</p>
    <p>(j) Deposit photoresist <b>231</b> and pattern to expose the n-channel MOS transistor and the emitter and collector contact well <b>213</b> regions of the npn bipolar transistor. Perform a low-doped drain (LDD) implant in the n-channel MOS transistor source/drain moat regions <b>232</b>, the NPN collector contact moat <b>234</b>, and the npn emitter <b>236</b>. The LDD implant is performed using phosphorus at a dose of 6.0E13 at 50 keV, for example. Form 200 nm sidewall spacers <b>237</b> of oxide or nitride on the polysilicon gates <b>228</b> and <b>230</b> using standard techniques. Perform an arsenic implant at a dose of approximately 3.0E15 at 120 keV followed by a phosphorus implant at a dose of 4.0E14 at 50 keV to finalize the source/drain regions <b>232</b>, the npn collector contact <b>234</b>, and the npn emitter <b>236</b>. See FIG. 2<i>i. </i> </p>
    <p>(k) Remove the existing photoresist <b>231</b> and deposit and pattern photoresist <b>238</b> to expose the p-channel MOS transistor and the base region <b>211</b> of the npn bipolar transistor. Perform boron implant at a dose of 3.0E15 at 20 keV to form the source/drain moat regions <b>240</b> of the p-channel MOS transistor and the base contact <b>242</b> of the npn bipolar transistor. Anneal at about 875° C. for approximately 35minutes. See FIG. 2<i>j</i>. Note that the boron implant also dopes the previously undoped poly gate <b>230</b> of the p-channel MOS transistor.</p>
    <p>(l) Deposit a layer of oxide <b>244</b> approximately 100 nm in thickness to serve as a silicidation mask. Deposit photoresist <b>246</b> and pattern to cover portions of the gate oxide layer <b>226</b> and silicidation mask oxide <b>244</b> stack at the edges of the emitter region <b>236</b> and over the field oxide regions <b>218</b> adjacent the emitter region. Remove the exposed gate oxide layer <b>226</b>. See FIG. 2<i>k. </i> </p>
    <p>(m) Deposit titanium to a thickness of about 60 nm and heat at about 675° C. for approximately 30 minutes to form self-aligned silicide <b>250</b> over the p-channel MOS source/drain moat regions <b>240</b>, the n-channel MOS source/drain moat regions <b>232</b>, the collector contact <b>234</b>, the base region <b>242</b>, the emitter region <b>236</b>, and the poly gates <b>228</b> and <b>230</b>. The absence of silicide at the periphery of the emitter reduces the chance of degraded gain (h<sub>fe</sub>) from recombination effects at the emitter edge that result from uneven silicide thickness or spiking at the bird's beak region. Note that an alternative method is to simply silicide the entire emitter region <b>236</b>.</p>
    <p>(n) Deposit an oxide layer <b>252</b> of approximately 1 um thickness and planarize using resist etch-back techniques, for example. Deposit photoresist (not shown) and pattern to form contact vias to the source/drain contacts of the MOS transistors and to the base, emitter, and collector contacts of the npn bipolar transistor. Etch the oxide layer <b>252</b> to expose the underlying contact regions. Remove the photoresist and fill the vias with TiW <b>254</b> followed by AlCu <b>256</b>, for example. Alternative metal schemes include tungsten plugs followed by TiN/AlCu or entirely tungsten metal. Deposit photoresist and pattern to form desired interconnections in the metal layer. Remove the photoresist. See FIG. 2<i>l</i>. Apply subsequent interlevel dielectric and metal layers using conventional techniques.</p>
    <p>FIG. 3 is a top or plan view of the npn bipolar transistor layout described above. The structure is shown exclusive of the metal layers <b>254</b> and <b>256</b> and is included here to show the spatial relationship of the various mask levels used in the embodiment processes. The outer bounds of the buried layer are indicated by the dashed line <b>300</b> in FIG. <b>3</b> and corresponds to element <b>202</b> in the series of cross-sections of FIGS. 2<i>a </i>to <b>2</b> <i>l</i>. The n-well <b>208</b> in FIG. 2 is shown as the annulus <b>302</b> in FIG. <b>3</b>. The outer bounds of the collector contact n-moat <b>234</b> is shown as element <b>304</b> in FIG. <b>3</b>. The outer bounds of the base contact p-moat <b>242</b> is shown as element <b>306</b> in FIG. <b>3</b>. The outer bounds of the emitter contact n-moat <b>236</b> is shown in FIG. 3 as element <b>308</b>. The silicidation mask oxide <b>244</b> of FIG. 2 is shown as the annulus <b>310</b> in FIG. <b>3</b>. Finally, the outer bounds of the mask that may be used for threshold adjustment implants in the emitter region, described hereinbelow in additional embodiments, is shown as element <b>312</b> in FIG. <b>3</b>.</p>
    <p>In a second preferred embodiment in accordance with the invention, shown in FIGS. 4<i>a </i>and <b>4</b> <i>b</i>, the masking of the VTN implants described in step (g) above and in FIG. 2<i>e </i>is modified. Specifically, the photoresist mask <b>422</b> is modified to cover the emitter region <b>400</b> in addition to the n-wells <b>408</b> covered in the first embodiment process described above. As shown in FIG. 4<i>b</i>, the portion of the p-well <b>412</b> beneath the emitter contact <b>436</b> is devoid of dopants from the VTN implants, in contrast to the substantially uniform lateral base doping of the first embodiment. Consequently, the base doping is set solely by the p-well <b>412</b> doping level, resulting in a bipolar transistor with higher gain (h<sub>fe</sub>) than in the first embodiment process. The second preferred embodiment process is achieved with only a modification of an implant mask. An integrated circuit die that includes both types of bipolar transistor is therefore easily fabricated. Such an integrated circuit could therefore include a high H<sub>fe </sub>bandgap reference device (formed with the no-VTN implant npn transistor) as well as a higher Early voltage transistor (formed with the VTN implant npn transistor) as may be used in the output stage of an amplifier, for example. FIG. 5<i>a</i>is a spreading resistance plot of a transistor fabricated in accordance with the first preferred embodiment process, which includes the base VTN implants, and FIG. 5<i>b </i>is a result of a transistor fabricated in accordance with the second preferred embodiment process, which omits the VTN implants. A comparison of the two plots makes clear the effect of the threshold adjustment, punch-through, and channel stop implants.</p>
    <p>In a third preferred embodiment in accordance with the invention, the first and second preferred embodiment processes are modified as shown in FIGS. 6<i>a </i>and <b>6</b> <i>b</i>. Specifically, the mask used for the VTP implants described in step (h) above and in FIG. 2<i>f </i>is modified to expose the emitter region <b>600</b> in addition to the n-wells <b>608</b>. This modification involves the mask for the VTP implants, and hence may be used in conjunction with the second preferred embodiment process in which the modification involves the masking for the VTN implants. Note that the third preferred embodiment could also be applied to the first preferred embodiment process. FIGS. 6<i>a </i>and <b>6</b> <i>b </i>show the effects of the third preferred embodiment process on a structure that has been subjected to the second preferred embodiment process. In other words, the emitter region <b>600</b> is devoid of dopants from the VTN implants. Instead, the VTP implant results in an n-type region that extends deeper into the p-well <b>612</b> than the emitter <b>636</b> (shown in FIG. 6<i>b</i>). As a result of these modifications, the bipolar transistor produced by the third preferred embodiment process has a higher gain than that produced by the second preferred embodiment process.</p>
    <p>A fourth preferred embodiment in accordance with the invention is shown in FIGS. 7<i>a </i>and <b>7</b> <i>b</i>. In this embodiment the bipolar transistor is formed in an n-well <b>700</b>, rather than the p-well used in the first three embodiments described above. The base region <b>702</b> is formed with the VTN implants. The VTN implants counterdope the surface of n-well <b>700</b> to form the shallow (in the range of approximately 0.1 to 0.2um) base region. The shallow base width makes possible an npn transistor capable of higher operating speeds than the thicker-base embodiments described above where the base depth is set by the epi layer thickness. In addition, the use of a single set of implants for both the VTN implants and the base of the npn transistor saves a mask and the associated costs incurred in prior art approaches in which two different implant steps are used for the npn base and the threshold adjustment, channel-stop, and punch-through prevention implants of the n-channel MOS transistor.</p>
    <p>In FIG. 7<i>b</i>, the emitter region <b>704</b> and base contact <b>706</b> are formed in the base region <b>702</b> as in the embodiments described above. The collector contact <b>708</b> is formed in n-well <b>700</b>, which acts as the collector for the transistor. This process relies on modified masks for the n-well and VTN implants, but otherwise adds no complexity to the embodiment processes described above. The fourth preferred embodiment structure can also be arranged to occupy less die space than the first preferred embodiment structure, for example. The annular n-well <b>302</b> (element <b>208</b> in FIGS. 2<i>a </i>to <b>2</b> <i>l</i>) used for isolating the base region <b>211</b> from the remainder of epi layer <b>211</b> in FIG. 2<i>l </i>can be avoided with the implanted base approach of the fourth preferred embodiment structure, thus saving die space.</p>
    <p>A fifth preferred embodiment in accordance with the invention is shown in FIG. <b>8</b>. The structure of FIG. 8 is similar to that of FIG. 7<i>b</i>, except the buried layer <b>710</b> is omitted in FIG. <b>8</b>. The structure of FIG. 8 provides an isolated vertical npn transistor that is manufacturable in standard CMOS processes, which typically lack the process steps involved in forming buried layers.</p>
    <p>While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4994887">US4994887</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 1987</td><td class="patent-data-table-td patent-date-value">Feb 19, 1991</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">High voltage merged bipolar/CMOS technology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5171702">US5171702</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 29, 1991</td><td class="patent-data-table-td patent-date-value">Dec 15, 1992</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Method for forming a thick base oxide in a BiCMOS process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5342794">US5342794</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1993</td><td class="patent-data-table-td patent-date-value">Aug 30, 1994</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Method for forming laterally graded deposit-type emitter for bipolar transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5403758">US5403758</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 10, 1993</td><td class="patent-data-table-td patent-date-value">Apr 4, 1995</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Process of forming a bipolar type semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5407840">US5407840</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 4, 1992</td><td class="patent-data-table-td patent-date-value">Apr 18, 1995</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Method for simultaneously fabricating bipolar and complementary field effect transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5407841">US5407841</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 1992</td><td class="patent-data-table-td patent-date-value">Apr 18, 1995</td><td class="patent-data-table-td ">Hughes Aircraft Company</td><td class="patent-data-table-td ">CBiCMOS fabrication method using sacrificial gate poly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5422290">US5422290</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 28, 1994</td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Method of fabricating BiCMOS structures</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5811871">US5811871</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 23, 1997</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device comprising a bipolar transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5814538">US5814538</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 19, 1997</td><td class="patent-data-table-td patent-date-value">Sep 29, 1998</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Methods of forming BiCMOS devices having dual-layer emitter electrodes and thin-film transistors therein</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5953600">US5953600</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 1997</td><td class="patent-data-table-td patent-date-value">Sep 14, 1999</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.A</td><td class="patent-data-table-td ">Fabrication of bipolar/CMOS integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6117716">US6117716</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 7, 1998</td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of forming BICMOS circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6127236">US6127236</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 10, 1998</td><td class="patent-data-table-td patent-date-value">Oct 3, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method of forming a lateral bipolar transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6180442">US6180442</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 13, 1997</td><td class="patent-data-table-td patent-date-value">Jan 30, 2001</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.A.</td><td class="patent-data-table-td ">Bipolar transistor with an inhomogeneous emitter in a BICMOS integrated circuit method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6245604">US6245604</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 16, 1996</td><td class="patent-data-table-td patent-date-value">Jun 12, 2001</td><td class="patent-data-table-td ">Micron Technology</td><td class="patent-data-table-td ">Bipolar-CMOS (BiCMOS) process for fabricating integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6281060">US6281060</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 25, 1999</td><td class="patent-data-table-td patent-date-value">Aug 28, 2001</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Method of manufacturing a semiconductor device containing a BiCMOS circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=CIRYBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DGB%26NR%3D2081508A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGYoOKB6tDWn9j_JFIgKRzJJGvzpQ">GB2081508A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=CIRYBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH05267331A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFM9tA_sBVsiF_OOgNRHJx9l2ns0A">JPH05267331A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">A. R. Alvarez, ed., 3.1 Evolution of BiCMOS From a CMOS Perspective, Kluwer Acad. Publ. 1989, pp. 65-68.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">J. A. Bruchez, et al., The Philosophy of a Simple Collector Diffusion Isolation Bipolar Process, Solid State Technology/Aug. 1987, pp. 93-97.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Robert T. Havemann, et al., Process Integration Issues for Submicron BiCMOS Technology, Solid State Technology/Jun. 1992, pp. 71-76.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6521487">US6521487</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 5, 2001</td><td class="patent-data-table-td patent-date-value">Feb 18, 2003</td><td class="patent-data-table-td ">United Microelectronics Corp.</td><td class="patent-data-table-td ">Method for making a thyristor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6693344">US6693344</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 21, 2000</td><td class="patent-data-table-td patent-date-value">Feb 17, 2004</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Semiconductor device having low and high breakdown voltage transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6803634">US6803634</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 7, 2002</td><td class="patent-data-table-td patent-date-value">Oct 12, 2004</td><td class="patent-data-table-td ">Denso Corporation</td><td class="patent-data-table-td ">Stabilization in device characteristics of a bipolar transistor that is included in a semiconductor device with a CMOSFET</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6861303">US6861303</a></td><td class="patent-data-table-td patent-date-value">May 9, 2003</td><td class="patent-data-table-td patent-date-value">Mar 1, 2005</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">JFET structure for integrated circuit and fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7161198">US7161198</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 6, 2002</td><td class="patent-data-table-td patent-date-value">Jan 9, 2007</td><td class="patent-data-table-td ">Seiko Instruments Inc.</td><td class="patent-data-table-td ">Semiconductor integrated circuit device having MOS transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7268394">US7268394</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 2005</td><td class="patent-data-table-td patent-date-value">Sep 11, 2007</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">JFET structure for integrated circuit and fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7282771">US7282771</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 2005</td><td class="patent-data-table-td patent-date-value">Oct 16, 2007</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Structure and method for latchup suppression</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7759759">US7759759</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 25, 2005</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Micrel Incorporated</td><td class="patent-data-table-td ">Integrated circuit including a high voltage bipolar device and low voltage devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7855104">US7855104</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2007</td><td class="patent-data-table-td patent-date-value">Dec 21, 2010</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Structure and method for latchup suppression</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8035196">US8035196</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 2, 2008</td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td ">Zarlink Semiconductor (Us) Inc.</td><td class="patent-data-table-td ">Methods of counter-doping collector regions in bipolar transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8138040">US8138040</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 3, 2010</td><td class="patent-data-table-td patent-date-value">Mar 20, 2012</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Method of manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8507339">US8507339</a></td><td class="patent-data-table-td patent-date-value">Nov 19, 2010</td><td class="patent-data-table-td patent-date-value">Aug 13, 2013</td><td class="patent-data-table-td ">Renesas Electronics Corporation</td><td class="patent-data-table-td ">BiCMOS device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110084247">US20110084247</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 16, 2010</td><td class="patent-data-table-td patent-date-value">Apr 14, 2011</td><td class="patent-data-table-td ">Fabio Pellizzer</td><td class="patent-data-table-td ">Self-Aligned Bipolar Junction Transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110097860">US20110097860</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 3, 2010</td><td class="patent-data-table-td patent-date-value">Apr 28, 2011</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Method of manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130069157">US20130069157</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 30, 2012</td><td class="patent-data-table-td patent-date-value">Mar 21, 2013</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Incorporated</td><td class="patent-data-table-td ">Semiconductor chip integrating high and low voltage devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130071994">US20130071994</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 30, 2012</td><td class="patent-data-table-td patent-date-value">Mar 21, 2013</td><td class="patent-data-table-td ">Alpha And Omega Semiconductor Incorporated</td><td class="patent-data-table-td ">Method of integrating high voltage devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN102044494B?cl=en">CN102044494B</a></td><td class="patent-data-table-td patent-date-value">Oct 20, 2010</td><td class="patent-data-table-td patent-date-value">Mar 19, 2014</td><td class="patent-data-table-td ">三洋电机株式会社</td><td class="patent-data-table-td ">半导体器件的制造方法</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S202000">438/202</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21696">257/E21.696</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S327000">438/327</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S236000">438/236</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S203000">438/203</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S374000">438/374</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE27015">257/E27.015</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021822200">H01L21/8222</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021824800">H01L21/8248</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027060000">H01L27/06</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021824900">H01L21/8249</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/8249">H01L21/8249</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=CIRYBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/0623">H01L27/0623</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L21/8249</span>, <span class="nested-value">H01L27/06D4T</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 18, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 8, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIM 2 IS CONFIRMED. CLAIM 1 IS DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 3-5 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 10, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100518</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 21, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 21, 2005</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 30, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 25, 1999</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TEXAS INSTRUMENTS INCORPORATED, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUTTER, LOUIS N.;YING, PETER;CORSI, MARCO;AND OTHERS;REEL/FRAME:009863/0442;SIGNING DATES FROM 19980417 TO 19980515</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1DEKwsNk-4mYvBa39SD5-60EdpiQ\u0026id=CIRYBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3wWeDrn786q1fPAltnUsoyqLgmrQ\u0026id=CIRYBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3DG52cO9SwB03fJ-XbMxVXNoLcVA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Merged_bipolar_and_CMOS_circuit_and_meth.pdf?id=CIRYBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2fMi9_UIpVkxQ7kuR4HJkkGAriqA"},"sample_url":"http://www.google.com/patents/reader?id=CIRYBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>