
MCU_NDIR_H562_R0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08020000  08020000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001cd84  08020250  08020250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c98  0803cfd8  0803cfd8  0001dfd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803dc70  0803dc70  0001f794  2**0
                  CONTENTS
  4 .ARM          00000008  0803dc70  0803dc70  0001ec70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803dc78  0803dc78  0001f794  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803dc78  0803dc78  0001ec78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803dc7c  0803dc7c  0001ec7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000794  20000000  0803dc80  0001f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004298  20000798  0803e414  0001f798  2**3
                  ALLOC
 10 ._user_heap_stack 00010300  20004a30  0803e414  0001fa30  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0001f794  2**0
                  CONTENTS, READONLY
 12 .debug_info   000389a2  00000000  00000000  0001f7ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008918  00000000  00000000  0005816c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ec0  00000000  00000000  00060a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000239c  00000000  00000000  00063948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c273  00000000  00000000  00065ce4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000448c2  00000000  00000000  000a1f57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014ccd1  00000000  00000000  000e6819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002334ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000da60  00000000  00000000  00233530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a6  00000000  00000000  00240f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020250 <__do_global_dtors_aux>:
 8020250:	b510      	push	{r4, lr}
 8020252:	4c05      	ldr	r4, [pc, #20]	@ (8020268 <__do_global_dtors_aux+0x18>)
 8020254:	7823      	ldrb	r3, [r4, #0]
 8020256:	b933      	cbnz	r3, 8020266 <__do_global_dtors_aux+0x16>
 8020258:	4b04      	ldr	r3, [pc, #16]	@ (802026c <__do_global_dtors_aux+0x1c>)
 802025a:	b113      	cbz	r3, 8020262 <__do_global_dtors_aux+0x12>
 802025c:	4804      	ldr	r0, [pc, #16]	@ (8020270 <__do_global_dtors_aux+0x20>)
 802025e:	f3af 8000 	nop.w
 8020262:	2301      	movs	r3, #1
 8020264:	7023      	strb	r3, [r4, #0]
 8020266:	bd10      	pop	{r4, pc}
 8020268:	20000798 	.word	0x20000798
 802026c:	00000000 	.word	0x00000000
 8020270:	0803cfbc 	.word	0x0803cfbc

08020274 <frame_dummy>:
 8020274:	b508      	push	{r3, lr}
 8020276:	4b03      	ldr	r3, [pc, #12]	@ (8020284 <frame_dummy+0x10>)
 8020278:	b11b      	cbz	r3, 8020282 <frame_dummy+0xe>
 802027a:	4903      	ldr	r1, [pc, #12]	@ (8020288 <frame_dummy+0x14>)
 802027c:	4803      	ldr	r0, [pc, #12]	@ (802028c <frame_dummy+0x18>)
 802027e:	f3af 8000 	nop.w
 8020282:	bd08      	pop	{r3, pc}
 8020284:	00000000 	.word	0x00000000
 8020288:	2000079c 	.word	0x2000079c
 802028c:	0803cfbc 	.word	0x0803cfbc

08020290 <__aeabi_drsub>:
 8020290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8020294:	e002      	b.n	802029c <__adddf3>
 8020296:	bf00      	nop

08020298 <__aeabi_dsub>:
 8020298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0802029c <__adddf3>:
 802029c:	b530      	push	{r4, r5, lr}
 802029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80202a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80202a6:	ea94 0f05 	teq	r4, r5
 80202aa:	bf08      	it	eq
 80202ac:	ea90 0f02 	teqeq	r0, r2
 80202b0:	bf1f      	itttt	ne
 80202b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80202b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80202ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80202be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80202c2:	f000 80e2 	beq.w	802048a <__adddf3+0x1ee>
 80202c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80202ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80202ce:	bfb8      	it	lt
 80202d0:	426d      	neglt	r5, r5
 80202d2:	dd0c      	ble.n	80202ee <__adddf3+0x52>
 80202d4:	442c      	add	r4, r5
 80202d6:	ea80 0202 	eor.w	r2, r0, r2
 80202da:	ea81 0303 	eor.w	r3, r1, r3
 80202de:	ea82 0000 	eor.w	r0, r2, r0
 80202e2:	ea83 0101 	eor.w	r1, r3, r1
 80202e6:	ea80 0202 	eor.w	r2, r0, r2
 80202ea:	ea81 0303 	eor.w	r3, r1, r3
 80202ee:	2d36      	cmp	r5, #54	@ 0x36
 80202f0:	bf88      	it	hi
 80202f2:	bd30      	pophi	{r4, r5, pc}
 80202f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80202f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80202fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8020300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8020304:	d002      	beq.n	802030c <__adddf3+0x70>
 8020306:	4240      	negs	r0, r0
 8020308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 802030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8020310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8020318:	d002      	beq.n	8020320 <__adddf3+0x84>
 802031a:	4252      	negs	r2, r2
 802031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020320:	ea94 0f05 	teq	r4, r5
 8020324:	f000 80a7 	beq.w	8020476 <__adddf3+0x1da>
 8020328:	f1a4 0401 	sub.w	r4, r4, #1
 802032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020330:	db0d      	blt.n	802034e <__adddf3+0xb2>
 8020332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020336:	fa22 f205 	lsr.w	r2, r2, r5
 802033a:	1880      	adds	r0, r0, r2
 802033c:	f141 0100 	adc.w	r1, r1, #0
 8020340:	fa03 f20e 	lsl.w	r2, r3, lr
 8020344:	1880      	adds	r0, r0, r2
 8020346:	fa43 f305 	asr.w	r3, r3, r5
 802034a:	4159      	adcs	r1, r3
 802034c:	e00e      	b.n	802036c <__adddf3+0xd0>
 802034e:	f1a5 0520 	sub.w	r5, r5, #32
 8020352:	f10e 0e20 	add.w	lr, lr, #32
 8020356:	2a01      	cmp	r2, #1
 8020358:	fa03 fc0e 	lsl.w	ip, r3, lr
 802035c:	bf28      	it	cs
 802035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8020362:	fa43 f305 	asr.w	r3, r3, r5
 8020366:	18c0      	adds	r0, r0, r3
 8020368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 802036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8020370:	d507      	bpl.n	8020382 <__adddf3+0xe6>
 8020372:	f04f 0e00 	mov.w	lr, #0
 8020376:	f1dc 0c00 	rsbs	ip, ip, #0
 802037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 802037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8020382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8020386:	d31b      	bcc.n	80203c0 <__adddf3+0x124>
 8020388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 802038c:	d30c      	bcc.n	80203a8 <__adddf3+0x10c>
 802038e:	0849      	lsrs	r1, r1, #1
 8020390:	ea5f 0030 	movs.w	r0, r0, rrx
 8020394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8020398:	f104 0401 	add.w	r4, r4, #1
 802039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80203a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80203a4:	f080 809a 	bcs.w	80204dc <__adddf3+0x240>
 80203a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80203ac:	bf08      	it	eq
 80203ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80203b2:	f150 0000 	adcs.w	r0, r0, #0
 80203b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80203ba:	ea41 0105 	orr.w	r1, r1, r5
 80203be:	bd30      	pop	{r4, r5, pc}
 80203c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80203c4:	4140      	adcs	r0, r0
 80203c6:	eb41 0101 	adc.w	r1, r1, r1
 80203ca:	3c01      	subs	r4, #1
 80203cc:	bf28      	it	cs
 80203ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80203d2:	d2e9      	bcs.n	80203a8 <__adddf3+0x10c>
 80203d4:	f091 0f00 	teq	r1, #0
 80203d8:	bf04      	itt	eq
 80203da:	4601      	moveq	r1, r0
 80203dc:	2000      	moveq	r0, #0
 80203de:	fab1 f381 	clz	r3, r1
 80203e2:	bf08      	it	eq
 80203e4:	3320      	addeq	r3, #32
 80203e6:	f1a3 030b 	sub.w	r3, r3, #11
 80203ea:	f1b3 0220 	subs.w	r2, r3, #32
 80203ee:	da0c      	bge.n	802040a <__adddf3+0x16e>
 80203f0:	320c      	adds	r2, #12
 80203f2:	dd08      	ble.n	8020406 <__adddf3+0x16a>
 80203f4:	f102 0c14 	add.w	ip, r2, #20
 80203f8:	f1c2 020c 	rsb	r2, r2, #12
 80203fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8020400:	fa21 f102 	lsr.w	r1, r1, r2
 8020404:	e00c      	b.n	8020420 <__adddf3+0x184>
 8020406:	f102 0214 	add.w	r2, r2, #20
 802040a:	bfd8      	it	le
 802040c:	f1c2 0c20 	rsble	ip, r2, #32
 8020410:	fa01 f102 	lsl.w	r1, r1, r2
 8020414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8020418:	bfdc      	itt	le
 802041a:	ea41 010c 	orrle.w	r1, r1, ip
 802041e:	4090      	lslle	r0, r2
 8020420:	1ae4      	subs	r4, r4, r3
 8020422:	bfa2      	ittt	ge
 8020424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020428:	4329      	orrge	r1, r5
 802042a:	bd30      	popge	{r4, r5, pc}
 802042c:	ea6f 0404 	mvn.w	r4, r4
 8020430:	3c1f      	subs	r4, #31
 8020432:	da1c      	bge.n	802046e <__adddf3+0x1d2>
 8020434:	340c      	adds	r4, #12
 8020436:	dc0e      	bgt.n	8020456 <__adddf3+0x1ba>
 8020438:	f104 0414 	add.w	r4, r4, #20
 802043c:	f1c4 0220 	rsb	r2, r4, #32
 8020440:	fa20 f004 	lsr.w	r0, r0, r4
 8020444:	fa01 f302 	lsl.w	r3, r1, r2
 8020448:	ea40 0003 	orr.w	r0, r0, r3
 802044c:	fa21 f304 	lsr.w	r3, r1, r4
 8020450:	ea45 0103 	orr.w	r1, r5, r3
 8020454:	bd30      	pop	{r4, r5, pc}
 8020456:	f1c4 040c 	rsb	r4, r4, #12
 802045a:	f1c4 0220 	rsb	r2, r4, #32
 802045e:	fa20 f002 	lsr.w	r0, r0, r2
 8020462:	fa01 f304 	lsl.w	r3, r1, r4
 8020466:	ea40 0003 	orr.w	r0, r0, r3
 802046a:	4629      	mov	r1, r5
 802046c:	bd30      	pop	{r4, r5, pc}
 802046e:	fa21 f004 	lsr.w	r0, r1, r4
 8020472:	4629      	mov	r1, r5
 8020474:	bd30      	pop	{r4, r5, pc}
 8020476:	f094 0f00 	teq	r4, #0
 802047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 802047e:	bf06      	itte	eq
 8020480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8020484:	3401      	addeq	r4, #1
 8020486:	3d01      	subne	r5, #1
 8020488:	e74e      	b.n	8020328 <__adddf3+0x8c>
 802048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802048e:	bf18      	it	ne
 8020490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020494:	d029      	beq.n	80204ea <__adddf3+0x24e>
 8020496:	ea94 0f05 	teq	r4, r5
 802049a:	bf08      	it	eq
 802049c:	ea90 0f02 	teqeq	r0, r2
 80204a0:	d005      	beq.n	80204ae <__adddf3+0x212>
 80204a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80204a6:	bf04      	itt	eq
 80204a8:	4619      	moveq	r1, r3
 80204aa:	4610      	moveq	r0, r2
 80204ac:	bd30      	pop	{r4, r5, pc}
 80204ae:	ea91 0f03 	teq	r1, r3
 80204b2:	bf1e      	ittt	ne
 80204b4:	2100      	movne	r1, #0
 80204b6:	2000      	movne	r0, #0
 80204b8:	bd30      	popne	{r4, r5, pc}
 80204ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80204be:	d105      	bne.n	80204cc <__adddf3+0x230>
 80204c0:	0040      	lsls	r0, r0, #1
 80204c2:	4149      	adcs	r1, r1
 80204c4:	bf28      	it	cs
 80204c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80204ca:	bd30      	pop	{r4, r5, pc}
 80204cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80204d0:	bf3c      	itt	cc
 80204d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80204d6:	bd30      	popcc	{r4, r5, pc}
 80204d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80204dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80204e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80204e4:	f04f 0000 	mov.w	r0, #0
 80204e8:	bd30      	pop	{r4, r5, pc}
 80204ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80204ee:	bf1a      	itte	ne
 80204f0:	4619      	movne	r1, r3
 80204f2:	4610      	movne	r0, r2
 80204f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80204f8:	bf1c      	itt	ne
 80204fa:	460b      	movne	r3, r1
 80204fc:	4602      	movne	r2, r0
 80204fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020502:	bf06      	itte	eq
 8020504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8020508:	ea91 0f03 	teqeq	r1, r3
 802050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8020510:	bd30      	pop	{r4, r5, pc}
 8020512:	bf00      	nop

08020514 <__aeabi_ui2d>:
 8020514:	f090 0f00 	teq	r0, #0
 8020518:	bf04      	itt	eq
 802051a:	2100      	moveq	r1, #0
 802051c:	4770      	bxeq	lr
 802051e:	b530      	push	{r4, r5, lr}
 8020520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8020524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8020528:	f04f 0500 	mov.w	r5, #0
 802052c:	f04f 0100 	mov.w	r1, #0
 8020530:	e750      	b.n	80203d4 <__adddf3+0x138>
 8020532:	bf00      	nop

08020534 <__aeabi_i2d>:
 8020534:	f090 0f00 	teq	r0, #0
 8020538:	bf04      	itt	eq
 802053a:	2100      	moveq	r1, #0
 802053c:	4770      	bxeq	lr
 802053e:	b530      	push	{r4, r5, lr}
 8020540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8020544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8020548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 802054c:	bf48      	it	mi
 802054e:	4240      	negmi	r0, r0
 8020550:	f04f 0100 	mov.w	r1, #0
 8020554:	e73e      	b.n	80203d4 <__adddf3+0x138>
 8020556:	bf00      	nop

08020558 <__aeabi_f2d>:
 8020558:	0042      	lsls	r2, r0, #1
 802055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 802055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8020562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8020566:	bf1f      	itttt	ne
 8020568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 802056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8020570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8020574:	4770      	bxne	lr
 8020576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 802057a:	bf08      	it	eq
 802057c:	4770      	bxeq	lr
 802057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8020582:	bf04      	itt	eq
 8020584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8020588:	4770      	bxeq	lr
 802058a:	b530      	push	{r4, r5, lr}
 802058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8020590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8020594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020598:	e71c      	b.n	80203d4 <__adddf3+0x138>
 802059a:	bf00      	nop

0802059c <__aeabi_ul2d>:
 802059c:	ea50 0201 	orrs.w	r2, r0, r1
 80205a0:	bf08      	it	eq
 80205a2:	4770      	bxeq	lr
 80205a4:	b530      	push	{r4, r5, lr}
 80205a6:	f04f 0500 	mov.w	r5, #0
 80205aa:	e00a      	b.n	80205c2 <__aeabi_l2d+0x16>

080205ac <__aeabi_l2d>:
 80205ac:	ea50 0201 	orrs.w	r2, r0, r1
 80205b0:	bf08      	it	eq
 80205b2:	4770      	bxeq	lr
 80205b4:	b530      	push	{r4, r5, lr}
 80205b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80205ba:	d502      	bpl.n	80205c2 <__aeabi_l2d+0x16>
 80205bc:	4240      	negs	r0, r0
 80205be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80205c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80205c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80205ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80205ce:	f43f aed8 	beq.w	8020382 <__adddf3+0xe6>
 80205d2:	f04f 0203 	mov.w	r2, #3
 80205d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80205da:	bf18      	it	ne
 80205dc:	3203      	addne	r2, #3
 80205de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80205e2:	bf18      	it	ne
 80205e4:	3203      	addne	r2, #3
 80205e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80205ea:	f1c2 0320 	rsb	r3, r2, #32
 80205ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80205f2:	fa20 f002 	lsr.w	r0, r0, r2
 80205f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80205fa:	ea40 000e 	orr.w	r0, r0, lr
 80205fe:	fa21 f102 	lsr.w	r1, r1, r2
 8020602:	4414      	add	r4, r2
 8020604:	e6bd      	b.n	8020382 <__adddf3+0xe6>
 8020606:	bf00      	nop

08020608 <__aeabi_dmul>:
 8020608:	b570      	push	{r4, r5, r6, lr}
 802060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 802060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8020612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020616:	bf1d      	ittte	ne
 8020618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802061c:	ea94 0f0c 	teqne	r4, ip
 8020620:	ea95 0f0c 	teqne	r5, ip
 8020624:	f000 f8de 	bleq	80207e4 <__aeabi_dmul+0x1dc>
 8020628:	442c      	add	r4, r5
 802062a:	ea81 0603 	eor.w	r6, r1, r3
 802062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802063a:	bf18      	it	ne
 802063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8020640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8020644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020648:	d038      	beq.n	80206bc <__aeabi_dmul+0xb4>
 802064a:	fba0 ce02 	umull	ip, lr, r0, r2
 802064e:	f04f 0500 	mov.w	r5, #0
 8020652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8020656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 802065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 802065e:	f04f 0600 	mov.w	r6, #0
 8020662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8020666:	f09c 0f00 	teq	ip, #0
 802066a:	bf18      	it	ne
 802066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8020670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8020674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8020678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 802067c:	d204      	bcs.n	8020688 <__aeabi_dmul+0x80>
 802067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8020682:	416d      	adcs	r5, r5
 8020684:	eb46 0606 	adc.w	r6, r6, r6
 8020688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 802068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8020690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8020694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8020698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 802069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80206a0:	bf88      	it	hi
 80206a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80206a6:	d81e      	bhi.n	80206e6 <__aeabi_dmul+0xde>
 80206a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80206ac:	bf08      	it	eq
 80206ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80206b2:	f150 0000 	adcs.w	r0, r0, #0
 80206b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80206ba:	bd70      	pop	{r4, r5, r6, pc}
 80206bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80206c0:	ea46 0101 	orr.w	r1, r6, r1
 80206c4:	ea40 0002 	orr.w	r0, r0, r2
 80206c8:	ea81 0103 	eor.w	r1, r1, r3
 80206cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80206d0:	bfc2      	ittt	gt
 80206d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80206d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80206da:	bd70      	popgt	{r4, r5, r6, pc}
 80206dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80206e0:	f04f 0e00 	mov.w	lr, #0
 80206e4:	3c01      	subs	r4, #1
 80206e6:	f300 80ab 	bgt.w	8020840 <__aeabi_dmul+0x238>
 80206ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80206ee:	bfde      	ittt	le
 80206f0:	2000      	movle	r0, #0
 80206f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80206f6:	bd70      	pople	{r4, r5, r6, pc}
 80206f8:	f1c4 0400 	rsb	r4, r4, #0
 80206fc:	3c20      	subs	r4, #32
 80206fe:	da35      	bge.n	802076c <__aeabi_dmul+0x164>
 8020700:	340c      	adds	r4, #12
 8020702:	dc1b      	bgt.n	802073c <__aeabi_dmul+0x134>
 8020704:	f104 0414 	add.w	r4, r4, #20
 8020708:	f1c4 0520 	rsb	r5, r4, #32
 802070c:	fa00 f305 	lsl.w	r3, r0, r5
 8020710:	fa20 f004 	lsr.w	r0, r0, r4
 8020714:	fa01 f205 	lsl.w	r2, r1, r5
 8020718:	ea40 0002 	orr.w	r0, r0, r2
 802071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8020720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020728:	fa21 f604 	lsr.w	r6, r1, r4
 802072c:	eb42 0106 	adc.w	r1, r2, r6
 8020730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020734:	bf08      	it	eq
 8020736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802073a:	bd70      	pop	{r4, r5, r6, pc}
 802073c:	f1c4 040c 	rsb	r4, r4, #12
 8020740:	f1c4 0520 	rsb	r5, r4, #32
 8020744:	fa00 f304 	lsl.w	r3, r0, r4
 8020748:	fa20 f005 	lsr.w	r0, r0, r5
 802074c:	fa01 f204 	lsl.w	r2, r1, r4
 8020750:	ea40 0002 	orr.w	r0, r0, r2
 8020754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 802075c:	f141 0100 	adc.w	r1, r1, #0
 8020760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020764:	bf08      	it	eq
 8020766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802076a:	bd70      	pop	{r4, r5, r6, pc}
 802076c:	f1c4 0520 	rsb	r5, r4, #32
 8020770:	fa00 f205 	lsl.w	r2, r0, r5
 8020774:	ea4e 0e02 	orr.w	lr, lr, r2
 8020778:	fa20 f304 	lsr.w	r3, r0, r4
 802077c:	fa01 f205 	lsl.w	r2, r1, r5
 8020780:	ea43 0302 	orr.w	r3, r3, r2
 8020784:	fa21 f004 	lsr.w	r0, r1, r4
 8020788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 802078c:	fa21 f204 	lsr.w	r2, r1, r4
 8020790:	ea20 0002 	bic.w	r0, r0, r2
 8020794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8020798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 802079c:	bf08      	it	eq
 802079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80207a2:	bd70      	pop	{r4, r5, r6, pc}
 80207a4:	f094 0f00 	teq	r4, #0
 80207a8:	d10f      	bne.n	80207ca <__aeabi_dmul+0x1c2>
 80207aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80207ae:	0040      	lsls	r0, r0, #1
 80207b0:	eb41 0101 	adc.w	r1, r1, r1
 80207b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80207b8:	bf08      	it	eq
 80207ba:	3c01      	subeq	r4, #1
 80207bc:	d0f7      	beq.n	80207ae <__aeabi_dmul+0x1a6>
 80207be:	ea41 0106 	orr.w	r1, r1, r6
 80207c2:	f095 0f00 	teq	r5, #0
 80207c6:	bf18      	it	ne
 80207c8:	4770      	bxne	lr
 80207ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80207ce:	0052      	lsls	r2, r2, #1
 80207d0:	eb43 0303 	adc.w	r3, r3, r3
 80207d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80207d8:	bf08      	it	eq
 80207da:	3d01      	subeq	r5, #1
 80207dc:	d0f7      	beq.n	80207ce <__aeabi_dmul+0x1c6>
 80207de:	ea43 0306 	orr.w	r3, r3, r6
 80207e2:	4770      	bx	lr
 80207e4:	ea94 0f0c 	teq	r4, ip
 80207e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80207ec:	bf18      	it	ne
 80207ee:	ea95 0f0c 	teqne	r5, ip
 80207f2:	d00c      	beq.n	802080e <__aeabi_dmul+0x206>
 80207f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80207f8:	bf18      	it	ne
 80207fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80207fe:	d1d1      	bne.n	80207a4 <__aeabi_dmul+0x19c>
 8020800:	ea81 0103 	eor.w	r1, r1, r3
 8020804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020808:	f04f 0000 	mov.w	r0, #0
 802080c:	bd70      	pop	{r4, r5, r6, pc}
 802080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020812:	bf06      	itte	eq
 8020814:	4610      	moveq	r0, r2
 8020816:	4619      	moveq	r1, r3
 8020818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802081c:	d019      	beq.n	8020852 <__aeabi_dmul+0x24a>
 802081e:	ea94 0f0c 	teq	r4, ip
 8020822:	d102      	bne.n	802082a <__aeabi_dmul+0x222>
 8020824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020828:	d113      	bne.n	8020852 <__aeabi_dmul+0x24a>
 802082a:	ea95 0f0c 	teq	r5, ip
 802082e:	d105      	bne.n	802083c <__aeabi_dmul+0x234>
 8020830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020834:	bf1c      	itt	ne
 8020836:	4610      	movne	r0, r2
 8020838:	4619      	movne	r1, r3
 802083a:	d10a      	bne.n	8020852 <__aeabi_dmul+0x24a>
 802083c:	ea81 0103 	eor.w	r1, r1, r3
 8020840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8020848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 802084c:	f04f 0000 	mov.w	r0, #0
 8020850:	bd70      	pop	{r4, r5, r6, pc}
 8020852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8020856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 802085a:	bd70      	pop	{r4, r5, r6, pc}

0802085c <__aeabi_ddiv>:
 802085c:	b570      	push	{r4, r5, r6, lr}
 802085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8020862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8020866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 802086a:	bf1d      	ittte	ne
 802086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8020870:	ea94 0f0c 	teqne	r4, ip
 8020874:	ea95 0f0c 	teqne	r5, ip
 8020878:	f000 f8a7 	bleq	80209ca <__aeabi_ddiv+0x16e>
 802087c:	eba4 0405 	sub.w	r4, r4, r5
 8020880:	ea81 0e03 	eor.w	lr, r1, r3
 8020884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802088c:	f000 8088 	beq.w	80209a0 <__aeabi_ddiv+0x144>
 8020890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8020898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 802089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80208a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80208a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80208a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80208ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80208b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80208b4:	429d      	cmp	r5, r3
 80208b6:	bf08      	it	eq
 80208b8:	4296      	cmpeq	r6, r2
 80208ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80208be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80208c2:	d202      	bcs.n	80208ca <__aeabi_ddiv+0x6e>
 80208c4:	085b      	lsrs	r3, r3, #1
 80208c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80208ca:	1ab6      	subs	r6, r6, r2
 80208cc:	eb65 0503 	sbc.w	r5, r5, r3
 80208d0:	085b      	lsrs	r3, r3, #1
 80208d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80208d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80208da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80208de:	ebb6 0e02 	subs.w	lr, r6, r2
 80208e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80208e6:	bf22      	ittt	cs
 80208e8:	1ab6      	subcs	r6, r6, r2
 80208ea:	4675      	movcs	r5, lr
 80208ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80208f0:	085b      	lsrs	r3, r3, #1
 80208f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80208f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80208fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80208fe:	bf22      	ittt	cs
 8020900:	1ab6      	subcs	r6, r6, r2
 8020902:	4675      	movcs	r5, lr
 8020904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8020908:	085b      	lsrs	r3, r3, #1
 802090a:	ea4f 0232 	mov.w	r2, r2, rrx
 802090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020916:	bf22      	ittt	cs
 8020918:	1ab6      	subcs	r6, r6, r2
 802091a:	4675      	movcs	r5, lr
 802091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020920:	085b      	lsrs	r3, r3, #1
 8020922:	ea4f 0232 	mov.w	r2, r2, rrx
 8020926:	ebb6 0e02 	subs.w	lr, r6, r2
 802092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802092e:	bf22      	ittt	cs
 8020930:	1ab6      	subcs	r6, r6, r2
 8020932:	4675      	movcs	r5, lr
 8020934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020938:	ea55 0e06 	orrs.w	lr, r5, r6
 802093c:	d018      	beq.n	8020970 <__aeabi_ddiv+0x114>
 802093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8020942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8020946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 802094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 802094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8020952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8020956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 802095a:	d1c0      	bne.n	80208de <__aeabi_ddiv+0x82>
 802095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020960:	d10b      	bne.n	802097a <__aeabi_ddiv+0x11e>
 8020962:	ea41 0100 	orr.w	r1, r1, r0
 8020966:	f04f 0000 	mov.w	r0, #0
 802096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 802096e:	e7b6      	b.n	80208de <__aeabi_ddiv+0x82>
 8020970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020974:	bf04      	itt	eq
 8020976:	4301      	orreq	r1, r0
 8020978:	2000      	moveq	r0, #0
 802097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 802097e:	bf88      	it	hi
 8020980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8020984:	f63f aeaf 	bhi.w	80206e6 <__aeabi_dmul+0xde>
 8020988:	ebb5 0c03 	subs.w	ip, r5, r3
 802098c:	bf04      	itt	eq
 802098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8020992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020996:	f150 0000 	adcs.w	r0, r0, #0
 802099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802099e:	bd70      	pop	{r4, r5, r6, pc}
 80209a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80209a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80209a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80209ac:	bfc2      	ittt	gt
 80209ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80209b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80209b6:	bd70      	popgt	{r4, r5, r6, pc}
 80209b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80209bc:	f04f 0e00 	mov.w	lr, #0
 80209c0:	3c01      	subs	r4, #1
 80209c2:	e690      	b.n	80206e6 <__aeabi_dmul+0xde>
 80209c4:	ea45 0e06 	orr.w	lr, r5, r6
 80209c8:	e68d      	b.n	80206e6 <__aeabi_dmul+0xde>
 80209ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80209ce:	ea94 0f0c 	teq	r4, ip
 80209d2:	bf08      	it	eq
 80209d4:	ea95 0f0c 	teqeq	r5, ip
 80209d8:	f43f af3b 	beq.w	8020852 <__aeabi_dmul+0x24a>
 80209dc:	ea94 0f0c 	teq	r4, ip
 80209e0:	d10a      	bne.n	80209f8 <__aeabi_ddiv+0x19c>
 80209e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80209e6:	f47f af34 	bne.w	8020852 <__aeabi_dmul+0x24a>
 80209ea:	ea95 0f0c 	teq	r5, ip
 80209ee:	f47f af25 	bne.w	802083c <__aeabi_dmul+0x234>
 80209f2:	4610      	mov	r0, r2
 80209f4:	4619      	mov	r1, r3
 80209f6:	e72c      	b.n	8020852 <__aeabi_dmul+0x24a>
 80209f8:	ea95 0f0c 	teq	r5, ip
 80209fc:	d106      	bne.n	8020a0c <__aeabi_ddiv+0x1b0>
 80209fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020a02:	f43f aefd 	beq.w	8020800 <__aeabi_dmul+0x1f8>
 8020a06:	4610      	mov	r0, r2
 8020a08:	4619      	mov	r1, r3
 8020a0a:	e722      	b.n	8020852 <__aeabi_dmul+0x24a>
 8020a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020a10:	bf18      	it	ne
 8020a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020a16:	f47f aec5 	bne.w	80207a4 <__aeabi_dmul+0x19c>
 8020a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8020a1e:	f47f af0d 	bne.w	802083c <__aeabi_dmul+0x234>
 8020a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020a26:	f47f aeeb 	bne.w	8020800 <__aeabi_dmul+0x1f8>
 8020a2a:	e712      	b.n	8020852 <__aeabi_dmul+0x24a>

08020a2c <__aeabi_d2f>:
 8020a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8020a34:	bf24      	itt	cs
 8020a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8020a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8020a3e:	d90d      	bls.n	8020a5c <__aeabi_d2f+0x30>
 8020a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8020a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8020a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8020a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8020a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8020a54:	bf08      	it	eq
 8020a56:	f020 0001 	biceq.w	r0, r0, #1
 8020a5a:	4770      	bx	lr
 8020a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8020a60:	d121      	bne.n	8020aa6 <__aeabi_d2f+0x7a>
 8020a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8020a66:	bfbc      	itt	lt
 8020a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8020a6c:	4770      	bxlt	lr
 8020a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8020a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8020a76:	f1c2 0218 	rsb	r2, r2, #24
 8020a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8020a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8020a82:	fa20 f002 	lsr.w	r0, r0, r2
 8020a86:	bf18      	it	ne
 8020a88:	f040 0001 	orrne.w	r0, r0, #1
 8020a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8020a98:	ea40 000c 	orr.w	r0, r0, ip
 8020a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8020aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8020aa4:	e7cc      	b.n	8020a40 <__aeabi_d2f+0x14>
 8020aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8020aaa:	d107      	bne.n	8020abc <__aeabi_d2f+0x90>
 8020aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8020ab0:	bf1e      	ittt	ne
 8020ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8020ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8020aba:	4770      	bxne	lr
 8020abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8020ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8020ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8020ac8:	4770      	bx	lr
 8020aca:	bf00      	nop

08020acc <__aeabi_ldivmod>:
 8020acc:	b97b      	cbnz	r3, 8020aee <__aeabi_ldivmod+0x22>
 8020ace:	b972      	cbnz	r2, 8020aee <__aeabi_ldivmod+0x22>
 8020ad0:	2900      	cmp	r1, #0
 8020ad2:	bfbe      	ittt	lt
 8020ad4:	2000      	movlt	r0, #0
 8020ad6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8020ada:	e006      	blt.n	8020aea <__aeabi_ldivmod+0x1e>
 8020adc:	bf08      	it	eq
 8020ade:	2800      	cmpeq	r0, #0
 8020ae0:	bf1c      	itt	ne
 8020ae2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8020ae6:	f04f 30ff 	movne.w	r0, #4294967295
 8020aea:	f000 b9fb 	b.w	8020ee4 <__aeabi_idiv0>
 8020aee:	f1ad 0c08 	sub.w	ip, sp, #8
 8020af2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020af6:	2900      	cmp	r1, #0
 8020af8:	db09      	blt.n	8020b0e <__aeabi_ldivmod+0x42>
 8020afa:	2b00      	cmp	r3, #0
 8020afc:	db1a      	blt.n	8020b34 <__aeabi_ldivmod+0x68>
 8020afe:	f000 f84d 	bl	8020b9c <__udivmoddi4>
 8020b02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020b06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020b0a:	b004      	add	sp, #16
 8020b0c:	4770      	bx	lr
 8020b0e:	4240      	negs	r0, r0
 8020b10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020b14:	2b00      	cmp	r3, #0
 8020b16:	db1b      	blt.n	8020b50 <__aeabi_ldivmod+0x84>
 8020b18:	f000 f840 	bl	8020b9c <__udivmoddi4>
 8020b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020b24:	b004      	add	sp, #16
 8020b26:	4240      	negs	r0, r0
 8020b28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020b2c:	4252      	negs	r2, r2
 8020b2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020b32:	4770      	bx	lr
 8020b34:	4252      	negs	r2, r2
 8020b36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020b3a:	f000 f82f 	bl	8020b9c <__udivmoddi4>
 8020b3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020b42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020b46:	b004      	add	sp, #16
 8020b48:	4240      	negs	r0, r0
 8020b4a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020b4e:	4770      	bx	lr
 8020b50:	4252      	negs	r2, r2
 8020b52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020b56:	f000 f821 	bl	8020b9c <__udivmoddi4>
 8020b5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020b5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020b62:	b004      	add	sp, #16
 8020b64:	4252      	negs	r2, r2
 8020b66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020b6a:	4770      	bx	lr

08020b6c <__aeabi_uldivmod>:
 8020b6c:	b953      	cbnz	r3, 8020b84 <__aeabi_uldivmod+0x18>
 8020b6e:	b94a      	cbnz	r2, 8020b84 <__aeabi_uldivmod+0x18>
 8020b70:	2900      	cmp	r1, #0
 8020b72:	bf08      	it	eq
 8020b74:	2800      	cmpeq	r0, #0
 8020b76:	bf1c      	itt	ne
 8020b78:	f04f 31ff 	movne.w	r1, #4294967295
 8020b7c:	f04f 30ff 	movne.w	r0, #4294967295
 8020b80:	f000 b9b0 	b.w	8020ee4 <__aeabi_idiv0>
 8020b84:	f1ad 0c08 	sub.w	ip, sp, #8
 8020b88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020b8c:	f000 f806 	bl	8020b9c <__udivmoddi4>
 8020b90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020b98:	b004      	add	sp, #16
 8020b9a:	4770      	bx	lr

08020b9c <__udivmoddi4>:
 8020b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020ba0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8020ba2:	4688      	mov	r8, r1
 8020ba4:	4604      	mov	r4, r0
 8020ba6:	468e      	mov	lr, r1
 8020ba8:	2b00      	cmp	r3, #0
 8020baa:	d14a      	bne.n	8020c42 <__udivmoddi4+0xa6>
 8020bac:	428a      	cmp	r2, r1
 8020bae:	4617      	mov	r7, r2
 8020bb0:	d95f      	bls.n	8020c72 <__udivmoddi4+0xd6>
 8020bb2:	fab2 f682 	clz	r6, r2
 8020bb6:	b14e      	cbz	r6, 8020bcc <__udivmoddi4+0x30>
 8020bb8:	f1c6 0320 	rsb	r3, r6, #32
 8020bbc:	fa01 fe06 	lsl.w	lr, r1, r6
 8020bc0:	40b7      	lsls	r7, r6
 8020bc2:	40b4      	lsls	r4, r6
 8020bc4:	fa20 f303 	lsr.w	r3, r0, r3
 8020bc8:	ea43 0e0e 	orr.w	lr, r3, lr
 8020bcc:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8020bd0:	fa1f fc87 	uxth.w	ip, r7
 8020bd4:	0c23      	lsrs	r3, r4, #16
 8020bd6:	fbbe f1f8 	udiv	r1, lr, r8
 8020bda:	fb08 ee11 	mls	lr, r8, r1, lr
 8020bde:	fb01 f20c 	mul.w	r2, r1, ip
 8020be2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8020be6:	429a      	cmp	r2, r3
 8020be8:	d907      	bls.n	8020bfa <__udivmoddi4+0x5e>
 8020bea:	18fb      	adds	r3, r7, r3
 8020bec:	f101 30ff 	add.w	r0, r1, #4294967295
 8020bf0:	d202      	bcs.n	8020bf8 <__udivmoddi4+0x5c>
 8020bf2:	429a      	cmp	r2, r3
 8020bf4:	f200 8154 	bhi.w	8020ea0 <__udivmoddi4+0x304>
 8020bf8:	4601      	mov	r1, r0
 8020bfa:	1a9b      	subs	r3, r3, r2
 8020bfc:	b2a2      	uxth	r2, r4
 8020bfe:	fbb3 f0f8 	udiv	r0, r3, r8
 8020c02:	fb08 3310 	mls	r3, r8, r0, r3
 8020c06:	fb00 fc0c 	mul.w	ip, r0, ip
 8020c0a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8020c0e:	4594      	cmp	ip, r2
 8020c10:	d90b      	bls.n	8020c2a <__udivmoddi4+0x8e>
 8020c12:	18ba      	adds	r2, r7, r2
 8020c14:	f100 33ff 	add.w	r3, r0, #4294967295
 8020c18:	bf2c      	ite	cs
 8020c1a:	2401      	movcs	r4, #1
 8020c1c:	2400      	movcc	r4, #0
 8020c1e:	4594      	cmp	ip, r2
 8020c20:	d902      	bls.n	8020c28 <__udivmoddi4+0x8c>
 8020c22:	2c00      	cmp	r4, #0
 8020c24:	f000 813f 	beq.w	8020ea6 <__udivmoddi4+0x30a>
 8020c28:	4618      	mov	r0, r3
 8020c2a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8020c2e:	eba2 020c 	sub.w	r2, r2, ip
 8020c32:	2100      	movs	r1, #0
 8020c34:	b11d      	cbz	r5, 8020c3e <__udivmoddi4+0xa2>
 8020c36:	40f2      	lsrs	r2, r6
 8020c38:	2300      	movs	r3, #0
 8020c3a:	e9c5 2300 	strd	r2, r3, [r5]
 8020c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020c42:	428b      	cmp	r3, r1
 8020c44:	d905      	bls.n	8020c52 <__udivmoddi4+0xb6>
 8020c46:	b10d      	cbz	r5, 8020c4c <__udivmoddi4+0xb0>
 8020c48:	e9c5 0100 	strd	r0, r1, [r5]
 8020c4c:	2100      	movs	r1, #0
 8020c4e:	4608      	mov	r0, r1
 8020c50:	e7f5      	b.n	8020c3e <__udivmoddi4+0xa2>
 8020c52:	fab3 f183 	clz	r1, r3
 8020c56:	2900      	cmp	r1, #0
 8020c58:	d14e      	bne.n	8020cf8 <__udivmoddi4+0x15c>
 8020c5a:	4543      	cmp	r3, r8
 8020c5c:	f0c0 8112 	bcc.w	8020e84 <__udivmoddi4+0x2e8>
 8020c60:	4282      	cmp	r2, r0
 8020c62:	f240 810f 	bls.w	8020e84 <__udivmoddi4+0x2e8>
 8020c66:	4608      	mov	r0, r1
 8020c68:	2d00      	cmp	r5, #0
 8020c6a:	d0e8      	beq.n	8020c3e <__udivmoddi4+0xa2>
 8020c6c:	e9c5 4e00 	strd	r4, lr, [r5]
 8020c70:	e7e5      	b.n	8020c3e <__udivmoddi4+0xa2>
 8020c72:	2a00      	cmp	r2, #0
 8020c74:	f000 80ac 	beq.w	8020dd0 <__udivmoddi4+0x234>
 8020c78:	fab2 f682 	clz	r6, r2
 8020c7c:	2e00      	cmp	r6, #0
 8020c7e:	f040 80bb 	bne.w	8020df8 <__udivmoddi4+0x25c>
 8020c82:	1a8b      	subs	r3, r1, r2
 8020c84:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8020c88:	b2bc      	uxth	r4, r7
 8020c8a:	2101      	movs	r1, #1
 8020c8c:	0c02      	lsrs	r2, r0, #16
 8020c8e:	b280      	uxth	r0, r0
 8020c90:	fbb3 fcfe 	udiv	ip, r3, lr
 8020c94:	fb0e 331c 	mls	r3, lr, ip, r3
 8020c98:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8020c9c:	fb04 f20c 	mul.w	r2, r4, ip
 8020ca0:	429a      	cmp	r2, r3
 8020ca2:	d90e      	bls.n	8020cc2 <__udivmoddi4+0x126>
 8020ca4:	18fb      	adds	r3, r7, r3
 8020ca6:	f10c 38ff 	add.w	r8, ip, #4294967295
 8020caa:	bf2c      	ite	cs
 8020cac:	f04f 0901 	movcs.w	r9, #1
 8020cb0:	f04f 0900 	movcc.w	r9, #0
 8020cb4:	429a      	cmp	r2, r3
 8020cb6:	d903      	bls.n	8020cc0 <__udivmoddi4+0x124>
 8020cb8:	f1b9 0f00 	cmp.w	r9, #0
 8020cbc:	f000 80ec 	beq.w	8020e98 <__udivmoddi4+0x2fc>
 8020cc0:	46c4      	mov	ip, r8
 8020cc2:	1a9b      	subs	r3, r3, r2
 8020cc4:	fbb3 f8fe 	udiv	r8, r3, lr
 8020cc8:	fb0e 3318 	mls	r3, lr, r8, r3
 8020ccc:	fb04 f408 	mul.w	r4, r4, r8
 8020cd0:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8020cd4:	4294      	cmp	r4, r2
 8020cd6:	d90b      	bls.n	8020cf0 <__udivmoddi4+0x154>
 8020cd8:	18ba      	adds	r2, r7, r2
 8020cda:	f108 33ff 	add.w	r3, r8, #4294967295
 8020cde:	bf2c      	ite	cs
 8020ce0:	2001      	movcs	r0, #1
 8020ce2:	2000      	movcc	r0, #0
 8020ce4:	4294      	cmp	r4, r2
 8020ce6:	d902      	bls.n	8020cee <__udivmoddi4+0x152>
 8020ce8:	2800      	cmp	r0, #0
 8020cea:	f000 80d1 	beq.w	8020e90 <__udivmoddi4+0x2f4>
 8020cee:	4698      	mov	r8, r3
 8020cf0:	1b12      	subs	r2, r2, r4
 8020cf2:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8020cf6:	e79d      	b.n	8020c34 <__udivmoddi4+0x98>
 8020cf8:	f1c1 0620 	rsb	r6, r1, #32
 8020cfc:	408b      	lsls	r3, r1
 8020cfe:	fa08 f401 	lsl.w	r4, r8, r1
 8020d02:	fa00 f901 	lsl.w	r9, r0, r1
 8020d06:	fa22 f706 	lsr.w	r7, r2, r6
 8020d0a:	fa28 f806 	lsr.w	r8, r8, r6
 8020d0e:	408a      	lsls	r2, r1
 8020d10:	431f      	orrs	r7, r3
 8020d12:	fa20 f306 	lsr.w	r3, r0, r6
 8020d16:	0c38      	lsrs	r0, r7, #16
 8020d18:	4323      	orrs	r3, r4
 8020d1a:	fa1f fc87 	uxth.w	ip, r7
 8020d1e:	0c1c      	lsrs	r4, r3, #16
 8020d20:	fbb8 fef0 	udiv	lr, r8, r0
 8020d24:	fb00 881e 	mls	r8, r0, lr, r8
 8020d28:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8020d2c:	fb0e f80c 	mul.w	r8, lr, ip
 8020d30:	45a0      	cmp	r8, r4
 8020d32:	d90e      	bls.n	8020d52 <__udivmoddi4+0x1b6>
 8020d34:	193c      	adds	r4, r7, r4
 8020d36:	f10e 3aff 	add.w	sl, lr, #4294967295
 8020d3a:	bf2c      	ite	cs
 8020d3c:	f04f 0b01 	movcs.w	fp, #1
 8020d40:	f04f 0b00 	movcc.w	fp, #0
 8020d44:	45a0      	cmp	r8, r4
 8020d46:	d903      	bls.n	8020d50 <__udivmoddi4+0x1b4>
 8020d48:	f1bb 0f00 	cmp.w	fp, #0
 8020d4c:	f000 80b8 	beq.w	8020ec0 <__udivmoddi4+0x324>
 8020d50:	46d6      	mov	lr, sl
 8020d52:	eba4 0408 	sub.w	r4, r4, r8
 8020d56:	fa1f f883 	uxth.w	r8, r3
 8020d5a:	fbb4 f3f0 	udiv	r3, r4, r0
 8020d5e:	fb00 4413 	mls	r4, r0, r3, r4
 8020d62:	fb03 fc0c 	mul.w	ip, r3, ip
 8020d66:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8020d6a:	45a4      	cmp	ip, r4
 8020d6c:	d90e      	bls.n	8020d8c <__udivmoddi4+0x1f0>
 8020d6e:	193c      	adds	r4, r7, r4
 8020d70:	f103 30ff 	add.w	r0, r3, #4294967295
 8020d74:	bf2c      	ite	cs
 8020d76:	f04f 0801 	movcs.w	r8, #1
 8020d7a:	f04f 0800 	movcc.w	r8, #0
 8020d7e:	45a4      	cmp	ip, r4
 8020d80:	d903      	bls.n	8020d8a <__udivmoddi4+0x1ee>
 8020d82:	f1b8 0f00 	cmp.w	r8, #0
 8020d86:	f000 809f 	beq.w	8020ec8 <__udivmoddi4+0x32c>
 8020d8a:	4603      	mov	r3, r0
 8020d8c:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8020d90:	eba4 040c 	sub.w	r4, r4, ip
 8020d94:	fba0 ec02 	umull	lr, ip, r0, r2
 8020d98:	4564      	cmp	r4, ip
 8020d9a:	4673      	mov	r3, lr
 8020d9c:	46e0      	mov	r8, ip
 8020d9e:	d302      	bcc.n	8020da6 <__udivmoddi4+0x20a>
 8020da0:	d107      	bne.n	8020db2 <__udivmoddi4+0x216>
 8020da2:	45f1      	cmp	r9, lr
 8020da4:	d205      	bcs.n	8020db2 <__udivmoddi4+0x216>
 8020da6:	ebbe 0302 	subs.w	r3, lr, r2
 8020daa:	eb6c 0c07 	sbc.w	ip, ip, r7
 8020dae:	3801      	subs	r0, #1
 8020db0:	46e0      	mov	r8, ip
 8020db2:	b15d      	cbz	r5, 8020dcc <__udivmoddi4+0x230>
 8020db4:	ebb9 0203 	subs.w	r2, r9, r3
 8020db8:	eb64 0408 	sbc.w	r4, r4, r8
 8020dbc:	fa04 f606 	lsl.w	r6, r4, r6
 8020dc0:	fa22 f301 	lsr.w	r3, r2, r1
 8020dc4:	40cc      	lsrs	r4, r1
 8020dc6:	431e      	orrs	r6, r3
 8020dc8:	e9c5 6400 	strd	r6, r4, [r5]
 8020dcc:	2100      	movs	r1, #0
 8020dce:	e736      	b.n	8020c3e <__udivmoddi4+0xa2>
 8020dd0:	fbb1 fcf2 	udiv	ip, r1, r2
 8020dd4:	0c01      	lsrs	r1, r0, #16
 8020dd6:	4614      	mov	r4, r2
 8020dd8:	b280      	uxth	r0, r0
 8020dda:	4696      	mov	lr, r2
 8020ddc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8020de0:	2620      	movs	r6, #32
 8020de2:	4690      	mov	r8, r2
 8020de4:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8020de8:	4610      	mov	r0, r2
 8020dea:	fbb1 f1f2 	udiv	r1, r1, r2
 8020dee:	eba3 0308 	sub.w	r3, r3, r8
 8020df2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8020df6:	e74b      	b.n	8020c90 <__udivmoddi4+0xf4>
 8020df8:	40b7      	lsls	r7, r6
 8020dfa:	f1c6 0320 	rsb	r3, r6, #32
 8020dfe:	fa01 f206 	lsl.w	r2, r1, r6
 8020e02:	fa21 f803 	lsr.w	r8, r1, r3
 8020e06:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8020e0a:	fa20 f303 	lsr.w	r3, r0, r3
 8020e0e:	b2bc      	uxth	r4, r7
 8020e10:	40b0      	lsls	r0, r6
 8020e12:	4313      	orrs	r3, r2
 8020e14:	0c02      	lsrs	r2, r0, #16
 8020e16:	0c19      	lsrs	r1, r3, #16
 8020e18:	b280      	uxth	r0, r0
 8020e1a:	fbb8 f9fe 	udiv	r9, r8, lr
 8020e1e:	fb0e 8819 	mls	r8, lr, r9, r8
 8020e22:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8020e26:	fb09 f804 	mul.w	r8, r9, r4
 8020e2a:	4588      	cmp	r8, r1
 8020e2c:	d951      	bls.n	8020ed2 <__udivmoddi4+0x336>
 8020e2e:	1879      	adds	r1, r7, r1
 8020e30:	f109 3cff 	add.w	ip, r9, #4294967295
 8020e34:	bf2c      	ite	cs
 8020e36:	f04f 0a01 	movcs.w	sl, #1
 8020e3a:	f04f 0a00 	movcc.w	sl, #0
 8020e3e:	4588      	cmp	r8, r1
 8020e40:	d902      	bls.n	8020e48 <__udivmoddi4+0x2ac>
 8020e42:	f1ba 0f00 	cmp.w	sl, #0
 8020e46:	d031      	beq.n	8020eac <__udivmoddi4+0x310>
 8020e48:	eba1 0108 	sub.w	r1, r1, r8
 8020e4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8020e50:	fb09 f804 	mul.w	r8, r9, r4
 8020e54:	fb0e 1119 	mls	r1, lr, r9, r1
 8020e58:	b29b      	uxth	r3, r3
 8020e5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020e5e:	4543      	cmp	r3, r8
 8020e60:	d235      	bcs.n	8020ece <__udivmoddi4+0x332>
 8020e62:	18fb      	adds	r3, r7, r3
 8020e64:	f109 31ff 	add.w	r1, r9, #4294967295
 8020e68:	bf2c      	ite	cs
 8020e6a:	f04f 0a01 	movcs.w	sl, #1
 8020e6e:	f04f 0a00 	movcc.w	sl, #0
 8020e72:	4543      	cmp	r3, r8
 8020e74:	d2bb      	bcs.n	8020dee <__udivmoddi4+0x252>
 8020e76:	f1ba 0f00 	cmp.w	sl, #0
 8020e7a:	d1b8      	bne.n	8020dee <__udivmoddi4+0x252>
 8020e7c:	f1a9 0102 	sub.w	r1, r9, #2
 8020e80:	443b      	add	r3, r7
 8020e82:	e7b4      	b.n	8020dee <__udivmoddi4+0x252>
 8020e84:	1a84      	subs	r4, r0, r2
 8020e86:	eb68 0203 	sbc.w	r2, r8, r3
 8020e8a:	2001      	movs	r0, #1
 8020e8c:	4696      	mov	lr, r2
 8020e8e:	e6eb      	b.n	8020c68 <__udivmoddi4+0xcc>
 8020e90:	443a      	add	r2, r7
 8020e92:	f1a8 0802 	sub.w	r8, r8, #2
 8020e96:	e72b      	b.n	8020cf0 <__udivmoddi4+0x154>
 8020e98:	f1ac 0c02 	sub.w	ip, ip, #2
 8020e9c:	443b      	add	r3, r7
 8020e9e:	e710      	b.n	8020cc2 <__udivmoddi4+0x126>
 8020ea0:	3902      	subs	r1, #2
 8020ea2:	443b      	add	r3, r7
 8020ea4:	e6a9      	b.n	8020bfa <__udivmoddi4+0x5e>
 8020ea6:	443a      	add	r2, r7
 8020ea8:	3802      	subs	r0, #2
 8020eaa:	e6be      	b.n	8020c2a <__udivmoddi4+0x8e>
 8020eac:	eba7 0808 	sub.w	r8, r7, r8
 8020eb0:	f1a9 0c02 	sub.w	ip, r9, #2
 8020eb4:	4441      	add	r1, r8
 8020eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8020eba:	fb09 f804 	mul.w	r8, r9, r4
 8020ebe:	e7c9      	b.n	8020e54 <__udivmoddi4+0x2b8>
 8020ec0:	f1ae 0e02 	sub.w	lr, lr, #2
 8020ec4:	443c      	add	r4, r7
 8020ec6:	e744      	b.n	8020d52 <__udivmoddi4+0x1b6>
 8020ec8:	3b02      	subs	r3, #2
 8020eca:	443c      	add	r4, r7
 8020ecc:	e75e      	b.n	8020d8c <__udivmoddi4+0x1f0>
 8020ece:	4649      	mov	r1, r9
 8020ed0:	e78d      	b.n	8020dee <__udivmoddi4+0x252>
 8020ed2:	eba1 0108 	sub.w	r1, r1, r8
 8020ed6:	46cc      	mov	ip, r9
 8020ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8020edc:	fb09 f804 	mul.w	r8, r9, r4
 8020ee0:	e7b8      	b.n	8020e54 <__udivmoddi4+0x2b8>
 8020ee2:	bf00      	nop

08020ee4 <__aeabi_idiv0>:
 8020ee4:	4770      	bx	lr
 8020ee6:	bf00      	nop

08020ee8 <strcmp>:
 8020ee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020eec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020ef0:	2a01      	cmp	r2, #1
 8020ef2:	bf28      	it	cs
 8020ef4:	429a      	cmpcs	r2, r3
 8020ef6:	d0f7      	beq.n	8020ee8 <strcmp>
 8020ef8:	1ad0      	subs	r0, r2, r3
 8020efa:	4770      	bx	lr

08020efc <strlen>:
 8020efc:	4603      	mov	r3, r0
 8020efe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020f02:	2a00      	cmp	r2, #0
 8020f04:	d1fb      	bne.n	8020efe <strlen+0x2>
 8020f06:	1a18      	subs	r0, r3, r0
 8020f08:	3801      	subs	r0, #1
 8020f0a:	4770      	bx	lr

08020f0c <__gedf2>:
 8020f0c:	f04f 3cff 	mov.w	ip, #4294967295
 8020f10:	e006      	b.n	8020f20 <__cmpdf2+0x4>
 8020f12:	bf00      	nop

08020f14 <__ledf2>:
 8020f14:	f04f 0c01 	mov.w	ip, #1
 8020f18:	e002      	b.n	8020f20 <__cmpdf2+0x4>
 8020f1a:	bf00      	nop

08020f1c <__cmpdf2>:
 8020f1c:	f04f 0c01 	mov.w	ip, #1
 8020f20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8020f24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020f28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020f2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020f30:	bf18      	it	ne
 8020f32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8020f36:	d01b      	beq.n	8020f70 <__cmpdf2+0x54>
 8020f38:	b001      	add	sp, #4
 8020f3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8020f3e:	bf0c      	ite	eq
 8020f40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8020f44:	ea91 0f03 	teqne	r1, r3
 8020f48:	bf02      	ittt	eq
 8020f4a:	ea90 0f02 	teqeq	r0, r2
 8020f4e:	2000      	moveq	r0, #0
 8020f50:	4770      	bxeq	lr
 8020f52:	f110 0f00 	cmn.w	r0, #0
 8020f56:	ea91 0f03 	teq	r1, r3
 8020f5a:	bf58      	it	pl
 8020f5c:	4299      	cmppl	r1, r3
 8020f5e:	bf08      	it	eq
 8020f60:	4290      	cmpeq	r0, r2
 8020f62:	bf2c      	ite	cs
 8020f64:	17d8      	asrcs	r0, r3, #31
 8020f66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8020f6a:	f040 0001 	orr.w	r0, r0, #1
 8020f6e:	4770      	bx	lr
 8020f70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020f74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020f78:	d102      	bne.n	8020f80 <__cmpdf2+0x64>
 8020f7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020f7e:	d107      	bne.n	8020f90 <__cmpdf2+0x74>
 8020f80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020f84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020f88:	d1d6      	bne.n	8020f38 <__cmpdf2+0x1c>
 8020f8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020f8e:	d0d3      	beq.n	8020f38 <__cmpdf2+0x1c>
 8020f90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020f94:	4770      	bx	lr
 8020f96:	bf00      	nop

08020f98 <__aeabi_cdrcmple>:
 8020f98:	4684      	mov	ip, r0
 8020f9a:	4610      	mov	r0, r2
 8020f9c:	4662      	mov	r2, ip
 8020f9e:	468c      	mov	ip, r1
 8020fa0:	4619      	mov	r1, r3
 8020fa2:	4663      	mov	r3, ip
 8020fa4:	e000      	b.n	8020fa8 <__aeabi_cdcmpeq>
 8020fa6:	bf00      	nop

08020fa8 <__aeabi_cdcmpeq>:
 8020fa8:	b501      	push	{r0, lr}
 8020faa:	f7ff ffb7 	bl	8020f1c <__cmpdf2>
 8020fae:	2800      	cmp	r0, #0
 8020fb0:	bf48      	it	mi
 8020fb2:	f110 0f00 	cmnmi.w	r0, #0
 8020fb6:	bd01      	pop	{r0, pc}

08020fb8 <__aeabi_dcmpeq>:
 8020fb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020fbc:	f7ff fff4 	bl	8020fa8 <__aeabi_cdcmpeq>
 8020fc0:	bf0c      	ite	eq
 8020fc2:	2001      	moveq	r0, #1
 8020fc4:	2000      	movne	r0, #0
 8020fc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8020fca:	bf00      	nop

08020fcc <__aeabi_dcmplt>:
 8020fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020fd0:	f7ff ffea 	bl	8020fa8 <__aeabi_cdcmpeq>
 8020fd4:	bf34      	ite	cc
 8020fd6:	2001      	movcc	r0, #1
 8020fd8:	2000      	movcs	r0, #0
 8020fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8020fde:	bf00      	nop

08020fe0 <__aeabi_dcmple>:
 8020fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020fe4:	f7ff ffe0 	bl	8020fa8 <__aeabi_cdcmpeq>
 8020fe8:	bf94      	ite	ls
 8020fea:	2001      	movls	r0, #1
 8020fec:	2000      	movhi	r0, #0
 8020fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8020ff2:	bf00      	nop

08020ff4 <__aeabi_dcmpge>:
 8020ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020ff8:	f7ff ffce 	bl	8020f98 <__aeabi_cdrcmple>
 8020ffc:	bf94      	ite	ls
 8020ffe:	2001      	movls	r0, #1
 8021000:	2000      	movhi	r0, #0
 8021002:	f85d fb08 	ldr.w	pc, [sp], #8
 8021006:	bf00      	nop

08021008 <__aeabi_dcmpgt>:
 8021008:	f84d ed08 	str.w	lr, [sp, #-8]!
 802100c:	f7ff ffc4 	bl	8020f98 <__aeabi_cdrcmple>
 8021010:	bf34      	ite	cc
 8021012:	2001      	movcc	r0, #1
 8021014:	2000      	movcs	r0, #0
 8021016:	f85d fb08 	ldr.w	pc, [sp], #8
 802101a:	bf00      	nop

0802101c <__aeabi_dcmpun>:
 802101c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8021020:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8021024:	d102      	bne.n	802102c <__aeabi_dcmpun+0x10>
 8021026:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 802102a:	d10a      	bne.n	8021042 <__aeabi_dcmpun+0x26>
 802102c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8021030:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8021034:	d102      	bne.n	802103c <__aeabi_dcmpun+0x20>
 8021036:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 802103a:	d102      	bne.n	8021042 <__aeabi_dcmpun+0x26>
 802103c:	f04f 0000 	mov.w	r0, #0
 8021040:	4770      	bx	lr
 8021042:	f04f 0001 	mov.w	r0, #1
 8021046:	4770      	bx	lr

08021048 <__aeabi_d2iz>:
 8021048:	ea4f 0241 	mov.w	r2, r1, lsl #1
 802104c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8021050:	d215      	bcs.n	802107e <__aeabi_d2iz+0x36>
 8021052:	d511      	bpl.n	8021078 <__aeabi_d2iz+0x30>
 8021054:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8021058:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 802105c:	d912      	bls.n	8021084 <__aeabi_d2iz+0x3c>
 802105e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8021062:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8021066:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 802106a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 802106e:	fa23 f002 	lsr.w	r0, r3, r2
 8021072:	bf18      	it	ne
 8021074:	4240      	negne	r0, r0
 8021076:	4770      	bx	lr
 8021078:	f04f 0000 	mov.w	r0, #0
 802107c:	4770      	bx	lr
 802107e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8021082:	d105      	bne.n	8021090 <__aeabi_d2iz+0x48>
 8021084:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8021088:	bf08      	it	eq
 802108a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 802108e:	4770      	bx	lr
 8021090:	f04f 0000 	mov.w	r0, #0
 8021094:	4770      	bx	lr
 8021096:	bf00      	nop

08021098 <_write>:
#define USB_PORT CDC_SERIAL1
//#undef USB_SHELL
#define USB_SHELL


int _write(int file, char *ptr, int len) {
 8021098:	b580      	push	{r7, lr}
 802109a:	b086      	sub	sp, #24
 802109c:	af00      	add	r7, sp, #0
 802109e:	60f8      	str	r0, [r7, #12]
 80210a0:	60b9      	str	r1, [r7, #8]
 80210a2:	607a      	str	r2, [r7, #4]
	uint8_t Ret=USBD_BUSY;
 80210a4:	2301      	movs	r3, #1
 80210a6:	75fb      	strb	r3, [r7, #23]
#ifdef USB_SHELL
	Ret=CDC_Transmit_Buffered((uint8_t*) ptr, len,USB_PORT);
 80210a8:	687b      	ldr	r3, [r7, #4]
 80210aa:	b29b      	uxth	r3, r3
 80210ac:	2201      	movs	r2, #1
 80210ae:	4619      	mov	r1, r3
 80210b0:	68b8      	ldr	r0, [r7, #8]
 80210b2:	f011 feb1 	bl	8032e18 <CDC_Transmit_Buffered>
 80210b6:	4603      	mov	r3, r0
 80210b8:	75fb      	strb	r3, [r7, #23]
    while(Ret==USBD_BUSY)
 80210ba:	e00b      	b.n	80210d4 <_write+0x3c>
    {
    	Ret=CDC_Transmit_Buffered((uint8_t*) ptr, len, USB_PORT);
 80210bc:	687b      	ldr	r3, [r7, #4]
 80210be:	b29b      	uxth	r3, r3
 80210c0:	2201      	movs	r2, #1
 80210c2:	4619      	mov	r1, r3
 80210c4:	68b8      	ldr	r0, [r7, #8]
 80210c6:	f011 fea7 	bl	8032e18 <CDC_Transmit_Buffered>
 80210ca:	4603      	mov	r3, r0
 80210cc:	75fb      	strb	r3, [r7, #23]
    	HAL_Delay(1);
 80210ce:	2001      	movs	r0, #1
 80210d0:	f001 fc3e 	bl	8022950 <HAL_Delay>
    while(Ret==USBD_BUSY)
 80210d4:	7dfb      	ldrb	r3, [r7, #23]
 80210d6:	2b01      	cmp	r3, #1
 80210d8:	d0f0      	beq.n	80210bc <_write+0x24>
    }
#else
	Ret = HAL_UART_Transmit(&huart3, (uint8_t*)&ptr, len,0xffff);
#endif

    return len;
 80210da:	687b      	ldr	r3, [r7, #4]
}
 80210dc:	4618      	mov	r0, r3
 80210de:	3718      	adds	r7, #24
 80210e0:	46bd      	mov	sp, r7
 80210e2:	bd80      	pop	{r7, pc}

080210e4 <__io_putchar>:

int __io_putchar(int ch)
{
 80210e4:	b580      	push	{r7, lr}
 80210e6:	b084      	sub	sp, #16
 80210e8:	af00      	add	r7, sp, #0
 80210ea:	6078      	str	r0, [r7, #4]
	uint8_t Ret=USBD_BUSY;
 80210ec:	2301      	movs	r3, #1
 80210ee:	73fb      	strb	r3, [r7, #15]

#ifdef USB_SHELL
	Ret = CDC_Transmit_Buffered((uint8_t*) &ch, 1, USB_PORT);
 80210f0:	1d3b      	adds	r3, r7, #4
 80210f2:	2201      	movs	r2, #1
 80210f4:	2101      	movs	r1, #1
 80210f6:	4618      	mov	r0, r3
 80210f8:	f011 fe8e 	bl	8032e18 <CDC_Transmit_Buffered>
 80210fc:	4603      	mov	r3, r0
 80210fe:	73fb      	strb	r3, [r7, #15]
	while (Ret == USBD_BUSY) {
 8021100:	e00a      	b.n	8021118 <__io_putchar+0x34>
		Ret = CDC_Transmit_Buffered((uint8_t*) &ch, 1, USB_PORT);
 8021102:	1d3b      	adds	r3, r7, #4
 8021104:	2201      	movs	r2, #1
 8021106:	2101      	movs	r1, #1
 8021108:	4618      	mov	r0, r3
 802110a:	f011 fe85 	bl	8032e18 <CDC_Transmit_Buffered>
 802110e:	4603      	mov	r3, r0
 8021110:	73fb      	strb	r3, [r7, #15]
		HAL_Delay(1);
 8021112:	2001      	movs	r0, #1
 8021114:	f001 fc1c 	bl	8022950 <HAL_Delay>
	while (Ret == USBD_BUSY) {
 8021118:	7bfb      	ldrb	r3, [r7, #15]
 802111a:	2b01      	cmp	r3, #1
 802111c:	d0f1      	beq.n	8021102 <__io_putchar+0x1e>
	}
#else
	Ret = HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1,0xffff);
#endif
	return Ret;
 802111e:	7bfb      	ldrb	r3, [r7, #15]
}
 8021120:	4618      	mov	r0, r3
 8021122:	3710      	adds	r7, #16
 8021124:	46bd      	mov	sp, r7
 8021126:	bd80      	pop	{r7, pc}

08021128 <__io_getchar>:

int __io_getchar(void)
{
 8021128:	b580      	push	{r7, lr}
 802112a:	b082      	sub	sp, #8
 802112c:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 802112e:	2300      	movs	r3, #0
 8021130:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef res;


#ifdef USB_SHELL
	res = CDC_Get_Char_FS((uint8_t*) &ch, USB_PORT);
 8021132:	1dbb      	adds	r3, r7, #6
 8021134:	2101      	movs	r1, #1
 8021136:	4618      	mov	r0, r3
 8021138:	f011 fdae 	bl	8032c98 <CDC_Get_Char_FS>
 802113c:	4603      	mov	r3, r0
 802113e:	71fb      	strb	r3, [r7, #7]
#else
	  __HAL_UART_CLEAR_OREFLAG(&huart1);
	  res=HAL_UART_Receive(&huart1, (uint8_t *)&ch, 1, 0);
#endif

  if (res != HAL_OK)
 8021140:	79fb      	ldrb	r3, [r7, #7]
 8021142:	2b00      	cmp	r3, #0
 8021144:	d002      	beq.n	802114c <__io_getchar+0x24>
     return -1;
 8021146:	f04f 33ff 	mov.w	r3, #4294967295
 802114a:	e000      	b.n	802114e <__io_getchar+0x26>
  return ch;
 802114c:	79bb      	ldrb	r3, [r7, #6]
}
 802114e:	4618      	mov	r0, r3
 8021150:	3708      	adds	r7, #8
 8021152:	46bd      	mov	sp, r7
 8021154:	bd80      	pop	{r7, pc}

08021156 <_disable_scheduler>:

void     _disable_scheduler()
{
 8021156:	b480      	push	{r7}
 8021158:	af00      	add	r7, sp, #0

}
 802115a:	bf00      	nop
 802115c:	46bd      	mov	sp, r7
 802115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021162:	4770      	bx	lr

08021164 <_enable_scheduler>:

void     _enable_scheduler()
{
 8021164:	b480      	push	{r7}
 8021166:	af00      	add	r7, sp, #0

}
 8021168:	bf00      	nop
 802116a:	46bd      	mov	sp, r7
 802116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021170:	4770      	bx	lr

08021172 <_get_sys_clock>:
{
	__disable_irq();
}

uint32_t _get_sys_clock()
{
 8021172:	b580      	push	{r7, lr}
 8021174:	af00      	add	r7, sp, #0
	return _get_os_timer();
 8021176:	f010 fb9f 	bl	80318b8 <_get_os_timer>
 802117a:	4603      	mov	r3, r0
}
 802117c:	4618      	mov	r0, r3
 802117e:	bd80      	pop	{r7, pc}

08021180 <_time_measure>:
 * @details This dummy function does nothing useful.
 * @param p1: Just a parameter.
 * @return outcome of the operation
 */
uint32_t _time_measure(uint32_t start)
{
 8021180:	b580      	push	{r7, lr}
 8021182:	b084      	sub	sp, #16
 8021184:	af00      	add	r7, sp, #0
 8021186:	6078      	str	r0, [r7, #4]
	uint32_t difference, current;

	current = _get_sys_clock();
 8021188:	f7ff fff3 	bl	8021172 <_get_sys_clock>
 802118c:	60b8      	str	r0, [r7, #8]

	if ( current < start )
 802118e:	68ba      	ldr	r2, [r7, #8]
 8021190:	687b      	ldr	r3, [r7, #4]
 8021192:	429a      	cmp	r2, r3
 8021194:	d204      	bcs.n	80211a0 <_time_measure+0x20>
	{
		difference = ULONG_MAX - (start - current - 1);
 8021196:	68ba      	ldr	r2, [r7, #8]
 8021198:	687b      	ldr	r3, [r7, #4]
 802119a:	1ad3      	subs	r3, r2, r3
 802119c:	60fb      	str	r3, [r7, #12]
 802119e:	e003      	b.n	80211a8 <_time_measure+0x28>
	}
	else
	{
		difference = current - start;
 80211a0:	68ba      	ldr	r2, [r7, #8]
 80211a2:	687b      	ldr	r3, [r7, #4]
 80211a4:	1ad3      	subs	r3, r2, r3
 80211a6:	60fb      	str	r3, [r7, #12]
	}

	return difference;
 80211a8:	68fb      	ldr	r3, [r7, #12]
}
 80211aa:	4618      	mov	r0, r3
 80211ac:	3710      	adds	r7, #16
 80211ae:	46bd      	mov	sp, r7
 80211b0:	bd80      	pop	{r7, pc}

080211b2 <time_elapsed_ms>:
{
	return _time_measure(start);
}

bool_t   time_elapsed_ms(uint32_t start,uint32_t time)
{
 80211b2:	b580      	push	{r7, lr}
 80211b4:	b084      	sub	sp, #16
 80211b6:	af00      	add	r7, sp, #0
 80211b8:	6078      	str	r0, [r7, #4]
 80211ba:	6039      	str	r1, [r7, #0]
	bool_t elapsed = FALSE;
 80211bc:	2300      	movs	r3, #0
 80211be:	73fb      	strb	r3, [r7, #15]

	if (_time_measure(start) >= time )
 80211c0:	6878      	ldr	r0, [r7, #4]
 80211c2:	f7ff ffdd 	bl	8021180 <_time_measure>
 80211c6:	4602      	mov	r2, r0
 80211c8:	683b      	ldr	r3, [r7, #0]
 80211ca:	4293      	cmp	r3, r2
 80211cc:	d801      	bhi.n	80211d2 <time_elapsed_ms+0x20>
	{
		elapsed = TRUE;
 80211ce:	2301      	movs	r3, #1
 80211d0:	73fb      	strb	r3, [r7, #15]
	}

	return elapsed;
 80211d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80211d4:	4618      	mov	r0, r3
 80211d6:	3710      	adds	r7, #16
 80211d8:	46bd      	mov	sp, r7
 80211da:	bd80      	pop	{r7, pc}

080211dc <get_clock_ms>:
uint32_t get_clock_ms()
{
 80211dc:	b580      	push	{r7, lr}
 80211de:	af00      	add	r7, sp, #0
	return _get_os_timer();
 80211e0:	f010 fb6a 	bl	80318b8 <_get_os_timer>
 80211e4:	4603      	mov	r3, r0
}
 80211e6:	4618      	mov	r0, r3
 80211e8:	bd80      	pop	{r7, pc}
	...

080211ec <MX_DCACHE1_Init>:

DCACHE_HandleTypeDef hdcache1;

/* DCACHE1 init function */
void MX_DCACHE1_Init(void)
{
 80211ec:	b580      	push	{r7, lr}
 80211ee:	af00      	add	r7, sp, #0
  /* USER CODE END DCACHE1_Init 0 */

  /* USER CODE BEGIN DCACHE1_Init 1 */

  /* USER CODE END DCACHE1_Init 1 */
  hdcache1.Instance = DCACHE1;
 80211f0:	4b07      	ldr	r3, [pc, #28]	@ (8021210 <MX_DCACHE1_Init+0x24>)
 80211f2:	4a08      	ldr	r2, [pc, #32]	@ (8021214 <MX_DCACHE1_Init+0x28>)
 80211f4:	601a      	str	r2, [r3, #0]
  hdcache1.Init.ReadBurstType = DCACHE_READ_BURST_WRAP;
 80211f6:	4b06      	ldr	r3, [pc, #24]	@ (8021210 <MX_DCACHE1_Init+0x24>)
 80211f8:	2200      	movs	r2, #0
 80211fa:	605a      	str	r2, [r3, #4]
  if (HAL_DCACHE_Init(&hdcache1) != HAL_OK)
 80211fc:	4804      	ldr	r0, [pc, #16]	@ (8021210 <MX_DCACHE1_Init+0x24>)
 80211fe:	f001 fe27 	bl	8022e50 <HAL_DCACHE_Init>
 8021202:	4603      	mov	r3, r0
 8021204:	2b00      	cmp	r3, #0
 8021206:	d001      	beq.n	802120c <MX_DCACHE1_Init+0x20>
  {
    Error_Handler();
 8021208:	f000 fc64 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN DCACHE1_Init 2 */

  /* USER CODE END DCACHE1_Init 2 */

}
 802120c:	bf00      	nop
 802120e:	bd80      	pop	{r7, pc}
 8021210:	200007b4 	.word	0x200007b4
 8021214:	40031400 	.word	0x40031400

08021218 <HAL_DCACHE_MspInit>:

void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef* dcacheHandle)
{
 8021218:	b480      	push	{r7}
 802121a:	b085      	sub	sp, #20
 802121c:	af00      	add	r7, sp, #0
 802121e:	6078      	str	r0, [r7, #4]

  if(dcacheHandle->Instance==DCACHE1)
 8021220:	687b      	ldr	r3, [r7, #4]
 8021222:	681b      	ldr	r3, [r3, #0]
 8021224:	4a0b      	ldr	r2, [pc, #44]	@ (8021254 <HAL_DCACHE_MspInit+0x3c>)
 8021226:	4293      	cmp	r3, r2
 8021228:	d10e      	bne.n	8021248 <HAL_DCACHE_MspInit+0x30>
  {
  /* USER CODE BEGIN DCACHE1_MspInit 0 */

  /* USER CODE END DCACHE1_MspInit 0 */
    /* DCACHE1 clock enable */
    __HAL_RCC_DCACHE1_CLK_ENABLE();
 802122a:	4b0b      	ldr	r3, [pc, #44]	@ (8021258 <HAL_DCACHE_MspInit+0x40>)
 802122c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8021230:	4a09      	ldr	r2, [pc, #36]	@ (8021258 <HAL_DCACHE_MspInit+0x40>)
 8021232:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8021236:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 802123a:	4b07      	ldr	r3, [pc, #28]	@ (8021258 <HAL_DCACHE_MspInit+0x40>)
 802123c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8021240:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8021244:	60fb      	str	r3, [r7, #12]
 8021246:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DCACHE1_MspInit 1 */

  /* USER CODE END DCACHE1_MspInit 1 */
  }
}
 8021248:	bf00      	nop
 802124a:	3714      	adds	r7, #20
 802124c:	46bd      	mov	sp, r7
 802124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021252:	4770      	bx	lr
 8021254:	40031400 	.word	0x40031400
 8021258:	44020c00 	.word	0x44020c00

0802125c <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN(PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT(PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 802125c:	b580      	push	{r7, lr}
 802125e:	b08a      	sub	sp, #40	@ 0x28
 8021260:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021262:	f107 0314 	add.w	r3, r7, #20
 8021266:	2200      	movs	r2, #0
 8021268:	601a      	str	r2, [r3, #0]
 802126a:	605a      	str	r2, [r3, #4]
 802126c:	609a      	str	r2, [r3, #8]
 802126e:	60da      	str	r2, [r3, #12]
 8021270:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8021272:	4b64      	ldr	r3, [pc, #400]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 8021274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021278:	4a62      	ldr	r2, [pc, #392]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 802127a:	f043 0304 	orr.w	r3, r3, #4
 802127e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8021282:	4b60      	ldr	r3, [pc, #384]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 8021284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021288:	f003 0304 	and.w	r3, r3, #4
 802128c:	613b      	str	r3, [r7, #16]
 802128e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8021290:	4b5c      	ldr	r3, [pc, #368]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 8021292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021296:	4a5b      	ldr	r2, [pc, #364]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 8021298:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802129c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80212a0:	4b58      	ldr	r3, [pc, #352]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80212a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80212aa:	60fb      	str	r3, [r7, #12]
 80212ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80212ae:	4b55      	ldr	r3, [pc, #340]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80212b4:	4a53      	ldr	r2, [pc, #332]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212b6:	f043 0301 	orr.w	r3, r3, #1
 80212ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80212be:	4b51      	ldr	r3, [pc, #324]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80212c4:	f003 0301 	and.w	r3, r3, #1
 80212c8:	60bb      	str	r3, [r7, #8]
 80212ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80212cc:	4b4d      	ldr	r3, [pc, #308]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80212d2:	4a4c      	ldr	r2, [pc, #304]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212d4:	f043 0302 	orr.w	r3, r3, #2
 80212d8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80212dc:	4b49      	ldr	r3, [pc, #292]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80212e2:	f003 0302 	and.w	r3, r3, #2
 80212e6:	607b      	str	r3, [r7, #4]
 80212e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80212ea:	4b46      	ldr	r3, [pc, #280]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80212f0:	4a44      	ldr	r2, [pc, #272]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212f2:	f043 0308 	orr.w	r3, r3, #8
 80212f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80212fa:	4b42      	ldr	r3, [pc, #264]	@ (8021404 <MX_GPIO_Init+0x1a8>)
 80212fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021300:	f003 0308 	and.w	r3, r3, #8
 8021304:	603b      	str	r3, [r7, #0]
 8021306:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EXP12_Pin|EXP10_Pin|EXP11_Pin|EN_20V_Pin
 8021308:	2200      	movs	r2, #0
 802130a:	f24e 319d 	movw	r1, #58269	@ 0xe39d
 802130e:	483e      	ldr	r0, [pc, #248]	@ (8021408 <MX_GPIO_Init+0x1ac>)
 8021310:	f002 f914 	bl	802353c <HAL_GPIO_WritePin>
                          |EN_IR_Pin|EN_WHITE_Pin|TERM_EN_Pin|MPP_EN_Pin
                          |EXP8_Pin|EXP9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_12V_GPIO_Port, EN_12V_Pin, GPIO_PIN_SET);
 8021314:	2201      	movs	r2, #1
 8021316:	2102      	movs	r1, #2
 8021318:	483b      	ldr	r0, [pc, #236]	@ (8021408 <MX_GPIO_Init+0x1ac>)
 802131a:	f002 f90f 	bl	802353c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CPLD_NSS2_Pin|USOUND_SYNC1_Pin|USOUND_SYNC2_Pin|LED1_Pin, GPIO_PIN_RESET);
 802131e:	2200      	movs	r2, #0
 8021320:	f248 6108 	movw	r1, #34312	@ 0x8608
 8021324:	4839      	ldr	r0, [pc, #228]	@ (802140c <MX_GPIO_Init+0x1b0>)
 8021326:	f002 f909 	bl	802353c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CPLD_NSS1_GPIO_Port, CPLD_NSS1_Pin, GPIO_PIN_SET);
 802132a:	2201      	movs	r2, #1
 802132c:	2110      	movs	r1, #16
 802132e:	4837      	ldr	r0, [pc, #220]	@ (802140c <MX_GPIO_Init+0x1b0>)
 8021330:	f002 f904 	bl	802353c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CPLD_RSTn_Pin|EXP2_Pin|EXP7_Pin|EXP3_Pin
 8021334:	2200      	movs	r2, #0
 8021336:	f242 113d 	movw	r1, #8509	@ 0x213d
 802133a:	4835      	ldr	r0, [pc, #212]	@ (8021410 <MX_GPIO_Init+0x1b4>)
 802133c:	f002 f8fe 	bl	802353c <HAL_GPIO_WritePin>
                          |EXP4_Pin|EXP5_Pin|EXP6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = EXP12_Pin|EXP10_Pin|EXP11_Pin|EN_20V_Pin
 8021340:	f24e 339f 	movw	r3, #58271	@ 0xe39f
 8021344:	617b      	str	r3, [r7, #20]
                          |EN_12V_Pin|EN_IR_Pin|EN_WHITE_Pin|TERM_EN_Pin
                          |MPP_EN_Pin|EXP8_Pin|EXP9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8021346:	2301      	movs	r3, #1
 8021348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802134a:	2300      	movs	r3, #0
 802134c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802134e:	2300      	movs	r3, #0
 8021350:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021352:	f107 0314 	add.w	r3, r7, #20
 8021356:	4619      	mov	r1, r3
 8021358:	482b      	ldr	r0, [pc, #172]	@ (8021408 <MX_GPIO_Init+0x1ac>)
 802135a:	f001 fec9 	bl	80230f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = CPLD_NSS2_Pin|CPLD_NSS1_Pin|USOUND_SYNC1_Pin|USOUND_SYNC2_Pin
 802135e:	f248 6318 	movw	r3, #34328	@ 0x8618
 8021362:	617b      	str	r3, [r7, #20]
                          |LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8021364:	2301      	movs	r3, #1
 8021366:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021368:	2300      	movs	r3, #0
 802136a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802136c:	2300      	movs	r3, #0
 802136e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021370:	f107 0314 	add.w	r3, r7, #20
 8021374:	4619      	mov	r1, r3
 8021376:	4825      	ldr	r0, [pc, #148]	@ (802140c <MX_GPIO_Init+0x1b0>)
 8021378:	f001 feba 	bl	80230f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = STAT1_Pin|STAT2_Pin;
 802137c:	2360      	movs	r3, #96	@ 0x60
 802137e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8021380:	2300      	movs	r3, #0
 8021382:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8021384:	2301      	movs	r3, #1
 8021386:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8021388:	f107 0314 	add.w	r3, r7, #20
 802138c:	4619      	mov	r1, r3
 802138e:	481e      	ldr	r0, [pc, #120]	@ (8021408 <MX_GPIO_Init+0x1ac>)
 8021390:	f001 feae 	bl	80230f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CPLD_RSTn_Pin|EXP2_Pin|EXP7_Pin|EXP3_Pin
 8021394:	f242 133d 	movw	r3, #8509	@ 0x213d
 8021398:	617b      	str	r3, [r7, #20]
                          |EXP4_Pin|EXP5_Pin|EXP6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802139a:	2301      	movs	r3, #1
 802139c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802139e:	2300      	movs	r3, #0
 80213a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80213a2:	2300      	movs	r3, #0
 80213a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80213a6:	f107 0314 	add.w	r3, r7, #20
 80213aa:	4619      	mov	r1, r3
 80213ac:	4818      	ldr	r0, [pc, #96]	@ (8021410 <MX_GPIO_Init+0x1b4>)
 80213ae:	f001 fe9f 	bl	80230f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CPLD_DONE_Pin;
 80213b2:	2302      	movs	r3, #2
 80213b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80213b6:	2300      	movs	r3, #0
 80213b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80213ba:	2301      	movs	r3, #1
 80213bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CPLD_DONE_GPIO_Port, &GPIO_InitStruct);
 80213be:	f107 0314 	add.w	r3, r7, #20
 80213c2:	4619      	mov	r1, r3
 80213c4:	4812      	ldr	r0, [pc, #72]	@ (8021410 <MX_GPIO_Init+0x1b4>)
 80213c6:	f001 fe93 	bl	80230f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = PIR4_Pin|PIR3_Pin|PIR2_Pin;
 80213ca:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80213ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80213d0:	2300      	movs	r3, #0
 80213d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80213d4:	2300      	movs	r3, #0
 80213d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80213d8:	f107 0314 	add.w	r3, r7, #20
 80213dc:	4619      	mov	r1, r3
 80213de:	480a      	ldr	r0, [pc, #40]	@ (8021408 <MX_GPIO_Init+0x1ac>)
 80213e0:	f001 fe86 	bl	80230f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIR1_Pin;
 80213e4:	2304      	movs	r3, #4
 80213e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80213e8:	2300      	movs	r3, #0
 80213ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80213ec:	2300      	movs	r3, #0
 80213ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PIR1_GPIO_Port, &GPIO_InitStruct);
 80213f0:	f107 0314 	add.w	r3, r7, #20
 80213f4:	4619      	mov	r1, r3
 80213f6:	4807      	ldr	r0, [pc, #28]	@ (8021414 <MX_GPIO_Init+0x1b8>)
 80213f8:	f001 fe7a 	bl	80230f0 <HAL_GPIO_Init>

}
 80213fc:	bf00      	nop
 80213fe:	3728      	adds	r7, #40	@ 0x28
 8021400:	46bd      	mov	sp, r7
 8021402:	bd80      	pop	{r7, pc}
 8021404:	44020c00 	.word	0x44020c00
 8021408:	42020800 	.word	0x42020800
 802140c:	42020000 	.word	0x42020000
 8021410:	42020400 	.word	0x42020400
 8021414:	42020c00 	.word	0x42020c00

08021418 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8021418:	b580      	push	{r7, lr}
 802141a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 802141c:	4b1b      	ldr	r3, [pc, #108]	@ (802148c <MX_I2C1_Init+0x74>)
 802141e:	4a1c      	ldr	r2, [pc, #112]	@ (8021490 <MX_I2C1_Init+0x78>)
 8021420:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x7060EFFF;
 8021422:	4b1a      	ldr	r3, [pc, #104]	@ (802148c <MX_I2C1_Init+0x74>)
 8021424:	4a1b      	ldr	r2, [pc, #108]	@ (8021494 <MX_I2C1_Init+0x7c>)
 8021426:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8021428:	4b18      	ldr	r3, [pc, #96]	@ (802148c <MX_I2C1_Init+0x74>)
 802142a:	2200      	movs	r2, #0
 802142c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 802142e:	4b17      	ldr	r3, [pc, #92]	@ (802148c <MX_I2C1_Init+0x74>)
 8021430:	2201      	movs	r2, #1
 8021432:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8021434:	4b15      	ldr	r3, [pc, #84]	@ (802148c <MX_I2C1_Init+0x74>)
 8021436:	2200      	movs	r2, #0
 8021438:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 802143a:	4b14      	ldr	r3, [pc, #80]	@ (802148c <MX_I2C1_Init+0x74>)
 802143c:	2200      	movs	r2, #0
 802143e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8021440:	4b12      	ldr	r3, [pc, #72]	@ (802148c <MX_I2C1_Init+0x74>)
 8021442:	2200      	movs	r2, #0
 8021444:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8021446:	4b11      	ldr	r3, [pc, #68]	@ (802148c <MX_I2C1_Init+0x74>)
 8021448:	2200      	movs	r2, #0
 802144a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 802144c:	4b0f      	ldr	r3, [pc, #60]	@ (802148c <MX_I2C1_Init+0x74>)
 802144e:	2200      	movs	r2, #0
 8021450:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8021452:	480e      	ldr	r0, [pc, #56]	@ (802148c <MX_I2C1_Init+0x74>)
 8021454:	f002 f88a 	bl	802356c <HAL_I2C_Init>
 8021458:	4603      	mov	r3, r0
 802145a:	2b00      	cmp	r3, #0
 802145c:	d001      	beq.n	8021462 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 802145e:	f000 fb39 	bl	8021ad4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8021462:	2100      	movs	r1, #0
 8021464:	4809      	ldr	r0, [pc, #36]	@ (802148c <MX_I2C1_Init+0x74>)
 8021466:	f003 f99d 	bl	80247a4 <HAL_I2CEx_ConfigAnalogFilter>
 802146a:	4603      	mov	r3, r0
 802146c:	2b00      	cmp	r3, #0
 802146e:	d001      	beq.n	8021474 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8021470:	f000 fb30 	bl	8021ad4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8021474:	2100      	movs	r1, #0
 8021476:	4805      	ldr	r0, [pc, #20]	@ (802148c <MX_I2C1_Init+0x74>)
 8021478:	f003 f9df 	bl	802483a <HAL_I2CEx_ConfigDigitalFilter>
 802147c:	4603      	mov	r3, r0
 802147e:	2b00      	cmp	r3, #0
 8021480:	d001      	beq.n	8021486 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8021482:	f000 fb27 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8021486:	bf00      	nop
 8021488:	bd80      	pop	{r7, pc}
 802148a:	bf00      	nop
 802148c:	200007e0 	.word	0x200007e0
 8021490:	40005400 	.word	0x40005400
 8021494:	7060efff 	.word	0x7060efff

08021498 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8021498:	b580      	push	{r7, lr}
 802149a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 802149c:	4b1b      	ldr	r3, [pc, #108]	@ (802150c <MX_I2C2_Init+0x74>)
 802149e:	4a1c      	ldr	r2, [pc, #112]	@ (8021510 <MX_I2C2_Init+0x78>)
 80214a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x7081628E;
 80214a2:	4b1a      	ldr	r3, [pc, #104]	@ (802150c <MX_I2C2_Init+0x74>)
 80214a4:	4a1b      	ldr	r2, [pc, #108]	@ (8021514 <MX_I2C2_Init+0x7c>)
 80214a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80214a8:	4b18      	ldr	r3, [pc, #96]	@ (802150c <MX_I2C2_Init+0x74>)
 80214aa:	2200      	movs	r2, #0
 80214ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80214ae:	4b17      	ldr	r3, [pc, #92]	@ (802150c <MX_I2C2_Init+0x74>)
 80214b0:	2201      	movs	r2, #1
 80214b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80214b4:	4b15      	ldr	r3, [pc, #84]	@ (802150c <MX_I2C2_Init+0x74>)
 80214b6:	2200      	movs	r2, #0
 80214b8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80214ba:	4b14      	ldr	r3, [pc, #80]	@ (802150c <MX_I2C2_Init+0x74>)
 80214bc:	2200      	movs	r2, #0
 80214be:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80214c0:	4b12      	ldr	r3, [pc, #72]	@ (802150c <MX_I2C2_Init+0x74>)
 80214c2:	2200      	movs	r2, #0
 80214c4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80214c6:	4b11      	ldr	r3, [pc, #68]	@ (802150c <MX_I2C2_Init+0x74>)
 80214c8:	2200      	movs	r2, #0
 80214ca:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80214cc:	4b0f      	ldr	r3, [pc, #60]	@ (802150c <MX_I2C2_Init+0x74>)
 80214ce:	2200      	movs	r2, #0
 80214d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80214d2:	480e      	ldr	r0, [pc, #56]	@ (802150c <MX_I2C2_Init+0x74>)
 80214d4:	f002 f84a 	bl	802356c <HAL_I2C_Init>
 80214d8:	4603      	mov	r3, r0
 80214da:	2b00      	cmp	r3, #0
 80214dc:	d001      	beq.n	80214e2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80214de:	f000 faf9 	bl	8021ad4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80214e2:	2100      	movs	r1, #0
 80214e4:	4809      	ldr	r0, [pc, #36]	@ (802150c <MX_I2C2_Init+0x74>)
 80214e6:	f003 f95d 	bl	80247a4 <HAL_I2CEx_ConfigAnalogFilter>
 80214ea:	4603      	mov	r3, r0
 80214ec:	2b00      	cmp	r3, #0
 80214ee:	d001      	beq.n	80214f4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80214f0:	f000 faf0 	bl	8021ad4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80214f4:	2100      	movs	r1, #0
 80214f6:	4805      	ldr	r0, [pc, #20]	@ (802150c <MX_I2C2_Init+0x74>)
 80214f8:	f003 f99f 	bl	802483a <HAL_I2CEx_ConfigDigitalFilter>
 80214fc:	4603      	mov	r3, r0
 80214fe:	2b00      	cmp	r3, #0
 8021500:	d001      	beq.n	8021506 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8021502:	f000 fae7 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8021506:	bf00      	nop
 8021508:	bd80      	pop	{r7, pc}
 802150a:	bf00      	nop
 802150c:	20000834 	.word	0x20000834
 8021510:	40005800 	.word	0x40005800
 8021514:	7081628e 	.word	0x7081628e

08021518 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8021518:	b580      	push	{r7, lr}
 802151a:	b0ce      	sub	sp, #312	@ 0x138
 802151c:	af00      	add	r7, sp, #0
 802151e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021522:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8021526:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021528:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 802152c:	2200      	movs	r2, #0
 802152e:	601a      	str	r2, [r3, #0]
 8021530:	605a      	str	r2, [r3, #4]
 8021532:	609a      	str	r2, [r3, #8]
 8021534:	60da      	str	r2, [r3, #12]
 8021536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8021538:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 802153c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8021540:	4618      	mov	r0, r3
 8021542:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8021546:	461a      	mov	r2, r3
 8021548:	2100      	movs	r1, #0
 802154a:	f018 f939 	bl	80397c0 <memset>
  if(i2cHandle->Instance==I2C1)
 802154e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021552:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8021556:	681b      	ldr	r3, [r3, #0]
 8021558:	681b      	ldr	r3, [r3, #0]
 802155a:	4a67      	ldr	r2, [pc, #412]	@ (80216f8 <HAL_I2C_MspInit+0x1e0>)
 802155c:	4293      	cmp	r3, r2
 802155e:	d15e      	bne.n	802161e <HAL_I2C_MspInit+0x106>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8021560:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021564:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8021568:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 802156c:	f04f 0300 	mov.w	r3, #0
 8021570:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8021574:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021578:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 802157c:	2200      	movs	r2, #0
 802157e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021582:	f107 0318 	add.w	r3, r7, #24
 8021586:	4618      	mov	r0, r3
 8021588:	f005 feea 	bl	8027360 <HAL_RCCEx_PeriphCLKConfig>
 802158c:	4603      	mov	r3, r0
 802158e:	2b00      	cmp	r3, #0
 8021590:	d001      	beq.n	8021596 <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8021592:	f000 fa9f 	bl	8021ad4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8021596:	4b59      	ldr	r3, [pc, #356]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 8021598:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802159c:	4a57      	ldr	r2, [pc, #348]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 802159e:	f043 0302 	orr.w	r3, r3, #2
 80215a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80215a6:	4b55      	ldr	r3, [pc, #340]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 80215a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80215ac:	f003 0202 	and.w	r2, r3, #2
 80215b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80215b4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80215b8:	601a      	str	r2, [r3, #0]
 80215ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80215be:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80215c2:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80215c4:	23c0      	movs	r3, #192	@ 0xc0
 80215c6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80215ca:	2312      	movs	r3, #18
 80215cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80215d0:	2301      	movs	r3, #1
 80215d2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80215d6:	2300      	movs	r3, #0
 80215d8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80215dc:	2304      	movs	r3, #4
 80215de:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80215e2:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 80215e6:	4619      	mov	r1, r3
 80215e8:	4845      	ldr	r0, [pc, #276]	@ (8021700 <HAL_I2C_MspInit+0x1e8>)
 80215ea:	f001 fd81 	bl	80230f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80215ee:	4b43      	ldr	r3, [pc, #268]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 80215f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80215f4:	4a41      	ldr	r2, [pc, #260]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 80215f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80215fa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80215fe:	4b3f      	ldr	r3, [pc, #252]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 8021600:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8021604:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8021608:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 802160c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8021610:	601a      	str	r2, [r3, #0]
 8021612:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021616:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 802161a:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 802161c:	e067      	b.n	80216ee <HAL_I2C_MspInit+0x1d6>
  else if(i2cHandle->Instance==I2C2)
 802161e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021622:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8021626:	681b      	ldr	r3, [r3, #0]
 8021628:	681b      	ldr	r3, [r3, #0]
 802162a:	4a36      	ldr	r2, [pc, #216]	@ (8021704 <HAL_I2C_MspInit+0x1ec>)
 802162c:	4293      	cmp	r3, r2
 802162e:	d15e      	bne.n	80216ee <HAL_I2C_MspInit+0x1d6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8021630:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021634:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8021638:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 802163c:	f04f 0300 	mov.w	r3, #0
 8021640:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8021644:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021648:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 802164c:	2200      	movs	r2, #0
 802164e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021652:	f107 0318 	add.w	r3, r7, #24
 8021656:	4618      	mov	r0, r3
 8021658:	f005 fe82 	bl	8027360 <HAL_RCCEx_PeriphCLKConfig>
 802165c:	4603      	mov	r3, r0
 802165e:	2b00      	cmp	r3, #0
 8021660:	d001      	beq.n	8021666 <HAL_I2C_MspInit+0x14e>
      Error_Handler();
 8021662:	f000 fa37 	bl	8021ad4 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8021666:	4b25      	ldr	r3, [pc, #148]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 8021668:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802166c:	4a23      	ldr	r2, [pc, #140]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 802166e:	f043 0302 	orr.w	r3, r3, #2
 8021672:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8021676:	4b21      	ldr	r3, [pc, #132]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 8021678:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802167c:	f003 0202 	and.w	r2, r3, #2
 8021680:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8021684:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8021688:	601a      	str	r2, [r3, #0]
 802168a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 802168e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8021692:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8021694:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8021698:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802169c:	2312      	movs	r3, #18
 802169e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80216a2:	2300      	movs	r3, #0
 80216a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80216a8:	2300      	movs	r3, #0
 80216aa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80216ae:	2304      	movs	r3, #4
 80216b0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80216b4:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 80216b8:	4619      	mov	r1, r3
 80216ba:	4811      	ldr	r0, [pc, #68]	@ (8021700 <HAL_I2C_MspInit+0x1e8>)
 80216bc:	f001 fd18 	bl	80230f0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80216c0:	4b0e      	ldr	r3, [pc, #56]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 80216c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80216c6:	4a0d      	ldr	r2, [pc, #52]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 80216c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80216cc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80216d0:	4b0a      	ldr	r3, [pc, #40]	@ (80216fc <HAL_I2C_MspInit+0x1e4>)
 80216d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80216d6:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80216da:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80216de:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80216e2:	601a      	str	r2, [r3, #0]
 80216e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80216e8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80216ec:	681b      	ldr	r3, [r3, #0]
}
 80216ee:	bf00      	nop
 80216f0:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80216f4:	46bd      	mov	sp, r7
 80216f6:	bd80      	pop	{r7, pc}
 80216f8:	40005400 	.word	0x40005400
 80216fc:	44020c00 	.word	0x44020c00
 8021700:	42020400 	.word	0x42020400
 8021704:	40005800 	.word	0x40005800

08021708 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8021708:	b580      	push	{r7, lr}
 802170a:	b082      	sub	sp, #8
 802170c:	af00      	add	r7, sp, #0
 802170e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8021710:	687b      	ldr	r3, [r7, #4]
 8021712:	681b      	ldr	r3, [r3, #0]
 8021714:	4a17      	ldr	r2, [pc, #92]	@ (8021774 <HAL_I2C_MspDeInit+0x6c>)
 8021716:	4293      	cmp	r3, r2
 8021718:	d110      	bne.n	802173c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 802171a:	4b17      	ldr	r3, [pc, #92]	@ (8021778 <HAL_I2C_MspDeInit+0x70>)
 802171c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8021720:	4a15      	ldr	r2, [pc, #84]	@ (8021778 <HAL_I2C_MspDeInit+0x70>)
 8021722:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8021726:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 802172a:	2140      	movs	r1, #64	@ 0x40
 802172c:	4813      	ldr	r0, [pc, #76]	@ (802177c <HAL_I2C_MspDeInit+0x74>)
 802172e:	f001 fe31 	bl	8023394 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8021732:	2180      	movs	r1, #128	@ 0x80
 8021734:	4811      	ldr	r0, [pc, #68]	@ (802177c <HAL_I2C_MspDeInit+0x74>)
 8021736:	f001 fe2d 	bl	8023394 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 802173a:	e016      	b.n	802176a <HAL_I2C_MspDeInit+0x62>
  else if(i2cHandle->Instance==I2C2)
 802173c:	687b      	ldr	r3, [r7, #4]
 802173e:	681b      	ldr	r3, [r3, #0]
 8021740:	4a0f      	ldr	r2, [pc, #60]	@ (8021780 <HAL_I2C_MspDeInit+0x78>)
 8021742:	4293      	cmp	r3, r2
 8021744:	d111      	bne.n	802176a <HAL_I2C_MspDeInit+0x62>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8021746:	4b0c      	ldr	r3, [pc, #48]	@ (8021778 <HAL_I2C_MspDeInit+0x70>)
 8021748:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 802174c:	4a0a      	ldr	r2, [pc, #40]	@ (8021778 <HAL_I2C_MspDeInit+0x70>)
 802174e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8021752:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8021756:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 802175a:	4808      	ldr	r0, [pc, #32]	@ (802177c <HAL_I2C_MspDeInit+0x74>)
 802175c:	f001 fe1a 	bl	8023394 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8021760:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8021764:	4805      	ldr	r0, [pc, #20]	@ (802177c <HAL_I2C_MspDeInit+0x74>)
 8021766:	f001 fe15 	bl	8023394 <HAL_GPIO_DeInit>
}
 802176a:	bf00      	nop
 802176c:	3708      	adds	r7, #8
 802176e:	46bd      	mov	sp, r7
 8021770:	bd80      	pop	{r7, pc}
 8021772:	bf00      	nop
 8021774:	40005400 	.word	0x40005400
 8021778:	44020c00 	.word	0x44020c00
 802177c:	42020400 	.word	0x42020400
 8021780:	40005800 	.word	0x40005800

08021784 <I2C1_Error>:

/* USER CODE BEGIN 1 */
void I2C1_Error()
{
 8021784:	b580      	push	{r7, lr}
 8021786:	af00      	add	r7, sp, #0
	/* De-initialize the I2C communication bus */
	HAL_I2C_DeInit(&hi2c1);
 8021788:	4803      	ldr	r0, [pc, #12]	@ (8021798 <I2C1_Error+0x14>)
 802178a:	f001 ff8a 	bl	80236a2 <HAL_I2C_DeInit>
	MX_I2C1_Init();
 802178e:	f7ff fe43 	bl	8021418 <MX_I2C1_Init>

}
 8021792:	bf00      	nop
 8021794:	bd80      	pop	{r7, pc}
 8021796:	bf00      	nop
 8021798:	200007e0 	.word	0x200007e0

0802179c <MPU_Config>:
  * @note   The Base Address is RO area
  *   None
  * @retval None
  */
void MPU_Config(void)
{
 802179c:	b580      	push	{r7, lr}
 802179e:	b086      	sub	sp, #24
 80217a0:	af00      	add	r7, sp, #0
  MPU_Attributes_InitTypeDef   attr;
  MPU_Region_InitTypeDef       region;

  /* Disable MPU before perloading and config update */
  HAL_MPU_Disable();
 80217a2:	f001 faab 	bl	8022cfc <HAL_MPU_Disable>

  /* Define cacheable memory via MPU */
  attr.Number             = MPU_ATTRIBUTES_NUMBER0;
 80217a6:	2300      	movs	r3, #0
 80217a8:	753b      	strb	r3, [r7, #20]
  attr.Attributes         = INNER_OUTER(NOT_CACHEABLE);
 80217aa:	2344      	movs	r3, #68	@ 0x44
 80217ac:	757b      	strb	r3, [r7, #21]
  HAL_MPU_ConfigMemoryAttributes(&attr);
 80217ae:	f107 0314 	add.w	r3, r7, #20
 80217b2:	4618      	mov	r0, r3
 80217b4:	f001 fad0 	bl	8022d58 <HAL_MPU_ConfigMemoryAttributes>

  /* BaseAddress-LimitAddress configuration */
  region.Enable           = MPU_REGION_ENABLE;
 80217b8:	2301      	movs	r3, #1
 80217ba:	713b      	strb	r3, [r7, #4]
  region.Number           = MPU_REGION_NUMBER0;
 80217bc:	2300      	movs	r3, #0
 80217be:	717b      	strb	r3, [r7, #5]
  region.AttributesIndex  = MPU_ATTRIBUTES_NUMBER0;
 80217c0:	2300      	movs	r3, #0
 80217c2:	743b      	strb	r3, [r7, #16]
  region.BaseAddress      = 0x08FFF800;
 80217c4:	4b0a      	ldr	r3, [pc, #40]	@ (80217f0 <MPU_Config+0x54>)
 80217c6:	60bb      	str	r3, [r7, #8]
  region.LimitAddress     = 0x08FFFFFF;
 80217c8:	f06f 4377 	mvn.w	r3, #4143972352	@ 0xf7000000
 80217cc:	60fb      	str	r3, [r7, #12]
  region.AccessPermission = MPU_REGION_ALL_RW;
 80217ce:	2301      	movs	r3, #1
 80217d0:	747b      	strb	r3, [r7, #17]
  region.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 80217d2:	2301      	movs	r3, #1
 80217d4:	74bb      	strb	r3, [r7, #18]
  region.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 80217d6:	2300      	movs	r3, #0
 80217d8:	74fb      	strb	r3, [r7, #19]
  HAL_MPU_ConfigRegion(&region);
 80217da:	1d3b      	adds	r3, r7, #4
 80217dc:	4618      	mov	r0, r3
 80217de:	f001 faad 	bl	8022d3c <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80217e2:	2004      	movs	r0, #4
 80217e4:	f001 fa68 	bl	8022cb8 <HAL_MPU_Enable>
}
 80217e8:	bf00      	nop
 80217ea:	3718      	adds	r7, #24
 80217ec:	46bd      	mov	sp, r7
 80217ee:	bd80      	pop	{r7, pc}
 80217f0:	08fff800 	.word	0x08fff800

080217f4 <MX_ICACHE_Init>:
/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80217f4:	b580      	push	{r7, lr}
 80217f6:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80217f8:	2000      	movs	r0, #0
 80217fa:	f003 f86b 	bl	80248d4 <HAL_ICACHE_ConfigAssociativityMode>
 80217fe:	4603      	mov	r3, r0
 8021800:	2b00      	cmp	r3, #0
 8021802:	d001      	beq.n	8021808 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8021804:	f000 f966 	bl	8021ad4 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8021808:	f003 f884 	bl	8024914 <HAL_ICACHE_Enable>
 802180c:	4603      	mov	r3, r0
 802180e:	2b00      	cmp	r3, #0
 8021810:	d001      	beq.n	8021816 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8021812:	f000 f95f 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */
  MPU_Config();
 8021816:	f7ff ffc1 	bl	802179c <MPU_Config>
  /* USER CODE END ICACHE_Init 2 */

}
 802181a:	bf00      	nop
 802181c:	bd80      	pop	{r7, pc}
	...

08021820 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8021820:	b580      	push	{r7, lr}
 8021822:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8021824:	4b0d      	ldr	r3, [pc, #52]	@ (802185c <MX_IWDG_Init+0x3c>)
 8021826:	4a0e      	ldr	r2, [pc, #56]	@ (8021860 <MX_IWDG_Init+0x40>)
 8021828:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 802182a:	4b0c      	ldr	r3, [pc, #48]	@ (802185c <MX_IWDG_Init+0x3c>)
 802182c:	2204      	movs	r2, #4
 802182e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8021830:	4b0a      	ldr	r3, [pc, #40]	@ (802185c <MX_IWDG_Init+0x3c>)
 8021832:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8021836:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8021838:	4b08      	ldr	r3, [pc, #32]	@ (802185c <MX_IWDG_Init+0x3c>)
 802183a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 802183e:	609a      	str	r2, [r3, #8]
  hiwdg.Init.EWI = 0;
 8021840:	4b06      	ldr	r3, [pc, #24]	@ (802185c <MX_IWDG_Init+0x3c>)
 8021842:	2200      	movs	r2, #0
 8021844:	611a      	str	r2, [r3, #16]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8021846:	4805      	ldr	r0, [pc, #20]	@ (802185c <MX_IWDG_Init+0x3c>)
 8021848:	f003 f8a4 	bl	8024994 <HAL_IWDG_Init>
 802184c:	4603      	mov	r3, r0
 802184e:	2b00      	cmp	r3, #0
 8021850:	d001      	beq.n	8021856 <MX_IWDG_Init+0x36>
  {
    Error_Handler();
 8021852:	f000 f93f 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8021856:	bf00      	nop
 8021858:	bd80      	pop	{r7, pc}
 802185a:	bf00      	nop
 802185c:	20000888 	.word	0x20000888
 8021860:	40003000 	.word	0x40003000

08021864 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8021864:	b580      	push	{r7, lr}
 8021866:	b082      	sub	sp, #8
 8021868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  SCB->VTOR = 0x08000000U + 0x00020000U;  // se non gi fatto da SystemInit
 802186a:	4b30      	ldr	r3, [pc, #192]	@ (802192c <main+0xc8>)
 802186c:	4a30      	ldr	r2, [pc, #192]	@ (8021930 <main+0xcc>)
 802186e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8021870:	f3bf 8f4f 	dsb	sy
}
 8021874:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8021876:	f3bf 8f6f 	isb	sy
}
 802187a:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 802187c:	f000 ffaa 	bl	80227d4 <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_IWDG_Init();                  // oppure almeno un HAL_IWDG_Refresh() precoce
 8021880:	f7ff ffce 	bl	8021820 <MX_IWDG_Init>
  HAL_IWDG_Refresh(&hiwdg);
 8021884:	482b      	ldr	r0, [pc, #172]	@ (8021934 <main+0xd0>)
 8021886:	f003 f90d 	bl	8024aa4 <HAL_IWDG_Refresh>
  if (ICACHE->CR & ICACHE_CR_EN) { HAL_ICACHE_Disable(); __DSB(); __ISB(); }
 802188a:	4b2b      	ldr	r3, [pc, #172]	@ (8021938 <main+0xd4>)
 802188c:	681b      	ldr	r3, [r3, #0]
 802188e:	f003 0301 	and.w	r3, r3, #1
 8021892:	2b00      	cmp	r3, #0
 8021894:	d007      	beq.n	80218a6 <main+0x42>
 8021896:	f003 f84d 	bl	8024934 <HAL_ICACHE_Disable>
  __ASM volatile ("dsb 0xF":::"memory");
 802189a:	f3bf 8f4f 	dsb	sy
}
 802189e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80218a0:	f3bf 8f6f 	isb	sy
}
 80218a4:	bf00      	nop
    __ISB();
    SCB->ICIALLU = 0UL;
    __DSB();
    __ISB();
  #endif
}
 80218a6:	bf00      	nop
  #if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT==1)
  SCB_CleanDCache();
  SCB_InvalidateDCache();
  #endif

  MX_ICACHE_Init();
 80218a8:	f7ff ffa4 	bl	80217f4 <MX_ICACHE_Init>
  MX_DCACHE1_Init();
 80218ac:	f7ff fc9e 	bl	80211ec <MX_DCACHE1_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80218b0:	f000 f84c 	bl	802194c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80218b4:	f000 f8c6 	bl	8021a44 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80218b8:	f7ff fcd0 	bl	802125c <MX_GPIO_Init>
  MX_SPI1_Init();
 80218bc:	f000 f9f2 	bl	8021ca4 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 80218c0:	f000 fe76 	bl	80225b0 <MX_USB_PCD_Init>
  MX_I2C1_Init();
 80218c4:	f7ff fda8 	bl	8021418 <MX_I2C1_Init>
  MX_TIM1_Init();
 80218c8:	f000 fc56 	bl	8022178 <MX_TIM1_Init>
  MX_TIM16_Init();
 80218cc:	f000 fce8 	bl	80222a0 <MX_TIM16_Init>
  MX_I2C2_Init();
 80218d0:	f7ff fde2 	bl	8021498 <MX_I2C2_Init>
  MX_RTC_Init();
 80218d4:	f000 f904 	bl	8021ae0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(EN_12V_GPIO_Port, EN_12V_Pin, GPIO_PIN_SET);
 80218d8:	2201      	movs	r2, #1
 80218da:	2102      	movs	r1, #2
 80218dc:	4817      	ldr	r0, [pc, #92]	@ (802193c <main+0xd8>)
 80218de:	f001 fe2d 	bl	802353c <HAL_GPIO_WritePin>
  __HAL_RCC_USART1_CLK_ENABLE();
 80218e2:	4b17      	ldr	r3, [pc, #92]	@ (8021940 <main+0xdc>)
 80218e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80218e8:	4a15      	ldr	r2, [pc, #84]	@ (8021940 <main+0xdc>)
 80218ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80218ee:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80218f2:	4b13      	ldr	r3, [pc, #76]	@ (8021940 <main+0xdc>)
 80218f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80218f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80218fc:	607b      	str	r3, [r7, #4]
 80218fe:	687b      	ldr	r3, [r7, #4]
  USART1->CR1 = 0; USART1->CR2 = 0; USART1->CR3 = 0; USART1->ICR = 0xFFFFFFFF;
 8021900:	4b10      	ldr	r3, [pc, #64]	@ (8021944 <main+0xe0>)
 8021902:	2200      	movs	r2, #0
 8021904:	601a      	str	r2, [r3, #0]
 8021906:	4b0f      	ldr	r3, [pc, #60]	@ (8021944 <main+0xe0>)
 8021908:	2200      	movs	r2, #0
 802190a:	605a      	str	r2, [r3, #4]
 802190c:	4b0d      	ldr	r3, [pc, #52]	@ (8021944 <main+0xe0>)
 802190e:	2200      	movs	r2, #0
 8021910:	609a      	str	r2, [r3, #8]
 8021912:	4b0c      	ldr	r3, [pc, #48]	@ (8021944 <main+0xe0>)
 8021914:	f04f 32ff 	mov.w	r2, #4294967295
 8021918:	621a      	str	r2, [r3, #32]
  MX_USART1_UART_Init();
 802191a:	f000 fd67 	bl	80223ec <MX_USART1_UART_Init>
  //ice40_programming();
  //HAL_Delay(100);

  OS_Task_Init();
 802191e:	f000 f8bd 	bl	8021a9c <OS_Task_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	main_dispatcher();
 8021922:	4b09      	ldr	r3, [pc, #36]	@ (8021948 <main+0xe4>)
 8021924:	681b      	ldr	r3, [r3, #0]
 8021926:	4798      	blx	r3
 8021928:	e7fb      	b.n	8021922 <main+0xbe>
 802192a:	bf00      	nop
 802192c:	e000ed00 	.word	0xe000ed00
 8021930:	08020000 	.word	0x08020000
 8021934:	20000888 	.word	0x20000888
 8021938:	40030400 	.word	0x40030400
 802193c:	42020800 	.word	0x42020800
 8021940:	44020c00 	.word	0x44020c00
 8021944:	40013800 	.word	0x40013800
 8021948:	2000089c 	.word	0x2000089c

0802194c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 802194c:	b580      	push	{r7, lr}
 802194e:	b09c      	sub	sp, #112	@ 0x70
 8021950:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8021952:	f107 0320 	add.w	r3, r7, #32
 8021956:	2250      	movs	r2, #80	@ 0x50
 8021958:	2100      	movs	r1, #0
 802195a:	4618      	mov	r0, r3
 802195c:	f017 ff30 	bl	80397c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8021960:	f107 0308 	add.w	r3, r7, #8
 8021964:	2200      	movs	r2, #0
 8021966:	601a      	str	r2, [r3, #0]
 8021968:	605a      	str	r2, [r3, #4]
 802196a:	609a      	str	r2, [r3, #8]
 802196c:	60da      	str	r2, [r3, #12]
 802196e:	611a      	str	r2, [r3, #16]
 8021970:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8021972:	4b32      	ldr	r3, [pc, #200]	@ (8021a3c <SystemClock_Config+0xf0>)
 8021974:	691b      	ldr	r3, [r3, #16]
 8021976:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 802197a:	4a30      	ldr	r2, [pc, #192]	@ (8021a3c <SystemClock_Config+0xf0>)
 802197c:	f043 0320 	orr.w	r3, r3, #32
 8021980:	6113      	str	r3, [r2, #16]
 8021982:	4b2e      	ldr	r3, [pc, #184]	@ (8021a3c <SystemClock_Config+0xf0>)
 8021984:	691b      	ldr	r3, [r3, #16]
 8021986:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 802198a:	607b      	str	r3, [r7, #4]
 802198c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 802198e:	bf00      	nop
 8021990:	4b2a      	ldr	r3, [pc, #168]	@ (8021a3c <SystemClock_Config+0xf0>)
 8021992:	695b      	ldr	r3, [r3, #20]
 8021994:	f003 0308 	and.w	r3, r3, #8
 8021998:	2b08      	cmp	r3, #8
 802199a:	d1f9      	bne.n	8021990 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 802199c:	232a      	movs	r3, #42	@ 0x2a
 802199e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80219a0:	2301      	movs	r3, #1
 80219a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80219a4:	2300      	movs	r3, #0
 80219a6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80219a8:	2340      	movs	r3, #64	@ 0x40
 80219aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80219ac:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80219b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80219b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80219b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80219b8:	2302      	movs	r3, #2
 80219ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSI;
 80219bc:	2301      	movs	r3, #1
 80219be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80219c0:	2304      	movs	r3, #4
 80219c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 80219c4:	2319      	movs	r3, #25
 80219c6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80219c8:	2302      	movs	r3, #2
 80219ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 50;
 80219cc:	2332      	movs	r3, #50	@ 0x32
 80219ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80219d0:	2302      	movs	r3, #2
 80219d2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 80219d4:	230c      	movs	r3, #12
 80219d6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80219d8:	2300      	movs	r3, #0
 80219da:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80219dc:	2300      	movs	r3, #0
 80219de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80219e0:	f107 0320 	add.w	r3, r7, #32
 80219e4:	4618      	mov	r0, r3
 80219e6:	f004 fd41 	bl	802646c <HAL_RCC_OscConfig>
 80219ea:	4603      	mov	r3, r0
 80219ec:	2b00      	cmp	r3, #0
 80219ee:	d001      	beq.n	80219f4 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80219f0:	f000 f870 	bl	8021ad4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80219f4:	231f      	movs	r3, #31
 80219f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80219f8:	2303      	movs	r3, #3
 80219fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80219fc:	2300      	movs	r3, #0
 80219fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8021a00:	2300      	movs	r3, #0
 8021a02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8021a04:	2300      	movs	r3, #0
 8021a06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8021a08:	2300      	movs	r3, #0
 8021a0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8021a0c:	f107 0308 	add.w	r3, r7, #8
 8021a10:	2105      	movs	r1, #5
 8021a12:	4618      	mov	r0, r3
 8021a14:	f005 f962 	bl	8026cdc <HAL_RCC_ClockConfig>
 8021a18:	4603      	mov	r3, r0
 8021a1a:	2b00      	cmp	r3, #0
 8021a1c:	d001      	beq.n	8021a22 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8021a1e:	f000 f859 	bl	8021ad4 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8021a22:	4b07      	ldr	r3, [pc, #28]	@ (8021a40 <SystemClock_Config+0xf4>)
 8021a24:	681b      	ldr	r3, [r3, #0]
 8021a26:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8021a2a:	4a05      	ldr	r2, [pc, #20]	@ (8021a40 <SystemClock_Config+0xf4>)
 8021a2c:	f043 0320 	orr.w	r3, r3, #32
 8021a30:	6013      	str	r3, [r2, #0]
}
 8021a32:	bf00      	nop
 8021a34:	3770      	adds	r7, #112	@ 0x70
 8021a36:	46bd      	mov	sp, r7
 8021a38:	bd80      	pop	{r7, pc}
 8021a3a:	bf00      	nop
 8021a3c:	44020800 	.word	0x44020800
 8021a40:	40022000 	.word	0x40022000

08021a44 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8021a44:	b580      	push	{r7, lr}
 8021a46:	b0c2      	sub	sp, #264	@ 0x108
 8021a48:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8021a4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8021a4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8021a52:	4618      	mov	r0, r3
 8021a54:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8021a58:	461a      	mov	r2, r3
 8021a5a:	2100      	movs	r1, #0
 8021a5c:	f017 feb0 	bl	80397c0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8021a60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8021a64:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8021a68:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8021a6c:	f04f 0300 	mov.w	r3, #0
 8021a70:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8021a74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8021a78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8021a7c:	2200      	movs	r2, #0
 8021a7e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021a80:	463b      	mov	r3, r7
 8021a82:	4618      	mov	r0, r3
 8021a84:	f005 fc6c 	bl	8027360 <HAL_RCCEx_PeriphCLKConfig>
 8021a88:	4603      	mov	r3, r0
 8021a8a:	2b00      	cmp	r3, #0
 8021a8c:	d001      	beq.n	8021a92 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8021a8e:	f000 f821 	bl	8021ad4 <Error_Handler>
  }
}
 8021a92:	bf00      	nop
 8021a94:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8021a98:	46bd      	mov	sp, r7
 8021a9a:	bd80      	pop	{r7, pc}

08021a9c <OS_Task_Init>:

/* USER CODE BEGIN 4 */
static void OS_Task_Init()
{
 8021a9c:	b580      	push	{r7, lr}
 8021a9e:	af00      	add	r7, sp, #0
	init_os(&main_dispatcher, &isr_dispatcher);
 8021aa0:	490a      	ldr	r1, [pc, #40]	@ (8021acc <OS_Task_Init+0x30>)
 8021aa2:	480b      	ldr	r0, [pc, #44]	@ (8021ad0 <OS_Task_Init+0x34>)
 8021aa4:	f00f fc6c 	bl	8031380 <init_os>
	blink_task_init();//heart beat, non abilitare
 8021aa8:	f014 ff48 	bl	803693c <blink_task_init>
    rtc_task_init();//avvio del task rtc
 8021aac:	f015 fc4a 	bl	8037344 <rtc_task_init>
	bme_task_init();
 8021ab0:	f014 ffb2 	bl	8036a18 <bme_task_init>
	shell_task_init();
 8021ab4:	f016 fb1a 	bl	80380ec <shell_task_init>
	sensors_task_init();
 8021ab8:	f015 fdae 	bl	8037618 <sensors_task_init>
	pir_task_init();
 8021abc:	f015 fa90 	bl	8036fe0 <pir_task_init>
	cp_uart_init();
 8021ac0:	f015 ff70 	bl	80379a4 <cp_uart_init>
	hailo_task_init();
 8021ac4:	f015 f8c8 	bl	8036c58 <hailo_task_init>
}
 8021ac8:	bf00      	nop
 8021aca:	bd80      	pop	{r7, pc}
 8021acc:	200008a0 	.word	0x200008a0
 8021ad0:	2000089c 	.word	0x2000089c

08021ad4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8021ad4:	b480      	push	{r7}
 8021ad6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8021ad8:	b672      	cpsid	i
}
 8021ada:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8021adc:	bf00      	nop
 8021ade:	e7fd      	b.n	8021adc <Error_Handler+0x8>

08021ae0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8021ae0:	b580      	push	{r7, lr}
 8021ae2:	b08e      	sub	sp, #56	@ 0x38
 8021ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8021ae6:	f107 031c 	add.w	r3, r7, #28
 8021aea:	2200      	movs	r2, #0
 8021aec:	601a      	str	r2, [r3, #0]
 8021aee:	605a      	str	r2, [r3, #4]
 8021af0:	609a      	str	r2, [r3, #8]
 8021af2:	60da      	str	r2, [r3, #12]
 8021af4:	611a      	str	r2, [r3, #16]
 8021af6:	615a      	str	r2, [r3, #20]
 8021af8:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 8021afa:	f107 0308 	add.w	r3, r7, #8
 8021afe:	2200      	movs	r2, #0
 8021b00:	601a      	str	r2, [r3, #0]
 8021b02:	605a      	str	r2, [r3, #4]
 8021b04:	609a      	str	r2, [r3, #8]
 8021b06:	60da      	str	r2, [r3, #12]
 8021b08:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8021b0a:	2300      	movs	r3, #0
 8021b0c:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8021b0e:	4b33      	ldr	r3, [pc, #204]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b10:	4a33      	ldr	r2, [pc, #204]	@ (8021be0 <MX_RTC_Init+0x100>)
 8021b12:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8021b14:	4b31      	ldr	r3, [pc, #196]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b16:	2200      	movs	r2, #0
 8021b18:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8021b1a:	4b30      	ldr	r3, [pc, #192]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b1c:	227f      	movs	r2, #127	@ 0x7f
 8021b1e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8021b20:	4b2e      	ldr	r3, [pc, #184]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b22:	22ff      	movs	r2, #255	@ 0xff
 8021b24:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8021b26:	4b2d      	ldr	r3, [pc, #180]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b28:	2200      	movs	r2, #0
 8021b2a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8021b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b2e:	2200      	movs	r2, #0
 8021b30:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8021b32:	4b2a      	ldr	r3, [pc, #168]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b34:	2200      	movs	r2, #0
 8021b36:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8021b38:	4b28      	ldr	r3, [pc, #160]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8021b3e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8021b40:	4b26      	ldr	r3, [pc, #152]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b42:	2200      	movs	r2, #0
 8021b44:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8021b46:	4b25      	ldr	r3, [pc, #148]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b48:	2200      	movs	r2, #0
 8021b4a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8021b4c:	4823      	ldr	r0, [pc, #140]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b4e:	f00a fbe1 	bl	802c314 <HAL_RTC_Init>
 8021b52:	4603      	mov	r3, r0
 8021b54:	2b00      	cmp	r3, #0
 8021b56:	d001      	beq.n	8021b5c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8021b58:	f7ff ffbc 	bl	8021ad4 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 8021b5c:	2300      	movs	r3, #0
 8021b5e:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 8021b60:	2300      	movs	r3, #0
 8021b62:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8021b64:	2300      	movs	r3, #0
 8021b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 8021b68:	2300      	movs	r3, #0
 8021b6a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 8021b6c:	f107 031c 	add.w	r3, r7, #28
 8021b70:	4619      	mov	r1, r3
 8021b72:	481a      	ldr	r0, [pc, #104]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021b74:	f00a ff00 	bl	802c978 <HAL_RTCEx_PrivilegeModeSet>
 8021b78:	4603      	mov	r3, r0
 8021b7a:	2b00      	cmp	r3, #0
 8021b7c:	d001      	beq.n	8021b82 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8021b7e:	f7ff ffa9 	bl	8021ad4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8021b82:	2300      	movs	r3, #0
 8021b84:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 8021b86:	2300      	movs	r3, #0
 8021b88:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 8021b8a:	2300      	movs	r3, #0
 8021b8c:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8021b8e:	2300      	movs	r3, #0
 8021b90:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8021b92:	2300      	movs	r3, #0
 8021b94:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8021b96:	f107 0308 	add.w	r3, r7, #8
 8021b9a:	2201      	movs	r2, #1
 8021b9c:	4619      	mov	r1, r3
 8021b9e:	480f      	ldr	r0, [pc, #60]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021ba0:	f00a fc3a 	bl	802c418 <HAL_RTC_SetTime>
 8021ba4:	4603      	mov	r3, r0
 8021ba6:	2b00      	cmp	r3, #0
 8021ba8:	d001      	beq.n	8021bae <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8021baa:	f7ff ff93 	bl	8021ad4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8021bae:	2301      	movs	r3, #1
 8021bb0:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 8021bb2:	2301      	movs	r3, #1
 8021bb4:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 8021bb6:	2301      	movs	r3, #1
 8021bb8:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 8021bba:	2300      	movs	r3, #0
 8021bbc:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8021bbe:	1d3b      	adds	r3, r7, #4
 8021bc0:	2201      	movs	r2, #1
 8021bc2:	4619      	mov	r1, r3
 8021bc4:	4805      	ldr	r0, [pc, #20]	@ (8021bdc <MX_RTC_Init+0xfc>)
 8021bc6:	f00a fd1b 	bl	802c600 <HAL_RTC_SetDate>
 8021bca:	4603      	mov	r3, r0
 8021bcc:	2b00      	cmp	r3, #0
 8021bce:	d001      	beq.n	8021bd4 <MX_RTC_Init+0xf4>
  {
    Error_Handler();
 8021bd0:	f7ff ff80 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8021bd4:	bf00      	nop
 8021bd6:	3738      	adds	r7, #56	@ 0x38
 8021bd8:	46bd      	mov	sp, r7
 8021bda:	bd80      	pop	{r7, pc}
 8021bdc:	200008a4 	.word	0x200008a4
 8021be0:	44007800 	.word	0x44007800

08021be4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8021be4:	b580      	push	{r7, lr}
 8021be6:	b0c6      	sub	sp, #280	@ 0x118
 8021be8:	af00      	add	r7, sp, #0
 8021bea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8021bee:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8021bf2:	6018      	str	r0, [r3, #0]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8021bf4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8021bf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8021bfc:	4618      	mov	r0, r3
 8021bfe:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8021c02:	461a      	mov	r2, r3
 8021c04:	2100      	movs	r1, #0
 8021c06:	f017 fddb 	bl	80397c0 <memset>
  if(rtcHandle->Instance==RTC)
 8021c0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8021c0e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8021c12:	681b      	ldr	r3, [r3, #0]
 8021c14:	681b      	ldr	r3, [r3, #0]
 8021c16:	4a21      	ldr	r2, [pc, #132]	@ (8021c9c <HAL_RTC_MspInit+0xb8>)
 8021c18:	4293      	cmp	r3, r2
 8021c1a:	d13a      	bne.n	8021c92 <HAL_RTC_MspInit+0xae>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8021c1c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8021c20:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8021c24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8021c28:	f04f 0300 	mov.w	r3, #0
 8021c2c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8021c30:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8021c34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8021c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8021c3c:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021c40:	f107 0310 	add.w	r3, r7, #16
 8021c44:	4618      	mov	r0, r3
 8021c46:	f005 fb8b 	bl	8027360 <HAL_RCCEx_PeriphCLKConfig>
 8021c4a:	4603      	mov	r3, r0
 8021c4c:	2b00      	cmp	r3, #0
 8021c4e:	d001      	beq.n	8021c54 <HAL_RTC_MspInit+0x70>
    {
      Error_Handler();
 8021c50:	f7ff ff40 	bl	8021ad4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8021c54:	4b12      	ldr	r3, [pc, #72]	@ (8021ca0 <HAL_RTC_MspInit+0xbc>)
 8021c56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8021c5a:	4a11      	ldr	r2, [pc, #68]	@ (8021ca0 <HAL_RTC_MspInit+0xbc>)
 8021c5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8021c60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8021c64:	4b0e      	ldr	r3, [pc, #56]	@ (8021ca0 <HAL_RTC_MspInit+0xbc>)
 8021c66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8021c6a:	4a0d      	ldr	r2, [pc, #52]	@ (8021ca0 <HAL_RTC_MspInit+0xbc>)
 8021c6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8021c70:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8021c74:	4b0a      	ldr	r3, [pc, #40]	@ (8021ca0 <HAL_RTC_MspInit+0xbc>)
 8021c76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8021c7a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8021c7e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8021c82:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8021c86:	601a      	str	r2, [r3, #0]
 8021c88:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8021c8c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8021c90:	681b      	ldr	r3, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8021c92:	bf00      	nop
 8021c94:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8021c98:	46bd      	mov	sp, r7
 8021c9a:	bd80      	pop	{r7, pc}
 8021c9c:	44007800 	.word	0x44007800
 8021ca0:	44020c00 	.word	0x44020c00

08021ca4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8021ca4:	b580      	push	{r7, lr}
 8021ca6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8021ca8:	4b28      	ldr	r3, [pc, #160]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021caa:	4a29      	ldr	r2, [pc, #164]	@ (8021d50 <MX_SPI1_Init+0xac>)
 8021cac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8021cae:	4b27      	ldr	r3, [pc, #156]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cb0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8021cb4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8021cb6:	4b25      	ldr	r3, [pc, #148]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cb8:	2200      	movs	r2, #0
 8021cba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8021cbc:	4b23      	ldr	r3, [pc, #140]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cbe:	2207      	movs	r2, #7
 8021cc0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8021cc2:	4b22      	ldr	r3, [pc, #136]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cc4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8021cc8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8021cca:	4b20      	ldr	r3, [pc, #128]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021ccc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8021cd0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8021cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cd4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8021cd8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8021cda:	4b1c      	ldr	r3, [pc, #112]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cdc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8021ce0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8021ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021ce4:	2200      	movs	r2, #0
 8021ce6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8021ce8:	4b18      	ldr	r3, [pc, #96]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cea:	2200      	movs	r2, #0
 8021cec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8021cee:	4b17      	ldr	r3, [pc, #92]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cf0:	2200      	movs	r2, #0
 8021cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8021cf4:	4b15      	ldr	r3, [pc, #84]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cf6:	2207      	movs	r2, #7
 8021cf8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8021cfa:	4b14      	ldr	r3, [pc, #80]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021cfc:	2200      	movs	r2, #0
 8021cfe:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8021d00:	4b12      	ldr	r3, [pc, #72]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d02:	2200      	movs	r2, #0
 8021d04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8021d06:	4b11      	ldr	r3, [pc, #68]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d08:	2200      	movs	r2, #0
 8021d0a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8021d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d0e:	2200      	movs	r2, #0
 8021d10:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8021d12:	4b0e      	ldr	r3, [pc, #56]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d14:	2200      	movs	r2, #0
 8021d16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8021d18:	4b0c      	ldr	r3, [pc, #48]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d1a:	2200      	movs	r2, #0
 8021d1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8021d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d20:	2200      	movs	r2, #0
 8021d22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8021d24:	4b09      	ldr	r3, [pc, #36]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d26:	2200      	movs	r2, #0
 8021d28:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8021d2a:	4b08      	ldr	r3, [pc, #32]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d2c:	2200      	movs	r2, #0
 8021d2e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8021d30:	4b06      	ldr	r3, [pc, #24]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d32:	2200      	movs	r2, #0
 8021d34:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8021d36:	4805      	ldr	r0, [pc, #20]	@ (8021d4c <MX_SPI1_Init+0xa8>)
 8021d38:	f00a fe4c 	bl	802c9d4 <HAL_SPI_Init>
 8021d3c:	4603      	mov	r3, r0
 8021d3e:	2b00      	cmp	r3, #0
 8021d40:	d001      	beq.n	8021d46 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8021d42:	f7ff fec7 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8021d46:	bf00      	nop
 8021d48:	bd80      	pop	{r7, pc}
 8021d4a:	bf00      	nop
 8021d4c:	200008d4 	.word	0x200008d4
 8021d50:	40013000 	.word	0x40013000

08021d54 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8021d54:	b580      	push	{r7, lr}
 8021d56:	b0cc      	sub	sp, #304	@ 0x130
 8021d58:	af00      	add	r7, sp, #0
 8021d5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021d5e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8021d62:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021d64:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8021d68:	2200      	movs	r2, #0
 8021d6a:	601a      	str	r2, [r3, #0]
 8021d6c:	605a      	str	r2, [r3, #4]
 8021d6e:	609a      	str	r2, [r3, #8]
 8021d70:	60da      	str	r2, [r3, #12]
 8021d72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8021d74:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021d78:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8021d7c:	4618      	mov	r0, r3
 8021d7e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8021d82:	461a      	mov	r2, r3
 8021d84:	2100      	movs	r1, #0
 8021d86:	f017 fd1b 	bl	80397c0 <memset>
  if(spiHandle->Instance==SPI1)
 8021d8a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021d8e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8021d92:	681b      	ldr	r3, [r3, #0]
 8021d94:	681b      	ldr	r3, [r3, #0]
 8021d96:	4a37      	ldr	r2, [pc, #220]	@ (8021e74 <HAL_SPI_MspInit+0x120>)
 8021d98:	4293      	cmp	r3, r2
 8021d9a:	d165      	bne.n	8021e68 <HAL_SPI_MspInit+0x114>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8021d9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021da0:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8021da4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8021da8:	f04f 0300 	mov.w	r3, #0
 8021dac:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Spi1ClockSelection = RCC_SPI1CLKSOURCE_CLKP;
 8021db0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021db4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8021db8:	2204      	movs	r2, #4
 8021dba:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8021dbe:	f107 0310 	add.w	r3, r7, #16
 8021dc2:	4618      	mov	r0, r3
 8021dc4:	f005 facc 	bl	8027360 <HAL_RCCEx_PeriphCLKConfig>
 8021dc8:	4603      	mov	r3, r0
 8021dca:	2b00      	cmp	r3, #0
 8021dcc:	d001      	beq.n	8021dd2 <HAL_SPI_MspInit+0x7e>
    {
      Error_Handler();
 8021dce:	f7ff fe81 	bl	8021ad4 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8021dd2:	4b29      	ldr	r3, [pc, #164]	@ (8021e78 <HAL_SPI_MspInit+0x124>)
 8021dd4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8021dd8:	4a27      	ldr	r2, [pc, #156]	@ (8021e78 <HAL_SPI_MspInit+0x124>)
 8021dda:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8021dde:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8021de2:	4b25      	ldr	r3, [pc, #148]	@ (8021e78 <HAL_SPI_MspInit+0x124>)
 8021de4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8021de8:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8021dec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021df0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8021df4:	601a      	str	r2, [r3, #0]
 8021df6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021dfa:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8021dfe:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021e00:	4b1d      	ldr	r3, [pc, #116]	@ (8021e78 <HAL_SPI_MspInit+0x124>)
 8021e02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021e06:	4a1c      	ldr	r2, [pc, #112]	@ (8021e78 <HAL_SPI_MspInit+0x124>)
 8021e08:	f043 0301 	orr.w	r3, r3, #1
 8021e0c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8021e10:	4b19      	ldr	r3, [pc, #100]	@ (8021e78 <HAL_SPI_MspInit+0x124>)
 8021e12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021e16:	f003 0201 	and.w	r2, r3, #1
 8021e1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021e1e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8021e22:	601a      	str	r2, [r3, #0]
 8021e24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8021e28:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8021e2c:	681b      	ldr	r3, [r3, #0]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8021e2e:	23e0      	movs	r3, #224	@ 0xe0
 8021e30:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021e34:	2302      	movs	r3, #2
 8021e36:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021e3a:	2300      	movs	r3, #0
 8021e3c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8021e40:	2300      	movs	r3, #0
 8021e42:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8021e46:	2305      	movs	r3, #5
 8021e48:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021e4c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8021e50:	4619      	mov	r1, r3
 8021e52:	480a      	ldr	r0, [pc, #40]	@ (8021e7c <HAL_SPI_MspInit+0x128>)
 8021e54:	f001 f94c 	bl	80230f0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8021e58:	2200      	movs	r2, #0
 8021e5a:	2100      	movs	r1, #0
 8021e5c:	2037      	movs	r0, #55	@ 0x37
 8021e5e:	f000 fe53 	bl	8022b08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8021e62:	2037      	movs	r0, #55	@ 0x37
 8021e64:	f000 fe6a 	bl	8022b3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8021e68:	bf00      	nop
 8021e6a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8021e6e:	46bd      	mov	sp, r7
 8021e70:	bd80      	pop	{r7, pc}
 8021e72:	bf00      	nop
 8021e74:	40013000 	.word	0x40013000
 8021e78:	44020c00 	.word	0x44020c00
 8021e7c:	42020000 	.word	0x42020000

08021e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8021e80:	b480      	push	{r7}
 8021e82:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8021e84:	bf00      	nop
 8021e86:	46bd      	mov	sp, r7
 8021e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e8c:	4770      	bx	lr

08021e8e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8021e8e:	b480      	push	{r7}
 8021e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8021e92:	bf00      	nop
 8021e94:	e7fd      	b.n	8021e92 <NMI_Handler+0x4>

08021e96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8021e96:	b480      	push	{r7}
 8021e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8021e9a:	bf00      	nop
 8021e9c:	e7fd      	b.n	8021e9a <HardFault_Handler+0x4>

08021e9e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8021e9e:	b480      	push	{r7}
 8021ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8021ea2:	bf00      	nop
 8021ea4:	e7fd      	b.n	8021ea2 <MemManage_Handler+0x4>

08021ea6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8021ea6:	b480      	push	{r7}
 8021ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8021eaa:	bf00      	nop
 8021eac:	e7fd      	b.n	8021eaa <BusFault_Handler+0x4>

08021eae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8021eae:	b480      	push	{r7}
 8021eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8021eb2:	bf00      	nop
 8021eb4:	e7fd      	b.n	8021eb2 <UsageFault_Handler+0x4>

08021eb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8021eb6:	b480      	push	{r7}
 8021eb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8021eba:	bf00      	nop
 8021ebc:	46bd      	mov	sp, r7
 8021ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ec2:	4770      	bx	lr

08021ec4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8021ec4:	b480      	push	{r7}
 8021ec6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8021ec8:	bf00      	nop
 8021eca:	46bd      	mov	sp, r7
 8021ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ed0:	4770      	bx	lr

08021ed2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8021ed2:	b480      	push	{r7}
 8021ed4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8021ed6:	bf00      	nop
 8021ed8:	46bd      	mov	sp, r7
 8021eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ede:	4770      	bx	lr

08021ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8021ee0:	b580      	push	{r7, lr}
 8021ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  isr_funct();
 8021ee4:	f00f fc8e 	bl	8031804 <isr_funct>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8021ee8:	f000 fd12 	bl	8022910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8021eec:	bf00      	nop
 8021eee:	bd80      	pop	{r7, pc}

08021ef0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8021ef0:	b580      	push	{r7, lr}
 8021ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8021ef4:	4802      	ldr	r0, [pc, #8]	@ (8021f00 <SPI1_IRQHandler+0x10>)
 8021ef6:	f00a fedd 	bl	802ccb4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8021efa:	bf00      	nop
 8021efc:	bd80      	pop	{r7, pc}
 8021efe:	bf00      	nop
 8021f00:	200008d4 	.word	0x200008d4

08021f04 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8021f04:	b580      	push	{r7, lr}
 8021f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8021f08:	4802      	ldr	r0, [pc, #8]	@ (8021f14 <USART1_IRQHandler+0x10>)
 8021f0a:	f00c fa2b 	bl	802e364 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8021f0e:	bf00      	nop
 8021f10:	bd80      	pop	{r7, pc}
 8021f12:	bf00      	nop
 8021f14:	20000a04 	.word	0x20000a04

08021f18 <USB_DRD_FS_IRQHandler>:

/**
  * @brief This function handles USB FS global interrupt.
  */
void USB_DRD_FS_IRQHandler(void)
{
 8021f18:	b580      	push	{r7, lr}
 8021f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8021f1c:	4802      	ldr	r0, [pc, #8]	@ (8021f28 <USB_DRD_FS_IRQHandler+0x10>)
 8021f1e:	f002 ff27 	bl	8024d70 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_DRD_FS_IRQn 1 */

  /* USER CODE END USB_DRD_FS_IRQn 1 */
}
 8021f22:	bf00      	nop
 8021f24:	bd80      	pop	{r7, pc}
 8021f26:	bf00      	nop
 8021f28:	20000e78 	.word	0x20000e78

08021f2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8021f2c:	b480      	push	{r7}
 8021f2e:	af00      	add	r7, sp, #0
  return 1;
 8021f30:	2301      	movs	r3, #1
}
 8021f32:	4618      	mov	r0, r3
 8021f34:	46bd      	mov	sp, r7
 8021f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f3a:	4770      	bx	lr

08021f3c <_kill>:

int _kill(int pid, int sig)
{
 8021f3c:	b580      	push	{r7, lr}
 8021f3e:	b082      	sub	sp, #8
 8021f40:	af00      	add	r7, sp, #0
 8021f42:	6078      	str	r0, [r7, #4]
 8021f44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8021f46:	f018 fb11 	bl	803a56c <__errno>
 8021f4a:	4603      	mov	r3, r0
 8021f4c:	2216      	movs	r2, #22
 8021f4e:	601a      	str	r2, [r3, #0]
  return -1;
 8021f50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8021f54:	4618      	mov	r0, r3
 8021f56:	3708      	adds	r7, #8
 8021f58:	46bd      	mov	sp, r7
 8021f5a:	bd80      	pop	{r7, pc}

08021f5c <_exit>:

void _exit (int status)
{
 8021f5c:	b580      	push	{r7, lr}
 8021f5e:	b082      	sub	sp, #8
 8021f60:	af00      	add	r7, sp, #0
 8021f62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8021f64:	f04f 31ff 	mov.w	r1, #4294967295
 8021f68:	6878      	ldr	r0, [r7, #4]
 8021f6a:	f7ff ffe7 	bl	8021f3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8021f6e:	bf00      	nop
 8021f70:	e7fd      	b.n	8021f6e <_exit+0x12>

08021f72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8021f72:	b580      	push	{r7, lr}
 8021f74:	b086      	sub	sp, #24
 8021f76:	af00      	add	r7, sp, #0
 8021f78:	60f8      	str	r0, [r7, #12]
 8021f7a:	60b9      	str	r1, [r7, #8]
 8021f7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021f7e:	2300      	movs	r3, #0
 8021f80:	617b      	str	r3, [r7, #20]
 8021f82:	e00a      	b.n	8021f9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8021f84:	f7ff f8d0 	bl	8021128 <__io_getchar>
 8021f88:	4601      	mov	r1, r0
 8021f8a:	68bb      	ldr	r3, [r7, #8]
 8021f8c:	1c5a      	adds	r2, r3, #1
 8021f8e:	60ba      	str	r2, [r7, #8]
 8021f90:	b2ca      	uxtb	r2, r1
 8021f92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021f94:	697b      	ldr	r3, [r7, #20]
 8021f96:	3301      	adds	r3, #1
 8021f98:	617b      	str	r3, [r7, #20]
 8021f9a:	697a      	ldr	r2, [r7, #20]
 8021f9c:	687b      	ldr	r3, [r7, #4]
 8021f9e:	429a      	cmp	r2, r3
 8021fa0:	dbf0      	blt.n	8021f84 <_read+0x12>
  }

  return len;
 8021fa2:	687b      	ldr	r3, [r7, #4]
}
 8021fa4:	4618      	mov	r0, r3
 8021fa6:	3718      	adds	r7, #24
 8021fa8:	46bd      	mov	sp, r7
 8021faa:	bd80      	pop	{r7, pc}

08021fac <_close>:
  }
  return len;
}

int _close(int file)
{
 8021fac:	b480      	push	{r7}
 8021fae:	b083      	sub	sp, #12
 8021fb0:	af00      	add	r7, sp, #0
 8021fb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8021fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8021fb8:	4618      	mov	r0, r3
 8021fba:	370c      	adds	r7, #12
 8021fbc:	46bd      	mov	sp, r7
 8021fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021fc2:	4770      	bx	lr

08021fc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8021fc4:	b480      	push	{r7}
 8021fc6:	b083      	sub	sp, #12
 8021fc8:	af00      	add	r7, sp, #0
 8021fca:	6078      	str	r0, [r7, #4]
 8021fcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8021fce:	683b      	ldr	r3, [r7, #0]
 8021fd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8021fd4:	605a      	str	r2, [r3, #4]
  return 0;
 8021fd6:	2300      	movs	r3, #0
}
 8021fd8:	4618      	mov	r0, r3
 8021fda:	370c      	adds	r7, #12
 8021fdc:	46bd      	mov	sp, r7
 8021fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021fe2:	4770      	bx	lr

08021fe4 <_isatty>:

int _isatty(int file)
{
 8021fe4:	b480      	push	{r7}
 8021fe6:	b083      	sub	sp, #12
 8021fe8:	af00      	add	r7, sp, #0
 8021fea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8021fec:	2301      	movs	r3, #1
}
 8021fee:	4618      	mov	r0, r3
 8021ff0:	370c      	adds	r7, #12
 8021ff2:	46bd      	mov	sp, r7
 8021ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ff8:	4770      	bx	lr

08021ffa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8021ffa:	b480      	push	{r7}
 8021ffc:	b085      	sub	sp, #20
 8021ffe:	af00      	add	r7, sp, #0
 8022000:	60f8      	str	r0, [r7, #12]
 8022002:	60b9      	str	r1, [r7, #8]
 8022004:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8022006:	2300      	movs	r3, #0
}
 8022008:	4618      	mov	r0, r3
 802200a:	3714      	adds	r7, #20
 802200c:	46bd      	mov	sp, r7
 802200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022012:	4770      	bx	lr

08022014 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8022014:	b580      	push	{r7, lr}
 8022016:	b086      	sub	sp, #24
 8022018:	af00      	add	r7, sp, #0
 802201a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 802201c:	4a14      	ldr	r2, [pc, #80]	@ (8022070 <_sbrk+0x5c>)
 802201e:	4b15      	ldr	r3, [pc, #84]	@ (8022074 <_sbrk+0x60>)
 8022020:	1ad3      	subs	r3, r2, r3
 8022022:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8022024:	697b      	ldr	r3, [r7, #20]
 8022026:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8022028:	4b13      	ldr	r3, [pc, #76]	@ (8022078 <_sbrk+0x64>)
 802202a:	681b      	ldr	r3, [r3, #0]
 802202c:	2b00      	cmp	r3, #0
 802202e:	d102      	bne.n	8022036 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8022030:	4b11      	ldr	r3, [pc, #68]	@ (8022078 <_sbrk+0x64>)
 8022032:	4a12      	ldr	r2, [pc, #72]	@ (802207c <_sbrk+0x68>)
 8022034:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8022036:	4b10      	ldr	r3, [pc, #64]	@ (8022078 <_sbrk+0x64>)
 8022038:	681a      	ldr	r2, [r3, #0]
 802203a:	687b      	ldr	r3, [r7, #4]
 802203c:	4413      	add	r3, r2
 802203e:	693a      	ldr	r2, [r7, #16]
 8022040:	429a      	cmp	r2, r3
 8022042:	d207      	bcs.n	8022054 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8022044:	f018 fa92 	bl	803a56c <__errno>
 8022048:	4603      	mov	r3, r0
 802204a:	220c      	movs	r2, #12
 802204c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 802204e:	f04f 33ff 	mov.w	r3, #4294967295
 8022052:	e009      	b.n	8022068 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8022054:	4b08      	ldr	r3, [pc, #32]	@ (8022078 <_sbrk+0x64>)
 8022056:	681b      	ldr	r3, [r3, #0]
 8022058:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 802205a:	4b07      	ldr	r3, [pc, #28]	@ (8022078 <_sbrk+0x64>)
 802205c:	681a      	ldr	r2, [r3, #0]
 802205e:	687b      	ldr	r3, [r7, #4]
 8022060:	4413      	add	r3, r2
 8022062:	4a05      	ldr	r2, [pc, #20]	@ (8022078 <_sbrk+0x64>)
 8022064:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8022066:	68fb      	ldr	r3, [r7, #12]
}
 8022068:	4618      	mov	r0, r3
 802206a:	3718      	adds	r7, #24
 802206c:	46bd      	mov	sp, r7
 802206e:	bd80      	pop	{r7, pc}
 8022070:	200a0000 	.word	0x200a0000
 8022074:	00010000 	.word	0x00010000
 8022078:	20000968 	.word	0x20000968
 802207c:	20004a30 	.word	0x20004a30

08022080 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8022080:	b480      	push	{r7}
 8022082:	b083      	sub	sp, #12
 8022084:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8022086:	4b34      	ldr	r3, [pc, #208]	@ (8022158 <SystemInit+0xd8>)
 8022088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 802208c:	4a32      	ldr	r2, [pc, #200]	@ (8022158 <SystemInit+0xd8>)
 802208e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8022092:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8022096:	4b31      	ldr	r3, [pc, #196]	@ (802215c <SystemInit+0xdc>)
 8022098:	2201      	movs	r2, #1
 802209a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 802209c:	4b2f      	ldr	r3, [pc, #188]	@ (802215c <SystemInit+0xdc>)
 802209e:	2200      	movs	r2, #0
 80220a0:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80220a2:	4b2e      	ldr	r3, [pc, #184]	@ (802215c <SystemInit+0xdc>)
 80220a4:	2200      	movs	r2, #0
 80220a6:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80220a8:	4b2c      	ldr	r3, [pc, #176]	@ (802215c <SystemInit+0xdc>)
 80220aa:	681a      	ldr	r2, [r3, #0]
 80220ac:	492b      	ldr	r1, [pc, #172]	@ (802215c <SystemInit+0xdc>)
 80220ae:	4b2c      	ldr	r3, [pc, #176]	@ (8022160 <SystemInit+0xe0>)
 80220b0:	4013      	ands	r3, r2
 80220b2:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80220b4:	4b29      	ldr	r3, [pc, #164]	@ (802215c <SystemInit+0xdc>)
 80220b6:	2200      	movs	r2, #0
 80220b8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80220ba:	4b28      	ldr	r3, [pc, #160]	@ (802215c <SystemInit+0xdc>)
 80220bc:	2200      	movs	r2, #0
 80220be:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80220c0:	4b26      	ldr	r3, [pc, #152]	@ (802215c <SystemInit+0xdc>)
 80220c2:	2200      	movs	r2, #0
 80220c4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80220c6:	4b25      	ldr	r3, [pc, #148]	@ (802215c <SystemInit+0xdc>)
 80220c8:	4a26      	ldr	r2, [pc, #152]	@ (8022164 <SystemInit+0xe4>)
 80220ca:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80220cc:	4b23      	ldr	r3, [pc, #140]	@ (802215c <SystemInit+0xdc>)
 80220ce:	2200      	movs	r2, #0
 80220d0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80220d2:	4b22      	ldr	r3, [pc, #136]	@ (802215c <SystemInit+0xdc>)
 80220d4:	4a23      	ldr	r2, [pc, #140]	@ (8022164 <SystemInit+0xe4>)
 80220d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80220d8:	4b20      	ldr	r3, [pc, #128]	@ (802215c <SystemInit+0xdc>)
 80220da:	2200      	movs	r2, #0
 80220dc:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80220de:	4b1f      	ldr	r3, [pc, #124]	@ (802215c <SystemInit+0xdc>)
 80220e0:	4a20      	ldr	r2, [pc, #128]	@ (8022164 <SystemInit+0xe4>)
 80220e2:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80220e4:	4b1d      	ldr	r3, [pc, #116]	@ (802215c <SystemInit+0xdc>)
 80220e6:	2200      	movs	r2, #0
 80220e8:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80220ea:	4b1c      	ldr	r3, [pc, #112]	@ (802215c <SystemInit+0xdc>)
 80220ec:	681b      	ldr	r3, [r3, #0]
 80220ee:	4a1b      	ldr	r2, [pc, #108]	@ (802215c <SystemInit+0xdc>)
 80220f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80220f4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80220f6:	4b19      	ldr	r3, [pc, #100]	@ (802215c <SystemInit+0xdc>)
 80220f8:	2200      	movs	r2, #0
 80220fa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80220fc:	4b16      	ldr	r3, [pc, #88]	@ (8022158 <SystemInit+0xd8>)
 80220fe:	4a1a      	ldr	r2, [pc, #104]	@ (8022168 <SystemInit+0xe8>)
 8022100:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8022102:	4b1a      	ldr	r3, [pc, #104]	@ (802216c <SystemInit+0xec>)
 8022104:	699b      	ldr	r3, [r3, #24]
 8022106:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 802210a:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 802210c:	687b      	ldr	r3, [r7, #4]
 802210e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8022112:	d003      	beq.n	802211c <SystemInit+0x9c>
 8022114:	687b      	ldr	r3, [r7, #4]
 8022116:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 802211a:	d117      	bne.n	802214c <SystemInit+0xcc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 802211c:	4b13      	ldr	r3, [pc, #76]	@ (802216c <SystemInit+0xec>)
 802211e:	69db      	ldr	r3, [r3, #28]
 8022120:	f003 0301 	and.w	r3, r3, #1
 8022124:	2b00      	cmp	r3, #0
 8022126:	d005      	beq.n	8022134 <SystemInit+0xb4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8022128:	4b10      	ldr	r3, [pc, #64]	@ (802216c <SystemInit+0xec>)
 802212a:	4a11      	ldr	r2, [pc, #68]	@ (8022170 <SystemInit+0xf0>)
 802212c:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 802212e:	4b0f      	ldr	r3, [pc, #60]	@ (802216c <SystemInit+0xec>)
 8022130:	4a10      	ldr	r2, [pc, #64]	@ (8022174 <SystemInit+0xf4>)
 8022132:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8022134:	4b0d      	ldr	r3, [pc, #52]	@ (802216c <SystemInit+0xec>)
 8022136:	69db      	ldr	r3, [r3, #28]
 8022138:	4a0c      	ldr	r2, [pc, #48]	@ (802216c <SystemInit+0xec>)
 802213a:	f043 0302 	orr.w	r3, r3, #2
 802213e:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8022140:	4b0a      	ldr	r3, [pc, #40]	@ (802216c <SystemInit+0xec>)
 8022142:	69db      	ldr	r3, [r3, #28]
 8022144:	4a09      	ldr	r2, [pc, #36]	@ (802216c <SystemInit+0xec>)
 8022146:	f043 0301 	orr.w	r3, r3, #1
 802214a:	61d3      	str	r3, [r2, #28]
  }
}
 802214c:	bf00      	nop
 802214e:	370c      	adds	r7, #12
 8022150:	46bd      	mov	sp, r7
 8022152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022156:	4770      	bx	lr
 8022158:	e000ed00 	.word	0xe000ed00
 802215c:	44020c00 	.word	0x44020c00
 8022160:	eae2eae3 	.word	0xeae2eae3
 8022164:	01010280 	.word	0x01010280
 8022168:	08020000 	.word	0x08020000
 802216c:	40022000 	.word	0x40022000
 8022170:	08192a3b 	.word	0x08192a3b
 8022174:	4c5d6e7f 	.word	0x4c5d6e7f

08022178 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8022178:	b580      	push	{r7, lr}
 802217a:	b098      	sub	sp, #96	@ 0x60
 802217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802217e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8022182:	2200      	movs	r2, #0
 8022184:	601a      	str	r2, [r3, #0]
 8022186:	605a      	str	r2, [r3, #4]
 8022188:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 802218a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 802218e:	2200      	movs	r2, #0
 8022190:	601a      	str	r2, [r3, #0]
 8022192:	605a      	str	r2, [r3, #4]
 8022194:	609a      	str	r2, [r3, #8]
 8022196:	60da      	str	r2, [r3, #12]
 8022198:	611a      	str	r2, [r3, #16]
 802219a:	615a      	str	r2, [r3, #20]
 802219c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 802219e:	1d3b      	adds	r3, r7, #4
 80221a0:	2234      	movs	r2, #52	@ 0x34
 80221a2:	2100      	movs	r1, #0
 80221a4:	4618      	mov	r0, r3
 80221a6:	f017 fb0b 	bl	80397c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80221aa:	4b3b      	ldr	r3, [pc, #236]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221ac:	4a3b      	ldr	r2, [pc, #236]	@ (802229c <MX_TIM1_Init+0x124>)
 80221ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80221b0:	4b39      	ldr	r3, [pc, #228]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221b2:	2200      	movs	r2, #0
 80221b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80221b6:	4b38      	ldr	r3, [pc, #224]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221b8:	2200      	movs	r2, #0
 80221ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80221bc:	4b36      	ldr	r3, [pc, #216]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80221c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80221c4:	4b34      	ldr	r3, [pc, #208]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221c6:	2200      	movs	r2, #0
 80221c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80221ca:	4b33      	ldr	r3, [pc, #204]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221cc:	2200      	movs	r2, #0
 80221ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80221d0:	4b31      	ldr	r3, [pc, #196]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221d2:	2200      	movs	r2, #0
 80221d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80221d6:	4830      	ldr	r0, [pc, #192]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221d8:	f00b f89e 	bl	802d318 <HAL_TIM_PWM_Init>
 80221dc:	4603      	mov	r3, r0
 80221de:	2b00      	cmp	r3, #0
 80221e0:	d001      	beq.n	80221e6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80221e2:	f7ff fc77 	bl	8021ad4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80221e6:	2300      	movs	r3, #0
 80221e8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80221ea:	2300      	movs	r3, #0
 80221ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80221ee:	2300      	movs	r3, #0
 80221f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80221f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80221f6:	4619      	mov	r1, r3
 80221f8:	4827      	ldr	r0, [pc, #156]	@ (8022298 <MX_TIM1_Init+0x120>)
 80221fa:	f00b fef9 	bl	802dff0 <HAL_TIMEx_MasterConfigSynchronization>
 80221fe:	4603      	mov	r3, r0
 8022200:	2b00      	cmp	r3, #0
 8022202:	d001      	beq.n	8022208 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8022204:	f7ff fc66 	bl	8021ad4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8022208:	2360      	movs	r3, #96	@ 0x60
 802220a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 802220c:	2300      	movs	r3, #0
 802220e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8022210:	2300      	movs	r3, #0
 8022212:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8022214:	2300      	movs	r3, #0
 8022216:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8022218:	2300      	movs	r3, #0
 802221a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 802221c:	2300      	movs	r3, #0
 802221e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8022220:	2300      	movs	r3, #0
 8022222:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8022224:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8022228:	2200      	movs	r2, #0
 802222a:	4619      	mov	r1, r3
 802222c:	481a      	ldr	r0, [pc, #104]	@ (8022298 <MX_TIM1_Init+0x120>)
 802222e:	f00b f8cb 	bl	802d3c8 <HAL_TIM_PWM_ConfigChannel>
 8022232:	4603      	mov	r3, r0
 8022234:	2b00      	cmp	r3, #0
 8022236:	d001      	beq.n	802223c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8022238:	f7ff fc4c 	bl	8021ad4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 802223c:	2300      	movs	r3, #0
 802223e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8022240:	2300      	movs	r3, #0
 8022242:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8022244:	2300      	movs	r3, #0
 8022246:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8022248:	2300      	movs	r3, #0
 802224a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 802224c:	2300      	movs	r3, #0
 802224e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8022250:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8022254:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8022256:	2300      	movs	r3, #0
 8022258:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 802225a:	2300      	movs	r3, #0
 802225c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 802225e:	2300      	movs	r3, #0
 8022260:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8022262:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8022266:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8022268:	2300      	movs	r3, #0
 802226a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 802226c:	2300      	movs	r3, #0
 802226e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8022270:	2300      	movs	r3, #0
 8022272:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8022274:	1d3b      	adds	r3, r7, #4
 8022276:	4619      	mov	r1, r3
 8022278:	4807      	ldr	r0, [pc, #28]	@ (8022298 <MX_TIM1_Init+0x120>)
 802227a:	f00b ff89 	bl	802e190 <HAL_TIMEx_ConfigBreakDeadTime>
 802227e:	4603      	mov	r3, r0
 8022280:	2b00      	cmp	r3, #0
 8022282:	d001      	beq.n	8022288 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8022284:	f7ff fc26 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8022288:	4803      	ldr	r0, [pc, #12]	@ (8022298 <MX_TIM1_Init+0x120>)
 802228a:	f000 f873 	bl	8022374 <HAL_TIM_MspPostInit>

}
 802228e:	bf00      	nop
 8022290:	3760      	adds	r7, #96	@ 0x60
 8022292:	46bd      	mov	sp, r7
 8022294:	bd80      	pop	{r7, pc}
 8022296:	bf00      	nop
 8022298:	2000096c 	.word	0x2000096c
 802229c:	40012c00 	.word	0x40012c00

080222a0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80222a0:	b580      	push	{r7, lr}
 80222a2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80222a4:	4b0f      	ldr	r3, [pc, #60]	@ (80222e4 <MX_TIM16_Init+0x44>)
 80222a6:	4a10      	ldr	r2, [pc, #64]	@ (80222e8 <MX_TIM16_Init+0x48>)
 80222a8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80222aa:	4b0e      	ldr	r3, [pc, #56]	@ (80222e4 <MX_TIM16_Init+0x44>)
 80222ac:	2200      	movs	r2, #0
 80222ae:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80222b0:	4b0c      	ldr	r3, [pc, #48]	@ (80222e4 <MX_TIM16_Init+0x44>)
 80222b2:	2200      	movs	r2, #0
 80222b4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80222b6:	4b0b      	ldr	r3, [pc, #44]	@ (80222e4 <MX_TIM16_Init+0x44>)
 80222b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80222bc:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80222be:	4b09      	ldr	r3, [pc, #36]	@ (80222e4 <MX_TIM16_Init+0x44>)
 80222c0:	2200      	movs	r2, #0
 80222c2:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80222c4:	4b07      	ldr	r3, [pc, #28]	@ (80222e4 <MX_TIM16_Init+0x44>)
 80222c6:	2200      	movs	r2, #0
 80222c8:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80222ca:	4b06      	ldr	r3, [pc, #24]	@ (80222e4 <MX_TIM16_Init+0x44>)
 80222cc:	2200      	movs	r2, #0
 80222ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80222d0:	4804      	ldr	r0, [pc, #16]	@ (80222e4 <MX_TIM16_Init+0x44>)
 80222d2:	f00a ffca 	bl	802d26a <HAL_TIM_Base_Init>
 80222d6:	4603      	mov	r3, r0
 80222d8:	2b00      	cmp	r3, #0
 80222da:	d001      	beq.n	80222e0 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80222dc:	f7ff fbfa 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80222e0:	bf00      	nop
 80222e2:	bd80      	pop	{r7, pc}
 80222e4:	200009b8 	.word	0x200009b8
 80222e8:	40014400 	.word	0x40014400

080222ec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80222ec:	b480      	push	{r7}
 80222ee:	b085      	sub	sp, #20
 80222f0:	af00      	add	r7, sp, #0
 80222f2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80222f4:	687b      	ldr	r3, [r7, #4]
 80222f6:	681b      	ldr	r3, [r3, #0]
 80222f8:	4a0b      	ldr	r2, [pc, #44]	@ (8022328 <HAL_TIM_PWM_MspInit+0x3c>)
 80222fa:	4293      	cmp	r3, r2
 80222fc:	d10e      	bne.n	802231c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80222fe:	4b0b      	ldr	r3, [pc, #44]	@ (802232c <HAL_TIM_PWM_MspInit+0x40>)
 8022300:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8022304:	4a09      	ldr	r2, [pc, #36]	@ (802232c <HAL_TIM_PWM_MspInit+0x40>)
 8022306:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 802230a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 802230e:	4b07      	ldr	r3, [pc, #28]	@ (802232c <HAL_TIM_PWM_MspInit+0x40>)
 8022310:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8022314:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8022318:	60fb      	str	r3, [r7, #12]
 802231a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 802231c:	bf00      	nop
 802231e:	3714      	adds	r7, #20
 8022320:	46bd      	mov	sp, r7
 8022322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022326:	4770      	bx	lr
 8022328:	40012c00 	.word	0x40012c00
 802232c:	44020c00 	.word	0x44020c00

08022330 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8022330:	b480      	push	{r7}
 8022332:	b085      	sub	sp, #20
 8022334:	af00      	add	r7, sp, #0
 8022336:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 8022338:	687b      	ldr	r3, [r7, #4]
 802233a:	681b      	ldr	r3, [r3, #0]
 802233c:	4a0b      	ldr	r2, [pc, #44]	@ (802236c <HAL_TIM_Base_MspInit+0x3c>)
 802233e:	4293      	cmp	r3, r2
 8022340:	d10e      	bne.n	8022360 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8022342:	4b0b      	ldr	r3, [pc, #44]	@ (8022370 <HAL_TIM_Base_MspInit+0x40>)
 8022344:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8022348:	4a09      	ldr	r2, [pc, #36]	@ (8022370 <HAL_TIM_Base_MspInit+0x40>)
 802234a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 802234e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8022352:	4b07      	ldr	r3, [pc, #28]	@ (8022370 <HAL_TIM_Base_MspInit+0x40>)
 8022354:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8022358:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802235c:	60fb      	str	r3, [r7, #12]
 802235e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8022360:	bf00      	nop
 8022362:	3714      	adds	r7, #20
 8022364:	46bd      	mov	sp, r7
 8022366:	f85d 7b04 	ldr.w	r7, [sp], #4
 802236a:	4770      	bx	lr
 802236c:	40014400 	.word	0x40014400
 8022370:	44020c00 	.word	0x44020c00

08022374 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8022374:	b580      	push	{r7, lr}
 8022376:	b088      	sub	sp, #32
 8022378:	af00      	add	r7, sp, #0
 802237a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802237c:	f107 030c 	add.w	r3, r7, #12
 8022380:	2200      	movs	r2, #0
 8022382:	601a      	str	r2, [r3, #0]
 8022384:	605a      	str	r2, [r3, #4]
 8022386:	609a      	str	r2, [r3, #8]
 8022388:	60da      	str	r2, [r3, #12]
 802238a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 802238c:	687b      	ldr	r3, [r7, #4]
 802238e:	681b      	ldr	r3, [r3, #0]
 8022390:	4a13      	ldr	r2, [pc, #76]	@ (80223e0 <HAL_TIM_MspPostInit+0x6c>)
 8022392:	4293      	cmp	r3, r2
 8022394:	d11f      	bne.n	80223d6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8022396:	4b13      	ldr	r3, [pc, #76]	@ (80223e4 <HAL_TIM_MspPostInit+0x70>)
 8022398:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802239c:	4a11      	ldr	r2, [pc, #68]	@ (80223e4 <HAL_TIM_MspPostInit+0x70>)
 802239e:	f043 0301 	orr.w	r3, r3, #1
 80223a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80223a6:	4b0f      	ldr	r3, [pc, #60]	@ (80223e4 <HAL_TIM_MspPostInit+0x70>)
 80223a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80223ac:	f003 0301 	and.w	r3, r3, #1
 80223b0:	60bb      	str	r3, [r7, #8]
 80223b2:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = USOUND_SYNC0_Pin;
 80223b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80223b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80223ba:	2302      	movs	r3, #2
 80223bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80223be:	2300      	movs	r3, #0
 80223c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80223c2:	2300      	movs	r3, #0
 80223c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80223c6:	2301      	movs	r3, #1
 80223c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USOUND_SYNC0_GPIO_Port, &GPIO_InitStruct);
 80223ca:	f107 030c 	add.w	r3, r7, #12
 80223ce:	4619      	mov	r1, r3
 80223d0:	4805      	ldr	r0, [pc, #20]	@ (80223e8 <HAL_TIM_MspPostInit+0x74>)
 80223d2:	f000 fe8d 	bl	80230f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80223d6:	bf00      	nop
 80223d8:	3720      	adds	r7, #32
 80223da:	46bd      	mov	sp, r7
 80223dc:	bd80      	pop	{r7, pc}
 80223de:	bf00      	nop
 80223e0:	40012c00 	.word	0x40012c00
 80223e4:	44020c00 	.word	0x44020c00
 80223e8:	42020000 	.word	0x42020000

080223ec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80223ec:	b580      	push	{r7, lr}
 80223ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80223f0:	4b22      	ldr	r3, [pc, #136]	@ (802247c <MX_USART1_UART_Init+0x90>)
 80223f2:	4a23      	ldr	r2, [pc, #140]	@ (8022480 <MX_USART1_UART_Init+0x94>)
 80223f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80223f6:	4b21      	ldr	r3, [pc, #132]	@ (802247c <MX_USART1_UART_Init+0x90>)
 80223f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80223fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80223fe:	4b1f      	ldr	r3, [pc, #124]	@ (802247c <MX_USART1_UART_Init+0x90>)
 8022400:	2200      	movs	r2, #0
 8022402:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8022404:	4b1d      	ldr	r3, [pc, #116]	@ (802247c <MX_USART1_UART_Init+0x90>)
 8022406:	2200      	movs	r2, #0
 8022408:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 802240a:	4b1c      	ldr	r3, [pc, #112]	@ (802247c <MX_USART1_UART_Init+0x90>)
 802240c:	2200      	movs	r2, #0
 802240e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8022410:	4b1a      	ldr	r3, [pc, #104]	@ (802247c <MX_USART1_UART_Init+0x90>)
 8022412:	220c      	movs	r2, #12
 8022414:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8022416:	4b19      	ldr	r3, [pc, #100]	@ (802247c <MX_USART1_UART_Init+0x90>)
 8022418:	2200      	movs	r2, #0
 802241a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 802241c:	4b17      	ldr	r3, [pc, #92]	@ (802247c <MX_USART1_UART_Init+0x90>)
 802241e:	2200      	movs	r2, #0
 8022420:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8022422:	4b16      	ldr	r3, [pc, #88]	@ (802247c <MX_USART1_UART_Init+0x90>)
 8022424:	2200      	movs	r2, #0
 8022426:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8022428:	4b14      	ldr	r3, [pc, #80]	@ (802247c <MX_USART1_UART_Init+0x90>)
 802242a:	2200      	movs	r2, #0
 802242c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 802242e:	4b13      	ldr	r3, [pc, #76]	@ (802247c <MX_USART1_UART_Init+0x90>)
 8022430:	2200      	movs	r2, #0
 8022432:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8022434:	4811      	ldr	r0, [pc, #68]	@ (802247c <MX_USART1_UART_Init+0x90>)
 8022436:	f00b ff45 	bl	802e2c4 <HAL_UART_Init>
 802243a:	4603      	mov	r3, r0
 802243c:	2b00      	cmp	r3, #0
 802243e:	d001      	beq.n	8022444 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8022440:	f7ff fb48 	bl	8021ad4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8022444:	2100      	movs	r1, #0
 8022446:	480d      	ldr	r0, [pc, #52]	@ (802247c <MX_USART1_UART_Init+0x90>)
 8022448:	f00c ff3f 	bl	802f2ca <HAL_UARTEx_SetTxFifoThreshold>
 802244c:	4603      	mov	r3, r0
 802244e:	2b00      	cmp	r3, #0
 8022450:	d001      	beq.n	8022456 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8022452:	f7ff fb3f 	bl	8021ad4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8022456:	2100      	movs	r1, #0
 8022458:	4808      	ldr	r0, [pc, #32]	@ (802247c <MX_USART1_UART_Init+0x90>)
 802245a:	f00c ff74 	bl	802f346 <HAL_UARTEx_SetRxFifoThreshold>
 802245e:	4603      	mov	r3, r0
 8022460:	2b00      	cmp	r3, #0
 8022462:	d001      	beq.n	8022468 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8022464:	f7ff fb36 	bl	8021ad4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8022468:	4804      	ldr	r0, [pc, #16]	@ (802247c <MX_USART1_UART_Init+0x90>)
 802246a:	f00c fef5 	bl	802f258 <HAL_UARTEx_DisableFifoMode>
 802246e:	4603      	mov	r3, r0
 8022470:	2b00      	cmp	r3, #0
 8022472:	d001      	beq.n	8022478 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8022474:	f7ff fb2e 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8022478:	bf00      	nop
 802247a:	bd80      	pop	{r7, pc}
 802247c:	20000a04 	.word	0x20000a04
 8022480:	40013800 	.word	0x40013800

08022484 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8022484:	b580      	push	{r7, lr}
 8022486:	b0cc      	sub	sp, #304	@ 0x130
 8022488:	af00      	add	r7, sp, #0
 802248a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 802248e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8022492:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8022494:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8022498:	2200      	movs	r2, #0
 802249a:	601a      	str	r2, [r3, #0]
 802249c:	605a      	str	r2, [r3, #4]
 802249e:	609a      	str	r2, [r3, #8]
 80224a0:	60da      	str	r2, [r3, #12]
 80224a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80224a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80224a8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80224ac:	4618      	mov	r0, r3
 80224ae:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80224b2:	461a      	mov	r2, r3
 80224b4:	2100      	movs	r1, #0
 80224b6:	f017 f983 	bl	80397c0 <memset>
  if(uartHandle->Instance==USART1)
 80224ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80224be:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80224c2:	681b      	ldr	r3, [r3, #0]
 80224c4:	681b      	ldr	r3, [r3, #0]
 80224c6:	4a37      	ldr	r2, [pc, #220]	@ (80225a4 <HAL_UART_MspInit+0x120>)
 80224c8:	4293      	cmp	r3, r2
 80224ca:	d165      	bne.n	8022598 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80224cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80224d0:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80224d4:	f04f 0201 	mov.w	r2, #1
 80224d8:	f04f 0300 	mov.w	r3, #0
 80224dc:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80224e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80224e4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80224e8:	2200      	movs	r2, #0
 80224ea:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80224ec:	f107 0310 	add.w	r3, r7, #16
 80224f0:	4618      	mov	r0, r3
 80224f2:	f004 ff35 	bl	8027360 <HAL_RCCEx_PeriphCLKConfig>
 80224f6:	4603      	mov	r3, r0
 80224f8:	2b00      	cmp	r3, #0
 80224fa:	d001      	beq.n	8022500 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 80224fc:	f7ff faea 	bl	8021ad4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8022500:	4b29      	ldr	r3, [pc, #164]	@ (80225a8 <HAL_UART_MspInit+0x124>)
 8022502:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8022506:	4a28      	ldr	r2, [pc, #160]	@ (80225a8 <HAL_UART_MspInit+0x124>)
 8022508:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 802250c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8022510:	4b25      	ldr	r3, [pc, #148]	@ (80225a8 <HAL_UART_MspInit+0x124>)
 8022512:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8022516:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 802251a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 802251e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8022522:	601a      	str	r2, [r3, #0]
 8022524:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8022528:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 802252c:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 802252e:	4b1e      	ldr	r3, [pc, #120]	@ (80225a8 <HAL_UART_MspInit+0x124>)
 8022530:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8022534:	4a1c      	ldr	r2, [pc, #112]	@ (80225a8 <HAL_UART_MspInit+0x124>)
 8022536:	f043 0302 	orr.w	r3, r3, #2
 802253a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 802253e:	4b1a      	ldr	r3, [pc, #104]	@ (80225a8 <HAL_UART_MspInit+0x124>)
 8022540:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8022544:	f003 0202 	and.w	r2, r3, #2
 8022548:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 802254c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8022550:	601a      	str	r2, [r3, #0]
 8022552:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8022556:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 802255a:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 802255c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8022560:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8022564:	2302      	movs	r3, #2
 8022566:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802256a:	2300      	movs	r3, #0
 802256c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8022570:	2300      	movs	r3, #0
 8022572:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8022576:	2304      	movs	r3, #4
 8022578:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802257c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8022580:	4619      	mov	r1, r3
 8022582:	480a      	ldr	r0, [pc, #40]	@ (80225ac <HAL_UART_MspInit+0x128>)
 8022584:	f000 fdb4 	bl	80230f0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8022588:	2200      	movs	r2, #0
 802258a:	2100      	movs	r1, #0
 802258c:	203a      	movs	r0, #58	@ 0x3a
 802258e:	f000 fabb 	bl	8022b08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8022592:	203a      	movs	r0, #58	@ 0x3a
 8022594:	f000 fad2 	bl	8022b3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8022598:	bf00      	nop
 802259a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 802259e:	46bd      	mov	sp, r7
 80225a0:	bd80      	pop	{r7, pc}
 80225a2:	bf00      	nop
 80225a4:	40013800 	.word	0x40013800
 80225a8:	44020c00 	.word	0x44020c00
 80225ac:	42020400 	.word	0x42020400

080225b0 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_DRD_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 80225b0:	b580      	push	{r7, lr}
 80225b2:	b082      	sub	sp, #8
 80225b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USB_Init 0 */
  int i = 0;
 80225b6:	2300      	movs	r3, #0
 80225b8:	607b      	str	r3, [r7, #4]

  HAL_PWREx_EnableVddUSB();
 80225ba:	f003 ff47 	bl	802644c <HAL_PWREx_EnableVddUSB>
  hpcd_USB_DRD_FS.pData = &hUsbDeviceFS;
 80225be:	4b39      	ldr	r3, [pc, #228]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225c0:	4a39      	ldr	r2, [pc, #228]	@ (80226a8 <MX_USB_PCD_Init+0xf8>)
 80225c2:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 80225c6:	4b37      	ldr	r3, [pc, #220]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225c8:	4a38      	ldr	r2, [pc, #224]	@ (80226ac <MX_USB_PCD_Init+0xfc>)
 80225ca:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 80225cc:	4b35      	ldr	r3, [pc, #212]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225ce:	2208      	movs	r2, #8
 80225d0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 80225d2:	4b34      	ldr	r3, [pc, #208]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225d4:	2202      	movs	r2, #2
 80225d6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80225d8:	4b32      	ldr	r3, [pc, #200]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225da:	2202      	movs	r2, #2
 80225dc:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 80225de:	4b31      	ldr	r3, [pc, #196]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225e0:	2200      	movs	r2, #0
 80225e2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 80225e4:	4b2f      	ldr	r3, [pc, #188]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225e6:	2200      	movs	r2, #0
 80225e8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 80225ea:	4b2e      	ldr	r3, [pc, #184]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225ec:	2200      	movs	r2, #0
 80225ee:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 80225f0:	4b2c      	ldr	r3, [pc, #176]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225f2:	2200      	movs	r2, #0
 80225f4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 80225f6:	4b2b      	ldr	r3, [pc, #172]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225f8:	2200      	movs	r2, #0
 80225fa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 80225fc:	4b29      	ldr	r3, [pc, #164]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 80225fe:	2200      	movs	r2, #0
 8022600:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8022602:	4b28      	ldr	r3, [pc, #160]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 8022604:	2200      	movs	r2, #0
 8022606:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8022608:	4826      	ldr	r0, [pc, #152]	@ (80226a4 <MX_USB_PCD_Init+0xf4>)
 802260a:	f002 fabe 	bl	8024b8a <HAL_PCD_Init>
 802260e:	4603      	mov	r3, r0
 8022610:	2b00      	cmp	r3, #0
 8022612:	d001      	beq.n	8022618 <MX_USB_PCD_Init+0x68>
  {
    Error_Handler();
 8022614:	f7ff fa5e 	bl	8021ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
  if(USBD_Init(&hUsbDeviceFS, &COMPOSITE_Desc, 0) != USBD_OK)
 8022618:	2200      	movs	r2, #0
 802261a:	4925      	ldr	r1, [pc, #148]	@ (80226b0 <MX_USB_PCD_Init+0x100>)
 802261c:	4822      	ldr	r0, [pc, #136]	@ (80226a8 <MX_USB_PCD_Init+0xf8>)
 802261e:	f011 fbad 	bl	8033d7c <USBD_Init>
 8022622:	4603      	mov	r3, r0
 8022624:	2b00      	cmp	r3, #0
 8022626:	d001      	beq.n	802262c <MX_USB_PCD_Init+0x7c>
        Error_Handler();
 8022628:	f7ff fa54 	bl	8021ad4 <Error_Handler>

  for(i=0;i<USB_CDC_NUMBER;i++)
 802262c:	2300      	movs	r3, #0
 802262e:	607b      	str	r3, [r7, #4]
 8022630:	e00d      	b.n	802264e <MX_USB_PCD_Init+0x9e>
  {
	  /* Register CDC class first instance */
	  USBD_RegisterClassComposite(&hUsbDeviceFS, USBD_CDC_CLASS, CLASS_TYPE_CDC, CDC_ENDPOINTS[i]);
 8022632:	687a      	ldr	r2, [r7, #4]
 8022634:	4613      	mov	r3, r2
 8022636:	005b      	lsls	r3, r3, #1
 8022638:	4413      	add	r3, r2
 802263a:	4a1e      	ldr	r2, [pc, #120]	@ (80226b4 <MX_USB_PCD_Init+0x104>)
 802263c:	4413      	add	r3, r2
 802263e:	2202      	movs	r2, #2
 8022640:	491d      	ldr	r1, [pc, #116]	@ (80226b8 <MX_USB_PCD_Init+0x108>)
 8022642:	4819      	ldr	r0, [pc, #100]	@ (80226a8 <MX_USB_PCD_Init+0xf8>)
 8022644:	f011 fbec 	bl	8033e20 <USBD_RegisterClassComposite>
  for(i=0;i<USB_CDC_NUMBER;i++)
 8022648:	687b      	ldr	r3, [r7, #4]
 802264a:	3301      	adds	r3, #1
 802264c:	607b      	str	r3, [r7, #4]
 802264e:	687b      	ldr	r3, [r7, #4]
 8022650:	2b02      	cmp	r3, #2
 8022652:	ddee      	ble.n	8022632 <MX_USB_PCD_Init+0x82>
  }
  for(i=0;i<USB_CDC_NUMBER;i++)
 8022654:	2300      	movs	r3, #0
 8022656:	607b      	str	r3, [r7, #4]
 8022658:	e014      	b.n	8022684 <MX_USB_PCD_Init+0xd4>
  {
	  /* Add CDC Interface Class */
	  if (USBD_CMPSIT_SetClassID(&hUsbDeviceFS, CLASS_TYPE_CDC, i) != 0xFF)
 802265a:	687b      	ldr	r3, [r7, #4]
 802265c:	461a      	mov	r2, r3
 802265e:	2102      	movs	r1, #2
 8022660:	4811      	ldr	r0, [pc, #68]	@ (80226a8 <MX_USB_PCD_Init+0xf8>)
 8022662:	f011 f8e3 	bl	803382c <USBD_CMPSIT_SetClassID>
 8022666:	4603      	mov	r3, r0
 8022668:	2bff      	cmp	r3, #255	@ 0xff
 802266a:	d008      	beq.n	802267e <MX_USB_PCD_Init+0xce>
	  {
		  if(USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_CDC_fops) != USBD_OK)
 802266c:	4913      	ldr	r1, [pc, #76]	@ (80226bc <MX_USB_PCD_Init+0x10c>)
 802266e:	480e      	ldr	r0, [pc, #56]	@ (80226a8 <MX_USB_PCD_Init+0xf8>)
 8022670:	f00f ff79 	bl	8032566 <USBD_CDC_RegisterInterface>
 8022674:	4603      	mov	r3, r0
 8022676:	2b00      	cmp	r3, #0
 8022678:	d001      	beq.n	802267e <MX_USB_PCD_Init+0xce>
		        Error_Handler();
 802267a:	f7ff fa2b 	bl	8021ad4 <Error_Handler>
  for(i=0;i<USB_CDC_NUMBER;i++)
 802267e:	687b      	ldr	r3, [r7, #4]
 8022680:	3301      	adds	r3, #1
 8022682:	607b      	str	r3, [r7, #4]
 8022684:	687b      	ldr	r3, [r7, #4]
 8022686:	2b02      	cmp	r3, #2
 8022688:	dde7      	ble.n	802265a <MX_USB_PCD_Init+0xaa>
	  }
  }

  if(USBD_Start(&hUsbDeviceFS) != USBD_OK)
 802268a:	4807      	ldr	r0, [pc, #28]	@ (80226a8 <MX_USB_PCD_Init+0xf8>)
 802268c:	f011 fc24 	bl	8033ed8 <USBD_Start>
 8022690:	4603      	mov	r3, r0
 8022692:	2b00      	cmp	r3, #0
 8022694:	d001      	beq.n	802269a <MX_USB_PCD_Init+0xea>
        Error_Handler();
 8022696:	f7ff fa1d 	bl	8021ad4 <Error_Handler>
  /* USER CODE END USB_Init 2 */

}
 802269a:	bf00      	nop
 802269c:	3708      	adds	r7, #8
 802269e:	46bd      	mov	sp, r7
 80226a0:	bd80      	pop	{r7, pc}
 80226a2:	bf00      	nop
 80226a4:	20000e78 	.word	0x20000e78
 80226a8:	20000a98 	.word	0x20000a98
 80226ac:	40016000 	.word	0x40016000
 80226b0:	200000d0 	.word	0x200000d0
 80226b4:	20000008 	.word	0x20000008
 80226b8:	20000024 	.word	0x20000024
 80226bc:	20000068 	.word	0x20000068

080226c0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80226c0:	b580      	push	{r7, lr}
 80226c2:	b0c6      	sub	sp, #280	@ 0x118
 80226c4:	af00      	add	r7, sp, #0
 80226c6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80226ca:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80226ce:	6018      	str	r0, [r3, #0]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80226d0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80226d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80226d8:	4618      	mov	r0, r3
 80226da:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80226de:	461a      	mov	r2, r3
 80226e0:	2100      	movs	r1, #0
 80226e2:	f017 f86d 	bl	80397c0 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 80226e6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80226ea:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80226ee:	681b      	ldr	r3, [r3, #0]
 80226f0:	681b      	ldr	r3, [r3, #0]
 80226f2:	4a21      	ldr	r2, [pc, #132]	@ (8022778 <HAL_PCD_MspInit+0xb8>)
 80226f4:	4293      	cmp	r3, r2
 80226f6:	d139      	bne.n	802276c <HAL_PCD_MspInit+0xac>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80226f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80226fc:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8022700:	f04f 0200 	mov.w	r2, #0
 8022704:	f04f 0310 	mov.w	r3, #16
 8022708:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 802270c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8022710:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8022714:	2230      	movs	r2, #48	@ 0x30
 8022716:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 802271a:	f107 0310 	add.w	r3, r7, #16
 802271e:	4618      	mov	r0, r3
 8022720:	f004 fe1e 	bl	8027360 <HAL_RCCEx_PeriphCLKConfig>
 8022724:	4603      	mov	r3, r0
 8022726:	2b00      	cmp	r3, #0
 8022728:	d001      	beq.n	802272e <HAL_PCD_MspInit+0x6e>
    {
      Error_Handler();
 802272a:	f7ff f9d3 	bl	8021ad4 <Error_Handler>
    }

    /* USB_DRD_FS clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 802272e:	4b13      	ldr	r3, [pc, #76]	@ (802277c <HAL_PCD_MspInit+0xbc>)
 8022730:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8022734:	4a11      	ldr	r2, [pc, #68]	@ (802277c <HAL_PCD_MspInit+0xbc>)
 8022736:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 802273a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 802273e:	4b0f      	ldr	r3, [pc, #60]	@ (802277c <HAL_PCD_MspInit+0xbc>)
 8022740:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8022744:	f003 7280 	and.w	r2, r3, #16777216	@ 0x1000000
 8022748:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 802274c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8022750:	601a      	str	r2, [r3, #0]
 8022752:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8022756:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 802275a:	681b      	ldr	r3, [r3, #0]

    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 0, 0);
 802275c:	2200      	movs	r2, #0
 802275e:	2100      	movs	r1, #0
 8022760:	204a      	movs	r0, #74	@ 0x4a
 8022762:	f000 f9d1 	bl	8022b08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8022766:	204a      	movs	r0, #74	@ 0x4a
 8022768:	f000 f9e8 	bl	8022b3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 802276c:	bf00      	nop
 802276e:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8022772:	46bd      	mov	sp, r7
 8022774:	bd80      	pop	{r7, pc}
 8022776:	bf00      	nop
 8022778:	40016000 	.word	0x40016000
 802277c:	44020c00 	.word	0x44020c00

08022780 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8022780:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80227b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8022784:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8022786:	e003      	b.n	8022790 <LoopCopyDataInit>

08022788 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8022788:	4b0c      	ldr	r3, [pc, #48]	@ (80227bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 802278a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 802278c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 802278e:	3104      	adds	r1, #4

08022790 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8022790:	480b      	ldr	r0, [pc, #44]	@ (80227c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8022792:	4b0c      	ldr	r3, [pc, #48]	@ (80227c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8022794:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8022796:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8022798:	d3f6      	bcc.n	8022788 <CopyDataInit>
	ldr	r2, =_sbss
 802279a:	4a0b      	ldr	r2, [pc, #44]	@ (80227c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 802279c:	e002      	b.n	80227a4 <LoopFillZerobss>

0802279e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 802279e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80227a0:	f842 3b04 	str.w	r3, [r2], #4

080227a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80227a4:	4b09      	ldr	r3, [pc, #36]	@ (80227cc <LoopForever+0x16>)
	cmp	r2, r3
 80227a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80227a8:	d3f9      	bcc.n	802279e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80227aa:	f7ff fc69 	bl	8022080 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80227ae:	f017 fee3 	bl	803a578 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80227b2:	f7ff f857 	bl	8021864 <main>

080227b6 <LoopForever>:

LoopForever:
    b LoopForever
 80227b6:	e7fe      	b.n	80227b6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80227b8:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80227bc:	0803dc80 	.word	0x0803dc80
	ldr	r0, =_sdata
 80227c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80227c4:	20000794 	.word	0x20000794
	ldr	r2, =_sbss
 80227c8:	20000798 	.word	0x20000798
	ldr	r3, = _ebss
 80227cc:	20004a30 	.word	0x20004a30

080227d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80227d0:	e7fe      	b.n	80227d0 <ADC1_IRQHandler>
	...

080227d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80227d4:	b580      	push	{r7, lr}
 80227d6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80227d8:	2003      	movs	r0, #3
 80227da:	f000 f98a 	bl	8022af2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80227de:	f004 fc35 	bl	802704c <HAL_RCC_GetSysClockFreq>
 80227e2:	4602      	mov	r2, r0
 80227e4:	4b0c      	ldr	r3, [pc, #48]	@ (8022818 <HAL_Init+0x44>)
 80227e6:	6a1b      	ldr	r3, [r3, #32]
 80227e8:	f003 030f 	and.w	r3, r3, #15
 80227ec:	490b      	ldr	r1, [pc, #44]	@ (802281c <HAL_Init+0x48>)
 80227ee:	5ccb      	ldrb	r3, [r1, r3]
 80227f0:	fa22 f303 	lsr.w	r3, r2, r3
 80227f4:	4a0a      	ldr	r2, [pc, #40]	@ (8022820 <HAL_Init+0x4c>)
 80227f6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80227f8:	2004      	movs	r0, #4
 80227fa:	f000 f9cf 	bl	8022b9c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80227fe:	200f      	movs	r0, #15
 8022800:	f000 f810 	bl	8022824 <HAL_InitTick>
 8022804:	4603      	mov	r3, r0
 8022806:	2b00      	cmp	r3, #0
 8022808:	d001      	beq.n	802280e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 802280a:	2301      	movs	r3, #1
 802280c:	e002      	b.n	8022814 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 802280e:	f7ff fb37 	bl	8021e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8022812:	2300      	movs	r3, #0
}
 8022814:	4618      	mov	r0, r3
 8022816:	bd80      	pop	{r7, pc}
 8022818:	44020c00 	.word	0x44020c00
 802281c:	0803d71c 	.word	0x0803d71c
 8022820:	20000004 	.word	0x20000004

08022824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8022824:	b580      	push	{r7, lr}
 8022826:	b084      	sub	sp, #16
 8022828:	af00      	add	r7, sp, #0
 802282a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 802282c:	2300      	movs	r3, #0
 802282e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8022830:	4b33      	ldr	r3, [pc, #204]	@ (8022900 <HAL_InitTick+0xdc>)
 8022832:	781b      	ldrb	r3, [r3, #0]
 8022834:	2b00      	cmp	r3, #0
 8022836:	d101      	bne.n	802283c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8022838:	2301      	movs	r3, #1
 802283a:	e05c      	b.n	80228f6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 802283c:	4b31      	ldr	r3, [pc, #196]	@ (8022904 <HAL_InitTick+0xe0>)
 802283e:	681b      	ldr	r3, [r3, #0]
 8022840:	f003 0304 	and.w	r3, r3, #4
 8022844:	2b04      	cmp	r3, #4
 8022846:	d10c      	bne.n	8022862 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8022848:	4b2f      	ldr	r3, [pc, #188]	@ (8022908 <HAL_InitTick+0xe4>)
 802284a:	681a      	ldr	r2, [r3, #0]
 802284c:	4b2c      	ldr	r3, [pc, #176]	@ (8022900 <HAL_InitTick+0xdc>)
 802284e:	781b      	ldrb	r3, [r3, #0]
 8022850:	4619      	mov	r1, r3
 8022852:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8022856:	fbb3 f3f1 	udiv	r3, r3, r1
 802285a:	fbb2 f3f3 	udiv	r3, r2, r3
 802285e:	60fb      	str	r3, [r7, #12]
 8022860:	e037      	b.n	80228d2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8022862:	f000 f9f3 	bl	8022c4c <HAL_SYSTICK_GetCLKSourceConfig>
 8022866:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8022868:	68bb      	ldr	r3, [r7, #8]
 802286a:	2b02      	cmp	r3, #2
 802286c:	d023      	beq.n	80228b6 <HAL_InitTick+0x92>
 802286e:	68bb      	ldr	r3, [r7, #8]
 8022870:	2b02      	cmp	r3, #2
 8022872:	d82d      	bhi.n	80228d0 <HAL_InitTick+0xac>
 8022874:	68bb      	ldr	r3, [r7, #8]
 8022876:	2b00      	cmp	r3, #0
 8022878:	d003      	beq.n	8022882 <HAL_InitTick+0x5e>
 802287a:	68bb      	ldr	r3, [r7, #8]
 802287c:	2b01      	cmp	r3, #1
 802287e:	d00d      	beq.n	802289c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8022880:	e026      	b.n	80228d0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8022882:	4b21      	ldr	r3, [pc, #132]	@ (8022908 <HAL_InitTick+0xe4>)
 8022884:	681a      	ldr	r2, [r3, #0]
 8022886:	4b1e      	ldr	r3, [pc, #120]	@ (8022900 <HAL_InitTick+0xdc>)
 8022888:	781b      	ldrb	r3, [r3, #0]
 802288a:	4619      	mov	r1, r3
 802288c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8022890:	fbb3 f3f1 	udiv	r3, r3, r1
 8022894:	fbb2 f3f3 	udiv	r3, r2, r3
 8022898:	60fb      	str	r3, [r7, #12]
        break;
 802289a:	e01a      	b.n	80228d2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 802289c:	4b18      	ldr	r3, [pc, #96]	@ (8022900 <HAL_InitTick+0xdc>)
 802289e:	781b      	ldrb	r3, [r3, #0]
 80228a0:	461a      	mov	r2, r3
 80228a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80228a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80228aa:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80228ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80228b2:	60fb      	str	r3, [r7, #12]
        break;
 80228b4:	e00d      	b.n	80228d2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80228b6:	4b12      	ldr	r3, [pc, #72]	@ (8022900 <HAL_InitTick+0xdc>)
 80228b8:	781b      	ldrb	r3, [r3, #0]
 80228ba:	461a      	mov	r2, r3
 80228bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80228c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80228c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80228c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80228cc:	60fb      	str	r3, [r7, #12]
        break;
 80228ce:	e000      	b.n	80228d2 <HAL_InitTick+0xae>
        break;
 80228d0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80228d2:	68f8      	ldr	r0, [r7, #12]
 80228d4:	f000 f940 	bl	8022b58 <HAL_SYSTICK_Config>
 80228d8:	4603      	mov	r3, r0
 80228da:	2b00      	cmp	r3, #0
 80228dc:	d001      	beq.n	80228e2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80228de:	2301      	movs	r3, #1
 80228e0:	e009      	b.n	80228f6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80228e2:	2200      	movs	r2, #0
 80228e4:	6879      	ldr	r1, [r7, #4]
 80228e6:	f04f 30ff 	mov.w	r0, #4294967295
 80228ea:	f000 f90d 	bl	8022b08 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80228ee:	4a07      	ldr	r2, [pc, #28]	@ (802290c <HAL_InitTick+0xe8>)
 80228f0:	687b      	ldr	r3, [r7, #4]
 80228f2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80228f4:	2300      	movs	r3, #0
}
 80228f6:	4618      	mov	r0, r3
 80228f8:	3710      	adds	r7, #16
 80228fa:	46bd      	mov	sp, r7
 80228fc:	bd80      	pop	{r7, pc}
 80228fe:	bf00      	nop
 8022900:	20000018 	.word	0x20000018
 8022904:	e000e010 	.word	0xe000e010
 8022908:	20000004 	.word	0x20000004
 802290c:	20000014 	.word	0x20000014

08022910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8022910:	b480      	push	{r7}
 8022912:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8022914:	4b06      	ldr	r3, [pc, #24]	@ (8022930 <HAL_IncTick+0x20>)
 8022916:	781b      	ldrb	r3, [r3, #0]
 8022918:	461a      	mov	r2, r3
 802291a:	4b06      	ldr	r3, [pc, #24]	@ (8022934 <HAL_IncTick+0x24>)
 802291c:	681b      	ldr	r3, [r3, #0]
 802291e:	4413      	add	r3, r2
 8022920:	4a04      	ldr	r2, [pc, #16]	@ (8022934 <HAL_IncTick+0x24>)
 8022922:	6013      	str	r3, [r2, #0]
}
 8022924:	bf00      	nop
 8022926:	46bd      	mov	sp, r7
 8022928:	f85d 7b04 	ldr.w	r7, [sp], #4
 802292c:	4770      	bx	lr
 802292e:	bf00      	nop
 8022930:	20000018 	.word	0x20000018
 8022934:	20001158 	.word	0x20001158

08022938 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8022938:	b480      	push	{r7}
 802293a:	af00      	add	r7, sp, #0
  return uwTick;
 802293c:	4b03      	ldr	r3, [pc, #12]	@ (802294c <HAL_GetTick+0x14>)
 802293e:	681b      	ldr	r3, [r3, #0]
}
 8022940:	4618      	mov	r0, r3
 8022942:	46bd      	mov	sp, r7
 8022944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022948:	4770      	bx	lr
 802294a:	bf00      	nop
 802294c:	20001158 	.word	0x20001158

08022950 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8022950:	b580      	push	{r7, lr}
 8022952:	b084      	sub	sp, #16
 8022954:	af00      	add	r7, sp, #0
 8022956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8022958:	f7ff ffee 	bl	8022938 <HAL_GetTick>
 802295c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 802295e:	687b      	ldr	r3, [r7, #4]
 8022960:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8022962:	68fb      	ldr	r3, [r7, #12]
 8022964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022968:	d005      	beq.n	8022976 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 802296a:	4b0a      	ldr	r3, [pc, #40]	@ (8022994 <HAL_Delay+0x44>)
 802296c:	781b      	ldrb	r3, [r3, #0]
 802296e:	461a      	mov	r2, r3
 8022970:	68fb      	ldr	r3, [r7, #12]
 8022972:	4413      	add	r3, r2
 8022974:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8022976:	bf00      	nop
 8022978:	f7ff ffde 	bl	8022938 <HAL_GetTick>
 802297c:	4602      	mov	r2, r0
 802297e:	68bb      	ldr	r3, [r7, #8]
 8022980:	1ad3      	subs	r3, r2, r3
 8022982:	68fa      	ldr	r2, [r7, #12]
 8022984:	429a      	cmp	r2, r3
 8022986:	d8f7      	bhi.n	8022978 <HAL_Delay+0x28>
  {
  }
}
 8022988:	bf00      	nop
 802298a:	bf00      	nop
 802298c:	3710      	adds	r7, #16
 802298e:	46bd      	mov	sp, r7
 8022990:	bd80      	pop	{r7, pc}
 8022992:	bf00      	nop
 8022994:	20000018 	.word	0x20000018

08022998 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8022998:	b480      	push	{r7}
 802299a:	b085      	sub	sp, #20
 802299c:	af00      	add	r7, sp, #0
 802299e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80229a0:	687b      	ldr	r3, [r7, #4]
 80229a2:	f003 0307 	and.w	r3, r3, #7
 80229a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80229a8:	4b0c      	ldr	r3, [pc, #48]	@ (80229dc <__NVIC_SetPriorityGrouping+0x44>)
 80229aa:	68db      	ldr	r3, [r3, #12]
 80229ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80229ae:	68ba      	ldr	r2, [r7, #8]
 80229b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80229b4:	4013      	ands	r3, r2
 80229b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80229b8:	68fb      	ldr	r3, [r7, #12]
 80229ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80229bc:	68bb      	ldr	r3, [r7, #8]
 80229be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80229c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80229c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80229c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80229ca:	4a04      	ldr	r2, [pc, #16]	@ (80229dc <__NVIC_SetPriorityGrouping+0x44>)
 80229cc:	68bb      	ldr	r3, [r7, #8]
 80229ce:	60d3      	str	r3, [r2, #12]
}
 80229d0:	bf00      	nop
 80229d2:	3714      	adds	r7, #20
 80229d4:	46bd      	mov	sp, r7
 80229d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80229da:	4770      	bx	lr
 80229dc:	e000ed00 	.word	0xe000ed00

080229e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80229e0:	b480      	push	{r7}
 80229e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80229e4:	4b04      	ldr	r3, [pc, #16]	@ (80229f8 <__NVIC_GetPriorityGrouping+0x18>)
 80229e6:	68db      	ldr	r3, [r3, #12]
 80229e8:	0a1b      	lsrs	r3, r3, #8
 80229ea:	f003 0307 	and.w	r3, r3, #7
}
 80229ee:	4618      	mov	r0, r3
 80229f0:	46bd      	mov	sp, r7
 80229f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80229f6:	4770      	bx	lr
 80229f8:	e000ed00 	.word	0xe000ed00

080229fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80229fc:	b480      	push	{r7}
 80229fe:	b083      	sub	sp, #12
 8022a00:	af00      	add	r7, sp, #0
 8022a02:	4603      	mov	r3, r0
 8022a04:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8022a06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8022a0a:	2b00      	cmp	r3, #0
 8022a0c:	db0b      	blt.n	8022a26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8022a0e:	88fb      	ldrh	r3, [r7, #6]
 8022a10:	f003 021f 	and.w	r2, r3, #31
 8022a14:	4907      	ldr	r1, [pc, #28]	@ (8022a34 <__NVIC_EnableIRQ+0x38>)
 8022a16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8022a1a:	095b      	lsrs	r3, r3, #5
 8022a1c:	2001      	movs	r0, #1
 8022a1e:	fa00 f202 	lsl.w	r2, r0, r2
 8022a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8022a26:	bf00      	nop
 8022a28:	370c      	adds	r7, #12
 8022a2a:	46bd      	mov	sp, r7
 8022a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a30:	4770      	bx	lr
 8022a32:	bf00      	nop
 8022a34:	e000e100 	.word	0xe000e100

08022a38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8022a38:	b480      	push	{r7}
 8022a3a:	b083      	sub	sp, #12
 8022a3c:	af00      	add	r7, sp, #0
 8022a3e:	4603      	mov	r3, r0
 8022a40:	6039      	str	r1, [r7, #0]
 8022a42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8022a44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8022a48:	2b00      	cmp	r3, #0
 8022a4a:	db0a      	blt.n	8022a62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022a4c:	683b      	ldr	r3, [r7, #0]
 8022a4e:	b2da      	uxtb	r2, r3
 8022a50:	490c      	ldr	r1, [pc, #48]	@ (8022a84 <__NVIC_SetPriority+0x4c>)
 8022a52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8022a56:	0112      	lsls	r2, r2, #4
 8022a58:	b2d2      	uxtb	r2, r2
 8022a5a:	440b      	add	r3, r1
 8022a5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8022a60:	e00a      	b.n	8022a78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8022a62:	683b      	ldr	r3, [r7, #0]
 8022a64:	b2da      	uxtb	r2, r3
 8022a66:	4908      	ldr	r1, [pc, #32]	@ (8022a88 <__NVIC_SetPriority+0x50>)
 8022a68:	88fb      	ldrh	r3, [r7, #6]
 8022a6a:	f003 030f 	and.w	r3, r3, #15
 8022a6e:	3b04      	subs	r3, #4
 8022a70:	0112      	lsls	r2, r2, #4
 8022a72:	b2d2      	uxtb	r2, r2
 8022a74:	440b      	add	r3, r1
 8022a76:	761a      	strb	r2, [r3, #24]
}
 8022a78:	bf00      	nop
 8022a7a:	370c      	adds	r7, #12
 8022a7c:	46bd      	mov	sp, r7
 8022a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a82:	4770      	bx	lr
 8022a84:	e000e100 	.word	0xe000e100
 8022a88:	e000ed00 	.word	0xe000ed00

08022a8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8022a8c:	b480      	push	{r7}
 8022a8e:	b089      	sub	sp, #36	@ 0x24
 8022a90:	af00      	add	r7, sp, #0
 8022a92:	60f8      	str	r0, [r7, #12]
 8022a94:	60b9      	str	r1, [r7, #8]
 8022a96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8022a98:	68fb      	ldr	r3, [r7, #12]
 8022a9a:	f003 0307 	and.w	r3, r3, #7
 8022a9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8022aa0:	69fb      	ldr	r3, [r7, #28]
 8022aa2:	f1c3 0307 	rsb	r3, r3, #7
 8022aa6:	2b04      	cmp	r3, #4
 8022aa8:	bf28      	it	cs
 8022aaa:	2304      	movcs	r3, #4
 8022aac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8022aae:	69fb      	ldr	r3, [r7, #28]
 8022ab0:	3304      	adds	r3, #4
 8022ab2:	2b06      	cmp	r3, #6
 8022ab4:	d902      	bls.n	8022abc <NVIC_EncodePriority+0x30>
 8022ab6:	69fb      	ldr	r3, [r7, #28]
 8022ab8:	3b03      	subs	r3, #3
 8022aba:	e000      	b.n	8022abe <NVIC_EncodePriority+0x32>
 8022abc:	2300      	movs	r3, #0
 8022abe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8022ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8022ac4:	69bb      	ldr	r3, [r7, #24]
 8022ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8022aca:	43da      	mvns	r2, r3
 8022acc:	68bb      	ldr	r3, [r7, #8]
 8022ace:	401a      	ands	r2, r3
 8022ad0:	697b      	ldr	r3, [r7, #20]
 8022ad2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8022ad4:	f04f 31ff 	mov.w	r1, #4294967295
 8022ad8:	697b      	ldr	r3, [r7, #20]
 8022ada:	fa01 f303 	lsl.w	r3, r1, r3
 8022ade:	43d9      	mvns	r1, r3
 8022ae0:	687b      	ldr	r3, [r7, #4]
 8022ae2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8022ae4:	4313      	orrs	r3, r2
         );
}
 8022ae6:	4618      	mov	r0, r3
 8022ae8:	3724      	adds	r7, #36	@ 0x24
 8022aea:	46bd      	mov	sp, r7
 8022aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022af0:	4770      	bx	lr

08022af2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8022af2:	b580      	push	{r7, lr}
 8022af4:	b082      	sub	sp, #8
 8022af6:	af00      	add	r7, sp, #0
 8022af8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8022afa:	6878      	ldr	r0, [r7, #4]
 8022afc:	f7ff ff4c 	bl	8022998 <__NVIC_SetPriorityGrouping>
}
 8022b00:	bf00      	nop
 8022b02:	3708      	adds	r7, #8
 8022b04:	46bd      	mov	sp, r7
 8022b06:	bd80      	pop	{r7, pc}

08022b08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8022b08:	b580      	push	{r7, lr}
 8022b0a:	b086      	sub	sp, #24
 8022b0c:	af00      	add	r7, sp, #0
 8022b0e:	4603      	mov	r3, r0
 8022b10:	60b9      	str	r1, [r7, #8]
 8022b12:	607a      	str	r2, [r7, #4]
 8022b14:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8022b16:	f7ff ff63 	bl	80229e0 <__NVIC_GetPriorityGrouping>
 8022b1a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8022b1c:	687a      	ldr	r2, [r7, #4]
 8022b1e:	68b9      	ldr	r1, [r7, #8]
 8022b20:	6978      	ldr	r0, [r7, #20]
 8022b22:	f7ff ffb3 	bl	8022a8c <NVIC_EncodePriority>
 8022b26:	4602      	mov	r2, r0
 8022b28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8022b2c:	4611      	mov	r1, r2
 8022b2e:	4618      	mov	r0, r3
 8022b30:	f7ff ff82 	bl	8022a38 <__NVIC_SetPriority>
}
 8022b34:	bf00      	nop
 8022b36:	3718      	adds	r7, #24
 8022b38:	46bd      	mov	sp, r7
 8022b3a:	bd80      	pop	{r7, pc}

08022b3c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8022b3c:	b580      	push	{r7, lr}
 8022b3e:	b082      	sub	sp, #8
 8022b40:	af00      	add	r7, sp, #0
 8022b42:	4603      	mov	r3, r0
 8022b44:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8022b46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8022b4a:	4618      	mov	r0, r3
 8022b4c:	f7ff ff56 	bl	80229fc <__NVIC_EnableIRQ>
}
 8022b50:	bf00      	nop
 8022b52:	3708      	adds	r7, #8
 8022b54:	46bd      	mov	sp, r7
 8022b56:	bd80      	pop	{r7, pc}

08022b58 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8022b58:	b480      	push	{r7}
 8022b5a:	b083      	sub	sp, #12
 8022b5c:	af00      	add	r7, sp, #0
 8022b5e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8022b60:	687b      	ldr	r3, [r7, #4]
 8022b62:	3b01      	subs	r3, #1
 8022b64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8022b68:	d301      	bcc.n	8022b6e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8022b6a:	2301      	movs	r3, #1
 8022b6c:	e00d      	b.n	8022b8a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8022b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8022b98 <HAL_SYSTICK_Config+0x40>)
 8022b70:	687b      	ldr	r3, [r7, #4]
 8022b72:	3b01      	subs	r3, #1
 8022b74:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8022b76:	4b08      	ldr	r3, [pc, #32]	@ (8022b98 <HAL_SYSTICK_Config+0x40>)
 8022b78:	2200      	movs	r2, #0
 8022b7a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8022b7c:	4b06      	ldr	r3, [pc, #24]	@ (8022b98 <HAL_SYSTICK_Config+0x40>)
 8022b7e:	681b      	ldr	r3, [r3, #0]
 8022b80:	4a05      	ldr	r2, [pc, #20]	@ (8022b98 <HAL_SYSTICK_Config+0x40>)
 8022b82:	f043 0303 	orr.w	r3, r3, #3
 8022b86:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8022b88:	2300      	movs	r3, #0
}
 8022b8a:	4618      	mov	r0, r3
 8022b8c:	370c      	adds	r7, #12
 8022b8e:	46bd      	mov	sp, r7
 8022b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022b94:	4770      	bx	lr
 8022b96:	bf00      	nop
 8022b98:	e000e010 	.word	0xe000e010

08022b9c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8022b9c:	b480      	push	{r7}
 8022b9e:	b083      	sub	sp, #12
 8022ba0:	af00      	add	r7, sp, #0
 8022ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8022ba4:	687b      	ldr	r3, [r7, #4]
 8022ba6:	2b04      	cmp	r3, #4
 8022ba8:	d844      	bhi.n	8022c34 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8022baa:	a201      	add	r2, pc, #4	@ (adr r2, 8022bb0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8022bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022bb0:	08022bd3 	.word	0x08022bd3
 8022bb4:	08022bf1 	.word	0x08022bf1
 8022bb8:	08022c13 	.word	0x08022c13
 8022bbc:	08022c35 	.word	0x08022c35
 8022bc0:	08022bc5 	.word	0x08022bc5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8022c44 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8022bc6:	681b      	ldr	r3, [r3, #0]
 8022bc8:	4a1e      	ldr	r2, [pc, #120]	@ (8022c44 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8022bca:	f043 0304 	orr.w	r3, r3, #4
 8022bce:	6013      	str	r3, [r2, #0]
      break;
 8022bd0:	e031      	b.n	8022c36 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8022c44 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8022bd4:	681b      	ldr	r3, [r3, #0]
 8022bd6:	4a1b      	ldr	r2, [pc, #108]	@ (8022c44 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8022bd8:	f023 0304 	bic.w	r3, r3, #4
 8022bdc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8022bde:	4b1a      	ldr	r3, [pc, #104]	@ (8022c48 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8022be0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8022be4:	4a18      	ldr	r2, [pc, #96]	@ (8022c48 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8022be6:	f023 030c 	bic.w	r3, r3, #12
 8022bea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8022bee:	e022      	b.n	8022c36 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022bf0:	4b14      	ldr	r3, [pc, #80]	@ (8022c44 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8022bf2:	681b      	ldr	r3, [r3, #0]
 8022bf4:	4a13      	ldr	r2, [pc, #76]	@ (8022c44 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8022bf6:	f023 0304 	bic.w	r3, r3, #4
 8022bfa:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8022bfc:	4b12      	ldr	r3, [pc, #72]	@ (8022c48 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8022bfe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8022c02:	f023 030c 	bic.w	r3, r3, #12
 8022c06:	4a10      	ldr	r2, [pc, #64]	@ (8022c48 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8022c08:	f043 0304 	orr.w	r3, r3, #4
 8022c0c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8022c10:	e011      	b.n	8022c36 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8022c12:	4b0c      	ldr	r3, [pc, #48]	@ (8022c44 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8022c14:	681b      	ldr	r3, [r3, #0]
 8022c16:	4a0b      	ldr	r2, [pc, #44]	@ (8022c44 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8022c18:	f023 0304 	bic.w	r3, r3, #4
 8022c1c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8022c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8022c48 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8022c20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8022c24:	f023 030c 	bic.w	r3, r3, #12
 8022c28:	4a07      	ldr	r2, [pc, #28]	@ (8022c48 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8022c2a:	f043 0308 	orr.w	r3, r3, #8
 8022c2e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8022c32:	e000      	b.n	8022c36 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8022c34:	bf00      	nop
  }
}
 8022c36:	bf00      	nop
 8022c38:	370c      	adds	r7, #12
 8022c3a:	46bd      	mov	sp, r7
 8022c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022c40:	4770      	bx	lr
 8022c42:	bf00      	nop
 8022c44:	e000e010 	.word	0xe000e010
 8022c48:	44020c00 	.word	0x44020c00

08022c4c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8022c4c:	b480      	push	{r7}
 8022c4e:	b083      	sub	sp, #12
 8022c50:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8022c52:	4b17      	ldr	r3, [pc, #92]	@ (8022cb0 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8022c54:	681b      	ldr	r3, [r3, #0]
 8022c56:	f003 0304 	and.w	r3, r3, #4
 8022c5a:	2b00      	cmp	r3, #0
 8022c5c:	d002      	beq.n	8022c64 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8022c5e:	2304      	movs	r3, #4
 8022c60:	607b      	str	r3, [r7, #4]
 8022c62:	e01e      	b.n	8022ca2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8022c64:	4b13      	ldr	r3, [pc, #76]	@ (8022cb4 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8022c66:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8022c6a:	f003 030c 	and.w	r3, r3, #12
 8022c6e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8022c70:	683b      	ldr	r3, [r7, #0]
 8022c72:	2b08      	cmp	r3, #8
 8022c74:	d00f      	beq.n	8022c96 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8022c76:	683b      	ldr	r3, [r7, #0]
 8022c78:	2b08      	cmp	r3, #8
 8022c7a:	d80f      	bhi.n	8022c9c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8022c7c:	683b      	ldr	r3, [r7, #0]
 8022c7e:	2b00      	cmp	r3, #0
 8022c80:	d003      	beq.n	8022c8a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8022c82:	683b      	ldr	r3, [r7, #0]
 8022c84:	2b04      	cmp	r3, #4
 8022c86:	d003      	beq.n	8022c90 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8022c88:	e008      	b.n	8022c9c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8022c8a:	2300      	movs	r3, #0
 8022c8c:	607b      	str	r3, [r7, #4]
        break;
 8022c8e:	e008      	b.n	8022ca2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8022c90:	2301      	movs	r3, #1
 8022c92:	607b      	str	r3, [r7, #4]
        break;
 8022c94:	e005      	b.n	8022ca2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8022c96:	2302      	movs	r3, #2
 8022c98:	607b      	str	r3, [r7, #4]
        break;
 8022c9a:	e002      	b.n	8022ca2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8022c9c:	2300      	movs	r3, #0
 8022c9e:	607b      	str	r3, [r7, #4]
        break;
 8022ca0:	bf00      	nop
    }
  }
  return systick_source;
 8022ca2:	687b      	ldr	r3, [r7, #4]
}
 8022ca4:	4618      	mov	r0, r3
 8022ca6:	370c      	adds	r7, #12
 8022ca8:	46bd      	mov	sp, r7
 8022caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022cae:	4770      	bx	lr
 8022cb0:	e000e010 	.word	0xe000e010
 8022cb4:	44020c00 	.word	0x44020c00

08022cb8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8022cb8:	b480      	push	{r7}
 8022cba:	b083      	sub	sp, #12
 8022cbc:	af00      	add	r7, sp, #0
 8022cbe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
 8022cc0:	f3bf 8f5f 	dmb	sy
}
 8022cc4:	bf00      	nop
  __DMB(); /* Data Memory Barrier operation to force any outstanding writes to memory before enabling the MPU */

  /* Enable the MPU */
  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8022cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8022cf4 <HAL_MPU_Enable+0x3c>)
 8022cc8:	687b      	ldr	r3, [r7, #4]
 8022cca:	f043 0301 	orr.w	r3, r3, #1
 8022cce:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8022cd0:	4b09      	ldr	r3, [pc, #36]	@ (8022cf8 <HAL_MPU_Enable+0x40>)
 8022cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8022cd4:	4a08      	ldr	r2, [pc, #32]	@ (8022cf8 <HAL_MPU_Enable+0x40>)
 8022cd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8022cda:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8022cdc:	f3bf 8f4f 	dsb	sy
}
 8022ce0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8022ce2:	f3bf 8f6f 	isb	sy
}
 8022ce6:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
 8022ce8:	bf00      	nop
 8022cea:	370c      	adds	r7, #12
 8022cec:	46bd      	mov	sp, r7
 8022cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022cf2:	4770      	bx	lr
 8022cf4:	e000ed90 	.word	0xe000ed90
 8022cf8:	e000ed00 	.word	0xe000ed00

08022cfc <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8022cfc:	b480      	push	{r7}
 8022cfe:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8022d00:	f3bf 8f5f 	dmb	sy
}
 8022d04:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8022d06:	4b0b      	ldr	r3, [pc, #44]	@ (8022d34 <HAL_MPU_Disable+0x38>)
 8022d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8022d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8022d34 <HAL_MPU_Disable+0x38>)
 8022d0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8022d10:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU */
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 8022d12:	4b09      	ldr	r3, [pc, #36]	@ (8022d38 <HAL_MPU_Disable+0x3c>)
 8022d14:	685b      	ldr	r3, [r3, #4]
 8022d16:	4a08      	ldr	r2, [pc, #32]	@ (8022d38 <HAL_MPU_Disable+0x3c>)
 8022d18:	f023 0301 	bic.w	r3, r3, #1
 8022d1c:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8022d1e:	f3bf 8f4f 	dsb	sy
}
 8022d22:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8022d24:	f3bf 8f6f 	isb	sy
}
 8022d28:	bf00      	nop

  /* Follow ARM recommendation with */
  /* Data Synchronization and Instruction Synchronization Barriers to ensure MPU configuration */
  __DSB(); /* Ensure that the subsequent instruction is executed only after the write to memory */
  __ISB(); /* Flush and refill pipeline with updated MPU configuration settings */
}
 8022d2a:	bf00      	nop
 8022d2c:	46bd      	mov	sp, r7
 8022d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022d32:	4770      	bx	lr
 8022d34:	e000ed00 	.word	0xe000ed00
 8022d38:	e000ed90 	.word	0xe000ed90

08022d3c <HAL_MPU_ConfigRegion>:
  * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *const pMPU_RegionInit)
{
 8022d3c:	b580      	push	{r7, lr}
 8022d3e:	b082      	sub	sp, #8
 8022d40:	af00      	add	r7, sp, #0
 8022d42:	6078      	str	r0, [r7, #4]
  MPU_ConfigRegion(MPU, pMPU_RegionInit);
 8022d44:	6879      	ldr	r1, [r7, #4]
 8022d46:	4803      	ldr	r0, [pc, #12]	@ (8022d54 <HAL_MPU_ConfigRegion+0x18>)
 8022d48:	f000 f814 	bl	8022d74 <MPU_ConfigRegion>
}
 8022d4c:	bf00      	nop
 8022d4e:	3708      	adds	r7, #8
 8022d50:	46bd      	mov	sp, r7
 8022d52:	bd80      	pop	{r7, pc}
 8022d54:	e000ed90 	.word	0xe000ed90

08022d58 <HAL_MPU_ConfigMemoryAttributes>:
  * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
{
 8022d58:	b580      	push	{r7, lr}
 8022d5a:	b082      	sub	sp, #8
 8022d5c:	af00      	add	r7, sp, #0
 8022d5e:	6078      	str	r0, [r7, #4]
  MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 8022d60:	6879      	ldr	r1, [r7, #4]
 8022d62:	4803      	ldr	r0, [pc, #12]	@ (8022d70 <HAL_MPU_ConfigMemoryAttributes+0x18>)
 8022d64:	f000 f83d 	bl	8022de2 <MPU_ConfigMemoryAttributes>
}
 8022d68:	bf00      	nop
 8022d6a:	3708      	adds	r7, #8
 8022d6c:	46bd      	mov	sp, r7
 8022d6e:	bd80      	pop	{r7, pc}
 8022d70:	e000ed90 	.word	0xe000ed90

08022d74 <MPU_ConfigRegion>:
  * @param  pMPU_RegionInit: Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *const pMPU_RegionInit)
{
 8022d74:	b480      	push	{r7}
 8022d76:	b083      	sub	sp, #12
 8022d78:	af00      	add	r7, sp, #0
 8022d7a:	6078      	str	r0, [r7, #4]
 8022d7c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 8022d7e:	f3bf 8f5f 	dmb	sy
}
 8022d82:	bf00      	nop

  /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
  __DMB();

  /* Set the Region number */
  MPUx->RNR = pMPU_RegionInit->Number;
 8022d84:	683b      	ldr	r3, [r7, #0]
 8022d86:	785b      	ldrb	r3, [r3, #1]
 8022d88:	461a      	mov	r2, r3
 8022d8a:	687b      	ldr	r3, [r7, #4]
 8022d8c:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
 8022d8e:	687b      	ldr	r3, [r7, #4]
 8022d90:	691b      	ldr	r3, [r3, #16]
 8022d92:	f023 0201 	bic.w	r2, r3, #1
 8022d96:	687b      	ldr	r3, [r7, #4]
 8022d98:	611a      	str	r2, [r3, #16]

  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
 8022d9a:	683b      	ldr	r3, [r7, #0]
 8022d9c:	685b      	ldr	r3, [r3, #4]
 8022d9e:	f023 021f 	bic.w	r2, r3, #31
                ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 8022da2:	683b      	ldr	r3, [r7, #0]
 8022da4:	7bdb      	ldrb	r3, [r3, #15]
 8022da6:	00db      	lsls	r3, r3, #3
  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
 8022da8:	431a      	orrs	r2, r3
                ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
 8022daa:	683b      	ldr	r3, [r7, #0]
 8022dac:	7b5b      	ldrb	r3, [r3, #13]
 8022dae:	005b      	lsls	r3, r3, #1
                ((uint32_t)pMPU_RegionInit->IsShareable           << MPU_RBAR_SH_Pos)  |
 8022db0:	4313      	orrs	r3, r2
                ((uint32_t)pMPU_RegionInit->DisableExec           << MPU_RBAR_XN_Pos));
 8022db2:	683a      	ldr	r2, [r7, #0]
 8022db4:	7b92      	ldrb	r2, [r2, #14]
                ((uint32_t)pMPU_RegionInit->AccessPermission      << MPU_RBAR_AP_Pos)  |
 8022db6:	431a      	orrs	r2, r3
  MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress               & 0xFFFFFFE0UL)  |
 8022db8:	687b      	ldr	r3, [r7, #4]
 8022dba:	60da      	str	r2, [r3, #12]

  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
 8022dbc:	683b      	ldr	r3, [r7, #0]
 8022dbe:	689b      	ldr	r3, [r3, #8]
 8022dc0:	f023 021f 	bic.w	r2, r3, #31
                ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 8022dc4:	683b      	ldr	r3, [r7, #0]
 8022dc6:	7b1b      	ldrb	r3, [r3, #12]
 8022dc8:	005b      	lsls	r3, r3, #1
  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
 8022dca:	4313      	orrs	r3, r2
                ((uint32_t)pMPU_RegionInit->Enable                << MPU_RLAR_EN_Pos));
 8022dcc:	683a      	ldr	r2, [r7, #0]
 8022dce:	7812      	ldrb	r2, [r2, #0]
                ((uint32_t)pMPU_RegionInit->AttributesIndex       << MPU_RLAR_AttrIndx_Pos) |
 8022dd0:	431a      	orrs	r2, r3
  MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress                    & 0xFFFFFFE0UL) |
 8022dd2:	687b      	ldr	r3, [r7, #4]
 8022dd4:	611a      	str	r2, [r3, #16]
}
 8022dd6:	bf00      	nop
 8022dd8:	370c      	adds	r7, #12
 8022dda:	46bd      	mov	sp, r7
 8022ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022de0:	4770      	bx	lr

08022de2 <MPU_ConfigMemoryAttributes>:
  * @param  pMPU_AttributesInit: Pointer to a MPU_Attributes_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *const pMPU_AttributesInit)
{
 8022de2:	b480      	push	{r7}
 8022de4:	b087      	sub	sp, #28
 8022de6:	af00      	add	r7, sp, #0
 8022de8:	6078      	str	r0, [r7, #4]
 8022dea:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 8022dec:	f3bf 8f5f 	dmb	sy
}
 8022df0:	bf00      	nop
  /* No need to check Attributes value as all 0x0..0xFF possible */

  /* Follow ARM recommendation with Data Memory Barrier prior to MPUx configuration */
  __DMB();

  if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 8022df2:	683b      	ldr	r3, [r7, #0]
 8022df4:	781b      	ldrb	r3, [r3, #0]
 8022df6:	2b03      	cmp	r3, #3
 8022df8:	d806      	bhi.n	8022e08 <MPU_ConfigMemoryAttributes+0x26>
  {
    /* Program MPU_MAIR0 */
    p_mair = &(MPUx->MAIR0);
 8022dfa:	687b      	ldr	r3, [r7, #4]
 8022dfc:	3330      	adds	r3, #48	@ 0x30
 8022dfe:	617b      	str	r3, [r7, #20]
    attr_number = pMPU_AttributesInit->Number;
 8022e00:	683b      	ldr	r3, [r7, #0]
 8022e02:	781b      	ldrb	r3, [r3, #0]
 8022e04:	613b      	str	r3, [r7, #16]
 8022e06:	e006      	b.n	8022e16 <MPU_ConfigMemoryAttributes+0x34>
  }
  else
  {
    /* Program MPU_MAIR1 */
    p_mair = &(MPUx->MAIR1);
 8022e08:	687b      	ldr	r3, [r7, #4]
 8022e0a:	3334      	adds	r3, #52	@ 0x34
 8022e0c:	617b      	str	r3, [r7, #20]
    attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 8022e0e:	683b      	ldr	r3, [r7, #0]
 8022e10:	781b      	ldrb	r3, [r3, #0]
 8022e12:	3b04      	subs	r3, #4
 8022e14:	613b      	str	r3, [r7, #16]
  }

  attr_values = *(p_mair);
 8022e16:	697b      	ldr	r3, [r7, #20]
 8022e18:	681b      	ldr	r3, [r3, #0]
 8022e1a:	60fb      	str	r3, [r7, #12]
  attr_values &=  ~(0xFFUL << (attr_number * 8U));
 8022e1c:	693b      	ldr	r3, [r7, #16]
 8022e1e:	00db      	lsls	r3, r3, #3
 8022e20:	22ff      	movs	r2, #255	@ 0xff
 8022e22:	fa02 f303 	lsl.w	r3, r2, r3
 8022e26:	43db      	mvns	r3, r3
 8022e28:	68fa      	ldr	r2, [r7, #12]
 8022e2a:	4013      	ands	r3, r2
 8022e2c:	60fb      	str	r3, [r7, #12]
  *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
 8022e2e:	683b      	ldr	r3, [r7, #0]
 8022e30:	785b      	ldrb	r3, [r3, #1]
 8022e32:	461a      	mov	r2, r3
 8022e34:	693b      	ldr	r3, [r7, #16]
 8022e36:	00db      	lsls	r3, r3, #3
 8022e38:	409a      	lsls	r2, r3
 8022e3a:	68fb      	ldr	r3, [r7, #12]
 8022e3c:	431a      	orrs	r2, r3
 8022e3e:	697b      	ldr	r3, [r7, #20]
 8022e40:	601a      	str	r2, [r3, #0]
}
 8022e42:	bf00      	nop
 8022e44:	371c      	adds	r7, #28
 8022e46:	46bd      	mov	sp, r7
 8022e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022e4c:	4770      	bx	lr
	...

08022e50 <HAL_DCACHE_Init>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHE.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)
{
 8022e50:	b580      	push	{r7, lr}
 8022e52:	b084      	sub	sp, #16
 8022e54:	af00      	add	r7, sp, #0
 8022e56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the DCACHE handle allocation */
  if (hdcache == NULL)
 8022e58:	687b      	ldr	r3, [r7, #4]
 8022e5a:	2b00      	cmp	r3, #0
 8022e5c:	d101      	bne.n	8022e62 <HAL_DCACHE_Init+0x12>
  {
    return HAL_ERROR;
 8022e5e:	2301      	movs	r3, #1
 8022e60:	e037      	b.n	8022ed2 <HAL_DCACHE_Init+0x82>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));
  assert_param(IS_DCACHE_READ_BURST_TYPE(hdcache->Init.ReadBurstType));

  if (hdcache->State == HAL_DCACHE_STATE_RESET)
 8022e62:	687b      	ldr	r3, [r7, #4]
 8022e64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8022e68:	b2db      	uxtb	r3, r3
 8022e6a:	2b00      	cmp	r3, #0
 8022e6c:	d119      	bne.n	8022ea2 <HAL_DCACHE_Init+0x52>
  {
    /* Init the DCACHE Callback settings with legacy weak */
    hdcache->ErrorCallback                      = HAL_DCACHE_ErrorCallback;
 8022e6e:	687b      	ldr	r3, [r7, #4]
 8022e70:	4a1a      	ldr	r2, [pc, #104]	@ (8022edc <HAL_DCACHE_Init+0x8c>)
 8022e72:	609a      	str	r2, [r3, #8]
    hdcache->CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;
 8022e74:	687b      	ldr	r3, [r7, #4]
 8022e76:	4a1a      	ldr	r2, [pc, #104]	@ (8022ee0 <HAL_DCACHE_Init+0x90>)
 8022e78:	60da      	str	r2, [r3, #12]
    hdcache->InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;
 8022e7a:	687b      	ldr	r3, [r7, #4]
 8022e7c:	4a19      	ldr	r2, [pc, #100]	@ (8022ee4 <HAL_DCACHE_Init+0x94>)
 8022e7e:	611a      	str	r2, [r3, #16]
    hdcache->InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;
 8022e80:	687b      	ldr	r3, [r7, #4]
 8022e82:	4a19      	ldr	r2, [pc, #100]	@ (8022ee8 <HAL_DCACHE_Init+0x98>)
 8022e84:	615a      	str	r2, [r3, #20]
    hdcache->CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;
 8022e86:	687b      	ldr	r3, [r7, #4]
 8022e88:	4a18      	ldr	r2, [pc, #96]	@ (8022eec <HAL_DCACHE_Init+0x9c>)
 8022e8a:	619a      	str	r2, [r3, #24]

    if (hdcache->MspInitCallback == NULL)
 8022e8c:	687b      	ldr	r3, [r7, #4]
 8022e8e:	69db      	ldr	r3, [r3, #28]
 8022e90:	2b00      	cmp	r3, #0
 8022e92:	d102      	bne.n	8022e9a <HAL_DCACHE_Init+0x4a>
    {
      hdcache->MspInitCallback = HAL_DCACHE_MspInit;
 8022e94:	687b      	ldr	r3, [r7, #4]
 8022e96:	4a16      	ldr	r2, [pc, #88]	@ (8022ef0 <HAL_DCACHE_Init+0xa0>)
 8022e98:	61da      	str	r2, [r3, #28]
    }

    /* Init the low level hardware */
    hdcache->MspInitCallback(hdcache);
 8022e9a:	687b      	ldr	r3, [r7, #4]
 8022e9c:	69db      	ldr	r3, [r3, #28]
 8022e9e:	6878      	ldr	r0, [r7, #4]
 8022ea0:	4798      	blx	r3
  }

  /* Init the error code */
  hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8022ea2:	687b      	ldr	r3, [r7, #4]
 8022ea4:	2200      	movs	r2, #0
 8022ea6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Init the DCACHE handle state */
  hdcache->State = HAL_DCACHE_STATE_READY;
 8022ea8:	687b      	ldr	r3, [r7, #4]
 8022eaa:	2201      	movs	r2, #1
 8022eac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  /* Set requested read burst type */
  MODIFY_REG(hdcache->Instance->CR, DCACHE_CR_HBURST, hdcache->Init.ReadBurstType);
 8022eb0:	687b      	ldr	r3, [r7, #4]
 8022eb2:	681b      	ldr	r3, [r3, #0]
 8022eb4:	681b      	ldr	r3, [r3, #0]
 8022eb6:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8022eba:	687b      	ldr	r3, [r7, #4]
 8022ebc:	685a      	ldr	r2, [r3, #4]
 8022ebe:	687b      	ldr	r3, [r7, #4]
 8022ec0:	681b      	ldr	r3, [r3, #0]
 8022ec2:	430a      	orrs	r2, r1
 8022ec4:	601a      	str	r2, [r3, #0]

  /* Enable the selected DCACHE peripheral */
  status = HAL_DCACHE_Enable(hdcache);
 8022ec6:	6878      	ldr	r0, [r7, #4]
 8022ec8:	f000 f814 	bl	8022ef4 <HAL_DCACHE_Enable>
 8022ecc:	4603      	mov	r3, r0
 8022ece:	73fb      	strb	r3, [r7, #15]

  return status;
 8022ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8022ed2:	4618      	mov	r0, r3
 8022ed4:	3710      	adds	r7, #16
 8022ed6:	46bd      	mov	sp, r7
 8022ed8:	bd80      	pop	{r7, pc}
 8022eda:	bf00      	nop
 8022edc:	08022f93 	.word	0x08022f93
 8022ee0:	08022f43 	.word	0x08022f43
 8022ee4:	08022f57 	.word	0x08022f57
 8022ee8:	08022f7f 	.word	0x08022f7f
 8022eec:	08022f6b 	.word	0x08022f6b
 8022ef0:	08021219 	.word	0x08021219

08022ef4 <HAL_DCACHE_Enable>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)
{
 8022ef4:	b480      	push	{r7}
 8022ef6:	b085      	sub	sp, #20
 8022ef8:	af00      	add	r7, sp, #0
 8022efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8022efc:	2300      	movs	r3, #0
 8022efe:	73fb      	strb	r3, [r7, #15]

  /* Check the dcache handle allocation */
  if (hdcache == NULL)
 8022f00:	687b      	ldr	r3, [r7, #4]
 8022f02:	2b00      	cmp	r3, #0
 8022f04:	d101      	bne.n	8022f0a <HAL_DCACHE_Enable+0x16>
  {
    return HAL_ERROR;
 8022f06:	2301      	movs	r3, #1
 8022f08:	e015      	b.n	8022f36 <HAL_DCACHE_Enable+0x42>

  /* Check the parameters */
  assert_param(IS_DCACHE_ALL_INSTANCE(hdcache->Instance));

  /* Check no ongoing operation */
  if (READ_BIT(hdcache->Instance->SR, (DCACHE_SR_BUSYF | DCACHE_SR_BUSYCMDF)) != 0U)
 8022f0a:	687b      	ldr	r3, [r7, #4]
 8022f0c:	681b      	ldr	r3, [r3, #0]
 8022f0e:	685b      	ldr	r3, [r3, #4]
 8022f10:	f003 0309 	and.w	r3, r3, #9
 8022f14:	2b00      	cmp	r3, #0
 8022f16:	d002      	beq.n	8022f1e <HAL_DCACHE_Enable+0x2a>
  {
    /* Return busy status */
    status =  HAL_BUSY;
 8022f18:	2302      	movs	r3, #2
 8022f1a:	73fb      	strb	r3, [r7, #15]
 8022f1c:	e00a      	b.n	8022f34 <HAL_DCACHE_Enable+0x40>
  }
  else
  {
    /* Update the error code */
    hdcache->ErrorCode = HAL_DCACHE_ERROR_NONE;
 8022f1e:	687b      	ldr	r3, [r7, #4]
 8022f20:	2200      	movs	r2, #0
 8022f22:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Enable the selected DCACHE peripheral */
    SET_BIT(hdcache->Instance->CR, DCACHE_CR_EN);
 8022f24:	687b      	ldr	r3, [r7, #4]
 8022f26:	681b      	ldr	r3, [r3, #0]
 8022f28:	681a      	ldr	r2, [r3, #0]
 8022f2a:	687b      	ldr	r3, [r7, #4]
 8022f2c:	681b      	ldr	r3, [r3, #0]
 8022f2e:	f042 0201 	orr.w	r2, r2, #1
 8022f32:	601a      	str	r2, [r3, #0]
  }

  return status;
 8022f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8022f36:	4618      	mov	r0, r3
 8022f38:	3714      	adds	r7, #20
 8022f3a:	46bd      	mov	sp, r7
 8022f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f40:	4770      	bx	lr

08022f42 <HAL_DCACHE_CleanByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8022f42:	b480      	push	{r7}
 8022f44:	b083      	sub	sp, #12
 8022f46:	af00      	add	r7, sp, #0
 8022f48:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file
   */
}
 8022f4a:	bf00      	nop
 8022f4c:	370c      	adds	r7, #12
 8022f4e:	46bd      	mov	sp, r7
 8022f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f54:	4770      	bx	lr

08022f56 <HAL_DCACHE_InvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8022f56:	b480      	push	{r7}
 8022f58:	b083      	sub	sp, #12
 8022f5a:	af00      	add	r7, sp, #0
 8022f5c:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file
   */
}
 8022f5e:	bf00      	nop
 8022f60:	370c      	adds	r7, #12
 8022f62:	46bd      	mov	sp, r7
 8022f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f68:	4770      	bx	lr

08022f6a <HAL_DCACHE_CleanAndInvalidateByAddrCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)
{
 8022f6a:	b480      	push	{r7}
 8022f6c:	b083      	sub	sp, #12
 8022f6e:	af00      	add	r7, sp, #0
 8022f70:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file
   */
}
 8022f72:	bf00      	nop
 8022f74:	370c      	adds	r7, #12
 8022f76:	46bd      	mov	sp, r7
 8022f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f7c:	4770      	bx	lr

08022f7e <HAL_DCACHE_InvalidateCompleteCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)
{
 8022f7e:	b480      	push	{r7}
 8022f80:	b083      	sub	sp, #12
 8022f82:	af00      	add	r7, sp, #0
 8022f84:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 8022f86:	bf00      	nop
 8022f88:	370c      	adds	r7, #12
 8022f8a:	46bd      	mov	sp, r7
 8022f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f90:	4770      	bx	lr

08022f92 <HAL_DCACHE_ErrorCallback>:
  * @param  hdcache Pointer to a DCACHE_HandleTypeDef structure that contains
  *                 the configuration information for the specified DCACHEx peripheral.
  * @retval None
  */
__weak void HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)
{
 8022f92:	b480      	push	{r7}
 8022f94:	b083      	sub	sp, #12
 8022f96:	af00      	add	r7, sp, #0
 8022f98:	6078      	str	r0, [r7, #4]
  UNUSED(hdcache);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DCACHE_ErrorCallback() should be implemented in the user file
   */
}
 8022f9a:	bf00      	nop
 8022f9c:	370c      	adds	r7, #12
 8022f9e:	46bd      	mov	sp, r7
 8022fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022fa4:	4770      	bx	lr

08022fa6 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8022fa6:	b580      	push	{r7, lr}
 8022fa8:	b084      	sub	sp, #16
 8022faa:	af00      	add	r7, sp, #0
 8022fac:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8022fae:	f7ff fcc3 	bl	8022938 <HAL_GetTick>
 8022fb2:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8022fb4:	687b      	ldr	r3, [r7, #4]
 8022fb6:	2b00      	cmp	r3, #0
 8022fb8:	d101      	bne.n	8022fbe <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8022fba:	2301      	movs	r3, #1
 8022fbc:	e06b      	b.n	8023096 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8022fbe:	687b      	ldr	r3, [r7, #4]
 8022fc0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8022fc4:	b2db      	uxtb	r3, r3
 8022fc6:	2b02      	cmp	r3, #2
 8022fc8:	d008      	beq.n	8022fdc <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8022fca:	687b      	ldr	r3, [r7, #4]
 8022fcc:	2220      	movs	r2, #32
 8022fce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8022fd0:	687b      	ldr	r3, [r7, #4]
 8022fd2:	2200      	movs	r2, #0
 8022fd4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8022fd8:	2301      	movs	r3, #1
 8022fda:	e05c      	b.n	8023096 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8022fdc:	687b      	ldr	r3, [r7, #4]
 8022fde:	681b      	ldr	r3, [r3, #0]
 8022fe0:	695a      	ldr	r2, [r3, #20]
 8022fe2:	687b      	ldr	r3, [r7, #4]
 8022fe4:	681b      	ldr	r3, [r3, #0]
 8022fe6:	f042 0204 	orr.w	r2, r2, #4
 8022fea:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8022fec:	687b      	ldr	r3, [r7, #4]
 8022fee:	2205      	movs	r2, #5
 8022ff0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8022ff4:	e020      	b.n	8023038 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8022ff6:	f7ff fc9f 	bl	8022938 <HAL_GetTick>
 8022ffa:	4602      	mov	r2, r0
 8022ffc:	68fb      	ldr	r3, [r7, #12]
 8022ffe:	1ad3      	subs	r3, r2, r3
 8023000:	2b05      	cmp	r3, #5
 8023002:	d919      	bls.n	8023038 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8023004:	687b      	ldr	r3, [r7, #4]
 8023006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8023008:	f043 0210 	orr.w	r2, r3, #16
 802300c:	687b      	ldr	r3, [r7, #4]
 802300e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8023010:	687b      	ldr	r3, [r7, #4]
 8023012:	2203      	movs	r2, #3
 8023014:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023018:	687b      	ldr	r3, [r7, #4]
 802301a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802301c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8023020:	2b00      	cmp	r3, #0
 8023022:	d003      	beq.n	802302c <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8023024:	687b      	ldr	r3, [r7, #4]
 8023026:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8023028:	2201      	movs	r2, #1
 802302a:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 802302c:	687b      	ldr	r3, [r7, #4]
 802302e:	2200      	movs	r2, #0
 8023030:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8023034:	2301      	movs	r3, #1
 8023036:	e02e      	b.n	8023096 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8023038:	687b      	ldr	r3, [r7, #4]
 802303a:	681b      	ldr	r3, [r3, #0]
 802303c:	691b      	ldr	r3, [r3, #16]
 802303e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8023042:	2b00      	cmp	r3, #0
 8023044:	d0d7      	beq.n	8022ff6 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8023046:	687b      	ldr	r3, [r7, #4]
 8023048:	681b      	ldr	r3, [r3, #0]
 802304a:	695a      	ldr	r2, [r3, #20]
 802304c:	687b      	ldr	r3, [r7, #4]
 802304e:	681b      	ldr	r3, [r3, #0]
 8023050:	f042 0202 	orr.w	r2, r2, #2
 8023054:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8023056:	687b      	ldr	r3, [r7, #4]
 8023058:	2204      	movs	r2, #4
 802305a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 802305e:	687b      	ldr	r3, [r7, #4]
 8023060:	681b      	ldr	r3, [r3, #0]
 8023062:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8023066:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8023068:	687b      	ldr	r3, [r7, #4]
 802306a:	2201      	movs	r2, #1
 802306c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8023070:	687b      	ldr	r3, [r7, #4]
 8023072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8023074:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8023078:	2b00      	cmp	r3, #0
 802307a:	d007      	beq.n	802308c <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 802307c:	687b      	ldr	r3, [r7, #4]
 802307e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8023080:	2201      	movs	r2, #1
 8023082:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8023084:	687b      	ldr	r3, [r7, #4]
 8023086:	681b      	ldr	r3, [r3, #0]
 8023088:	2200      	movs	r2, #0
 802308a:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 802308c:	687b      	ldr	r3, [r7, #4]
 802308e:	2200      	movs	r2, #0
 8023090:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8023094:	2300      	movs	r3, #0
}
 8023096:	4618      	mov	r0, r3
 8023098:	3710      	adds	r7, #16
 802309a:	46bd      	mov	sp, r7
 802309c:	bd80      	pop	{r7, pc}

0802309e <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 802309e:	b480      	push	{r7}
 80230a0:	b083      	sub	sp, #12
 80230a2:	af00      	add	r7, sp, #0
 80230a4:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80230a6:	687b      	ldr	r3, [r7, #4]
 80230a8:	2b00      	cmp	r3, #0
 80230aa:	d101      	bne.n	80230b0 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80230ac:	2301      	movs	r3, #1
 80230ae:	e019      	b.n	80230e4 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80230b0:	687b      	ldr	r3, [r7, #4]
 80230b2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80230b6:	b2db      	uxtb	r3, r3
 80230b8:	2b02      	cmp	r3, #2
 80230ba:	d004      	beq.n	80230c6 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80230bc:	687b      	ldr	r3, [r7, #4]
 80230be:	2220      	movs	r2, #32
 80230c0:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80230c2:	2301      	movs	r3, #1
 80230c4:	e00e      	b.n	80230e4 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80230c6:	687b      	ldr	r3, [r7, #4]
 80230c8:	2204      	movs	r2, #4
 80230ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80230ce:	687b      	ldr	r3, [r7, #4]
 80230d0:	681b      	ldr	r3, [r3, #0]
 80230d2:	695b      	ldr	r3, [r3, #20]
 80230d4:	687a      	ldr	r2, [r7, #4]
 80230d6:	6812      	ldr	r2, [r2, #0]
 80230d8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80230dc:	f043 0304 	orr.w	r3, r3, #4
 80230e0:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 80230e2:	2300      	movs	r3, #0
}
 80230e4:	4618      	mov	r0, r3
 80230e6:	370c      	adds	r7, #12
 80230e8:	46bd      	mov	sp, r7
 80230ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80230ee:	4770      	bx	lr

080230f0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80230f0:	b480      	push	{r7}
 80230f2:	b087      	sub	sp, #28
 80230f4:	af00      	add	r7, sp, #0
 80230f6:	6078      	str	r0, [r7, #4]
 80230f8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80230fa:	2300      	movs	r3, #0
 80230fc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80230fe:	e136      	b.n	802336e <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8023100:	683b      	ldr	r3, [r7, #0]
 8023102:	681a      	ldr	r2, [r3, #0]
 8023104:	2101      	movs	r1, #1
 8023106:	693b      	ldr	r3, [r7, #16]
 8023108:	fa01 f303 	lsl.w	r3, r1, r3
 802310c:	4013      	ands	r3, r2
 802310e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8023110:	68fb      	ldr	r3, [r7, #12]
 8023112:	2b00      	cmp	r3, #0
 8023114:	f000 8128 	beq.w	8023368 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8023118:	683b      	ldr	r3, [r7, #0]
 802311a:	685b      	ldr	r3, [r3, #4]
 802311c:	2b02      	cmp	r3, #2
 802311e:	d003      	beq.n	8023128 <HAL_GPIO_Init+0x38>
 8023120:	683b      	ldr	r3, [r7, #0]
 8023122:	685b      	ldr	r3, [r3, #4]
 8023124:	2b12      	cmp	r3, #18
 8023126:	d125      	bne.n	8023174 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8023128:	693b      	ldr	r3, [r7, #16]
 802312a:	08da      	lsrs	r2, r3, #3
 802312c:	687b      	ldr	r3, [r7, #4]
 802312e:	3208      	adds	r2, #8
 8023130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023134:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8023136:	693b      	ldr	r3, [r7, #16]
 8023138:	f003 0307 	and.w	r3, r3, #7
 802313c:	009b      	lsls	r3, r3, #2
 802313e:	220f      	movs	r2, #15
 8023140:	fa02 f303 	lsl.w	r3, r2, r3
 8023144:	43db      	mvns	r3, r3
 8023146:	697a      	ldr	r2, [r7, #20]
 8023148:	4013      	ands	r3, r2
 802314a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 802314c:	683b      	ldr	r3, [r7, #0]
 802314e:	691b      	ldr	r3, [r3, #16]
 8023150:	f003 020f 	and.w	r2, r3, #15
 8023154:	693b      	ldr	r3, [r7, #16]
 8023156:	f003 0307 	and.w	r3, r3, #7
 802315a:	009b      	lsls	r3, r3, #2
 802315c:	fa02 f303 	lsl.w	r3, r2, r3
 8023160:	697a      	ldr	r2, [r7, #20]
 8023162:	4313      	orrs	r3, r2
 8023164:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8023166:	693b      	ldr	r3, [r7, #16]
 8023168:	08da      	lsrs	r2, r3, #3
 802316a:	687b      	ldr	r3, [r7, #4]
 802316c:	3208      	adds	r2, #8
 802316e:	6979      	ldr	r1, [r7, #20]
 8023170:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8023174:	687b      	ldr	r3, [r7, #4]
 8023176:	681b      	ldr	r3, [r3, #0]
 8023178:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 802317a:	693b      	ldr	r3, [r7, #16]
 802317c:	005b      	lsls	r3, r3, #1
 802317e:	2203      	movs	r2, #3
 8023180:	fa02 f303 	lsl.w	r3, r2, r3
 8023184:	43db      	mvns	r3, r3
 8023186:	697a      	ldr	r2, [r7, #20]
 8023188:	4013      	ands	r3, r2
 802318a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 802318c:	683b      	ldr	r3, [r7, #0]
 802318e:	685b      	ldr	r3, [r3, #4]
 8023190:	f003 0203 	and.w	r2, r3, #3
 8023194:	693b      	ldr	r3, [r7, #16]
 8023196:	005b      	lsls	r3, r3, #1
 8023198:	fa02 f303 	lsl.w	r3, r2, r3
 802319c:	697a      	ldr	r2, [r7, #20]
 802319e:	4313      	orrs	r3, r2
 80231a0:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80231a2:	687b      	ldr	r3, [r7, #4]
 80231a4:	697a      	ldr	r2, [r7, #20]
 80231a6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80231a8:	683b      	ldr	r3, [r7, #0]
 80231aa:	685b      	ldr	r3, [r3, #4]
 80231ac:	2b01      	cmp	r3, #1
 80231ae:	d00b      	beq.n	80231c8 <HAL_GPIO_Init+0xd8>
 80231b0:	683b      	ldr	r3, [r7, #0]
 80231b2:	685b      	ldr	r3, [r3, #4]
 80231b4:	2b02      	cmp	r3, #2
 80231b6:	d007      	beq.n	80231c8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80231b8:	683b      	ldr	r3, [r7, #0]
 80231ba:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80231bc:	2b11      	cmp	r3, #17
 80231be:	d003      	beq.n	80231c8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80231c0:	683b      	ldr	r3, [r7, #0]
 80231c2:	685b      	ldr	r3, [r3, #4]
 80231c4:	2b12      	cmp	r3, #18
 80231c6:	d130      	bne.n	802322a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80231c8:	687b      	ldr	r3, [r7, #4]
 80231ca:	689b      	ldr	r3, [r3, #8]
 80231cc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80231ce:	693b      	ldr	r3, [r7, #16]
 80231d0:	005b      	lsls	r3, r3, #1
 80231d2:	2203      	movs	r2, #3
 80231d4:	fa02 f303 	lsl.w	r3, r2, r3
 80231d8:	43db      	mvns	r3, r3
 80231da:	697a      	ldr	r2, [r7, #20]
 80231dc:	4013      	ands	r3, r2
 80231de:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80231e0:	683b      	ldr	r3, [r7, #0]
 80231e2:	68da      	ldr	r2, [r3, #12]
 80231e4:	693b      	ldr	r3, [r7, #16]
 80231e6:	005b      	lsls	r3, r3, #1
 80231e8:	fa02 f303 	lsl.w	r3, r2, r3
 80231ec:	697a      	ldr	r2, [r7, #20]
 80231ee:	4313      	orrs	r3, r2
 80231f0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80231f2:	687b      	ldr	r3, [r7, #4]
 80231f4:	697a      	ldr	r2, [r7, #20]
 80231f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80231f8:	687b      	ldr	r3, [r7, #4]
 80231fa:	685b      	ldr	r3, [r3, #4]
 80231fc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80231fe:	2201      	movs	r2, #1
 8023200:	693b      	ldr	r3, [r7, #16]
 8023202:	fa02 f303 	lsl.w	r3, r2, r3
 8023206:	43db      	mvns	r3, r3
 8023208:	697a      	ldr	r2, [r7, #20]
 802320a:	4013      	ands	r3, r2
 802320c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 802320e:	683b      	ldr	r3, [r7, #0]
 8023210:	685b      	ldr	r3, [r3, #4]
 8023212:	091b      	lsrs	r3, r3, #4
 8023214:	f003 0201 	and.w	r2, r3, #1
 8023218:	693b      	ldr	r3, [r7, #16]
 802321a:	fa02 f303 	lsl.w	r3, r2, r3
 802321e:	697a      	ldr	r2, [r7, #20]
 8023220:	4313      	orrs	r3, r2
 8023222:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8023224:	687b      	ldr	r3, [r7, #4]
 8023226:	697a      	ldr	r2, [r7, #20]
 8023228:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 802322a:	683b      	ldr	r3, [r7, #0]
 802322c:	685b      	ldr	r3, [r3, #4]
 802322e:	2b03      	cmp	r3, #3
 8023230:	d017      	beq.n	8023262 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8023232:	687b      	ldr	r3, [r7, #4]
 8023234:	68db      	ldr	r3, [r3, #12]
 8023236:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8023238:	693b      	ldr	r3, [r7, #16]
 802323a:	005b      	lsls	r3, r3, #1
 802323c:	2203      	movs	r2, #3
 802323e:	fa02 f303 	lsl.w	r3, r2, r3
 8023242:	43db      	mvns	r3, r3
 8023244:	697a      	ldr	r2, [r7, #20]
 8023246:	4013      	ands	r3, r2
 8023248:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 802324a:	683b      	ldr	r3, [r7, #0]
 802324c:	689a      	ldr	r2, [r3, #8]
 802324e:	693b      	ldr	r3, [r7, #16]
 8023250:	005b      	lsls	r3, r3, #1
 8023252:	fa02 f303 	lsl.w	r3, r2, r3
 8023256:	697a      	ldr	r2, [r7, #20]
 8023258:	4313      	orrs	r3, r2
 802325a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 802325c:	687b      	ldr	r3, [r7, #4]
 802325e:	697a      	ldr	r2, [r7, #20]
 8023260:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8023262:	683b      	ldr	r3, [r7, #0]
 8023264:	685b      	ldr	r3, [r3, #4]
 8023266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802326a:	2b00      	cmp	r3, #0
 802326c:	d07c      	beq.n	8023368 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 802326e:	4a47      	ldr	r2, [pc, #284]	@ (802338c <HAL_GPIO_Init+0x29c>)
 8023270:	693b      	ldr	r3, [r7, #16]
 8023272:	089b      	lsrs	r3, r3, #2
 8023274:	3318      	adds	r3, #24
 8023276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802327a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 802327c:	693b      	ldr	r3, [r7, #16]
 802327e:	f003 0303 	and.w	r3, r3, #3
 8023282:	00db      	lsls	r3, r3, #3
 8023284:	220f      	movs	r2, #15
 8023286:	fa02 f303 	lsl.w	r3, r2, r3
 802328a:	43db      	mvns	r3, r3
 802328c:	697a      	ldr	r2, [r7, #20]
 802328e:	4013      	ands	r3, r2
 8023290:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8023292:	687b      	ldr	r3, [r7, #4]
 8023294:	0a9a      	lsrs	r2, r3, #10
 8023296:	4b3e      	ldr	r3, [pc, #248]	@ (8023390 <HAL_GPIO_Init+0x2a0>)
 8023298:	4013      	ands	r3, r2
 802329a:	693a      	ldr	r2, [r7, #16]
 802329c:	f002 0203 	and.w	r2, r2, #3
 80232a0:	00d2      	lsls	r2, r2, #3
 80232a2:	4093      	lsls	r3, r2
 80232a4:	697a      	ldr	r2, [r7, #20]
 80232a6:	4313      	orrs	r3, r2
 80232a8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80232aa:	4938      	ldr	r1, [pc, #224]	@ (802338c <HAL_GPIO_Init+0x29c>)
 80232ac:	693b      	ldr	r3, [r7, #16]
 80232ae:	089b      	lsrs	r3, r3, #2
 80232b0:	3318      	adds	r3, #24
 80232b2:	697a      	ldr	r2, [r7, #20]
 80232b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80232b8:	4b34      	ldr	r3, [pc, #208]	@ (802338c <HAL_GPIO_Init+0x29c>)
 80232ba:	681b      	ldr	r3, [r3, #0]
 80232bc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80232be:	68fb      	ldr	r3, [r7, #12]
 80232c0:	43db      	mvns	r3, r3
 80232c2:	697a      	ldr	r2, [r7, #20]
 80232c4:	4013      	ands	r3, r2
 80232c6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80232c8:	683b      	ldr	r3, [r7, #0]
 80232ca:	685b      	ldr	r3, [r3, #4]
 80232cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80232d0:	2b00      	cmp	r3, #0
 80232d2:	d003      	beq.n	80232dc <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80232d4:	697a      	ldr	r2, [r7, #20]
 80232d6:	68fb      	ldr	r3, [r7, #12]
 80232d8:	4313      	orrs	r3, r2
 80232da:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80232dc:	4a2b      	ldr	r2, [pc, #172]	@ (802338c <HAL_GPIO_Init+0x29c>)
 80232de:	697b      	ldr	r3, [r7, #20]
 80232e0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80232e2:	4b2a      	ldr	r3, [pc, #168]	@ (802338c <HAL_GPIO_Init+0x29c>)
 80232e4:	685b      	ldr	r3, [r3, #4]
 80232e6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80232e8:	68fb      	ldr	r3, [r7, #12]
 80232ea:	43db      	mvns	r3, r3
 80232ec:	697a      	ldr	r2, [r7, #20]
 80232ee:	4013      	ands	r3, r2
 80232f0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80232f2:	683b      	ldr	r3, [r7, #0]
 80232f4:	685b      	ldr	r3, [r3, #4]
 80232f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80232fa:	2b00      	cmp	r3, #0
 80232fc:	d003      	beq.n	8023306 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80232fe:	697a      	ldr	r2, [r7, #20]
 8023300:	68fb      	ldr	r3, [r7, #12]
 8023302:	4313      	orrs	r3, r2
 8023304:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8023306:	4a21      	ldr	r2, [pc, #132]	@ (802338c <HAL_GPIO_Init+0x29c>)
 8023308:	697b      	ldr	r3, [r7, #20]
 802330a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 802330c:	4b1f      	ldr	r3, [pc, #124]	@ (802338c <HAL_GPIO_Init+0x29c>)
 802330e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8023312:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8023314:	68fb      	ldr	r3, [r7, #12]
 8023316:	43db      	mvns	r3, r3
 8023318:	697a      	ldr	r2, [r7, #20]
 802331a:	4013      	ands	r3, r2
 802331c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 802331e:	683b      	ldr	r3, [r7, #0]
 8023320:	685b      	ldr	r3, [r3, #4]
 8023322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8023326:	2b00      	cmp	r3, #0
 8023328:	d003      	beq.n	8023332 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 802332a:	697a      	ldr	r2, [r7, #20]
 802332c:	68fb      	ldr	r3, [r7, #12]
 802332e:	4313      	orrs	r3, r2
 8023330:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8023332:	4a16      	ldr	r2, [pc, #88]	@ (802338c <HAL_GPIO_Init+0x29c>)
 8023334:	697b      	ldr	r3, [r7, #20]
 8023336:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 802333a:	4b14      	ldr	r3, [pc, #80]	@ (802338c <HAL_GPIO_Init+0x29c>)
 802333c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8023340:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8023342:	68fb      	ldr	r3, [r7, #12]
 8023344:	43db      	mvns	r3, r3
 8023346:	697a      	ldr	r2, [r7, #20]
 8023348:	4013      	ands	r3, r2
 802334a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 802334c:	683b      	ldr	r3, [r7, #0]
 802334e:	685b      	ldr	r3, [r3, #4]
 8023350:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8023354:	2b00      	cmp	r3, #0
 8023356:	d003      	beq.n	8023360 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8023358:	697a      	ldr	r2, [r7, #20]
 802335a:	68fb      	ldr	r3, [r7, #12]
 802335c:	4313      	orrs	r3, r2
 802335e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8023360:	4a0a      	ldr	r2, [pc, #40]	@ (802338c <HAL_GPIO_Init+0x29c>)
 8023362:	697b      	ldr	r3, [r7, #20]
 8023364:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8023368:	693b      	ldr	r3, [r7, #16]
 802336a:	3301      	adds	r3, #1
 802336c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 802336e:	683b      	ldr	r3, [r7, #0]
 8023370:	681a      	ldr	r2, [r3, #0]
 8023372:	693b      	ldr	r3, [r7, #16]
 8023374:	fa22 f303 	lsr.w	r3, r2, r3
 8023378:	2b00      	cmp	r3, #0
 802337a:	f47f aec1 	bne.w	8023100 <HAL_GPIO_Init+0x10>
  }
}
 802337e:	bf00      	nop
 8023380:	bf00      	nop
 8023382:	371c      	adds	r7, #28
 8023384:	46bd      	mov	sp, r7
 8023386:	f85d 7b04 	ldr.w	r7, [sp], #4
 802338a:	4770      	bx	lr
 802338c:	44022000 	.word	0x44022000
 8023390:	002f7f7f 	.word	0x002f7f7f

08023394 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8023394:	b480      	push	{r7}
 8023396:	b087      	sub	sp, #28
 8023398:	af00      	add	r7, sp, #0
 802339a:	6078      	str	r0, [r7, #4]
 802339c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 802339e:	2300      	movs	r3, #0
 80233a0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80233a2:	e0a0      	b.n	80234e6 <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80233a4:	2201      	movs	r2, #1
 80233a6:	697b      	ldr	r3, [r7, #20]
 80233a8:	fa02 f303 	lsl.w	r3, r2, r3
 80233ac:	683a      	ldr	r2, [r7, #0]
 80233ae:	4013      	ands	r3, r2
 80233b0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 80233b2:	693b      	ldr	r3, [r7, #16]
 80233b4:	2b00      	cmp	r3, #0
 80233b6:	f000 8093 	beq.w	80234e0 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 80233ba:	4a52      	ldr	r2, [pc, #328]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 80233bc:	697b      	ldr	r3, [r7, #20]
 80233be:	089b      	lsrs	r3, r3, #2
 80233c0:	3318      	adds	r3, #24
 80233c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80233c6:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80233c8:	697b      	ldr	r3, [r7, #20]
 80233ca:	f003 0303 	and.w	r3, r3, #3
 80233ce:	00db      	lsls	r3, r3, #3
 80233d0:	220f      	movs	r2, #15
 80233d2:	fa02 f303 	lsl.w	r3, r2, r3
 80233d6:	68fa      	ldr	r2, [r7, #12]
 80233d8:	4013      	ands	r3, r2
 80233da:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80233dc:	687b      	ldr	r3, [r7, #4]
 80233de:	0a9a      	lsrs	r2, r3, #10
 80233e0:	4b49      	ldr	r3, [pc, #292]	@ (8023508 <HAL_GPIO_DeInit+0x174>)
 80233e2:	4013      	ands	r3, r2
 80233e4:	697a      	ldr	r2, [r7, #20]
 80233e6:	f002 0203 	and.w	r2, r2, #3
 80233ea:	00d2      	lsls	r2, r2, #3
 80233ec:	4093      	lsls	r3, r2
 80233ee:	68fa      	ldr	r2, [r7, #12]
 80233f0:	429a      	cmp	r2, r3
 80233f2:	d136      	bne.n	8023462 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80233f4:	4b43      	ldr	r3, [pc, #268]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 80233f6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80233fa:	693b      	ldr	r3, [r7, #16]
 80233fc:	43db      	mvns	r3, r3
 80233fe:	4941      	ldr	r1, [pc, #260]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 8023400:	4013      	ands	r3, r2
 8023402:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8023406:	4b3f      	ldr	r3, [pc, #252]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 8023408:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 802340c:	693b      	ldr	r3, [r7, #16]
 802340e:	43db      	mvns	r3, r3
 8023410:	493c      	ldr	r1, [pc, #240]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 8023412:	4013      	ands	r3, r2
 8023414:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8023418:	4b3a      	ldr	r3, [pc, #232]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 802341a:	681a      	ldr	r2, [r3, #0]
 802341c:	693b      	ldr	r3, [r7, #16]
 802341e:	43db      	mvns	r3, r3
 8023420:	4938      	ldr	r1, [pc, #224]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 8023422:	4013      	ands	r3, r2
 8023424:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8023426:	4b37      	ldr	r3, [pc, #220]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 8023428:	685a      	ldr	r2, [r3, #4]
 802342a:	693b      	ldr	r3, [r7, #16]
 802342c:	43db      	mvns	r3, r3
 802342e:	4935      	ldr	r1, [pc, #212]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 8023430:	4013      	ands	r3, r2
 8023432:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8023434:	697b      	ldr	r3, [r7, #20]
 8023436:	f003 0303 	and.w	r3, r3, #3
 802343a:	00db      	lsls	r3, r3, #3
 802343c:	220f      	movs	r2, #15
 802343e:	fa02 f303 	lsl.w	r3, r2, r3
 8023442:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8023444:	4a2f      	ldr	r2, [pc, #188]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 8023446:	697b      	ldr	r3, [r7, #20]
 8023448:	089b      	lsrs	r3, r3, #2
 802344a:	3318      	adds	r3, #24
 802344c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8023450:	68fb      	ldr	r3, [r7, #12]
 8023452:	43da      	mvns	r2, r3
 8023454:	482b      	ldr	r0, [pc, #172]	@ (8023504 <HAL_GPIO_DeInit+0x170>)
 8023456:	697b      	ldr	r3, [r7, #20]
 8023458:	089b      	lsrs	r3, r3, #2
 802345a:	400a      	ands	r2, r1
 802345c:	3318      	adds	r3, #24
 802345e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8023462:	687b      	ldr	r3, [r7, #4]
 8023464:	681a      	ldr	r2, [r3, #0]
 8023466:	697b      	ldr	r3, [r7, #20]
 8023468:	005b      	lsls	r3, r3, #1
 802346a:	2103      	movs	r1, #3
 802346c:	fa01 f303 	lsl.w	r3, r1, r3
 8023470:	431a      	orrs	r2, r3
 8023472:	687b      	ldr	r3, [r7, #4]
 8023474:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8023476:	697b      	ldr	r3, [r7, #20]
 8023478:	08da      	lsrs	r2, r3, #3
 802347a:	687b      	ldr	r3, [r7, #4]
 802347c:	3208      	adds	r2, #8
 802347e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8023482:	697b      	ldr	r3, [r7, #20]
 8023484:	f003 0307 	and.w	r3, r3, #7
 8023488:	009b      	lsls	r3, r3, #2
 802348a:	220f      	movs	r2, #15
 802348c:	fa02 f303 	lsl.w	r3, r2, r3
 8023490:	43db      	mvns	r3, r3
 8023492:	697a      	ldr	r2, [r7, #20]
 8023494:	08d2      	lsrs	r2, r2, #3
 8023496:	4019      	ands	r1, r3
 8023498:	687b      	ldr	r3, [r7, #4]
 802349a:	3208      	adds	r2, #8
 802349c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80234a0:	687b      	ldr	r3, [r7, #4]
 80234a2:	689a      	ldr	r2, [r3, #8]
 80234a4:	697b      	ldr	r3, [r7, #20]
 80234a6:	005b      	lsls	r3, r3, #1
 80234a8:	2103      	movs	r1, #3
 80234aa:	fa01 f303 	lsl.w	r3, r1, r3
 80234ae:	43db      	mvns	r3, r3
 80234b0:	401a      	ands	r2, r3
 80234b2:	687b      	ldr	r3, [r7, #4]
 80234b4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80234b6:	687b      	ldr	r3, [r7, #4]
 80234b8:	685a      	ldr	r2, [r3, #4]
 80234ba:	2101      	movs	r1, #1
 80234bc:	697b      	ldr	r3, [r7, #20]
 80234be:	fa01 f303 	lsl.w	r3, r1, r3
 80234c2:	43db      	mvns	r3, r3
 80234c4:	401a      	ands	r2, r3
 80234c6:	687b      	ldr	r3, [r7, #4]
 80234c8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80234ca:	687b      	ldr	r3, [r7, #4]
 80234cc:	68da      	ldr	r2, [r3, #12]
 80234ce:	697b      	ldr	r3, [r7, #20]
 80234d0:	005b      	lsls	r3, r3, #1
 80234d2:	2103      	movs	r1, #3
 80234d4:	fa01 f303 	lsl.w	r3, r1, r3
 80234d8:	43db      	mvns	r3, r3
 80234da:	401a      	ands	r2, r3
 80234dc:	687b      	ldr	r3, [r7, #4]
 80234de:	60da      	str	r2, [r3, #12]
    }

    position++;
 80234e0:	697b      	ldr	r3, [r7, #20]
 80234e2:	3301      	adds	r3, #1
 80234e4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80234e6:	683a      	ldr	r2, [r7, #0]
 80234e8:	697b      	ldr	r3, [r7, #20]
 80234ea:	fa22 f303 	lsr.w	r3, r2, r3
 80234ee:	2b00      	cmp	r3, #0
 80234f0:	f47f af58 	bne.w	80233a4 <HAL_GPIO_DeInit+0x10>
  }
}
 80234f4:	bf00      	nop
 80234f6:	bf00      	nop
 80234f8:	371c      	adds	r7, #28
 80234fa:	46bd      	mov	sp, r7
 80234fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023500:	4770      	bx	lr
 8023502:	bf00      	nop
 8023504:	44022000 	.word	0x44022000
 8023508:	002f7f7f 	.word	0x002f7f7f

0802350c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 802350c:	b480      	push	{r7}
 802350e:	b085      	sub	sp, #20
 8023510:	af00      	add	r7, sp, #0
 8023512:	6078      	str	r0, [r7, #4]
 8023514:	460b      	mov	r3, r1
 8023516:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8023518:	687b      	ldr	r3, [r7, #4]
 802351a:	691a      	ldr	r2, [r3, #16]
 802351c:	887b      	ldrh	r3, [r7, #2]
 802351e:	4013      	ands	r3, r2
 8023520:	2b00      	cmp	r3, #0
 8023522:	d002      	beq.n	802352a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8023524:	2301      	movs	r3, #1
 8023526:	73fb      	strb	r3, [r7, #15]
 8023528:	e001      	b.n	802352e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 802352a:	2300      	movs	r3, #0
 802352c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 802352e:	7bfb      	ldrb	r3, [r7, #15]
}
 8023530:	4618      	mov	r0, r3
 8023532:	3714      	adds	r7, #20
 8023534:	46bd      	mov	sp, r7
 8023536:	f85d 7b04 	ldr.w	r7, [sp], #4
 802353a:	4770      	bx	lr

0802353c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 802353c:	b480      	push	{r7}
 802353e:	b083      	sub	sp, #12
 8023540:	af00      	add	r7, sp, #0
 8023542:	6078      	str	r0, [r7, #4]
 8023544:	460b      	mov	r3, r1
 8023546:	807b      	strh	r3, [r7, #2]
 8023548:	4613      	mov	r3, r2
 802354a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 802354c:	787b      	ldrb	r3, [r7, #1]
 802354e:	2b00      	cmp	r3, #0
 8023550:	d003      	beq.n	802355a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8023552:	887a      	ldrh	r2, [r7, #2]
 8023554:	687b      	ldr	r3, [r7, #4]
 8023556:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8023558:	e002      	b.n	8023560 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 802355a:	887a      	ldrh	r2, [r7, #2]
 802355c:	687b      	ldr	r3, [r7, #4]
 802355e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8023560:	bf00      	nop
 8023562:	370c      	adds	r7, #12
 8023564:	46bd      	mov	sp, r7
 8023566:	f85d 7b04 	ldr.w	r7, [sp], #4
 802356a:	4770      	bx	lr

0802356c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 802356c:	b580      	push	{r7, lr}
 802356e:	b082      	sub	sp, #8
 8023570:	af00      	add	r7, sp, #0
 8023572:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8023574:	687b      	ldr	r3, [r7, #4]
 8023576:	2b00      	cmp	r3, #0
 8023578:	d101      	bne.n	802357e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 802357a:	2301      	movs	r3, #1
 802357c:	e08d      	b.n	802369a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 802357e:	687b      	ldr	r3, [r7, #4]
 8023580:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8023584:	b2db      	uxtb	r3, r3
 8023586:	2b00      	cmp	r3, #0
 8023588:	d106      	bne.n	8023598 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 802358a:	687b      	ldr	r3, [r7, #4]
 802358c:	2200      	movs	r2, #0
 802358e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8023592:	6878      	ldr	r0, [r7, #4]
 8023594:	f7fd ffc0 	bl	8021518 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8023598:	687b      	ldr	r3, [r7, #4]
 802359a:	2224      	movs	r2, #36	@ 0x24
 802359c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80235a0:	687b      	ldr	r3, [r7, #4]
 80235a2:	681b      	ldr	r3, [r3, #0]
 80235a4:	681a      	ldr	r2, [r3, #0]
 80235a6:	687b      	ldr	r3, [r7, #4]
 80235a8:	681b      	ldr	r3, [r3, #0]
 80235aa:	f022 0201 	bic.w	r2, r2, #1
 80235ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80235b0:	687b      	ldr	r3, [r7, #4]
 80235b2:	685a      	ldr	r2, [r3, #4]
 80235b4:	687b      	ldr	r3, [r7, #4]
 80235b6:	681b      	ldr	r3, [r3, #0]
 80235b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80235bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80235be:	687b      	ldr	r3, [r7, #4]
 80235c0:	681b      	ldr	r3, [r3, #0]
 80235c2:	689a      	ldr	r2, [r3, #8]
 80235c4:	687b      	ldr	r3, [r7, #4]
 80235c6:	681b      	ldr	r3, [r3, #0]
 80235c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80235cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80235ce:	687b      	ldr	r3, [r7, #4]
 80235d0:	68db      	ldr	r3, [r3, #12]
 80235d2:	2b01      	cmp	r3, #1
 80235d4:	d107      	bne.n	80235e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80235d6:	687b      	ldr	r3, [r7, #4]
 80235d8:	689a      	ldr	r2, [r3, #8]
 80235da:	687b      	ldr	r3, [r7, #4]
 80235dc:	681b      	ldr	r3, [r3, #0]
 80235de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80235e2:	609a      	str	r2, [r3, #8]
 80235e4:	e006      	b.n	80235f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80235e6:	687b      	ldr	r3, [r7, #4]
 80235e8:	689a      	ldr	r2, [r3, #8]
 80235ea:	687b      	ldr	r3, [r7, #4]
 80235ec:	681b      	ldr	r3, [r3, #0]
 80235ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80235f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80235f4:	687b      	ldr	r3, [r7, #4]
 80235f6:	68db      	ldr	r3, [r3, #12]
 80235f8:	2b02      	cmp	r3, #2
 80235fa:	d108      	bne.n	802360e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80235fc:	687b      	ldr	r3, [r7, #4]
 80235fe:	681b      	ldr	r3, [r3, #0]
 8023600:	685a      	ldr	r2, [r3, #4]
 8023602:	687b      	ldr	r3, [r7, #4]
 8023604:	681b      	ldr	r3, [r3, #0]
 8023606:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 802360a:	605a      	str	r2, [r3, #4]
 802360c:	e007      	b.n	802361e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 802360e:	687b      	ldr	r3, [r7, #4]
 8023610:	681b      	ldr	r3, [r3, #0]
 8023612:	685a      	ldr	r2, [r3, #4]
 8023614:	687b      	ldr	r3, [r7, #4]
 8023616:	681b      	ldr	r3, [r3, #0]
 8023618:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 802361c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 802361e:	687b      	ldr	r3, [r7, #4]
 8023620:	681b      	ldr	r3, [r3, #0]
 8023622:	685b      	ldr	r3, [r3, #4]
 8023624:	687a      	ldr	r2, [r7, #4]
 8023626:	6812      	ldr	r2, [r2, #0]
 8023628:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 802362c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8023630:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8023632:	687b      	ldr	r3, [r7, #4]
 8023634:	681b      	ldr	r3, [r3, #0]
 8023636:	68da      	ldr	r2, [r3, #12]
 8023638:	687b      	ldr	r3, [r7, #4]
 802363a:	681b      	ldr	r3, [r3, #0]
 802363c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8023640:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8023642:	687b      	ldr	r3, [r7, #4]
 8023644:	691a      	ldr	r2, [r3, #16]
 8023646:	687b      	ldr	r3, [r7, #4]
 8023648:	695b      	ldr	r3, [r3, #20]
 802364a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 802364e:	687b      	ldr	r3, [r7, #4]
 8023650:	699b      	ldr	r3, [r3, #24]
 8023652:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8023654:	687b      	ldr	r3, [r7, #4]
 8023656:	681b      	ldr	r3, [r3, #0]
 8023658:	430a      	orrs	r2, r1
 802365a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 802365c:	687b      	ldr	r3, [r7, #4]
 802365e:	69d9      	ldr	r1, [r3, #28]
 8023660:	687b      	ldr	r3, [r7, #4]
 8023662:	6a1a      	ldr	r2, [r3, #32]
 8023664:	687b      	ldr	r3, [r7, #4]
 8023666:	681b      	ldr	r3, [r3, #0]
 8023668:	430a      	orrs	r2, r1
 802366a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 802366c:	687b      	ldr	r3, [r7, #4]
 802366e:	681b      	ldr	r3, [r3, #0]
 8023670:	681a      	ldr	r2, [r3, #0]
 8023672:	687b      	ldr	r3, [r7, #4]
 8023674:	681b      	ldr	r3, [r3, #0]
 8023676:	f042 0201 	orr.w	r2, r2, #1
 802367a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 802367c:	687b      	ldr	r3, [r7, #4]
 802367e:	2200      	movs	r2, #0
 8023680:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8023682:	687b      	ldr	r3, [r7, #4]
 8023684:	2220      	movs	r2, #32
 8023686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 802368a:	687b      	ldr	r3, [r7, #4]
 802368c:	2200      	movs	r2, #0
 802368e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8023690:	687b      	ldr	r3, [r7, #4]
 8023692:	2200      	movs	r2, #0
 8023694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8023698:	2300      	movs	r3, #0
}
 802369a:	4618      	mov	r0, r3
 802369c:	3708      	adds	r7, #8
 802369e:	46bd      	mov	sp, r7
 80236a0:	bd80      	pop	{r7, pc}

080236a2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80236a2:	b580      	push	{r7, lr}
 80236a4:	b082      	sub	sp, #8
 80236a6:	af00      	add	r7, sp, #0
 80236a8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80236aa:	687b      	ldr	r3, [r7, #4]
 80236ac:	2b00      	cmp	r3, #0
 80236ae:	d101      	bne.n	80236b4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80236b0:	2301      	movs	r3, #1
 80236b2:	e021      	b.n	80236f8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80236b4:	687b      	ldr	r3, [r7, #4]
 80236b6:	2224      	movs	r2, #36	@ 0x24
 80236b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80236bc:	687b      	ldr	r3, [r7, #4]
 80236be:	681b      	ldr	r3, [r3, #0]
 80236c0:	681a      	ldr	r2, [r3, #0]
 80236c2:	687b      	ldr	r3, [r7, #4]
 80236c4:	681b      	ldr	r3, [r3, #0]
 80236c6:	f022 0201 	bic.w	r2, r2, #1
 80236ca:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80236cc:	6878      	ldr	r0, [r7, #4]
 80236ce:	f7fe f81b 	bl	8021708 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80236d2:	687b      	ldr	r3, [r7, #4]
 80236d4:	2200      	movs	r2, #0
 80236d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80236d8:	687b      	ldr	r3, [r7, #4]
 80236da:	2200      	movs	r2, #0
 80236dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80236e0:	687b      	ldr	r3, [r7, #4]
 80236e2:	2200      	movs	r2, #0
 80236e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80236e6:	687b      	ldr	r3, [r7, #4]
 80236e8:	2200      	movs	r2, #0
 80236ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80236ee:	687b      	ldr	r3, [r7, #4]
 80236f0:	2200      	movs	r2, #0
 80236f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80236f6:	2300      	movs	r3, #0
}
 80236f8:	4618      	mov	r0, r3
 80236fa:	3708      	adds	r7, #8
 80236fc:	46bd      	mov	sp, r7
 80236fe:	bd80      	pop	{r7, pc}

08023700 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8023700:	b580      	push	{r7, lr}
 8023702:	b088      	sub	sp, #32
 8023704:	af02      	add	r7, sp, #8
 8023706:	60f8      	str	r0, [r7, #12]
 8023708:	607a      	str	r2, [r7, #4]
 802370a:	461a      	mov	r2, r3
 802370c:	460b      	mov	r3, r1
 802370e:	817b      	strh	r3, [r7, #10]
 8023710:	4613      	mov	r3, r2
 8023712:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8023714:	68fb      	ldr	r3, [r7, #12]
 8023716:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 802371a:	b2db      	uxtb	r3, r3
 802371c:	2b20      	cmp	r3, #32
 802371e:	f040 80da 	bne.w	80238d6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8023722:	68fb      	ldr	r3, [r7, #12]
 8023724:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8023728:	2b01      	cmp	r3, #1
 802372a:	d101      	bne.n	8023730 <HAL_I2C_Master_Transmit+0x30>
 802372c:	2302      	movs	r3, #2
 802372e:	e0d3      	b.n	80238d8 <HAL_I2C_Master_Transmit+0x1d8>
 8023730:	68fb      	ldr	r3, [r7, #12]
 8023732:	2201      	movs	r2, #1
 8023734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8023738:	f7ff f8fe 	bl	8022938 <HAL_GetTick>
 802373c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 802373e:	697b      	ldr	r3, [r7, #20]
 8023740:	9300      	str	r3, [sp, #0]
 8023742:	2319      	movs	r3, #25
 8023744:	2201      	movs	r2, #1
 8023746:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 802374a:	68f8      	ldr	r0, [r7, #12]
 802374c:	f000 fda8 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023750:	4603      	mov	r3, r0
 8023752:	2b00      	cmp	r3, #0
 8023754:	d001      	beq.n	802375a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8023756:	2301      	movs	r3, #1
 8023758:	e0be      	b.n	80238d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 802375a:	68fb      	ldr	r3, [r7, #12]
 802375c:	2221      	movs	r2, #33	@ 0x21
 802375e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8023762:	68fb      	ldr	r3, [r7, #12]
 8023764:	2210      	movs	r2, #16
 8023766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 802376a:	68fb      	ldr	r3, [r7, #12]
 802376c:	2200      	movs	r2, #0
 802376e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8023770:	68fb      	ldr	r3, [r7, #12]
 8023772:	687a      	ldr	r2, [r7, #4]
 8023774:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8023776:	68fb      	ldr	r3, [r7, #12]
 8023778:	893a      	ldrh	r2, [r7, #8]
 802377a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 802377c:	68fb      	ldr	r3, [r7, #12]
 802377e:	2200      	movs	r2, #0
 8023780:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023782:	68fb      	ldr	r3, [r7, #12]
 8023784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023786:	b29b      	uxth	r3, r3
 8023788:	2bff      	cmp	r3, #255	@ 0xff
 802378a:	d90e      	bls.n	80237aa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 802378c:	68fb      	ldr	r3, [r7, #12]
 802378e:	22ff      	movs	r2, #255	@ 0xff
 8023790:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023792:	68fb      	ldr	r3, [r7, #12]
 8023794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023796:	b2da      	uxtb	r2, r3
 8023798:	8979      	ldrh	r1, [r7, #10]
 802379a:	4b51      	ldr	r3, [pc, #324]	@ (80238e0 <HAL_I2C_Master_Transmit+0x1e0>)
 802379c:	9300      	str	r3, [sp, #0]
 802379e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80237a2:	68f8      	ldr	r0, [r7, #12]
 80237a4:	f000 ffcc 	bl	8024740 <I2C_TransferConfig>
 80237a8:	e06c      	b.n	8023884 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80237aa:	68fb      	ldr	r3, [r7, #12]
 80237ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80237ae:	b29a      	uxth	r2, r3
 80237b0:	68fb      	ldr	r3, [r7, #12]
 80237b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80237b4:	68fb      	ldr	r3, [r7, #12]
 80237b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80237b8:	b2da      	uxtb	r2, r3
 80237ba:	8979      	ldrh	r1, [r7, #10]
 80237bc:	4b48      	ldr	r3, [pc, #288]	@ (80238e0 <HAL_I2C_Master_Transmit+0x1e0>)
 80237be:	9300      	str	r3, [sp, #0]
 80237c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80237c4:	68f8      	ldr	r0, [r7, #12]
 80237c6:	f000 ffbb 	bl	8024740 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80237ca:	e05b      	b.n	8023884 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80237cc:	697a      	ldr	r2, [r7, #20]
 80237ce:	6a39      	ldr	r1, [r7, #32]
 80237d0:	68f8      	ldr	r0, [r7, #12]
 80237d2:	f000 fdbe 	bl	8024352 <I2C_WaitOnTXISFlagUntilTimeout>
 80237d6:	4603      	mov	r3, r0
 80237d8:	2b00      	cmp	r3, #0
 80237da:	d001      	beq.n	80237e0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80237dc:	2301      	movs	r3, #1
 80237de:	e07b      	b.n	80238d8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80237e0:	68fb      	ldr	r3, [r7, #12]
 80237e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80237e4:	781a      	ldrb	r2, [r3, #0]
 80237e6:	68fb      	ldr	r3, [r7, #12]
 80237e8:	681b      	ldr	r3, [r3, #0]
 80237ea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80237ec:	68fb      	ldr	r3, [r7, #12]
 80237ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80237f0:	1c5a      	adds	r2, r3, #1
 80237f2:	68fb      	ldr	r3, [r7, #12]
 80237f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80237f6:	68fb      	ldr	r3, [r7, #12]
 80237f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80237fa:	b29b      	uxth	r3, r3
 80237fc:	3b01      	subs	r3, #1
 80237fe:	b29a      	uxth	r2, r3
 8023800:	68fb      	ldr	r3, [r7, #12]
 8023802:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8023804:	68fb      	ldr	r3, [r7, #12]
 8023806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023808:	3b01      	subs	r3, #1
 802380a:	b29a      	uxth	r2, r3
 802380c:	68fb      	ldr	r3, [r7, #12]
 802380e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023810:	68fb      	ldr	r3, [r7, #12]
 8023812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023814:	b29b      	uxth	r3, r3
 8023816:	2b00      	cmp	r3, #0
 8023818:	d034      	beq.n	8023884 <HAL_I2C_Master_Transmit+0x184>
 802381a:	68fb      	ldr	r3, [r7, #12]
 802381c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 802381e:	2b00      	cmp	r3, #0
 8023820:	d130      	bne.n	8023884 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8023822:	697b      	ldr	r3, [r7, #20]
 8023824:	9300      	str	r3, [sp, #0]
 8023826:	6a3b      	ldr	r3, [r7, #32]
 8023828:	2200      	movs	r2, #0
 802382a:	2180      	movs	r1, #128	@ 0x80
 802382c:	68f8      	ldr	r0, [r7, #12]
 802382e:	f000 fd37 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023832:	4603      	mov	r3, r0
 8023834:	2b00      	cmp	r3, #0
 8023836:	d001      	beq.n	802383c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8023838:	2301      	movs	r3, #1
 802383a:	e04d      	b.n	80238d8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 802383c:	68fb      	ldr	r3, [r7, #12]
 802383e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023840:	b29b      	uxth	r3, r3
 8023842:	2bff      	cmp	r3, #255	@ 0xff
 8023844:	d90e      	bls.n	8023864 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023846:	68fb      	ldr	r3, [r7, #12]
 8023848:	22ff      	movs	r2, #255	@ 0xff
 802384a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 802384c:	68fb      	ldr	r3, [r7, #12]
 802384e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023850:	b2da      	uxtb	r2, r3
 8023852:	8979      	ldrh	r1, [r7, #10]
 8023854:	2300      	movs	r3, #0
 8023856:	9300      	str	r3, [sp, #0]
 8023858:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 802385c:	68f8      	ldr	r0, [r7, #12]
 802385e:	f000 ff6f 	bl	8024740 <I2C_TransferConfig>
 8023862:	e00f      	b.n	8023884 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8023864:	68fb      	ldr	r3, [r7, #12]
 8023866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023868:	b29a      	uxth	r2, r3
 802386a:	68fb      	ldr	r3, [r7, #12]
 802386c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 802386e:	68fb      	ldr	r3, [r7, #12]
 8023870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023872:	b2da      	uxtb	r2, r3
 8023874:	8979      	ldrh	r1, [r7, #10]
 8023876:	2300      	movs	r3, #0
 8023878:	9300      	str	r3, [sp, #0]
 802387a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 802387e:	68f8      	ldr	r0, [r7, #12]
 8023880:	f000 ff5e 	bl	8024740 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8023884:	68fb      	ldr	r3, [r7, #12]
 8023886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023888:	b29b      	uxth	r3, r3
 802388a:	2b00      	cmp	r3, #0
 802388c:	d19e      	bne.n	80237cc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 802388e:	697a      	ldr	r2, [r7, #20]
 8023890:	6a39      	ldr	r1, [r7, #32]
 8023892:	68f8      	ldr	r0, [r7, #12]
 8023894:	f000 fda4 	bl	80243e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8023898:	4603      	mov	r3, r0
 802389a:	2b00      	cmp	r3, #0
 802389c:	d001      	beq.n	80238a2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 802389e:	2301      	movs	r3, #1
 80238a0:	e01a      	b.n	80238d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80238a2:	68fb      	ldr	r3, [r7, #12]
 80238a4:	681b      	ldr	r3, [r3, #0]
 80238a6:	2220      	movs	r2, #32
 80238a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80238aa:	68fb      	ldr	r3, [r7, #12]
 80238ac:	681b      	ldr	r3, [r3, #0]
 80238ae:	6859      	ldr	r1, [r3, #4]
 80238b0:	68fb      	ldr	r3, [r7, #12]
 80238b2:	681a      	ldr	r2, [r3, #0]
 80238b4:	4b0b      	ldr	r3, [pc, #44]	@ (80238e4 <HAL_I2C_Master_Transmit+0x1e4>)
 80238b6:	400b      	ands	r3, r1
 80238b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80238ba:	68fb      	ldr	r3, [r7, #12]
 80238bc:	2220      	movs	r2, #32
 80238be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80238c2:	68fb      	ldr	r3, [r7, #12]
 80238c4:	2200      	movs	r2, #0
 80238c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80238ca:	68fb      	ldr	r3, [r7, #12]
 80238cc:	2200      	movs	r2, #0
 80238ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80238d2:	2300      	movs	r3, #0
 80238d4:	e000      	b.n	80238d8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80238d6:	2302      	movs	r3, #2
  }
}
 80238d8:	4618      	mov	r0, r3
 80238da:	3718      	adds	r7, #24
 80238dc:	46bd      	mov	sp, r7
 80238de:	bd80      	pop	{r7, pc}
 80238e0:	80002000 	.word	0x80002000
 80238e4:	fe00e800 	.word	0xfe00e800

080238e8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80238e8:	b580      	push	{r7, lr}
 80238ea:	b088      	sub	sp, #32
 80238ec:	af02      	add	r7, sp, #8
 80238ee:	60f8      	str	r0, [r7, #12]
 80238f0:	607a      	str	r2, [r7, #4]
 80238f2:	461a      	mov	r2, r3
 80238f4:	460b      	mov	r3, r1
 80238f6:	817b      	strh	r3, [r7, #10]
 80238f8:	4613      	mov	r3, r2
 80238fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80238fc:	68fb      	ldr	r3, [r7, #12]
 80238fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8023902:	b2db      	uxtb	r3, r3
 8023904:	2b20      	cmp	r3, #32
 8023906:	f040 80db 	bne.w	8023ac0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 802390a:	68fb      	ldr	r3, [r7, #12]
 802390c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8023910:	2b01      	cmp	r3, #1
 8023912:	d101      	bne.n	8023918 <HAL_I2C_Master_Receive+0x30>
 8023914:	2302      	movs	r3, #2
 8023916:	e0d4      	b.n	8023ac2 <HAL_I2C_Master_Receive+0x1da>
 8023918:	68fb      	ldr	r3, [r7, #12]
 802391a:	2201      	movs	r2, #1
 802391c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8023920:	f7ff f80a 	bl	8022938 <HAL_GetTick>
 8023924:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023926:	697b      	ldr	r3, [r7, #20]
 8023928:	9300      	str	r3, [sp, #0]
 802392a:	2319      	movs	r3, #25
 802392c:	2201      	movs	r2, #1
 802392e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8023932:	68f8      	ldr	r0, [r7, #12]
 8023934:	f000 fcb4 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023938:	4603      	mov	r3, r0
 802393a:	2b00      	cmp	r3, #0
 802393c:	d001      	beq.n	8023942 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 802393e:	2301      	movs	r3, #1
 8023940:	e0bf      	b.n	8023ac2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8023942:	68fb      	ldr	r3, [r7, #12]
 8023944:	2222      	movs	r2, #34	@ 0x22
 8023946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 802394a:	68fb      	ldr	r3, [r7, #12]
 802394c:	2210      	movs	r2, #16
 802394e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023952:	68fb      	ldr	r3, [r7, #12]
 8023954:	2200      	movs	r2, #0
 8023956:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8023958:	68fb      	ldr	r3, [r7, #12]
 802395a:	687a      	ldr	r2, [r7, #4]
 802395c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 802395e:	68fb      	ldr	r3, [r7, #12]
 8023960:	893a      	ldrh	r2, [r7, #8]
 8023962:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8023964:	68fb      	ldr	r3, [r7, #12]
 8023966:	2200      	movs	r2, #0
 8023968:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 802396a:	68fb      	ldr	r3, [r7, #12]
 802396c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 802396e:	b29b      	uxth	r3, r3
 8023970:	2bff      	cmp	r3, #255	@ 0xff
 8023972:	d90e      	bls.n	8023992 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023974:	68fb      	ldr	r3, [r7, #12]
 8023976:	22ff      	movs	r2, #255	@ 0xff
 8023978:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 802397a:	68fb      	ldr	r3, [r7, #12]
 802397c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 802397e:	b2da      	uxtb	r2, r3
 8023980:	8979      	ldrh	r1, [r7, #10]
 8023982:	4b52      	ldr	r3, [pc, #328]	@ (8023acc <HAL_I2C_Master_Receive+0x1e4>)
 8023984:	9300      	str	r3, [sp, #0]
 8023986:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 802398a:	68f8      	ldr	r0, [r7, #12]
 802398c:	f000 fed8 	bl	8024740 <I2C_TransferConfig>
 8023990:	e06d      	b.n	8023a6e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8023992:	68fb      	ldr	r3, [r7, #12]
 8023994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023996:	b29a      	uxth	r2, r3
 8023998:	68fb      	ldr	r3, [r7, #12]
 802399a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 802399c:	68fb      	ldr	r3, [r7, #12]
 802399e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80239a0:	b2da      	uxtb	r2, r3
 80239a2:	8979      	ldrh	r1, [r7, #10]
 80239a4:	4b49      	ldr	r3, [pc, #292]	@ (8023acc <HAL_I2C_Master_Receive+0x1e4>)
 80239a6:	9300      	str	r3, [sp, #0]
 80239a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80239ac:	68f8      	ldr	r0, [r7, #12]
 80239ae:	f000 fec7 	bl	8024740 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80239b2:	e05c      	b.n	8023a6e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80239b4:	697a      	ldr	r2, [r7, #20]
 80239b6:	6a39      	ldr	r1, [r7, #32]
 80239b8:	68f8      	ldr	r0, [r7, #12]
 80239ba:	f000 fd55 	bl	8024468 <I2C_WaitOnRXNEFlagUntilTimeout>
 80239be:	4603      	mov	r3, r0
 80239c0:	2b00      	cmp	r3, #0
 80239c2:	d001      	beq.n	80239c8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80239c4:	2301      	movs	r3, #1
 80239c6:	e07c      	b.n	8023ac2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80239c8:	68fb      	ldr	r3, [r7, #12]
 80239ca:	681b      	ldr	r3, [r3, #0]
 80239cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80239ce:	68fb      	ldr	r3, [r7, #12]
 80239d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80239d2:	b2d2      	uxtb	r2, r2
 80239d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80239d6:	68fb      	ldr	r3, [r7, #12]
 80239d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80239da:	1c5a      	adds	r2, r3, #1
 80239dc:	68fb      	ldr	r3, [r7, #12]
 80239de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80239e0:	68fb      	ldr	r3, [r7, #12]
 80239e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80239e4:	3b01      	subs	r3, #1
 80239e6:	b29a      	uxth	r2, r3
 80239e8:	68fb      	ldr	r3, [r7, #12]
 80239ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80239ec:	68fb      	ldr	r3, [r7, #12]
 80239ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80239f0:	b29b      	uxth	r3, r3
 80239f2:	3b01      	subs	r3, #1
 80239f4:	b29a      	uxth	r2, r3
 80239f6:	68fb      	ldr	r3, [r7, #12]
 80239f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80239fa:	68fb      	ldr	r3, [r7, #12]
 80239fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80239fe:	b29b      	uxth	r3, r3
 8023a00:	2b00      	cmp	r3, #0
 8023a02:	d034      	beq.n	8023a6e <HAL_I2C_Master_Receive+0x186>
 8023a04:	68fb      	ldr	r3, [r7, #12]
 8023a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023a08:	2b00      	cmp	r3, #0
 8023a0a:	d130      	bne.n	8023a6e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8023a0c:	697b      	ldr	r3, [r7, #20]
 8023a0e:	9300      	str	r3, [sp, #0]
 8023a10:	6a3b      	ldr	r3, [r7, #32]
 8023a12:	2200      	movs	r2, #0
 8023a14:	2180      	movs	r1, #128	@ 0x80
 8023a16:	68f8      	ldr	r0, [r7, #12]
 8023a18:	f000 fc42 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023a1c:	4603      	mov	r3, r0
 8023a1e:	2b00      	cmp	r3, #0
 8023a20:	d001      	beq.n	8023a26 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8023a22:	2301      	movs	r3, #1
 8023a24:	e04d      	b.n	8023ac2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023a26:	68fb      	ldr	r3, [r7, #12]
 8023a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023a2a:	b29b      	uxth	r3, r3
 8023a2c:	2bff      	cmp	r3, #255	@ 0xff
 8023a2e:	d90e      	bls.n	8023a4e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023a30:	68fb      	ldr	r3, [r7, #12]
 8023a32:	22ff      	movs	r2, #255	@ 0xff
 8023a34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023a36:	68fb      	ldr	r3, [r7, #12]
 8023a38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023a3a:	b2da      	uxtb	r2, r3
 8023a3c:	8979      	ldrh	r1, [r7, #10]
 8023a3e:	2300      	movs	r3, #0
 8023a40:	9300      	str	r3, [sp, #0]
 8023a42:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8023a46:	68f8      	ldr	r0, [r7, #12]
 8023a48:	f000 fe7a 	bl	8024740 <I2C_TransferConfig>
 8023a4c:	e00f      	b.n	8023a6e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8023a4e:	68fb      	ldr	r3, [r7, #12]
 8023a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023a52:	b29a      	uxth	r2, r3
 8023a54:	68fb      	ldr	r3, [r7, #12]
 8023a56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023a58:	68fb      	ldr	r3, [r7, #12]
 8023a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023a5c:	b2da      	uxtb	r2, r3
 8023a5e:	8979      	ldrh	r1, [r7, #10]
 8023a60:	2300      	movs	r3, #0
 8023a62:	9300      	str	r3, [sp, #0]
 8023a64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8023a68:	68f8      	ldr	r0, [r7, #12]
 8023a6a:	f000 fe69 	bl	8024740 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8023a6e:	68fb      	ldr	r3, [r7, #12]
 8023a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023a72:	b29b      	uxth	r3, r3
 8023a74:	2b00      	cmp	r3, #0
 8023a76:	d19d      	bne.n	80239b4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023a78:	697a      	ldr	r2, [r7, #20]
 8023a7a:	6a39      	ldr	r1, [r7, #32]
 8023a7c:	68f8      	ldr	r0, [r7, #12]
 8023a7e:	f000 fcaf 	bl	80243e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8023a82:	4603      	mov	r3, r0
 8023a84:	2b00      	cmp	r3, #0
 8023a86:	d001      	beq.n	8023a8c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8023a88:	2301      	movs	r3, #1
 8023a8a:	e01a      	b.n	8023ac2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8023a8c:	68fb      	ldr	r3, [r7, #12]
 8023a8e:	681b      	ldr	r3, [r3, #0]
 8023a90:	2220      	movs	r2, #32
 8023a92:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8023a94:	68fb      	ldr	r3, [r7, #12]
 8023a96:	681b      	ldr	r3, [r3, #0]
 8023a98:	6859      	ldr	r1, [r3, #4]
 8023a9a:	68fb      	ldr	r3, [r7, #12]
 8023a9c:	681a      	ldr	r2, [r3, #0]
 8023a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8023ad0 <HAL_I2C_Master_Receive+0x1e8>)
 8023aa0:	400b      	ands	r3, r1
 8023aa2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8023aa4:	68fb      	ldr	r3, [r7, #12]
 8023aa6:	2220      	movs	r2, #32
 8023aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8023aac:	68fb      	ldr	r3, [r7, #12]
 8023aae:	2200      	movs	r2, #0
 8023ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8023ab4:	68fb      	ldr	r3, [r7, #12]
 8023ab6:	2200      	movs	r2, #0
 8023ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8023abc:	2300      	movs	r3, #0
 8023abe:	e000      	b.n	8023ac2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8023ac0:	2302      	movs	r3, #2
  }
}
 8023ac2:	4618      	mov	r0, r3
 8023ac4:	3718      	adds	r7, #24
 8023ac6:	46bd      	mov	sp, r7
 8023ac8:	bd80      	pop	{r7, pc}
 8023aca:	bf00      	nop
 8023acc:	80002400 	.word	0x80002400
 8023ad0:	fe00e800 	.word	0xfe00e800

08023ad4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8023ad4:	b580      	push	{r7, lr}
 8023ad6:	b088      	sub	sp, #32
 8023ad8:	af02      	add	r7, sp, #8
 8023ada:	60f8      	str	r0, [r7, #12]
 8023adc:	4608      	mov	r0, r1
 8023ade:	4611      	mov	r1, r2
 8023ae0:	461a      	mov	r2, r3
 8023ae2:	4603      	mov	r3, r0
 8023ae4:	817b      	strh	r3, [r7, #10]
 8023ae6:	460b      	mov	r3, r1
 8023ae8:	813b      	strh	r3, [r7, #8]
 8023aea:	4613      	mov	r3, r2
 8023aec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8023aee:	68fb      	ldr	r3, [r7, #12]
 8023af0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8023af4:	b2db      	uxtb	r3, r3
 8023af6:	2b20      	cmp	r3, #32
 8023af8:	f040 80f9 	bne.w	8023cee <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8023afc:	6a3b      	ldr	r3, [r7, #32]
 8023afe:	2b00      	cmp	r3, #0
 8023b00:	d002      	beq.n	8023b08 <HAL_I2C_Mem_Write+0x34>
 8023b02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8023b04:	2b00      	cmp	r3, #0
 8023b06:	d105      	bne.n	8023b14 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8023b08:	68fb      	ldr	r3, [r7, #12]
 8023b0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8023b0e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8023b10:	2301      	movs	r3, #1
 8023b12:	e0ed      	b.n	8023cf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8023b14:	68fb      	ldr	r3, [r7, #12]
 8023b16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8023b1a:	2b01      	cmp	r3, #1
 8023b1c:	d101      	bne.n	8023b22 <HAL_I2C_Mem_Write+0x4e>
 8023b1e:	2302      	movs	r3, #2
 8023b20:	e0e6      	b.n	8023cf0 <HAL_I2C_Mem_Write+0x21c>
 8023b22:	68fb      	ldr	r3, [r7, #12]
 8023b24:	2201      	movs	r2, #1
 8023b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8023b2a:	f7fe ff05 	bl	8022938 <HAL_GetTick>
 8023b2e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023b30:	697b      	ldr	r3, [r7, #20]
 8023b32:	9300      	str	r3, [sp, #0]
 8023b34:	2319      	movs	r3, #25
 8023b36:	2201      	movs	r2, #1
 8023b38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8023b3c:	68f8      	ldr	r0, [r7, #12]
 8023b3e:	f000 fbaf 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023b42:	4603      	mov	r3, r0
 8023b44:	2b00      	cmp	r3, #0
 8023b46:	d001      	beq.n	8023b4c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8023b48:	2301      	movs	r3, #1
 8023b4a:	e0d1      	b.n	8023cf0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8023b4c:	68fb      	ldr	r3, [r7, #12]
 8023b4e:	2221      	movs	r2, #33	@ 0x21
 8023b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8023b54:	68fb      	ldr	r3, [r7, #12]
 8023b56:	2240      	movs	r2, #64	@ 0x40
 8023b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023b5c:	68fb      	ldr	r3, [r7, #12]
 8023b5e:	2200      	movs	r2, #0
 8023b60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8023b62:	68fb      	ldr	r3, [r7, #12]
 8023b64:	6a3a      	ldr	r2, [r7, #32]
 8023b66:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8023b68:	68fb      	ldr	r3, [r7, #12]
 8023b6a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8023b6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8023b6e:	68fb      	ldr	r3, [r7, #12]
 8023b70:	2200      	movs	r2, #0
 8023b72:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8023b74:	88f8      	ldrh	r0, [r7, #6]
 8023b76:	893a      	ldrh	r2, [r7, #8]
 8023b78:	8979      	ldrh	r1, [r7, #10]
 8023b7a:	697b      	ldr	r3, [r7, #20]
 8023b7c:	9301      	str	r3, [sp, #4]
 8023b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8023b80:	9300      	str	r3, [sp, #0]
 8023b82:	4603      	mov	r3, r0
 8023b84:	68f8      	ldr	r0, [r7, #12]
 8023b86:	f000 fabf 	bl	8024108 <I2C_RequestMemoryWrite>
 8023b8a:	4603      	mov	r3, r0
 8023b8c:	2b00      	cmp	r3, #0
 8023b8e:	d005      	beq.n	8023b9c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8023b90:	68fb      	ldr	r3, [r7, #12]
 8023b92:	2200      	movs	r2, #0
 8023b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8023b98:	2301      	movs	r3, #1
 8023b9a:	e0a9      	b.n	8023cf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023b9c:	68fb      	ldr	r3, [r7, #12]
 8023b9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023ba0:	b29b      	uxth	r3, r3
 8023ba2:	2bff      	cmp	r3, #255	@ 0xff
 8023ba4:	d90e      	bls.n	8023bc4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023ba6:	68fb      	ldr	r3, [r7, #12]
 8023ba8:	22ff      	movs	r2, #255	@ 0xff
 8023baa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8023bac:	68fb      	ldr	r3, [r7, #12]
 8023bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023bb0:	b2da      	uxtb	r2, r3
 8023bb2:	8979      	ldrh	r1, [r7, #10]
 8023bb4:	2300      	movs	r3, #0
 8023bb6:	9300      	str	r3, [sp, #0]
 8023bb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8023bbc:	68f8      	ldr	r0, [r7, #12]
 8023bbe:	f000 fdbf 	bl	8024740 <I2C_TransferConfig>
 8023bc2:	e00f      	b.n	8023be4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8023bc4:	68fb      	ldr	r3, [r7, #12]
 8023bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023bc8:	b29a      	uxth	r2, r3
 8023bca:	68fb      	ldr	r3, [r7, #12]
 8023bcc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8023bce:	68fb      	ldr	r3, [r7, #12]
 8023bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023bd2:	b2da      	uxtb	r2, r3
 8023bd4:	8979      	ldrh	r1, [r7, #10]
 8023bd6:	2300      	movs	r3, #0
 8023bd8:	9300      	str	r3, [sp, #0]
 8023bda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8023bde:	68f8      	ldr	r0, [r7, #12]
 8023be0:	f000 fdae 	bl	8024740 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023be4:	697a      	ldr	r2, [r7, #20]
 8023be6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8023be8:	68f8      	ldr	r0, [r7, #12]
 8023bea:	f000 fbb2 	bl	8024352 <I2C_WaitOnTXISFlagUntilTimeout>
 8023bee:	4603      	mov	r3, r0
 8023bf0:	2b00      	cmp	r3, #0
 8023bf2:	d001      	beq.n	8023bf8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8023bf4:	2301      	movs	r3, #1
 8023bf6:	e07b      	b.n	8023cf0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8023bf8:	68fb      	ldr	r3, [r7, #12]
 8023bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8023bfc:	781a      	ldrb	r2, [r3, #0]
 8023bfe:	68fb      	ldr	r3, [r7, #12]
 8023c00:	681b      	ldr	r3, [r3, #0]
 8023c02:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8023c04:	68fb      	ldr	r3, [r7, #12]
 8023c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8023c08:	1c5a      	adds	r2, r3, #1
 8023c0a:	68fb      	ldr	r3, [r7, #12]
 8023c0c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8023c0e:	68fb      	ldr	r3, [r7, #12]
 8023c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023c12:	b29b      	uxth	r3, r3
 8023c14:	3b01      	subs	r3, #1
 8023c16:	b29a      	uxth	r2, r3
 8023c18:	68fb      	ldr	r3, [r7, #12]
 8023c1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8023c1c:	68fb      	ldr	r3, [r7, #12]
 8023c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023c20:	3b01      	subs	r3, #1
 8023c22:	b29a      	uxth	r2, r3
 8023c24:	68fb      	ldr	r3, [r7, #12]
 8023c26:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023c28:	68fb      	ldr	r3, [r7, #12]
 8023c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023c2c:	b29b      	uxth	r3, r3
 8023c2e:	2b00      	cmp	r3, #0
 8023c30:	d034      	beq.n	8023c9c <HAL_I2C_Mem_Write+0x1c8>
 8023c32:	68fb      	ldr	r3, [r7, #12]
 8023c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023c36:	2b00      	cmp	r3, #0
 8023c38:	d130      	bne.n	8023c9c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8023c3a:	697b      	ldr	r3, [r7, #20]
 8023c3c:	9300      	str	r3, [sp, #0]
 8023c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8023c40:	2200      	movs	r2, #0
 8023c42:	2180      	movs	r1, #128	@ 0x80
 8023c44:	68f8      	ldr	r0, [r7, #12]
 8023c46:	f000 fb2b 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023c4a:	4603      	mov	r3, r0
 8023c4c:	2b00      	cmp	r3, #0
 8023c4e:	d001      	beq.n	8023c54 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8023c50:	2301      	movs	r3, #1
 8023c52:	e04d      	b.n	8023cf0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023c54:	68fb      	ldr	r3, [r7, #12]
 8023c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023c58:	b29b      	uxth	r3, r3
 8023c5a:	2bff      	cmp	r3, #255	@ 0xff
 8023c5c:	d90e      	bls.n	8023c7c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023c5e:	68fb      	ldr	r3, [r7, #12]
 8023c60:	22ff      	movs	r2, #255	@ 0xff
 8023c62:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023c64:	68fb      	ldr	r3, [r7, #12]
 8023c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023c68:	b2da      	uxtb	r2, r3
 8023c6a:	8979      	ldrh	r1, [r7, #10]
 8023c6c:	2300      	movs	r3, #0
 8023c6e:	9300      	str	r3, [sp, #0]
 8023c70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8023c74:	68f8      	ldr	r0, [r7, #12]
 8023c76:	f000 fd63 	bl	8024740 <I2C_TransferConfig>
 8023c7a:	e00f      	b.n	8023c9c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8023c7c:	68fb      	ldr	r3, [r7, #12]
 8023c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023c80:	b29a      	uxth	r2, r3
 8023c82:	68fb      	ldr	r3, [r7, #12]
 8023c84:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023c86:	68fb      	ldr	r3, [r7, #12]
 8023c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023c8a:	b2da      	uxtb	r2, r3
 8023c8c:	8979      	ldrh	r1, [r7, #10]
 8023c8e:	2300      	movs	r3, #0
 8023c90:	9300      	str	r3, [sp, #0]
 8023c92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8023c96:	68f8      	ldr	r0, [r7, #12]
 8023c98:	f000 fd52 	bl	8024740 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8023c9c:	68fb      	ldr	r3, [r7, #12]
 8023c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023ca0:	b29b      	uxth	r3, r3
 8023ca2:	2b00      	cmp	r3, #0
 8023ca4:	d19e      	bne.n	8023be4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023ca6:	697a      	ldr	r2, [r7, #20]
 8023ca8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8023caa:	68f8      	ldr	r0, [r7, #12]
 8023cac:	f000 fb98 	bl	80243e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8023cb0:	4603      	mov	r3, r0
 8023cb2:	2b00      	cmp	r3, #0
 8023cb4:	d001      	beq.n	8023cba <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8023cb6:	2301      	movs	r3, #1
 8023cb8:	e01a      	b.n	8023cf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8023cba:	68fb      	ldr	r3, [r7, #12]
 8023cbc:	681b      	ldr	r3, [r3, #0]
 8023cbe:	2220      	movs	r2, #32
 8023cc0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8023cc2:	68fb      	ldr	r3, [r7, #12]
 8023cc4:	681b      	ldr	r3, [r3, #0]
 8023cc6:	6859      	ldr	r1, [r3, #4]
 8023cc8:	68fb      	ldr	r3, [r7, #12]
 8023cca:	681a      	ldr	r2, [r3, #0]
 8023ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8023cf8 <HAL_I2C_Mem_Write+0x224>)
 8023cce:	400b      	ands	r3, r1
 8023cd0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8023cd2:	68fb      	ldr	r3, [r7, #12]
 8023cd4:	2220      	movs	r2, #32
 8023cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8023cda:	68fb      	ldr	r3, [r7, #12]
 8023cdc:	2200      	movs	r2, #0
 8023cde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8023ce2:	68fb      	ldr	r3, [r7, #12]
 8023ce4:	2200      	movs	r2, #0
 8023ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8023cea:	2300      	movs	r3, #0
 8023cec:	e000      	b.n	8023cf0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8023cee:	2302      	movs	r3, #2
  }
}
 8023cf0:	4618      	mov	r0, r3
 8023cf2:	3718      	adds	r7, #24
 8023cf4:	46bd      	mov	sp, r7
 8023cf6:	bd80      	pop	{r7, pc}
 8023cf8:	fe00e800 	.word	0xfe00e800

08023cfc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8023cfc:	b580      	push	{r7, lr}
 8023cfe:	b088      	sub	sp, #32
 8023d00:	af02      	add	r7, sp, #8
 8023d02:	60f8      	str	r0, [r7, #12]
 8023d04:	4608      	mov	r0, r1
 8023d06:	4611      	mov	r1, r2
 8023d08:	461a      	mov	r2, r3
 8023d0a:	4603      	mov	r3, r0
 8023d0c:	817b      	strh	r3, [r7, #10]
 8023d0e:	460b      	mov	r3, r1
 8023d10:	813b      	strh	r3, [r7, #8]
 8023d12:	4613      	mov	r3, r2
 8023d14:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8023d16:	68fb      	ldr	r3, [r7, #12]
 8023d18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8023d1c:	b2db      	uxtb	r3, r3
 8023d1e:	2b20      	cmp	r3, #32
 8023d20:	f040 80fd 	bne.w	8023f1e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8023d24:	6a3b      	ldr	r3, [r7, #32]
 8023d26:	2b00      	cmp	r3, #0
 8023d28:	d002      	beq.n	8023d30 <HAL_I2C_Mem_Read+0x34>
 8023d2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8023d2c:	2b00      	cmp	r3, #0
 8023d2e:	d105      	bne.n	8023d3c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8023d30:	68fb      	ldr	r3, [r7, #12]
 8023d32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8023d36:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8023d38:	2301      	movs	r3, #1
 8023d3a:	e0f1      	b.n	8023f20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8023d3c:	68fb      	ldr	r3, [r7, #12]
 8023d3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8023d42:	2b01      	cmp	r3, #1
 8023d44:	d101      	bne.n	8023d4a <HAL_I2C_Mem_Read+0x4e>
 8023d46:	2302      	movs	r3, #2
 8023d48:	e0ea      	b.n	8023f20 <HAL_I2C_Mem_Read+0x224>
 8023d4a:	68fb      	ldr	r3, [r7, #12]
 8023d4c:	2201      	movs	r2, #1
 8023d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8023d52:	f7fe fdf1 	bl	8022938 <HAL_GetTick>
 8023d56:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8023d58:	697b      	ldr	r3, [r7, #20]
 8023d5a:	9300      	str	r3, [sp, #0]
 8023d5c:	2319      	movs	r3, #25
 8023d5e:	2201      	movs	r2, #1
 8023d60:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8023d64:	68f8      	ldr	r0, [r7, #12]
 8023d66:	f000 fa9b 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023d6a:	4603      	mov	r3, r0
 8023d6c:	2b00      	cmp	r3, #0
 8023d6e:	d001      	beq.n	8023d74 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8023d70:	2301      	movs	r3, #1
 8023d72:	e0d5      	b.n	8023f20 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8023d74:	68fb      	ldr	r3, [r7, #12]
 8023d76:	2222      	movs	r2, #34	@ 0x22
 8023d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8023d7c:	68fb      	ldr	r3, [r7, #12]
 8023d7e:	2240      	movs	r2, #64	@ 0x40
 8023d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023d84:	68fb      	ldr	r3, [r7, #12]
 8023d86:	2200      	movs	r2, #0
 8023d88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8023d8a:	68fb      	ldr	r3, [r7, #12]
 8023d8c:	6a3a      	ldr	r2, [r7, #32]
 8023d8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8023d90:	68fb      	ldr	r3, [r7, #12]
 8023d92:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8023d94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8023d96:	68fb      	ldr	r3, [r7, #12]
 8023d98:	2200      	movs	r2, #0
 8023d9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8023d9c:	88f8      	ldrh	r0, [r7, #6]
 8023d9e:	893a      	ldrh	r2, [r7, #8]
 8023da0:	8979      	ldrh	r1, [r7, #10]
 8023da2:	697b      	ldr	r3, [r7, #20]
 8023da4:	9301      	str	r3, [sp, #4]
 8023da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8023da8:	9300      	str	r3, [sp, #0]
 8023daa:	4603      	mov	r3, r0
 8023dac:	68f8      	ldr	r0, [r7, #12]
 8023dae:	f000 f9ff 	bl	80241b0 <I2C_RequestMemoryRead>
 8023db2:	4603      	mov	r3, r0
 8023db4:	2b00      	cmp	r3, #0
 8023db6:	d005      	beq.n	8023dc4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8023db8:	68fb      	ldr	r3, [r7, #12]
 8023dba:	2200      	movs	r2, #0
 8023dbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8023dc0:	2301      	movs	r3, #1
 8023dc2:	e0ad      	b.n	8023f20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023dc4:	68fb      	ldr	r3, [r7, #12]
 8023dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023dc8:	b29b      	uxth	r3, r3
 8023dca:	2bff      	cmp	r3, #255	@ 0xff
 8023dcc:	d90e      	bls.n	8023dec <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8023dce:	68fb      	ldr	r3, [r7, #12]
 8023dd0:	22ff      	movs	r2, #255	@ 0xff
 8023dd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8023dd4:	68fb      	ldr	r3, [r7, #12]
 8023dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023dd8:	b2da      	uxtb	r2, r3
 8023dda:	8979      	ldrh	r1, [r7, #10]
 8023ddc:	4b52      	ldr	r3, [pc, #328]	@ (8023f28 <HAL_I2C_Mem_Read+0x22c>)
 8023dde:	9300      	str	r3, [sp, #0]
 8023de0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8023de4:	68f8      	ldr	r0, [r7, #12]
 8023de6:	f000 fcab 	bl	8024740 <I2C_TransferConfig>
 8023dea:	e00f      	b.n	8023e0c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8023dec:	68fb      	ldr	r3, [r7, #12]
 8023dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023df0:	b29a      	uxth	r2, r3
 8023df2:	68fb      	ldr	r3, [r7, #12]
 8023df4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023df6:	68fb      	ldr	r3, [r7, #12]
 8023df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023dfa:	b2da      	uxtb	r2, r3
 8023dfc:	8979      	ldrh	r1, [r7, #10]
 8023dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8023f28 <HAL_I2C_Mem_Read+0x22c>)
 8023e00:	9300      	str	r3, [sp, #0]
 8023e02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8023e06:	68f8      	ldr	r0, [r7, #12]
 8023e08:	f000 fc9a 	bl	8024740 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8023e0c:	697b      	ldr	r3, [r7, #20]
 8023e0e:	9300      	str	r3, [sp, #0]
 8023e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8023e12:	2200      	movs	r2, #0
 8023e14:	2104      	movs	r1, #4
 8023e16:	68f8      	ldr	r0, [r7, #12]
 8023e18:	f000 fa42 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023e1c:	4603      	mov	r3, r0
 8023e1e:	2b00      	cmp	r3, #0
 8023e20:	d001      	beq.n	8023e26 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8023e22:	2301      	movs	r3, #1
 8023e24:	e07c      	b.n	8023f20 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8023e26:	68fb      	ldr	r3, [r7, #12]
 8023e28:	681b      	ldr	r3, [r3, #0]
 8023e2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8023e2c:	68fb      	ldr	r3, [r7, #12]
 8023e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8023e30:	b2d2      	uxtb	r2, r2
 8023e32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8023e34:	68fb      	ldr	r3, [r7, #12]
 8023e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8023e38:	1c5a      	adds	r2, r3, #1
 8023e3a:	68fb      	ldr	r3, [r7, #12]
 8023e3c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8023e3e:	68fb      	ldr	r3, [r7, #12]
 8023e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023e42:	3b01      	subs	r3, #1
 8023e44:	b29a      	uxth	r2, r3
 8023e46:	68fb      	ldr	r3, [r7, #12]
 8023e48:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8023e4a:	68fb      	ldr	r3, [r7, #12]
 8023e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023e4e:	b29b      	uxth	r3, r3
 8023e50:	3b01      	subs	r3, #1
 8023e52:	b29a      	uxth	r2, r3
 8023e54:	68fb      	ldr	r3, [r7, #12]
 8023e56:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8023e58:	68fb      	ldr	r3, [r7, #12]
 8023e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023e5c:	b29b      	uxth	r3, r3
 8023e5e:	2b00      	cmp	r3, #0
 8023e60:	d034      	beq.n	8023ecc <HAL_I2C_Mem_Read+0x1d0>
 8023e62:	68fb      	ldr	r3, [r7, #12]
 8023e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023e66:	2b00      	cmp	r3, #0
 8023e68:	d130      	bne.n	8023ecc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8023e6a:	697b      	ldr	r3, [r7, #20]
 8023e6c:	9300      	str	r3, [sp, #0]
 8023e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8023e70:	2200      	movs	r2, #0
 8023e72:	2180      	movs	r1, #128	@ 0x80
 8023e74:	68f8      	ldr	r0, [r7, #12]
 8023e76:	f000 fa13 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8023e7a:	4603      	mov	r3, r0
 8023e7c:	2b00      	cmp	r3, #0
 8023e7e:	d001      	beq.n	8023e84 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8023e80:	2301      	movs	r3, #1
 8023e82:	e04d      	b.n	8023f20 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8023e84:	68fb      	ldr	r3, [r7, #12]
 8023e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023e88:	b29b      	uxth	r3, r3
 8023e8a:	2bff      	cmp	r3, #255	@ 0xff
 8023e8c:	d90e      	bls.n	8023eac <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8023e8e:	68fb      	ldr	r3, [r7, #12]
 8023e90:	22ff      	movs	r2, #255	@ 0xff
 8023e92:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8023e94:	68fb      	ldr	r3, [r7, #12]
 8023e96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023e98:	b2da      	uxtb	r2, r3
 8023e9a:	8979      	ldrh	r1, [r7, #10]
 8023e9c:	2300      	movs	r3, #0
 8023e9e:	9300      	str	r3, [sp, #0]
 8023ea0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8023ea4:	68f8      	ldr	r0, [r7, #12]
 8023ea6:	f000 fc4b 	bl	8024740 <I2C_TransferConfig>
 8023eaa:	e00f      	b.n	8023ecc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8023eac:	68fb      	ldr	r3, [r7, #12]
 8023eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023eb0:	b29a      	uxth	r2, r3
 8023eb2:	68fb      	ldr	r3, [r7, #12]
 8023eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8023eb6:	68fb      	ldr	r3, [r7, #12]
 8023eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8023eba:	b2da      	uxtb	r2, r3
 8023ebc:	8979      	ldrh	r1, [r7, #10]
 8023ebe:	2300      	movs	r3, #0
 8023ec0:	9300      	str	r3, [sp, #0]
 8023ec2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8023ec6:	68f8      	ldr	r0, [r7, #12]
 8023ec8:	f000 fc3a 	bl	8024740 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8023ecc:	68fb      	ldr	r3, [r7, #12]
 8023ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8023ed0:	b29b      	uxth	r3, r3
 8023ed2:	2b00      	cmp	r3, #0
 8023ed4:	d19a      	bne.n	8023e0c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8023ed6:	697a      	ldr	r2, [r7, #20]
 8023ed8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8023eda:	68f8      	ldr	r0, [r7, #12]
 8023edc:	f000 fa80 	bl	80243e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8023ee0:	4603      	mov	r3, r0
 8023ee2:	2b00      	cmp	r3, #0
 8023ee4:	d001      	beq.n	8023eea <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8023ee6:	2301      	movs	r3, #1
 8023ee8:	e01a      	b.n	8023f20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8023eea:	68fb      	ldr	r3, [r7, #12]
 8023eec:	681b      	ldr	r3, [r3, #0]
 8023eee:	2220      	movs	r2, #32
 8023ef0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8023ef2:	68fb      	ldr	r3, [r7, #12]
 8023ef4:	681b      	ldr	r3, [r3, #0]
 8023ef6:	6859      	ldr	r1, [r3, #4]
 8023ef8:	68fb      	ldr	r3, [r7, #12]
 8023efa:	681a      	ldr	r2, [r3, #0]
 8023efc:	4b0b      	ldr	r3, [pc, #44]	@ (8023f2c <HAL_I2C_Mem_Read+0x230>)
 8023efe:	400b      	ands	r3, r1
 8023f00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8023f02:	68fb      	ldr	r3, [r7, #12]
 8023f04:	2220      	movs	r2, #32
 8023f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8023f0a:	68fb      	ldr	r3, [r7, #12]
 8023f0c:	2200      	movs	r2, #0
 8023f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8023f12:	68fb      	ldr	r3, [r7, #12]
 8023f14:	2200      	movs	r2, #0
 8023f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8023f1a:	2300      	movs	r3, #0
 8023f1c:	e000      	b.n	8023f20 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8023f1e:	2302      	movs	r3, #2
  }
}
 8023f20:	4618      	mov	r0, r3
 8023f22:	3718      	adds	r7, #24
 8023f24:	46bd      	mov	sp, r7
 8023f26:	bd80      	pop	{r7, pc}
 8023f28:	80002400 	.word	0x80002400
 8023f2c:	fe00e800 	.word	0xfe00e800

08023f30 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8023f30:	b580      	push	{r7, lr}
 8023f32:	b08a      	sub	sp, #40	@ 0x28
 8023f34:	af02      	add	r7, sp, #8
 8023f36:	60f8      	str	r0, [r7, #12]
 8023f38:	607a      	str	r2, [r7, #4]
 8023f3a:	603b      	str	r3, [r7, #0]
 8023f3c:	460b      	mov	r3, r1
 8023f3e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8023f40:	2300      	movs	r3, #0
 8023f42:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8023f44:	68fb      	ldr	r3, [r7, #12]
 8023f46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8023f4a:	b2db      	uxtb	r3, r3
 8023f4c:	2b20      	cmp	r3, #32
 8023f4e:	f040 80d6 	bne.w	80240fe <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8023f52:	68fb      	ldr	r3, [r7, #12]
 8023f54:	681b      	ldr	r3, [r3, #0]
 8023f56:	699b      	ldr	r3, [r3, #24]
 8023f58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8023f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8023f60:	d101      	bne.n	8023f66 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8023f62:	2302      	movs	r3, #2
 8023f64:	e0cc      	b.n	8024100 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8023f66:	68fb      	ldr	r3, [r7, #12]
 8023f68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8023f6c:	2b01      	cmp	r3, #1
 8023f6e:	d101      	bne.n	8023f74 <HAL_I2C_IsDeviceReady+0x44>
 8023f70:	2302      	movs	r3, #2
 8023f72:	e0c5      	b.n	8024100 <HAL_I2C_IsDeviceReady+0x1d0>
 8023f74:	68fb      	ldr	r3, [r7, #12]
 8023f76:	2201      	movs	r2, #1
 8023f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8023f7c:	68fb      	ldr	r3, [r7, #12]
 8023f7e:	2224      	movs	r2, #36	@ 0x24
 8023f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8023f84:	68fb      	ldr	r3, [r7, #12]
 8023f86:	2200      	movs	r2, #0
 8023f88:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8023f8a:	68fb      	ldr	r3, [r7, #12]
 8023f8c:	68db      	ldr	r3, [r3, #12]
 8023f8e:	2b01      	cmp	r3, #1
 8023f90:	d107      	bne.n	8023fa2 <HAL_I2C_IsDeviceReady+0x72>
 8023f92:	897b      	ldrh	r3, [r7, #10]
 8023f94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8023f98:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8023f9c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8023fa0:	e006      	b.n	8023fb0 <HAL_I2C_IsDeviceReady+0x80>
 8023fa2:	897b      	ldrh	r3, [r7, #10]
 8023fa4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8023fa8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8023fac:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8023fb0:	68fa      	ldr	r2, [r7, #12]
 8023fb2:	6812      	ldr	r2, [r2, #0]
 8023fb4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8023fb6:	f7fe fcbf 	bl	8022938 <HAL_GetTick>
 8023fba:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8023fbc:	68fb      	ldr	r3, [r7, #12]
 8023fbe:	681b      	ldr	r3, [r3, #0]
 8023fc0:	699b      	ldr	r3, [r3, #24]
 8023fc2:	f003 0320 	and.w	r3, r3, #32
 8023fc6:	2b20      	cmp	r3, #32
 8023fc8:	bf0c      	ite	eq
 8023fca:	2301      	moveq	r3, #1
 8023fcc:	2300      	movne	r3, #0
 8023fce:	b2db      	uxtb	r3, r3
 8023fd0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8023fd2:	68fb      	ldr	r3, [r7, #12]
 8023fd4:	681b      	ldr	r3, [r3, #0]
 8023fd6:	699b      	ldr	r3, [r3, #24]
 8023fd8:	f003 0310 	and.w	r3, r3, #16
 8023fdc:	2b10      	cmp	r3, #16
 8023fde:	bf0c      	ite	eq
 8023fe0:	2301      	moveq	r3, #1
 8023fe2:	2300      	movne	r3, #0
 8023fe4:	b2db      	uxtb	r3, r3
 8023fe6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8023fe8:	e034      	b.n	8024054 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8023fea:	683b      	ldr	r3, [r7, #0]
 8023fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023ff0:	d01a      	beq.n	8024028 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8023ff2:	f7fe fca1 	bl	8022938 <HAL_GetTick>
 8023ff6:	4602      	mov	r2, r0
 8023ff8:	69bb      	ldr	r3, [r7, #24]
 8023ffa:	1ad3      	subs	r3, r2, r3
 8023ffc:	683a      	ldr	r2, [r7, #0]
 8023ffe:	429a      	cmp	r2, r3
 8024000:	d302      	bcc.n	8024008 <HAL_I2C_IsDeviceReady+0xd8>
 8024002:	683b      	ldr	r3, [r7, #0]
 8024004:	2b00      	cmp	r3, #0
 8024006:	d10f      	bne.n	8024028 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8024008:	68fb      	ldr	r3, [r7, #12]
 802400a:	2220      	movs	r2, #32
 802400c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8024010:	68fb      	ldr	r3, [r7, #12]
 8024012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8024014:	f043 0220 	orr.w	r2, r3, #32
 8024018:	68fb      	ldr	r3, [r7, #12]
 802401a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 802401c:	68fb      	ldr	r3, [r7, #12]
 802401e:	2200      	movs	r2, #0
 8024020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8024024:	2301      	movs	r3, #1
 8024026:	e06b      	b.n	8024100 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8024028:	68fb      	ldr	r3, [r7, #12]
 802402a:	681b      	ldr	r3, [r3, #0]
 802402c:	699b      	ldr	r3, [r3, #24]
 802402e:	f003 0320 	and.w	r3, r3, #32
 8024032:	2b20      	cmp	r3, #32
 8024034:	bf0c      	ite	eq
 8024036:	2301      	moveq	r3, #1
 8024038:	2300      	movne	r3, #0
 802403a:	b2db      	uxtb	r3, r3
 802403c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 802403e:	68fb      	ldr	r3, [r7, #12]
 8024040:	681b      	ldr	r3, [r3, #0]
 8024042:	699b      	ldr	r3, [r3, #24]
 8024044:	f003 0310 	and.w	r3, r3, #16
 8024048:	2b10      	cmp	r3, #16
 802404a:	bf0c      	ite	eq
 802404c:	2301      	moveq	r3, #1
 802404e:	2300      	movne	r3, #0
 8024050:	b2db      	uxtb	r3, r3
 8024052:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8024054:	7ffb      	ldrb	r3, [r7, #31]
 8024056:	2b00      	cmp	r3, #0
 8024058:	d102      	bne.n	8024060 <HAL_I2C_IsDeviceReady+0x130>
 802405a:	7fbb      	ldrb	r3, [r7, #30]
 802405c:	2b00      	cmp	r3, #0
 802405e:	d0c4      	beq.n	8023fea <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8024060:	68fb      	ldr	r3, [r7, #12]
 8024062:	681b      	ldr	r3, [r3, #0]
 8024064:	699b      	ldr	r3, [r3, #24]
 8024066:	f003 0310 	and.w	r3, r3, #16
 802406a:	2b10      	cmp	r3, #16
 802406c:	d01a      	beq.n	80240a4 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 802406e:	69bb      	ldr	r3, [r7, #24]
 8024070:	9300      	str	r3, [sp, #0]
 8024072:	683b      	ldr	r3, [r7, #0]
 8024074:	2200      	movs	r2, #0
 8024076:	2120      	movs	r1, #32
 8024078:	68f8      	ldr	r0, [r7, #12]
 802407a:	f000 f911 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 802407e:	4603      	mov	r3, r0
 8024080:	2b00      	cmp	r3, #0
 8024082:	d001      	beq.n	8024088 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8024084:	2301      	movs	r3, #1
 8024086:	e03b      	b.n	8024100 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8024088:	68fb      	ldr	r3, [r7, #12]
 802408a:	681b      	ldr	r3, [r3, #0]
 802408c:	2220      	movs	r2, #32
 802408e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8024090:	68fb      	ldr	r3, [r7, #12]
 8024092:	2220      	movs	r2, #32
 8024094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8024098:	68fb      	ldr	r3, [r7, #12]
 802409a:	2200      	movs	r2, #0
 802409c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80240a0:	2300      	movs	r3, #0
 80240a2:	e02d      	b.n	8024100 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80240a4:	69bb      	ldr	r3, [r7, #24]
 80240a6:	9300      	str	r3, [sp, #0]
 80240a8:	683b      	ldr	r3, [r7, #0]
 80240aa:	2200      	movs	r2, #0
 80240ac:	2120      	movs	r1, #32
 80240ae:	68f8      	ldr	r0, [r7, #12]
 80240b0:	f000 f8f6 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 80240b4:	4603      	mov	r3, r0
 80240b6:	2b00      	cmp	r3, #0
 80240b8:	d001      	beq.n	80240be <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80240ba:	2301      	movs	r3, #1
 80240bc:	e020      	b.n	8024100 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80240be:	68fb      	ldr	r3, [r7, #12]
 80240c0:	681b      	ldr	r3, [r3, #0]
 80240c2:	2210      	movs	r2, #16
 80240c4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80240c6:	68fb      	ldr	r3, [r7, #12]
 80240c8:	681b      	ldr	r3, [r3, #0]
 80240ca:	2220      	movs	r2, #32
 80240cc:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80240ce:	697b      	ldr	r3, [r7, #20]
 80240d0:	3301      	adds	r3, #1
 80240d2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80240d4:	697b      	ldr	r3, [r7, #20]
 80240d6:	687a      	ldr	r2, [r7, #4]
 80240d8:	429a      	cmp	r2, r3
 80240da:	f63f af56 	bhi.w	8023f8a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80240de:	68fb      	ldr	r3, [r7, #12]
 80240e0:	2220      	movs	r2, #32
 80240e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80240e6:	68fb      	ldr	r3, [r7, #12]
 80240e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80240ea:	f043 0220 	orr.w	r2, r3, #32
 80240ee:	68fb      	ldr	r3, [r7, #12]
 80240f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80240f2:	68fb      	ldr	r3, [r7, #12]
 80240f4:	2200      	movs	r2, #0
 80240f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80240fa:	2301      	movs	r3, #1
 80240fc:	e000      	b.n	8024100 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80240fe:	2302      	movs	r3, #2
  }
}
 8024100:	4618      	mov	r0, r3
 8024102:	3720      	adds	r7, #32
 8024104:	46bd      	mov	sp, r7
 8024106:	bd80      	pop	{r7, pc}

08024108 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8024108:	b580      	push	{r7, lr}
 802410a:	b086      	sub	sp, #24
 802410c:	af02      	add	r7, sp, #8
 802410e:	60f8      	str	r0, [r7, #12]
 8024110:	4608      	mov	r0, r1
 8024112:	4611      	mov	r1, r2
 8024114:	461a      	mov	r2, r3
 8024116:	4603      	mov	r3, r0
 8024118:	817b      	strh	r3, [r7, #10]
 802411a:	460b      	mov	r3, r1
 802411c:	813b      	strh	r3, [r7, #8]
 802411e:	4613      	mov	r3, r2
 8024120:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8024122:	88fb      	ldrh	r3, [r7, #6]
 8024124:	b2da      	uxtb	r2, r3
 8024126:	8979      	ldrh	r1, [r7, #10]
 8024128:	4b20      	ldr	r3, [pc, #128]	@ (80241ac <I2C_RequestMemoryWrite+0xa4>)
 802412a:	9300      	str	r3, [sp, #0]
 802412c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8024130:	68f8      	ldr	r0, [r7, #12]
 8024132:	f000 fb05 	bl	8024740 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8024136:	69fa      	ldr	r2, [r7, #28]
 8024138:	69b9      	ldr	r1, [r7, #24]
 802413a:	68f8      	ldr	r0, [r7, #12]
 802413c:	f000 f909 	bl	8024352 <I2C_WaitOnTXISFlagUntilTimeout>
 8024140:	4603      	mov	r3, r0
 8024142:	2b00      	cmp	r3, #0
 8024144:	d001      	beq.n	802414a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8024146:	2301      	movs	r3, #1
 8024148:	e02c      	b.n	80241a4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 802414a:	88fb      	ldrh	r3, [r7, #6]
 802414c:	2b01      	cmp	r3, #1
 802414e:	d105      	bne.n	802415c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8024150:	893b      	ldrh	r3, [r7, #8]
 8024152:	b2da      	uxtb	r2, r3
 8024154:	68fb      	ldr	r3, [r7, #12]
 8024156:	681b      	ldr	r3, [r3, #0]
 8024158:	629a      	str	r2, [r3, #40]	@ 0x28
 802415a:	e015      	b.n	8024188 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 802415c:	893b      	ldrh	r3, [r7, #8]
 802415e:	0a1b      	lsrs	r3, r3, #8
 8024160:	b29b      	uxth	r3, r3
 8024162:	b2da      	uxtb	r2, r3
 8024164:	68fb      	ldr	r3, [r7, #12]
 8024166:	681b      	ldr	r3, [r3, #0]
 8024168:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 802416a:	69fa      	ldr	r2, [r7, #28]
 802416c:	69b9      	ldr	r1, [r7, #24]
 802416e:	68f8      	ldr	r0, [r7, #12]
 8024170:	f000 f8ef 	bl	8024352 <I2C_WaitOnTXISFlagUntilTimeout>
 8024174:	4603      	mov	r3, r0
 8024176:	2b00      	cmp	r3, #0
 8024178:	d001      	beq.n	802417e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 802417a:	2301      	movs	r3, #1
 802417c:	e012      	b.n	80241a4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 802417e:	893b      	ldrh	r3, [r7, #8]
 8024180:	b2da      	uxtb	r2, r3
 8024182:	68fb      	ldr	r3, [r7, #12]
 8024184:	681b      	ldr	r3, [r3, #0]
 8024186:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8024188:	69fb      	ldr	r3, [r7, #28]
 802418a:	9300      	str	r3, [sp, #0]
 802418c:	69bb      	ldr	r3, [r7, #24]
 802418e:	2200      	movs	r2, #0
 8024190:	2180      	movs	r1, #128	@ 0x80
 8024192:	68f8      	ldr	r0, [r7, #12]
 8024194:	f000 f884 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 8024198:	4603      	mov	r3, r0
 802419a:	2b00      	cmp	r3, #0
 802419c:	d001      	beq.n	80241a2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 802419e:	2301      	movs	r3, #1
 80241a0:	e000      	b.n	80241a4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80241a2:	2300      	movs	r3, #0
}
 80241a4:	4618      	mov	r0, r3
 80241a6:	3710      	adds	r7, #16
 80241a8:	46bd      	mov	sp, r7
 80241aa:	bd80      	pop	{r7, pc}
 80241ac:	80002000 	.word	0x80002000

080241b0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80241b0:	b580      	push	{r7, lr}
 80241b2:	b086      	sub	sp, #24
 80241b4:	af02      	add	r7, sp, #8
 80241b6:	60f8      	str	r0, [r7, #12]
 80241b8:	4608      	mov	r0, r1
 80241ba:	4611      	mov	r1, r2
 80241bc:	461a      	mov	r2, r3
 80241be:	4603      	mov	r3, r0
 80241c0:	817b      	strh	r3, [r7, #10]
 80241c2:	460b      	mov	r3, r1
 80241c4:	813b      	strh	r3, [r7, #8]
 80241c6:	4613      	mov	r3, r2
 80241c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80241ca:	88fb      	ldrh	r3, [r7, #6]
 80241cc:	b2da      	uxtb	r2, r3
 80241ce:	8979      	ldrh	r1, [r7, #10]
 80241d0:	4b20      	ldr	r3, [pc, #128]	@ (8024254 <I2C_RequestMemoryRead+0xa4>)
 80241d2:	9300      	str	r3, [sp, #0]
 80241d4:	2300      	movs	r3, #0
 80241d6:	68f8      	ldr	r0, [r7, #12]
 80241d8:	f000 fab2 	bl	8024740 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80241dc:	69fa      	ldr	r2, [r7, #28]
 80241de:	69b9      	ldr	r1, [r7, #24]
 80241e0:	68f8      	ldr	r0, [r7, #12]
 80241e2:	f000 f8b6 	bl	8024352 <I2C_WaitOnTXISFlagUntilTimeout>
 80241e6:	4603      	mov	r3, r0
 80241e8:	2b00      	cmp	r3, #0
 80241ea:	d001      	beq.n	80241f0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80241ec:	2301      	movs	r3, #1
 80241ee:	e02c      	b.n	802424a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80241f0:	88fb      	ldrh	r3, [r7, #6]
 80241f2:	2b01      	cmp	r3, #1
 80241f4:	d105      	bne.n	8024202 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80241f6:	893b      	ldrh	r3, [r7, #8]
 80241f8:	b2da      	uxtb	r2, r3
 80241fa:	68fb      	ldr	r3, [r7, #12]
 80241fc:	681b      	ldr	r3, [r3, #0]
 80241fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8024200:	e015      	b.n	802422e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8024202:	893b      	ldrh	r3, [r7, #8]
 8024204:	0a1b      	lsrs	r3, r3, #8
 8024206:	b29b      	uxth	r3, r3
 8024208:	b2da      	uxtb	r2, r3
 802420a:	68fb      	ldr	r3, [r7, #12]
 802420c:	681b      	ldr	r3, [r3, #0]
 802420e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8024210:	69fa      	ldr	r2, [r7, #28]
 8024212:	69b9      	ldr	r1, [r7, #24]
 8024214:	68f8      	ldr	r0, [r7, #12]
 8024216:	f000 f89c 	bl	8024352 <I2C_WaitOnTXISFlagUntilTimeout>
 802421a:	4603      	mov	r3, r0
 802421c:	2b00      	cmp	r3, #0
 802421e:	d001      	beq.n	8024224 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8024220:	2301      	movs	r3, #1
 8024222:	e012      	b.n	802424a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8024224:	893b      	ldrh	r3, [r7, #8]
 8024226:	b2da      	uxtb	r2, r3
 8024228:	68fb      	ldr	r3, [r7, #12]
 802422a:	681b      	ldr	r3, [r3, #0]
 802422c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 802422e:	69fb      	ldr	r3, [r7, #28]
 8024230:	9300      	str	r3, [sp, #0]
 8024232:	69bb      	ldr	r3, [r7, #24]
 8024234:	2200      	movs	r2, #0
 8024236:	2140      	movs	r1, #64	@ 0x40
 8024238:	68f8      	ldr	r0, [r7, #12]
 802423a:	f000 f831 	bl	80242a0 <I2C_WaitOnFlagUntilTimeout>
 802423e:	4603      	mov	r3, r0
 8024240:	2b00      	cmp	r3, #0
 8024242:	d001      	beq.n	8024248 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8024244:	2301      	movs	r3, #1
 8024246:	e000      	b.n	802424a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8024248:	2300      	movs	r3, #0
}
 802424a:	4618      	mov	r0, r3
 802424c:	3710      	adds	r7, #16
 802424e:	46bd      	mov	sp, r7
 8024250:	bd80      	pop	{r7, pc}
 8024252:	bf00      	nop
 8024254:	80002000 	.word	0x80002000

08024258 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8024258:	b480      	push	{r7}
 802425a:	b083      	sub	sp, #12
 802425c:	af00      	add	r7, sp, #0
 802425e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8024260:	687b      	ldr	r3, [r7, #4]
 8024262:	681b      	ldr	r3, [r3, #0]
 8024264:	699b      	ldr	r3, [r3, #24]
 8024266:	f003 0302 	and.w	r3, r3, #2
 802426a:	2b02      	cmp	r3, #2
 802426c:	d103      	bne.n	8024276 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 802426e:	687b      	ldr	r3, [r7, #4]
 8024270:	681b      	ldr	r3, [r3, #0]
 8024272:	2200      	movs	r2, #0
 8024274:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8024276:	687b      	ldr	r3, [r7, #4]
 8024278:	681b      	ldr	r3, [r3, #0]
 802427a:	699b      	ldr	r3, [r3, #24]
 802427c:	f003 0301 	and.w	r3, r3, #1
 8024280:	2b01      	cmp	r3, #1
 8024282:	d007      	beq.n	8024294 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8024284:	687b      	ldr	r3, [r7, #4]
 8024286:	681b      	ldr	r3, [r3, #0]
 8024288:	699a      	ldr	r2, [r3, #24]
 802428a:	687b      	ldr	r3, [r7, #4]
 802428c:	681b      	ldr	r3, [r3, #0]
 802428e:	f042 0201 	orr.w	r2, r2, #1
 8024292:	619a      	str	r2, [r3, #24]
  }
}
 8024294:	bf00      	nop
 8024296:	370c      	adds	r7, #12
 8024298:	46bd      	mov	sp, r7
 802429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802429e:	4770      	bx	lr

080242a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80242a0:	b580      	push	{r7, lr}
 80242a2:	b084      	sub	sp, #16
 80242a4:	af00      	add	r7, sp, #0
 80242a6:	60f8      	str	r0, [r7, #12]
 80242a8:	60b9      	str	r1, [r7, #8]
 80242aa:	603b      	str	r3, [r7, #0]
 80242ac:	4613      	mov	r3, r2
 80242ae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80242b0:	e03b      	b.n	802432a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80242b2:	69ba      	ldr	r2, [r7, #24]
 80242b4:	6839      	ldr	r1, [r7, #0]
 80242b6:	68f8      	ldr	r0, [r7, #12]
 80242b8:	f000 f962 	bl	8024580 <I2C_IsErrorOccurred>
 80242bc:	4603      	mov	r3, r0
 80242be:	2b00      	cmp	r3, #0
 80242c0:	d001      	beq.n	80242c6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80242c2:	2301      	movs	r3, #1
 80242c4:	e041      	b.n	802434a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80242c6:	683b      	ldr	r3, [r7, #0]
 80242c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80242cc:	d02d      	beq.n	802432a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80242ce:	f7fe fb33 	bl	8022938 <HAL_GetTick>
 80242d2:	4602      	mov	r2, r0
 80242d4:	69bb      	ldr	r3, [r7, #24]
 80242d6:	1ad3      	subs	r3, r2, r3
 80242d8:	683a      	ldr	r2, [r7, #0]
 80242da:	429a      	cmp	r2, r3
 80242dc:	d302      	bcc.n	80242e4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80242de:	683b      	ldr	r3, [r7, #0]
 80242e0:	2b00      	cmp	r3, #0
 80242e2:	d122      	bne.n	802432a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80242e4:	68fb      	ldr	r3, [r7, #12]
 80242e6:	681b      	ldr	r3, [r3, #0]
 80242e8:	699a      	ldr	r2, [r3, #24]
 80242ea:	68bb      	ldr	r3, [r7, #8]
 80242ec:	4013      	ands	r3, r2
 80242ee:	68ba      	ldr	r2, [r7, #8]
 80242f0:	429a      	cmp	r2, r3
 80242f2:	bf0c      	ite	eq
 80242f4:	2301      	moveq	r3, #1
 80242f6:	2300      	movne	r3, #0
 80242f8:	b2db      	uxtb	r3, r3
 80242fa:	461a      	mov	r2, r3
 80242fc:	79fb      	ldrb	r3, [r7, #7]
 80242fe:	429a      	cmp	r2, r3
 8024300:	d113      	bne.n	802432a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8024302:	68fb      	ldr	r3, [r7, #12]
 8024304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8024306:	f043 0220 	orr.w	r2, r3, #32
 802430a:	68fb      	ldr	r3, [r7, #12]
 802430c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 802430e:	68fb      	ldr	r3, [r7, #12]
 8024310:	2220      	movs	r2, #32
 8024312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8024316:	68fb      	ldr	r3, [r7, #12]
 8024318:	2200      	movs	r2, #0
 802431a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 802431e:	68fb      	ldr	r3, [r7, #12]
 8024320:	2200      	movs	r2, #0
 8024322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8024326:	2301      	movs	r3, #1
 8024328:	e00f      	b.n	802434a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 802432a:	68fb      	ldr	r3, [r7, #12]
 802432c:	681b      	ldr	r3, [r3, #0]
 802432e:	699a      	ldr	r2, [r3, #24]
 8024330:	68bb      	ldr	r3, [r7, #8]
 8024332:	4013      	ands	r3, r2
 8024334:	68ba      	ldr	r2, [r7, #8]
 8024336:	429a      	cmp	r2, r3
 8024338:	bf0c      	ite	eq
 802433a:	2301      	moveq	r3, #1
 802433c:	2300      	movne	r3, #0
 802433e:	b2db      	uxtb	r3, r3
 8024340:	461a      	mov	r2, r3
 8024342:	79fb      	ldrb	r3, [r7, #7]
 8024344:	429a      	cmp	r2, r3
 8024346:	d0b4      	beq.n	80242b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8024348:	2300      	movs	r3, #0
}
 802434a:	4618      	mov	r0, r3
 802434c:	3710      	adds	r7, #16
 802434e:	46bd      	mov	sp, r7
 8024350:	bd80      	pop	{r7, pc}

08024352 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8024352:	b580      	push	{r7, lr}
 8024354:	b084      	sub	sp, #16
 8024356:	af00      	add	r7, sp, #0
 8024358:	60f8      	str	r0, [r7, #12]
 802435a:	60b9      	str	r1, [r7, #8]
 802435c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 802435e:	e033      	b.n	80243c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8024360:	687a      	ldr	r2, [r7, #4]
 8024362:	68b9      	ldr	r1, [r7, #8]
 8024364:	68f8      	ldr	r0, [r7, #12]
 8024366:	f000 f90b 	bl	8024580 <I2C_IsErrorOccurred>
 802436a:	4603      	mov	r3, r0
 802436c:	2b00      	cmp	r3, #0
 802436e:	d001      	beq.n	8024374 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8024370:	2301      	movs	r3, #1
 8024372:	e031      	b.n	80243d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8024374:	68bb      	ldr	r3, [r7, #8]
 8024376:	f1b3 3fff 	cmp.w	r3, #4294967295
 802437a:	d025      	beq.n	80243c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 802437c:	f7fe fadc 	bl	8022938 <HAL_GetTick>
 8024380:	4602      	mov	r2, r0
 8024382:	687b      	ldr	r3, [r7, #4]
 8024384:	1ad3      	subs	r3, r2, r3
 8024386:	68ba      	ldr	r2, [r7, #8]
 8024388:	429a      	cmp	r2, r3
 802438a:	d302      	bcc.n	8024392 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 802438c:	68bb      	ldr	r3, [r7, #8]
 802438e:	2b00      	cmp	r3, #0
 8024390:	d11a      	bne.n	80243c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8024392:	68fb      	ldr	r3, [r7, #12]
 8024394:	681b      	ldr	r3, [r3, #0]
 8024396:	699b      	ldr	r3, [r3, #24]
 8024398:	f003 0302 	and.w	r3, r3, #2
 802439c:	2b02      	cmp	r3, #2
 802439e:	d013      	beq.n	80243c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80243a0:	68fb      	ldr	r3, [r7, #12]
 80243a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80243a4:	f043 0220 	orr.w	r2, r3, #32
 80243a8:	68fb      	ldr	r3, [r7, #12]
 80243aa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80243ac:	68fb      	ldr	r3, [r7, #12]
 80243ae:	2220      	movs	r2, #32
 80243b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80243b4:	68fb      	ldr	r3, [r7, #12]
 80243b6:	2200      	movs	r2, #0
 80243b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80243bc:	68fb      	ldr	r3, [r7, #12]
 80243be:	2200      	movs	r2, #0
 80243c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80243c4:	2301      	movs	r3, #1
 80243c6:	e007      	b.n	80243d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80243c8:	68fb      	ldr	r3, [r7, #12]
 80243ca:	681b      	ldr	r3, [r3, #0]
 80243cc:	699b      	ldr	r3, [r3, #24]
 80243ce:	f003 0302 	and.w	r3, r3, #2
 80243d2:	2b02      	cmp	r3, #2
 80243d4:	d1c4      	bne.n	8024360 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80243d6:	2300      	movs	r3, #0
}
 80243d8:	4618      	mov	r0, r3
 80243da:	3710      	adds	r7, #16
 80243dc:	46bd      	mov	sp, r7
 80243de:	bd80      	pop	{r7, pc}

080243e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80243e0:	b580      	push	{r7, lr}
 80243e2:	b084      	sub	sp, #16
 80243e4:	af00      	add	r7, sp, #0
 80243e6:	60f8      	str	r0, [r7, #12]
 80243e8:	60b9      	str	r1, [r7, #8]
 80243ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80243ec:	e02f      	b.n	802444e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80243ee:	687a      	ldr	r2, [r7, #4]
 80243f0:	68b9      	ldr	r1, [r7, #8]
 80243f2:	68f8      	ldr	r0, [r7, #12]
 80243f4:	f000 f8c4 	bl	8024580 <I2C_IsErrorOccurred>
 80243f8:	4603      	mov	r3, r0
 80243fa:	2b00      	cmp	r3, #0
 80243fc:	d001      	beq.n	8024402 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80243fe:	2301      	movs	r3, #1
 8024400:	e02d      	b.n	802445e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8024402:	f7fe fa99 	bl	8022938 <HAL_GetTick>
 8024406:	4602      	mov	r2, r0
 8024408:	687b      	ldr	r3, [r7, #4]
 802440a:	1ad3      	subs	r3, r2, r3
 802440c:	68ba      	ldr	r2, [r7, #8]
 802440e:	429a      	cmp	r2, r3
 8024410:	d302      	bcc.n	8024418 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8024412:	68bb      	ldr	r3, [r7, #8]
 8024414:	2b00      	cmp	r3, #0
 8024416:	d11a      	bne.n	802444e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8024418:	68fb      	ldr	r3, [r7, #12]
 802441a:	681b      	ldr	r3, [r3, #0]
 802441c:	699b      	ldr	r3, [r3, #24]
 802441e:	f003 0320 	and.w	r3, r3, #32
 8024422:	2b20      	cmp	r3, #32
 8024424:	d013      	beq.n	802444e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8024426:	68fb      	ldr	r3, [r7, #12]
 8024428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802442a:	f043 0220 	orr.w	r2, r3, #32
 802442e:	68fb      	ldr	r3, [r7, #12]
 8024430:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8024432:	68fb      	ldr	r3, [r7, #12]
 8024434:	2220      	movs	r2, #32
 8024436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 802443a:	68fb      	ldr	r3, [r7, #12]
 802443c:	2200      	movs	r2, #0
 802443e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8024442:	68fb      	ldr	r3, [r7, #12]
 8024444:	2200      	movs	r2, #0
 8024446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 802444a:	2301      	movs	r3, #1
 802444c:	e007      	b.n	802445e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 802444e:	68fb      	ldr	r3, [r7, #12]
 8024450:	681b      	ldr	r3, [r3, #0]
 8024452:	699b      	ldr	r3, [r3, #24]
 8024454:	f003 0320 	and.w	r3, r3, #32
 8024458:	2b20      	cmp	r3, #32
 802445a:	d1c8      	bne.n	80243ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 802445c:	2300      	movs	r3, #0
}
 802445e:	4618      	mov	r0, r3
 8024460:	3710      	adds	r7, #16
 8024462:	46bd      	mov	sp, r7
 8024464:	bd80      	pop	{r7, pc}
	...

08024468 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8024468:	b580      	push	{r7, lr}
 802446a:	b086      	sub	sp, #24
 802446c:	af00      	add	r7, sp, #0
 802446e:	60f8      	str	r0, [r7, #12]
 8024470:	60b9      	str	r1, [r7, #8]
 8024472:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8024474:	2300      	movs	r3, #0
 8024476:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8024478:	e071      	b.n	802455e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 802447a:	687a      	ldr	r2, [r7, #4]
 802447c:	68b9      	ldr	r1, [r7, #8]
 802447e:	68f8      	ldr	r0, [r7, #12]
 8024480:	f000 f87e 	bl	8024580 <I2C_IsErrorOccurred>
 8024484:	4603      	mov	r3, r0
 8024486:	2b00      	cmp	r3, #0
 8024488:	d001      	beq.n	802448e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 802448a:	2301      	movs	r3, #1
 802448c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 802448e:	68fb      	ldr	r3, [r7, #12]
 8024490:	681b      	ldr	r3, [r3, #0]
 8024492:	699b      	ldr	r3, [r3, #24]
 8024494:	f003 0320 	and.w	r3, r3, #32
 8024498:	2b20      	cmp	r3, #32
 802449a:	d13b      	bne.n	8024514 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 802449c:	7dfb      	ldrb	r3, [r7, #23]
 802449e:	2b00      	cmp	r3, #0
 80244a0:	d138      	bne.n	8024514 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80244a2:	68fb      	ldr	r3, [r7, #12]
 80244a4:	681b      	ldr	r3, [r3, #0]
 80244a6:	699b      	ldr	r3, [r3, #24]
 80244a8:	f003 0304 	and.w	r3, r3, #4
 80244ac:	2b04      	cmp	r3, #4
 80244ae:	d105      	bne.n	80244bc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80244b0:	68fb      	ldr	r3, [r7, #12]
 80244b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80244b4:	2b00      	cmp	r3, #0
 80244b6:	d001      	beq.n	80244bc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80244b8:	2300      	movs	r3, #0
 80244ba:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80244bc:	68fb      	ldr	r3, [r7, #12]
 80244be:	681b      	ldr	r3, [r3, #0]
 80244c0:	699b      	ldr	r3, [r3, #24]
 80244c2:	f003 0310 	and.w	r3, r3, #16
 80244c6:	2b10      	cmp	r3, #16
 80244c8:	d121      	bne.n	802450e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80244ca:	68fb      	ldr	r3, [r7, #12]
 80244cc:	681b      	ldr	r3, [r3, #0]
 80244ce:	2210      	movs	r2, #16
 80244d0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80244d2:	68fb      	ldr	r3, [r7, #12]
 80244d4:	2204      	movs	r2, #4
 80244d6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80244d8:	68fb      	ldr	r3, [r7, #12]
 80244da:	681b      	ldr	r3, [r3, #0]
 80244dc:	2220      	movs	r2, #32
 80244de:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80244e0:	68fb      	ldr	r3, [r7, #12]
 80244e2:	681b      	ldr	r3, [r3, #0]
 80244e4:	6859      	ldr	r1, [r3, #4]
 80244e6:	68fb      	ldr	r3, [r7, #12]
 80244e8:	681a      	ldr	r2, [r3, #0]
 80244ea:	4b24      	ldr	r3, [pc, #144]	@ (802457c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80244ec:	400b      	ands	r3, r1
 80244ee:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80244f0:	68fb      	ldr	r3, [r7, #12]
 80244f2:	2220      	movs	r2, #32
 80244f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80244f8:	68fb      	ldr	r3, [r7, #12]
 80244fa:	2200      	movs	r2, #0
 80244fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8024500:	68fb      	ldr	r3, [r7, #12]
 8024502:	2200      	movs	r2, #0
 8024504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8024508:	2301      	movs	r3, #1
 802450a:	75fb      	strb	r3, [r7, #23]
 802450c:	e002      	b.n	8024514 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 802450e:	68fb      	ldr	r3, [r7, #12]
 8024510:	2200      	movs	r2, #0
 8024512:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8024514:	f7fe fa10 	bl	8022938 <HAL_GetTick>
 8024518:	4602      	mov	r2, r0
 802451a:	687b      	ldr	r3, [r7, #4]
 802451c:	1ad3      	subs	r3, r2, r3
 802451e:	68ba      	ldr	r2, [r7, #8]
 8024520:	429a      	cmp	r2, r3
 8024522:	d302      	bcc.n	802452a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8024524:	68bb      	ldr	r3, [r7, #8]
 8024526:	2b00      	cmp	r3, #0
 8024528:	d119      	bne.n	802455e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 802452a:	7dfb      	ldrb	r3, [r7, #23]
 802452c:	2b00      	cmp	r3, #0
 802452e:	d116      	bne.n	802455e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8024530:	68fb      	ldr	r3, [r7, #12]
 8024532:	681b      	ldr	r3, [r3, #0]
 8024534:	699b      	ldr	r3, [r3, #24]
 8024536:	f003 0304 	and.w	r3, r3, #4
 802453a:	2b04      	cmp	r3, #4
 802453c:	d00f      	beq.n	802455e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 802453e:	68fb      	ldr	r3, [r7, #12]
 8024540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8024542:	f043 0220 	orr.w	r2, r3, #32
 8024546:	68fb      	ldr	r3, [r7, #12]
 8024548:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 802454a:	68fb      	ldr	r3, [r7, #12]
 802454c:	2220      	movs	r2, #32
 802454e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8024552:	68fb      	ldr	r3, [r7, #12]
 8024554:	2200      	movs	r2, #0
 8024556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 802455a:	2301      	movs	r3, #1
 802455c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 802455e:	68fb      	ldr	r3, [r7, #12]
 8024560:	681b      	ldr	r3, [r3, #0]
 8024562:	699b      	ldr	r3, [r3, #24]
 8024564:	f003 0304 	and.w	r3, r3, #4
 8024568:	2b04      	cmp	r3, #4
 802456a:	d002      	beq.n	8024572 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 802456c:	7dfb      	ldrb	r3, [r7, #23]
 802456e:	2b00      	cmp	r3, #0
 8024570:	d083      	beq.n	802447a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8024572:	7dfb      	ldrb	r3, [r7, #23]
}
 8024574:	4618      	mov	r0, r3
 8024576:	3718      	adds	r7, #24
 8024578:	46bd      	mov	sp, r7
 802457a:	bd80      	pop	{r7, pc}
 802457c:	fe00e800 	.word	0xfe00e800

08024580 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8024580:	b580      	push	{r7, lr}
 8024582:	b08a      	sub	sp, #40	@ 0x28
 8024584:	af00      	add	r7, sp, #0
 8024586:	60f8      	str	r0, [r7, #12]
 8024588:	60b9      	str	r1, [r7, #8]
 802458a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802458c:	2300      	movs	r3, #0
 802458e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8024592:	68fb      	ldr	r3, [r7, #12]
 8024594:	681b      	ldr	r3, [r3, #0]
 8024596:	699b      	ldr	r3, [r3, #24]
 8024598:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 802459a:	2300      	movs	r3, #0
 802459c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 802459e:	687b      	ldr	r3, [r7, #4]
 80245a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80245a2:	69bb      	ldr	r3, [r7, #24]
 80245a4:	f003 0310 	and.w	r3, r3, #16
 80245a8:	2b00      	cmp	r3, #0
 80245aa:	d068      	beq.n	802467e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80245ac:	68fb      	ldr	r3, [r7, #12]
 80245ae:	681b      	ldr	r3, [r3, #0]
 80245b0:	2210      	movs	r2, #16
 80245b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80245b4:	e049      	b.n	802464a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80245b6:	68bb      	ldr	r3, [r7, #8]
 80245b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80245bc:	d045      	beq.n	802464a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80245be:	f7fe f9bb 	bl	8022938 <HAL_GetTick>
 80245c2:	4602      	mov	r2, r0
 80245c4:	69fb      	ldr	r3, [r7, #28]
 80245c6:	1ad3      	subs	r3, r2, r3
 80245c8:	68ba      	ldr	r2, [r7, #8]
 80245ca:	429a      	cmp	r2, r3
 80245cc:	d302      	bcc.n	80245d4 <I2C_IsErrorOccurred+0x54>
 80245ce:	68bb      	ldr	r3, [r7, #8]
 80245d0:	2b00      	cmp	r3, #0
 80245d2:	d13a      	bne.n	802464a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80245d4:	68fb      	ldr	r3, [r7, #12]
 80245d6:	681b      	ldr	r3, [r3, #0]
 80245d8:	685b      	ldr	r3, [r3, #4]
 80245da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80245de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80245e0:	68fb      	ldr	r3, [r7, #12]
 80245e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80245e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80245e8:	68fb      	ldr	r3, [r7, #12]
 80245ea:	681b      	ldr	r3, [r3, #0]
 80245ec:	699b      	ldr	r3, [r3, #24]
 80245ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80245f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80245f6:	d121      	bne.n	802463c <I2C_IsErrorOccurred+0xbc>
 80245f8:	697b      	ldr	r3, [r7, #20]
 80245fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80245fe:	d01d      	beq.n	802463c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8024600:	7cfb      	ldrb	r3, [r7, #19]
 8024602:	2b20      	cmp	r3, #32
 8024604:	d01a      	beq.n	802463c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8024606:	68fb      	ldr	r3, [r7, #12]
 8024608:	681b      	ldr	r3, [r3, #0]
 802460a:	685a      	ldr	r2, [r3, #4]
 802460c:	68fb      	ldr	r3, [r7, #12]
 802460e:	681b      	ldr	r3, [r3, #0]
 8024610:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8024614:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8024616:	f7fe f98f 	bl	8022938 <HAL_GetTick>
 802461a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 802461c:	e00e      	b.n	802463c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 802461e:	f7fe f98b 	bl	8022938 <HAL_GetTick>
 8024622:	4602      	mov	r2, r0
 8024624:	69fb      	ldr	r3, [r7, #28]
 8024626:	1ad3      	subs	r3, r2, r3
 8024628:	2b19      	cmp	r3, #25
 802462a:	d907      	bls.n	802463c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 802462c:	6a3b      	ldr	r3, [r7, #32]
 802462e:	f043 0320 	orr.w	r3, r3, #32
 8024632:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8024634:	2301      	movs	r3, #1
 8024636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 802463a:	e006      	b.n	802464a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 802463c:	68fb      	ldr	r3, [r7, #12]
 802463e:	681b      	ldr	r3, [r3, #0]
 8024640:	699b      	ldr	r3, [r3, #24]
 8024642:	f003 0320 	and.w	r3, r3, #32
 8024646:	2b20      	cmp	r3, #32
 8024648:	d1e9      	bne.n	802461e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 802464a:	68fb      	ldr	r3, [r7, #12]
 802464c:	681b      	ldr	r3, [r3, #0]
 802464e:	699b      	ldr	r3, [r3, #24]
 8024650:	f003 0320 	and.w	r3, r3, #32
 8024654:	2b20      	cmp	r3, #32
 8024656:	d003      	beq.n	8024660 <I2C_IsErrorOccurred+0xe0>
 8024658:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 802465c:	2b00      	cmp	r3, #0
 802465e:	d0aa      	beq.n	80245b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8024660:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8024664:	2b00      	cmp	r3, #0
 8024666:	d103      	bne.n	8024670 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8024668:	68fb      	ldr	r3, [r7, #12]
 802466a:	681b      	ldr	r3, [r3, #0]
 802466c:	2220      	movs	r2, #32
 802466e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8024670:	6a3b      	ldr	r3, [r7, #32]
 8024672:	f043 0304 	orr.w	r3, r3, #4
 8024676:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8024678:	2301      	movs	r3, #1
 802467a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 802467e:	68fb      	ldr	r3, [r7, #12]
 8024680:	681b      	ldr	r3, [r3, #0]
 8024682:	699b      	ldr	r3, [r3, #24]
 8024684:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8024686:	69bb      	ldr	r3, [r7, #24]
 8024688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802468c:	2b00      	cmp	r3, #0
 802468e:	d00b      	beq.n	80246a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8024690:	6a3b      	ldr	r3, [r7, #32]
 8024692:	f043 0301 	orr.w	r3, r3, #1
 8024696:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8024698:	68fb      	ldr	r3, [r7, #12]
 802469a:	681b      	ldr	r3, [r3, #0]
 802469c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80246a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80246a2:	2301      	movs	r3, #1
 80246a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80246a8:	69bb      	ldr	r3, [r7, #24]
 80246aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80246ae:	2b00      	cmp	r3, #0
 80246b0:	d00b      	beq.n	80246ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80246b2:	6a3b      	ldr	r3, [r7, #32]
 80246b4:	f043 0308 	orr.w	r3, r3, #8
 80246b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80246ba:	68fb      	ldr	r3, [r7, #12]
 80246bc:	681b      	ldr	r3, [r3, #0]
 80246be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80246c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80246c4:	2301      	movs	r3, #1
 80246c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80246ca:	69bb      	ldr	r3, [r7, #24]
 80246cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80246d0:	2b00      	cmp	r3, #0
 80246d2:	d00b      	beq.n	80246ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80246d4:	6a3b      	ldr	r3, [r7, #32]
 80246d6:	f043 0302 	orr.w	r3, r3, #2
 80246da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80246dc:	68fb      	ldr	r3, [r7, #12]
 80246de:	681b      	ldr	r3, [r3, #0]
 80246e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80246e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80246e6:	2301      	movs	r3, #1
 80246e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80246ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80246f0:	2b00      	cmp	r3, #0
 80246f2:	d01c      	beq.n	802472e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80246f4:	68f8      	ldr	r0, [r7, #12]
 80246f6:	f7ff fdaf 	bl	8024258 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80246fa:	68fb      	ldr	r3, [r7, #12]
 80246fc:	681b      	ldr	r3, [r3, #0]
 80246fe:	6859      	ldr	r1, [r3, #4]
 8024700:	68fb      	ldr	r3, [r7, #12]
 8024702:	681a      	ldr	r2, [r3, #0]
 8024704:	4b0d      	ldr	r3, [pc, #52]	@ (802473c <I2C_IsErrorOccurred+0x1bc>)
 8024706:	400b      	ands	r3, r1
 8024708:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 802470a:	68fb      	ldr	r3, [r7, #12]
 802470c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 802470e:	6a3b      	ldr	r3, [r7, #32]
 8024710:	431a      	orrs	r2, r3
 8024712:	68fb      	ldr	r3, [r7, #12]
 8024714:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8024716:	68fb      	ldr	r3, [r7, #12]
 8024718:	2220      	movs	r2, #32
 802471a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 802471e:	68fb      	ldr	r3, [r7, #12]
 8024720:	2200      	movs	r2, #0
 8024722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8024726:	68fb      	ldr	r3, [r7, #12]
 8024728:	2200      	movs	r2, #0
 802472a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 802472e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8024732:	4618      	mov	r0, r3
 8024734:	3728      	adds	r7, #40	@ 0x28
 8024736:	46bd      	mov	sp, r7
 8024738:	bd80      	pop	{r7, pc}
 802473a:	bf00      	nop
 802473c:	fe00e800 	.word	0xfe00e800

08024740 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8024740:	b480      	push	{r7}
 8024742:	b087      	sub	sp, #28
 8024744:	af00      	add	r7, sp, #0
 8024746:	60f8      	str	r0, [r7, #12]
 8024748:	607b      	str	r3, [r7, #4]
 802474a:	460b      	mov	r3, r1
 802474c:	817b      	strh	r3, [r7, #10]
 802474e:	4613      	mov	r3, r2
 8024750:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8024752:	897b      	ldrh	r3, [r7, #10]
 8024754:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8024758:	7a7b      	ldrb	r3, [r7, #9]
 802475a:	041b      	lsls	r3, r3, #16
 802475c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8024760:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8024762:	687b      	ldr	r3, [r7, #4]
 8024764:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8024766:	6a3b      	ldr	r3, [r7, #32]
 8024768:	4313      	orrs	r3, r2
 802476a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 802476e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8024770:	68fb      	ldr	r3, [r7, #12]
 8024772:	681b      	ldr	r3, [r3, #0]
 8024774:	685a      	ldr	r2, [r3, #4]
 8024776:	6a3b      	ldr	r3, [r7, #32]
 8024778:	0d5b      	lsrs	r3, r3, #21
 802477a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 802477e:	4b08      	ldr	r3, [pc, #32]	@ (80247a0 <I2C_TransferConfig+0x60>)
 8024780:	430b      	orrs	r3, r1
 8024782:	43db      	mvns	r3, r3
 8024784:	ea02 0103 	and.w	r1, r2, r3
 8024788:	68fb      	ldr	r3, [r7, #12]
 802478a:	681b      	ldr	r3, [r3, #0]
 802478c:	697a      	ldr	r2, [r7, #20]
 802478e:	430a      	orrs	r2, r1
 8024790:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8024792:	bf00      	nop
 8024794:	371c      	adds	r7, #28
 8024796:	46bd      	mov	sp, r7
 8024798:	f85d 7b04 	ldr.w	r7, [sp], #4
 802479c:	4770      	bx	lr
 802479e:	bf00      	nop
 80247a0:	03ff63ff 	.word	0x03ff63ff

080247a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80247a4:	b480      	push	{r7}
 80247a6:	b083      	sub	sp, #12
 80247a8:	af00      	add	r7, sp, #0
 80247aa:	6078      	str	r0, [r7, #4]
 80247ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80247ae:	687b      	ldr	r3, [r7, #4]
 80247b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80247b4:	b2db      	uxtb	r3, r3
 80247b6:	2b20      	cmp	r3, #32
 80247b8:	d138      	bne.n	802482c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80247ba:	687b      	ldr	r3, [r7, #4]
 80247bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80247c0:	2b01      	cmp	r3, #1
 80247c2:	d101      	bne.n	80247c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80247c4:	2302      	movs	r3, #2
 80247c6:	e032      	b.n	802482e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80247c8:	687b      	ldr	r3, [r7, #4]
 80247ca:	2201      	movs	r2, #1
 80247cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80247d0:	687b      	ldr	r3, [r7, #4]
 80247d2:	2224      	movs	r2, #36	@ 0x24
 80247d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80247d8:	687b      	ldr	r3, [r7, #4]
 80247da:	681b      	ldr	r3, [r3, #0]
 80247dc:	681a      	ldr	r2, [r3, #0]
 80247de:	687b      	ldr	r3, [r7, #4]
 80247e0:	681b      	ldr	r3, [r3, #0]
 80247e2:	f022 0201 	bic.w	r2, r2, #1
 80247e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80247e8:	687b      	ldr	r3, [r7, #4]
 80247ea:	681b      	ldr	r3, [r3, #0]
 80247ec:	681a      	ldr	r2, [r3, #0]
 80247ee:	687b      	ldr	r3, [r7, #4]
 80247f0:	681b      	ldr	r3, [r3, #0]
 80247f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80247f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80247f8:	687b      	ldr	r3, [r7, #4]
 80247fa:	681b      	ldr	r3, [r3, #0]
 80247fc:	6819      	ldr	r1, [r3, #0]
 80247fe:	687b      	ldr	r3, [r7, #4]
 8024800:	681b      	ldr	r3, [r3, #0]
 8024802:	683a      	ldr	r2, [r7, #0]
 8024804:	430a      	orrs	r2, r1
 8024806:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8024808:	687b      	ldr	r3, [r7, #4]
 802480a:	681b      	ldr	r3, [r3, #0]
 802480c:	681a      	ldr	r2, [r3, #0]
 802480e:	687b      	ldr	r3, [r7, #4]
 8024810:	681b      	ldr	r3, [r3, #0]
 8024812:	f042 0201 	orr.w	r2, r2, #1
 8024816:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8024818:	687b      	ldr	r3, [r7, #4]
 802481a:	2220      	movs	r2, #32
 802481c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8024820:	687b      	ldr	r3, [r7, #4]
 8024822:	2200      	movs	r2, #0
 8024824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8024828:	2300      	movs	r3, #0
 802482a:	e000      	b.n	802482e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 802482c:	2302      	movs	r3, #2
  }
}
 802482e:	4618      	mov	r0, r3
 8024830:	370c      	adds	r7, #12
 8024832:	46bd      	mov	sp, r7
 8024834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024838:	4770      	bx	lr

0802483a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 802483a:	b480      	push	{r7}
 802483c:	b085      	sub	sp, #20
 802483e:	af00      	add	r7, sp, #0
 8024840:	6078      	str	r0, [r7, #4]
 8024842:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8024844:	687b      	ldr	r3, [r7, #4]
 8024846:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 802484a:	b2db      	uxtb	r3, r3
 802484c:	2b20      	cmp	r3, #32
 802484e:	d139      	bne.n	80248c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8024850:	687b      	ldr	r3, [r7, #4]
 8024852:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8024856:	2b01      	cmp	r3, #1
 8024858:	d101      	bne.n	802485e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 802485a:	2302      	movs	r3, #2
 802485c:	e033      	b.n	80248c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 802485e:	687b      	ldr	r3, [r7, #4]
 8024860:	2201      	movs	r2, #1
 8024862:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8024866:	687b      	ldr	r3, [r7, #4]
 8024868:	2224      	movs	r2, #36	@ 0x24
 802486a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 802486e:	687b      	ldr	r3, [r7, #4]
 8024870:	681b      	ldr	r3, [r3, #0]
 8024872:	681a      	ldr	r2, [r3, #0]
 8024874:	687b      	ldr	r3, [r7, #4]
 8024876:	681b      	ldr	r3, [r3, #0]
 8024878:	f022 0201 	bic.w	r2, r2, #1
 802487c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 802487e:	687b      	ldr	r3, [r7, #4]
 8024880:	681b      	ldr	r3, [r3, #0]
 8024882:	681b      	ldr	r3, [r3, #0]
 8024884:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8024886:	68fb      	ldr	r3, [r7, #12]
 8024888:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 802488c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 802488e:	683b      	ldr	r3, [r7, #0]
 8024890:	021b      	lsls	r3, r3, #8
 8024892:	68fa      	ldr	r2, [r7, #12]
 8024894:	4313      	orrs	r3, r2
 8024896:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8024898:	687b      	ldr	r3, [r7, #4]
 802489a:	681b      	ldr	r3, [r3, #0]
 802489c:	68fa      	ldr	r2, [r7, #12]
 802489e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80248a0:	687b      	ldr	r3, [r7, #4]
 80248a2:	681b      	ldr	r3, [r3, #0]
 80248a4:	681a      	ldr	r2, [r3, #0]
 80248a6:	687b      	ldr	r3, [r7, #4]
 80248a8:	681b      	ldr	r3, [r3, #0]
 80248aa:	f042 0201 	orr.w	r2, r2, #1
 80248ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80248b0:	687b      	ldr	r3, [r7, #4]
 80248b2:	2220      	movs	r2, #32
 80248b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80248b8:	687b      	ldr	r3, [r7, #4]
 80248ba:	2200      	movs	r2, #0
 80248bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80248c0:	2300      	movs	r3, #0
 80248c2:	e000      	b.n	80248c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80248c4:	2302      	movs	r3, #2
  }
}
 80248c6:	4618      	mov	r0, r3
 80248c8:	3714      	adds	r7, #20
 80248ca:	46bd      	mov	sp, r7
 80248cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80248d0:	4770      	bx	lr
	...

080248d4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80248d4:	b480      	push	{r7}
 80248d6:	b085      	sub	sp, #20
 80248d8:	af00      	add	r7, sp, #0
 80248da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80248dc:	2300      	movs	r3, #0
 80248de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80248e0:	4b0b      	ldr	r3, [pc, #44]	@ (8024910 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80248e2:	681b      	ldr	r3, [r3, #0]
 80248e4:	f003 0301 	and.w	r3, r3, #1
 80248e8:	2b00      	cmp	r3, #0
 80248ea:	d002      	beq.n	80248f2 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80248ec:	2301      	movs	r3, #1
 80248ee:	73fb      	strb	r3, [r7, #15]
 80248f0:	e007      	b.n	8024902 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80248f2:	4b07      	ldr	r3, [pc, #28]	@ (8024910 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80248f4:	681b      	ldr	r3, [r3, #0]
 80248f6:	f023 0204 	bic.w	r2, r3, #4
 80248fa:	4905      	ldr	r1, [pc, #20]	@ (8024910 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80248fc:	687b      	ldr	r3, [r7, #4]
 80248fe:	4313      	orrs	r3, r2
 8024900:	600b      	str	r3, [r1, #0]
  }

  return status;
 8024902:	7bfb      	ldrb	r3, [r7, #15]
}
 8024904:	4618      	mov	r0, r3
 8024906:	3714      	adds	r7, #20
 8024908:	46bd      	mov	sp, r7
 802490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802490e:	4770      	bx	lr
 8024910:	40030400 	.word	0x40030400

08024914 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8024914:	b480      	push	{r7}
 8024916:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8024918:	4b05      	ldr	r3, [pc, #20]	@ (8024930 <HAL_ICACHE_Enable+0x1c>)
 802491a:	681b      	ldr	r3, [r3, #0]
 802491c:	4a04      	ldr	r2, [pc, #16]	@ (8024930 <HAL_ICACHE_Enable+0x1c>)
 802491e:	f043 0301 	orr.w	r3, r3, #1
 8024922:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8024924:	2300      	movs	r3, #0
}
 8024926:	4618      	mov	r0, r3
 8024928:	46bd      	mov	sp, r7
 802492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802492e:	4770      	bx	lr
 8024930:	40030400 	.word	0x40030400

08024934 <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
 8024934:	b580      	push	{r7, lr}
 8024936:	b082      	sub	sp, #8
 8024938:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 802493a:	2300      	movs	r3, #0
 802493c:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 802493e:	4b14      	ldr	r3, [pc, #80]	@ (8024990 <HAL_ICACHE_Disable+0x5c>)
 8024940:	2202      	movs	r2, #2
 8024942:	60da      	str	r2, [r3, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 8024944:	4b12      	ldr	r3, [pc, #72]	@ (8024990 <HAL_ICACHE_Disable+0x5c>)
 8024946:	681b      	ldr	r3, [r3, #0]
 8024948:	4a11      	ldr	r2, [pc, #68]	@ (8024990 <HAL_ICACHE_Disable+0x5c>)
 802494a:	f023 0301 	bic.w	r3, r3, #1
 802494e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8024950:	f7fd fff2 	bl	8022938 <HAL_GetTick>
 8024954:	6038      	str	r0, [r7, #0]

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8024956:	e00f      	b.n	8024978 <HAL_ICACHE_Disable+0x44>
  {
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
 8024958:	f7fd ffee 	bl	8022938 <HAL_GetTick>
 802495c:	4602      	mov	r2, r0
 802495e:	683b      	ldr	r3, [r7, #0]
 8024960:	1ad3      	subs	r3, r2, r3
 8024962:	2b01      	cmp	r3, #1
 8024964:	d908      	bls.n	8024978 <HAL_ICACHE_Disable+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8024966:	4b0a      	ldr	r3, [pc, #40]	@ (8024990 <HAL_ICACHE_Disable+0x5c>)
 8024968:	681b      	ldr	r3, [r3, #0]
 802496a:	f003 0301 	and.w	r3, r3, #1
 802496e:	2b00      	cmp	r3, #0
 8024970:	d002      	beq.n	8024978 <HAL_ICACHE_Disable+0x44>
      {
        status = HAL_TIMEOUT;
 8024972:	2303      	movs	r3, #3
 8024974:	71fb      	strb	r3, [r7, #7]
        break;
 8024976:	e005      	b.n	8024984 <HAL_ICACHE_Disable+0x50>
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8024978:	4b05      	ldr	r3, [pc, #20]	@ (8024990 <HAL_ICACHE_Disable+0x5c>)
 802497a:	681b      	ldr	r3, [r3, #0]
 802497c:	f003 0301 	and.w	r3, r3, #1
 8024980:	2b00      	cmp	r3, #0
 8024982:	d1e9      	bne.n	8024958 <HAL_ICACHE_Disable+0x24>
      }
    }
  }

  return status;
 8024984:	79fb      	ldrb	r3, [r7, #7]
}
 8024986:	4618      	mov	r0, r3
 8024988:	3708      	adds	r7, #8
 802498a:	46bd      	mov	sp, r7
 802498c:	bd80      	pop	{r7, pc}
 802498e:	bf00      	nop
 8024990:	40030400 	.word	0x40030400

08024994 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8024994:	b580      	push	{r7, lr}
 8024996:	b084      	sub	sp, #16
 8024998:	af00      	add	r7, sp, #0
 802499a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 802499c:	687b      	ldr	r3, [r7, #4]
 802499e:	2b00      	cmp	r3, #0
 80249a0:	d101      	bne.n	80249a6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80249a2:	2301      	movs	r3, #1
 80249a4:	e070      	b.n	8024a88 <HAL_IWDG_Init+0xf4>

  /* Init the low level hardware */
  hiwdg->MspInitCallback(hiwdg);
#else
  /* Init the low level hardware */
  HAL_IWDG_MspInit(hiwdg);
 80249a6:	6878      	ldr	r0, [r7, #4]
 80249a8:	f000 f872 	bl	8024a90 <HAL_IWDG_MspInit>
#endif /* USE_HAL_IWDG_REGISTER_CALLBACKS */

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80249ac:	687b      	ldr	r3, [r7, #4]
 80249ae:	681b      	ldr	r3, [r3, #0]
 80249b0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80249b4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR, IWDG_WINR and EWCR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80249b6:	687b      	ldr	r3, [r7, #4]
 80249b8:	681b      	ldr	r3, [r3, #0]
 80249ba:	f245 5255 	movw	r2, #21845	@ 0x5555
 80249be:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80249c0:	687b      	ldr	r3, [r7, #4]
 80249c2:	681b      	ldr	r3, [r3, #0]
 80249c4:	687a      	ldr	r2, [r7, #4]
 80249c6:	6852      	ldr	r2, [r2, #4]
 80249c8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80249ca:	687b      	ldr	r3, [r7, #4]
 80249cc:	681b      	ldr	r3, [r3, #0]
 80249ce:	687a      	ldr	r2, [r7, #4]
 80249d0:	6892      	ldr	r2, [r2, #8]
 80249d2:	609a      	str	r2, [r3, #8]

  /* Check Reload update flag, before performing any reload of the counter, else previous value
  will be taken. */
  tickstart = HAL_GetTick();
 80249d4:	f7fd ffb0 	bl	8022938 <HAL_GetTick>
 80249d8:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 80249da:	e00f      	b.n	80249fc <HAL_IWDG_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80249dc:	f7fd ffac 	bl	8022938 <HAL_GetTick>
 80249e0:	4602      	mov	r2, r0
 80249e2:	68fb      	ldr	r3, [r7, #12]
 80249e4:	1ad3      	subs	r3, r2, r3
 80249e6:	2b21      	cmp	r3, #33	@ 0x21
 80249e8:	d908      	bls.n	80249fc <HAL_IWDG_Init+0x68>
    {
      if ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 80249ea:	687b      	ldr	r3, [r7, #4]
 80249ec:	681b      	ldr	r3, [r3, #0]
 80249ee:	68db      	ldr	r3, [r3, #12]
 80249f0:	f003 0302 	and.w	r3, r3, #2
 80249f4:	2b00      	cmp	r3, #0
 80249f6:	d001      	beq.n	80249fc <HAL_IWDG_Init+0x68>
      {
        return HAL_TIMEOUT;
 80249f8:	2303      	movs	r3, #3
 80249fa:	e045      	b.n	8024a88 <HAL_IWDG_Init+0xf4>
  while ((hiwdg->Instance->SR & IWDG_SR_RVU) != 0x00u)
 80249fc:	687b      	ldr	r3, [r7, #4]
 80249fe:	681b      	ldr	r3, [r3, #0]
 8024a00:	68db      	ldr	r3, [r3, #12]
 8024a02:	f003 0302 	and.w	r3, r3, #2
 8024a06:	2b00      	cmp	r3, #0
 8024a08:	d1e8      	bne.n	80249dc <HAL_IWDG_Init+0x48>
      }
    }
  }

  if (hiwdg->Init.EWI == IWDG_EWI_DISABLE)
 8024a0a:	687b      	ldr	r3, [r7, #4]
 8024a0c:	691b      	ldr	r3, [r3, #16]
 8024a0e:	2b00      	cmp	r3, #0
 8024a10:	d105      	bne.n	8024a1e <HAL_IWDG_Init+0x8a>
  {
    /* EWI comparator value equal 0, disable the early wakeup interrupt
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator to 0x00 */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIC;
 8024a12:	687b      	ldr	r3, [r7, #4]
 8024a14:	681b      	ldr	r3, [r3, #0]
 8024a16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8024a1a:	615a      	str	r2, [r3, #20]
 8024a1c:	e006      	b.n	8024a2c <HAL_IWDG_Init+0x98>
  else
  {
    /* EWI comparator value different from 0, enable the early wakeup interrupt,
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator value */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 8024a1e:	687b      	ldr	r3, [r7, #4]
 8024a20:	691a      	ldr	r2, [r3, #16]
 8024a22:	687b      	ldr	r3, [r7, #4]
 8024a24:	681b      	ldr	r3, [r3, #0]
 8024a26:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8024a2a:	615a      	str	r2, [r3, #20]
  }

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8024a2c:	f7fd ff84 	bl	8022938 <HAL_GetTick>
 8024a30:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8024a32:	e00f      	b.n	8024a54 <HAL_IWDG_Init+0xc0>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8024a34:	f7fd ff80 	bl	8022938 <HAL_GetTick>
 8024a38:	4602      	mov	r2, r0
 8024a3a:	68fb      	ldr	r3, [r7, #12]
 8024a3c:	1ad3      	subs	r3, r2, r3
 8024a3e:	2b21      	cmp	r3, #33	@ 0x21
 8024a40:	d908      	bls.n	8024a54 <HAL_IWDG_Init+0xc0>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8024a42:	687b      	ldr	r3, [r7, #4]
 8024a44:	681b      	ldr	r3, [r3, #0]
 8024a46:	68db      	ldr	r3, [r3, #12]
 8024a48:	f003 030f 	and.w	r3, r3, #15
 8024a4c:	2b00      	cmp	r3, #0
 8024a4e:	d001      	beq.n	8024a54 <HAL_IWDG_Init+0xc0>
      {
        return HAL_TIMEOUT;
 8024a50:	2303      	movs	r3, #3
 8024a52:	e019      	b.n	8024a88 <HAL_IWDG_Init+0xf4>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8024a54:	687b      	ldr	r3, [r7, #4]
 8024a56:	681b      	ldr	r3, [r3, #0]
 8024a58:	68db      	ldr	r3, [r3, #12]
 8024a5a:	f003 030f 	and.w	r3, r3, #15
 8024a5e:	2b00      	cmp	r3, #0
 8024a60:	d1e8      	bne.n	8024a34 <HAL_IWDG_Init+0xa0>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8024a62:	687b      	ldr	r3, [r7, #4]
 8024a64:	681b      	ldr	r3, [r3, #0]
 8024a66:	691a      	ldr	r2, [r3, #16]
 8024a68:	687b      	ldr	r3, [r7, #4]
 8024a6a:	68db      	ldr	r3, [r3, #12]
 8024a6c:	429a      	cmp	r2, r3
 8024a6e:	d005      	beq.n	8024a7c <HAL_IWDG_Init+0xe8>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8024a70:	687b      	ldr	r3, [r7, #4]
 8024a72:	681b      	ldr	r3, [r3, #0]
 8024a74:	687a      	ldr	r2, [r7, #4]
 8024a76:	68d2      	ldr	r2, [r2, #12]
 8024a78:	611a      	str	r2, [r3, #16]
 8024a7a:	e004      	b.n	8024a86 <HAL_IWDG_Init+0xf2>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8024a7c:	687b      	ldr	r3, [r7, #4]
 8024a7e:	681b      	ldr	r3, [r3, #0]
 8024a80:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8024a84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8024a86:	2300      	movs	r3, #0
}
 8024a88:	4618      	mov	r0, r3
 8024a8a:	3710      	adds	r7, #16
 8024a8c:	46bd      	mov	sp, r7
 8024a8e:	bd80      	pop	{r7, pc}

08024a90 <HAL_IWDG_MspInit>:
  *         to avoid multiple initialize when HAL_IWDG_Init function is called
  *         again to change parameters.
  * @retval None
  */
__weak void HAL_IWDG_MspInit(IWDG_HandleTypeDef *hiwdg)
{
 8024a90:	b480      	push	{r7}
 8024a92:	b083      	sub	sp, #12
 8024a94:	af00      	add	r7, sp, #0
 8024a96:	6078      	str	r0, [r7, #4]
  UNUSED(hiwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_IWDG_MspInit could be implemented in the user file
   */
}
 8024a98:	bf00      	nop
 8024a9a:	370c      	adds	r7, #12
 8024a9c:	46bd      	mov	sp, r7
 8024a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024aa2:	4770      	bx	lr

08024aa4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8024aa4:	b480      	push	{r7}
 8024aa6:	b083      	sub	sp, #12
 8024aa8:	af00      	add	r7, sp, #0
 8024aaa:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8024aac:	687b      	ldr	r3, [r7, #4]
 8024aae:	681b      	ldr	r3, [r3, #0]
 8024ab0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8024ab4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8024ab6:	2300      	movs	r3, #0
}
 8024ab8:	4618      	mov	r0, r3
 8024aba:	370c      	adds	r7, #12
 8024abc:	46bd      	mov	sp, r7
 8024abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024ac2:	4770      	bx	lr

08024ac4 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8024ac4:	b480      	push	{r7}
 8024ac6:	b085      	sub	sp, #20
 8024ac8:	af00      	add	r7, sp, #0
 8024aca:	6078      	str	r0, [r7, #4]
 8024acc:	460b      	mov	r3, r1
 8024ace:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8024ad0:	230a      	movs	r3, #10
 8024ad2:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8024ad4:	e002      	b.n	8024adc <PCD_GET_EP_RX_CNT+0x18>
  {
    count--;
 8024ad6:	68fb      	ldr	r3, [r7, #12]
 8024ad8:	3b01      	subs	r3, #1
 8024ada:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8024adc:	68fb      	ldr	r3, [r7, #12]
 8024ade:	2b00      	cmp	r3, #0
 8024ae0:	d1f9      	bne.n	8024ad6 <PCD_GET_EP_RX_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8024ae2:	887b      	ldrh	r3, [r7, #2]
 8024ae4:	00db      	lsls	r3, r3, #3
 8024ae6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8024aea:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8024aee:	685b      	ldr	r3, [r3, #4]
 8024af0:	0c1b      	lsrs	r3, r3, #16
 8024af2:	b29b      	uxth	r3, r3
 8024af4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8024af8:	b29b      	uxth	r3, r3
}
 8024afa:	4618      	mov	r0, r3
 8024afc:	3714      	adds	r7, #20
 8024afe:	46bd      	mov	sp, r7
 8024b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024b04:	4770      	bx	lr

08024b06 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8024b06:	b480      	push	{r7}
 8024b08:	b085      	sub	sp, #20
 8024b0a:	af00      	add	r7, sp, #0
 8024b0c:	6078      	str	r0, [r7, #4]
 8024b0e:	460b      	mov	r3, r1
 8024b10:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8024b12:	230a      	movs	r3, #10
 8024b14:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8024b16:	e002      	b.n	8024b1e <PCD_GET_EP_DBUF0_CNT+0x18>
  {
    count--;
 8024b18:	68fb      	ldr	r3, [r7, #12]
 8024b1a:	3b01      	subs	r3, #1
 8024b1c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8024b1e:	68fb      	ldr	r3, [r7, #12]
 8024b20:	2b00      	cmp	r3, #0
 8024b22:	d1f9      	bne.n	8024b18 <PCD_GET_EP_DBUF0_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8024b24:	887b      	ldrh	r3, [r7, #2]
 8024b26:	00db      	lsls	r3, r3, #3
 8024b28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8024b2c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8024b30:	681b      	ldr	r3, [r3, #0]
 8024b32:	0c1b      	lsrs	r3, r3, #16
 8024b34:	b29b      	uxth	r3, r3
 8024b36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8024b3a:	b29b      	uxth	r3, r3
}
 8024b3c:	4618      	mov	r0, r3
 8024b3e:	3714      	adds	r7, #20
 8024b40:	46bd      	mov	sp, r7
 8024b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024b46:	4770      	bx	lr

08024b48 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8024b48:	b480      	push	{r7}
 8024b4a:	b085      	sub	sp, #20
 8024b4c:	af00      	add	r7, sp, #0
 8024b4e:	6078      	str	r0, [r7, #4]
 8024b50:	460b      	mov	r3, r1
 8024b52:	807b      	strh	r3, [r7, #2]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8024b54:	230a      	movs	r3, #10
 8024b56:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8024b58:	e002      	b.n	8024b60 <PCD_GET_EP_DBUF1_CNT+0x18>
  {
    count--;
 8024b5a:	68fb      	ldr	r3, [r7, #12]
 8024b5c:	3b01      	subs	r3, #1
 8024b5e:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8024b60:	68fb      	ldr	r3, [r7, #12]
 8024b62:	2b00      	cmp	r3, #0
 8024b64:	d1f9      	bne.n	8024b5a <PCD_GET_EP_DBUF1_CNT+0x12>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8024b66:	887b      	ldrh	r3, [r7, #2]
 8024b68:	00db      	lsls	r3, r3, #3
 8024b6a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8024b6e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8024b72:	685b      	ldr	r3, [r3, #4]
 8024b74:	0c1b      	lsrs	r3, r3, #16
 8024b76:	b29b      	uxth	r3, r3
 8024b78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8024b7c:	b29b      	uxth	r3, r3
}
 8024b7e:	4618      	mov	r0, r3
 8024b80:	3714      	adds	r7, #20
 8024b82:	46bd      	mov	sp, r7
 8024b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024b88:	4770      	bx	lr

08024b8a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8024b8a:	b580      	push	{r7, lr}
 8024b8c:	b086      	sub	sp, #24
 8024b8e:	af02      	add	r7, sp, #8
 8024b90:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8024b92:	687b      	ldr	r3, [r7, #4]
 8024b94:	2b00      	cmp	r3, #0
 8024b96:	d101      	bne.n	8024b9c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8024b98:	2301      	movs	r3, #1
 8024b9a:	e0c3      	b.n	8024d24 <HAL_PCD_Init+0x19a>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8024b9c:	687b      	ldr	r3, [r7, #4]
 8024b9e:	f893 3295 	ldrb.w	r3, [r3, #661]	@ 0x295
 8024ba2:	b2db      	uxtb	r3, r3
 8024ba4:	2b00      	cmp	r3, #0
 8024ba6:	d106      	bne.n	8024bb6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8024ba8:	687b      	ldr	r3, [r7, #4]
 8024baa:	2200      	movs	r2, #0
 8024bac:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8024bb0:	6878      	ldr	r0, [r7, #4]
 8024bb2:	f7fd fd85 	bl	80226c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8024bb6:	687b      	ldr	r3, [r7, #4]
 8024bb8:	2203      	movs	r2, #3
 8024bba:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8024bbe:	687b      	ldr	r3, [r7, #4]
 8024bc0:	681b      	ldr	r3, [r3, #0]
 8024bc2:	4618      	mov	r0, r3
 8024bc4:	f00a fc60 	bl	802f488 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8024bc8:	2300      	movs	r3, #0
 8024bca:	73fb      	strb	r3, [r7, #15]
 8024bcc:	e03f      	b.n	8024c4e <HAL_PCD_Init+0xc4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8024bce:	7bfa      	ldrb	r2, [r7, #15]
 8024bd0:	6879      	ldr	r1, [r7, #4]
 8024bd2:	4613      	mov	r3, r2
 8024bd4:	009b      	lsls	r3, r3, #2
 8024bd6:	4413      	add	r3, r2
 8024bd8:	00db      	lsls	r3, r3, #3
 8024bda:	440b      	add	r3, r1
 8024bdc:	3315      	adds	r3, #21
 8024bde:	2201      	movs	r2, #1
 8024be0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8024be2:	7bfa      	ldrb	r2, [r7, #15]
 8024be4:	6879      	ldr	r1, [r7, #4]
 8024be6:	4613      	mov	r3, r2
 8024be8:	009b      	lsls	r3, r3, #2
 8024bea:	4413      	add	r3, r2
 8024bec:	00db      	lsls	r3, r3, #3
 8024bee:	440b      	add	r3, r1
 8024bf0:	3314      	adds	r3, #20
 8024bf2:	7bfa      	ldrb	r2, [r7, #15]
 8024bf4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8024bf6:	7bfa      	ldrb	r2, [r7, #15]
 8024bf8:	6879      	ldr	r1, [r7, #4]
 8024bfa:	4613      	mov	r3, r2
 8024bfc:	009b      	lsls	r3, r3, #2
 8024bfe:	4413      	add	r3, r2
 8024c00:	00db      	lsls	r3, r3, #3
 8024c02:	440b      	add	r3, r1
 8024c04:	3317      	adds	r3, #23
 8024c06:	2200      	movs	r2, #0
 8024c08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8024c0a:	7bfa      	ldrb	r2, [r7, #15]
 8024c0c:	6879      	ldr	r1, [r7, #4]
 8024c0e:	4613      	mov	r3, r2
 8024c10:	009b      	lsls	r3, r3, #2
 8024c12:	4413      	add	r3, r2
 8024c14:	00db      	lsls	r3, r3, #3
 8024c16:	440b      	add	r3, r1
 8024c18:	3324      	adds	r3, #36	@ 0x24
 8024c1a:	2200      	movs	r2, #0
 8024c1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8024c1e:	7bfa      	ldrb	r2, [r7, #15]
 8024c20:	6879      	ldr	r1, [r7, #4]
 8024c22:	4613      	mov	r3, r2
 8024c24:	009b      	lsls	r3, r3, #2
 8024c26:	4413      	add	r3, r2
 8024c28:	00db      	lsls	r3, r3, #3
 8024c2a:	440b      	add	r3, r1
 8024c2c:	3328      	adds	r3, #40	@ 0x28
 8024c2e:	2200      	movs	r2, #0
 8024c30:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8024c32:	7bfb      	ldrb	r3, [r7, #15]
 8024c34:	6879      	ldr	r1, [r7, #4]
 8024c36:	1c5a      	adds	r2, r3, #1
 8024c38:	4613      	mov	r3, r2
 8024c3a:	009b      	lsls	r3, r3, #2
 8024c3c:	4413      	add	r3, r2
 8024c3e:	00db      	lsls	r3, r3, #3
 8024c40:	440b      	add	r3, r1
 8024c42:	3304      	adds	r3, #4
 8024c44:	2200      	movs	r2, #0
 8024c46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8024c48:	7bfb      	ldrb	r3, [r7, #15]
 8024c4a:	3301      	adds	r3, #1
 8024c4c:	73fb      	strb	r3, [r7, #15]
 8024c4e:	687b      	ldr	r3, [r7, #4]
 8024c50:	791b      	ldrb	r3, [r3, #4]
 8024c52:	7bfa      	ldrb	r2, [r7, #15]
 8024c54:	429a      	cmp	r2, r3
 8024c56:	d3ba      	bcc.n	8024bce <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8024c58:	2300      	movs	r3, #0
 8024c5a:	73fb      	strb	r3, [r7, #15]
 8024c5c:	e044      	b.n	8024ce8 <HAL_PCD_Init+0x15e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8024c5e:	7bfa      	ldrb	r2, [r7, #15]
 8024c60:	6879      	ldr	r1, [r7, #4]
 8024c62:	4613      	mov	r3, r2
 8024c64:	009b      	lsls	r3, r3, #2
 8024c66:	4413      	add	r3, r2
 8024c68:	00db      	lsls	r3, r3, #3
 8024c6a:	440b      	add	r3, r1
 8024c6c:	f203 1355 	addw	r3, r3, #341	@ 0x155
 8024c70:	2200      	movs	r2, #0
 8024c72:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8024c74:	7bfa      	ldrb	r2, [r7, #15]
 8024c76:	6879      	ldr	r1, [r7, #4]
 8024c78:	4613      	mov	r3, r2
 8024c7a:	009b      	lsls	r3, r3, #2
 8024c7c:	4413      	add	r3, r2
 8024c7e:	00db      	lsls	r3, r3, #3
 8024c80:	440b      	add	r3, r1
 8024c82:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8024c86:	7bfa      	ldrb	r2, [r7, #15]
 8024c88:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8024c8a:	7bfa      	ldrb	r2, [r7, #15]
 8024c8c:	6879      	ldr	r1, [r7, #4]
 8024c8e:	4613      	mov	r3, r2
 8024c90:	009b      	lsls	r3, r3, #2
 8024c92:	4413      	add	r3, r2
 8024c94:	00db      	lsls	r3, r3, #3
 8024c96:	440b      	add	r3, r1
 8024c98:	f203 1357 	addw	r3, r3, #343	@ 0x157
 8024c9c:	2200      	movs	r2, #0
 8024c9e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8024ca0:	7bfa      	ldrb	r2, [r7, #15]
 8024ca2:	6879      	ldr	r1, [r7, #4]
 8024ca4:	4613      	mov	r3, r2
 8024ca6:	009b      	lsls	r3, r3, #2
 8024ca8:	4413      	add	r3, r2
 8024caa:	00db      	lsls	r3, r3, #3
 8024cac:	440b      	add	r3, r1
 8024cae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8024cb2:	2200      	movs	r2, #0
 8024cb4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8024cb6:	7bfa      	ldrb	r2, [r7, #15]
 8024cb8:	6879      	ldr	r1, [r7, #4]
 8024cba:	4613      	mov	r3, r2
 8024cbc:	009b      	lsls	r3, r3, #2
 8024cbe:	4413      	add	r3, r2
 8024cc0:	00db      	lsls	r3, r3, #3
 8024cc2:	440b      	add	r3, r1
 8024cc4:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8024cc8:	2200      	movs	r2, #0
 8024cca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8024ccc:	7bfa      	ldrb	r2, [r7, #15]
 8024cce:	6879      	ldr	r1, [r7, #4]
 8024cd0:	4613      	mov	r3, r2
 8024cd2:	009b      	lsls	r3, r3, #2
 8024cd4:	4413      	add	r3, r2
 8024cd6:	00db      	lsls	r3, r3, #3
 8024cd8:	440b      	add	r3, r1
 8024cda:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8024cde:	2200      	movs	r2, #0
 8024ce0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8024ce2:	7bfb      	ldrb	r3, [r7, #15]
 8024ce4:	3301      	adds	r3, #1
 8024ce6:	73fb      	strb	r3, [r7, #15]
 8024ce8:	687b      	ldr	r3, [r7, #4]
 8024cea:	791b      	ldrb	r3, [r3, #4]
 8024cec:	7bfa      	ldrb	r2, [r7, #15]
 8024cee:	429a      	cmp	r2, r3
 8024cf0:	d3b5      	bcc.n	8024c5e <HAL_PCD_Init+0xd4>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8024cf2:	687b      	ldr	r3, [r7, #4]
 8024cf4:	6818      	ldr	r0, [r3, #0]
 8024cf6:	687b      	ldr	r3, [r7, #4]
 8024cf8:	7c1a      	ldrb	r2, [r3, #16]
 8024cfa:	f88d 2000 	strb.w	r2, [sp]
 8024cfe:	3304      	adds	r3, #4
 8024d00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8024d02:	f00a fbf9 	bl	802f4f8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8024d06:	687b      	ldr	r3, [r7, #4]
 8024d08:	2200      	movs	r2, #0
 8024d0a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8024d0c:	687b      	ldr	r3, [r7, #4]
 8024d0e:	2201      	movs	r2, #1
 8024d10:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8024d14:	687b      	ldr	r3, [r7, #4]
 8024d16:	7b1b      	ldrb	r3, [r3, #12]
 8024d18:	2b01      	cmp	r3, #1
 8024d1a:	d102      	bne.n	8024d22 <HAL_PCD_Init+0x198>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8024d1c:	6878      	ldr	r0, [r7, #4]
 8024d1e:	f001 fb66 	bl	80263ee <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8024d22:	2300      	movs	r3, #0
}
 8024d24:	4618      	mov	r0, r3
 8024d26:	3710      	adds	r7, #16
 8024d28:	46bd      	mov	sp, r7
 8024d2a:	bd80      	pop	{r7, pc}

08024d2c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8024d2c:	b580      	push	{r7, lr}
 8024d2e:	b082      	sub	sp, #8
 8024d30:	af00      	add	r7, sp, #0
 8024d32:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8024d34:	687b      	ldr	r3, [r7, #4]
 8024d36:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8024d3a:	2b01      	cmp	r3, #1
 8024d3c:	d101      	bne.n	8024d42 <HAL_PCD_Start+0x16>
 8024d3e:	2302      	movs	r3, #2
 8024d40:	e012      	b.n	8024d68 <HAL_PCD_Start+0x3c>
 8024d42:	687b      	ldr	r3, [r7, #4]
 8024d44:	2201      	movs	r2, #1
 8024d46:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  __HAL_PCD_ENABLE(hpcd);
 8024d4a:	687b      	ldr	r3, [r7, #4]
 8024d4c:	681b      	ldr	r3, [r3, #0]
 8024d4e:	4618      	mov	r0, r3
 8024d50:	f00a fb86 	bl	802f460 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8024d54:	687b      	ldr	r3, [r7, #4]
 8024d56:	681b      	ldr	r3, [r3, #0]
 8024d58:	4618      	mov	r0, r3
 8024d5a:	f00c fa32 	bl	80311c2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8024d5e:	687b      	ldr	r3, [r7, #4]
 8024d60:	2200      	movs	r2, #0
 8024d62:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 8024d66:	2300      	movs	r3, #0
}
 8024d68:	4618      	mov	r0, r3
 8024d6a:	3708      	adds	r7, #8
 8024d6c:	46bd      	mov	sp, r7
 8024d6e:	bd80      	pop	{r7, pc}

08024d70 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8024d70:	b580      	push	{r7, lr}
 8024d72:	b084      	sub	sp, #16
 8024d74:	af00      	add	r7, sp, #0
 8024d76:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8024d78:	687b      	ldr	r3, [r7, #4]
 8024d7a:	681b      	ldr	r3, [r3, #0]
 8024d7c:	4618      	mov	r0, r3
 8024d7e:	f00c fa31 	bl	80311e4 <USB_ReadInterrupts>
 8024d82:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8024d84:	68fb      	ldr	r3, [r7, #12]
 8024d86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8024d8a:	2b00      	cmp	r3, #0
 8024d8c:	d003      	beq.n	8024d96 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8024d8e:	6878      	ldr	r0, [r7, #4]
 8024d90:	f000 faf2 	bl	8025378 <PCD_EP_ISR_Handler>

    return;
 8024d94:	e0de      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8024d96:	68fb      	ldr	r3, [r7, #12]
 8024d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8024d9c:	2b00      	cmp	r3, #0
 8024d9e:	d010      	beq.n	8024dc2 <HAL_PCD_IRQHandler+0x52>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8024da0:	687b      	ldr	r3, [r7, #4]
 8024da2:	681b      	ldr	r3, [r3, #0]
 8024da4:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8024da6:	687b      	ldr	r3, [r7, #4]
 8024da8:	681a      	ldr	r2, [r3, #0]
 8024daa:	f64f 33ff 	movw	r3, #64511	@ 0xfbff
 8024dae:	400b      	ands	r3, r1
 8024db0:	6453      	str	r3, [r2, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8024db2:	6878      	ldr	r0, [r7, #4]
 8024db4:	f00e fe0f 	bl	80339d6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8024db8:	2100      	movs	r1, #0
 8024dba:	6878      	ldr	r0, [r7, #4]
 8024dbc:	f000 f8e1 	bl	8024f82 <HAL_PCD_SetAddress>

    return;
 8024dc0:	e0c8      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8024dc2:	68fb      	ldr	r3, [r7, #12]
 8024dc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8024dc8:	2b00      	cmp	r3, #0
 8024dca:	d009      	beq.n	8024de0 <HAL_PCD_IRQHandler+0x70>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8024dcc:	687b      	ldr	r3, [r7, #4]
 8024dce:	681b      	ldr	r3, [r3, #0]
 8024dd0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8024dd2:	687b      	ldr	r3, [r7, #4]
 8024dd4:	681a      	ldr	r2, [r3, #0]
 8024dd6:	f64b 73ff 	movw	r3, #49151	@ 0xbfff
 8024dda:	400b      	ands	r3, r1
 8024ddc:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8024dde:	e0b9      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8024de0:	68fb      	ldr	r3, [r7, #12]
 8024de2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8024de6:	2b00      	cmp	r3, #0
 8024de8:	d009      	beq.n	8024dfe <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8024dea:	687b      	ldr	r3, [r7, #4]
 8024dec:	681b      	ldr	r3, [r3, #0]
 8024dee:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8024df0:	687b      	ldr	r3, [r7, #4]
 8024df2:	681a      	ldr	r2, [r3, #0]
 8024df4:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8024df8:	400b      	ands	r3, r1
 8024dfa:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8024dfc:	e0aa      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8024dfe:	68fb      	ldr	r3, [r7, #12]
 8024e00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8024e04:	2b00      	cmp	r3, #0
 8024e06:	d029      	beq.n	8024e5c <HAL_PCD_IRQHandler+0xec>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8024e08:	687b      	ldr	r3, [r7, #4]
 8024e0a:	681b      	ldr	r3, [r3, #0]
 8024e0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8024e0e:	687b      	ldr	r3, [r7, #4]
 8024e10:	681b      	ldr	r3, [r3, #0]
 8024e12:	f022 0204 	bic.w	r2, r2, #4
 8024e16:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8024e18:	687b      	ldr	r3, [r7, #4]
 8024e1a:	681b      	ldr	r3, [r3, #0]
 8024e1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8024e1e:	687b      	ldr	r3, [r7, #4]
 8024e20:	681b      	ldr	r3, [r3, #0]
 8024e22:	f022 0208 	bic.w	r2, r2, #8
 8024e26:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8024e28:	687b      	ldr	r3, [r7, #4]
 8024e2a:	f893 32cc 	ldrb.w	r3, [r3, #716]	@ 0x2cc
 8024e2e:	2b01      	cmp	r3, #1
 8024e30:	d107      	bne.n	8024e42 <HAL_PCD_IRQHandler+0xd2>
    {
      hpcd->LPM_State = LPM_L0;
 8024e32:	687b      	ldr	r3, [r7, #4]
 8024e34:	2200      	movs	r2, #0
 8024e36:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8024e3a:	2100      	movs	r1, #0
 8024e3c:	6878      	ldr	r0, [r7, #4]
 8024e3e:	f001 faf8 	bl	8026432 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8024e42:	6878      	ldr	r0, [r7, #4]
 8024e44:	f000 f893 	bl	8024f6e <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8024e48:	687b      	ldr	r3, [r7, #4]
 8024e4a:	681b      	ldr	r3, [r3, #0]
 8024e4c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8024e4e:	687b      	ldr	r3, [r7, #4]
 8024e50:	681a      	ldr	r2, [r3, #0]
 8024e52:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8024e56:	400b      	ands	r3, r1
 8024e58:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8024e5a:	e07b      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8024e5c:	68fb      	ldr	r3, [r7, #12]
 8024e5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8024e62:	2b00      	cmp	r3, #0
 8024e64:	d01c      	beq.n	8024ea0 <HAL_PCD_IRQHandler+0x130>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8024e66:	687b      	ldr	r3, [r7, #4]
 8024e68:	681b      	ldr	r3, [r3, #0]
 8024e6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8024e6c:	687b      	ldr	r3, [r7, #4]
 8024e6e:	681b      	ldr	r3, [r3, #0]
 8024e70:	f042 0208 	orr.w	r2, r2, #8
 8024e74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8024e76:	687b      	ldr	r3, [r7, #4]
 8024e78:	681b      	ldr	r3, [r3, #0]
 8024e7a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8024e7c:	687b      	ldr	r3, [r7, #4]
 8024e7e:	681a      	ldr	r2, [r3, #0]
 8024e80:	f24f 73ff 	movw	r3, #63487	@ 0xf7ff
 8024e84:	400b      	ands	r3, r1
 8024e86:	6453      	str	r3, [r2, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8024e88:	687b      	ldr	r3, [r7, #4]
 8024e8a:	681b      	ldr	r3, [r3, #0]
 8024e8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8024e8e:	687b      	ldr	r3, [r7, #4]
 8024e90:	681b      	ldr	r3, [r3, #0]
 8024e92:	f042 0204 	orr.w	r2, r2, #4
 8024e96:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8024e98:	6878      	ldr	r0, [r7, #4]
 8024e9a:	f000 f85e 	bl	8024f5a <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8024e9e:	e059      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8024ea0:	68fb      	ldr	r3, [r7, #12]
 8024ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8024ea6:	2b00      	cmp	r3, #0
 8024ea8:	d033      	beq.n	8024f12 <HAL_PCD_IRQHandler+0x1a2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8024eaa:	687b      	ldr	r3, [r7, #4]
 8024eac:	681b      	ldr	r3, [r3, #0]
 8024eae:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8024eb0:	687b      	ldr	r3, [r7, #4]
 8024eb2:	681a      	ldr	r2, [r3, #0]
 8024eb4:	f64f 737f 	movw	r3, #65407	@ 0xff7f
 8024eb8:	400b      	ands	r3, r1
 8024eba:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8024ebc:	687b      	ldr	r3, [r7, #4]
 8024ebe:	f893 32cc 	ldrb.w	r3, [r3, #716]	@ 0x2cc
 8024ec2:	2b00      	cmp	r3, #0
 8024ec4:	d121      	bne.n	8024f0a <HAL_PCD_IRQHandler+0x19a>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8024ec6:	687b      	ldr	r3, [r7, #4]
 8024ec8:	681b      	ldr	r3, [r3, #0]
 8024eca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8024ecc:	687b      	ldr	r3, [r7, #4]
 8024ece:	681b      	ldr	r3, [r3, #0]
 8024ed0:	f042 0204 	orr.w	r2, r2, #4
 8024ed4:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8024ed6:	687b      	ldr	r3, [r7, #4]
 8024ed8:	681b      	ldr	r3, [r3, #0]
 8024eda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8024edc:	687b      	ldr	r3, [r7, #4]
 8024ede:	681b      	ldr	r3, [r3, #0]
 8024ee0:	f042 0208 	orr.w	r2, r2, #8
 8024ee4:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8024ee6:	687b      	ldr	r3, [r7, #4]
 8024ee8:	2201      	movs	r2, #1
 8024eea:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8024eee:	687b      	ldr	r3, [r7, #4]
 8024ef0:	681b      	ldr	r3, [r3, #0]
 8024ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8024ef4:	089b      	lsrs	r3, r3, #2
 8024ef6:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8024efa:	687b      	ldr	r3, [r7, #4]
 8024efc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8024f00:	2101      	movs	r1, #1
 8024f02:	6878      	ldr	r0, [r7, #4]
 8024f04:	f001 fa95 	bl	8026432 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8024f08:	e024      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
      HAL_PCD_SuspendCallback(hpcd);
 8024f0a:	6878      	ldr	r0, [r7, #4]
 8024f0c:	f000 f825 	bl	8024f5a <HAL_PCD_SuspendCallback>
    return;
 8024f10:	e020      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8024f12:	68fb      	ldr	r3, [r7, #12]
 8024f14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8024f18:	2b00      	cmp	r3, #0
 8024f1a:	d00c      	beq.n	8024f36 <HAL_PCD_IRQHandler+0x1c6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8024f1c:	687b      	ldr	r3, [r7, #4]
 8024f1e:	681b      	ldr	r3, [r3, #0]
 8024f20:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8024f22:	687b      	ldr	r3, [r7, #4]
 8024f24:	681a      	ldr	r2, [r3, #0]
 8024f26:	f64f 53ff 	movw	r3, #65023	@ 0xfdff
 8024f2a:	400b      	ands	r3, r1
 8024f2c:	6453      	str	r3, [r2, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8024f2e:	6878      	ldr	r0, [r7, #4]
 8024f30:	f00e fd43 	bl	80339ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8024f34:	e00e      	b.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8024f36:	68fb      	ldr	r3, [r7, #12]
 8024f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8024f3c:	2b00      	cmp	r3, #0
 8024f3e:	d009      	beq.n	8024f54 <HAL_PCD_IRQHandler+0x1e4>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8024f40:	687b      	ldr	r3, [r7, #4]
 8024f42:	681b      	ldr	r3, [r3, #0]
 8024f44:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8024f46:	687b      	ldr	r3, [r7, #4]
 8024f48:	681a      	ldr	r2, [r3, #0]
 8024f4a:	f64f 63ff 	movw	r3, #65279	@ 0xfeff
 8024f4e:	400b      	ands	r3, r1
 8024f50:	6453      	str	r3, [r2, #68]	@ 0x44

    return;
 8024f52:	bf00      	nop
  }
}
 8024f54:	3710      	adds	r7, #16
 8024f56:	46bd      	mov	sp, r7
 8024f58:	bd80      	pop	{r7, pc}

08024f5a <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8024f5a:	b480      	push	{r7}
 8024f5c:	b083      	sub	sp, #12
 8024f5e:	af00      	add	r7, sp, #0
 8024f60:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8024f62:	bf00      	nop
 8024f64:	370c      	adds	r7, #12
 8024f66:	46bd      	mov	sp, r7
 8024f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024f6c:	4770      	bx	lr

08024f6e <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8024f6e:	b480      	push	{r7}
 8024f70:	b083      	sub	sp, #12
 8024f72:	af00      	add	r7, sp, #0
 8024f74:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8024f76:	bf00      	nop
 8024f78:	370c      	adds	r7, #12
 8024f7a:	46bd      	mov	sp, r7
 8024f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024f80:	4770      	bx	lr

08024f82 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8024f82:	b580      	push	{r7, lr}
 8024f84:	b082      	sub	sp, #8
 8024f86:	af00      	add	r7, sp, #0
 8024f88:	6078      	str	r0, [r7, #4]
 8024f8a:	460b      	mov	r3, r1
 8024f8c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8024f8e:	687b      	ldr	r3, [r7, #4]
 8024f90:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8024f94:	2b01      	cmp	r3, #1
 8024f96:	d101      	bne.n	8024f9c <HAL_PCD_SetAddress+0x1a>
 8024f98:	2302      	movs	r3, #2
 8024f9a:	e012      	b.n	8024fc2 <HAL_PCD_SetAddress+0x40>
 8024f9c:	687b      	ldr	r3, [r7, #4]
 8024f9e:	2201      	movs	r2, #1
 8024fa0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  hpcd->USB_Address = address;
 8024fa4:	687b      	ldr	r3, [r7, #4]
 8024fa6:	78fa      	ldrb	r2, [r7, #3]
 8024fa8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8024faa:	687b      	ldr	r3, [r7, #4]
 8024fac:	681b      	ldr	r3, [r3, #0]
 8024fae:	78fa      	ldrb	r2, [r7, #3]
 8024fb0:	4611      	mov	r1, r2
 8024fb2:	4618      	mov	r0, r3
 8024fb4:	f00c f8f2 	bl	803119c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8024fb8:	687b      	ldr	r3, [r7, #4]
 8024fba:	2200      	movs	r2, #0
 8024fbc:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 8024fc0:	2300      	movs	r3, #0
}
 8024fc2:	4618      	mov	r0, r3
 8024fc4:	3708      	adds	r7, #8
 8024fc6:	46bd      	mov	sp, r7
 8024fc8:	bd80      	pop	{r7, pc}

08024fca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8024fca:	b580      	push	{r7, lr}
 8024fcc:	b084      	sub	sp, #16
 8024fce:	af00      	add	r7, sp, #0
 8024fd0:	6078      	str	r0, [r7, #4]
 8024fd2:	4608      	mov	r0, r1
 8024fd4:	4611      	mov	r1, r2
 8024fd6:	461a      	mov	r2, r3
 8024fd8:	4603      	mov	r3, r0
 8024fda:	70fb      	strb	r3, [r7, #3]
 8024fdc:	460b      	mov	r3, r1
 8024fde:	803b      	strh	r3, [r7, #0]
 8024fe0:	4613      	mov	r3, r2
 8024fe2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8024fe4:	2300      	movs	r3, #0
 8024fe6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8024fe8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8024fec:	2b00      	cmp	r3, #0
 8024fee:	da0f      	bge.n	8025010 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8024ff0:	78fb      	ldrb	r3, [r7, #3]
 8024ff2:	f003 0207 	and.w	r2, r3, #7
 8024ff6:	4613      	mov	r3, r2
 8024ff8:	009b      	lsls	r3, r3, #2
 8024ffa:	4413      	add	r3, r2
 8024ffc:	00db      	lsls	r3, r3, #3
 8024ffe:	3310      	adds	r3, #16
 8025000:	687a      	ldr	r2, [r7, #4]
 8025002:	4413      	add	r3, r2
 8025004:	3304      	adds	r3, #4
 8025006:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8025008:	68fb      	ldr	r3, [r7, #12]
 802500a:	2201      	movs	r2, #1
 802500c:	705a      	strb	r2, [r3, #1]
 802500e:	e00f      	b.n	8025030 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8025010:	78fb      	ldrb	r3, [r7, #3]
 8025012:	f003 0207 	and.w	r2, r3, #7
 8025016:	4613      	mov	r3, r2
 8025018:	009b      	lsls	r3, r3, #2
 802501a:	4413      	add	r3, r2
 802501c:	00db      	lsls	r3, r3, #3
 802501e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8025022:	687a      	ldr	r2, [r7, #4]
 8025024:	4413      	add	r3, r2
 8025026:	3304      	adds	r3, #4
 8025028:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 802502a:	68fb      	ldr	r3, [r7, #12]
 802502c:	2200      	movs	r2, #0
 802502e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8025030:	78fb      	ldrb	r3, [r7, #3]
 8025032:	f003 0307 	and.w	r3, r3, #7
 8025036:	b2da      	uxtb	r2, r3
 8025038:	68fb      	ldr	r3, [r7, #12]
 802503a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 802503c:	883b      	ldrh	r3, [r7, #0]
 802503e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8025042:	68fb      	ldr	r3, [r7, #12]
 8025044:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8025046:	68fb      	ldr	r3, [r7, #12]
 8025048:	78ba      	ldrb	r2, [r7, #2]
 802504a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 802504c:	78bb      	ldrb	r3, [r7, #2]
 802504e:	2b02      	cmp	r3, #2
 8025050:	d102      	bne.n	8025058 <HAL_PCD_EP_Open+0x8e>
  {
    ep->data_pid_start = 0U;
 8025052:	68fb      	ldr	r3, [r7, #12]
 8025054:	2200      	movs	r2, #0
 8025056:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8025058:	687b      	ldr	r3, [r7, #4]
 802505a:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 802505e:	2b01      	cmp	r3, #1
 8025060:	d101      	bne.n	8025066 <HAL_PCD_EP_Open+0x9c>
 8025062:	2302      	movs	r3, #2
 8025064:	e00e      	b.n	8025084 <HAL_PCD_EP_Open+0xba>
 8025066:	687b      	ldr	r3, [r7, #4]
 8025068:	2201      	movs	r2, #1
 802506a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 802506e:	687b      	ldr	r3, [r7, #4]
 8025070:	681b      	ldr	r3, [r3, #0]
 8025072:	68f9      	ldr	r1, [r7, #12]
 8025074:	4618      	mov	r0, r3
 8025076:	f00a fa63 	bl	802f540 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 802507a:	687b      	ldr	r3, [r7, #4]
 802507c:	2200      	movs	r2, #0
 802507e:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return ret;
 8025082:	7afb      	ldrb	r3, [r7, #11]
}
 8025084:	4618      	mov	r0, r3
 8025086:	3710      	adds	r7, #16
 8025088:	46bd      	mov	sp, r7
 802508a:	bd80      	pop	{r7, pc}

0802508c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 802508c:	b580      	push	{r7, lr}
 802508e:	b084      	sub	sp, #16
 8025090:	af00      	add	r7, sp, #0
 8025092:	6078      	str	r0, [r7, #4]
 8025094:	460b      	mov	r3, r1
 8025096:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8025098:	f997 3003 	ldrsb.w	r3, [r7, #3]
 802509c:	2b00      	cmp	r3, #0
 802509e:	da0f      	bge.n	80250c0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80250a0:	78fb      	ldrb	r3, [r7, #3]
 80250a2:	f003 0207 	and.w	r2, r3, #7
 80250a6:	4613      	mov	r3, r2
 80250a8:	009b      	lsls	r3, r3, #2
 80250aa:	4413      	add	r3, r2
 80250ac:	00db      	lsls	r3, r3, #3
 80250ae:	3310      	adds	r3, #16
 80250b0:	687a      	ldr	r2, [r7, #4]
 80250b2:	4413      	add	r3, r2
 80250b4:	3304      	adds	r3, #4
 80250b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80250b8:	68fb      	ldr	r3, [r7, #12]
 80250ba:	2201      	movs	r2, #1
 80250bc:	705a      	strb	r2, [r3, #1]
 80250be:	e00f      	b.n	80250e0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80250c0:	78fb      	ldrb	r3, [r7, #3]
 80250c2:	f003 0207 	and.w	r2, r3, #7
 80250c6:	4613      	mov	r3, r2
 80250c8:	009b      	lsls	r3, r3, #2
 80250ca:	4413      	add	r3, r2
 80250cc:	00db      	lsls	r3, r3, #3
 80250ce:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80250d2:	687a      	ldr	r2, [r7, #4]
 80250d4:	4413      	add	r3, r2
 80250d6:	3304      	adds	r3, #4
 80250d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80250da:	68fb      	ldr	r3, [r7, #12]
 80250dc:	2200      	movs	r2, #0
 80250de:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80250e0:	78fb      	ldrb	r3, [r7, #3]
 80250e2:	f003 0307 	and.w	r3, r3, #7
 80250e6:	b2da      	uxtb	r2, r3
 80250e8:	68fb      	ldr	r3, [r7, #12]
 80250ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80250ec:	687b      	ldr	r3, [r7, #4]
 80250ee:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 80250f2:	2b01      	cmp	r3, #1
 80250f4:	d101      	bne.n	80250fa <HAL_PCD_EP_Close+0x6e>
 80250f6:	2302      	movs	r3, #2
 80250f8:	e00e      	b.n	8025118 <HAL_PCD_EP_Close+0x8c>
 80250fa:	687b      	ldr	r3, [r7, #4]
 80250fc:	2201      	movs	r2, #1
 80250fe:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8025102:	687b      	ldr	r3, [r7, #4]
 8025104:	681b      	ldr	r3, [r3, #0]
 8025106:	68f9      	ldr	r1, [r7, #12]
 8025108:	4618      	mov	r0, r3
 802510a:	f00a fd79 	bl	802fc00 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 802510e:	687b      	ldr	r3, [r7, #4]
 8025110:	2200      	movs	r2, #0
 8025112:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  return HAL_OK;
 8025116:	2300      	movs	r3, #0
}
 8025118:	4618      	mov	r0, r3
 802511a:	3710      	adds	r7, #16
 802511c:	46bd      	mov	sp, r7
 802511e:	bd80      	pop	{r7, pc}

08025120 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8025120:	b580      	push	{r7, lr}
 8025122:	b086      	sub	sp, #24
 8025124:	af00      	add	r7, sp, #0
 8025126:	60f8      	str	r0, [r7, #12]
 8025128:	607a      	str	r2, [r7, #4]
 802512a:	603b      	str	r3, [r7, #0]
 802512c:	460b      	mov	r3, r1
 802512e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8025130:	7afb      	ldrb	r3, [r7, #11]
 8025132:	f003 0207 	and.w	r2, r3, #7
 8025136:	4613      	mov	r3, r2
 8025138:	009b      	lsls	r3, r3, #2
 802513a:	4413      	add	r3, r2
 802513c:	00db      	lsls	r3, r3, #3
 802513e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8025142:	68fa      	ldr	r2, [r7, #12]
 8025144:	4413      	add	r3, r2
 8025146:	3304      	adds	r3, #4
 8025148:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 802514a:	697b      	ldr	r3, [r7, #20]
 802514c:	687a      	ldr	r2, [r7, #4]
 802514e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8025150:	697b      	ldr	r3, [r7, #20]
 8025152:	683a      	ldr	r2, [r7, #0]
 8025154:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8025156:	697b      	ldr	r3, [r7, #20]
 8025158:	2200      	movs	r2, #0
 802515a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 802515c:	697b      	ldr	r3, [r7, #20]
 802515e:	2200      	movs	r2, #0
 8025160:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8025162:	7afb      	ldrb	r3, [r7, #11]
 8025164:	f003 0307 	and.w	r3, r3, #7
 8025168:	b2da      	uxtb	r2, r3
 802516a:	697b      	ldr	r3, [r7, #20]
 802516c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 802516e:	68fb      	ldr	r3, [r7, #12]
 8025170:	681b      	ldr	r3, [r3, #0]
 8025172:	6979      	ldr	r1, [r7, #20]
 8025174:	4618      	mov	r0, r3
 8025176:	f00a fecd 	bl	802ff14 <USB_EPStartXfer>

  return HAL_OK;
 802517a:	2300      	movs	r3, #0
}
 802517c:	4618      	mov	r0, r3
 802517e:	3718      	adds	r7, #24
 8025180:	46bd      	mov	sp, r7
 8025182:	bd80      	pop	{r7, pc}

08025184 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8025184:	b480      	push	{r7}
 8025186:	b083      	sub	sp, #12
 8025188:	af00      	add	r7, sp, #0
 802518a:	6078      	str	r0, [r7, #4]
 802518c:	460b      	mov	r3, r1
 802518e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8025190:	78fb      	ldrb	r3, [r7, #3]
 8025192:	f003 0207 	and.w	r2, r3, #7
 8025196:	6879      	ldr	r1, [r7, #4]
 8025198:	4613      	mov	r3, r2
 802519a:	009b      	lsls	r3, r3, #2
 802519c:	4413      	add	r3, r2
 802519e:	00db      	lsls	r3, r3, #3
 80251a0:	440b      	add	r3, r1
 80251a2:	f503 73b8 	add.w	r3, r3, #368	@ 0x170
 80251a6:	681b      	ldr	r3, [r3, #0]
}
 80251a8:	4618      	mov	r0, r3
 80251aa:	370c      	adds	r7, #12
 80251ac:	46bd      	mov	sp, r7
 80251ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80251b2:	4770      	bx	lr

080251b4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80251b4:	b580      	push	{r7, lr}
 80251b6:	b086      	sub	sp, #24
 80251b8:	af00      	add	r7, sp, #0
 80251ba:	60f8      	str	r0, [r7, #12]
 80251bc:	607a      	str	r2, [r7, #4]
 80251be:	603b      	str	r3, [r7, #0]
 80251c0:	460b      	mov	r3, r1
 80251c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80251c4:	7afb      	ldrb	r3, [r7, #11]
 80251c6:	f003 0207 	and.w	r2, r3, #7
 80251ca:	4613      	mov	r3, r2
 80251cc:	009b      	lsls	r3, r3, #2
 80251ce:	4413      	add	r3, r2
 80251d0:	00db      	lsls	r3, r3, #3
 80251d2:	3310      	adds	r3, #16
 80251d4:	68fa      	ldr	r2, [r7, #12]
 80251d6:	4413      	add	r3, r2
 80251d8:	3304      	adds	r3, #4
 80251da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80251dc:	697b      	ldr	r3, [r7, #20]
 80251de:	687a      	ldr	r2, [r7, #4]
 80251e0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80251e2:	697b      	ldr	r3, [r7, #20]
 80251e4:	683a      	ldr	r2, [r7, #0]
 80251e6:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80251e8:	697b      	ldr	r3, [r7, #20]
 80251ea:	2201      	movs	r2, #1
 80251ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80251f0:	697b      	ldr	r3, [r7, #20]
 80251f2:	683a      	ldr	r2, [r7, #0]
 80251f4:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80251f6:	697b      	ldr	r3, [r7, #20]
 80251f8:	2200      	movs	r2, #0
 80251fa:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80251fc:	697b      	ldr	r3, [r7, #20]
 80251fe:	2201      	movs	r2, #1
 8025200:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8025202:	7afb      	ldrb	r3, [r7, #11]
 8025204:	f003 0307 	and.w	r3, r3, #7
 8025208:	b2da      	uxtb	r2, r3
 802520a:	697b      	ldr	r3, [r7, #20]
 802520c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 802520e:	68fb      	ldr	r3, [r7, #12]
 8025210:	681b      	ldr	r3, [r3, #0]
 8025212:	6979      	ldr	r1, [r7, #20]
 8025214:	4618      	mov	r0, r3
 8025216:	f00a fe7d 	bl	802ff14 <USB_EPStartXfer>

  return HAL_OK;
 802521a:	2300      	movs	r3, #0
}
 802521c:	4618      	mov	r0, r3
 802521e:	3718      	adds	r7, #24
 8025220:	46bd      	mov	sp, r7
 8025222:	bd80      	pop	{r7, pc}

08025224 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8025224:	b580      	push	{r7, lr}
 8025226:	b084      	sub	sp, #16
 8025228:	af00      	add	r7, sp, #0
 802522a:	6078      	str	r0, [r7, #4]
 802522c:	460b      	mov	r3, r1
 802522e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8025230:	78fb      	ldrb	r3, [r7, #3]
 8025232:	f003 0307 	and.w	r3, r3, #7
 8025236:	687a      	ldr	r2, [r7, #4]
 8025238:	7912      	ldrb	r2, [r2, #4]
 802523a:	4293      	cmp	r3, r2
 802523c:	d901      	bls.n	8025242 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 802523e:	2301      	movs	r3, #1
 8025240:	e040      	b.n	80252c4 <HAL_PCD_EP_SetStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8025242:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8025246:	2b00      	cmp	r3, #0
 8025248:	da0f      	bge.n	802526a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 802524a:	78fb      	ldrb	r3, [r7, #3]
 802524c:	f003 0207 	and.w	r2, r3, #7
 8025250:	4613      	mov	r3, r2
 8025252:	009b      	lsls	r3, r3, #2
 8025254:	4413      	add	r3, r2
 8025256:	00db      	lsls	r3, r3, #3
 8025258:	3310      	adds	r3, #16
 802525a:	687a      	ldr	r2, [r7, #4]
 802525c:	4413      	add	r3, r2
 802525e:	3304      	adds	r3, #4
 8025260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8025262:	68fb      	ldr	r3, [r7, #12]
 8025264:	2201      	movs	r2, #1
 8025266:	705a      	strb	r2, [r3, #1]
 8025268:	e00d      	b.n	8025286 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 802526a:	78fa      	ldrb	r2, [r7, #3]
 802526c:	4613      	mov	r3, r2
 802526e:	009b      	lsls	r3, r3, #2
 8025270:	4413      	add	r3, r2
 8025272:	00db      	lsls	r3, r3, #3
 8025274:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8025278:	687a      	ldr	r2, [r7, #4]
 802527a:	4413      	add	r3, r2
 802527c:	3304      	adds	r3, #4
 802527e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8025280:	68fb      	ldr	r3, [r7, #12]
 8025282:	2200      	movs	r2, #0
 8025284:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8025286:	68fb      	ldr	r3, [r7, #12]
 8025288:	2201      	movs	r2, #1
 802528a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 802528c:	78fb      	ldrb	r3, [r7, #3]
 802528e:	f003 0307 	and.w	r3, r3, #7
 8025292:	b2da      	uxtb	r2, r3
 8025294:	68fb      	ldr	r3, [r7, #12]
 8025296:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8025298:	687b      	ldr	r3, [r7, #4]
 802529a:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 802529e:	2b01      	cmp	r3, #1
 80252a0:	d101      	bne.n	80252a6 <HAL_PCD_EP_SetStall+0x82>
 80252a2:	2302      	movs	r3, #2
 80252a4:	e00e      	b.n	80252c4 <HAL_PCD_EP_SetStall+0xa0>
 80252a6:	687b      	ldr	r3, [r7, #4]
 80252a8:	2201      	movs	r2, #1
 80252aa:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80252ae:	687b      	ldr	r3, [r7, #4]
 80252b0:	681b      	ldr	r3, [r3, #0]
 80252b2:	68f9      	ldr	r1, [r7, #12]
 80252b4:	4618      	mov	r0, r3
 80252b6:	f00b fe97 	bl	8030fe8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80252ba:	687b      	ldr	r3, [r7, #4]
 80252bc:	2200      	movs	r2, #0
 80252be:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 80252c2:	2300      	movs	r3, #0
}
 80252c4:	4618      	mov	r0, r3
 80252c6:	3710      	adds	r7, #16
 80252c8:	46bd      	mov	sp, r7
 80252ca:	bd80      	pop	{r7, pc}

080252cc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80252cc:	b580      	push	{r7, lr}
 80252ce:	b084      	sub	sp, #16
 80252d0:	af00      	add	r7, sp, #0
 80252d2:	6078      	str	r0, [r7, #4]
 80252d4:	460b      	mov	r3, r1
 80252d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80252d8:	78fb      	ldrb	r3, [r7, #3]
 80252da:	f003 030f 	and.w	r3, r3, #15
 80252de:	687a      	ldr	r2, [r7, #4]
 80252e0:	7912      	ldrb	r2, [r2, #4]
 80252e2:	4293      	cmp	r3, r2
 80252e4:	d901      	bls.n	80252ea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80252e6:	2301      	movs	r3, #1
 80252e8:	e042      	b.n	8025370 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80252ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80252ee:	2b00      	cmp	r3, #0
 80252f0:	da0f      	bge.n	8025312 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80252f2:	78fb      	ldrb	r3, [r7, #3]
 80252f4:	f003 0207 	and.w	r2, r3, #7
 80252f8:	4613      	mov	r3, r2
 80252fa:	009b      	lsls	r3, r3, #2
 80252fc:	4413      	add	r3, r2
 80252fe:	00db      	lsls	r3, r3, #3
 8025300:	3310      	adds	r3, #16
 8025302:	687a      	ldr	r2, [r7, #4]
 8025304:	4413      	add	r3, r2
 8025306:	3304      	adds	r3, #4
 8025308:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 802530a:	68fb      	ldr	r3, [r7, #12]
 802530c:	2201      	movs	r2, #1
 802530e:	705a      	strb	r2, [r3, #1]
 8025310:	e00f      	b.n	8025332 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8025312:	78fb      	ldrb	r3, [r7, #3]
 8025314:	f003 0207 	and.w	r2, r3, #7
 8025318:	4613      	mov	r3, r2
 802531a:	009b      	lsls	r3, r3, #2
 802531c:	4413      	add	r3, r2
 802531e:	00db      	lsls	r3, r3, #3
 8025320:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8025324:	687a      	ldr	r2, [r7, #4]
 8025326:	4413      	add	r3, r2
 8025328:	3304      	adds	r3, #4
 802532a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 802532c:	68fb      	ldr	r3, [r7, #12]
 802532e:	2200      	movs	r2, #0
 8025330:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8025332:	68fb      	ldr	r3, [r7, #12]
 8025334:	2200      	movs	r2, #0
 8025336:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8025338:	78fb      	ldrb	r3, [r7, #3]
 802533a:	f003 0307 	and.w	r3, r3, #7
 802533e:	b2da      	uxtb	r2, r3
 8025340:	68fb      	ldr	r3, [r7, #12]
 8025342:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8025344:	687b      	ldr	r3, [r7, #4]
 8025346:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 802534a:	2b01      	cmp	r3, #1
 802534c:	d101      	bne.n	8025352 <HAL_PCD_EP_ClrStall+0x86>
 802534e:	2302      	movs	r3, #2
 8025350:	e00e      	b.n	8025370 <HAL_PCD_EP_ClrStall+0xa4>
 8025352:	687b      	ldr	r3, [r7, #4]
 8025354:	2201      	movs	r2, #1
 8025356:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
  (void)USB_EPClearStall(hpcd->Instance, ep);
 802535a:	687b      	ldr	r3, [r7, #4]
 802535c:	681b      	ldr	r3, [r3, #0]
 802535e:	68f9      	ldr	r1, [r7, #12]
 8025360:	4618      	mov	r0, r3
 8025362:	f00b fe87 	bl	8031074 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8025366:	687b      	ldr	r3, [r7, #4]
 8025368:	2200      	movs	r2, #0
 802536a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

  return HAL_OK;
 802536e:	2300      	movs	r3, #0
}
 8025370:	4618      	mov	r0, r3
 8025372:	3710      	adds	r7, #16
 8025374:	46bd      	mov	sp, r7
 8025376:	bd80      	pop	{r7, pc}

08025378 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8025378:	b580      	push	{r7, lr}
 802537a:	b08e      	sub	sp, #56	@ 0x38
 802537c:	af00      	add	r7, sp, #0
 802537e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8025380:	e326      	b.n	80259d0 <PCD_EP_ISR_Handler+0x658>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 8025382:	687b      	ldr	r3, [r7, #4]
 8025384:	681b      	ldr	r3, [r3, #0]
 8025386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8025388:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 802538a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 802538c:	b2db      	uxtb	r3, r3
 802538e:	f003 030f 	and.w	r3, r3, #15
 8025392:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

    if (epindex == 0U)
 8025396:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 802539a:	2b00      	cmp	r3, #0
 802539c:	f040 8124 	bne.w	80255e8 <PCD_EP_ISR_Handler+0x270>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80253a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80253a2:	f003 0310 	and.w	r3, r3, #16
 80253a6:	2b00      	cmp	r3, #0
 80253a8:	d13e      	bne.n	8025428 <PCD_EP_ISR_Handler+0xb0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80253aa:	687b      	ldr	r3, [r7, #4]
 80253ac:	681b      	ldr	r3, [r3, #0]
 80253ae:	681a      	ldr	r2, [r3, #0]
 80253b0:	4b89      	ldr	r3, [pc, #548]	@ (80255d8 <PCD_EP_ISR_Handler+0x260>)
 80253b2:	4013      	ands	r3, r2
 80253b4:	60bb      	str	r3, [r7, #8]
 80253b6:	687b      	ldr	r3, [r7, #4]
 80253b8:	681b      	ldr	r3, [r3, #0]
 80253ba:	68ba      	ldr	r2, [r7, #8]
 80253bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80253c0:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 80253c2:	687b      	ldr	r3, [r7, #4]
 80253c4:	3314      	adds	r3, #20
 80253c6:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80253c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80253ca:	781b      	ldrb	r3, [r3, #0]
 80253cc:	00db      	lsls	r3, r3, #3
 80253ce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80253d2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80253d6:	681b      	ldr	r3, [r3, #0]
 80253d8:	0c1b      	lsrs	r3, r3, #16
 80253da:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80253de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80253e0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80253e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80253e4:	695a      	ldr	r2, [r3, #20]
 80253e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80253e8:	69db      	ldr	r3, [r3, #28]
 80253ea:	441a      	add	r2, r3
 80253ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80253ee:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80253f0:	2100      	movs	r1, #0
 80253f2:	6878      	ldr	r0, [r7, #4]
 80253f4:	f00e fac7 	bl	8033986 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80253f8:	687b      	ldr	r3, [r7, #4]
 80253fa:	7c5b      	ldrb	r3, [r3, #17]
 80253fc:	b2db      	uxtb	r3, r3
 80253fe:	2b00      	cmp	r3, #0
 8025400:	f000 82e6 	beq.w	80259d0 <PCD_EP_ISR_Handler+0x658>
 8025404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025406:	699b      	ldr	r3, [r3, #24]
 8025408:	2b00      	cmp	r3, #0
 802540a:	f040 82e1 	bne.w	80259d0 <PCD_EP_ISR_Handler+0x658>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 802540e:	687b      	ldr	r3, [r7, #4]
 8025410:	7c5b      	ldrb	r3, [r3, #17]
 8025412:	b2db      	uxtb	r3, r3
 8025414:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8025418:	b2da      	uxtb	r2, r3
 802541a:	687b      	ldr	r3, [r7, #4]
 802541c:	681b      	ldr	r3, [r3, #0]
 802541e:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8025420:	687b      	ldr	r3, [r7, #4]
 8025422:	2200      	movs	r2, #0
 8025424:	745a      	strb	r2, [r3, #17]
 8025426:	e2d3      	b.n	80259d0 <PCD_EP_ISR_Handler+0x658>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8025428:	687b      	ldr	r3, [r7, #4]
 802542a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 802542e:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8025430:	687b      	ldr	r3, [r7, #4]
 8025432:	681b      	ldr	r3, [r3, #0]
 8025434:	681b      	ldr	r3, [r3, #0]
 8025436:	867b      	strh	r3, [r7, #50]	@ 0x32

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8025438:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 802543a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 802543e:	2b00      	cmp	r3, #0
 8025440:	d027      	beq.n	8025492 <PCD_EP_ISR_Handler+0x11a>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8025442:	687b      	ldr	r3, [r7, #4]
 8025444:	681a      	ldr	r2, [r3, #0]
 8025446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025448:	781b      	ldrb	r3, [r3, #0]
 802544a:	4619      	mov	r1, r3
 802544c:	4610      	mov	r0, r2
 802544e:	f7ff fb39 	bl	8024ac4 <PCD_GET_EP_RX_CNT>
 8025452:	4603      	mov	r3, r0
 8025454:	461a      	mov	r2, r3
 8025456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025458:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 802545a:	687b      	ldr	r3, [r7, #4]
 802545c:	6818      	ldr	r0, [r3, #0]
 802545e:	687b      	ldr	r3, [r7, #4]
 8025460:	f503 7127 	add.w	r1, r3, #668	@ 0x29c
 8025464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025466:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8025468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802546a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 802546c:	b29b      	uxth	r3, r3
 802546e:	f00b ff28 	bl	80312c2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8025472:	687b      	ldr	r3, [r7, #4]
 8025474:	681b      	ldr	r3, [r3, #0]
 8025476:	681a      	ldr	r2, [r3, #0]
 8025478:	4b58      	ldr	r3, [pc, #352]	@ (80255dc <PCD_EP_ISR_Handler+0x264>)
 802547a:	4013      	ands	r3, r2
 802547c:	60fb      	str	r3, [r7, #12]
 802547e:	687b      	ldr	r3, [r7, #4]
 8025480:	681b      	ldr	r3, [r3, #0]
 8025482:	68fa      	ldr	r2, [r7, #12]
 8025484:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8025488:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 802548a:	6878      	ldr	r0, [r7, #4]
 802548c:	f00e fa4e 	bl	803392c <HAL_PCD_SetupStageCallback>
 8025490:	e29e      	b.n	80259d0 <PCD_EP_ISR_Handler+0x658>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 8025492:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8025496:	2b00      	cmp	r3, #0
 8025498:	f280 829a 	bge.w	80259d0 <PCD_EP_ISR_Handler+0x658>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 802549c:	687b      	ldr	r3, [r7, #4]
 802549e:	681b      	ldr	r3, [r3, #0]
 80254a0:	681a      	ldr	r2, [r3, #0]
 80254a2:	4b4e      	ldr	r3, [pc, #312]	@ (80255dc <PCD_EP_ISR_Handler+0x264>)
 80254a4:	4013      	ands	r3, r2
 80254a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80254a8:	687b      	ldr	r3, [r7, #4]
 80254aa:	681b      	ldr	r3, [r3, #0]
 80254ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80254ae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80254b2:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80254b4:	687b      	ldr	r3, [r7, #4]
 80254b6:	681a      	ldr	r2, [r3, #0]
 80254b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254ba:	781b      	ldrb	r3, [r3, #0]
 80254bc:	4619      	mov	r1, r3
 80254be:	4610      	mov	r0, r2
 80254c0:	f7ff fb00 	bl	8024ac4 <PCD_GET_EP_RX_CNT>
 80254c4:	4603      	mov	r3, r0
 80254c6:	461a      	mov	r2, r3
 80254c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254ca:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80254cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254ce:	69db      	ldr	r3, [r3, #28]
 80254d0:	2b00      	cmp	r3, #0
 80254d2:	d019      	beq.n	8025508 <PCD_EP_ISR_Handler+0x190>
 80254d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254d6:	695b      	ldr	r3, [r3, #20]
 80254d8:	2b00      	cmp	r3, #0
 80254da:	d015      	beq.n	8025508 <PCD_EP_ISR_Handler+0x190>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80254dc:	687b      	ldr	r3, [r7, #4]
 80254de:	6818      	ldr	r0, [r3, #0]
 80254e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254e2:	6959      	ldr	r1, [r3, #20]
 80254e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254e6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80254e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254ea:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80254ec:	b29b      	uxth	r3, r3
 80254ee:	f00b fee8 	bl	80312c2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80254f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254f4:	695a      	ldr	r2, [r3, #20]
 80254f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254f8:	69db      	ldr	r3, [r3, #28]
 80254fa:	441a      	add	r2, r3
 80254fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80254fe:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8025500:	2100      	movs	r1, #0
 8025502:	6878      	ldr	r0, [r7, #4]
 8025504:	f00e fa24 	bl	8033950 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8025508:	687b      	ldr	r3, [r7, #4]
 802550a:	681b      	ldr	r3, [r3, #0]
 802550c:	681b      	ldr	r3, [r3, #0]
 802550e:	867b      	strh	r3, [r7, #50]	@ 0x32

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8025510:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8025512:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8025516:	2b00      	cmp	r3, #0
 8025518:	f040 825a 	bne.w	80259d0 <PCD_EP_ISR_Handler+0x658>
 802551c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 802551e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8025522:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8025526:	f000 8253 	beq.w	80259d0 <PCD_EP_ISR_Handler+0x658>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 802552a:	4b2d      	ldr	r3, [pc, #180]	@ (80255e0 <PCD_EP_ISR_Handler+0x268>)
 802552c:	685b      	ldr	r3, [r3, #4]
 802552e:	4a2c      	ldr	r2, [pc, #176]	@ (80255e0 <PCD_EP_ISR_Handler+0x268>)
 8025530:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 8025534:	6053      	str	r3, [r2, #4]
 8025536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025538:	691b      	ldr	r3, [r3, #16]
 802553a:	2b00      	cmp	r3, #0
 802553c:	d106      	bne.n	802554c <PCD_EP_ISR_Handler+0x1d4>
 802553e:	4b28      	ldr	r3, [pc, #160]	@ (80255e0 <PCD_EP_ISR_Handler+0x268>)
 8025540:	685b      	ldr	r3, [r3, #4]
 8025542:	4a27      	ldr	r2, [pc, #156]	@ (80255e0 <PCD_EP_ISR_Handler+0x268>)
 8025544:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8025548:	6053      	str	r3, [r2, #4]
 802554a:	e02e      	b.n	80255aa <PCD_EP_ISR_Handler+0x232>
 802554c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802554e:	691b      	ldr	r3, [r3, #16]
 8025550:	2b3e      	cmp	r3, #62	@ 0x3e
 8025552:	d814      	bhi.n	802557e <PCD_EP_ISR_Handler+0x206>
 8025554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025556:	691b      	ldr	r3, [r3, #16]
 8025558:	085b      	lsrs	r3, r3, #1
 802555a:	617b      	str	r3, [r7, #20]
 802555c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802555e:	691b      	ldr	r3, [r3, #16]
 8025560:	f003 0301 	and.w	r3, r3, #1
 8025564:	2b00      	cmp	r3, #0
 8025566:	d002      	beq.n	802556e <PCD_EP_ISR_Handler+0x1f6>
 8025568:	697b      	ldr	r3, [r7, #20]
 802556a:	3301      	adds	r3, #1
 802556c:	617b      	str	r3, [r7, #20]
 802556e:	4b1c      	ldr	r3, [pc, #112]	@ (80255e0 <PCD_EP_ISR_Handler+0x268>)
 8025570:	685a      	ldr	r2, [r3, #4]
 8025572:	697b      	ldr	r3, [r7, #20]
 8025574:	069b      	lsls	r3, r3, #26
 8025576:	491a      	ldr	r1, [pc, #104]	@ (80255e0 <PCD_EP_ISR_Handler+0x268>)
 8025578:	4313      	orrs	r3, r2
 802557a:	604b      	str	r3, [r1, #4]
 802557c:	e015      	b.n	80255aa <PCD_EP_ISR_Handler+0x232>
 802557e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025580:	691b      	ldr	r3, [r3, #16]
 8025582:	095b      	lsrs	r3, r3, #5
 8025584:	617b      	str	r3, [r7, #20]
 8025586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025588:	691b      	ldr	r3, [r3, #16]
 802558a:	f003 031f 	and.w	r3, r3, #31
 802558e:	2b00      	cmp	r3, #0
 8025590:	d102      	bne.n	8025598 <PCD_EP_ISR_Handler+0x220>
 8025592:	697b      	ldr	r3, [r7, #20]
 8025594:	3b01      	subs	r3, #1
 8025596:	617b      	str	r3, [r7, #20]
 8025598:	4b11      	ldr	r3, [pc, #68]	@ (80255e0 <PCD_EP_ISR_Handler+0x268>)
 802559a:	685a      	ldr	r2, [r3, #4]
 802559c:	697b      	ldr	r3, [r7, #20]
 802559e:	069b      	lsls	r3, r3, #26
 80255a0:	4313      	orrs	r3, r2
 80255a2:	4a0f      	ldr	r2, [pc, #60]	@ (80255e0 <PCD_EP_ISR_Handler+0x268>)
 80255a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80255a8:	6053      	str	r3, [r2, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80255aa:	687b      	ldr	r3, [r7, #4]
 80255ac:	681b      	ldr	r3, [r3, #0]
 80255ae:	681a      	ldr	r2, [r3, #0]
 80255b0:	4b0c      	ldr	r3, [pc, #48]	@ (80255e4 <PCD_EP_ISR_Handler+0x26c>)
 80255b2:	4013      	ands	r3, r2
 80255b4:	613b      	str	r3, [r7, #16]
 80255b6:	693b      	ldr	r3, [r7, #16]
 80255b8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80255bc:	613b      	str	r3, [r7, #16]
 80255be:	693b      	ldr	r3, [r7, #16]
 80255c0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80255c4:	613b      	str	r3, [r7, #16]
 80255c6:	687b      	ldr	r3, [r7, #4]
 80255c8:	681a      	ldr	r2, [r3, #0]
 80255ca:	693b      	ldr	r3, [r7, #16]
 80255cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80255d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80255d4:	6013      	str	r3, [r2, #0]
 80255d6:	e1fb      	b.n	80259d0 <PCD_EP_ISR_Handler+0x658>
 80255d8:	07ff8f0f 	.word	0x07ff8f0f
 80255dc:	07ff0f8f 	.word	0x07ff0f8f
 80255e0:	40016400 	.word	0x40016400
 80255e4:	07ffbf8f 	.word	0x07ffbf8f
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80255e8:	687b      	ldr	r3, [r7, #4]
 80255ea:	681b      	ldr	r3, [r3, #0]
 80255ec:	461a      	mov	r2, r3
 80255ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80255f2:	009b      	lsls	r3, r3, #2
 80255f4:	4413      	add	r3, r2
 80255f6:	681b      	ldr	r3, [r3, #0]
 80255f8:	867b      	strh	r3, [r7, #50]	@ 0x32

      if ((wEPVal & USB_EP_VTRX) != 0U)
 80255fa:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80255fe:	2b00      	cmp	r3, #0
 8025600:	f280 80bd 	bge.w	802577e <PCD_EP_ISR_Handler+0x406>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8025604:	687b      	ldr	r3, [r7, #4]
 8025606:	681b      	ldr	r3, [r3, #0]
 8025608:	461a      	mov	r2, r3
 802560a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 802560e:	009b      	lsls	r3, r3, #2
 8025610:	4413      	add	r3, r2
 8025612:	681a      	ldr	r2, [r3, #0]
 8025614:	4b9e      	ldr	r3, [pc, #632]	@ (8025890 <PCD_EP_ISR_Handler+0x518>)
 8025616:	4013      	ands	r3, r2
 8025618:	61fb      	str	r3, [r7, #28]
 802561a:	687b      	ldr	r3, [r7, #4]
 802561c:	681b      	ldr	r3, [r3, #0]
 802561e:	461a      	mov	r2, r3
 8025620:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8025624:	009b      	lsls	r3, r3, #2
 8025626:	4413      	add	r3, r2
 8025628:	69fa      	ldr	r2, [r7, #28]
 802562a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 802562e:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8025630:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8025634:	4613      	mov	r3, r2
 8025636:	009b      	lsls	r3, r3, #2
 8025638:	4413      	add	r3, r2
 802563a:	00db      	lsls	r3, r3, #3
 802563c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8025640:	687a      	ldr	r2, [r7, #4]
 8025642:	4413      	add	r3, r2
 8025644:	3304      	adds	r3, #4
 8025646:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8025648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802564a:	7b1b      	ldrb	r3, [r3, #12]
 802564c:	2b00      	cmp	r3, #0
 802564e:	d116      	bne.n	802567e <PCD_EP_ISR_Handler+0x306>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8025650:	687b      	ldr	r3, [r7, #4]
 8025652:	681a      	ldr	r2, [r3, #0]
 8025654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025656:	781b      	ldrb	r3, [r3, #0]
 8025658:	4619      	mov	r1, r3
 802565a:	4610      	mov	r0, r2
 802565c:	f7ff fa32 	bl	8024ac4 <PCD_GET_EP_RX_CNT>
 8025660:	4603      	mov	r3, r0
 8025662:	84bb      	strh	r3, [r7, #36]	@ 0x24

          if (count != 0U)
 8025664:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8025666:	2b00      	cmp	r3, #0
 8025668:	d067      	beq.n	802573a <PCD_EP_ISR_Handler+0x3c2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 802566a:	687b      	ldr	r3, [r7, #4]
 802566c:	6818      	ldr	r0, [r3, #0]
 802566e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025670:	6959      	ldr	r1, [r3, #20]
 8025672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025674:	88da      	ldrh	r2, [r3, #6]
 8025676:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8025678:	f00b fe23 	bl	80312c2 <USB_ReadPMA>
 802567c:	e05d      	b.n	802573a <PCD_EP_ISR_Handler+0x3c2>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 802567e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025680:	78db      	ldrb	r3, [r3, #3]
 8025682:	2b02      	cmp	r3, #2
 8025684:	d108      	bne.n	8025698 <PCD_EP_ISR_Handler+0x320>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8025686:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8025688:	461a      	mov	r2, r3
 802568a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 802568c:	6878      	ldr	r0, [r7, #4]
 802568e:	f000 f9ad 	bl	80259ec <HAL_PCD_EP_DB_Receive>
 8025692:	4603      	mov	r3, r0
 8025694:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8025696:	e050      	b.n	802573a <PCD_EP_ISR_Handler+0x3c2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8025698:	687b      	ldr	r3, [r7, #4]
 802569a:	681b      	ldr	r3, [r3, #0]
 802569c:	461a      	mov	r2, r3
 802569e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256a0:	781b      	ldrb	r3, [r3, #0]
 80256a2:	009b      	lsls	r3, r3, #2
 80256a4:	4413      	add	r3, r2
 80256a6:	681a      	ldr	r2, [r3, #0]
 80256a8:	4b7a      	ldr	r3, [pc, #488]	@ (8025894 <PCD_EP_ISR_Handler+0x51c>)
 80256aa:	4013      	ands	r3, r2
 80256ac:	61bb      	str	r3, [r7, #24]
 80256ae:	687b      	ldr	r3, [r7, #4]
 80256b0:	681b      	ldr	r3, [r3, #0]
 80256b2:	461a      	mov	r2, r3
 80256b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256b6:	781b      	ldrb	r3, [r3, #0]
 80256b8:	009b      	lsls	r3, r3, #2
 80256ba:	441a      	add	r2, r3
 80256bc:	69bb      	ldr	r3, [r7, #24]
 80256be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80256c2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80256c6:	6013      	str	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80256c8:	687b      	ldr	r3, [r7, #4]
 80256ca:	681b      	ldr	r3, [r3, #0]
 80256cc:	461a      	mov	r2, r3
 80256ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256d0:	781b      	ldrb	r3, [r3, #0]
 80256d2:	009b      	lsls	r3, r3, #2
 80256d4:	4413      	add	r3, r2
 80256d6:	681b      	ldr	r3, [r3, #0]
 80256d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80256dc:	2b00      	cmp	r3, #0
 80256de:	d016      	beq.n	802570e <PCD_EP_ISR_Handler+0x396>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80256e0:	687b      	ldr	r3, [r7, #4]
 80256e2:	681a      	ldr	r2, [r3, #0]
 80256e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256e6:	781b      	ldrb	r3, [r3, #0]
 80256e8:	4619      	mov	r1, r3
 80256ea:	4610      	mov	r0, r2
 80256ec:	f7ff fa0b 	bl	8024b06 <PCD_GET_EP_DBUF0_CNT>
 80256f0:	4603      	mov	r3, r0
 80256f2:	84bb      	strh	r3, [r7, #36]	@ 0x24

              if (count != 0U)
 80256f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80256f6:	2b00      	cmp	r3, #0
 80256f8:	d01f      	beq.n	802573a <PCD_EP_ISR_Handler+0x3c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80256fa:	687b      	ldr	r3, [r7, #4]
 80256fc:	6818      	ldr	r0, [r3, #0]
 80256fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025700:	6959      	ldr	r1, [r3, #20]
 8025702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025704:	891a      	ldrh	r2, [r3, #8]
 8025706:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8025708:	f00b fddb 	bl	80312c2 <USB_ReadPMA>
 802570c:	e015      	b.n	802573a <PCD_EP_ISR_Handler+0x3c2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 802570e:	687b      	ldr	r3, [r7, #4]
 8025710:	681a      	ldr	r2, [r3, #0]
 8025712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025714:	781b      	ldrb	r3, [r3, #0]
 8025716:	4619      	mov	r1, r3
 8025718:	4610      	mov	r0, r2
 802571a:	f7ff fa15 	bl	8024b48 <PCD_GET_EP_DBUF1_CNT>
 802571e:	4603      	mov	r3, r0
 8025720:	84bb      	strh	r3, [r7, #36]	@ 0x24

              if (count != 0U)
 8025722:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8025724:	2b00      	cmp	r3, #0
 8025726:	d008      	beq.n	802573a <PCD_EP_ISR_Handler+0x3c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8025728:	687b      	ldr	r3, [r7, #4]
 802572a:	6818      	ldr	r0, [r3, #0]
 802572c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802572e:	6959      	ldr	r1, [r3, #20]
 8025730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025732:	895a      	ldrh	r2, [r3, #10]
 8025734:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8025736:	f00b fdc4 	bl	80312c2 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 802573a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802573c:	69da      	ldr	r2, [r3, #28]
 802573e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8025740:	441a      	add	r2, r3
 8025742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025744:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8025746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025748:	695a      	ldr	r2, [r3, #20]
 802574a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 802574c:	441a      	add	r2, r3
 802574e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025750:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8025752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025754:	699b      	ldr	r3, [r3, #24]
 8025756:	2b00      	cmp	r3, #0
 8025758:	d004      	beq.n	8025764 <PCD_EP_ISR_Handler+0x3ec>
 802575a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 802575c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802575e:	691b      	ldr	r3, [r3, #16]
 8025760:	429a      	cmp	r2, r3
 8025762:	d206      	bcs.n	8025772 <PCD_EP_ISR_Handler+0x3fa>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8025764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025766:	781b      	ldrb	r3, [r3, #0]
 8025768:	4619      	mov	r1, r3
 802576a:	6878      	ldr	r0, [r7, #4]
 802576c:	f00e f8f0 	bl	8033950 <HAL_PCD_DataOutStageCallback>
 8025770:	e005      	b.n	802577e <PCD_EP_ISR_Handler+0x406>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8025772:	687b      	ldr	r3, [r7, #4]
 8025774:	681b      	ldr	r3, [r3, #0]
 8025776:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8025778:	4618      	mov	r0, r3
 802577a:	f00a fbcb 	bl	802ff14 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 802577e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8025780:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8025784:	2b00      	cmp	r3, #0
 8025786:	f000 8123 	beq.w	80259d0 <PCD_EP_ISR_Handler+0x658>
      {
        ep = &hpcd->IN_ep[epindex];
 802578a:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 802578e:	4613      	mov	r3, r2
 8025790:	009b      	lsls	r3, r3, #2
 8025792:	4413      	add	r3, r2
 8025794:	00db      	lsls	r3, r3, #3
 8025796:	3310      	adds	r3, #16
 8025798:	687a      	ldr	r2, [r7, #4]
 802579a:	4413      	add	r3, r2
 802579c:	3304      	adds	r3, #4
 802579e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80257a0:	687b      	ldr	r3, [r7, #4]
 80257a2:	681b      	ldr	r3, [r3, #0]
 80257a4:	461a      	mov	r2, r3
 80257a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80257aa:	009b      	lsls	r3, r3, #2
 80257ac:	4413      	add	r3, r2
 80257ae:	681a      	ldr	r2, [r3, #0]
 80257b0:	4b39      	ldr	r3, [pc, #228]	@ (8025898 <PCD_EP_ISR_Handler+0x520>)
 80257b2:	4013      	ands	r3, r2
 80257b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80257b6:	687b      	ldr	r3, [r7, #4]
 80257b8:	681b      	ldr	r3, [r3, #0]
 80257ba:	461a      	mov	r2, r3
 80257bc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80257c0:	009b      	lsls	r3, r3, #2
 80257c2:	4413      	add	r3, r2
 80257c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80257c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80257ca:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 80257cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80257ce:	78db      	ldrb	r3, [r3, #3]
 80257d0:	2b01      	cmp	r3, #1
 80257d2:	f040 80b8 	bne.w	8025946 <PCD_EP_ISR_Handler+0x5ce>
        {
          ep->xfer_len = 0U;
 80257d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80257d8:	2200      	movs	r2, #0
 80257da:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80257dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80257de:	7b1b      	ldrb	r3, [r3, #12]
 80257e0:	2b00      	cmp	r3, #0
 80257e2:	f000 80a9 	beq.w	8025938 <PCD_EP_ISR_Handler+0x5c0>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80257e6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80257e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80257ec:	2b00      	cmp	r3, #0
 80257ee:	d055      	beq.n	802589c <PCD_EP_ISR_Handler+0x524>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80257f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80257f2:	785b      	ldrb	r3, [r3, #1]
 80257f4:	2b00      	cmp	r3, #0
 80257f6:	d124      	bne.n	8025842 <PCD_EP_ISR_Handler+0x4ca>
 80257f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80257fa:	781b      	ldrb	r3, [r3, #0]
 80257fc:	00db      	lsls	r3, r3, #3
 80257fe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025802:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025806:	681a      	ldr	r2, [r3, #0]
 8025808:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802580a:	781b      	ldrb	r3, [r3, #0]
 802580c:	00db      	lsls	r3, r3, #3
 802580e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025812:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025816:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 802581a:	601a      	str	r2, [r3, #0]
 802581c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802581e:	781b      	ldrb	r3, [r3, #0]
 8025820:	00db      	lsls	r3, r3, #3
 8025822:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025826:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802582a:	681a      	ldr	r2, [r3, #0]
 802582c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802582e:	781b      	ldrb	r3, [r3, #0]
 8025830:	00db      	lsls	r3, r3, #3
 8025832:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025836:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802583a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 802583e:	601a      	str	r2, [r3, #0]
 8025840:	e07a      	b.n	8025938 <PCD_EP_ISR_Handler+0x5c0>
 8025842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025844:	785b      	ldrb	r3, [r3, #1]
 8025846:	2b01      	cmp	r3, #1
 8025848:	d176      	bne.n	8025938 <PCD_EP_ISR_Handler+0x5c0>
 802584a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802584c:	781b      	ldrb	r3, [r3, #0]
 802584e:	00db      	lsls	r3, r3, #3
 8025850:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025854:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025858:	681a      	ldr	r2, [r3, #0]
 802585a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802585c:	781b      	ldrb	r3, [r3, #0]
 802585e:	00db      	lsls	r3, r3, #3
 8025860:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025864:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025868:	b292      	uxth	r2, r2
 802586a:	601a      	str	r2, [r3, #0]
 802586c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802586e:	781b      	ldrb	r3, [r3, #0]
 8025870:	00db      	lsls	r3, r3, #3
 8025872:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8025876:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 802587a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802587c:	781b      	ldrb	r3, [r3, #0]
 802587e:	00db      	lsls	r3, r3, #3
 8025880:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025884:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025888:	6812      	ldr	r2, [r2, #0]
 802588a:	601a      	str	r2, [r3, #0]
 802588c:	e054      	b.n	8025938 <PCD_EP_ISR_Handler+0x5c0>
 802588e:	bf00      	nop
 8025890:	07ff0f8f 	.word	0x07ff0f8f
 8025894:	07ff8f8f 	.word	0x07ff8f8f
 8025898:	07ff8f0f 	.word	0x07ff8f0f
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 802589c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802589e:	785b      	ldrb	r3, [r3, #1]
 80258a0:	2b00      	cmp	r3, #0
 80258a2:	d124      	bne.n	80258ee <PCD_EP_ISR_Handler+0x576>
 80258a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80258a6:	781b      	ldrb	r3, [r3, #0]
 80258a8:	00db      	lsls	r3, r3, #3
 80258aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80258ae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80258b2:	685a      	ldr	r2, [r3, #4]
 80258b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80258b6:	781b      	ldrb	r3, [r3, #0]
 80258b8:	00db      	lsls	r3, r3, #3
 80258ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80258be:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80258c2:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80258c6:	605a      	str	r2, [r3, #4]
 80258c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80258ca:	781b      	ldrb	r3, [r3, #0]
 80258cc:	00db      	lsls	r3, r3, #3
 80258ce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80258d2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80258d6:	685a      	ldr	r2, [r3, #4]
 80258d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80258da:	781b      	ldrb	r3, [r3, #0]
 80258dc:	00db      	lsls	r3, r3, #3
 80258de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80258e2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80258e6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80258ea:	605a      	str	r2, [r3, #4]
 80258ec:	e024      	b.n	8025938 <PCD_EP_ISR_Handler+0x5c0>
 80258ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80258f0:	785b      	ldrb	r3, [r3, #1]
 80258f2:	2b01      	cmp	r3, #1
 80258f4:	d120      	bne.n	8025938 <PCD_EP_ISR_Handler+0x5c0>
 80258f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80258f8:	781b      	ldrb	r3, [r3, #0]
 80258fa:	00db      	lsls	r3, r3, #3
 80258fc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025900:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025904:	685a      	ldr	r2, [r3, #4]
 8025906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025908:	781b      	ldrb	r3, [r3, #0]
 802590a:	00db      	lsls	r3, r3, #3
 802590c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025910:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025914:	b292      	uxth	r2, r2
 8025916:	605a      	str	r2, [r3, #4]
 8025918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802591a:	781b      	ldrb	r3, [r3, #0]
 802591c:	00db      	lsls	r3, r3, #3
 802591e:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8025922:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8025926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025928:	781b      	ldrb	r3, [r3, #0]
 802592a:	00db      	lsls	r3, r3, #3
 802592c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025930:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025934:	6852      	ldr	r2, [r2, #4]
 8025936:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8025938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802593a:	781b      	ldrb	r3, [r3, #0]
 802593c:	4619      	mov	r1, r3
 802593e:	6878      	ldr	r0, [r7, #4]
 8025940:	f00e f821 	bl	8033986 <HAL_PCD_DataInStageCallback>
 8025944:	e044      	b.n	80259d0 <PCD_EP_ISR_Handler+0x658>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8025946:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8025948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802594c:	2b00      	cmp	r3, #0
 802594e:	d139      	bne.n	80259c4 <PCD_EP_ISR_Handler+0x64c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8025950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025952:	781b      	ldrb	r3, [r3, #0]
 8025954:	00db      	lsls	r3, r3, #3
 8025956:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802595a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802595e:	681b      	ldr	r3, [r3, #0]
 8025960:	0c1b      	lsrs	r3, r3, #16
 8025962:	b29b      	uxth	r3, r3
 8025964:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8025968:	84fb      	strh	r3, [r7, #38]	@ 0x26

            if (ep->xfer_len > TxPctSize)
 802596a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802596c:	699a      	ldr	r2, [r3, #24]
 802596e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8025970:	429a      	cmp	r2, r3
 8025972:	d906      	bls.n	8025982 <PCD_EP_ISR_Handler+0x60a>
            {
              ep->xfer_len -= TxPctSize;
 8025974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025976:	699a      	ldr	r2, [r3, #24]
 8025978:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 802597a:	1ad2      	subs	r2, r2, r3
 802597c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802597e:	619a      	str	r2, [r3, #24]
 8025980:	e002      	b.n	8025988 <PCD_EP_ISR_Handler+0x610>
            }
            else
            {
              ep->xfer_len = 0U;
 8025982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025984:	2200      	movs	r2, #0
 8025986:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8025988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802598a:	699b      	ldr	r3, [r3, #24]
 802598c:	2b00      	cmp	r3, #0
 802598e:	d106      	bne.n	802599e <PCD_EP_ISR_Handler+0x626>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8025990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025992:	781b      	ldrb	r3, [r3, #0]
 8025994:	4619      	mov	r1, r3
 8025996:	6878      	ldr	r0, [r7, #4]
 8025998:	f00d fff5 	bl	8033986 <HAL_PCD_DataInStageCallback>
 802599c:	e018      	b.n	80259d0 <PCD_EP_ISR_Handler+0x658>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 802599e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80259a0:	695a      	ldr	r2, [r3, #20]
 80259a2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80259a4:	441a      	add	r2, r3
 80259a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80259a8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80259aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80259ac:	69da      	ldr	r2, [r3, #28]
 80259ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80259b0:	441a      	add	r2, r3
 80259b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80259b4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80259b6:	687b      	ldr	r3, [r7, #4]
 80259b8:	681b      	ldr	r3, [r3, #0]
 80259ba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80259bc:	4618      	mov	r0, r3
 80259be:	f00a faa9 	bl	802ff14 <USB_EPStartXfer>
 80259c2:	e005      	b.n	80259d0 <PCD_EP_ISR_Handler+0x658>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80259c4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80259c6:	461a      	mov	r2, r3
 80259c8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80259ca:	6878      	ldr	r0, [r7, #4]
 80259cc:	f000 f8e8 	bl	8025ba0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80259d0:	687b      	ldr	r3, [r7, #4]
 80259d2:	681b      	ldr	r3, [r3, #0]
 80259d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80259d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80259da:	2b00      	cmp	r3, #0
 80259dc:	f47f acd1 	bne.w	8025382 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80259e0:	2300      	movs	r3, #0
}
 80259e2:	4618      	mov	r0, r3
 80259e4:	3738      	adds	r7, #56	@ 0x38
 80259e6:	46bd      	mov	sp, r7
 80259e8:	bd80      	pop	{r7, pc}
 80259ea:	bf00      	nop

080259ec <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80259ec:	b580      	push	{r7, lr}
 80259ee:	b08a      	sub	sp, #40	@ 0x28
 80259f0:	af00      	add	r7, sp, #0
 80259f2:	60f8      	str	r0, [r7, #12]
 80259f4:	60b9      	str	r1, [r7, #8]
 80259f6:	4613      	mov	r3, r2
 80259f8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80259fa:	88fb      	ldrh	r3, [r7, #6]
 80259fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8025a00:	2b00      	cmp	r3, #0
 8025a02:	d062      	beq.n	8025aca <HAL_PCD_EP_DB_Receive+0xde>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8025a04:	68fb      	ldr	r3, [r7, #12]
 8025a06:	681a      	ldr	r2, [r3, #0]
 8025a08:	68bb      	ldr	r3, [r7, #8]
 8025a0a:	781b      	ldrb	r3, [r3, #0]
 8025a0c:	4619      	mov	r1, r3
 8025a0e:	4610      	mov	r0, r2
 8025a10:	f7ff f879 	bl	8024b06 <PCD_GET_EP_DBUF0_CNT>
 8025a14:	4603      	mov	r3, r0
 8025a16:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 8025a18:	68bb      	ldr	r3, [r7, #8]
 8025a1a:	699a      	ldr	r2, [r3, #24]
 8025a1c:	8bfb      	ldrh	r3, [r7, #30]
 8025a1e:	429a      	cmp	r2, r3
 8025a20:	d306      	bcc.n	8025a30 <HAL_PCD_EP_DB_Receive+0x44>
    {
      ep->xfer_len -= count;
 8025a22:	68bb      	ldr	r3, [r7, #8]
 8025a24:	699a      	ldr	r2, [r3, #24]
 8025a26:	8bfb      	ldrh	r3, [r7, #30]
 8025a28:	1ad2      	subs	r2, r2, r3
 8025a2a:	68bb      	ldr	r3, [r7, #8]
 8025a2c:	619a      	str	r2, [r3, #24]
 8025a2e:	e002      	b.n	8025a36 <HAL_PCD_EP_DB_Receive+0x4a>
    }
    else
    {
      ep->xfer_len = 0U;
 8025a30:	68bb      	ldr	r3, [r7, #8]
 8025a32:	2200      	movs	r2, #0
 8025a34:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8025a36:	68bb      	ldr	r3, [r7, #8]
 8025a38:	699b      	ldr	r3, [r3, #24]
 8025a3a:	2b00      	cmp	r3, #0
 8025a3c:	d11b      	bne.n	8025a76 <HAL_PCD_EP_DB_Receive+0x8a>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8025a3e:	68fb      	ldr	r3, [r7, #12]
 8025a40:	681b      	ldr	r3, [r3, #0]
 8025a42:	461a      	mov	r2, r3
 8025a44:	68bb      	ldr	r3, [r7, #8]
 8025a46:	781b      	ldrb	r3, [r3, #0]
 8025a48:	009b      	lsls	r3, r3, #2
 8025a4a:	4413      	add	r3, r2
 8025a4c:	681a      	ldr	r2, [r3, #0]
 8025a4e:	4b52      	ldr	r3, [pc, #328]	@ (8025b98 <HAL_PCD_EP_DB_Receive+0x1ac>)
 8025a50:	4013      	ands	r3, r2
 8025a52:	61bb      	str	r3, [r7, #24]
 8025a54:	69bb      	ldr	r3, [r7, #24]
 8025a56:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8025a5a:	61bb      	str	r3, [r7, #24]
 8025a5c:	68fb      	ldr	r3, [r7, #12]
 8025a5e:	681b      	ldr	r3, [r3, #0]
 8025a60:	461a      	mov	r2, r3
 8025a62:	68bb      	ldr	r3, [r7, #8]
 8025a64:	781b      	ldrb	r3, [r3, #0]
 8025a66:	009b      	lsls	r3, r3, #2
 8025a68:	441a      	add	r2, r3
 8025a6a:	69bb      	ldr	r3, [r7, #24]
 8025a6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8025a70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8025a74:	6013      	str	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8025a76:	88fb      	ldrh	r3, [r7, #6]
 8025a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8025a7c:	2b00      	cmp	r3, #0
 8025a7e:	d017      	beq.n	8025ab0 <HAL_PCD_EP_DB_Receive+0xc4>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8025a80:	68fb      	ldr	r3, [r7, #12]
 8025a82:	681b      	ldr	r3, [r3, #0]
 8025a84:	461a      	mov	r2, r3
 8025a86:	68bb      	ldr	r3, [r7, #8]
 8025a88:	781b      	ldrb	r3, [r3, #0]
 8025a8a:	009b      	lsls	r3, r3, #2
 8025a8c:	4413      	add	r3, r2
 8025a8e:	681a      	ldr	r2, [r3, #0]
 8025a90:	4b42      	ldr	r3, [pc, #264]	@ (8025b9c <HAL_PCD_EP_DB_Receive+0x1b0>)
 8025a92:	4013      	ands	r3, r2
 8025a94:	617b      	str	r3, [r7, #20]
 8025a96:	68fb      	ldr	r3, [r7, #12]
 8025a98:	681b      	ldr	r3, [r3, #0]
 8025a9a:	461a      	mov	r2, r3
 8025a9c:	68bb      	ldr	r3, [r7, #8]
 8025a9e:	781b      	ldrb	r3, [r3, #0]
 8025aa0:	009b      	lsls	r3, r3, #2
 8025aa2:	441a      	add	r2, r3
 8025aa4:	697b      	ldr	r3, [r7, #20]
 8025aa6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8025aaa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8025aae:	6013      	str	r3, [r2, #0]
    }

    if (count != 0U)
 8025ab0:	8bfb      	ldrh	r3, [r7, #30]
 8025ab2:	2b00      	cmp	r3, #0
 8025ab4:	d06b      	beq.n	8025b8e <HAL_PCD_EP_DB_Receive+0x1a2>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8025ab6:	68fb      	ldr	r3, [r7, #12]
 8025ab8:	6818      	ldr	r0, [r3, #0]
 8025aba:	68bb      	ldr	r3, [r7, #8]
 8025abc:	6959      	ldr	r1, [r3, #20]
 8025abe:	68bb      	ldr	r3, [r7, #8]
 8025ac0:	891a      	ldrh	r2, [r3, #8]
 8025ac2:	8bfb      	ldrh	r3, [r7, #30]
 8025ac4:	f00b fbfd 	bl	80312c2 <USB_ReadPMA>
 8025ac8:	e061      	b.n	8025b8e <HAL_PCD_EP_DB_Receive+0x1a2>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8025aca:	68fb      	ldr	r3, [r7, #12]
 8025acc:	681a      	ldr	r2, [r3, #0]
 8025ace:	68bb      	ldr	r3, [r7, #8]
 8025ad0:	781b      	ldrb	r3, [r3, #0]
 8025ad2:	4619      	mov	r1, r3
 8025ad4:	4610      	mov	r0, r2
 8025ad6:	f7ff f837 	bl	8024b48 <PCD_GET_EP_DBUF1_CNT>
 8025ada:	4603      	mov	r3, r0
 8025adc:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= count)
 8025ade:	68bb      	ldr	r3, [r7, #8]
 8025ae0:	699a      	ldr	r2, [r3, #24]
 8025ae2:	8bfb      	ldrh	r3, [r7, #30]
 8025ae4:	429a      	cmp	r2, r3
 8025ae6:	d306      	bcc.n	8025af6 <HAL_PCD_EP_DB_Receive+0x10a>
    {
      ep->xfer_len -= count;
 8025ae8:	68bb      	ldr	r3, [r7, #8]
 8025aea:	699a      	ldr	r2, [r3, #24]
 8025aec:	8bfb      	ldrh	r3, [r7, #30]
 8025aee:	1ad2      	subs	r2, r2, r3
 8025af0:	68bb      	ldr	r3, [r7, #8]
 8025af2:	619a      	str	r2, [r3, #24]
 8025af4:	e002      	b.n	8025afc <HAL_PCD_EP_DB_Receive+0x110>
    }
    else
    {
      ep->xfer_len = 0U;
 8025af6:	68bb      	ldr	r3, [r7, #8]
 8025af8:	2200      	movs	r2, #0
 8025afa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8025afc:	68bb      	ldr	r3, [r7, #8]
 8025afe:	699b      	ldr	r3, [r3, #24]
 8025b00:	2b00      	cmp	r3, #0
 8025b02:	d11b      	bne.n	8025b3c <HAL_PCD_EP_DB_Receive+0x150>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8025b04:	68fb      	ldr	r3, [r7, #12]
 8025b06:	681b      	ldr	r3, [r3, #0]
 8025b08:	461a      	mov	r2, r3
 8025b0a:	68bb      	ldr	r3, [r7, #8]
 8025b0c:	781b      	ldrb	r3, [r3, #0]
 8025b0e:	009b      	lsls	r3, r3, #2
 8025b10:	4413      	add	r3, r2
 8025b12:	681a      	ldr	r2, [r3, #0]
 8025b14:	4b20      	ldr	r3, [pc, #128]	@ (8025b98 <HAL_PCD_EP_DB_Receive+0x1ac>)
 8025b16:	4013      	ands	r3, r2
 8025b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8025b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025b1c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8025b20:	627b      	str	r3, [r7, #36]	@ 0x24
 8025b22:	68fb      	ldr	r3, [r7, #12]
 8025b24:	681b      	ldr	r3, [r3, #0]
 8025b26:	461a      	mov	r2, r3
 8025b28:	68bb      	ldr	r3, [r7, #8]
 8025b2a:	781b      	ldrb	r3, [r3, #0]
 8025b2c:	009b      	lsls	r3, r3, #2
 8025b2e:	441a      	add	r2, r3
 8025b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025b32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8025b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8025b3a:	6013      	str	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8025b3c:	88fb      	ldrh	r3, [r7, #6]
 8025b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8025b42:	2b00      	cmp	r3, #0
 8025b44:	d117      	bne.n	8025b76 <HAL_PCD_EP_DB_Receive+0x18a>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8025b46:	68fb      	ldr	r3, [r7, #12]
 8025b48:	681b      	ldr	r3, [r3, #0]
 8025b4a:	461a      	mov	r2, r3
 8025b4c:	68bb      	ldr	r3, [r7, #8]
 8025b4e:	781b      	ldrb	r3, [r3, #0]
 8025b50:	009b      	lsls	r3, r3, #2
 8025b52:	4413      	add	r3, r2
 8025b54:	681a      	ldr	r2, [r3, #0]
 8025b56:	4b11      	ldr	r3, [pc, #68]	@ (8025b9c <HAL_PCD_EP_DB_Receive+0x1b0>)
 8025b58:	4013      	ands	r3, r2
 8025b5a:	623b      	str	r3, [r7, #32]
 8025b5c:	68fb      	ldr	r3, [r7, #12]
 8025b5e:	681b      	ldr	r3, [r3, #0]
 8025b60:	461a      	mov	r2, r3
 8025b62:	68bb      	ldr	r3, [r7, #8]
 8025b64:	781b      	ldrb	r3, [r3, #0]
 8025b66:	009b      	lsls	r3, r3, #2
 8025b68:	441a      	add	r2, r3
 8025b6a:	6a3b      	ldr	r3, [r7, #32]
 8025b6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8025b70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8025b74:	6013      	str	r3, [r2, #0]
    }

    if (count != 0U)
 8025b76:	8bfb      	ldrh	r3, [r7, #30]
 8025b78:	2b00      	cmp	r3, #0
 8025b7a:	d008      	beq.n	8025b8e <HAL_PCD_EP_DB_Receive+0x1a2>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8025b7c:	68fb      	ldr	r3, [r7, #12]
 8025b7e:	6818      	ldr	r0, [r3, #0]
 8025b80:	68bb      	ldr	r3, [r7, #8]
 8025b82:	6959      	ldr	r1, [r3, #20]
 8025b84:	68bb      	ldr	r3, [r7, #8]
 8025b86:	895a      	ldrh	r2, [r3, #10]
 8025b88:	8bfb      	ldrh	r3, [r7, #30]
 8025b8a:	f00b fb9a 	bl	80312c2 <USB_ReadPMA>
    }
  }

  return count;
 8025b8e:	8bfb      	ldrh	r3, [r7, #30]
}
 8025b90:	4618      	mov	r0, r3
 8025b92:	3728      	adds	r7, #40	@ 0x28
 8025b94:	46bd      	mov	sp, r7
 8025b96:	bd80      	pop	{r7, pc}
 8025b98:	07ffbf8f 	.word	0x07ffbf8f
 8025b9c:	07ff8f8f 	.word	0x07ff8f8f

08025ba0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8025ba0:	b580      	push	{r7, lr}
 8025ba2:	b08e      	sub	sp, #56	@ 0x38
 8025ba4:	af00      	add	r7, sp, #0
 8025ba6:	60f8      	str	r0, [r7, #12]
 8025ba8:	60b9      	str	r1, [r7, #8]
 8025baa:	4613      	mov	r3, r2
 8025bac:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8025bae:	88fb      	ldrh	r3, [r7, #6]
 8025bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8025bb4:	2b00      	cmp	r3, #0
 8025bb6:	f000 81d5 	beq.w	8025f64 <HAL_PCD_EP_DB_Transmit+0x3c4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8025bba:	68fb      	ldr	r3, [r7, #12]
 8025bbc:	681a      	ldr	r2, [r3, #0]
 8025bbe:	68bb      	ldr	r3, [r7, #8]
 8025bc0:	781b      	ldrb	r3, [r3, #0]
 8025bc2:	4619      	mov	r1, r3
 8025bc4:	4610      	mov	r0, r2
 8025bc6:	f7fe ff9e 	bl	8024b06 <PCD_GET_EP_DBUF0_CNT>
 8025bca:	4603      	mov	r3, r0
 8025bcc:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len > TxPctSize)
 8025bce:	68bb      	ldr	r3, [r7, #8]
 8025bd0:	699a      	ldr	r2, [r3, #24]
 8025bd2:	8bfb      	ldrh	r3, [r7, #30]
 8025bd4:	429a      	cmp	r2, r3
 8025bd6:	d906      	bls.n	8025be6 <HAL_PCD_EP_DB_Transmit+0x46>
    {
      ep->xfer_len -= TxPctSize;
 8025bd8:	68bb      	ldr	r3, [r7, #8]
 8025bda:	699a      	ldr	r2, [r3, #24]
 8025bdc:	8bfb      	ldrh	r3, [r7, #30]
 8025bde:	1ad2      	subs	r2, r2, r3
 8025be0:	68bb      	ldr	r3, [r7, #8]
 8025be2:	619a      	str	r2, [r3, #24]
 8025be4:	e002      	b.n	8025bec <HAL_PCD_EP_DB_Transmit+0x4c>
    }
    else
    {
      ep->xfer_len = 0U;
 8025be6:	68bb      	ldr	r3, [r7, #8]
 8025be8:	2200      	movs	r2, #0
 8025bea:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8025bec:	68bb      	ldr	r3, [r7, #8]
 8025bee:	699b      	ldr	r3, [r3, #24]
 8025bf0:	2b00      	cmp	r3, #0
 8025bf2:	f040 80c1 	bne.w	8025d78 <HAL_PCD_EP_DB_Transmit+0x1d8>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8025bf6:	68bb      	ldr	r3, [r7, #8]
 8025bf8:	785b      	ldrb	r3, [r3, #1]
 8025bfa:	2b00      	cmp	r3, #0
 8025bfc:	d124      	bne.n	8025c48 <HAL_PCD_EP_DB_Transmit+0xa8>
 8025bfe:	68bb      	ldr	r3, [r7, #8]
 8025c00:	781b      	ldrb	r3, [r3, #0]
 8025c02:	00db      	lsls	r3, r3, #3
 8025c04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025c08:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025c0c:	681a      	ldr	r2, [r3, #0]
 8025c0e:	68bb      	ldr	r3, [r7, #8]
 8025c10:	781b      	ldrb	r3, [r3, #0]
 8025c12:	00db      	lsls	r3, r3, #3
 8025c14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025c18:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025c1c:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8025c20:	601a      	str	r2, [r3, #0]
 8025c22:	68bb      	ldr	r3, [r7, #8]
 8025c24:	781b      	ldrb	r3, [r3, #0]
 8025c26:	00db      	lsls	r3, r3, #3
 8025c28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025c2c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025c30:	681a      	ldr	r2, [r3, #0]
 8025c32:	68bb      	ldr	r3, [r7, #8]
 8025c34:	781b      	ldrb	r3, [r3, #0]
 8025c36:	00db      	lsls	r3, r3, #3
 8025c38:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025c3c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025c40:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8025c44:	601a      	str	r2, [r3, #0]
 8025c46:	e024      	b.n	8025c92 <HAL_PCD_EP_DB_Transmit+0xf2>
 8025c48:	68bb      	ldr	r3, [r7, #8]
 8025c4a:	785b      	ldrb	r3, [r3, #1]
 8025c4c:	2b01      	cmp	r3, #1
 8025c4e:	d120      	bne.n	8025c92 <HAL_PCD_EP_DB_Transmit+0xf2>
 8025c50:	68bb      	ldr	r3, [r7, #8]
 8025c52:	781b      	ldrb	r3, [r3, #0]
 8025c54:	00db      	lsls	r3, r3, #3
 8025c56:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025c5a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025c5e:	681a      	ldr	r2, [r3, #0]
 8025c60:	68bb      	ldr	r3, [r7, #8]
 8025c62:	781b      	ldrb	r3, [r3, #0]
 8025c64:	00db      	lsls	r3, r3, #3
 8025c66:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025c6a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025c6e:	b292      	uxth	r2, r2
 8025c70:	601a      	str	r2, [r3, #0]
 8025c72:	68bb      	ldr	r3, [r7, #8]
 8025c74:	781b      	ldrb	r3, [r3, #0]
 8025c76:	00db      	lsls	r3, r3, #3
 8025c78:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8025c7c:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8025c80:	68bb      	ldr	r3, [r7, #8]
 8025c82:	781b      	ldrb	r3, [r3, #0]
 8025c84:	00db      	lsls	r3, r3, #3
 8025c86:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025c8a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025c8e:	6812      	ldr	r2, [r2, #0]
 8025c90:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8025c92:	68bb      	ldr	r3, [r7, #8]
 8025c94:	785b      	ldrb	r3, [r3, #1]
 8025c96:	2b00      	cmp	r3, #0
 8025c98:	d124      	bne.n	8025ce4 <HAL_PCD_EP_DB_Transmit+0x144>
 8025c9a:	68bb      	ldr	r3, [r7, #8]
 8025c9c:	781b      	ldrb	r3, [r3, #0]
 8025c9e:	00db      	lsls	r3, r3, #3
 8025ca0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025ca4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025ca8:	685a      	ldr	r2, [r3, #4]
 8025caa:	68bb      	ldr	r3, [r7, #8]
 8025cac:	781b      	ldrb	r3, [r3, #0]
 8025cae:	00db      	lsls	r3, r3, #3
 8025cb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025cb4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025cb8:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8025cbc:	605a      	str	r2, [r3, #4]
 8025cbe:	68bb      	ldr	r3, [r7, #8]
 8025cc0:	781b      	ldrb	r3, [r3, #0]
 8025cc2:	00db      	lsls	r3, r3, #3
 8025cc4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025cc8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025ccc:	685a      	ldr	r2, [r3, #4]
 8025cce:	68bb      	ldr	r3, [r7, #8]
 8025cd0:	781b      	ldrb	r3, [r3, #0]
 8025cd2:	00db      	lsls	r3, r3, #3
 8025cd4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025cd8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025cdc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8025ce0:	605a      	str	r2, [r3, #4]
 8025ce2:	e024      	b.n	8025d2e <HAL_PCD_EP_DB_Transmit+0x18e>
 8025ce4:	68bb      	ldr	r3, [r7, #8]
 8025ce6:	785b      	ldrb	r3, [r3, #1]
 8025ce8:	2b01      	cmp	r3, #1
 8025cea:	d120      	bne.n	8025d2e <HAL_PCD_EP_DB_Transmit+0x18e>
 8025cec:	68bb      	ldr	r3, [r7, #8]
 8025cee:	781b      	ldrb	r3, [r3, #0]
 8025cf0:	00db      	lsls	r3, r3, #3
 8025cf2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025cf6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025cfa:	685a      	ldr	r2, [r3, #4]
 8025cfc:	68bb      	ldr	r3, [r7, #8]
 8025cfe:	781b      	ldrb	r3, [r3, #0]
 8025d00:	00db      	lsls	r3, r3, #3
 8025d02:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025d06:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025d0a:	b292      	uxth	r2, r2
 8025d0c:	605a      	str	r2, [r3, #4]
 8025d0e:	68bb      	ldr	r3, [r7, #8]
 8025d10:	781b      	ldrb	r3, [r3, #0]
 8025d12:	00db      	lsls	r3, r3, #3
 8025d14:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8025d18:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 8025d1c:	68bb      	ldr	r3, [r7, #8]
 8025d1e:	781b      	ldrb	r3, [r3, #0]
 8025d20:	00db      	lsls	r3, r3, #3
 8025d22:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025d26:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025d2a:	6852      	ldr	r2, [r2, #4]
 8025d2c:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8025d2e:	68bb      	ldr	r3, [r7, #8]
 8025d30:	781b      	ldrb	r3, [r3, #0]
 8025d32:	4619      	mov	r1, r3
 8025d34:	68f8      	ldr	r0, [r7, #12]
 8025d36:	f00d fe26 	bl	8033986 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8025d3a:	88fb      	ldrh	r3, [r7, #6]
 8025d3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8025d40:	2b00      	cmp	r3, #0
 8025d42:	f000 82e5 	beq.w	8026310 <HAL_PCD_EP_DB_Transmit+0x770>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8025d46:	68fb      	ldr	r3, [r7, #12]
 8025d48:	681b      	ldr	r3, [r3, #0]
 8025d4a:	461a      	mov	r2, r3
 8025d4c:	68bb      	ldr	r3, [r7, #8]
 8025d4e:	781b      	ldrb	r3, [r3, #0]
 8025d50:	009b      	lsls	r3, r3, #2
 8025d52:	4413      	add	r3, r2
 8025d54:	681a      	ldr	r2, [r3, #0]
 8025d56:	4b8e      	ldr	r3, [pc, #568]	@ (8025f90 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 8025d58:	4013      	ands	r3, r2
 8025d5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8025d5c:	68fb      	ldr	r3, [r7, #12]
 8025d5e:	681b      	ldr	r3, [r3, #0]
 8025d60:	461a      	mov	r2, r3
 8025d62:	68bb      	ldr	r3, [r7, #8]
 8025d64:	781b      	ldrb	r3, [r3, #0]
 8025d66:	009b      	lsls	r3, r3, #2
 8025d68:	441a      	add	r2, r3
 8025d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025d6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8025d70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8025d74:	6013      	str	r3, [r2, #0]
 8025d76:	e2cb      	b.n	8026310 <HAL_PCD_EP_DB_Transmit+0x770>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8025d78:	88fb      	ldrh	r3, [r7, #6]
 8025d7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8025d7e:	2b00      	cmp	r3, #0
 8025d80:	d017      	beq.n	8025db2 <HAL_PCD_EP_DB_Transmit+0x212>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8025d82:	68fb      	ldr	r3, [r7, #12]
 8025d84:	681b      	ldr	r3, [r3, #0]
 8025d86:	461a      	mov	r2, r3
 8025d88:	68bb      	ldr	r3, [r7, #8]
 8025d8a:	781b      	ldrb	r3, [r3, #0]
 8025d8c:	009b      	lsls	r3, r3, #2
 8025d8e:	4413      	add	r3, r2
 8025d90:	681a      	ldr	r2, [r3, #0]
 8025d92:	4b7f      	ldr	r3, [pc, #508]	@ (8025f90 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 8025d94:	4013      	ands	r3, r2
 8025d96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8025d98:	68fb      	ldr	r3, [r7, #12]
 8025d9a:	681b      	ldr	r3, [r3, #0]
 8025d9c:	461a      	mov	r2, r3
 8025d9e:	68bb      	ldr	r3, [r7, #8]
 8025da0:	781b      	ldrb	r3, [r3, #0]
 8025da2:	009b      	lsls	r3, r3, #2
 8025da4:	441a      	add	r2, r3
 8025da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8025da8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8025dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8025db0:	6013      	str	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8025db2:	68bb      	ldr	r3, [r7, #8]
 8025db4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8025db8:	2b01      	cmp	r3, #1
 8025dba:	f040 82a9 	bne.w	8026310 <HAL_PCD_EP_DB_Transmit+0x770>
      {
        ep->xfer_buff += TxPctSize;
 8025dbe:	68bb      	ldr	r3, [r7, #8]
 8025dc0:	695a      	ldr	r2, [r3, #20]
 8025dc2:	8bfb      	ldrh	r3, [r7, #30]
 8025dc4:	441a      	add	r2, r3
 8025dc6:	68bb      	ldr	r3, [r7, #8]
 8025dc8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8025dca:	68bb      	ldr	r3, [r7, #8]
 8025dcc:	69da      	ldr	r2, [r3, #28]
 8025dce:	8bfb      	ldrh	r3, [r7, #30]
 8025dd0:	441a      	add	r2, r3
 8025dd2:	68bb      	ldr	r3, [r7, #8]
 8025dd4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8025dd6:	68bb      	ldr	r3, [r7, #8]
 8025dd8:	6a1a      	ldr	r2, [r3, #32]
 8025dda:	68bb      	ldr	r3, [r7, #8]
 8025ddc:	691b      	ldr	r3, [r3, #16]
 8025dde:	429a      	cmp	r2, r3
 8025de0:	d309      	bcc.n	8025df6 <HAL_PCD_EP_DB_Transmit+0x256>
        {
          len = ep->maxpacket;
 8025de2:	68bb      	ldr	r3, [r7, #8]
 8025de4:	691b      	ldr	r3, [r3, #16]
 8025de6:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8025de8:	68bb      	ldr	r3, [r7, #8]
 8025dea:	6a1a      	ldr	r2, [r3, #32]
 8025dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025dee:	1ad2      	subs	r2, r2, r3
 8025df0:	68bb      	ldr	r3, [r7, #8]
 8025df2:	621a      	str	r2, [r3, #32]
 8025df4:	e014      	b.n	8025e20 <HAL_PCD_EP_DB_Transmit+0x280>
        }
        else if (ep->xfer_len_db == 0U)
 8025df6:	68bb      	ldr	r3, [r7, #8]
 8025df8:	6a1b      	ldr	r3, [r3, #32]
 8025dfa:	2b00      	cmp	r3, #0
 8025dfc:	d106      	bne.n	8025e0c <HAL_PCD_EP_DB_Transmit+0x26c>
        {
          len = TxPctSize;
 8025dfe:	8bfb      	ldrh	r3, [r7, #30]
 8025e00:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 8025e02:	68bb      	ldr	r3, [r7, #8]
 8025e04:	2200      	movs	r2, #0
 8025e06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8025e0a:	e009      	b.n	8025e20 <HAL_PCD_EP_DB_Transmit+0x280>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8025e0c:	68bb      	ldr	r3, [r7, #8]
 8025e0e:	2200      	movs	r2, #0
 8025e10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8025e14:	68bb      	ldr	r3, [r7, #8]
 8025e16:	6a1b      	ldr	r3, [r3, #32]
 8025e18:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8025e1a:	68bb      	ldr	r3, [r7, #8]
 8025e1c:	2200      	movs	r2, #0
 8025e1e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8025e20:	68bb      	ldr	r3, [r7, #8]
 8025e22:	785b      	ldrb	r3, [r3, #1]
 8025e24:	2b00      	cmp	r3, #0
 8025e26:	d16a      	bne.n	8025efe <HAL_PCD_EP_DB_Transmit+0x35e>
 8025e28:	68bb      	ldr	r3, [r7, #8]
 8025e2a:	781b      	ldrb	r3, [r3, #0]
 8025e2c:	00db      	lsls	r3, r3, #3
 8025e2e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025e32:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025e36:	681a      	ldr	r2, [r3, #0]
 8025e38:	68bb      	ldr	r3, [r7, #8]
 8025e3a:	781b      	ldrb	r3, [r3, #0]
 8025e3c:	00db      	lsls	r3, r3, #3
 8025e3e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025e42:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025e46:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8025e4a:	601a      	str	r2, [r3, #0]
 8025e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025e4e:	2b00      	cmp	r3, #0
 8025e50:	d112      	bne.n	8025e78 <HAL_PCD_EP_DB_Transmit+0x2d8>
 8025e52:	68bb      	ldr	r3, [r7, #8]
 8025e54:	781b      	ldrb	r3, [r3, #0]
 8025e56:	00db      	lsls	r3, r3, #3
 8025e58:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025e5c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025e60:	681a      	ldr	r2, [r3, #0]
 8025e62:	68bb      	ldr	r3, [r7, #8]
 8025e64:	781b      	ldrb	r3, [r3, #0]
 8025e66:	00db      	lsls	r3, r3, #3
 8025e68:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025e6c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025e70:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8025e74:	601a      	str	r2, [r3, #0]
 8025e76:	e06a      	b.n	8025f4e <HAL_PCD_EP_DB_Transmit+0x3ae>
 8025e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025e7a:	2b3e      	cmp	r3, #62	@ 0x3e
 8025e7c:	d81e      	bhi.n	8025ebc <HAL_PCD_EP_DB_Transmit+0x31c>
 8025e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025e80:	085b      	lsrs	r3, r3, #1
 8025e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8025e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025e86:	f003 0301 	and.w	r3, r3, #1
 8025e8a:	2b00      	cmp	r3, #0
 8025e8c:	d002      	beq.n	8025e94 <HAL_PCD_EP_DB_Transmit+0x2f4>
 8025e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8025e90:	3301      	adds	r3, #1
 8025e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8025e94:	68bb      	ldr	r3, [r7, #8]
 8025e96:	781b      	ldrb	r3, [r3, #0]
 8025e98:	00db      	lsls	r3, r3, #3
 8025e9a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025e9e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025ea2:	6819      	ldr	r1, [r3, #0]
 8025ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8025ea6:	069a      	lsls	r2, r3, #26
 8025ea8:	68bb      	ldr	r3, [r7, #8]
 8025eaa:	781b      	ldrb	r3, [r3, #0]
 8025eac:	00db      	lsls	r3, r3, #3
 8025eae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025eb2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025eb6:	430a      	orrs	r2, r1
 8025eb8:	601a      	str	r2, [r3, #0]
 8025eba:	e048      	b.n	8025f4e <HAL_PCD_EP_DB_Transmit+0x3ae>
 8025ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025ebe:	095b      	lsrs	r3, r3, #5
 8025ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8025ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025ec4:	f003 031f 	and.w	r3, r3, #31
 8025ec8:	2b00      	cmp	r3, #0
 8025eca:	d102      	bne.n	8025ed2 <HAL_PCD_EP_DB_Transmit+0x332>
 8025ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8025ece:	3b01      	subs	r3, #1
 8025ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8025ed2:	68bb      	ldr	r3, [r7, #8]
 8025ed4:	781b      	ldrb	r3, [r3, #0]
 8025ed6:	00db      	lsls	r3, r3, #3
 8025ed8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025edc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025ee0:	681a      	ldr	r2, [r3, #0]
 8025ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8025ee4:	069b      	lsls	r3, r3, #26
 8025ee6:	431a      	orrs	r2, r3
 8025ee8:	68bb      	ldr	r3, [r7, #8]
 8025eea:	781b      	ldrb	r3, [r3, #0]
 8025eec:	00db      	lsls	r3, r3, #3
 8025eee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025ef2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025ef6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8025efa:	601a      	str	r2, [r3, #0]
 8025efc:	e027      	b.n	8025f4e <HAL_PCD_EP_DB_Transmit+0x3ae>
 8025efe:	68bb      	ldr	r3, [r7, #8]
 8025f00:	785b      	ldrb	r3, [r3, #1]
 8025f02:	2b01      	cmp	r3, #1
 8025f04:	d123      	bne.n	8025f4e <HAL_PCD_EP_DB_Transmit+0x3ae>
 8025f06:	68bb      	ldr	r3, [r7, #8]
 8025f08:	781b      	ldrb	r3, [r3, #0]
 8025f0a:	00db      	lsls	r3, r3, #3
 8025f0c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025f10:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025f14:	681a      	ldr	r2, [r3, #0]
 8025f16:	68bb      	ldr	r3, [r7, #8]
 8025f18:	781b      	ldrb	r3, [r3, #0]
 8025f1a:	00db      	lsls	r3, r3, #3
 8025f1c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025f20:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025f24:	b292      	uxth	r2, r2
 8025f26:	601a      	str	r2, [r3, #0]
 8025f28:	68bb      	ldr	r3, [r7, #8]
 8025f2a:	781b      	ldrb	r3, [r3, #0]
 8025f2c:	00db      	lsls	r3, r3, #3
 8025f2e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025f32:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025f36:	6819      	ldr	r1, [r3, #0]
 8025f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025f3a:	041a      	lsls	r2, r3, #16
 8025f3c:	68bb      	ldr	r3, [r7, #8]
 8025f3e:	781b      	ldrb	r3, [r3, #0]
 8025f40:	00db      	lsls	r3, r3, #3
 8025f42:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025f46:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025f4a:	430a      	orrs	r2, r1
 8025f4c:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8025f4e:	68fb      	ldr	r3, [r7, #12]
 8025f50:	6818      	ldr	r0, [r3, #0]
 8025f52:	68bb      	ldr	r3, [r7, #8]
 8025f54:	6959      	ldr	r1, [r3, #20]
 8025f56:	68bb      	ldr	r3, [r7, #8]
 8025f58:	891a      	ldrh	r2, [r3, #8]
 8025f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025f5c:	b29b      	uxth	r3, r3
 8025f5e:	f00b f94f 	bl	8031200 <USB_WritePMA>
 8025f62:	e1d5      	b.n	8026310 <HAL_PCD_EP_DB_Transmit+0x770>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8025f64:	68fb      	ldr	r3, [r7, #12]
 8025f66:	681a      	ldr	r2, [r3, #0]
 8025f68:	68bb      	ldr	r3, [r7, #8]
 8025f6a:	781b      	ldrb	r3, [r3, #0]
 8025f6c:	4619      	mov	r1, r3
 8025f6e:	4610      	mov	r0, r2
 8025f70:	f7fe fdea 	bl	8024b48 <PCD_GET_EP_DBUF1_CNT>
 8025f74:	4603      	mov	r3, r0
 8025f76:	83fb      	strh	r3, [r7, #30]

    if (ep->xfer_len >= TxPctSize)
 8025f78:	68bb      	ldr	r3, [r7, #8]
 8025f7a:	699a      	ldr	r2, [r3, #24]
 8025f7c:	8bfb      	ldrh	r3, [r7, #30]
 8025f7e:	429a      	cmp	r2, r3
 8025f80:	d308      	bcc.n	8025f94 <HAL_PCD_EP_DB_Transmit+0x3f4>
    {
      ep->xfer_len -= TxPctSize;
 8025f82:	68bb      	ldr	r3, [r7, #8]
 8025f84:	699a      	ldr	r2, [r3, #24]
 8025f86:	8bfb      	ldrh	r3, [r7, #30]
 8025f88:	1ad2      	subs	r2, r2, r3
 8025f8a:	68bb      	ldr	r3, [r7, #8]
 8025f8c:	619a      	str	r2, [r3, #24]
 8025f8e:	e004      	b.n	8025f9a <HAL_PCD_EP_DB_Transmit+0x3fa>
 8025f90:	07ff8f8f 	.word	0x07ff8f8f
    }
    else
    {
      ep->xfer_len = 0U;
 8025f94:	68bb      	ldr	r3, [r7, #8]
 8025f96:	2200      	movs	r2, #0
 8025f98:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8025f9a:	68bb      	ldr	r3, [r7, #8]
 8025f9c:	699b      	ldr	r3, [r3, #24]
 8025f9e:	2b00      	cmp	r3, #0
 8025fa0:	f040 80c1 	bne.w	8026126 <HAL_PCD_EP_DB_Transmit+0x586>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8025fa4:	68bb      	ldr	r3, [r7, #8]
 8025fa6:	785b      	ldrb	r3, [r3, #1]
 8025fa8:	2b00      	cmp	r3, #0
 8025faa:	d124      	bne.n	8025ff6 <HAL_PCD_EP_DB_Transmit+0x456>
 8025fac:	68bb      	ldr	r3, [r7, #8]
 8025fae:	781b      	ldrb	r3, [r3, #0]
 8025fb0:	00db      	lsls	r3, r3, #3
 8025fb2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025fb6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025fba:	681a      	ldr	r2, [r3, #0]
 8025fbc:	68bb      	ldr	r3, [r7, #8]
 8025fbe:	781b      	ldrb	r3, [r3, #0]
 8025fc0:	00db      	lsls	r3, r3, #3
 8025fc2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025fc6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025fca:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8025fce:	601a      	str	r2, [r3, #0]
 8025fd0:	68bb      	ldr	r3, [r7, #8]
 8025fd2:	781b      	ldrb	r3, [r3, #0]
 8025fd4:	00db      	lsls	r3, r3, #3
 8025fd6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025fda:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025fde:	681a      	ldr	r2, [r3, #0]
 8025fe0:	68bb      	ldr	r3, [r7, #8]
 8025fe2:	781b      	ldrb	r3, [r3, #0]
 8025fe4:	00db      	lsls	r3, r3, #3
 8025fe6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8025fea:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8025fee:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8025ff2:	601a      	str	r2, [r3, #0]
 8025ff4:	e024      	b.n	8026040 <HAL_PCD_EP_DB_Transmit+0x4a0>
 8025ff6:	68bb      	ldr	r3, [r7, #8]
 8025ff8:	785b      	ldrb	r3, [r3, #1]
 8025ffa:	2b01      	cmp	r3, #1
 8025ffc:	d120      	bne.n	8026040 <HAL_PCD_EP_DB_Transmit+0x4a0>
 8025ffe:	68bb      	ldr	r3, [r7, #8]
 8026000:	781b      	ldrb	r3, [r3, #0]
 8026002:	00db      	lsls	r3, r3, #3
 8026004:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026008:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802600c:	681a      	ldr	r2, [r3, #0]
 802600e:	68bb      	ldr	r3, [r7, #8]
 8026010:	781b      	ldrb	r3, [r3, #0]
 8026012:	00db      	lsls	r3, r3, #3
 8026014:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026018:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802601c:	b292      	uxth	r2, r2
 802601e:	601a      	str	r2, [r3, #0]
 8026020:	68bb      	ldr	r3, [r7, #8]
 8026022:	781b      	ldrb	r3, [r3, #0]
 8026024:	00db      	lsls	r3, r3, #3
 8026026:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 802602a:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 802602e:	68bb      	ldr	r3, [r7, #8]
 8026030:	781b      	ldrb	r3, [r3, #0]
 8026032:	00db      	lsls	r3, r3, #3
 8026034:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026038:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802603c:	6812      	ldr	r2, [r2, #0]
 802603e:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8026040:	68bb      	ldr	r3, [r7, #8]
 8026042:	785b      	ldrb	r3, [r3, #1]
 8026044:	2b00      	cmp	r3, #0
 8026046:	d124      	bne.n	8026092 <HAL_PCD_EP_DB_Transmit+0x4f2>
 8026048:	68bb      	ldr	r3, [r7, #8]
 802604a:	781b      	ldrb	r3, [r3, #0]
 802604c:	00db      	lsls	r3, r3, #3
 802604e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026052:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8026056:	685a      	ldr	r2, [r3, #4]
 8026058:	68bb      	ldr	r3, [r7, #8]
 802605a:	781b      	ldrb	r3, [r3, #0]
 802605c:	00db      	lsls	r3, r3, #3
 802605e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026062:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8026066:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 802606a:	605a      	str	r2, [r3, #4]
 802606c:	68bb      	ldr	r3, [r7, #8]
 802606e:	781b      	ldrb	r3, [r3, #0]
 8026070:	00db      	lsls	r3, r3, #3
 8026072:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026076:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802607a:	685a      	ldr	r2, [r3, #4]
 802607c:	68bb      	ldr	r3, [r7, #8]
 802607e:	781b      	ldrb	r3, [r3, #0]
 8026080:	00db      	lsls	r3, r3, #3
 8026082:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026086:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802608a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 802608e:	605a      	str	r2, [r3, #4]
 8026090:	e024      	b.n	80260dc <HAL_PCD_EP_DB_Transmit+0x53c>
 8026092:	68bb      	ldr	r3, [r7, #8]
 8026094:	785b      	ldrb	r3, [r3, #1]
 8026096:	2b01      	cmp	r3, #1
 8026098:	d120      	bne.n	80260dc <HAL_PCD_EP_DB_Transmit+0x53c>
 802609a:	68bb      	ldr	r3, [r7, #8]
 802609c:	781b      	ldrb	r3, [r3, #0]
 802609e:	00db      	lsls	r3, r3, #3
 80260a0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80260a4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80260a8:	685a      	ldr	r2, [r3, #4]
 80260aa:	68bb      	ldr	r3, [r7, #8]
 80260ac:	781b      	ldrb	r3, [r3, #0]
 80260ae:	00db      	lsls	r3, r3, #3
 80260b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80260b4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80260b8:	b292      	uxth	r2, r2
 80260ba:	605a      	str	r2, [r3, #4]
 80260bc:	68bb      	ldr	r3, [r7, #8]
 80260be:	781b      	ldrb	r3, [r3, #0]
 80260c0:	00db      	lsls	r3, r3, #3
 80260c2:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 80260c6:	f502 32b2 	add.w	r2, r2, #91136	@ 0x16400
 80260ca:	68bb      	ldr	r3, [r7, #8]
 80260cc:	781b      	ldrb	r3, [r3, #0]
 80260ce:	00db      	lsls	r3, r3, #3
 80260d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80260d4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80260d8:	6852      	ldr	r2, [r2, #4]
 80260da:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80260dc:	68bb      	ldr	r3, [r7, #8]
 80260de:	781b      	ldrb	r3, [r3, #0]
 80260e0:	4619      	mov	r1, r3
 80260e2:	68f8      	ldr	r0, [r7, #12]
 80260e4:	f00d fc4f 	bl	8033986 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80260e8:	88fb      	ldrh	r3, [r7, #6]
 80260ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80260ee:	2b00      	cmp	r3, #0
 80260f0:	f040 810e 	bne.w	8026310 <HAL_PCD_EP_DB_Transmit+0x770>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80260f4:	68fb      	ldr	r3, [r7, #12]
 80260f6:	681b      	ldr	r3, [r3, #0]
 80260f8:	461a      	mov	r2, r3
 80260fa:	68bb      	ldr	r3, [r7, #8]
 80260fc:	781b      	ldrb	r3, [r3, #0]
 80260fe:	009b      	lsls	r3, r3, #2
 8026100:	4413      	add	r3, r2
 8026102:	681a      	ldr	r2, [r3, #0]
 8026104:	4b95      	ldr	r3, [pc, #596]	@ (802635c <HAL_PCD_EP_DB_Transmit+0x7bc>)
 8026106:	4013      	ands	r3, r2
 8026108:	623b      	str	r3, [r7, #32]
 802610a:	68fb      	ldr	r3, [r7, #12]
 802610c:	681b      	ldr	r3, [r3, #0]
 802610e:	461a      	mov	r2, r3
 8026110:	68bb      	ldr	r3, [r7, #8]
 8026112:	781b      	ldrb	r3, [r3, #0]
 8026114:	009b      	lsls	r3, r3, #2
 8026116:	441a      	add	r2, r3
 8026118:	6a3b      	ldr	r3, [r7, #32]
 802611a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802611e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8026122:	6013      	str	r3, [r2, #0]
 8026124:	e0f4      	b.n	8026310 <HAL_PCD_EP_DB_Transmit+0x770>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8026126:	88fb      	ldrh	r3, [r7, #6]
 8026128:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802612c:	2b00      	cmp	r3, #0
 802612e:	d117      	bne.n	8026160 <HAL_PCD_EP_DB_Transmit+0x5c0>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8026130:	68fb      	ldr	r3, [r7, #12]
 8026132:	681b      	ldr	r3, [r3, #0]
 8026134:	461a      	mov	r2, r3
 8026136:	68bb      	ldr	r3, [r7, #8]
 8026138:	781b      	ldrb	r3, [r3, #0]
 802613a:	009b      	lsls	r3, r3, #2
 802613c:	4413      	add	r3, r2
 802613e:	681a      	ldr	r2, [r3, #0]
 8026140:	4b86      	ldr	r3, [pc, #536]	@ (802635c <HAL_PCD_EP_DB_Transmit+0x7bc>)
 8026142:	4013      	ands	r3, r2
 8026144:	617b      	str	r3, [r7, #20]
 8026146:	68fb      	ldr	r3, [r7, #12]
 8026148:	681b      	ldr	r3, [r3, #0]
 802614a:	461a      	mov	r2, r3
 802614c:	68bb      	ldr	r3, [r7, #8]
 802614e:	781b      	ldrb	r3, [r3, #0]
 8026150:	009b      	lsls	r3, r3, #2
 8026152:	441a      	add	r2, r3
 8026154:	697b      	ldr	r3, [r7, #20]
 8026156:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802615a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802615e:	6013      	str	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8026160:	68bb      	ldr	r3, [r7, #8]
 8026162:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8026166:	2b01      	cmp	r3, #1
 8026168:	f040 80d2 	bne.w	8026310 <HAL_PCD_EP_DB_Transmit+0x770>
      {
        ep->xfer_buff += TxPctSize;
 802616c:	68bb      	ldr	r3, [r7, #8]
 802616e:	695a      	ldr	r2, [r3, #20]
 8026170:	8bfb      	ldrh	r3, [r7, #30]
 8026172:	441a      	add	r2, r3
 8026174:	68bb      	ldr	r3, [r7, #8]
 8026176:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8026178:	68bb      	ldr	r3, [r7, #8]
 802617a:	69da      	ldr	r2, [r3, #28]
 802617c:	8bfb      	ldrh	r3, [r7, #30]
 802617e:	441a      	add	r2, r3
 8026180:	68bb      	ldr	r3, [r7, #8]
 8026182:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8026184:	68bb      	ldr	r3, [r7, #8]
 8026186:	6a1a      	ldr	r2, [r3, #32]
 8026188:	68bb      	ldr	r3, [r7, #8]
 802618a:	691b      	ldr	r3, [r3, #16]
 802618c:	429a      	cmp	r2, r3
 802618e:	d309      	bcc.n	80261a4 <HAL_PCD_EP_DB_Transmit+0x604>
        {
          len = ep->maxpacket;
 8026190:	68bb      	ldr	r3, [r7, #8]
 8026192:	691b      	ldr	r3, [r3, #16]
 8026194:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8026196:	68bb      	ldr	r3, [r7, #8]
 8026198:	6a1a      	ldr	r2, [r3, #32]
 802619a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802619c:	1ad2      	subs	r2, r2, r3
 802619e:	68bb      	ldr	r3, [r7, #8]
 80261a0:	621a      	str	r2, [r3, #32]
 80261a2:	e014      	b.n	80261ce <HAL_PCD_EP_DB_Transmit+0x62e>
        }
        else if (ep->xfer_len_db == 0U)
 80261a4:	68bb      	ldr	r3, [r7, #8]
 80261a6:	6a1b      	ldr	r3, [r3, #32]
 80261a8:	2b00      	cmp	r3, #0
 80261aa:	d106      	bne.n	80261ba <HAL_PCD_EP_DB_Transmit+0x61a>
        {
          len = TxPctSize;
 80261ac:	8bfb      	ldrh	r3, [r7, #30]
 80261ae:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 80261b0:	68bb      	ldr	r3, [r7, #8]
 80261b2:	2200      	movs	r2, #0
 80261b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80261b8:	e009      	b.n	80261ce <HAL_PCD_EP_DB_Transmit+0x62e>
        }
        else
        {
          len = ep->xfer_len_db;
 80261ba:	68bb      	ldr	r3, [r7, #8]
 80261bc:	6a1b      	ldr	r3, [r3, #32]
 80261be:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 80261c0:	68bb      	ldr	r3, [r7, #8]
 80261c2:	2200      	movs	r2, #0
 80261c4:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80261c6:	68bb      	ldr	r3, [r7, #8]
 80261c8:	2200      	movs	r2, #0
 80261ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80261ce:	68bb      	ldr	r3, [r7, #8]
 80261d0:	785b      	ldrb	r3, [r3, #1]
 80261d2:	2b00      	cmp	r3, #0
 80261d4:	d16a      	bne.n	80262ac <HAL_PCD_EP_DB_Transmit+0x70c>
 80261d6:	68bb      	ldr	r3, [r7, #8]
 80261d8:	781b      	ldrb	r3, [r3, #0]
 80261da:	00db      	lsls	r3, r3, #3
 80261dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80261e0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80261e4:	685a      	ldr	r2, [r3, #4]
 80261e6:	68bb      	ldr	r3, [r7, #8]
 80261e8:	781b      	ldrb	r3, [r3, #0]
 80261ea:	00db      	lsls	r3, r3, #3
 80261ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80261f0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80261f4:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80261f8:	605a      	str	r2, [r3, #4]
 80261fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80261fc:	2b00      	cmp	r3, #0
 80261fe:	d112      	bne.n	8026226 <HAL_PCD_EP_DB_Transmit+0x686>
 8026200:	68bb      	ldr	r3, [r7, #8]
 8026202:	781b      	ldrb	r3, [r3, #0]
 8026204:	00db      	lsls	r3, r3, #3
 8026206:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802620a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802620e:	685a      	ldr	r2, [r3, #4]
 8026210:	68bb      	ldr	r3, [r7, #8]
 8026212:	781b      	ldrb	r3, [r3, #0]
 8026214:	00db      	lsls	r3, r3, #3
 8026216:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802621a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802621e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8026222:	605a      	str	r2, [r3, #4]
 8026224:	e06a      	b.n	80262fc <HAL_PCD_EP_DB_Transmit+0x75c>
 8026226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026228:	2b3e      	cmp	r3, #62	@ 0x3e
 802622a:	d81e      	bhi.n	802626a <HAL_PCD_EP_DB_Transmit+0x6ca>
 802622c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802622e:	085b      	lsrs	r3, r3, #1
 8026230:	61bb      	str	r3, [r7, #24]
 8026232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026234:	f003 0301 	and.w	r3, r3, #1
 8026238:	2b00      	cmp	r3, #0
 802623a:	d002      	beq.n	8026242 <HAL_PCD_EP_DB_Transmit+0x6a2>
 802623c:	69bb      	ldr	r3, [r7, #24]
 802623e:	3301      	adds	r3, #1
 8026240:	61bb      	str	r3, [r7, #24]
 8026242:	68bb      	ldr	r3, [r7, #8]
 8026244:	781b      	ldrb	r3, [r3, #0]
 8026246:	00db      	lsls	r3, r3, #3
 8026248:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802624c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8026250:	6859      	ldr	r1, [r3, #4]
 8026252:	69bb      	ldr	r3, [r7, #24]
 8026254:	069a      	lsls	r2, r3, #26
 8026256:	68bb      	ldr	r3, [r7, #8]
 8026258:	781b      	ldrb	r3, [r3, #0]
 802625a:	00db      	lsls	r3, r3, #3
 802625c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8026260:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8026264:	430a      	orrs	r2, r1
 8026266:	605a      	str	r2, [r3, #4]
 8026268:	e048      	b.n	80262fc <HAL_PCD_EP_DB_Transmit+0x75c>
 802626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802626c:	095b      	lsrs	r3, r3, #5
 802626e:	61bb      	str	r3, [r7, #24]
 8026270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026272:	f003 031f 	and.w	r3, r3, #31
 8026276:	2b00      	cmp	r3, #0
 8026278:	d102      	bne.n	8026280 <HAL_PCD_EP_DB_Transmit+0x6e0>
 802627a:	69bb      	ldr	r3, [r7, #24]
 802627c:	3b01      	subs	r3, #1
 802627e:	61bb      	str	r3, [r7, #24]
 8026280:	68bb      	ldr	r3, [r7, #8]
 8026282:	781b      	ldrb	r3, [r3, #0]
 8026284:	00db      	lsls	r3, r3, #3
 8026286:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802628a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802628e:	685a      	ldr	r2, [r3, #4]
 8026290:	69bb      	ldr	r3, [r7, #24]
 8026292:	069b      	lsls	r3, r3, #26
 8026294:	431a      	orrs	r2, r3
 8026296:	68bb      	ldr	r3, [r7, #8]
 8026298:	781b      	ldrb	r3, [r3, #0]
 802629a:	00db      	lsls	r3, r3, #3
 802629c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80262a0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80262a4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80262a8:	605a      	str	r2, [r3, #4]
 80262aa:	e027      	b.n	80262fc <HAL_PCD_EP_DB_Transmit+0x75c>
 80262ac:	68bb      	ldr	r3, [r7, #8]
 80262ae:	785b      	ldrb	r3, [r3, #1]
 80262b0:	2b01      	cmp	r3, #1
 80262b2:	d123      	bne.n	80262fc <HAL_PCD_EP_DB_Transmit+0x75c>
 80262b4:	68bb      	ldr	r3, [r7, #8]
 80262b6:	781b      	ldrb	r3, [r3, #0]
 80262b8:	00db      	lsls	r3, r3, #3
 80262ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80262be:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80262c2:	685a      	ldr	r2, [r3, #4]
 80262c4:	68bb      	ldr	r3, [r7, #8]
 80262c6:	781b      	ldrb	r3, [r3, #0]
 80262c8:	00db      	lsls	r3, r3, #3
 80262ca:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80262ce:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80262d2:	b292      	uxth	r2, r2
 80262d4:	605a      	str	r2, [r3, #4]
 80262d6:	68bb      	ldr	r3, [r7, #8]
 80262d8:	781b      	ldrb	r3, [r3, #0]
 80262da:	00db      	lsls	r3, r3, #3
 80262dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80262e0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80262e4:	6859      	ldr	r1, [r3, #4]
 80262e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80262e8:	041a      	lsls	r2, r3, #16
 80262ea:	68bb      	ldr	r3, [r7, #8]
 80262ec:	781b      	ldrb	r3, [r3, #0]
 80262ee:	00db      	lsls	r3, r3, #3
 80262f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80262f4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80262f8:	430a      	orrs	r2, r1
 80262fa:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80262fc:	68fb      	ldr	r3, [r7, #12]
 80262fe:	6818      	ldr	r0, [r3, #0]
 8026300:	68bb      	ldr	r3, [r7, #8]
 8026302:	6959      	ldr	r1, [r3, #20]
 8026304:	68bb      	ldr	r3, [r7, #8]
 8026306:	895a      	ldrh	r2, [r3, #10]
 8026308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802630a:	b29b      	uxth	r3, r3
 802630c:	f00a ff78 	bl	8031200 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8026310:	68fb      	ldr	r3, [r7, #12]
 8026312:	681b      	ldr	r3, [r3, #0]
 8026314:	461a      	mov	r2, r3
 8026316:	68bb      	ldr	r3, [r7, #8]
 8026318:	781b      	ldrb	r3, [r3, #0]
 802631a:	009b      	lsls	r3, r3, #2
 802631c:	4413      	add	r3, r2
 802631e:	681a      	ldr	r2, [r3, #0]
 8026320:	4b0f      	ldr	r3, [pc, #60]	@ (8026360 <HAL_PCD_EP_DB_Transmit+0x7c0>)
 8026322:	4013      	ands	r3, r2
 8026324:	633b      	str	r3, [r7, #48]	@ 0x30
 8026326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8026328:	f083 0310 	eor.w	r3, r3, #16
 802632c:	633b      	str	r3, [r7, #48]	@ 0x30
 802632e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8026330:	f083 0320 	eor.w	r3, r3, #32
 8026334:	633b      	str	r3, [r7, #48]	@ 0x30
 8026336:	68fb      	ldr	r3, [r7, #12]
 8026338:	681b      	ldr	r3, [r3, #0]
 802633a:	461a      	mov	r2, r3
 802633c:	68bb      	ldr	r3, [r7, #8]
 802633e:	781b      	ldrb	r3, [r3, #0]
 8026340:	009b      	lsls	r3, r3, #2
 8026342:	441a      	add	r2, r3
 8026344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8026346:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802634a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802634e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8026350:	2300      	movs	r3, #0
}
 8026352:	4618      	mov	r0, r3
 8026354:	3738      	adds	r7, #56	@ 0x38
 8026356:	46bd      	mov	sp, r7
 8026358:	bd80      	pop	{r7, pc}
 802635a:	bf00      	nop
 802635c:	07ff8f8f 	.word	0x07ff8f8f
 8026360:	07ff8fbf 	.word	0x07ff8fbf

08026364 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8026364:	b480      	push	{r7}
 8026366:	b087      	sub	sp, #28
 8026368:	af00      	add	r7, sp, #0
 802636a:	60f8      	str	r0, [r7, #12]
 802636c:	607b      	str	r3, [r7, #4]
 802636e:	460b      	mov	r3, r1
 8026370:	817b      	strh	r3, [r7, #10]
 8026372:	4613      	mov	r3, r2
 8026374:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8026376:	897b      	ldrh	r3, [r7, #10]
 8026378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802637c:	b29b      	uxth	r3, r3
 802637e:	2b00      	cmp	r3, #0
 8026380:	d00c      	beq.n	802639c <HAL_PCDEx_PMAConfig+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8026382:	897b      	ldrh	r3, [r7, #10]
 8026384:	f003 0207 	and.w	r2, r3, #7
 8026388:	4613      	mov	r3, r2
 802638a:	009b      	lsls	r3, r3, #2
 802638c:	4413      	add	r3, r2
 802638e:	00db      	lsls	r3, r3, #3
 8026390:	3310      	adds	r3, #16
 8026392:	68fa      	ldr	r2, [r7, #12]
 8026394:	4413      	add	r3, r2
 8026396:	3304      	adds	r3, #4
 8026398:	617b      	str	r3, [r7, #20]
 802639a:	e00a      	b.n	80263b2 <HAL_PCDEx_PMAConfig+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 802639c:	897a      	ldrh	r2, [r7, #10]
 802639e:	4613      	mov	r3, r2
 80263a0:	009b      	lsls	r3, r3, #2
 80263a2:	4413      	add	r3, r2
 80263a4:	00db      	lsls	r3, r3, #3
 80263a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80263aa:	68fa      	ldr	r2, [r7, #12]
 80263ac:	4413      	add	r3, r2
 80263ae:	3304      	adds	r3, #4
 80263b0:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80263b2:	893b      	ldrh	r3, [r7, #8]
 80263b4:	2b00      	cmp	r3, #0
 80263b6:	d107      	bne.n	80263c8 <HAL_PCDEx_PMAConfig+0x64>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80263b8:	697b      	ldr	r3, [r7, #20]
 80263ba:	2200      	movs	r2, #0
 80263bc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80263be:	687b      	ldr	r3, [r7, #4]
 80263c0:	b29a      	uxth	r2, r3
 80263c2:	697b      	ldr	r3, [r7, #20]
 80263c4:	80da      	strh	r2, [r3, #6]
 80263c6:	e00b      	b.n	80263e0 <HAL_PCDEx_PMAConfig+0x7c>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80263c8:	697b      	ldr	r3, [r7, #20]
 80263ca:	2201      	movs	r2, #1
 80263cc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80263ce:	687b      	ldr	r3, [r7, #4]
 80263d0:	b29a      	uxth	r2, r3
 80263d2:	697b      	ldr	r3, [r7, #20]
 80263d4:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80263d6:	687b      	ldr	r3, [r7, #4]
 80263d8:	0c1b      	lsrs	r3, r3, #16
 80263da:	b29a      	uxth	r2, r3
 80263dc:	697b      	ldr	r3, [r7, #20]
 80263de:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80263e0:	2300      	movs	r3, #0
}
 80263e2:	4618      	mov	r0, r3
 80263e4:	371c      	adds	r7, #28
 80263e6:	46bd      	mov	sp, r7
 80263e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80263ec:	4770      	bx	lr

080263ee <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80263ee:	b480      	push	{r7}
 80263f0:	b085      	sub	sp, #20
 80263f2:	af00      	add	r7, sp, #0
 80263f4:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 80263f6:	687b      	ldr	r3, [r7, #4]
 80263f8:	681b      	ldr	r3, [r3, #0]
 80263fa:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80263fc:	687b      	ldr	r3, [r7, #4]
 80263fe:	2201      	movs	r2, #1
 8026400:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 8026404:	687b      	ldr	r3, [r7, #4]
 8026406:	2200      	movs	r2, #0
 8026408:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 802640c:	68fb      	ldr	r3, [r7, #12]
 802640e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8026410:	f043 0201 	orr.w	r2, r3, #1
 8026414:	68fb      	ldr	r3, [r7, #12]
 8026416:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8026418:	68fb      	ldr	r3, [r7, #12]
 802641a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 802641c:	f043 0202 	orr.w	r2, r3, #2
 8026420:	68fb      	ldr	r3, [r7, #12]
 8026422:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8026424:	2300      	movs	r3, #0
}
 8026426:	4618      	mov	r0, r3
 8026428:	3714      	adds	r7, #20
 802642a:	46bd      	mov	sp, r7
 802642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026430:	4770      	bx	lr

08026432 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8026432:	b480      	push	{r7}
 8026434:	b083      	sub	sp, #12
 8026436:	af00      	add	r7, sp, #0
 8026438:	6078      	str	r0, [r7, #4]
 802643a:	460b      	mov	r3, r1
 802643c:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 802643e:	bf00      	nop
 8026440:	370c      	adds	r7, #12
 8026442:	46bd      	mov	sp, r7
 8026444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026448:	4770      	bx	lr
	...

0802644c <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 802644c:	b480      	push	{r7}
 802644e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->USBSCR, PWR_USBSCR_USB33SV);
 8026450:	4b05      	ldr	r3, [pc, #20]	@ (8026468 <HAL_PWREx_EnableVddUSB+0x1c>)
 8026452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8026454:	4a04      	ldr	r2, [pc, #16]	@ (8026468 <HAL_PWREx_EnableVddUSB+0x1c>)
 8026456:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 802645a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 802645c:	bf00      	nop
 802645e:	46bd      	mov	sp, r7
 8026460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026464:	4770      	bx	lr
 8026466:	bf00      	nop
 8026468:	44020800 	.word	0x44020800

0802646c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 802646c:	b580      	push	{r7, lr}
 802646e:	b088      	sub	sp, #32
 8026470:	af00      	add	r7, sp, #0
 8026472:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8026474:	687b      	ldr	r3, [r7, #4]
 8026476:	2b00      	cmp	r3, #0
 8026478:	d102      	bne.n	8026480 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 802647a:	2301      	movs	r3, #1
 802647c:	f000 bc28 	b.w	8026cd0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8026480:	4b94      	ldr	r3, [pc, #592]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026482:	69db      	ldr	r3, [r3, #28]
 8026484:	f003 0318 	and.w	r3, r3, #24
 8026488:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 802648a:	4b92      	ldr	r3, [pc, #584]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802648c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802648e:	f003 0303 	and.w	r3, r3, #3
 8026492:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8026494:	687b      	ldr	r3, [r7, #4]
 8026496:	681b      	ldr	r3, [r3, #0]
 8026498:	f003 0310 	and.w	r3, r3, #16
 802649c:	2b00      	cmp	r3, #0
 802649e:	d05b      	beq.n	8026558 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80264a0:	69fb      	ldr	r3, [r7, #28]
 80264a2:	2b08      	cmp	r3, #8
 80264a4:	d005      	beq.n	80264b2 <HAL_RCC_OscConfig+0x46>
 80264a6:	69fb      	ldr	r3, [r7, #28]
 80264a8:	2b18      	cmp	r3, #24
 80264aa:	d114      	bne.n	80264d6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80264ac:	69bb      	ldr	r3, [r7, #24]
 80264ae:	2b02      	cmp	r3, #2
 80264b0:	d111      	bne.n	80264d6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80264b2:	687b      	ldr	r3, [r7, #4]
 80264b4:	69db      	ldr	r3, [r3, #28]
 80264b6:	2b00      	cmp	r3, #0
 80264b8:	d102      	bne.n	80264c0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80264ba:	2301      	movs	r3, #1
 80264bc:	f000 bc08 	b.w	8026cd0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80264c0:	4b84      	ldr	r3, [pc, #528]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80264c2:	699b      	ldr	r3, [r3, #24]
 80264c4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80264c8:	687b      	ldr	r3, [r7, #4]
 80264ca:	6a1b      	ldr	r3, [r3, #32]
 80264cc:	041b      	lsls	r3, r3, #16
 80264ce:	4981      	ldr	r1, [pc, #516]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80264d0:	4313      	orrs	r3, r2
 80264d2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80264d4:	e040      	b.n	8026558 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80264d6:	687b      	ldr	r3, [r7, #4]
 80264d8:	69db      	ldr	r3, [r3, #28]
 80264da:	2b00      	cmp	r3, #0
 80264dc:	d023      	beq.n	8026526 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80264de:	4b7d      	ldr	r3, [pc, #500]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80264e0:	681b      	ldr	r3, [r3, #0]
 80264e2:	4a7c      	ldr	r2, [pc, #496]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80264e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80264e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80264ea:	f7fc fa25 	bl	8022938 <HAL_GetTick>
 80264ee:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80264f0:	e008      	b.n	8026504 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80264f2:	f7fc fa21 	bl	8022938 <HAL_GetTick>
 80264f6:	4602      	mov	r2, r0
 80264f8:	697b      	ldr	r3, [r7, #20]
 80264fa:	1ad3      	subs	r3, r2, r3
 80264fc:	2b02      	cmp	r3, #2
 80264fe:	d901      	bls.n	8026504 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8026500:	2303      	movs	r3, #3
 8026502:	e3e5      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8026504:	4b73      	ldr	r3, [pc, #460]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026506:	681b      	ldr	r3, [r3, #0]
 8026508:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802650c:	2b00      	cmp	r3, #0
 802650e:	d0f0      	beq.n	80264f2 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8026510:	4b70      	ldr	r3, [pc, #448]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026512:	699b      	ldr	r3, [r3, #24]
 8026514:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8026518:	687b      	ldr	r3, [r7, #4]
 802651a:	6a1b      	ldr	r3, [r3, #32]
 802651c:	041b      	lsls	r3, r3, #16
 802651e:	496d      	ldr	r1, [pc, #436]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026520:	4313      	orrs	r3, r2
 8026522:	618b      	str	r3, [r1, #24]
 8026524:	e018      	b.n	8026558 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8026526:	4b6b      	ldr	r3, [pc, #428]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026528:	681b      	ldr	r3, [r3, #0]
 802652a:	4a6a      	ldr	r2, [pc, #424]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802652c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8026530:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026532:	f7fc fa01 	bl	8022938 <HAL_GetTick>
 8026536:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8026538:	e008      	b.n	802654c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 802653a:	f7fc f9fd 	bl	8022938 <HAL_GetTick>
 802653e:	4602      	mov	r2, r0
 8026540:	697b      	ldr	r3, [r7, #20]
 8026542:	1ad3      	subs	r3, r2, r3
 8026544:	2b02      	cmp	r3, #2
 8026546:	d901      	bls.n	802654c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8026548:	2303      	movs	r3, #3
 802654a:	e3c1      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 802654c:	4b61      	ldr	r3, [pc, #388]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802654e:	681b      	ldr	r3, [r3, #0]
 8026550:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8026554:	2b00      	cmp	r3, #0
 8026556:	d1f0      	bne.n	802653a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8026558:	687b      	ldr	r3, [r7, #4]
 802655a:	681b      	ldr	r3, [r3, #0]
 802655c:	f003 0301 	and.w	r3, r3, #1
 8026560:	2b00      	cmp	r3, #0
 8026562:	f000 80a0 	beq.w	80266a6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8026566:	69fb      	ldr	r3, [r7, #28]
 8026568:	2b10      	cmp	r3, #16
 802656a:	d005      	beq.n	8026578 <HAL_RCC_OscConfig+0x10c>
 802656c:	69fb      	ldr	r3, [r7, #28]
 802656e:	2b18      	cmp	r3, #24
 8026570:	d109      	bne.n	8026586 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8026572:	69bb      	ldr	r3, [r7, #24]
 8026574:	2b03      	cmp	r3, #3
 8026576:	d106      	bne.n	8026586 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8026578:	687b      	ldr	r3, [r7, #4]
 802657a:	685b      	ldr	r3, [r3, #4]
 802657c:	2b00      	cmp	r3, #0
 802657e:	f040 8092 	bne.w	80266a6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8026582:	2301      	movs	r3, #1
 8026584:	e3a4      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8026586:	687b      	ldr	r3, [r7, #4]
 8026588:	685b      	ldr	r3, [r3, #4]
 802658a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802658e:	d106      	bne.n	802659e <HAL_RCC_OscConfig+0x132>
 8026590:	4b50      	ldr	r3, [pc, #320]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026592:	681b      	ldr	r3, [r3, #0]
 8026594:	4a4f      	ldr	r2, [pc, #316]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026596:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 802659a:	6013      	str	r3, [r2, #0]
 802659c:	e058      	b.n	8026650 <HAL_RCC_OscConfig+0x1e4>
 802659e:	687b      	ldr	r3, [r7, #4]
 80265a0:	685b      	ldr	r3, [r3, #4]
 80265a2:	2b00      	cmp	r3, #0
 80265a4:	d112      	bne.n	80265cc <HAL_RCC_OscConfig+0x160>
 80265a6:	4b4b      	ldr	r3, [pc, #300]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265a8:	681b      	ldr	r3, [r3, #0]
 80265aa:	4a4a      	ldr	r2, [pc, #296]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80265b0:	6013      	str	r3, [r2, #0]
 80265b2:	4b48      	ldr	r3, [pc, #288]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265b4:	681b      	ldr	r3, [r3, #0]
 80265b6:	4a47      	ldr	r2, [pc, #284]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265b8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80265bc:	6013      	str	r3, [r2, #0]
 80265be:	4b45      	ldr	r3, [pc, #276]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265c0:	681b      	ldr	r3, [r3, #0]
 80265c2:	4a44      	ldr	r2, [pc, #272]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80265c8:	6013      	str	r3, [r2, #0]
 80265ca:	e041      	b.n	8026650 <HAL_RCC_OscConfig+0x1e4>
 80265cc:	687b      	ldr	r3, [r7, #4]
 80265ce:	685b      	ldr	r3, [r3, #4]
 80265d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80265d4:	d112      	bne.n	80265fc <HAL_RCC_OscConfig+0x190>
 80265d6:	4b3f      	ldr	r3, [pc, #252]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265d8:	681b      	ldr	r3, [r3, #0]
 80265da:	4a3e      	ldr	r2, [pc, #248]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80265e0:	6013      	str	r3, [r2, #0]
 80265e2:	4b3c      	ldr	r3, [pc, #240]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265e4:	681b      	ldr	r3, [r3, #0]
 80265e6:	4a3b      	ldr	r2, [pc, #236]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80265ec:	6013      	str	r3, [r2, #0]
 80265ee:	4b39      	ldr	r3, [pc, #228]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265f0:	681b      	ldr	r3, [r3, #0]
 80265f2:	4a38      	ldr	r2, [pc, #224]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 80265f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80265f8:	6013      	str	r3, [r2, #0]
 80265fa:	e029      	b.n	8026650 <HAL_RCC_OscConfig+0x1e4>
 80265fc:	687b      	ldr	r3, [r7, #4]
 80265fe:	685b      	ldr	r3, [r3, #4]
 8026600:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8026604:	d112      	bne.n	802662c <HAL_RCC_OscConfig+0x1c0>
 8026606:	4b33      	ldr	r3, [pc, #204]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026608:	681b      	ldr	r3, [r3, #0]
 802660a:	4a32      	ldr	r2, [pc, #200]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802660c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8026610:	6013      	str	r3, [r2, #0]
 8026612:	4b30      	ldr	r3, [pc, #192]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026614:	681b      	ldr	r3, [r3, #0]
 8026616:	4a2f      	ldr	r2, [pc, #188]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026618:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 802661c:	6013      	str	r3, [r2, #0]
 802661e:	4b2d      	ldr	r3, [pc, #180]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026620:	681b      	ldr	r3, [r3, #0]
 8026622:	4a2c      	ldr	r2, [pc, #176]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8026628:	6013      	str	r3, [r2, #0]
 802662a:	e011      	b.n	8026650 <HAL_RCC_OscConfig+0x1e4>
 802662c:	4b29      	ldr	r3, [pc, #164]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802662e:	681b      	ldr	r3, [r3, #0]
 8026630:	4a28      	ldr	r2, [pc, #160]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8026636:	6013      	str	r3, [r2, #0]
 8026638:	4b26      	ldr	r3, [pc, #152]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802663a:	681b      	ldr	r3, [r3, #0]
 802663c:	4a25      	ldr	r2, [pc, #148]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802663e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8026642:	6013      	str	r3, [r2, #0]
 8026644:	4b23      	ldr	r3, [pc, #140]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026646:	681b      	ldr	r3, [r3, #0]
 8026648:	4a22      	ldr	r2, [pc, #136]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802664a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 802664e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8026650:	687b      	ldr	r3, [r7, #4]
 8026652:	685b      	ldr	r3, [r3, #4]
 8026654:	2b00      	cmp	r3, #0
 8026656:	d013      	beq.n	8026680 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026658:	f7fc f96e 	bl	8022938 <HAL_GetTick>
 802665c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 802665e:	e008      	b.n	8026672 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8026660:	f7fc f96a 	bl	8022938 <HAL_GetTick>
 8026664:	4602      	mov	r2, r0
 8026666:	697b      	ldr	r3, [r7, #20]
 8026668:	1ad3      	subs	r3, r2, r3
 802666a:	2b64      	cmp	r3, #100	@ 0x64
 802666c:	d901      	bls.n	8026672 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 802666e:	2303      	movs	r3, #3
 8026670:	e32e      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8026672:	4b18      	ldr	r3, [pc, #96]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 8026674:	681b      	ldr	r3, [r3, #0]
 8026676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802667a:	2b00      	cmp	r3, #0
 802667c:	d0f0      	beq.n	8026660 <HAL_RCC_OscConfig+0x1f4>
 802667e:	e012      	b.n	80266a6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026680:	f7fc f95a 	bl	8022938 <HAL_GetTick>
 8026684:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8026686:	e008      	b.n	802669a <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8026688:	f7fc f956 	bl	8022938 <HAL_GetTick>
 802668c:	4602      	mov	r2, r0
 802668e:	697b      	ldr	r3, [r7, #20]
 8026690:	1ad3      	subs	r3, r2, r3
 8026692:	2b64      	cmp	r3, #100	@ 0x64
 8026694:	d901      	bls.n	802669a <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8026696:	2303      	movs	r3, #3
 8026698:	e31a      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 802669a:	4b0e      	ldr	r3, [pc, #56]	@ (80266d4 <HAL_RCC_OscConfig+0x268>)
 802669c:	681b      	ldr	r3, [r3, #0]
 802669e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80266a2:	2b00      	cmp	r3, #0
 80266a4:	d1f0      	bne.n	8026688 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80266a6:	687b      	ldr	r3, [r7, #4]
 80266a8:	681b      	ldr	r3, [r3, #0]
 80266aa:	f003 0302 	and.w	r3, r3, #2
 80266ae:	2b00      	cmp	r3, #0
 80266b0:	f000 809a 	beq.w	80267e8 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80266b4:	69fb      	ldr	r3, [r7, #28]
 80266b6:	2b00      	cmp	r3, #0
 80266b8:	d005      	beq.n	80266c6 <HAL_RCC_OscConfig+0x25a>
 80266ba:	69fb      	ldr	r3, [r7, #28]
 80266bc:	2b18      	cmp	r3, #24
 80266be:	d149      	bne.n	8026754 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80266c0:	69bb      	ldr	r3, [r7, #24]
 80266c2:	2b01      	cmp	r3, #1
 80266c4:	d146      	bne.n	8026754 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80266c6:	687b      	ldr	r3, [r7, #4]
 80266c8:	68db      	ldr	r3, [r3, #12]
 80266ca:	2b00      	cmp	r3, #0
 80266cc:	d104      	bne.n	80266d8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80266ce:	2301      	movs	r3, #1
 80266d0:	e2fe      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
 80266d2:	bf00      	nop
 80266d4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80266d8:	69fb      	ldr	r3, [r7, #28]
 80266da:	2b00      	cmp	r3, #0
 80266dc:	d11c      	bne.n	8026718 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80266de:	4b9a      	ldr	r3, [pc, #616]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80266e0:	681b      	ldr	r3, [r3, #0]
 80266e2:	f003 0218 	and.w	r2, r3, #24
 80266e6:	687b      	ldr	r3, [r7, #4]
 80266e8:	691b      	ldr	r3, [r3, #16]
 80266ea:	429a      	cmp	r2, r3
 80266ec:	d014      	beq.n	8026718 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80266ee:	4b96      	ldr	r3, [pc, #600]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80266f0:	681b      	ldr	r3, [r3, #0]
 80266f2:	f023 0218 	bic.w	r2, r3, #24
 80266f6:	687b      	ldr	r3, [r7, #4]
 80266f8:	691b      	ldr	r3, [r3, #16]
 80266fa:	4993      	ldr	r1, [pc, #588]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80266fc:	4313      	orrs	r3, r2
 80266fe:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8026700:	f000 fdd0 	bl	80272a4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8026704:	4b91      	ldr	r3, [pc, #580]	@ (802694c <HAL_RCC_OscConfig+0x4e0>)
 8026706:	681b      	ldr	r3, [r3, #0]
 8026708:	4618      	mov	r0, r3
 802670a:	f7fc f88b 	bl	8022824 <HAL_InitTick>
 802670e:	4603      	mov	r3, r0
 8026710:	2b00      	cmp	r3, #0
 8026712:	d001      	beq.n	8026718 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8026714:	2301      	movs	r3, #1
 8026716:	e2db      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026718:	f7fc f90e 	bl	8022938 <HAL_GetTick>
 802671c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 802671e:	e008      	b.n	8026732 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8026720:	f7fc f90a 	bl	8022938 <HAL_GetTick>
 8026724:	4602      	mov	r2, r0
 8026726:	697b      	ldr	r3, [r7, #20]
 8026728:	1ad3      	subs	r3, r2, r3
 802672a:	2b02      	cmp	r3, #2
 802672c:	d901      	bls.n	8026732 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 802672e:	2303      	movs	r3, #3
 8026730:	e2ce      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8026732:	4b85      	ldr	r3, [pc, #532]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026734:	681b      	ldr	r3, [r3, #0]
 8026736:	f003 0302 	and.w	r3, r3, #2
 802673a:	2b00      	cmp	r3, #0
 802673c:	d0f0      	beq.n	8026720 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 802673e:	4b82      	ldr	r3, [pc, #520]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026740:	691b      	ldr	r3, [r3, #16]
 8026742:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8026746:	687b      	ldr	r3, [r7, #4]
 8026748:	695b      	ldr	r3, [r3, #20]
 802674a:	041b      	lsls	r3, r3, #16
 802674c:	497e      	ldr	r1, [pc, #504]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 802674e:	4313      	orrs	r3, r2
 8026750:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8026752:	e049      	b.n	80267e8 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8026754:	687b      	ldr	r3, [r7, #4]
 8026756:	68db      	ldr	r3, [r3, #12]
 8026758:	2b00      	cmp	r3, #0
 802675a:	d02c      	beq.n	80267b6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 802675c:	4b7a      	ldr	r3, [pc, #488]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 802675e:	681b      	ldr	r3, [r3, #0]
 8026760:	f023 0218 	bic.w	r2, r3, #24
 8026764:	687b      	ldr	r3, [r7, #4]
 8026766:	691b      	ldr	r3, [r3, #16]
 8026768:	4977      	ldr	r1, [pc, #476]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 802676a:	4313      	orrs	r3, r2
 802676c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 802676e:	4b76      	ldr	r3, [pc, #472]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026770:	681b      	ldr	r3, [r3, #0]
 8026772:	4a75      	ldr	r2, [pc, #468]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026774:	f043 0301 	orr.w	r3, r3, #1
 8026778:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802677a:	f7fc f8dd 	bl	8022938 <HAL_GetTick>
 802677e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8026780:	e008      	b.n	8026794 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8026782:	f7fc f8d9 	bl	8022938 <HAL_GetTick>
 8026786:	4602      	mov	r2, r0
 8026788:	697b      	ldr	r3, [r7, #20]
 802678a:	1ad3      	subs	r3, r2, r3
 802678c:	2b02      	cmp	r3, #2
 802678e:	d901      	bls.n	8026794 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8026790:	2303      	movs	r3, #3
 8026792:	e29d      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8026794:	4b6c      	ldr	r3, [pc, #432]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026796:	681b      	ldr	r3, [r3, #0]
 8026798:	f003 0302 	and.w	r3, r3, #2
 802679c:	2b00      	cmp	r3, #0
 802679e:	d0f0      	beq.n	8026782 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80267a0:	4b69      	ldr	r3, [pc, #420]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80267a2:	691b      	ldr	r3, [r3, #16]
 80267a4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80267a8:	687b      	ldr	r3, [r7, #4]
 80267aa:	695b      	ldr	r3, [r3, #20]
 80267ac:	041b      	lsls	r3, r3, #16
 80267ae:	4966      	ldr	r1, [pc, #408]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80267b0:	4313      	orrs	r3, r2
 80267b2:	610b      	str	r3, [r1, #16]
 80267b4:	e018      	b.n	80267e8 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80267b6:	4b64      	ldr	r3, [pc, #400]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80267b8:	681b      	ldr	r3, [r3, #0]
 80267ba:	4a63      	ldr	r2, [pc, #396]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80267bc:	f023 0301 	bic.w	r3, r3, #1
 80267c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80267c2:	f7fc f8b9 	bl	8022938 <HAL_GetTick>
 80267c6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80267c8:	e008      	b.n	80267dc <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80267ca:	f7fc f8b5 	bl	8022938 <HAL_GetTick>
 80267ce:	4602      	mov	r2, r0
 80267d0:	697b      	ldr	r3, [r7, #20]
 80267d2:	1ad3      	subs	r3, r2, r3
 80267d4:	2b02      	cmp	r3, #2
 80267d6:	d901      	bls.n	80267dc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80267d8:	2303      	movs	r3, #3
 80267da:	e279      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80267dc:	4b5a      	ldr	r3, [pc, #360]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80267de:	681b      	ldr	r3, [r3, #0]
 80267e0:	f003 0302 	and.w	r3, r3, #2
 80267e4:	2b00      	cmp	r3, #0
 80267e6:	d1f0      	bne.n	80267ca <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80267e8:	687b      	ldr	r3, [r7, #4]
 80267ea:	681b      	ldr	r3, [r3, #0]
 80267ec:	f003 0308 	and.w	r3, r3, #8
 80267f0:	2b00      	cmp	r3, #0
 80267f2:	d03c      	beq.n	802686e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80267f4:	687b      	ldr	r3, [r7, #4]
 80267f6:	699b      	ldr	r3, [r3, #24]
 80267f8:	2b00      	cmp	r3, #0
 80267fa:	d01c      	beq.n	8026836 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80267fc:	4b52      	ldr	r3, [pc, #328]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80267fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8026802:	4a51      	ldr	r2, [pc, #324]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026804:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8026808:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802680c:	f7fc f894 	bl	8022938 <HAL_GetTick>
 8026810:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8026812:	e008      	b.n	8026826 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8026814:	f7fc f890 	bl	8022938 <HAL_GetTick>
 8026818:	4602      	mov	r2, r0
 802681a:	697b      	ldr	r3, [r7, #20]
 802681c:	1ad3      	subs	r3, r2, r3
 802681e:	2b02      	cmp	r3, #2
 8026820:	d901      	bls.n	8026826 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8026822:	2303      	movs	r3, #3
 8026824:	e254      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8026826:	4b48      	ldr	r3, [pc, #288]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026828:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802682c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8026830:	2b00      	cmp	r3, #0
 8026832:	d0ef      	beq.n	8026814 <HAL_RCC_OscConfig+0x3a8>
 8026834:	e01b      	b.n	802686e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8026836:	4b44      	ldr	r3, [pc, #272]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026838:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802683c:	4a42      	ldr	r2, [pc, #264]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 802683e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8026842:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8026846:	f7fc f877 	bl	8022938 <HAL_GetTick>
 802684a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 802684c:	e008      	b.n	8026860 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 802684e:	f7fc f873 	bl	8022938 <HAL_GetTick>
 8026852:	4602      	mov	r2, r0
 8026854:	697b      	ldr	r3, [r7, #20]
 8026856:	1ad3      	subs	r3, r2, r3
 8026858:	2b02      	cmp	r3, #2
 802685a:	d901      	bls.n	8026860 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 802685c:	2303      	movs	r3, #3
 802685e:	e237      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8026860:	4b39      	ldr	r3, [pc, #228]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026862:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8026866:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802686a:	2b00      	cmp	r3, #0
 802686c:	d1ef      	bne.n	802684e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 802686e:	687b      	ldr	r3, [r7, #4]
 8026870:	681b      	ldr	r3, [r3, #0]
 8026872:	f003 0304 	and.w	r3, r3, #4
 8026876:	2b00      	cmp	r3, #0
 8026878:	f000 80d2 	beq.w	8026a20 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 802687c:	4b34      	ldr	r3, [pc, #208]	@ (8026950 <HAL_RCC_OscConfig+0x4e4>)
 802687e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8026880:	f003 0301 	and.w	r3, r3, #1
 8026884:	2b00      	cmp	r3, #0
 8026886:	d118      	bne.n	80268ba <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8026888:	4b31      	ldr	r3, [pc, #196]	@ (8026950 <HAL_RCC_OscConfig+0x4e4>)
 802688a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802688c:	4a30      	ldr	r2, [pc, #192]	@ (8026950 <HAL_RCC_OscConfig+0x4e4>)
 802688e:	f043 0301 	orr.w	r3, r3, #1
 8026892:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8026894:	f7fc f850 	bl	8022938 <HAL_GetTick>
 8026898:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 802689a:	e008      	b.n	80268ae <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 802689c:	f7fc f84c 	bl	8022938 <HAL_GetTick>
 80268a0:	4602      	mov	r2, r0
 80268a2:	697b      	ldr	r3, [r7, #20]
 80268a4:	1ad3      	subs	r3, r2, r3
 80268a6:	2b02      	cmp	r3, #2
 80268a8:	d901      	bls.n	80268ae <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80268aa:	2303      	movs	r3, #3
 80268ac:	e210      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80268ae:	4b28      	ldr	r3, [pc, #160]	@ (8026950 <HAL_RCC_OscConfig+0x4e4>)
 80268b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80268b2:	f003 0301 	and.w	r3, r3, #1
 80268b6:	2b00      	cmp	r3, #0
 80268b8:	d0f0      	beq.n	802689c <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80268ba:	687b      	ldr	r3, [r7, #4]
 80268bc:	689b      	ldr	r3, [r3, #8]
 80268be:	2b01      	cmp	r3, #1
 80268c0:	d108      	bne.n	80268d4 <HAL_RCC_OscConfig+0x468>
 80268c2:	4b21      	ldr	r3, [pc, #132]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80268c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80268c8:	4a1f      	ldr	r2, [pc, #124]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80268ca:	f043 0301 	orr.w	r3, r3, #1
 80268ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80268d2:	e074      	b.n	80269be <HAL_RCC_OscConfig+0x552>
 80268d4:	687b      	ldr	r3, [r7, #4]
 80268d6:	689b      	ldr	r3, [r3, #8]
 80268d8:	2b00      	cmp	r3, #0
 80268da:	d118      	bne.n	802690e <HAL_RCC_OscConfig+0x4a2>
 80268dc:	4b1a      	ldr	r3, [pc, #104]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80268de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80268e2:	4a19      	ldr	r2, [pc, #100]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80268e4:	f023 0301 	bic.w	r3, r3, #1
 80268e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80268ec:	4b16      	ldr	r3, [pc, #88]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80268ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80268f2:	4a15      	ldr	r2, [pc, #84]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80268f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80268f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80268fc:	4b12      	ldr	r3, [pc, #72]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 80268fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8026902:	4a11      	ldr	r2, [pc, #68]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026904:	f023 0304 	bic.w	r3, r3, #4
 8026908:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802690c:	e057      	b.n	80269be <HAL_RCC_OscConfig+0x552>
 802690e:	687b      	ldr	r3, [r7, #4]
 8026910:	689b      	ldr	r3, [r3, #8]
 8026912:	2b05      	cmp	r3, #5
 8026914:	d11e      	bne.n	8026954 <HAL_RCC_OscConfig+0x4e8>
 8026916:	4b0c      	ldr	r3, [pc, #48]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026918:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802691c:	4a0a      	ldr	r2, [pc, #40]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 802691e:	f043 0304 	orr.w	r3, r3, #4
 8026922:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8026926:	4b08      	ldr	r3, [pc, #32]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026928:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802692c:	4a06      	ldr	r2, [pc, #24]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 802692e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8026932:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8026936:	4b04      	ldr	r3, [pc, #16]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 8026938:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802693c:	4a02      	ldr	r2, [pc, #8]	@ (8026948 <HAL_RCC_OscConfig+0x4dc>)
 802693e:	f043 0301 	orr.w	r3, r3, #1
 8026942:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8026946:	e03a      	b.n	80269be <HAL_RCC_OscConfig+0x552>
 8026948:	44020c00 	.word	0x44020c00
 802694c:	20000014 	.word	0x20000014
 8026950:	44020800 	.word	0x44020800
 8026954:	687b      	ldr	r3, [r7, #4]
 8026956:	689b      	ldr	r3, [r3, #8]
 8026958:	2b85      	cmp	r3, #133	@ 0x85
 802695a:	d118      	bne.n	802698e <HAL_RCC_OscConfig+0x522>
 802695c:	4ba2      	ldr	r3, [pc, #648]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 802695e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8026962:	4aa1      	ldr	r2, [pc, #644]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026964:	f043 0304 	orr.w	r3, r3, #4
 8026968:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802696c:	4b9e      	ldr	r3, [pc, #632]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 802696e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8026972:	4a9d      	ldr	r2, [pc, #628]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8026978:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802697c:	4b9a      	ldr	r3, [pc, #616]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 802697e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8026982:	4a99      	ldr	r2, [pc, #612]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026984:	f043 0301 	orr.w	r3, r3, #1
 8026988:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802698c:	e017      	b.n	80269be <HAL_RCC_OscConfig+0x552>
 802698e:	4b96      	ldr	r3, [pc, #600]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026990:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8026994:	4a94      	ldr	r2, [pc, #592]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026996:	f023 0301 	bic.w	r3, r3, #1
 802699a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 802699e:	4b92      	ldr	r3, [pc, #584]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 80269a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80269a4:	4a90      	ldr	r2, [pc, #576]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 80269a6:	f023 0304 	bic.w	r3, r3, #4
 80269aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80269ae:	4b8e      	ldr	r3, [pc, #568]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 80269b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80269b4:	4a8c      	ldr	r2, [pc, #560]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 80269b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80269ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80269be:	687b      	ldr	r3, [r7, #4]
 80269c0:	689b      	ldr	r3, [r3, #8]
 80269c2:	2b00      	cmp	r3, #0
 80269c4:	d016      	beq.n	80269f4 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80269c6:	f7fb ffb7 	bl	8022938 <HAL_GetTick>
 80269ca:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80269cc:	e00a      	b.n	80269e4 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80269ce:	f7fb ffb3 	bl	8022938 <HAL_GetTick>
 80269d2:	4602      	mov	r2, r0
 80269d4:	697b      	ldr	r3, [r7, #20]
 80269d6:	1ad3      	subs	r3, r2, r3
 80269d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80269dc:	4293      	cmp	r3, r2
 80269de:	d901      	bls.n	80269e4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80269e0:	2303      	movs	r3, #3
 80269e2:	e175      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80269e4:	4b80      	ldr	r3, [pc, #512]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 80269e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80269ea:	f003 0302 	and.w	r3, r3, #2
 80269ee:	2b00      	cmp	r3, #0
 80269f0:	d0ed      	beq.n	80269ce <HAL_RCC_OscConfig+0x562>
 80269f2:	e015      	b.n	8026a20 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80269f4:	f7fb ffa0 	bl	8022938 <HAL_GetTick>
 80269f8:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80269fa:	e00a      	b.n	8026a12 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80269fc:	f7fb ff9c 	bl	8022938 <HAL_GetTick>
 8026a00:	4602      	mov	r2, r0
 8026a02:	697b      	ldr	r3, [r7, #20]
 8026a04:	1ad3      	subs	r3, r2, r3
 8026a06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8026a0a:	4293      	cmp	r3, r2
 8026a0c:	d901      	bls.n	8026a12 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8026a0e:	2303      	movs	r3, #3
 8026a10:	e15e      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8026a12:	4b75      	ldr	r3, [pc, #468]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026a14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8026a18:	f003 0302 	and.w	r3, r3, #2
 8026a1c:	2b00      	cmp	r3, #0
 8026a1e:	d1ed      	bne.n	80269fc <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8026a20:	687b      	ldr	r3, [r7, #4]
 8026a22:	681b      	ldr	r3, [r3, #0]
 8026a24:	f003 0320 	and.w	r3, r3, #32
 8026a28:	2b00      	cmp	r3, #0
 8026a2a:	d036      	beq.n	8026a9a <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8026a2c:	687b      	ldr	r3, [r7, #4]
 8026a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8026a30:	2b00      	cmp	r3, #0
 8026a32:	d019      	beq.n	8026a68 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8026a34:	4b6c      	ldr	r3, [pc, #432]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026a36:	681b      	ldr	r3, [r3, #0]
 8026a38:	4a6b      	ldr	r2, [pc, #428]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026a3a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8026a3e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8026a40:	f7fb ff7a 	bl	8022938 <HAL_GetTick>
 8026a44:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8026a46:	e008      	b.n	8026a5a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8026a48:	f7fb ff76 	bl	8022938 <HAL_GetTick>
 8026a4c:	4602      	mov	r2, r0
 8026a4e:	697b      	ldr	r3, [r7, #20]
 8026a50:	1ad3      	subs	r3, r2, r3
 8026a52:	2b02      	cmp	r3, #2
 8026a54:	d901      	bls.n	8026a5a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8026a56:	2303      	movs	r3, #3
 8026a58:	e13a      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8026a5a:	4b63      	ldr	r3, [pc, #396]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026a5c:	681b      	ldr	r3, [r3, #0]
 8026a5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8026a62:	2b00      	cmp	r3, #0
 8026a64:	d0f0      	beq.n	8026a48 <HAL_RCC_OscConfig+0x5dc>
 8026a66:	e018      	b.n	8026a9a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8026a68:	4b5f      	ldr	r3, [pc, #380]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026a6a:	681b      	ldr	r3, [r3, #0]
 8026a6c:	4a5e      	ldr	r2, [pc, #376]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026a6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8026a72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8026a74:	f7fb ff60 	bl	8022938 <HAL_GetTick>
 8026a78:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8026a7a:	e008      	b.n	8026a8e <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8026a7c:	f7fb ff5c 	bl	8022938 <HAL_GetTick>
 8026a80:	4602      	mov	r2, r0
 8026a82:	697b      	ldr	r3, [r7, #20]
 8026a84:	1ad3      	subs	r3, r2, r3
 8026a86:	2b02      	cmp	r3, #2
 8026a88:	d901      	bls.n	8026a8e <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8026a8a:	2303      	movs	r3, #3
 8026a8c:	e120      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8026a8e:	4b56      	ldr	r3, [pc, #344]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026a90:	681b      	ldr	r3, [r3, #0]
 8026a92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8026a96:	2b00      	cmp	r3, #0
 8026a98:	d1f0      	bne.n	8026a7c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8026a9a:	687b      	ldr	r3, [r7, #4]
 8026a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026a9e:	2b00      	cmp	r3, #0
 8026aa0:	f000 8115 	beq.w	8026cce <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8026aa4:	69fb      	ldr	r3, [r7, #28]
 8026aa6:	2b18      	cmp	r3, #24
 8026aa8:	f000 80af 	beq.w	8026c0a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8026aac:	687b      	ldr	r3, [r7, #4]
 8026aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026ab0:	2b02      	cmp	r3, #2
 8026ab2:	f040 8086 	bne.w	8026bc2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8026ab6:	4b4c      	ldr	r3, [pc, #304]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026ab8:	681b      	ldr	r3, [r3, #0]
 8026aba:	4a4b      	ldr	r2, [pc, #300]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026abc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8026ac0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026ac2:	f7fb ff39 	bl	8022938 <HAL_GetTick>
 8026ac6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8026ac8:	e008      	b.n	8026adc <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8026aca:	f7fb ff35 	bl	8022938 <HAL_GetTick>
 8026ace:	4602      	mov	r2, r0
 8026ad0:	697b      	ldr	r3, [r7, #20]
 8026ad2:	1ad3      	subs	r3, r2, r3
 8026ad4:	2b02      	cmp	r3, #2
 8026ad6:	d901      	bls.n	8026adc <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8026ad8:	2303      	movs	r3, #3
 8026ada:	e0f9      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8026adc:	4b42      	ldr	r3, [pc, #264]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026ade:	681b      	ldr	r3, [r3, #0]
 8026ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8026ae4:	2b00      	cmp	r3, #0
 8026ae6:	d1f0      	bne.n	8026aca <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8026ae8:	4b3f      	ldr	r3, [pc, #252]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026aec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8026af0:	f023 0303 	bic.w	r3, r3, #3
 8026af4:	687a      	ldr	r2, [r7, #4]
 8026af6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8026af8:	687a      	ldr	r2, [r7, #4]
 8026afa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8026afc:	0212      	lsls	r2, r2, #8
 8026afe:	430a      	orrs	r2, r1
 8026b00:	4939      	ldr	r1, [pc, #228]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b02:	4313      	orrs	r3, r2
 8026b04:	628b      	str	r3, [r1, #40]	@ 0x28
 8026b06:	687b      	ldr	r3, [r7, #4]
 8026b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8026b0a:	3b01      	subs	r3, #1
 8026b0c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8026b10:	687b      	ldr	r3, [r7, #4]
 8026b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8026b14:	3b01      	subs	r3, #1
 8026b16:	025b      	lsls	r3, r3, #9
 8026b18:	b29b      	uxth	r3, r3
 8026b1a:	431a      	orrs	r2, r3
 8026b1c:	687b      	ldr	r3, [r7, #4]
 8026b1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8026b20:	3b01      	subs	r3, #1
 8026b22:	041b      	lsls	r3, r3, #16
 8026b24:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8026b28:	431a      	orrs	r2, r3
 8026b2a:	687b      	ldr	r3, [r7, #4]
 8026b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8026b2e:	3b01      	subs	r3, #1
 8026b30:	061b      	lsls	r3, r3, #24
 8026b32:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8026b36:	492c      	ldr	r1, [pc, #176]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b38:	4313      	orrs	r3, r2
 8026b3a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8026b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026b40:	4a29      	ldr	r2, [pc, #164]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b42:	f023 0310 	bic.w	r3, r3, #16
 8026b46:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8026b48:	687b      	ldr	r3, [r7, #4]
 8026b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8026b4c:	4a26      	ldr	r2, [pc, #152]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b4e:	00db      	lsls	r3, r3, #3
 8026b50:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8026b52:	4b25      	ldr	r3, [pc, #148]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026b56:	4a24      	ldr	r2, [pc, #144]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b58:	f043 0310 	orr.w	r3, r3, #16
 8026b5c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8026b5e:	4b22      	ldr	r3, [pc, #136]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026b62:	f023 020c 	bic.w	r2, r3, #12
 8026b66:	687b      	ldr	r3, [r7, #4]
 8026b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8026b6a:	491f      	ldr	r1, [pc, #124]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b6c:	4313      	orrs	r3, r2
 8026b6e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8026b70:	4b1d      	ldr	r3, [pc, #116]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026b74:	f023 0220 	bic.w	r2, r3, #32
 8026b78:	687b      	ldr	r3, [r7, #4]
 8026b7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8026b7c:	491a      	ldr	r1, [pc, #104]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b7e:	4313      	orrs	r3, r2
 8026b80:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8026b82:	4b19      	ldr	r3, [pc, #100]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026b86:	4a18      	ldr	r2, [pc, #96]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8026b8c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8026b8e:	4b16      	ldr	r3, [pc, #88]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b90:	681b      	ldr	r3, [r3, #0]
 8026b92:	4a15      	ldr	r2, [pc, #84]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026b94:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8026b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026b9a:	f7fb fecd 	bl	8022938 <HAL_GetTick>
 8026b9e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8026ba0:	e008      	b.n	8026bb4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8026ba2:	f7fb fec9 	bl	8022938 <HAL_GetTick>
 8026ba6:	4602      	mov	r2, r0
 8026ba8:	697b      	ldr	r3, [r7, #20]
 8026baa:	1ad3      	subs	r3, r2, r3
 8026bac:	2b02      	cmp	r3, #2
 8026bae:	d901      	bls.n	8026bb4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8026bb0:	2303      	movs	r3, #3
 8026bb2:	e08d      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8026bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026bb6:	681b      	ldr	r3, [r3, #0]
 8026bb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8026bbc:	2b00      	cmp	r3, #0
 8026bbe:	d0f0      	beq.n	8026ba2 <HAL_RCC_OscConfig+0x736>
 8026bc0:	e085      	b.n	8026cce <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8026bc2:	4b09      	ldr	r3, [pc, #36]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026bc4:	681b      	ldr	r3, [r3, #0]
 8026bc6:	4a08      	ldr	r2, [pc, #32]	@ (8026be8 <HAL_RCC_OscConfig+0x77c>)
 8026bc8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8026bcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026bce:	f7fb feb3 	bl	8022938 <HAL_GetTick>
 8026bd2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8026bd4:	e00a      	b.n	8026bec <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8026bd6:	f7fb feaf 	bl	8022938 <HAL_GetTick>
 8026bda:	4602      	mov	r2, r0
 8026bdc:	697b      	ldr	r3, [r7, #20]
 8026bde:	1ad3      	subs	r3, r2, r3
 8026be0:	2b02      	cmp	r3, #2
 8026be2:	d903      	bls.n	8026bec <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8026be4:	2303      	movs	r3, #3
 8026be6:	e073      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
 8026be8:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8026bec:	4b3a      	ldr	r3, [pc, #232]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026bee:	681b      	ldr	r3, [r3, #0]
 8026bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8026bf4:	2b00      	cmp	r3, #0
 8026bf6:	d1ee      	bne.n	8026bd6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8026bf8:	4b37      	ldr	r3, [pc, #220]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026bfc:	4a36      	ldr	r2, [pc, #216]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026bfe:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8026c02:	f023 0303 	bic.w	r3, r3, #3
 8026c06:	6293      	str	r3, [r2, #40]	@ 0x28
 8026c08:	e061      	b.n	8026cce <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8026c0a:	4b33      	ldr	r3, [pc, #204]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026c0e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8026c10:	4b31      	ldr	r3, [pc, #196]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8026c14:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8026c16:	687b      	ldr	r3, [r7, #4]
 8026c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026c1a:	2b01      	cmp	r3, #1
 8026c1c:	d031      	beq.n	8026c82 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8026c1e:	693b      	ldr	r3, [r7, #16]
 8026c20:	f003 0203 	and.w	r2, r3, #3
 8026c24:	687b      	ldr	r3, [r7, #4]
 8026c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8026c28:	429a      	cmp	r2, r3
 8026c2a:	d12a      	bne.n	8026c82 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8026c2c:	693b      	ldr	r3, [r7, #16]
 8026c2e:	0a1b      	lsrs	r3, r3, #8
 8026c30:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8026c34:	687b      	ldr	r3, [r7, #4]
 8026c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8026c38:	429a      	cmp	r2, r3
 8026c3a:	d122      	bne.n	8026c82 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8026c3c:	68fb      	ldr	r3, [r7, #12]
 8026c3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8026c42:	687b      	ldr	r3, [r7, #4]
 8026c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8026c46:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8026c48:	429a      	cmp	r2, r3
 8026c4a:	d11a      	bne.n	8026c82 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8026c4c:	68fb      	ldr	r3, [r7, #12]
 8026c4e:	0a5b      	lsrs	r3, r3, #9
 8026c50:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8026c54:	687b      	ldr	r3, [r7, #4]
 8026c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8026c58:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8026c5a:	429a      	cmp	r2, r3
 8026c5c:	d111      	bne.n	8026c82 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8026c5e:	68fb      	ldr	r3, [r7, #12]
 8026c60:	0c1b      	lsrs	r3, r3, #16
 8026c62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8026c66:	687b      	ldr	r3, [r7, #4]
 8026c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8026c6a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8026c6c:	429a      	cmp	r2, r3
 8026c6e:	d108      	bne.n	8026c82 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8026c70:	68fb      	ldr	r3, [r7, #12]
 8026c72:	0e1b      	lsrs	r3, r3, #24
 8026c74:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8026c78:	687b      	ldr	r3, [r7, #4]
 8026c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8026c7c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8026c7e:	429a      	cmp	r2, r3
 8026c80:	d001      	beq.n	8026c86 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8026c82:	2301      	movs	r3, #1
 8026c84:	e024      	b.n	8026cd0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8026c86:	4b14      	ldr	r3, [pc, #80]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8026c8a:	08db      	lsrs	r3, r3, #3
 8026c8c:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8026c90:	687b      	ldr	r3, [r7, #4]
 8026c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8026c94:	429a      	cmp	r2, r3
 8026c96:	d01a      	beq.n	8026cce <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8026c98:	4b0f      	ldr	r3, [pc, #60]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026c9c:	4a0e      	ldr	r2, [pc, #56]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026c9e:	f023 0310 	bic.w	r3, r3, #16
 8026ca2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8026ca4:	f7fb fe48 	bl	8022938 <HAL_GetTick>
 8026ca8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8026caa:	bf00      	nop
 8026cac:	f7fb fe44 	bl	8022938 <HAL_GetTick>
 8026cb0:	4602      	mov	r2, r0
 8026cb2:	697b      	ldr	r3, [r7, #20]
 8026cb4:	4293      	cmp	r3, r2
 8026cb6:	d0f9      	beq.n	8026cac <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8026cb8:	687b      	ldr	r3, [r7, #4]
 8026cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8026cbc:	4a06      	ldr	r2, [pc, #24]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026cbe:	00db      	lsls	r3, r3, #3
 8026cc0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8026cc2:	4b05      	ldr	r3, [pc, #20]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8026cc6:	4a04      	ldr	r2, [pc, #16]	@ (8026cd8 <HAL_RCC_OscConfig+0x86c>)
 8026cc8:	f043 0310 	orr.w	r3, r3, #16
 8026ccc:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8026cce:	2300      	movs	r3, #0
}
 8026cd0:	4618      	mov	r0, r3
 8026cd2:	3720      	adds	r7, #32
 8026cd4:	46bd      	mov	sp, r7
 8026cd6:	bd80      	pop	{r7, pc}
 8026cd8:	44020c00 	.word	0x44020c00

08026cdc <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8026cdc:	b580      	push	{r7, lr}
 8026cde:	b084      	sub	sp, #16
 8026ce0:	af00      	add	r7, sp, #0
 8026ce2:	6078      	str	r0, [r7, #4]
 8026ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8026ce6:	687b      	ldr	r3, [r7, #4]
 8026ce8:	2b00      	cmp	r3, #0
 8026cea:	d101      	bne.n	8026cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8026cec:	2301      	movs	r3, #1
 8026cee:	e19e      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8026cf0:	4b83      	ldr	r3, [pc, #524]	@ (8026f00 <HAL_RCC_ClockConfig+0x224>)
 8026cf2:	681b      	ldr	r3, [r3, #0]
 8026cf4:	f003 030f 	and.w	r3, r3, #15
 8026cf8:	683a      	ldr	r2, [r7, #0]
 8026cfa:	429a      	cmp	r2, r3
 8026cfc:	d910      	bls.n	8026d20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8026cfe:	4b80      	ldr	r3, [pc, #512]	@ (8026f00 <HAL_RCC_ClockConfig+0x224>)
 8026d00:	681b      	ldr	r3, [r3, #0]
 8026d02:	f023 020f 	bic.w	r2, r3, #15
 8026d06:	497e      	ldr	r1, [pc, #504]	@ (8026f00 <HAL_RCC_ClockConfig+0x224>)
 8026d08:	683b      	ldr	r3, [r7, #0]
 8026d0a:	4313      	orrs	r3, r2
 8026d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8026d0e:	4b7c      	ldr	r3, [pc, #496]	@ (8026f00 <HAL_RCC_ClockConfig+0x224>)
 8026d10:	681b      	ldr	r3, [r3, #0]
 8026d12:	f003 030f 	and.w	r3, r3, #15
 8026d16:	683a      	ldr	r2, [r7, #0]
 8026d18:	429a      	cmp	r2, r3
 8026d1a:	d001      	beq.n	8026d20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8026d1c:	2301      	movs	r3, #1
 8026d1e:	e186      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8026d20:	687b      	ldr	r3, [r7, #4]
 8026d22:	681b      	ldr	r3, [r3, #0]
 8026d24:	f003 0310 	and.w	r3, r3, #16
 8026d28:	2b00      	cmp	r3, #0
 8026d2a:	d012      	beq.n	8026d52 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8026d2c:	687b      	ldr	r3, [r7, #4]
 8026d2e:	695a      	ldr	r2, [r3, #20]
 8026d30:	4b74      	ldr	r3, [pc, #464]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026d32:	6a1b      	ldr	r3, [r3, #32]
 8026d34:	0a1b      	lsrs	r3, r3, #8
 8026d36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8026d3a:	429a      	cmp	r2, r3
 8026d3c:	d909      	bls.n	8026d52 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8026d3e:	4b71      	ldr	r3, [pc, #452]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026d40:	6a1b      	ldr	r3, [r3, #32]
 8026d42:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8026d46:	687b      	ldr	r3, [r7, #4]
 8026d48:	695b      	ldr	r3, [r3, #20]
 8026d4a:	021b      	lsls	r3, r3, #8
 8026d4c:	496d      	ldr	r1, [pc, #436]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026d4e:	4313      	orrs	r3, r2
 8026d50:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8026d52:	687b      	ldr	r3, [r7, #4]
 8026d54:	681b      	ldr	r3, [r3, #0]
 8026d56:	f003 0308 	and.w	r3, r3, #8
 8026d5a:	2b00      	cmp	r3, #0
 8026d5c:	d012      	beq.n	8026d84 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8026d5e:	687b      	ldr	r3, [r7, #4]
 8026d60:	691a      	ldr	r2, [r3, #16]
 8026d62:	4b68      	ldr	r3, [pc, #416]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026d64:	6a1b      	ldr	r3, [r3, #32]
 8026d66:	091b      	lsrs	r3, r3, #4
 8026d68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8026d6c:	429a      	cmp	r2, r3
 8026d6e:	d909      	bls.n	8026d84 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8026d70:	4b64      	ldr	r3, [pc, #400]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026d72:	6a1b      	ldr	r3, [r3, #32]
 8026d74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8026d78:	687b      	ldr	r3, [r7, #4]
 8026d7a:	691b      	ldr	r3, [r3, #16]
 8026d7c:	011b      	lsls	r3, r3, #4
 8026d7e:	4961      	ldr	r1, [pc, #388]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026d80:	4313      	orrs	r3, r2
 8026d82:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8026d84:	687b      	ldr	r3, [r7, #4]
 8026d86:	681b      	ldr	r3, [r3, #0]
 8026d88:	f003 0304 	and.w	r3, r3, #4
 8026d8c:	2b00      	cmp	r3, #0
 8026d8e:	d010      	beq.n	8026db2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8026d90:	687b      	ldr	r3, [r7, #4]
 8026d92:	68da      	ldr	r2, [r3, #12]
 8026d94:	4b5b      	ldr	r3, [pc, #364]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026d96:	6a1b      	ldr	r3, [r3, #32]
 8026d98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8026d9c:	429a      	cmp	r2, r3
 8026d9e:	d908      	bls.n	8026db2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8026da0:	4b58      	ldr	r3, [pc, #352]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026da2:	6a1b      	ldr	r3, [r3, #32]
 8026da4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8026da8:	687b      	ldr	r3, [r7, #4]
 8026daa:	68db      	ldr	r3, [r3, #12]
 8026dac:	4955      	ldr	r1, [pc, #340]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026dae:	4313      	orrs	r3, r2
 8026db0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8026db2:	687b      	ldr	r3, [r7, #4]
 8026db4:	681b      	ldr	r3, [r3, #0]
 8026db6:	f003 0302 	and.w	r3, r3, #2
 8026dba:	2b00      	cmp	r3, #0
 8026dbc:	d010      	beq.n	8026de0 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8026dbe:	687b      	ldr	r3, [r7, #4]
 8026dc0:	689a      	ldr	r2, [r3, #8]
 8026dc2:	4b50      	ldr	r3, [pc, #320]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026dc4:	6a1b      	ldr	r3, [r3, #32]
 8026dc6:	f003 030f 	and.w	r3, r3, #15
 8026dca:	429a      	cmp	r2, r3
 8026dcc:	d908      	bls.n	8026de0 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8026dce:	4b4d      	ldr	r3, [pc, #308]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026dd0:	6a1b      	ldr	r3, [r3, #32]
 8026dd2:	f023 020f 	bic.w	r2, r3, #15
 8026dd6:	687b      	ldr	r3, [r7, #4]
 8026dd8:	689b      	ldr	r3, [r3, #8]
 8026dda:	494a      	ldr	r1, [pc, #296]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026ddc:	4313      	orrs	r3, r2
 8026dde:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8026de0:	687b      	ldr	r3, [r7, #4]
 8026de2:	681b      	ldr	r3, [r3, #0]
 8026de4:	f003 0301 	and.w	r3, r3, #1
 8026de8:	2b00      	cmp	r3, #0
 8026dea:	f000 8093 	beq.w	8026f14 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8026dee:	687b      	ldr	r3, [r7, #4]
 8026df0:	685b      	ldr	r3, [r3, #4]
 8026df2:	2b03      	cmp	r3, #3
 8026df4:	d107      	bne.n	8026e06 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8026df6:	4b43      	ldr	r3, [pc, #268]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026df8:	681b      	ldr	r3, [r3, #0]
 8026dfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8026dfe:	2b00      	cmp	r3, #0
 8026e00:	d121      	bne.n	8026e46 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8026e02:	2301      	movs	r3, #1
 8026e04:	e113      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8026e06:	687b      	ldr	r3, [r7, #4]
 8026e08:	685b      	ldr	r3, [r3, #4]
 8026e0a:	2b02      	cmp	r3, #2
 8026e0c:	d107      	bne.n	8026e1e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8026e0e:	4b3d      	ldr	r3, [pc, #244]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026e10:	681b      	ldr	r3, [r3, #0]
 8026e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8026e16:	2b00      	cmp	r3, #0
 8026e18:	d115      	bne.n	8026e46 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8026e1a:	2301      	movs	r3, #1
 8026e1c:	e107      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8026e1e:	687b      	ldr	r3, [r7, #4]
 8026e20:	685b      	ldr	r3, [r3, #4]
 8026e22:	2b01      	cmp	r3, #1
 8026e24:	d107      	bne.n	8026e36 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8026e26:	4b37      	ldr	r3, [pc, #220]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026e28:	681b      	ldr	r3, [r3, #0]
 8026e2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8026e2e:	2b00      	cmp	r3, #0
 8026e30:	d109      	bne.n	8026e46 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8026e32:	2301      	movs	r3, #1
 8026e34:	e0fb      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8026e36:	4b33      	ldr	r3, [pc, #204]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026e38:	681b      	ldr	r3, [r3, #0]
 8026e3a:	f003 0302 	and.w	r3, r3, #2
 8026e3e:	2b00      	cmp	r3, #0
 8026e40:	d101      	bne.n	8026e46 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8026e42:	2301      	movs	r3, #1
 8026e44:	e0f3      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8026e46:	4b2f      	ldr	r3, [pc, #188]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026e48:	69db      	ldr	r3, [r3, #28]
 8026e4a:	f023 0203 	bic.w	r2, r3, #3
 8026e4e:	687b      	ldr	r3, [r7, #4]
 8026e50:	685b      	ldr	r3, [r3, #4]
 8026e52:	492c      	ldr	r1, [pc, #176]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026e54:	4313      	orrs	r3, r2
 8026e56:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8026e58:	f7fb fd6e 	bl	8022938 <HAL_GetTick>
 8026e5c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8026e5e:	687b      	ldr	r3, [r7, #4]
 8026e60:	685b      	ldr	r3, [r3, #4]
 8026e62:	2b03      	cmp	r3, #3
 8026e64:	d112      	bne.n	8026e8c <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8026e66:	e00a      	b.n	8026e7e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8026e68:	f7fb fd66 	bl	8022938 <HAL_GetTick>
 8026e6c:	4602      	mov	r2, r0
 8026e6e:	68fb      	ldr	r3, [r7, #12]
 8026e70:	1ad3      	subs	r3, r2, r3
 8026e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8026e76:	4293      	cmp	r3, r2
 8026e78:	d901      	bls.n	8026e7e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8026e7a:	2303      	movs	r3, #3
 8026e7c:	e0d7      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8026e7e:	4b21      	ldr	r3, [pc, #132]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026e80:	69db      	ldr	r3, [r3, #28]
 8026e82:	f003 0318 	and.w	r3, r3, #24
 8026e86:	2b18      	cmp	r3, #24
 8026e88:	d1ee      	bne.n	8026e68 <HAL_RCC_ClockConfig+0x18c>
 8026e8a:	e043      	b.n	8026f14 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8026e8c:	687b      	ldr	r3, [r7, #4]
 8026e8e:	685b      	ldr	r3, [r3, #4]
 8026e90:	2b02      	cmp	r3, #2
 8026e92:	d112      	bne.n	8026eba <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8026e94:	e00a      	b.n	8026eac <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8026e96:	f7fb fd4f 	bl	8022938 <HAL_GetTick>
 8026e9a:	4602      	mov	r2, r0
 8026e9c:	68fb      	ldr	r3, [r7, #12]
 8026e9e:	1ad3      	subs	r3, r2, r3
 8026ea0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8026ea4:	4293      	cmp	r3, r2
 8026ea6:	d901      	bls.n	8026eac <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8026ea8:	2303      	movs	r3, #3
 8026eaa:	e0c0      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8026eac:	4b15      	ldr	r3, [pc, #84]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026eae:	69db      	ldr	r3, [r3, #28]
 8026eb0:	f003 0318 	and.w	r3, r3, #24
 8026eb4:	2b10      	cmp	r3, #16
 8026eb6:	d1ee      	bne.n	8026e96 <HAL_RCC_ClockConfig+0x1ba>
 8026eb8:	e02c      	b.n	8026f14 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8026eba:	687b      	ldr	r3, [r7, #4]
 8026ebc:	685b      	ldr	r3, [r3, #4]
 8026ebe:	2b01      	cmp	r3, #1
 8026ec0:	d122      	bne.n	8026f08 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8026ec2:	e00a      	b.n	8026eda <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8026ec4:	f7fb fd38 	bl	8022938 <HAL_GetTick>
 8026ec8:	4602      	mov	r2, r0
 8026eca:	68fb      	ldr	r3, [r7, #12]
 8026ecc:	1ad3      	subs	r3, r2, r3
 8026ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8026ed2:	4293      	cmp	r3, r2
 8026ed4:	d901      	bls.n	8026eda <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8026ed6:	2303      	movs	r3, #3
 8026ed8:	e0a9      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8026eda:	4b0a      	ldr	r3, [pc, #40]	@ (8026f04 <HAL_RCC_ClockConfig+0x228>)
 8026edc:	69db      	ldr	r3, [r3, #28]
 8026ede:	f003 0318 	and.w	r3, r3, #24
 8026ee2:	2b08      	cmp	r3, #8
 8026ee4:	d1ee      	bne.n	8026ec4 <HAL_RCC_ClockConfig+0x1e8>
 8026ee6:	e015      	b.n	8026f14 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8026ee8:	f7fb fd26 	bl	8022938 <HAL_GetTick>
 8026eec:	4602      	mov	r2, r0
 8026eee:	68fb      	ldr	r3, [r7, #12]
 8026ef0:	1ad3      	subs	r3, r2, r3
 8026ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8026ef6:	4293      	cmp	r3, r2
 8026ef8:	d906      	bls.n	8026f08 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8026efa:	2303      	movs	r3, #3
 8026efc:	e097      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
 8026efe:	bf00      	nop
 8026f00:	40022000 	.word	0x40022000
 8026f04:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8026f08:	4b4b      	ldr	r3, [pc, #300]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026f0a:	69db      	ldr	r3, [r3, #28]
 8026f0c:	f003 0318 	and.w	r3, r3, #24
 8026f10:	2b00      	cmp	r3, #0
 8026f12:	d1e9      	bne.n	8026ee8 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8026f14:	687b      	ldr	r3, [r7, #4]
 8026f16:	681b      	ldr	r3, [r3, #0]
 8026f18:	f003 0302 	and.w	r3, r3, #2
 8026f1c:	2b00      	cmp	r3, #0
 8026f1e:	d010      	beq.n	8026f42 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8026f20:	687b      	ldr	r3, [r7, #4]
 8026f22:	689a      	ldr	r2, [r3, #8]
 8026f24:	4b44      	ldr	r3, [pc, #272]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026f26:	6a1b      	ldr	r3, [r3, #32]
 8026f28:	f003 030f 	and.w	r3, r3, #15
 8026f2c:	429a      	cmp	r2, r3
 8026f2e:	d208      	bcs.n	8026f42 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8026f30:	4b41      	ldr	r3, [pc, #260]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026f32:	6a1b      	ldr	r3, [r3, #32]
 8026f34:	f023 020f 	bic.w	r2, r3, #15
 8026f38:	687b      	ldr	r3, [r7, #4]
 8026f3a:	689b      	ldr	r3, [r3, #8]
 8026f3c:	493e      	ldr	r1, [pc, #248]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026f3e:	4313      	orrs	r3, r2
 8026f40:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8026f42:	4b3e      	ldr	r3, [pc, #248]	@ (802703c <HAL_RCC_ClockConfig+0x360>)
 8026f44:	681b      	ldr	r3, [r3, #0]
 8026f46:	f003 030f 	and.w	r3, r3, #15
 8026f4a:	683a      	ldr	r2, [r7, #0]
 8026f4c:	429a      	cmp	r2, r3
 8026f4e:	d210      	bcs.n	8026f72 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8026f50:	4b3a      	ldr	r3, [pc, #232]	@ (802703c <HAL_RCC_ClockConfig+0x360>)
 8026f52:	681b      	ldr	r3, [r3, #0]
 8026f54:	f023 020f 	bic.w	r2, r3, #15
 8026f58:	4938      	ldr	r1, [pc, #224]	@ (802703c <HAL_RCC_ClockConfig+0x360>)
 8026f5a:	683b      	ldr	r3, [r7, #0]
 8026f5c:	4313      	orrs	r3, r2
 8026f5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8026f60:	4b36      	ldr	r3, [pc, #216]	@ (802703c <HAL_RCC_ClockConfig+0x360>)
 8026f62:	681b      	ldr	r3, [r3, #0]
 8026f64:	f003 030f 	and.w	r3, r3, #15
 8026f68:	683a      	ldr	r2, [r7, #0]
 8026f6a:	429a      	cmp	r2, r3
 8026f6c:	d001      	beq.n	8026f72 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8026f6e:	2301      	movs	r3, #1
 8026f70:	e05d      	b.n	802702e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8026f72:	687b      	ldr	r3, [r7, #4]
 8026f74:	681b      	ldr	r3, [r3, #0]
 8026f76:	f003 0304 	and.w	r3, r3, #4
 8026f7a:	2b00      	cmp	r3, #0
 8026f7c:	d010      	beq.n	8026fa0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8026f7e:	687b      	ldr	r3, [r7, #4]
 8026f80:	68da      	ldr	r2, [r3, #12]
 8026f82:	4b2d      	ldr	r3, [pc, #180]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026f84:	6a1b      	ldr	r3, [r3, #32]
 8026f86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8026f8a:	429a      	cmp	r2, r3
 8026f8c:	d208      	bcs.n	8026fa0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8026f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026f90:	6a1b      	ldr	r3, [r3, #32]
 8026f92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8026f96:	687b      	ldr	r3, [r7, #4]
 8026f98:	68db      	ldr	r3, [r3, #12]
 8026f9a:	4927      	ldr	r1, [pc, #156]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026f9c:	4313      	orrs	r3, r2
 8026f9e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8026fa0:	687b      	ldr	r3, [r7, #4]
 8026fa2:	681b      	ldr	r3, [r3, #0]
 8026fa4:	f003 0308 	and.w	r3, r3, #8
 8026fa8:	2b00      	cmp	r3, #0
 8026faa:	d012      	beq.n	8026fd2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8026fac:	687b      	ldr	r3, [r7, #4]
 8026fae:	691a      	ldr	r2, [r3, #16]
 8026fb0:	4b21      	ldr	r3, [pc, #132]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026fb2:	6a1b      	ldr	r3, [r3, #32]
 8026fb4:	091b      	lsrs	r3, r3, #4
 8026fb6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8026fba:	429a      	cmp	r2, r3
 8026fbc:	d209      	bcs.n	8026fd2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8026fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026fc0:	6a1b      	ldr	r3, [r3, #32]
 8026fc2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8026fc6:	687b      	ldr	r3, [r7, #4]
 8026fc8:	691b      	ldr	r3, [r3, #16]
 8026fca:	011b      	lsls	r3, r3, #4
 8026fcc:	491a      	ldr	r1, [pc, #104]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026fce:	4313      	orrs	r3, r2
 8026fd0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8026fd2:	687b      	ldr	r3, [r7, #4]
 8026fd4:	681b      	ldr	r3, [r3, #0]
 8026fd6:	f003 0310 	and.w	r3, r3, #16
 8026fda:	2b00      	cmp	r3, #0
 8026fdc:	d012      	beq.n	8027004 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8026fde:	687b      	ldr	r3, [r7, #4]
 8026fe0:	695a      	ldr	r2, [r3, #20]
 8026fe2:	4b15      	ldr	r3, [pc, #84]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026fe4:	6a1b      	ldr	r3, [r3, #32]
 8026fe6:	0a1b      	lsrs	r3, r3, #8
 8026fe8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8026fec:	429a      	cmp	r2, r3
 8026fee:	d209      	bcs.n	8027004 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8026ff0:	4b11      	ldr	r3, [pc, #68]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8026ff2:	6a1b      	ldr	r3, [r3, #32]
 8026ff4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8026ff8:	687b      	ldr	r3, [r7, #4]
 8026ffa:	695b      	ldr	r3, [r3, #20]
 8026ffc:	021b      	lsls	r3, r3, #8
 8026ffe:	490e      	ldr	r1, [pc, #56]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 8027000:	4313      	orrs	r3, r2
 8027002:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8027004:	f000 f822 	bl	802704c <HAL_RCC_GetSysClockFreq>
 8027008:	4602      	mov	r2, r0
 802700a:	4b0b      	ldr	r3, [pc, #44]	@ (8027038 <HAL_RCC_ClockConfig+0x35c>)
 802700c:	6a1b      	ldr	r3, [r3, #32]
 802700e:	f003 030f 	and.w	r3, r3, #15
 8027012:	490b      	ldr	r1, [pc, #44]	@ (8027040 <HAL_RCC_ClockConfig+0x364>)
 8027014:	5ccb      	ldrb	r3, [r1, r3]
 8027016:	fa22 f303 	lsr.w	r3, r2, r3
 802701a:	4a0a      	ldr	r2, [pc, #40]	@ (8027044 <HAL_RCC_ClockConfig+0x368>)
 802701c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 802701e:	4b0a      	ldr	r3, [pc, #40]	@ (8027048 <HAL_RCC_ClockConfig+0x36c>)
 8027020:	681b      	ldr	r3, [r3, #0]
 8027022:	4618      	mov	r0, r3
 8027024:	f7fb fbfe 	bl	8022824 <HAL_InitTick>
 8027028:	4603      	mov	r3, r0
 802702a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 802702c:	7afb      	ldrb	r3, [r7, #11]
}
 802702e:	4618      	mov	r0, r3
 8027030:	3710      	adds	r7, #16
 8027032:	46bd      	mov	sp, r7
 8027034:	bd80      	pop	{r7, pc}
 8027036:	bf00      	nop
 8027038:	44020c00 	.word	0x44020c00
 802703c:	40022000 	.word	0x40022000
 8027040:	0803d71c 	.word	0x0803d71c
 8027044:	20000004 	.word	0x20000004
 8027048:	20000014 	.word	0x20000014

0802704c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 802704c:	b480      	push	{r7}
 802704e:	b089      	sub	sp, #36	@ 0x24
 8027050:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8027052:	4b8c      	ldr	r3, [pc, #560]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 8027054:	69db      	ldr	r3, [r3, #28]
 8027056:	f003 0318 	and.w	r3, r3, #24
 802705a:	2b08      	cmp	r3, #8
 802705c:	d102      	bne.n	8027064 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 802705e:	4b8a      	ldr	r3, [pc, #552]	@ (8027288 <HAL_RCC_GetSysClockFreq+0x23c>)
 8027060:	61fb      	str	r3, [r7, #28]
 8027062:	e107      	b.n	8027274 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8027064:	4b87      	ldr	r3, [pc, #540]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 8027066:	69db      	ldr	r3, [r3, #28]
 8027068:	f003 0318 	and.w	r3, r3, #24
 802706c:	2b00      	cmp	r3, #0
 802706e:	d112      	bne.n	8027096 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8027070:	4b84      	ldr	r3, [pc, #528]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 8027072:	681b      	ldr	r3, [r3, #0]
 8027074:	f003 0320 	and.w	r3, r3, #32
 8027078:	2b00      	cmp	r3, #0
 802707a:	d009      	beq.n	8027090 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802707c:	4b81      	ldr	r3, [pc, #516]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 802707e:	681b      	ldr	r3, [r3, #0]
 8027080:	08db      	lsrs	r3, r3, #3
 8027082:	f003 0303 	and.w	r3, r3, #3
 8027086:	4a81      	ldr	r2, [pc, #516]	@ (802728c <HAL_RCC_GetSysClockFreq+0x240>)
 8027088:	fa22 f303 	lsr.w	r3, r2, r3
 802708c:	61fb      	str	r3, [r7, #28]
 802708e:	e0f1      	b.n	8027274 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8027090:	4b7e      	ldr	r3, [pc, #504]	@ (802728c <HAL_RCC_GetSysClockFreq+0x240>)
 8027092:	61fb      	str	r3, [r7, #28]
 8027094:	e0ee      	b.n	8027274 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8027096:	4b7b      	ldr	r3, [pc, #492]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 8027098:	69db      	ldr	r3, [r3, #28]
 802709a:	f003 0318 	and.w	r3, r3, #24
 802709e:	2b10      	cmp	r3, #16
 80270a0:	d102      	bne.n	80270a8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80270a2:	4b7b      	ldr	r3, [pc, #492]	@ (8027290 <HAL_RCC_GetSysClockFreq+0x244>)
 80270a4:	61fb      	str	r3, [r7, #28]
 80270a6:	e0e5      	b.n	8027274 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80270a8:	4b76      	ldr	r3, [pc, #472]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 80270aa:	69db      	ldr	r3, [r3, #28]
 80270ac:	f003 0318 	and.w	r3, r3, #24
 80270b0:	2b18      	cmp	r3, #24
 80270b2:	f040 80dd 	bne.w	8027270 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80270b6:	4b73      	ldr	r3, [pc, #460]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 80270b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80270ba:	f003 0303 	and.w	r3, r3, #3
 80270be:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80270c0:	4b70      	ldr	r3, [pc, #448]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 80270c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80270c4:	0a1b      	lsrs	r3, r3, #8
 80270c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80270ca:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80270cc:	4b6d      	ldr	r3, [pc, #436]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 80270ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80270d0:	091b      	lsrs	r3, r3, #4
 80270d2:	f003 0301 	and.w	r3, r3, #1
 80270d6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80270d8:	4b6a      	ldr	r3, [pc, #424]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 80270da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80270dc:	08db      	lsrs	r3, r3, #3
 80270de:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80270e2:	68fa      	ldr	r2, [r7, #12]
 80270e4:	fb02 f303 	mul.w	r3, r2, r3
 80270e8:	ee07 3a90 	vmov	s15, r3
 80270ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80270f0:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80270f4:	693b      	ldr	r3, [r7, #16]
 80270f6:	2b00      	cmp	r3, #0
 80270f8:	f000 80b7 	beq.w	802726a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80270fc:	697b      	ldr	r3, [r7, #20]
 80270fe:	2b01      	cmp	r3, #1
 8027100:	d003      	beq.n	802710a <HAL_RCC_GetSysClockFreq+0xbe>
 8027102:	697b      	ldr	r3, [r7, #20]
 8027104:	2b03      	cmp	r3, #3
 8027106:	d056      	beq.n	80271b6 <HAL_RCC_GetSysClockFreq+0x16a>
 8027108:	e077      	b.n	80271fa <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 802710a:	4b5e      	ldr	r3, [pc, #376]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 802710c:	681b      	ldr	r3, [r3, #0]
 802710e:	f003 0320 	and.w	r3, r3, #32
 8027112:	2b00      	cmp	r3, #0
 8027114:	d02d      	beq.n	8027172 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8027116:	4b5b      	ldr	r3, [pc, #364]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 8027118:	681b      	ldr	r3, [r3, #0]
 802711a:	08db      	lsrs	r3, r3, #3
 802711c:	f003 0303 	and.w	r3, r3, #3
 8027120:	4a5a      	ldr	r2, [pc, #360]	@ (802728c <HAL_RCC_GetSysClockFreq+0x240>)
 8027122:	fa22 f303 	lsr.w	r3, r2, r3
 8027126:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8027128:	687b      	ldr	r3, [r7, #4]
 802712a:	ee07 3a90 	vmov	s15, r3
 802712e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8027132:	693b      	ldr	r3, [r7, #16]
 8027134:	ee07 3a90 	vmov	s15, r3
 8027138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 802713c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8027140:	4b50      	ldr	r3, [pc, #320]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 8027142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8027144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8027148:	ee07 3a90 	vmov	s15, r3
 802714c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8027150:	ed97 6a02 	vldr	s12, [r7, #8]
 8027154:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8027294 <HAL_RCC_GetSysClockFreq+0x248>
 8027158:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 802715c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8027160:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8027164:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8027168:	ee67 7a27 	vmul.f32	s15, s14, s15
 802716c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8027170:	e065      	b.n	802723e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8027172:	693b      	ldr	r3, [r7, #16]
 8027174:	ee07 3a90 	vmov	s15, r3
 8027178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 802717c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8027298 <HAL_RCC_GetSysClockFreq+0x24c>
 8027180:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8027184:	4b3f      	ldr	r3, [pc, #252]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 8027186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8027188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802718c:	ee07 3a90 	vmov	s15, r3
 8027190:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8027194:	ed97 6a02 	vldr	s12, [r7, #8]
 8027198:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8027294 <HAL_RCC_GetSysClockFreq+0x248>
 802719c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80271a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80271a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80271a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80271ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80271b0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80271b4:	e043      	b.n	802723e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80271b6:	693b      	ldr	r3, [r7, #16]
 80271b8:	ee07 3a90 	vmov	s15, r3
 80271bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80271c0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 802729c <HAL_RCC_GetSysClockFreq+0x250>
 80271c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80271c8:	4b2e      	ldr	r3, [pc, #184]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 80271ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80271cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80271d0:	ee07 3a90 	vmov	s15, r3
 80271d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80271d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80271dc:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8027294 <HAL_RCC_GetSysClockFreq+0x248>
 80271e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80271e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80271e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80271ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80271f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80271f4:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80271f8:	e021      	b.n	802723e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80271fa:	693b      	ldr	r3, [r7, #16]
 80271fc:	ee07 3a90 	vmov	s15, r3
 8027200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8027204:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80272a0 <HAL_RCC_GetSysClockFreq+0x254>
 8027208:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 802720c:	4b1d      	ldr	r3, [pc, #116]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 802720e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8027210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8027214:	ee07 3a90 	vmov	s15, r3
 8027218:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 802721c:	ed97 6a02 	vldr	s12, [r7, #8]
 8027220:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8027294 <HAL_RCC_GetSysClockFreq+0x248>
 8027224:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8027228:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 802722c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8027230:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8027234:	ee67 7a27 	vmul.f32	s15, s14, s15
 8027238:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 802723c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 802723e:	4b11      	ldr	r3, [pc, #68]	@ (8027284 <HAL_RCC_GetSysClockFreq+0x238>)
 8027240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8027242:	0a5b      	lsrs	r3, r3, #9
 8027244:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8027248:	3301      	adds	r3, #1
 802724a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 802724c:	683b      	ldr	r3, [r7, #0]
 802724e:	ee07 3a90 	vmov	s15, r3
 8027252:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8027256:	edd7 6a06 	vldr	s13, [r7, #24]
 802725a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 802725e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8027262:	ee17 3a90 	vmov	r3, s15
 8027266:	61fb      	str	r3, [r7, #28]
 8027268:	e004      	b.n	8027274 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 802726a:	2300      	movs	r3, #0
 802726c:	61fb      	str	r3, [r7, #28]
 802726e:	e001      	b.n	8027274 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8027270:	4b06      	ldr	r3, [pc, #24]	@ (802728c <HAL_RCC_GetSysClockFreq+0x240>)
 8027272:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8027274:	69fb      	ldr	r3, [r7, #28]
}
 8027276:	4618      	mov	r0, r3
 8027278:	3724      	adds	r7, #36	@ 0x24
 802727a:	46bd      	mov	sp, r7
 802727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027280:	4770      	bx	lr
 8027282:	bf00      	nop
 8027284:	44020c00 	.word	0x44020c00
 8027288:	003d0900 	.word	0x003d0900
 802728c:	03d09000 	.word	0x03d09000
 8027290:	016e3600 	.word	0x016e3600
 8027294:	46000000 	.word	0x46000000
 8027298:	4c742400 	.word	0x4c742400
 802729c:	4bb71b00 	.word	0x4bb71b00
 80272a0:	4a742400 	.word	0x4a742400

080272a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80272a4:	b580      	push	{r7, lr}
 80272a6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80272a8:	f7ff fed0 	bl	802704c <HAL_RCC_GetSysClockFreq>
 80272ac:	4602      	mov	r2, r0
 80272ae:	4b08      	ldr	r3, [pc, #32]	@ (80272d0 <HAL_RCC_GetHCLKFreq+0x2c>)
 80272b0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80272b2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80272b6:	4907      	ldr	r1, [pc, #28]	@ (80272d4 <HAL_RCC_GetHCLKFreq+0x30>)
 80272b8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80272ba:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80272be:	fa22 f303 	lsr.w	r3, r2, r3
 80272c2:	4a05      	ldr	r2, [pc, #20]	@ (80272d8 <HAL_RCC_GetHCLKFreq+0x34>)
 80272c4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80272c6:	4b04      	ldr	r3, [pc, #16]	@ (80272d8 <HAL_RCC_GetHCLKFreq+0x34>)
 80272c8:	681b      	ldr	r3, [r3, #0]
}
 80272ca:	4618      	mov	r0, r3
 80272cc:	bd80      	pop	{r7, pc}
 80272ce:	bf00      	nop
 80272d0:	44020c00 	.word	0x44020c00
 80272d4:	0803d71c 	.word	0x0803d71c
 80272d8:	20000004 	.word	0x20000004

080272dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80272dc:	b580      	push	{r7, lr}
 80272de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80272e0:	f7ff ffe0 	bl	80272a4 <HAL_RCC_GetHCLKFreq>
 80272e4:	4602      	mov	r2, r0
 80272e6:	4b06      	ldr	r3, [pc, #24]	@ (8027300 <HAL_RCC_GetPCLK1Freq+0x24>)
 80272e8:	6a1b      	ldr	r3, [r3, #32]
 80272ea:	091b      	lsrs	r3, r3, #4
 80272ec:	f003 0307 	and.w	r3, r3, #7
 80272f0:	4904      	ldr	r1, [pc, #16]	@ (8027304 <HAL_RCC_GetPCLK1Freq+0x28>)
 80272f2:	5ccb      	ldrb	r3, [r1, r3]
 80272f4:	f003 031f 	and.w	r3, r3, #31
 80272f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80272fc:	4618      	mov	r0, r3
 80272fe:	bd80      	pop	{r7, pc}
 8027300:	44020c00 	.word	0x44020c00
 8027304:	0803d72c 	.word	0x0803d72c

08027308 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8027308:	b580      	push	{r7, lr}
 802730a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 802730c:	f7ff ffca 	bl	80272a4 <HAL_RCC_GetHCLKFreq>
 8027310:	4602      	mov	r2, r0
 8027312:	4b06      	ldr	r3, [pc, #24]	@ (802732c <HAL_RCC_GetPCLK2Freq+0x24>)
 8027314:	6a1b      	ldr	r3, [r3, #32]
 8027316:	0a1b      	lsrs	r3, r3, #8
 8027318:	f003 0307 	and.w	r3, r3, #7
 802731c:	4904      	ldr	r1, [pc, #16]	@ (8027330 <HAL_RCC_GetPCLK2Freq+0x28>)
 802731e:	5ccb      	ldrb	r3, [r1, r3]
 8027320:	f003 031f 	and.w	r3, r3, #31
 8027324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8027328:	4618      	mov	r0, r3
 802732a:	bd80      	pop	{r7, pc}
 802732c:	44020c00 	.word	0x44020c00
 8027330:	0803d72c 	.word	0x0803d72c

08027334 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8027334:	b580      	push	{r7, lr}
 8027336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8027338:	f7ff ffb4 	bl	80272a4 <HAL_RCC_GetHCLKFreq>
 802733c:	4602      	mov	r2, r0
 802733e:	4b06      	ldr	r3, [pc, #24]	@ (8027358 <HAL_RCC_GetPCLK3Freq+0x24>)
 8027340:	6a1b      	ldr	r3, [r3, #32]
 8027342:	0b1b      	lsrs	r3, r3, #12
 8027344:	f003 0307 	and.w	r3, r3, #7
 8027348:	4904      	ldr	r1, [pc, #16]	@ (802735c <HAL_RCC_GetPCLK3Freq+0x28>)
 802734a:	5ccb      	ldrb	r3, [r1, r3]
 802734c:	f003 031f 	and.w	r3, r3, #31
 8027350:	fa22 f303 	lsr.w	r3, r2, r3
}
 8027354:	4618      	mov	r0, r3
 8027356:	bd80      	pop	{r7, pc}
 8027358:	44020c00 	.word	0x44020c00
 802735c:	0803d72c 	.word	0x0803d72c

08027360 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8027360:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8027364:	b0d6      	sub	sp, #344	@ 0x158
 8027366:	af00      	add	r7, sp, #0
 8027368:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 802736c:	2300      	movs	r3, #0
 802736e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8027372:	2300      	movs	r3, #0
 8027374:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8027378:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802737c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027380:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8027384:	2500      	movs	r5, #0
 8027386:	ea54 0305 	orrs.w	r3, r4, r5
 802738a:	d00b      	beq.n	80273a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 802738c:	4bcd      	ldr	r3, [pc, #820]	@ (80276c4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 802738e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8027392:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8027396:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802739a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 802739c:	4ac9      	ldr	r2, [pc, #804]	@ (80276c4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 802739e:	430b      	orrs	r3, r1
 80273a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80273a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80273a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80273ac:	f002 0801 	and.w	r8, r2, #1
 80273b0:	f04f 0900 	mov.w	r9, #0
 80273b4:	ea58 0309 	orrs.w	r3, r8, r9
 80273b8:	d042      	beq.n	8027440 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80273ba:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80273be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80273c0:	2b05      	cmp	r3, #5
 80273c2:	d823      	bhi.n	802740c <HAL_RCCEx_PeriphCLKConfig+0xac>
 80273c4:	a201      	add	r2, pc, #4	@ (adr r2, 80273cc <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80273c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80273ca:	bf00      	nop
 80273cc:	08027415 	.word	0x08027415
 80273d0:	080273e5 	.word	0x080273e5
 80273d4:	080273f9 	.word	0x080273f9
 80273d8:	08027415 	.word	0x08027415
 80273dc:	08027415 	.word	0x08027415
 80273e0:	08027415 	.word	0x08027415
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80273e4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80273e8:	3308      	adds	r3, #8
 80273ea:	4618      	mov	r0, r3
 80273ec:	f004 fe62 	bl	802c0b4 <RCCEx_PLL2_Config>
 80273f0:	4603      	mov	r3, r0
 80273f2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 80273f6:	e00e      	b.n	8027416 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80273f8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80273fc:	3330      	adds	r3, #48	@ 0x30
 80273fe:	4618      	mov	r0, r3
 8027400:	f004 fef0 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027404:	4603      	mov	r3, r0
 8027406:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 802740a:	e004      	b.n	8027416 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 802740c:	2301      	movs	r3, #1
 802740e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027412:	e000      	b.n	8027416 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8027414:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027416:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802741a:	2b00      	cmp	r3, #0
 802741c:	d10c      	bne.n	8027438 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 802741e:	4ba9      	ldr	r3, [pc, #676]	@ (80276c4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8027420:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8027424:	f023 0107 	bic.w	r1, r3, #7
 8027428:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802742c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802742e:	4aa5      	ldr	r2, [pc, #660]	@ (80276c4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8027430:	430b      	orrs	r3, r1
 8027432:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8027436:	e003      	b.n	8027440 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027438:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802743c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8027440:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027448:	f002 0a02 	and.w	sl, r2, #2
 802744c:	f04f 0b00 	mov.w	fp, #0
 8027450:	ea5a 030b 	orrs.w	r3, sl, fp
 8027454:	f000 8088 	beq.w	8027568 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8027458:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802745c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 802745e:	2b28      	cmp	r3, #40	@ 0x28
 8027460:	d868      	bhi.n	8027534 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8027462:	a201      	add	r2, pc, #4	@ (adr r2, 8027468 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8027464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8027468:	0802753d 	.word	0x0802753d
 802746c:	08027535 	.word	0x08027535
 8027470:	08027535 	.word	0x08027535
 8027474:	08027535 	.word	0x08027535
 8027478:	08027535 	.word	0x08027535
 802747c:	08027535 	.word	0x08027535
 8027480:	08027535 	.word	0x08027535
 8027484:	08027535 	.word	0x08027535
 8027488:	0802750d 	.word	0x0802750d
 802748c:	08027535 	.word	0x08027535
 8027490:	08027535 	.word	0x08027535
 8027494:	08027535 	.word	0x08027535
 8027498:	08027535 	.word	0x08027535
 802749c:	08027535 	.word	0x08027535
 80274a0:	08027535 	.word	0x08027535
 80274a4:	08027535 	.word	0x08027535
 80274a8:	08027521 	.word	0x08027521
 80274ac:	08027535 	.word	0x08027535
 80274b0:	08027535 	.word	0x08027535
 80274b4:	08027535 	.word	0x08027535
 80274b8:	08027535 	.word	0x08027535
 80274bc:	08027535 	.word	0x08027535
 80274c0:	08027535 	.word	0x08027535
 80274c4:	08027535 	.word	0x08027535
 80274c8:	0802753d 	.word	0x0802753d
 80274cc:	08027535 	.word	0x08027535
 80274d0:	08027535 	.word	0x08027535
 80274d4:	08027535 	.word	0x08027535
 80274d8:	08027535 	.word	0x08027535
 80274dc:	08027535 	.word	0x08027535
 80274e0:	08027535 	.word	0x08027535
 80274e4:	08027535 	.word	0x08027535
 80274e8:	0802753d 	.word	0x0802753d
 80274ec:	08027535 	.word	0x08027535
 80274f0:	08027535 	.word	0x08027535
 80274f4:	08027535 	.word	0x08027535
 80274f8:	08027535 	.word	0x08027535
 80274fc:	08027535 	.word	0x08027535
 8027500:	08027535 	.word	0x08027535
 8027504:	08027535 	.word	0x08027535
 8027508:	0802753d 	.word	0x0802753d
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802750c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027510:	3308      	adds	r3, #8
 8027512:	4618      	mov	r0, r3
 8027514:	f004 fdce 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027518:	4603      	mov	r3, r0
 802751a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 802751e:	e00e      	b.n	802753e <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027520:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027524:	3330      	adds	r3, #48	@ 0x30
 8027526:	4618      	mov	r0, r3
 8027528:	f004 fe5c 	bl	802c1e4 <RCCEx_PLL3_Config>
 802752c:	4603      	mov	r3, r0
 802752e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 8027532:	e004      	b.n	802753e <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027534:	2301      	movs	r3, #1
 8027536:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 802753a:	e000      	b.n	802753e <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 802753c:	bf00      	nop
    }

    if (ret == HAL_OK)
 802753e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027542:	2b00      	cmp	r3, #0
 8027544:	d10c      	bne.n	8027560 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8027546:	4b5f      	ldr	r3, [pc, #380]	@ (80276c4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8027548:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802754c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8027550:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8027556:	4a5b      	ldr	r2, [pc, #364]	@ (80276c4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8027558:	430b      	orrs	r3, r1
 802755a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802755e:	e003      	b.n	8027568 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027560:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027564:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8027568:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802756c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027570:	f002 0304 	and.w	r3, r2, #4
 8027574:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8027578:	2300      	movs	r3, #0
 802757a:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 802757e:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8027582:	460b      	mov	r3, r1
 8027584:	4313      	orrs	r3, r2
 8027586:	d04e      	beq.n	8027626 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8027588:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802758c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 802758e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8027592:	d02c      	beq.n	80275ee <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8027594:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8027598:	d825      	bhi.n	80275e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 802759a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802759e:	d028      	beq.n	80275f2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80275a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80275a4:	d81f      	bhi.n	80275e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80275a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80275a8:	d025      	beq.n	80275f6 <HAL_RCCEx_PeriphCLKConfig+0x296>
 80275aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80275ac:	d81b      	bhi.n	80275e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80275ae:	2b80      	cmp	r3, #128	@ 0x80
 80275b0:	d00f      	beq.n	80275d2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80275b2:	2b80      	cmp	r3, #128	@ 0x80
 80275b4:	d817      	bhi.n	80275e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80275b6:	2b00      	cmp	r3, #0
 80275b8:	d01f      	beq.n	80275fa <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80275ba:	2b40      	cmp	r3, #64	@ 0x40
 80275bc:	d113      	bne.n	80275e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80275be:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80275c2:	3308      	adds	r3, #8
 80275c4:	4618      	mov	r0, r3
 80275c6:	f004 fd75 	bl	802c0b4 <RCCEx_PLL2_Config>
 80275ca:	4603      	mov	r3, r0
 80275cc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 80275d0:	e014      	b.n	80275fc <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80275d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80275d6:	3330      	adds	r3, #48	@ 0x30
 80275d8:	4618      	mov	r0, r3
 80275da:	f004 fe03 	bl	802c1e4 <RCCEx_PLL3_Config>
 80275de:	4603      	mov	r3, r0
 80275e0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 80275e4:	e00a      	b.n	80275fc <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80275e6:	2301      	movs	r3, #1
 80275e8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80275ec:	e006      	b.n	80275fc <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80275ee:	bf00      	nop
 80275f0:	e004      	b.n	80275fc <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80275f2:	bf00      	nop
 80275f4:	e002      	b.n	80275fc <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80275f6:	bf00      	nop
 80275f8:	e000      	b.n	80275fc <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 80275fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80275fc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027600:	2b00      	cmp	r3, #0
 8027602:	d10c      	bne.n	802761e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8027604:	4b2f      	ldr	r3, [pc, #188]	@ (80276c4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8027606:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802760a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 802760e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027612:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8027614:	4a2b      	ldr	r2, [pc, #172]	@ (80276c4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8027616:	430b      	orrs	r3, r1
 8027618:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802761c:	e003      	b.n	8027626 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 802761e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027622:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8027626:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802762a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802762e:	f002 0308 	and.w	r3, r2, #8
 8027632:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8027636:	2300      	movs	r3, #0
 8027638:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 802763c:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8027640:	460b      	mov	r3, r1
 8027642:	4313      	orrs	r3, r2
 8027644:	d056      	beq.n	80276f4 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8027646:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802764a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 802764c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8027650:	d031      	beq.n	80276b6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8027652:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8027656:	d82a      	bhi.n	80276ae <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8027658:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 802765c:	d02d      	beq.n	80276ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
 802765e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8027662:	d824      	bhi.n	80276ae <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8027664:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8027668:	d029      	beq.n	80276be <HAL_RCCEx_PeriphCLKConfig+0x35e>
 802766a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 802766e:	d81e      	bhi.n	80276ae <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8027670:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8027674:	d011      	beq.n	802769a <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8027676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802767a:	d818      	bhi.n	80276ae <HAL_RCCEx_PeriphCLKConfig+0x34e>
 802767c:	2b00      	cmp	r3, #0
 802767e:	d023      	beq.n	80276c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8027680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8027684:	d113      	bne.n	80276ae <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8027686:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802768a:	3308      	adds	r3, #8
 802768c:	4618      	mov	r0, r3
 802768e:	f004 fd11 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027692:	4603      	mov	r3, r0
 8027694:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 8027698:	e017      	b.n	80276ca <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802769a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802769e:	3330      	adds	r3, #48	@ 0x30
 80276a0:	4618      	mov	r0, r3
 80276a2:	f004 fd9f 	bl	802c1e4 <RCCEx_PLL3_Config>
 80276a6:	4603      	mov	r3, r0
 80276a8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 80276ac:	e00d      	b.n	80276ca <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80276ae:	2301      	movs	r3, #1
 80276b0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80276b4:	e009      	b.n	80276ca <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80276b6:	bf00      	nop
 80276b8:	e007      	b.n	80276ca <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80276ba:	bf00      	nop
 80276bc:	e005      	b.n	80276ca <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80276be:	bf00      	nop
 80276c0:	e003      	b.n	80276ca <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80276c2:	bf00      	nop
 80276c4:	44020c00 	.word	0x44020c00
        break;
 80276c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80276ca:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80276ce:	2b00      	cmp	r3, #0
 80276d0:	d10c      	bne.n	80276ec <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80276d2:	4bbb      	ldr	r3, [pc, #748]	@ (80279c0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80276d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80276d8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80276dc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80276e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80276e2:	4ab7      	ldr	r2, [pc, #732]	@ (80279c0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80276e4:	430b      	orrs	r3, r1
 80276e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80276ea:	e003      	b.n	80276f4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80276ec:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80276f0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80276f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80276f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80276fc:	f002 0310 	and.w	r3, r2, #16
 8027700:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8027704:	2300      	movs	r3, #0
 8027706:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 802770a:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 802770e:	460b      	mov	r3, r1
 8027710:	4313      	orrs	r3, r2
 8027712:	d053      	beq.n	80277bc <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8027714:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027718:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802771a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 802771e:	d031      	beq.n	8027784 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8027720:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8027724:	d82a      	bhi.n	802777c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8027726:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 802772a:	d02d      	beq.n	8027788 <HAL_RCCEx_PeriphCLKConfig+0x428>
 802772c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8027730:	d824      	bhi.n	802777c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8027732:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8027736:	d029      	beq.n	802778c <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8027738:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802773c:	d81e      	bhi.n	802777c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 802773e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8027742:	d011      	beq.n	8027768 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8027744:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8027748:	d818      	bhi.n	802777c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 802774a:	2b00      	cmp	r3, #0
 802774c:	d020      	beq.n	8027790 <HAL_RCCEx_PeriphCLKConfig+0x430>
 802774e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8027752:	d113      	bne.n	802777c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8027754:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027758:	3308      	adds	r3, #8
 802775a:	4618      	mov	r0, r3
 802775c:	f004 fcaa 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027760:	4603      	mov	r3, r0
 8027762:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 8027766:	e014      	b.n	8027792 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027768:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802776c:	3330      	adds	r3, #48	@ 0x30
 802776e:	4618      	mov	r0, r3
 8027770:	f004 fd38 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027774:	4603      	mov	r3, r0
 8027776:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 802777a:	e00a      	b.n	8027792 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 802777c:	2301      	movs	r3, #1
 802777e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027782:	e006      	b.n	8027792 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8027784:	bf00      	nop
 8027786:	e004      	b.n	8027792 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8027788:	bf00      	nop
 802778a:	e002      	b.n	8027792 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 802778c:	bf00      	nop
 802778e:	e000      	b.n	8027792 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8027790:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027792:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027796:	2b00      	cmp	r3, #0
 8027798:	d10c      	bne.n	80277b4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 802779a:	4b89      	ldr	r3, [pc, #548]	@ (80279c0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 802779c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80277a0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80277a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80277a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80277aa:	4a85      	ldr	r2, [pc, #532]	@ (80279c0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80277ac:	430b      	orrs	r3, r1
 80277ae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80277b2:	e003      	b.n	80277bc <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80277b4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80277b8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80277bc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80277c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80277c4:	f002 0320 	and.w	r3, r2, #32
 80277c8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80277cc:	2300      	movs	r3, #0
 80277ce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80277d2:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80277d6:	460b      	mov	r3, r1
 80277d8:	4313      	orrs	r3, r2
 80277da:	d053      	beq.n	8027884 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 80277dc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80277e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80277e2:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80277e6:	d031      	beq.n	802784c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 80277e8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80277ec:	d82a      	bhi.n	8027844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80277ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80277f2:	d02d      	beq.n	8027850 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80277f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80277f8:	d824      	bhi.n	8027844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80277fa:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 80277fe:	d029      	beq.n	8027854 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8027800:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8027804:	d81e      	bhi.n	8027844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8027806:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802780a:	d011      	beq.n	8027830 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 802780c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8027810:	d818      	bhi.n	8027844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8027812:	2b00      	cmp	r3, #0
 8027814:	d020      	beq.n	8027858 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8027816:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802781a:	d113      	bne.n	8027844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802781c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027820:	3308      	adds	r3, #8
 8027822:	4618      	mov	r0, r3
 8027824:	f004 fc46 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027828:	4603      	mov	r3, r0
 802782a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 802782e:	e014      	b.n	802785a <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027830:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027834:	3330      	adds	r3, #48	@ 0x30
 8027836:	4618      	mov	r0, r3
 8027838:	f004 fcd4 	bl	802c1e4 <RCCEx_PLL3_Config>
 802783c:	4603      	mov	r3, r0
 802783e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 8027842:	e00a      	b.n	802785a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027844:	2301      	movs	r3, #1
 8027846:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 802784a:	e006      	b.n	802785a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 802784c:	bf00      	nop
 802784e:	e004      	b.n	802785a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8027850:	bf00      	nop
 8027852:	e002      	b.n	802785a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8027854:	bf00      	nop
 8027856:	e000      	b.n	802785a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8027858:	bf00      	nop
    }

    if (ret == HAL_OK)
 802785a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802785e:	2b00      	cmp	r3, #0
 8027860:	d10c      	bne.n	802787c <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8027862:	4b57      	ldr	r3, [pc, #348]	@ (80279c0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8027864:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8027868:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 802786c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8027872:	4a53      	ldr	r2, [pc, #332]	@ (80279c0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8027874:	430b      	orrs	r3, r1
 8027876:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 802787a:	e003      	b.n	8027884 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 802787c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027880:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8027884:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027888:	e9d3 2300 	ldrd	r2, r3, [r3]
 802788c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8027890:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8027894:	2300      	movs	r3, #0
 8027896:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 802789a:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 802789e:	460b      	mov	r3, r1
 80278a0:	4313      	orrs	r3, r2
 80278a2:	d053      	beq.n	802794c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80278a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80278a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80278aa:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80278ae:	d031      	beq.n	8027914 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80278b0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80278b4:	d82a      	bhi.n	802790c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80278b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80278ba:	d02d      	beq.n	8027918 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80278bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80278c0:	d824      	bhi.n	802790c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80278c2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80278c6:	d029      	beq.n	802791c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80278c8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80278cc:	d81e      	bhi.n	802790c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80278ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80278d2:	d011      	beq.n	80278f8 <HAL_RCCEx_PeriphCLKConfig+0x598>
 80278d4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80278d8:	d818      	bhi.n	802790c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80278da:	2b00      	cmp	r3, #0
 80278dc:	d020      	beq.n	8027920 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80278de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80278e2:	d113      	bne.n	802790c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80278e4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80278e8:	3308      	adds	r3, #8
 80278ea:	4618      	mov	r0, r3
 80278ec:	f004 fbe2 	bl	802c0b4 <RCCEx_PLL2_Config>
 80278f0:	4603      	mov	r3, r0
 80278f2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 80278f6:	e014      	b.n	8027922 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80278f8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80278fc:	3330      	adds	r3, #48	@ 0x30
 80278fe:	4618      	mov	r0, r3
 8027900:	f004 fc70 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027904:	4603      	mov	r3, r0
 8027906:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 802790a:	e00a      	b.n	8027922 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 802790c:	2301      	movs	r3, #1
 802790e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027912:	e006      	b.n	8027922 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8027914:	bf00      	nop
 8027916:	e004      	b.n	8027922 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8027918:	bf00      	nop
 802791a:	e002      	b.n	8027922 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 802791c:	bf00      	nop
 802791e:	e000      	b.n	8027922 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8027920:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027922:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027926:	2b00      	cmp	r3, #0
 8027928:	d10c      	bne.n	8027944 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 802792a:	4b25      	ldr	r3, [pc, #148]	@ (80279c0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 802792c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8027930:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8027934:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027938:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802793a:	4a21      	ldr	r2, [pc, #132]	@ (80279c0 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 802793c:	430b      	orrs	r3, r1
 802793e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8027942:	e003      	b.n	802794c <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027944:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027948:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 802794c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027954:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8027958:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 802795c:	2300      	movs	r3, #0
 802795e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8027962:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8027966:	460b      	mov	r3, r1
 8027968:	4313      	orrs	r3, r2
 802796a:	d055      	beq.n	8027a18 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 802796c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027970:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8027972:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8027976:	d033      	beq.n	80279e0 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8027978:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 802797c:	d82c      	bhi.n	80279d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 802797e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8027982:	d02f      	beq.n	80279e4 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8027984:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8027988:	d826      	bhi.n	80279d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 802798a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 802798e:	d02b      	beq.n	80279e8 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8027990:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8027994:	d820      	bhi.n	80279d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8027996:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802799a:	d013      	beq.n	80279c4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 802799c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80279a0:	d81a      	bhi.n	80279d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80279a2:	2b00      	cmp	r3, #0
 80279a4:	d022      	beq.n	80279ec <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80279a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80279aa:	d115      	bne.n	80279d8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80279ac:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80279b0:	3308      	adds	r3, #8
 80279b2:	4618      	mov	r0, r3
 80279b4:	f004 fb7e 	bl	802c0b4 <RCCEx_PLL2_Config>
 80279b8:	4603      	mov	r3, r0
 80279ba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 80279be:	e016      	b.n	80279ee <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80279c0:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80279c4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80279c8:	3330      	adds	r3, #48	@ 0x30
 80279ca:	4618      	mov	r0, r3
 80279cc:	f004 fc0a 	bl	802c1e4 <RCCEx_PLL3_Config>
 80279d0:	4603      	mov	r3, r0
 80279d2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 80279d6:	e00a      	b.n	80279ee <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80279d8:	2301      	movs	r3, #1
 80279da:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80279de:	e006      	b.n	80279ee <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80279e0:	bf00      	nop
 80279e2:	e004      	b.n	80279ee <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80279e4:	bf00      	nop
 80279e6:	e002      	b.n	80279ee <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80279e8:	bf00      	nop
 80279ea:	e000      	b.n	80279ee <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 80279ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80279ee:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80279f2:	2b00      	cmp	r3, #0
 80279f4:	d10c      	bne.n	8027a10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 80279f6:	4bbb      	ldr	r3, [pc, #748]	@ (8027ce4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80279f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80279fc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8027a00:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027a04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8027a06:	4ab7      	ldr	r2, [pc, #732]	@ (8027ce4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8027a08:	430b      	orrs	r3, r1
 8027a0a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8027a0e:	e003      	b.n	8027a18 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027a10:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027a14:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8027a18:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027a20:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8027a24:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8027a28:	2300      	movs	r3, #0
 8027a2a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8027a2e:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8027a32:	460b      	mov	r3, r1
 8027a34:	4313      	orrs	r3, r2
 8027a36:	d053      	beq.n	8027ae0 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8027a38:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027a3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8027a3e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8027a42:	d031      	beq.n	8027aa8 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8027a44:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8027a48:	d82a      	bhi.n	8027aa0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8027a4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8027a4e:	d02d      	beq.n	8027aac <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8027a50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8027a54:	d824      	bhi.n	8027aa0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8027a56:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8027a5a:	d029      	beq.n	8027ab0 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8027a5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8027a60:	d81e      	bhi.n	8027aa0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8027a62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8027a66:	d011      	beq.n	8027a8c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8027a68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8027a6c:	d818      	bhi.n	8027aa0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8027a6e:	2b00      	cmp	r3, #0
 8027a70:	d020      	beq.n	8027ab4 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8027a72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8027a76:	d113      	bne.n	8027aa0 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8027a78:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027a7c:	3308      	adds	r3, #8
 8027a7e:	4618      	mov	r0, r3
 8027a80:	f004 fb18 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027a84:	4603      	mov	r3, r0
 8027a86:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 8027a8a:	e014      	b.n	8027ab6 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027a8c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027a90:	3330      	adds	r3, #48	@ 0x30
 8027a92:	4618      	mov	r0, r3
 8027a94:	f004 fba6 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027a98:	4603      	mov	r3, r0
 8027a9a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 8027a9e:	e00a      	b.n	8027ab6 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027aa0:	2301      	movs	r3, #1
 8027aa2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027aa6:	e006      	b.n	8027ab6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8027aa8:	bf00      	nop
 8027aaa:	e004      	b.n	8027ab6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8027aac:	bf00      	nop
 8027aae:	e002      	b.n	8027ab6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8027ab0:	bf00      	nop
 8027ab2:	e000      	b.n	8027ab6 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8027ab4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027ab6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027aba:	2b00      	cmp	r3, #0
 8027abc:	d10c      	bne.n	8027ad8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8027abe:	4b89      	ldr	r3, [pc, #548]	@ (8027ce4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8027ac0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8027ac4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8027ac8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027acc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8027ace:	4a85      	ldr	r2, [pc, #532]	@ (8027ce4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8027ad0:	430b      	orrs	r3, r1
 8027ad2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8027ad6:	e003      	b.n	8027ae0 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027ad8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027adc:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8027ae0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027ae8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8027aec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8027af0:	2300      	movs	r3, #0
 8027af2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8027af6:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8027afa:	460b      	mov	r3, r1
 8027afc:	4313      	orrs	r3, r2
 8027afe:	d055      	beq.n	8027bac <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8027b00:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027b04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8027b08:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8027b0c:	d031      	beq.n	8027b72 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8027b0e:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8027b12:	d82a      	bhi.n	8027b6a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8027b14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8027b18:	d02d      	beq.n	8027b76 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8027b1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8027b1e:	d824      	bhi.n	8027b6a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8027b20:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8027b24:	d029      	beq.n	8027b7a <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8027b26:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8027b2a:	d81e      	bhi.n	8027b6a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8027b2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8027b30:	d011      	beq.n	8027b56 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8027b32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8027b36:	d818      	bhi.n	8027b6a <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8027b38:	2b00      	cmp	r3, #0
 8027b3a:	d020      	beq.n	8027b7e <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8027b3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8027b40:	d113      	bne.n	8027b6a <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8027b42:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027b46:	3308      	adds	r3, #8
 8027b48:	4618      	mov	r0, r3
 8027b4a:	f004 fab3 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027b4e:	4603      	mov	r3, r0
 8027b50:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 8027b54:	e014      	b.n	8027b80 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027b56:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027b5a:	3330      	adds	r3, #48	@ 0x30
 8027b5c:	4618      	mov	r0, r3
 8027b5e:	f004 fb41 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027b62:	4603      	mov	r3, r0
 8027b64:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 8027b68:	e00a      	b.n	8027b80 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027b6a:	2301      	movs	r3, #1
 8027b6c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027b70:	e006      	b.n	8027b80 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8027b72:	bf00      	nop
 8027b74:	e004      	b.n	8027b80 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8027b76:	bf00      	nop
 8027b78:	e002      	b.n	8027b80 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8027b7a:	bf00      	nop
 8027b7c:	e000      	b.n	8027b80 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8027b7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027b80:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027b84:	2b00      	cmp	r3, #0
 8027b86:	d10d      	bne.n	8027ba4 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8027b88:	4b56      	ldr	r3, [pc, #344]	@ (8027ce4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8027b8a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8027b8e:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8027b92:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8027b9a:	4a52      	ldr	r2, [pc, #328]	@ (8027ce4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8027b9c:	430b      	orrs	r3, r1
 8027b9e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8027ba2:	e003      	b.n	8027bac <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027ba4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027ba8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8027bac:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027bb4:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8027bb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8027bbc:	2300      	movs	r3, #0
 8027bbe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8027bc2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8027bc6:	460b      	mov	r3, r1
 8027bc8:	4313      	orrs	r3, r2
 8027bca:	d044      	beq.n	8027c56 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8027bcc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8027bd4:	2b05      	cmp	r3, #5
 8027bd6:	d823      	bhi.n	8027c20 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8027bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8027be0 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8027bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8027bde:	bf00      	nop
 8027be0:	08027c29 	.word	0x08027c29
 8027be4:	08027bf9 	.word	0x08027bf9
 8027be8:	08027c0d 	.word	0x08027c0d
 8027bec:	08027c29 	.word	0x08027c29
 8027bf0:	08027c29 	.word	0x08027c29
 8027bf4:	08027c29 	.word	0x08027c29
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8027bf8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027bfc:	3308      	adds	r3, #8
 8027bfe:	4618      	mov	r0, r3
 8027c00:	f004 fa58 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027c04:	4603      	mov	r3, r0
 8027c06:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8027c0a:	e00e      	b.n	8027c2a <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027c0c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027c10:	3330      	adds	r3, #48	@ 0x30
 8027c12:	4618      	mov	r0, r3
 8027c14:	f004 fae6 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027c18:	4603      	mov	r3, r0
 8027c1a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8027c1e:	e004      	b.n	8027c2a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027c20:	2301      	movs	r3, #1
 8027c22:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027c26:	e000      	b.n	8027c2a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8027c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027c2a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027c2e:	2b00      	cmp	r3, #0
 8027c30:	d10d      	bne.n	8027c4e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8027c32:	4b2c      	ldr	r3, [pc, #176]	@ (8027ce4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8027c34:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8027c38:	f023 0107 	bic.w	r1, r3, #7
 8027c3c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8027c44:	4a27      	ldr	r2, [pc, #156]	@ (8027ce4 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8027c46:	430b      	orrs	r3, r1
 8027c48:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8027c4c:	e003      	b.n	8027c56 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027c4e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027c52:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8027c56:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027c5e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8027c62:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8027c66:	2300      	movs	r3, #0
 8027c68:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8027c6c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8027c70:	460b      	mov	r3, r1
 8027c72:	4313      	orrs	r3, r2
 8027c74:	d04f      	beq.n	8027d16 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8027c76:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8027c7e:	2b50      	cmp	r3, #80	@ 0x50
 8027c80:	d029      	beq.n	8027cd6 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8027c82:	2b50      	cmp	r3, #80	@ 0x50
 8027c84:	d823      	bhi.n	8027cce <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8027c86:	2b40      	cmp	r3, #64	@ 0x40
 8027c88:	d027      	beq.n	8027cda <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8027c8a:	2b40      	cmp	r3, #64	@ 0x40
 8027c8c:	d81f      	bhi.n	8027cce <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8027c8e:	2b30      	cmp	r3, #48	@ 0x30
 8027c90:	d025      	beq.n	8027cde <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8027c92:	2b30      	cmp	r3, #48	@ 0x30
 8027c94:	d81b      	bhi.n	8027cce <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8027c96:	2b20      	cmp	r3, #32
 8027c98:	d00f      	beq.n	8027cba <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8027c9a:	2b20      	cmp	r3, #32
 8027c9c:	d817      	bhi.n	8027cce <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8027c9e:	2b00      	cmp	r3, #0
 8027ca0:	d022      	beq.n	8027ce8 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8027ca2:	2b10      	cmp	r3, #16
 8027ca4:	d113      	bne.n	8027cce <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8027ca6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027caa:	3308      	adds	r3, #8
 8027cac:	4618      	mov	r0, r3
 8027cae:	f004 fa01 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027cb2:	4603      	mov	r3, r0
 8027cb4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 8027cb8:	e017      	b.n	8027cea <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027cba:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027cbe:	3330      	adds	r3, #48	@ 0x30
 8027cc0:	4618      	mov	r0, r3
 8027cc2:	f004 fa8f 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027cc6:	4603      	mov	r3, r0
 8027cc8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 8027ccc:	e00d      	b.n	8027cea <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027cce:	2301      	movs	r3, #1
 8027cd0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027cd4:	e009      	b.n	8027cea <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8027cd6:	bf00      	nop
 8027cd8:	e007      	b.n	8027cea <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8027cda:	bf00      	nop
 8027cdc:	e005      	b.n	8027cea <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8027cde:	bf00      	nop
 8027ce0:	e003      	b.n	8027cea <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8027ce2:	bf00      	nop
 8027ce4:	44020c00 	.word	0x44020c00
        break;
 8027ce8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027cea:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027cee:	2b00      	cmp	r3, #0
 8027cf0:	d10d      	bne.n	8027d0e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8027cf2:	4baf      	ldr	r3, [pc, #700]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027cf4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8027cf8:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8027cfc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8027d04:	4aaa      	ldr	r2, [pc, #680]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027d06:	430b      	orrs	r3, r1
 8027d08:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8027d0c:	e003      	b.n	8027d16 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027d0e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027d12:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8027d16:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027d1e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8027d22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8027d26:	2300      	movs	r3, #0
 8027d28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8027d2c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8027d30:	460b      	mov	r3, r1
 8027d32:	4313      	orrs	r3, r2
 8027d34:	d055      	beq.n	8027de2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8027d36:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027d3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8027d3e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8027d42:	d031      	beq.n	8027da8 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8027d44:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8027d48:	d82a      	bhi.n	8027da0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8027d4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8027d4e:	d02d      	beq.n	8027dac <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8027d50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8027d54:	d824      	bhi.n	8027da0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8027d56:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8027d5a:	d029      	beq.n	8027db0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8027d5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8027d60:	d81e      	bhi.n	8027da0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8027d62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8027d66:	d011      	beq.n	8027d8c <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8027d68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8027d6c:	d818      	bhi.n	8027da0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8027d6e:	2b00      	cmp	r3, #0
 8027d70:	d020      	beq.n	8027db4 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8027d72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8027d76:	d113      	bne.n	8027da0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8027d78:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027d7c:	3308      	adds	r3, #8
 8027d7e:	4618      	mov	r0, r3
 8027d80:	f004 f998 	bl	802c0b4 <RCCEx_PLL2_Config>
 8027d84:	4603      	mov	r3, r0
 8027d86:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8027d8a:	e014      	b.n	8027db6 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027d8c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027d90:	3330      	adds	r3, #48	@ 0x30
 8027d92:	4618      	mov	r0, r3
 8027d94:	f004 fa26 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027d98:	4603      	mov	r3, r0
 8027d9a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8027d9e:	e00a      	b.n	8027db6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027da0:	2301      	movs	r3, #1
 8027da2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027da6:	e006      	b.n	8027db6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8027da8:	bf00      	nop
 8027daa:	e004      	b.n	8027db6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8027dac:	bf00      	nop
 8027dae:	e002      	b.n	8027db6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8027db0:	bf00      	nop
 8027db2:	e000      	b.n	8027db6 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8027db4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027db6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027dba:	2b00      	cmp	r3, #0
 8027dbc:	d10d      	bne.n	8027dda <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8027dbe:	4b7c      	ldr	r3, [pc, #496]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8027dc4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8027dc8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8027dd0:	4a77      	ldr	r2, [pc, #476]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027dd2:	430b      	orrs	r3, r1
 8027dd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8027dd8:	e003      	b.n	8027de2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027dda:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027dde:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8027de2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027dea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8027dee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8027df2:	2300      	movs	r3, #0
 8027df4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8027df8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8027dfc:	460b      	mov	r3, r1
 8027dfe:	4313      	orrs	r3, r2
 8027e00:	d03d      	beq.n	8027e7e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8027e02:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8027e0a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8027e0e:	d01b      	beq.n	8027e48 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8027e10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8027e14:	d814      	bhi.n	8027e40 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8027e16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8027e1a:	d017      	beq.n	8027e4c <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8027e1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8027e20:	d80e      	bhi.n	8027e40 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8027e22:	2b00      	cmp	r3, #0
 8027e24:	d014      	beq.n	8027e50 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8027e26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8027e2a:	d109      	bne.n	8027e40 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027e2c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027e30:	3330      	adds	r3, #48	@ 0x30
 8027e32:	4618      	mov	r0, r3
 8027e34:	f004 f9d6 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027e38:	4603      	mov	r3, r0
 8027e3a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8027e3e:	e008      	b.n	8027e52 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027e40:	2301      	movs	r3, #1
 8027e42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027e46:	e004      	b.n	8027e52 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8027e48:	bf00      	nop
 8027e4a:	e002      	b.n	8027e52 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8027e4c:	bf00      	nop
 8027e4e:	e000      	b.n	8027e52 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8027e50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027e52:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027e56:	2b00      	cmp	r3, #0
 8027e58:	d10d      	bne.n	8027e76 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8027e5a:	4b55      	ldr	r3, [pc, #340]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027e5c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8027e60:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8027e64:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8027e6c:	4a50      	ldr	r2, [pc, #320]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027e6e:	430b      	orrs	r3, r1
 8027e70:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8027e74:	e003      	b.n	8027e7e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027e76:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027e7a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8027e7e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027e86:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8027e8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8027e8e:	2300      	movs	r3, #0
 8027e90:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8027e94:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8027e98:	460b      	mov	r3, r1
 8027e9a:	4313      	orrs	r3, r2
 8027e9c:	d03d      	beq.n	8027f1a <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8027e9e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8027ea6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8027eaa:	d01b      	beq.n	8027ee4 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8027eac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8027eb0:	d814      	bhi.n	8027edc <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8027eb2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8027eb6:	d017      	beq.n	8027ee8 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8027eb8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8027ebc:	d80e      	bhi.n	8027edc <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8027ebe:	2b00      	cmp	r3, #0
 8027ec0:	d014      	beq.n	8027eec <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8027ec2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8027ec6:	d109      	bne.n	8027edc <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027ec8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027ecc:	3330      	adds	r3, #48	@ 0x30
 8027ece:	4618      	mov	r0, r3
 8027ed0:	f004 f988 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027ed4:	4603      	mov	r3, r0
 8027ed6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8027eda:	e008      	b.n	8027eee <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027edc:	2301      	movs	r3, #1
 8027ede:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027ee2:	e004      	b.n	8027eee <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8027ee4:	bf00      	nop
 8027ee6:	e002      	b.n	8027eee <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8027ee8:	bf00      	nop
 8027eea:	e000      	b.n	8027eee <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8027eec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027eee:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027ef2:	2b00      	cmp	r3, #0
 8027ef4:	d10d      	bne.n	8027f12 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8027ef6:	4b2e      	ldr	r3, [pc, #184]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027ef8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8027efc:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8027f00:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8027f08:	4a29      	ldr	r2, [pc, #164]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027f0a:	430b      	orrs	r3, r1
 8027f0c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8027f10:	e003      	b.n	8027f1a <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027f12:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027f16:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8027f1a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027f22:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8027f26:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8027f2a:	2300      	movs	r3, #0
 8027f2c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8027f30:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8027f34:	460b      	mov	r3, r1
 8027f36:	4313      	orrs	r3, r2
 8027f38:	d040      	beq.n	8027fbc <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8027f3a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027f3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8027f42:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8027f46:	d01b      	beq.n	8027f80 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8027f48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8027f4c:	d814      	bhi.n	8027f78 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8027f4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8027f52:	d017      	beq.n	8027f84 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8027f54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8027f58:	d80e      	bhi.n	8027f78 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8027f5a:	2b00      	cmp	r3, #0
 8027f5c:	d014      	beq.n	8027f88 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8027f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8027f62:	d109      	bne.n	8027f78 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8027f64:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027f68:	3330      	adds	r3, #48	@ 0x30
 8027f6a:	4618      	mov	r0, r3
 8027f6c:	f004 f93a 	bl	802c1e4 <RCCEx_PLL3_Config>
 8027f70:	4603      	mov	r3, r0
 8027f72:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C3 clock source config set later after clock selection check */
        break;
 8027f76:	e008      	b.n	8027f8a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8027f78:	2301      	movs	r3, #1
 8027f7a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8027f7e:	e004      	b.n	8027f8a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8027f80:	bf00      	nop
 8027f82:	e002      	b.n	8027f8a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8027f84:	bf00      	nop
 8027f86:	e000      	b.n	8027f8a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8027f88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8027f8a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027f8e:	2b00      	cmp	r3, #0
 8027f90:	d110      	bne.n	8027fb4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8027f92:	4b07      	ldr	r3, [pc, #28]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027f94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8027f98:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8027f9c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027fa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8027fa4:	4a02      	ldr	r2, [pc, #8]	@ (8027fb0 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8027fa6:	430b      	orrs	r3, r1
 8027fa8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8027fac:	e006      	b.n	8027fbc <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8027fae:	bf00      	nop
 8027fb0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8027fb4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8027fb8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8027fbc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027fc4:	2100      	movs	r1, #0
 8027fc6:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8027fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8027fce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8027fd2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8027fd6:	460b      	mov	r3, r1
 8027fd8:	4313      	orrs	r3, r2
 8027fda:	d03d      	beq.n	8028058 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8027fdc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8027fe0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8027fe4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8027fe8:	d01b      	beq.n	8028022 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8027fea:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8027fee:	d814      	bhi.n	802801a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8027ff0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8027ff4:	d017      	beq.n	8028026 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8027ff6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8027ffa:	d80e      	bhi.n	802801a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8027ffc:	2b00      	cmp	r3, #0
 8027ffe:	d014      	beq.n	802802a <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8028000:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8028004:	d109      	bne.n	802801a <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028006:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802800a:	3330      	adds	r3, #48	@ 0x30
 802800c:	4618      	mov	r0, r3
 802800e:	f004 f8e9 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028012:	4603      	mov	r3, r0
 8028014:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C4 clock source config set later after clock selection check */
        break;
 8028018:	e008      	b.n	802802c <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 802801a:	2301      	movs	r3, #1
 802801c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028020:	e004      	b.n	802802c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8028022:	bf00      	nop
 8028024:	e002      	b.n	802802c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8028026:	bf00      	nop
 8028028:	e000      	b.n	802802c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 802802a:	bf00      	nop
    }

    if (ret == HAL_OK)
 802802c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028030:	2b00      	cmp	r3, #0
 8028032:	d10d      	bne.n	8028050 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8028034:	4bbe      	ldr	r3, [pc, #760]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8028036:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802803a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 802803e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028042:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8028046:	4aba      	ldr	r2, [pc, #744]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8028048:	430b      	orrs	r3, r1
 802804a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 802804e:	e003      	b.n	8028058 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028050:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028054:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8028058:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028060:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8028064:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8028068:	2300      	movs	r3, #0
 802806a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 802806e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8028072:	460b      	mov	r3, r1
 8028074:	4313      	orrs	r3, r2
 8028076:	d035      	beq.n	80280e4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8028078:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802807c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8028080:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8028084:	d015      	beq.n	80280b2 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8028086:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802808a:	d80e      	bhi.n	80280aa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 802808c:	2b00      	cmp	r3, #0
 802808e:	d012      	beq.n	80280b6 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8028090:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8028094:	d109      	bne.n	80280aa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028096:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802809a:	3330      	adds	r3, #48	@ 0x30
 802809c:	4618      	mov	r0, r3
 802809e:	f004 f8a1 	bl	802c1e4 <RCCEx_PLL3_Config>
 80280a2:	4603      	mov	r3, r0
 80280a4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 80280a8:	e006      	b.n	80280b8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80280aa:	2301      	movs	r3, #1
 80280ac:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80280b0:	e002      	b.n	80280b8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80280b2:	bf00      	nop
 80280b4:	e000      	b.n	80280b8 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 80280b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80280b8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80280bc:	2b00      	cmp	r3, #0
 80280be:	d10d      	bne.n	80280dc <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 80280c0:	4b9b      	ldr	r3, [pc, #620]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80280c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80280c6:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80280ca:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80280ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80280d2:	4a97      	ldr	r2, [pc, #604]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80280d4:	430b      	orrs	r3, r1
 80280d6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80280da:	e003      	b.n	80280e4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80280dc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80280e0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80280e4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80280e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80280ec:	2100      	movs	r1, #0
 80280ee:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 80280f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80280f6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80280fa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80280fe:	460b      	mov	r3, r1
 8028100:	4313      	orrs	r3, r2
 8028102:	d00e      	beq.n	8028122 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8028104:	4b8a      	ldr	r3, [pc, #552]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8028106:	69db      	ldr	r3, [r3, #28]
 8028108:	4a89      	ldr	r2, [pc, #548]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 802810a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 802810e:	61d3      	str	r3, [r2, #28]
 8028110:	4b87      	ldr	r3, [pc, #540]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8028112:	69d9      	ldr	r1, [r3, #28]
 8028114:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028118:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 802811c:	4a84      	ldr	r2, [pc, #528]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 802811e:	430b      	orrs	r3, r1
 8028120:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8028122:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028126:	e9d3 2300 	ldrd	r2, r3, [r3]
 802812a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 802812e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8028132:	2300      	movs	r3, #0
 8028134:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8028138:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 802813c:	460b      	mov	r3, r1
 802813e:	4313      	orrs	r3, r2
 8028140:	d055      	beq.n	80281ee <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8028142:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028146:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 802814a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 802814e:	d031      	beq.n	80281b4 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8028150:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8028154:	d82a      	bhi.n	80281ac <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8028156:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802815a:	d02d      	beq.n	80281b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 802815c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8028160:	d824      	bhi.n	80281ac <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8028162:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8028166:	d029      	beq.n	80281bc <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8028168:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 802816c:	d81e      	bhi.n	80281ac <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 802816e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8028172:	d011      	beq.n	8028198 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8028174:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8028178:	d818      	bhi.n	80281ac <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 802817a:	2b00      	cmp	r3, #0
 802817c:	d020      	beq.n	80281c0 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 802817e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8028182:	d113      	bne.n	80281ac <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028184:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028188:	3308      	adds	r3, #8
 802818a:	4618      	mov	r0, r3
 802818c:	f003 ff92 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028190:	4603      	mov	r3, r0
 8028192:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8028196:	e014      	b.n	80281c2 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028198:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802819c:	3330      	adds	r3, #48	@ 0x30
 802819e:	4618      	mov	r0, r3
 80281a0:	f004 f820 	bl	802c1e4 <RCCEx_PLL3_Config>
 80281a4:	4603      	mov	r3, r0
 80281a6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80281aa:	e00a      	b.n	80281c2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80281ac:	2301      	movs	r3, #1
 80281ae:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80281b2:	e006      	b.n	80281c2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80281b4:	bf00      	nop
 80281b6:	e004      	b.n	80281c2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80281b8:	bf00      	nop
 80281ba:	e002      	b.n	80281c2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80281bc:	bf00      	nop
 80281be:	e000      	b.n	80281c2 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 80281c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80281c2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80281c6:	2b00      	cmp	r3, #0
 80281c8:	d10d      	bne.n	80281e6 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80281ca:	4b59      	ldr	r3, [pc, #356]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80281cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80281d0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80281d4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80281d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80281dc:	4a54      	ldr	r2, [pc, #336]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80281de:	430b      	orrs	r3, r1
 80281e0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80281e4:	e003      	b.n	80281ee <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80281e6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80281ea:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80281ee:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80281f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80281f6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80281fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80281fe:	2300      	movs	r3, #0
 8028200:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8028204:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8028208:	460b      	mov	r3, r1
 802820a:	4313      	orrs	r3, r2
 802820c:	d055      	beq.n	80282ba <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 802820e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028212:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8028216:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 802821a:	d031      	beq.n	8028280 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 802821c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8028220:	d82a      	bhi.n	8028278 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8028222:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8028226:	d02d      	beq.n	8028284 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8028228:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 802822c:	d824      	bhi.n	8028278 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 802822e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8028232:	d029      	beq.n	8028288 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8028234:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8028238:	d81e      	bhi.n	8028278 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 802823a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802823e:	d011      	beq.n	8028264 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8028240:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8028244:	d818      	bhi.n	8028278 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8028246:	2b00      	cmp	r3, #0
 8028248:	d020      	beq.n	802828c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 802824a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802824e:	d113      	bne.n	8028278 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028250:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028254:	3308      	adds	r3, #8
 8028256:	4618      	mov	r0, r3
 8028258:	f003 ff2c 	bl	802c0b4 <RCCEx_PLL2_Config>
 802825c:	4603      	mov	r3, r0
 802825e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8028262:	e014      	b.n	802828e <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028264:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028268:	3330      	adds	r3, #48	@ 0x30
 802826a:	4618      	mov	r0, r3
 802826c:	f003 ffba 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028270:	4603      	mov	r3, r0
 8028272:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8028276:	e00a      	b.n	802828e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028278:	2301      	movs	r3, #1
 802827a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 802827e:	e006      	b.n	802828e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8028280:	bf00      	nop
 8028282:	e004      	b.n	802828e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8028284:	bf00      	nop
 8028286:	e002      	b.n	802828e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8028288:	bf00      	nop
 802828a:	e000      	b.n	802828e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 802828c:	bf00      	nop
    }

    if (ret == HAL_OK)
 802828e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028292:	2b00      	cmp	r3, #0
 8028294:	d10d      	bne.n	80282b2 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8028296:	4b26      	ldr	r3, [pc, #152]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8028298:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802829c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80282a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80282a4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80282a8:	4a21      	ldr	r2, [pc, #132]	@ (8028330 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80282aa:	430b      	orrs	r3, r1
 80282ac:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80282b0:	e003      	b.n	80282ba <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80282b2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80282b6:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 80282ba:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80282be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80282c2:	2100      	movs	r1, #0
 80282c4:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 80282c8:	f003 0320 	and.w	r3, r3, #32
 80282cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80282d0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80282d4:	460b      	mov	r3, r1
 80282d6:	4313      	orrs	r3, r2
 80282d8:	d057      	beq.n	802838a <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 80282da:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80282de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80282e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80282e6:	d033      	beq.n	8028350 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 80282e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80282ec:	d82c      	bhi.n	8028348 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80282ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80282f2:	d02f      	beq.n	8028354 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 80282f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80282f8:	d826      	bhi.n	8028348 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 80282fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80282fe:	d02b      	beq.n	8028358 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8028300:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8028304:	d820      	bhi.n	8028348 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8028306:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802830a:	d013      	beq.n	8028334 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 802830c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8028310:	d81a      	bhi.n	8028348 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8028312:	2b00      	cmp	r3, #0
 8028314:	d022      	beq.n	802835c <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8028316:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802831a:	d115      	bne.n	8028348 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802831c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028320:	3308      	adds	r3, #8
 8028322:	4618      	mov	r0, r3
 8028324:	f003 fec6 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028328:	4603      	mov	r3, r0
 802832a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 802832e:	e016      	b.n	802835e <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8028330:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028334:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028338:	3330      	adds	r3, #48	@ 0x30
 802833a:	4618      	mov	r0, r3
 802833c:	f003 ff52 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028340:	4603      	mov	r3, r0
 8028342:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8028346:	e00a      	b.n	802835e <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028348:	2301      	movs	r3, #1
 802834a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 802834e:	e006      	b.n	802835e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8028350:	bf00      	nop
 8028352:	e004      	b.n	802835e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8028354:	bf00      	nop
 8028356:	e002      	b.n	802835e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8028358:	bf00      	nop
 802835a:	e000      	b.n	802835e <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 802835c:	bf00      	nop
    }

    if (ret == HAL_OK)
 802835e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028362:	2b00      	cmp	r3, #0
 8028364:	d10d      	bne.n	8028382 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8028366:	4bbb      	ldr	r3, [pc, #748]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8028368:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802836c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8028370:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028374:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8028378:	4ab6      	ldr	r2, [pc, #728]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 802837a:	430b      	orrs	r3, r1
 802837c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8028380:	e003      	b.n	802838a <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028382:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028386:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 802838a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802838e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028392:	2100      	movs	r1, #0
 8028394:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8028398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802839c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80283a0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80283a4:	460b      	mov	r3, r1
 80283a6:	4313      	orrs	r3, r2
 80283a8:	d055      	beq.n	8028456 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 80283aa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80283ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80283b2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80283b6:	d031      	beq.n	802841c <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80283b8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80283bc:	d82a      	bhi.n	8028414 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80283be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80283c2:	d02d      	beq.n	8028420 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 80283c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80283c8:	d824      	bhi.n	8028414 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80283ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80283ce:	d029      	beq.n	8028424 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 80283d0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80283d4:	d81e      	bhi.n	8028414 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80283d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80283da:	d011      	beq.n	8028400 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 80283dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80283e0:	d818      	bhi.n	8028414 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 80283e2:	2b00      	cmp	r3, #0
 80283e4:	d020      	beq.n	8028428 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 80283e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80283ea:	d113      	bne.n	8028414 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80283ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80283f0:	3308      	adds	r3, #8
 80283f2:	4618      	mov	r0, r3
 80283f4:	f003 fe5e 	bl	802c0b4 <RCCEx_PLL2_Config>
 80283f8:	4603      	mov	r3, r0
 80283fa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 80283fe:	e014      	b.n	802842a <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028400:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028404:	3330      	adds	r3, #48	@ 0x30
 8028406:	4618      	mov	r0, r3
 8028408:	f003 feec 	bl	802c1e4 <RCCEx_PLL3_Config>
 802840c:	4603      	mov	r3, r0
 802840e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8028412:	e00a      	b.n	802842a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028414:	2301      	movs	r3, #1
 8028416:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 802841a:	e006      	b.n	802842a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 802841c:	bf00      	nop
 802841e:	e004      	b.n	802842a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8028420:	bf00      	nop
 8028422:	e002      	b.n	802842a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8028424:	bf00      	nop
 8028426:	e000      	b.n	802842a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8028428:	bf00      	nop
    }

    if (ret == HAL_OK)
 802842a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802842e:	2b00      	cmp	r3, #0
 8028430:	d10d      	bne.n	802844e <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8028432:	4b88      	ldr	r3, [pc, #544]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8028434:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8028438:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 802843c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028440:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8028444:	4a83      	ldr	r2, [pc, #524]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8028446:	430b      	orrs	r3, r1
 8028448:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 802844c:	e003      	b.n	8028456 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 802844e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028452:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8028456:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802845a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802845e:	2100      	movs	r1, #0
 8028460:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8028464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8028468:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 802846c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8028470:	460b      	mov	r3, r1
 8028472:	4313      	orrs	r3, r2
 8028474:	d055      	beq.n	8028522 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8028476:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802847a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 802847e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8028482:	d031      	beq.n	80284e8 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8028484:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8028488:	d82a      	bhi.n	80284e0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 802848a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 802848e:	d02d      	beq.n	80284ec <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8028490:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8028494:	d824      	bhi.n	80284e0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8028496:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 802849a:	d029      	beq.n	80284f0 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 802849c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80284a0:	d81e      	bhi.n	80284e0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80284a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80284a6:	d011      	beq.n	80284cc <HAL_RCCEx_PeriphCLKConfig+0x116c>
 80284a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80284ac:	d818      	bhi.n	80284e0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80284ae:	2b00      	cmp	r3, #0
 80284b0:	d020      	beq.n	80284f4 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 80284b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80284b6:	d113      	bne.n	80284e0 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80284b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80284bc:	3308      	adds	r3, #8
 80284be:	4618      	mov	r0, r3
 80284c0:	f003 fdf8 	bl	802c0b4 <RCCEx_PLL2_Config>
 80284c4:	4603      	mov	r3, r0
 80284c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80284ca:	e014      	b.n	80284f6 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80284cc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80284d0:	3330      	adds	r3, #48	@ 0x30
 80284d2:	4618      	mov	r0, r3
 80284d4:	f003 fe86 	bl	802c1e4 <RCCEx_PLL3_Config>
 80284d8:	4603      	mov	r3, r0
 80284da:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 80284de:	e00a      	b.n	80284f6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80284e0:	2301      	movs	r3, #1
 80284e2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80284e6:	e006      	b.n	80284f6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80284e8:	bf00      	nop
 80284ea:	e004      	b.n	80284f6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80284ec:	bf00      	nop
 80284ee:	e002      	b.n	80284f6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80284f0:	bf00      	nop
 80284f2:	e000      	b.n	80284f6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 80284f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80284f6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80284fa:	2b00      	cmp	r3, #0
 80284fc:	d10d      	bne.n	802851a <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 80284fe:	4b55      	ldr	r3, [pc, #340]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8028500:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8028504:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8028508:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802850c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8028510:	4a50      	ldr	r2, [pc, #320]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8028512:	430b      	orrs	r3, r1
 8028514:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8028518:	e003      	b.n	8028522 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 802851a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802851e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8028522:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028526:	e9d3 2300 	ldrd	r2, r3, [r3]
 802852a:	2100      	movs	r1, #0
 802852c:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8028530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8028534:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8028538:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 802853c:	460b      	mov	r3, r1
 802853e:	4313      	orrs	r3, r2
 8028540:	d055      	beq.n	80285ee <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8028542:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028546:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 802854a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802854e:	d031      	beq.n	80285b4 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8028550:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8028554:	d82a      	bhi.n	80285ac <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8028556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802855a:	d02d      	beq.n	80285b8 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 802855c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8028560:	d824      	bhi.n	80285ac <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8028562:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8028566:	d029      	beq.n	80285bc <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8028568:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 802856c:	d81e      	bhi.n	80285ac <HAL_RCCEx_PeriphCLKConfig+0x124c>
 802856e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8028572:	d011      	beq.n	8028598 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8028574:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8028578:	d818      	bhi.n	80285ac <HAL_RCCEx_PeriphCLKConfig+0x124c>
 802857a:	2b00      	cmp	r3, #0
 802857c:	d020      	beq.n	80285c0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 802857e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8028582:	d113      	bne.n	80285ac <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028584:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028588:	3308      	adds	r3, #8
 802858a:	4618      	mov	r0, r3
 802858c:	f003 fd92 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028590:	4603      	mov	r3, r0
 8028592:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8028596:	e014      	b.n	80285c2 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028598:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802859c:	3330      	adds	r3, #48	@ 0x30
 802859e:	4618      	mov	r0, r3
 80285a0:	f003 fe20 	bl	802c1e4 <RCCEx_PLL3_Config>
 80285a4:	4603      	mov	r3, r0
 80285a6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 80285aa:	e00a      	b.n	80285c2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80285ac:	2301      	movs	r3, #1
 80285ae:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80285b2:	e006      	b.n	80285c2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80285b4:	bf00      	nop
 80285b6:	e004      	b.n	80285c2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80285b8:	bf00      	nop
 80285ba:	e002      	b.n	80285c2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80285bc:	bf00      	nop
 80285be:	e000      	b.n	80285c2 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 80285c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80285c2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80285c6:	2b00      	cmp	r3, #0
 80285c8:	d10d      	bne.n	80285e6 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 80285ca:	4b22      	ldr	r3, [pc, #136]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80285cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80285d0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80285d4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80285d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80285dc:	4a1d      	ldr	r2, [pc, #116]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80285de:	430b      	orrs	r3, r1
 80285e0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80285e4:	e003      	b.n	80285ee <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80285e6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80285ea:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80285ee:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80285f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80285f6:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80285fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80285fe:	2300      	movs	r3, #0
 8028600:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8028604:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8028608:	460b      	mov	r3, r1
 802860a:	4313      	orrs	r3, r2
 802860c:	d055      	beq.n	80286ba <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 802860e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028612:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8028616:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802861a:	d035      	beq.n	8028688 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 802861c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8028620:	d82e      	bhi.n	8028680 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8028622:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8028626:	d031      	beq.n	802868c <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8028628:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 802862c:	d828      	bhi.n	8028680 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 802862e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8028632:	d01b      	beq.n	802866c <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8028634:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8028638:	d822      	bhi.n	8028680 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 802863a:	2b00      	cmp	r3, #0
 802863c:	d003      	beq.n	8028646 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 802863e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8028642:	d009      	beq.n	8028658 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8028644:	e01c      	b.n	8028680 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8028646:	4b03      	ldr	r3, [pc, #12]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8028648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802864a:	4a02      	ldr	r2, [pc, #8]	@ (8028654 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 802864c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8028650:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8028652:	e01c      	b.n	802868e <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8028654:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028658:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802865c:	3308      	adds	r3, #8
 802865e:	4618      	mov	r0, r3
 8028660:	f003 fd28 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028664:	4603      	mov	r3, r0
 8028666:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 802866a:	e010      	b.n	802868e <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 802866c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028670:	3330      	adds	r3, #48	@ 0x30
 8028672:	4618      	mov	r0, r3
 8028674:	f003 fdb6 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028678:	4603      	mov	r3, r0
 802867a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 802867e:	e006      	b.n	802868e <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028680:	2301      	movs	r3, #1
 8028682:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028686:	e002      	b.n	802868e <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8028688:	bf00      	nop
 802868a:	e000      	b.n	802868e <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 802868c:	bf00      	nop
    }

    if (ret == HAL_OK)
 802868e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028692:	2b00      	cmp	r3, #0
 8028694:	d10d      	bne.n	80286b2 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8028696:	4bc2      	ldr	r3, [pc, #776]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028698:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802869c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80286a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80286a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80286a8:	4abd      	ldr	r2, [pc, #756]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80286aa:	430b      	orrs	r3, r1
 80286ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80286b0:	e003      	b.n	80286ba <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80286b2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80286b6:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80286ba:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80286be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80286c2:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80286c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80286c8:	2300      	movs	r3, #0
 80286ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80286cc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80286d0:	460b      	mov	r3, r1
 80286d2:	4313      	orrs	r3, r2
 80286d4:	d051      	beq.n	802877a <HAL_RCCEx_PeriphCLKConfig+0x141a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80286d6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80286da:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80286de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80286e2:	d033      	beq.n	802874c <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 80286e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80286e8:	d82c      	bhi.n	8028744 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 80286ea:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80286ee:	d02d      	beq.n	802874c <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 80286f0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80286f4:	d826      	bhi.n	8028744 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 80286f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80286fa:	d019      	beq.n	8028730 <HAL_RCCEx_PeriphCLKConfig+0x13d0>
 80286fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8028700:	d820      	bhi.n	8028744 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8028702:	2b00      	cmp	r3, #0
 8028704:	d003      	beq.n	802870e <HAL_RCCEx_PeriphCLKConfig+0x13ae>
 8028706:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 802870a:	d007      	beq.n	802871c <HAL_RCCEx_PeriphCLKConfig+0x13bc>
 802870c:	e01a      	b.n	8028744 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 802870e:	4ba4      	ldr	r3, [pc, #656]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8028712:	4aa3      	ldr	r2, [pc, #652]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8028718:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 802871a:	e018      	b.n	802874e <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 802871c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028720:	3308      	adds	r3, #8
 8028722:	4618      	mov	r0, r3
 8028724:	f003 fcc6 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028728:	4603      	mov	r3, r0
 802872a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 802872e:	e00e      	b.n	802874e <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028730:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028734:	3330      	adds	r3, #48	@ 0x30
 8028736:	4618      	mov	r0, r3
 8028738:	f003 fd54 	bl	802c1e4 <RCCEx_PLL3_Config>
 802873c:	4603      	mov	r3, r0
 802873e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 8028742:	e004      	b.n	802874e <HAL_RCCEx_PeriphCLKConfig+0x13ee>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028744:	2301      	movs	r3, #1
 8028746:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 802874a:	e000      	b.n	802874e <HAL_RCCEx_PeriphCLKConfig+0x13ee>
        break;
 802874c:	bf00      	nop
    }

    if (ret == HAL_OK)
 802874e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028752:	2b00      	cmp	r3, #0
 8028754:	d10d      	bne.n	8028772 <HAL_RCCEx_PeriphCLKConfig+0x1412>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8028756:	4b92      	ldr	r3, [pc, #584]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028758:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802875c:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8028760:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028764:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8028768:	4a8d      	ldr	r2, [pc, #564]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 802876a:	430b      	orrs	r3, r1
 802876c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8028770:	e003      	b.n	802877a <HAL_RCCEx_PeriphCLKConfig+0x141a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028772:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028776:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 802877a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802877e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028782:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8028786:	673b      	str	r3, [r7, #112]	@ 0x70
 8028788:	2300      	movs	r3, #0
 802878a:	677b      	str	r3, [r7, #116]	@ 0x74
 802878c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8028790:	460b      	mov	r3, r1
 8028792:	4313      	orrs	r3, r2
 8028794:	d032      	beq.n	80287fc <HAL_RCCEx_PeriphCLKConfig+0x149c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8028796:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802879a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 802879e:	2b05      	cmp	r3, #5
 80287a0:	d80f      	bhi.n	80287c2 <HAL_RCCEx_PeriphCLKConfig+0x1462>
 80287a2:	2b03      	cmp	r3, #3
 80287a4:	d211      	bcs.n	80287ca <HAL_RCCEx_PeriphCLKConfig+0x146a>
 80287a6:	2b01      	cmp	r3, #1
 80287a8:	d911      	bls.n	80287ce <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80287aa:	2b02      	cmp	r3, #2
 80287ac:	d109      	bne.n	80287c2 <HAL_RCCEx_PeriphCLKConfig+0x1462>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80287ae:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80287b2:	3308      	adds	r3, #8
 80287b4:	4618      	mov	r0, r3
 80287b6:	f003 fc7d 	bl	802c0b4 <RCCEx_PLL2_Config>
 80287ba:	4603      	mov	r3, r0
 80287bc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80287c0:	e006      	b.n	80287d0 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80287c2:	2301      	movs	r3, #1
 80287c4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80287c8:	e002      	b.n	80287d0 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 80287ca:	bf00      	nop
 80287cc:	e000      	b.n	80287d0 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 80287ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80287d0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80287d4:	2b00      	cmp	r3, #0
 80287d6:	d10d      	bne.n	80287f4 <HAL_RCCEx_PeriphCLKConfig+0x1494>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80287d8:	4b71      	ldr	r3, [pc, #452]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80287da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80287de:	f023 0107 	bic.w	r1, r3, #7
 80287e2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80287e6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80287ea:	4a6d      	ldr	r2, [pc, #436]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80287ec:	430b      	orrs	r3, r1
 80287ee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80287f2:	e003      	b.n	80287fc <HAL_RCCEx_PeriphCLKConfig+0x149c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80287f4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80287f8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80287fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028804:	2100      	movs	r1, #0
 8028806:	66b9      	str	r1, [r7, #104]	@ 0x68
 8028808:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802880c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 802880e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8028812:	460b      	mov	r3, r1
 8028814:	4313      	orrs	r3, r2
 8028816:	d024      	beq.n	8028862 <HAL_RCCEx_PeriphCLKConfig+0x1502>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8028818:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802881c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8028820:	2b00      	cmp	r3, #0
 8028822:	d005      	beq.n	8028830 <HAL_RCCEx_PeriphCLKConfig+0x14d0>
 8028824:	2b08      	cmp	r3, #8
 8028826:	d005      	beq.n	8028834 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028828:	2301      	movs	r3, #1
 802882a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 802882e:	e002      	b.n	8028836 <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 8028830:	bf00      	nop
 8028832:	e000      	b.n	8028836 <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 8028834:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028836:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802883a:	2b00      	cmp	r3, #0
 802883c:	d10d      	bne.n	802885a <HAL_RCCEx_PeriphCLKConfig+0x14fa>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 802883e:	4b58      	ldr	r3, [pc, #352]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028840:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8028844:	f023 0108 	bic.w	r1, r3, #8
 8028848:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802884c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8028850:	4a53      	ldr	r2, [pc, #332]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028852:	430b      	orrs	r3, r1
 8028854:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8028858:	e003      	b.n	8028862 <HAL_RCCEx_PeriphCLKConfig+0x1502>
    }
    else
    {
      /* set overall return value */
      status = ret;
 802885a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802885e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8028862:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028866:	e9d3 2300 	ldrd	r2, r3, [r3]
 802886a:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 802886e:	663b      	str	r3, [r7, #96]	@ 0x60
 8028870:	2300      	movs	r3, #0
 8028872:	667b      	str	r3, [r7, #100]	@ 0x64
 8028874:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8028878:	460b      	mov	r3, r1
 802887a:	4313      	orrs	r3, r2
 802887c:	f000 80b9 	beq.w	80289f2 <HAL_RCCEx_PeriphCLKConfig+0x1692>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8028880:	4b48      	ldr	r3, [pc, #288]	@ (80289a4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8028882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8028884:	4a47      	ldr	r2, [pc, #284]	@ (80289a4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8028886:	f043 0301 	orr.w	r3, r3, #1
 802888a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 802888c:	f7fa f854 	bl	8022938 <HAL_GetTick>
 8028890:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8028894:	e00b      	b.n	80288ae <HAL_RCCEx_PeriphCLKConfig+0x154e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8028896:	f7fa f84f 	bl	8022938 <HAL_GetTick>
 802889a:	4602      	mov	r2, r0
 802889c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80288a0:	1ad3      	subs	r3, r2, r3
 80288a2:	2b02      	cmp	r3, #2
 80288a4:	d903      	bls.n	80288ae <HAL_RCCEx_PeriphCLKConfig+0x154e>
      {
        ret = HAL_TIMEOUT;
 80288a6:	2303      	movs	r3, #3
 80288a8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80288ac:	e005      	b.n	80288ba <HAL_RCCEx_PeriphCLKConfig+0x155a>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80288ae:	4b3d      	ldr	r3, [pc, #244]	@ (80289a4 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80288b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80288b2:	f003 0301 	and.w	r3, r3, #1
 80288b6:	2b00      	cmp	r3, #0
 80288b8:	d0ed      	beq.n	8028896 <HAL_RCCEx_PeriphCLKConfig+0x1536>
      }
    }

    if (ret == HAL_OK)
 80288ba:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80288be:	2b00      	cmp	r3, #0
 80288c0:	f040 8093 	bne.w	80289ea <HAL_RCCEx_PeriphCLKConfig+0x168a>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80288c4:	4b36      	ldr	r3, [pc, #216]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80288c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80288ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80288ce:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80288d2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80288d6:	2b00      	cmp	r3, #0
 80288d8:	d023      	beq.n	8028922 <HAL_RCCEx_PeriphCLKConfig+0x15c2>
 80288da:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80288de:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80288e2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80288e6:	4293      	cmp	r3, r2
 80288e8:	d01b      	beq.n	8028922 <HAL_RCCEx_PeriphCLKConfig+0x15c2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80288ea:	4b2d      	ldr	r3, [pc, #180]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80288ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80288f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80288f4:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80288f8:	4b29      	ldr	r3, [pc, #164]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80288fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80288fe:	4a28      	ldr	r2, [pc, #160]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8028904:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8028908:	4b25      	ldr	r3, [pc, #148]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 802890a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802890e:	4a24      	ldr	r2, [pc, #144]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028910:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8028914:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8028918:	4a21      	ldr	r2, [pc, #132]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 802891a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 802891e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8028922:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8028926:	f003 0301 	and.w	r3, r3, #1
 802892a:	2b00      	cmp	r3, #0
 802892c:	d019      	beq.n	8028962 <HAL_RCCEx_PeriphCLKConfig+0x1602>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802892e:	f7fa f803 	bl	8022938 <HAL_GetTick>
 8028932:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8028936:	e00d      	b.n	8028954 <HAL_RCCEx_PeriphCLKConfig+0x15f4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8028938:	f7f9 fffe 	bl	8022938 <HAL_GetTick>
 802893c:	4602      	mov	r2, r0
 802893e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8028942:	1ad2      	subs	r2, r2, r3
 8028944:	f241 3388 	movw	r3, #5000	@ 0x1388
 8028948:	429a      	cmp	r2, r3
 802894a:	d903      	bls.n	8028954 <HAL_RCCEx_PeriphCLKConfig+0x15f4>
          {
            ret = HAL_TIMEOUT;
 802894c:	2303      	movs	r3, #3
 802894e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
            break;
 8028952:	e006      	b.n	8028962 <HAL_RCCEx_PeriphCLKConfig+0x1602>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8028954:	4b12      	ldr	r3, [pc, #72]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028956:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802895a:	f003 0302 	and.w	r3, r3, #2
 802895e:	2b00      	cmp	r3, #0
 8028960:	d0ea      	beq.n	8028938 <HAL_RCCEx_PeriphCLKConfig+0x15d8>
          }
        }
      }

      if (ret == HAL_OK)
 8028962:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028966:	2b00      	cmp	r3, #0
 8028968:	d13a      	bne.n	80289e0 <HAL_RCCEx_PeriphCLKConfig+0x1680>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 802896a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802896e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8028972:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8028976:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 802897a:	d115      	bne.n	80289a8 <HAL_RCCEx_PeriphCLKConfig+0x1648>
 802897c:	4b08      	ldr	r3, [pc, #32]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 802897e:	69db      	ldr	r3, [r3, #28]
 8028980:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8028984:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028988:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 802898c:	091b      	lsrs	r3, r3, #4
 802898e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8028992:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8028996:	4a02      	ldr	r2, [pc, #8]	@ (80289a0 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8028998:	430b      	orrs	r3, r1
 802899a:	61d3      	str	r3, [r2, #28]
 802899c:	e00a      	b.n	80289b4 <HAL_RCCEx_PeriphCLKConfig+0x1654>
 802899e:	bf00      	nop
 80289a0:	44020c00 	.word	0x44020c00
 80289a4:	44020800 	.word	0x44020800
 80289a8:	4bc6      	ldr	r3, [pc, #792]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80289aa:	69db      	ldr	r3, [r3, #28]
 80289ac:	4ac5      	ldr	r2, [pc, #788]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80289ae:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80289b2:	61d3      	str	r3, [r2, #28]
 80289b4:	4bc3      	ldr	r3, [pc, #780]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80289b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80289ba:	4ac2      	ldr	r2, [pc, #776]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80289bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80289c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80289c4:	4bbf      	ldr	r3, [pc, #764]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80289c6:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80289ca:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80289ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80289d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80289d6:	4abb      	ldr	r2, [pc, #748]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80289d8:	430b      	orrs	r3, r1
 80289da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80289de:	e008      	b.n	80289f2 <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80289e0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80289e4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
 80289e8:	e003      	b.n	80289f2 <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80289ea:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80289ee:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80289f2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80289f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80289fa:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80289fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8028a00:	2300      	movs	r3, #0
 8028a02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8028a04:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8028a08:	460b      	mov	r3, r1
 8028a0a:	4313      	orrs	r3, r2
 8028a0c:	d035      	beq.n	8028a7a <HAL_RCCEx_PeriphCLKConfig+0x171a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8028a0e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028a12:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8028a16:	2b30      	cmp	r3, #48	@ 0x30
 8028a18:	d014      	beq.n	8028a44 <HAL_RCCEx_PeriphCLKConfig+0x16e4>
 8028a1a:	2b30      	cmp	r3, #48	@ 0x30
 8028a1c:	d80e      	bhi.n	8028a3c <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 8028a1e:	2b20      	cmp	r3, #32
 8028a20:	d012      	beq.n	8028a48 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8028a22:	2b20      	cmp	r3, #32
 8028a24:	d80a      	bhi.n	8028a3c <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 8028a26:	2b00      	cmp	r3, #0
 8028a28:	d010      	beq.n	8028a4c <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8028a2a:	2b10      	cmp	r3, #16
 8028a2c:	d106      	bne.n	8028a3c <HAL_RCCEx_PeriphCLKConfig+0x16dc>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8028a2e:	4ba5      	ldr	r3, [pc, #660]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8028a32:	4aa4      	ldr	r2, [pc, #656]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8028a38:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8028a3a:	e008      	b.n	8028a4e <HAL_RCCEx_PeriphCLKConfig+0x16ee>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028a3c:	2301      	movs	r3, #1
 8028a3e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028a42:	e004      	b.n	8028a4e <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8028a44:	bf00      	nop
 8028a46:	e002      	b.n	8028a4e <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8028a48:	bf00      	nop
 8028a4a:	e000      	b.n	8028a4e <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 8028a4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028a4e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028a52:	2b00      	cmp	r3, #0
 8028a54:	d10d      	bne.n	8028a72 <HAL_RCCEx_PeriphCLKConfig+0x1712>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8028a56:	4b9b      	ldr	r3, [pc, #620]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028a58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8028a5c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8028a60:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028a64:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8028a68:	4a96      	ldr	r2, [pc, #600]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028a6a:	430b      	orrs	r3, r1
 8028a6c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8028a70:	e003      	b.n	8028a7a <HAL_RCCEx_PeriphCLKConfig+0x171a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028a72:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028a76:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8028a7a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028a82:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8028a86:	653b      	str	r3, [r7, #80]	@ 0x50
 8028a88:	2300      	movs	r3, #0
 8028a8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8028a8c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8028a90:	460b      	mov	r3, r1
 8028a92:	4313      	orrs	r3, r2
 8028a94:	d033      	beq.n	8028afe <HAL_RCCEx_PeriphCLKConfig+0x179e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8028a96:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028a9a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8028a9e:	2b00      	cmp	r3, #0
 8028aa0:	d002      	beq.n	8028aa8 <HAL_RCCEx_PeriphCLKConfig+0x1748>
 8028aa2:	2b40      	cmp	r3, #64	@ 0x40
 8028aa4:	d007      	beq.n	8028ab6 <HAL_RCCEx_PeriphCLKConfig+0x1756>
 8028aa6:	e010      	b.n	8028aca <HAL_RCCEx_PeriphCLKConfig+0x176a>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8028aa8:	4b86      	ldr	r3, [pc, #536]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8028aac:	4a85      	ldr	r2, [pc, #532]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028aae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8028ab2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8028ab4:	e00d      	b.n	8028ad2 <HAL_RCCEx_PeriphCLKConfig+0x1772>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028ab6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028aba:	3308      	adds	r3, #8
 8028abc:	4618      	mov	r0, r3
 8028abe:	f003 faf9 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028ac2:	4603      	mov	r3, r0
 8028ac4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8028ac8:	e003      	b.n	8028ad2 <HAL_RCCEx_PeriphCLKConfig+0x1772>

      default:
        ret = HAL_ERROR;
 8028aca:	2301      	movs	r3, #1
 8028acc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028ad0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028ad2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028ad6:	2b00      	cmp	r3, #0
 8028ad8:	d10d      	bne.n	8028af6 <HAL_RCCEx_PeriphCLKConfig+0x1796>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8028ada:	4b7a      	ldr	r3, [pc, #488]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028adc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8028ae0:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8028ae4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028ae8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8028aec:	4a75      	ldr	r2, [pc, #468]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028aee:	430b      	orrs	r3, r1
 8028af0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8028af4:	e003      	b.n	8028afe <HAL_RCCEx_PeriphCLKConfig+0x179e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028af6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028afa:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8028afe:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028b06:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8028b0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8028b0c:	2300      	movs	r3, #0
 8028b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8028b10:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8028b14:	460b      	mov	r3, r1
 8028b16:	4313      	orrs	r3, r2
 8028b18:	d048      	beq.n	8028bac <HAL_RCCEx_PeriphCLKConfig+0x184c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8028b1a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028b1e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8028b22:	2b04      	cmp	r3, #4
 8028b24:	d827      	bhi.n	8028b76 <HAL_RCCEx_PeriphCLKConfig+0x1816>
 8028b26:	a201      	add	r2, pc, #4	@ (adr r2, 8028b2c <HAL_RCCEx_PeriphCLKConfig+0x17cc>)
 8028b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8028b2c:	08028b41 	.word	0x08028b41
 8028b30:	08028b4f 	.word	0x08028b4f
 8028b34:	08028b63 	.word	0x08028b63
 8028b38:	08028b7f 	.word	0x08028b7f
 8028b3c:	08028b7f 	.word	0x08028b7f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8028b40:	4b60      	ldr	r3, [pc, #384]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8028b44:	4a5f      	ldr	r2, [pc, #380]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028b46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8028b4a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8028b4c:	e018      	b.n	8028b80 <HAL_RCCEx_PeriphCLKConfig+0x1820>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028b4e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028b52:	3308      	adds	r3, #8
 8028b54:	4618      	mov	r0, r3
 8028b56:	f003 faad 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028b5a:	4603      	mov	r3, r0
 8028b5c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8028b60:	e00e      	b.n	8028b80 <HAL_RCCEx_PeriphCLKConfig+0x1820>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028b62:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028b66:	3330      	adds	r3, #48	@ 0x30
 8028b68:	4618      	mov	r0, r3
 8028b6a:	f003 fb3b 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028b6e:	4603      	mov	r3, r0
 8028b70:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8028b74:	e004      	b.n	8028b80 <HAL_RCCEx_PeriphCLKConfig+0x1820>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028b76:	2301      	movs	r3, #1
 8028b78:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028b7c:	e000      	b.n	8028b80 <HAL_RCCEx_PeriphCLKConfig+0x1820>
        break;
 8028b7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028b80:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028b84:	2b00      	cmp	r3, #0
 8028b86:	d10d      	bne.n	8028ba4 <HAL_RCCEx_PeriphCLKConfig+0x1844>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8028b88:	4b4e      	ldr	r3, [pc, #312]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8028b8e:	f023 0107 	bic.w	r1, r3, #7
 8028b92:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028b96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8028b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028b9c:	430b      	orrs	r3, r1
 8028b9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8028ba2:	e003      	b.n	8028bac <HAL_RCCEx_PeriphCLKConfig+0x184c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028ba4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028ba8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8028bac:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028bb4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8028bb8:	643b      	str	r3, [r7, #64]	@ 0x40
 8028bba:	2300      	movs	r3, #0
 8028bbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8028bbe:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8028bc2:	460b      	mov	r3, r1
 8028bc4:	4313      	orrs	r3, r2
 8028bc6:	f000 8083 	beq.w	8028cd0 <HAL_RCCEx_PeriphCLKConfig+0x1970>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8028bca:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8028bd2:	2b20      	cmp	r3, #32
 8028bd4:	d85f      	bhi.n	8028c96 <HAL_RCCEx_PeriphCLKConfig+0x1936>
 8028bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8028bdc <HAL_RCCEx_PeriphCLKConfig+0x187c>)
 8028bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8028bdc:	08028c61 	.word	0x08028c61
 8028be0:	08028c97 	.word	0x08028c97
 8028be4:	08028c97 	.word	0x08028c97
 8028be8:	08028c97 	.word	0x08028c97
 8028bec:	08028c97 	.word	0x08028c97
 8028bf0:	08028c97 	.word	0x08028c97
 8028bf4:	08028c97 	.word	0x08028c97
 8028bf8:	08028c97 	.word	0x08028c97
 8028bfc:	08028c6f 	.word	0x08028c6f
 8028c00:	08028c97 	.word	0x08028c97
 8028c04:	08028c97 	.word	0x08028c97
 8028c08:	08028c97 	.word	0x08028c97
 8028c0c:	08028c97 	.word	0x08028c97
 8028c10:	08028c97 	.word	0x08028c97
 8028c14:	08028c97 	.word	0x08028c97
 8028c18:	08028c97 	.word	0x08028c97
 8028c1c:	08028c83 	.word	0x08028c83
 8028c20:	08028c97 	.word	0x08028c97
 8028c24:	08028c97 	.word	0x08028c97
 8028c28:	08028c97 	.word	0x08028c97
 8028c2c:	08028c97 	.word	0x08028c97
 8028c30:	08028c97 	.word	0x08028c97
 8028c34:	08028c97 	.word	0x08028c97
 8028c38:	08028c97 	.word	0x08028c97
 8028c3c:	08028c9f 	.word	0x08028c9f
 8028c40:	08028c97 	.word	0x08028c97
 8028c44:	08028c97 	.word	0x08028c97
 8028c48:	08028c97 	.word	0x08028c97
 8028c4c:	08028c97 	.word	0x08028c97
 8028c50:	08028c97 	.word	0x08028c97
 8028c54:	08028c97 	.word	0x08028c97
 8028c58:	08028c97 	.word	0x08028c97
 8028c5c:	08028c9f 	.word	0x08028c9f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8028c60:	4b18      	ldr	r3, [pc, #96]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8028c64:	4a17      	ldr	r2, [pc, #92]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028c66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8028c6a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8028c6c:	e018      	b.n	8028ca0 <HAL_RCCEx_PeriphCLKConfig+0x1940>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028c6e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028c72:	3308      	adds	r3, #8
 8028c74:	4618      	mov	r0, r3
 8028c76:	f003 fa1d 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028c7a:	4603      	mov	r3, r0
 8028c7c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8028c80:	e00e      	b.n	8028ca0 <HAL_RCCEx_PeriphCLKConfig+0x1940>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028c82:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028c86:	3330      	adds	r3, #48	@ 0x30
 8028c88:	4618      	mov	r0, r3
 8028c8a:	f003 faab 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028c8e:	4603      	mov	r3, r0
 8028c90:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8028c94:	e004      	b.n	8028ca0 <HAL_RCCEx_PeriphCLKConfig+0x1940>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028c96:	2301      	movs	r3, #1
 8028c98:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028c9c:	e000      	b.n	8028ca0 <HAL_RCCEx_PeriphCLKConfig+0x1940>
        break;
 8028c9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028ca0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028ca4:	2b00      	cmp	r3, #0
 8028ca6:	d10f      	bne.n	8028cc8 <HAL_RCCEx_PeriphCLKConfig+0x1968>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8028ca8:	4b06      	ldr	r3, [pc, #24]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028caa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8028cae:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8028cb2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8028cba:	4a02      	ldr	r2, [pc, #8]	@ (8028cc4 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8028cbc:	430b      	orrs	r3, r1
 8028cbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8028cc2:	e005      	b.n	8028cd0 <HAL_RCCEx_PeriphCLKConfig+0x1970>
 8028cc4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028cc8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028ccc:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8028cd0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028cd8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8028cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8028cde:	2300      	movs	r3, #0
 8028ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8028ce2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8028ce6:	460b      	mov	r3, r1
 8028ce8:	4313      	orrs	r3, r2
 8028cea:	d04e      	beq.n	8028d8a <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8028cec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028cf0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8028cf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8028cf8:	d02e      	beq.n	8028d58 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
 8028cfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8028cfe:	d827      	bhi.n	8028d50 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8028d00:	2bc0      	cmp	r3, #192	@ 0xc0
 8028d02:	d02b      	beq.n	8028d5c <HAL_RCCEx_PeriphCLKConfig+0x19fc>
 8028d04:	2bc0      	cmp	r3, #192	@ 0xc0
 8028d06:	d823      	bhi.n	8028d50 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8028d08:	2b80      	cmp	r3, #128	@ 0x80
 8028d0a:	d017      	beq.n	8028d3c <HAL_RCCEx_PeriphCLKConfig+0x19dc>
 8028d0c:	2b80      	cmp	r3, #128	@ 0x80
 8028d0e:	d81f      	bhi.n	8028d50 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8028d10:	2b00      	cmp	r3, #0
 8028d12:	d002      	beq.n	8028d1a <HAL_RCCEx_PeriphCLKConfig+0x19ba>
 8028d14:	2b40      	cmp	r3, #64	@ 0x40
 8028d16:	d007      	beq.n	8028d28 <HAL_RCCEx_PeriphCLKConfig+0x19c8>
 8028d18:	e01a      	b.n	8028d50 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8028d1a:	4bb0      	ldr	r3, [pc, #704]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8028d1e:	4aaf      	ldr	r2, [pc, #700]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028d20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8028d24:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8028d26:	e01a      	b.n	8028d5e <HAL_RCCEx_PeriphCLKConfig+0x19fe>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028d28:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028d2c:	3308      	adds	r3, #8
 8028d2e:	4618      	mov	r0, r3
 8028d30:	f003 f9c0 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028d34:	4603      	mov	r3, r0
 8028d36:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8028d3a:	e010      	b.n	8028d5e <HAL_RCCEx_PeriphCLKConfig+0x19fe>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028d3c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028d40:	3330      	adds	r3, #48	@ 0x30
 8028d42:	4618      	mov	r0, r3
 8028d44:	f003 fa4e 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028d48:	4603      	mov	r3, r0
 8028d4a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8028d4e:	e006      	b.n	8028d5e <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028d50:	2301      	movs	r3, #1
 8028d52:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028d56:	e002      	b.n	8028d5e <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 8028d58:	bf00      	nop
 8028d5a:	e000      	b.n	8028d5e <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 8028d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028d5e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028d62:	2b00      	cmp	r3, #0
 8028d64:	d10d      	bne.n	8028d82 <HAL_RCCEx_PeriphCLKConfig+0x1a22>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8028d66:	4b9d      	ldr	r3, [pc, #628]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028d68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8028d6c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8028d70:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028d74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8028d78:	4a98      	ldr	r2, [pc, #608]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028d7a:	430b      	orrs	r3, r1
 8028d7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8028d80:	e003      	b.n	8028d8a <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028d82:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028d86:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8028d8a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028d92:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8028d96:	633b      	str	r3, [r7, #48]	@ 0x30
 8028d98:	2300      	movs	r3, #0
 8028d9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8028d9c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8028da0:	460b      	mov	r3, r1
 8028da2:	4313      	orrs	r3, r2
 8028da4:	d055      	beq.n	8028e52 <HAL_RCCEx_PeriphCLKConfig+0x1af2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8028da6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028daa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8028dae:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8028db2:	d031      	beq.n	8028e18 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>
 8028db4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8028db8:	d82a      	bhi.n	8028e10 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 8028dba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8028dbe:	d02d      	beq.n	8028e1c <HAL_RCCEx_PeriphCLKConfig+0x1abc>
 8028dc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8028dc4:	d824      	bhi.n	8028e10 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 8028dc6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8028dca:	d029      	beq.n	8028e20 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
 8028dcc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8028dd0:	d81e      	bhi.n	8028e10 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 8028dd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8028dd6:	d011      	beq.n	8028dfc <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
 8028dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8028ddc:	d818      	bhi.n	8028e10 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 8028dde:	2b00      	cmp	r3, #0
 8028de0:	d020      	beq.n	8028e24 <HAL_RCCEx_PeriphCLKConfig+0x1ac4>
 8028de2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8028de6:	d113      	bne.n	8028e10 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028de8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028dec:	3308      	adds	r3, #8
 8028dee:	4618      	mov	r0, r3
 8028df0:	f003 f960 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028df4:	4603      	mov	r3, r0
 8028df6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8028dfa:	e014      	b.n	8028e26 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028dfc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028e00:	3330      	adds	r3, #48	@ 0x30
 8028e02:	4618      	mov	r0, r3
 8028e04:	f003 f9ee 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028e08:	4603      	mov	r3, r0
 8028e0a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8028e0e:	e00a      	b.n	8028e26 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028e10:	2301      	movs	r3, #1
 8028e12:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028e16:	e006      	b.n	8028e26 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8028e18:	bf00      	nop
 8028e1a:	e004      	b.n	8028e26 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8028e1c:	bf00      	nop
 8028e1e:	e002      	b.n	8028e26 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8028e20:	bf00      	nop
 8028e22:	e000      	b.n	8028e26 <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8028e24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028e26:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028e2a:	2b00      	cmp	r3, #0
 8028e2c:	d10d      	bne.n	8028e4a <HAL_RCCEx_PeriphCLKConfig+0x1aea>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8028e2e:	4b6b      	ldr	r3, [pc, #428]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8028e34:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8028e38:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028e3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8028e40:	4a66      	ldr	r2, [pc, #408]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028e42:	430b      	orrs	r3, r1
 8028e44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8028e48:	e003      	b.n	8028e52 <HAL_RCCEx_PeriphCLKConfig+0x1af2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028e4a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028e4e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8028e52:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028e5a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8028e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8028e60:	2300      	movs	r3, #0
 8028e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8028e64:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8028e68:	460b      	mov	r3, r1
 8028e6a:	4313      	orrs	r3, r2
 8028e6c:	d055      	beq.n	8028f1a <HAL_RCCEx_PeriphCLKConfig+0x1bba>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8028e6e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028e72:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8028e76:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8028e7a:	d031      	beq.n	8028ee0 <HAL_RCCEx_PeriphCLKConfig+0x1b80>
 8028e7c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8028e80:	d82a      	bhi.n	8028ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 8028e82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8028e86:	d02d      	beq.n	8028ee4 <HAL_RCCEx_PeriphCLKConfig+0x1b84>
 8028e88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8028e8c:	d824      	bhi.n	8028ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 8028e8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8028e92:	d029      	beq.n	8028ee8 <HAL_RCCEx_PeriphCLKConfig+0x1b88>
 8028e94:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8028e98:	d81e      	bhi.n	8028ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 8028e9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8028e9e:	d011      	beq.n	8028ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b64>
 8028ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8028ea4:	d818      	bhi.n	8028ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 8028ea6:	2b00      	cmp	r3, #0
 8028ea8:	d020      	beq.n	8028eec <HAL_RCCEx_PeriphCLKConfig+0x1b8c>
 8028eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8028eae:	d113      	bne.n	8028ed8 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028eb0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028eb4:	3308      	adds	r3, #8
 8028eb6:	4618      	mov	r0, r3
 8028eb8:	f003 f8fc 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028ebc:	4603      	mov	r3, r0
 8028ebe:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8028ec2:	e014      	b.n	8028eee <HAL_RCCEx_PeriphCLKConfig+0x1b8e>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028ec4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028ec8:	3330      	adds	r3, #48	@ 0x30
 8028eca:	4618      	mov	r0, r3
 8028ecc:	f003 f98a 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028ed0:	4603      	mov	r3, r0
 8028ed2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8028ed6:	e00a      	b.n	8028eee <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028ed8:	2301      	movs	r3, #1
 8028eda:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028ede:	e006      	b.n	8028eee <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8028ee0:	bf00      	nop
 8028ee2:	e004      	b.n	8028eee <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8028ee4:	bf00      	nop
 8028ee6:	e002      	b.n	8028eee <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8028ee8:	bf00      	nop
 8028eea:	e000      	b.n	8028eee <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8028eec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028eee:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028ef2:	2b00      	cmp	r3, #0
 8028ef4:	d10d      	bne.n	8028f12 <HAL_RCCEx_PeriphCLKConfig+0x1bb2>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8028ef6:	4b39      	ldr	r3, [pc, #228]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8028efc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8028f00:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028f04:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8028f08:	4934      	ldr	r1, [pc, #208]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028f0a:	4313      	orrs	r3, r2
 8028f0c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8028f10:	e003      	b.n	8028f1a <HAL_RCCEx_PeriphCLKConfig+0x1bba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028f12:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028f16:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8028f1a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028f22:	2100      	movs	r1, #0
 8028f24:	6239      	str	r1, [r7, #32]
 8028f26:	f003 0301 	and.w	r3, r3, #1
 8028f2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8028f2c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8028f30:	460b      	mov	r3, r1
 8028f32:	4313      	orrs	r3, r2
 8028f34:	d058      	beq.n	8028fe8 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8028f36:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028f3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8028f3e:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8028f42:	d031      	beq.n	8028fa8 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8028f44:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8028f48:	d82a      	bhi.n	8028fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8028f4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8028f4e:	d02d      	beq.n	8028fac <HAL_RCCEx_PeriphCLKConfig+0x1c4c>
 8028f50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8028f54:	d824      	bhi.n	8028fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8028f56:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8028f5a:	d029      	beq.n	8028fb0 <HAL_RCCEx_PeriphCLKConfig+0x1c50>
 8028f5c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8028f60:	d81e      	bhi.n	8028fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8028f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8028f66:	d011      	beq.n	8028f8c <HAL_RCCEx_PeriphCLKConfig+0x1c2c>
 8028f68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8028f6c:	d818      	bhi.n	8028fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8028f6e:	2b00      	cmp	r3, #0
 8028f70:	d020      	beq.n	8028fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c54>
 8028f72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8028f76:	d113      	bne.n	8028fa0 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8028f78:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028f7c:	3308      	adds	r3, #8
 8028f7e:	4618      	mov	r0, r3
 8028f80:	f003 f898 	bl	802c0b4 <RCCEx_PLL2_Config>
 8028f84:	4603      	mov	r3, r0
 8028f86:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8028f8a:	e014      	b.n	8028fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c56>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8028f8c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028f90:	3330      	adds	r3, #48	@ 0x30
 8028f92:	4618      	mov	r0, r3
 8028f94:	f003 f926 	bl	802c1e4 <RCCEx_PLL3_Config>
 8028f98:	4603      	mov	r3, r0
 8028f9a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8028f9e:	e00a      	b.n	8028fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8028fa0:	2301      	movs	r3, #1
 8028fa2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8028fa6:	e006      	b.n	8028fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 8028fa8:	bf00      	nop
 8028faa:	e004      	b.n	8028fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 8028fac:	bf00      	nop
 8028fae:	e002      	b.n	8028fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 8028fb0:	bf00      	nop
 8028fb2:	e000      	b.n	8028fb6 <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 8028fb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8028fb6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028fba:	2b00      	cmp	r3, #0
 8028fbc:	d110      	bne.n	8028fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c80>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8028fbe:	4b07      	ldr	r3, [pc, #28]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8028fc4:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8028fc8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028fcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8028fd0:	4902      	ldr	r1, [pc, #8]	@ (8028fdc <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8028fd2:	4313      	orrs	r3, r2
 8028fd4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8028fd8:	e006      	b.n	8028fe8 <HAL_RCCEx_PeriphCLKConfig+0x1c88>
 8028fda:	bf00      	nop
 8028fdc:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8028fe0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8028fe4:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8028fe8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8028fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028ff0:	2100      	movs	r1, #0
 8028ff2:	61b9      	str	r1, [r7, #24]
 8028ff4:	f003 0302 	and.w	r3, r3, #2
 8028ff8:	61fb      	str	r3, [r7, #28]
 8028ffa:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8028ffe:	460b      	mov	r3, r1
 8029000:	4313      	orrs	r3, r2
 8029002:	d03d      	beq.n	8029080 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8029004:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8029008:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802900c:	2b03      	cmp	r3, #3
 802900e:	d81c      	bhi.n	802904a <HAL_RCCEx_PeriphCLKConfig+0x1cea>
 8029010:	a201      	add	r2, pc, #4	@ (adr r2, 8029018 <HAL_RCCEx_PeriphCLKConfig+0x1cb8>)
 8029012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8029016:	bf00      	nop
 8029018:	08029053 	.word	0x08029053
 802901c:	08029029 	.word	0x08029029
 8029020:	08029037 	.word	0x08029037
 8029024:	08029053 	.word	0x08029053
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8029028:	4b6f      	ldr	r3, [pc, #444]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 802902a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802902c:	4a6e      	ldr	r2, [pc, #440]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 802902e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8029032:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8029034:	e00e      	b.n	8029054 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8029036:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802903a:	3308      	adds	r3, #8
 802903c:	4618      	mov	r0, r3
 802903e:	f003 f839 	bl	802c0b4 <RCCEx_PLL2_Config>
 8029042:	4603      	mov	r3, r0
 8029044:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8029048:	e004      	b.n	8029054 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 802904a:	2301      	movs	r3, #1
 802904c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8029050:	e000      	b.n	8029054 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
        break;
 8029052:	bf00      	nop
    }

    if (ret == HAL_OK)
 8029054:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8029058:	2b00      	cmp	r3, #0
 802905a:	d10d      	bne.n	8029078 <HAL_RCCEx_PeriphCLKConfig+0x1d18>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 802905c:	4b62      	ldr	r3, [pc, #392]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 802905e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8029062:	f023 0203 	bic.w	r2, r3, #3
 8029066:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802906a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802906e:	495e      	ldr	r1, [pc, #376]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8029070:	4313      	orrs	r3, r2
 8029072:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8029076:	e003      	b.n	8029080 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8029078:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802907c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8029080:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8029084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029088:	2100      	movs	r1, #0
 802908a:	6139      	str	r1, [r7, #16]
 802908c:	f003 0304 	and.w	r3, r3, #4
 8029090:	617b      	str	r3, [r7, #20]
 8029092:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8029096:	460b      	mov	r3, r1
 8029098:	4313      	orrs	r3, r2
 802909a:	d03a      	beq.n	8029112 <HAL_RCCEx_PeriphCLKConfig+0x1db2>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 802909c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80290a0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80290a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80290a8:	d00e      	beq.n	80290c8 <HAL_RCCEx_PeriphCLKConfig+0x1d68>
 80290aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80290ae:	d815      	bhi.n	80290dc <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
 80290b0:	2b00      	cmp	r3, #0
 80290b2:	d017      	beq.n	80290e4 <HAL_RCCEx_PeriphCLKConfig+0x1d84>
 80290b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80290b8:	d110      	bne.n	80290dc <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80290ba:	4b4b      	ldr	r3, [pc, #300]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80290bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80290be:	4a4a      	ldr	r2, [pc, #296]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80290c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80290c4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80290c6:	e00e      	b.n	80290e6 <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80290c8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80290cc:	3308      	adds	r3, #8
 80290ce:	4618      	mov	r0, r3
 80290d0:	f002 fff0 	bl	802c0b4 <RCCEx_PLL2_Config>
 80290d4:	4603      	mov	r3, r0
 80290d6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80290da:	e004      	b.n	80290e6 <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      default:
        ret = HAL_ERROR;
 80290dc:	2301      	movs	r3, #1
 80290de:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80290e2:	e000      	b.n	80290e6 <HAL_RCCEx_PeriphCLKConfig+0x1d86>
        break;
 80290e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80290e6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80290ea:	2b00      	cmp	r3, #0
 80290ec:	d10d      	bne.n	802910a <HAL_RCCEx_PeriphCLKConfig+0x1daa>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80290ee:	4b3e      	ldr	r3, [pc, #248]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80290f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80290f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80290f8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80290fc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8029100:	4939      	ldr	r1, [pc, #228]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8029102:	4313      	orrs	r3, r2
 8029104:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8029108:	e003      	b.n	8029112 <HAL_RCCEx_PeriphCLKConfig+0x1db2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 802910a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802910e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8029112:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8029116:	e9d3 2300 	ldrd	r2, r3, [r3]
 802911a:	2100      	movs	r1, #0
 802911c:	60b9      	str	r1, [r7, #8]
 802911e:	f003 0310 	and.w	r3, r3, #16
 8029122:	60fb      	str	r3, [r7, #12]
 8029124:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8029128:	460b      	mov	r3, r1
 802912a:	4313      	orrs	r3, r2
 802912c:	d038      	beq.n	80291a0 <HAL_RCCEx_PeriphCLKConfig+0x1e40>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 802912e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8029132:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8029136:	2b30      	cmp	r3, #48	@ 0x30
 8029138:	d01b      	beq.n	8029172 <HAL_RCCEx_PeriphCLKConfig+0x1e12>
 802913a:	2b30      	cmp	r3, #48	@ 0x30
 802913c:	d815      	bhi.n	802916a <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
 802913e:	2b10      	cmp	r3, #16
 8029140:	d002      	beq.n	8029148 <HAL_RCCEx_PeriphCLKConfig+0x1de8>
 8029142:	2b20      	cmp	r3, #32
 8029144:	d007      	beq.n	8029156 <HAL_RCCEx_PeriphCLKConfig+0x1df6>
 8029146:	e010      	b.n	802916a <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8029148:	4b27      	ldr	r3, [pc, #156]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 802914a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802914c:	4a26      	ldr	r2, [pc, #152]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 802914e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8029152:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8029154:	e00e      	b.n	8029174 <HAL_RCCEx_PeriphCLKConfig+0x1e14>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8029156:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802915a:	3330      	adds	r3, #48	@ 0x30
 802915c:	4618      	mov	r0, r3
 802915e:	f003 f841 	bl	802c1e4 <RCCEx_PLL3_Config>
 8029162:	4603      	mov	r3, r0
 8029164:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8029168:	e004      	b.n	8029174 <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 802916a:	2301      	movs	r3, #1
 802916c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8029170:	e000      	b.n	8029174 <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        break;
 8029172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8029174:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8029178:	2b00      	cmp	r3, #0
 802917a:	d10d      	bne.n	8029198 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 802917c:	4b1a      	ldr	r3, [pc, #104]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 802917e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8029182:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8029186:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 802918a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 802918e:	4916      	ldr	r1, [pc, #88]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8029190:	4313      	orrs	r3, r2
 8029192:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8029196:	e003      	b.n	80291a0 <HAL_RCCEx_PeriphCLKConfig+0x1e40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8029198:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 802919c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80291a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80291a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80291a8:	2100      	movs	r1, #0
 80291aa:	6039      	str	r1, [r7, #0]
 80291ac:	f003 0308 	and.w	r3, r3, #8
 80291b0:	607b      	str	r3, [r7, #4]
 80291b2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80291b6:	460b      	mov	r3, r1
 80291b8:	4313      	orrs	r3, r2
 80291ba:	d00c      	beq.n	80291d6 <HAL_RCCEx_PeriphCLKConfig+0x1e76>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80291bc:	4b0a      	ldr	r3, [pc, #40]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80291be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80291c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80291c6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80291ca:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80291ce:	4906      	ldr	r1, [pc, #24]	@ (80291e8 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 80291d0:	4313      	orrs	r3, r2
 80291d2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80291d6:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
}
 80291da:	4618      	mov	r0, r3
 80291dc:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 80291e0:	46bd      	mov	sp, r7
 80291e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80291e6:	bf00      	nop
 80291e8:	44020c00 	.word	0x44020c00

080291ec <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80291ec:	b480      	push	{r7}
 80291ee:	b08b      	sub	sp, #44	@ 0x2c
 80291f0:	af00      	add	r7, sp, #0
 80291f2:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80291f4:	4bad      	ldr	r3, [pc, #692]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80291f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80291f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80291fc:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80291fe:	4bab      	ldr	r3, [pc, #684]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8029202:	f003 0303 	and.w	r3, r3, #3
 8029206:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8029208:	4ba8      	ldr	r3, [pc, #672]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 802920a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802920c:	0a1b      	lsrs	r3, r3, #8
 802920e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8029212:	61bb      	str	r3, [r7, #24]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 8029214:	4ba5      	ldr	r3, [pc, #660]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8029218:	f003 0310 	and.w	r3, r3, #16
 802921c:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 802921e:	4ba3      	ldr	r3, [pc, #652]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8029222:	08db      	lsrs	r3, r3, #3
 8029224:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8029228:	697a      	ldr	r2, [r7, #20]
 802922a:	fb02 f303 	mul.w	r3, r2, r3
 802922e:	ee07 3a90 	vmov	s15, r3
 8029232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8029236:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 802923a:	69bb      	ldr	r3, [r7, #24]
 802923c:	2b00      	cmp	r3, #0
 802923e:	f000 8126 	beq.w	802948e <HAL_RCCEx_GetPLL1ClockFreq+0x2a2>
  {
    switch (pll1source)
 8029242:	69fb      	ldr	r3, [r7, #28]
 8029244:	2b03      	cmp	r3, #3
 8029246:	d053      	beq.n	80292f0 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
 8029248:	69fb      	ldr	r3, [r7, #28]
 802924a:	2b03      	cmp	r3, #3
 802924c:	d86f      	bhi.n	802932e <HAL_RCCEx_GetPLL1ClockFreq+0x142>
 802924e:	69fb      	ldr	r3, [r7, #28]
 8029250:	2b01      	cmp	r3, #1
 8029252:	d003      	beq.n	802925c <HAL_RCCEx_GetPLL1ClockFreq+0x70>
 8029254:	69fb      	ldr	r3, [r7, #28]
 8029256:	2b02      	cmp	r3, #2
 8029258:	d02b      	beq.n	80292b2 <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
 802925a:	e068      	b.n	802932e <HAL_RCCEx_GetPLL1ClockFreq+0x142>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802925c:	4b93      	ldr	r3, [pc, #588]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 802925e:	681b      	ldr	r3, [r3, #0]
 8029260:	08db      	lsrs	r3, r3, #3
 8029262:	f003 0303 	and.w	r3, r3, #3
 8029266:	4a92      	ldr	r2, [pc, #584]	@ (80294b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8029268:	fa22 f303 	lsr.w	r3, r2, r3
 802926c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 802926e:	68fb      	ldr	r3, [r7, #12]
 8029270:	ee07 3a90 	vmov	s15, r3
 8029274:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8029278:	69bb      	ldr	r3, [r7, #24]
 802927a:	ee07 3a90 	vmov	s15, r3
 802927e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8029282:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8029286:	6a3b      	ldr	r3, [r7, #32]
 8029288:	ee07 3a90 	vmov	s15, r3
 802928c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8029290:	ed97 6a04 	vldr	s12, [r7, #16]
 8029294:	eddf 5a87 	vldr	s11, [pc, #540]	@ 80294b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8029298:	eec6 7a25 	vdiv.f32	s15, s12, s11
 802929c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80292a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80292a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80292a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80292ac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80292b0:	e068      	b.n	8029384 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80292b2:	69bb      	ldr	r3, [r7, #24]
 80292b4:	ee07 3a90 	vmov	s15, r3
 80292b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80292bc:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 80294b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80292c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80292c4:	6a3b      	ldr	r3, [r7, #32]
 80292c6:	ee07 3a90 	vmov	s15, r3
 80292ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80292ce:	ed97 6a04 	vldr	s12, [r7, #16]
 80292d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80294b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 80292d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80292da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80292de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80292e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80292e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80292ea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80292ee:	e049      	b.n	8029384 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80292f0:	69bb      	ldr	r3, [r7, #24]
 80292f2:	ee07 3a90 	vmov	s15, r3
 80292f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80292fa:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80294bc <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80292fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8029302:	6a3b      	ldr	r3, [r7, #32]
 8029304:	ee07 3a90 	vmov	s15, r3
 8029308:	eef8 6a67 	vcvt.f32.u32	s13, s15
 802930c:	ed97 6a04 	vldr	s12, [r7, #16]
 8029310:	eddf 5a68 	vldr	s11, [pc, #416]	@ 80294b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8029314:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8029318:	ee76 7aa7 	vadd.f32	s15, s13, s15
 802931c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8029320:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8029324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8029328:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 802932c:	e02a      	b.n	8029384 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802932e:	4b5f      	ldr	r3, [pc, #380]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029330:	681b      	ldr	r3, [r3, #0]
 8029332:	08db      	lsrs	r3, r3, #3
 8029334:	f003 0303 	and.w	r3, r3, #3
 8029338:	4a5d      	ldr	r2, [pc, #372]	@ (80294b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 802933a:	fa22 f303 	lsr.w	r3, r2, r3
 802933e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8029340:	68fb      	ldr	r3, [r7, #12]
 8029342:	ee07 3a90 	vmov	s15, r3
 8029346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 802934a:	69bb      	ldr	r3, [r7, #24]
 802934c:	ee07 3a90 	vmov	s15, r3
 8029350:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8029354:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8029358:	6a3b      	ldr	r3, [r7, #32]
 802935a:	ee07 3a90 	vmov	s15, r3
 802935e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8029362:	ed97 6a04 	vldr	s12, [r7, #16]
 8029366:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80294b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 802936a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 802936e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8029372:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8029376:	ee77 7aa6 	vadd.f32	s15, s15, s13
 802937a:	ee67 7a27 	vmul.f32	s15, s14, s15
 802937e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8029382:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8029384:	4b49      	ldr	r3, [pc, #292]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029386:	681b      	ldr	r3, [r3, #0]
 8029388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802938c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8029390:	d121      	bne.n	80293d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8029392:	4b46      	ldr	r3, [pc, #280]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8029396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 802939a:	2b00      	cmp	r3, #0
 802939c:	d017      	beq.n	80293ce <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 802939e:	4b43      	ldr	r3, [pc, #268]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80293a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80293a2:	0a5b      	lsrs	r3, r3, #9
 80293a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80293a8:	ee07 3a90 	vmov	s15, r3
 80293ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80293b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80293b4:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80293b8:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80293bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80293c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80293c4:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80293c8:	687b      	ldr	r3, [r7, #4]
 80293ca:	601a      	str	r2, [r3, #0]
 80293cc:	e006      	b.n	80293dc <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80293ce:	687b      	ldr	r3, [r7, #4]
 80293d0:	2200      	movs	r2, #0
 80293d2:	601a      	str	r2, [r3, #0]
 80293d4:	e002      	b.n	80293dc <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80293d6:	687b      	ldr	r3, [r7, #4]
 80293d8:	2200      	movs	r2, #0
 80293da:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80293dc:	4b33      	ldr	r3, [pc, #204]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80293de:	681b      	ldr	r3, [r3, #0]
 80293e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80293e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80293e8:	d121      	bne.n	802942e <HAL_RCCEx_GetPLL1ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80293ea:	4b30      	ldr	r3, [pc, #192]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80293ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80293ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80293f2:	2b00      	cmp	r3, #0
 80293f4:	d017      	beq.n	8029426 <HAL_RCCEx_GetPLL1ClockFreq+0x23a>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80293f6:	4b2d      	ldr	r3, [pc, #180]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80293f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80293fa:	0c1b      	lsrs	r3, r3, #16
 80293fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8029400:	ee07 3a90 	vmov	s15, r3
 8029404:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8029408:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 802940c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8029410:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8029414:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8029418:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 802941c:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8029420:	687b      	ldr	r3, [r7, #4]
 8029422:	605a      	str	r2, [r3, #4]
 8029424:	e006      	b.n	8029434 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8029426:	687b      	ldr	r3, [r7, #4]
 8029428:	2200      	movs	r2, #0
 802942a:	605a      	str	r2, [r3, #4]
 802942c:	e002      	b.n	8029434 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 802942e:	687b      	ldr	r3, [r7, #4]
 8029430:	2200      	movs	r2, #0
 8029432:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8029434:	4b1d      	ldr	r3, [pc, #116]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029436:	681b      	ldr	r3, [r3, #0]
 8029438:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802943c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8029440:	d121      	bne.n	8029486 <HAL_RCCEx_GetPLL1ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8029442:	4b1a      	ldr	r3, [pc, #104]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8029446:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 802944a:	2b00      	cmp	r3, #0
 802944c:	d017      	beq.n	802947e <HAL_RCCEx_GetPLL1ClockFreq+0x292>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 802944e:	4b17      	ldr	r3, [pc, #92]	@ (80294ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8029450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8029452:	0e1b      	lsrs	r3, r3, #24
 8029454:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8029458:	ee07 3a90 	vmov	s15, r3
 802945c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8029460:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8029464:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8029468:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 802946c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8029470:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8029474:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8029478:	687b      	ldr	r3, [r7, #4]
 802947a:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 802947c:	e010      	b.n	80294a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 802947e:	687b      	ldr	r3, [r7, #4]
 8029480:	2200      	movs	r2, #0
 8029482:	609a      	str	r2, [r3, #8]
}
 8029484:	e00c      	b.n	80294a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8029486:	687b      	ldr	r3, [r7, #4]
 8029488:	2200      	movs	r2, #0
 802948a:	609a      	str	r2, [r3, #8]
}
 802948c:	e008      	b.n	80294a0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 802948e:	687b      	ldr	r3, [r7, #4]
 8029490:	2200      	movs	r2, #0
 8029492:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8029494:	687b      	ldr	r3, [r7, #4]
 8029496:	2200      	movs	r2, #0
 8029498:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 802949a:	687b      	ldr	r3, [r7, #4]
 802949c:	2200      	movs	r2, #0
 802949e:	609a      	str	r2, [r3, #8]
}
 80294a0:	bf00      	nop
 80294a2:	372c      	adds	r7, #44	@ 0x2c
 80294a4:	46bd      	mov	sp, r7
 80294a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80294aa:	4770      	bx	lr
 80294ac:	44020c00 	.word	0x44020c00
 80294b0:	03d09000 	.word	0x03d09000
 80294b4:	46000000 	.word	0x46000000
 80294b8:	4a742400 	.word	0x4a742400
 80294bc:	4bb71b00 	.word	0x4bb71b00

080294c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80294c0:	b480      	push	{r7}
 80294c2:	b08b      	sub	sp, #44	@ 0x2c
 80294c4:	af00      	add	r7, sp, #0
 80294c6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80294c8:	4bad      	ldr	r3, [pc, #692]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80294ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80294cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80294d0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80294d2:	4bab      	ldr	r3, [pc, #684]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80294d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80294d6:	f003 0303 	and.w	r3, r3, #3
 80294da:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80294dc:	4ba8      	ldr	r3, [pc, #672]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80294de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80294e0:	0a1b      	lsrs	r3, r3, #8
 80294e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80294e6:	61bb      	str	r3, [r7, #24]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 80294e8:	4ba5      	ldr	r3, [pc, #660]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80294ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80294ec:	f003 0310 	and.w	r3, r3, #16
 80294f0:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80294f2:	4ba3      	ldr	r3, [pc, #652]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80294f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80294f6:	08db      	lsrs	r3, r3, #3
 80294f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80294fc:	697a      	ldr	r2, [r7, #20]
 80294fe:	fb02 f303 	mul.w	r3, r2, r3
 8029502:	ee07 3a90 	vmov	s15, r3
 8029506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 802950a:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 802950e:	69bb      	ldr	r3, [r7, #24]
 8029510:	2b00      	cmp	r3, #0
 8029512:	f000 8126 	beq.w	8029762 <HAL_RCCEx_GetPLL2ClockFreq+0x2a2>
  {
    switch (pll2source)
 8029516:	69fb      	ldr	r3, [r7, #28]
 8029518:	2b03      	cmp	r3, #3
 802951a:	d053      	beq.n	80295c4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
 802951c:	69fb      	ldr	r3, [r7, #28]
 802951e:	2b03      	cmp	r3, #3
 8029520:	d86f      	bhi.n	8029602 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
 8029522:	69fb      	ldr	r3, [r7, #28]
 8029524:	2b01      	cmp	r3, #1
 8029526:	d003      	beq.n	8029530 <HAL_RCCEx_GetPLL2ClockFreq+0x70>
 8029528:	69fb      	ldr	r3, [r7, #28]
 802952a:	2b02      	cmp	r3, #2
 802952c:	d02b      	beq.n	8029586 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
 802952e:	e068      	b.n	8029602 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8029530:	4b93      	ldr	r3, [pc, #588]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8029532:	681b      	ldr	r3, [r3, #0]
 8029534:	08db      	lsrs	r3, r3, #3
 8029536:	f003 0303 	and.w	r3, r3, #3
 802953a:	4a92      	ldr	r2, [pc, #584]	@ (8029784 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 802953c:	fa22 f303 	lsr.w	r3, r2, r3
 8029540:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8029542:	68fb      	ldr	r3, [r7, #12]
 8029544:	ee07 3a90 	vmov	s15, r3
 8029548:	eef8 6a67 	vcvt.f32.u32	s13, s15
 802954c:	69bb      	ldr	r3, [r7, #24]
 802954e:	ee07 3a90 	vmov	s15, r3
 8029552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8029556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 802955a:	6a3b      	ldr	r3, [r7, #32]
 802955c:	ee07 3a90 	vmov	s15, r3
 8029560:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8029564:	ed97 6a04 	vldr	s12, [r7, #16]
 8029568:	eddf 5a87 	vldr	s11, [pc, #540]	@ 8029788 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 802956c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8029570:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8029574:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8029578:	ee77 7aa6 	vadd.f32	s15, s15, s13
 802957c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8029580:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8029584:	e068      	b.n	8029658 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8029586:	69bb      	ldr	r3, [r7, #24]
 8029588:	ee07 3a90 	vmov	s15, r3
 802958c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8029590:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 802978c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8029594:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8029598:	6a3b      	ldr	r3, [r7, #32]
 802959a:	ee07 3a90 	vmov	s15, r3
 802959e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80295a2:	ed97 6a04 	vldr	s12, [r7, #16]
 80295a6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8029788 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80295aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80295ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80295b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80295b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80295ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80295be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80295c2:	e049      	b.n	8029658 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80295c4:	69bb      	ldr	r3, [r7, #24]
 80295c6:	ee07 3a90 	vmov	s15, r3
 80295ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80295ce:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8029790 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 80295d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80295d6:	6a3b      	ldr	r3, [r7, #32]
 80295d8:	ee07 3a90 	vmov	s15, r3
 80295dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80295e0:	ed97 6a04 	vldr	s12, [r7, #16]
 80295e4:	eddf 5a68 	vldr	s11, [pc, #416]	@ 8029788 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80295e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80295ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80295f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80295f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80295f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80295fc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8029600:	e02a      	b.n	8029658 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8029602:	4b5f      	ldr	r3, [pc, #380]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8029604:	681b      	ldr	r3, [r3, #0]
 8029606:	08db      	lsrs	r3, r3, #3
 8029608:	f003 0303 	and.w	r3, r3, #3
 802960c:	4a5d      	ldr	r2, [pc, #372]	@ (8029784 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 802960e:	fa22 f303 	lsr.w	r3, r2, r3
 8029612:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8029614:	68fb      	ldr	r3, [r7, #12]
 8029616:	ee07 3a90 	vmov	s15, r3
 802961a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 802961e:	69bb      	ldr	r3, [r7, #24]
 8029620:	ee07 3a90 	vmov	s15, r3
 8029624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8029628:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 802962c:	6a3b      	ldr	r3, [r7, #32]
 802962e:	ee07 3a90 	vmov	s15, r3
 8029632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8029636:	ed97 6a04 	vldr	s12, [r7, #16]
 802963a:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8029788 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 802963e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8029642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8029646:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 802964a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 802964e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8029652:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8029656:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8029658:	4b49      	ldr	r3, [pc, #292]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 802965a:	681b      	ldr	r3, [r3, #0]
 802965c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8029660:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8029664:	d121      	bne.n	80296aa <HAL_RCCEx_GetPLL2ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8029666:	4b46      	ldr	r3, [pc, #280]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8029668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802966a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 802966e:	2b00      	cmp	r3, #0
 8029670:	d017      	beq.n	80296a2 <HAL_RCCEx_GetPLL2ClockFreq+0x1e2>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8029672:	4b43      	ldr	r3, [pc, #268]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8029674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8029676:	0a5b      	lsrs	r3, r3, #9
 8029678:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 802967c:	ee07 3a90 	vmov	s15, r3
 8029680:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8029684:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8029688:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 802968c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8029690:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8029694:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8029698:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 802969c:	687b      	ldr	r3, [r7, #4]
 802969e:	601a      	str	r2, [r3, #0]
 80296a0:	e006      	b.n	80296b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80296a2:	687b      	ldr	r3, [r7, #4]
 80296a4:	2200      	movs	r2, #0
 80296a6:	601a      	str	r2, [r3, #0]
 80296a8:	e002      	b.n	80296b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80296aa:	687b      	ldr	r3, [r7, #4]
 80296ac:	2200      	movs	r2, #0
 80296ae:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80296b0:	4b33      	ldr	r3, [pc, #204]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80296b2:	681b      	ldr	r3, [r3, #0]
 80296b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80296b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80296bc:	d121      	bne.n	8029702 <HAL_RCCEx_GetPLL2ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80296be:	4b30      	ldr	r3, [pc, #192]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80296c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80296c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80296c6:	2b00      	cmp	r3, #0
 80296c8:	d017      	beq.n	80296fa <HAL_RCCEx_GetPLL2ClockFreq+0x23a>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80296ca:	4b2d      	ldr	r3, [pc, #180]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80296cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80296ce:	0c1b      	lsrs	r3, r3, #16
 80296d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80296d4:	ee07 3a90 	vmov	s15, r3
 80296d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80296dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80296e0:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80296e4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80296e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80296ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80296f0:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80296f4:	687b      	ldr	r3, [r7, #4]
 80296f6:	605a      	str	r2, [r3, #4]
 80296f8:	e006      	b.n	8029708 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80296fa:	687b      	ldr	r3, [r7, #4]
 80296fc:	2200      	movs	r2, #0
 80296fe:	605a      	str	r2, [r3, #4]
 8029700:	e002      	b.n	8029708 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8029702:	687b      	ldr	r3, [r7, #4]
 8029704:	2200      	movs	r2, #0
 8029706:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8029708:	4b1d      	ldr	r3, [pc, #116]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 802970a:	681b      	ldr	r3, [r3, #0]
 802970c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8029710:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8029714:	d121      	bne.n	802975a <HAL_RCCEx_GetPLL2ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8029716:	4b1a      	ldr	r3, [pc, #104]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8029718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802971a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 802971e:	2b00      	cmp	r3, #0
 8029720:	d017      	beq.n	8029752 <HAL_RCCEx_GetPLL2ClockFreq+0x292>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8029722:	4b17      	ldr	r3, [pc, #92]	@ (8029780 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8029724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8029726:	0e1b      	lsrs	r3, r3, #24
 8029728:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 802972c:	ee07 3a90 	vmov	s15, r3
 8029730:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8029734:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8029738:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 802973c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8029740:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8029744:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8029748:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 802974c:	687b      	ldr	r3, [r7, #4]
 802974e:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8029750:	e010      	b.n	8029774 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8029752:	687b      	ldr	r3, [r7, #4]
 8029754:	2200      	movs	r2, #0
 8029756:	609a      	str	r2, [r3, #8]
}
 8029758:	e00c      	b.n	8029774 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 802975a:	687b      	ldr	r3, [r7, #4]
 802975c:	2200      	movs	r2, #0
 802975e:	609a      	str	r2, [r3, #8]
}
 8029760:	e008      	b.n	8029774 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8029762:	687b      	ldr	r3, [r7, #4]
 8029764:	2200      	movs	r2, #0
 8029766:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8029768:	687b      	ldr	r3, [r7, #4]
 802976a:	2200      	movs	r2, #0
 802976c:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 802976e:	687b      	ldr	r3, [r7, #4]
 8029770:	2200      	movs	r2, #0
 8029772:	609a      	str	r2, [r3, #8]
}
 8029774:	bf00      	nop
 8029776:	372c      	adds	r7, #44	@ 0x2c
 8029778:	46bd      	mov	sp, r7
 802977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802977e:	4770      	bx	lr
 8029780:	44020c00 	.word	0x44020c00
 8029784:	03d09000 	.word	0x03d09000
 8029788:	46000000 	.word	0x46000000
 802978c:	4a742400 	.word	0x4a742400
 8029790:	4bb71b00 	.word	0x4bb71b00

08029794 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8029794:	b480      	push	{r7}
 8029796:	b08b      	sub	sp, #44	@ 0x2c
 8029798:	af00      	add	r7, sp, #0
 802979a:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 802979c:	4bad      	ldr	r3, [pc, #692]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 802979e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80297a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80297a4:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80297a6:	4bab      	ldr	r3, [pc, #684]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80297a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80297aa:	f003 0303 	and.w	r3, r3, #3
 80297ae:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 80297b0:	4ba8      	ldr	r3, [pc, #672]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80297b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80297b4:	0a1b      	lsrs	r3, r3, #8
 80297b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80297ba:	61bb      	str	r3, [r7, #24]
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 80297bc:	4ba5      	ldr	r3, [pc, #660]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80297be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80297c0:	f003 0310 	and.w	r3, r3, #16
 80297c4:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80297c6:	4ba3      	ldr	r3, [pc, #652]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80297c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80297ca:	08db      	lsrs	r3, r3, #3
 80297cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80297d0:	697a      	ldr	r2, [r7, #20]
 80297d2:	fb02 f303 	mul.w	r3, r2, r3
 80297d6:	ee07 3a90 	vmov	s15, r3
 80297da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80297de:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80297e2:	69bb      	ldr	r3, [r7, #24]
 80297e4:	2b00      	cmp	r3, #0
 80297e6:	f000 8126 	beq.w	8029a36 <HAL_RCCEx_GetPLL3ClockFreq+0x2a2>
  {
    switch (pll3source)
 80297ea:	69fb      	ldr	r3, [r7, #28]
 80297ec:	2b03      	cmp	r3, #3
 80297ee:	d053      	beq.n	8029898 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
 80297f0:	69fb      	ldr	r3, [r7, #28]
 80297f2:	2b03      	cmp	r3, #3
 80297f4:	d86f      	bhi.n	80298d6 <HAL_RCCEx_GetPLL3ClockFreq+0x142>
 80297f6:	69fb      	ldr	r3, [r7, #28]
 80297f8:	2b01      	cmp	r3, #1
 80297fa:	d003      	beq.n	8029804 <HAL_RCCEx_GetPLL3ClockFreq+0x70>
 80297fc:	69fb      	ldr	r3, [r7, #28]
 80297fe:	2b02      	cmp	r3, #2
 8029800:	d02b      	beq.n	802985a <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
 8029802:	e068      	b.n	80298d6 <HAL_RCCEx_GetPLL3ClockFreq+0x142>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8029804:	4b93      	ldr	r3, [pc, #588]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8029806:	681b      	ldr	r3, [r3, #0]
 8029808:	08db      	lsrs	r3, r3, #3
 802980a:	f003 0303 	and.w	r3, r3, #3
 802980e:	4a92      	ldr	r2, [pc, #584]	@ (8029a58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8029810:	fa22 f303 	lsr.w	r3, r2, r3
 8029814:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8029816:	68fb      	ldr	r3, [r7, #12]
 8029818:	ee07 3a90 	vmov	s15, r3
 802981c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8029820:	69bb      	ldr	r3, [r7, #24]
 8029822:	ee07 3a90 	vmov	s15, r3
 8029826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 802982a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 802982e:	6a3b      	ldr	r3, [r7, #32]
 8029830:	ee07 3a90 	vmov	s15, r3
 8029834:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8029838:	ed97 6a04 	vldr	s12, [r7, #16]
 802983c:	eddf 5a87 	vldr	s11, [pc, #540]	@ 8029a5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8029840:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8029844:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8029848:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 802984c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8029850:	ee67 7a27 	vmul.f32	s15, s14, s15
 8029854:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8029858:	e068      	b.n	802992c <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 802985a:	69bb      	ldr	r3, [r7, #24]
 802985c:	ee07 3a90 	vmov	s15, r3
 8029860:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8029864:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8029a60 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8029868:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 802986c:	6a3b      	ldr	r3, [r7, #32]
 802986e:	ee07 3a90 	vmov	s15, r3
 8029872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8029876:	ed97 6a04 	vldr	s12, [r7, #16]
 802987a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8029a5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 802987e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8029882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8029886:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 802988a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 802988e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8029892:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8029896:	e049      	b.n	802992c <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8029898:	69bb      	ldr	r3, [r7, #24]
 802989a:	ee07 3a90 	vmov	s15, r3
 802989e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80298a2:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8029a64 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 80298a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80298aa:	6a3b      	ldr	r3, [r7, #32]
 80298ac:	ee07 3a90 	vmov	s15, r3
 80298b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80298b4:	ed97 6a04 	vldr	s12, [r7, #16]
 80298b8:	eddf 5a68 	vldr	s11, [pc, #416]	@ 8029a5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 80298bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80298c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80298c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80298c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80298cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80298d0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80298d4:	e02a      	b.n	802992c <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80298d6:	4b5f      	ldr	r3, [pc, #380]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80298d8:	681b      	ldr	r3, [r3, #0]
 80298da:	08db      	lsrs	r3, r3, #3
 80298dc:	f003 0303 	and.w	r3, r3, #3
 80298e0:	4a5d      	ldr	r2, [pc, #372]	@ (8029a58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80298e2:	fa22 f303 	lsr.w	r3, r2, r3
 80298e6:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80298e8:	68fb      	ldr	r3, [r7, #12]
 80298ea:	ee07 3a90 	vmov	s15, r3
 80298ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80298f2:	69bb      	ldr	r3, [r7, #24]
 80298f4:	ee07 3a90 	vmov	s15, r3
 80298f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80298fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8029900:	6a3b      	ldr	r3, [r7, #32]
 8029902:	ee07 3a90 	vmov	s15, r3
 8029906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 802990a:	ed97 6a04 	vldr	s12, [r7, #16]
 802990e:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8029a5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
 8029912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8029916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 802991a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 802991e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8029922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8029926:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 802992a:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 802992c:	4b49      	ldr	r3, [pc, #292]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 802992e:	681b      	ldr	r3, [r3, #0]
 8029930:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8029934:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8029938:	d121      	bne.n	802997e <HAL_RCCEx_GetPLL3ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 802993a:	4b46      	ldr	r3, [pc, #280]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 802993c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802993e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8029942:	2b00      	cmp	r3, #0
 8029944:	d017      	beq.n	8029976 <HAL_RCCEx_GetPLL3ClockFreq+0x1e2>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8029946:	4b43      	ldr	r3, [pc, #268]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8029948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802994a:	0a5b      	lsrs	r3, r3, #9
 802994c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8029950:	ee07 3a90 	vmov	s15, r3
 8029954:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8029958:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 802995c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8029960:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8029964:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8029968:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 802996c:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8029970:	687b      	ldr	r3, [r7, #4]
 8029972:	601a      	str	r2, [r3, #0]
 8029974:	e006      	b.n	8029984 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8029976:	687b      	ldr	r3, [r7, #4]
 8029978:	2200      	movs	r2, #0
 802997a:	601a      	str	r2, [r3, #0]
 802997c:	e002      	b.n	8029984 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 802997e:	687b      	ldr	r3, [r7, #4]
 8029980:	2200      	movs	r2, #0
 8029982:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8029984:	4b33      	ldr	r3, [pc, #204]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8029986:	681b      	ldr	r3, [r3, #0]
 8029988:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802998c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8029990:	d121      	bne.n	80299d6 <HAL_RCCEx_GetPLL3ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8029992:	4b30      	ldr	r3, [pc, #192]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 8029994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8029996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802999a:	2b00      	cmp	r3, #0
 802999c:	d017      	beq.n	80299ce <HAL_RCCEx_GetPLL3ClockFreq+0x23a>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 802999e:	4b2d      	ldr	r3, [pc, #180]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80299a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80299a2:	0c1b      	lsrs	r3, r3, #16
 80299a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80299a8:	ee07 3a90 	vmov	s15, r3
 80299ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 80299b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80299b4:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80299b8:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80299bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80299c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80299c4:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 80299c8:	687b      	ldr	r3, [r7, #4]
 80299ca:	605a      	str	r2, [r3, #4]
 80299cc:	e006      	b.n	80299dc <HAL_RCCEx_GetPLL3ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80299ce:	687b      	ldr	r3, [r7, #4]
 80299d0:	2200      	movs	r2, #0
 80299d2:	605a      	str	r2, [r3, #4]
 80299d4:	e002      	b.n	80299dc <HAL_RCCEx_GetPLL3ClockFreq+0x248>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80299d6:	687b      	ldr	r3, [r7, #4]
 80299d8:	2200      	movs	r2, #0
 80299da:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80299dc:	4b1d      	ldr	r3, [pc, #116]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80299de:	681b      	ldr	r3, [r3, #0]
 80299e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80299e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80299e8:	d121      	bne.n	8029a2e <HAL_RCCEx_GetPLL3ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80299ea:	4b1a      	ldr	r3, [pc, #104]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80299ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80299ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80299f2:	2b00      	cmp	r3, #0
 80299f4:	d017      	beq.n	8029a26 <HAL_RCCEx_GetPLL3ClockFreq+0x292>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80299f6:	4b17      	ldr	r3, [pc, #92]	@ (8029a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
 80299f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80299fa:	0e1b      	lsrs	r3, r3, #24
 80299fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8029a00:	ee07 3a90 	vmov	s15, r3
 8029a04:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8029a08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8029a0c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8029a10:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8029a14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8029a18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8029a1c:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8029a20:	687b      	ldr	r3, [r7, #4]
 8029a22:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8029a24:	e010      	b.n	8029a48 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8029a26:	687b      	ldr	r3, [r7, #4]
 8029a28:	2200      	movs	r2, #0
 8029a2a:	609a      	str	r2, [r3, #8]
}
 8029a2c:	e00c      	b.n	8029a48 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8029a2e:	687b      	ldr	r3, [r7, #4]
 8029a30:	2200      	movs	r2, #0
 8029a32:	609a      	str	r2, [r3, #8]
}
 8029a34:	e008      	b.n	8029a48 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8029a36:	687b      	ldr	r3, [r7, #4]
 8029a38:	2200      	movs	r2, #0
 8029a3a:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8029a3c:	687b      	ldr	r3, [r7, #4]
 8029a3e:	2200      	movs	r2, #0
 8029a40:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8029a42:	687b      	ldr	r3, [r7, #4]
 8029a44:	2200      	movs	r2, #0
 8029a46:	609a      	str	r2, [r3, #8]
}
 8029a48:	bf00      	nop
 8029a4a:	372c      	adds	r7, #44	@ 0x2c
 8029a4c:	46bd      	mov	sp, r7
 8029a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a52:	4770      	bx	lr
 8029a54:	44020c00 	.word	0x44020c00
 8029a58:	03d09000 	.word	0x03d09000
 8029a5c:	46000000 	.word	0x46000000
 8029a60:	4a742400 	.word	0x4a742400
 8029a64:	4bb71b00 	.word	0x4bb71b00

08029a68 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8029a68:	b590      	push	{r4, r7, lr}
 8029a6a:	b08f      	sub	sp, #60	@ 0x3c
 8029a6c:	af00      	add	r7, sp, #0
 8029a6e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8029a72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029a76:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8029a7a:	4321      	orrs	r1, r4
 8029a7c:	d150      	bne.n	8029b20 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8029a7e:	4b26      	ldr	r3, [pc, #152]	@ (8029b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8029a80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8029a84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8029a88:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8029a8a:	4b23      	ldr	r3, [pc, #140]	@ (8029b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8029a8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8029a90:	f003 0302 	and.w	r3, r3, #2
 8029a94:	2b02      	cmp	r3, #2
 8029a96:	d108      	bne.n	8029aaa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8029a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029a9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8029a9e:	d104      	bne.n	8029aaa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8029aa0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8029aa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8029aa6:	f002 baf6 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8029aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8029b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8029aac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8029ab0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8029ab4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8029ab8:	d108      	bne.n	8029acc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8029aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029abc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8029ac0:	d104      	bne.n	8029acc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8029ac2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8029ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8029ac8:	f002 bae5 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8029acc:	4b12      	ldr	r3, [pc, #72]	@ (8029b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8029ace:	681b      	ldr	r3, [r3, #0]
 8029ad0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8029ad4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8029ad8:	d119      	bne.n	8029b0e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8029ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8029adc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8029ae0:	d115      	bne.n	8029b0e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8029ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8029b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8029ae4:	69db      	ldr	r3, [r3, #28]
 8029ae6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8029aea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8029aee:	d30a      	bcc.n	8029b06 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8029af0:	4b09      	ldr	r3, [pc, #36]	@ (8029b18 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8029af2:	69db      	ldr	r3, [r3, #28]
 8029af4:	0a1b      	lsrs	r3, r3, #8
 8029af6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8029afa:	4a08      	ldr	r2, [pc, #32]	@ (8029b1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8029afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8029b00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8029b02:	f002 bac8 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
      }
      else
      {
        frequency = 0U;
 8029b06:	2300      	movs	r3, #0
 8029b08:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8029b0a:	f002 bac4 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8029b0e:	2300      	movs	r3, #0
 8029b10:	637b      	str	r3, [r7, #52]	@ 0x34
 8029b12:	f002 bac0 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 8029b16:	bf00      	nop
 8029b18:	44020c00 	.word	0x44020c00
 8029b1c:	016e3600 	.word	0x016e3600
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8029b20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b24:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8029b28:	ea50 0104 	orrs.w	r1, r0, r4
 8029b2c:	f001 8242 	beq.w	802afb4 <HAL_RCCEx_GetPeriphCLKFreq+0x154c>
 8029b30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b34:	2801      	cmp	r0, #1
 8029b36:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8029b3a:	f082 82a9 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029b3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b42:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8029b46:	ea50 0104 	orrs.w	r1, r0, r4
 8029b4a:	f001 8139 	beq.w	802adc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
 8029b4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b52:	2801      	cmp	r0, #1
 8029b54:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8029b58:	f082 829a 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029b5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b60:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8029b64:	ea50 0104 	orrs.w	r1, r0, r4
 8029b68:	f001 85ce 	beq.w	802b708 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca0>
 8029b6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b70:	2801      	cmp	r0, #1
 8029b72:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8029b76:	f082 828b 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029b7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b7e:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8029b82:	ea50 0104 	orrs.w	r1, r0, r4
 8029b86:	f001 8518 	beq.w	802b5ba <HAL_RCCEx_GetPeriphCLKFreq+0x1b52>
 8029b8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b8e:	2801      	cmp	r0, #1
 8029b90:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8029b94:	f082 827c 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029b98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029b9c:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8029ba0:	ea50 0104 	orrs.w	r1, r0, r4
 8029ba4:	f001 846a 	beq.w	802b47c <HAL_RCCEx_GetPeriphCLKFreq+0x1a14>
 8029ba8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029bac:	2801      	cmp	r0, #1
 8029bae:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8029bb2:	f082 826d 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029bb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029bba:	f1a1 0420 	sub.w	r4, r1, #32
 8029bbe:	ea50 0104 	orrs.w	r1, r0, r4
 8029bc2:	f001 83b4 	beq.w	802b32e <HAL_RCCEx_GetPeriphCLKFreq+0x18c6>
 8029bc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029bca:	2801      	cmp	r0, #1
 8029bcc:	f171 0120 	sbcs.w	r1, r1, #32
 8029bd0:	f082 825e 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029bd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029bd8:	f1a1 0410 	sub.w	r4, r1, #16
 8029bdc:	ea50 0104 	orrs.w	r1, r0, r4
 8029be0:	f002 8222 	beq.w	802c028 <HAL_RCCEx_GetPeriphCLKFreq+0x25c0>
 8029be4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029be8:	2801      	cmp	r0, #1
 8029bea:	f171 0110 	sbcs.w	r1, r1, #16
 8029bee:	f082 824f 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029bf2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029bf6:	f1a1 0408 	sub.w	r4, r1, #8
 8029bfa:	ea50 0104 	orrs.w	r1, r0, r4
 8029bfe:	f002 8198 	beq.w	802bf32 <HAL_RCCEx_GetPeriphCLKFreq+0x24ca>
 8029c02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c06:	2801      	cmp	r0, #1
 8029c08:	f171 0108 	sbcs.w	r1, r1, #8
 8029c0c:	f082 8240 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029c10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c14:	1f0c      	subs	r4, r1, #4
 8029c16:	ea50 0104 	orrs.w	r1, r0, r4
 8029c1a:	f001 8614 	beq.w	802b846 <HAL_RCCEx_GetPeriphCLKFreq+0x1dde>
 8029c1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c22:	2801      	cmp	r0, #1
 8029c24:	f171 0104 	sbcs.w	r1, r1, #4
 8029c28:	f082 8232 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029c2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c30:	1e8c      	subs	r4, r1, #2
 8029c32:	ea50 0104 	orrs.w	r1, r0, r4
 8029c36:	f002 810f 	beq.w	802be58 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8029c3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c3e:	2801      	cmp	r0, #1
 8029c40:	f171 0102 	sbcs.w	r1, r1, #2
 8029c44:	f082 8224 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029c48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c4c:	1e4c      	subs	r4, r1, #1
 8029c4e:	ea50 0104 	orrs.w	r1, r0, r4
 8029c52:	f002 809a 	beq.w	802bd8a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8029c56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c5a:	2801      	cmp	r0, #1
 8029c5c:	f171 0101 	sbcs.w	r1, r1, #1
 8029c60:	f082 8216 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029c64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c68:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8029c6c:	4321      	orrs	r1, r4
 8029c6e:	f002 8025 	beq.w	802bcbc <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8029c72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c76:	4cd6      	ldr	r4, [pc, #856]	@ (8029fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>)
 8029c78:	42a0      	cmp	r0, r4
 8029c7a:	f171 0100 	sbcs.w	r1, r1, #0
 8029c7e:	f082 8207 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029c82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c86:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8029c8a:	4321      	orrs	r1, r4
 8029c8c:	f001 87a5 	beq.w	802bbda <HAL_RCCEx_GetPeriphCLKFreq+0x2172>
 8029c90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029c94:	4ccf      	ldr	r4, [pc, #828]	@ (8029fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8029c96:	42a0      	cmp	r0, r4
 8029c98:	f171 0100 	sbcs.w	r1, r1, #0
 8029c9c:	f082 81f8 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029ca0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029ca4:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8029ca8:	4321      	orrs	r1, r4
 8029caa:	f001 871d 	beq.w	802bae8 <HAL_RCCEx_GetPeriphCLKFreq+0x2080>
 8029cae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029cb2:	4cc9      	ldr	r4, [pc, #804]	@ (8029fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8029cb4:	42a0      	cmp	r0, r4
 8029cb6:	f171 0100 	sbcs.w	r1, r1, #0
 8029cba:	f082 81e9 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029cbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029cc2:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8029cc6:	4321      	orrs	r1, r4
 8029cc8:	f001 8666 	beq.w	802b998 <HAL_RCCEx_GetPeriphCLKFreq+0x1f30>
 8029ccc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029cd0:	4cc2      	ldr	r4, [pc, #776]	@ (8029fdc <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8029cd2:	42a0      	cmp	r0, r4
 8029cd4:	f171 0100 	sbcs.w	r1, r1, #0
 8029cd8:	f082 81da 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029cdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029ce0:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8029ce4:	4321      	orrs	r1, r4
 8029ce6:	f001 85de 	beq.w	802b8a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3e>
 8029cea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029cee:	4cbc      	ldr	r4, [pc, #752]	@ (8029fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8029cf0:	42a0      	cmp	r0, r4
 8029cf2:	f171 0100 	sbcs.w	r1, r1, #0
 8029cf6:	f082 81cb 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029cfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029cfe:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8029d02:	4321      	orrs	r1, r4
 8029d04:	f002 814a 	beq.w	802bf9c <HAL_RCCEx_GetPeriphCLKFreq+0x2534>
 8029d08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d0c:	4cb5      	ldr	r4, [pc, #724]	@ (8029fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8029d0e:	42a0      	cmp	r0, r4
 8029d10:	f171 0100 	sbcs.w	r1, r1, #0
 8029d14:	f082 81bc 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d1c:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8029d20:	4321      	orrs	r1, r4
 8029d22:	f000 826b 	beq.w	802a1fc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8029d26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d2a:	4caf      	ldr	r4, [pc, #700]	@ (8029fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8029d2c:	42a0      	cmp	r0, r4
 8029d2e:	f171 0100 	sbcs.w	r1, r1, #0
 8029d32:	f082 81ad 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029d36:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d3a:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8029d3e:	4321      	orrs	r1, r4
 8029d40:	f000 87e9 	beq.w	802ad16 <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 8029d44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d48:	4ca8      	ldr	r4, [pc, #672]	@ (8029fec <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8029d4a:	42a0      	cmp	r0, r4
 8029d4c:	f171 0100 	sbcs.w	r1, r1, #0
 8029d50:	f082 819e 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029d54:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d58:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8029d5c:	4321      	orrs	r1, r4
 8029d5e:	f000 81ce 	beq.w	802a0fe <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8029d62:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d66:	4ca2      	ldr	r4, [pc, #648]	@ (8029ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8029d68:	42a0      	cmp	r0, r4
 8029d6a:	f171 0100 	sbcs.w	r1, r1, #0
 8029d6e:	f082 818f 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029d72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d76:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8029d7a:	4321      	orrs	r1, r4
 8029d7c:	f000 8140 	beq.w	802a000 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8029d80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d84:	4c9b      	ldr	r4, [pc, #620]	@ (8029ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8029d86:	42a0      	cmp	r0, r4
 8029d88:	f171 0100 	sbcs.w	r1, r1, #0
 8029d8c:	f082 8180 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029d90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029d94:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8029d98:	4321      	orrs	r1, r4
 8029d9a:	f001 8229 	beq.w	802b1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1788>
 8029d9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029da2:	4c95      	ldr	r4, [pc, #596]	@ (8029ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8029da4:	42a0      	cmp	r0, r4
 8029da6:	f171 0100 	sbcs.w	r1, r1, #0
 8029daa:	f082 8171 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029dae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029db2:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8029db6:	4321      	orrs	r1, r4
 8029db8:	f001 8173 	beq.w	802b0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x163a>
 8029dbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029dc0:	4c8e      	ldr	r4, [pc, #568]	@ (8029ffc <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8029dc2:	42a0      	cmp	r0, r4
 8029dc4:	f171 0100 	sbcs.w	r1, r1, #0
 8029dc8:	f082 8162 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029dcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029dd0:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8029dd4:	4321      	orrs	r1, r4
 8029dd6:	f001 8130 	beq.w	802b03a <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 8029dda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029dde:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8029de2:	f171 0100 	sbcs.w	r1, r1, #0
 8029de6:	f082 8153 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029dea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029dee:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8029df2:	4321      	orrs	r1, r4
 8029df4:	f001 8093 	beq.w	802af1e <HAL_RCCEx_GetPeriphCLKFreq+0x14b6>
 8029df8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029dfc:	f248 0401 	movw	r4, #32769	@ 0x8001
 8029e00:	42a0      	cmp	r0, r4
 8029e02:	f171 0100 	sbcs.w	r1, r1, #0
 8029e06:	f082 8143 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029e0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e0e:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8029e12:	4321      	orrs	r1, r4
 8029e14:	f001 8040 	beq.w	802ae98 <HAL_RCCEx_GetPeriphCLKFreq+0x1430>
 8029e18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e1c:	f244 0401 	movw	r4, #16385	@ 0x4001
 8029e20:	42a0      	cmp	r0, r4
 8029e22:	f171 0100 	sbcs.w	r1, r1, #0
 8029e26:	f082 8133 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029e2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e2e:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8029e32:	4321      	orrs	r1, r4
 8029e34:	f000 87ed 	beq.w	802ae12 <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
 8029e38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e3c:	f242 0401 	movw	r4, #8193	@ 0x2001
 8029e40:	42a0      	cmp	r0, r4
 8029e42:	f171 0100 	sbcs.w	r1, r1, #0
 8029e46:	f082 8123 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029e4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e4e:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8029e52:	4321      	orrs	r1, r4
 8029e54:	f000 86f9 	beq.w	802ac4a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8029e58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e5c:	f241 0401 	movw	r4, #4097	@ 0x1001
 8029e60:	42a0      	cmp	r0, r4
 8029e62:	f171 0100 	sbcs.w	r1, r1, #0
 8029e66:	f082 8113 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029e6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e6e:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8029e72:	4321      	orrs	r1, r4
 8029e74:	f000 8683 	beq.w	802ab7e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8029e78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e7c:	f640 0401 	movw	r4, #2049	@ 0x801
 8029e80:	42a0      	cmp	r0, r4
 8029e82:	f171 0100 	sbcs.w	r1, r1, #0
 8029e86:	f082 8103 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029e8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e8e:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8029e92:	4321      	orrs	r1, r4
 8029e94:	f000 860d 	beq.w	802aab2 <HAL_RCCEx_GetPeriphCLKFreq+0x104a>
 8029e98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029e9c:	f240 4401 	movw	r4, #1025	@ 0x401
 8029ea0:	42a0      	cmp	r0, r4
 8029ea2:	f171 0100 	sbcs.w	r1, r1, #0
 8029ea6:	f082 80f3 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029eaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029eae:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8029eb2:	4321      	orrs	r1, r4
 8029eb4:	f000 858b 	beq.w	802a9ce <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
 8029eb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029ebc:	f240 2401 	movw	r4, #513	@ 0x201
 8029ec0:	42a0      	cmp	r0, r4
 8029ec2:	f171 0100 	sbcs.w	r1, r1, #0
 8029ec6:	f082 80e3 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029eca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029ece:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8029ed2:	4321      	orrs	r1, r4
 8029ed4:	f000 8510 	beq.w	802a8f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe90>
 8029ed8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029edc:	f240 1401 	movw	r4, #257	@ 0x101
 8029ee0:	42a0      	cmp	r0, r4
 8029ee2:	f171 0100 	sbcs.w	r1, r1, #0
 8029ee6:	f082 80d3 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029eea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029eee:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8029ef2:	4321      	orrs	r1, r4
 8029ef4:	f000 8495 	beq.w	802a822 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8029ef8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029efc:	2881      	cmp	r0, #129	@ 0x81
 8029efe:	f171 0100 	sbcs.w	r1, r1, #0
 8029f02:	f082 80c5 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029f06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029f0a:	2821      	cmp	r0, #33	@ 0x21
 8029f0c:	f171 0100 	sbcs.w	r1, r1, #0
 8029f10:	d254      	bcs.n	8029fbc <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8029f12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029f16:	4301      	orrs	r1, r0
 8029f18:	f002 80ba 	beq.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029f1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029f20:	1e42      	subs	r2, r0, #1
 8029f22:	f141 33ff 	adc.w	r3, r1, #4294967295
 8029f26:	2a20      	cmp	r2, #32
 8029f28:	f173 0100 	sbcs.w	r1, r3, #0
 8029f2c:	f082 80b0 	bcs.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029f30:	2a1f      	cmp	r2, #31
 8029f32:	f202 80ad 	bhi.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029f36:	a101      	add	r1, pc, #4	@ (adr r1, 8029f3c <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 8029f38:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8029f3c:	0802a241 	.word	0x0802a241
 8029f40:	0802a321 	.word	0x0802a321
 8029f44:	0802c091 	.word	0x0802c091
 8029f48:	0802a3e1 	.word	0x0802a3e1
 8029f4c:	0802c091 	.word	0x0802c091
 8029f50:	0802c091 	.word	0x0802c091
 8029f54:	0802c091 	.word	0x0802c091
 8029f58:	0802a4b1 	.word	0x0802a4b1
 8029f5c:	0802c091 	.word	0x0802c091
 8029f60:	0802c091 	.word	0x0802c091
 8029f64:	0802c091 	.word	0x0802c091
 8029f68:	0802c091 	.word	0x0802c091
 8029f6c:	0802c091 	.word	0x0802c091
 8029f70:	0802c091 	.word	0x0802c091
 8029f74:	0802c091 	.word	0x0802c091
 8029f78:	0802a593 	.word	0x0802a593
 8029f7c:	0802c091 	.word	0x0802c091
 8029f80:	0802c091 	.word	0x0802c091
 8029f84:	0802c091 	.word	0x0802c091
 8029f88:	0802c091 	.word	0x0802c091
 8029f8c:	0802c091 	.word	0x0802c091
 8029f90:	0802c091 	.word	0x0802c091
 8029f94:	0802c091 	.word	0x0802c091
 8029f98:	0802c091 	.word	0x0802c091
 8029f9c:	0802c091 	.word	0x0802c091
 8029fa0:	0802c091 	.word	0x0802c091
 8029fa4:	0802c091 	.word	0x0802c091
 8029fa8:	0802c091 	.word	0x0802c091
 8029fac:	0802c091 	.word	0x0802c091
 8029fb0:	0802c091 	.word	0x0802c091
 8029fb4:	0802c091 	.word	0x0802c091
 8029fb8:	0802a669 	.word	0x0802a669
 8029fbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8029fc0:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8029fc4:	430b      	orrs	r3, r1
 8029fc6:	f000 83ba 	beq.w	802a73e <HAL_RCCEx_GetPeriphCLKFreq+0xcd6>
 8029fca:	f002 b861 	b.w	802c090 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8029fce:	bf00      	nop
 8029fd0:	80000001 	.word	0x80000001
 8029fd4:	40000001 	.word	0x40000001
 8029fd8:	20000001 	.word	0x20000001
 8029fdc:	10000001 	.word	0x10000001
 8029fe0:	08000001 	.word	0x08000001
 8029fe4:	04000001 	.word	0x04000001
 8029fe8:	00400001 	.word	0x00400001
 8029fec:	00200001 	.word	0x00200001
 8029ff0:	00100001 	.word	0x00100001
 8029ff4:	00080001 	.word	0x00080001
 8029ff8:	00040001 	.word	0x00040001
 8029ffc:	00020001 	.word	0x00020001
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 802a000:	4b9f      	ldr	r3, [pc, #636]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a002:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802a006:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 802a00a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802a00c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a00e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802a012:	d036      	beq.n	802a082 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 802a014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a016:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802a01a:	d86b      	bhi.n	802a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 802a01c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a01e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 802a022:	d02b      	beq.n	802a07c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 802a024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a026:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 802a02a:	d863      	bhi.n	802a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 802a02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a02e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802a032:	d01b      	beq.n	802a06c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 802a034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a036:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802a03a:	d85b      	bhi.n	802a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 802a03c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a03e:	2b00      	cmp	r3, #0
 802a040:	d004      	beq.n	802a04c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 802a042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a044:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802a048:	d008      	beq.n	802a05c <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>
 802a04a:	e053      	b.n	802a0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802a04c:	f107 0320 	add.w	r3, r7, #32
 802a050:	4618      	mov	r0, r3
 802a052:	f7ff f8cb 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 802a056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802a058:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a05a:	e04e      	b.n	802a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a05c:	f107 0314 	add.w	r3, r7, #20
 802a060:	4618      	mov	r0, r3
 802a062:	f7ff fa2d 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802a066:	697b      	ldr	r3, [r7, #20]
 802a068:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a06a:	e046      	b.n	802a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a06c:	f107 0308 	add.w	r3, r7, #8
 802a070:	4618      	mov	r0, r3
 802a072:	f7ff fb8f 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 802a076:	68bb      	ldr	r3, [r7, #8]
 802a078:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a07a:	e03e      	b.n	802a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 802a07c:	4b81      	ldr	r3, [pc, #516]	@ (802a284 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 802a07e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a080:	e03b      	b.n	802a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802a082:	4b7f      	ldr	r3, [pc, #508]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a084:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802a088:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802a08c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802a08e:	4b7c      	ldr	r3, [pc, #496]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a090:	681b      	ldr	r3, [r3, #0]
 802a092:	f003 0302 	and.w	r3, r3, #2
 802a096:	2b02      	cmp	r3, #2
 802a098:	d10c      	bne.n	802a0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 802a09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802a09c:	2b00      	cmp	r3, #0
 802a09e:	d109      	bne.n	802a0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a0a0:	4b77      	ldr	r3, [pc, #476]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a0a2:	681b      	ldr	r3, [r3, #0]
 802a0a4:	08db      	lsrs	r3, r3, #3
 802a0a6:	f003 0303 	and.w	r3, r3, #3
 802a0aa:	4a77      	ldr	r2, [pc, #476]	@ (802a288 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 802a0ac:	fa22 f303 	lsr.w	r3, r2, r3
 802a0b0:	637b      	str	r3, [r7, #52]	@ 0x34
 802a0b2:	e01e      	b.n	802a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802a0b4:	4b72      	ldr	r3, [pc, #456]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a0b6:	681b      	ldr	r3, [r3, #0]
 802a0b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a0bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a0c0:	d106      	bne.n	802a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 802a0c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802a0c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802a0c8:	d102      	bne.n	802a0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802a0ca:	4b70      	ldr	r3, [pc, #448]	@ (802a28c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 802a0cc:	637b      	str	r3, [r7, #52]	@ 0x34
 802a0ce:	e010      	b.n	802a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802a0d0:	4b6b      	ldr	r3, [pc, #428]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a0d2:	681b      	ldr	r3, [r3, #0]
 802a0d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802a0d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802a0dc:	d106      	bne.n	802a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 802a0de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802a0e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802a0e4:	d102      	bne.n	802a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x684>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802a0e6:	4b6a      	ldr	r3, [pc, #424]	@ (802a290 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 802a0e8:	637b      	str	r3, [r7, #52]	@ 0x34
 802a0ea:	e002      	b.n	802a0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 802a0ec:	2300      	movs	r3, #0
 802a0ee:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802a0f0:	e003      	b.n	802a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 802a0f2:	e002      	b.n	802a0fa <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          default :
          {
            frequency = 0U;
 802a0f4:	2300      	movs	r3, #0
 802a0f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a0f8:	bf00      	nop
          }
        }
        break;
 802a0fa:	f001 bfcc 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 802a0fe:	4b60      	ldr	r3, [pc, #384]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a100:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802a104:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 802a108:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802a10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a10c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 802a110:	d036      	beq.n	802a180 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 802a112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a114:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 802a118:	d86b      	bhi.n	802a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 802a11a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a11c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 802a120:	d02b      	beq.n	802a17a <HAL_RCCEx_GetPeriphCLKFreq+0x712>
 802a122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a124:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 802a128:	d863      	bhi.n	802a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 802a12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a12c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802a130:	d01b      	beq.n	802a16a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 802a132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a134:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802a138:	d85b      	bhi.n	802a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 802a13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a13c:	2b00      	cmp	r3, #0
 802a13e:	d004      	beq.n	802a14a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 802a140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a142:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 802a146:	d008      	beq.n	802a15a <HAL_RCCEx_GetPeriphCLKFreq+0x6f2>
 802a148:	e053      	b.n	802a1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802a14a:	f107 0320 	add.w	r3, r7, #32
 802a14e:	4618      	mov	r0, r3
 802a150:	f7ff f84c 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 802a154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802a156:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a158:	e04e      	b.n	802a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a15a:	f107 0314 	add.w	r3, r7, #20
 802a15e:	4618      	mov	r0, r3
 802a160:	f7ff f9ae 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802a164:	697b      	ldr	r3, [r7, #20]
 802a166:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a168:	e046      	b.n	802a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a16a:	f107 0308 	add.w	r3, r7, #8
 802a16e:	4618      	mov	r0, r3
 802a170:	f7ff fb10 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 802a174:	68bb      	ldr	r3, [r7, #8]
 802a176:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a178:	e03e      	b.n	802a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 802a17a:	4b42      	ldr	r3, [pc, #264]	@ (802a284 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 802a17c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a17e:	e03b      	b.n	802a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802a180:	4b3f      	ldr	r3, [pc, #252]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a182:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802a186:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802a18a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802a18c:	4b3c      	ldr	r3, [pc, #240]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a18e:	681b      	ldr	r3, [r3, #0]
 802a190:	f003 0302 	and.w	r3, r3, #2
 802a194:	2b02      	cmp	r3, #2
 802a196:	d10c      	bne.n	802a1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 802a198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802a19a:	2b00      	cmp	r3, #0
 802a19c:	d109      	bne.n	802a1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a19e:	4b38      	ldr	r3, [pc, #224]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a1a0:	681b      	ldr	r3, [r3, #0]
 802a1a2:	08db      	lsrs	r3, r3, #3
 802a1a4:	f003 0303 	and.w	r3, r3, #3
 802a1a8:	4a37      	ldr	r2, [pc, #220]	@ (802a288 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 802a1aa:	fa22 f303 	lsr.w	r3, r2, r3
 802a1ae:	637b      	str	r3, [r7, #52]	@ 0x34
 802a1b0:	e01e      	b.n	802a1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802a1b2:	4b33      	ldr	r3, [pc, #204]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a1b4:	681b      	ldr	r3, [r3, #0]
 802a1b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a1ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a1be:	d106      	bne.n	802a1ce <HAL_RCCEx_GetPeriphCLKFreq+0x766>
 802a1c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802a1c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802a1c6:	d102      	bne.n	802a1ce <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802a1c8:	4b30      	ldr	r3, [pc, #192]	@ (802a28c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 802a1ca:	637b      	str	r3, [r7, #52]	@ 0x34
 802a1cc:	e010      	b.n	802a1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802a1ce:	4b2c      	ldr	r3, [pc, #176]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a1d0:	681b      	ldr	r3, [r3, #0]
 802a1d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802a1d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802a1da:	d106      	bne.n	802a1ea <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 802a1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802a1de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802a1e2:	d102      	bne.n	802a1ea <HAL_RCCEx_GetPeriphCLKFreq+0x782>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802a1e4:	4b2a      	ldr	r3, [pc, #168]	@ (802a290 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 802a1e6:	637b      	str	r3, [r7, #52]	@ 0x34
 802a1e8:	e002      	b.n	802a1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 802a1ea:	2300      	movs	r3, #0
 802a1ec:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802a1ee:	e003      	b.n	802a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
 802a1f0:	e002      	b.n	802a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          default :
          {
            frequency = 0U;
 802a1f2:	2300      	movs	r3, #0
 802a1f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802a1f6:	bf00      	nop
          }
        }
        break;
 802a1f8:	f001 bf4d 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 802a1fc:	4b20      	ldr	r3, [pc, #128]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a1fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802a202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802a206:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 802a208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a20a:	2b00      	cmp	r3, #0
 802a20c:	d108      	bne.n	802a220 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802a20e:	f107 0320 	add.w	r3, r7, #32
 802a212:	4618      	mov	r0, r3
 802a214:	f7fe ffea 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 802a218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802a21a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 802a21c:	f001 bf3b 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 802a220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a222:	2b40      	cmp	r3, #64	@ 0x40
 802a224:	d108      	bne.n	802a238 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a226:	f107 0314 	add.w	r3, r7, #20
 802a22a:	4618      	mov	r0, r3
 802a22c:	f7ff f948 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 802a230:	69fb      	ldr	r3, [r7, #28]
 802a232:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a234:	f001 bf2f 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 802a238:	2300      	movs	r3, #0
 802a23a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a23c:	f001 bf2b 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 802a240:	4b0f      	ldr	r3, [pc, #60]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a242:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a246:	f003 0307 	and.w	r3, r3, #7
 802a24a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 802a24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a24e:	2b00      	cmp	r3, #0
 802a250:	d104      	bne.n	802a25c <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 802a252:	f7fd f859 	bl	8027308 <HAL_RCC_GetPCLK2Freq>
 802a256:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 802a258:	f001 bf1d 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 802a25c:	4b08      	ldr	r3, [pc, #32]	@ (802a280 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 802a25e:	681b      	ldr	r3, [r3, #0]
 802a260:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a264:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a268:	d114      	bne.n	802a294 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 802a26a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a26c:	2b01      	cmp	r3, #1
 802a26e:	d111      	bne.n	802a294 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a270:	f107 0314 	add.w	r3, r7, #20
 802a274:	4618      	mov	r0, r3
 802a276:	f7ff f923 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a27a:	69bb      	ldr	r3, [r7, #24]
 802a27c:	637b      	str	r3, [r7, #52]	@ 0x34
 802a27e:	e04d      	b.n	802a31c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 802a280:	44020c00 	.word	0x44020c00
 802a284:	00bb8000 	.word	0x00bb8000
 802a288:	03d09000 	.word	0x03d09000
 802a28c:	003d0900 	.word	0x003d0900
 802a290:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 802a294:	4ba0      	ldr	r3, [pc, #640]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a296:	681b      	ldr	r3, [r3, #0]
 802a298:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802a29c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802a2a0:	d10a      	bne.n	802a2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 802a2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a2a4:	2b02      	cmp	r3, #2
 802a2a6:	d107      	bne.n	802a2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a2a8:	f107 0308 	add.w	r3, r7, #8
 802a2ac:	4618      	mov	r0, r3
 802a2ae:	f7ff fa71 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a2b2:	68fb      	ldr	r3, [r7, #12]
 802a2b4:	637b      	str	r3, [r7, #52]	@ 0x34
 802a2b6:	e031      	b.n	802a31c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 802a2b8:	4b97      	ldr	r3, [pc, #604]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a2ba:	681b      	ldr	r3, [r3, #0]
 802a2bc:	f003 0302 	and.w	r3, r3, #2
 802a2c0:	2b02      	cmp	r3, #2
 802a2c2:	d10c      	bne.n	802a2de <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 802a2c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a2c6:	2b03      	cmp	r3, #3
 802a2c8:	d109      	bne.n	802a2de <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a2ca:	4b93      	ldr	r3, [pc, #588]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a2cc:	681b      	ldr	r3, [r3, #0]
 802a2ce:	08db      	lsrs	r3, r3, #3
 802a2d0:	f003 0303 	and.w	r3, r3, #3
 802a2d4:	4a91      	ldr	r2, [pc, #580]	@ (802a51c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 802a2d6:	fa22 f303 	lsr.w	r3, r2, r3
 802a2da:	637b      	str	r3, [r7, #52]	@ 0x34
 802a2dc:	e01e      	b.n	802a31c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 802a2de:	4b8e      	ldr	r3, [pc, #568]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a2e0:	681b      	ldr	r3, [r3, #0]
 802a2e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a2e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a2ea:	d105      	bne.n	802a2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
 802a2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a2ee:	2b04      	cmp	r3, #4
 802a2f0:	d102      	bne.n	802a2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = CSI_VALUE;
 802a2f2:	4b8b      	ldr	r3, [pc, #556]	@ (802a520 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 802a2f4:	637b      	str	r3, [r7, #52]	@ 0x34
 802a2f6:	e011      	b.n	802a31c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 802a2f8:	4b87      	ldr	r3, [pc, #540]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a2fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a2fe:	f003 0302 	and.w	r3, r3, #2
 802a302:	2b02      	cmp	r3, #2
 802a304:	d106      	bne.n	802a314 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 802a306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a308:	2b05      	cmp	r3, #5
 802a30a:	d103      	bne.n	802a314 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
          frequency = LSE_VALUE;
 802a30c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a310:	637b      	str	r3, [r7, #52]	@ 0x34
 802a312:	e003      	b.n	802a31c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          frequency = 0U;
 802a314:	2300      	movs	r3, #0
 802a316:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a318:	f001 bebd 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a31c:	f001 bebb 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 802a320:	4b7d      	ldr	r3, [pc, #500]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a322:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a326:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 802a32a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 802a32c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a32e:	2b00      	cmp	r3, #0
 802a330:	d104      	bne.n	802a33c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a332:	f7fc ffd3 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a336:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 802a338:	f001 bead 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 802a33c:	4b76      	ldr	r3, [pc, #472]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a33e:	681b      	ldr	r3, [r3, #0]
 802a340:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a344:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a348:	d10a      	bne.n	802a360 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 802a34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a34c:	2b08      	cmp	r3, #8
 802a34e:	d107      	bne.n	802a360 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a350:	f107 0314 	add.w	r3, r7, #20
 802a354:	4618      	mov	r0, r3
 802a356:	f7ff f8b3 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a35a:	69bb      	ldr	r3, [r7, #24]
 802a35c:	637b      	str	r3, [r7, #52]	@ 0x34
 802a35e:	e03d      	b.n	802a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 802a360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a362:	2b10      	cmp	r3, #16
 802a364:	d108      	bne.n	802a378 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a366:	f107 0308 	add.w	r3, r7, #8
 802a36a:	4618      	mov	r0, r3
 802a36c:	f7ff fa12 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a370:	68fb      	ldr	r3, [r7, #12]
 802a372:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a374:	f001 be8f 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 802a378:	4b67      	ldr	r3, [pc, #412]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a37a:	681b      	ldr	r3, [r3, #0]
 802a37c:	f003 0302 	and.w	r3, r3, #2
 802a380:	2b02      	cmp	r3, #2
 802a382:	d10c      	bne.n	802a39e <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 802a384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a386:	2b18      	cmp	r3, #24
 802a388:	d109      	bne.n	802a39e <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a38a:	4b63      	ldr	r3, [pc, #396]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a38c:	681b      	ldr	r3, [r3, #0]
 802a38e:	08db      	lsrs	r3, r3, #3
 802a390:	f003 0303 	and.w	r3, r3, #3
 802a394:	4a61      	ldr	r2, [pc, #388]	@ (802a51c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 802a396:	fa22 f303 	lsr.w	r3, r2, r3
 802a39a:	637b      	str	r3, [r7, #52]	@ 0x34
 802a39c:	e01e      	b.n	802a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 802a39e:	4b5e      	ldr	r3, [pc, #376]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a3a0:	681b      	ldr	r3, [r3, #0]
 802a3a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a3a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a3aa:	d105      	bne.n	802a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 802a3ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a3ae:	2b20      	cmp	r3, #32
 802a3b0:	d102      	bne.n	802a3b8 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
          frequency = CSI_VALUE;
 802a3b2:	4b5b      	ldr	r3, [pc, #364]	@ (802a520 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 802a3b4:	637b      	str	r3, [r7, #52]	@ 0x34
 802a3b6:	e011      	b.n	802a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 802a3b8:	4b57      	ldr	r3, [pc, #348]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a3ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a3be:	f003 0302 	and.w	r3, r3, #2
 802a3c2:	2b02      	cmp	r3, #2
 802a3c4:	d106      	bne.n	802a3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 802a3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a3c8:	2b28      	cmp	r3, #40	@ 0x28
 802a3ca:	d103      	bne.n	802a3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = LSE_VALUE;
 802a3cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a3d0:	637b      	str	r3, [r7, #52]	@ 0x34
 802a3d2:	e003      	b.n	802a3dc <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = 0U;
 802a3d4:	2300      	movs	r3, #0
 802a3d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a3d8:	f001 be5d 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a3dc:	f001 be5b 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 802a3e0:	4b4d      	ldr	r3, [pc, #308]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a3e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a3e6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 802a3ea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 802a3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a3ee:	2b00      	cmp	r3, #0
 802a3f0:	d104      	bne.n	802a3fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a3f2:	f7fc ff73 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a3f6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 802a3f8:	f001 be4d 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 802a3fc:	4b46      	ldr	r3, [pc, #280]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a3fe:	681b      	ldr	r3, [r3, #0]
 802a400:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a404:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a408:	d10a      	bne.n	802a420 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 802a40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a40c:	2b40      	cmp	r3, #64	@ 0x40
 802a40e:	d107      	bne.n	802a420 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a410:	f107 0314 	add.w	r3, r7, #20
 802a414:	4618      	mov	r0, r3
 802a416:	f7ff f853 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a41a:	69bb      	ldr	r3, [r7, #24]
 802a41c:	637b      	str	r3, [r7, #52]	@ 0x34
 802a41e:	e045      	b.n	802a4ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 802a420:	4b3d      	ldr	r3, [pc, #244]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a422:	681b      	ldr	r3, [r3, #0]
 802a424:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802a428:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802a42c:	d10a      	bne.n	802a444 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 802a42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a430:	2b80      	cmp	r3, #128	@ 0x80
 802a432:	d107      	bne.n	802a444 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a434:	f107 0308 	add.w	r3, r7, #8
 802a438:	4618      	mov	r0, r3
 802a43a:	f7ff f9ab 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a43e:	68fb      	ldr	r3, [r7, #12]
 802a440:	637b      	str	r3, [r7, #52]	@ 0x34
 802a442:	e033      	b.n	802a4ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 802a444:	4b34      	ldr	r3, [pc, #208]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a446:	681b      	ldr	r3, [r3, #0]
 802a448:	f003 0302 	and.w	r3, r3, #2
 802a44c:	2b02      	cmp	r3, #2
 802a44e:	d10c      	bne.n	802a46a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 802a450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a452:	2bc0      	cmp	r3, #192	@ 0xc0
 802a454:	d109      	bne.n	802a46a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a456:	4b30      	ldr	r3, [pc, #192]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a458:	681b      	ldr	r3, [r3, #0]
 802a45a:	08db      	lsrs	r3, r3, #3
 802a45c:	f003 0303 	and.w	r3, r3, #3
 802a460:	4a2e      	ldr	r2, [pc, #184]	@ (802a51c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 802a462:	fa22 f303 	lsr.w	r3, r2, r3
 802a466:	637b      	str	r3, [r7, #52]	@ 0x34
 802a468:	e020      	b.n	802a4ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 802a46a:	4b2b      	ldr	r3, [pc, #172]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a46c:	681b      	ldr	r3, [r3, #0]
 802a46e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a472:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a476:	d106      	bne.n	802a486 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 802a478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a47a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802a47e:	d102      	bne.n	802a486 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
          frequency = CSI_VALUE;
 802a480:	4b27      	ldr	r3, [pc, #156]	@ (802a520 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 802a482:	637b      	str	r3, [r7, #52]	@ 0x34
 802a484:	e012      	b.n	802a4ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 802a486:	4b24      	ldr	r3, [pc, #144]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a488:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a48c:	f003 0302 	and.w	r3, r3, #2
 802a490:	2b02      	cmp	r3, #2
 802a492:	d107      	bne.n	802a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 802a494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a496:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 802a49a:	d103      	bne.n	802a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
          frequency = LSE_VALUE;
 802a49c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a4a0:	637b      	str	r3, [r7, #52]	@ 0x34
 802a4a2:	e003      	b.n	802a4ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          frequency = 0U;
 802a4a4:	2300      	movs	r3, #0
 802a4a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a4a8:	f001 bdf5 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a4ac:	f001 bdf3 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 802a4b0:	4b19      	ldr	r3, [pc, #100]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a4b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a4b6:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 802a4ba:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 802a4bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a4be:	2b00      	cmp	r3, #0
 802a4c0:	d104      	bne.n	802a4cc <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a4c2:	f7fc ff0b 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a4c6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 802a4c8:	f001 bde5 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 802a4cc:	4b12      	ldr	r3, [pc, #72]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a4ce:	681b      	ldr	r3, [r3, #0]
 802a4d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a4d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a4d8:	d10b      	bne.n	802a4f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 802a4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a4dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a4e0:	d107      	bne.n	802a4f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a4e2:	f107 0314 	add.w	r3, r7, #20
 802a4e6:	4618      	mov	r0, r3
 802a4e8:	f7fe ffea 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a4ec:	69bb      	ldr	r3, [r7, #24]
 802a4ee:	637b      	str	r3, [r7, #52]	@ 0x34
 802a4f0:	e04d      	b.n	802a58e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 802a4f2:	4b09      	ldr	r3, [pc, #36]	@ (802a518 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 802a4f4:	681b      	ldr	r3, [r3, #0]
 802a4f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802a4fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802a4fe:	d111      	bne.n	802a524 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 802a500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a502:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802a506:	d10d      	bne.n	802a524 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a508:	f107 0308 	add.w	r3, r7, #8
 802a50c:	4618      	mov	r0, r3
 802a50e:	f7ff f941 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a512:	68fb      	ldr	r3, [r7, #12]
 802a514:	637b      	str	r3, [r7, #52]	@ 0x34
 802a516:	e03a      	b.n	802a58e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 802a518:	44020c00 	.word	0x44020c00
 802a51c:	03d09000 	.word	0x03d09000
 802a520:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 802a524:	4ba0      	ldr	r3, [pc, #640]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a526:	681b      	ldr	r3, [r3, #0]
 802a528:	f003 0302 	and.w	r3, r3, #2
 802a52c:	2b02      	cmp	r3, #2
 802a52e:	d10d      	bne.n	802a54c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 802a530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a532:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 802a536:	d109      	bne.n	802a54c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a538:	4b9b      	ldr	r3, [pc, #620]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a53a:	681b      	ldr	r3, [r3, #0]
 802a53c:	08db      	lsrs	r3, r3, #3
 802a53e:	f003 0303 	and.w	r3, r3, #3
 802a542:	4a9a      	ldr	r2, [pc, #616]	@ (802a7ac <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 802a544:	fa22 f303 	lsr.w	r3, r2, r3
 802a548:	637b      	str	r3, [r7, #52]	@ 0x34
 802a54a:	e020      	b.n	802a58e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 802a54c:	4b96      	ldr	r3, [pc, #600]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a54e:	681b      	ldr	r3, [r3, #0]
 802a550:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a558:	d106      	bne.n	802a568 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 802a55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a55c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 802a560:	d102      	bne.n	802a568 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = CSI_VALUE;
 802a562:	4b93      	ldr	r3, [pc, #588]	@ (802a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 802a564:	637b      	str	r3, [r7, #52]	@ 0x34
 802a566:	e012      	b.n	802a58e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 802a568:	4b8f      	ldr	r3, [pc, #572]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a56a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a56e:	f003 0302 	and.w	r3, r3, #2
 802a572:	2b02      	cmp	r3, #2
 802a574:	d107      	bne.n	802a586 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
 802a576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a578:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 802a57c:	d103      	bne.n	802a586 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          frequency = LSE_VALUE;
 802a57e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a582:	637b      	str	r3, [r7, #52]	@ 0x34
 802a584:	e003      	b.n	802a58e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
          frequency = 0U;
 802a586:	2300      	movs	r3, #0
 802a588:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a58a:	f001 bd84 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a58e:	f001 bd82 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 802a592:	4b85      	ldr	r3, [pc, #532]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a594:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a598:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 802a59c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 802a59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a5a0:	2b00      	cmp	r3, #0
 802a5a2:	d104      	bne.n	802a5ae <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a5a4:	f7fc fe9a 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a5a8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 802a5aa:	f001 bd74 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 802a5ae:	4b7e      	ldr	r3, [pc, #504]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a5b0:	681b      	ldr	r3, [r3, #0]
 802a5b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a5b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a5ba:	d10b      	bne.n	802a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 802a5bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a5be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802a5c2:	d107      	bne.n	802a5d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a5c4:	f107 0314 	add.w	r3, r7, #20
 802a5c8:	4618      	mov	r0, r3
 802a5ca:	f7fe ff79 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a5ce:	69bb      	ldr	r3, [r7, #24]
 802a5d0:	637b      	str	r3, [r7, #52]	@ 0x34
 802a5d2:	e047      	b.n	802a664 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 802a5d4:	4b74      	ldr	r3, [pc, #464]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a5d6:	681b      	ldr	r3, [r3, #0]
 802a5d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802a5dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802a5e0:	d10b      	bne.n	802a5fa <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 802a5e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a5e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802a5e8:	d107      	bne.n	802a5fa <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a5ea:	f107 0308 	add.w	r3, r7, #8
 802a5ee:	4618      	mov	r0, r3
 802a5f0:	f7ff f8d0 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a5f4:	68fb      	ldr	r3, [r7, #12]
 802a5f6:	637b      	str	r3, [r7, #52]	@ 0x34
 802a5f8:	e034      	b.n	802a664 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 802a5fa:	4b6b      	ldr	r3, [pc, #428]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a5fc:	681b      	ldr	r3, [r3, #0]
 802a5fe:	f003 0302 	and.w	r3, r3, #2
 802a602:	2b02      	cmp	r3, #2
 802a604:	d10d      	bne.n	802a622 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
 802a606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a608:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802a60c:	d109      	bne.n	802a622 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a60e:	4b66      	ldr	r3, [pc, #408]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a610:	681b      	ldr	r3, [r3, #0]
 802a612:	08db      	lsrs	r3, r3, #3
 802a614:	f003 0303 	and.w	r3, r3, #3
 802a618:	4a64      	ldr	r2, [pc, #400]	@ (802a7ac <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 802a61a:	fa22 f303 	lsr.w	r3, r2, r3
 802a61e:	637b      	str	r3, [r7, #52]	@ 0x34
 802a620:	e020      	b.n	802a664 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 802a622:	4b61      	ldr	r3, [pc, #388]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a624:	681b      	ldr	r3, [r3, #0]
 802a626:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a62a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a62e:	d106      	bne.n	802a63e <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 802a630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a632:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 802a636:	d102      	bne.n	802a63e <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
          frequency = CSI_VALUE;
 802a638:	4b5d      	ldr	r3, [pc, #372]	@ (802a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 802a63a:	637b      	str	r3, [r7, #52]	@ 0x34
 802a63c:	e012      	b.n	802a664 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 802a63e:	4b5a      	ldr	r3, [pc, #360]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a640:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a644:	f003 0302 	and.w	r3, r3, #2
 802a648:	2b02      	cmp	r3, #2
 802a64a:	d107      	bne.n	802a65c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 802a64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a64e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 802a652:	d103      	bne.n	802a65c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
          frequency = LSE_VALUE;
 802a654:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a658:	637b      	str	r3, [r7, #52]	@ 0x34
 802a65a:	e003      	b.n	802a664 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
          frequency = 0U;
 802a65c:	2300      	movs	r3, #0
 802a65e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a660:	f001 bd19 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a664:	f001 bd17 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 802a668:	4b4f      	ldr	r3, [pc, #316]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a66a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a66e:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 802a672:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 802a674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a676:	2b00      	cmp	r3, #0
 802a678:	d104      	bne.n	802a684 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a67a:	f7fc fe2f 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a67e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 802a680:	f001 bd09 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 802a684:	4b48      	ldr	r3, [pc, #288]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a686:	681b      	ldr	r3, [r3, #0]
 802a688:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a68c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a690:	d10b      	bne.n	802a6aa <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 802a692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a694:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802a698:	d107      	bne.n	802a6aa <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a69a:	f107 0314 	add.w	r3, r7, #20
 802a69e:	4618      	mov	r0, r3
 802a6a0:	f7fe ff0e 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a6a4:	69bb      	ldr	r3, [r7, #24]
 802a6a6:	637b      	str	r3, [r7, #52]	@ 0x34
 802a6a8:	e047      	b.n	802a73a <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 802a6aa:	4b3f      	ldr	r3, [pc, #252]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a6ac:	681b      	ldr	r3, [r3, #0]
 802a6ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802a6b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802a6b6:	d10b      	bne.n	802a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
 802a6b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a6ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802a6be:	d107      	bne.n	802a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a6c0:	f107 0308 	add.w	r3, r7, #8
 802a6c4:	4618      	mov	r0, r3
 802a6c6:	f7ff f865 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a6ca:	68fb      	ldr	r3, [r7, #12]
 802a6cc:	637b      	str	r3, [r7, #52]	@ 0x34
 802a6ce:	e034      	b.n	802a73a <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 802a6d0:	4b35      	ldr	r3, [pc, #212]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a6d2:	681b      	ldr	r3, [r3, #0]
 802a6d4:	f003 0302 	and.w	r3, r3, #2
 802a6d8:	2b02      	cmp	r3, #2
 802a6da:	d10d      	bne.n	802a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
 802a6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a6de:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 802a6e2:	d109      	bne.n	802a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a6e4:	4b30      	ldr	r3, [pc, #192]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a6e6:	681b      	ldr	r3, [r3, #0]
 802a6e8:	08db      	lsrs	r3, r3, #3
 802a6ea:	f003 0303 	and.w	r3, r3, #3
 802a6ee:	4a2f      	ldr	r2, [pc, #188]	@ (802a7ac <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 802a6f0:	fa22 f303 	lsr.w	r3, r2, r3
 802a6f4:	637b      	str	r3, [r7, #52]	@ 0x34
 802a6f6:	e020      	b.n	802a73a <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 802a6f8:	4b2b      	ldr	r3, [pc, #172]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a6fa:	681b      	ldr	r3, [r3, #0]
 802a6fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a704:	d106      	bne.n	802a714 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 802a706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a708:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802a70c:	d102      	bne.n	802a714 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
          frequency = CSI_VALUE;
 802a70e:	4b28      	ldr	r3, [pc, #160]	@ (802a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 802a710:	637b      	str	r3, [r7, #52]	@ 0x34
 802a712:	e012      	b.n	802a73a <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 802a714:	4b24      	ldr	r3, [pc, #144]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a716:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a71a:	f003 0302 	and.w	r3, r3, #2
 802a71e:	2b02      	cmp	r3, #2
 802a720:	d107      	bne.n	802a732 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
 802a722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a724:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 802a728:	d103      	bne.n	802a732 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
          frequency = LSE_VALUE;
 802a72a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a72e:	637b      	str	r3, [r7, #52]	@ 0x34
 802a730:	e003      	b.n	802a73a <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
          frequency = 0U;
 802a732:	2300      	movs	r3, #0
 802a734:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a736:	f001 bcae 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a73a:	f001 bcac 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 802a73e:	4b1a      	ldr	r3, [pc, #104]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a740:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a744:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 802a748:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 802a74a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a74c:	2b00      	cmp	r3, #0
 802a74e:	d104      	bne.n	802a75a <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a750:	f7fc fdc4 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a754:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 802a756:	f001 bc9e 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 802a75a:	4b13      	ldr	r3, [pc, #76]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a75c:	681b      	ldr	r3, [r3, #0]
 802a75e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a762:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a766:	d10b      	bne.n	802a780 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
 802a768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a76a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802a76e:	d107      	bne.n	802a780 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a770:	f107 0314 	add.w	r3, r7, #20
 802a774:	4618      	mov	r0, r3
 802a776:	f7fe fea3 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a77a:	69bb      	ldr	r3, [r7, #24]
 802a77c:	637b      	str	r3, [r7, #52]	@ 0x34
 802a77e:	e04e      	b.n	802a81e <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 802a780:	4b09      	ldr	r3, [pc, #36]	@ (802a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 802a782:	681b      	ldr	r3, [r3, #0]
 802a784:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802a788:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802a78c:	d112      	bne.n	802a7b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 802a78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a790:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 802a794:	d10e      	bne.n	802a7b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a796:	f107 0308 	add.w	r3, r7, #8
 802a79a:	4618      	mov	r0, r3
 802a79c:	f7fe fffa 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a7a0:	68fb      	ldr	r3, [r7, #12]
 802a7a2:	637b      	str	r3, [r7, #52]	@ 0x34
 802a7a4:	e03b      	b.n	802a81e <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
 802a7a6:	bf00      	nop
 802a7a8:	44020c00 	.word	0x44020c00
 802a7ac:	03d09000 	.word	0x03d09000
 802a7b0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 802a7b4:	4ba0      	ldr	r3, [pc, #640]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a7b6:	681b      	ldr	r3, [r3, #0]
 802a7b8:	f003 0302 	and.w	r3, r3, #2
 802a7bc:	2b02      	cmp	r3, #2
 802a7be:	d10d      	bne.n	802a7dc <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
 802a7c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a7c2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 802a7c6:	d109      	bne.n	802a7dc <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a7c8:	4b9b      	ldr	r3, [pc, #620]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a7ca:	681b      	ldr	r3, [r3, #0]
 802a7cc:	08db      	lsrs	r3, r3, #3
 802a7ce:	f003 0303 	and.w	r3, r3, #3
 802a7d2:	4a9a      	ldr	r2, [pc, #616]	@ (802aa3c <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 802a7d4:	fa22 f303 	lsr.w	r3, r2, r3
 802a7d8:	637b      	str	r3, [r7, #52]	@ 0x34
 802a7da:	e020      	b.n	802a81e <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 802a7dc:	4b96      	ldr	r3, [pc, #600]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a7de:	681b      	ldr	r3, [r3, #0]
 802a7e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a7e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a7e8:	d106      	bne.n	802a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 802a7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a7ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802a7f0:	d102      	bne.n	802a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
          frequency = CSI_VALUE;
 802a7f2:	4b93      	ldr	r3, [pc, #588]	@ (802aa40 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 802a7f4:	637b      	str	r3, [r7, #52]	@ 0x34
 802a7f6:	e012      	b.n	802a81e <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 802a7f8:	4b8f      	ldr	r3, [pc, #572]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a7fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a7fe:	f003 0302 	and.w	r3, r3, #2
 802a802:	2b02      	cmp	r3, #2
 802a804:	d107      	bne.n	802a816 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
 802a806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a808:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 802a80c:	d103      	bne.n	802a816 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
          frequency = LSE_VALUE;
 802a80e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a812:	637b      	str	r3, [r7, #52]	@ 0x34
 802a814:	e003      	b.n	802a81e <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
          frequency = 0U;
 802a816:	2300      	movs	r3, #0
 802a818:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a81a:	f001 bc3c 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a81e:	f001 bc3a 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 802a822:	4b85      	ldr	r3, [pc, #532]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a824:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a828:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 802a82c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 802a82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a830:	2b00      	cmp	r3, #0
 802a832:	d104      	bne.n	802a83e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a834:	f7fc fd52 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a838:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 802a83a:	f001 bc2c 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 802a83e:	4b7e      	ldr	r3, [pc, #504]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a840:	681b      	ldr	r3, [r3, #0]
 802a842:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a846:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a84a:	d10b      	bne.n	802a864 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 802a84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a84e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 802a852:	d107      	bne.n	802a864 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a854:	f107 0314 	add.w	r3, r7, #20
 802a858:	4618      	mov	r0, r3
 802a85a:	f7fe fe31 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a85e:	69bb      	ldr	r3, [r7, #24]
 802a860:	637b      	str	r3, [r7, #52]	@ 0x34
 802a862:	e047      	b.n	802a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 802a864:	4b74      	ldr	r3, [pc, #464]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a866:	681b      	ldr	r3, [r3, #0]
 802a868:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802a86c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802a870:	d10b      	bne.n	802a88a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 802a872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a874:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802a878:	d107      	bne.n	802a88a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a87a:	f107 0308 	add.w	r3, r7, #8
 802a87e:	4618      	mov	r0, r3
 802a880:	f7fe ff88 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a884:	68fb      	ldr	r3, [r7, #12]
 802a886:	637b      	str	r3, [r7, #52]	@ 0x34
 802a888:	e034      	b.n	802a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 802a88a:	4b6b      	ldr	r3, [pc, #428]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a88c:	681b      	ldr	r3, [r3, #0]
 802a88e:	f003 0302 	and.w	r3, r3, #2
 802a892:	2b02      	cmp	r3, #2
 802a894:	d10d      	bne.n	802a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
 802a896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a898:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 802a89c:	d109      	bne.n	802a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a89e:	4b66      	ldr	r3, [pc, #408]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a8a0:	681b      	ldr	r3, [r3, #0]
 802a8a2:	08db      	lsrs	r3, r3, #3
 802a8a4:	f003 0303 	and.w	r3, r3, #3
 802a8a8:	4a64      	ldr	r2, [pc, #400]	@ (802aa3c <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 802a8aa:	fa22 f303 	lsr.w	r3, r2, r3
 802a8ae:	637b      	str	r3, [r7, #52]	@ 0x34
 802a8b0:	e020      	b.n	802a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 802a8b2:	4b61      	ldr	r3, [pc, #388]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a8b4:	681b      	ldr	r3, [r3, #0]
 802a8b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a8ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a8be:	d106      	bne.n	802a8ce <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
 802a8c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a8c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 802a8c6:	d102      	bne.n	802a8ce <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
          frequency = CSI_VALUE;
 802a8c8:	4b5d      	ldr	r3, [pc, #372]	@ (802aa40 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 802a8ca:	637b      	str	r3, [r7, #52]	@ 0x34
 802a8cc:	e012      	b.n	802a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 802a8ce:	4b5a      	ldr	r3, [pc, #360]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a8d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a8d4:	f003 0302 	and.w	r3, r3, #2
 802a8d8:	2b02      	cmp	r3, #2
 802a8da:	d107      	bne.n	802a8ec <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
 802a8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a8de:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 802a8e2:	d103      	bne.n	802a8ec <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
          frequency = LSE_VALUE;
 802a8e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a8e8:	637b      	str	r3, [r7, #52]	@ 0x34
 802a8ea:	e003      	b.n	802a8f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
          frequency = 0U;
 802a8ec:	2300      	movs	r3, #0
 802a8ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a8f0:	f001 bbd1 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a8f4:	f001 bbcf 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 802a8f8:	4b4f      	ldr	r3, [pc, #316]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a8fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a8fe:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 802a902:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 802a904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a906:	2b00      	cmp	r3, #0
 802a908:	d104      	bne.n	802a914 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a90a:	f7fc fce7 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a90e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 802a910:	f001 bbc1 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 802a914:	4b48      	ldr	r3, [pc, #288]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a916:	681b      	ldr	r3, [r3, #0]
 802a918:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a91c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a920:	d10b      	bne.n	802a93a <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 802a922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802a928:	d107      	bne.n	802a93a <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802a92a:	f107 0314 	add.w	r3, r7, #20
 802a92e:	4618      	mov	r0, r3
 802a930:	f7fe fdc6 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802a934:	69bb      	ldr	r3, [r7, #24]
 802a936:	637b      	str	r3, [r7, #52]	@ 0x34
 802a938:	e047      	b.n	802a9ca <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 802a93a:	4b3f      	ldr	r3, [pc, #252]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a93c:	681b      	ldr	r3, [r3, #0]
 802a93e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802a942:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802a946:	d10b      	bne.n	802a960 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 802a948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a94a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802a94e:	d107      	bne.n	802a960 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802a950:	f107 0308 	add.w	r3, r7, #8
 802a954:	4618      	mov	r0, r3
 802a956:	f7fe ff1d 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802a95a:	68fb      	ldr	r3, [r7, #12]
 802a95c:	637b      	str	r3, [r7, #52]	@ 0x34
 802a95e:	e034      	b.n	802a9ca <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 802a960:	4b35      	ldr	r3, [pc, #212]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a962:	681b      	ldr	r3, [r3, #0]
 802a964:	f003 0302 	and.w	r3, r3, #2
 802a968:	2b02      	cmp	r3, #2
 802a96a:	d10d      	bne.n	802a988 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 802a96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a96e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 802a972:	d109      	bne.n	802a988 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802a974:	4b30      	ldr	r3, [pc, #192]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a976:	681b      	ldr	r3, [r3, #0]
 802a978:	08db      	lsrs	r3, r3, #3
 802a97a:	f003 0303 	and.w	r3, r3, #3
 802a97e:	4a2f      	ldr	r2, [pc, #188]	@ (802aa3c <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 802a980:	fa22 f303 	lsr.w	r3, r2, r3
 802a984:	637b      	str	r3, [r7, #52]	@ 0x34
 802a986:	e020      	b.n	802a9ca <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 802a988:	4b2b      	ldr	r3, [pc, #172]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a98a:	681b      	ldr	r3, [r3, #0]
 802a98c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802a990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802a994:	d106      	bne.n	802a9a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 802a996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a998:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 802a99c:	d102      	bne.n	802a9a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
          frequency = CSI_VALUE;
 802a99e:	4b28      	ldr	r3, [pc, #160]	@ (802aa40 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 802a9a0:	637b      	str	r3, [r7, #52]	@ 0x34
 802a9a2:	e012      	b.n	802a9ca <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 802a9a4:	4b24      	ldr	r3, [pc, #144]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a9a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802a9aa:	f003 0302 	and.w	r3, r3, #2
 802a9ae:	2b02      	cmp	r3, #2
 802a9b0:	d107      	bne.n	802a9c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 802a9b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a9b4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 802a9b8:	d103      	bne.n	802a9c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
          frequency = LSE_VALUE;
 802a9ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802a9be:	637b      	str	r3, [r7, #52]	@ 0x34
 802a9c0:	e003      	b.n	802a9ca <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
          frequency = 0U;
 802a9c2:	2300      	movs	r3, #0
 802a9c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802a9c6:	f001 bb66 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802a9ca:	f001 bb64 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 802a9ce:	4b1a      	ldr	r3, [pc, #104]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a9d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 802a9d4:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 802a9d8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 802a9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a9dc:	2b00      	cmp	r3, #0
 802a9de:	d104      	bne.n	802a9ea <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802a9e0:	f7fc fc7c 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802a9e4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 802a9e6:	f001 bb56 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 802a9ea:	4b13      	ldr	r3, [pc, #76]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802a9ec:	681b      	ldr	r3, [r3, #0]
 802a9ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802a9f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a9f6:	d10b      	bne.n	802aa10 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
 802a9f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802a9fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802a9fe:	d107      	bne.n	802aa10 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802aa00:	f107 0314 	add.w	r3, r7, #20
 802aa04:	4618      	mov	r0, r3
 802aa06:	f7fe fd5b 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802aa0a:	69bb      	ldr	r3, [r7, #24]
 802aa0c:	637b      	str	r3, [r7, #52]	@ 0x34
 802aa0e:	e04e      	b.n	802aaae <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 802aa10:	4b09      	ldr	r3, [pc, #36]	@ (802aa38 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 802aa12:	681b      	ldr	r3, [r3, #0]
 802aa14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802aa18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802aa1c:	d112      	bne.n	802aa44 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 802aa1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aa20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802aa24:	d10e      	bne.n	802aa44 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802aa26:	f107 0308 	add.w	r3, r7, #8
 802aa2a:	4618      	mov	r0, r3
 802aa2c:	f7fe feb2 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802aa30:	68fb      	ldr	r3, [r7, #12]
 802aa32:	637b      	str	r3, [r7, #52]	@ 0x34
 802aa34:	e03b      	b.n	802aaae <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
 802aa36:	bf00      	nop
 802aa38:	44020c00 	.word	0x44020c00
 802aa3c:	03d09000 	.word	0x03d09000
 802aa40:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 802aa44:	4b9f      	ldr	r3, [pc, #636]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802aa46:	681b      	ldr	r3, [r3, #0]
 802aa48:	f003 0302 	and.w	r3, r3, #2
 802aa4c:	2b02      	cmp	r3, #2
 802aa4e:	d10d      	bne.n	802aa6c <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
 802aa50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aa52:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 802aa56:	d109      	bne.n	802aa6c <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802aa58:	4b9a      	ldr	r3, [pc, #616]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802aa5a:	681b      	ldr	r3, [r3, #0]
 802aa5c:	08db      	lsrs	r3, r3, #3
 802aa5e:	f003 0303 	and.w	r3, r3, #3
 802aa62:	4a99      	ldr	r2, [pc, #612]	@ (802acc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 802aa64:	fa22 f303 	lsr.w	r3, r2, r3
 802aa68:	637b      	str	r3, [r7, #52]	@ 0x34
 802aa6a:	e020      	b.n	802aaae <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 802aa6c:	4b95      	ldr	r3, [pc, #596]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802aa6e:	681b      	ldr	r3, [r3, #0]
 802aa70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802aa74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802aa78:	d106      	bne.n	802aa88 <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
 802aa7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aa7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802aa80:	d102      	bne.n	802aa88 <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
          frequency = CSI_VALUE;
 802aa82:	4b92      	ldr	r3, [pc, #584]	@ (802accc <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 802aa84:	637b      	str	r3, [r7, #52]	@ 0x34
 802aa86:	e012      	b.n	802aaae <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 802aa88:	4b8e      	ldr	r3, [pc, #568]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802aa8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802aa8e:	f003 0302 	and.w	r3, r3, #2
 802aa92:	2b02      	cmp	r3, #2
 802aa94:	d107      	bne.n	802aaa6 <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
 802aa96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aa98:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 802aa9c:	d103      	bne.n	802aaa6 <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
          frequency = LSE_VALUE;
 802aa9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802aaa2:	637b      	str	r3, [r7, #52]	@ 0x34
 802aaa4:	e003      	b.n	802aaae <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
          frequency = 0U;
 802aaa6:	2300      	movs	r3, #0
 802aaa8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802aaaa:	f001 baf4 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802aaae:	f001 baf2 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 802aab2:	4b84      	ldr	r3, [pc, #528]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802aab4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802aab8:	f003 0307 	and.w	r3, r3, #7
 802aabc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 802aabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aac0:	2b00      	cmp	r3, #0
 802aac2:	d104      	bne.n	802aace <HAL_RCCEx_GetPeriphCLKFreq+0x1066>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802aac4:	f7fc fc0a 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802aac8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 802aaca:	f001 bae4 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 802aace:	4b7d      	ldr	r3, [pc, #500]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802aad0:	681b      	ldr	r3, [r3, #0]
 802aad2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802aad6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802aada:	d10a      	bne.n	802aaf2 <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
 802aadc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aade:	2b01      	cmp	r3, #1
 802aae0:	d107      	bne.n	802aaf2 <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802aae2:	f107 0314 	add.w	r3, r7, #20
 802aae6:	4618      	mov	r0, r3
 802aae8:	f7fe fcea 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802aaec:	69bb      	ldr	r3, [r7, #24]
 802aaee:	637b      	str	r3, [r7, #52]	@ 0x34
 802aaf0:	e043      	b.n	802ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 802aaf2:	4b74      	ldr	r3, [pc, #464]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802aaf4:	681b      	ldr	r3, [r3, #0]
 802aaf6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802aafa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802aafe:	d10a      	bne.n	802ab16 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
 802ab00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ab02:	2b02      	cmp	r3, #2
 802ab04:	d107      	bne.n	802ab16 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802ab06:	f107 0308 	add.w	r3, r7, #8
 802ab0a:	4618      	mov	r0, r3
 802ab0c:	f7fe fe42 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802ab10:	68fb      	ldr	r3, [r7, #12]
 802ab12:	637b      	str	r3, [r7, #52]	@ 0x34
 802ab14:	e031      	b.n	802ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 802ab16:	4b6b      	ldr	r3, [pc, #428]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ab18:	681b      	ldr	r3, [r3, #0]
 802ab1a:	f003 0302 	and.w	r3, r3, #2
 802ab1e:	2b02      	cmp	r3, #2
 802ab20:	d10c      	bne.n	802ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 802ab22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ab24:	2b03      	cmp	r3, #3
 802ab26:	d109      	bne.n	802ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802ab28:	4b66      	ldr	r3, [pc, #408]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ab2a:	681b      	ldr	r3, [r3, #0]
 802ab2c:	08db      	lsrs	r3, r3, #3
 802ab2e:	f003 0303 	and.w	r3, r3, #3
 802ab32:	4a65      	ldr	r2, [pc, #404]	@ (802acc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 802ab34:	fa22 f303 	lsr.w	r3, r2, r3
 802ab38:	637b      	str	r3, [r7, #52]	@ 0x34
 802ab3a:	e01e      	b.n	802ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 802ab3c:	4b61      	ldr	r3, [pc, #388]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ab3e:	681b      	ldr	r3, [r3, #0]
 802ab40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802ab44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802ab48:	d105      	bne.n	802ab56 <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
 802ab4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ab4c:	2b04      	cmp	r3, #4
 802ab4e:	d102      	bne.n	802ab56 <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
          frequency = CSI_VALUE;
 802ab50:	4b5e      	ldr	r3, [pc, #376]	@ (802accc <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 802ab52:	637b      	str	r3, [r7, #52]	@ 0x34
 802ab54:	e011      	b.n	802ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 802ab56:	4b5b      	ldr	r3, [pc, #364]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ab58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802ab5c:	f003 0302 	and.w	r3, r3, #2
 802ab60:	2b02      	cmp	r3, #2
 802ab62:	d106      	bne.n	802ab72 <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
 802ab64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ab66:	2b05      	cmp	r3, #5
 802ab68:	d103      	bne.n	802ab72 <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
          frequency = LSE_VALUE;
 802ab6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802ab6e:	637b      	str	r3, [r7, #52]	@ 0x34
 802ab70:	e003      	b.n	802ab7a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
          frequency = 0U;
 802ab72:	2300      	movs	r3, #0
 802ab74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802ab76:	f001 ba8e 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802ab7a:	f001 ba8c 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 802ab7e:	4b51      	ldr	r3, [pc, #324]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ab80:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802ab84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 802ab88:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 802ab8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ab8c:	2b00      	cmp	r3, #0
 802ab8e:	d104      	bne.n	802ab9a <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802ab90:	f7fc fba4 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802ab94:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 802ab96:	f001 ba7e 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 802ab9a:	4b4a      	ldr	r3, [pc, #296]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ab9c:	681b      	ldr	r3, [r3, #0]
 802ab9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802aba2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802aba6:	d10a      	bne.n	802abbe <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 802aba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802abaa:	2b10      	cmp	r3, #16
 802abac:	d107      	bne.n	802abbe <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802abae:	f107 0314 	add.w	r3, r7, #20
 802abb2:	4618      	mov	r0, r3
 802abb4:	f7fe fc84 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802abb8:	69bb      	ldr	r3, [r7, #24]
 802abba:	637b      	str	r3, [r7, #52]	@ 0x34
 802abbc:	e043      	b.n	802ac46 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 802abbe:	4b41      	ldr	r3, [pc, #260]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802abc0:	681b      	ldr	r3, [r3, #0]
 802abc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802abc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802abca:	d10a      	bne.n	802abe2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
 802abcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802abce:	2b20      	cmp	r3, #32
 802abd0:	d107      	bne.n	802abe2 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802abd2:	f107 0308 	add.w	r3, r7, #8
 802abd6:	4618      	mov	r0, r3
 802abd8:	f7fe fddc 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802abdc:	68fb      	ldr	r3, [r7, #12]
 802abde:	637b      	str	r3, [r7, #52]	@ 0x34
 802abe0:	e031      	b.n	802ac46 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 802abe2:	4b38      	ldr	r3, [pc, #224]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802abe4:	681b      	ldr	r3, [r3, #0]
 802abe6:	f003 0302 	and.w	r3, r3, #2
 802abea:	2b02      	cmp	r3, #2
 802abec:	d10c      	bne.n	802ac08 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 802abee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802abf0:	2b30      	cmp	r3, #48	@ 0x30
 802abf2:	d109      	bne.n	802ac08 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802abf4:	4b33      	ldr	r3, [pc, #204]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802abf6:	681b      	ldr	r3, [r3, #0]
 802abf8:	08db      	lsrs	r3, r3, #3
 802abfa:	f003 0303 	and.w	r3, r3, #3
 802abfe:	4a32      	ldr	r2, [pc, #200]	@ (802acc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 802ac00:	fa22 f303 	lsr.w	r3, r2, r3
 802ac04:	637b      	str	r3, [r7, #52]	@ 0x34
 802ac06:	e01e      	b.n	802ac46 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 802ac08:	4b2e      	ldr	r3, [pc, #184]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ac0a:	681b      	ldr	r3, [r3, #0]
 802ac0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802ac10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802ac14:	d105      	bne.n	802ac22 <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
 802ac16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ac18:	2b40      	cmp	r3, #64	@ 0x40
 802ac1a:	d102      	bne.n	802ac22 <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
          frequency = CSI_VALUE;
 802ac1c:	4b2b      	ldr	r3, [pc, #172]	@ (802accc <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 802ac1e:	637b      	str	r3, [r7, #52]	@ 0x34
 802ac20:	e011      	b.n	802ac46 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 802ac22:	4b28      	ldr	r3, [pc, #160]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ac24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802ac28:	f003 0302 	and.w	r3, r3, #2
 802ac2c:	2b02      	cmp	r3, #2
 802ac2e:	d106      	bne.n	802ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
 802ac30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ac32:	2b50      	cmp	r3, #80	@ 0x50
 802ac34:	d103      	bne.n	802ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
          frequency = LSE_VALUE;
 802ac36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802ac3a:	637b      	str	r3, [r7, #52]	@ 0x34
 802ac3c:	e003      	b.n	802ac46 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
          frequency = 0U;
 802ac3e:	2300      	movs	r3, #0
 802ac40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802ac42:	f001 ba28 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802ac46:	f001 ba26 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 802ac4a:	4b1e      	ldr	r3, [pc, #120]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ac4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802ac50:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 802ac54:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 802ac56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ac58:	2b00      	cmp	r3, #0
 802ac5a:	d104      	bne.n	802ac66 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 802ac5c:	f7fc fb6a 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802ac60:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 802ac62:	f001 ba18 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 802ac66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ac68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802ac6c:	d108      	bne.n	802ac80 <HAL_RCCEx_GetPeriphCLKFreq+0x1218>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802ac6e:	f107 0314 	add.w	r3, r7, #20
 802ac72:	4618      	mov	r0, r3
 802ac74:	f7fe fc24 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802ac78:	69bb      	ldr	r3, [r7, #24]
 802ac7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802ac7c:	f001 ba0b 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 802ac80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ac82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802ac86:	d108      	bne.n	802ac9a <HAL_RCCEx_GetPeriphCLKFreq+0x1232>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802ac88:	f107 0308 	add.w	r3, r7, #8
 802ac8c:	4618      	mov	r0, r3
 802ac8e:	f7fe fd81 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802ac92:	68fb      	ldr	r3, [r7, #12]
 802ac94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802ac96:	f001 b9fe 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 802ac9a:	4b0a      	ldr	r3, [pc, #40]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802ac9c:	681b      	ldr	r3, [r3, #0]
 802ac9e:	f003 0302 	and.w	r3, r3, #2
 802aca2:	2b02      	cmp	r3, #2
 802aca4:	d114      	bne.n	802acd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
 802aca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aca8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 802acac:	d110      	bne.n	802acd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802acae:	4b05      	ldr	r3, [pc, #20]	@ (802acc4 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 802acb0:	681b      	ldr	r3, [r3, #0]
 802acb2:	08db      	lsrs	r3, r3, #3
 802acb4:	f003 0303 	and.w	r3, r3, #3
 802acb8:	4a03      	ldr	r2, [pc, #12]	@ (802acc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 802acba:	fa22 f303 	lsr.w	r3, r2, r3
 802acbe:	637b      	str	r3, [r7, #52]	@ 0x34
 802acc0:	e027      	b.n	802ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
 802acc2:	bf00      	nop
 802acc4:	44020c00 	.word	0x44020c00
 802acc8:	03d09000 	.word	0x03d09000
 802accc:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 802acd0:	4ba0      	ldr	r3, [pc, #640]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802acd2:	681b      	ldr	r3, [r3, #0]
 802acd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802acd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802acdc:	d106      	bne.n	802acec <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
 802acde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ace0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 802ace4:	d102      	bne.n	802acec <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
          frequency = CSI_VALUE;
 802ace6:	4b9c      	ldr	r3, [pc, #624]	@ (802af58 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 802ace8:	637b      	str	r3, [r7, #52]	@ 0x34
 802acea:	e012      	b.n	802ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 802acec:	4b99      	ldr	r3, [pc, #612]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802acee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802acf2:	f003 0302 	and.w	r3, r3, #2
 802acf6:	2b02      	cmp	r3, #2
 802acf8:	d107      	bne.n	802ad0a <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
 802acfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802acfc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 802ad00:	d103      	bne.n	802ad0a <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
          frequency = LSE_VALUE;
 802ad02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802ad06:	637b      	str	r3, [r7, #52]	@ 0x34
 802ad08:	e003      	b.n	802ad12 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
          frequency = 0U;
 802ad0a:	2300      	movs	r3, #0
 802ad0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802ad0e:	f001 b9c2 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802ad12:	f001 b9c0 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 802ad16:	4b8f      	ldr	r3, [pc, #572]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ad18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802ad1c:	f003 0307 	and.w	r3, r3, #7
 802ad20:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 802ad22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ad24:	2b00      	cmp	r3, #0
 802ad26:	d104      	bne.n	802ad32 <HAL_RCCEx_GetPeriphCLKFreq+0x12ca>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 802ad28:	f7fc fabc 	bl	80272a4 <HAL_RCC_GetHCLKFreq>
 802ad2c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 802ad2e:	f001 b9b2 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 802ad32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ad34:	2b01      	cmp	r3, #1
 802ad36:	d104      	bne.n	802ad42 <HAL_RCCEx_GetPeriphCLKFreq+0x12da>
          frequency = HAL_RCC_GetSysClockFreq();
 802ad38:	f7fc f988 	bl	802704c <HAL_RCC_GetSysClockFreq>
 802ad3c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 802ad3e:	f001 b9aa 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 802ad42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ad44:	2b02      	cmp	r3, #2
 802ad46:	d108      	bne.n	802ad5a <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802ad48:	f107 0314 	add.w	r3, r7, #20
 802ad4c:	4618      	mov	r0, r3
 802ad4e:	f7fe fbb7 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 802ad52:	69fb      	ldr	r3, [r7, #28]
 802ad54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802ad56:	f001 b99e 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 802ad5a:	4b7e      	ldr	r3, [pc, #504]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ad5c:	681b      	ldr	r3, [r3, #0]
 802ad5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802ad62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802ad66:	d105      	bne.n	802ad74 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
 802ad68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ad6a:	2b03      	cmp	r3, #3
 802ad6c:	d102      	bne.n	802ad74 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
          frequency = HSE_VALUE;
 802ad6e:	4b7b      	ldr	r3, [pc, #492]	@ (802af5c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>)
 802ad70:	637b      	str	r3, [r7, #52]	@ 0x34
 802ad72:	e023      	b.n	802adbc <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 802ad74:	4b77      	ldr	r3, [pc, #476]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ad76:	681b      	ldr	r3, [r3, #0]
 802ad78:	f003 0302 	and.w	r3, r3, #2
 802ad7c:	2b02      	cmp	r3, #2
 802ad7e:	d10c      	bne.n	802ad9a <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
 802ad80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ad82:	2b04      	cmp	r3, #4
 802ad84:	d109      	bne.n	802ad9a <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802ad86:	4b73      	ldr	r3, [pc, #460]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ad88:	681b      	ldr	r3, [r3, #0]
 802ad8a:	08db      	lsrs	r3, r3, #3
 802ad8c:	f003 0303 	and.w	r3, r3, #3
 802ad90:	4a73      	ldr	r2, [pc, #460]	@ (802af60 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 802ad92:	fa22 f303 	lsr.w	r3, r2, r3
 802ad96:	637b      	str	r3, [r7, #52]	@ 0x34
 802ad98:	e010      	b.n	802adbc <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 802ad9a:	4b6e      	ldr	r3, [pc, #440]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ad9c:	681b      	ldr	r3, [r3, #0]
 802ad9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802ada2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802ada6:	d105      	bne.n	802adb4 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
 802ada8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802adaa:	2b05      	cmp	r3, #5
 802adac:	d102      	bne.n	802adb4 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
          frequency = CSI_VALUE;
 802adae:	4b6a      	ldr	r3, [pc, #424]	@ (802af58 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 802adb0:	637b      	str	r3, [r7, #52]	@ 0x34
 802adb2:	e003      	b.n	802adbc <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
          frequency = 0U;
 802adb4:	2300      	movs	r3, #0
 802adb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802adb8:	f001 b96d 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802adbc:	f001 b96b 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 802adc0:	4b64      	ldr	r3, [pc, #400]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802adc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802adc6:	f003 0308 	and.w	r3, r3, #8
 802adca:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 802adcc:	4b61      	ldr	r3, [pc, #388]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802adce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802add2:	f003 0302 	and.w	r3, r3, #2
 802add6:	2b02      	cmp	r3, #2
 802add8:	d106      	bne.n	802ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
 802adda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802addc:	2b00      	cmp	r3, #0
 802adde:	d103      	bne.n	802ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
        {
          frequency = LSE_VALUE;
 802ade0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802ade4:	637b      	str	r3, [r7, #52]	@ 0x34
 802ade6:	e012      	b.n	802ae0e <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 802ade8:	4b5a      	ldr	r3, [pc, #360]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802adea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802adee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802adf2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802adf6:	d106      	bne.n	802ae06 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 802adf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802adfa:	2b08      	cmp	r3, #8
 802adfc:	d103      	bne.n	802ae06 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
        {
          frequency = LSI_VALUE;
 802adfe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802ae02:	637b      	str	r3, [r7, #52]	@ 0x34
 802ae04:	e003      	b.n	802ae0e <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 802ae06:	2300      	movs	r3, #0
 802ae08:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 802ae0a:	f001 b944 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802ae0e:	f001 b942 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 802ae12:	4b50      	ldr	r3, [pc, #320]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ae14:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802ae18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 802ae1c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 802ae1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ae20:	2b00      	cmp	r3, #0
 802ae22:	d104      	bne.n	802ae2e <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802ae24:	f7fc fa5a 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802ae28:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 802ae2a:	f001 b934 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 802ae2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ae30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802ae34:	d108      	bne.n	802ae48 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802ae36:	f107 0308 	add.w	r3, r7, #8
 802ae3a:	4618      	mov	r0, r3
 802ae3c:	f7fe fcaa 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 802ae40:	693b      	ldr	r3, [r7, #16]
 802ae42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802ae44:	f001 b927 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 802ae48:	4b42      	ldr	r3, [pc, #264]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ae4a:	681b      	ldr	r3, [r3, #0]
 802ae4c:	f003 0302 	and.w	r3, r3, #2
 802ae50:	2b02      	cmp	r3, #2
 802ae52:	d10d      	bne.n	802ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
 802ae54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ae56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802ae5a:	d109      	bne.n	802ae70 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802ae5c:	4b3d      	ldr	r3, [pc, #244]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ae5e:	681b      	ldr	r3, [r3, #0]
 802ae60:	08db      	lsrs	r3, r3, #3
 802ae62:	f003 0303 	and.w	r3, r3, #3
 802ae66:	4a3e      	ldr	r2, [pc, #248]	@ (802af60 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 802ae68:	fa22 f303 	lsr.w	r3, r2, r3
 802ae6c:	637b      	str	r3, [r7, #52]	@ 0x34
 802ae6e:	e011      	b.n	802ae94 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 802ae70:	4b38      	ldr	r3, [pc, #224]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ae72:	681b      	ldr	r3, [r3, #0]
 802ae74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802ae78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802ae7c:	d106      	bne.n	802ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
 802ae7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802ae80:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 802ae84:	d102      	bne.n	802ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
          frequency = CSI_VALUE;
 802ae86:	4b34      	ldr	r3, [pc, #208]	@ (802af58 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 802ae88:	637b      	str	r3, [r7, #52]	@ 0x34
 802ae8a:	e003      	b.n	802ae94 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
          frequency = 0U;
 802ae8c:	2300      	movs	r3, #0
 802ae8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802ae90:	f001 b901 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802ae94:	f001 b8ff 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 802ae98:	4b2e      	ldr	r3, [pc, #184]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802ae9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802ae9e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 802aea2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 802aea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aea6:	2b00      	cmp	r3, #0
 802aea8:	d104      	bne.n	802aeb4 <HAL_RCCEx_GetPeriphCLKFreq+0x144c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802aeaa:	f7fc fa17 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802aeae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 802aeb0:	f001 b8f1 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 802aeb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aeb6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802aeba:	d108      	bne.n	802aece <HAL_RCCEx_GetPeriphCLKFreq+0x1466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802aebc:	f107 0308 	add.w	r3, r7, #8
 802aec0:	4618      	mov	r0, r3
 802aec2:	f7fe fc67 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 802aec6:	693b      	ldr	r3, [r7, #16]
 802aec8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802aeca:	f001 b8e4 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 802aece:	4b21      	ldr	r3, [pc, #132]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802aed0:	681b      	ldr	r3, [r3, #0]
 802aed2:	f003 0302 	and.w	r3, r3, #2
 802aed6:	2b02      	cmp	r3, #2
 802aed8:	d10d      	bne.n	802aef6 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
 802aeda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aedc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 802aee0:	d109      	bne.n	802aef6 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802aee2:	4b1c      	ldr	r3, [pc, #112]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802aee4:	681b      	ldr	r3, [r3, #0]
 802aee6:	08db      	lsrs	r3, r3, #3
 802aee8:	f003 0303 	and.w	r3, r3, #3
 802aeec:	4a1c      	ldr	r2, [pc, #112]	@ (802af60 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 802aeee:	fa22 f303 	lsr.w	r3, r2, r3
 802aef2:	637b      	str	r3, [r7, #52]	@ 0x34
 802aef4:	e011      	b.n	802af1a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 802aef6:	4b17      	ldr	r3, [pc, #92]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802aef8:	681b      	ldr	r3, [r3, #0]
 802aefa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802aefe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802af02:	d106      	bne.n	802af12 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
 802af04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802af06:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 802af0a:	d102      	bne.n	802af12 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
          frequency = CSI_VALUE;
 802af0c:	4b12      	ldr	r3, [pc, #72]	@ (802af58 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 802af0e:	637b      	str	r3, [r7, #52]	@ 0x34
 802af10:	e003      	b.n	802af1a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
          frequency = 0U;
 802af12:	2300      	movs	r3, #0
 802af14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802af16:	f001 b8be 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802af1a:	f001 b8bc 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 802af1e:	4b0d      	ldr	r3, [pc, #52]	@ (802af54 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 802af20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802af24:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 802af28:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 802af2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802af2c:	2b00      	cmp	r3, #0
 802af2e:	d104      	bne.n	802af3a <HAL_RCCEx_GetPeriphCLKFreq+0x14d2>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 802af30:	f7fc fa00 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802af34:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 802af36:	f001 b8ae 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 802af3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802af3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802af40:	d110      	bne.n	802af64 <HAL_RCCEx_GetPeriphCLKFreq+0x14fc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802af42:	f107 0308 	add.w	r3, r7, #8
 802af46:	4618      	mov	r0, r3
 802af48:	f7fe fc24 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 802af4c:	693b      	ldr	r3, [r7, #16]
 802af4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802af50:	f001 b8a1 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802af54:	44020c00 	.word	0x44020c00
 802af58:	003d0900 	.word	0x003d0900
 802af5c:	016e3600 	.word	0x016e3600
 802af60:	03d09000 	.word	0x03d09000
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 802af64:	4b9e      	ldr	r3, [pc, #632]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802af66:	681b      	ldr	r3, [r3, #0]
 802af68:	f003 0302 	and.w	r3, r3, #2
 802af6c:	2b02      	cmp	r3, #2
 802af6e:	d10d      	bne.n	802af8c <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
 802af70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802af72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 802af76:	d109      	bne.n	802af8c <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802af78:	4b99      	ldr	r3, [pc, #612]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802af7a:	681b      	ldr	r3, [r3, #0]
 802af7c:	08db      	lsrs	r3, r3, #3
 802af7e:	f003 0303 	and.w	r3, r3, #3
 802af82:	4a98      	ldr	r2, [pc, #608]	@ (802b1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 802af84:	fa22 f303 	lsr.w	r3, r2, r3
 802af88:	637b      	str	r3, [r7, #52]	@ 0x34
 802af8a:	e011      	b.n	802afb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 802af8c:	4b94      	ldr	r3, [pc, #592]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802af8e:	681b      	ldr	r3, [r3, #0]
 802af90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802af94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802af98:	d106      	bne.n	802afa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
 802af9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802af9c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 802afa0:	d102      	bne.n	802afa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
          frequency = CSI_VALUE;
 802afa2:	4b91      	ldr	r3, [pc, #580]	@ (802b1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 802afa4:	637b      	str	r3, [r7, #52]	@ 0x34
 802afa6:	e003      	b.n	802afb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
          frequency = 0U;
 802afa8:	2300      	movs	r3, #0
 802afaa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802afac:	f001 b873 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802afb0:	f001 b871 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 802afb4:	4b8a      	ldr	r3, [pc, #552]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802afb6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802afba:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 802afbe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 802afc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802afc2:	2b00      	cmp	r3, #0
 802afc4:	d104      	bne.n	802afd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1568>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 802afc6:	f7fc f9b5 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802afca:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 802afcc:	f001 b863 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 802afd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802afd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802afd6:	d108      	bne.n	802afea <HAL_RCCEx_GetPeriphCLKFreq+0x1582>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802afd8:	f107 0308 	add.w	r3, r7, #8
 802afdc:	4618      	mov	r0, r3
 802afde:	f7fe fbd9 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 802afe2:	693b      	ldr	r3, [r7, #16]
 802afe4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802afe6:	f001 b856 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 802afea:	4b7d      	ldr	r3, [pc, #500]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802afec:	681b      	ldr	r3, [r3, #0]
 802afee:	f003 0302 	and.w	r3, r3, #2
 802aff2:	2b02      	cmp	r3, #2
 802aff4:	d10d      	bne.n	802b012 <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
 802aff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802aff8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 802affc:	d109      	bne.n	802b012 <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802affe:	4b78      	ldr	r3, [pc, #480]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b000:	681b      	ldr	r3, [r3, #0]
 802b002:	08db      	lsrs	r3, r3, #3
 802b004:	f003 0303 	and.w	r3, r3, #3
 802b008:	4a76      	ldr	r2, [pc, #472]	@ (802b1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 802b00a:	fa22 f303 	lsr.w	r3, r2, r3
 802b00e:	637b      	str	r3, [r7, #52]	@ 0x34
 802b010:	e011      	b.n	802b036 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 802b012:	4b73      	ldr	r3, [pc, #460]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b014:	681b      	ldr	r3, [r3, #0]
 802b016:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802b01a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b01e:	d106      	bne.n	802b02e <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
 802b020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b022:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 802b026:	d102      	bne.n	802b02e <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
          frequency = CSI_VALUE;
 802b028:	4b6f      	ldr	r3, [pc, #444]	@ (802b1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 802b02a:	637b      	str	r3, [r7, #52]	@ 0x34
 802b02c:	e003      	b.n	802b036 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
          frequency = 0U;
 802b02e:	2300      	movs	r3, #0
 802b030:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802b032:	f001 b830 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802b036:	f001 b82e 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 802b03a:	4b69      	ldr	r3, [pc, #420]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b03c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802b040:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 802b044:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 802b046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b048:	2b00      	cmp	r3, #0
 802b04a:	d104      	bne.n	802b056 <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 802b04c:	f7fc f946 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802b050:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 802b052:	f001 b820 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 802b056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802b05c:	d108      	bne.n	802b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802b05e:	f107 0308 	add.w	r3, r7, #8
 802b062:	4618      	mov	r0, r3
 802b064:	f7fe fb96 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 802b068:	693b      	ldr	r3, [r7, #16]
 802b06a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802b06c:	f001 b813 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 802b070:	4b5b      	ldr	r3, [pc, #364]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b072:	681b      	ldr	r3, [r3, #0]
 802b074:	f003 0302 	and.w	r3, r3, #2
 802b078:	2b02      	cmp	r3, #2
 802b07a:	d10e      	bne.n	802b09a <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
 802b07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b07e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802b082:	d10a      	bne.n	802b09a <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802b084:	4b56      	ldr	r3, [pc, #344]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b086:	681b      	ldr	r3, [r3, #0]
 802b088:	08db      	lsrs	r3, r3, #3
 802b08a:	f003 0303 	and.w	r3, r3, #3
 802b08e:	4a55      	ldr	r2, [pc, #340]	@ (802b1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 802b090:	fa22 f303 	lsr.w	r3, r2, r3
 802b094:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802b096:	f000 bffe 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 802b09a:	2300      	movs	r3, #0
 802b09c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802b09e:	f000 bffa 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 802b0a2:	4b4f      	ldr	r3, [pc, #316]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b0a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802b0a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 802b0ac:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802b0ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0b0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 802b0b4:	d056      	beq.n	802b164 <HAL_RCCEx_GetPeriphCLKFreq+0x16fc>
 802b0b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0b8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 802b0bc:	f200 808b 	bhi.w	802b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 802b0c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802b0c6:	d03e      	beq.n	802b146 <HAL_RCCEx_GetPeriphCLKFreq+0x16de>
 802b0c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802b0ce:	f200 8082 	bhi.w	802b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 802b0d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 802b0d8:	d027      	beq.n	802b12a <HAL_RCCEx_GetPeriphCLKFreq+0x16c2>
 802b0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 802b0e0:	d879      	bhi.n	802b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 802b0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b0e8:	d017      	beq.n	802b11a <HAL_RCCEx_GetPeriphCLKFreq+0x16b2>
 802b0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b0f0:	d871      	bhi.n	802b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 802b0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0f4:	2b00      	cmp	r3, #0
 802b0f6:	d004      	beq.n	802b102 <HAL_RCCEx_GetPeriphCLKFreq+0x169a>
 802b0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b0fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802b0fe:	d004      	beq.n	802b10a <HAL_RCCEx_GetPeriphCLKFreq+0x16a2>
 802b100:	e069      	b.n	802b1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 802b102:	f7fc f917 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802b106:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 802b108:	e068      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802b10a:	f107 0314 	add.w	r3, r7, #20
 802b10e:	4618      	mov	r0, r3
 802b110:	f7fe f9d6 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802b114:	697b      	ldr	r3, [r7, #20]
 802b116:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b118:	e060      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802b11a:	f107 0308 	add.w	r3, r7, #8
 802b11e:	4618      	mov	r0, r3
 802b120:	f7fe fb38 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 802b124:	693b      	ldr	r3, [r7, #16]
 802b126:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b128:	e058      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 802b12a:	4b2d      	ldr	r3, [pc, #180]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b12c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b130:	f003 0302 	and.w	r3, r3, #2
 802b134:	2b02      	cmp	r3, #2
 802b136:	d103      	bne.n	802b140 <HAL_RCCEx_GetPeriphCLKFreq+0x16d8>
            {
              frequency = LSE_VALUE;
 802b138:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802b13c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b13e:	e04d      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 802b140:	2300      	movs	r3, #0
 802b142:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b144:	e04a      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 802b146:	4b26      	ldr	r3, [pc, #152]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b148:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b14c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802b150:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802b154:	d103      	bne.n	802b15e <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            {
              frequency = LSI_VALUE;
 802b156:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802b15a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b15c:	e03e      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 802b15e:	2300      	movs	r3, #0
 802b160:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b162:	e03b      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802b164:	4b1e      	ldr	r3, [pc, #120]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b166:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802b16a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802b16e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802b170:	4b1b      	ldr	r3, [pc, #108]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b172:	681b      	ldr	r3, [r3, #0]
 802b174:	f003 0302 	and.w	r3, r3, #2
 802b178:	2b02      	cmp	r3, #2
 802b17a:	d10c      	bne.n	802b196 <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
 802b17c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b17e:	2b00      	cmp	r3, #0
 802b180:	d109      	bne.n	802b196 <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802b182:	4b17      	ldr	r3, [pc, #92]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b184:	681b      	ldr	r3, [r3, #0]
 802b186:	08db      	lsrs	r3, r3, #3
 802b188:	f003 0303 	and.w	r3, r3, #3
 802b18c:	4a15      	ldr	r2, [pc, #84]	@ (802b1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 802b18e:	fa22 f303 	lsr.w	r3, r2, r3
 802b192:	637b      	str	r3, [r7, #52]	@ 0x34
 802b194:	e01e      	b.n	802b1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802b196:	4b12      	ldr	r3, [pc, #72]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b198:	681b      	ldr	r3, [r3, #0]
 802b19a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802b19e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b1a2:	d106      	bne.n	802b1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
 802b1a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b1a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b1aa:	d102      	bne.n	802b1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802b1ac:	4b0e      	ldr	r3, [pc, #56]	@ (802b1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 802b1ae:	637b      	str	r3, [r7, #52]	@ 0x34
 802b1b0:	e010      	b.n	802b1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802b1b2:	4b0b      	ldr	r3, [pc, #44]	@ (802b1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 802b1b4:	681b      	ldr	r3, [r3, #0]
 802b1b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b1ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b1be:	d106      	bne.n	802b1ce <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
 802b1c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b1c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802b1c6:	d102      	bne.n	802b1ce <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802b1c8:	4b08      	ldr	r3, [pc, #32]	@ (802b1ec <HAL_RCCEx_GetPeriphCLKFreq+0x1784>)
 802b1ca:	637b      	str	r3, [r7, #52]	@ 0x34
 802b1cc:	e002      	b.n	802b1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802b1ce:	2300      	movs	r3, #0
 802b1d0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802b1d2:	e003      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
 802b1d4:	e002      	b.n	802b1dc <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          default :
          {
            frequency = 0U;
 802b1d6:	2300      	movs	r3, #0
 802b1d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b1da:	bf00      	nop
          }
        }
        break;
 802b1dc:	f000 bf5b 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802b1e0:	44020c00 	.word	0x44020c00
 802b1e4:	03d09000 	.word	0x03d09000
 802b1e8:	003d0900 	.word	0x003d0900
 802b1ec:	016e3600 	.word	0x016e3600

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 802b1f0:	4b9e      	ldr	r3, [pc, #632]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b1f2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802b1f6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 802b1fa:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802b1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b1fe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 802b202:	d056      	beq.n	802b2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x184a>
 802b204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b206:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 802b20a:	f200 808b 	bhi.w	802b324 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 802b20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b210:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 802b214:	d03e      	beq.n	802b294 <HAL_RCCEx_GetPeriphCLKFreq+0x182c>
 802b216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b218:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 802b21c:	f200 8082 	bhi.w	802b324 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 802b220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b222:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802b226:	d027      	beq.n	802b278 <HAL_RCCEx_GetPeriphCLKFreq+0x1810>
 802b228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b22a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802b22e:	d879      	bhi.n	802b324 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 802b230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802b236:	d017      	beq.n	802b268 <HAL_RCCEx_GetPeriphCLKFreq+0x1800>
 802b238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b23a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802b23e:	d871      	bhi.n	802b324 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 802b240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b242:	2b00      	cmp	r3, #0
 802b244:	d004      	beq.n	802b250 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>
 802b246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802b24c:	d004      	beq.n	802b258 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 802b24e:	e069      	b.n	802b324 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 802b250:	f7fc f844 	bl	80272dc <HAL_RCC_GetPCLK1Freq>
 802b254:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 802b256:	e068      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802b258:	f107 0314 	add.w	r3, r7, #20
 802b25c:	4618      	mov	r0, r3
 802b25e:	f7fe f92f 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802b262:	697b      	ldr	r3, [r7, #20]
 802b264:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b266:	e060      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802b268:	f107 0308 	add.w	r3, r7, #8
 802b26c:	4618      	mov	r0, r3
 802b26e:	f7fe fa91 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 802b272:	693b      	ldr	r3, [r7, #16]
 802b274:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b276:	e058      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 802b278:	4b7c      	ldr	r3, [pc, #496]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b27a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b27e:	f003 0302 	and.w	r3, r3, #2
 802b282:	2b02      	cmp	r3, #2
 802b284:	d103      	bne.n	802b28e <HAL_RCCEx_GetPeriphCLKFreq+0x1826>
            {
              frequency = LSE_VALUE;
 802b286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802b28a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b28c:	e04d      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 802b28e:	2300      	movs	r3, #0
 802b290:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b292:	e04a      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 802b294:	4b75      	ldr	r3, [pc, #468]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b296:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b29a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802b29e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802b2a2:	d103      	bne.n	802b2ac <HAL_RCCEx_GetPeriphCLKFreq+0x1844>
            {
              frequency = LSI_VALUE;
 802b2a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802b2a8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b2aa:	e03e      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 802b2ac:	2300      	movs	r3, #0
 802b2ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b2b0:	e03b      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802b2b2:	4b6e      	ldr	r3, [pc, #440]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b2b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802b2b8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802b2bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802b2be:	4b6b      	ldr	r3, [pc, #428]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b2c0:	681b      	ldr	r3, [r3, #0]
 802b2c2:	f003 0302 	and.w	r3, r3, #2
 802b2c6:	2b02      	cmp	r3, #2
 802b2c8:	d10c      	bne.n	802b2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
 802b2ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b2cc:	2b00      	cmp	r3, #0
 802b2ce:	d109      	bne.n	802b2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802b2d0:	4b66      	ldr	r3, [pc, #408]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b2d2:	681b      	ldr	r3, [r3, #0]
 802b2d4:	08db      	lsrs	r3, r3, #3
 802b2d6:	f003 0303 	and.w	r3, r3, #3
 802b2da:	4a65      	ldr	r2, [pc, #404]	@ (802b470 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 802b2dc:	fa22 f303 	lsr.w	r3, r2, r3
 802b2e0:	637b      	str	r3, [r7, #52]	@ 0x34
 802b2e2:	e01e      	b.n	802b322 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802b2e4:	4b61      	ldr	r3, [pc, #388]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b2e6:	681b      	ldr	r3, [r3, #0]
 802b2e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802b2ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b2f0:	d106      	bne.n	802b300 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
 802b2f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b2f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b2f8:	d102      	bne.n	802b300 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802b2fa:	4b5e      	ldr	r3, [pc, #376]	@ (802b474 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 802b2fc:	637b      	str	r3, [r7, #52]	@ 0x34
 802b2fe:	e010      	b.n	802b322 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802b300:	4b5a      	ldr	r3, [pc, #360]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b302:	681b      	ldr	r3, [r3, #0]
 802b304:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b308:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b30c:	d106      	bne.n	802b31c <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
 802b30e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b310:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802b314:	d102      	bne.n	802b31c <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802b316:	4b58      	ldr	r3, [pc, #352]	@ (802b478 <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 802b318:	637b      	str	r3, [r7, #52]	@ 0x34
 802b31a:	e002      	b.n	802b322 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802b31c:	2300      	movs	r3, #0
 802b31e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802b320:	e003      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
 802b322:	e002      	b.n	802b32a <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          default :
          {
            frequency = 0U;
 802b324:	2300      	movs	r3, #0
 802b326:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b328:	bf00      	nop
          }
        }
        break;
 802b32a:	f000 beb4 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 802b32e:	4b4f      	ldr	r3, [pc, #316]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b330:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802b334:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 802b338:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802b33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b33c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 802b340:	d056      	beq.n	802b3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1988>
 802b342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b344:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 802b348:	f200 808b 	bhi.w	802b462 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 802b34c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b34e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802b352:	d03e      	beq.n	802b3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x196a>
 802b354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b356:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 802b35a:	f200 8082 	bhi.w	802b462 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 802b35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b360:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 802b364:	d027      	beq.n	802b3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x194e>
 802b366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b368:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 802b36c:	d879      	bhi.n	802b462 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 802b36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b370:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b374:	d017      	beq.n	802b3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x193e>
 802b376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b378:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b37c:	d871      	bhi.n	802b462 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 802b37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b380:	2b00      	cmp	r3, #0
 802b382:	d004      	beq.n	802b38e <HAL_RCCEx_GetPeriphCLKFreq+0x1926>
 802b384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802b38a:	d004      	beq.n	802b396 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 802b38c:	e069      	b.n	802b462 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 802b38e:	f7fb ffd1 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802b392:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 802b394:	e068      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802b396:	f107 0314 	add.w	r3, r7, #20
 802b39a:	4618      	mov	r0, r3
 802b39c:	f7fe f890 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802b3a0:	697b      	ldr	r3, [r7, #20]
 802b3a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b3a4:	e060      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802b3a6:	f107 0308 	add.w	r3, r7, #8
 802b3aa:	4618      	mov	r0, r3
 802b3ac:	f7fe f9f2 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 802b3b0:	693b      	ldr	r3, [r7, #16]
 802b3b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b3b4:	e058      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 802b3b6:	4b2d      	ldr	r3, [pc, #180]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b3b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b3bc:	f003 0302 	and.w	r3, r3, #2
 802b3c0:	2b02      	cmp	r3, #2
 802b3c2:	d103      	bne.n	802b3cc <HAL_RCCEx_GetPeriphCLKFreq+0x1964>
            {
              frequency = LSE_VALUE;
 802b3c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802b3c8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b3ca:	e04d      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 802b3cc:	2300      	movs	r3, #0
 802b3ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b3d0:	e04a      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 802b3d2:	4b26      	ldr	r3, [pc, #152]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b3d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b3d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802b3dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802b3e0:	d103      	bne.n	802b3ea <HAL_RCCEx_GetPeriphCLKFreq+0x1982>
            {
              frequency = LSI_VALUE;
 802b3e2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802b3e6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b3e8:	e03e      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 802b3ea:	2300      	movs	r3, #0
 802b3ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b3ee:	e03b      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802b3f0:	4b1e      	ldr	r3, [pc, #120]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b3f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802b3f6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802b3fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802b3fc:	4b1b      	ldr	r3, [pc, #108]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b3fe:	681b      	ldr	r3, [r3, #0]
 802b400:	f003 0302 	and.w	r3, r3, #2
 802b404:	2b02      	cmp	r3, #2
 802b406:	d10c      	bne.n	802b422 <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
 802b408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b40a:	2b00      	cmp	r3, #0
 802b40c:	d109      	bne.n	802b422 <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802b40e:	4b17      	ldr	r3, [pc, #92]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b410:	681b      	ldr	r3, [r3, #0]
 802b412:	08db      	lsrs	r3, r3, #3
 802b414:	f003 0303 	and.w	r3, r3, #3
 802b418:	4a15      	ldr	r2, [pc, #84]	@ (802b470 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 802b41a:	fa22 f303 	lsr.w	r3, r2, r3
 802b41e:	637b      	str	r3, [r7, #52]	@ 0x34
 802b420:	e01e      	b.n	802b460 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802b422:	4b12      	ldr	r3, [pc, #72]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b424:	681b      	ldr	r3, [r3, #0]
 802b426:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802b42a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b42e:	d106      	bne.n	802b43e <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
 802b430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b436:	d102      	bne.n	802b43e <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802b438:	4b0e      	ldr	r3, [pc, #56]	@ (802b474 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 802b43a:	637b      	str	r3, [r7, #52]	@ 0x34
 802b43c:	e010      	b.n	802b460 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802b43e:	4b0b      	ldr	r3, [pc, #44]	@ (802b46c <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 802b440:	681b      	ldr	r3, [r3, #0]
 802b442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b446:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b44a:	d106      	bne.n	802b45a <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
 802b44c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b44e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802b452:	d102      	bne.n	802b45a <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802b454:	4b08      	ldr	r3, [pc, #32]	@ (802b478 <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 802b456:	637b      	str	r3, [r7, #52]	@ 0x34
 802b458:	e002      	b.n	802b460 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802b45a:	2300      	movs	r3, #0
 802b45c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802b45e:	e003      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
 802b460:	e002      	b.n	802b468 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          default :
          {
            frequency = 0U;
 802b462:	2300      	movs	r3, #0
 802b464:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b466:	bf00      	nop
          }
        }
        break;
 802b468:	f000 be15 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802b46c:	44020c00 	.word	0x44020c00
 802b470:	03d09000 	.word	0x03d09000
 802b474:	003d0900 	.word	0x003d0900
 802b478:	016e3600 	.word	0x016e3600
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 802b47c:	4b9e      	ldr	r3, [pc, #632]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b47e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802b482:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 802b486:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802b488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b48a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 802b48e:	d056      	beq.n	802b53e <HAL_RCCEx_GetPeriphCLKFreq+0x1ad6>
 802b490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b492:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 802b496:	f200 808b 	bhi.w	802b5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 802b49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b49c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802b4a0:	d03e      	beq.n	802b520 <HAL_RCCEx_GetPeriphCLKFreq+0x1ab8>
 802b4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b4a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802b4a8:	f200 8082 	bhi.w	802b5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 802b4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b4ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 802b4b2:	d027      	beq.n	802b504 <HAL_RCCEx_GetPeriphCLKFreq+0x1a9c>
 802b4b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b4b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 802b4ba:	d879      	bhi.n	802b5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 802b4bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b4be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 802b4c2:	d017      	beq.n	802b4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8c>
 802b4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b4c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 802b4ca:	d871      	bhi.n	802b5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 802b4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b4ce:	2b00      	cmp	r3, #0
 802b4d0:	d004      	beq.n	802b4dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>
 802b4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b4d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802b4d8:	d004      	beq.n	802b4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 802b4da:	e069      	b.n	802b5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 802b4dc:	f7fb ff2a 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802b4e0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 802b4e2:	e068      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802b4e4:	f107 0314 	add.w	r3, r7, #20
 802b4e8:	4618      	mov	r0, r3
 802b4ea:	f7fd ffe9 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802b4ee:	697b      	ldr	r3, [r7, #20]
 802b4f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b4f2:	e060      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802b4f4:	f107 0308 	add.w	r3, r7, #8
 802b4f8:	4618      	mov	r0, r3
 802b4fa:	f7fe f94b 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 802b4fe:	693b      	ldr	r3, [r7, #16]
 802b500:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b502:	e058      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 802b504:	4b7c      	ldr	r3, [pc, #496]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b506:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b50a:	f003 0302 	and.w	r3, r3, #2
 802b50e:	2b02      	cmp	r3, #2
 802b510:	d103      	bne.n	802b51a <HAL_RCCEx_GetPeriphCLKFreq+0x1ab2>
            {
              frequency = LSE_VALUE;
 802b512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802b516:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b518:	e04d      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 802b51a:	2300      	movs	r3, #0
 802b51c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b51e:	e04a      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 802b520:	4b75      	ldr	r3, [pc, #468]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b522:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b526:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802b52a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802b52e:	d103      	bne.n	802b538 <HAL_RCCEx_GetPeriphCLKFreq+0x1ad0>
            {
              frequency = LSI_VALUE;
 802b530:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802b534:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b536:	e03e      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 802b538:	2300      	movs	r3, #0
 802b53a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b53c:	e03b      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802b53e:	4b6e      	ldr	r3, [pc, #440]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b540:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802b544:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802b548:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802b54a:	4b6b      	ldr	r3, [pc, #428]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b54c:	681b      	ldr	r3, [r3, #0]
 802b54e:	f003 0302 	and.w	r3, r3, #2
 802b552:	2b02      	cmp	r3, #2
 802b554:	d10c      	bne.n	802b570 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
 802b556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b558:	2b00      	cmp	r3, #0
 802b55a:	d109      	bne.n	802b570 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802b55c:	4b66      	ldr	r3, [pc, #408]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b55e:	681b      	ldr	r3, [r3, #0]
 802b560:	08db      	lsrs	r3, r3, #3
 802b562:	f003 0303 	and.w	r3, r3, #3
 802b566:	4a65      	ldr	r2, [pc, #404]	@ (802b6fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 802b568:	fa22 f303 	lsr.w	r3, r2, r3
 802b56c:	637b      	str	r3, [r7, #52]	@ 0x34
 802b56e:	e01e      	b.n	802b5ae <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802b570:	4b61      	ldr	r3, [pc, #388]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b572:	681b      	ldr	r3, [r3, #0]
 802b574:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802b578:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b57c:	d106      	bne.n	802b58c <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
 802b57e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b584:	d102      	bne.n	802b58c <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802b586:	4b5e      	ldr	r3, [pc, #376]	@ (802b700 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 802b588:	637b      	str	r3, [r7, #52]	@ 0x34
 802b58a:	e010      	b.n	802b5ae <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802b58c:	4b5a      	ldr	r3, [pc, #360]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b58e:	681b      	ldr	r3, [r3, #0]
 802b590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b598:	d106      	bne.n	802b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
 802b59a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b59c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802b5a0:	d102      	bne.n	802b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802b5a2:	4b58      	ldr	r3, [pc, #352]	@ (802b704 <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 802b5a4:	637b      	str	r3, [r7, #52]	@ 0x34
 802b5a6:	e002      	b.n	802b5ae <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802b5a8:	2300      	movs	r3, #0
 802b5aa:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802b5ac:	e003      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
 802b5ae:	e002      	b.n	802b5b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          default :
          {
            frequency = 0U;
 802b5b0:	2300      	movs	r3, #0
 802b5b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b5b4:	bf00      	nop
          }
        }
        break;
 802b5b6:	f000 bd6e 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 802b5ba:	4b4f      	ldr	r3, [pc, #316]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b5bc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802b5c0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 802b5c4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802b5c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b5c8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 802b5cc:	d056      	beq.n	802b67c <HAL_RCCEx_GetPeriphCLKFreq+0x1c14>
 802b5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b5d0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 802b5d4:	f200 808b 	bhi.w	802b6ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 802b5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b5da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 802b5de:	d03e      	beq.n	802b65e <HAL_RCCEx_GetPeriphCLKFreq+0x1bf6>
 802b5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b5e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 802b5e6:	f200 8082 	bhi.w	802b6ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 802b5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b5ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 802b5f0:	d027      	beq.n	802b642 <HAL_RCCEx_GetPeriphCLKFreq+0x1bda>
 802b5f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b5f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 802b5f8:	d879      	bhi.n	802b6ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 802b5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b5fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802b600:	d017      	beq.n	802b632 <HAL_RCCEx_GetPeriphCLKFreq+0x1bca>
 802b602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b604:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802b608:	d871      	bhi.n	802b6ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 802b60a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b60c:	2b00      	cmp	r3, #0
 802b60e:	d004      	beq.n	802b61a <HAL_RCCEx_GetPeriphCLKFreq+0x1bb2>
 802b610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b612:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802b616:	d004      	beq.n	802b622 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 802b618:	e069      	b.n	802b6ee <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 802b61a:	f7fb fe8b 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802b61e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 802b620:	e068      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802b622:	f107 0314 	add.w	r3, r7, #20
 802b626:	4618      	mov	r0, r3
 802b628:	f7fd ff4a 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802b62c:	697b      	ldr	r3, [r7, #20]
 802b62e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b630:	e060      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802b632:	f107 0308 	add.w	r3, r7, #8
 802b636:	4618      	mov	r0, r3
 802b638:	f7fe f8ac 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 802b63c:	693b      	ldr	r3, [r7, #16]
 802b63e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b640:	e058      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 802b642:	4b2d      	ldr	r3, [pc, #180]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b644:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b648:	f003 0302 	and.w	r3, r3, #2
 802b64c:	2b02      	cmp	r3, #2
 802b64e:	d103      	bne.n	802b658 <HAL_RCCEx_GetPeriphCLKFreq+0x1bf0>
            {
              frequency = LSE_VALUE;
 802b650:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802b654:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b656:	e04d      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 802b658:	2300      	movs	r3, #0
 802b65a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b65c:	e04a      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 802b65e:	4b26      	ldr	r3, [pc, #152]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b660:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b664:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802b668:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802b66c:	d103      	bne.n	802b676 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0e>
            {
              frequency = LSI_VALUE;
 802b66e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802b672:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b674:	e03e      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 802b676:	2300      	movs	r3, #0
 802b678:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b67a:	e03b      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802b67c:	4b1e      	ldr	r3, [pc, #120]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b67e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802b682:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802b686:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802b688:	4b1b      	ldr	r3, [pc, #108]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b68a:	681b      	ldr	r3, [r3, #0]
 802b68c:	f003 0302 	and.w	r3, r3, #2
 802b690:	2b02      	cmp	r3, #2
 802b692:	d10c      	bne.n	802b6ae <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
 802b694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b696:	2b00      	cmp	r3, #0
 802b698:	d109      	bne.n	802b6ae <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802b69a:	4b17      	ldr	r3, [pc, #92]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b69c:	681b      	ldr	r3, [r3, #0]
 802b69e:	08db      	lsrs	r3, r3, #3
 802b6a0:	f003 0303 	and.w	r3, r3, #3
 802b6a4:	4a15      	ldr	r2, [pc, #84]	@ (802b6fc <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 802b6a6:	fa22 f303 	lsr.w	r3, r2, r3
 802b6aa:	637b      	str	r3, [r7, #52]	@ 0x34
 802b6ac:	e01e      	b.n	802b6ec <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802b6ae:	4b12      	ldr	r3, [pc, #72]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b6b0:	681b      	ldr	r3, [r3, #0]
 802b6b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802b6b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b6ba:	d106      	bne.n	802b6ca <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
 802b6bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b6be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b6c2:	d102      	bne.n	802b6ca <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802b6c4:	4b0e      	ldr	r3, [pc, #56]	@ (802b700 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 802b6c6:	637b      	str	r3, [r7, #52]	@ 0x34
 802b6c8:	e010      	b.n	802b6ec <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802b6ca:	4b0b      	ldr	r3, [pc, #44]	@ (802b6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 802b6cc:	681b      	ldr	r3, [r3, #0]
 802b6ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b6d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b6d6:	d106      	bne.n	802b6e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
 802b6d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b6da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802b6de:	d102      	bne.n	802b6e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802b6e0:	4b08      	ldr	r3, [pc, #32]	@ (802b704 <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 802b6e2:	637b      	str	r3, [r7, #52]	@ 0x34
 802b6e4:	e002      	b.n	802b6ec <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802b6e6:	2300      	movs	r3, #0
 802b6e8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802b6ea:	e003      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
 802b6ec:	e002      	b.n	802b6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          default :
          {
            frequency = 0U;
 802b6ee:	2300      	movs	r3, #0
 802b6f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b6f2:	bf00      	nop
          }
        }
        break;
 802b6f4:	f000 bccf 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802b6f8:	44020c00 	.word	0x44020c00
 802b6fc:	03d09000 	.word	0x03d09000
 802b700:	003d0900 	.word	0x003d0900
 802b704:	016e3600 	.word	0x016e3600
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 802b708:	4b9e      	ldr	r3, [pc, #632]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b70a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 802b70e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 802b712:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802b714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802b71a:	d056      	beq.n	802b7ca <HAL_RCCEx_GetPeriphCLKFreq+0x1d62>
 802b71c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b71e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802b722:	f200 808b 	bhi.w	802b83c <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 802b726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b72c:	d03e      	beq.n	802b7ac <HAL_RCCEx_GetPeriphCLKFreq+0x1d44>
 802b72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b730:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b734:	f200 8082 	bhi.w	802b83c <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 802b738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b73a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 802b73e:	d027      	beq.n	802b790 <HAL_RCCEx_GetPeriphCLKFreq+0x1d28>
 802b740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b742:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 802b746:	d879      	bhi.n	802b83c <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 802b748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b74a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802b74e:	d017      	beq.n	802b780 <HAL_RCCEx_GetPeriphCLKFreq+0x1d18>
 802b750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b752:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802b756:	d871      	bhi.n	802b83c <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 802b758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b75a:	2b00      	cmp	r3, #0
 802b75c:	d004      	beq.n	802b768 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>
 802b75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b760:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802b764:	d004      	beq.n	802b770 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 802b766:	e069      	b.n	802b83c <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 802b768:	f7fb fde4 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802b76c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 802b76e:	e068      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802b770:	f107 0314 	add.w	r3, r7, #20
 802b774:	4618      	mov	r0, r3
 802b776:	f7fd fea3 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802b77a:	697b      	ldr	r3, [r7, #20]
 802b77c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b77e:	e060      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802b780:	f107 0308 	add.w	r3, r7, #8
 802b784:	4618      	mov	r0, r3
 802b786:	f7fe f805 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 802b78a:	693b      	ldr	r3, [r7, #16]
 802b78c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b78e:	e058      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 802b790:	4b7c      	ldr	r3, [pc, #496]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b792:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b796:	f003 0302 	and.w	r3, r3, #2
 802b79a:	2b02      	cmp	r3, #2
 802b79c:	d103      	bne.n	802b7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1d3e>
            {
              frequency = LSE_VALUE;
 802b79e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802b7a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b7a4:	e04d      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 802b7a6:	2300      	movs	r3, #0
 802b7a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b7aa:	e04a      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 802b7ac:	4b75      	ldr	r3, [pc, #468]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b7ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802b7b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802b7b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802b7ba:	d103      	bne.n	802b7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d5c>
            {
              frequency = LSI_VALUE;
 802b7bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802b7c0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 802b7c2:	e03e      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 802b7c4:	2300      	movs	r3, #0
 802b7c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b7c8:	e03b      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802b7ca:	4b6e      	ldr	r3, [pc, #440]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b7cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802b7d0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802b7d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802b7d6:	4b6b      	ldr	r3, [pc, #428]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b7d8:	681b      	ldr	r3, [r3, #0]
 802b7da:	f003 0302 	and.w	r3, r3, #2
 802b7de:	2b02      	cmp	r3, #2
 802b7e0:	d10c      	bne.n	802b7fc <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
 802b7e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b7e4:	2b00      	cmp	r3, #0
 802b7e6:	d109      	bne.n	802b7fc <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802b7e8:	4b66      	ldr	r3, [pc, #408]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b7ea:	681b      	ldr	r3, [r3, #0]
 802b7ec:	08db      	lsrs	r3, r3, #3
 802b7ee:	f003 0303 	and.w	r3, r3, #3
 802b7f2:	4a65      	ldr	r2, [pc, #404]	@ (802b988 <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 802b7f4:	fa22 f303 	lsr.w	r3, r2, r3
 802b7f8:	637b      	str	r3, [r7, #52]	@ 0x34
 802b7fa:	e01e      	b.n	802b83a <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802b7fc:	4b61      	ldr	r3, [pc, #388]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b7fe:	681b      	ldr	r3, [r3, #0]
 802b800:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802b804:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b808:	d106      	bne.n	802b818 <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
 802b80a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b80c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b810:	d102      	bne.n	802b818 <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802b812:	4b5e      	ldr	r3, [pc, #376]	@ (802b98c <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 802b814:	637b      	str	r3, [r7, #52]	@ 0x34
 802b816:	e010      	b.n	802b83a <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802b818:	4b5a      	ldr	r3, [pc, #360]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b81a:	681b      	ldr	r3, [r3, #0]
 802b81c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b820:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b824:	d106      	bne.n	802b834 <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
 802b826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b828:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802b82c:	d102      	bne.n	802b834 <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802b82e:	4b58      	ldr	r3, [pc, #352]	@ (802b990 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 802b830:	637b      	str	r3, [r7, #52]	@ 0x34
 802b832:	e002      	b.n	802b83a <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802b834:	2300      	movs	r3, #0
 802b836:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802b838:	e003      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
 802b83a:	e002      	b.n	802b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          default :
          {
            frequency = 0U;
 802b83c:	2300      	movs	r3, #0
 802b83e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b840:	bf00      	nop
          }
        }
        break;
 802b842:	f000 bc28 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 802b846:	4b4f      	ldr	r3, [pc, #316]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b848:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802b84c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 802b850:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 802b852:	4b4c      	ldr	r3, [pc, #304]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b854:	681b      	ldr	r3, [r3, #0]
 802b856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b85a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b85e:	d106      	bne.n	802b86e <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
 802b860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b862:	2b00      	cmp	r3, #0
 802b864:	d103      	bne.n	802b86e <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
        {
          frequency = HSE_VALUE;
 802b866:	4b4a      	ldr	r3, [pc, #296]	@ (802b990 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 802b868:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 802b86a:	f000 bc14 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 802b86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802b874:	d108      	bne.n	802b888 <HAL_RCCEx_GetPeriphCLKFreq+0x1e20>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802b876:	f107 0320 	add.w	r3, r7, #32
 802b87a:	4618      	mov	r0, r3
 802b87c:	f7fd fcb6 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 802b880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802b882:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802b884:	f000 bc07 	b.w	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 802b888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b88a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b88e:	d107      	bne.n	802b8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e38>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802b890:	f107 0314 	add.w	r3, r7, #20
 802b894:	4618      	mov	r0, r3
 802b896:	f7fd fe13 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802b89a:	69bb      	ldr	r3, [r7, #24]
 802b89c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802b89e:	e3fa      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 802b8a0:	2300      	movs	r3, #0
 802b8a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802b8a4:	e3f7      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 802b8a6:	4b37      	ldr	r3, [pc, #220]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b8a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802b8ac:	f003 0307 	and.w	r3, r3, #7
 802b8b0:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 802b8b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b8b4:	2b04      	cmp	r3, #4
 802b8b6:	d861      	bhi.n	802b97c <HAL_RCCEx_GetPeriphCLKFreq+0x1f14>
 802b8b8:	a201      	add	r2, pc, #4	@ (adr r2, 802b8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e58>)
 802b8ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802b8be:	bf00      	nop
 802b8c0:	0802b8d5 	.word	0x0802b8d5
 802b8c4:	0802b8e5 	.word	0x0802b8e5
 802b8c8:	0802b8f5 	.word	0x0802b8f5
 802b8cc:	0802b905 	.word	0x0802b905
 802b8d0:	0802b90b 	.word	0x0802b90b
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802b8d4:	f107 0320 	add.w	r3, r7, #32
 802b8d8:	4618      	mov	r0, r3
 802b8da:	f7fd fc87 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 802b8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802b8e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b8e2:	e04e      	b.n	802b982 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802b8e4:	f107 0314 	add.w	r3, r7, #20
 802b8e8:	4618      	mov	r0, r3
 802b8ea:	f7fd fde9 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802b8ee:	697b      	ldr	r3, [r7, #20]
 802b8f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b8f2:	e046      	b.n	802b982 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802b8f4:	f107 0308 	add.w	r3, r7, #8
 802b8f8:	4618      	mov	r0, r3
 802b8fa:	f7fd ff4b 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 802b8fe:	68bb      	ldr	r3, [r7, #8]
 802b900:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b902:	e03e      	b.n	802b982 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 802b904:	4b23      	ldr	r3, [pc, #140]	@ (802b994 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2c>)
 802b906:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b908:	e03b      	b.n	802b982 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802b90a:	4b1e      	ldr	r3, [pc, #120]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b90c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802b910:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802b914:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802b916:	4b1b      	ldr	r3, [pc, #108]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b918:	681b      	ldr	r3, [r3, #0]
 802b91a:	f003 0302 	and.w	r3, r3, #2
 802b91e:	2b02      	cmp	r3, #2
 802b920:	d10c      	bne.n	802b93c <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
 802b922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b924:	2b00      	cmp	r3, #0
 802b926:	d109      	bne.n	802b93c <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802b928:	4b16      	ldr	r3, [pc, #88]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b92a:	681b      	ldr	r3, [r3, #0]
 802b92c:	08db      	lsrs	r3, r3, #3
 802b92e:	f003 0303 	and.w	r3, r3, #3
 802b932:	4a15      	ldr	r2, [pc, #84]	@ (802b988 <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 802b934:	fa22 f303 	lsr.w	r3, r2, r3
 802b938:	637b      	str	r3, [r7, #52]	@ 0x34
 802b93a:	e01e      	b.n	802b97a <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802b93c:	4b11      	ldr	r3, [pc, #68]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b93e:	681b      	ldr	r3, [r3, #0]
 802b940:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802b944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802b948:	d106      	bne.n	802b958 <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
 802b94a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b94c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802b950:	d102      	bne.n	802b958 <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802b952:	4b0e      	ldr	r3, [pc, #56]	@ (802b98c <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 802b954:	637b      	str	r3, [r7, #52]	@ 0x34
 802b956:	e010      	b.n	802b97a <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802b958:	4b0a      	ldr	r3, [pc, #40]	@ (802b984 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 802b95a:	681b      	ldr	r3, [r3, #0]
 802b95c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802b960:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802b964:	d106      	bne.n	802b974 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
 802b966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802b968:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802b96c:	d102      	bne.n	802b974 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802b96e:	4b08      	ldr	r3, [pc, #32]	@ (802b990 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 802b970:	637b      	str	r3, [r7, #52]	@ 0x34
 802b972:	e002      	b.n	802b97a <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802b974:	2300      	movs	r3, #0
 802b976:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802b978:	e003      	b.n	802b982 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
 802b97a:	e002      	b.n	802b982 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          default:
          {
            frequency = 0;
 802b97c:	2300      	movs	r3, #0
 802b97e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802b980:	bf00      	nop
          }
        }
        break;
 802b982:	e388      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802b984:	44020c00 	.word	0x44020c00
 802b988:	03d09000 	.word	0x03d09000
 802b98c:	003d0900 	.word	0x003d0900
 802b990:	016e3600 	.word	0x016e3600
 802b994:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 802b998:	4ba9      	ldr	r3, [pc, #676]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802b99a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802b99e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 802b9a2:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 802b9a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802b9a6:	2b20      	cmp	r3, #32
 802b9a8:	f200 809a 	bhi.w	802bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x2078>
 802b9ac:	a201      	add	r2, pc, #4	@ (adr r2, 802b9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4c>)
 802b9ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802b9b2:	bf00      	nop
 802b9b4:	0802ba39 	.word	0x0802ba39
 802b9b8:	0802bae1 	.word	0x0802bae1
 802b9bc:	0802bae1 	.word	0x0802bae1
 802b9c0:	0802bae1 	.word	0x0802bae1
 802b9c4:	0802bae1 	.word	0x0802bae1
 802b9c8:	0802bae1 	.word	0x0802bae1
 802b9cc:	0802bae1 	.word	0x0802bae1
 802b9d0:	0802bae1 	.word	0x0802bae1
 802b9d4:	0802ba49 	.word	0x0802ba49
 802b9d8:	0802bae1 	.word	0x0802bae1
 802b9dc:	0802bae1 	.word	0x0802bae1
 802b9e0:	0802bae1 	.word	0x0802bae1
 802b9e4:	0802bae1 	.word	0x0802bae1
 802b9e8:	0802bae1 	.word	0x0802bae1
 802b9ec:	0802bae1 	.word	0x0802bae1
 802b9f0:	0802bae1 	.word	0x0802bae1
 802b9f4:	0802ba59 	.word	0x0802ba59
 802b9f8:	0802bae1 	.word	0x0802bae1
 802b9fc:	0802bae1 	.word	0x0802bae1
 802ba00:	0802bae1 	.word	0x0802bae1
 802ba04:	0802bae1 	.word	0x0802bae1
 802ba08:	0802bae1 	.word	0x0802bae1
 802ba0c:	0802bae1 	.word	0x0802bae1
 802ba10:	0802bae1 	.word	0x0802bae1
 802ba14:	0802ba69 	.word	0x0802ba69
 802ba18:	0802bae1 	.word	0x0802bae1
 802ba1c:	0802bae1 	.word	0x0802bae1
 802ba20:	0802bae1 	.word	0x0802bae1
 802ba24:	0802bae1 	.word	0x0802bae1
 802ba28:	0802bae1 	.word	0x0802bae1
 802ba2c:	0802bae1 	.word	0x0802bae1
 802ba30:	0802bae1 	.word	0x0802bae1
 802ba34:	0802ba6f 	.word	0x0802ba6f
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802ba38:	f107 0320 	add.w	r3, r7, #32
 802ba3c:	4618      	mov	r0, r3
 802ba3e:	f7fd fbd5 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 802ba42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802ba44:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802ba46:	e04e      	b.n	802bae6 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802ba48:	f107 0314 	add.w	r3, r7, #20
 802ba4c:	4618      	mov	r0, r3
 802ba4e:	f7fd fd37 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802ba52:	697b      	ldr	r3, [r7, #20]
 802ba54:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802ba56:	e046      	b.n	802bae6 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802ba58:	f107 0308 	add.w	r3, r7, #8
 802ba5c:	4618      	mov	r0, r3
 802ba5e:	f7fd fe99 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 802ba62:	68bb      	ldr	r3, [r7, #8]
 802ba64:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802ba66:	e03e      	b.n	802bae6 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 802ba68:	4b76      	ldr	r3, [pc, #472]	@ (802bc44 <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 802ba6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802ba6c:	e03b      	b.n	802bae6 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802ba6e:	4b74      	ldr	r3, [pc, #464]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802ba70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802ba74:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802ba78:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802ba7a:	4b71      	ldr	r3, [pc, #452]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802ba7c:	681b      	ldr	r3, [r3, #0]
 802ba7e:	f003 0302 	and.w	r3, r3, #2
 802ba82:	2b02      	cmp	r3, #2
 802ba84:	d10c      	bne.n	802baa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
 802ba86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ba88:	2b00      	cmp	r3, #0
 802ba8a:	d109      	bne.n	802baa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802ba8c:	4b6c      	ldr	r3, [pc, #432]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802ba8e:	681b      	ldr	r3, [r3, #0]
 802ba90:	08db      	lsrs	r3, r3, #3
 802ba92:	f003 0303 	and.w	r3, r3, #3
 802ba96:	4a6c      	ldr	r2, [pc, #432]	@ (802bc48 <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 802ba98:	fa22 f303 	lsr.w	r3, r2, r3
 802ba9c:	637b      	str	r3, [r7, #52]	@ 0x34
 802ba9e:	e01e      	b.n	802bade <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802baa0:	4b67      	ldr	r3, [pc, #412]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802baa2:	681b      	ldr	r3, [r3, #0]
 802baa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802baa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802baac:	d106      	bne.n	802babc <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
 802baae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802bab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802bab4:	d102      	bne.n	802babc <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802bab6:	4b65      	ldr	r3, [pc, #404]	@ (802bc4c <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 802bab8:	637b      	str	r3, [r7, #52]	@ 0x34
 802baba:	e010      	b.n	802bade <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802babc:	4b60      	ldr	r3, [pc, #384]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802babe:	681b      	ldr	r3, [r3, #0]
 802bac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802bac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802bac8:	d106      	bne.n	802bad8 <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
 802baca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802bacc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802bad0:	d102      	bne.n	802bad8 <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802bad2:	4b5f      	ldr	r3, [pc, #380]	@ (802bc50 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 802bad4:	637b      	str	r3, [r7, #52]	@ 0x34
 802bad6:	e002      	b.n	802bade <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802bad8:	2300      	movs	r3, #0
 802bada:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802badc:	e003      	b.n	802bae6 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
 802bade:	e002      	b.n	802bae6 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          default:
          {
            frequency = 0;
 802bae0:	2300      	movs	r3, #0
 802bae2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802bae4:	bf00      	nop
          }
        }
        break;
 802bae6:	e2d6      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 802bae8:	4b55      	ldr	r3, [pc, #340]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802baea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802baee:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 802baf2:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 802baf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802baf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802bafa:	d031      	beq.n	802bb60 <HAL_RCCEx_GetPeriphCLKFreq+0x20f8>
 802bafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bafe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802bb02:	d866      	bhi.n	802bbd2 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 802bb04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bb06:	2bc0      	cmp	r3, #192	@ 0xc0
 802bb08:	d027      	beq.n	802bb5a <HAL_RCCEx_GetPeriphCLKFreq+0x20f2>
 802bb0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bb0c:	2bc0      	cmp	r3, #192	@ 0xc0
 802bb0e:	d860      	bhi.n	802bbd2 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 802bb10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bb12:	2b80      	cmp	r3, #128	@ 0x80
 802bb14:	d019      	beq.n	802bb4a <HAL_RCCEx_GetPeriphCLKFreq+0x20e2>
 802bb16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bb18:	2b80      	cmp	r3, #128	@ 0x80
 802bb1a:	d85a      	bhi.n	802bbd2 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 802bb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bb1e:	2b00      	cmp	r3, #0
 802bb20:	d003      	beq.n	802bb2a <HAL_RCCEx_GetPeriphCLKFreq+0x20c2>
 802bb22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bb24:	2b40      	cmp	r3, #64	@ 0x40
 802bb26:	d008      	beq.n	802bb3a <HAL_RCCEx_GetPeriphCLKFreq+0x20d2>
 802bb28:	e053      	b.n	802bbd2 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802bb2a:	f107 0320 	add.w	r3, r7, #32
 802bb2e:	4618      	mov	r0, r3
 802bb30:	f7fd fb5c 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 802bb34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802bb36:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802bb38:	e04e      	b.n	802bbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802bb3a:	f107 0314 	add.w	r3, r7, #20
 802bb3e:	4618      	mov	r0, r3
 802bb40:	f7fd fcbe 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 802bb44:	697b      	ldr	r3, [r7, #20]
 802bb46:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802bb48:	e046      	b.n	802bbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802bb4a:	f107 0308 	add.w	r3, r7, #8
 802bb4e:	4618      	mov	r0, r3
 802bb50:	f7fd fe20 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 802bb54:	68bb      	ldr	r3, [r7, #8]
 802bb56:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802bb58:	e03e      	b.n	802bbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 802bb5a:	4b3a      	ldr	r3, [pc, #232]	@ (802bc44 <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 802bb5c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802bb5e:	e03b      	b.n	802bbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802bb60:	4b37      	ldr	r3, [pc, #220]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802bb62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802bb66:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802bb6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802bb6c:	4b34      	ldr	r3, [pc, #208]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802bb6e:	681b      	ldr	r3, [r3, #0]
 802bb70:	f003 0302 	and.w	r3, r3, #2
 802bb74:	2b02      	cmp	r3, #2
 802bb76:	d10c      	bne.n	802bb92 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 802bb78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802bb7a:	2b00      	cmp	r3, #0
 802bb7c:	d109      	bne.n	802bb92 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802bb7e:	4b30      	ldr	r3, [pc, #192]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802bb80:	681b      	ldr	r3, [r3, #0]
 802bb82:	08db      	lsrs	r3, r3, #3
 802bb84:	f003 0303 	and.w	r3, r3, #3
 802bb88:	4a2f      	ldr	r2, [pc, #188]	@ (802bc48 <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 802bb8a:	fa22 f303 	lsr.w	r3, r2, r3
 802bb8e:	637b      	str	r3, [r7, #52]	@ 0x34
 802bb90:	e01e      	b.n	802bbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802bb92:	4b2b      	ldr	r3, [pc, #172]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802bb94:	681b      	ldr	r3, [r3, #0]
 802bb96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802bb9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802bb9e:	d106      	bne.n	802bbae <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
 802bba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802bba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802bba6:	d102      	bne.n	802bbae <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802bba8:	4b28      	ldr	r3, [pc, #160]	@ (802bc4c <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 802bbaa:	637b      	str	r3, [r7, #52]	@ 0x34
 802bbac:	e010      	b.n	802bbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802bbae:	4b24      	ldr	r3, [pc, #144]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802bbb0:	681b      	ldr	r3, [r3, #0]
 802bbb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802bbb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802bbba:	d106      	bne.n	802bbca <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
 802bbbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802bbbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802bbc2:	d102      	bne.n	802bbca <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802bbc4:	4b22      	ldr	r3, [pc, #136]	@ (802bc50 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 802bbc6:	637b      	str	r3, [r7, #52]	@ 0x34
 802bbc8:	e002      	b.n	802bbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 802bbca:	2300      	movs	r3, #0
 802bbcc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802bbce:	e003      	b.n	802bbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
 802bbd0:	e002      	b.n	802bbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          default:
          {
            frequency = 0;
 802bbd2:	2300      	movs	r3, #0
 802bbd4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802bbd6:	bf00      	nop
          }
        }
        break;
 802bbd8:	e25d      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 802bbda:	4b19      	ldr	r3, [pc, #100]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802bbdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802bbe0:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 802bbe4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 802bbe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bbe8:	2b00      	cmp	r3, #0
 802bbea:	d103      	bne.n	802bbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x218c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 802bbec:	f7fb fb8c 	bl	8027308 <HAL_RCC_GetPCLK2Freq>
 802bbf0:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 802bbf2:	e250      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 802bbf4:	4b12      	ldr	r3, [pc, #72]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802bbf6:	681b      	ldr	r3, [r3, #0]
 802bbf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802bbfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802bc00:	d10b      	bne.n	802bc1a <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
 802bc02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bc04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802bc08:	d107      	bne.n	802bc1a <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802bc0a:	f107 0314 	add.w	r3, r7, #20
 802bc0e:	4618      	mov	r0, r3
 802bc10:	f7fd fc56 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802bc14:	69bb      	ldr	r3, [r7, #24]
 802bc16:	637b      	str	r3, [r7, #52]	@ 0x34
 802bc18:	e04f      	b.n	802bcba <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 802bc1a:	4b09      	ldr	r3, [pc, #36]	@ (802bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 802bc1c:	681b      	ldr	r3, [r3, #0]
 802bc1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802bc22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802bc26:	d115      	bne.n	802bc54 <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
 802bc28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bc2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802bc2e:	d111      	bne.n	802bc54 <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802bc30:	f107 0308 	add.w	r3, r7, #8
 802bc34:	4618      	mov	r0, r3
 802bc36:	f7fd fdad 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802bc3a:	68fb      	ldr	r3, [r7, #12]
 802bc3c:	637b      	str	r3, [r7, #52]	@ 0x34
 802bc3e:	e03c      	b.n	802bcba <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
 802bc40:	44020c00 	.word	0x44020c00
 802bc44:	00bb8000 	.word	0x00bb8000
 802bc48:	03d09000 	.word	0x03d09000
 802bc4c:	003d0900 	.word	0x003d0900
 802bc50:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 802bc54:	4b94      	ldr	r3, [pc, #592]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bc56:	681b      	ldr	r3, [r3, #0]
 802bc58:	f003 0302 	and.w	r3, r3, #2
 802bc5c:	2b02      	cmp	r3, #2
 802bc5e:	d10d      	bne.n	802bc7c <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
 802bc60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bc62:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 802bc66:	d109      	bne.n	802bc7c <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802bc68:	4b8f      	ldr	r3, [pc, #572]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bc6a:	681b      	ldr	r3, [r3, #0]
 802bc6c:	08db      	lsrs	r3, r3, #3
 802bc6e:	f003 0303 	and.w	r3, r3, #3
 802bc72:	4a8e      	ldr	r2, [pc, #568]	@ (802beac <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 802bc74:	fa22 f303 	lsr.w	r3, r2, r3
 802bc78:	637b      	str	r3, [r7, #52]	@ 0x34
 802bc7a:	e01e      	b.n	802bcba <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 802bc7c:	4b8a      	ldr	r3, [pc, #552]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bc7e:	681b      	ldr	r3, [r3, #0]
 802bc80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802bc84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802bc88:	d106      	bne.n	802bc98 <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
 802bc8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bc8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 802bc90:	d102      	bne.n	802bc98 <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
          frequency = CSI_VALUE;
 802bc92:	4b87      	ldr	r3, [pc, #540]	@ (802beb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 802bc94:	637b      	str	r3, [r7, #52]	@ 0x34
 802bc96:	e010      	b.n	802bcba <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 802bc98:	4b83      	ldr	r3, [pc, #524]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bc9a:	681b      	ldr	r3, [r3, #0]
 802bc9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802bca0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802bca4:	d106      	bne.n	802bcb4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
 802bca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bca8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 802bcac:	d102      	bne.n	802bcb4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
          frequency = HSE_VALUE;
 802bcae:	4b81      	ldr	r3, [pc, #516]	@ (802beb4 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 802bcb0:	637b      	str	r3, [r7, #52]	@ 0x34
 802bcb2:	e002      	b.n	802bcba <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
          frequency = 0U;
 802bcb4:	2300      	movs	r3, #0
 802bcb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802bcb8:	e1ed      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802bcba:	e1ec      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 802bcbc:	4b7a      	ldr	r3, [pc, #488]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bcbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802bcc2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 802bcc6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 802bcc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bcca:	2b00      	cmp	r3, #0
 802bccc:	d103      	bne.n	802bcd6 <HAL_RCCEx_GetPeriphCLKFreq+0x226e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 802bcce:	f7fb fb31 	bl	8027334 <HAL_RCC_GetPCLK3Freq>
 802bcd2:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 802bcd4:	e1df      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 802bcd6:	4b74      	ldr	r3, [pc, #464]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bcd8:	681b      	ldr	r3, [r3, #0]
 802bcda:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802bcde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802bce2:	d10b      	bne.n	802bcfc <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
 802bce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802bcea:	d107      	bne.n	802bcfc <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802bcec:	f107 0314 	add.w	r3, r7, #20
 802bcf0:	4618      	mov	r0, r3
 802bcf2:	f7fd fbe5 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802bcf6:	69bb      	ldr	r3, [r7, #24]
 802bcf8:	637b      	str	r3, [r7, #52]	@ 0x34
 802bcfa:	e045      	b.n	802bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 802bcfc:	4b6a      	ldr	r3, [pc, #424]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bcfe:	681b      	ldr	r3, [r3, #0]
 802bd00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802bd04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802bd08:	d10b      	bne.n	802bd22 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 802bd0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bd0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802bd10:	d107      	bne.n	802bd22 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802bd12:	f107 0308 	add.w	r3, r7, #8
 802bd16:	4618      	mov	r0, r3
 802bd18:	f7fd fd3c 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802bd1c:	68fb      	ldr	r3, [r7, #12]
 802bd1e:	637b      	str	r3, [r7, #52]	@ 0x34
 802bd20:	e032      	b.n	802bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 802bd22:	4b61      	ldr	r3, [pc, #388]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bd24:	681b      	ldr	r3, [r3, #0]
 802bd26:	f003 0302 	and.w	r3, r3, #2
 802bd2a:	2b02      	cmp	r3, #2
 802bd2c:	d10d      	bne.n	802bd4a <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
 802bd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bd30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 802bd34:	d109      	bne.n	802bd4a <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802bd36:	4b5c      	ldr	r3, [pc, #368]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bd38:	681b      	ldr	r3, [r3, #0]
 802bd3a:	08db      	lsrs	r3, r3, #3
 802bd3c:	f003 0303 	and.w	r3, r3, #3
 802bd40:	4a5a      	ldr	r2, [pc, #360]	@ (802beac <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 802bd42:	fa22 f303 	lsr.w	r3, r2, r3
 802bd46:	637b      	str	r3, [r7, #52]	@ 0x34
 802bd48:	e01e      	b.n	802bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 802bd4a:	4b57      	ldr	r3, [pc, #348]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bd4c:	681b      	ldr	r3, [r3, #0]
 802bd4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802bd52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802bd56:	d106      	bne.n	802bd66 <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
 802bd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bd5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 802bd5e:	d102      	bne.n	802bd66 <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
          frequency = CSI_VALUE;
 802bd60:	4b53      	ldr	r3, [pc, #332]	@ (802beb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 802bd62:	637b      	str	r3, [r7, #52]	@ 0x34
 802bd64:	e010      	b.n	802bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 802bd66:	4b50      	ldr	r3, [pc, #320]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bd68:	681b      	ldr	r3, [r3, #0]
 802bd6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802bd6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802bd72:	d106      	bne.n	802bd82 <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
 802bd74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bd76:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 802bd7a:	d102      	bne.n	802bd82 <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
          frequency = HSE_VALUE;
 802bd7c:	4b4d      	ldr	r3, [pc, #308]	@ (802beb4 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 802bd7e:	637b      	str	r3, [r7, #52]	@ 0x34
 802bd80:	e002      	b.n	802bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
          frequency = 0U;
 802bd82:	2300      	movs	r3, #0
 802bd84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802bd86:	e186      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802bd88:	e185      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 802bd8a:	4b47      	ldr	r3, [pc, #284]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bd8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 802bd90:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 802bd94:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 802bd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bd98:	2b00      	cmp	r3, #0
 802bd9a:	d103      	bne.n	802bda4 <HAL_RCCEx_GetPeriphCLKFreq+0x233c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 802bd9c:	f7fb fab4 	bl	8027308 <HAL_RCC_GetPCLK2Freq>
 802bda0:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 802bda2:	e178      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 802bda4:	4b40      	ldr	r3, [pc, #256]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bda6:	681b      	ldr	r3, [r3, #0]
 802bda8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802bdac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802bdb0:	d10b      	bne.n	802bdca <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
 802bdb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bdb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802bdb8:	d107      	bne.n	802bdca <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802bdba:	f107 0314 	add.w	r3, r7, #20
 802bdbe:	4618      	mov	r0, r3
 802bdc0:	f7fd fb7e 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 802bdc4:	69bb      	ldr	r3, [r7, #24]
 802bdc6:	637b      	str	r3, [r7, #52]	@ 0x34
 802bdc8:	e045      	b.n	802be56 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 802bdca:	4b37      	ldr	r3, [pc, #220]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bdcc:	681b      	ldr	r3, [r3, #0]
 802bdce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802bdd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802bdd6:	d10b      	bne.n	802bdf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
 802bdd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bdda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802bdde:	d107      	bne.n	802bdf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802bde0:	f107 0308 	add.w	r3, r7, #8
 802bde4:	4618      	mov	r0, r3
 802bde6:	f7fd fcd5 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802bdea:	68fb      	ldr	r3, [r7, #12]
 802bdec:	637b      	str	r3, [r7, #52]	@ 0x34
 802bdee:	e032      	b.n	802be56 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 802bdf0:	4b2d      	ldr	r3, [pc, #180]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802bdf2:	681b      	ldr	r3, [r3, #0]
 802bdf4:	f003 0302 	and.w	r3, r3, #2
 802bdf8:	2b02      	cmp	r3, #2
 802bdfa:	d10d      	bne.n	802be18 <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
 802bdfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bdfe:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 802be02:	d109      	bne.n	802be18 <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802be04:	4b28      	ldr	r3, [pc, #160]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802be06:	681b      	ldr	r3, [r3, #0]
 802be08:	08db      	lsrs	r3, r3, #3
 802be0a:	f003 0303 	and.w	r3, r3, #3
 802be0e:	4a27      	ldr	r2, [pc, #156]	@ (802beac <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 802be10:	fa22 f303 	lsr.w	r3, r2, r3
 802be14:	637b      	str	r3, [r7, #52]	@ 0x34
 802be16:	e01e      	b.n	802be56 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 802be18:	4b23      	ldr	r3, [pc, #140]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802be1a:	681b      	ldr	r3, [r3, #0]
 802be1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802be20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802be24:	d106      	bne.n	802be34 <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
 802be26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802be28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802be2c:	d102      	bne.n	802be34 <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
          frequency = CSI_VALUE;
 802be2e:	4b20      	ldr	r3, [pc, #128]	@ (802beb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 802be30:	637b      	str	r3, [r7, #52]	@ 0x34
 802be32:	e010      	b.n	802be56 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 802be34:	4b1c      	ldr	r3, [pc, #112]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802be36:	681b      	ldr	r3, [r3, #0]
 802be38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802be3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802be40:	d106      	bne.n	802be50 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
 802be42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802be44:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 802be48:	d102      	bne.n	802be50 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
          frequency = HSE_VALUE;
 802be4a:	4b1a      	ldr	r3, [pc, #104]	@ (802beb4 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 802be4c:	637b      	str	r3, [r7, #52]	@ 0x34
 802be4e:	e002      	b.n	802be56 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
          frequency = 0U;
 802be50:	2300      	movs	r3, #0
 802be52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802be54:	e11f      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802be56:	e11e      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 802be58:	4b13      	ldr	r3, [pc, #76]	@ (802bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 802be5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802be5e:	f003 0303 	and.w	r3, r3, #3
 802be62:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 802be64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802be66:	2b03      	cmp	r3, #3
 802be68:	d85f      	bhi.n	802bf2a <HAL_RCCEx_GetPeriphCLKFreq+0x24c2>
 802be6a:	a201      	add	r2, pc, #4	@ (adr r2, 802be70 <HAL_RCCEx_GetPeriphCLKFreq+0x2408>)
 802be6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802be70:	0802be81 	.word	0x0802be81
 802be74:	0802be89 	.word	0x0802be89
 802be78:	0802be99 	.word	0x0802be99
 802be7c:	0802beb9 	.word	0x0802beb9
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 802be80:	f7fb fa10 	bl	80272a4 <HAL_RCC_GetHCLKFreq>
 802be84:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 802be86:	e053      	b.n	802bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802be88:	f107 0320 	add.w	r3, r7, #32
 802be8c:	4618      	mov	r0, r3
 802be8e:	f7fd f9ad 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 802be92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802be94:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802be96:	e04b      	b.n	802bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 802be98:	f107 0314 	add.w	r3, r7, #20
 802be9c:	4618      	mov	r0, r3
 802be9e:	f7fd fb0f 	bl	80294c0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 802bea2:	69fb      	ldr	r3, [r7, #28]
 802bea4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802bea6:	e043      	b.n	802bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 802bea8:	44020c00 	.word	0x44020c00
 802beac:	03d09000 	.word	0x03d09000
 802beb0:	003d0900 	.word	0x003d0900
 802beb4:	016e3600 	.word	0x016e3600
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 802beb8:	4b79      	ldr	r3, [pc, #484]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802beba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802bebe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 802bec2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 802bec4:	4b76      	ldr	r3, [pc, #472]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bec6:	681b      	ldr	r3, [r3, #0]
 802bec8:	f003 0302 	and.w	r3, r3, #2
 802becc:	2b02      	cmp	r3, #2
 802bece:	d10c      	bne.n	802beea <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
 802bed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802bed2:	2b00      	cmp	r3, #0
 802bed4:	d109      	bne.n	802beea <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 802bed6:	4b72      	ldr	r3, [pc, #456]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bed8:	681b      	ldr	r3, [r3, #0]
 802beda:	08db      	lsrs	r3, r3, #3
 802bedc:	f003 0303 	and.w	r3, r3, #3
 802bee0:	4a70      	ldr	r2, [pc, #448]	@ (802c0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x263c>)
 802bee2:	fa22 f303 	lsr.w	r3, r2, r3
 802bee6:	637b      	str	r3, [r7, #52]	@ 0x34
 802bee8:	e01e      	b.n	802bf28 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 802beea:	4b6d      	ldr	r3, [pc, #436]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802beec:	681b      	ldr	r3, [r3, #0]
 802beee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802bef2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802bef6:	d106      	bne.n	802bf06 <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
 802bef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802befa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802befe:	d102      	bne.n	802bf06 <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 802bf00:	4b69      	ldr	r3, [pc, #420]	@ (802c0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2640>)
 802bf02:	637b      	str	r3, [r7, #52]	@ 0x34
 802bf04:	e010      	b.n	802bf28 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 802bf06:	4b66      	ldr	r3, [pc, #408]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bf08:	681b      	ldr	r3, [r3, #0]
 802bf0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802bf0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 802bf12:	d106      	bne.n	802bf22 <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
 802bf14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802bf16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 802bf1a:	d102      	bne.n	802bf22 <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 802bf1c:	4b63      	ldr	r3, [pc, #396]	@ (802c0ac <HAL_RCCEx_GetPeriphCLKFreq+0x2644>)
 802bf1e:	637b      	str	r3, [r7, #52]	@ 0x34
 802bf20:	e002      	b.n	802bf28 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 802bf22:	2300      	movs	r3, #0
 802bf24:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 802bf26:	e003      	b.n	802bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 802bf28:	e002      	b.n	802bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          default:
          {
            frequency = 0U;
 802bf2a:	2300      	movs	r3, #0
 802bf2c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 802bf2e:	bf00      	nop
          }
        }
        break;
 802bf30:	e0b1      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 802bf32:	4b5b      	ldr	r3, [pc, #364]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bf34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802bf38:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 802bf3c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 802bf3e:	4b58      	ldr	r3, [pc, #352]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bf40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802bf44:	f003 0302 	and.w	r3, r3, #2
 802bf48:	2b02      	cmp	r3, #2
 802bf4a:	d106      	bne.n	802bf5a <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
 802bf4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bf4e:	2b00      	cmp	r3, #0
 802bf50:	d103      	bne.n	802bf5a <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
        {
          frequency = LSE_VALUE;
 802bf52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802bf56:	637b      	str	r3, [r7, #52]	@ 0x34
 802bf58:	e01f      	b.n	802bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 802bf5a:	4b51      	ldr	r3, [pc, #324]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bf5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802bf60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802bf64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802bf68:	d106      	bne.n	802bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
 802bf6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bf6c:	2b40      	cmp	r3, #64	@ 0x40
 802bf6e:	d103      	bne.n	802bf78 <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
        {
          frequency = LSI_VALUE;
 802bf70:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802bf74:	637b      	str	r3, [r7, #52]	@ 0x34
 802bf76:	e010      	b.n	802bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 802bf78:	4b49      	ldr	r3, [pc, #292]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bf7a:	681b      	ldr	r3, [r3, #0]
 802bf7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802bf80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802bf84:	d106      	bne.n	802bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
 802bf86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bf88:	2b80      	cmp	r3, #128	@ 0x80
 802bf8a:	d103      	bne.n	802bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
        {
          frequency = CSI_VALUE / 122U;
 802bf8c:	f248 0312 	movw	r3, #32786	@ 0x8012
 802bf90:	637b      	str	r3, [r7, #52]	@ 0x34
 802bf92:	e002      	b.n	802bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 802bf94:	2300      	movs	r3, #0
 802bf96:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 802bf98:	e07d      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802bf9a:	e07c      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 802bf9c:	4b40      	ldr	r3, [pc, #256]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bf9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 802bfa2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 802bfa6:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 802bfa8:	4b3d      	ldr	r3, [pc, #244]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bfaa:	681b      	ldr	r3, [r3, #0]
 802bfac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 802bfb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802bfb4:	d105      	bne.n	802bfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 802bfb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bfb8:	2b00      	cmp	r3, #0
 802bfba:	d102      	bne.n	802bfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = HSI48_VALUE;
 802bfbc:	4b3c      	ldr	r3, [pc, #240]	@ (802c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 802bfbe:	637b      	str	r3, [r7, #52]	@ 0x34
 802bfc0:	e031      	b.n	802c026 <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 802bfc2:	4b37      	ldr	r3, [pc, #220]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bfc4:	681b      	ldr	r3, [r3, #0]
 802bfc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 802bfca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 802bfce:	d10a      	bne.n	802bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
 802bfd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bfd2:	2b10      	cmp	r3, #16
 802bfd4:	d107      	bne.n	802bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802bfd6:	f107 0320 	add.w	r3, r7, #32
 802bfda:	4618      	mov	r0, r3
 802bfdc:	f7fd f906 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 802bfe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802bfe2:	637b      	str	r3, [r7, #52]	@ 0x34
 802bfe4:	e01f      	b.n	802c026 <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 802bfe6:	4b2e      	ldr	r3, [pc, #184]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802bfe8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802bfec:	f003 0302 	and.w	r3, r3, #2
 802bff0:	2b02      	cmp	r3, #2
 802bff2:	d106      	bne.n	802c002 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
 802bff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802bff6:	2b20      	cmp	r3, #32
 802bff8:	d103      	bne.n	802c002 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        {
          frequency = LSE_VALUE;
 802bffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 802bffe:	637b      	str	r3, [r7, #52]	@ 0x34
 802c000:	e011      	b.n	802c026 <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 802c002:	4b27      	ldr	r3, [pc, #156]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802c004:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 802c008:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802c00c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 802c010:	d106      	bne.n	802c020 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
 802c012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802c014:	2b30      	cmp	r3, #48	@ 0x30
 802c016:	d103      	bne.n	802c020 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
        {
          frequency = LSI_VALUE;
 802c018:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 802c01c:	637b      	str	r3, [r7, #52]	@ 0x34
 802c01e:	e002      	b.n	802c026 <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 802c020:	2300      	movs	r3, #0
 802c022:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 802c024:	e037      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802c026:	e036      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 802c028:	4b1d      	ldr	r3, [pc, #116]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802c02a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 802c02e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 802c032:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 802c034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802c036:	2b10      	cmp	r3, #16
 802c038:	d107      	bne.n	802c04a <HAL_RCCEx_GetPeriphCLKFreq+0x25e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 802c03a:	f107 0320 	add.w	r3, r7, #32
 802c03e:	4618      	mov	r0, r3
 802c040:	f7fd f8d4 	bl	80291ec <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 802c044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802c046:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 802c048:	e025      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 802c04a:	4b15      	ldr	r3, [pc, #84]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802c04c:	681b      	ldr	r3, [r3, #0]
 802c04e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802c052:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 802c056:	d10a      	bne.n	802c06e <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
 802c058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802c05a:	2b20      	cmp	r3, #32
 802c05c:	d107      	bne.n	802c06e <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 802c05e:	f107 0308 	add.w	r3, r7, #8
 802c062:	4618      	mov	r0, r3
 802c064:	f7fd fb96 	bl	8029794 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 802c068:	68fb      	ldr	r3, [r7, #12]
 802c06a:	637b      	str	r3, [r7, #52]	@ 0x34
 802c06c:	e00f      	b.n	802c08e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 802c06e:	4b0c      	ldr	r3, [pc, #48]	@ (802c0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 802c070:	681b      	ldr	r3, [r3, #0]
 802c072:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 802c076:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802c07a:	d105      	bne.n	802c088 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 802c07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802c07e:	2b30      	cmp	r3, #48	@ 0x30
 802c080:	d102      	bne.n	802c088 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = HSI48_VALUE;
 802c082:	4b0b      	ldr	r3, [pc, #44]	@ (802c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 802c084:	637b      	str	r3, [r7, #52]	@ 0x34
 802c086:	e002      	b.n	802c08e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 802c088:	2300      	movs	r3, #0
 802c08a:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 802c08c:	e003      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 802c08e:	e002      	b.n	802c096 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      default:
        frequency = 0U;
 802c090:	2300      	movs	r3, #0
 802c092:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 802c094:	bf00      	nop
        }
        break;
#endif /* RCC_CCIPR4_ETHCLKSEL */
    }
  }
  return (frequency);
 802c096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 802c098:	4618      	mov	r0, r3
 802c09a:	373c      	adds	r7, #60	@ 0x3c
 802c09c:	46bd      	mov	sp, r7
 802c09e:	bd90      	pop	{r4, r7, pc}
 802c0a0:	44020c00 	.word	0x44020c00
 802c0a4:	03d09000 	.word	0x03d09000
 802c0a8:	003d0900 	.word	0x003d0900
 802c0ac:	016e3600 	.word	0x016e3600
 802c0b0:	02dc6c00 	.word	0x02dc6c00

0802c0b4 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 802c0b4:	b580      	push	{r7, lr}
 802c0b6:	b084      	sub	sp, #16
 802c0b8:	af00      	add	r7, sp, #0
 802c0ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 802c0bc:	4b48      	ldr	r3, [pc, #288]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c0be:	681b      	ldr	r3, [r3, #0]
 802c0c0:	4a47      	ldr	r2, [pc, #284]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c0c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 802c0c6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 802c0c8:	f7f6 fc36 	bl	8022938 <HAL_GetTick>
 802c0cc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 802c0ce:	e008      	b.n	802c0e2 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 802c0d0:	f7f6 fc32 	bl	8022938 <HAL_GetTick>
 802c0d4:	4602      	mov	r2, r0
 802c0d6:	68fb      	ldr	r3, [r7, #12]
 802c0d8:	1ad3      	subs	r3, r2, r3
 802c0da:	2b02      	cmp	r3, #2
 802c0dc:	d901      	bls.n	802c0e2 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 802c0de:	2303      	movs	r3, #3
 802c0e0:	e07a      	b.n	802c1d8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 802c0e2:	4b3f      	ldr	r3, [pc, #252]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c0e4:	681b      	ldr	r3, [r3, #0]
 802c0e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802c0ea:	2b00      	cmp	r3, #0
 802c0ec:	d1f0      	bne.n	802c0d0 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 802c0ee:	4b3c      	ldr	r3, [pc, #240]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c0f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802c0f2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 802c0f6:	f023 0303 	bic.w	r3, r3, #3
 802c0fa:	687a      	ldr	r2, [r7, #4]
 802c0fc:	6811      	ldr	r1, [r2, #0]
 802c0fe:	687a      	ldr	r2, [r7, #4]
 802c100:	6852      	ldr	r2, [r2, #4]
 802c102:	0212      	lsls	r2, r2, #8
 802c104:	430a      	orrs	r2, r1
 802c106:	4936      	ldr	r1, [pc, #216]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c108:	4313      	orrs	r3, r2
 802c10a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 802c10c:	687b      	ldr	r3, [r7, #4]
 802c10e:	689b      	ldr	r3, [r3, #8]
 802c110:	3b01      	subs	r3, #1
 802c112:	f3c3 0208 	ubfx	r2, r3, #0, #9
 802c116:	687b      	ldr	r3, [r7, #4]
 802c118:	68db      	ldr	r3, [r3, #12]
 802c11a:	3b01      	subs	r3, #1
 802c11c:	025b      	lsls	r3, r3, #9
 802c11e:	b29b      	uxth	r3, r3
 802c120:	431a      	orrs	r2, r3
 802c122:	687b      	ldr	r3, [r7, #4]
 802c124:	691b      	ldr	r3, [r3, #16]
 802c126:	3b01      	subs	r3, #1
 802c128:	041b      	lsls	r3, r3, #16
 802c12a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 802c12e:	431a      	orrs	r2, r3
 802c130:	687b      	ldr	r3, [r7, #4]
 802c132:	695b      	ldr	r3, [r3, #20]
 802c134:	3b01      	subs	r3, #1
 802c136:	061b      	lsls	r3, r3, #24
 802c138:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 802c13c:	4928      	ldr	r1, [pc, #160]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c13e:	4313      	orrs	r3, r2
 802c140:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 802c142:	4b27      	ldr	r3, [pc, #156]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802c146:	f023 020c 	bic.w	r2, r3, #12
 802c14a:	687b      	ldr	r3, [r7, #4]
 802c14c:	699b      	ldr	r3, [r3, #24]
 802c14e:	4924      	ldr	r1, [pc, #144]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c150:	4313      	orrs	r3, r2
 802c152:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 802c154:	4b22      	ldr	r3, [pc, #136]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802c158:	f023 0220 	bic.w	r2, r3, #32
 802c15c:	687b      	ldr	r3, [r7, #4]
 802c15e:	69db      	ldr	r3, [r3, #28]
 802c160:	491f      	ldr	r1, [pc, #124]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c162:	4313      	orrs	r3, r2
 802c164:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 802c166:	4b1e      	ldr	r3, [pc, #120]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 802c16a:	687b      	ldr	r3, [r7, #4]
 802c16c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802c16e:	491c      	ldr	r1, [pc, #112]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c170:	4313      	orrs	r3, r2
 802c172:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 802c174:	4b1a      	ldr	r3, [pc, #104]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802c178:	4a19      	ldr	r2, [pc, #100]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c17a:	f023 0310 	bic.w	r3, r3, #16
 802c17e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 802c180:	4b17      	ldr	r3, [pc, #92]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802c184:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 802c188:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 802c18c:	687a      	ldr	r2, [r7, #4]
 802c18e:	6a12      	ldr	r2, [r2, #32]
 802c190:	00d2      	lsls	r2, r2, #3
 802c192:	4913      	ldr	r1, [pc, #76]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c194:	4313      	orrs	r3, r2
 802c196:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 802c198:	4b11      	ldr	r3, [pc, #68]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c19a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802c19c:	4a10      	ldr	r2, [pc, #64]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c19e:	f043 0310 	orr.w	r3, r3, #16
 802c1a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 802c1a4:	4b0e      	ldr	r3, [pc, #56]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c1a6:	681b      	ldr	r3, [r3, #0]
 802c1a8:	4a0d      	ldr	r2, [pc, #52]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c1aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 802c1ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 802c1b0:	f7f6 fbc2 	bl	8022938 <HAL_GetTick>
 802c1b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 802c1b6:	e008      	b.n	802c1ca <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 802c1b8:	f7f6 fbbe 	bl	8022938 <HAL_GetTick>
 802c1bc:	4602      	mov	r2, r0
 802c1be:	68fb      	ldr	r3, [r7, #12]
 802c1c0:	1ad3      	subs	r3, r2, r3
 802c1c2:	2b02      	cmp	r3, #2
 802c1c4:	d901      	bls.n	802c1ca <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 802c1c6:	2303      	movs	r3, #3
 802c1c8:	e006      	b.n	802c1d8 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 802c1ca:	4b05      	ldr	r3, [pc, #20]	@ (802c1e0 <RCCEx_PLL2_Config+0x12c>)
 802c1cc:	681b      	ldr	r3, [r3, #0]
 802c1ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 802c1d2:	2b00      	cmp	r3, #0
 802c1d4:	d0f0      	beq.n	802c1b8 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 802c1d6:	2300      	movs	r3, #0

}
 802c1d8:	4618      	mov	r0, r3
 802c1da:	3710      	adds	r7, #16
 802c1dc:	46bd      	mov	sp, r7
 802c1de:	bd80      	pop	{r7, pc}
 802c1e0:	44020c00 	.word	0x44020c00

0802c1e4 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 802c1e4:	b580      	push	{r7, lr}
 802c1e6:	b084      	sub	sp, #16
 802c1e8:	af00      	add	r7, sp, #0
 802c1ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 802c1ec:	4b48      	ldr	r3, [pc, #288]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c1ee:	681b      	ldr	r3, [r3, #0]
 802c1f0:	4a47      	ldr	r2, [pc, #284]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c1f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 802c1f6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 802c1f8:	f7f6 fb9e 	bl	8022938 <HAL_GetTick>
 802c1fc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 802c1fe:	e008      	b.n	802c212 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 802c200:	f7f6 fb9a 	bl	8022938 <HAL_GetTick>
 802c204:	4602      	mov	r2, r0
 802c206:	68fb      	ldr	r3, [r7, #12]
 802c208:	1ad3      	subs	r3, r2, r3
 802c20a:	2b02      	cmp	r3, #2
 802c20c:	d901      	bls.n	802c212 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 802c20e:	2303      	movs	r3, #3
 802c210:	e07a      	b.n	802c308 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 802c212:	4b3f      	ldr	r3, [pc, #252]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c214:	681b      	ldr	r3, [r3, #0]
 802c216:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802c21a:	2b00      	cmp	r3, #0
 802c21c:	d1f0      	bne.n	802c200 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 802c21e:	4b3c      	ldr	r3, [pc, #240]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802c222:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 802c226:	f023 0303 	bic.w	r3, r3, #3
 802c22a:	687a      	ldr	r2, [r7, #4]
 802c22c:	6811      	ldr	r1, [r2, #0]
 802c22e:	687a      	ldr	r2, [r7, #4]
 802c230:	6852      	ldr	r2, [r2, #4]
 802c232:	0212      	lsls	r2, r2, #8
 802c234:	430a      	orrs	r2, r1
 802c236:	4936      	ldr	r1, [pc, #216]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c238:	4313      	orrs	r3, r2
 802c23a:	630b      	str	r3, [r1, #48]	@ 0x30
 802c23c:	687b      	ldr	r3, [r7, #4]
 802c23e:	689b      	ldr	r3, [r3, #8]
 802c240:	3b01      	subs	r3, #1
 802c242:	f3c3 0208 	ubfx	r2, r3, #0, #9
 802c246:	687b      	ldr	r3, [r7, #4]
 802c248:	68db      	ldr	r3, [r3, #12]
 802c24a:	3b01      	subs	r3, #1
 802c24c:	025b      	lsls	r3, r3, #9
 802c24e:	b29b      	uxth	r3, r3
 802c250:	431a      	orrs	r2, r3
 802c252:	687b      	ldr	r3, [r7, #4]
 802c254:	691b      	ldr	r3, [r3, #16]
 802c256:	3b01      	subs	r3, #1
 802c258:	041b      	lsls	r3, r3, #16
 802c25a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 802c25e:	431a      	orrs	r2, r3
 802c260:	687b      	ldr	r3, [r7, #4]
 802c262:	695b      	ldr	r3, [r3, #20]
 802c264:	3b01      	subs	r3, #1
 802c266:	061b      	lsls	r3, r3, #24
 802c268:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 802c26c:	4928      	ldr	r1, [pc, #160]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c26e:	4313      	orrs	r3, r2
 802c270:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 802c272:	4b27      	ldr	r3, [pc, #156]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802c276:	f023 020c 	bic.w	r2, r3, #12
 802c27a:	687b      	ldr	r3, [r7, #4]
 802c27c:	699b      	ldr	r3, [r3, #24]
 802c27e:	4924      	ldr	r1, [pc, #144]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c280:	4313      	orrs	r3, r2
 802c282:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 802c284:	4b22      	ldr	r3, [pc, #136]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802c288:	f023 0220 	bic.w	r2, r3, #32
 802c28c:	687b      	ldr	r3, [r7, #4]
 802c28e:	69db      	ldr	r3, [r3, #28]
 802c290:	491f      	ldr	r1, [pc, #124]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c292:	4313      	orrs	r3, r2
 802c294:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 802c296:	4b1e      	ldr	r3, [pc, #120]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c298:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 802c29a:	687b      	ldr	r3, [r7, #4]
 802c29c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802c29e:	491c      	ldr	r1, [pc, #112]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2a0:	4313      	orrs	r3, r2
 802c2a2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 802c2a4:	4b1a      	ldr	r3, [pc, #104]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802c2a8:	4a19      	ldr	r2, [pc, #100]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2aa:	f023 0310 	bic.w	r3, r3, #16
 802c2ae:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 802c2b0:	4b17      	ldr	r3, [pc, #92]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802c2b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 802c2b8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 802c2bc:	687a      	ldr	r2, [r7, #4]
 802c2be:	6a12      	ldr	r2, [r2, #32]
 802c2c0:	00d2      	lsls	r2, r2, #3
 802c2c2:	4913      	ldr	r1, [pc, #76]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2c4:	4313      	orrs	r3, r2
 802c2c6:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 802c2c8:	4b11      	ldr	r3, [pc, #68]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802c2cc:	4a10      	ldr	r2, [pc, #64]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2ce:	f043 0310 	orr.w	r3, r3, #16
 802c2d2:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 802c2d4:	4b0e      	ldr	r3, [pc, #56]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2d6:	681b      	ldr	r3, [r3, #0]
 802c2d8:	4a0d      	ldr	r2, [pc, #52]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 802c2de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 802c2e0:	f7f6 fb2a 	bl	8022938 <HAL_GetTick>
 802c2e4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 802c2e6:	e008      	b.n	802c2fa <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 802c2e8:	f7f6 fb26 	bl	8022938 <HAL_GetTick>
 802c2ec:	4602      	mov	r2, r0
 802c2ee:	68fb      	ldr	r3, [r7, #12]
 802c2f0:	1ad3      	subs	r3, r2, r3
 802c2f2:	2b02      	cmp	r3, #2
 802c2f4:	d901      	bls.n	802c2fa <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 802c2f6:	2303      	movs	r3, #3
 802c2f8:	e006      	b.n	802c308 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 802c2fa:	4b05      	ldr	r3, [pc, #20]	@ (802c310 <RCCEx_PLL3_Config+0x12c>)
 802c2fc:	681b      	ldr	r3, [r3, #0]
 802c2fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 802c302:	2b00      	cmp	r3, #0
 802c304:	d0f0      	beq.n	802c2e8 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 802c306:	2300      	movs	r3, #0
}
 802c308:	4618      	mov	r0, r3
 802c30a:	3710      	adds	r7, #16
 802c30c:	46bd      	mov	sp, r7
 802c30e:	bd80      	pop	{r7, pc}
 802c310:	44020c00 	.word	0x44020c00

0802c314 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 802c314:	b580      	push	{r7, lr}
 802c316:	b084      	sub	sp, #16
 802c318:	af00      	add	r7, sp, #0
 802c31a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 802c31c:	2301      	movs	r3, #1
 802c31e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 802c320:	687b      	ldr	r3, [r7, #4]
 802c322:	2b00      	cmp	r3, #0
 802c324:	d071      	beq.n	802c40a <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 802c326:	687b      	ldr	r3, [r7, #4]
 802c328:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 802c32c:	b2db      	uxtb	r3, r3
 802c32e:	2b00      	cmp	r3, #0
 802c330:	d106      	bne.n	802c340 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 802c332:	687b      	ldr	r3, [r7, #4]
 802c334:	2200      	movs	r2, #0
 802c336:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 802c33a:	6878      	ldr	r0, [r7, #4]
 802c33c:	f7f5 fc52 	bl	8021be4 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 802c340:	687b      	ldr	r3, [r7, #4]
 802c342:	2202      	movs	r2, #2
 802c344:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 802c348:	4b32      	ldr	r3, [pc, #200]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c34a:	68db      	ldr	r3, [r3, #12]
 802c34c:	f003 0310 	and.w	r3, r3, #16
 802c350:	2b10      	cmp	r3, #16
 802c352:	d051      	beq.n	802c3f8 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 802c354:	4b2f      	ldr	r3, [pc, #188]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c356:	22ca      	movs	r2, #202	@ 0xca
 802c358:	625a      	str	r2, [r3, #36]	@ 0x24
 802c35a:	4b2e      	ldr	r3, [pc, #184]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c35c:	2253      	movs	r2, #83	@ 0x53
 802c35e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 802c360:	6878      	ldr	r0, [r7, #4]
 802c362:	f000 fa53 	bl	802c80c <RTC_EnterInitMode>
 802c366:	4603      	mov	r3, r0
 802c368:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 802c36a:	7bfb      	ldrb	r3, [r7, #15]
 802c36c:	2b00      	cmp	r3, #0
 802c36e:	d13f      	bne.n	802c3f0 <HAL_RTC_Init+0xdc>
      {
#if defined(RTC_CR_OSEL)
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 802c370:	4b28      	ldr	r3, [pc, #160]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c372:	699b      	ldr	r3, [r3, #24]
 802c374:	4a27      	ldr	r2, [pc, #156]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c376:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 802c37a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 802c37e:	6193      	str	r3, [r2, #24]

        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 802c380:	4b24      	ldr	r3, [pc, #144]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c382:	699a      	ldr	r2, [r3, #24]
 802c384:	687b      	ldr	r3, [r7, #4]
 802c386:	6859      	ldr	r1, [r3, #4]
 802c388:	687b      	ldr	r3, [r7, #4]
 802c38a:	691b      	ldr	r3, [r3, #16]
 802c38c:	4319      	orrs	r1, r3
 802c38e:	687b      	ldr	r3, [r7, #4]
 802c390:	699b      	ldr	r3, [r3, #24]
 802c392:	430b      	orrs	r3, r1
 802c394:	491f      	ldr	r1, [pc, #124]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c396:	4313      	orrs	r3, r2
 802c398:	618b      	str	r3, [r1, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, hrtc->Init.HourFormat);
#endif /* RTC_CR_OSEL */

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 802c39a:	687b      	ldr	r3, [r7, #4]
 802c39c:	68da      	ldr	r2, [r3, #12]
 802c39e:	687b      	ldr	r3, [r7, #4]
 802c3a0:	689b      	ldr	r3, [r3, #8]
 802c3a2:	041b      	lsls	r3, r3, #16
 802c3a4:	491b      	ldr	r1, [pc, #108]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c3a6:	4313      	orrs	r3, r2
 802c3a8:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 802c3aa:	4b1a      	ldr	r3, [pc, #104]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c3ac:	68db      	ldr	r3, [r3, #12]
 802c3ae:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 802c3b2:	687b      	ldr	r3, [r7, #4]
 802c3b4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 802c3b6:	687b      	ldr	r3, [r7, #4]
 802c3b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802c3ba:	430b      	orrs	r3, r1
 802c3bc:	4915      	ldr	r1, [pc, #84]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c3be:	4313      	orrs	r3, r2
 802c3c0:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 802c3c2:	6878      	ldr	r0, [r7, #4]
 802c3c4:	f000 fa5e 	bl	802c884 <RTC_ExitInitMode>
 802c3c8:	4603      	mov	r3, r0
 802c3ca:	73fb      	strb	r3, [r7, #15]

#if defined(RTC_CR_OSEL)
        if (status == HAL_OK)
 802c3cc:	7bfb      	ldrb	r3, [r7, #15]
 802c3ce:	2b00      	cmp	r3, #0
 802c3d0:	d10e      	bne.n	802c3f0 <HAL_RTC_Init+0xdc>
        {
#if defined(RTC_CR_OUT2EN)
          MODIFY_REG(RTC->CR, \
 802c3d2:	4b10      	ldr	r3, [pc, #64]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c3d4:	699b      	ldr	r3, [r3, #24]
 802c3d6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 802c3da:	687b      	ldr	r3, [r7, #4]
 802c3dc:	6a19      	ldr	r1, [r3, #32]
 802c3de:	687b      	ldr	r3, [r7, #4]
 802c3e0:	69db      	ldr	r3, [r3, #28]
 802c3e2:	4319      	orrs	r1, r3
 802c3e4:	687b      	ldr	r3, [r7, #4]
 802c3e6:	695b      	ldr	r3, [r3, #20]
 802c3e8:	430b      	orrs	r3, r1
 802c3ea:	490a      	ldr	r1, [pc, #40]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c3ec:	4313      	orrs	r3, r2
 802c3ee:	618b      	str	r3, [r1, #24]
        }
#endif /* RTC_CR_OSEL */
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802c3f0:	4b08      	ldr	r3, [pc, #32]	@ (802c414 <HAL_RTC_Init+0x100>)
 802c3f2:	22ff      	movs	r2, #255	@ 0xff
 802c3f4:	625a      	str	r2, [r3, #36]	@ 0x24
 802c3f6:	e001      	b.n	802c3fc <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 802c3f8:	2300      	movs	r3, #0
 802c3fa:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 802c3fc:	7bfb      	ldrb	r3, [r7, #15]
 802c3fe:	2b00      	cmp	r3, #0
 802c400:	d103      	bne.n	802c40a <HAL_RTC_Init+0xf6>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 802c402:	687b      	ldr	r3, [r7, #4]
 802c404:	2201      	movs	r2, #1
 802c406:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 802c40a:	7bfb      	ldrb	r3, [r7, #15]
}
 802c40c:	4618      	mov	r0, r3
 802c40e:	3710      	adds	r7, #16
 802c410:	46bd      	mov	sp, r7
 802c412:	bd80      	pop	{r7, pc}
 802c414:	44007800 	.word	0x44007800

0802c418 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 802c418:	b590      	push	{r4, r7, lr}
 802c41a:	b087      	sub	sp, #28
 802c41c:	af00      	add	r7, sp, #0
 802c41e:	60f8      	str	r0, [r7, #12]
 802c420:	60b9      	str	r1, [r7, #8]
 802c422:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 802c424:	68fb      	ldr	r3, [r7, #12]
 802c426:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 802c42a:	2b01      	cmp	r3, #1
 802c42c:	d101      	bne.n	802c432 <HAL_RTC_SetTime+0x1a>
 802c42e:	2302      	movs	r3, #2
 802c430:	e07e      	b.n	802c530 <HAL_RTC_SetTime+0x118>
 802c432:	68fb      	ldr	r3, [r7, #12]
 802c434:	2201      	movs	r2, #1
 802c436:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 802c43a:	68fb      	ldr	r3, [r7, #12]
 802c43c:	2202      	movs	r2, #2
 802c43e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 802c442:	4b3d      	ldr	r3, [pc, #244]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c444:	22ca      	movs	r2, #202	@ 0xca
 802c446:	625a      	str	r2, [r3, #36]	@ 0x24
 802c448:	4b3b      	ldr	r3, [pc, #236]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c44a:	2253      	movs	r2, #83	@ 0x53
 802c44c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 802c44e:	68f8      	ldr	r0, [r7, #12]
 802c450:	f000 f9dc 	bl	802c80c <RTC_EnterInitMode>
 802c454:	4603      	mov	r3, r0
 802c456:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 802c458:	7cfb      	ldrb	r3, [r7, #19]
 802c45a:	2b00      	cmp	r3, #0
 802c45c:	d159      	bne.n	802c512 <HAL_RTC_SetTime+0xfa>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 802c45e:	4b36      	ldr	r3, [pc, #216]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c460:	68db      	ldr	r3, [r3, #12]
 802c462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 802c466:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802c46a:	d04d      	beq.n	802c508 <HAL_RTC_SetTime+0xf0>
    {
      if (Format == RTC_FORMAT_BIN)
 802c46c:	687b      	ldr	r3, [r7, #4]
 802c46e:	2b00      	cmp	r3, #0
 802c470:	d125      	bne.n	802c4be <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 802c472:	4b31      	ldr	r3, [pc, #196]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c474:	699b      	ldr	r3, [r3, #24]
 802c476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802c47a:	2b00      	cmp	r3, #0
 802c47c:	d102      	bne.n	802c484 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 802c47e:	68bb      	ldr	r3, [r7, #8]
 802c480:	2200      	movs	r2, #0
 802c482:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 802c484:	68bb      	ldr	r3, [r7, #8]
 802c486:	781b      	ldrb	r3, [r3, #0]
 802c488:	4618      	mov	r0, r3
 802c48a:	f000 fa39 	bl	802c900 <RTC_ByteToBcd2>
 802c48e:	4603      	mov	r3, r0
 802c490:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 802c492:	68bb      	ldr	r3, [r7, #8]
 802c494:	785b      	ldrb	r3, [r3, #1]
 802c496:	4618      	mov	r0, r3
 802c498:	f000 fa32 	bl	802c900 <RTC_ByteToBcd2>
 802c49c:	4603      	mov	r3, r0
 802c49e:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 802c4a0:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 802c4a2:	68bb      	ldr	r3, [r7, #8]
 802c4a4:	789b      	ldrb	r3, [r3, #2]
 802c4a6:	4618      	mov	r0, r3
 802c4a8:	f000 fa2a 	bl	802c900 <RTC_ByteToBcd2>
 802c4ac:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 802c4ae:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 802c4b2:	68bb      	ldr	r3, [r7, #8]
 802c4b4:	78db      	ldrb	r3, [r3, #3]
 802c4b6:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 802c4b8:	4313      	orrs	r3, r2
 802c4ba:	617b      	str	r3, [r7, #20]
 802c4bc:	e017      	b.n	802c4ee <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 802c4be:	4b1e      	ldr	r3, [pc, #120]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c4c0:	699b      	ldr	r3, [r3, #24]
 802c4c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802c4c6:	2b00      	cmp	r3, #0
 802c4c8:	d102      	bne.n	802c4d0 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 802c4ca:	68bb      	ldr	r3, [r7, #8]
 802c4cc:	2200      	movs	r2, #0
 802c4ce:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 802c4d0:	68bb      	ldr	r3, [r7, #8]
 802c4d2:	781b      	ldrb	r3, [r3, #0]
 802c4d4:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 802c4d6:	68bb      	ldr	r3, [r7, #8]
 802c4d8:	785b      	ldrb	r3, [r3, #1]
 802c4da:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 802c4dc:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 802c4de:	68ba      	ldr	r2, [r7, #8]
 802c4e0:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 802c4e2:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 802c4e4:	68bb      	ldr	r3, [r7, #8]
 802c4e6:	78db      	ldrb	r3, [r3, #3]
 802c4e8:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 802c4ea:	4313      	orrs	r3, r2
 802c4ec:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 802c4ee:	4a12      	ldr	r2, [pc, #72]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c4f0:	697b      	ldr	r3, [r7, #20]
 802c4f2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 802c4f6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 802c4fa:	6013      	str	r3, [r2, #0]

      /* Clear the bits to be configured */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 802c4fc:	4b0e      	ldr	r3, [pc, #56]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c4fe:	699b      	ldr	r3, [r3, #24]
 802c500:	4a0d      	ldr	r2, [pc, #52]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c502:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 802c506:	6193      	str	r3, [r2, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 802c508:	68f8      	ldr	r0, [r7, #12]
 802c50a:	f000 f9bb 	bl	802c884 <RTC_ExitInitMode>
 802c50e:	4603      	mov	r3, r0
 802c510:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802c512:	4b09      	ldr	r3, [pc, #36]	@ (802c538 <HAL_RTC_SetTime+0x120>)
 802c514:	22ff      	movs	r2, #255	@ 0xff
 802c516:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 802c518:	7cfb      	ldrb	r3, [r7, #19]
 802c51a:	2b00      	cmp	r3, #0
 802c51c:	d103      	bne.n	802c526 <HAL_RTC_SetTime+0x10e>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 802c51e:	68fb      	ldr	r3, [r7, #12]
 802c520:	2201      	movs	r2, #1
 802c522:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 802c526:	68fb      	ldr	r3, [r7, #12]
 802c528:	2200      	movs	r2, #0
 802c52a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 802c52e:	7cfb      	ldrb	r3, [r7, #19]
}
 802c530:	4618      	mov	r0, r3
 802c532:	371c      	adds	r7, #28
 802c534:	46bd      	mov	sp, r7
 802c536:	bd90      	pop	{r4, r7, pc}
 802c538:	44007800 	.word	0x44007800

0802c53c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 802c53c:	b580      	push	{r7, lr}
 802c53e:	b086      	sub	sp, #24
 802c540:	af00      	add	r7, sp, #0
 802c542:	60f8      	str	r0, [r7, #12]
 802c544:	60b9      	str	r1, [r7, #8]
 802c546:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 802c548:	4b2c      	ldr	r3, [pc, #176]	@ (802c5fc <HAL_RTC_GetTime+0xc0>)
 802c54a:	689a      	ldr	r2, [r3, #8]
 802c54c:	68bb      	ldr	r3, [r7, #8]
 802c54e:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 802c550:	4b2a      	ldr	r3, [pc, #168]	@ (802c5fc <HAL_RTC_GetTime+0xc0>)
 802c552:	68db      	ldr	r3, [r3, #12]
 802c554:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 802c558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 802c55c:	d049      	beq.n	802c5f2 <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 802c55e:	4b27      	ldr	r3, [pc, #156]	@ (802c5fc <HAL_RTC_GetTime+0xc0>)
 802c560:	691b      	ldr	r3, [r3, #16]
 802c562:	f3c3 020e 	ubfx	r2, r3, #0, #15
 802c566:	68bb      	ldr	r3, [r7, #8]
 802c568:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 802c56a:	4b24      	ldr	r3, [pc, #144]	@ (802c5fc <HAL_RTC_GetTime+0xc0>)
 802c56c:	681b      	ldr	r3, [r3, #0]
 802c56e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 802c572:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 802c576:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 802c578:	697b      	ldr	r3, [r7, #20]
 802c57a:	0c1b      	lsrs	r3, r3, #16
 802c57c:	b2db      	uxtb	r3, r3
 802c57e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 802c582:	b2da      	uxtb	r2, r3
 802c584:	68bb      	ldr	r3, [r7, #8]
 802c586:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 802c588:	697b      	ldr	r3, [r7, #20]
 802c58a:	0a1b      	lsrs	r3, r3, #8
 802c58c:	b2db      	uxtb	r3, r3
 802c58e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 802c592:	b2da      	uxtb	r2, r3
 802c594:	68bb      	ldr	r3, [r7, #8]
 802c596:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 802c598:	697b      	ldr	r3, [r7, #20]
 802c59a:	b2db      	uxtb	r3, r3
 802c59c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 802c5a0:	b2da      	uxtb	r2, r3
 802c5a2:	68bb      	ldr	r3, [r7, #8]
 802c5a4:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 802c5a6:	697b      	ldr	r3, [r7, #20]
 802c5a8:	0d9b      	lsrs	r3, r3, #22
 802c5aa:	b2db      	uxtb	r3, r3
 802c5ac:	f003 0301 	and.w	r3, r3, #1
 802c5b0:	b2da      	uxtb	r2, r3
 802c5b2:	68bb      	ldr	r3, [r7, #8]
 802c5b4:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 802c5b6:	687b      	ldr	r3, [r7, #4]
 802c5b8:	2b00      	cmp	r3, #0
 802c5ba:	d11a      	bne.n	802c5f2 <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 802c5bc:	68bb      	ldr	r3, [r7, #8]
 802c5be:	781b      	ldrb	r3, [r3, #0]
 802c5c0:	4618      	mov	r0, r3
 802c5c2:	f000 f9bd 	bl	802c940 <RTC_Bcd2ToByte>
 802c5c6:	4603      	mov	r3, r0
 802c5c8:	461a      	mov	r2, r3
 802c5ca:	68bb      	ldr	r3, [r7, #8]
 802c5cc:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 802c5ce:	68bb      	ldr	r3, [r7, #8]
 802c5d0:	785b      	ldrb	r3, [r3, #1]
 802c5d2:	4618      	mov	r0, r3
 802c5d4:	f000 f9b4 	bl	802c940 <RTC_Bcd2ToByte>
 802c5d8:	4603      	mov	r3, r0
 802c5da:	461a      	mov	r2, r3
 802c5dc:	68bb      	ldr	r3, [r7, #8]
 802c5de:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 802c5e0:	68bb      	ldr	r3, [r7, #8]
 802c5e2:	789b      	ldrb	r3, [r3, #2]
 802c5e4:	4618      	mov	r0, r3
 802c5e6:	f000 f9ab 	bl	802c940 <RTC_Bcd2ToByte>
 802c5ea:	4603      	mov	r3, r0
 802c5ec:	461a      	mov	r2, r3
 802c5ee:	68bb      	ldr	r3, [r7, #8]
 802c5f0:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 802c5f2:	2300      	movs	r3, #0
}
 802c5f4:	4618      	mov	r0, r3
 802c5f6:	3718      	adds	r7, #24
 802c5f8:	46bd      	mov	sp, r7
 802c5fa:	bd80      	pop	{r7, pc}
 802c5fc:	44007800 	.word	0x44007800

0802c600 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 802c600:	b590      	push	{r4, r7, lr}
 802c602:	b087      	sub	sp, #28
 802c604:	af00      	add	r7, sp, #0
 802c606:	60f8      	str	r0, [r7, #12]
 802c608:	60b9      	str	r1, [r7, #8]
 802c60a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 802c60c:	68fb      	ldr	r3, [r7, #12]
 802c60e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 802c612:	2b01      	cmp	r3, #1
 802c614:	d101      	bne.n	802c61a <HAL_RTC_SetDate+0x1a>
 802c616:	2302      	movs	r3, #2
 802c618:	e071      	b.n	802c6fe <HAL_RTC_SetDate+0xfe>
 802c61a:	68fb      	ldr	r3, [r7, #12]
 802c61c:	2201      	movs	r2, #1
 802c61e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 802c622:	68fb      	ldr	r3, [r7, #12]
 802c624:	2202      	movs	r2, #2
 802c626:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 802c62a:	687b      	ldr	r3, [r7, #4]
 802c62c:	2b00      	cmp	r3, #0
 802c62e:	d10e      	bne.n	802c64e <HAL_RTC_SetDate+0x4e>
 802c630:	68bb      	ldr	r3, [r7, #8]
 802c632:	785b      	ldrb	r3, [r3, #1]
 802c634:	f003 0310 	and.w	r3, r3, #16
 802c638:	2b00      	cmp	r3, #0
 802c63a:	d008      	beq.n	802c64e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 802c63c:	68bb      	ldr	r3, [r7, #8]
 802c63e:	785b      	ldrb	r3, [r3, #1]
 802c640:	f023 0310 	bic.w	r3, r3, #16
 802c644:	b2db      	uxtb	r3, r3
 802c646:	330a      	adds	r3, #10
 802c648:	b2da      	uxtb	r2, r3
 802c64a:	68bb      	ldr	r3, [r7, #8]
 802c64c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 802c64e:	687b      	ldr	r3, [r7, #4]
 802c650:	2b00      	cmp	r3, #0
 802c652:	d11c      	bne.n	802c68e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 802c654:	68bb      	ldr	r3, [r7, #8]
 802c656:	78db      	ldrb	r3, [r3, #3]
 802c658:	4618      	mov	r0, r3
 802c65a:	f000 f951 	bl	802c900 <RTC_ByteToBcd2>
 802c65e:	4603      	mov	r3, r0
 802c660:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 802c662:	68bb      	ldr	r3, [r7, #8]
 802c664:	785b      	ldrb	r3, [r3, #1]
 802c666:	4618      	mov	r0, r3
 802c668:	f000 f94a 	bl	802c900 <RTC_ByteToBcd2>
 802c66c:	4603      	mov	r3, r0
 802c66e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 802c670:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 802c672:	68bb      	ldr	r3, [r7, #8]
 802c674:	789b      	ldrb	r3, [r3, #2]
 802c676:	4618      	mov	r0, r3
 802c678:	f000 f942 	bl	802c900 <RTC_ByteToBcd2>
 802c67c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 802c67e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 802c682:	68bb      	ldr	r3, [r7, #8]
 802c684:	781b      	ldrb	r3, [r3, #0]
 802c686:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 802c688:	4313      	orrs	r3, r2
 802c68a:	617b      	str	r3, [r7, #20]
 802c68c:	e00e      	b.n	802c6ac <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 802c68e:	68bb      	ldr	r3, [r7, #8]
 802c690:	78db      	ldrb	r3, [r3, #3]
 802c692:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 802c694:	68bb      	ldr	r3, [r7, #8]
 802c696:	785b      	ldrb	r3, [r3, #1]
 802c698:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 802c69a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 802c69c:	68ba      	ldr	r2, [r7, #8]
 802c69e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 802c6a0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 802c6a2:	68bb      	ldr	r3, [r7, #8]
 802c6a4:	781b      	ldrb	r3, [r3, #0]
 802c6a6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 802c6a8:	4313      	orrs	r3, r2
 802c6aa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 802c6ac:	4b16      	ldr	r3, [pc, #88]	@ (802c708 <HAL_RTC_SetDate+0x108>)
 802c6ae:	22ca      	movs	r2, #202	@ 0xca
 802c6b0:	625a      	str	r2, [r3, #36]	@ 0x24
 802c6b2:	4b15      	ldr	r3, [pc, #84]	@ (802c708 <HAL_RTC_SetDate+0x108>)
 802c6b4:	2253      	movs	r2, #83	@ 0x53
 802c6b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 802c6b8:	68f8      	ldr	r0, [r7, #12]
 802c6ba:	f000 f8a7 	bl	802c80c <RTC_EnterInitMode>
 802c6be:	4603      	mov	r3, r0
 802c6c0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 802c6c2:	7cfb      	ldrb	r3, [r7, #19]
 802c6c4:	2b00      	cmp	r3, #0
 802c6c6:	d10b      	bne.n	802c6e0 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 802c6c8:	4a0f      	ldr	r2, [pc, #60]	@ (802c708 <HAL_RTC_SetDate+0x108>)
 802c6ca:	697b      	ldr	r3, [r7, #20]
 802c6cc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 802c6d0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 802c6d4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 802c6d6:	68f8      	ldr	r0, [r7, #12]
 802c6d8:	f000 f8d4 	bl	802c884 <RTC_ExitInitMode>
 802c6dc:	4603      	mov	r3, r0
 802c6de:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 802c6e0:	4b09      	ldr	r3, [pc, #36]	@ (802c708 <HAL_RTC_SetDate+0x108>)
 802c6e2:	22ff      	movs	r2, #255	@ 0xff
 802c6e4:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 802c6e6:	7cfb      	ldrb	r3, [r7, #19]
 802c6e8:	2b00      	cmp	r3, #0
 802c6ea:	d103      	bne.n	802c6f4 <HAL_RTC_SetDate+0xf4>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 802c6ec:	68fb      	ldr	r3, [r7, #12]
 802c6ee:	2201      	movs	r2, #1
 802c6f0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 802c6f4:	68fb      	ldr	r3, [r7, #12]
 802c6f6:	2200      	movs	r2, #0
 802c6f8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 802c6fc:	7cfb      	ldrb	r3, [r7, #19]
}
 802c6fe:	4618      	mov	r0, r3
 802c700:	371c      	adds	r7, #28
 802c702:	46bd      	mov	sp, r7
 802c704:	bd90      	pop	{r4, r7, pc}
 802c706:	bf00      	nop
 802c708:	44007800 	.word	0x44007800

0802c70c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 802c70c:	b580      	push	{r7, lr}
 802c70e:	b086      	sub	sp, #24
 802c710:	af00      	add	r7, sp, #0
 802c712:	60f8      	str	r0, [r7, #12]
 802c714:	60b9      	str	r1, [r7, #8]
 802c716:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 802c718:	4b22      	ldr	r3, [pc, #136]	@ (802c7a4 <HAL_RTC_GetDate+0x98>)
 802c71a:	685b      	ldr	r3, [r3, #4]
 802c71c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 802c720:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 802c724:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 802c726:	697b      	ldr	r3, [r7, #20]
 802c728:	0c1b      	lsrs	r3, r3, #16
 802c72a:	b2da      	uxtb	r2, r3
 802c72c:	68bb      	ldr	r3, [r7, #8]
 802c72e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 802c730:	697b      	ldr	r3, [r7, #20]
 802c732:	0a1b      	lsrs	r3, r3, #8
 802c734:	b2db      	uxtb	r3, r3
 802c736:	f003 031f 	and.w	r3, r3, #31
 802c73a:	b2da      	uxtb	r2, r3
 802c73c:	68bb      	ldr	r3, [r7, #8]
 802c73e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 802c740:	697b      	ldr	r3, [r7, #20]
 802c742:	b2db      	uxtb	r3, r3
 802c744:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 802c748:	b2da      	uxtb	r2, r3
 802c74a:	68bb      	ldr	r3, [r7, #8]
 802c74c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 802c74e:	697b      	ldr	r3, [r7, #20]
 802c750:	0b5b      	lsrs	r3, r3, #13
 802c752:	b2db      	uxtb	r3, r3
 802c754:	f003 0307 	and.w	r3, r3, #7
 802c758:	b2da      	uxtb	r2, r3
 802c75a:	68bb      	ldr	r3, [r7, #8]
 802c75c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 802c75e:	687b      	ldr	r3, [r7, #4]
 802c760:	2b00      	cmp	r3, #0
 802c762:	d11a      	bne.n	802c79a <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 802c764:	68bb      	ldr	r3, [r7, #8]
 802c766:	78db      	ldrb	r3, [r3, #3]
 802c768:	4618      	mov	r0, r3
 802c76a:	f000 f8e9 	bl	802c940 <RTC_Bcd2ToByte>
 802c76e:	4603      	mov	r3, r0
 802c770:	461a      	mov	r2, r3
 802c772:	68bb      	ldr	r3, [r7, #8]
 802c774:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 802c776:	68bb      	ldr	r3, [r7, #8]
 802c778:	785b      	ldrb	r3, [r3, #1]
 802c77a:	4618      	mov	r0, r3
 802c77c:	f000 f8e0 	bl	802c940 <RTC_Bcd2ToByte>
 802c780:	4603      	mov	r3, r0
 802c782:	461a      	mov	r2, r3
 802c784:	68bb      	ldr	r3, [r7, #8]
 802c786:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 802c788:	68bb      	ldr	r3, [r7, #8]
 802c78a:	789b      	ldrb	r3, [r3, #2]
 802c78c:	4618      	mov	r0, r3
 802c78e:	f000 f8d7 	bl	802c940 <RTC_Bcd2ToByte>
 802c792:	4603      	mov	r3, r0
 802c794:	461a      	mov	r2, r3
 802c796:	68bb      	ldr	r3, [r7, #8]
 802c798:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 802c79a:	2300      	movs	r3, #0
}
 802c79c:	4618      	mov	r0, r3
 802c79e:	3718      	adds	r7, #24
 802c7a0:	46bd      	mov	sp, r7
 802c7a2:	bd80      	pop	{r7, pc}
 802c7a4:	44007800 	.word	0x44007800

0802c7a8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 802c7a8:	b580      	push	{r7, lr}
 802c7aa:	b084      	sub	sp, #16
 802c7ac:	af00      	add	r7, sp, #0
 802c7ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 802c7b0:	4b15      	ldr	r3, [pc, #84]	@ (802c808 <HAL_RTC_WaitForSynchro+0x60>)
 802c7b2:	68db      	ldr	r3, [r3, #12]
 802c7b4:	4a14      	ldr	r2, [pc, #80]	@ (802c808 <HAL_RTC_WaitForSynchro+0x60>)
 802c7b6:	f023 0320 	bic.w	r3, r3, #32
 802c7ba:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 802c7bc:	f7f6 f8bc 	bl	8022938 <HAL_GetTick>
 802c7c0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 802c7c2:	e013      	b.n	802c7ec <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 802c7c4:	f7f6 f8b8 	bl	8022938 <HAL_GetTick>
 802c7c8:	4602      	mov	r2, r0
 802c7ca:	68fb      	ldr	r3, [r7, #12]
 802c7cc:	1ad3      	subs	r3, r2, r3
 802c7ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 802c7d2:	d90b      	bls.n	802c7ec <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 802c7d4:	4b0c      	ldr	r3, [pc, #48]	@ (802c808 <HAL_RTC_WaitForSynchro+0x60>)
 802c7d6:	68db      	ldr	r3, [r3, #12]
 802c7d8:	f003 0320 	and.w	r3, r3, #32
 802c7dc:	2b00      	cmp	r3, #0
 802c7de:	d10c      	bne.n	802c7fa <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 802c7e0:	687b      	ldr	r3, [r7, #4]
 802c7e2:	2203      	movs	r2, #3
 802c7e4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 802c7e8:	2303      	movs	r3, #3
 802c7ea:	e008      	b.n	802c7fe <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 802c7ec:	4b06      	ldr	r3, [pc, #24]	@ (802c808 <HAL_RTC_WaitForSynchro+0x60>)
 802c7ee:	68db      	ldr	r3, [r3, #12]
 802c7f0:	f003 0320 	and.w	r3, r3, #32
 802c7f4:	2b00      	cmp	r3, #0
 802c7f6:	d0e5      	beq.n	802c7c4 <HAL_RTC_WaitForSynchro+0x1c>
 802c7f8:	e000      	b.n	802c7fc <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 802c7fa:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 802c7fc:	2300      	movs	r3, #0
}
 802c7fe:	4618      	mov	r0, r3
 802c800:	3710      	adds	r7, #16
 802c802:	46bd      	mov	sp, r7
 802c804:	bd80      	pop	{r7, pc}
 802c806:	bf00      	nop
 802c808:	44007800 	.word	0x44007800

0802c80c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 802c80c:	b580      	push	{r7, lr}
 802c80e:	b084      	sub	sp, #16
 802c810:	af00      	add	r7, sp, #0
 802c812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 802c814:	2300      	movs	r3, #0
 802c816:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 802c818:	4b19      	ldr	r3, [pc, #100]	@ (802c880 <RTC_EnterInitMode+0x74>)
 802c81a:	68db      	ldr	r3, [r3, #12]
 802c81c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802c820:	2b00      	cmp	r3, #0
 802c822:	d128      	bne.n	802c876 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 802c824:	4b16      	ldr	r3, [pc, #88]	@ (802c880 <RTC_EnterInitMode+0x74>)
 802c826:	68db      	ldr	r3, [r3, #12]
 802c828:	4a15      	ldr	r2, [pc, #84]	@ (802c880 <RTC_EnterInitMode+0x74>)
 802c82a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802c82e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 802c830:	f7f6 f882 	bl	8022938 <HAL_GetTick>
 802c834:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 802c836:	e013      	b.n	802c860 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 802c838:	f7f6 f87e 	bl	8022938 <HAL_GetTick>
 802c83c:	4602      	mov	r2, r0
 802c83e:	68bb      	ldr	r3, [r7, #8]
 802c840:	1ad3      	subs	r3, r2, r3
 802c842:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 802c846:	d90b      	bls.n	802c860 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 802c848:	4b0d      	ldr	r3, [pc, #52]	@ (802c880 <RTC_EnterInitMode+0x74>)
 802c84a:	68db      	ldr	r3, [r3, #12]
 802c84c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802c850:	2b00      	cmp	r3, #0
 802c852:	d10f      	bne.n	802c874 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 802c854:	2303      	movs	r3, #3
 802c856:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 802c858:	687b      	ldr	r3, [r7, #4]
 802c85a:	2203      	movs	r2, #3
 802c85c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 802c860:	4b07      	ldr	r3, [pc, #28]	@ (802c880 <RTC_EnterInitMode+0x74>)
 802c862:	68db      	ldr	r3, [r3, #12]
 802c864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802c868:	2b00      	cmp	r3, #0
 802c86a:	d104      	bne.n	802c876 <RTC_EnterInitMode+0x6a>
 802c86c:	7bfb      	ldrb	r3, [r7, #15]
 802c86e:	2b03      	cmp	r3, #3
 802c870:	d1e2      	bne.n	802c838 <RTC_EnterInitMode+0x2c>
 802c872:	e000      	b.n	802c876 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 802c874:	bf00      	nop
        }
      }
    }
  }

  return status;
 802c876:	7bfb      	ldrb	r3, [r7, #15]
}
 802c878:	4618      	mov	r0, r3
 802c87a:	3710      	adds	r7, #16
 802c87c:	46bd      	mov	sp, r7
 802c87e:	bd80      	pop	{r7, pc}
 802c880:	44007800 	.word	0x44007800

0802c884 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 802c884:	b580      	push	{r7, lr}
 802c886:	b084      	sub	sp, #16
 802c888:	af00      	add	r7, sp, #0
 802c88a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802c88c:	2300      	movs	r3, #0
 802c88e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 802c890:	4b1a      	ldr	r3, [pc, #104]	@ (802c8fc <RTC_ExitInitMode+0x78>)
 802c892:	68db      	ldr	r3, [r3, #12]
 802c894:	4a19      	ldr	r2, [pc, #100]	@ (802c8fc <RTC_ExitInitMode+0x78>)
 802c896:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 802c89a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 802c89c:	4b17      	ldr	r3, [pc, #92]	@ (802c8fc <RTC_ExitInitMode+0x78>)
 802c89e:	699b      	ldr	r3, [r3, #24]
 802c8a0:	f003 0320 	and.w	r3, r3, #32
 802c8a4:	2b00      	cmp	r3, #0
 802c8a6:	d10c      	bne.n	802c8c2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 802c8a8:	6878      	ldr	r0, [r7, #4]
 802c8aa:	f7ff ff7d 	bl	802c7a8 <HAL_RTC_WaitForSynchro>
 802c8ae:	4603      	mov	r3, r0
 802c8b0:	2b00      	cmp	r3, #0
 802c8b2:	d01e      	beq.n	802c8f2 <RTC_ExitInitMode+0x6e>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 802c8b4:	687b      	ldr	r3, [r7, #4]
 802c8b6:	2203      	movs	r2, #3
 802c8b8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 802c8bc:	2303      	movs	r3, #3
 802c8be:	73fb      	strb	r3, [r7, #15]
 802c8c0:	e017      	b.n	802c8f2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 802c8c2:	4b0e      	ldr	r3, [pc, #56]	@ (802c8fc <RTC_ExitInitMode+0x78>)
 802c8c4:	699b      	ldr	r3, [r3, #24]
 802c8c6:	4a0d      	ldr	r2, [pc, #52]	@ (802c8fc <RTC_ExitInitMode+0x78>)
 802c8c8:	f023 0320 	bic.w	r3, r3, #32
 802c8cc:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 802c8ce:	6878      	ldr	r0, [r7, #4]
 802c8d0:	f7ff ff6a 	bl	802c7a8 <HAL_RTC_WaitForSynchro>
 802c8d4:	4603      	mov	r3, r0
 802c8d6:	2b00      	cmp	r3, #0
 802c8d8:	d005      	beq.n	802c8e6 <RTC_ExitInitMode+0x62>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 802c8da:	687b      	ldr	r3, [r7, #4]
 802c8dc:	2203      	movs	r2, #3
 802c8de:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 802c8e2:	2303      	movs	r3, #3
 802c8e4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 802c8e6:	4b05      	ldr	r3, [pc, #20]	@ (802c8fc <RTC_ExitInitMode+0x78>)
 802c8e8:	699b      	ldr	r3, [r3, #24]
 802c8ea:	4a04      	ldr	r2, [pc, #16]	@ (802c8fc <RTC_ExitInitMode+0x78>)
 802c8ec:	f043 0320 	orr.w	r3, r3, #32
 802c8f0:	6193      	str	r3, [r2, #24]
  }
  return status;
 802c8f2:	7bfb      	ldrb	r3, [r7, #15]
}
 802c8f4:	4618      	mov	r0, r3
 802c8f6:	3710      	adds	r7, #16
 802c8f8:	46bd      	mov	sp, r7
 802c8fa:	bd80      	pop	{r7, pc}
 802c8fc:	44007800 	.word	0x44007800

0802c900 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 802c900:	b480      	push	{r7}
 802c902:	b085      	sub	sp, #20
 802c904:	af00      	add	r7, sp, #0
 802c906:	4603      	mov	r3, r0
 802c908:	71fb      	strb	r3, [r7, #7]
  uint32_t bcd_high = 0U;
 802c90a:	2300      	movs	r3, #0
 802c90c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_value = Value;
 802c90e:	79fb      	ldrb	r3, [r7, #7]
 802c910:	72fb      	strb	r3, [r7, #11]

  while (tmp_value >= 10U)
 802c912:	e005      	b.n	802c920 <RTC_ByteToBcd2+0x20>
  {
    bcd_high++;
 802c914:	68fb      	ldr	r3, [r7, #12]
 802c916:	3301      	adds	r3, #1
 802c918:	60fb      	str	r3, [r7, #12]
    tmp_value -= 10U;
 802c91a:	7afb      	ldrb	r3, [r7, #11]
 802c91c:	3b0a      	subs	r3, #10
 802c91e:	72fb      	strb	r3, [r7, #11]
  while (tmp_value >= 10U)
 802c920:	7afb      	ldrb	r3, [r7, #11]
 802c922:	2b09      	cmp	r3, #9
 802c924:	d8f6      	bhi.n	802c914 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcd_high << 4U) | tmp_value);
 802c926:	68fb      	ldr	r3, [r7, #12]
 802c928:	b2db      	uxtb	r3, r3
 802c92a:	011b      	lsls	r3, r3, #4
 802c92c:	b2da      	uxtb	r2, r3
 802c92e:	7afb      	ldrb	r3, [r7, #11]
 802c930:	4313      	orrs	r3, r2
 802c932:	b2db      	uxtb	r3, r3
}
 802c934:	4618      	mov	r0, r3
 802c936:	3714      	adds	r7, #20
 802c938:	46bd      	mov	sp, r7
 802c93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c93e:	4770      	bx	lr

0802c940 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 802c940:	b480      	push	{r7}
 802c942:	b085      	sub	sp, #20
 802c944:	af00      	add	r7, sp, #0
 802c946:	4603      	mov	r3, r0
 802c948:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;

  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 802c94a:	79fb      	ldrb	r3, [r7, #7]
 802c94c:	091b      	lsrs	r3, r3, #4
 802c94e:	b2db      	uxtb	r3, r3
 802c950:	461a      	mov	r2, r3
 802c952:	4613      	mov	r3, r2
 802c954:	009b      	lsls	r3, r3, #2
 802c956:	4413      	add	r3, r2
 802c958:	005b      	lsls	r3, r3, #1
 802c95a:	60fb      	str	r3, [r7, #12]

  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 802c95c:	68fb      	ldr	r3, [r7, #12]
 802c95e:	b2da      	uxtb	r2, r3
 802c960:	79fb      	ldrb	r3, [r7, #7]
 802c962:	f003 030f 	and.w	r3, r3, #15
 802c966:	b2db      	uxtb	r3, r3
 802c968:	4413      	add	r3, r2
 802c96a:	b2db      	uxtb	r3, r3
}
 802c96c:	4618      	mov	r0, r3
 802c96e:	3714      	adds	r7, #20
 802c970:	46bd      	mov	sp, r7
 802c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c976:	4770      	bx	lr

0802c978 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(const RTC_HandleTypeDef *hrtc,
                                             const RTC_PrivilegeStateTypeDef *privilegeState)
{
 802c978:	b480      	push	{r7}
 802c97a:	b083      	sub	sp, #12
 802c97c:	af00      	add	r7, sp, #0
 802c97e:	6078      	str	r0, [r7, #4]
 802c980:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 802c982:	683b      	ldr	r3, [r7, #0]
 802c984:	681a      	ldr	r2, [r3, #0]
 802c986:	683b      	ldr	r3, [r7, #0]
 802c988:	685b      	ldr	r3, [r3, #4]
 802c98a:	4910      	ldr	r1, [pc, #64]	@ (802c9cc <HAL_RTCEx_PrivilegeModeSet+0x54>)
 802c98c:	4313      	orrs	r3, r2
 802c98e:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
               (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 802c990:	683b      	ldr	r3, [r7, #0]
 802c992:	689a      	ldr	r2, [r3, #8]
 802c994:	683b      	ldr	r3, [r7, #0]
 802c996:	68db      	ldr	r3, [r3, #12]
 802c998:	431a      	orrs	r2, r3
 802c99a:	683b      	ldr	r3, [r7, #0]
 802c99c:	699b      	ldr	r3, [r3, #24]
 802c99e:	490c      	ldr	r1, [pc, #48]	@ (802c9d0 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 802c9a0:	4313      	orrs	r3, r2
 802c9a2:	624b      	str	r3, [r1, #36]	@ 0x24
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
               (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
#if defined(TAMP_SECCFGR_BKPWSEC)
  MODIFY_REG(TAMP->SECCFGR,
 802c9a4:	4b0a      	ldr	r3, [pc, #40]	@ (802c9d0 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 802c9a6:	6a1b      	ldr	r3, [r3, #32]
 802c9a8:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 802c9ac:	683b      	ldr	r3, [r7, #0]
 802c9ae:	6919      	ldr	r1, [r3, #16]
 802c9b0:	683b      	ldr	r3, [r7, #0]
 802c9b2:	695b      	ldr	r3, [r3, #20]
 802c9b4:	041b      	lsls	r3, r3, #16
 802c9b6:	430b      	orrs	r3, r1
 802c9b8:	4905      	ldr	r1, [pc, #20]	@ (802c9d0 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 802c9ba:	4313      	orrs	r3, r2
 802c9bc:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));
#endif /* TAMP_SECCFGR_BKPWSEC */

  return HAL_OK;
 802c9be:	2300      	movs	r3, #0
}
 802c9c0:	4618      	mov	r0, r3
 802c9c2:	370c      	adds	r7, #12
 802c9c4:	46bd      	mov	sp, r7
 802c9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802c9ca:	4770      	bx	lr
 802c9cc:	44007800 	.word	0x44007800
 802c9d0:	44007c00 	.word	0x44007c00

0802c9d4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 802c9d4:	b580      	push	{r7, lr}
 802c9d6:	b084      	sub	sp, #16
 802c9d8:	af00      	add	r7, sp, #0
 802c9da:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 802c9dc:	687b      	ldr	r3, [r7, #4]
 802c9de:	2b00      	cmp	r3, #0
 802c9e0:	d101      	bne.n	802c9e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 802c9e2:	2301      	movs	r3, #1
 802c9e4:	e162      	b.n	802ccac <HAL_SPI_Init+0x2d8>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 802c9e6:	687b      	ldr	r3, [r7, #4]
 802c9e8:	681b      	ldr	r3, [r3, #0]
 802c9ea:	4a70      	ldr	r2, [pc, #448]	@ (802cbac <HAL_SPI_Init+0x1d8>)
 802c9ec:	4293      	cmp	r3, r2
 802c9ee:	d018      	beq.n	802ca22 <HAL_SPI_Init+0x4e>
 802c9f0:	687b      	ldr	r3, [r7, #4]
 802c9f2:	681b      	ldr	r3, [r3, #0]
 802c9f4:	4a6e      	ldr	r2, [pc, #440]	@ (802cbb0 <HAL_SPI_Init+0x1dc>)
 802c9f6:	4293      	cmp	r3, r2
 802c9f8:	d013      	beq.n	802ca22 <HAL_SPI_Init+0x4e>
 802c9fa:	687b      	ldr	r3, [r7, #4]
 802c9fc:	681b      	ldr	r3, [r3, #0]
 802c9fe:	4a6d      	ldr	r2, [pc, #436]	@ (802cbb4 <HAL_SPI_Init+0x1e0>)
 802ca00:	4293      	cmp	r3, r2
 802ca02:	d00e      	beq.n	802ca22 <HAL_SPI_Init+0x4e>
 802ca04:	687b      	ldr	r3, [r7, #4]
 802ca06:	681b      	ldr	r3, [r3, #0]
 802ca08:	4a6b      	ldr	r2, [pc, #428]	@ (802cbb8 <HAL_SPI_Init+0x1e4>)
 802ca0a:	4293      	cmp	r3, r2
 802ca0c:	d009      	beq.n	802ca22 <HAL_SPI_Init+0x4e>
 802ca0e:	687b      	ldr	r3, [r7, #4]
 802ca10:	681b      	ldr	r3, [r3, #0]
 802ca12:	4a6a      	ldr	r2, [pc, #424]	@ (802cbbc <HAL_SPI_Init+0x1e8>)
 802ca14:	4293      	cmp	r3, r2
 802ca16:	d004      	beq.n	802ca22 <HAL_SPI_Init+0x4e>
 802ca18:	687b      	ldr	r3, [r7, #4]
 802ca1a:	681b      	ldr	r3, [r3, #0]
 802ca1c:	4a68      	ldr	r2, [pc, #416]	@ (802cbc0 <HAL_SPI_Init+0x1ec>)
 802ca1e:	4293      	cmp	r3, r2
 802ca20:	e000      	b.n	802ca24 <HAL_SPI_Init+0x50>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 802ca22:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 802ca24:	687b      	ldr	r3, [r7, #4]
 802ca26:	2200      	movs	r2, #0
 802ca28:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 802ca2a:	687b      	ldr	r3, [r7, #4]
 802ca2c:	681b      	ldr	r3, [r3, #0]
 802ca2e:	4a5f      	ldr	r2, [pc, #380]	@ (802cbac <HAL_SPI_Init+0x1d8>)
 802ca30:	4293      	cmp	r3, r2
 802ca32:	d018      	beq.n	802ca66 <HAL_SPI_Init+0x92>
 802ca34:	687b      	ldr	r3, [r7, #4]
 802ca36:	681b      	ldr	r3, [r3, #0]
 802ca38:	4a5d      	ldr	r2, [pc, #372]	@ (802cbb0 <HAL_SPI_Init+0x1dc>)
 802ca3a:	4293      	cmp	r3, r2
 802ca3c:	d013      	beq.n	802ca66 <HAL_SPI_Init+0x92>
 802ca3e:	687b      	ldr	r3, [r7, #4]
 802ca40:	681b      	ldr	r3, [r3, #0]
 802ca42:	4a5c      	ldr	r2, [pc, #368]	@ (802cbb4 <HAL_SPI_Init+0x1e0>)
 802ca44:	4293      	cmp	r3, r2
 802ca46:	d00e      	beq.n	802ca66 <HAL_SPI_Init+0x92>
 802ca48:	687b      	ldr	r3, [r7, #4]
 802ca4a:	681b      	ldr	r3, [r3, #0]
 802ca4c:	4a5a      	ldr	r2, [pc, #360]	@ (802cbb8 <HAL_SPI_Init+0x1e4>)
 802ca4e:	4293      	cmp	r3, r2
 802ca50:	d009      	beq.n	802ca66 <HAL_SPI_Init+0x92>
 802ca52:	687b      	ldr	r3, [r7, #4]
 802ca54:	681b      	ldr	r3, [r3, #0]
 802ca56:	4a59      	ldr	r2, [pc, #356]	@ (802cbbc <HAL_SPI_Init+0x1e8>)
 802ca58:	4293      	cmp	r3, r2
 802ca5a:	d004      	beq.n	802ca66 <HAL_SPI_Init+0x92>
 802ca5c:	687b      	ldr	r3, [r7, #4]
 802ca5e:	681b      	ldr	r3, [r3, #0]
 802ca60:	4a57      	ldr	r2, [pc, #348]	@ (802cbc0 <HAL_SPI_Init+0x1ec>)
 802ca62:	4293      	cmp	r3, r2
 802ca64:	d105      	bne.n	802ca72 <HAL_SPI_Init+0x9e>
 802ca66:	687b      	ldr	r3, [r7, #4]
 802ca68:	68db      	ldr	r3, [r3, #12]
 802ca6a:	2b0f      	cmp	r3, #15
 802ca6c:	d901      	bls.n	802ca72 <HAL_SPI_Init+0x9e>
  {
    return HAL_ERROR;
 802ca6e:	2301      	movs	r3, #1
 802ca70:	e11c      	b.n	802ccac <HAL_SPI_Init+0x2d8>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 802ca72:	6878      	ldr	r0, [r7, #4]
 802ca74:	f000 fbde 	bl	802d234 <SPI_GetPacketSize>
 802ca78:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 802ca7a:	687b      	ldr	r3, [r7, #4]
 802ca7c:	681b      	ldr	r3, [r3, #0]
 802ca7e:	4a4b      	ldr	r2, [pc, #300]	@ (802cbac <HAL_SPI_Init+0x1d8>)
 802ca80:	4293      	cmp	r3, r2
 802ca82:	d018      	beq.n	802cab6 <HAL_SPI_Init+0xe2>
 802ca84:	687b      	ldr	r3, [r7, #4]
 802ca86:	681b      	ldr	r3, [r3, #0]
 802ca88:	4a49      	ldr	r2, [pc, #292]	@ (802cbb0 <HAL_SPI_Init+0x1dc>)
 802ca8a:	4293      	cmp	r3, r2
 802ca8c:	d013      	beq.n	802cab6 <HAL_SPI_Init+0xe2>
 802ca8e:	687b      	ldr	r3, [r7, #4]
 802ca90:	681b      	ldr	r3, [r3, #0]
 802ca92:	4a48      	ldr	r2, [pc, #288]	@ (802cbb4 <HAL_SPI_Init+0x1e0>)
 802ca94:	4293      	cmp	r3, r2
 802ca96:	d00e      	beq.n	802cab6 <HAL_SPI_Init+0xe2>
 802ca98:	687b      	ldr	r3, [r7, #4]
 802ca9a:	681b      	ldr	r3, [r3, #0]
 802ca9c:	4a46      	ldr	r2, [pc, #280]	@ (802cbb8 <HAL_SPI_Init+0x1e4>)
 802ca9e:	4293      	cmp	r3, r2
 802caa0:	d009      	beq.n	802cab6 <HAL_SPI_Init+0xe2>
 802caa2:	687b      	ldr	r3, [r7, #4]
 802caa4:	681b      	ldr	r3, [r3, #0]
 802caa6:	4a45      	ldr	r2, [pc, #276]	@ (802cbbc <HAL_SPI_Init+0x1e8>)
 802caa8:	4293      	cmp	r3, r2
 802caaa:	d004      	beq.n	802cab6 <HAL_SPI_Init+0xe2>
 802caac:	687b      	ldr	r3, [r7, #4]
 802caae:	681b      	ldr	r3, [r3, #0]
 802cab0:	4a43      	ldr	r2, [pc, #268]	@ (802cbc0 <HAL_SPI_Init+0x1ec>)
 802cab2:	4293      	cmp	r3, r2
 802cab4:	d102      	bne.n	802cabc <HAL_SPI_Init+0xe8>
 802cab6:	68fb      	ldr	r3, [r7, #12]
 802cab8:	2b08      	cmp	r3, #8
 802caba:	d820      	bhi.n	802cafe <HAL_SPI_Init+0x12a>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 802cabc:	687b      	ldr	r3, [r7, #4]
 802cabe:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 802cac0:	4a40      	ldr	r2, [pc, #256]	@ (802cbc4 <HAL_SPI_Init+0x1f0>)
 802cac2:	4293      	cmp	r3, r2
 802cac4:	d018      	beq.n	802caf8 <HAL_SPI_Init+0x124>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 802cac6:	687b      	ldr	r3, [r7, #4]
 802cac8:	681b      	ldr	r3, [r3, #0]
 802caca:	4a3f      	ldr	r2, [pc, #252]	@ (802cbc8 <HAL_SPI_Init+0x1f4>)
 802cacc:	4293      	cmp	r3, r2
 802cace:	d013      	beq.n	802caf8 <HAL_SPI_Init+0x124>
 802cad0:	687b      	ldr	r3, [r7, #4]
 802cad2:	681b      	ldr	r3, [r3, #0]
 802cad4:	4a3d      	ldr	r2, [pc, #244]	@ (802cbcc <HAL_SPI_Init+0x1f8>)
 802cad6:	4293      	cmp	r3, r2
 802cad8:	d00e      	beq.n	802caf8 <HAL_SPI_Init+0x124>
 802cada:	687b      	ldr	r3, [r7, #4]
 802cadc:	681b      	ldr	r3, [r3, #0]
 802cade:	4a3c      	ldr	r2, [pc, #240]	@ (802cbd0 <HAL_SPI_Init+0x1fc>)
 802cae0:	4293      	cmp	r3, r2
 802cae2:	d009      	beq.n	802caf8 <HAL_SPI_Init+0x124>
 802cae4:	687b      	ldr	r3, [r7, #4]
 802cae6:	681b      	ldr	r3, [r3, #0]
 802cae8:	4a3a      	ldr	r2, [pc, #232]	@ (802cbd4 <HAL_SPI_Init+0x200>)
 802caea:	4293      	cmp	r3, r2
 802caec:	d004      	beq.n	802caf8 <HAL_SPI_Init+0x124>
 802caee:	687b      	ldr	r3, [r7, #4]
 802caf0:	681b      	ldr	r3, [r3, #0]
 802caf2:	4a39      	ldr	r2, [pc, #228]	@ (802cbd8 <HAL_SPI_Init+0x204>)
 802caf4:	4293      	cmp	r3, r2
 802caf6:	d104      	bne.n	802cb02 <HAL_SPI_Init+0x12e>
 802caf8:	68fb      	ldr	r3, [r7, #12]
 802cafa:	2b10      	cmp	r3, #16
 802cafc:	d901      	bls.n	802cb02 <HAL_SPI_Init+0x12e>
  {
    return HAL_ERROR;
 802cafe:	2301      	movs	r3, #1
 802cb00:	e0d4      	b.n	802ccac <HAL_SPI_Init+0x2d8>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 802cb02:	687b      	ldr	r3, [r7, #4]
 802cb04:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 802cb08:	b2db      	uxtb	r3, r3
 802cb0a:	2b00      	cmp	r3, #0
 802cb0c:	d106      	bne.n	802cb1c <HAL_SPI_Init+0x148>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 802cb0e:	687b      	ldr	r3, [r7, #4]
 802cb10:	2200      	movs	r2, #0
 802cb12:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 802cb16:	6878      	ldr	r0, [r7, #4]
 802cb18:	f7f5 f91c 	bl	8021d54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 802cb1c:	687b      	ldr	r3, [r7, #4]
 802cb1e:	2202      	movs	r2, #2
 802cb20:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 802cb24:	687b      	ldr	r3, [r7, #4]
 802cb26:	681b      	ldr	r3, [r3, #0]
 802cb28:	681a      	ldr	r2, [r3, #0]
 802cb2a:	687b      	ldr	r3, [r7, #4]
 802cb2c:	681b      	ldr	r3, [r3, #0]
 802cb2e:	f022 0201 	bic.w	r2, r2, #1
 802cb32:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 802cb34:	687b      	ldr	r3, [r7, #4]
 802cb36:	681b      	ldr	r3, [r3, #0]
 802cb38:	689b      	ldr	r3, [r3, #8]
 802cb3a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 802cb3e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 802cb40:	687b      	ldr	r3, [r7, #4]
 802cb42:	699b      	ldr	r3, [r3, #24]
 802cb44:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 802cb48:	d119      	bne.n	802cb7e <HAL_SPI_Init+0x1aa>
 802cb4a:	687b      	ldr	r3, [r7, #4]
 802cb4c:	685b      	ldr	r3, [r3, #4]
 802cb4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802cb52:	d103      	bne.n	802cb5c <HAL_SPI_Init+0x188>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 802cb54:	687b      	ldr	r3, [r7, #4]
 802cb56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 802cb58:	2b00      	cmp	r3, #0
 802cb5a:	d008      	beq.n	802cb6e <HAL_SPI_Init+0x19a>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 802cb5c:	687b      	ldr	r3, [r7, #4]
 802cb5e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 802cb60:	2b00      	cmp	r3, #0
 802cb62:	d10c      	bne.n	802cb7e <HAL_SPI_Init+0x1aa>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 802cb64:	687b      	ldr	r3, [r7, #4]
 802cb66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 802cb68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 802cb6c:	d107      	bne.n	802cb7e <HAL_SPI_Init+0x1aa>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 802cb6e:	687b      	ldr	r3, [r7, #4]
 802cb70:	681b      	ldr	r3, [r3, #0]
 802cb72:	681a      	ldr	r2, [r3, #0]
 802cb74:	687b      	ldr	r3, [r7, #4]
 802cb76:	681b      	ldr	r3, [r3, #0]
 802cb78:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 802cb7c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 802cb7e:	687b      	ldr	r3, [r7, #4]
 802cb80:	685b      	ldr	r3, [r3, #4]
 802cb82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 802cb86:	2b00      	cmp	r3, #0
 802cb88:	d028      	beq.n	802cbdc <HAL_SPI_Init+0x208>
 802cb8a:	687b      	ldr	r3, [r7, #4]
 802cb8c:	68db      	ldr	r3, [r3, #12]
 802cb8e:	2b06      	cmp	r3, #6
 802cb90:	d924      	bls.n	802cbdc <HAL_SPI_Init+0x208>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 802cb92:	687b      	ldr	r3, [r7, #4]
 802cb94:	681b      	ldr	r3, [r3, #0]
 802cb96:	681b      	ldr	r3, [r3, #0]
 802cb98:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 802cb9c:	687b      	ldr	r3, [r7, #4]
 802cb9e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 802cba0:	687b      	ldr	r3, [r7, #4]
 802cba2:	681b      	ldr	r3, [r3, #0]
 802cba4:	430a      	orrs	r2, r1
 802cba6:	601a      	str	r2, [r3, #0]
 802cba8:	e020      	b.n	802cbec <HAL_SPI_Init+0x218>
 802cbaa:	bf00      	nop
 802cbac:	40014c00 	.word	0x40014c00
 802cbb0:	50014c00 	.word	0x50014c00
 802cbb4:	44002000 	.word	0x44002000
 802cbb8:	54002000 	.word	0x54002000
 802cbbc:	40015000 	.word	0x40015000
 802cbc0:	50015000 	.word	0x50015000
 802cbc4:	40013000 	.word	0x40013000
 802cbc8:	50013000 	.word	0x50013000
 802cbcc:	40003800 	.word	0x40003800
 802cbd0:	50003800 	.word	0x50003800
 802cbd4:	40003c00 	.word	0x40003c00
 802cbd8:	50003c00 	.word	0x50003c00
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 802cbdc:	687b      	ldr	r3, [r7, #4]
 802cbde:	681b      	ldr	r3, [r3, #0]
 802cbe0:	681a      	ldr	r2, [r3, #0]
 802cbe2:	687b      	ldr	r3, [r7, #4]
 802cbe4:	681b      	ldr	r3, [r3, #0]
 802cbe6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 802cbea:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 802cbec:	687b      	ldr	r3, [r7, #4]
 802cbee:	69da      	ldr	r2, [r3, #28]
 802cbf0:	687b      	ldr	r3, [r7, #4]
 802cbf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802cbf4:	431a      	orrs	r2, r3
 802cbf6:	68bb      	ldr	r3, [r7, #8]
 802cbf8:	431a      	orrs	r2, r3
 802cbfa:	687b      	ldr	r3, [r7, #4]
 802cbfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802cbfe:	ea42 0103 	orr.w	r1, r2, r3
 802cc02:	687b      	ldr	r3, [r7, #4]
 802cc04:	68da      	ldr	r2, [r3, #12]
 802cc06:	687b      	ldr	r3, [r7, #4]
 802cc08:	681b      	ldr	r3, [r3, #0]
 802cc0a:	430a      	orrs	r2, r1
 802cc0c:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 802cc0e:	687b      	ldr	r3, [r7, #4]
 802cc10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 802cc12:	687b      	ldr	r3, [r7, #4]
 802cc14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802cc16:	431a      	orrs	r2, r3
 802cc18:	687b      	ldr	r3, [r7, #4]
 802cc1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 802cc1c:	431a      	orrs	r2, r3
 802cc1e:	687b      	ldr	r3, [r7, #4]
 802cc20:	699b      	ldr	r3, [r3, #24]
 802cc22:	431a      	orrs	r2, r3
 802cc24:	687b      	ldr	r3, [r7, #4]
 802cc26:	691b      	ldr	r3, [r3, #16]
 802cc28:	431a      	orrs	r2, r3
 802cc2a:	687b      	ldr	r3, [r7, #4]
 802cc2c:	695b      	ldr	r3, [r3, #20]
 802cc2e:	431a      	orrs	r2, r3
 802cc30:	687b      	ldr	r3, [r7, #4]
 802cc32:	6a1b      	ldr	r3, [r3, #32]
 802cc34:	431a      	orrs	r2, r3
 802cc36:	687b      	ldr	r3, [r7, #4]
 802cc38:	685b      	ldr	r3, [r3, #4]
 802cc3a:	431a      	orrs	r2, r3
 802cc3c:	687b      	ldr	r3, [r7, #4]
 802cc3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 802cc40:	431a      	orrs	r2, r3
 802cc42:	687b      	ldr	r3, [r7, #4]
 802cc44:	689b      	ldr	r3, [r3, #8]
 802cc46:	431a      	orrs	r2, r3
 802cc48:	687b      	ldr	r3, [r7, #4]
 802cc4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802cc4c:	431a      	orrs	r2, r3
 802cc4e:	687b      	ldr	r3, [r7, #4]
 802cc50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 802cc52:	431a      	orrs	r2, r3
 802cc54:	687b      	ldr	r3, [r7, #4]
 802cc56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802cc58:	ea42 0103 	orr.w	r1, r2, r3
 802cc5c:	687b      	ldr	r3, [r7, #4]
 802cc5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 802cc60:	687b      	ldr	r3, [r7, #4]
 802cc62:	681b      	ldr	r3, [r3, #0]
 802cc64:	430a      	orrs	r2, r1
 802cc66:	60da      	str	r2, [r3, #12]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 802cc68:	687b      	ldr	r3, [r7, #4]
 802cc6a:	681b      	ldr	r3, [r3, #0]
 802cc6c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 802cc6e:	687b      	ldr	r3, [r7, #4]
 802cc70:	681b      	ldr	r3, [r3, #0]
 802cc72:	f022 0201 	bic.w	r2, r2, #1
 802cc76:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 802cc78:	687b      	ldr	r3, [r7, #4]
 802cc7a:	685b      	ldr	r3, [r3, #4]
 802cc7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 802cc80:	2b00      	cmp	r3, #0
 802cc82:	d00a      	beq.n	802cc9a <HAL_SPI_Init+0x2c6>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 802cc84:	687b      	ldr	r3, [r7, #4]
 802cc86:	681b      	ldr	r3, [r3, #0]
 802cc88:	68db      	ldr	r3, [r3, #12]
 802cc8a:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 802cc8e:	687b      	ldr	r3, [r7, #4]
 802cc90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 802cc92:	687b      	ldr	r3, [r7, #4]
 802cc94:	681b      	ldr	r3, [r3, #0]
 802cc96:	430a      	orrs	r2, r1
 802cc98:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 802cc9a:	687b      	ldr	r3, [r7, #4]
 802cc9c:	2200      	movs	r2, #0
 802cc9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 802cca2:	687b      	ldr	r3, [r7, #4]
 802cca4:	2201      	movs	r2, #1
 802cca6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 802ccaa:	2300      	movs	r3, #0
}
 802ccac:	4618      	mov	r0, r3
 802ccae:	3710      	adds	r7, #16
 802ccb0:	46bd      	mov	sp, r7
 802ccb2:	bd80      	pop	{r7, pc}

0802ccb4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 802ccb4:	b580      	push	{r7, lr}
 802ccb6:	b08a      	sub	sp, #40	@ 0x28
 802ccb8:	af00      	add	r7, sp, #0
 802ccba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 802ccbc:	687b      	ldr	r3, [r7, #4]
 802ccbe:	681b      	ldr	r3, [r3, #0]
 802ccc0:	691b      	ldr	r3, [r3, #16]
 802ccc2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 802ccc4:	687b      	ldr	r3, [r7, #4]
 802ccc6:	681b      	ldr	r3, [r3, #0]
 802ccc8:	695b      	ldr	r3, [r3, #20]
 802ccca:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 802cccc:	6a3a      	ldr	r2, [r7, #32]
 802ccce:	69fb      	ldr	r3, [r7, #28]
 802ccd0:	4013      	ands	r3, r2
 802ccd2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 802ccd4:	687b      	ldr	r3, [r7, #4]
 802ccd6:	681b      	ldr	r3, [r3, #0]
 802ccd8:	689b      	ldr	r3, [r3, #8]
 802ccda:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 802ccdc:	2300      	movs	r3, #0
 802ccde:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 802cce0:	687b      	ldr	r3, [r7, #4]
 802cce2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 802cce6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 802cce8:	687b      	ldr	r3, [r7, #4]
 802ccea:	681b      	ldr	r3, [r3, #0]
 802ccec:	3330      	adds	r3, #48	@ 0x30
 802ccee:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 802ccf0:	69fb      	ldr	r3, [r7, #28]
 802ccf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 802ccf6:	2b00      	cmp	r3, #0
 802ccf8:	d010      	beq.n	802cd1c <HAL_SPI_IRQHandler+0x68>
 802ccfa:	6a3b      	ldr	r3, [r7, #32]
 802ccfc:	f003 0308 	and.w	r3, r3, #8
 802cd00:	2b00      	cmp	r3, #0
 802cd02:	d00b      	beq.n	802cd1c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 802cd04:	687b      	ldr	r3, [r7, #4]
 802cd06:	681b      	ldr	r3, [r3, #0]
 802cd08:	699a      	ldr	r2, [r3, #24]
 802cd0a:	687b      	ldr	r3, [r7, #4]
 802cd0c:	681b      	ldr	r3, [r3, #0]
 802cd0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 802cd12:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 802cd14:	6878      	ldr	r0, [r7, #4]
 802cd16:	f000 f9c9 	bl	802d0ac <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 802cd1a:	e19a      	b.n	802d052 <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 802cd1c:	69bb      	ldr	r3, [r7, #24]
 802cd1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802cd22:	2b00      	cmp	r3, #0
 802cd24:	d113      	bne.n	802cd4e <HAL_SPI_IRQHandler+0x9a>
 802cd26:	69bb      	ldr	r3, [r7, #24]
 802cd28:	f003 0320 	and.w	r3, r3, #32
 802cd2c:	2b00      	cmp	r3, #0
 802cd2e:	d10e      	bne.n	802cd4e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 802cd30:	69bb      	ldr	r3, [r7, #24]
 802cd32:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 802cd36:	2b00      	cmp	r3, #0
 802cd38:	d009      	beq.n	802cd4e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 802cd3a:	687b      	ldr	r3, [r7, #4]
 802cd3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 802cd3e:	6878      	ldr	r0, [r7, #4]
 802cd40:	4798      	blx	r3
    hspi->RxISR(hspi);
 802cd42:	687b      	ldr	r3, [r7, #4]
 802cd44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 802cd46:	6878      	ldr	r0, [r7, #4]
 802cd48:	4798      	blx	r3
    handled = 1UL;
 802cd4a:	2301      	movs	r3, #1
 802cd4c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 802cd4e:	69bb      	ldr	r3, [r7, #24]
 802cd50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802cd54:	2b00      	cmp	r3, #0
 802cd56:	d10f      	bne.n	802cd78 <HAL_SPI_IRQHandler+0xc4>
 802cd58:	69bb      	ldr	r3, [r7, #24]
 802cd5a:	f003 0301 	and.w	r3, r3, #1
 802cd5e:	2b00      	cmp	r3, #0
 802cd60:	d00a      	beq.n	802cd78 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 802cd62:	69bb      	ldr	r3, [r7, #24]
 802cd64:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 802cd68:	2b00      	cmp	r3, #0
 802cd6a:	d105      	bne.n	802cd78 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 802cd6c:	687b      	ldr	r3, [r7, #4]
 802cd6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 802cd70:	6878      	ldr	r0, [r7, #4]
 802cd72:	4798      	blx	r3
    handled = 1UL;
 802cd74:	2301      	movs	r3, #1
 802cd76:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 802cd78:	69bb      	ldr	r3, [r7, #24]
 802cd7a:	f003 0320 	and.w	r3, r3, #32
 802cd7e:	2b00      	cmp	r3, #0
 802cd80:	d10f      	bne.n	802cda2 <HAL_SPI_IRQHandler+0xee>
 802cd82:	69bb      	ldr	r3, [r7, #24]
 802cd84:	f003 0302 	and.w	r3, r3, #2
 802cd88:	2b00      	cmp	r3, #0
 802cd8a:	d00a      	beq.n	802cda2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 802cd8c:	69bb      	ldr	r3, [r7, #24]
 802cd8e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 802cd92:	2b00      	cmp	r3, #0
 802cd94:	d105      	bne.n	802cda2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 802cd96:	687b      	ldr	r3, [r7, #4]
 802cd98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 802cd9a:	6878      	ldr	r0, [r7, #4]
 802cd9c:	4798      	blx	r3
    handled = 1UL;
 802cd9e:	2301      	movs	r3, #1
 802cda0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 802cda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802cda4:	2b00      	cmp	r3, #0
 802cda6:	f040 814f 	bne.w	802d048 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 802cdaa:	69bb      	ldr	r3, [r7, #24]
 802cdac:	f003 0308 	and.w	r3, r3, #8
 802cdb0:	2b00      	cmp	r3, #0
 802cdb2:	f000 808b 	beq.w	802cecc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 802cdb6:	687b      	ldr	r3, [r7, #4]
 802cdb8:	681b      	ldr	r3, [r3, #0]
 802cdba:	699a      	ldr	r2, [r3, #24]
 802cdbc:	687b      	ldr	r3, [r7, #4]
 802cdbe:	681b      	ldr	r3, [r3, #0]
 802cdc0:	f042 0208 	orr.w	r2, r2, #8
 802cdc4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 802cdc6:	687b      	ldr	r3, [r7, #4]
 802cdc8:	681b      	ldr	r3, [r3, #0]
 802cdca:	699a      	ldr	r2, [r3, #24]
 802cdcc:	687b      	ldr	r3, [r7, #4]
 802cdce:	681b      	ldr	r3, [r3, #0]
 802cdd0:	f042 0210 	orr.w	r2, r2, #16
 802cdd4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 802cdd6:	687b      	ldr	r3, [r7, #4]
 802cdd8:	681b      	ldr	r3, [r3, #0]
 802cdda:	699a      	ldr	r2, [r3, #24]
 802cddc:	687b      	ldr	r3, [r7, #4]
 802cdde:	681b      	ldr	r3, [r3, #0]
 802cde0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 802cde4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 802cde6:	687b      	ldr	r3, [r7, #4]
 802cde8:	681b      	ldr	r3, [r3, #0]
 802cdea:	691a      	ldr	r2, [r3, #16]
 802cdec:	687b      	ldr	r3, [r7, #4]
 802cdee:	681b      	ldr	r3, [r3, #0]
 802cdf0:	f022 0208 	bic.w	r2, r2, #8
 802cdf4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 802cdf6:	687b      	ldr	r3, [r7, #4]
 802cdf8:	681b      	ldr	r3, [r3, #0]
 802cdfa:	689b      	ldr	r3, [r3, #8]
 802cdfc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 802ce00:	2b00      	cmp	r3, #0
 802ce02:	d13d      	bne.n	802ce80 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 802ce04:	e036      	b.n	802ce74 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 802ce06:	687b      	ldr	r3, [r7, #4]
 802ce08:	68db      	ldr	r3, [r3, #12]
 802ce0a:	2b0f      	cmp	r3, #15
 802ce0c:	d90b      	bls.n	802ce26 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 802ce0e:	687b      	ldr	r3, [r7, #4]
 802ce10:	681a      	ldr	r2, [r3, #0]
 802ce12:	687b      	ldr	r3, [r7, #4]
 802ce14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802ce16:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 802ce18:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 802ce1a:	687b      	ldr	r3, [r7, #4]
 802ce1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802ce1e:	1d1a      	adds	r2, r3, #4
 802ce20:	687b      	ldr	r3, [r7, #4]
 802ce22:	66da      	str	r2, [r3, #108]	@ 0x6c
 802ce24:	e01d      	b.n	802ce62 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 802ce26:	687b      	ldr	r3, [r7, #4]
 802ce28:	68db      	ldr	r3, [r3, #12]
 802ce2a:	2b07      	cmp	r3, #7
 802ce2c:	d90b      	bls.n	802ce46 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 802ce2e:	687b      	ldr	r3, [r7, #4]
 802ce30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802ce32:	68fa      	ldr	r2, [r7, #12]
 802ce34:	8812      	ldrh	r2, [r2, #0]
 802ce36:	b292      	uxth	r2, r2
 802ce38:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 802ce3a:	687b      	ldr	r3, [r7, #4]
 802ce3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802ce3e:	1c9a      	adds	r2, r3, #2
 802ce40:	687b      	ldr	r3, [r7, #4]
 802ce42:	66da      	str	r2, [r3, #108]	@ 0x6c
 802ce44:	e00d      	b.n	802ce62 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 802ce46:	687b      	ldr	r3, [r7, #4]
 802ce48:	681b      	ldr	r3, [r3, #0]
 802ce4a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 802ce4e:	687b      	ldr	r3, [r7, #4]
 802ce50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802ce52:	7812      	ldrb	r2, [r2, #0]
 802ce54:	b2d2      	uxtb	r2, r2
 802ce56:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 802ce58:	687b      	ldr	r3, [r7, #4]
 802ce5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802ce5c:	1c5a      	adds	r2, r3, #1
 802ce5e:	687b      	ldr	r3, [r7, #4]
 802ce60:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 802ce62:	687b      	ldr	r3, [r7, #4]
 802ce64:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 802ce68:	b29b      	uxth	r3, r3
 802ce6a:	3b01      	subs	r3, #1
 802ce6c:	b29a      	uxth	r2, r3
 802ce6e:	687b      	ldr	r3, [r7, #4]
 802ce70:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 802ce74:	687b      	ldr	r3, [r7, #4]
 802ce76:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 802ce7a:	b29b      	uxth	r3, r3
 802ce7c:	2b00      	cmp	r3, #0
 802ce7e:	d1c2      	bne.n	802ce06 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 802ce80:	6878      	ldr	r0, [r7, #4]
 802ce82:	f000 f937 	bl	802d0f4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 802ce86:	687b      	ldr	r3, [r7, #4]
 802ce88:	2201      	movs	r2, #1
 802ce8a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802ce8e:	687b      	ldr	r3, [r7, #4]
 802ce90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802ce94:	2b00      	cmp	r3, #0
 802ce96:	d003      	beq.n	802cea0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 802ce98:	6878      	ldr	r0, [r7, #4]
 802ce9a:	f000 f8fd 	bl	802d098 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 802ce9e:	e0d8      	b.n	802d052 <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 802cea0:	7cfb      	ldrb	r3, [r7, #19]
 802cea2:	2b05      	cmp	r3, #5
 802cea4:	d103      	bne.n	802ceae <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 802cea6:	6878      	ldr	r0, [r7, #4]
 802cea8:	f000 f8ec 	bl	802d084 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 802ceac:	e0ce      	b.n	802d04c <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 802ceae:	7cfb      	ldrb	r3, [r7, #19]
 802ceb0:	2b04      	cmp	r3, #4
 802ceb2:	d103      	bne.n	802cebc <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 802ceb4:	6878      	ldr	r0, [r7, #4]
 802ceb6:	f000 f8db 	bl	802d070 <HAL_SPI_RxCpltCallback>
    return;
 802ceba:	e0c7      	b.n	802d04c <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 802cebc:	7cfb      	ldrb	r3, [r7, #19]
 802cebe:	2b03      	cmp	r3, #3
 802cec0:	f040 80c4 	bne.w	802d04c <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 802cec4:	6878      	ldr	r0, [r7, #4]
 802cec6:	f000 f8c9 	bl	802d05c <HAL_SPI_TxCpltCallback>
    return;
 802ceca:	e0bf      	b.n	802d04c <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 802cecc:	69bb      	ldr	r3, [r7, #24]
 802cece:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 802ced2:	2b00      	cmp	r3, #0
 802ced4:	f000 80bd 	beq.w	802d052 <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 802ced8:	69bb      	ldr	r3, [r7, #24]
 802ceda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802cede:	2b00      	cmp	r3, #0
 802cee0:	d00f      	beq.n	802cf02 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 802cee2:	687b      	ldr	r3, [r7, #4]
 802cee4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802cee8:	f043 0204 	orr.w	r2, r3, #4
 802ceec:	687b      	ldr	r3, [r7, #4]
 802ceee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802cef2:	687b      	ldr	r3, [r7, #4]
 802cef4:	681b      	ldr	r3, [r3, #0]
 802cef6:	699a      	ldr	r2, [r3, #24]
 802cef8:	687b      	ldr	r3, [r7, #4]
 802cefa:	681b      	ldr	r3, [r3, #0]
 802cefc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 802cf00:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 802cf02:	69bb      	ldr	r3, [r7, #24]
 802cf04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802cf08:	2b00      	cmp	r3, #0
 802cf0a:	d00f      	beq.n	802cf2c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 802cf0c:	687b      	ldr	r3, [r7, #4]
 802cf0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802cf12:	f043 0201 	orr.w	r2, r3, #1
 802cf16:	687b      	ldr	r3, [r7, #4]
 802cf18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 802cf1c:	687b      	ldr	r3, [r7, #4]
 802cf1e:	681b      	ldr	r3, [r3, #0]
 802cf20:	699a      	ldr	r2, [r3, #24]
 802cf22:	687b      	ldr	r3, [r7, #4]
 802cf24:	681b      	ldr	r3, [r3, #0]
 802cf26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 802cf2a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 802cf2c:	69bb      	ldr	r3, [r7, #24]
 802cf2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802cf32:	2b00      	cmp	r3, #0
 802cf34:	d00f      	beq.n	802cf56 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 802cf36:	687b      	ldr	r3, [r7, #4]
 802cf38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802cf3c:	f043 0208 	orr.w	r2, r3, #8
 802cf40:	687b      	ldr	r3, [r7, #4]
 802cf42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 802cf46:	687b      	ldr	r3, [r7, #4]
 802cf48:	681b      	ldr	r3, [r3, #0]
 802cf4a:	699a      	ldr	r2, [r3, #24]
 802cf4c:	687b      	ldr	r3, [r7, #4]
 802cf4e:	681b      	ldr	r3, [r3, #0]
 802cf50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 802cf54:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 802cf56:	69bb      	ldr	r3, [r7, #24]
 802cf58:	f003 0320 	and.w	r3, r3, #32
 802cf5c:	2b00      	cmp	r3, #0
 802cf5e:	d00f      	beq.n	802cf80 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 802cf60:	687b      	ldr	r3, [r7, #4]
 802cf62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802cf66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 802cf6a:	687b      	ldr	r3, [r7, #4]
 802cf6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 802cf70:	687b      	ldr	r3, [r7, #4]
 802cf72:	681b      	ldr	r3, [r3, #0]
 802cf74:	699a      	ldr	r2, [r3, #24]
 802cf76:	687b      	ldr	r3, [r7, #4]
 802cf78:	681b      	ldr	r3, [r3, #0]
 802cf7a:	f042 0220 	orr.w	r2, r2, #32
 802cf7e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802cf80:	687b      	ldr	r3, [r7, #4]
 802cf82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802cf86:	2b00      	cmp	r3, #0
 802cf88:	d062      	beq.n	802d050 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 802cf8a:	687b      	ldr	r3, [r7, #4]
 802cf8c:	681b      	ldr	r3, [r3, #0]
 802cf8e:	681a      	ldr	r2, [r3, #0]
 802cf90:	687b      	ldr	r3, [r7, #4]
 802cf92:	681b      	ldr	r3, [r3, #0]
 802cf94:	f022 0201 	bic.w	r2, r2, #1
 802cf98:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 802cf9a:	687b      	ldr	r3, [r7, #4]
 802cf9c:	681b      	ldr	r3, [r3, #0]
 802cf9e:	691b      	ldr	r3, [r3, #16]
 802cfa0:	687a      	ldr	r2, [r7, #4]
 802cfa2:	6812      	ldr	r2, [r2, #0]
 802cfa4:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 802cfa8:	f023 0303 	bic.w	r3, r3, #3
 802cfac:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

#if defined(HAL_DMA_MODULE_ENABLED)
      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 802cfae:	697b      	ldr	r3, [r7, #20]
 802cfb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 802cfb4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 802cfb8:	d13e      	bne.n	802d038 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 802cfba:	687b      	ldr	r3, [r7, #4]
 802cfbc:	681b      	ldr	r3, [r3, #0]
 802cfbe:	689a      	ldr	r2, [r3, #8]
 802cfc0:	687b      	ldr	r3, [r7, #4]
 802cfc2:	681b      	ldr	r3, [r3, #0]
 802cfc4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 802cfc8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 802cfca:	687b      	ldr	r3, [r7, #4]
 802cfcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802cfd0:	2b00      	cmp	r3, #0
 802cfd2:	d015      	beq.n	802d000 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 802cfd4:	687b      	ldr	r3, [r7, #4]
 802cfd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802cfda:	4a1f      	ldr	r2, [pc, #124]	@ (802d058 <HAL_SPI_IRQHandler+0x3a4>)
 802cfdc:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 802cfde:	687b      	ldr	r3, [r7, #4]
 802cfe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802cfe4:	4618      	mov	r0, r3
 802cfe6:	f7f6 f85a 	bl	802309e <HAL_DMA_Abort_IT>
 802cfea:	4603      	mov	r3, r0
 802cfec:	2b00      	cmp	r3, #0
 802cfee:	d007      	beq.n	802d000 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 802cff0:	687b      	ldr	r3, [r7, #4]
 802cff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802cff6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 802cffa:	687b      	ldr	r3, [r7, #4]
 802cffc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 802d000:	687b      	ldr	r3, [r7, #4]
 802d002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802d006:	2b00      	cmp	r3, #0
 802d008:	d022      	beq.n	802d050 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 802d00a:	687b      	ldr	r3, [r7, #4]
 802d00c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802d010:	4a11      	ldr	r2, [pc, #68]	@ (802d058 <HAL_SPI_IRQHandler+0x3a4>)
 802d012:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 802d014:	687b      	ldr	r3, [r7, #4]
 802d016:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802d01a:	4618      	mov	r0, r3
 802d01c:	f7f6 f83f 	bl	802309e <HAL_DMA_Abort_IT>
 802d020:	4603      	mov	r3, r0
 802d022:	2b00      	cmp	r3, #0
 802d024:	d014      	beq.n	802d050 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 802d026:	687b      	ldr	r3, [r7, #4]
 802d028:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802d02c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 802d030:	687b      	ldr	r3, [r7, #4]
 802d032:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
#if defined(HAL_DMA_MODULE_ENABLED)
      }
#endif /* HAL_DMA_MODULE_ENABLED */
    }
    return;
 802d036:	e00b      	b.n	802d050 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 802d038:	687b      	ldr	r3, [r7, #4]
 802d03a:	2201      	movs	r2, #1
 802d03c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 802d040:	6878      	ldr	r0, [r7, #4]
 802d042:	f000 f829 	bl	802d098 <HAL_SPI_ErrorCallback>
    return;
 802d046:	e003      	b.n	802d050 <HAL_SPI_IRQHandler+0x39c>
    return;
 802d048:	bf00      	nop
 802d04a:	e002      	b.n	802d052 <HAL_SPI_IRQHandler+0x39e>
    return;
 802d04c:	bf00      	nop
 802d04e:	e000      	b.n	802d052 <HAL_SPI_IRQHandler+0x39e>
    return;
 802d050:	bf00      	nop
  }
}
 802d052:	3728      	adds	r7, #40	@ 0x28
 802d054:	46bd      	mov	sp, r7
 802d056:	bd80      	pop	{r7, pc}
 802d058:	0802d0c1 	.word	0x0802d0c1

0802d05c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 802d05c:	b480      	push	{r7}
 802d05e:	b083      	sub	sp, #12
 802d060:	af00      	add	r7, sp, #0
 802d062:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 802d064:	bf00      	nop
 802d066:	370c      	adds	r7, #12
 802d068:	46bd      	mov	sp, r7
 802d06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d06e:	4770      	bx	lr

0802d070 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 802d070:	b480      	push	{r7}
 802d072:	b083      	sub	sp, #12
 802d074:	af00      	add	r7, sp, #0
 802d076:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 802d078:	bf00      	nop
 802d07a:	370c      	adds	r7, #12
 802d07c:	46bd      	mov	sp, r7
 802d07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d082:	4770      	bx	lr

0802d084 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 802d084:	b480      	push	{r7}
 802d086:	b083      	sub	sp, #12
 802d088:	af00      	add	r7, sp, #0
 802d08a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 802d08c:	bf00      	nop
 802d08e:	370c      	adds	r7, #12
 802d090:	46bd      	mov	sp, r7
 802d092:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d096:	4770      	bx	lr

0802d098 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 802d098:	b480      	push	{r7}
 802d09a:	b083      	sub	sp, #12
 802d09c:	af00      	add	r7, sp, #0
 802d09e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 802d0a0:	bf00      	nop
 802d0a2:	370c      	adds	r7, #12
 802d0a4:	46bd      	mov	sp, r7
 802d0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d0aa:	4770      	bx	lr

0802d0ac <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 802d0ac:	b480      	push	{r7}
 802d0ae:	b083      	sub	sp, #12
 802d0b0:	af00      	add	r7, sp, #0
 802d0b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 802d0b4:	bf00      	nop
 802d0b6:	370c      	adds	r7, #12
 802d0b8:	46bd      	mov	sp, r7
 802d0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d0be:	4770      	bx	lr

0802d0c0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802d0c0:	b580      	push	{r7, lr}
 802d0c2:	b084      	sub	sp, #16
 802d0c4:	af00      	add	r7, sp, #0
 802d0c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 802d0c8:	687b      	ldr	r3, [r7, #4]
 802d0ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802d0cc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 802d0ce:	68fb      	ldr	r3, [r7, #12]
 802d0d0:	2200      	movs	r2, #0
 802d0d2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 802d0d6:	68fb      	ldr	r3, [r7, #12]
 802d0d8:	2200      	movs	r2, #0
 802d0da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 802d0de:	68fb      	ldr	r3, [r7, #12]
 802d0e0:	2201      	movs	r2, #1
 802d0e2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 802d0e6:	68f8      	ldr	r0, [r7, #12]
 802d0e8:	f7ff ffd6 	bl	802d098 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 802d0ec:	bf00      	nop
 802d0ee:	3710      	adds	r7, #16
 802d0f0:	46bd      	mov	sp, r7
 802d0f2:	bd80      	pop	{r7, pc}

0802d0f4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 802d0f4:	b480      	push	{r7}
 802d0f6:	b085      	sub	sp, #20
 802d0f8:	af00      	add	r7, sp, #0
 802d0fa:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 802d0fc:	687b      	ldr	r3, [r7, #4]
 802d0fe:	681b      	ldr	r3, [r3, #0]
 802d100:	695b      	ldr	r3, [r3, #20]
 802d102:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 802d104:	687b      	ldr	r3, [r7, #4]
 802d106:	681b      	ldr	r3, [r3, #0]
 802d108:	699a      	ldr	r2, [r3, #24]
 802d10a:	687b      	ldr	r3, [r7, #4]
 802d10c:	681b      	ldr	r3, [r3, #0]
 802d10e:	f042 0208 	orr.w	r2, r2, #8
 802d112:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 802d114:	687b      	ldr	r3, [r7, #4]
 802d116:	681b      	ldr	r3, [r3, #0]
 802d118:	699a      	ldr	r2, [r3, #24]
 802d11a:	687b      	ldr	r3, [r7, #4]
 802d11c:	681b      	ldr	r3, [r3, #0]
 802d11e:	f042 0210 	orr.w	r2, r2, #16
 802d122:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 802d124:	687b      	ldr	r3, [r7, #4]
 802d126:	681b      	ldr	r3, [r3, #0]
 802d128:	681a      	ldr	r2, [r3, #0]
 802d12a:	687b      	ldr	r3, [r7, #4]
 802d12c:	681b      	ldr	r3, [r3, #0]
 802d12e:	f022 0201 	bic.w	r2, r2, #1
 802d132:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 802d134:	687b      	ldr	r3, [r7, #4]
 802d136:	681b      	ldr	r3, [r3, #0]
 802d138:	691b      	ldr	r3, [r3, #16]
 802d13a:	687a      	ldr	r2, [r7, #4]
 802d13c:	6812      	ldr	r2, [r2, #0]
 802d13e:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 802d142:	f023 0303 	bic.w	r3, r3, #3
 802d146:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 802d148:	687b      	ldr	r3, [r7, #4]
 802d14a:	681b      	ldr	r3, [r3, #0]
 802d14c:	689a      	ldr	r2, [r3, #8]
 802d14e:	687b      	ldr	r3, [r7, #4]
 802d150:	681b      	ldr	r3, [r3, #0]
 802d152:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 802d156:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 802d158:	687b      	ldr	r3, [r7, #4]
 802d15a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 802d15e:	b2db      	uxtb	r3, r3
 802d160:	2b04      	cmp	r3, #4
 802d162:	d014      	beq.n	802d18e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 802d164:	68fb      	ldr	r3, [r7, #12]
 802d166:	f003 0320 	and.w	r3, r3, #32
 802d16a:	2b00      	cmp	r3, #0
 802d16c:	d00f      	beq.n	802d18e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 802d16e:	687b      	ldr	r3, [r7, #4]
 802d170:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802d174:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 802d178:	687b      	ldr	r3, [r7, #4]
 802d17a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 802d17e:	687b      	ldr	r3, [r7, #4]
 802d180:	681b      	ldr	r3, [r3, #0]
 802d182:	699a      	ldr	r2, [r3, #24]
 802d184:	687b      	ldr	r3, [r7, #4]
 802d186:	681b      	ldr	r3, [r3, #0]
 802d188:	f042 0220 	orr.w	r2, r2, #32
 802d18c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 802d18e:	687b      	ldr	r3, [r7, #4]
 802d190:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 802d194:	b2db      	uxtb	r3, r3
 802d196:	2b03      	cmp	r3, #3
 802d198:	d014      	beq.n	802d1c4 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 802d19a:	68fb      	ldr	r3, [r7, #12]
 802d19c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802d1a0:	2b00      	cmp	r3, #0
 802d1a2:	d00f      	beq.n	802d1c4 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 802d1a4:	687b      	ldr	r3, [r7, #4]
 802d1a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802d1aa:	f043 0204 	orr.w	r2, r3, #4
 802d1ae:	687b      	ldr	r3, [r7, #4]
 802d1b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802d1b4:	687b      	ldr	r3, [r7, #4]
 802d1b6:	681b      	ldr	r3, [r3, #0]
 802d1b8:	699a      	ldr	r2, [r3, #24]
 802d1ba:	687b      	ldr	r3, [r7, #4]
 802d1bc:	681b      	ldr	r3, [r3, #0]
 802d1be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 802d1c2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 802d1c4:	68fb      	ldr	r3, [r7, #12]
 802d1c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 802d1ca:	2b00      	cmp	r3, #0
 802d1cc:	d00f      	beq.n	802d1ee <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 802d1ce:	687b      	ldr	r3, [r7, #4]
 802d1d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802d1d4:	f043 0201 	orr.w	r2, r3, #1
 802d1d8:	687b      	ldr	r3, [r7, #4]
 802d1da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 802d1de:	687b      	ldr	r3, [r7, #4]
 802d1e0:	681b      	ldr	r3, [r3, #0]
 802d1e2:	699a      	ldr	r2, [r3, #24]
 802d1e4:	687b      	ldr	r3, [r7, #4]
 802d1e6:	681b      	ldr	r3, [r3, #0]
 802d1e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 802d1ec:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 802d1ee:	68fb      	ldr	r3, [r7, #12]
 802d1f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802d1f4:	2b00      	cmp	r3, #0
 802d1f6:	d00f      	beq.n	802d218 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 802d1f8:	687b      	ldr	r3, [r7, #4]
 802d1fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802d1fe:	f043 0208 	orr.w	r2, r3, #8
 802d202:	687b      	ldr	r3, [r7, #4]
 802d204:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 802d208:	687b      	ldr	r3, [r7, #4]
 802d20a:	681b      	ldr	r3, [r3, #0]
 802d20c:	699a      	ldr	r2, [r3, #24]
 802d20e:	687b      	ldr	r3, [r7, #4]
 802d210:	681b      	ldr	r3, [r3, #0]
 802d212:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 802d216:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 802d218:	687b      	ldr	r3, [r7, #4]
 802d21a:	2200      	movs	r2, #0
 802d21c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 802d220:	687b      	ldr	r3, [r7, #4]
 802d222:	2200      	movs	r2, #0
 802d224:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 802d228:	bf00      	nop
 802d22a:	3714      	adds	r7, #20
 802d22c:	46bd      	mov	sp, r7
 802d22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d232:	4770      	bx	lr

0802d234 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 802d234:	b480      	push	{r7}
 802d236:	b085      	sub	sp, #20
 802d238:	af00      	add	r7, sp, #0
 802d23a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 802d23c:	687b      	ldr	r3, [r7, #4]
 802d23e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802d240:	095b      	lsrs	r3, r3, #5
 802d242:	3301      	adds	r3, #1
 802d244:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 802d246:	687b      	ldr	r3, [r7, #4]
 802d248:	68db      	ldr	r3, [r3, #12]
 802d24a:	3301      	adds	r3, #1
 802d24c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 802d24e:	68bb      	ldr	r3, [r7, #8]
 802d250:	3307      	adds	r3, #7
 802d252:	08db      	lsrs	r3, r3, #3
 802d254:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 802d256:	68bb      	ldr	r3, [r7, #8]
 802d258:	68fa      	ldr	r2, [r7, #12]
 802d25a:	fb02 f303 	mul.w	r3, r2, r3
}
 802d25e:	4618      	mov	r0, r3
 802d260:	3714      	adds	r7, #20
 802d262:	46bd      	mov	sp, r7
 802d264:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d268:	4770      	bx	lr

0802d26a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 802d26a:	b580      	push	{r7, lr}
 802d26c:	b082      	sub	sp, #8
 802d26e:	af00      	add	r7, sp, #0
 802d270:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 802d272:	687b      	ldr	r3, [r7, #4]
 802d274:	2b00      	cmp	r3, #0
 802d276:	d101      	bne.n	802d27c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 802d278:	2301      	movs	r3, #1
 802d27a:	e049      	b.n	802d310 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 802d27c:	687b      	ldr	r3, [r7, #4]
 802d27e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 802d282:	b2db      	uxtb	r3, r3
 802d284:	2b00      	cmp	r3, #0
 802d286:	d106      	bne.n	802d296 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 802d288:	687b      	ldr	r3, [r7, #4]
 802d28a:	2200      	movs	r2, #0
 802d28c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 802d290:	6878      	ldr	r0, [r7, #4]
 802d292:	f7f5 f84d 	bl	8022330 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 802d296:	687b      	ldr	r3, [r7, #4]
 802d298:	2202      	movs	r2, #2
 802d29a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 802d29e:	687b      	ldr	r3, [r7, #4]
 802d2a0:	681a      	ldr	r2, [r3, #0]
 802d2a2:	687b      	ldr	r3, [r7, #4]
 802d2a4:	3304      	adds	r3, #4
 802d2a6:	4619      	mov	r1, r3
 802d2a8:	4610      	mov	r0, r2
 802d2aa:	f000 f9a1 	bl	802d5f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 802d2ae:	687b      	ldr	r3, [r7, #4]
 802d2b0:	2201      	movs	r2, #1
 802d2b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802d2b6:	687b      	ldr	r3, [r7, #4]
 802d2b8:	2201      	movs	r2, #1
 802d2ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 802d2be:	687b      	ldr	r3, [r7, #4]
 802d2c0:	2201      	movs	r2, #1
 802d2c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 802d2c6:	687b      	ldr	r3, [r7, #4]
 802d2c8:	2201      	movs	r2, #1
 802d2ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 802d2ce:	687b      	ldr	r3, [r7, #4]
 802d2d0:	2201      	movs	r2, #1
 802d2d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 802d2d6:	687b      	ldr	r3, [r7, #4]
 802d2d8:	2201      	movs	r2, #1
 802d2da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 802d2de:	687b      	ldr	r3, [r7, #4]
 802d2e0:	2201      	movs	r2, #1
 802d2e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802d2e6:	687b      	ldr	r3, [r7, #4]
 802d2e8:	2201      	movs	r2, #1
 802d2ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 802d2ee:	687b      	ldr	r3, [r7, #4]
 802d2f0:	2201      	movs	r2, #1
 802d2f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 802d2f6:	687b      	ldr	r3, [r7, #4]
 802d2f8:	2201      	movs	r2, #1
 802d2fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 802d2fe:	687b      	ldr	r3, [r7, #4]
 802d300:	2201      	movs	r2, #1
 802d302:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 802d306:	687b      	ldr	r3, [r7, #4]
 802d308:	2201      	movs	r2, #1
 802d30a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 802d30e:	2300      	movs	r3, #0
}
 802d310:	4618      	mov	r0, r3
 802d312:	3708      	adds	r7, #8
 802d314:	46bd      	mov	sp, r7
 802d316:	bd80      	pop	{r7, pc}

0802d318 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 802d318:	b580      	push	{r7, lr}
 802d31a:	b082      	sub	sp, #8
 802d31c:	af00      	add	r7, sp, #0
 802d31e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 802d320:	687b      	ldr	r3, [r7, #4]
 802d322:	2b00      	cmp	r3, #0
 802d324:	d101      	bne.n	802d32a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 802d326:	2301      	movs	r3, #1
 802d328:	e049      	b.n	802d3be <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 802d32a:	687b      	ldr	r3, [r7, #4]
 802d32c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 802d330:	b2db      	uxtb	r3, r3
 802d332:	2b00      	cmp	r3, #0
 802d334:	d106      	bne.n	802d344 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 802d336:	687b      	ldr	r3, [r7, #4]
 802d338:	2200      	movs	r2, #0
 802d33a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 802d33e:	6878      	ldr	r0, [r7, #4]
 802d340:	f7f4 ffd4 	bl	80222ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 802d344:	687b      	ldr	r3, [r7, #4]
 802d346:	2202      	movs	r2, #2
 802d348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 802d34c:	687b      	ldr	r3, [r7, #4]
 802d34e:	681a      	ldr	r2, [r3, #0]
 802d350:	687b      	ldr	r3, [r7, #4]
 802d352:	3304      	adds	r3, #4
 802d354:	4619      	mov	r1, r3
 802d356:	4610      	mov	r0, r2
 802d358:	f000 f94a 	bl	802d5f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 802d35c:	687b      	ldr	r3, [r7, #4]
 802d35e:	2201      	movs	r2, #1
 802d360:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802d364:	687b      	ldr	r3, [r7, #4]
 802d366:	2201      	movs	r2, #1
 802d368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 802d36c:	687b      	ldr	r3, [r7, #4]
 802d36e:	2201      	movs	r2, #1
 802d370:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 802d374:	687b      	ldr	r3, [r7, #4]
 802d376:	2201      	movs	r2, #1
 802d378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 802d37c:	687b      	ldr	r3, [r7, #4]
 802d37e:	2201      	movs	r2, #1
 802d380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 802d384:	687b      	ldr	r3, [r7, #4]
 802d386:	2201      	movs	r2, #1
 802d388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 802d38c:	687b      	ldr	r3, [r7, #4]
 802d38e:	2201      	movs	r2, #1
 802d390:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 802d394:	687b      	ldr	r3, [r7, #4]
 802d396:	2201      	movs	r2, #1
 802d398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 802d39c:	687b      	ldr	r3, [r7, #4]
 802d39e:	2201      	movs	r2, #1
 802d3a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 802d3a4:	687b      	ldr	r3, [r7, #4]
 802d3a6:	2201      	movs	r2, #1
 802d3a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 802d3ac:	687b      	ldr	r3, [r7, #4]
 802d3ae:	2201      	movs	r2, #1
 802d3b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 802d3b4:	687b      	ldr	r3, [r7, #4]
 802d3b6:	2201      	movs	r2, #1
 802d3b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 802d3bc:	2300      	movs	r3, #0
}
 802d3be:	4618      	mov	r0, r3
 802d3c0:	3708      	adds	r7, #8
 802d3c2:	46bd      	mov	sp, r7
 802d3c4:	bd80      	pop	{r7, pc}
	...

0802d3c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 802d3c8:	b580      	push	{r7, lr}
 802d3ca:	b086      	sub	sp, #24
 802d3cc:	af00      	add	r7, sp, #0
 802d3ce:	60f8      	str	r0, [r7, #12]
 802d3d0:	60b9      	str	r1, [r7, #8]
 802d3d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802d3d4:	2300      	movs	r3, #0
 802d3d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 802d3d8:	68fb      	ldr	r3, [r7, #12]
 802d3da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 802d3de:	2b01      	cmp	r3, #1
 802d3e0:	d101      	bne.n	802d3e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 802d3e2:	2302      	movs	r3, #2
 802d3e4:	e0ff      	b.n	802d5e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 802d3e6:	68fb      	ldr	r3, [r7, #12]
 802d3e8:	2201      	movs	r2, #1
 802d3ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 802d3ee:	687b      	ldr	r3, [r7, #4]
 802d3f0:	2b14      	cmp	r3, #20
 802d3f2:	f200 80f0 	bhi.w	802d5d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 802d3f6:	a201      	add	r2, pc, #4	@ (adr r2, 802d3fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 802d3f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802d3fc:	0802d451 	.word	0x0802d451
 802d400:	0802d5d7 	.word	0x0802d5d7
 802d404:	0802d5d7 	.word	0x0802d5d7
 802d408:	0802d5d7 	.word	0x0802d5d7
 802d40c:	0802d491 	.word	0x0802d491
 802d410:	0802d5d7 	.word	0x0802d5d7
 802d414:	0802d5d7 	.word	0x0802d5d7
 802d418:	0802d5d7 	.word	0x0802d5d7
 802d41c:	0802d4d3 	.word	0x0802d4d3
 802d420:	0802d5d7 	.word	0x0802d5d7
 802d424:	0802d5d7 	.word	0x0802d5d7
 802d428:	0802d5d7 	.word	0x0802d5d7
 802d42c:	0802d513 	.word	0x0802d513
 802d430:	0802d5d7 	.word	0x0802d5d7
 802d434:	0802d5d7 	.word	0x0802d5d7
 802d438:	0802d5d7 	.word	0x0802d5d7
 802d43c:	0802d555 	.word	0x0802d555
 802d440:	0802d5d7 	.word	0x0802d5d7
 802d444:	0802d5d7 	.word	0x0802d5d7
 802d448:	0802d5d7 	.word	0x0802d5d7
 802d44c:	0802d595 	.word	0x0802d595
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 802d450:	68fb      	ldr	r3, [r7, #12]
 802d452:	681b      	ldr	r3, [r3, #0]
 802d454:	68b9      	ldr	r1, [r7, #8]
 802d456:	4618      	mov	r0, r3
 802d458:	f000 f9f4 	bl	802d844 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 802d45c:	68fb      	ldr	r3, [r7, #12]
 802d45e:	681b      	ldr	r3, [r3, #0]
 802d460:	699a      	ldr	r2, [r3, #24]
 802d462:	68fb      	ldr	r3, [r7, #12]
 802d464:	681b      	ldr	r3, [r3, #0]
 802d466:	f042 0208 	orr.w	r2, r2, #8
 802d46a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 802d46c:	68fb      	ldr	r3, [r7, #12]
 802d46e:	681b      	ldr	r3, [r3, #0]
 802d470:	699a      	ldr	r2, [r3, #24]
 802d472:	68fb      	ldr	r3, [r7, #12]
 802d474:	681b      	ldr	r3, [r3, #0]
 802d476:	f022 0204 	bic.w	r2, r2, #4
 802d47a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 802d47c:	68fb      	ldr	r3, [r7, #12]
 802d47e:	681b      	ldr	r3, [r3, #0]
 802d480:	6999      	ldr	r1, [r3, #24]
 802d482:	68bb      	ldr	r3, [r7, #8]
 802d484:	691a      	ldr	r2, [r3, #16]
 802d486:	68fb      	ldr	r3, [r7, #12]
 802d488:	681b      	ldr	r3, [r3, #0]
 802d48a:	430a      	orrs	r2, r1
 802d48c:	619a      	str	r2, [r3, #24]
      break;
 802d48e:	e0a5      	b.n	802d5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 802d490:	68fb      	ldr	r3, [r7, #12]
 802d492:	681b      	ldr	r3, [r3, #0]
 802d494:	68b9      	ldr	r1, [r7, #8]
 802d496:	4618      	mov	r0, r3
 802d498:	f000 fa96 	bl	802d9c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 802d49c:	68fb      	ldr	r3, [r7, #12]
 802d49e:	681b      	ldr	r3, [r3, #0]
 802d4a0:	699a      	ldr	r2, [r3, #24]
 802d4a2:	68fb      	ldr	r3, [r7, #12]
 802d4a4:	681b      	ldr	r3, [r3, #0]
 802d4a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 802d4aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 802d4ac:	68fb      	ldr	r3, [r7, #12]
 802d4ae:	681b      	ldr	r3, [r3, #0]
 802d4b0:	699a      	ldr	r2, [r3, #24]
 802d4b2:	68fb      	ldr	r3, [r7, #12]
 802d4b4:	681b      	ldr	r3, [r3, #0]
 802d4b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 802d4ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 802d4bc:	68fb      	ldr	r3, [r7, #12]
 802d4be:	681b      	ldr	r3, [r3, #0]
 802d4c0:	6999      	ldr	r1, [r3, #24]
 802d4c2:	68bb      	ldr	r3, [r7, #8]
 802d4c4:	691b      	ldr	r3, [r3, #16]
 802d4c6:	021a      	lsls	r2, r3, #8
 802d4c8:	68fb      	ldr	r3, [r7, #12]
 802d4ca:	681b      	ldr	r3, [r3, #0]
 802d4cc:	430a      	orrs	r2, r1
 802d4ce:	619a      	str	r2, [r3, #24]
      break;
 802d4d0:	e084      	b.n	802d5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 802d4d2:	68fb      	ldr	r3, [r7, #12]
 802d4d4:	681b      	ldr	r3, [r3, #0]
 802d4d6:	68b9      	ldr	r1, [r7, #8]
 802d4d8:	4618      	mov	r0, r3
 802d4da:	f000 fb25 	bl	802db28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 802d4de:	68fb      	ldr	r3, [r7, #12]
 802d4e0:	681b      	ldr	r3, [r3, #0]
 802d4e2:	69da      	ldr	r2, [r3, #28]
 802d4e4:	68fb      	ldr	r3, [r7, #12]
 802d4e6:	681b      	ldr	r3, [r3, #0]
 802d4e8:	f042 0208 	orr.w	r2, r2, #8
 802d4ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 802d4ee:	68fb      	ldr	r3, [r7, #12]
 802d4f0:	681b      	ldr	r3, [r3, #0]
 802d4f2:	69da      	ldr	r2, [r3, #28]
 802d4f4:	68fb      	ldr	r3, [r7, #12]
 802d4f6:	681b      	ldr	r3, [r3, #0]
 802d4f8:	f022 0204 	bic.w	r2, r2, #4
 802d4fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 802d4fe:	68fb      	ldr	r3, [r7, #12]
 802d500:	681b      	ldr	r3, [r3, #0]
 802d502:	69d9      	ldr	r1, [r3, #28]
 802d504:	68bb      	ldr	r3, [r7, #8]
 802d506:	691a      	ldr	r2, [r3, #16]
 802d508:	68fb      	ldr	r3, [r7, #12]
 802d50a:	681b      	ldr	r3, [r3, #0]
 802d50c:	430a      	orrs	r2, r1
 802d50e:	61da      	str	r2, [r3, #28]
      break;
 802d510:	e064      	b.n	802d5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 802d512:	68fb      	ldr	r3, [r7, #12]
 802d514:	681b      	ldr	r3, [r3, #0]
 802d516:	68b9      	ldr	r1, [r7, #8]
 802d518:	4618      	mov	r0, r3
 802d51a:	f000 fbb3 	bl	802dc84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 802d51e:	68fb      	ldr	r3, [r7, #12]
 802d520:	681b      	ldr	r3, [r3, #0]
 802d522:	69da      	ldr	r2, [r3, #28]
 802d524:	68fb      	ldr	r3, [r7, #12]
 802d526:	681b      	ldr	r3, [r3, #0]
 802d528:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 802d52c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 802d52e:	68fb      	ldr	r3, [r7, #12]
 802d530:	681b      	ldr	r3, [r3, #0]
 802d532:	69da      	ldr	r2, [r3, #28]
 802d534:	68fb      	ldr	r3, [r7, #12]
 802d536:	681b      	ldr	r3, [r3, #0]
 802d538:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 802d53c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 802d53e:	68fb      	ldr	r3, [r7, #12]
 802d540:	681b      	ldr	r3, [r3, #0]
 802d542:	69d9      	ldr	r1, [r3, #28]
 802d544:	68bb      	ldr	r3, [r7, #8]
 802d546:	691b      	ldr	r3, [r3, #16]
 802d548:	021a      	lsls	r2, r3, #8
 802d54a:	68fb      	ldr	r3, [r7, #12]
 802d54c:	681b      	ldr	r3, [r3, #0]
 802d54e:	430a      	orrs	r2, r1
 802d550:	61da      	str	r2, [r3, #28]
      break;
 802d552:	e043      	b.n	802d5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 802d554:	68fb      	ldr	r3, [r7, #12]
 802d556:	681b      	ldr	r3, [r3, #0]
 802d558:	68b9      	ldr	r1, [r7, #8]
 802d55a:	4618      	mov	r0, r3
 802d55c:	f000 fc42 	bl	802dde4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 802d560:	68fb      	ldr	r3, [r7, #12]
 802d562:	681b      	ldr	r3, [r3, #0]
 802d564:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 802d566:	68fb      	ldr	r3, [r7, #12]
 802d568:	681b      	ldr	r3, [r3, #0]
 802d56a:	f042 0208 	orr.w	r2, r2, #8
 802d56e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 802d570:	68fb      	ldr	r3, [r7, #12]
 802d572:	681b      	ldr	r3, [r3, #0]
 802d574:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 802d576:	68fb      	ldr	r3, [r7, #12]
 802d578:	681b      	ldr	r3, [r3, #0]
 802d57a:	f022 0204 	bic.w	r2, r2, #4
 802d57e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 802d580:	68fb      	ldr	r3, [r7, #12]
 802d582:	681b      	ldr	r3, [r3, #0]
 802d584:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 802d586:	68bb      	ldr	r3, [r7, #8]
 802d588:	691a      	ldr	r2, [r3, #16]
 802d58a:	68fb      	ldr	r3, [r7, #12]
 802d58c:	681b      	ldr	r3, [r3, #0]
 802d58e:	430a      	orrs	r2, r1
 802d590:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 802d592:	e023      	b.n	802d5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 802d594:	68fb      	ldr	r3, [r7, #12]
 802d596:	681b      	ldr	r3, [r3, #0]
 802d598:	68b9      	ldr	r1, [r7, #8]
 802d59a:	4618      	mov	r0, r3
 802d59c:	f000 fca4 	bl	802dee8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 802d5a0:	68fb      	ldr	r3, [r7, #12]
 802d5a2:	681b      	ldr	r3, [r3, #0]
 802d5a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 802d5a6:	68fb      	ldr	r3, [r7, #12]
 802d5a8:	681b      	ldr	r3, [r3, #0]
 802d5aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 802d5ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 802d5b0:	68fb      	ldr	r3, [r7, #12]
 802d5b2:	681b      	ldr	r3, [r3, #0]
 802d5b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 802d5b6:	68fb      	ldr	r3, [r7, #12]
 802d5b8:	681b      	ldr	r3, [r3, #0]
 802d5ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 802d5be:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 802d5c0:	68fb      	ldr	r3, [r7, #12]
 802d5c2:	681b      	ldr	r3, [r3, #0]
 802d5c4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 802d5c6:	68bb      	ldr	r3, [r7, #8]
 802d5c8:	691b      	ldr	r3, [r3, #16]
 802d5ca:	021a      	lsls	r2, r3, #8
 802d5cc:	68fb      	ldr	r3, [r7, #12]
 802d5ce:	681b      	ldr	r3, [r3, #0]
 802d5d0:	430a      	orrs	r2, r1
 802d5d2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 802d5d4:	e002      	b.n	802d5dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 802d5d6:	2301      	movs	r3, #1
 802d5d8:	75fb      	strb	r3, [r7, #23]
      break;
 802d5da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 802d5dc:	68fb      	ldr	r3, [r7, #12]
 802d5de:	2200      	movs	r2, #0
 802d5e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 802d5e4:	7dfb      	ldrb	r3, [r7, #23]
}
 802d5e6:	4618      	mov	r0, r3
 802d5e8:	3718      	adds	r7, #24
 802d5ea:	46bd      	mov	sp, r7
 802d5ec:	bd80      	pop	{r7, pc}
 802d5ee:	bf00      	nop

0802d5f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 802d5f0:	b480      	push	{r7}
 802d5f2:	b085      	sub	sp, #20
 802d5f4:	af00      	add	r7, sp, #0
 802d5f6:	6078      	str	r0, [r7, #4]
 802d5f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 802d5fa:	687b      	ldr	r3, [r7, #4]
 802d5fc:	681b      	ldr	r3, [r3, #0]
 802d5fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 802d600:	687b      	ldr	r3, [r7, #4]
 802d602:	4a7a      	ldr	r2, [pc, #488]	@ (802d7ec <TIM_Base_SetConfig+0x1fc>)
 802d604:	4293      	cmp	r3, r2
 802d606:	d02b      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d608:	687b      	ldr	r3, [r7, #4]
 802d60a:	4a79      	ldr	r2, [pc, #484]	@ (802d7f0 <TIM_Base_SetConfig+0x200>)
 802d60c:	4293      	cmp	r3, r2
 802d60e:	d027      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d610:	687b      	ldr	r3, [r7, #4]
 802d612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802d616:	d023      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d618:	687b      	ldr	r3, [r7, #4]
 802d61a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802d61e:	d01f      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d620:	687b      	ldr	r3, [r7, #4]
 802d622:	4a74      	ldr	r2, [pc, #464]	@ (802d7f4 <TIM_Base_SetConfig+0x204>)
 802d624:	4293      	cmp	r3, r2
 802d626:	d01b      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d628:	687b      	ldr	r3, [r7, #4]
 802d62a:	4a73      	ldr	r2, [pc, #460]	@ (802d7f8 <TIM_Base_SetConfig+0x208>)
 802d62c:	4293      	cmp	r3, r2
 802d62e:	d017      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d630:	687b      	ldr	r3, [r7, #4]
 802d632:	4a72      	ldr	r2, [pc, #456]	@ (802d7fc <TIM_Base_SetConfig+0x20c>)
 802d634:	4293      	cmp	r3, r2
 802d636:	d013      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d638:	687b      	ldr	r3, [r7, #4]
 802d63a:	4a71      	ldr	r2, [pc, #452]	@ (802d800 <TIM_Base_SetConfig+0x210>)
 802d63c:	4293      	cmp	r3, r2
 802d63e:	d00f      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d640:	687b      	ldr	r3, [r7, #4]
 802d642:	4a70      	ldr	r2, [pc, #448]	@ (802d804 <TIM_Base_SetConfig+0x214>)
 802d644:	4293      	cmp	r3, r2
 802d646:	d00b      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d648:	687b      	ldr	r3, [r7, #4]
 802d64a:	4a6f      	ldr	r2, [pc, #444]	@ (802d808 <TIM_Base_SetConfig+0x218>)
 802d64c:	4293      	cmp	r3, r2
 802d64e:	d007      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d650:	687b      	ldr	r3, [r7, #4]
 802d652:	4a6e      	ldr	r2, [pc, #440]	@ (802d80c <TIM_Base_SetConfig+0x21c>)
 802d654:	4293      	cmp	r3, r2
 802d656:	d003      	beq.n	802d660 <TIM_Base_SetConfig+0x70>
 802d658:	687b      	ldr	r3, [r7, #4]
 802d65a:	4a6d      	ldr	r2, [pc, #436]	@ (802d810 <TIM_Base_SetConfig+0x220>)
 802d65c:	4293      	cmp	r3, r2
 802d65e:	d108      	bne.n	802d672 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 802d660:	68fb      	ldr	r3, [r7, #12]
 802d662:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802d666:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 802d668:	683b      	ldr	r3, [r7, #0]
 802d66a:	685b      	ldr	r3, [r3, #4]
 802d66c:	68fa      	ldr	r2, [r7, #12]
 802d66e:	4313      	orrs	r3, r2
 802d670:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 802d672:	687b      	ldr	r3, [r7, #4]
 802d674:	4a5d      	ldr	r2, [pc, #372]	@ (802d7ec <TIM_Base_SetConfig+0x1fc>)
 802d676:	4293      	cmp	r3, r2
 802d678:	d05b      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d67a:	687b      	ldr	r3, [r7, #4]
 802d67c:	4a5c      	ldr	r2, [pc, #368]	@ (802d7f0 <TIM_Base_SetConfig+0x200>)
 802d67e:	4293      	cmp	r3, r2
 802d680:	d057      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d682:	687b      	ldr	r3, [r7, #4]
 802d684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802d688:	d053      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d68a:	687b      	ldr	r3, [r7, #4]
 802d68c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802d690:	d04f      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d692:	687b      	ldr	r3, [r7, #4]
 802d694:	4a57      	ldr	r2, [pc, #348]	@ (802d7f4 <TIM_Base_SetConfig+0x204>)
 802d696:	4293      	cmp	r3, r2
 802d698:	d04b      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d69a:	687b      	ldr	r3, [r7, #4]
 802d69c:	4a56      	ldr	r2, [pc, #344]	@ (802d7f8 <TIM_Base_SetConfig+0x208>)
 802d69e:	4293      	cmp	r3, r2
 802d6a0:	d047      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6a2:	687b      	ldr	r3, [r7, #4]
 802d6a4:	4a55      	ldr	r2, [pc, #340]	@ (802d7fc <TIM_Base_SetConfig+0x20c>)
 802d6a6:	4293      	cmp	r3, r2
 802d6a8:	d043      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6aa:	687b      	ldr	r3, [r7, #4]
 802d6ac:	4a54      	ldr	r2, [pc, #336]	@ (802d800 <TIM_Base_SetConfig+0x210>)
 802d6ae:	4293      	cmp	r3, r2
 802d6b0:	d03f      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6b2:	687b      	ldr	r3, [r7, #4]
 802d6b4:	4a53      	ldr	r2, [pc, #332]	@ (802d804 <TIM_Base_SetConfig+0x214>)
 802d6b6:	4293      	cmp	r3, r2
 802d6b8:	d03b      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6ba:	687b      	ldr	r3, [r7, #4]
 802d6bc:	4a52      	ldr	r2, [pc, #328]	@ (802d808 <TIM_Base_SetConfig+0x218>)
 802d6be:	4293      	cmp	r3, r2
 802d6c0:	d037      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6c2:	687b      	ldr	r3, [r7, #4]
 802d6c4:	4a51      	ldr	r2, [pc, #324]	@ (802d80c <TIM_Base_SetConfig+0x21c>)
 802d6c6:	4293      	cmp	r3, r2
 802d6c8:	d033      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6ca:	687b      	ldr	r3, [r7, #4]
 802d6cc:	4a50      	ldr	r2, [pc, #320]	@ (802d810 <TIM_Base_SetConfig+0x220>)
 802d6ce:	4293      	cmp	r3, r2
 802d6d0:	d02f      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6d2:	687b      	ldr	r3, [r7, #4]
 802d6d4:	4a4f      	ldr	r2, [pc, #316]	@ (802d814 <TIM_Base_SetConfig+0x224>)
 802d6d6:	4293      	cmp	r3, r2
 802d6d8:	d02b      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6da:	687b      	ldr	r3, [r7, #4]
 802d6dc:	4a4e      	ldr	r2, [pc, #312]	@ (802d818 <TIM_Base_SetConfig+0x228>)
 802d6de:	4293      	cmp	r3, r2
 802d6e0:	d027      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6e2:	687b      	ldr	r3, [r7, #4]
 802d6e4:	4a4d      	ldr	r2, [pc, #308]	@ (802d81c <TIM_Base_SetConfig+0x22c>)
 802d6e6:	4293      	cmp	r3, r2
 802d6e8:	d023      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6ea:	687b      	ldr	r3, [r7, #4]
 802d6ec:	4a4c      	ldr	r2, [pc, #304]	@ (802d820 <TIM_Base_SetConfig+0x230>)
 802d6ee:	4293      	cmp	r3, r2
 802d6f0:	d01f      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6f2:	687b      	ldr	r3, [r7, #4]
 802d6f4:	4a4b      	ldr	r2, [pc, #300]	@ (802d824 <TIM_Base_SetConfig+0x234>)
 802d6f6:	4293      	cmp	r3, r2
 802d6f8:	d01b      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d6fa:	687b      	ldr	r3, [r7, #4]
 802d6fc:	4a4a      	ldr	r2, [pc, #296]	@ (802d828 <TIM_Base_SetConfig+0x238>)
 802d6fe:	4293      	cmp	r3, r2
 802d700:	d017      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d702:	687b      	ldr	r3, [r7, #4]
 802d704:	4a49      	ldr	r2, [pc, #292]	@ (802d82c <TIM_Base_SetConfig+0x23c>)
 802d706:	4293      	cmp	r3, r2
 802d708:	d013      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d70a:	687b      	ldr	r3, [r7, #4]
 802d70c:	4a48      	ldr	r2, [pc, #288]	@ (802d830 <TIM_Base_SetConfig+0x240>)
 802d70e:	4293      	cmp	r3, r2
 802d710:	d00f      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d712:	687b      	ldr	r3, [r7, #4]
 802d714:	4a47      	ldr	r2, [pc, #284]	@ (802d834 <TIM_Base_SetConfig+0x244>)
 802d716:	4293      	cmp	r3, r2
 802d718:	d00b      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d71a:	687b      	ldr	r3, [r7, #4]
 802d71c:	4a46      	ldr	r2, [pc, #280]	@ (802d838 <TIM_Base_SetConfig+0x248>)
 802d71e:	4293      	cmp	r3, r2
 802d720:	d007      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d722:	687b      	ldr	r3, [r7, #4]
 802d724:	4a45      	ldr	r2, [pc, #276]	@ (802d83c <TIM_Base_SetConfig+0x24c>)
 802d726:	4293      	cmp	r3, r2
 802d728:	d003      	beq.n	802d732 <TIM_Base_SetConfig+0x142>
 802d72a:	687b      	ldr	r3, [r7, #4]
 802d72c:	4a44      	ldr	r2, [pc, #272]	@ (802d840 <TIM_Base_SetConfig+0x250>)
 802d72e:	4293      	cmp	r3, r2
 802d730:	d108      	bne.n	802d744 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 802d732:	68fb      	ldr	r3, [r7, #12]
 802d734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802d738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 802d73a:	683b      	ldr	r3, [r7, #0]
 802d73c:	68db      	ldr	r3, [r3, #12]
 802d73e:	68fa      	ldr	r2, [r7, #12]
 802d740:	4313      	orrs	r3, r2
 802d742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 802d744:	68fb      	ldr	r3, [r7, #12]
 802d746:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 802d74a:	683b      	ldr	r3, [r7, #0]
 802d74c:	695b      	ldr	r3, [r3, #20]
 802d74e:	4313      	orrs	r3, r2
 802d750:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 802d752:	687b      	ldr	r3, [r7, #4]
 802d754:	68fa      	ldr	r2, [r7, #12]
 802d756:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 802d758:	683b      	ldr	r3, [r7, #0]
 802d75a:	689a      	ldr	r2, [r3, #8]
 802d75c:	687b      	ldr	r3, [r7, #4]
 802d75e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 802d760:	683b      	ldr	r3, [r7, #0]
 802d762:	681a      	ldr	r2, [r3, #0]
 802d764:	687b      	ldr	r3, [r7, #4]
 802d766:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 802d768:	687b      	ldr	r3, [r7, #4]
 802d76a:	4a20      	ldr	r2, [pc, #128]	@ (802d7ec <TIM_Base_SetConfig+0x1fc>)
 802d76c:	4293      	cmp	r3, r2
 802d76e:	d023      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d770:	687b      	ldr	r3, [r7, #4]
 802d772:	4a1f      	ldr	r2, [pc, #124]	@ (802d7f0 <TIM_Base_SetConfig+0x200>)
 802d774:	4293      	cmp	r3, r2
 802d776:	d01f      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d778:	687b      	ldr	r3, [r7, #4]
 802d77a:	4a24      	ldr	r2, [pc, #144]	@ (802d80c <TIM_Base_SetConfig+0x21c>)
 802d77c:	4293      	cmp	r3, r2
 802d77e:	d01b      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d780:	687b      	ldr	r3, [r7, #4]
 802d782:	4a23      	ldr	r2, [pc, #140]	@ (802d810 <TIM_Base_SetConfig+0x220>)
 802d784:	4293      	cmp	r3, r2
 802d786:	d017      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d788:	687b      	ldr	r3, [r7, #4]
 802d78a:	4a28      	ldr	r2, [pc, #160]	@ (802d82c <TIM_Base_SetConfig+0x23c>)
 802d78c:	4293      	cmp	r3, r2
 802d78e:	d013      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d790:	687b      	ldr	r3, [r7, #4]
 802d792:	4a27      	ldr	r2, [pc, #156]	@ (802d830 <TIM_Base_SetConfig+0x240>)
 802d794:	4293      	cmp	r3, r2
 802d796:	d00f      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d798:	687b      	ldr	r3, [r7, #4]
 802d79a:	4a26      	ldr	r2, [pc, #152]	@ (802d834 <TIM_Base_SetConfig+0x244>)
 802d79c:	4293      	cmp	r3, r2
 802d79e:	d00b      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d7a0:	687b      	ldr	r3, [r7, #4]
 802d7a2:	4a25      	ldr	r2, [pc, #148]	@ (802d838 <TIM_Base_SetConfig+0x248>)
 802d7a4:	4293      	cmp	r3, r2
 802d7a6:	d007      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d7a8:	687b      	ldr	r3, [r7, #4]
 802d7aa:	4a24      	ldr	r2, [pc, #144]	@ (802d83c <TIM_Base_SetConfig+0x24c>)
 802d7ac:	4293      	cmp	r3, r2
 802d7ae:	d003      	beq.n	802d7b8 <TIM_Base_SetConfig+0x1c8>
 802d7b0:	687b      	ldr	r3, [r7, #4]
 802d7b2:	4a23      	ldr	r2, [pc, #140]	@ (802d840 <TIM_Base_SetConfig+0x250>)
 802d7b4:	4293      	cmp	r3, r2
 802d7b6:	d103      	bne.n	802d7c0 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 802d7b8:	683b      	ldr	r3, [r7, #0]
 802d7ba:	691a      	ldr	r2, [r3, #16]
 802d7bc:	687b      	ldr	r3, [r7, #4]
 802d7be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 802d7c0:	687b      	ldr	r3, [r7, #4]
 802d7c2:	2201      	movs	r2, #1
 802d7c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 802d7c6:	687b      	ldr	r3, [r7, #4]
 802d7c8:	691b      	ldr	r3, [r3, #16]
 802d7ca:	f003 0301 	and.w	r3, r3, #1
 802d7ce:	2b01      	cmp	r3, #1
 802d7d0:	d105      	bne.n	802d7de <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 802d7d2:	687b      	ldr	r3, [r7, #4]
 802d7d4:	691b      	ldr	r3, [r3, #16]
 802d7d6:	f023 0201 	bic.w	r2, r3, #1
 802d7da:	687b      	ldr	r3, [r7, #4]
 802d7dc:	611a      	str	r2, [r3, #16]
  }
}
 802d7de:	bf00      	nop
 802d7e0:	3714      	adds	r7, #20
 802d7e2:	46bd      	mov	sp, r7
 802d7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d7e8:	4770      	bx	lr
 802d7ea:	bf00      	nop
 802d7ec:	40012c00 	.word	0x40012c00
 802d7f0:	50012c00 	.word	0x50012c00
 802d7f4:	40000400 	.word	0x40000400
 802d7f8:	50000400 	.word	0x50000400
 802d7fc:	40000800 	.word	0x40000800
 802d800:	50000800 	.word	0x50000800
 802d804:	40000c00 	.word	0x40000c00
 802d808:	50000c00 	.word	0x50000c00
 802d80c:	40013400 	.word	0x40013400
 802d810:	50013400 	.word	0x50013400
 802d814:	40001800 	.word	0x40001800
 802d818:	50001800 	.word	0x50001800
 802d81c:	40001c00 	.word	0x40001c00
 802d820:	50001c00 	.word	0x50001c00
 802d824:	40002000 	.word	0x40002000
 802d828:	50002000 	.word	0x50002000
 802d82c:	40014000 	.word	0x40014000
 802d830:	50014000 	.word	0x50014000
 802d834:	40014400 	.word	0x40014400
 802d838:	50014400 	.word	0x50014400
 802d83c:	40014800 	.word	0x40014800
 802d840:	50014800 	.word	0x50014800

0802d844 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802d844:	b480      	push	{r7}
 802d846:	b087      	sub	sp, #28
 802d848:	af00      	add	r7, sp, #0
 802d84a:	6078      	str	r0, [r7, #4]
 802d84c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802d84e:	687b      	ldr	r3, [r7, #4]
 802d850:	6a1b      	ldr	r3, [r3, #32]
 802d852:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 802d854:	687b      	ldr	r3, [r7, #4]
 802d856:	6a1b      	ldr	r3, [r3, #32]
 802d858:	f023 0201 	bic.w	r2, r3, #1
 802d85c:	687b      	ldr	r3, [r7, #4]
 802d85e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802d860:	687b      	ldr	r3, [r7, #4]
 802d862:	685b      	ldr	r3, [r3, #4]
 802d864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802d866:	687b      	ldr	r3, [r7, #4]
 802d868:	699b      	ldr	r3, [r3, #24]
 802d86a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 802d86c:	68fb      	ldr	r3, [r7, #12]
 802d86e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 802d872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802d876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 802d878:	68fb      	ldr	r3, [r7, #12]
 802d87a:	f023 0303 	bic.w	r3, r3, #3
 802d87e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 802d880:	683b      	ldr	r3, [r7, #0]
 802d882:	681b      	ldr	r3, [r3, #0]
 802d884:	68fa      	ldr	r2, [r7, #12]
 802d886:	4313      	orrs	r3, r2
 802d888:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 802d88a:	697b      	ldr	r3, [r7, #20]
 802d88c:	f023 0302 	bic.w	r3, r3, #2
 802d890:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 802d892:	683b      	ldr	r3, [r7, #0]
 802d894:	689b      	ldr	r3, [r3, #8]
 802d896:	697a      	ldr	r2, [r7, #20]
 802d898:	4313      	orrs	r3, r2
 802d89a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 802d89c:	687b      	ldr	r3, [r7, #4]
 802d89e:	4a40      	ldr	r2, [pc, #256]	@ (802d9a0 <TIM_OC1_SetConfig+0x15c>)
 802d8a0:	4293      	cmp	r3, r2
 802d8a2:	d023      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8a4:	687b      	ldr	r3, [r7, #4]
 802d8a6:	4a3f      	ldr	r2, [pc, #252]	@ (802d9a4 <TIM_OC1_SetConfig+0x160>)
 802d8a8:	4293      	cmp	r3, r2
 802d8aa:	d01f      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8ac:	687b      	ldr	r3, [r7, #4]
 802d8ae:	4a3e      	ldr	r2, [pc, #248]	@ (802d9a8 <TIM_OC1_SetConfig+0x164>)
 802d8b0:	4293      	cmp	r3, r2
 802d8b2:	d01b      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8b4:	687b      	ldr	r3, [r7, #4]
 802d8b6:	4a3d      	ldr	r2, [pc, #244]	@ (802d9ac <TIM_OC1_SetConfig+0x168>)
 802d8b8:	4293      	cmp	r3, r2
 802d8ba:	d017      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8bc:	687b      	ldr	r3, [r7, #4]
 802d8be:	4a3c      	ldr	r2, [pc, #240]	@ (802d9b0 <TIM_OC1_SetConfig+0x16c>)
 802d8c0:	4293      	cmp	r3, r2
 802d8c2:	d013      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8c4:	687b      	ldr	r3, [r7, #4]
 802d8c6:	4a3b      	ldr	r2, [pc, #236]	@ (802d9b4 <TIM_OC1_SetConfig+0x170>)
 802d8c8:	4293      	cmp	r3, r2
 802d8ca:	d00f      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8cc:	687b      	ldr	r3, [r7, #4]
 802d8ce:	4a3a      	ldr	r2, [pc, #232]	@ (802d9b8 <TIM_OC1_SetConfig+0x174>)
 802d8d0:	4293      	cmp	r3, r2
 802d8d2:	d00b      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8d4:	687b      	ldr	r3, [r7, #4]
 802d8d6:	4a39      	ldr	r2, [pc, #228]	@ (802d9bc <TIM_OC1_SetConfig+0x178>)
 802d8d8:	4293      	cmp	r3, r2
 802d8da:	d007      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8dc:	687b      	ldr	r3, [r7, #4]
 802d8de:	4a38      	ldr	r2, [pc, #224]	@ (802d9c0 <TIM_OC1_SetConfig+0x17c>)
 802d8e0:	4293      	cmp	r3, r2
 802d8e2:	d003      	beq.n	802d8ec <TIM_OC1_SetConfig+0xa8>
 802d8e4:	687b      	ldr	r3, [r7, #4]
 802d8e6:	4a37      	ldr	r2, [pc, #220]	@ (802d9c4 <TIM_OC1_SetConfig+0x180>)
 802d8e8:	4293      	cmp	r3, r2
 802d8ea:	d10c      	bne.n	802d906 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 802d8ec:	697b      	ldr	r3, [r7, #20]
 802d8ee:	f023 0308 	bic.w	r3, r3, #8
 802d8f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 802d8f4:	683b      	ldr	r3, [r7, #0]
 802d8f6:	68db      	ldr	r3, [r3, #12]
 802d8f8:	697a      	ldr	r2, [r7, #20]
 802d8fa:	4313      	orrs	r3, r2
 802d8fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 802d8fe:	697b      	ldr	r3, [r7, #20]
 802d900:	f023 0304 	bic.w	r3, r3, #4
 802d904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802d906:	687b      	ldr	r3, [r7, #4]
 802d908:	4a25      	ldr	r2, [pc, #148]	@ (802d9a0 <TIM_OC1_SetConfig+0x15c>)
 802d90a:	4293      	cmp	r3, r2
 802d90c:	d023      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d90e:	687b      	ldr	r3, [r7, #4]
 802d910:	4a24      	ldr	r2, [pc, #144]	@ (802d9a4 <TIM_OC1_SetConfig+0x160>)
 802d912:	4293      	cmp	r3, r2
 802d914:	d01f      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d916:	687b      	ldr	r3, [r7, #4]
 802d918:	4a23      	ldr	r2, [pc, #140]	@ (802d9a8 <TIM_OC1_SetConfig+0x164>)
 802d91a:	4293      	cmp	r3, r2
 802d91c:	d01b      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d91e:	687b      	ldr	r3, [r7, #4]
 802d920:	4a22      	ldr	r2, [pc, #136]	@ (802d9ac <TIM_OC1_SetConfig+0x168>)
 802d922:	4293      	cmp	r3, r2
 802d924:	d017      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d926:	687b      	ldr	r3, [r7, #4]
 802d928:	4a21      	ldr	r2, [pc, #132]	@ (802d9b0 <TIM_OC1_SetConfig+0x16c>)
 802d92a:	4293      	cmp	r3, r2
 802d92c:	d013      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d92e:	687b      	ldr	r3, [r7, #4]
 802d930:	4a20      	ldr	r2, [pc, #128]	@ (802d9b4 <TIM_OC1_SetConfig+0x170>)
 802d932:	4293      	cmp	r3, r2
 802d934:	d00f      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d936:	687b      	ldr	r3, [r7, #4]
 802d938:	4a1f      	ldr	r2, [pc, #124]	@ (802d9b8 <TIM_OC1_SetConfig+0x174>)
 802d93a:	4293      	cmp	r3, r2
 802d93c:	d00b      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d93e:	687b      	ldr	r3, [r7, #4]
 802d940:	4a1e      	ldr	r2, [pc, #120]	@ (802d9bc <TIM_OC1_SetConfig+0x178>)
 802d942:	4293      	cmp	r3, r2
 802d944:	d007      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d946:	687b      	ldr	r3, [r7, #4]
 802d948:	4a1d      	ldr	r2, [pc, #116]	@ (802d9c0 <TIM_OC1_SetConfig+0x17c>)
 802d94a:	4293      	cmp	r3, r2
 802d94c:	d003      	beq.n	802d956 <TIM_OC1_SetConfig+0x112>
 802d94e:	687b      	ldr	r3, [r7, #4]
 802d950:	4a1c      	ldr	r2, [pc, #112]	@ (802d9c4 <TIM_OC1_SetConfig+0x180>)
 802d952:	4293      	cmp	r3, r2
 802d954:	d111      	bne.n	802d97a <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 802d956:	693b      	ldr	r3, [r7, #16]
 802d958:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 802d95c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 802d95e:	693b      	ldr	r3, [r7, #16]
 802d960:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 802d964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 802d966:	683b      	ldr	r3, [r7, #0]
 802d968:	695b      	ldr	r3, [r3, #20]
 802d96a:	693a      	ldr	r2, [r7, #16]
 802d96c:	4313      	orrs	r3, r2
 802d96e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 802d970:	683b      	ldr	r3, [r7, #0]
 802d972:	699b      	ldr	r3, [r3, #24]
 802d974:	693a      	ldr	r2, [r7, #16]
 802d976:	4313      	orrs	r3, r2
 802d978:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802d97a:	687b      	ldr	r3, [r7, #4]
 802d97c:	693a      	ldr	r2, [r7, #16]
 802d97e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802d980:	687b      	ldr	r3, [r7, #4]
 802d982:	68fa      	ldr	r2, [r7, #12]
 802d984:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 802d986:	683b      	ldr	r3, [r7, #0]
 802d988:	685a      	ldr	r2, [r3, #4]
 802d98a:	687b      	ldr	r3, [r7, #4]
 802d98c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802d98e:	687b      	ldr	r3, [r7, #4]
 802d990:	697a      	ldr	r2, [r7, #20]
 802d992:	621a      	str	r2, [r3, #32]
}
 802d994:	bf00      	nop
 802d996:	371c      	adds	r7, #28
 802d998:	46bd      	mov	sp, r7
 802d99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802d99e:	4770      	bx	lr
 802d9a0:	40012c00 	.word	0x40012c00
 802d9a4:	50012c00 	.word	0x50012c00
 802d9a8:	40013400 	.word	0x40013400
 802d9ac:	50013400 	.word	0x50013400
 802d9b0:	40014000 	.word	0x40014000
 802d9b4:	50014000 	.word	0x50014000
 802d9b8:	40014400 	.word	0x40014400
 802d9bc:	50014400 	.word	0x50014400
 802d9c0:	40014800 	.word	0x40014800
 802d9c4:	50014800 	.word	0x50014800

0802d9c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802d9c8:	b480      	push	{r7}
 802d9ca:	b087      	sub	sp, #28
 802d9cc:	af00      	add	r7, sp, #0
 802d9ce:	6078      	str	r0, [r7, #4]
 802d9d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802d9d2:	687b      	ldr	r3, [r7, #4]
 802d9d4:	6a1b      	ldr	r3, [r3, #32]
 802d9d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 802d9d8:	687b      	ldr	r3, [r7, #4]
 802d9da:	6a1b      	ldr	r3, [r3, #32]
 802d9dc:	f023 0210 	bic.w	r2, r3, #16
 802d9e0:	687b      	ldr	r3, [r7, #4]
 802d9e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802d9e4:	687b      	ldr	r3, [r7, #4]
 802d9e6:	685b      	ldr	r3, [r3, #4]
 802d9e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802d9ea:	687b      	ldr	r3, [r7, #4]
 802d9ec:	699b      	ldr	r3, [r3, #24]
 802d9ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 802d9f0:	68fb      	ldr	r3, [r7, #12]
 802d9f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 802d9f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 802d9fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 802d9fc:	68fb      	ldr	r3, [r7, #12]
 802d9fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802da02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802da04:	683b      	ldr	r3, [r7, #0]
 802da06:	681b      	ldr	r3, [r3, #0]
 802da08:	021b      	lsls	r3, r3, #8
 802da0a:	68fa      	ldr	r2, [r7, #12]
 802da0c:	4313      	orrs	r3, r2
 802da0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 802da10:	697b      	ldr	r3, [r7, #20]
 802da12:	f023 0320 	bic.w	r3, r3, #32
 802da16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 802da18:	683b      	ldr	r3, [r7, #0]
 802da1a:	689b      	ldr	r3, [r3, #8]
 802da1c:	011b      	lsls	r3, r3, #4
 802da1e:	697a      	ldr	r2, [r7, #20]
 802da20:	4313      	orrs	r3, r2
 802da22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 802da24:	687b      	ldr	r3, [r7, #4]
 802da26:	4a36      	ldr	r2, [pc, #216]	@ (802db00 <TIM_OC2_SetConfig+0x138>)
 802da28:	4293      	cmp	r3, r2
 802da2a:	d00b      	beq.n	802da44 <TIM_OC2_SetConfig+0x7c>
 802da2c:	687b      	ldr	r3, [r7, #4]
 802da2e:	4a35      	ldr	r2, [pc, #212]	@ (802db04 <TIM_OC2_SetConfig+0x13c>)
 802da30:	4293      	cmp	r3, r2
 802da32:	d007      	beq.n	802da44 <TIM_OC2_SetConfig+0x7c>
 802da34:	687b      	ldr	r3, [r7, #4]
 802da36:	4a34      	ldr	r2, [pc, #208]	@ (802db08 <TIM_OC2_SetConfig+0x140>)
 802da38:	4293      	cmp	r3, r2
 802da3a:	d003      	beq.n	802da44 <TIM_OC2_SetConfig+0x7c>
 802da3c:	687b      	ldr	r3, [r7, #4]
 802da3e:	4a33      	ldr	r2, [pc, #204]	@ (802db0c <TIM_OC2_SetConfig+0x144>)
 802da40:	4293      	cmp	r3, r2
 802da42:	d10d      	bne.n	802da60 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 802da44:	697b      	ldr	r3, [r7, #20]
 802da46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 802da4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 802da4c:	683b      	ldr	r3, [r7, #0]
 802da4e:	68db      	ldr	r3, [r3, #12]
 802da50:	011b      	lsls	r3, r3, #4
 802da52:	697a      	ldr	r2, [r7, #20]
 802da54:	4313      	orrs	r3, r2
 802da56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 802da58:	697b      	ldr	r3, [r7, #20]
 802da5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 802da5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802da60:	687b      	ldr	r3, [r7, #4]
 802da62:	4a27      	ldr	r2, [pc, #156]	@ (802db00 <TIM_OC2_SetConfig+0x138>)
 802da64:	4293      	cmp	r3, r2
 802da66:	d023      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802da68:	687b      	ldr	r3, [r7, #4]
 802da6a:	4a26      	ldr	r2, [pc, #152]	@ (802db04 <TIM_OC2_SetConfig+0x13c>)
 802da6c:	4293      	cmp	r3, r2
 802da6e:	d01f      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802da70:	687b      	ldr	r3, [r7, #4]
 802da72:	4a25      	ldr	r2, [pc, #148]	@ (802db08 <TIM_OC2_SetConfig+0x140>)
 802da74:	4293      	cmp	r3, r2
 802da76:	d01b      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802da78:	687b      	ldr	r3, [r7, #4]
 802da7a:	4a24      	ldr	r2, [pc, #144]	@ (802db0c <TIM_OC2_SetConfig+0x144>)
 802da7c:	4293      	cmp	r3, r2
 802da7e:	d017      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802da80:	687b      	ldr	r3, [r7, #4]
 802da82:	4a23      	ldr	r2, [pc, #140]	@ (802db10 <TIM_OC2_SetConfig+0x148>)
 802da84:	4293      	cmp	r3, r2
 802da86:	d013      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802da88:	687b      	ldr	r3, [r7, #4]
 802da8a:	4a22      	ldr	r2, [pc, #136]	@ (802db14 <TIM_OC2_SetConfig+0x14c>)
 802da8c:	4293      	cmp	r3, r2
 802da8e:	d00f      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802da90:	687b      	ldr	r3, [r7, #4]
 802da92:	4a21      	ldr	r2, [pc, #132]	@ (802db18 <TIM_OC2_SetConfig+0x150>)
 802da94:	4293      	cmp	r3, r2
 802da96:	d00b      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802da98:	687b      	ldr	r3, [r7, #4]
 802da9a:	4a20      	ldr	r2, [pc, #128]	@ (802db1c <TIM_OC2_SetConfig+0x154>)
 802da9c:	4293      	cmp	r3, r2
 802da9e:	d007      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802daa0:	687b      	ldr	r3, [r7, #4]
 802daa2:	4a1f      	ldr	r2, [pc, #124]	@ (802db20 <TIM_OC2_SetConfig+0x158>)
 802daa4:	4293      	cmp	r3, r2
 802daa6:	d003      	beq.n	802dab0 <TIM_OC2_SetConfig+0xe8>
 802daa8:	687b      	ldr	r3, [r7, #4]
 802daaa:	4a1e      	ldr	r2, [pc, #120]	@ (802db24 <TIM_OC2_SetConfig+0x15c>)
 802daac:	4293      	cmp	r3, r2
 802daae:	d113      	bne.n	802dad8 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 802dab0:	693b      	ldr	r3, [r7, #16]
 802dab2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 802dab6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 802dab8:	693b      	ldr	r3, [r7, #16]
 802daba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 802dabe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 802dac0:	683b      	ldr	r3, [r7, #0]
 802dac2:	695b      	ldr	r3, [r3, #20]
 802dac4:	009b      	lsls	r3, r3, #2
 802dac6:	693a      	ldr	r2, [r7, #16]
 802dac8:	4313      	orrs	r3, r2
 802daca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 802dacc:	683b      	ldr	r3, [r7, #0]
 802dace:	699b      	ldr	r3, [r3, #24]
 802dad0:	009b      	lsls	r3, r3, #2
 802dad2:	693a      	ldr	r2, [r7, #16]
 802dad4:	4313      	orrs	r3, r2
 802dad6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802dad8:	687b      	ldr	r3, [r7, #4]
 802dada:	693a      	ldr	r2, [r7, #16]
 802dadc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 802dade:	687b      	ldr	r3, [r7, #4]
 802dae0:	68fa      	ldr	r2, [r7, #12]
 802dae2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 802dae4:	683b      	ldr	r3, [r7, #0]
 802dae6:	685a      	ldr	r2, [r3, #4]
 802dae8:	687b      	ldr	r3, [r7, #4]
 802daea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802daec:	687b      	ldr	r3, [r7, #4]
 802daee:	697a      	ldr	r2, [r7, #20]
 802daf0:	621a      	str	r2, [r3, #32]
}
 802daf2:	bf00      	nop
 802daf4:	371c      	adds	r7, #28
 802daf6:	46bd      	mov	sp, r7
 802daf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dafc:	4770      	bx	lr
 802dafe:	bf00      	nop
 802db00:	40012c00 	.word	0x40012c00
 802db04:	50012c00 	.word	0x50012c00
 802db08:	40013400 	.word	0x40013400
 802db0c:	50013400 	.word	0x50013400
 802db10:	40014000 	.word	0x40014000
 802db14:	50014000 	.word	0x50014000
 802db18:	40014400 	.word	0x40014400
 802db1c:	50014400 	.word	0x50014400
 802db20:	40014800 	.word	0x40014800
 802db24:	50014800 	.word	0x50014800

0802db28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802db28:	b480      	push	{r7}
 802db2a:	b087      	sub	sp, #28
 802db2c:	af00      	add	r7, sp, #0
 802db2e:	6078      	str	r0, [r7, #4]
 802db30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802db32:	687b      	ldr	r3, [r7, #4]
 802db34:	6a1b      	ldr	r3, [r3, #32]
 802db36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 802db38:	687b      	ldr	r3, [r7, #4]
 802db3a:	6a1b      	ldr	r3, [r3, #32]
 802db3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 802db40:	687b      	ldr	r3, [r7, #4]
 802db42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802db44:	687b      	ldr	r3, [r7, #4]
 802db46:	685b      	ldr	r3, [r3, #4]
 802db48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802db4a:	687b      	ldr	r3, [r7, #4]
 802db4c:	69db      	ldr	r3, [r3, #28]
 802db4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 802db50:	68fb      	ldr	r3, [r7, #12]
 802db52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 802db56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802db5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 802db5c:	68fb      	ldr	r3, [r7, #12]
 802db5e:	f023 0303 	bic.w	r3, r3, #3
 802db62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 802db64:	683b      	ldr	r3, [r7, #0]
 802db66:	681b      	ldr	r3, [r3, #0]
 802db68:	68fa      	ldr	r2, [r7, #12]
 802db6a:	4313      	orrs	r3, r2
 802db6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 802db6e:	697b      	ldr	r3, [r7, #20]
 802db70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 802db74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 802db76:	683b      	ldr	r3, [r7, #0]
 802db78:	689b      	ldr	r3, [r3, #8]
 802db7a:	021b      	lsls	r3, r3, #8
 802db7c:	697a      	ldr	r2, [r7, #20]
 802db7e:	4313      	orrs	r3, r2
 802db80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 802db82:	687b      	ldr	r3, [r7, #4]
 802db84:	4a35      	ldr	r2, [pc, #212]	@ (802dc5c <TIM_OC3_SetConfig+0x134>)
 802db86:	4293      	cmp	r3, r2
 802db88:	d00b      	beq.n	802dba2 <TIM_OC3_SetConfig+0x7a>
 802db8a:	687b      	ldr	r3, [r7, #4]
 802db8c:	4a34      	ldr	r2, [pc, #208]	@ (802dc60 <TIM_OC3_SetConfig+0x138>)
 802db8e:	4293      	cmp	r3, r2
 802db90:	d007      	beq.n	802dba2 <TIM_OC3_SetConfig+0x7a>
 802db92:	687b      	ldr	r3, [r7, #4]
 802db94:	4a33      	ldr	r2, [pc, #204]	@ (802dc64 <TIM_OC3_SetConfig+0x13c>)
 802db96:	4293      	cmp	r3, r2
 802db98:	d003      	beq.n	802dba2 <TIM_OC3_SetConfig+0x7a>
 802db9a:	687b      	ldr	r3, [r7, #4]
 802db9c:	4a32      	ldr	r2, [pc, #200]	@ (802dc68 <TIM_OC3_SetConfig+0x140>)
 802db9e:	4293      	cmp	r3, r2
 802dba0:	d10d      	bne.n	802dbbe <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 802dba2:	697b      	ldr	r3, [r7, #20]
 802dba4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 802dba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 802dbaa:	683b      	ldr	r3, [r7, #0]
 802dbac:	68db      	ldr	r3, [r3, #12]
 802dbae:	021b      	lsls	r3, r3, #8
 802dbb0:	697a      	ldr	r2, [r7, #20]
 802dbb2:	4313      	orrs	r3, r2
 802dbb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 802dbb6:	697b      	ldr	r3, [r7, #20]
 802dbb8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 802dbbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802dbbe:	687b      	ldr	r3, [r7, #4]
 802dbc0:	4a26      	ldr	r2, [pc, #152]	@ (802dc5c <TIM_OC3_SetConfig+0x134>)
 802dbc2:	4293      	cmp	r3, r2
 802dbc4:	d023      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dbc6:	687b      	ldr	r3, [r7, #4]
 802dbc8:	4a25      	ldr	r2, [pc, #148]	@ (802dc60 <TIM_OC3_SetConfig+0x138>)
 802dbca:	4293      	cmp	r3, r2
 802dbcc:	d01f      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dbce:	687b      	ldr	r3, [r7, #4]
 802dbd0:	4a24      	ldr	r2, [pc, #144]	@ (802dc64 <TIM_OC3_SetConfig+0x13c>)
 802dbd2:	4293      	cmp	r3, r2
 802dbd4:	d01b      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dbd6:	687b      	ldr	r3, [r7, #4]
 802dbd8:	4a23      	ldr	r2, [pc, #140]	@ (802dc68 <TIM_OC3_SetConfig+0x140>)
 802dbda:	4293      	cmp	r3, r2
 802dbdc:	d017      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dbde:	687b      	ldr	r3, [r7, #4]
 802dbe0:	4a22      	ldr	r2, [pc, #136]	@ (802dc6c <TIM_OC3_SetConfig+0x144>)
 802dbe2:	4293      	cmp	r3, r2
 802dbe4:	d013      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dbe6:	687b      	ldr	r3, [r7, #4]
 802dbe8:	4a21      	ldr	r2, [pc, #132]	@ (802dc70 <TIM_OC3_SetConfig+0x148>)
 802dbea:	4293      	cmp	r3, r2
 802dbec:	d00f      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dbee:	687b      	ldr	r3, [r7, #4]
 802dbf0:	4a20      	ldr	r2, [pc, #128]	@ (802dc74 <TIM_OC3_SetConfig+0x14c>)
 802dbf2:	4293      	cmp	r3, r2
 802dbf4:	d00b      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dbf6:	687b      	ldr	r3, [r7, #4]
 802dbf8:	4a1f      	ldr	r2, [pc, #124]	@ (802dc78 <TIM_OC3_SetConfig+0x150>)
 802dbfa:	4293      	cmp	r3, r2
 802dbfc:	d007      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dbfe:	687b      	ldr	r3, [r7, #4]
 802dc00:	4a1e      	ldr	r2, [pc, #120]	@ (802dc7c <TIM_OC3_SetConfig+0x154>)
 802dc02:	4293      	cmp	r3, r2
 802dc04:	d003      	beq.n	802dc0e <TIM_OC3_SetConfig+0xe6>
 802dc06:	687b      	ldr	r3, [r7, #4]
 802dc08:	4a1d      	ldr	r2, [pc, #116]	@ (802dc80 <TIM_OC3_SetConfig+0x158>)
 802dc0a:	4293      	cmp	r3, r2
 802dc0c:	d113      	bne.n	802dc36 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 802dc0e:	693b      	ldr	r3, [r7, #16]
 802dc10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 802dc14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 802dc16:	693b      	ldr	r3, [r7, #16]
 802dc18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 802dc1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 802dc1e:	683b      	ldr	r3, [r7, #0]
 802dc20:	695b      	ldr	r3, [r3, #20]
 802dc22:	011b      	lsls	r3, r3, #4
 802dc24:	693a      	ldr	r2, [r7, #16]
 802dc26:	4313      	orrs	r3, r2
 802dc28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 802dc2a:	683b      	ldr	r3, [r7, #0]
 802dc2c:	699b      	ldr	r3, [r3, #24]
 802dc2e:	011b      	lsls	r3, r3, #4
 802dc30:	693a      	ldr	r2, [r7, #16]
 802dc32:	4313      	orrs	r3, r2
 802dc34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802dc36:	687b      	ldr	r3, [r7, #4]
 802dc38:	693a      	ldr	r2, [r7, #16]
 802dc3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 802dc3c:	687b      	ldr	r3, [r7, #4]
 802dc3e:	68fa      	ldr	r2, [r7, #12]
 802dc40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 802dc42:	683b      	ldr	r3, [r7, #0]
 802dc44:	685a      	ldr	r2, [r3, #4]
 802dc46:	687b      	ldr	r3, [r7, #4]
 802dc48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802dc4a:	687b      	ldr	r3, [r7, #4]
 802dc4c:	697a      	ldr	r2, [r7, #20]
 802dc4e:	621a      	str	r2, [r3, #32]
}
 802dc50:	bf00      	nop
 802dc52:	371c      	adds	r7, #28
 802dc54:	46bd      	mov	sp, r7
 802dc56:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dc5a:	4770      	bx	lr
 802dc5c:	40012c00 	.word	0x40012c00
 802dc60:	50012c00 	.word	0x50012c00
 802dc64:	40013400 	.word	0x40013400
 802dc68:	50013400 	.word	0x50013400
 802dc6c:	40014000 	.word	0x40014000
 802dc70:	50014000 	.word	0x50014000
 802dc74:	40014400 	.word	0x40014400
 802dc78:	50014400 	.word	0x50014400
 802dc7c:	40014800 	.word	0x40014800
 802dc80:	50014800 	.word	0x50014800

0802dc84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802dc84:	b480      	push	{r7}
 802dc86:	b087      	sub	sp, #28
 802dc88:	af00      	add	r7, sp, #0
 802dc8a:	6078      	str	r0, [r7, #4]
 802dc8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802dc8e:	687b      	ldr	r3, [r7, #4]
 802dc90:	6a1b      	ldr	r3, [r3, #32]
 802dc92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 802dc94:	687b      	ldr	r3, [r7, #4]
 802dc96:	6a1b      	ldr	r3, [r3, #32]
 802dc98:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 802dc9c:	687b      	ldr	r3, [r7, #4]
 802dc9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802dca0:	687b      	ldr	r3, [r7, #4]
 802dca2:	685b      	ldr	r3, [r3, #4]
 802dca4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802dca6:	687b      	ldr	r3, [r7, #4]
 802dca8:	69db      	ldr	r3, [r3, #28]
 802dcaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 802dcac:	68fb      	ldr	r3, [r7, #12]
 802dcae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 802dcb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 802dcb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 802dcb8:	68fb      	ldr	r3, [r7, #12]
 802dcba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 802dcbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802dcc0:	683b      	ldr	r3, [r7, #0]
 802dcc2:	681b      	ldr	r3, [r3, #0]
 802dcc4:	021b      	lsls	r3, r3, #8
 802dcc6:	68fa      	ldr	r2, [r7, #12]
 802dcc8:	4313      	orrs	r3, r2
 802dcca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 802dccc:	697b      	ldr	r3, [r7, #20]
 802dcce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 802dcd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 802dcd4:	683b      	ldr	r3, [r7, #0]
 802dcd6:	689b      	ldr	r3, [r3, #8]
 802dcd8:	031b      	lsls	r3, r3, #12
 802dcda:	697a      	ldr	r2, [r7, #20]
 802dcdc:	4313      	orrs	r3, r2
 802dcde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 802dce0:	687b      	ldr	r3, [r7, #4]
 802dce2:	4a36      	ldr	r2, [pc, #216]	@ (802ddbc <TIM_OC4_SetConfig+0x138>)
 802dce4:	4293      	cmp	r3, r2
 802dce6:	d00b      	beq.n	802dd00 <TIM_OC4_SetConfig+0x7c>
 802dce8:	687b      	ldr	r3, [r7, #4]
 802dcea:	4a35      	ldr	r2, [pc, #212]	@ (802ddc0 <TIM_OC4_SetConfig+0x13c>)
 802dcec:	4293      	cmp	r3, r2
 802dcee:	d007      	beq.n	802dd00 <TIM_OC4_SetConfig+0x7c>
 802dcf0:	687b      	ldr	r3, [r7, #4]
 802dcf2:	4a34      	ldr	r2, [pc, #208]	@ (802ddc4 <TIM_OC4_SetConfig+0x140>)
 802dcf4:	4293      	cmp	r3, r2
 802dcf6:	d003      	beq.n	802dd00 <TIM_OC4_SetConfig+0x7c>
 802dcf8:	687b      	ldr	r3, [r7, #4]
 802dcfa:	4a33      	ldr	r2, [pc, #204]	@ (802ddc8 <TIM_OC4_SetConfig+0x144>)
 802dcfc:	4293      	cmp	r3, r2
 802dcfe:	d10d      	bne.n	802dd1c <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 802dd00:	697b      	ldr	r3, [r7, #20]
 802dd02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 802dd06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 802dd08:	683b      	ldr	r3, [r7, #0]
 802dd0a:	68db      	ldr	r3, [r3, #12]
 802dd0c:	031b      	lsls	r3, r3, #12
 802dd0e:	697a      	ldr	r2, [r7, #20]
 802dd10:	4313      	orrs	r3, r2
 802dd12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 802dd14:	697b      	ldr	r3, [r7, #20]
 802dd16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 802dd1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802dd1c:	687b      	ldr	r3, [r7, #4]
 802dd1e:	4a27      	ldr	r2, [pc, #156]	@ (802ddbc <TIM_OC4_SetConfig+0x138>)
 802dd20:	4293      	cmp	r3, r2
 802dd22:	d023      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd24:	687b      	ldr	r3, [r7, #4]
 802dd26:	4a26      	ldr	r2, [pc, #152]	@ (802ddc0 <TIM_OC4_SetConfig+0x13c>)
 802dd28:	4293      	cmp	r3, r2
 802dd2a:	d01f      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd2c:	687b      	ldr	r3, [r7, #4]
 802dd2e:	4a25      	ldr	r2, [pc, #148]	@ (802ddc4 <TIM_OC4_SetConfig+0x140>)
 802dd30:	4293      	cmp	r3, r2
 802dd32:	d01b      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd34:	687b      	ldr	r3, [r7, #4]
 802dd36:	4a24      	ldr	r2, [pc, #144]	@ (802ddc8 <TIM_OC4_SetConfig+0x144>)
 802dd38:	4293      	cmp	r3, r2
 802dd3a:	d017      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd3c:	687b      	ldr	r3, [r7, #4]
 802dd3e:	4a23      	ldr	r2, [pc, #140]	@ (802ddcc <TIM_OC4_SetConfig+0x148>)
 802dd40:	4293      	cmp	r3, r2
 802dd42:	d013      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd44:	687b      	ldr	r3, [r7, #4]
 802dd46:	4a22      	ldr	r2, [pc, #136]	@ (802ddd0 <TIM_OC4_SetConfig+0x14c>)
 802dd48:	4293      	cmp	r3, r2
 802dd4a:	d00f      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd4c:	687b      	ldr	r3, [r7, #4]
 802dd4e:	4a21      	ldr	r2, [pc, #132]	@ (802ddd4 <TIM_OC4_SetConfig+0x150>)
 802dd50:	4293      	cmp	r3, r2
 802dd52:	d00b      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd54:	687b      	ldr	r3, [r7, #4]
 802dd56:	4a20      	ldr	r2, [pc, #128]	@ (802ddd8 <TIM_OC4_SetConfig+0x154>)
 802dd58:	4293      	cmp	r3, r2
 802dd5a:	d007      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd5c:	687b      	ldr	r3, [r7, #4]
 802dd5e:	4a1f      	ldr	r2, [pc, #124]	@ (802dddc <TIM_OC4_SetConfig+0x158>)
 802dd60:	4293      	cmp	r3, r2
 802dd62:	d003      	beq.n	802dd6c <TIM_OC4_SetConfig+0xe8>
 802dd64:	687b      	ldr	r3, [r7, #4]
 802dd66:	4a1e      	ldr	r2, [pc, #120]	@ (802dde0 <TIM_OC4_SetConfig+0x15c>)
 802dd68:	4293      	cmp	r3, r2
 802dd6a:	d113      	bne.n	802dd94 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 802dd6c:	693b      	ldr	r3, [r7, #16]
 802dd6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 802dd72:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 802dd74:	693b      	ldr	r3, [r7, #16]
 802dd76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 802dd7a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 802dd7c:	683b      	ldr	r3, [r7, #0]
 802dd7e:	695b      	ldr	r3, [r3, #20]
 802dd80:	019b      	lsls	r3, r3, #6
 802dd82:	693a      	ldr	r2, [r7, #16]
 802dd84:	4313      	orrs	r3, r2
 802dd86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 802dd88:	683b      	ldr	r3, [r7, #0]
 802dd8a:	699b      	ldr	r3, [r3, #24]
 802dd8c:	019b      	lsls	r3, r3, #6
 802dd8e:	693a      	ldr	r2, [r7, #16]
 802dd90:	4313      	orrs	r3, r2
 802dd92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802dd94:	687b      	ldr	r3, [r7, #4]
 802dd96:	693a      	ldr	r2, [r7, #16]
 802dd98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 802dd9a:	687b      	ldr	r3, [r7, #4]
 802dd9c:	68fa      	ldr	r2, [r7, #12]
 802dd9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 802dda0:	683b      	ldr	r3, [r7, #0]
 802dda2:	685a      	ldr	r2, [r3, #4]
 802dda4:	687b      	ldr	r3, [r7, #4]
 802dda6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802dda8:	687b      	ldr	r3, [r7, #4]
 802ddaa:	697a      	ldr	r2, [r7, #20]
 802ddac:	621a      	str	r2, [r3, #32]
}
 802ddae:	bf00      	nop
 802ddb0:	371c      	adds	r7, #28
 802ddb2:	46bd      	mov	sp, r7
 802ddb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ddb8:	4770      	bx	lr
 802ddba:	bf00      	nop
 802ddbc:	40012c00 	.word	0x40012c00
 802ddc0:	50012c00 	.word	0x50012c00
 802ddc4:	40013400 	.word	0x40013400
 802ddc8:	50013400 	.word	0x50013400
 802ddcc:	40014000 	.word	0x40014000
 802ddd0:	50014000 	.word	0x50014000
 802ddd4:	40014400 	.word	0x40014400
 802ddd8:	50014400 	.word	0x50014400
 802dddc:	40014800 	.word	0x40014800
 802dde0:	50014800 	.word	0x50014800

0802dde4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 802dde4:	b480      	push	{r7}
 802dde6:	b087      	sub	sp, #28
 802dde8:	af00      	add	r7, sp, #0
 802ddea:	6078      	str	r0, [r7, #4]
 802ddec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802ddee:	687b      	ldr	r3, [r7, #4]
 802ddf0:	6a1b      	ldr	r3, [r3, #32]
 802ddf2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 802ddf4:	687b      	ldr	r3, [r7, #4]
 802ddf6:	6a1b      	ldr	r3, [r3, #32]
 802ddf8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 802ddfc:	687b      	ldr	r3, [r7, #4]
 802ddfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802de00:	687b      	ldr	r3, [r7, #4]
 802de02:	685b      	ldr	r3, [r3, #4]
 802de04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 802de06:	687b      	ldr	r3, [r7, #4]
 802de08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802de0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 802de0c:	68fb      	ldr	r3, [r7, #12]
 802de0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 802de12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802de16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 802de18:	683b      	ldr	r3, [r7, #0]
 802de1a:	681b      	ldr	r3, [r3, #0]
 802de1c:	68fa      	ldr	r2, [r7, #12]
 802de1e:	4313      	orrs	r3, r2
 802de20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 802de22:	693b      	ldr	r3, [r7, #16]
 802de24:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 802de28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 802de2a:	683b      	ldr	r3, [r7, #0]
 802de2c:	689b      	ldr	r3, [r3, #8]
 802de2e:	041b      	lsls	r3, r3, #16
 802de30:	693a      	ldr	r2, [r7, #16]
 802de32:	4313      	orrs	r3, r2
 802de34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802de36:	687b      	ldr	r3, [r7, #4]
 802de38:	4a21      	ldr	r2, [pc, #132]	@ (802dec0 <TIM_OC5_SetConfig+0xdc>)
 802de3a:	4293      	cmp	r3, r2
 802de3c:	d023      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de3e:	687b      	ldr	r3, [r7, #4]
 802de40:	4a20      	ldr	r2, [pc, #128]	@ (802dec4 <TIM_OC5_SetConfig+0xe0>)
 802de42:	4293      	cmp	r3, r2
 802de44:	d01f      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de46:	687b      	ldr	r3, [r7, #4]
 802de48:	4a1f      	ldr	r2, [pc, #124]	@ (802dec8 <TIM_OC5_SetConfig+0xe4>)
 802de4a:	4293      	cmp	r3, r2
 802de4c:	d01b      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de4e:	687b      	ldr	r3, [r7, #4]
 802de50:	4a1e      	ldr	r2, [pc, #120]	@ (802decc <TIM_OC5_SetConfig+0xe8>)
 802de52:	4293      	cmp	r3, r2
 802de54:	d017      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de56:	687b      	ldr	r3, [r7, #4]
 802de58:	4a1d      	ldr	r2, [pc, #116]	@ (802ded0 <TIM_OC5_SetConfig+0xec>)
 802de5a:	4293      	cmp	r3, r2
 802de5c:	d013      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de5e:	687b      	ldr	r3, [r7, #4]
 802de60:	4a1c      	ldr	r2, [pc, #112]	@ (802ded4 <TIM_OC5_SetConfig+0xf0>)
 802de62:	4293      	cmp	r3, r2
 802de64:	d00f      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de66:	687b      	ldr	r3, [r7, #4]
 802de68:	4a1b      	ldr	r2, [pc, #108]	@ (802ded8 <TIM_OC5_SetConfig+0xf4>)
 802de6a:	4293      	cmp	r3, r2
 802de6c:	d00b      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de6e:	687b      	ldr	r3, [r7, #4]
 802de70:	4a1a      	ldr	r2, [pc, #104]	@ (802dedc <TIM_OC5_SetConfig+0xf8>)
 802de72:	4293      	cmp	r3, r2
 802de74:	d007      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de76:	687b      	ldr	r3, [r7, #4]
 802de78:	4a19      	ldr	r2, [pc, #100]	@ (802dee0 <TIM_OC5_SetConfig+0xfc>)
 802de7a:	4293      	cmp	r3, r2
 802de7c:	d003      	beq.n	802de86 <TIM_OC5_SetConfig+0xa2>
 802de7e:	687b      	ldr	r3, [r7, #4]
 802de80:	4a18      	ldr	r2, [pc, #96]	@ (802dee4 <TIM_OC5_SetConfig+0x100>)
 802de82:	4293      	cmp	r3, r2
 802de84:	d109      	bne.n	802de9a <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 802de86:	697b      	ldr	r3, [r7, #20]
 802de88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 802de8c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 802de8e:	683b      	ldr	r3, [r7, #0]
 802de90:	695b      	ldr	r3, [r3, #20]
 802de92:	021b      	lsls	r3, r3, #8
 802de94:	697a      	ldr	r2, [r7, #20]
 802de96:	4313      	orrs	r3, r2
 802de98:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802de9a:	687b      	ldr	r3, [r7, #4]
 802de9c:	697a      	ldr	r2, [r7, #20]
 802de9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 802dea0:	687b      	ldr	r3, [r7, #4]
 802dea2:	68fa      	ldr	r2, [r7, #12]
 802dea4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 802dea6:	683b      	ldr	r3, [r7, #0]
 802dea8:	685a      	ldr	r2, [r3, #4]
 802deaa:	687b      	ldr	r3, [r7, #4]
 802deac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802deae:	687b      	ldr	r3, [r7, #4]
 802deb0:	693a      	ldr	r2, [r7, #16]
 802deb2:	621a      	str	r2, [r3, #32]
}
 802deb4:	bf00      	nop
 802deb6:	371c      	adds	r7, #28
 802deb8:	46bd      	mov	sp, r7
 802deba:	f85d 7b04 	ldr.w	r7, [sp], #4
 802debe:	4770      	bx	lr
 802dec0:	40012c00 	.word	0x40012c00
 802dec4:	50012c00 	.word	0x50012c00
 802dec8:	40013400 	.word	0x40013400
 802decc:	50013400 	.word	0x50013400
 802ded0:	40014000 	.word	0x40014000
 802ded4:	50014000 	.word	0x50014000
 802ded8:	40014400 	.word	0x40014400
 802dedc:	50014400 	.word	0x50014400
 802dee0:	40014800 	.word	0x40014800
 802dee4:	50014800 	.word	0x50014800

0802dee8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 802dee8:	b480      	push	{r7}
 802deea:	b087      	sub	sp, #28
 802deec:	af00      	add	r7, sp, #0
 802deee:	6078      	str	r0, [r7, #4]
 802def0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 802def2:	687b      	ldr	r3, [r7, #4]
 802def4:	6a1b      	ldr	r3, [r3, #32]
 802def6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 802def8:	687b      	ldr	r3, [r7, #4]
 802defa:	6a1b      	ldr	r3, [r3, #32]
 802defc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 802df00:	687b      	ldr	r3, [r7, #4]
 802df02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 802df04:	687b      	ldr	r3, [r7, #4]
 802df06:	685b      	ldr	r3, [r3, #4]
 802df08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 802df0a:	687b      	ldr	r3, [r7, #4]
 802df0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802df0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 802df10:	68fb      	ldr	r3, [r7, #12]
 802df12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 802df16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 802df1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 802df1c:	683b      	ldr	r3, [r7, #0]
 802df1e:	681b      	ldr	r3, [r3, #0]
 802df20:	021b      	lsls	r3, r3, #8
 802df22:	68fa      	ldr	r2, [r7, #12]
 802df24:	4313      	orrs	r3, r2
 802df26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 802df28:	693b      	ldr	r3, [r7, #16]
 802df2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 802df2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 802df30:	683b      	ldr	r3, [r7, #0]
 802df32:	689b      	ldr	r3, [r3, #8]
 802df34:	051b      	lsls	r3, r3, #20
 802df36:	693a      	ldr	r2, [r7, #16]
 802df38:	4313      	orrs	r3, r2
 802df3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 802df3c:	687b      	ldr	r3, [r7, #4]
 802df3e:	4a22      	ldr	r2, [pc, #136]	@ (802dfc8 <TIM_OC6_SetConfig+0xe0>)
 802df40:	4293      	cmp	r3, r2
 802df42:	d023      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df44:	687b      	ldr	r3, [r7, #4]
 802df46:	4a21      	ldr	r2, [pc, #132]	@ (802dfcc <TIM_OC6_SetConfig+0xe4>)
 802df48:	4293      	cmp	r3, r2
 802df4a:	d01f      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df4c:	687b      	ldr	r3, [r7, #4]
 802df4e:	4a20      	ldr	r2, [pc, #128]	@ (802dfd0 <TIM_OC6_SetConfig+0xe8>)
 802df50:	4293      	cmp	r3, r2
 802df52:	d01b      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df54:	687b      	ldr	r3, [r7, #4]
 802df56:	4a1f      	ldr	r2, [pc, #124]	@ (802dfd4 <TIM_OC6_SetConfig+0xec>)
 802df58:	4293      	cmp	r3, r2
 802df5a:	d017      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df5c:	687b      	ldr	r3, [r7, #4]
 802df5e:	4a1e      	ldr	r2, [pc, #120]	@ (802dfd8 <TIM_OC6_SetConfig+0xf0>)
 802df60:	4293      	cmp	r3, r2
 802df62:	d013      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df64:	687b      	ldr	r3, [r7, #4]
 802df66:	4a1d      	ldr	r2, [pc, #116]	@ (802dfdc <TIM_OC6_SetConfig+0xf4>)
 802df68:	4293      	cmp	r3, r2
 802df6a:	d00f      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df6c:	687b      	ldr	r3, [r7, #4]
 802df6e:	4a1c      	ldr	r2, [pc, #112]	@ (802dfe0 <TIM_OC6_SetConfig+0xf8>)
 802df70:	4293      	cmp	r3, r2
 802df72:	d00b      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df74:	687b      	ldr	r3, [r7, #4]
 802df76:	4a1b      	ldr	r2, [pc, #108]	@ (802dfe4 <TIM_OC6_SetConfig+0xfc>)
 802df78:	4293      	cmp	r3, r2
 802df7a:	d007      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df7c:	687b      	ldr	r3, [r7, #4]
 802df7e:	4a1a      	ldr	r2, [pc, #104]	@ (802dfe8 <TIM_OC6_SetConfig+0x100>)
 802df80:	4293      	cmp	r3, r2
 802df82:	d003      	beq.n	802df8c <TIM_OC6_SetConfig+0xa4>
 802df84:	687b      	ldr	r3, [r7, #4]
 802df86:	4a19      	ldr	r2, [pc, #100]	@ (802dfec <TIM_OC6_SetConfig+0x104>)
 802df88:	4293      	cmp	r3, r2
 802df8a:	d109      	bne.n	802dfa0 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 802df8c:	697b      	ldr	r3, [r7, #20]
 802df8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 802df92:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 802df94:	683b      	ldr	r3, [r7, #0]
 802df96:	695b      	ldr	r3, [r3, #20]
 802df98:	029b      	lsls	r3, r3, #10
 802df9a:	697a      	ldr	r2, [r7, #20]
 802df9c:	4313      	orrs	r3, r2
 802df9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802dfa0:	687b      	ldr	r3, [r7, #4]
 802dfa2:	697a      	ldr	r2, [r7, #20]
 802dfa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 802dfa6:	687b      	ldr	r3, [r7, #4]
 802dfa8:	68fa      	ldr	r2, [r7, #12]
 802dfaa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 802dfac:	683b      	ldr	r3, [r7, #0]
 802dfae:	685a      	ldr	r2, [r3, #4]
 802dfb0:	687b      	ldr	r3, [r7, #4]
 802dfb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802dfb4:	687b      	ldr	r3, [r7, #4]
 802dfb6:	693a      	ldr	r2, [r7, #16]
 802dfb8:	621a      	str	r2, [r3, #32]
}
 802dfba:	bf00      	nop
 802dfbc:	371c      	adds	r7, #28
 802dfbe:	46bd      	mov	sp, r7
 802dfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802dfc4:	4770      	bx	lr
 802dfc6:	bf00      	nop
 802dfc8:	40012c00 	.word	0x40012c00
 802dfcc:	50012c00 	.word	0x50012c00
 802dfd0:	40013400 	.word	0x40013400
 802dfd4:	50013400 	.word	0x50013400
 802dfd8:	40014000 	.word	0x40014000
 802dfdc:	50014000 	.word	0x50014000
 802dfe0:	40014400 	.word	0x40014400
 802dfe4:	50014400 	.word	0x50014400
 802dfe8:	40014800 	.word	0x40014800
 802dfec:	50014800 	.word	0x50014800

0802dff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 802dff0:	b480      	push	{r7}
 802dff2:	b085      	sub	sp, #20
 802dff4:	af00      	add	r7, sp, #0
 802dff6:	6078      	str	r0, [r7, #4]
 802dff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 802dffa:	687b      	ldr	r3, [r7, #4]
 802dffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 802e000:	2b01      	cmp	r3, #1
 802e002:	d101      	bne.n	802e008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 802e004:	2302      	movs	r3, #2
 802e006:	e0a1      	b.n	802e14c <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 802e008:	687b      	ldr	r3, [r7, #4]
 802e00a:	2201      	movs	r2, #1
 802e00c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 802e010:	687b      	ldr	r3, [r7, #4]
 802e012:	2202      	movs	r2, #2
 802e014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 802e018:	687b      	ldr	r3, [r7, #4]
 802e01a:	681b      	ldr	r3, [r3, #0]
 802e01c:	685b      	ldr	r3, [r3, #4]
 802e01e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 802e020:	687b      	ldr	r3, [r7, #4]
 802e022:	681b      	ldr	r3, [r3, #0]
 802e024:	689b      	ldr	r3, [r3, #8]
 802e026:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 802e028:	687b      	ldr	r3, [r7, #4]
 802e02a:	681b      	ldr	r3, [r3, #0]
 802e02c:	4a4a      	ldr	r2, [pc, #296]	@ (802e158 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 802e02e:	4293      	cmp	r3, r2
 802e030:	d00e      	beq.n	802e050 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 802e032:	687b      	ldr	r3, [r7, #4]
 802e034:	681b      	ldr	r3, [r3, #0]
 802e036:	4a49      	ldr	r2, [pc, #292]	@ (802e15c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 802e038:	4293      	cmp	r3, r2
 802e03a:	d009      	beq.n	802e050 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 802e03c:	687b      	ldr	r3, [r7, #4]
 802e03e:	681b      	ldr	r3, [r3, #0]
 802e040:	4a47      	ldr	r2, [pc, #284]	@ (802e160 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 802e042:	4293      	cmp	r3, r2
 802e044:	d004      	beq.n	802e050 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 802e046:	687b      	ldr	r3, [r7, #4]
 802e048:	681b      	ldr	r3, [r3, #0]
 802e04a:	4a46      	ldr	r2, [pc, #280]	@ (802e164 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 802e04c:	4293      	cmp	r3, r2
 802e04e:	d108      	bne.n	802e062 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 802e050:	68fb      	ldr	r3, [r7, #12]
 802e052:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 802e056:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 802e058:	683b      	ldr	r3, [r7, #0]
 802e05a:	685b      	ldr	r3, [r3, #4]
 802e05c:	68fa      	ldr	r2, [r7, #12]
 802e05e:	4313      	orrs	r3, r2
 802e060:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 802e062:	68fb      	ldr	r3, [r7, #12]
 802e064:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 802e068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802e06c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 802e06e:	683b      	ldr	r3, [r7, #0]
 802e070:	681b      	ldr	r3, [r3, #0]
 802e072:	68fa      	ldr	r2, [r7, #12]
 802e074:	4313      	orrs	r3, r2
 802e076:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 802e078:	687b      	ldr	r3, [r7, #4]
 802e07a:	681b      	ldr	r3, [r3, #0]
 802e07c:	68fa      	ldr	r2, [r7, #12]
 802e07e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 802e080:	687b      	ldr	r3, [r7, #4]
 802e082:	681b      	ldr	r3, [r3, #0]
 802e084:	4a34      	ldr	r2, [pc, #208]	@ (802e158 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 802e086:	4293      	cmp	r3, r2
 802e088:	d04a      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e08a:	687b      	ldr	r3, [r7, #4]
 802e08c:	681b      	ldr	r3, [r3, #0]
 802e08e:	4a33      	ldr	r2, [pc, #204]	@ (802e15c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 802e090:	4293      	cmp	r3, r2
 802e092:	d045      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e094:	687b      	ldr	r3, [r7, #4]
 802e096:	681b      	ldr	r3, [r3, #0]
 802e098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802e09c:	d040      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e09e:	687b      	ldr	r3, [r7, #4]
 802e0a0:	681b      	ldr	r3, [r3, #0]
 802e0a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802e0a6:	d03b      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0a8:	687b      	ldr	r3, [r7, #4]
 802e0aa:	681b      	ldr	r3, [r3, #0]
 802e0ac:	4a2e      	ldr	r2, [pc, #184]	@ (802e168 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 802e0ae:	4293      	cmp	r3, r2
 802e0b0:	d036      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0b2:	687b      	ldr	r3, [r7, #4]
 802e0b4:	681b      	ldr	r3, [r3, #0]
 802e0b6:	4a2d      	ldr	r2, [pc, #180]	@ (802e16c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 802e0b8:	4293      	cmp	r3, r2
 802e0ba:	d031      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0bc:	687b      	ldr	r3, [r7, #4]
 802e0be:	681b      	ldr	r3, [r3, #0]
 802e0c0:	4a2b      	ldr	r2, [pc, #172]	@ (802e170 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 802e0c2:	4293      	cmp	r3, r2
 802e0c4:	d02c      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0c6:	687b      	ldr	r3, [r7, #4]
 802e0c8:	681b      	ldr	r3, [r3, #0]
 802e0ca:	4a2a      	ldr	r2, [pc, #168]	@ (802e174 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 802e0cc:	4293      	cmp	r3, r2
 802e0ce:	d027      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0d0:	687b      	ldr	r3, [r7, #4]
 802e0d2:	681b      	ldr	r3, [r3, #0]
 802e0d4:	4a28      	ldr	r2, [pc, #160]	@ (802e178 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 802e0d6:	4293      	cmp	r3, r2
 802e0d8:	d022      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0da:	687b      	ldr	r3, [r7, #4]
 802e0dc:	681b      	ldr	r3, [r3, #0]
 802e0de:	4a27      	ldr	r2, [pc, #156]	@ (802e17c <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 802e0e0:	4293      	cmp	r3, r2
 802e0e2:	d01d      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0e4:	687b      	ldr	r3, [r7, #4]
 802e0e6:	681b      	ldr	r3, [r3, #0]
 802e0e8:	4a1d      	ldr	r2, [pc, #116]	@ (802e160 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 802e0ea:	4293      	cmp	r3, r2
 802e0ec:	d018      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0ee:	687b      	ldr	r3, [r7, #4]
 802e0f0:	681b      	ldr	r3, [r3, #0]
 802e0f2:	4a1c      	ldr	r2, [pc, #112]	@ (802e164 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 802e0f4:	4293      	cmp	r3, r2
 802e0f6:	d013      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e0f8:	687b      	ldr	r3, [r7, #4]
 802e0fa:	681b      	ldr	r3, [r3, #0]
 802e0fc:	4a20      	ldr	r2, [pc, #128]	@ (802e180 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 802e0fe:	4293      	cmp	r3, r2
 802e100:	d00e      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e102:	687b      	ldr	r3, [r7, #4]
 802e104:	681b      	ldr	r3, [r3, #0]
 802e106:	4a1f      	ldr	r2, [pc, #124]	@ (802e184 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 802e108:	4293      	cmp	r3, r2
 802e10a:	d009      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e10c:	687b      	ldr	r3, [r7, #4]
 802e10e:	681b      	ldr	r3, [r3, #0]
 802e110:	4a1d      	ldr	r2, [pc, #116]	@ (802e188 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 802e112:	4293      	cmp	r3, r2
 802e114:	d004      	beq.n	802e120 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 802e116:	687b      	ldr	r3, [r7, #4]
 802e118:	681b      	ldr	r3, [r3, #0]
 802e11a:	4a1c      	ldr	r2, [pc, #112]	@ (802e18c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 802e11c:	4293      	cmp	r3, r2
 802e11e:	d10c      	bne.n	802e13a <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 802e120:	68bb      	ldr	r3, [r7, #8]
 802e122:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 802e126:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 802e128:	683b      	ldr	r3, [r7, #0]
 802e12a:	689b      	ldr	r3, [r3, #8]
 802e12c:	68ba      	ldr	r2, [r7, #8]
 802e12e:	4313      	orrs	r3, r2
 802e130:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 802e132:	687b      	ldr	r3, [r7, #4]
 802e134:	681b      	ldr	r3, [r3, #0]
 802e136:	68ba      	ldr	r2, [r7, #8]
 802e138:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 802e13a:	687b      	ldr	r3, [r7, #4]
 802e13c:	2201      	movs	r2, #1
 802e13e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 802e142:	687b      	ldr	r3, [r7, #4]
 802e144:	2200      	movs	r2, #0
 802e146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 802e14a:	2300      	movs	r3, #0
}
 802e14c:	4618      	mov	r0, r3
 802e14e:	3714      	adds	r7, #20
 802e150:	46bd      	mov	sp, r7
 802e152:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e156:	4770      	bx	lr
 802e158:	40012c00 	.word	0x40012c00
 802e15c:	50012c00 	.word	0x50012c00
 802e160:	40013400 	.word	0x40013400
 802e164:	50013400 	.word	0x50013400
 802e168:	40000400 	.word	0x40000400
 802e16c:	50000400 	.word	0x50000400
 802e170:	40000800 	.word	0x40000800
 802e174:	50000800 	.word	0x50000800
 802e178:	40000c00 	.word	0x40000c00
 802e17c:	50000c00 	.word	0x50000c00
 802e180:	40001800 	.word	0x40001800
 802e184:	50001800 	.word	0x50001800
 802e188:	40014000 	.word	0x40014000
 802e18c:	50014000 	.word	0x50014000

0802e190 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 802e190:	b480      	push	{r7}
 802e192:	b085      	sub	sp, #20
 802e194:	af00      	add	r7, sp, #0
 802e196:	6078      	str	r0, [r7, #4]
 802e198:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 802e19a:	2300      	movs	r3, #0
 802e19c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 802e19e:	687b      	ldr	r3, [r7, #4]
 802e1a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 802e1a4:	2b01      	cmp	r3, #1
 802e1a6:	d101      	bne.n	802e1ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 802e1a8:	2302      	movs	r3, #2
 802e1aa:	e07d      	b.n	802e2a8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 802e1ac:	687b      	ldr	r3, [r7, #4]
 802e1ae:	2201      	movs	r2, #1
 802e1b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 802e1b4:	68fb      	ldr	r3, [r7, #12]
 802e1b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 802e1ba:	683b      	ldr	r3, [r7, #0]
 802e1bc:	68db      	ldr	r3, [r3, #12]
 802e1be:	4313      	orrs	r3, r2
 802e1c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 802e1c2:	68fb      	ldr	r3, [r7, #12]
 802e1c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 802e1c8:	683b      	ldr	r3, [r7, #0]
 802e1ca:	689b      	ldr	r3, [r3, #8]
 802e1cc:	4313      	orrs	r3, r2
 802e1ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 802e1d0:	68fb      	ldr	r3, [r7, #12]
 802e1d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 802e1d6:	683b      	ldr	r3, [r7, #0]
 802e1d8:	685b      	ldr	r3, [r3, #4]
 802e1da:	4313      	orrs	r3, r2
 802e1dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 802e1de:	68fb      	ldr	r3, [r7, #12]
 802e1e0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 802e1e4:	683b      	ldr	r3, [r7, #0]
 802e1e6:	681b      	ldr	r3, [r3, #0]
 802e1e8:	4313      	orrs	r3, r2
 802e1ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 802e1ec:	68fb      	ldr	r3, [r7, #12]
 802e1ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 802e1f2:	683b      	ldr	r3, [r7, #0]
 802e1f4:	691b      	ldr	r3, [r3, #16]
 802e1f6:	4313      	orrs	r3, r2
 802e1f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 802e1fa:	68fb      	ldr	r3, [r7, #12]
 802e1fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 802e200:	683b      	ldr	r3, [r7, #0]
 802e202:	695b      	ldr	r3, [r3, #20]
 802e204:	4313      	orrs	r3, r2
 802e206:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 802e208:	68fb      	ldr	r3, [r7, #12]
 802e20a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 802e20e:	683b      	ldr	r3, [r7, #0]
 802e210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802e212:	4313      	orrs	r3, r2
 802e214:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 802e216:	68fb      	ldr	r3, [r7, #12]
 802e218:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 802e21c:	683b      	ldr	r3, [r7, #0]
 802e21e:	699b      	ldr	r3, [r3, #24]
 802e220:	041b      	lsls	r3, r3, #16
 802e222:	4313      	orrs	r3, r2
 802e224:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 802e226:	68fb      	ldr	r3, [r7, #12]
 802e228:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 802e22c:	683b      	ldr	r3, [r7, #0]
 802e22e:	69db      	ldr	r3, [r3, #28]
 802e230:	4313      	orrs	r3, r2
 802e232:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 802e234:	687b      	ldr	r3, [r7, #4]
 802e236:	681b      	ldr	r3, [r3, #0]
 802e238:	4a1e      	ldr	r2, [pc, #120]	@ (802e2b4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 802e23a:	4293      	cmp	r3, r2
 802e23c:	d00e      	beq.n	802e25c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 802e23e:	687b      	ldr	r3, [r7, #4]
 802e240:	681b      	ldr	r3, [r3, #0]
 802e242:	4a1d      	ldr	r2, [pc, #116]	@ (802e2b8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 802e244:	4293      	cmp	r3, r2
 802e246:	d009      	beq.n	802e25c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 802e248:	687b      	ldr	r3, [r7, #4]
 802e24a:	681b      	ldr	r3, [r3, #0]
 802e24c:	4a1b      	ldr	r2, [pc, #108]	@ (802e2bc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 802e24e:	4293      	cmp	r3, r2
 802e250:	d004      	beq.n	802e25c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 802e252:	687b      	ldr	r3, [r7, #4]
 802e254:	681b      	ldr	r3, [r3, #0]
 802e256:	4a1a      	ldr	r2, [pc, #104]	@ (802e2c0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 802e258:	4293      	cmp	r3, r2
 802e25a:	d11c      	bne.n	802e296 <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 802e25c:	68fb      	ldr	r3, [r7, #12]
 802e25e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 802e262:	683b      	ldr	r3, [r7, #0]
 802e264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802e266:	051b      	lsls	r3, r3, #20
 802e268:	4313      	orrs	r3, r2
 802e26a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 802e26c:	68fb      	ldr	r3, [r7, #12]
 802e26e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 802e272:	683b      	ldr	r3, [r7, #0]
 802e274:	6a1b      	ldr	r3, [r3, #32]
 802e276:	4313      	orrs	r3, r2
 802e278:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 802e27a:	68fb      	ldr	r3, [r7, #12]
 802e27c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 802e280:	683b      	ldr	r3, [r7, #0]
 802e282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802e284:	4313      	orrs	r3, r2
 802e286:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 802e288:	68fb      	ldr	r3, [r7, #12]
 802e28a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 802e28e:	683b      	ldr	r3, [r7, #0]
 802e290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802e292:	4313      	orrs	r3, r2
 802e294:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 802e296:	687b      	ldr	r3, [r7, #4]
 802e298:	681b      	ldr	r3, [r3, #0]
 802e29a:	68fa      	ldr	r2, [r7, #12]
 802e29c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 802e29e:	687b      	ldr	r3, [r7, #4]
 802e2a0:	2200      	movs	r2, #0
 802e2a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 802e2a6:	2300      	movs	r3, #0
}
 802e2a8:	4618      	mov	r0, r3
 802e2aa:	3714      	adds	r7, #20
 802e2ac:	46bd      	mov	sp, r7
 802e2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e2b2:	4770      	bx	lr
 802e2b4:	40012c00 	.word	0x40012c00
 802e2b8:	50012c00 	.word	0x50012c00
 802e2bc:	40013400 	.word	0x40013400
 802e2c0:	50013400 	.word	0x50013400

0802e2c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 802e2c4:	b580      	push	{r7, lr}
 802e2c6:	b082      	sub	sp, #8
 802e2c8:	af00      	add	r7, sp, #0
 802e2ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 802e2cc:	687b      	ldr	r3, [r7, #4]
 802e2ce:	2b00      	cmp	r3, #0
 802e2d0:	d101      	bne.n	802e2d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 802e2d2:	2301      	movs	r3, #1
 802e2d4:	e042      	b.n	802e35c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 802e2d6:	687b      	ldr	r3, [r7, #4]
 802e2d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 802e2dc:	2b00      	cmp	r3, #0
 802e2de:	d106      	bne.n	802e2ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 802e2e0:	687b      	ldr	r3, [r7, #4]
 802e2e2:	2200      	movs	r2, #0
 802e2e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 802e2e8:	6878      	ldr	r0, [r7, #4]
 802e2ea:	f7f4 f8cb 	bl	8022484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 802e2ee:	687b      	ldr	r3, [r7, #4]
 802e2f0:	2224      	movs	r2, #36	@ 0x24
 802e2f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 802e2f6:	687b      	ldr	r3, [r7, #4]
 802e2f8:	681b      	ldr	r3, [r3, #0]
 802e2fa:	681a      	ldr	r2, [r3, #0]
 802e2fc:	687b      	ldr	r3, [r7, #4]
 802e2fe:	681b      	ldr	r3, [r3, #0]
 802e300:	f022 0201 	bic.w	r2, r2, #1
 802e304:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 802e306:	687b      	ldr	r3, [r7, #4]
 802e308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802e30a:	2b00      	cmp	r3, #0
 802e30c:	d002      	beq.n	802e314 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 802e30e:	6878      	ldr	r0, [r7, #4]
 802e310:	f000 fd24 	bl	802ed5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 802e314:	6878      	ldr	r0, [r7, #4]
 802e316:	f000 fb33 	bl	802e980 <UART_SetConfig>
 802e31a:	4603      	mov	r3, r0
 802e31c:	2b01      	cmp	r3, #1
 802e31e:	d101      	bne.n	802e324 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 802e320:	2301      	movs	r3, #1
 802e322:	e01b      	b.n	802e35c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 802e324:	687b      	ldr	r3, [r7, #4]
 802e326:	681b      	ldr	r3, [r3, #0]
 802e328:	685a      	ldr	r2, [r3, #4]
 802e32a:	687b      	ldr	r3, [r7, #4]
 802e32c:	681b      	ldr	r3, [r3, #0]
 802e32e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 802e332:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 802e334:	687b      	ldr	r3, [r7, #4]
 802e336:	681b      	ldr	r3, [r3, #0]
 802e338:	689a      	ldr	r2, [r3, #8]
 802e33a:	687b      	ldr	r3, [r7, #4]
 802e33c:	681b      	ldr	r3, [r3, #0]
 802e33e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 802e342:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 802e344:	687b      	ldr	r3, [r7, #4]
 802e346:	681b      	ldr	r3, [r3, #0]
 802e348:	681a      	ldr	r2, [r3, #0]
 802e34a:	687b      	ldr	r3, [r7, #4]
 802e34c:	681b      	ldr	r3, [r3, #0]
 802e34e:	f042 0201 	orr.w	r2, r2, #1
 802e352:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 802e354:	6878      	ldr	r0, [r7, #4]
 802e356:	f000 fda3 	bl	802eea0 <UART_CheckIdleState>
 802e35a:	4603      	mov	r3, r0
}
 802e35c:	4618      	mov	r0, r3
 802e35e:	3708      	adds	r7, #8
 802e360:	46bd      	mov	sp, r7
 802e362:	bd80      	pop	{r7, pc}

0802e364 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 802e364:	b580      	push	{r7, lr}
 802e366:	b0ae      	sub	sp, #184	@ 0xb8
 802e368:	af00      	add	r7, sp, #0
 802e36a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 802e36c:	687b      	ldr	r3, [r7, #4]
 802e36e:	681b      	ldr	r3, [r3, #0]
 802e370:	69db      	ldr	r3, [r3, #28]
 802e372:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 802e376:	687b      	ldr	r3, [r7, #4]
 802e378:	681b      	ldr	r3, [r3, #0]
 802e37a:	681b      	ldr	r3, [r3, #0]
 802e37c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 802e380:	687b      	ldr	r3, [r7, #4]
 802e382:	681b      	ldr	r3, [r3, #0]
 802e384:	689b      	ldr	r3, [r3, #8]
 802e386:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 802e38a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 802e38e:	f640 030f 	movw	r3, #2063	@ 0x80f
 802e392:	4013      	ands	r3, r2
 802e394:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 802e398:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 802e39c:	2b00      	cmp	r3, #0
 802e39e:	d11b      	bne.n	802e3d8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 802e3a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e3a4:	f003 0320 	and.w	r3, r3, #32
 802e3a8:	2b00      	cmp	r3, #0
 802e3aa:	d015      	beq.n	802e3d8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 802e3ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e3b0:	f003 0320 	and.w	r3, r3, #32
 802e3b4:	2b00      	cmp	r3, #0
 802e3b6:	d105      	bne.n	802e3c4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 802e3b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 802e3bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802e3c0:	2b00      	cmp	r3, #0
 802e3c2:	d009      	beq.n	802e3d8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 802e3c4:	687b      	ldr	r3, [r7, #4]
 802e3c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802e3c8:	2b00      	cmp	r3, #0
 802e3ca:	f000 82ac 	beq.w	802e926 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 802e3ce:	687b      	ldr	r3, [r7, #4]
 802e3d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802e3d2:	6878      	ldr	r0, [r7, #4]
 802e3d4:	4798      	blx	r3
      }
      return;
 802e3d6:	e2a6      	b.n	802e926 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 802e3d8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 802e3dc:	2b00      	cmp	r3, #0
 802e3de:	f000 80fd 	beq.w	802e5dc <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 802e3e2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 802e3e6:	4b7a      	ldr	r3, [pc, #488]	@ (802e5d0 <HAL_UART_IRQHandler+0x26c>)
 802e3e8:	4013      	ands	r3, r2
 802e3ea:	2b00      	cmp	r3, #0
 802e3ec:	d106      	bne.n	802e3fc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 802e3ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 802e3f2:	4b78      	ldr	r3, [pc, #480]	@ (802e5d4 <HAL_UART_IRQHandler+0x270>)
 802e3f4:	4013      	ands	r3, r2
 802e3f6:	2b00      	cmp	r3, #0
 802e3f8:	f000 80f0 	beq.w	802e5dc <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 802e3fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e400:	f003 0301 	and.w	r3, r3, #1
 802e404:	2b00      	cmp	r3, #0
 802e406:	d011      	beq.n	802e42c <HAL_UART_IRQHandler+0xc8>
 802e408:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e40c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 802e410:	2b00      	cmp	r3, #0
 802e412:	d00b      	beq.n	802e42c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 802e414:	687b      	ldr	r3, [r7, #4]
 802e416:	681b      	ldr	r3, [r3, #0]
 802e418:	2201      	movs	r2, #1
 802e41a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 802e41c:	687b      	ldr	r3, [r7, #4]
 802e41e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802e422:	f043 0201 	orr.w	r2, r3, #1
 802e426:	687b      	ldr	r3, [r7, #4]
 802e428:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 802e42c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e430:	f003 0302 	and.w	r3, r3, #2
 802e434:	2b00      	cmp	r3, #0
 802e436:	d011      	beq.n	802e45c <HAL_UART_IRQHandler+0xf8>
 802e438:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 802e43c:	f003 0301 	and.w	r3, r3, #1
 802e440:	2b00      	cmp	r3, #0
 802e442:	d00b      	beq.n	802e45c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 802e444:	687b      	ldr	r3, [r7, #4]
 802e446:	681b      	ldr	r3, [r3, #0]
 802e448:	2202      	movs	r2, #2
 802e44a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 802e44c:	687b      	ldr	r3, [r7, #4]
 802e44e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802e452:	f043 0204 	orr.w	r2, r3, #4
 802e456:	687b      	ldr	r3, [r7, #4]
 802e458:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 802e45c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e460:	f003 0304 	and.w	r3, r3, #4
 802e464:	2b00      	cmp	r3, #0
 802e466:	d011      	beq.n	802e48c <HAL_UART_IRQHandler+0x128>
 802e468:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 802e46c:	f003 0301 	and.w	r3, r3, #1
 802e470:	2b00      	cmp	r3, #0
 802e472:	d00b      	beq.n	802e48c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 802e474:	687b      	ldr	r3, [r7, #4]
 802e476:	681b      	ldr	r3, [r3, #0]
 802e478:	2204      	movs	r2, #4
 802e47a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 802e47c:	687b      	ldr	r3, [r7, #4]
 802e47e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802e482:	f043 0202 	orr.w	r2, r3, #2
 802e486:	687b      	ldr	r3, [r7, #4]
 802e488:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 802e48c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e490:	f003 0308 	and.w	r3, r3, #8
 802e494:	2b00      	cmp	r3, #0
 802e496:	d017      	beq.n	802e4c8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 802e498:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e49c:	f003 0320 	and.w	r3, r3, #32
 802e4a0:	2b00      	cmp	r3, #0
 802e4a2:	d105      	bne.n	802e4b0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 802e4a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 802e4a8:	4b49      	ldr	r3, [pc, #292]	@ (802e5d0 <HAL_UART_IRQHandler+0x26c>)
 802e4aa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 802e4ac:	2b00      	cmp	r3, #0
 802e4ae:	d00b      	beq.n	802e4c8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 802e4b0:	687b      	ldr	r3, [r7, #4]
 802e4b2:	681b      	ldr	r3, [r3, #0]
 802e4b4:	2208      	movs	r2, #8
 802e4b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 802e4b8:	687b      	ldr	r3, [r7, #4]
 802e4ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802e4be:	f043 0208 	orr.w	r2, r3, #8
 802e4c2:	687b      	ldr	r3, [r7, #4]
 802e4c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 802e4c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e4cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 802e4d0:	2b00      	cmp	r3, #0
 802e4d2:	d012      	beq.n	802e4fa <HAL_UART_IRQHandler+0x196>
 802e4d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e4d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 802e4dc:	2b00      	cmp	r3, #0
 802e4de:	d00c      	beq.n	802e4fa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 802e4e0:	687b      	ldr	r3, [r7, #4]
 802e4e2:	681b      	ldr	r3, [r3, #0]
 802e4e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 802e4e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 802e4ea:	687b      	ldr	r3, [r7, #4]
 802e4ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802e4f0:	f043 0220 	orr.w	r2, r3, #32
 802e4f4:	687b      	ldr	r3, [r7, #4]
 802e4f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 802e4fa:	687b      	ldr	r3, [r7, #4]
 802e4fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802e500:	2b00      	cmp	r3, #0
 802e502:	f000 8212 	beq.w	802e92a <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 802e506:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e50a:	f003 0320 	and.w	r3, r3, #32
 802e50e:	2b00      	cmp	r3, #0
 802e510:	d013      	beq.n	802e53a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 802e512:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e516:	f003 0320 	and.w	r3, r3, #32
 802e51a:	2b00      	cmp	r3, #0
 802e51c:	d105      	bne.n	802e52a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 802e51e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 802e522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802e526:	2b00      	cmp	r3, #0
 802e528:	d007      	beq.n	802e53a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 802e52a:	687b      	ldr	r3, [r7, #4]
 802e52c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802e52e:	2b00      	cmp	r3, #0
 802e530:	d003      	beq.n	802e53a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 802e532:	687b      	ldr	r3, [r7, #4]
 802e534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802e536:	6878      	ldr	r0, [r7, #4]
 802e538:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 802e53a:	687b      	ldr	r3, [r7, #4]
 802e53c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802e540:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 802e544:	687b      	ldr	r3, [r7, #4]
 802e546:	681b      	ldr	r3, [r3, #0]
 802e548:	689b      	ldr	r3, [r3, #8]
 802e54a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802e54e:	2b40      	cmp	r3, #64	@ 0x40
 802e550:	d005      	beq.n	802e55e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 802e552:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 802e556:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 802e55a:	2b00      	cmp	r3, #0
 802e55c:	d02e      	beq.n	802e5bc <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 802e55e:	6878      	ldr	r0, [r7, #4]
 802e560:	f000 fdb5 	bl	802f0ce <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802e564:	687b      	ldr	r3, [r7, #4]
 802e566:	681b      	ldr	r3, [r3, #0]
 802e568:	689b      	ldr	r3, [r3, #8]
 802e56a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802e56e:	2b40      	cmp	r3, #64	@ 0x40
 802e570:	d120      	bne.n	802e5b4 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 802e572:	687b      	ldr	r3, [r7, #4]
 802e574:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802e578:	2b00      	cmp	r3, #0
 802e57a:	d017      	beq.n	802e5ac <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 802e57c:	687b      	ldr	r3, [r7, #4]
 802e57e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802e582:	4a15      	ldr	r2, [pc, #84]	@ (802e5d8 <HAL_UART_IRQHandler+0x274>)
 802e584:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 802e586:	687b      	ldr	r3, [r7, #4]
 802e588:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802e58c:	4618      	mov	r0, r3
 802e58e:	f7f4 fd86 	bl	802309e <HAL_DMA_Abort_IT>
 802e592:	4603      	mov	r3, r0
 802e594:	2b00      	cmp	r3, #0
 802e596:	d019      	beq.n	802e5cc <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 802e598:	687b      	ldr	r3, [r7, #4]
 802e59a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802e59e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802e5a0:	687a      	ldr	r2, [r7, #4]
 802e5a2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 802e5a6:	4610      	mov	r0, r2
 802e5a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802e5aa:	e00f      	b.n	802e5cc <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 802e5ac:	6878      	ldr	r0, [r7, #4]
 802e5ae:	f000 f9d1 	bl	802e954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802e5b2:	e00b      	b.n	802e5cc <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 802e5b4:	6878      	ldr	r0, [r7, #4]
 802e5b6:	f000 f9cd 	bl	802e954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802e5ba:	e007      	b.n	802e5cc <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 802e5bc:	6878      	ldr	r0, [r7, #4]
 802e5be:	f000 f9c9 	bl	802e954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 802e5c2:	687b      	ldr	r3, [r7, #4]
 802e5c4:	2200      	movs	r2, #0
 802e5c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 802e5ca:	e1ae      	b.n	802e92a <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802e5cc:	bf00      	nop
    return;
 802e5ce:	e1ac      	b.n	802e92a <HAL_UART_IRQHandler+0x5c6>
 802e5d0:	10000001 	.word	0x10000001
 802e5d4:	04000120 	.word	0x04000120
 802e5d8:	0802f19b 	.word	0x0802f19b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802e5dc:	687b      	ldr	r3, [r7, #4]
 802e5de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802e5e0:	2b01      	cmp	r3, #1
 802e5e2:	f040 8142 	bne.w	802e86a <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 802e5e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e5ea:	f003 0310 	and.w	r3, r3, #16
 802e5ee:	2b00      	cmp	r3, #0
 802e5f0:	f000 813b 	beq.w	802e86a <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 802e5f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e5f8:	f003 0310 	and.w	r3, r3, #16
 802e5fc:	2b00      	cmp	r3, #0
 802e5fe:	f000 8134 	beq.w	802e86a <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 802e602:	687b      	ldr	r3, [r7, #4]
 802e604:	681b      	ldr	r3, [r3, #0]
 802e606:	2210      	movs	r2, #16
 802e608:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802e60a:	687b      	ldr	r3, [r7, #4]
 802e60c:	681b      	ldr	r3, [r3, #0]
 802e60e:	689b      	ldr	r3, [r3, #8]
 802e610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802e614:	2b40      	cmp	r3, #64	@ 0x40
 802e616:	f040 80aa 	bne.w	802e76e <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 802e61a:	687b      	ldr	r3, [r7, #4]
 802e61c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802e620:	681b      	ldr	r3, [r3, #0]
 802e622:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 802e624:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 802e628:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 802e62c:	2b00      	cmp	r3, #0
 802e62e:	f000 8084 	beq.w	802e73a <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 802e632:	687b      	ldr	r3, [r7, #4]
 802e634:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 802e638:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 802e63c:	429a      	cmp	r2, r3
 802e63e:	d27c      	bcs.n	802e73a <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 802e640:	687b      	ldr	r3, [r7, #4]
 802e642:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 802e646:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 802e64a:	687b      	ldr	r3, [r7, #4]
 802e64c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802e650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802e652:	2b81      	cmp	r3, #129	@ 0x81
 802e654:	d060      	beq.n	802e718 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 802e656:	687b      	ldr	r3, [r7, #4]
 802e658:	681b      	ldr	r3, [r3, #0]
 802e65a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802e65c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 802e65e:	e853 3f00 	ldrex	r3, [r3]
 802e662:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 802e664:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 802e666:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 802e66a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 802e66e:	687b      	ldr	r3, [r7, #4]
 802e670:	681b      	ldr	r3, [r3, #0]
 802e672:	461a      	mov	r2, r3
 802e674:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 802e678:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 802e67c:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802e67e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 802e680:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 802e684:	e841 2300 	strex	r3, r2, [r1]
 802e688:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 802e68a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 802e68c:	2b00      	cmp	r3, #0
 802e68e:	d1e2      	bne.n	802e656 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802e690:	687b      	ldr	r3, [r7, #4]
 802e692:	681b      	ldr	r3, [r3, #0]
 802e694:	3308      	adds	r3, #8
 802e696:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802e698:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 802e69a:	e853 3f00 	ldrex	r3, [r3]
 802e69e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 802e6a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 802e6a2:	f023 0301 	bic.w	r3, r3, #1
 802e6a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 802e6aa:	687b      	ldr	r3, [r7, #4]
 802e6ac:	681b      	ldr	r3, [r3, #0]
 802e6ae:	3308      	adds	r3, #8
 802e6b0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 802e6b4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 802e6b6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802e6b8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 802e6ba:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 802e6bc:	e841 2300 	strex	r3, r2, [r1]
 802e6c0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 802e6c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802e6c4:	2b00      	cmp	r3, #0
 802e6c6:	d1e3      	bne.n	802e690 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 802e6c8:	687b      	ldr	r3, [r7, #4]
 802e6ca:	2220      	movs	r2, #32
 802e6cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802e6d0:	687b      	ldr	r3, [r7, #4]
 802e6d2:	2200      	movs	r2, #0
 802e6d4:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802e6d6:	687b      	ldr	r3, [r7, #4]
 802e6d8:	681b      	ldr	r3, [r3, #0]
 802e6da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802e6dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802e6de:	e853 3f00 	ldrex	r3, [r3]
 802e6e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 802e6e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802e6e6:	f023 0310 	bic.w	r3, r3, #16
 802e6ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 802e6ee:	687b      	ldr	r3, [r7, #4]
 802e6f0:	681b      	ldr	r3, [r3, #0]
 802e6f2:	461a      	mov	r2, r3
 802e6f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 802e6f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 802e6fa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802e6fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 802e6fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 802e700:	e841 2300 	strex	r3, r2, [r1]
 802e704:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 802e706:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 802e708:	2b00      	cmp	r3, #0
 802e70a:	d1e4      	bne.n	802e6d6 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 802e70c:	687b      	ldr	r3, [r7, #4]
 802e70e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802e712:	4618      	mov	r0, r3
 802e714:	f7f4 fc47 	bl	8022fa6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802e718:	687b      	ldr	r3, [r7, #4]
 802e71a:	2202      	movs	r2, #2
 802e71c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 802e71e:	687b      	ldr	r3, [r7, #4]
 802e720:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 802e724:	687b      	ldr	r3, [r7, #4]
 802e726:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 802e72a:	b29b      	uxth	r3, r3
 802e72c:	1ad3      	subs	r3, r2, r3
 802e72e:	b29b      	uxth	r3, r3
 802e730:	4619      	mov	r1, r3
 802e732:	6878      	ldr	r0, [r7, #4]
 802e734:	f000 f918 	bl	802e968 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 802e738:	e0f9      	b.n	802e92e <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 802e73a:	687b      	ldr	r3, [r7, #4]
 802e73c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 802e740:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 802e744:	429a      	cmp	r2, r3
 802e746:	f040 80f2 	bne.w	802e92e <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 802e74a:	687b      	ldr	r3, [r7, #4]
 802e74c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802e750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802e752:	2b81      	cmp	r3, #129	@ 0x81
 802e754:	f040 80eb 	bne.w	802e92e <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802e758:	687b      	ldr	r3, [r7, #4]
 802e75a:	2202      	movs	r2, #2
 802e75c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 802e75e:	687b      	ldr	r3, [r7, #4]
 802e760:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 802e764:	4619      	mov	r1, r3
 802e766:	6878      	ldr	r0, [r7, #4]
 802e768:	f000 f8fe 	bl	802e968 <HAL_UARTEx_RxEventCallback>
      return;
 802e76c:	e0df      	b.n	802e92e <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 802e76e:	687b      	ldr	r3, [r7, #4]
 802e770:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 802e774:	687b      	ldr	r3, [r7, #4]
 802e776:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 802e77a:	b29b      	uxth	r3, r3
 802e77c:	1ad3      	subs	r3, r2, r3
 802e77e:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 802e782:	687b      	ldr	r3, [r7, #4]
 802e784:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 802e788:	b29b      	uxth	r3, r3
 802e78a:	2b00      	cmp	r3, #0
 802e78c:	f000 80d1 	beq.w	802e932 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 802e790:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 802e794:	2b00      	cmp	r3, #0
 802e796:	f000 80cc 	beq.w	802e932 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 802e79a:	687b      	ldr	r3, [r7, #4]
 802e79c:	681b      	ldr	r3, [r3, #0]
 802e79e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802e7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802e7a2:	e853 3f00 	ldrex	r3, [r3]
 802e7a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 802e7a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802e7aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 802e7ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 802e7b2:	687b      	ldr	r3, [r7, #4]
 802e7b4:	681b      	ldr	r3, [r3, #0]
 802e7b6:	461a      	mov	r2, r3
 802e7b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 802e7bc:	647b      	str	r3, [r7, #68]	@ 0x44
 802e7be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802e7c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 802e7c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 802e7c4:	e841 2300 	strex	r3, r2, [r1]
 802e7c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 802e7ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802e7cc:	2b00      	cmp	r3, #0
 802e7ce:	d1e4      	bne.n	802e79a <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 802e7d0:	687b      	ldr	r3, [r7, #4]
 802e7d2:	681b      	ldr	r3, [r3, #0]
 802e7d4:	3308      	adds	r3, #8
 802e7d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802e7d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802e7da:	e853 3f00 	ldrex	r3, [r3]
 802e7de:	623b      	str	r3, [r7, #32]
   return(result);
 802e7e0:	6a3b      	ldr	r3, [r7, #32]
 802e7e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 802e7e6:	f023 0301 	bic.w	r3, r3, #1
 802e7ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 802e7ee:	687b      	ldr	r3, [r7, #4]
 802e7f0:	681b      	ldr	r3, [r3, #0]
 802e7f2:	3308      	adds	r3, #8
 802e7f4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 802e7f8:	633a      	str	r2, [r7, #48]	@ 0x30
 802e7fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802e7fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 802e7fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802e800:	e841 2300 	strex	r3, r2, [r1]
 802e804:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 802e806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802e808:	2b00      	cmp	r3, #0
 802e80a:	d1e1      	bne.n	802e7d0 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 802e80c:	687b      	ldr	r3, [r7, #4]
 802e80e:	2220      	movs	r2, #32
 802e810:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802e814:	687b      	ldr	r3, [r7, #4]
 802e816:	2200      	movs	r2, #0
 802e818:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 802e81a:	687b      	ldr	r3, [r7, #4]
 802e81c:	2200      	movs	r2, #0
 802e81e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802e820:	687b      	ldr	r3, [r7, #4]
 802e822:	681b      	ldr	r3, [r3, #0]
 802e824:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802e826:	693b      	ldr	r3, [r7, #16]
 802e828:	e853 3f00 	ldrex	r3, [r3]
 802e82c:	60fb      	str	r3, [r7, #12]
   return(result);
 802e82e:	68fb      	ldr	r3, [r7, #12]
 802e830:	f023 0310 	bic.w	r3, r3, #16
 802e834:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 802e838:	687b      	ldr	r3, [r7, #4]
 802e83a:	681b      	ldr	r3, [r3, #0]
 802e83c:	461a      	mov	r2, r3
 802e83e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 802e842:	61fb      	str	r3, [r7, #28]
 802e844:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802e846:	69b9      	ldr	r1, [r7, #24]
 802e848:	69fa      	ldr	r2, [r7, #28]
 802e84a:	e841 2300 	strex	r3, r2, [r1]
 802e84e:	617b      	str	r3, [r7, #20]
   return(result);
 802e850:	697b      	ldr	r3, [r7, #20]
 802e852:	2b00      	cmp	r3, #0
 802e854:	d1e4      	bne.n	802e820 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802e856:	687b      	ldr	r3, [r7, #4]
 802e858:	2202      	movs	r2, #2
 802e85a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 802e85c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 802e860:	4619      	mov	r1, r3
 802e862:	6878      	ldr	r0, [r7, #4]
 802e864:	f000 f880 	bl	802e968 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 802e868:	e063      	b.n	802e932 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 802e86a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e86e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 802e872:	2b00      	cmp	r3, #0
 802e874:	d00e      	beq.n	802e894 <HAL_UART_IRQHandler+0x530>
 802e876:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 802e87a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 802e87e:	2b00      	cmp	r3, #0
 802e880:	d008      	beq.n	802e894 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 802e882:	687b      	ldr	r3, [r7, #4]
 802e884:	681b      	ldr	r3, [r3, #0]
 802e886:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 802e88a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 802e88c:	6878      	ldr	r0, [r7, #4]
 802e88e:	f000 fcc5 	bl	802f21c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 802e892:	e051      	b.n	802e938 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 802e894:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802e89c:	2b00      	cmp	r3, #0
 802e89e:	d014      	beq.n	802e8ca <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 802e8a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e8a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802e8a8:	2b00      	cmp	r3, #0
 802e8aa:	d105      	bne.n	802e8b8 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 802e8ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 802e8b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 802e8b4:	2b00      	cmp	r3, #0
 802e8b6:	d008      	beq.n	802e8ca <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 802e8b8:	687b      	ldr	r3, [r7, #4]
 802e8ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 802e8bc:	2b00      	cmp	r3, #0
 802e8be:	d03a      	beq.n	802e936 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 802e8c0:	687b      	ldr	r3, [r7, #4]
 802e8c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 802e8c4:	6878      	ldr	r0, [r7, #4]
 802e8c6:	4798      	blx	r3
    }
    return;
 802e8c8:	e035      	b.n	802e936 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 802e8ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e8ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802e8d2:	2b00      	cmp	r3, #0
 802e8d4:	d009      	beq.n	802e8ea <HAL_UART_IRQHandler+0x586>
 802e8d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e8da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802e8de:	2b00      	cmp	r3, #0
 802e8e0:	d003      	beq.n	802e8ea <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 802e8e2:	6878      	ldr	r0, [r7, #4]
 802e8e4:	f000 fc6f 	bl	802f1c6 <UART_EndTransmit_IT>
    return;
 802e8e8:	e026      	b.n	802e938 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 802e8ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e8ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 802e8f2:	2b00      	cmp	r3, #0
 802e8f4:	d009      	beq.n	802e90a <HAL_UART_IRQHandler+0x5a6>
 802e8f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e8fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 802e8fe:	2b00      	cmp	r3, #0
 802e900:	d003      	beq.n	802e90a <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 802e902:	6878      	ldr	r0, [r7, #4]
 802e904:	f000 fc9e 	bl	802f244 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 802e908:	e016      	b.n	802e938 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 802e90a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802e90e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 802e912:	2b00      	cmp	r3, #0
 802e914:	d010      	beq.n	802e938 <HAL_UART_IRQHandler+0x5d4>
 802e916:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802e91a:	2b00      	cmp	r3, #0
 802e91c:	da0c      	bge.n	802e938 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 802e91e:	6878      	ldr	r0, [r7, #4]
 802e920:	f000 fc86 	bl	802f230 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 802e924:	e008      	b.n	802e938 <HAL_UART_IRQHandler+0x5d4>
      return;
 802e926:	bf00      	nop
 802e928:	e006      	b.n	802e938 <HAL_UART_IRQHandler+0x5d4>
    return;
 802e92a:	bf00      	nop
 802e92c:	e004      	b.n	802e938 <HAL_UART_IRQHandler+0x5d4>
      return;
 802e92e:	bf00      	nop
 802e930:	e002      	b.n	802e938 <HAL_UART_IRQHandler+0x5d4>
      return;
 802e932:	bf00      	nop
 802e934:	e000      	b.n	802e938 <HAL_UART_IRQHandler+0x5d4>
    return;
 802e936:	bf00      	nop
  }
}
 802e938:	37b8      	adds	r7, #184	@ 0xb8
 802e93a:	46bd      	mov	sp, r7
 802e93c:	bd80      	pop	{r7, pc}
 802e93e:	bf00      	nop

0802e940 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 802e940:	b480      	push	{r7}
 802e942:	b083      	sub	sp, #12
 802e944:	af00      	add	r7, sp, #0
 802e946:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 802e948:	bf00      	nop
 802e94a:	370c      	adds	r7, #12
 802e94c:	46bd      	mov	sp, r7
 802e94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e952:	4770      	bx	lr

0802e954 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 802e954:	b480      	push	{r7}
 802e956:	b083      	sub	sp, #12
 802e958:	af00      	add	r7, sp, #0
 802e95a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 802e95c:	bf00      	nop
 802e95e:	370c      	adds	r7, #12
 802e960:	46bd      	mov	sp, r7
 802e962:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e966:	4770      	bx	lr

0802e968 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 802e968:	b480      	push	{r7}
 802e96a:	b083      	sub	sp, #12
 802e96c:	af00      	add	r7, sp, #0
 802e96e:	6078      	str	r0, [r7, #4]
 802e970:	460b      	mov	r3, r1
 802e972:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 802e974:	bf00      	nop
 802e976:	370c      	adds	r7, #12
 802e978:	46bd      	mov	sp, r7
 802e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802e97e:	4770      	bx	lr

0802e980 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 802e980:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 802e984:	b094      	sub	sp, #80	@ 0x50
 802e986:	af00      	add	r7, sp, #0
 802e988:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 802e98a:	2300      	movs	r3, #0
 802e98c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 802e990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e992:	681a      	ldr	r2, [r3, #0]
 802e994:	4b78      	ldr	r3, [pc, #480]	@ (802eb78 <UART_SetConfig+0x1f8>)
 802e996:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 802e998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e99a:	689a      	ldr	r2, [r3, #8]
 802e99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e99e:	691b      	ldr	r3, [r3, #16]
 802e9a0:	431a      	orrs	r2, r3
 802e9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9a4:	695b      	ldr	r3, [r3, #20]
 802e9a6:	431a      	orrs	r2, r3
 802e9a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9aa:	69db      	ldr	r3, [r3, #28]
 802e9ac:	4313      	orrs	r3, r2
 802e9ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 802e9b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9b2:	681b      	ldr	r3, [r3, #0]
 802e9b4:	681b      	ldr	r3, [r3, #0]
 802e9b6:	4971      	ldr	r1, [pc, #452]	@ (802eb7c <UART_SetConfig+0x1fc>)
 802e9b8:	4019      	ands	r1, r3
 802e9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9bc:	681a      	ldr	r2, [r3, #0]
 802e9be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802e9c0:	430b      	orrs	r3, r1
 802e9c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 802e9c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9c6:	681b      	ldr	r3, [r3, #0]
 802e9c8:	685b      	ldr	r3, [r3, #4]
 802e9ca:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 802e9ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9d0:	68d9      	ldr	r1, [r3, #12]
 802e9d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9d4:	681a      	ldr	r2, [r3, #0]
 802e9d6:	ea40 0301 	orr.w	r3, r0, r1
 802e9da:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 802e9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9de:	699b      	ldr	r3, [r3, #24]
 802e9e0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 802e9e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9e4:	681a      	ldr	r2, [r3, #0]
 802e9e6:	4b64      	ldr	r3, [pc, #400]	@ (802eb78 <UART_SetConfig+0x1f8>)
 802e9e8:	429a      	cmp	r2, r3
 802e9ea:	d009      	beq.n	802ea00 <UART_SetConfig+0x80>
 802e9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9ee:	681a      	ldr	r2, [r3, #0]
 802e9f0:	4b63      	ldr	r3, [pc, #396]	@ (802eb80 <UART_SetConfig+0x200>)
 802e9f2:	429a      	cmp	r2, r3
 802e9f4:	d004      	beq.n	802ea00 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 802e9f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802e9f8:	6a1a      	ldr	r2, [r3, #32]
 802e9fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802e9fc:	4313      	orrs	r3, r2
 802e9fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 802ea00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea02:	681b      	ldr	r3, [r3, #0]
 802ea04:	689b      	ldr	r3, [r3, #8]
 802ea06:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 802ea0a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 802ea0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea10:	681a      	ldr	r2, [r3, #0]
 802ea12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802ea14:	430b      	orrs	r3, r1
 802ea16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 802ea18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea1a:	681b      	ldr	r3, [r3, #0]
 802ea1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802ea1e:	f023 000f 	bic.w	r0, r3, #15
 802ea22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea24:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 802ea26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea28:	681a      	ldr	r2, [r3, #0]
 802ea2a:	ea40 0301 	orr.w	r3, r0, r1
 802ea2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 802ea30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea32:	681a      	ldr	r2, [r3, #0]
 802ea34:	4b53      	ldr	r3, [pc, #332]	@ (802eb84 <UART_SetConfig+0x204>)
 802ea36:	429a      	cmp	r2, r3
 802ea38:	d102      	bne.n	802ea40 <UART_SetConfig+0xc0>
 802ea3a:	2301      	movs	r3, #1
 802ea3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ea3e:	e066      	b.n	802eb0e <UART_SetConfig+0x18e>
 802ea40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea42:	681a      	ldr	r2, [r3, #0]
 802ea44:	4b50      	ldr	r3, [pc, #320]	@ (802eb88 <UART_SetConfig+0x208>)
 802ea46:	429a      	cmp	r2, r3
 802ea48:	d102      	bne.n	802ea50 <UART_SetConfig+0xd0>
 802ea4a:	2302      	movs	r3, #2
 802ea4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ea4e:	e05e      	b.n	802eb0e <UART_SetConfig+0x18e>
 802ea50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea52:	681a      	ldr	r2, [r3, #0]
 802ea54:	4b4d      	ldr	r3, [pc, #308]	@ (802eb8c <UART_SetConfig+0x20c>)
 802ea56:	429a      	cmp	r2, r3
 802ea58:	d102      	bne.n	802ea60 <UART_SetConfig+0xe0>
 802ea5a:	2304      	movs	r3, #4
 802ea5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ea5e:	e056      	b.n	802eb0e <UART_SetConfig+0x18e>
 802ea60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea62:	681a      	ldr	r2, [r3, #0]
 802ea64:	4b4a      	ldr	r3, [pc, #296]	@ (802eb90 <UART_SetConfig+0x210>)
 802ea66:	429a      	cmp	r2, r3
 802ea68:	d102      	bne.n	802ea70 <UART_SetConfig+0xf0>
 802ea6a:	2308      	movs	r3, #8
 802ea6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ea6e:	e04e      	b.n	802eb0e <UART_SetConfig+0x18e>
 802ea70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea72:	681a      	ldr	r2, [r3, #0]
 802ea74:	4b47      	ldr	r3, [pc, #284]	@ (802eb94 <UART_SetConfig+0x214>)
 802ea76:	429a      	cmp	r2, r3
 802ea78:	d102      	bne.n	802ea80 <UART_SetConfig+0x100>
 802ea7a:	2310      	movs	r3, #16
 802ea7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ea7e:	e046      	b.n	802eb0e <UART_SetConfig+0x18e>
 802ea80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea82:	681a      	ldr	r2, [r3, #0]
 802ea84:	4b44      	ldr	r3, [pc, #272]	@ (802eb98 <UART_SetConfig+0x218>)
 802ea86:	429a      	cmp	r2, r3
 802ea88:	d102      	bne.n	802ea90 <UART_SetConfig+0x110>
 802ea8a:	2320      	movs	r3, #32
 802ea8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ea8e:	e03e      	b.n	802eb0e <UART_SetConfig+0x18e>
 802ea90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ea92:	681a      	ldr	r2, [r3, #0]
 802ea94:	4b41      	ldr	r3, [pc, #260]	@ (802eb9c <UART_SetConfig+0x21c>)
 802ea96:	429a      	cmp	r2, r3
 802ea98:	d102      	bne.n	802eaa0 <UART_SetConfig+0x120>
 802ea9a:	2340      	movs	r3, #64	@ 0x40
 802ea9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ea9e:	e036      	b.n	802eb0e <UART_SetConfig+0x18e>
 802eaa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eaa2:	681a      	ldr	r2, [r3, #0]
 802eaa4:	4b3e      	ldr	r3, [pc, #248]	@ (802eba0 <UART_SetConfig+0x220>)
 802eaa6:	429a      	cmp	r2, r3
 802eaa8:	d102      	bne.n	802eab0 <UART_SetConfig+0x130>
 802eaaa:	2380      	movs	r3, #128	@ 0x80
 802eaac:	64bb      	str	r3, [r7, #72]	@ 0x48
 802eaae:	e02e      	b.n	802eb0e <UART_SetConfig+0x18e>
 802eab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eab2:	681a      	ldr	r2, [r3, #0]
 802eab4:	4b3b      	ldr	r3, [pc, #236]	@ (802eba4 <UART_SetConfig+0x224>)
 802eab6:	429a      	cmp	r2, r3
 802eab8:	d103      	bne.n	802eac2 <UART_SetConfig+0x142>
 802eaba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 802eabe:	64bb      	str	r3, [r7, #72]	@ 0x48
 802eac0:	e025      	b.n	802eb0e <UART_SetConfig+0x18e>
 802eac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eac4:	681a      	ldr	r2, [r3, #0]
 802eac6:	4b38      	ldr	r3, [pc, #224]	@ (802eba8 <UART_SetConfig+0x228>)
 802eac8:	429a      	cmp	r2, r3
 802eaca:	d103      	bne.n	802ead4 <UART_SetConfig+0x154>
 802eacc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 802ead0:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ead2:	e01c      	b.n	802eb0e <UART_SetConfig+0x18e>
 802ead4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ead6:	681a      	ldr	r2, [r3, #0]
 802ead8:	4b34      	ldr	r3, [pc, #208]	@ (802ebac <UART_SetConfig+0x22c>)
 802eada:	429a      	cmp	r2, r3
 802eadc:	d103      	bne.n	802eae6 <UART_SetConfig+0x166>
 802eade:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 802eae2:	64bb      	str	r3, [r7, #72]	@ 0x48
 802eae4:	e013      	b.n	802eb0e <UART_SetConfig+0x18e>
 802eae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eae8:	681a      	ldr	r2, [r3, #0]
 802eaea:	4b31      	ldr	r3, [pc, #196]	@ (802ebb0 <UART_SetConfig+0x230>)
 802eaec:	429a      	cmp	r2, r3
 802eaee:	d103      	bne.n	802eaf8 <UART_SetConfig+0x178>
 802eaf0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 802eaf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 802eaf6:	e00a      	b.n	802eb0e <UART_SetConfig+0x18e>
 802eaf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eafa:	681a      	ldr	r2, [r3, #0]
 802eafc:	4b1e      	ldr	r3, [pc, #120]	@ (802eb78 <UART_SetConfig+0x1f8>)
 802eafe:	429a      	cmp	r2, r3
 802eb00:	d103      	bne.n	802eb0a <UART_SetConfig+0x18a>
 802eb02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 802eb06:	64bb      	str	r3, [r7, #72]	@ 0x48
 802eb08:	e001      	b.n	802eb0e <UART_SetConfig+0x18e>
 802eb0a:	2300      	movs	r3, #0
 802eb0c:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 802eb0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eb10:	681a      	ldr	r2, [r3, #0]
 802eb12:	4b19      	ldr	r3, [pc, #100]	@ (802eb78 <UART_SetConfig+0x1f8>)
 802eb14:	429a      	cmp	r2, r3
 802eb16:	d005      	beq.n	802eb24 <UART_SetConfig+0x1a4>
 802eb18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eb1a:	681a      	ldr	r2, [r3, #0]
 802eb1c:	4b18      	ldr	r3, [pc, #96]	@ (802eb80 <UART_SetConfig+0x200>)
 802eb1e:	429a      	cmp	r2, r3
 802eb20:	f040 8094 	bne.w	802ec4c <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 802eb24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802eb26:	2200      	movs	r2, #0
 802eb28:	623b      	str	r3, [r7, #32]
 802eb2a:	627a      	str	r2, [r7, #36]	@ 0x24
 802eb2c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 802eb30:	f7fa ff9a 	bl	8029a68 <HAL_RCCEx_GetPeriphCLKFreq>
 802eb34:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 802eb36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802eb38:	2b00      	cmp	r3, #0
 802eb3a:	f000 80f7 	beq.w	802ed2c <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 802eb3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eb40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802eb42:	4a1c      	ldr	r2, [pc, #112]	@ (802ebb4 <UART_SetConfig+0x234>)
 802eb44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 802eb48:	461a      	mov	r2, r3
 802eb4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802eb4c:	fbb3 f3f2 	udiv	r3, r3, r2
 802eb50:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 802eb52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eb54:	685a      	ldr	r2, [r3, #4]
 802eb56:	4613      	mov	r3, r2
 802eb58:	005b      	lsls	r3, r3, #1
 802eb5a:	4413      	add	r3, r2
 802eb5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802eb5e:	429a      	cmp	r2, r3
 802eb60:	d305      	bcc.n	802eb6e <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 802eb62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802eb64:	685b      	ldr	r3, [r3, #4]
 802eb66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 802eb68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802eb6a:	429a      	cmp	r2, r3
 802eb6c:	d924      	bls.n	802ebb8 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 802eb6e:	2301      	movs	r3, #1
 802eb70:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 802eb74:	e069      	b.n	802ec4a <UART_SetConfig+0x2ca>
 802eb76:	bf00      	nop
 802eb78:	44002400 	.word	0x44002400
 802eb7c:	cfff69f3 	.word	0xcfff69f3
 802eb80:	54002400 	.word	0x54002400
 802eb84:	40013800 	.word	0x40013800
 802eb88:	40004400 	.word	0x40004400
 802eb8c:	40004800 	.word	0x40004800
 802eb90:	40004c00 	.word	0x40004c00
 802eb94:	40005000 	.word	0x40005000
 802eb98:	40006400 	.word	0x40006400
 802eb9c:	40007800 	.word	0x40007800
 802eba0:	40007c00 	.word	0x40007c00
 802eba4:	40008000 	.word	0x40008000
 802eba8:	40006800 	.word	0x40006800
 802ebac:	40006c00 	.word	0x40006c00
 802ebb0:	40008400 	.word	0x40008400
 802ebb4:	0803d734 	.word	0x0803d734
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 802ebb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802ebba:	2200      	movs	r2, #0
 802ebbc:	61bb      	str	r3, [r7, #24]
 802ebbe:	61fa      	str	r2, [r7, #28]
 802ebc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ebc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802ebc4:	4a64      	ldr	r2, [pc, #400]	@ (802ed58 <UART_SetConfig+0x3d8>)
 802ebc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 802ebca:	b29b      	uxth	r3, r3
 802ebcc:	2200      	movs	r2, #0
 802ebce:	613b      	str	r3, [r7, #16]
 802ebd0:	617a      	str	r2, [r7, #20]
 802ebd2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802ebd6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 802ebda:	f7f1 ffc7 	bl	8020b6c <__aeabi_uldivmod>
 802ebde:	4602      	mov	r2, r0
 802ebe0:	460b      	mov	r3, r1
 802ebe2:	4610      	mov	r0, r2
 802ebe4:	4619      	mov	r1, r3
 802ebe6:	f04f 0200 	mov.w	r2, #0
 802ebea:	f04f 0300 	mov.w	r3, #0
 802ebee:	020b      	lsls	r3, r1, #8
 802ebf0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 802ebf4:	0202      	lsls	r2, r0, #8
 802ebf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 802ebf8:	6849      	ldr	r1, [r1, #4]
 802ebfa:	0849      	lsrs	r1, r1, #1
 802ebfc:	2000      	movs	r0, #0
 802ebfe:	460c      	mov	r4, r1
 802ec00:	4605      	mov	r5, r0
 802ec02:	eb12 0804 	adds.w	r8, r2, r4
 802ec06:	eb43 0905 	adc.w	r9, r3, r5
 802ec0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ec0c:	685b      	ldr	r3, [r3, #4]
 802ec0e:	2200      	movs	r2, #0
 802ec10:	60bb      	str	r3, [r7, #8]
 802ec12:	60fa      	str	r2, [r7, #12]
 802ec14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802ec18:	4640      	mov	r0, r8
 802ec1a:	4649      	mov	r1, r9
 802ec1c:	f7f1 ffa6 	bl	8020b6c <__aeabi_uldivmod>
 802ec20:	4602      	mov	r2, r0
 802ec22:	460b      	mov	r3, r1
 802ec24:	4613      	mov	r3, r2
 802ec26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 802ec28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ec2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 802ec2e:	d308      	bcc.n	802ec42 <UART_SetConfig+0x2c2>
 802ec30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ec32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802ec36:	d204      	bcs.n	802ec42 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 802ec38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ec3a:	681b      	ldr	r3, [r3, #0]
 802ec3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 802ec3e:	60da      	str	r2, [r3, #12]
 802ec40:	e003      	b.n	802ec4a <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 802ec42:	2301      	movs	r3, #1
 802ec44:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 802ec48:	e070      	b.n	802ed2c <UART_SetConfig+0x3ac>
 802ec4a:	e06f      	b.n	802ed2c <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 802ec4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ec4e:	69db      	ldr	r3, [r3, #28]
 802ec50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 802ec54:	d13c      	bne.n	802ecd0 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 802ec56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802ec58:	2200      	movs	r2, #0
 802ec5a:	603b      	str	r3, [r7, #0]
 802ec5c:	607a      	str	r2, [r7, #4]
 802ec5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 802ec62:	f7fa ff01 	bl	8029a68 <HAL_RCCEx_GetPeriphCLKFreq>
 802ec66:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 802ec68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802ec6a:	2b00      	cmp	r3, #0
 802ec6c:	d05e      	beq.n	802ed2c <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 802ec6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ec70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802ec72:	4a39      	ldr	r2, [pc, #228]	@ (802ed58 <UART_SetConfig+0x3d8>)
 802ec74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 802ec78:	461a      	mov	r2, r3
 802ec7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802ec7c:	fbb3 f3f2 	udiv	r3, r3, r2
 802ec80:	005a      	lsls	r2, r3, #1
 802ec82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ec84:	685b      	ldr	r3, [r3, #4]
 802ec86:	085b      	lsrs	r3, r3, #1
 802ec88:	441a      	add	r2, r3
 802ec8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ec8c:	685b      	ldr	r3, [r3, #4]
 802ec8e:	fbb2 f3f3 	udiv	r3, r2, r3
 802ec92:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 802ec94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ec96:	2b0f      	cmp	r3, #15
 802ec98:	d916      	bls.n	802ecc8 <UART_SetConfig+0x348>
 802ec9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ec9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802eca0:	d212      	bcs.n	802ecc8 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 802eca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802eca4:	b29b      	uxth	r3, r3
 802eca6:	f023 030f 	bic.w	r3, r3, #15
 802ecaa:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 802ecac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ecae:	085b      	lsrs	r3, r3, #1
 802ecb0:	b29b      	uxth	r3, r3
 802ecb2:	f003 0307 	and.w	r3, r3, #7
 802ecb6:	b29a      	uxth	r2, r3
 802ecb8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 802ecba:	4313      	orrs	r3, r2
 802ecbc:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 802ecbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ecc0:	681b      	ldr	r3, [r3, #0]
 802ecc2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 802ecc4:	60da      	str	r2, [r3, #12]
 802ecc6:	e031      	b.n	802ed2c <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 802ecc8:	2301      	movs	r3, #1
 802ecca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 802ecce:	e02d      	b.n	802ed2c <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 802ecd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802ecd2:	2200      	movs	r2, #0
 802ecd4:	469a      	mov	sl, r3
 802ecd6:	4693      	mov	fp, r2
 802ecd8:	4650      	mov	r0, sl
 802ecda:	4659      	mov	r1, fp
 802ecdc:	f7fa fec4 	bl	8029a68 <HAL_RCCEx_GetPeriphCLKFreq>
 802ece0:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 802ece2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802ece4:	2b00      	cmp	r3, #0
 802ece6:	d021      	beq.n	802ed2c <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 802ece8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ecea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802ecec:	4a1a      	ldr	r2, [pc, #104]	@ (802ed58 <UART_SetConfig+0x3d8>)
 802ecee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 802ecf2:	461a      	mov	r2, r3
 802ecf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802ecf6:	fbb3 f2f2 	udiv	r2, r3, r2
 802ecfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ecfc:	685b      	ldr	r3, [r3, #4]
 802ecfe:	085b      	lsrs	r3, r3, #1
 802ed00:	441a      	add	r2, r3
 802ed02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ed04:	685b      	ldr	r3, [r3, #4]
 802ed06:	fbb2 f3f3 	udiv	r3, r2, r3
 802ed0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 802ed0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ed0e:	2b0f      	cmp	r3, #15
 802ed10:	d909      	bls.n	802ed26 <UART_SetConfig+0x3a6>
 802ed12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ed14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802ed18:	d205      	bcs.n	802ed26 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 802ed1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ed1c:	b29a      	uxth	r2, r3
 802ed1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ed20:	681b      	ldr	r3, [r3, #0]
 802ed22:	60da      	str	r2, [r3, #12]
 802ed24:	e002      	b.n	802ed2c <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 802ed26:	2301      	movs	r3, #1
 802ed28:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 802ed2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ed2e:	2201      	movs	r2, #1
 802ed30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 802ed34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ed36:	2201      	movs	r2, #1
 802ed38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 802ed3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ed3e:	2200      	movs	r2, #0
 802ed40:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 802ed42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802ed44:	2200      	movs	r2, #0
 802ed46:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 802ed48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 802ed4c:	4618      	mov	r0, r3
 802ed4e:	3750      	adds	r7, #80	@ 0x50
 802ed50:	46bd      	mov	sp, r7
 802ed52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802ed56:	bf00      	nop
 802ed58:	0803d734 	.word	0x0803d734

0802ed5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 802ed5c:	b480      	push	{r7}
 802ed5e:	b083      	sub	sp, #12
 802ed60:	af00      	add	r7, sp, #0
 802ed62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 802ed64:	687b      	ldr	r3, [r7, #4]
 802ed66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802ed68:	f003 0308 	and.w	r3, r3, #8
 802ed6c:	2b00      	cmp	r3, #0
 802ed6e:	d00a      	beq.n	802ed86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 802ed70:	687b      	ldr	r3, [r7, #4]
 802ed72:	681b      	ldr	r3, [r3, #0]
 802ed74:	685b      	ldr	r3, [r3, #4]
 802ed76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 802ed7a:	687b      	ldr	r3, [r7, #4]
 802ed7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 802ed7e:	687b      	ldr	r3, [r7, #4]
 802ed80:	681b      	ldr	r3, [r3, #0]
 802ed82:	430a      	orrs	r2, r1
 802ed84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 802ed86:	687b      	ldr	r3, [r7, #4]
 802ed88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802ed8a:	f003 0301 	and.w	r3, r3, #1
 802ed8e:	2b00      	cmp	r3, #0
 802ed90:	d00a      	beq.n	802eda8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 802ed92:	687b      	ldr	r3, [r7, #4]
 802ed94:	681b      	ldr	r3, [r3, #0]
 802ed96:	685b      	ldr	r3, [r3, #4]
 802ed98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 802ed9c:	687b      	ldr	r3, [r7, #4]
 802ed9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 802eda0:	687b      	ldr	r3, [r7, #4]
 802eda2:	681b      	ldr	r3, [r3, #0]
 802eda4:	430a      	orrs	r2, r1
 802eda6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 802eda8:	687b      	ldr	r3, [r7, #4]
 802edaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802edac:	f003 0302 	and.w	r3, r3, #2
 802edb0:	2b00      	cmp	r3, #0
 802edb2:	d00a      	beq.n	802edca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 802edb4:	687b      	ldr	r3, [r7, #4]
 802edb6:	681b      	ldr	r3, [r3, #0]
 802edb8:	685b      	ldr	r3, [r3, #4]
 802edba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 802edbe:	687b      	ldr	r3, [r7, #4]
 802edc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 802edc2:	687b      	ldr	r3, [r7, #4]
 802edc4:	681b      	ldr	r3, [r3, #0]
 802edc6:	430a      	orrs	r2, r1
 802edc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 802edca:	687b      	ldr	r3, [r7, #4]
 802edcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802edce:	f003 0304 	and.w	r3, r3, #4
 802edd2:	2b00      	cmp	r3, #0
 802edd4:	d00a      	beq.n	802edec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 802edd6:	687b      	ldr	r3, [r7, #4]
 802edd8:	681b      	ldr	r3, [r3, #0]
 802edda:	685b      	ldr	r3, [r3, #4]
 802eddc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 802ede0:	687b      	ldr	r3, [r7, #4]
 802ede2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 802ede4:	687b      	ldr	r3, [r7, #4]
 802ede6:	681b      	ldr	r3, [r3, #0]
 802ede8:	430a      	orrs	r2, r1
 802edea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 802edec:	687b      	ldr	r3, [r7, #4]
 802edee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802edf0:	f003 0310 	and.w	r3, r3, #16
 802edf4:	2b00      	cmp	r3, #0
 802edf6:	d00a      	beq.n	802ee0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 802edf8:	687b      	ldr	r3, [r7, #4]
 802edfa:	681b      	ldr	r3, [r3, #0]
 802edfc:	689b      	ldr	r3, [r3, #8]
 802edfe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 802ee02:	687b      	ldr	r3, [r7, #4]
 802ee04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 802ee06:	687b      	ldr	r3, [r7, #4]
 802ee08:	681b      	ldr	r3, [r3, #0]
 802ee0a:	430a      	orrs	r2, r1
 802ee0c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 802ee0e:	687b      	ldr	r3, [r7, #4]
 802ee10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802ee12:	f003 0320 	and.w	r3, r3, #32
 802ee16:	2b00      	cmp	r3, #0
 802ee18:	d00a      	beq.n	802ee30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 802ee1a:	687b      	ldr	r3, [r7, #4]
 802ee1c:	681b      	ldr	r3, [r3, #0]
 802ee1e:	689b      	ldr	r3, [r3, #8]
 802ee20:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 802ee24:	687b      	ldr	r3, [r7, #4]
 802ee26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 802ee28:	687b      	ldr	r3, [r7, #4]
 802ee2a:	681b      	ldr	r3, [r3, #0]
 802ee2c:	430a      	orrs	r2, r1
 802ee2e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 802ee30:	687b      	ldr	r3, [r7, #4]
 802ee32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802ee34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802ee38:	2b00      	cmp	r3, #0
 802ee3a:	d01a      	beq.n	802ee72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 802ee3c:	687b      	ldr	r3, [r7, #4]
 802ee3e:	681b      	ldr	r3, [r3, #0]
 802ee40:	685b      	ldr	r3, [r3, #4]
 802ee42:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 802ee46:	687b      	ldr	r3, [r7, #4]
 802ee48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 802ee4a:	687b      	ldr	r3, [r7, #4]
 802ee4c:	681b      	ldr	r3, [r3, #0]
 802ee4e:	430a      	orrs	r2, r1
 802ee50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 802ee52:	687b      	ldr	r3, [r7, #4]
 802ee54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802ee56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802ee5a:	d10a      	bne.n	802ee72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 802ee5c:	687b      	ldr	r3, [r7, #4]
 802ee5e:	681b      	ldr	r3, [r3, #0]
 802ee60:	685b      	ldr	r3, [r3, #4]
 802ee62:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 802ee66:	687b      	ldr	r3, [r7, #4]
 802ee68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 802ee6a:	687b      	ldr	r3, [r7, #4]
 802ee6c:	681b      	ldr	r3, [r3, #0]
 802ee6e:	430a      	orrs	r2, r1
 802ee70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 802ee72:	687b      	ldr	r3, [r7, #4]
 802ee74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802ee76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802ee7a:	2b00      	cmp	r3, #0
 802ee7c:	d00a      	beq.n	802ee94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 802ee7e:	687b      	ldr	r3, [r7, #4]
 802ee80:	681b      	ldr	r3, [r3, #0]
 802ee82:	685b      	ldr	r3, [r3, #4]
 802ee84:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 802ee88:	687b      	ldr	r3, [r7, #4]
 802ee8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 802ee8c:	687b      	ldr	r3, [r7, #4]
 802ee8e:	681b      	ldr	r3, [r3, #0]
 802ee90:	430a      	orrs	r2, r1
 802ee92:	605a      	str	r2, [r3, #4]
  }
}
 802ee94:	bf00      	nop
 802ee96:	370c      	adds	r7, #12
 802ee98:	46bd      	mov	sp, r7
 802ee9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ee9e:	4770      	bx	lr

0802eea0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 802eea0:	b580      	push	{r7, lr}
 802eea2:	b098      	sub	sp, #96	@ 0x60
 802eea4:	af02      	add	r7, sp, #8
 802eea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802eea8:	687b      	ldr	r3, [r7, #4]
 802eeaa:	2200      	movs	r2, #0
 802eeac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 802eeb0:	f7f3 fd42 	bl	8022938 <HAL_GetTick>
 802eeb4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 802eeb6:	687b      	ldr	r3, [r7, #4]
 802eeb8:	681b      	ldr	r3, [r3, #0]
 802eeba:	681b      	ldr	r3, [r3, #0]
 802eebc:	f003 0308 	and.w	r3, r3, #8
 802eec0:	2b08      	cmp	r3, #8
 802eec2:	d12f      	bne.n	802ef24 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 802eec4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 802eec8:	9300      	str	r3, [sp, #0]
 802eeca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802eecc:	2200      	movs	r2, #0
 802eece:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 802eed2:	6878      	ldr	r0, [r7, #4]
 802eed4:	f000 f88e 	bl	802eff4 <UART_WaitOnFlagUntilTimeout>
 802eed8:	4603      	mov	r3, r0
 802eeda:	2b00      	cmp	r3, #0
 802eedc:	d022      	beq.n	802ef24 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 802eede:	687b      	ldr	r3, [r7, #4]
 802eee0:	681b      	ldr	r3, [r3, #0]
 802eee2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802eee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802eee6:	e853 3f00 	ldrex	r3, [r3]
 802eeea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 802eeec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802eeee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 802eef2:	653b      	str	r3, [r7, #80]	@ 0x50
 802eef4:	687b      	ldr	r3, [r7, #4]
 802eef6:	681b      	ldr	r3, [r3, #0]
 802eef8:	461a      	mov	r2, r3
 802eefa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 802eefc:	647b      	str	r3, [r7, #68]	@ 0x44
 802eefe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ef00:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 802ef02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 802ef04:	e841 2300 	strex	r3, r2, [r1]
 802ef08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 802ef0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802ef0c:	2b00      	cmp	r3, #0
 802ef0e:	d1e6      	bne.n	802eede <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 802ef10:	687b      	ldr	r3, [r7, #4]
 802ef12:	2220      	movs	r2, #32
 802ef14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 802ef18:	687b      	ldr	r3, [r7, #4]
 802ef1a:	2200      	movs	r2, #0
 802ef1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 802ef20:	2303      	movs	r3, #3
 802ef22:	e063      	b.n	802efec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 802ef24:	687b      	ldr	r3, [r7, #4]
 802ef26:	681b      	ldr	r3, [r3, #0]
 802ef28:	681b      	ldr	r3, [r3, #0]
 802ef2a:	f003 0304 	and.w	r3, r3, #4
 802ef2e:	2b04      	cmp	r3, #4
 802ef30:	d149      	bne.n	802efc6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 802ef32:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 802ef36:	9300      	str	r3, [sp, #0]
 802ef38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802ef3a:	2200      	movs	r2, #0
 802ef3c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 802ef40:	6878      	ldr	r0, [r7, #4]
 802ef42:	f000 f857 	bl	802eff4 <UART_WaitOnFlagUntilTimeout>
 802ef46:	4603      	mov	r3, r0
 802ef48:	2b00      	cmp	r3, #0
 802ef4a:	d03c      	beq.n	802efc6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 802ef4c:	687b      	ldr	r3, [r7, #4]
 802ef4e:	681b      	ldr	r3, [r3, #0]
 802ef50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ef52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802ef54:	e853 3f00 	ldrex	r3, [r3]
 802ef58:	623b      	str	r3, [r7, #32]
   return(result);
 802ef5a:	6a3b      	ldr	r3, [r7, #32]
 802ef5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 802ef60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802ef62:	687b      	ldr	r3, [r7, #4]
 802ef64:	681b      	ldr	r3, [r3, #0]
 802ef66:	461a      	mov	r2, r3
 802ef68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802ef6a:	633b      	str	r3, [r7, #48]	@ 0x30
 802ef6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802ef6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 802ef70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802ef72:	e841 2300 	strex	r3, r2, [r1]
 802ef76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 802ef78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802ef7a:	2b00      	cmp	r3, #0
 802ef7c:	d1e6      	bne.n	802ef4c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802ef7e:	687b      	ldr	r3, [r7, #4]
 802ef80:	681b      	ldr	r3, [r3, #0]
 802ef82:	3308      	adds	r3, #8
 802ef84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802ef86:	693b      	ldr	r3, [r7, #16]
 802ef88:	e853 3f00 	ldrex	r3, [r3]
 802ef8c:	60fb      	str	r3, [r7, #12]
   return(result);
 802ef8e:	68fb      	ldr	r3, [r7, #12]
 802ef90:	f023 0301 	bic.w	r3, r3, #1
 802ef94:	64bb      	str	r3, [r7, #72]	@ 0x48
 802ef96:	687b      	ldr	r3, [r7, #4]
 802ef98:	681b      	ldr	r3, [r3, #0]
 802ef9a:	3308      	adds	r3, #8
 802ef9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 802ef9e:	61fa      	str	r2, [r7, #28]
 802efa0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802efa2:	69b9      	ldr	r1, [r7, #24]
 802efa4:	69fa      	ldr	r2, [r7, #28]
 802efa6:	e841 2300 	strex	r3, r2, [r1]
 802efaa:	617b      	str	r3, [r7, #20]
   return(result);
 802efac:	697b      	ldr	r3, [r7, #20]
 802efae:	2b00      	cmp	r3, #0
 802efb0:	d1e5      	bne.n	802ef7e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 802efb2:	687b      	ldr	r3, [r7, #4]
 802efb4:	2220      	movs	r2, #32
 802efb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 802efba:	687b      	ldr	r3, [r7, #4]
 802efbc:	2200      	movs	r2, #0
 802efbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 802efc2:	2303      	movs	r3, #3
 802efc4:	e012      	b.n	802efec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 802efc6:	687b      	ldr	r3, [r7, #4]
 802efc8:	2220      	movs	r2, #32
 802efca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 802efce:	687b      	ldr	r3, [r7, #4]
 802efd0:	2220      	movs	r2, #32
 802efd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802efd6:	687b      	ldr	r3, [r7, #4]
 802efd8:	2200      	movs	r2, #0
 802efda:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 802efdc:	687b      	ldr	r3, [r7, #4]
 802efde:	2200      	movs	r2, #0
 802efe0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 802efe2:	687b      	ldr	r3, [r7, #4]
 802efe4:	2200      	movs	r2, #0
 802efe6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 802efea:	2300      	movs	r3, #0
}
 802efec:	4618      	mov	r0, r3
 802efee:	3758      	adds	r7, #88	@ 0x58
 802eff0:	46bd      	mov	sp, r7
 802eff2:	bd80      	pop	{r7, pc}

0802eff4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 802eff4:	b580      	push	{r7, lr}
 802eff6:	b084      	sub	sp, #16
 802eff8:	af00      	add	r7, sp, #0
 802effa:	60f8      	str	r0, [r7, #12]
 802effc:	60b9      	str	r1, [r7, #8]
 802effe:	603b      	str	r3, [r7, #0]
 802f000:	4613      	mov	r3, r2
 802f002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802f004:	e04f      	b.n	802f0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802f006:	69bb      	ldr	r3, [r7, #24]
 802f008:	f1b3 3fff 	cmp.w	r3, #4294967295
 802f00c:	d04b      	beq.n	802f0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 802f00e:	f7f3 fc93 	bl	8022938 <HAL_GetTick>
 802f012:	4602      	mov	r2, r0
 802f014:	683b      	ldr	r3, [r7, #0]
 802f016:	1ad3      	subs	r3, r2, r3
 802f018:	69ba      	ldr	r2, [r7, #24]
 802f01a:	429a      	cmp	r2, r3
 802f01c:	d302      	bcc.n	802f024 <UART_WaitOnFlagUntilTimeout+0x30>
 802f01e:	69bb      	ldr	r3, [r7, #24]
 802f020:	2b00      	cmp	r3, #0
 802f022:	d101      	bne.n	802f028 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 802f024:	2303      	movs	r3, #3
 802f026:	e04e      	b.n	802f0c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 802f028:	68fb      	ldr	r3, [r7, #12]
 802f02a:	681b      	ldr	r3, [r3, #0]
 802f02c:	681b      	ldr	r3, [r3, #0]
 802f02e:	f003 0304 	and.w	r3, r3, #4
 802f032:	2b00      	cmp	r3, #0
 802f034:	d037      	beq.n	802f0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 802f036:	68bb      	ldr	r3, [r7, #8]
 802f038:	2b80      	cmp	r3, #128	@ 0x80
 802f03a:	d034      	beq.n	802f0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 802f03c:	68bb      	ldr	r3, [r7, #8]
 802f03e:	2b40      	cmp	r3, #64	@ 0x40
 802f040:	d031      	beq.n	802f0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 802f042:	68fb      	ldr	r3, [r7, #12]
 802f044:	681b      	ldr	r3, [r3, #0]
 802f046:	69db      	ldr	r3, [r3, #28]
 802f048:	f003 0308 	and.w	r3, r3, #8
 802f04c:	2b08      	cmp	r3, #8
 802f04e:	d110      	bne.n	802f072 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 802f050:	68fb      	ldr	r3, [r7, #12]
 802f052:	681b      	ldr	r3, [r3, #0]
 802f054:	2208      	movs	r2, #8
 802f056:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 802f058:	68f8      	ldr	r0, [r7, #12]
 802f05a:	f000 f838 	bl	802f0ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 802f05e:	68fb      	ldr	r3, [r7, #12]
 802f060:	2208      	movs	r2, #8
 802f062:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 802f066:	68fb      	ldr	r3, [r7, #12]
 802f068:	2200      	movs	r2, #0
 802f06a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 802f06e:	2301      	movs	r3, #1
 802f070:	e029      	b.n	802f0c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 802f072:	68fb      	ldr	r3, [r7, #12]
 802f074:	681b      	ldr	r3, [r3, #0]
 802f076:	69db      	ldr	r3, [r3, #28]
 802f078:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 802f07c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 802f080:	d111      	bne.n	802f0a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 802f082:	68fb      	ldr	r3, [r7, #12]
 802f084:	681b      	ldr	r3, [r3, #0]
 802f086:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 802f08a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 802f08c:	68f8      	ldr	r0, [r7, #12]
 802f08e:	f000 f81e 	bl	802f0ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 802f092:	68fb      	ldr	r3, [r7, #12]
 802f094:	2220      	movs	r2, #32
 802f096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 802f09a:	68fb      	ldr	r3, [r7, #12]
 802f09c:	2200      	movs	r2, #0
 802f09e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 802f0a2:	2303      	movs	r3, #3
 802f0a4:	e00f      	b.n	802f0c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802f0a6:	68fb      	ldr	r3, [r7, #12]
 802f0a8:	681b      	ldr	r3, [r3, #0]
 802f0aa:	69da      	ldr	r2, [r3, #28]
 802f0ac:	68bb      	ldr	r3, [r7, #8]
 802f0ae:	4013      	ands	r3, r2
 802f0b0:	68ba      	ldr	r2, [r7, #8]
 802f0b2:	429a      	cmp	r2, r3
 802f0b4:	bf0c      	ite	eq
 802f0b6:	2301      	moveq	r3, #1
 802f0b8:	2300      	movne	r3, #0
 802f0ba:	b2db      	uxtb	r3, r3
 802f0bc:	461a      	mov	r2, r3
 802f0be:	79fb      	ldrb	r3, [r7, #7]
 802f0c0:	429a      	cmp	r2, r3
 802f0c2:	d0a0      	beq.n	802f006 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 802f0c4:	2300      	movs	r3, #0
}
 802f0c6:	4618      	mov	r0, r3
 802f0c8:	3710      	adds	r7, #16
 802f0ca:	46bd      	mov	sp, r7
 802f0cc:	bd80      	pop	{r7, pc}

0802f0ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 802f0ce:	b480      	push	{r7}
 802f0d0:	b095      	sub	sp, #84	@ 0x54
 802f0d2:	af00      	add	r7, sp, #0
 802f0d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 802f0d6:	687b      	ldr	r3, [r7, #4]
 802f0d8:	681b      	ldr	r3, [r3, #0]
 802f0da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802f0dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802f0de:	e853 3f00 	ldrex	r3, [r3]
 802f0e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 802f0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802f0e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 802f0ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802f0ec:	687b      	ldr	r3, [r7, #4]
 802f0ee:	681b      	ldr	r3, [r3, #0]
 802f0f0:	461a      	mov	r2, r3
 802f0f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802f0f4:	643b      	str	r3, [r7, #64]	@ 0x40
 802f0f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802f0f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 802f0fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 802f0fc:	e841 2300 	strex	r3, r2, [r1]
 802f100:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 802f102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802f104:	2b00      	cmp	r3, #0
 802f106:	d1e6      	bne.n	802f0d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 802f108:	687b      	ldr	r3, [r7, #4]
 802f10a:	681b      	ldr	r3, [r3, #0]
 802f10c:	3308      	adds	r3, #8
 802f10e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802f110:	6a3b      	ldr	r3, [r7, #32]
 802f112:	e853 3f00 	ldrex	r3, [r3]
 802f116:	61fb      	str	r3, [r7, #28]
   return(result);
 802f118:	69fb      	ldr	r3, [r7, #28]
 802f11a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 802f11e:	f023 0301 	bic.w	r3, r3, #1
 802f122:	64bb      	str	r3, [r7, #72]	@ 0x48
 802f124:	687b      	ldr	r3, [r7, #4]
 802f126:	681b      	ldr	r3, [r3, #0]
 802f128:	3308      	adds	r3, #8
 802f12a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 802f12c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 802f12e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802f130:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 802f132:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802f134:	e841 2300 	strex	r3, r2, [r1]
 802f138:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 802f13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802f13c:	2b00      	cmp	r3, #0
 802f13e:	d1e3      	bne.n	802f108 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802f140:	687b      	ldr	r3, [r7, #4]
 802f142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802f144:	2b01      	cmp	r3, #1
 802f146:	d118      	bne.n	802f17a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802f148:	687b      	ldr	r3, [r7, #4]
 802f14a:	681b      	ldr	r3, [r3, #0]
 802f14c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802f14e:	68fb      	ldr	r3, [r7, #12]
 802f150:	e853 3f00 	ldrex	r3, [r3]
 802f154:	60bb      	str	r3, [r7, #8]
   return(result);
 802f156:	68bb      	ldr	r3, [r7, #8]
 802f158:	f023 0310 	bic.w	r3, r3, #16
 802f15c:	647b      	str	r3, [r7, #68]	@ 0x44
 802f15e:	687b      	ldr	r3, [r7, #4]
 802f160:	681b      	ldr	r3, [r3, #0]
 802f162:	461a      	mov	r2, r3
 802f164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 802f166:	61bb      	str	r3, [r7, #24]
 802f168:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802f16a:	6979      	ldr	r1, [r7, #20]
 802f16c:	69ba      	ldr	r2, [r7, #24]
 802f16e:	e841 2300 	strex	r3, r2, [r1]
 802f172:	613b      	str	r3, [r7, #16]
   return(result);
 802f174:	693b      	ldr	r3, [r7, #16]
 802f176:	2b00      	cmp	r3, #0
 802f178:	d1e6      	bne.n	802f148 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 802f17a:	687b      	ldr	r3, [r7, #4]
 802f17c:	2220      	movs	r2, #32
 802f17e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802f182:	687b      	ldr	r3, [r7, #4]
 802f184:	2200      	movs	r2, #0
 802f186:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 802f188:	687b      	ldr	r3, [r7, #4]
 802f18a:	2200      	movs	r2, #0
 802f18c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 802f18e:	bf00      	nop
 802f190:	3754      	adds	r7, #84	@ 0x54
 802f192:	46bd      	mov	sp, r7
 802f194:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f198:	4770      	bx	lr

0802f19a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802f19a:	b580      	push	{r7, lr}
 802f19c:	b084      	sub	sp, #16
 802f19e:	af00      	add	r7, sp, #0
 802f1a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 802f1a2:	687b      	ldr	r3, [r7, #4]
 802f1a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 802f1a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 802f1a8:	68fb      	ldr	r3, [r7, #12]
 802f1aa:	2200      	movs	r2, #0
 802f1ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 802f1b0:	68fb      	ldr	r3, [r7, #12]
 802f1b2:	2200      	movs	r2, #0
 802f1b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 802f1b8:	68f8      	ldr	r0, [r7, #12]
 802f1ba:	f7ff fbcb 	bl	802e954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802f1be:	bf00      	nop
 802f1c0:	3710      	adds	r7, #16
 802f1c2:	46bd      	mov	sp, r7
 802f1c4:	bd80      	pop	{r7, pc}

0802f1c6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 802f1c6:	b580      	push	{r7, lr}
 802f1c8:	b088      	sub	sp, #32
 802f1ca:	af00      	add	r7, sp, #0
 802f1cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 802f1ce:	687b      	ldr	r3, [r7, #4]
 802f1d0:	681b      	ldr	r3, [r3, #0]
 802f1d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802f1d4:	68fb      	ldr	r3, [r7, #12]
 802f1d6:	e853 3f00 	ldrex	r3, [r3]
 802f1da:	60bb      	str	r3, [r7, #8]
   return(result);
 802f1dc:	68bb      	ldr	r3, [r7, #8]
 802f1de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 802f1e2:	61fb      	str	r3, [r7, #28]
 802f1e4:	687b      	ldr	r3, [r7, #4]
 802f1e6:	681b      	ldr	r3, [r3, #0]
 802f1e8:	461a      	mov	r2, r3
 802f1ea:	69fb      	ldr	r3, [r7, #28]
 802f1ec:	61bb      	str	r3, [r7, #24]
 802f1ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802f1f0:	6979      	ldr	r1, [r7, #20]
 802f1f2:	69ba      	ldr	r2, [r7, #24]
 802f1f4:	e841 2300 	strex	r3, r2, [r1]
 802f1f8:	613b      	str	r3, [r7, #16]
   return(result);
 802f1fa:	693b      	ldr	r3, [r7, #16]
 802f1fc:	2b00      	cmp	r3, #0
 802f1fe:	d1e6      	bne.n	802f1ce <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 802f200:	687b      	ldr	r3, [r7, #4]
 802f202:	2220      	movs	r2, #32
 802f204:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 802f208:	687b      	ldr	r3, [r7, #4]
 802f20a:	2200      	movs	r2, #0
 802f20c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 802f20e:	6878      	ldr	r0, [r7, #4]
 802f210:	f7ff fb96 	bl	802e940 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802f214:	bf00      	nop
 802f216:	3720      	adds	r7, #32
 802f218:	46bd      	mov	sp, r7
 802f21a:	bd80      	pop	{r7, pc}

0802f21c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 802f21c:	b480      	push	{r7}
 802f21e:	b083      	sub	sp, #12
 802f220:	af00      	add	r7, sp, #0
 802f222:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 802f224:	bf00      	nop
 802f226:	370c      	adds	r7, #12
 802f228:	46bd      	mov	sp, r7
 802f22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f22e:	4770      	bx	lr

0802f230 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 802f230:	b480      	push	{r7}
 802f232:	b083      	sub	sp, #12
 802f234:	af00      	add	r7, sp, #0
 802f236:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 802f238:	bf00      	nop
 802f23a:	370c      	adds	r7, #12
 802f23c:	46bd      	mov	sp, r7
 802f23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f242:	4770      	bx	lr

0802f244 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 802f244:	b480      	push	{r7}
 802f246:	b083      	sub	sp, #12
 802f248:	af00      	add	r7, sp, #0
 802f24a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 802f24c:	bf00      	nop
 802f24e:	370c      	adds	r7, #12
 802f250:	46bd      	mov	sp, r7
 802f252:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f256:	4770      	bx	lr

0802f258 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 802f258:	b480      	push	{r7}
 802f25a:	b085      	sub	sp, #20
 802f25c:	af00      	add	r7, sp, #0
 802f25e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 802f260:	687b      	ldr	r3, [r7, #4]
 802f262:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 802f266:	2b01      	cmp	r3, #1
 802f268:	d101      	bne.n	802f26e <HAL_UARTEx_DisableFifoMode+0x16>
 802f26a:	2302      	movs	r3, #2
 802f26c:	e027      	b.n	802f2be <HAL_UARTEx_DisableFifoMode+0x66>
 802f26e:	687b      	ldr	r3, [r7, #4]
 802f270:	2201      	movs	r2, #1
 802f272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 802f276:	687b      	ldr	r3, [r7, #4]
 802f278:	2224      	movs	r2, #36	@ 0x24
 802f27a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 802f27e:	687b      	ldr	r3, [r7, #4]
 802f280:	681b      	ldr	r3, [r3, #0]
 802f282:	681b      	ldr	r3, [r3, #0]
 802f284:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 802f286:	687b      	ldr	r3, [r7, #4]
 802f288:	681b      	ldr	r3, [r3, #0]
 802f28a:	681a      	ldr	r2, [r3, #0]
 802f28c:	687b      	ldr	r3, [r7, #4]
 802f28e:	681b      	ldr	r3, [r3, #0]
 802f290:	f022 0201 	bic.w	r2, r2, #1
 802f294:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 802f296:	68fb      	ldr	r3, [r7, #12]
 802f298:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 802f29c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 802f29e:	687b      	ldr	r3, [r7, #4]
 802f2a0:	2200      	movs	r2, #0
 802f2a2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 802f2a4:	687b      	ldr	r3, [r7, #4]
 802f2a6:	681b      	ldr	r3, [r3, #0]
 802f2a8:	68fa      	ldr	r2, [r7, #12]
 802f2aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 802f2ac:	687b      	ldr	r3, [r7, #4]
 802f2ae:	2220      	movs	r2, #32
 802f2b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 802f2b4:	687b      	ldr	r3, [r7, #4]
 802f2b6:	2200      	movs	r2, #0
 802f2b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 802f2bc:	2300      	movs	r3, #0
}
 802f2be:	4618      	mov	r0, r3
 802f2c0:	3714      	adds	r7, #20
 802f2c2:	46bd      	mov	sp, r7
 802f2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f2c8:	4770      	bx	lr

0802f2ca <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 802f2ca:	b580      	push	{r7, lr}
 802f2cc:	b084      	sub	sp, #16
 802f2ce:	af00      	add	r7, sp, #0
 802f2d0:	6078      	str	r0, [r7, #4]
 802f2d2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 802f2d4:	687b      	ldr	r3, [r7, #4]
 802f2d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 802f2da:	2b01      	cmp	r3, #1
 802f2dc:	d101      	bne.n	802f2e2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 802f2de:	2302      	movs	r3, #2
 802f2e0:	e02d      	b.n	802f33e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 802f2e2:	687b      	ldr	r3, [r7, #4]
 802f2e4:	2201      	movs	r2, #1
 802f2e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 802f2ea:	687b      	ldr	r3, [r7, #4]
 802f2ec:	2224      	movs	r2, #36	@ 0x24
 802f2ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 802f2f2:	687b      	ldr	r3, [r7, #4]
 802f2f4:	681b      	ldr	r3, [r3, #0]
 802f2f6:	681b      	ldr	r3, [r3, #0]
 802f2f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 802f2fa:	687b      	ldr	r3, [r7, #4]
 802f2fc:	681b      	ldr	r3, [r3, #0]
 802f2fe:	681a      	ldr	r2, [r3, #0]
 802f300:	687b      	ldr	r3, [r7, #4]
 802f302:	681b      	ldr	r3, [r3, #0]
 802f304:	f022 0201 	bic.w	r2, r2, #1
 802f308:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 802f30a:	687b      	ldr	r3, [r7, #4]
 802f30c:	681b      	ldr	r3, [r3, #0]
 802f30e:	689b      	ldr	r3, [r3, #8]
 802f310:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 802f314:	687b      	ldr	r3, [r7, #4]
 802f316:	681b      	ldr	r3, [r3, #0]
 802f318:	683a      	ldr	r2, [r7, #0]
 802f31a:	430a      	orrs	r2, r1
 802f31c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 802f31e:	6878      	ldr	r0, [r7, #4]
 802f320:	f000 f850 	bl	802f3c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 802f324:	687b      	ldr	r3, [r7, #4]
 802f326:	681b      	ldr	r3, [r3, #0]
 802f328:	68fa      	ldr	r2, [r7, #12]
 802f32a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 802f32c:	687b      	ldr	r3, [r7, #4]
 802f32e:	2220      	movs	r2, #32
 802f330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 802f334:	687b      	ldr	r3, [r7, #4]
 802f336:	2200      	movs	r2, #0
 802f338:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 802f33c:	2300      	movs	r3, #0
}
 802f33e:	4618      	mov	r0, r3
 802f340:	3710      	adds	r7, #16
 802f342:	46bd      	mov	sp, r7
 802f344:	bd80      	pop	{r7, pc}

0802f346 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 802f346:	b580      	push	{r7, lr}
 802f348:	b084      	sub	sp, #16
 802f34a:	af00      	add	r7, sp, #0
 802f34c:	6078      	str	r0, [r7, #4]
 802f34e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 802f350:	687b      	ldr	r3, [r7, #4]
 802f352:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 802f356:	2b01      	cmp	r3, #1
 802f358:	d101      	bne.n	802f35e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 802f35a:	2302      	movs	r3, #2
 802f35c:	e02d      	b.n	802f3ba <HAL_UARTEx_SetRxFifoThreshold+0x74>
 802f35e:	687b      	ldr	r3, [r7, #4]
 802f360:	2201      	movs	r2, #1
 802f362:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 802f366:	687b      	ldr	r3, [r7, #4]
 802f368:	2224      	movs	r2, #36	@ 0x24
 802f36a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 802f36e:	687b      	ldr	r3, [r7, #4]
 802f370:	681b      	ldr	r3, [r3, #0]
 802f372:	681b      	ldr	r3, [r3, #0]
 802f374:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 802f376:	687b      	ldr	r3, [r7, #4]
 802f378:	681b      	ldr	r3, [r3, #0]
 802f37a:	681a      	ldr	r2, [r3, #0]
 802f37c:	687b      	ldr	r3, [r7, #4]
 802f37e:	681b      	ldr	r3, [r3, #0]
 802f380:	f022 0201 	bic.w	r2, r2, #1
 802f384:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 802f386:	687b      	ldr	r3, [r7, #4]
 802f388:	681b      	ldr	r3, [r3, #0]
 802f38a:	689b      	ldr	r3, [r3, #8]
 802f38c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 802f390:	687b      	ldr	r3, [r7, #4]
 802f392:	681b      	ldr	r3, [r3, #0]
 802f394:	683a      	ldr	r2, [r7, #0]
 802f396:	430a      	orrs	r2, r1
 802f398:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 802f39a:	6878      	ldr	r0, [r7, #4]
 802f39c:	f000 f812 	bl	802f3c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 802f3a0:	687b      	ldr	r3, [r7, #4]
 802f3a2:	681b      	ldr	r3, [r3, #0]
 802f3a4:	68fa      	ldr	r2, [r7, #12]
 802f3a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 802f3a8:	687b      	ldr	r3, [r7, #4]
 802f3aa:	2220      	movs	r2, #32
 802f3ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 802f3b0:	687b      	ldr	r3, [r7, #4]
 802f3b2:	2200      	movs	r2, #0
 802f3b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 802f3b8:	2300      	movs	r3, #0
}
 802f3ba:	4618      	mov	r0, r3
 802f3bc:	3710      	adds	r7, #16
 802f3be:	46bd      	mov	sp, r7
 802f3c0:	bd80      	pop	{r7, pc}
	...

0802f3c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 802f3c4:	b480      	push	{r7}
 802f3c6:	b085      	sub	sp, #20
 802f3c8:	af00      	add	r7, sp, #0
 802f3ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 802f3cc:	687b      	ldr	r3, [r7, #4]
 802f3ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 802f3d0:	2b00      	cmp	r3, #0
 802f3d2:	d108      	bne.n	802f3e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 802f3d4:	687b      	ldr	r3, [r7, #4]
 802f3d6:	2201      	movs	r2, #1
 802f3d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 802f3dc:	687b      	ldr	r3, [r7, #4]
 802f3de:	2201      	movs	r2, #1
 802f3e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 802f3e4:	e031      	b.n	802f44a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 802f3e6:	2308      	movs	r3, #8
 802f3e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 802f3ea:	2308      	movs	r3, #8
 802f3ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 802f3ee:	687b      	ldr	r3, [r7, #4]
 802f3f0:	681b      	ldr	r3, [r3, #0]
 802f3f2:	689b      	ldr	r3, [r3, #8]
 802f3f4:	0e5b      	lsrs	r3, r3, #25
 802f3f6:	b2db      	uxtb	r3, r3
 802f3f8:	f003 0307 	and.w	r3, r3, #7
 802f3fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 802f3fe:	687b      	ldr	r3, [r7, #4]
 802f400:	681b      	ldr	r3, [r3, #0]
 802f402:	689b      	ldr	r3, [r3, #8]
 802f404:	0f5b      	lsrs	r3, r3, #29
 802f406:	b2db      	uxtb	r3, r3
 802f408:	f003 0307 	and.w	r3, r3, #7
 802f40c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 802f40e:	7bbb      	ldrb	r3, [r7, #14]
 802f410:	7b3a      	ldrb	r2, [r7, #12]
 802f412:	4911      	ldr	r1, [pc, #68]	@ (802f458 <UARTEx_SetNbDataToProcess+0x94>)
 802f414:	5c8a      	ldrb	r2, [r1, r2]
 802f416:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 802f41a:	7b3a      	ldrb	r2, [r7, #12]
 802f41c:	490f      	ldr	r1, [pc, #60]	@ (802f45c <UARTEx_SetNbDataToProcess+0x98>)
 802f41e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 802f420:	fb93 f3f2 	sdiv	r3, r3, r2
 802f424:	b29a      	uxth	r2, r3
 802f426:	687b      	ldr	r3, [r7, #4]
 802f428:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 802f42c:	7bfb      	ldrb	r3, [r7, #15]
 802f42e:	7b7a      	ldrb	r2, [r7, #13]
 802f430:	4909      	ldr	r1, [pc, #36]	@ (802f458 <UARTEx_SetNbDataToProcess+0x94>)
 802f432:	5c8a      	ldrb	r2, [r1, r2]
 802f434:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 802f438:	7b7a      	ldrb	r2, [r7, #13]
 802f43a:	4908      	ldr	r1, [pc, #32]	@ (802f45c <UARTEx_SetNbDataToProcess+0x98>)
 802f43c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 802f43e:	fb93 f3f2 	sdiv	r3, r3, r2
 802f442:	b29a      	uxth	r2, r3
 802f444:	687b      	ldr	r3, [r7, #4]
 802f446:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 802f44a:	bf00      	nop
 802f44c:	3714      	adds	r7, #20
 802f44e:	46bd      	mov	sp, r7
 802f450:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f454:	4770      	bx	lr
 802f456:	bf00      	nop
 802f458:	0803d74c 	.word	0x0803d74c
 802f45c:	0803d754 	.word	0x0803d754

0802f460 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 802f460:	b480      	push	{r7}
 802f462:	b085      	sub	sp, #20
 802f464:	af00      	add	r7, sp, #0
 802f466:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 802f468:	687b      	ldr	r3, [r7, #4]
 802f46a:	2200      	movs	r2, #0
 802f46c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 802f46e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 802f472:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 802f474:	687b      	ldr	r3, [r7, #4]
 802f476:	68fa      	ldr	r2, [r7, #12]
 802f478:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 802f47a:	2300      	movs	r3, #0
}
 802f47c:	4618      	mov	r0, r3
 802f47e:	3714      	adds	r7, #20
 802f480:	46bd      	mov	sp, r7
 802f482:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f486:	4770      	bx	lr

0802f488 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 802f488:	b480      	push	{r7}
 802f48a:	b085      	sub	sp, #20
 802f48c:	af00      	add	r7, sp, #0
 802f48e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 802f490:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 802f494:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 802f496:	687b      	ldr	r3, [r7, #4]
 802f498:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 802f49a:	68fb      	ldr	r3, [r7, #12]
 802f49c:	43db      	mvns	r3, r3
 802f49e:	401a      	ands	r2, r3
 802f4a0:	687b      	ldr	r3, [r7, #4]
 802f4a2:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 802f4a4:	2300      	movs	r3, #0
}
 802f4a6:	4618      	mov	r0, r3
 802f4a8:	3714      	adds	r7, #20
 802f4aa:	46bd      	mov	sp, r7
 802f4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f4b0:	4770      	bx	lr

0802f4b2 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 802f4b2:	b480      	push	{r7}
 802f4b4:	b083      	sub	sp, #12
 802f4b6:	af00      	add	r7, sp, #0
 802f4b8:	6078      	str	r0, [r7, #4]
 802f4ba:	460b      	mov	r3, r1
 802f4bc:	70fb      	strb	r3, [r7, #3]
  if (mode == USB_DEVICE_MODE)
 802f4be:	78fb      	ldrb	r3, [r7, #3]
 802f4c0:	2b00      	cmp	r3, #0
 802f4c2:	d106      	bne.n	802f4d2 <USB_SetCurrentMode+0x20>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 802f4c4:	687b      	ldr	r3, [r7, #4]
 802f4c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802f4c8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 802f4cc:	687b      	ldr	r3, [r7, #4]
 802f4ce:	641a      	str	r2, [r3, #64]	@ 0x40
 802f4d0:	e00b      	b.n	802f4ea <USB_SetCurrentMode+0x38>
  }
  else if (mode == USB_HOST_MODE)
 802f4d2:	78fb      	ldrb	r3, [r7, #3]
 802f4d4:	2b01      	cmp	r3, #1
 802f4d6:	d106      	bne.n	802f4e6 <USB_SetCurrentMode+0x34>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 802f4d8:	687b      	ldr	r3, [r7, #4]
 802f4da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802f4dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 802f4e0:	687b      	ldr	r3, [r7, #4]
 802f4e2:	641a      	str	r2, [r3, #64]	@ 0x40
 802f4e4:	e001      	b.n	802f4ea <USB_SetCurrentMode+0x38>
  }
  else
  {
    return HAL_ERROR;
 802f4e6:	2301      	movs	r3, #1
 802f4e8:	e000      	b.n	802f4ec <USB_SetCurrentMode+0x3a>
  }

  return HAL_OK;
 802f4ea:	2300      	movs	r3, #0
}
 802f4ec:	4618      	mov	r0, r3
 802f4ee:	370c      	adds	r7, #12
 802f4f0:	46bd      	mov	sp, r7
 802f4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802f4f6:	4770      	bx	lr

0802f4f8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 802f4f8:	b084      	sub	sp, #16
 802f4fa:	b580      	push	{r7, lr}
 802f4fc:	b084      	sub	sp, #16
 802f4fe:	af00      	add	r7, sp, #0
 802f500:	6078      	str	r0, [r7, #4]
 802f502:	f107 001c 	add.w	r0, r7, #28
 802f506:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 802f50a:	687b      	ldr	r3, [r7, #4]
 802f50c:	2201      	movs	r2, #1
 802f50e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 802f510:	687b      	ldr	r3, [r7, #4]
 802f512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 802f514:	f023 0201 	bic.w	r2, r3, #1
 802f518:	687b      	ldr	r3, [r7, #4]
 802f51a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 802f51c:	2100      	movs	r1, #0
 802f51e:	6878      	ldr	r0, [r7, #4]
 802f520:	f7ff ffc7 	bl	802f4b2 <USB_SetCurrentMode>
 802f524:	4603      	mov	r3, r0
 802f526:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 802f528:	687b      	ldr	r3, [r7, #4]
 802f52a:	2200      	movs	r2, #0
 802f52c:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 802f52e:	7bfb      	ldrb	r3, [r7, #15]
}
 802f530:	4618      	mov	r0, r3
 802f532:	3710      	adds	r7, #16
 802f534:	46bd      	mov	sp, r7
 802f536:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802f53a:	b004      	add	sp, #16
 802f53c:	4770      	bx	lr
	...

0802f540 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 802f540:	b480      	push	{r7}
 802f542:	b09f      	sub	sp, #124	@ 0x7c
 802f544:	af00      	add	r7, sp, #0
 802f546:	6078      	str	r0, [r7, #4]
 802f548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 802f54a:	2300      	movs	r3, #0
 802f54c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 802f550:	687a      	ldr	r2, [r7, #4]
 802f552:	683b      	ldr	r3, [r7, #0]
 802f554:	781b      	ldrb	r3, [r3, #0]
 802f556:	009b      	lsls	r3, r3, #2
 802f558:	4413      	add	r3, r2
 802f55a:	681a      	ldr	r2, [r3, #0]
 802f55c:	4ba0      	ldr	r3, [pc, #640]	@ (802f7e0 <USB_ActivateEndpoint+0x2a0>)
 802f55e:	4013      	ands	r3, r2
 802f560:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 802f562:	683b      	ldr	r3, [r7, #0]
 802f564:	78db      	ldrb	r3, [r3, #3]
 802f566:	2b03      	cmp	r3, #3
 802f568:	d819      	bhi.n	802f59e <USB_ActivateEndpoint+0x5e>
 802f56a:	a201      	add	r2, pc, #4	@ (adr r2, 802f570 <USB_ActivateEndpoint+0x30>)
 802f56c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802f570:	0802f581 	.word	0x0802f581
 802f574:	0802f595 	.word	0x0802f595
 802f578:	0802f5a7 	.word	0x0802f5a7
 802f57c:	0802f58b 	.word	0x0802f58b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 802f580:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 802f582:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 802f586:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 802f588:	e00e      	b.n	802f5a8 <USB_ActivateEndpoint+0x68>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 802f58a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 802f58c:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 802f590:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 802f592:	e009      	b.n	802f5a8 <USB_ActivateEndpoint+0x68>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 802f594:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 802f596:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 802f59a:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 802f59c:	e004      	b.n	802f5a8 <USB_ActivateEndpoint+0x68>

    default:
      ret = HAL_ERROR;
 802f59e:	2301      	movs	r3, #1
 802f5a0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      break;
 802f5a4:	e000      	b.n	802f5a8 <USB_ActivateEndpoint+0x68>
      break;
 802f5a6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 802f5a8:	687a      	ldr	r2, [r7, #4]
 802f5aa:	683b      	ldr	r3, [r7, #0]
 802f5ac:	781b      	ldrb	r3, [r3, #0]
 802f5ae:	009b      	lsls	r3, r3, #2
 802f5b0:	441a      	add	r2, r3
 802f5b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 802f5b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802f5b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f5bc:	6013      	str	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 802f5be:	687a      	ldr	r2, [r7, #4]
 802f5c0:	683b      	ldr	r3, [r7, #0]
 802f5c2:	781b      	ldrb	r3, [r3, #0]
 802f5c4:	009b      	lsls	r3, r3, #2
 802f5c6:	4413      	add	r3, r2
 802f5c8:	681a      	ldr	r2, [r3, #0]
 802f5ca:	4b86      	ldr	r3, [pc, #536]	@ (802f7e4 <USB_ActivateEndpoint+0x2a4>)
 802f5cc:	4013      	ands	r3, r2
 802f5ce:	683a      	ldr	r2, [r7, #0]
 802f5d0:	7812      	ldrb	r2, [r2, #0]
 802f5d2:	4313      	orrs	r3, r2
 802f5d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 802f5d6:	687a      	ldr	r2, [r7, #4]
 802f5d8:	683b      	ldr	r3, [r7, #0]
 802f5da:	781b      	ldrb	r3, [r3, #0]
 802f5dc:	009b      	lsls	r3, r3, #2
 802f5de:	441a      	add	r2, r3
 802f5e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 802f5e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802f5e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f5ea:	6013      	str	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 802f5ec:	683b      	ldr	r3, [r7, #0]
 802f5ee:	7b1b      	ldrb	r3, [r3, #12]
 802f5f0:	2b00      	cmp	r3, #0
 802f5f2:	f040 8177 	bne.w	802f8e4 <USB_ActivateEndpoint+0x3a4>
  {
    if (ep->is_in != 0U)
 802f5f6:	683b      	ldr	r3, [r7, #0]
 802f5f8:	785b      	ldrb	r3, [r3, #1]
 802f5fa:	2b00      	cmp	r3, #0
 802f5fc:	d079      	beq.n	802f6f2 <USB_ActivateEndpoint+0x1b2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 802f5fe:	683b      	ldr	r3, [r7, #0]
 802f600:	781b      	ldrb	r3, [r3, #0]
 802f602:	00db      	lsls	r3, r3, #3
 802f604:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f608:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f60c:	681a      	ldr	r2, [r3, #0]
 802f60e:	683b      	ldr	r3, [r7, #0]
 802f610:	781b      	ldrb	r3, [r3, #0]
 802f612:	00db      	lsls	r3, r3, #3
 802f614:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f618:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f61c:	0c12      	lsrs	r2, r2, #16
 802f61e:	0412      	lsls	r2, r2, #16
 802f620:	601a      	str	r2, [r3, #0]
 802f622:	683b      	ldr	r3, [r7, #0]
 802f624:	781b      	ldrb	r3, [r3, #0]
 802f626:	00db      	lsls	r3, r3, #3
 802f628:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f62c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f630:	6819      	ldr	r1, [r3, #0]
 802f632:	683b      	ldr	r3, [r7, #0]
 802f634:	88db      	ldrh	r3, [r3, #6]
 802f636:	089b      	lsrs	r3, r3, #2
 802f638:	b29b      	uxth	r3, r3
 802f63a:	009a      	lsls	r2, r3, #2
 802f63c:	683b      	ldr	r3, [r7, #0]
 802f63e:	781b      	ldrb	r3, [r3, #0]
 802f640:	00db      	lsls	r3, r3, #3
 802f642:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f646:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f64a:	430a      	orrs	r2, r1
 802f64c:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 802f64e:	687a      	ldr	r2, [r7, #4]
 802f650:	683b      	ldr	r3, [r7, #0]
 802f652:	781b      	ldrb	r3, [r3, #0]
 802f654:	009b      	lsls	r3, r3, #2
 802f656:	4413      	add	r3, r2
 802f658:	681b      	ldr	r3, [r3, #0]
 802f65a:	61bb      	str	r3, [r7, #24]
 802f65c:	69bb      	ldr	r3, [r7, #24]
 802f65e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802f662:	2b00      	cmp	r3, #0
 802f664:	d013      	beq.n	802f68e <USB_ActivateEndpoint+0x14e>
 802f666:	687a      	ldr	r2, [r7, #4]
 802f668:	683b      	ldr	r3, [r7, #0]
 802f66a:	781b      	ldrb	r3, [r3, #0]
 802f66c:	009b      	lsls	r3, r3, #2
 802f66e:	4413      	add	r3, r2
 802f670:	681a      	ldr	r2, [r3, #0]
 802f672:	4b5c      	ldr	r3, [pc, #368]	@ (802f7e4 <USB_ActivateEndpoint+0x2a4>)
 802f674:	4013      	ands	r3, r2
 802f676:	617b      	str	r3, [r7, #20]
 802f678:	687a      	ldr	r2, [r7, #4]
 802f67a:	683b      	ldr	r3, [r7, #0]
 802f67c:	781b      	ldrb	r3, [r3, #0]
 802f67e:	009b      	lsls	r3, r3, #2
 802f680:	441a      	add	r2, r3
 802f682:	697b      	ldr	r3, [r7, #20]
 802f684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802f688:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 802f68c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 802f68e:	683b      	ldr	r3, [r7, #0]
 802f690:	78db      	ldrb	r3, [r3, #3]
 802f692:	2b01      	cmp	r3, #1
 802f694:	d018      	beq.n	802f6c8 <USB_ActivateEndpoint+0x188>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 802f696:	687a      	ldr	r2, [r7, #4]
 802f698:	683b      	ldr	r3, [r7, #0]
 802f69a:	781b      	ldrb	r3, [r3, #0]
 802f69c:	009b      	lsls	r3, r3, #2
 802f69e:	4413      	add	r3, r2
 802f6a0:	681a      	ldr	r2, [r3, #0]
 802f6a2:	4b51      	ldr	r3, [pc, #324]	@ (802f7e8 <USB_ActivateEndpoint+0x2a8>)
 802f6a4:	4013      	ands	r3, r2
 802f6a6:	60fb      	str	r3, [r7, #12]
 802f6a8:	68fb      	ldr	r3, [r7, #12]
 802f6aa:	f083 0320 	eor.w	r3, r3, #32
 802f6ae:	60fb      	str	r3, [r7, #12]
 802f6b0:	687a      	ldr	r2, [r7, #4]
 802f6b2:	683b      	ldr	r3, [r7, #0]
 802f6b4:	781b      	ldrb	r3, [r3, #0]
 802f6b6:	009b      	lsls	r3, r3, #2
 802f6b8:	441a      	add	r2, r3
 802f6ba:	68fb      	ldr	r3, [r7, #12]
 802f6bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802f6c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f6c4:	6013      	str	r3, [r2, #0]
 802f6c6:	e28c      	b.n	802fbe2 <USB_ActivateEndpoint+0x6a2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 802f6c8:	687a      	ldr	r2, [r7, #4]
 802f6ca:	683b      	ldr	r3, [r7, #0]
 802f6cc:	781b      	ldrb	r3, [r3, #0]
 802f6ce:	009b      	lsls	r3, r3, #2
 802f6d0:	4413      	add	r3, r2
 802f6d2:	681a      	ldr	r2, [r3, #0]
 802f6d4:	4b44      	ldr	r3, [pc, #272]	@ (802f7e8 <USB_ActivateEndpoint+0x2a8>)
 802f6d6:	4013      	ands	r3, r2
 802f6d8:	613b      	str	r3, [r7, #16]
 802f6da:	687a      	ldr	r2, [r7, #4]
 802f6dc:	683b      	ldr	r3, [r7, #0]
 802f6de:	781b      	ldrb	r3, [r3, #0]
 802f6e0:	009b      	lsls	r3, r3, #2
 802f6e2:	441a      	add	r2, r3
 802f6e4:	693b      	ldr	r3, [r7, #16]
 802f6e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802f6ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f6ee:	6013      	str	r3, [r2, #0]
 802f6f0:	e277      	b.n	802fbe2 <USB_ActivateEndpoint+0x6a2>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 802f6f2:	683b      	ldr	r3, [r7, #0]
 802f6f4:	781b      	ldrb	r3, [r3, #0]
 802f6f6:	00db      	lsls	r3, r3, #3
 802f6f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f6fc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f700:	685a      	ldr	r2, [r3, #4]
 802f702:	683b      	ldr	r3, [r7, #0]
 802f704:	781b      	ldrb	r3, [r3, #0]
 802f706:	00db      	lsls	r3, r3, #3
 802f708:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f70c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f710:	0c12      	lsrs	r2, r2, #16
 802f712:	0412      	lsls	r2, r2, #16
 802f714:	605a      	str	r2, [r3, #4]
 802f716:	683b      	ldr	r3, [r7, #0]
 802f718:	781b      	ldrb	r3, [r3, #0]
 802f71a:	00db      	lsls	r3, r3, #3
 802f71c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f720:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f724:	6859      	ldr	r1, [r3, #4]
 802f726:	683b      	ldr	r3, [r7, #0]
 802f728:	88db      	ldrh	r3, [r3, #6]
 802f72a:	089b      	lsrs	r3, r3, #2
 802f72c:	b29b      	uxth	r3, r3
 802f72e:	009a      	lsls	r2, r3, #2
 802f730:	683b      	ldr	r3, [r7, #0]
 802f732:	781b      	ldrb	r3, [r3, #0]
 802f734:	00db      	lsls	r3, r3, #3
 802f736:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f73a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f73e:	430a      	orrs	r2, r1
 802f740:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 802f742:	683b      	ldr	r3, [r7, #0]
 802f744:	781b      	ldrb	r3, [r3, #0]
 802f746:	00db      	lsls	r3, r3, #3
 802f748:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f74c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f750:	685a      	ldr	r2, [r3, #4]
 802f752:	683b      	ldr	r3, [r7, #0]
 802f754:	781b      	ldrb	r3, [r3, #0]
 802f756:	00db      	lsls	r3, r3, #3
 802f758:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f75c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f760:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 802f764:	605a      	str	r2, [r3, #4]
 802f766:	683b      	ldr	r3, [r7, #0]
 802f768:	691b      	ldr	r3, [r3, #16]
 802f76a:	2b00      	cmp	r3, #0
 802f76c:	d112      	bne.n	802f794 <USB_ActivateEndpoint+0x254>
 802f76e:	683b      	ldr	r3, [r7, #0]
 802f770:	781b      	ldrb	r3, [r3, #0]
 802f772:	00db      	lsls	r3, r3, #3
 802f774:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f778:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f77c:	685a      	ldr	r2, [r3, #4]
 802f77e:	683b      	ldr	r3, [r7, #0]
 802f780:	781b      	ldrb	r3, [r3, #0]
 802f782:	00db      	lsls	r3, r3, #3
 802f784:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f788:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f78c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 802f790:	605a      	str	r2, [r3, #4]
 802f792:	e04d      	b.n	802f830 <USB_ActivateEndpoint+0x2f0>
 802f794:	683b      	ldr	r3, [r7, #0]
 802f796:	691b      	ldr	r3, [r3, #16]
 802f798:	2b3e      	cmp	r3, #62	@ 0x3e
 802f79a:	d827      	bhi.n	802f7ec <USB_ActivateEndpoint+0x2ac>
 802f79c:	683b      	ldr	r3, [r7, #0]
 802f79e:	691b      	ldr	r3, [r3, #16]
 802f7a0:	085b      	lsrs	r3, r3, #1
 802f7a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 802f7a4:	683b      	ldr	r3, [r7, #0]
 802f7a6:	691b      	ldr	r3, [r3, #16]
 802f7a8:	f003 0301 	and.w	r3, r3, #1
 802f7ac:	2b00      	cmp	r3, #0
 802f7ae:	d002      	beq.n	802f7b6 <USB_ActivateEndpoint+0x276>
 802f7b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 802f7b2:	3301      	adds	r3, #1
 802f7b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 802f7b6:	683b      	ldr	r3, [r7, #0]
 802f7b8:	781b      	ldrb	r3, [r3, #0]
 802f7ba:	00db      	lsls	r3, r3, #3
 802f7bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f7c0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f7c4:	6859      	ldr	r1, [r3, #4]
 802f7c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 802f7c8:	069a      	lsls	r2, r3, #26
 802f7ca:	683b      	ldr	r3, [r7, #0]
 802f7cc:	781b      	ldrb	r3, [r3, #0]
 802f7ce:	00db      	lsls	r3, r3, #3
 802f7d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f7d4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f7d8:	430a      	orrs	r2, r1
 802f7da:	605a      	str	r2, [r3, #4]
 802f7dc:	e028      	b.n	802f830 <USB_ActivateEndpoint+0x2f0>
 802f7de:	bf00      	nop
 802f7e0:	07ff898f 	.word	0x07ff898f
 802f7e4:	07ff8f8f 	.word	0x07ff8f8f
 802f7e8:	07ff8fbf 	.word	0x07ff8fbf
 802f7ec:	683b      	ldr	r3, [r7, #0]
 802f7ee:	691b      	ldr	r3, [r3, #16]
 802f7f0:	095b      	lsrs	r3, r3, #5
 802f7f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 802f7f4:	683b      	ldr	r3, [r7, #0]
 802f7f6:	691b      	ldr	r3, [r3, #16]
 802f7f8:	f003 031f 	and.w	r3, r3, #31
 802f7fc:	2b00      	cmp	r3, #0
 802f7fe:	d102      	bne.n	802f806 <USB_ActivateEndpoint+0x2c6>
 802f800:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 802f802:	3b01      	subs	r3, #1
 802f804:	66fb      	str	r3, [r7, #108]	@ 0x6c
 802f806:	683b      	ldr	r3, [r7, #0]
 802f808:	781b      	ldrb	r3, [r3, #0]
 802f80a:	00db      	lsls	r3, r3, #3
 802f80c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f810:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f814:	685a      	ldr	r2, [r3, #4]
 802f816:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 802f818:	069b      	lsls	r3, r3, #26
 802f81a:	431a      	orrs	r2, r3
 802f81c:	683b      	ldr	r3, [r7, #0]
 802f81e:	781b      	ldrb	r3, [r3, #0]
 802f820:	00db      	lsls	r3, r3, #3
 802f822:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f826:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f82a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 802f82e:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 802f830:	687a      	ldr	r2, [r7, #4]
 802f832:	683b      	ldr	r3, [r7, #0]
 802f834:	781b      	ldrb	r3, [r3, #0]
 802f836:	009b      	lsls	r3, r3, #2
 802f838:	4413      	add	r3, r2
 802f83a:	681b      	ldr	r3, [r3, #0]
 802f83c:	62bb      	str	r3, [r7, #40]	@ 0x28
 802f83e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802f840:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802f844:	2b00      	cmp	r3, #0
 802f846:	d013      	beq.n	802f870 <USB_ActivateEndpoint+0x330>
 802f848:	687a      	ldr	r2, [r7, #4]
 802f84a:	683b      	ldr	r3, [r7, #0]
 802f84c:	781b      	ldrb	r3, [r3, #0]
 802f84e:	009b      	lsls	r3, r3, #2
 802f850:	4413      	add	r3, r2
 802f852:	681a      	ldr	r2, [r3, #0]
 802f854:	4b9c      	ldr	r3, [pc, #624]	@ (802fac8 <USB_ActivateEndpoint+0x588>)
 802f856:	4013      	ands	r3, r2
 802f858:	627b      	str	r3, [r7, #36]	@ 0x24
 802f85a:	687a      	ldr	r2, [r7, #4]
 802f85c:	683b      	ldr	r3, [r7, #0]
 802f85e:	781b      	ldrb	r3, [r3, #0]
 802f860:	009b      	lsls	r3, r3, #2
 802f862:	441a      	add	r2, r3
 802f864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802f866:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802f86a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f86e:	6013      	str	r3, [r2, #0]

      if (ep->num == 0U)
 802f870:	683b      	ldr	r3, [r7, #0]
 802f872:	781b      	ldrb	r3, [r3, #0]
 802f874:	2b00      	cmp	r3, #0
 802f876:	d11c      	bne.n	802f8b2 <USB_ActivateEndpoint+0x372>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 802f878:	687a      	ldr	r2, [r7, #4]
 802f87a:	683b      	ldr	r3, [r7, #0]
 802f87c:	781b      	ldrb	r3, [r3, #0]
 802f87e:	009b      	lsls	r3, r3, #2
 802f880:	4413      	add	r3, r2
 802f882:	681a      	ldr	r2, [r3, #0]
 802f884:	4b91      	ldr	r3, [pc, #580]	@ (802facc <USB_ActivateEndpoint+0x58c>)
 802f886:	4013      	ands	r3, r2
 802f888:	61fb      	str	r3, [r7, #28]
 802f88a:	69fb      	ldr	r3, [r7, #28]
 802f88c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 802f890:	61fb      	str	r3, [r7, #28]
 802f892:	69fb      	ldr	r3, [r7, #28]
 802f894:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 802f898:	61fb      	str	r3, [r7, #28]
 802f89a:	687a      	ldr	r2, [r7, #4]
 802f89c:	683b      	ldr	r3, [r7, #0]
 802f89e:	781b      	ldrb	r3, [r3, #0]
 802f8a0:	009b      	lsls	r3, r3, #2
 802f8a2:	441a      	add	r2, r3
 802f8a4:	69fb      	ldr	r3, [r7, #28]
 802f8a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802f8aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f8ae:	6013      	str	r3, [r2, #0]
 802f8b0:	e197      	b.n	802fbe2 <USB_ActivateEndpoint+0x6a2>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 802f8b2:	687a      	ldr	r2, [r7, #4]
 802f8b4:	683b      	ldr	r3, [r7, #0]
 802f8b6:	781b      	ldrb	r3, [r3, #0]
 802f8b8:	009b      	lsls	r3, r3, #2
 802f8ba:	4413      	add	r3, r2
 802f8bc:	681a      	ldr	r2, [r3, #0]
 802f8be:	4b83      	ldr	r3, [pc, #524]	@ (802facc <USB_ActivateEndpoint+0x58c>)
 802f8c0:	4013      	ands	r3, r2
 802f8c2:	623b      	str	r3, [r7, #32]
 802f8c4:	6a3b      	ldr	r3, [r7, #32]
 802f8c6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 802f8ca:	623b      	str	r3, [r7, #32]
 802f8cc:	687a      	ldr	r2, [r7, #4]
 802f8ce:	683b      	ldr	r3, [r7, #0]
 802f8d0:	781b      	ldrb	r3, [r3, #0]
 802f8d2:	009b      	lsls	r3, r3, #2
 802f8d4:	441a      	add	r2, r3
 802f8d6:	6a3b      	ldr	r3, [r7, #32]
 802f8d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802f8dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f8e0:	6013      	str	r3, [r2, #0]
 802f8e2:	e17e      	b.n	802fbe2 <USB_ActivateEndpoint+0x6a2>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 802f8e4:	683b      	ldr	r3, [r7, #0]
 802f8e6:	78db      	ldrb	r3, [r3, #3]
 802f8e8:	2b02      	cmp	r3, #2
 802f8ea:	d114      	bne.n	802f916 <USB_ActivateEndpoint+0x3d6>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 802f8ec:	687a      	ldr	r2, [r7, #4]
 802f8ee:	683b      	ldr	r3, [r7, #0]
 802f8f0:	781b      	ldrb	r3, [r3, #0]
 802f8f2:	009b      	lsls	r3, r3, #2
 802f8f4:	4413      	add	r3, r2
 802f8f6:	681a      	ldr	r2, [r3, #0]
 802f8f8:	4b73      	ldr	r3, [pc, #460]	@ (802fac8 <USB_ActivateEndpoint+0x588>)
 802f8fa:	4013      	ands	r3, r2
 802f8fc:	663b      	str	r3, [r7, #96]	@ 0x60
 802f8fe:	687a      	ldr	r2, [r7, #4]
 802f900:	683b      	ldr	r3, [r7, #0]
 802f902:	781b      	ldrb	r3, [r3, #0]
 802f904:	009b      	lsls	r3, r3, #2
 802f906:	441a      	add	r2, r3
 802f908:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 802f90a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 802f90e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f912:	6013      	str	r3, [r2, #0]
 802f914:	e013      	b.n	802f93e <USB_ActivateEndpoint+0x3fe>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 802f916:	687a      	ldr	r2, [r7, #4]
 802f918:	683b      	ldr	r3, [r7, #0]
 802f91a:	781b      	ldrb	r3, [r3, #0]
 802f91c:	009b      	lsls	r3, r3, #2
 802f91e:	4413      	add	r3, r2
 802f920:	681a      	ldr	r2, [r3, #0]
 802f922:	4b6b      	ldr	r3, [pc, #428]	@ (802fad0 <USB_ActivateEndpoint+0x590>)
 802f924:	4013      	ands	r3, r2
 802f926:	667b      	str	r3, [r7, #100]	@ 0x64
 802f928:	687a      	ldr	r2, [r7, #4]
 802f92a:	683b      	ldr	r3, [r7, #0]
 802f92c:	781b      	ldrb	r3, [r3, #0]
 802f92e:	009b      	lsls	r3, r3, #2
 802f930:	441a      	add	r2, r3
 802f932:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802f934:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802f938:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802f93c:	6013      	str	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 802f93e:	683b      	ldr	r3, [r7, #0]
 802f940:	781b      	ldrb	r3, [r3, #0]
 802f942:	00db      	lsls	r3, r3, #3
 802f944:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f948:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f94c:	681a      	ldr	r2, [r3, #0]
 802f94e:	683b      	ldr	r3, [r7, #0]
 802f950:	781b      	ldrb	r3, [r3, #0]
 802f952:	00db      	lsls	r3, r3, #3
 802f954:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f958:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f95c:	0c12      	lsrs	r2, r2, #16
 802f95e:	0412      	lsls	r2, r2, #16
 802f960:	601a      	str	r2, [r3, #0]
 802f962:	683b      	ldr	r3, [r7, #0]
 802f964:	781b      	ldrb	r3, [r3, #0]
 802f966:	00db      	lsls	r3, r3, #3
 802f968:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f96c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f970:	6819      	ldr	r1, [r3, #0]
 802f972:	683b      	ldr	r3, [r7, #0]
 802f974:	891b      	ldrh	r3, [r3, #8]
 802f976:	089b      	lsrs	r3, r3, #2
 802f978:	b29b      	uxth	r3, r3
 802f97a:	009a      	lsls	r2, r3, #2
 802f97c:	683b      	ldr	r3, [r7, #0]
 802f97e:	781b      	ldrb	r3, [r3, #0]
 802f980:	00db      	lsls	r3, r3, #3
 802f982:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f986:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f98a:	430a      	orrs	r2, r1
 802f98c:	601a      	str	r2, [r3, #0]
 802f98e:	683b      	ldr	r3, [r7, #0]
 802f990:	781b      	ldrb	r3, [r3, #0]
 802f992:	00db      	lsls	r3, r3, #3
 802f994:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f998:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f99c:	685a      	ldr	r2, [r3, #4]
 802f99e:	683b      	ldr	r3, [r7, #0]
 802f9a0:	781b      	ldrb	r3, [r3, #0]
 802f9a2:	00db      	lsls	r3, r3, #3
 802f9a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f9a8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f9ac:	0c12      	lsrs	r2, r2, #16
 802f9ae:	0412      	lsls	r2, r2, #16
 802f9b0:	605a      	str	r2, [r3, #4]
 802f9b2:	683b      	ldr	r3, [r7, #0]
 802f9b4:	781b      	ldrb	r3, [r3, #0]
 802f9b6:	00db      	lsls	r3, r3, #3
 802f9b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f9bc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f9c0:	6859      	ldr	r1, [r3, #4]
 802f9c2:	683b      	ldr	r3, [r7, #0]
 802f9c4:	895b      	ldrh	r3, [r3, #10]
 802f9c6:	089b      	lsrs	r3, r3, #2
 802f9c8:	b29b      	uxth	r3, r3
 802f9ca:	009a      	lsls	r2, r3, #2
 802f9cc:	683b      	ldr	r3, [r7, #0]
 802f9ce:	781b      	ldrb	r3, [r3, #0]
 802f9d0:	00db      	lsls	r3, r3, #3
 802f9d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802f9d6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802f9da:	430a      	orrs	r2, r1
 802f9dc:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 802f9de:	683b      	ldr	r3, [r7, #0]
 802f9e0:	785b      	ldrb	r3, [r3, #1]
 802f9e2:	2b00      	cmp	r3, #0
 802f9e4:	d178      	bne.n	802fad8 <USB_ActivateEndpoint+0x598>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 802f9e6:	687a      	ldr	r2, [r7, #4]
 802f9e8:	683b      	ldr	r3, [r7, #0]
 802f9ea:	781b      	ldrb	r3, [r3, #0]
 802f9ec:	009b      	lsls	r3, r3, #2
 802f9ee:	4413      	add	r3, r2
 802f9f0:	681b      	ldr	r3, [r3, #0]
 802f9f2:	643b      	str	r3, [r7, #64]	@ 0x40
 802f9f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802f9f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802f9fa:	2b00      	cmp	r3, #0
 802f9fc:	d013      	beq.n	802fa26 <USB_ActivateEndpoint+0x4e6>
 802f9fe:	687a      	ldr	r2, [r7, #4]
 802fa00:	683b      	ldr	r3, [r7, #0]
 802fa02:	781b      	ldrb	r3, [r3, #0]
 802fa04:	009b      	lsls	r3, r3, #2
 802fa06:	4413      	add	r3, r2
 802fa08:	681a      	ldr	r2, [r3, #0]
 802fa0a:	4b2f      	ldr	r3, [pc, #188]	@ (802fac8 <USB_ActivateEndpoint+0x588>)
 802fa0c:	4013      	ands	r3, r2
 802fa0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 802fa10:	687a      	ldr	r2, [r7, #4]
 802fa12:	683b      	ldr	r3, [r7, #0]
 802fa14:	781b      	ldrb	r3, [r3, #0]
 802fa16:	009b      	lsls	r3, r3, #2
 802fa18:	441a      	add	r2, r3
 802fa1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802fa1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802fa20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fa24:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 802fa26:	687a      	ldr	r2, [r7, #4]
 802fa28:	683b      	ldr	r3, [r7, #0]
 802fa2a:	781b      	ldrb	r3, [r3, #0]
 802fa2c:	009b      	lsls	r3, r3, #2
 802fa2e:	4413      	add	r3, r2
 802fa30:	681b      	ldr	r3, [r3, #0]
 802fa32:	63bb      	str	r3, [r7, #56]	@ 0x38
 802fa34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802fa36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802fa3a:	2b00      	cmp	r3, #0
 802fa3c:	d013      	beq.n	802fa66 <USB_ActivateEndpoint+0x526>
 802fa3e:	687a      	ldr	r2, [r7, #4]
 802fa40:	683b      	ldr	r3, [r7, #0]
 802fa42:	781b      	ldrb	r3, [r3, #0]
 802fa44:	009b      	lsls	r3, r3, #2
 802fa46:	4413      	add	r3, r2
 802fa48:	681a      	ldr	r2, [r3, #0]
 802fa4a:	4b1f      	ldr	r3, [pc, #124]	@ (802fac8 <USB_ActivateEndpoint+0x588>)
 802fa4c:	4013      	ands	r3, r2
 802fa4e:	637b      	str	r3, [r7, #52]	@ 0x34
 802fa50:	687a      	ldr	r2, [r7, #4]
 802fa52:	683b      	ldr	r3, [r7, #0]
 802fa54:	781b      	ldrb	r3, [r3, #0]
 802fa56:	009b      	lsls	r3, r3, #2
 802fa58:	441a      	add	r2, r3
 802fa5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802fa5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fa60:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 802fa64:	6013      	str	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 802fa66:	687a      	ldr	r2, [r7, #4]
 802fa68:	683b      	ldr	r3, [r7, #0]
 802fa6a:	781b      	ldrb	r3, [r3, #0]
 802fa6c:	009b      	lsls	r3, r3, #2
 802fa6e:	4413      	add	r3, r2
 802fa70:	681a      	ldr	r2, [r3, #0]
 802fa72:	4b16      	ldr	r3, [pc, #88]	@ (802facc <USB_ActivateEndpoint+0x58c>)
 802fa74:	4013      	ands	r3, r2
 802fa76:	633b      	str	r3, [r7, #48]	@ 0x30
 802fa78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802fa7a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 802fa7e:	633b      	str	r3, [r7, #48]	@ 0x30
 802fa80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802fa82:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 802fa86:	633b      	str	r3, [r7, #48]	@ 0x30
 802fa88:	687a      	ldr	r2, [r7, #4]
 802fa8a:	683b      	ldr	r3, [r7, #0]
 802fa8c:	781b      	ldrb	r3, [r3, #0]
 802fa8e:	009b      	lsls	r3, r3, #2
 802fa90:	441a      	add	r2, r3
 802fa92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802fa94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fa98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fa9c:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 802fa9e:	687a      	ldr	r2, [r7, #4]
 802faa0:	683b      	ldr	r3, [r7, #0]
 802faa2:	781b      	ldrb	r3, [r3, #0]
 802faa4:	009b      	lsls	r3, r3, #2
 802faa6:	4413      	add	r3, r2
 802faa8:	681a      	ldr	r2, [r3, #0]
 802faaa:	4b0a      	ldr	r3, [pc, #40]	@ (802fad4 <USB_ActivateEndpoint+0x594>)
 802faac:	4013      	ands	r3, r2
 802faae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 802fab0:	687a      	ldr	r2, [r7, #4]
 802fab2:	683b      	ldr	r3, [r7, #0]
 802fab4:	781b      	ldrb	r3, [r3, #0]
 802fab6:	009b      	lsls	r3, r3, #2
 802fab8:	441a      	add	r2, r3
 802faba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802fabc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fac0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fac4:	6013      	str	r3, [r2, #0]
 802fac6:	e08c      	b.n	802fbe2 <USB_ActivateEndpoint+0x6a2>
 802fac8:	07ff8f8f 	.word	0x07ff8f8f
 802facc:	07ffbf8f 	.word	0x07ffbf8f
 802fad0:	07ff8e8f 	.word	0x07ff8e8f
 802fad4:	07ff8fbf 	.word	0x07ff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 802fad8:	687a      	ldr	r2, [r7, #4]
 802fada:	683b      	ldr	r3, [r7, #0]
 802fadc:	781b      	ldrb	r3, [r3, #0]
 802fade:	009b      	lsls	r3, r3, #2
 802fae0:	4413      	add	r3, r2
 802fae2:	681b      	ldr	r3, [r3, #0]
 802fae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 802fae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 802fae8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802faec:	2b00      	cmp	r3, #0
 802faee:	d013      	beq.n	802fb18 <USB_ActivateEndpoint+0x5d8>
 802faf0:	687a      	ldr	r2, [r7, #4]
 802faf2:	683b      	ldr	r3, [r7, #0]
 802faf4:	781b      	ldrb	r3, [r3, #0]
 802faf6:	009b      	lsls	r3, r3, #2
 802faf8:	4413      	add	r3, r2
 802fafa:	681a      	ldr	r2, [r3, #0]
 802fafc:	4b3d      	ldr	r3, [pc, #244]	@ (802fbf4 <USB_ActivateEndpoint+0x6b4>)
 802fafe:	4013      	ands	r3, r2
 802fb00:	65bb      	str	r3, [r7, #88]	@ 0x58
 802fb02:	687a      	ldr	r2, [r7, #4]
 802fb04:	683b      	ldr	r3, [r7, #0]
 802fb06:	781b      	ldrb	r3, [r3, #0]
 802fb08:	009b      	lsls	r3, r3, #2
 802fb0a:	441a      	add	r2, r3
 802fb0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 802fb0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802fb12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fb16:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 802fb18:	687a      	ldr	r2, [r7, #4]
 802fb1a:	683b      	ldr	r3, [r7, #0]
 802fb1c:	781b      	ldrb	r3, [r3, #0]
 802fb1e:	009b      	lsls	r3, r3, #2
 802fb20:	4413      	add	r3, r2
 802fb22:	681b      	ldr	r3, [r3, #0]
 802fb24:	657b      	str	r3, [r7, #84]	@ 0x54
 802fb26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802fb28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802fb2c:	2b00      	cmp	r3, #0
 802fb2e:	d013      	beq.n	802fb58 <USB_ActivateEndpoint+0x618>
 802fb30:	687a      	ldr	r2, [r7, #4]
 802fb32:	683b      	ldr	r3, [r7, #0]
 802fb34:	781b      	ldrb	r3, [r3, #0]
 802fb36:	009b      	lsls	r3, r3, #2
 802fb38:	4413      	add	r3, r2
 802fb3a:	681a      	ldr	r2, [r3, #0]
 802fb3c:	4b2d      	ldr	r3, [pc, #180]	@ (802fbf4 <USB_ActivateEndpoint+0x6b4>)
 802fb3e:	4013      	ands	r3, r2
 802fb40:	653b      	str	r3, [r7, #80]	@ 0x50
 802fb42:	687a      	ldr	r2, [r7, #4]
 802fb44:	683b      	ldr	r3, [r7, #0]
 802fb46:	781b      	ldrb	r3, [r3, #0]
 802fb48:	009b      	lsls	r3, r3, #2
 802fb4a:	441a      	add	r2, r3
 802fb4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 802fb4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fb52:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 802fb56:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 802fb58:	683b      	ldr	r3, [r7, #0]
 802fb5a:	78db      	ldrb	r3, [r3, #3]
 802fb5c:	2b01      	cmp	r3, #1
 802fb5e:	d018      	beq.n	802fb92 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 802fb60:	687a      	ldr	r2, [r7, #4]
 802fb62:	683b      	ldr	r3, [r7, #0]
 802fb64:	781b      	ldrb	r3, [r3, #0]
 802fb66:	009b      	lsls	r3, r3, #2
 802fb68:	4413      	add	r3, r2
 802fb6a:	681a      	ldr	r2, [r3, #0]
 802fb6c:	4b22      	ldr	r3, [pc, #136]	@ (802fbf8 <USB_ActivateEndpoint+0x6b8>)
 802fb6e:	4013      	ands	r3, r2
 802fb70:	64bb      	str	r3, [r7, #72]	@ 0x48
 802fb72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802fb74:	f083 0320 	eor.w	r3, r3, #32
 802fb78:	64bb      	str	r3, [r7, #72]	@ 0x48
 802fb7a:	687a      	ldr	r2, [r7, #4]
 802fb7c:	683b      	ldr	r3, [r7, #0]
 802fb7e:	781b      	ldrb	r3, [r3, #0]
 802fb80:	009b      	lsls	r3, r3, #2
 802fb82:	441a      	add	r2, r3
 802fb84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802fb86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fb8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fb8e:	6013      	str	r3, [r2, #0]
 802fb90:	e013      	b.n	802fbba <USB_ActivateEndpoint+0x67a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 802fb92:	687a      	ldr	r2, [r7, #4]
 802fb94:	683b      	ldr	r3, [r7, #0]
 802fb96:	781b      	ldrb	r3, [r3, #0]
 802fb98:	009b      	lsls	r3, r3, #2
 802fb9a:	4413      	add	r3, r2
 802fb9c:	681a      	ldr	r2, [r3, #0]
 802fb9e:	4b16      	ldr	r3, [pc, #88]	@ (802fbf8 <USB_ActivateEndpoint+0x6b8>)
 802fba0:	4013      	ands	r3, r2
 802fba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802fba4:	687a      	ldr	r2, [r7, #4]
 802fba6:	683b      	ldr	r3, [r7, #0]
 802fba8:	781b      	ldrb	r3, [r3, #0]
 802fbaa:	009b      	lsls	r3, r3, #2
 802fbac:	441a      	add	r2, r3
 802fbae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802fbb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fbb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fbb8:	6013      	str	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 802fbba:	687a      	ldr	r2, [r7, #4]
 802fbbc:	683b      	ldr	r3, [r7, #0]
 802fbbe:	781b      	ldrb	r3, [r3, #0]
 802fbc0:	009b      	lsls	r3, r3, #2
 802fbc2:	4413      	add	r3, r2
 802fbc4:	681a      	ldr	r2, [r3, #0]
 802fbc6:	4b0d      	ldr	r3, [pc, #52]	@ (802fbfc <USB_ActivateEndpoint+0x6bc>)
 802fbc8:	4013      	ands	r3, r2
 802fbca:	647b      	str	r3, [r7, #68]	@ 0x44
 802fbcc:	687a      	ldr	r2, [r7, #4]
 802fbce:	683b      	ldr	r3, [r7, #0]
 802fbd0:	781b      	ldrb	r3, [r3, #0]
 802fbd2:	009b      	lsls	r3, r3, #2
 802fbd4:	441a      	add	r2, r3
 802fbd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 802fbd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fbdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fbe0:	6013      	str	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 802fbe2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 802fbe6:	4618      	mov	r0, r3
 802fbe8:	377c      	adds	r7, #124	@ 0x7c
 802fbea:	46bd      	mov	sp, r7
 802fbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 802fbf0:	4770      	bx	lr
 802fbf2:	bf00      	nop
 802fbf4:	07ff8f8f 	.word	0x07ff8f8f
 802fbf8:	07ff8fbf 	.word	0x07ff8fbf
 802fbfc:	07ffbf8f 	.word	0x07ffbf8f

0802fc00 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 802fc00:	b480      	push	{r7}
 802fc02:	b097      	sub	sp, #92	@ 0x5c
 802fc04:	af00      	add	r7, sp, #0
 802fc06:	6078      	str	r0, [r7, #4]
 802fc08:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 802fc0a:	683b      	ldr	r3, [r7, #0]
 802fc0c:	7b1b      	ldrb	r3, [r3, #12]
 802fc0e:	2b00      	cmp	r3, #0
 802fc10:	d16d      	bne.n	802fcee <USB_DeactivateEndpoint+0xee>
  {
    if (ep->is_in != 0U)
 802fc12:	683b      	ldr	r3, [r7, #0]
 802fc14:	785b      	ldrb	r3, [r3, #1]
 802fc16:	2b00      	cmp	r3, #0
 802fc18:	d034      	beq.n	802fc84 <USB_DeactivateEndpoint+0x84>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 802fc1a:	687a      	ldr	r2, [r7, #4]
 802fc1c:	683b      	ldr	r3, [r7, #0]
 802fc1e:	781b      	ldrb	r3, [r3, #0]
 802fc20:	009b      	lsls	r3, r3, #2
 802fc22:	4413      	add	r3, r2
 802fc24:	681b      	ldr	r3, [r3, #0]
 802fc26:	613b      	str	r3, [r7, #16]
 802fc28:	693b      	ldr	r3, [r7, #16]
 802fc2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802fc2e:	2b00      	cmp	r3, #0
 802fc30:	d013      	beq.n	802fc5a <USB_DeactivateEndpoint+0x5a>
 802fc32:	687a      	ldr	r2, [r7, #4]
 802fc34:	683b      	ldr	r3, [r7, #0]
 802fc36:	781b      	ldrb	r3, [r3, #0]
 802fc38:	009b      	lsls	r3, r3, #2
 802fc3a:	4413      	add	r3, r2
 802fc3c:	681a      	ldr	r2, [r3, #0]
 802fc3e:	4b6d      	ldr	r3, [pc, #436]	@ (802fdf4 <USB_DeactivateEndpoint+0x1f4>)
 802fc40:	4013      	ands	r3, r2
 802fc42:	60fb      	str	r3, [r7, #12]
 802fc44:	687a      	ldr	r2, [r7, #4]
 802fc46:	683b      	ldr	r3, [r7, #0]
 802fc48:	781b      	ldrb	r3, [r3, #0]
 802fc4a:	009b      	lsls	r3, r3, #2
 802fc4c:	441a      	add	r2, r3
 802fc4e:	68fb      	ldr	r3, [r7, #12]
 802fc50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fc54:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 802fc58:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 802fc5a:	687a      	ldr	r2, [r7, #4]
 802fc5c:	683b      	ldr	r3, [r7, #0]
 802fc5e:	781b      	ldrb	r3, [r3, #0]
 802fc60:	009b      	lsls	r3, r3, #2
 802fc62:	4413      	add	r3, r2
 802fc64:	681a      	ldr	r2, [r3, #0]
 802fc66:	4b64      	ldr	r3, [pc, #400]	@ (802fdf8 <USB_DeactivateEndpoint+0x1f8>)
 802fc68:	4013      	ands	r3, r2
 802fc6a:	60bb      	str	r3, [r7, #8]
 802fc6c:	687a      	ldr	r2, [r7, #4]
 802fc6e:	683b      	ldr	r3, [r7, #0]
 802fc70:	781b      	ldrb	r3, [r3, #0]
 802fc72:	009b      	lsls	r3, r3, #2
 802fc74:	441a      	add	r2, r3
 802fc76:	68bb      	ldr	r3, [r7, #8]
 802fc78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fc7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fc80:	6013      	str	r3, [r2, #0]
 802fc82:	e139      	b.n	802fef8 <USB_DeactivateEndpoint+0x2f8>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 802fc84:	687a      	ldr	r2, [r7, #4]
 802fc86:	683b      	ldr	r3, [r7, #0]
 802fc88:	781b      	ldrb	r3, [r3, #0]
 802fc8a:	009b      	lsls	r3, r3, #2
 802fc8c:	4413      	add	r3, r2
 802fc8e:	681b      	ldr	r3, [r3, #0]
 802fc90:	61fb      	str	r3, [r7, #28]
 802fc92:	69fb      	ldr	r3, [r7, #28]
 802fc94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802fc98:	2b00      	cmp	r3, #0
 802fc9a:	d013      	beq.n	802fcc4 <USB_DeactivateEndpoint+0xc4>
 802fc9c:	687a      	ldr	r2, [r7, #4]
 802fc9e:	683b      	ldr	r3, [r7, #0]
 802fca0:	781b      	ldrb	r3, [r3, #0]
 802fca2:	009b      	lsls	r3, r3, #2
 802fca4:	4413      	add	r3, r2
 802fca6:	681a      	ldr	r2, [r3, #0]
 802fca8:	4b52      	ldr	r3, [pc, #328]	@ (802fdf4 <USB_DeactivateEndpoint+0x1f4>)
 802fcaa:	4013      	ands	r3, r2
 802fcac:	61bb      	str	r3, [r7, #24]
 802fcae:	687a      	ldr	r2, [r7, #4]
 802fcb0:	683b      	ldr	r3, [r7, #0]
 802fcb2:	781b      	ldrb	r3, [r3, #0]
 802fcb4:	009b      	lsls	r3, r3, #2
 802fcb6:	441a      	add	r2, r3
 802fcb8:	69bb      	ldr	r3, [r7, #24]
 802fcba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802fcbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fcc2:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 802fcc4:	687a      	ldr	r2, [r7, #4]
 802fcc6:	683b      	ldr	r3, [r7, #0]
 802fcc8:	781b      	ldrb	r3, [r3, #0]
 802fcca:	009b      	lsls	r3, r3, #2
 802fccc:	4413      	add	r3, r2
 802fcce:	681a      	ldr	r2, [r3, #0]
 802fcd0:	4b4a      	ldr	r3, [pc, #296]	@ (802fdfc <USB_DeactivateEndpoint+0x1fc>)
 802fcd2:	4013      	ands	r3, r2
 802fcd4:	617b      	str	r3, [r7, #20]
 802fcd6:	687a      	ldr	r2, [r7, #4]
 802fcd8:	683b      	ldr	r3, [r7, #0]
 802fcda:	781b      	ldrb	r3, [r3, #0]
 802fcdc:	009b      	lsls	r3, r3, #2
 802fcde:	441a      	add	r2, r3
 802fce0:	697b      	ldr	r3, [r7, #20]
 802fce2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fcea:	6013      	str	r3, [r2, #0]
 802fcec:	e104      	b.n	802fef8 <USB_DeactivateEndpoint+0x2f8>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 802fcee:	683b      	ldr	r3, [r7, #0]
 802fcf0:	785b      	ldrb	r3, [r3, #1]
 802fcf2:	2b00      	cmp	r3, #0
 802fcf4:	f040 8084 	bne.w	802fe00 <USB_DeactivateEndpoint+0x200>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 802fcf8:	687a      	ldr	r2, [r7, #4]
 802fcfa:	683b      	ldr	r3, [r7, #0]
 802fcfc:	781b      	ldrb	r3, [r3, #0]
 802fcfe:	009b      	lsls	r3, r3, #2
 802fd00:	4413      	add	r3, r2
 802fd02:	681b      	ldr	r3, [r3, #0]
 802fd04:	63bb      	str	r3, [r7, #56]	@ 0x38
 802fd06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802fd08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802fd0c:	2b00      	cmp	r3, #0
 802fd0e:	d013      	beq.n	802fd38 <USB_DeactivateEndpoint+0x138>
 802fd10:	687a      	ldr	r2, [r7, #4]
 802fd12:	683b      	ldr	r3, [r7, #0]
 802fd14:	781b      	ldrb	r3, [r3, #0]
 802fd16:	009b      	lsls	r3, r3, #2
 802fd18:	4413      	add	r3, r2
 802fd1a:	681a      	ldr	r2, [r3, #0]
 802fd1c:	4b35      	ldr	r3, [pc, #212]	@ (802fdf4 <USB_DeactivateEndpoint+0x1f4>)
 802fd1e:	4013      	ands	r3, r2
 802fd20:	637b      	str	r3, [r7, #52]	@ 0x34
 802fd22:	687a      	ldr	r2, [r7, #4]
 802fd24:	683b      	ldr	r3, [r7, #0]
 802fd26:	781b      	ldrb	r3, [r3, #0]
 802fd28:	009b      	lsls	r3, r3, #2
 802fd2a:	441a      	add	r2, r3
 802fd2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802fd2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802fd32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fd36:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 802fd38:	687a      	ldr	r2, [r7, #4]
 802fd3a:	683b      	ldr	r3, [r7, #0]
 802fd3c:	781b      	ldrb	r3, [r3, #0]
 802fd3e:	009b      	lsls	r3, r3, #2
 802fd40:	4413      	add	r3, r2
 802fd42:	681b      	ldr	r3, [r3, #0]
 802fd44:	633b      	str	r3, [r7, #48]	@ 0x30
 802fd46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802fd48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802fd4c:	2b00      	cmp	r3, #0
 802fd4e:	d013      	beq.n	802fd78 <USB_DeactivateEndpoint+0x178>
 802fd50:	687a      	ldr	r2, [r7, #4]
 802fd52:	683b      	ldr	r3, [r7, #0]
 802fd54:	781b      	ldrb	r3, [r3, #0]
 802fd56:	009b      	lsls	r3, r3, #2
 802fd58:	4413      	add	r3, r2
 802fd5a:	681a      	ldr	r2, [r3, #0]
 802fd5c:	4b25      	ldr	r3, [pc, #148]	@ (802fdf4 <USB_DeactivateEndpoint+0x1f4>)
 802fd5e:	4013      	ands	r3, r2
 802fd60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 802fd62:	687a      	ldr	r2, [r7, #4]
 802fd64:	683b      	ldr	r3, [r7, #0]
 802fd66:	781b      	ldrb	r3, [r3, #0]
 802fd68:	009b      	lsls	r3, r3, #2
 802fd6a:	441a      	add	r2, r3
 802fd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802fd6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fd72:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 802fd76:	6013      	str	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 802fd78:	687a      	ldr	r2, [r7, #4]
 802fd7a:	683b      	ldr	r3, [r7, #0]
 802fd7c:	781b      	ldrb	r3, [r3, #0]
 802fd7e:	009b      	lsls	r3, r3, #2
 802fd80:	4413      	add	r3, r2
 802fd82:	681a      	ldr	r2, [r3, #0]
 802fd84:	4b1b      	ldr	r3, [pc, #108]	@ (802fdf4 <USB_DeactivateEndpoint+0x1f4>)
 802fd86:	4013      	ands	r3, r2
 802fd88:	62bb      	str	r3, [r7, #40]	@ 0x28
 802fd8a:	687a      	ldr	r2, [r7, #4]
 802fd8c:	683b      	ldr	r3, [r7, #0]
 802fd8e:	781b      	ldrb	r3, [r3, #0]
 802fd90:	009b      	lsls	r3, r3, #2
 802fd92:	441a      	add	r2, r3
 802fd94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802fd96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fd9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 802fd9e:	6013      	str	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 802fda0:	687a      	ldr	r2, [r7, #4]
 802fda2:	683b      	ldr	r3, [r7, #0]
 802fda4:	781b      	ldrb	r3, [r3, #0]
 802fda6:	009b      	lsls	r3, r3, #2
 802fda8:	4413      	add	r3, r2
 802fdaa:	681a      	ldr	r2, [r3, #0]
 802fdac:	4b13      	ldr	r3, [pc, #76]	@ (802fdfc <USB_DeactivateEndpoint+0x1fc>)
 802fdae:	4013      	ands	r3, r2
 802fdb0:	627b      	str	r3, [r7, #36]	@ 0x24
 802fdb2:	687a      	ldr	r2, [r7, #4]
 802fdb4:	683b      	ldr	r3, [r7, #0]
 802fdb6:	781b      	ldrb	r3, [r3, #0]
 802fdb8:	009b      	lsls	r3, r3, #2
 802fdba:	441a      	add	r2, r3
 802fdbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802fdbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fdc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fdc6:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 802fdc8:	687a      	ldr	r2, [r7, #4]
 802fdca:	683b      	ldr	r3, [r7, #0]
 802fdcc:	781b      	ldrb	r3, [r3, #0]
 802fdce:	009b      	lsls	r3, r3, #2
 802fdd0:	4413      	add	r3, r2
 802fdd2:	681a      	ldr	r2, [r3, #0]
 802fdd4:	4b08      	ldr	r3, [pc, #32]	@ (802fdf8 <USB_DeactivateEndpoint+0x1f8>)
 802fdd6:	4013      	ands	r3, r2
 802fdd8:	623b      	str	r3, [r7, #32]
 802fdda:	687a      	ldr	r2, [r7, #4]
 802fddc:	683b      	ldr	r3, [r7, #0]
 802fdde:	781b      	ldrb	r3, [r3, #0]
 802fde0:	009b      	lsls	r3, r3, #2
 802fde2:	441a      	add	r2, r3
 802fde4:	6a3b      	ldr	r3, [r7, #32]
 802fde6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fdea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fdee:	6013      	str	r3, [r2, #0]
 802fdf0:	e082      	b.n	802fef8 <USB_DeactivateEndpoint+0x2f8>
 802fdf2:	bf00      	nop
 802fdf4:	07ff8f8f 	.word	0x07ff8f8f
 802fdf8:	07ff8fbf 	.word	0x07ff8fbf
 802fdfc:	07ffbf8f 	.word	0x07ffbf8f
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 802fe00:	687a      	ldr	r2, [r7, #4]
 802fe02:	683b      	ldr	r3, [r7, #0]
 802fe04:	781b      	ldrb	r3, [r3, #0]
 802fe06:	009b      	lsls	r3, r3, #2
 802fe08:	4413      	add	r3, r2
 802fe0a:	681b      	ldr	r3, [r3, #0]
 802fe0c:	657b      	str	r3, [r7, #84]	@ 0x54
 802fe0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802fe10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 802fe14:	2b00      	cmp	r3, #0
 802fe16:	d013      	beq.n	802fe40 <USB_DeactivateEndpoint+0x240>
 802fe18:	687a      	ldr	r2, [r7, #4]
 802fe1a:	683b      	ldr	r3, [r7, #0]
 802fe1c:	781b      	ldrb	r3, [r3, #0]
 802fe1e:	009b      	lsls	r3, r3, #2
 802fe20:	4413      	add	r3, r2
 802fe22:	681a      	ldr	r2, [r3, #0]
 802fe24:	4b38      	ldr	r3, [pc, #224]	@ (802ff08 <USB_DeactivateEndpoint+0x308>)
 802fe26:	4013      	ands	r3, r2
 802fe28:	653b      	str	r3, [r7, #80]	@ 0x50
 802fe2a:	687a      	ldr	r2, [r7, #4]
 802fe2c:	683b      	ldr	r3, [r7, #0]
 802fe2e:	781b      	ldrb	r3, [r3, #0]
 802fe30:	009b      	lsls	r3, r3, #2
 802fe32:	441a      	add	r2, r3
 802fe34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 802fe36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802fe3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fe3e:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 802fe40:	687a      	ldr	r2, [r7, #4]
 802fe42:	683b      	ldr	r3, [r7, #0]
 802fe44:	781b      	ldrb	r3, [r3, #0]
 802fe46:	009b      	lsls	r3, r3, #2
 802fe48:	4413      	add	r3, r2
 802fe4a:	681b      	ldr	r3, [r3, #0]
 802fe4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802fe4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802fe50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802fe54:	2b00      	cmp	r3, #0
 802fe56:	d013      	beq.n	802fe80 <USB_DeactivateEndpoint+0x280>
 802fe58:	687a      	ldr	r2, [r7, #4]
 802fe5a:	683b      	ldr	r3, [r7, #0]
 802fe5c:	781b      	ldrb	r3, [r3, #0]
 802fe5e:	009b      	lsls	r3, r3, #2
 802fe60:	4413      	add	r3, r2
 802fe62:	681a      	ldr	r2, [r3, #0]
 802fe64:	4b28      	ldr	r3, [pc, #160]	@ (802ff08 <USB_DeactivateEndpoint+0x308>)
 802fe66:	4013      	ands	r3, r2
 802fe68:	64bb      	str	r3, [r7, #72]	@ 0x48
 802fe6a:	687a      	ldr	r2, [r7, #4]
 802fe6c:	683b      	ldr	r3, [r7, #0]
 802fe6e:	781b      	ldrb	r3, [r3, #0]
 802fe70:	009b      	lsls	r3, r3, #2
 802fe72:	441a      	add	r2, r3
 802fe74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802fe76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fe7a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 802fe7e:	6013      	str	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 802fe80:	687a      	ldr	r2, [r7, #4]
 802fe82:	683b      	ldr	r3, [r7, #0]
 802fe84:	781b      	ldrb	r3, [r3, #0]
 802fe86:	009b      	lsls	r3, r3, #2
 802fe88:	4413      	add	r3, r2
 802fe8a:	681a      	ldr	r2, [r3, #0]
 802fe8c:	4b1e      	ldr	r3, [pc, #120]	@ (802ff08 <USB_DeactivateEndpoint+0x308>)
 802fe8e:	4013      	ands	r3, r2
 802fe90:	647b      	str	r3, [r7, #68]	@ 0x44
 802fe92:	687a      	ldr	r2, [r7, #4]
 802fe94:	683b      	ldr	r3, [r7, #0]
 802fe96:	781b      	ldrb	r3, [r3, #0]
 802fe98:	009b      	lsls	r3, r3, #2
 802fe9a:	441a      	add	r2, r3
 802fe9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 802fe9e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 802fea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fea6:	6013      	str	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 802fea8:	687a      	ldr	r2, [r7, #4]
 802feaa:	683b      	ldr	r3, [r7, #0]
 802feac:	781b      	ldrb	r3, [r3, #0]
 802feae:	009b      	lsls	r3, r3, #2
 802feb0:	4413      	add	r3, r2
 802feb2:	681a      	ldr	r2, [r3, #0]
 802feb4:	4b15      	ldr	r3, [pc, #84]	@ (802ff0c <USB_DeactivateEndpoint+0x30c>)
 802feb6:	4013      	ands	r3, r2
 802feb8:	643b      	str	r3, [r7, #64]	@ 0x40
 802feba:	687a      	ldr	r2, [r7, #4]
 802febc:	683b      	ldr	r3, [r7, #0]
 802febe:	781b      	ldrb	r3, [r3, #0]
 802fec0:	009b      	lsls	r3, r3, #2
 802fec2:	441a      	add	r2, r3
 802fec4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802fec6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802feca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fece:	6013      	str	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 802fed0:	687a      	ldr	r2, [r7, #4]
 802fed2:	683b      	ldr	r3, [r7, #0]
 802fed4:	781b      	ldrb	r3, [r3, #0]
 802fed6:	009b      	lsls	r3, r3, #2
 802fed8:	4413      	add	r3, r2
 802feda:	681a      	ldr	r2, [r3, #0]
 802fedc:	4b0c      	ldr	r3, [pc, #48]	@ (802ff10 <USB_DeactivateEndpoint+0x310>)
 802fede:	4013      	ands	r3, r2
 802fee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 802fee2:	687a      	ldr	r2, [r7, #4]
 802fee4:	683b      	ldr	r3, [r7, #0]
 802fee6:	781b      	ldrb	r3, [r3, #0]
 802fee8:	009b      	lsls	r3, r3, #2
 802feea:	441a      	add	r2, r3
 802feec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802feee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 802fef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802fef6:	6013      	str	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 802fef8:	2300      	movs	r3, #0
}
 802fefa:	4618      	mov	r0, r3
 802fefc:	375c      	adds	r7, #92	@ 0x5c
 802fefe:	46bd      	mov	sp, r7
 802ff00:	f85d 7b04 	ldr.w	r7, [sp], #4
 802ff04:	4770      	bx	lr
 802ff06:	bf00      	nop
 802ff08:	07ff8f8f 	.word	0x07ff8f8f
 802ff0c:	07ff8fbf 	.word	0x07ff8fbf
 802ff10:	07ffbf8f 	.word	0x07ffbf8f

0802ff14 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 802ff14:	b580      	push	{r7, lr}
 802ff16:	b096      	sub	sp, #88	@ 0x58
 802ff18:	af00      	add	r7, sp, #0
 802ff1a:	6078      	str	r0, [r7, #4]
 802ff1c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 802ff1e:	683b      	ldr	r3, [r7, #0]
 802ff20:	785b      	ldrb	r3, [r3, #1]
 802ff22:	2b01      	cmp	r3, #1
 802ff24:	f040 84ed 	bne.w	8030902 <USB_EPStartXfer+0x9ee>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 802ff28:	683b      	ldr	r3, [r7, #0]
 802ff2a:	699a      	ldr	r2, [r3, #24]
 802ff2c:	683b      	ldr	r3, [r7, #0]
 802ff2e:	691b      	ldr	r3, [r3, #16]
 802ff30:	429a      	cmp	r2, r3
 802ff32:	d903      	bls.n	802ff3c <USB_EPStartXfer+0x28>
    {
      len = ep->maxpacket;
 802ff34:	683b      	ldr	r3, [r7, #0]
 802ff36:	691b      	ldr	r3, [r3, #16]
 802ff38:	657b      	str	r3, [r7, #84]	@ 0x54
 802ff3a:	e002      	b.n	802ff42 <USB_EPStartXfer+0x2e>
    }
    else
    {
      len = ep->xfer_len;
 802ff3c:	683b      	ldr	r3, [r7, #0]
 802ff3e:	699b      	ldr	r3, [r3, #24]
 802ff40:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 802ff42:	683b      	ldr	r3, [r7, #0]
 802ff44:	7b1b      	ldrb	r3, [r3, #12]
 802ff46:	2b00      	cmp	r3, #0
 802ff48:	d12e      	bne.n	802ffa8 <USB_EPStartXfer+0x94>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 802ff4a:	683b      	ldr	r3, [r7, #0]
 802ff4c:	6959      	ldr	r1, [r3, #20]
 802ff4e:	683b      	ldr	r3, [r7, #0]
 802ff50:	88da      	ldrh	r2, [r3, #6]
 802ff52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802ff54:	b29b      	uxth	r3, r3
 802ff56:	6878      	ldr	r0, [r7, #4]
 802ff58:	f001 f952 	bl	8031200 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 802ff5c:	683b      	ldr	r3, [r7, #0]
 802ff5e:	781b      	ldrb	r3, [r3, #0]
 802ff60:	00db      	lsls	r3, r3, #3
 802ff62:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802ff66:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802ff6a:	681a      	ldr	r2, [r3, #0]
 802ff6c:	683b      	ldr	r3, [r7, #0]
 802ff6e:	781b      	ldrb	r3, [r3, #0]
 802ff70:	00db      	lsls	r3, r3, #3
 802ff72:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802ff76:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802ff7a:	b292      	uxth	r2, r2
 802ff7c:	601a      	str	r2, [r3, #0]
 802ff7e:	683b      	ldr	r3, [r7, #0]
 802ff80:	781b      	ldrb	r3, [r3, #0]
 802ff82:	00db      	lsls	r3, r3, #3
 802ff84:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802ff88:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802ff8c:	6819      	ldr	r1, [r3, #0]
 802ff8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802ff90:	041a      	lsls	r2, r3, #16
 802ff92:	683b      	ldr	r3, [r7, #0]
 802ff94:	781b      	ldrb	r3, [r3, #0]
 802ff96:	00db      	lsls	r3, r3, #3
 802ff98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 802ff9c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 802ffa0:	430a      	orrs	r2, r1
 802ffa2:	601a      	str	r2, [r3, #0]
 802ffa4:	f000 bc90 	b.w	80308c8 <USB_EPStartXfer+0x9b4>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 802ffa8:	683b      	ldr	r3, [r7, #0]
 802ffaa:	78db      	ldrb	r3, [r3, #3]
 802ffac:	2b02      	cmp	r3, #2
 802ffae:	f040 8332 	bne.w	8030616 <USB_EPStartXfer+0x702>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 802ffb2:	683b      	ldr	r3, [r7, #0]
 802ffb4:	6a1a      	ldr	r2, [r3, #32]
 802ffb6:	683b      	ldr	r3, [r7, #0]
 802ffb8:	691b      	ldr	r3, [r3, #16]
 802ffba:	429a      	cmp	r2, r3
 802ffbc:	f240 82e4 	bls.w	8030588 <USB_EPStartXfer+0x674>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 802ffc0:	687a      	ldr	r2, [r7, #4]
 802ffc2:	683b      	ldr	r3, [r7, #0]
 802ffc4:	781b      	ldrb	r3, [r3, #0]
 802ffc6:	009b      	lsls	r3, r3, #2
 802ffc8:	4413      	add	r3, r2
 802ffca:	681a      	ldr	r2, [r3, #0]
 802ffcc:	4ba4      	ldr	r3, [pc, #656]	@ (8030260 <USB_EPStartXfer+0x34c>)
 802ffce:	4013      	ands	r3, r2
 802ffd0:	613b      	str	r3, [r7, #16]
 802ffd2:	687a      	ldr	r2, [r7, #4]
 802ffd4:	683b      	ldr	r3, [r7, #0]
 802ffd6:	781b      	ldrb	r3, [r3, #0]
 802ffd8:	009b      	lsls	r3, r3, #2
 802ffda:	441a      	add	r2, r3
 802ffdc:	693b      	ldr	r3, [r7, #16]
 802ffde:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 802ffe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802ffe6:	6013      	str	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 802ffe8:	683b      	ldr	r3, [r7, #0]
 802ffea:	6a1a      	ldr	r2, [r3, #32]
 802ffec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802ffee:	1ad2      	subs	r2, r2, r3
 802fff0:	683b      	ldr	r3, [r7, #0]
 802fff2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 802fff4:	687a      	ldr	r2, [r7, #4]
 802fff6:	683b      	ldr	r3, [r7, #0]
 802fff8:	781b      	ldrb	r3, [r3, #0]
 802fffa:	009b      	lsls	r3, r3, #2
 802fffc:	4413      	add	r3, r2
 802fffe:	681b      	ldr	r3, [r3, #0]
 8030000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8030004:	2b00      	cmp	r3, #0
 8030006:	f000 8161 	beq.w	80302cc <USB_EPStartXfer+0x3b8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 803000a:	683b      	ldr	r3, [r7, #0]
 803000c:	785b      	ldrb	r3, [r3, #1]
 803000e:	2b00      	cmp	r3, #0
 8030010:	d16a      	bne.n	80300e8 <USB_EPStartXfer+0x1d4>
 8030012:	683b      	ldr	r3, [r7, #0]
 8030014:	781b      	ldrb	r3, [r3, #0]
 8030016:	00db      	lsls	r3, r3, #3
 8030018:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803001c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030020:	685a      	ldr	r2, [r3, #4]
 8030022:	683b      	ldr	r3, [r7, #0]
 8030024:	781b      	ldrb	r3, [r3, #0]
 8030026:	00db      	lsls	r3, r3, #3
 8030028:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803002c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030030:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8030034:	605a      	str	r2, [r3, #4]
 8030036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030038:	2b00      	cmp	r3, #0
 803003a:	d112      	bne.n	8030062 <USB_EPStartXfer+0x14e>
 803003c:	683b      	ldr	r3, [r7, #0]
 803003e:	781b      	ldrb	r3, [r3, #0]
 8030040:	00db      	lsls	r3, r3, #3
 8030042:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030046:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803004a:	685a      	ldr	r2, [r3, #4]
 803004c:	683b      	ldr	r3, [r7, #0]
 803004e:	781b      	ldrb	r3, [r3, #0]
 8030050:	00db      	lsls	r3, r3, #3
 8030052:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030056:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803005a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 803005e:	605a      	str	r2, [r3, #4]
 8030060:	e06a      	b.n	8030138 <USB_EPStartXfer+0x224>
 8030062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030064:	2b3e      	cmp	r3, #62	@ 0x3e
 8030066:	d81e      	bhi.n	80300a6 <USB_EPStartXfer+0x192>
 8030068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803006a:	085b      	lsrs	r3, r3, #1
 803006c:	653b      	str	r3, [r7, #80]	@ 0x50
 803006e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030070:	f003 0301 	and.w	r3, r3, #1
 8030074:	2b00      	cmp	r3, #0
 8030076:	d002      	beq.n	803007e <USB_EPStartXfer+0x16a>
 8030078:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 803007a:	3301      	adds	r3, #1
 803007c:	653b      	str	r3, [r7, #80]	@ 0x50
 803007e:	683b      	ldr	r3, [r7, #0]
 8030080:	781b      	ldrb	r3, [r3, #0]
 8030082:	00db      	lsls	r3, r3, #3
 8030084:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030088:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803008c:	6859      	ldr	r1, [r3, #4]
 803008e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8030090:	069a      	lsls	r2, r3, #26
 8030092:	683b      	ldr	r3, [r7, #0]
 8030094:	781b      	ldrb	r3, [r3, #0]
 8030096:	00db      	lsls	r3, r3, #3
 8030098:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803009c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80300a0:	430a      	orrs	r2, r1
 80300a2:	605a      	str	r2, [r3, #4]
 80300a4:	e048      	b.n	8030138 <USB_EPStartXfer+0x224>
 80300a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80300a8:	095b      	lsrs	r3, r3, #5
 80300aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80300ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80300ae:	f003 031f 	and.w	r3, r3, #31
 80300b2:	2b00      	cmp	r3, #0
 80300b4:	d102      	bne.n	80300bc <USB_EPStartXfer+0x1a8>
 80300b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80300b8:	3b01      	subs	r3, #1
 80300ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80300bc:	683b      	ldr	r3, [r7, #0]
 80300be:	781b      	ldrb	r3, [r3, #0]
 80300c0:	00db      	lsls	r3, r3, #3
 80300c2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80300c6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80300ca:	685a      	ldr	r2, [r3, #4]
 80300cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80300ce:	069b      	lsls	r3, r3, #26
 80300d0:	431a      	orrs	r2, r3
 80300d2:	683b      	ldr	r3, [r7, #0]
 80300d4:	781b      	ldrb	r3, [r3, #0]
 80300d6:	00db      	lsls	r3, r3, #3
 80300d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80300dc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80300e0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80300e4:	605a      	str	r2, [r3, #4]
 80300e6:	e027      	b.n	8030138 <USB_EPStartXfer+0x224>
 80300e8:	683b      	ldr	r3, [r7, #0]
 80300ea:	785b      	ldrb	r3, [r3, #1]
 80300ec:	2b01      	cmp	r3, #1
 80300ee:	d123      	bne.n	8030138 <USB_EPStartXfer+0x224>
 80300f0:	683b      	ldr	r3, [r7, #0]
 80300f2:	781b      	ldrb	r3, [r3, #0]
 80300f4:	00db      	lsls	r3, r3, #3
 80300f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80300fa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80300fe:	685a      	ldr	r2, [r3, #4]
 8030100:	683b      	ldr	r3, [r7, #0]
 8030102:	781b      	ldrb	r3, [r3, #0]
 8030104:	00db      	lsls	r3, r3, #3
 8030106:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803010a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803010e:	b292      	uxth	r2, r2
 8030110:	605a      	str	r2, [r3, #4]
 8030112:	683b      	ldr	r3, [r7, #0]
 8030114:	781b      	ldrb	r3, [r3, #0]
 8030116:	00db      	lsls	r3, r3, #3
 8030118:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803011c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030120:	6859      	ldr	r1, [r3, #4]
 8030122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030124:	041a      	lsls	r2, r3, #16
 8030126:	683b      	ldr	r3, [r7, #0]
 8030128:	781b      	ldrb	r3, [r3, #0]
 803012a:	00db      	lsls	r3, r3, #3
 803012c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030130:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030134:	430a      	orrs	r2, r1
 8030136:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8030138:	683b      	ldr	r3, [r7, #0]
 803013a:	895b      	ldrh	r3, [r3, #10]
 803013c:	837b      	strh	r3, [r7, #26]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 803013e:	683b      	ldr	r3, [r7, #0]
 8030140:	6959      	ldr	r1, [r3, #20]
 8030142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030144:	b29b      	uxth	r3, r3
 8030146:	8b7a      	ldrh	r2, [r7, #26]
 8030148:	6878      	ldr	r0, [r7, #4]
 803014a:	f001 f859 	bl	8031200 <USB_WritePMA>
            ep->xfer_buff += len;
 803014e:	683b      	ldr	r3, [r7, #0]
 8030150:	695a      	ldr	r2, [r3, #20]
 8030152:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030154:	441a      	add	r2, r3
 8030156:	683b      	ldr	r3, [r7, #0]
 8030158:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 803015a:	683b      	ldr	r3, [r7, #0]
 803015c:	6a1a      	ldr	r2, [r3, #32]
 803015e:	683b      	ldr	r3, [r7, #0]
 8030160:	691b      	ldr	r3, [r3, #16]
 8030162:	429a      	cmp	r2, r3
 8030164:	d906      	bls.n	8030174 <USB_EPStartXfer+0x260>
            {
              ep->xfer_len_db -= len;
 8030166:	683b      	ldr	r3, [r7, #0]
 8030168:	6a1a      	ldr	r2, [r3, #32]
 803016a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803016c:	1ad2      	subs	r2, r2, r3
 803016e:	683b      	ldr	r3, [r7, #0]
 8030170:	621a      	str	r2, [r3, #32]
 8030172:	e005      	b.n	8030180 <USB_EPStartXfer+0x26c>
            }
            else
            {
              len = ep->xfer_len_db;
 8030174:	683b      	ldr	r3, [r7, #0]
 8030176:	6a1b      	ldr	r3, [r3, #32]
 8030178:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 803017a:	683b      	ldr	r3, [r7, #0]
 803017c:	2200      	movs	r2, #0
 803017e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8030180:	683b      	ldr	r3, [r7, #0]
 8030182:	785b      	ldrb	r3, [r3, #1]
 8030184:	2b00      	cmp	r3, #0
 8030186:	d16d      	bne.n	8030264 <USB_EPStartXfer+0x350>
 8030188:	683b      	ldr	r3, [r7, #0]
 803018a:	781b      	ldrb	r3, [r3, #0]
 803018c:	00db      	lsls	r3, r3, #3
 803018e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030192:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030196:	681a      	ldr	r2, [r3, #0]
 8030198:	683b      	ldr	r3, [r7, #0]
 803019a:	781b      	ldrb	r3, [r3, #0]
 803019c:	00db      	lsls	r3, r3, #3
 803019e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80301a2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80301a6:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80301aa:	601a      	str	r2, [r3, #0]
 80301ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80301ae:	2b00      	cmp	r3, #0
 80301b0:	d112      	bne.n	80301d8 <USB_EPStartXfer+0x2c4>
 80301b2:	683b      	ldr	r3, [r7, #0]
 80301b4:	781b      	ldrb	r3, [r3, #0]
 80301b6:	00db      	lsls	r3, r3, #3
 80301b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80301bc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80301c0:	681a      	ldr	r2, [r3, #0]
 80301c2:	683b      	ldr	r3, [r7, #0]
 80301c4:	781b      	ldrb	r3, [r3, #0]
 80301c6:	00db      	lsls	r3, r3, #3
 80301c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80301cc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80301d0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80301d4:	601a      	str	r2, [r3, #0]
 80301d6:	e06d      	b.n	80302b4 <USB_EPStartXfer+0x3a0>
 80301d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80301da:	2b3e      	cmp	r3, #62	@ 0x3e
 80301dc:	d81e      	bhi.n	803021c <USB_EPStartXfer+0x308>
 80301de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80301e0:	085b      	lsrs	r3, r3, #1
 80301e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80301e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80301e6:	f003 0301 	and.w	r3, r3, #1
 80301ea:	2b00      	cmp	r3, #0
 80301ec:	d002      	beq.n	80301f4 <USB_EPStartXfer+0x2e0>
 80301ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80301f0:	3301      	adds	r3, #1
 80301f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80301f4:	683b      	ldr	r3, [r7, #0]
 80301f6:	781b      	ldrb	r3, [r3, #0]
 80301f8:	00db      	lsls	r3, r3, #3
 80301fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80301fe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030202:	6819      	ldr	r1, [r3, #0]
 8030204:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8030206:	069a      	lsls	r2, r3, #26
 8030208:	683b      	ldr	r3, [r7, #0]
 803020a:	781b      	ldrb	r3, [r3, #0]
 803020c:	00db      	lsls	r3, r3, #3
 803020e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030212:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030216:	430a      	orrs	r2, r1
 8030218:	601a      	str	r2, [r3, #0]
 803021a:	e04b      	b.n	80302b4 <USB_EPStartXfer+0x3a0>
 803021c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803021e:	095b      	lsrs	r3, r3, #5
 8030220:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8030222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030224:	f003 031f 	and.w	r3, r3, #31
 8030228:	2b00      	cmp	r3, #0
 803022a:	d102      	bne.n	8030232 <USB_EPStartXfer+0x31e>
 803022c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 803022e:	3b01      	subs	r3, #1
 8030230:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8030232:	683b      	ldr	r3, [r7, #0]
 8030234:	781b      	ldrb	r3, [r3, #0]
 8030236:	00db      	lsls	r3, r3, #3
 8030238:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803023c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030240:	681a      	ldr	r2, [r3, #0]
 8030242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8030244:	069b      	lsls	r3, r3, #26
 8030246:	431a      	orrs	r2, r3
 8030248:	683b      	ldr	r3, [r7, #0]
 803024a:	781b      	ldrb	r3, [r3, #0]
 803024c:	00db      	lsls	r3, r3, #3
 803024e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030252:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030256:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 803025a:	601a      	str	r2, [r3, #0]
 803025c:	e02a      	b.n	80302b4 <USB_EPStartXfer+0x3a0>
 803025e:	bf00      	nop
 8030260:	07ff8f8f 	.word	0x07ff8f8f
 8030264:	683b      	ldr	r3, [r7, #0]
 8030266:	785b      	ldrb	r3, [r3, #1]
 8030268:	2b01      	cmp	r3, #1
 803026a:	d123      	bne.n	80302b4 <USB_EPStartXfer+0x3a0>
 803026c:	683b      	ldr	r3, [r7, #0]
 803026e:	781b      	ldrb	r3, [r3, #0]
 8030270:	00db      	lsls	r3, r3, #3
 8030272:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030276:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803027a:	681a      	ldr	r2, [r3, #0]
 803027c:	683b      	ldr	r3, [r7, #0]
 803027e:	781b      	ldrb	r3, [r3, #0]
 8030280:	00db      	lsls	r3, r3, #3
 8030282:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030286:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803028a:	b292      	uxth	r2, r2
 803028c:	601a      	str	r2, [r3, #0]
 803028e:	683b      	ldr	r3, [r7, #0]
 8030290:	781b      	ldrb	r3, [r3, #0]
 8030292:	00db      	lsls	r3, r3, #3
 8030294:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030298:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803029c:	6819      	ldr	r1, [r3, #0]
 803029e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80302a0:	041a      	lsls	r2, r3, #16
 80302a2:	683b      	ldr	r3, [r7, #0]
 80302a4:	781b      	ldrb	r3, [r3, #0]
 80302a6:	00db      	lsls	r3, r3, #3
 80302a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80302ac:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80302b0:	430a      	orrs	r2, r1
 80302b2:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80302b4:	683b      	ldr	r3, [r7, #0]
 80302b6:	891b      	ldrh	r3, [r3, #8]
 80302b8:	837b      	strh	r3, [r7, #26]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80302ba:	683b      	ldr	r3, [r7, #0]
 80302bc:	6959      	ldr	r1, [r3, #20]
 80302be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80302c0:	b29b      	uxth	r3, r3
 80302c2:	8b7a      	ldrh	r2, [r7, #26]
 80302c4:	6878      	ldr	r0, [r7, #4]
 80302c6:	f000 ff9b 	bl	8031200 <USB_WritePMA>
 80302ca:	e2fd      	b.n	80308c8 <USB_EPStartXfer+0x9b4>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80302cc:	683b      	ldr	r3, [r7, #0]
 80302ce:	785b      	ldrb	r3, [r3, #1]
 80302d0:	2b00      	cmp	r3, #0
 80302d2:	d16a      	bne.n	80303aa <USB_EPStartXfer+0x496>
 80302d4:	683b      	ldr	r3, [r7, #0]
 80302d6:	781b      	ldrb	r3, [r3, #0]
 80302d8:	00db      	lsls	r3, r3, #3
 80302da:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80302de:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80302e2:	681a      	ldr	r2, [r3, #0]
 80302e4:	683b      	ldr	r3, [r7, #0]
 80302e6:	781b      	ldrb	r3, [r3, #0]
 80302e8:	00db      	lsls	r3, r3, #3
 80302ea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80302ee:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80302f2:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80302f6:	601a      	str	r2, [r3, #0]
 80302f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80302fa:	2b00      	cmp	r3, #0
 80302fc:	d112      	bne.n	8030324 <USB_EPStartXfer+0x410>
 80302fe:	683b      	ldr	r3, [r7, #0]
 8030300:	781b      	ldrb	r3, [r3, #0]
 8030302:	00db      	lsls	r3, r3, #3
 8030304:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030308:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803030c:	681a      	ldr	r2, [r3, #0]
 803030e:	683b      	ldr	r3, [r7, #0]
 8030310:	781b      	ldrb	r3, [r3, #0]
 8030312:	00db      	lsls	r3, r3, #3
 8030314:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030318:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803031c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030320:	601a      	str	r2, [r3, #0]
 8030322:	e06a      	b.n	80303fa <USB_EPStartXfer+0x4e6>
 8030324:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030326:	2b3e      	cmp	r3, #62	@ 0x3e
 8030328:	d81e      	bhi.n	8030368 <USB_EPStartXfer+0x454>
 803032a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803032c:	085b      	lsrs	r3, r3, #1
 803032e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8030330:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030332:	f003 0301 	and.w	r3, r3, #1
 8030336:	2b00      	cmp	r3, #0
 8030338:	d002      	beq.n	8030340 <USB_EPStartXfer+0x42c>
 803033a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 803033c:	3301      	adds	r3, #1
 803033e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8030340:	683b      	ldr	r3, [r7, #0]
 8030342:	781b      	ldrb	r3, [r3, #0]
 8030344:	00db      	lsls	r3, r3, #3
 8030346:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803034a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803034e:	6819      	ldr	r1, [r3, #0]
 8030350:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8030352:	069a      	lsls	r2, r3, #26
 8030354:	683b      	ldr	r3, [r7, #0]
 8030356:	781b      	ldrb	r3, [r3, #0]
 8030358:	00db      	lsls	r3, r3, #3
 803035a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803035e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030362:	430a      	orrs	r2, r1
 8030364:	601a      	str	r2, [r3, #0]
 8030366:	e048      	b.n	80303fa <USB_EPStartXfer+0x4e6>
 8030368:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803036a:	095b      	lsrs	r3, r3, #5
 803036c:	64bb      	str	r3, [r7, #72]	@ 0x48
 803036e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030370:	f003 031f 	and.w	r3, r3, #31
 8030374:	2b00      	cmp	r3, #0
 8030376:	d102      	bne.n	803037e <USB_EPStartXfer+0x46a>
 8030378:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 803037a:	3b01      	subs	r3, #1
 803037c:	64bb      	str	r3, [r7, #72]	@ 0x48
 803037e:	683b      	ldr	r3, [r7, #0]
 8030380:	781b      	ldrb	r3, [r3, #0]
 8030382:	00db      	lsls	r3, r3, #3
 8030384:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030388:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803038c:	681a      	ldr	r2, [r3, #0]
 803038e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8030390:	069b      	lsls	r3, r3, #26
 8030392:	431a      	orrs	r2, r3
 8030394:	683b      	ldr	r3, [r7, #0]
 8030396:	781b      	ldrb	r3, [r3, #0]
 8030398:	00db      	lsls	r3, r3, #3
 803039a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803039e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80303a2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80303a6:	601a      	str	r2, [r3, #0]
 80303a8:	e027      	b.n	80303fa <USB_EPStartXfer+0x4e6>
 80303aa:	683b      	ldr	r3, [r7, #0]
 80303ac:	785b      	ldrb	r3, [r3, #1]
 80303ae:	2b01      	cmp	r3, #1
 80303b0:	d123      	bne.n	80303fa <USB_EPStartXfer+0x4e6>
 80303b2:	683b      	ldr	r3, [r7, #0]
 80303b4:	781b      	ldrb	r3, [r3, #0]
 80303b6:	00db      	lsls	r3, r3, #3
 80303b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80303bc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80303c0:	681a      	ldr	r2, [r3, #0]
 80303c2:	683b      	ldr	r3, [r7, #0]
 80303c4:	781b      	ldrb	r3, [r3, #0]
 80303c6:	00db      	lsls	r3, r3, #3
 80303c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80303cc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80303d0:	b292      	uxth	r2, r2
 80303d2:	601a      	str	r2, [r3, #0]
 80303d4:	683b      	ldr	r3, [r7, #0]
 80303d6:	781b      	ldrb	r3, [r3, #0]
 80303d8:	00db      	lsls	r3, r3, #3
 80303da:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80303de:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80303e2:	6819      	ldr	r1, [r3, #0]
 80303e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80303e6:	041a      	lsls	r2, r3, #16
 80303e8:	683b      	ldr	r3, [r7, #0]
 80303ea:	781b      	ldrb	r3, [r3, #0]
 80303ec:	00db      	lsls	r3, r3, #3
 80303ee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80303f2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80303f6:	430a      	orrs	r2, r1
 80303f8:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80303fa:	683b      	ldr	r3, [r7, #0]
 80303fc:	891b      	ldrh	r3, [r3, #8]
 80303fe:	837b      	strh	r3, [r7, #26]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8030400:	683b      	ldr	r3, [r7, #0]
 8030402:	6959      	ldr	r1, [r3, #20]
 8030404:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030406:	b29b      	uxth	r3, r3
 8030408:	8b7a      	ldrh	r2, [r7, #26]
 803040a:	6878      	ldr	r0, [r7, #4]
 803040c:	f000 fef8 	bl	8031200 <USB_WritePMA>
            ep->xfer_buff += len;
 8030410:	683b      	ldr	r3, [r7, #0]
 8030412:	695a      	ldr	r2, [r3, #20]
 8030414:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030416:	441a      	add	r2, r3
 8030418:	683b      	ldr	r3, [r7, #0]
 803041a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 803041c:	683b      	ldr	r3, [r7, #0]
 803041e:	6a1a      	ldr	r2, [r3, #32]
 8030420:	683b      	ldr	r3, [r7, #0]
 8030422:	691b      	ldr	r3, [r3, #16]
 8030424:	429a      	cmp	r2, r3
 8030426:	d906      	bls.n	8030436 <USB_EPStartXfer+0x522>
            {
              ep->xfer_len_db -= len;
 8030428:	683b      	ldr	r3, [r7, #0]
 803042a:	6a1a      	ldr	r2, [r3, #32]
 803042c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803042e:	1ad2      	subs	r2, r2, r3
 8030430:	683b      	ldr	r3, [r7, #0]
 8030432:	621a      	str	r2, [r3, #32]
 8030434:	e005      	b.n	8030442 <USB_EPStartXfer+0x52e>
            }
            else
            {
              len = ep->xfer_len_db;
 8030436:	683b      	ldr	r3, [r7, #0]
 8030438:	6a1b      	ldr	r3, [r3, #32]
 803043a:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 803043c:	683b      	ldr	r3, [r7, #0]
 803043e:	2200      	movs	r2, #0
 8030440:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8030442:	683b      	ldr	r3, [r7, #0]
 8030444:	785b      	ldrb	r3, [r3, #1]
 8030446:	2b00      	cmp	r3, #0
 8030448:	d16a      	bne.n	8030520 <USB_EPStartXfer+0x60c>
 803044a:	683b      	ldr	r3, [r7, #0]
 803044c:	781b      	ldrb	r3, [r3, #0]
 803044e:	00db      	lsls	r3, r3, #3
 8030450:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030454:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030458:	685a      	ldr	r2, [r3, #4]
 803045a:	683b      	ldr	r3, [r7, #0]
 803045c:	781b      	ldrb	r3, [r3, #0]
 803045e:	00db      	lsls	r3, r3, #3
 8030460:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030464:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030468:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 803046c:	605a      	str	r2, [r3, #4]
 803046e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030470:	2b00      	cmp	r3, #0
 8030472:	d112      	bne.n	803049a <USB_EPStartXfer+0x586>
 8030474:	683b      	ldr	r3, [r7, #0]
 8030476:	781b      	ldrb	r3, [r3, #0]
 8030478:	00db      	lsls	r3, r3, #3
 803047a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803047e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030482:	685a      	ldr	r2, [r3, #4]
 8030484:	683b      	ldr	r3, [r7, #0]
 8030486:	781b      	ldrb	r3, [r3, #0]
 8030488:	00db      	lsls	r3, r3, #3
 803048a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803048e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030492:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030496:	605a      	str	r2, [r3, #4]
 8030498:	e06a      	b.n	8030570 <USB_EPStartXfer+0x65c>
 803049a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803049c:	2b3e      	cmp	r3, #62	@ 0x3e
 803049e:	d81e      	bhi.n	80304de <USB_EPStartXfer+0x5ca>
 80304a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80304a2:	085b      	lsrs	r3, r3, #1
 80304a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80304a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80304a8:	f003 0301 	and.w	r3, r3, #1
 80304ac:	2b00      	cmp	r3, #0
 80304ae:	d002      	beq.n	80304b6 <USB_EPStartXfer+0x5a2>
 80304b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80304b2:	3301      	adds	r3, #1
 80304b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80304b6:	683b      	ldr	r3, [r7, #0]
 80304b8:	781b      	ldrb	r3, [r3, #0]
 80304ba:	00db      	lsls	r3, r3, #3
 80304bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80304c0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80304c4:	6859      	ldr	r1, [r3, #4]
 80304c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80304c8:	069a      	lsls	r2, r3, #26
 80304ca:	683b      	ldr	r3, [r7, #0]
 80304cc:	781b      	ldrb	r3, [r3, #0]
 80304ce:	00db      	lsls	r3, r3, #3
 80304d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80304d4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80304d8:	430a      	orrs	r2, r1
 80304da:	605a      	str	r2, [r3, #4]
 80304dc:	e048      	b.n	8030570 <USB_EPStartXfer+0x65c>
 80304de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80304e0:	095b      	lsrs	r3, r3, #5
 80304e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80304e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80304e6:	f003 031f 	and.w	r3, r3, #31
 80304ea:	2b00      	cmp	r3, #0
 80304ec:	d102      	bne.n	80304f4 <USB_EPStartXfer+0x5e0>
 80304ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80304f0:	3b01      	subs	r3, #1
 80304f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80304f4:	683b      	ldr	r3, [r7, #0]
 80304f6:	781b      	ldrb	r3, [r3, #0]
 80304f8:	00db      	lsls	r3, r3, #3
 80304fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80304fe:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030502:	685a      	ldr	r2, [r3, #4]
 8030504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8030506:	069b      	lsls	r3, r3, #26
 8030508:	431a      	orrs	r2, r3
 803050a:	683b      	ldr	r3, [r7, #0]
 803050c:	781b      	ldrb	r3, [r3, #0]
 803050e:	00db      	lsls	r3, r3, #3
 8030510:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030514:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030518:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 803051c:	605a      	str	r2, [r3, #4]
 803051e:	e027      	b.n	8030570 <USB_EPStartXfer+0x65c>
 8030520:	683b      	ldr	r3, [r7, #0]
 8030522:	785b      	ldrb	r3, [r3, #1]
 8030524:	2b01      	cmp	r3, #1
 8030526:	d123      	bne.n	8030570 <USB_EPStartXfer+0x65c>
 8030528:	683b      	ldr	r3, [r7, #0]
 803052a:	781b      	ldrb	r3, [r3, #0]
 803052c:	00db      	lsls	r3, r3, #3
 803052e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030532:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030536:	685a      	ldr	r2, [r3, #4]
 8030538:	683b      	ldr	r3, [r7, #0]
 803053a:	781b      	ldrb	r3, [r3, #0]
 803053c:	00db      	lsls	r3, r3, #3
 803053e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030542:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030546:	b292      	uxth	r2, r2
 8030548:	605a      	str	r2, [r3, #4]
 803054a:	683b      	ldr	r3, [r7, #0]
 803054c:	781b      	ldrb	r3, [r3, #0]
 803054e:	00db      	lsls	r3, r3, #3
 8030550:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030554:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030558:	6859      	ldr	r1, [r3, #4]
 803055a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803055c:	041a      	lsls	r2, r3, #16
 803055e:	683b      	ldr	r3, [r7, #0]
 8030560:	781b      	ldrb	r3, [r3, #0]
 8030562:	00db      	lsls	r3, r3, #3
 8030564:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030568:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803056c:	430a      	orrs	r2, r1
 803056e:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8030570:	683b      	ldr	r3, [r7, #0]
 8030572:	895b      	ldrh	r3, [r3, #10]
 8030574:	837b      	strh	r3, [r7, #26]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8030576:	683b      	ldr	r3, [r7, #0]
 8030578:	6959      	ldr	r1, [r3, #20]
 803057a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803057c:	b29b      	uxth	r3, r3
 803057e:	8b7a      	ldrh	r2, [r7, #26]
 8030580:	6878      	ldr	r0, [r7, #4]
 8030582:	f000 fe3d 	bl	8031200 <USB_WritePMA>
 8030586:	e19f      	b.n	80308c8 <USB_EPStartXfer+0x9b4>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8030588:	683b      	ldr	r3, [r7, #0]
 803058a:	6a1b      	ldr	r3, [r3, #32]
 803058c:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 803058e:	687a      	ldr	r2, [r7, #4]
 8030590:	683b      	ldr	r3, [r7, #0]
 8030592:	781b      	ldrb	r3, [r3, #0]
 8030594:	009b      	lsls	r3, r3, #2
 8030596:	4413      	add	r3, r2
 8030598:	681a      	ldr	r2, [r3, #0]
 803059a:	4ba0      	ldr	r3, [pc, #640]	@ (803081c <USB_EPStartXfer+0x908>)
 803059c:	4013      	ands	r3, r2
 803059e:	617b      	str	r3, [r7, #20]
 80305a0:	687a      	ldr	r2, [r7, #4]
 80305a2:	683b      	ldr	r3, [r7, #0]
 80305a4:	781b      	ldrb	r3, [r3, #0]
 80305a6:	009b      	lsls	r3, r3, #2
 80305a8:	441a      	add	r2, r3
 80305aa:	697b      	ldr	r3, [r7, #20]
 80305ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80305b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80305b4:	6013      	str	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80305b6:	683b      	ldr	r3, [r7, #0]
 80305b8:	781b      	ldrb	r3, [r3, #0]
 80305ba:	00db      	lsls	r3, r3, #3
 80305bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80305c0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80305c4:	681a      	ldr	r2, [r3, #0]
 80305c6:	683b      	ldr	r3, [r7, #0]
 80305c8:	781b      	ldrb	r3, [r3, #0]
 80305ca:	00db      	lsls	r3, r3, #3
 80305cc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80305d0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80305d4:	b292      	uxth	r2, r2
 80305d6:	601a      	str	r2, [r3, #0]
 80305d8:	683b      	ldr	r3, [r7, #0]
 80305da:	781b      	ldrb	r3, [r3, #0]
 80305dc:	00db      	lsls	r3, r3, #3
 80305de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80305e2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80305e6:	6819      	ldr	r1, [r3, #0]
 80305e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80305ea:	041a      	lsls	r2, r3, #16
 80305ec:	683b      	ldr	r3, [r7, #0]
 80305ee:	781b      	ldrb	r3, [r3, #0]
 80305f0:	00db      	lsls	r3, r3, #3
 80305f2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80305f6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80305fa:	430a      	orrs	r2, r1
 80305fc:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80305fe:	683b      	ldr	r3, [r7, #0]
 8030600:	891b      	ldrh	r3, [r3, #8]
 8030602:	837b      	strh	r3, [r7, #26]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8030604:	683b      	ldr	r3, [r7, #0]
 8030606:	6959      	ldr	r1, [r3, #20]
 8030608:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803060a:	b29b      	uxth	r3, r3
 803060c:	8b7a      	ldrh	r2, [r7, #26]
 803060e:	6878      	ldr	r0, [r7, #4]
 8030610:	f000 fdf6 	bl	8031200 <USB_WritePMA>
 8030614:	e158      	b.n	80308c8 <USB_EPStartXfer+0x9b4>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8030616:	683b      	ldr	r3, [r7, #0]
 8030618:	6a1a      	ldr	r2, [r3, #32]
 803061a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803061c:	1ad2      	subs	r2, r2, r3
 803061e:	683b      	ldr	r3, [r7, #0]
 8030620:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8030622:	687a      	ldr	r2, [r7, #4]
 8030624:	683b      	ldr	r3, [r7, #0]
 8030626:	781b      	ldrb	r3, [r3, #0]
 8030628:	009b      	lsls	r3, r3, #2
 803062a:	4413      	add	r3, r2
 803062c:	681b      	ldr	r3, [r3, #0]
 803062e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8030632:	2b00      	cmp	r3, #0
 8030634:	f000 80a3 	beq.w	803077e <USB_EPStartXfer+0x86a>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8030638:	683b      	ldr	r3, [r7, #0]
 803063a:	785b      	ldrb	r3, [r3, #1]
 803063c:	2b00      	cmp	r3, #0
 803063e:	d16a      	bne.n	8030716 <USB_EPStartXfer+0x802>
 8030640:	683b      	ldr	r3, [r7, #0]
 8030642:	781b      	ldrb	r3, [r3, #0]
 8030644:	00db      	lsls	r3, r3, #3
 8030646:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803064a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803064e:	685a      	ldr	r2, [r3, #4]
 8030650:	683b      	ldr	r3, [r7, #0]
 8030652:	781b      	ldrb	r3, [r3, #0]
 8030654:	00db      	lsls	r3, r3, #3
 8030656:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803065a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803065e:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8030662:	605a      	str	r2, [r3, #4]
 8030664:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030666:	2b00      	cmp	r3, #0
 8030668:	d112      	bne.n	8030690 <USB_EPStartXfer+0x77c>
 803066a:	683b      	ldr	r3, [r7, #0]
 803066c:	781b      	ldrb	r3, [r3, #0]
 803066e:	00db      	lsls	r3, r3, #3
 8030670:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030674:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030678:	685a      	ldr	r2, [r3, #4]
 803067a:	683b      	ldr	r3, [r7, #0]
 803067c:	781b      	ldrb	r3, [r3, #0]
 803067e:	00db      	lsls	r3, r3, #3
 8030680:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030684:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030688:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 803068c:	605a      	str	r2, [r3, #4]
 803068e:	e06a      	b.n	8030766 <USB_EPStartXfer+0x852>
 8030690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030692:	2b3e      	cmp	r3, #62	@ 0x3e
 8030694:	d81e      	bhi.n	80306d4 <USB_EPStartXfer+0x7c0>
 8030696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030698:	085b      	lsrs	r3, r3, #1
 803069a:	643b      	str	r3, [r7, #64]	@ 0x40
 803069c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803069e:	f003 0301 	and.w	r3, r3, #1
 80306a2:	2b00      	cmp	r3, #0
 80306a4:	d002      	beq.n	80306ac <USB_EPStartXfer+0x798>
 80306a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80306a8:	3301      	adds	r3, #1
 80306aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80306ac:	683b      	ldr	r3, [r7, #0]
 80306ae:	781b      	ldrb	r3, [r3, #0]
 80306b0:	00db      	lsls	r3, r3, #3
 80306b2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80306b6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80306ba:	6859      	ldr	r1, [r3, #4]
 80306bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80306be:	069a      	lsls	r2, r3, #26
 80306c0:	683b      	ldr	r3, [r7, #0]
 80306c2:	781b      	ldrb	r3, [r3, #0]
 80306c4:	00db      	lsls	r3, r3, #3
 80306c6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80306ca:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80306ce:	430a      	orrs	r2, r1
 80306d0:	605a      	str	r2, [r3, #4]
 80306d2:	e048      	b.n	8030766 <USB_EPStartXfer+0x852>
 80306d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80306d6:	095b      	lsrs	r3, r3, #5
 80306d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80306da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80306dc:	f003 031f 	and.w	r3, r3, #31
 80306e0:	2b00      	cmp	r3, #0
 80306e2:	d102      	bne.n	80306ea <USB_EPStartXfer+0x7d6>
 80306e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80306e6:	3b01      	subs	r3, #1
 80306e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80306ea:	683b      	ldr	r3, [r7, #0]
 80306ec:	781b      	ldrb	r3, [r3, #0]
 80306ee:	00db      	lsls	r3, r3, #3
 80306f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80306f4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80306f8:	685a      	ldr	r2, [r3, #4]
 80306fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80306fc:	069b      	lsls	r3, r3, #26
 80306fe:	431a      	orrs	r2, r3
 8030700:	683b      	ldr	r3, [r7, #0]
 8030702:	781b      	ldrb	r3, [r3, #0]
 8030704:	00db      	lsls	r3, r3, #3
 8030706:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803070a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803070e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030712:	605a      	str	r2, [r3, #4]
 8030714:	e027      	b.n	8030766 <USB_EPStartXfer+0x852>
 8030716:	683b      	ldr	r3, [r7, #0]
 8030718:	785b      	ldrb	r3, [r3, #1]
 803071a:	2b01      	cmp	r3, #1
 803071c:	d123      	bne.n	8030766 <USB_EPStartXfer+0x852>
 803071e:	683b      	ldr	r3, [r7, #0]
 8030720:	781b      	ldrb	r3, [r3, #0]
 8030722:	00db      	lsls	r3, r3, #3
 8030724:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030728:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803072c:	685a      	ldr	r2, [r3, #4]
 803072e:	683b      	ldr	r3, [r7, #0]
 8030730:	781b      	ldrb	r3, [r3, #0]
 8030732:	00db      	lsls	r3, r3, #3
 8030734:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030738:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803073c:	b292      	uxth	r2, r2
 803073e:	605a      	str	r2, [r3, #4]
 8030740:	683b      	ldr	r3, [r7, #0]
 8030742:	781b      	ldrb	r3, [r3, #0]
 8030744:	00db      	lsls	r3, r3, #3
 8030746:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803074a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803074e:	6859      	ldr	r1, [r3, #4]
 8030750:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030752:	041a      	lsls	r2, r3, #16
 8030754:	683b      	ldr	r3, [r7, #0]
 8030756:	781b      	ldrb	r3, [r3, #0]
 8030758:	00db      	lsls	r3, r3, #3
 803075a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803075e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030762:	430a      	orrs	r2, r1
 8030764:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 8030766:	683b      	ldr	r3, [r7, #0]
 8030768:	895b      	ldrh	r3, [r3, #10]
 803076a:	837b      	strh	r3, [r7, #26]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 803076c:	683b      	ldr	r3, [r7, #0]
 803076e:	6959      	ldr	r1, [r3, #20]
 8030770:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030772:	b29b      	uxth	r3, r3
 8030774:	8b7a      	ldrh	r2, [r7, #26]
 8030776:	6878      	ldr	r0, [r7, #4]
 8030778:	f000 fd42 	bl	8031200 <USB_WritePMA>
 803077c:	e0a4      	b.n	80308c8 <USB_EPStartXfer+0x9b4>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 803077e:	683b      	ldr	r3, [r7, #0]
 8030780:	785b      	ldrb	r3, [r3, #1]
 8030782:	2b00      	cmp	r3, #0
 8030784:	d16d      	bne.n	8030862 <USB_EPStartXfer+0x94e>
 8030786:	683b      	ldr	r3, [r7, #0]
 8030788:	781b      	ldrb	r3, [r3, #0]
 803078a:	00db      	lsls	r3, r3, #3
 803078c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030790:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030794:	681a      	ldr	r2, [r3, #0]
 8030796:	683b      	ldr	r3, [r7, #0]
 8030798:	781b      	ldrb	r3, [r3, #0]
 803079a:	00db      	lsls	r3, r3, #3
 803079c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80307a0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80307a4:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80307a8:	601a      	str	r2, [r3, #0]
 80307aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80307ac:	2b00      	cmp	r3, #0
 80307ae:	d112      	bne.n	80307d6 <USB_EPStartXfer+0x8c2>
 80307b0:	683b      	ldr	r3, [r7, #0]
 80307b2:	781b      	ldrb	r3, [r3, #0]
 80307b4:	00db      	lsls	r3, r3, #3
 80307b6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80307ba:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80307be:	681a      	ldr	r2, [r3, #0]
 80307c0:	683b      	ldr	r3, [r7, #0]
 80307c2:	781b      	ldrb	r3, [r3, #0]
 80307c4:	00db      	lsls	r3, r3, #3
 80307c6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80307ca:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80307ce:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80307d2:	601a      	str	r2, [r3, #0]
 80307d4:	e06d      	b.n	80308b2 <USB_EPStartXfer+0x99e>
 80307d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80307d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80307da:	d821      	bhi.n	8030820 <USB_EPStartXfer+0x90c>
 80307dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80307de:	085b      	lsrs	r3, r3, #1
 80307e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80307e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80307e4:	f003 0301 	and.w	r3, r3, #1
 80307e8:	2b00      	cmp	r3, #0
 80307ea:	d002      	beq.n	80307f2 <USB_EPStartXfer+0x8de>
 80307ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80307ee:	3301      	adds	r3, #1
 80307f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80307f2:	683b      	ldr	r3, [r7, #0]
 80307f4:	781b      	ldrb	r3, [r3, #0]
 80307f6:	00db      	lsls	r3, r3, #3
 80307f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80307fc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030800:	6819      	ldr	r1, [r3, #0]
 8030802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8030804:	069a      	lsls	r2, r3, #26
 8030806:	683b      	ldr	r3, [r7, #0]
 8030808:	781b      	ldrb	r3, [r3, #0]
 803080a:	00db      	lsls	r3, r3, #3
 803080c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030810:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030814:	430a      	orrs	r2, r1
 8030816:	601a      	str	r2, [r3, #0]
 8030818:	e04b      	b.n	80308b2 <USB_EPStartXfer+0x99e>
 803081a:	bf00      	nop
 803081c:	07ff8e8f 	.word	0x07ff8e8f
 8030820:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030822:	095b      	lsrs	r3, r3, #5
 8030824:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8030826:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030828:	f003 031f 	and.w	r3, r3, #31
 803082c:	2b00      	cmp	r3, #0
 803082e:	d102      	bne.n	8030836 <USB_EPStartXfer+0x922>
 8030830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8030832:	3b01      	subs	r3, #1
 8030834:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8030836:	683b      	ldr	r3, [r7, #0]
 8030838:	781b      	ldrb	r3, [r3, #0]
 803083a:	00db      	lsls	r3, r3, #3
 803083c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030840:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030844:	681a      	ldr	r2, [r3, #0]
 8030846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8030848:	069b      	lsls	r3, r3, #26
 803084a:	431a      	orrs	r2, r3
 803084c:	683b      	ldr	r3, [r7, #0]
 803084e:	781b      	ldrb	r3, [r3, #0]
 8030850:	00db      	lsls	r3, r3, #3
 8030852:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030856:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803085a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 803085e:	601a      	str	r2, [r3, #0]
 8030860:	e027      	b.n	80308b2 <USB_EPStartXfer+0x99e>
 8030862:	683b      	ldr	r3, [r7, #0]
 8030864:	785b      	ldrb	r3, [r3, #1]
 8030866:	2b01      	cmp	r3, #1
 8030868:	d123      	bne.n	80308b2 <USB_EPStartXfer+0x99e>
 803086a:	683b      	ldr	r3, [r7, #0]
 803086c:	781b      	ldrb	r3, [r3, #0]
 803086e:	00db      	lsls	r3, r3, #3
 8030870:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030874:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030878:	681a      	ldr	r2, [r3, #0]
 803087a:	683b      	ldr	r3, [r7, #0]
 803087c:	781b      	ldrb	r3, [r3, #0]
 803087e:	00db      	lsls	r3, r3, #3
 8030880:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030884:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030888:	b292      	uxth	r2, r2
 803088a:	601a      	str	r2, [r3, #0]
 803088c:	683b      	ldr	r3, [r7, #0]
 803088e:	781b      	ldrb	r3, [r3, #0]
 8030890:	00db      	lsls	r3, r3, #3
 8030892:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030896:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 803089a:	6819      	ldr	r1, [r3, #0]
 803089c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803089e:	041a      	lsls	r2, r3, #16
 80308a0:	683b      	ldr	r3, [r7, #0]
 80308a2:	781b      	ldrb	r3, [r3, #0]
 80308a4:	00db      	lsls	r3, r3, #3
 80308a6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80308aa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80308ae:	430a      	orrs	r2, r1
 80308b0:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80308b2:	683b      	ldr	r3, [r7, #0]
 80308b4:	891b      	ldrh	r3, [r3, #8]
 80308b6:	837b      	strh	r3, [r7, #26]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80308b8:	683b      	ldr	r3, [r7, #0]
 80308ba:	6959      	ldr	r1, [r3, #20]
 80308bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80308be:	b29b      	uxth	r3, r3
 80308c0:	8b7a      	ldrh	r2, [r7, #26]
 80308c2:	6878      	ldr	r0, [r7, #4]
 80308c4:	f000 fc9c 	bl	8031200 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80308c8:	687a      	ldr	r2, [r7, #4]
 80308ca:	683b      	ldr	r3, [r7, #0]
 80308cc:	781b      	ldrb	r3, [r3, #0]
 80308ce:	009b      	lsls	r3, r3, #2
 80308d0:	4413      	add	r3, r2
 80308d2:	681a      	ldr	r2, [r3, #0]
 80308d4:	4b8b      	ldr	r3, [pc, #556]	@ (8030b04 <USB_EPStartXfer+0xbf0>)
 80308d6:	4013      	ands	r3, r2
 80308d8:	60fb      	str	r3, [r7, #12]
 80308da:	68fb      	ldr	r3, [r7, #12]
 80308dc:	f083 0310 	eor.w	r3, r3, #16
 80308e0:	60fb      	str	r3, [r7, #12]
 80308e2:	68fb      	ldr	r3, [r7, #12]
 80308e4:	f083 0320 	eor.w	r3, r3, #32
 80308e8:	60fb      	str	r3, [r7, #12]
 80308ea:	687a      	ldr	r2, [r7, #4]
 80308ec:	683b      	ldr	r3, [r7, #0]
 80308ee:	781b      	ldrb	r3, [r3, #0]
 80308f0:	009b      	lsls	r3, r3, #2
 80308f2:	441a      	add	r2, r3
 80308f4:	68fb      	ldr	r3, [r7, #12]
 80308f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80308fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80308fe:	6013      	str	r3, [r2, #0]
 8030900:	e36b      	b.n	8030fda <USB_EPStartXfer+0x10c6>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8030902:	683b      	ldr	r3, [r7, #0]
 8030904:	7b1b      	ldrb	r3, [r3, #12]
 8030906:	2b00      	cmp	r3, #0
 8030908:	f040 8081 	bne.w	8030a0e <USB_EPStartXfer+0xafa>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 803090c:	683b      	ldr	r3, [r7, #0]
 803090e:	699a      	ldr	r2, [r3, #24]
 8030910:	683b      	ldr	r3, [r7, #0]
 8030912:	691b      	ldr	r3, [r3, #16]
 8030914:	429a      	cmp	r2, r3
 8030916:	d909      	bls.n	803092c <USB_EPStartXfer+0xa18>
      {
        len = ep->maxpacket;
 8030918:	683b      	ldr	r3, [r7, #0]
 803091a:	691b      	ldr	r3, [r3, #16]
 803091c:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 803091e:	683b      	ldr	r3, [r7, #0]
 8030920:	699a      	ldr	r2, [r3, #24]
 8030922:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030924:	1ad2      	subs	r2, r2, r3
 8030926:	683b      	ldr	r3, [r7, #0]
 8030928:	619a      	str	r2, [r3, #24]
 803092a:	e005      	b.n	8030938 <USB_EPStartXfer+0xa24>
      }
      else
      {
        len = ep->xfer_len;
 803092c:	683b      	ldr	r3, [r7, #0]
 803092e:	699b      	ldr	r3, [r3, #24]
 8030930:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 8030932:	683b      	ldr	r3, [r7, #0]
 8030934:	2200      	movs	r2, #0
 8030936:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8030938:	683b      	ldr	r3, [r7, #0]
 803093a:	781b      	ldrb	r3, [r3, #0]
 803093c:	00db      	lsls	r3, r3, #3
 803093e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030942:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030946:	685a      	ldr	r2, [r3, #4]
 8030948:	683b      	ldr	r3, [r7, #0]
 803094a:	781b      	ldrb	r3, [r3, #0]
 803094c:	00db      	lsls	r3, r3, #3
 803094e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030952:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030956:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 803095a:	605a      	str	r2, [r3, #4]
 803095c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803095e:	2b00      	cmp	r3, #0
 8030960:	d112      	bne.n	8030988 <USB_EPStartXfer+0xa74>
 8030962:	683b      	ldr	r3, [r7, #0]
 8030964:	781b      	ldrb	r3, [r3, #0]
 8030966:	00db      	lsls	r3, r3, #3
 8030968:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803096c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030970:	685a      	ldr	r2, [r3, #4]
 8030972:	683b      	ldr	r3, [r7, #0]
 8030974:	781b      	ldrb	r3, [r3, #0]
 8030976:	00db      	lsls	r3, r3, #3
 8030978:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803097c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030980:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030984:	605a      	str	r2, [r3, #4]
 8030986:	e30c      	b.n	8030fa2 <USB_EPStartXfer+0x108e>
 8030988:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 803098a:	2b3e      	cmp	r3, #62	@ 0x3e
 803098c:	d81e      	bhi.n	80309cc <USB_EPStartXfer+0xab8>
 803098e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030990:	085b      	lsrs	r3, r3, #1
 8030992:	63bb      	str	r3, [r7, #56]	@ 0x38
 8030994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030996:	f003 0301 	and.w	r3, r3, #1
 803099a:	2b00      	cmp	r3, #0
 803099c:	d002      	beq.n	80309a4 <USB_EPStartXfer+0xa90>
 803099e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80309a0:	3301      	adds	r3, #1
 80309a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80309a4:	683b      	ldr	r3, [r7, #0]
 80309a6:	781b      	ldrb	r3, [r3, #0]
 80309a8:	00db      	lsls	r3, r3, #3
 80309aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80309ae:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80309b2:	6859      	ldr	r1, [r3, #4]
 80309b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80309b6:	069a      	lsls	r2, r3, #26
 80309b8:	683b      	ldr	r3, [r7, #0]
 80309ba:	781b      	ldrb	r3, [r3, #0]
 80309bc:	00db      	lsls	r3, r3, #3
 80309be:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80309c2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80309c6:	430a      	orrs	r2, r1
 80309c8:	605a      	str	r2, [r3, #4]
 80309ca:	e2ea      	b.n	8030fa2 <USB_EPStartXfer+0x108e>
 80309cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80309ce:	095b      	lsrs	r3, r3, #5
 80309d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80309d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80309d4:	f003 031f 	and.w	r3, r3, #31
 80309d8:	2b00      	cmp	r3, #0
 80309da:	d102      	bne.n	80309e2 <USB_EPStartXfer+0xace>
 80309dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80309de:	3b01      	subs	r3, #1
 80309e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80309e2:	683b      	ldr	r3, [r7, #0]
 80309e4:	781b      	ldrb	r3, [r3, #0]
 80309e6:	00db      	lsls	r3, r3, #3
 80309e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80309ec:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80309f0:	685a      	ldr	r2, [r3, #4]
 80309f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80309f4:	069b      	lsls	r3, r3, #26
 80309f6:	431a      	orrs	r2, r3
 80309f8:	683b      	ldr	r3, [r7, #0]
 80309fa:	781b      	ldrb	r3, [r3, #0]
 80309fc:	00db      	lsls	r3, r3, #3
 80309fe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030a02:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030a06:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030a0a:	605a      	str	r2, [r3, #4]
 8030a0c:	e2c9      	b.n	8030fa2 <USB_EPStartXfer+0x108e>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8030a0e:	683b      	ldr	r3, [r7, #0]
 8030a10:	78db      	ldrb	r3, [r3, #3]
 8030a12:	2b02      	cmp	r3, #2
 8030a14:	f040 8176 	bne.w	8030d04 <USB_EPStartXfer+0xdf0>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8030a18:	683b      	ldr	r3, [r7, #0]
 8030a1a:	785b      	ldrb	r3, [r3, #1]
 8030a1c:	2b00      	cmp	r3, #0
 8030a1e:	d173      	bne.n	8030b08 <USB_EPStartXfer+0xbf4>
 8030a20:	683b      	ldr	r3, [r7, #0]
 8030a22:	781b      	ldrb	r3, [r3, #0]
 8030a24:	00db      	lsls	r3, r3, #3
 8030a26:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030a2a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030a2e:	681a      	ldr	r2, [r3, #0]
 8030a30:	683b      	ldr	r3, [r7, #0]
 8030a32:	781b      	ldrb	r3, [r3, #0]
 8030a34:	00db      	lsls	r3, r3, #3
 8030a36:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030a3a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030a3e:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8030a42:	601a      	str	r2, [r3, #0]
 8030a44:	683b      	ldr	r3, [r7, #0]
 8030a46:	691b      	ldr	r3, [r3, #16]
 8030a48:	2b00      	cmp	r3, #0
 8030a4a:	d112      	bne.n	8030a72 <USB_EPStartXfer+0xb5e>
 8030a4c:	683b      	ldr	r3, [r7, #0]
 8030a4e:	781b      	ldrb	r3, [r3, #0]
 8030a50:	00db      	lsls	r3, r3, #3
 8030a52:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030a56:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030a5a:	681a      	ldr	r2, [r3, #0]
 8030a5c:	683b      	ldr	r3, [r7, #0]
 8030a5e:	781b      	ldrb	r3, [r3, #0]
 8030a60:	00db      	lsls	r3, r3, #3
 8030a62:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030a66:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030a6a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030a6e:	601a      	str	r2, [r3, #0]
 8030a70:	e073      	b.n	8030b5a <USB_EPStartXfer+0xc46>
 8030a72:	683b      	ldr	r3, [r7, #0]
 8030a74:	691b      	ldr	r3, [r3, #16]
 8030a76:	2b3e      	cmp	r3, #62	@ 0x3e
 8030a78:	d820      	bhi.n	8030abc <USB_EPStartXfer+0xba8>
 8030a7a:	683b      	ldr	r3, [r7, #0]
 8030a7c:	691b      	ldr	r3, [r3, #16]
 8030a7e:	085b      	lsrs	r3, r3, #1
 8030a80:	637b      	str	r3, [r7, #52]	@ 0x34
 8030a82:	683b      	ldr	r3, [r7, #0]
 8030a84:	691b      	ldr	r3, [r3, #16]
 8030a86:	f003 0301 	and.w	r3, r3, #1
 8030a8a:	2b00      	cmp	r3, #0
 8030a8c:	d002      	beq.n	8030a94 <USB_EPStartXfer+0xb80>
 8030a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8030a90:	3301      	adds	r3, #1
 8030a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8030a94:	683b      	ldr	r3, [r7, #0]
 8030a96:	781b      	ldrb	r3, [r3, #0]
 8030a98:	00db      	lsls	r3, r3, #3
 8030a9a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030a9e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030aa2:	6819      	ldr	r1, [r3, #0]
 8030aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8030aa6:	069a      	lsls	r2, r3, #26
 8030aa8:	683b      	ldr	r3, [r7, #0]
 8030aaa:	781b      	ldrb	r3, [r3, #0]
 8030aac:	00db      	lsls	r3, r3, #3
 8030aae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030ab2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030ab6:	430a      	orrs	r2, r1
 8030ab8:	601a      	str	r2, [r3, #0]
 8030aba:	e04e      	b.n	8030b5a <USB_EPStartXfer+0xc46>
 8030abc:	683b      	ldr	r3, [r7, #0]
 8030abe:	691b      	ldr	r3, [r3, #16]
 8030ac0:	095b      	lsrs	r3, r3, #5
 8030ac2:	637b      	str	r3, [r7, #52]	@ 0x34
 8030ac4:	683b      	ldr	r3, [r7, #0]
 8030ac6:	691b      	ldr	r3, [r3, #16]
 8030ac8:	f003 031f 	and.w	r3, r3, #31
 8030acc:	2b00      	cmp	r3, #0
 8030ace:	d102      	bne.n	8030ad6 <USB_EPStartXfer+0xbc2>
 8030ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8030ad2:	3b01      	subs	r3, #1
 8030ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8030ad6:	683b      	ldr	r3, [r7, #0]
 8030ad8:	781b      	ldrb	r3, [r3, #0]
 8030ada:	00db      	lsls	r3, r3, #3
 8030adc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030ae0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030ae4:	681a      	ldr	r2, [r3, #0]
 8030ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8030ae8:	069b      	lsls	r3, r3, #26
 8030aea:	431a      	orrs	r2, r3
 8030aec:	683b      	ldr	r3, [r7, #0]
 8030aee:	781b      	ldrb	r3, [r3, #0]
 8030af0:	00db      	lsls	r3, r3, #3
 8030af2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030af6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030afa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030afe:	601a      	str	r2, [r3, #0]
 8030b00:	e02b      	b.n	8030b5a <USB_EPStartXfer+0xc46>
 8030b02:	bf00      	nop
 8030b04:	07ff8fbf 	.word	0x07ff8fbf
 8030b08:	683b      	ldr	r3, [r7, #0]
 8030b0a:	785b      	ldrb	r3, [r3, #1]
 8030b0c:	2b01      	cmp	r3, #1
 8030b0e:	d124      	bne.n	8030b5a <USB_EPStartXfer+0xc46>
 8030b10:	683b      	ldr	r3, [r7, #0]
 8030b12:	781b      	ldrb	r3, [r3, #0]
 8030b14:	00db      	lsls	r3, r3, #3
 8030b16:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030b1a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030b1e:	681a      	ldr	r2, [r3, #0]
 8030b20:	683b      	ldr	r3, [r7, #0]
 8030b22:	781b      	ldrb	r3, [r3, #0]
 8030b24:	00db      	lsls	r3, r3, #3
 8030b26:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030b2a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030b2e:	b292      	uxth	r2, r2
 8030b30:	601a      	str	r2, [r3, #0]
 8030b32:	683b      	ldr	r3, [r7, #0]
 8030b34:	781b      	ldrb	r3, [r3, #0]
 8030b36:	00db      	lsls	r3, r3, #3
 8030b38:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030b3c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030b40:	6819      	ldr	r1, [r3, #0]
 8030b42:	683b      	ldr	r3, [r7, #0]
 8030b44:	691b      	ldr	r3, [r3, #16]
 8030b46:	041a      	lsls	r2, r3, #16
 8030b48:	683b      	ldr	r3, [r7, #0]
 8030b4a:	781b      	ldrb	r3, [r3, #0]
 8030b4c:	00db      	lsls	r3, r3, #3
 8030b4e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030b52:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030b56:	430a      	orrs	r2, r1
 8030b58:	601a      	str	r2, [r3, #0]
 8030b5a:	683b      	ldr	r3, [r7, #0]
 8030b5c:	785b      	ldrb	r3, [r3, #1]
 8030b5e:	2b00      	cmp	r3, #0
 8030b60:	d170      	bne.n	8030c44 <USB_EPStartXfer+0xd30>
 8030b62:	683b      	ldr	r3, [r7, #0]
 8030b64:	781b      	ldrb	r3, [r3, #0]
 8030b66:	00db      	lsls	r3, r3, #3
 8030b68:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030b6c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030b70:	685a      	ldr	r2, [r3, #4]
 8030b72:	683b      	ldr	r3, [r7, #0]
 8030b74:	781b      	ldrb	r3, [r3, #0]
 8030b76:	00db      	lsls	r3, r3, #3
 8030b78:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030b7c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030b80:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8030b84:	605a      	str	r2, [r3, #4]
 8030b86:	683b      	ldr	r3, [r7, #0]
 8030b88:	691b      	ldr	r3, [r3, #16]
 8030b8a:	2b00      	cmp	r3, #0
 8030b8c:	d112      	bne.n	8030bb4 <USB_EPStartXfer+0xca0>
 8030b8e:	683b      	ldr	r3, [r7, #0]
 8030b90:	781b      	ldrb	r3, [r3, #0]
 8030b92:	00db      	lsls	r3, r3, #3
 8030b94:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030b98:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030b9c:	685a      	ldr	r2, [r3, #4]
 8030b9e:	683b      	ldr	r3, [r7, #0]
 8030ba0:	781b      	ldrb	r3, [r3, #0]
 8030ba2:	00db      	lsls	r3, r3, #3
 8030ba4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030ba8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030bac:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030bb0:	605a      	str	r2, [r3, #4]
 8030bb2:	e070      	b.n	8030c96 <USB_EPStartXfer+0xd82>
 8030bb4:	683b      	ldr	r3, [r7, #0]
 8030bb6:	691b      	ldr	r3, [r3, #16]
 8030bb8:	2b3e      	cmp	r3, #62	@ 0x3e
 8030bba:	d820      	bhi.n	8030bfe <USB_EPStartXfer+0xcea>
 8030bbc:	683b      	ldr	r3, [r7, #0]
 8030bbe:	691b      	ldr	r3, [r3, #16]
 8030bc0:	085b      	lsrs	r3, r3, #1
 8030bc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8030bc4:	683b      	ldr	r3, [r7, #0]
 8030bc6:	691b      	ldr	r3, [r3, #16]
 8030bc8:	f003 0301 	and.w	r3, r3, #1
 8030bcc:	2b00      	cmp	r3, #0
 8030bce:	d002      	beq.n	8030bd6 <USB_EPStartXfer+0xcc2>
 8030bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8030bd2:	3301      	adds	r3, #1
 8030bd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8030bd6:	683b      	ldr	r3, [r7, #0]
 8030bd8:	781b      	ldrb	r3, [r3, #0]
 8030bda:	00db      	lsls	r3, r3, #3
 8030bdc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030be0:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030be4:	6859      	ldr	r1, [r3, #4]
 8030be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8030be8:	069a      	lsls	r2, r3, #26
 8030bea:	683b      	ldr	r3, [r7, #0]
 8030bec:	781b      	ldrb	r3, [r3, #0]
 8030bee:	00db      	lsls	r3, r3, #3
 8030bf0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030bf4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030bf8:	430a      	orrs	r2, r1
 8030bfa:	605a      	str	r2, [r3, #4]
 8030bfc:	e04b      	b.n	8030c96 <USB_EPStartXfer+0xd82>
 8030bfe:	683b      	ldr	r3, [r7, #0]
 8030c00:	691b      	ldr	r3, [r3, #16]
 8030c02:	095b      	lsrs	r3, r3, #5
 8030c04:	633b      	str	r3, [r7, #48]	@ 0x30
 8030c06:	683b      	ldr	r3, [r7, #0]
 8030c08:	691b      	ldr	r3, [r3, #16]
 8030c0a:	f003 031f 	and.w	r3, r3, #31
 8030c0e:	2b00      	cmp	r3, #0
 8030c10:	d102      	bne.n	8030c18 <USB_EPStartXfer+0xd04>
 8030c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8030c14:	3b01      	subs	r3, #1
 8030c16:	633b      	str	r3, [r7, #48]	@ 0x30
 8030c18:	683b      	ldr	r3, [r7, #0]
 8030c1a:	781b      	ldrb	r3, [r3, #0]
 8030c1c:	00db      	lsls	r3, r3, #3
 8030c1e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030c22:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030c26:	685a      	ldr	r2, [r3, #4]
 8030c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8030c2a:	069b      	lsls	r3, r3, #26
 8030c2c:	431a      	orrs	r2, r3
 8030c2e:	683b      	ldr	r3, [r7, #0]
 8030c30:	781b      	ldrb	r3, [r3, #0]
 8030c32:	00db      	lsls	r3, r3, #3
 8030c34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030c38:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030c3c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030c40:	605a      	str	r2, [r3, #4]
 8030c42:	e028      	b.n	8030c96 <USB_EPStartXfer+0xd82>
 8030c44:	683b      	ldr	r3, [r7, #0]
 8030c46:	785b      	ldrb	r3, [r3, #1]
 8030c48:	2b01      	cmp	r3, #1
 8030c4a:	d124      	bne.n	8030c96 <USB_EPStartXfer+0xd82>
 8030c4c:	683b      	ldr	r3, [r7, #0]
 8030c4e:	781b      	ldrb	r3, [r3, #0]
 8030c50:	00db      	lsls	r3, r3, #3
 8030c52:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030c56:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030c5a:	685a      	ldr	r2, [r3, #4]
 8030c5c:	683b      	ldr	r3, [r7, #0]
 8030c5e:	781b      	ldrb	r3, [r3, #0]
 8030c60:	00db      	lsls	r3, r3, #3
 8030c62:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030c66:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030c6a:	b292      	uxth	r2, r2
 8030c6c:	605a      	str	r2, [r3, #4]
 8030c6e:	683b      	ldr	r3, [r7, #0]
 8030c70:	781b      	ldrb	r3, [r3, #0]
 8030c72:	00db      	lsls	r3, r3, #3
 8030c74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030c78:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030c7c:	6859      	ldr	r1, [r3, #4]
 8030c7e:	683b      	ldr	r3, [r7, #0]
 8030c80:	691b      	ldr	r3, [r3, #16]
 8030c82:	041a      	lsls	r2, r3, #16
 8030c84:	683b      	ldr	r3, [r7, #0]
 8030c86:	781b      	ldrb	r3, [r3, #0]
 8030c88:	00db      	lsls	r3, r3, #3
 8030c8a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030c8e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030c92:	430a      	orrs	r2, r1
 8030c94:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8030c96:	683b      	ldr	r3, [r7, #0]
 8030c98:	69db      	ldr	r3, [r3, #28]
 8030c9a:	2b00      	cmp	r3, #0
 8030c9c:	f000 8181 	beq.w	8030fa2 <USB_EPStartXfer+0x108e>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8030ca0:	687a      	ldr	r2, [r7, #4]
 8030ca2:	683b      	ldr	r3, [r7, #0]
 8030ca4:	781b      	ldrb	r3, [r3, #0]
 8030ca6:	009b      	lsls	r3, r3, #2
 8030ca8:	4413      	add	r3, r2
 8030caa:	681b      	ldr	r3, [r3, #0]
 8030cac:	84fb      	strh	r3, [r7, #38]	@ 0x26

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8030cae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8030cb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8030cb4:	2b00      	cmp	r3, #0
 8030cb6:	d004      	beq.n	8030cc2 <USB_EPStartXfer+0xdae>
 8030cb8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8030cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8030cbe:	2b00      	cmp	r3, #0
 8030cc0:	d10b      	bne.n	8030cda <USB_EPStartXfer+0xdc6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8030cc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8030cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8030cc8:	2b00      	cmp	r3, #0
 8030cca:	f040 816a 	bne.w	8030fa2 <USB_EPStartXfer+0x108e>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8030cce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8030cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8030cd4:	2b00      	cmp	r3, #0
 8030cd6:	f040 8164 	bne.w	8030fa2 <USB_EPStartXfer+0x108e>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8030cda:	687a      	ldr	r2, [r7, #4]
 8030cdc:	683b      	ldr	r3, [r7, #0]
 8030cde:	781b      	ldrb	r3, [r3, #0]
 8030ce0:	009b      	lsls	r3, r3, #2
 8030ce2:	4413      	add	r3, r2
 8030ce4:	681a      	ldr	r2, [r3, #0]
 8030ce6:	4b98      	ldr	r3, [pc, #608]	@ (8030f48 <USB_EPStartXfer+0x1034>)
 8030ce8:	4013      	ands	r3, r2
 8030cea:	623b      	str	r3, [r7, #32]
 8030cec:	687a      	ldr	r2, [r7, #4]
 8030cee:	683b      	ldr	r3, [r7, #0]
 8030cf0:	781b      	ldrb	r3, [r3, #0]
 8030cf2:	009b      	lsls	r3, r3, #2
 8030cf4:	441a      	add	r2, r3
 8030cf6:	6a3b      	ldr	r3, [r7, #32]
 8030cf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8030cfc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8030d00:	6013      	str	r3, [r2, #0]
 8030d02:	e14e      	b.n	8030fa2 <USB_EPStartXfer+0x108e>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8030d04:	683b      	ldr	r3, [r7, #0]
 8030d06:	78db      	ldrb	r3, [r3, #3]
 8030d08:	2b01      	cmp	r3, #1
 8030d0a:	f040 8148 	bne.w	8030f9e <USB_EPStartXfer+0x108a>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8030d0e:	683b      	ldr	r3, [r7, #0]
 8030d10:	699a      	ldr	r2, [r3, #24]
 8030d12:	683b      	ldr	r3, [r7, #0]
 8030d14:	691b      	ldr	r3, [r3, #16]
 8030d16:	429a      	cmp	r2, r3
 8030d18:	d909      	bls.n	8030d2e <USB_EPStartXfer+0xe1a>
        {
          len = ep->maxpacket;
 8030d1a:	683b      	ldr	r3, [r7, #0]
 8030d1c:	691b      	ldr	r3, [r3, #16]
 8030d1e:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 8030d20:	683b      	ldr	r3, [r7, #0]
 8030d22:	699a      	ldr	r2, [r3, #24]
 8030d24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030d26:	1ad2      	subs	r2, r2, r3
 8030d28:	683b      	ldr	r3, [r7, #0]
 8030d2a:	619a      	str	r2, [r3, #24]
 8030d2c:	e005      	b.n	8030d3a <USB_EPStartXfer+0xe26>
        }
        else
        {
          len = ep->xfer_len;
 8030d2e:	683b      	ldr	r3, [r7, #0]
 8030d30:	699b      	ldr	r3, [r3, #24]
 8030d32:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 8030d34:	683b      	ldr	r3, [r7, #0]
 8030d36:	2200      	movs	r2, #0
 8030d38:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8030d3a:	683b      	ldr	r3, [r7, #0]
 8030d3c:	785b      	ldrb	r3, [r3, #1]
 8030d3e:	2b00      	cmp	r3, #0
 8030d40:	d16a      	bne.n	8030e18 <USB_EPStartXfer+0xf04>
 8030d42:	683b      	ldr	r3, [r7, #0]
 8030d44:	781b      	ldrb	r3, [r3, #0]
 8030d46:	00db      	lsls	r3, r3, #3
 8030d48:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030d4c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030d50:	681a      	ldr	r2, [r3, #0]
 8030d52:	683b      	ldr	r3, [r7, #0]
 8030d54:	781b      	ldrb	r3, [r3, #0]
 8030d56:	00db      	lsls	r3, r3, #3
 8030d58:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030d5c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030d60:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8030d64:	601a      	str	r2, [r3, #0]
 8030d66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030d68:	2b00      	cmp	r3, #0
 8030d6a:	d112      	bne.n	8030d92 <USB_EPStartXfer+0xe7e>
 8030d6c:	683b      	ldr	r3, [r7, #0]
 8030d6e:	781b      	ldrb	r3, [r3, #0]
 8030d70:	00db      	lsls	r3, r3, #3
 8030d72:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030d76:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030d7a:	681a      	ldr	r2, [r3, #0]
 8030d7c:	683b      	ldr	r3, [r7, #0]
 8030d7e:	781b      	ldrb	r3, [r3, #0]
 8030d80:	00db      	lsls	r3, r3, #3
 8030d82:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030d86:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030d8a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030d8e:	601a      	str	r2, [r3, #0]
 8030d90:	e06a      	b.n	8030e68 <USB_EPStartXfer+0xf54>
 8030d92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030d94:	2b3e      	cmp	r3, #62	@ 0x3e
 8030d96:	d81e      	bhi.n	8030dd6 <USB_EPStartXfer+0xec2>
 8030d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030d9a:	085b      	lsrs	r3, r3, #1
 8030d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8030d9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030da0:	f003 0301 	and.w	r3, r3, #1
 8030da4:	2b00      	cmp	r3, #0
 8030da6:	d002      	beq.n	8030dae <USB_EPStartXfer+0xe9a>
 8030da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8030daa:	3301      	adds	r3, #1
 8030dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8030dae:	683b      	ldr	r3, [r7, #0]
 8030db0:	781b      	ldrb	r3, [r3, #0]
 8030db2:	00db      	lsls	r3, r3, #3
 8030db4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030db8:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030dbc:	6819      	ldr	r1, [r3, #0]
 8030dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8030dc0:	069a      	lsls	r2, r3, #26
 8030dc2:	683b      	ldr	r3, [r7, #0]
 8030dc4:	781b      	ldrb	r3, [r3, #0]
 8030dc6:	00db      	lsls	r3, r3, #3
 8030dc8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030dcc:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030dd0:	430a      	orrs	r2, r1
 8030dd2:	601a      	str	r2, [r3, #0]
 8030dd4:	e048      	b.n	8030e68 <USB_EPStartXfer+0xf54>
 8030dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030dd8:	095b      	lsrs	r3, r3, #5
 8030dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8030ddc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030dde:	f003 031f 	and.w	r3, r3, #31
 8030de2:	2b00      	cmp	r3, #0
 8030de4:	d102      	bne.n	8030dec <USB_EPStartXfer+0xed8>
 8030de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8030de8:	3b01      	subs	r3, #1
 8030dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8030dec:	683b      	ldr	r3, [r7, #0]
 8030dee:	781b      	ldrb	r3, [r3, #0]
 8030df0:	00db      	lsls	r3, r3, #3
 8030df2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030df6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030dfa:	681a      	ldr	r2, [r3, #0]
 8030dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8030dfe:	069b      	lsls	r3, r3, #26
 8030e00:	431a      	orrs	r2, r3
 8030e02:	683b      	ldr	r3, [r7, #0]
 8030e04:	781b      	ldrb	r3, [r3, #0]
 8030e06:	00db      	lsls	r3, r3, #3
 8030e08:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030e0c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030e10:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030e14:	601a      	str	r2, [r3, #0]
 8030e16:	e027      	b.n	8030e68 <USB_EPStartXfer+0xf54>
 8030e18:	683b      	ldr	r3, [r7, #0]
 8030e1a:	785b      	ldrb	r3, [r3, #1]
 8030e1c:	2b01      	cmp	r3, #1
 8030e1e:	d123      	bne.n	8030e68 <USB_EPStartXfer+0xf54>
 8030e20:	683b      	ldr	r3, [r7, #0]
 8030e22:	781b      	ldrb	r3, [r3, #0]
 8030e24:	00db      	lsls	r3, r3, #3
 8030e26:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030e2a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030e2e:	681a      	ldr	r2, [r3, #0]
 8030e30:	683b      	ldr	r3, [r7, #0]
 8030e32:	781b      	ldrb	r3, [r3, #0]
 8030e34:	00db      	lsls	r3, r3, #3
 8030e36:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030e3a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030e3e:	b292      	uxth	r2, r2
 8030e40:	601a      	str	r2, [r3, #0]
 8030e42:	683b      	ldr	r3, [r7, #0]
 8030e44:	781b      	ldrb	r3, [r3, #0]
 8030e46:	00db      	lsls	r3, r3, #3
 8030e48:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030e4c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030e50:	6819      	ldr	r1, [r3, #0]
 8030e52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030e54:	041a      	lsls	r2, r3, #16
 8030e56:	683b      	ldr	r3, [r7, #0]
 8030e58:	781b      	ldrb	r3, [r3, #0]
 8030e5a:	00db      	lsls	r3, r3, #3
 8030e5c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030e60:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030e64:	430a      	orrs	r2, r1
 8030e66:	601a      	str	r2, [r3, #0]
 8030e68:	683b      	ldr	r3, [r7, #0]
 8030e6a:	785b      	ldrb	r3, [r3, #1]
 8030e6c:	2b00      	cmp	r3, #0
 8030e6e:	d16d      	bne.n	8030f4c <USB_EPStartXfer+0x1038>
 8030e70:	683b      	ldr	r3, [r7, #0]
 8030e72:	781b      	ldrb	r3, [r3, #0]
 8030e74:	00db      	lsls	r3, r3, #3
 8030e76:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030e7a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030e7e:	685a      	ldr	r2, [r3, #4]
 8030e80:	683b      	ldr	r3, [r7, #0]
 8030e82:	781b      	ldrb	r3, [r3, #0]
 8030e84:	00db      	lsls	r3, r3, #3
 8030e86:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030e8a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030e8e:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 8030e92:	605a      	str	r2, [r3, #4]
 8030e94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030e96:	2b00      	cmp	r3, #0
 8030e98:	d112      	bne.n	8030ec0 <USB_EPStartXfer+0xfac>
 8030e9a:	683b      	ldr	r3, [r7, #0]
 8030e9c:	781b      	ldrb	r3, [r3, #0]
 8030e9e:	00db      	lsls	r3, r3, #3
 8030ea0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030ea4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030ea8:	685a      	ldr	r2, [r3, #4]
 8030eaa:	683b      	ldr	r3, [r7, #0]
 8030eac:	781b      	ldrb	r3, [r3, #0]
 8030eae:	00db      	lsls	r3, r3, #3
 8030eb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030eb4:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030eb8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030ebc:	605a      	str	r2, [r3, #4]
 8030ebe:	e070      	b.n	8030fa2 <USB_EPStartXfer+0x108e>
 8030ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030ec2:	2b3e      	cmp	r3, #62	@ 0x3e
 8030ec4:	d81e      	bhi.n	8030f04 <USB_EPStartXfer+0xff0>
 8030ec6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030ec8:	085b      	lsrs	r3, r3, #1
 8030eca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8030ecc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030ece:	f003 0301 	and.w	r3, r3, #1
 8030ed2:	2b00      	cmp	r3, #0
 8030ed4:	d002      	beq.n	8030edc <USB_EPStartXfer+0xfc8>
 8030ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8030ed8:	3301      	adds	r3, #1
 8030eda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8030edc:	683b      	ldr	r3, [r7, #0]
 8030ede:	781b      	ldrb	r3, [r3, #0]
 8030ee0:	00db      	lsls	r3, r3, #3
 8030ee2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030ee6:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030eea:	6859      	ldr	r1, [r3, #4]
 8030eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8030eee:	069a      	lsls	r2, r3, #26
 8030ef0:	683b      	ldr	r3, [r7, #0]
 8030ef2:	781b      	ldrb	r3, [r3, #0]
 8030ef4:	00db      	lsls	r3, r3, #3
 8030ef6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030efa:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030efe:	430a      	orrs	r2, r1
 8030f00:	605a      	str	r2, [r3, #4]
 8030f02:	e04e      	b.n	8030fa2 <USB_EPStartXfer+0x108e>
 8030f04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030f06:	095b      	lsrs	r3, r3, #5
 8030f08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8030f0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030f0c:	f003 031f 	and.w	r3, r3, #31
 8030f10:	2b00      	cmp	r3, #0
 8030f12:	d102      	bne.n	8030f1a <USB_EPStartXfer+0x1006>
 8030f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8030f16:	3b01      	subs	r3, #1
 8030f18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8030f1a:	683b      	ldr	r3, [r7, #0]
 8030f1c:	781b      	ldrb	r3, [r3, #0]
 8030f1e:	00db      	lsls	r3, r3, #3
 8030f20:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030f24:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030f28:	685a      	ldr	r2, [r3, #4]
 8030f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8030f2c:	069b      	lsls	r3, r3, #26
 8030f2e:	431a      	orrs	r2, r3
 8030f30:	683b      	ldr	r3, [r7, #0]
 8030f32:	781b      	ldrb	r3, [r3, #0]
 8030f34:	00db      	lsls	r3, r3, #3
 8030f36:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030f3a:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030f3e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8030f42:	605a      	str	r2, [r3, #4]
 8030f44:	e02d      	b.n	8030fa2 <USB_EPStartXfer+0x108e>
 8030f46:	bf00      	nop
 8030f48:	07ff8f8f 	.word	0x07ff8f8f
 8030f4c:	683b      	ldr	r3, [r7, #0]
 8030f4e:	785b      	ldrb	r3, [r3, #1]
 8030f50:	2b01      	cmp	r3, #1
 8030f52:	d126      	bne.n	8030fa2 <USB_EPStartXfer+0x108e>
 8030f54:	683b      	ldr	r3, [r7, #0]
 8030f56:	781b      	ldrb	r3, [r3, #0]
 8030f58:	00db      	lsls	r3, r3, #3
 8030f5a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030f5e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030f62:	685a      	ldr	r2, [r3, #4]
 8030f64:	683b      	ldr	r3, [r7, #0]
 8030f66:	781b      	ldrb	r3, [r3, #0]
 8030f68:	00db      	lsls	r3, r3, #3
 8030f6a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030f6e:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030f72:	b292      	uxth	r2, r2
 8030f74:	605a      	str	r2, [r3, #4]
 8030f76:	683b      	ldr	r3, [r7, #0]
 8030f78:	781b      	ldrb	r3, [r3, #0]
 8030f7a:	00db      	lsls	r3, r3, #3
 8030f7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030f80:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030f84:	6859      	ldr	r1, [r3, #4]
 8030f86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8030f88:	041a      	lsls	r2, r3, #16
 8030f8a:	683b      	ldr	r3, [r7, #0]
 8030f8c:	781b      	ldrb	r3, [r3, #0]
 8030f8e:	00db      	lsls	r3, r3, #3
 8030f90:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8030f94:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8030f98:	430a      	orrs	r2, r1
 8030f9a:	605a      	str	r2, [r3, #4]
 8030f9c:	e001      	b.n	8030fa2 <USB_EPStartXfer+0x108e>
      }
      else
      {
        return HAL_ERROR;
 8030f9e:	2301      	movs	r3, #1
 8030fa0:	e01c      	b.n	8030fdc <USB_EPStartXfer+0x10c8>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8030fa2:	687a      	ldr	r2, [r7, #4]
 8030fa4:	683b      	ldr	r3, [r7, #0]
 8030fa6:	781b      	ldrb	r3, [r3, #0]
 8030fa8:	009b      	lsls	r3, r3, #2
 8030faa:	4413      	add	r3, r2
 8030fac:	681a      	ldr	r2, [r3, #0]
 8030fae:	4b0d      	ldr	r3, [pc, #52]	@ (8030fe4 <USB_EPStartXfer+0x10d0>)
 8030fb0:	4013      	ands	r3, r2
 8030fb2:	61fb      	str	r3, [r7, #28]
 8030fb4:	69fb      	ldr	r3, [r7, #28]
 8030fb6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8030fba:	61fb      	str	r3, [r7, #28]
 8030fbc:	69fb      	ldr	r3, [r7, #28]
 8030fbe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8030fc2:	61fb      	str	r3, [r7, #28]
 8030fc4:	687a      	ldr	r2, [r7, #4]
 8030fc6:	683b      	ldr	r3, [r7, #0]
 8030fc8:	781b      	ldrb	r3, [r3, #0]
 8030fca:	009b      	lsls	r3, r3, #2
 8030fcc:	441a      	add	r2, r3
 8030fce:	69fb      	ldr	r3, [r7, #28]
 8030fd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8030fd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8030fd8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8030fda:	2300      	movs	r3, #0
}
 8030fdc:	4618      	mov	r0, r3
 8030fde:	3758      	adds	r7, #88	@ 0x58
 8030fe0:	46bd      	mov	sp, r7
 8030fe2:	bd80      	pop	{r7, pc}
 8030fe4:	07ffbf8f 	.word	0x07ffbf8f

08030fe8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8030fe8:	b480      	push	{r7}
 8030fea:	b085      	sub	sp, #20
 8030fec:	af00      	add	r7, sp, #0
 8030fee:	6078      	str	r0, [r7, #4]
 8030ff0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8030ff2:	683b      	ldr	r3, [r7, #0]
 8030ff4:	785b      	ldrb	r3, [r3, #1]
 8030ff6:	2b00      	cmp	r3, #0
 8030ff8:	d018      	beq.n	803102c <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8030ffa:	687a      	ldr	r2, [r7, #4]
 8030ffc:	683b      	ldr	r3, [r7, #0]
 8030ffe:	781b      	ldrb	r3, [r3, #0]
 8031000:	009b      	lsls	r3, r3, #2
 8031002:	4413      	add	r3, r2
 8031004:	681a      	ldr	r2, [r3, #0]
 8031006:	4b19      	ldr	r3, [pc, #100]	@ (803106c <USB_EPSetStall+0x84>)
 8031008:	4013      	ands	r3, r2
 803100a:	60bb      	str	r3, [r7, #8]
 803100c:	68bb      	ldr	r3, [r7, #8]
 803100e:	f083 0310 	eor.w	r3, r3, #16
 8031012:	60bb      	str	r3, [r7, #8]
 8031014:	687a      	ldr	r2, [r7, #4]
 8031016:	683b      	ldr	r3, [r7, #0]
 8031018:	781b      	ldrb	r3, [r3, #0]
 803101a:	009b      	lsls	r3, r3, #2
 803101c:	441a      	add	r2, r3
 803101e:	68bb      	ldr	r3, [r7, #8]
 8031020:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8031024:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8031028:	6013      	str	r3, [r2, #0]
 803102a:	e017      	b.n	803105c <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 803102c:	687a      	ldr	r2, [r7, #4]
 803102e:	683b      	ldr	r3, [r7, #0]
 8031030:	781b      	ldrb	r3, [r3, #0]
 8031032:	009b      	lsls	r3, r3, #2
 8031034:	4413      	add	r3, r2
 8031036:	681a      	ldr	r2, [r3, #0]
 8031038:	4b0d      	ldr	r3, [pc, #52]	@ (8031070 <USB_EPSetStall+0x88>)
 803103a:	4013      	ands	r3, r2
 803103c:	60fb      	str	r3, [r7, #12]
 803103e:	68fb      	ldr	r3, [r7, #12]
 8031040:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8031044:	60fb      	str	r3, [r7, #12]
 8031046:	687a      	ldr	r2, [r7, #4]
 8031048:	683b      	ldr	r3, [r7, #0]
 803104a:	781b      	ldrb	r3, [r3, #0]
 803104c:	009b      	lsls	r3, r3, #2
 803104e:	441a      	add	r2, r3
 8031050:	68fb      	ldr	r3, [r7, #12]
 8031052:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8031056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 803105a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 803105c:	2300      	movs	r3, #0
}
 803105e:	4618      	mov	r0, r3
 8031060:	3714      	adds	r7, #20
 8031062:	46bd      	mov	sp, r7
 8031064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031068:	4770      	bx	lr
 803106a:	bf00      	nop
 803106c:	07ff8fbf 	.word	0x07ff8fbf
 8031070:	07ffbf8f 	.word	0x07ffbf8f

08031074 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8031074:	b480      	push	{r7}
 8031076:	b089      	sub	sp, #36	@ 0x24
 8031078:	af00      	add	r7, sp, #0
 803107a:	6078      	str	r0, [r7, #4]
 803107c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 803107e:	683b      	ldr	r3, [r7, #0]
 8031080:	7b1b      	ldrb	r3, [r3, #12]
 8031082:	2b00      	cmp	r3, #0
 8031084:	d17c      	bne.n	8031180 <USB_EPClearStall+0x10c>
  {
    if (ep->is_in != 0U)
 8031086:	683b      	ldr	r3, [r7, #0]
 8031088:	785b      	ldrb	r3, [r3, #1]
 803108a:	2b00      	cmp	r3, #0
 803108c:	d03c      	beq.n	8031108 <USB_EPClearStall+0x94>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 803108e:	687a      	ldr	r2, [r7, #4]
 8031090:	683b      	ldr	r3, [r7, #0]
 8031092:	781b      	ldrb	r3, [r3, #0]
 8031094:	009b      	lsls	r3, r3, #2
 8031096:	4413      	add	r3, r2
 8031098:	681b      	ldr	r3, [r3, #0]
 803109a:	613b      	str	r3, [r7, #16]
 803109c:	693b      	ldr	r3, [r7, #16]
 803109e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80310a2:	2b00      	cmp	r3, #0
 80310a4:	d013      	beq.n	80310ce <USB_EPClearStall+0x5a>
 80310a6:	687a      	ldr	r2, [r7, #4]
 80310a8:	683b      	ldr	r3, [r7, #0]
 80310aa:	781b      	ldrb	r3, [r3, #0]
 80310ac:	009b      	lsls	r3, r3, #2
 80310ae:	4413      	add	r3, r2
 80310b0:	681a      	ldr	r2, [r3, #0]
 80310b2:	4b37      	ldr	r3, [pc, #220]	@ (8031190 <USB_EPClearStall+0x11c>)
 80310b4:	4013      	ands	r3, r2
 80310b6:	60fb      	str	r3, [r7, #12]
 80310b8:	687a      	ldr	r2, [r7, #4]
 80310ba:	683b      	ldr	r3, [r7, #0]
 80310bc:	781b      	ldrb	r3, [r3, #0]
 80310be:	009b      	lsls	r3, r3, #2
 80310c0:	441a      	add	r2, r3
 80310c2:	68fb      	ldr	r3, [r7, #12]
 80310c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80310c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80310cc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80310ce:	683b      	ldr	r3, [r7, #0]
 80310d0:	78db      	ldrb	r3, [r3, #3]
 80310d2:	2b01      	cmp	r3, #1
 80310d4:	d054      	beq.n	8031180 <USB_EPClearStall+0x10c>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80310d6:	687a      	ldr	r2, [r7, #4]
 80310d8:	683b      	ldr	r3, [r7, #0]
 80310da:	781b      	ldrb	r3, [r3, #0]
 80310dc:	009b      	lsls	r3, r3, #2
 80310de:	4413      	add	r3, r2
 80310e0:	681a      	ldr	r2, [r3, #0]
 80310e2:	4b2c      	ldr	r3, [pc, #176]	@ (8031194 <USB_EPClearStall+0x120>)
 80310e4:	4013      	ands	r3, r2
 80310e6:	60bb      	str	r3, [r7, #8]
 80310e8:	68bb      	ldr	r3, [r7, #8]
 80310ea:	f083 0320 	eor.w	r3, r3, #32
 80310ee:	60bb      	str	r3, [r7, #8]
 80310f0:	687a      	ldr	r2, [r7, #4]
 80310f2:	683b      	ldr	r3, [r7, #0]
 80310f4:	781b      	ldrb	r3, [r3, #0]
 80310f6:	009b      	lsls	r3, r3, #2
 80310f8:	441a      	add	r2, r3
 80310fa:	68bb      	ldr	r3, [r7, #8]
 80310fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8031100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8031104:	6013      	str	r3, [r2, #0]
 8031106:	e03b      	b.n	8031180 <USB_EPClearStall+0x10c>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8031108:	687a      	ldr	r2, [r7, #4]
 803110a:	683b      	ldr	r3, [r7, #0]
 803110c:	781b      	ldrb	r3, [r3, #0]
 803110e:	009b      	lsls	r3, r3, #2
 8031110:	4413      	add	r3, r2
 8031112:	681b      	ldr	r3, [r3, #0]
 8031114:	61fb      	str	r3, [r7, #28]
 8031116:	69fb      	ldr	r3, [r7, #28]
 8031118:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 803111c:	2b00      	cmp	r3, #0
 803111e:	d013      	beq.n	8031148 <USB_EPClearStall+0xd4>
 8031120:	687a      	ldr	r2, [r7, #4]
 8031122:	683b      	ldr	r3, [r7, #0]
 8031124:	781b      	ldrb	r3, [r3, #0]
 8031126:	009b      	lsls	r3, r3, #2
 8031128:	4413      	add	r3, r2
 803112a:	681a      	ldr	r2, [r3, #0]
 803112c:	4b18      	ldr	r3, [pc, #96]	@ (8031190 <USB_EPClearStall+0x11c>)
 803112e:	4013      	ands	r3, r2
 8031130:	61bb      	str	r3, [r7, #24]
 8031132:	687a      	ldr	r2, [r7, #4]
 8031134:	683b      	ldr	r3, [r7, #0]
 8031136:	781b      	ldrb	r3, [r3, #0]
 8031138:	009b      	lsls	r3, r3, #2
 803113a:	441a      	add	r2, r3
 803113c:	69bb      	ldr	r3, [r7, #24]
 803113e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8031142:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8031146:	6013      	str	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8031148:	687a      	ldr	r2, [r7, #4]
 803114a:	683b      	ldr	r3, [r7, #0]
 803114c:	781b      	ldrb	r3, [r3, #0]
 803114e:	009b      	lsls	r3, r3, #2
 8031150:	4413      	add	r3, r2
 8031152:	681a      	ldr	r2, [r3, #0]
 8031154:	4b10      	ldr	r3, [pc, #64]	@ (8031198 <USB_EPClearStall+0x124>)
 8031156:	4013      	ands	r3, r2
 8031158:	617b      	str	r3, [r7, #20]
 803115a:	697b      	ldr	r3, [r7, #20]
 803115c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8031160:	617b      	str	r3, [r7, #20]
 8031162:	697b      	ldr	r3, [r7, #20]
 8031164:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8031168:	617b      	str	r3, [r7, #20]
 803116a:	687a      	ldr	r2, [r7, #4]
 803116c:	683b      	ldr	r3, [r7, #0]
 803116e:	781b      	ldrb	r3, [r3, #0]
 8031170:	009b      	lsls	r3, r3, #2
 8031172:	441a      	add	r2, r3
 8031174:	697b      	ldr	r3, [r7, #20]
 8031176:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 803117a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 803117e:	6013      	str	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8031180:	2300      	movs	r3, #0
}
 8031182:	4618      	mov	r0, r3
 8031184:	3724      	adds	r7, #36	@ 0x24
 8031186:	46bd      	mov	sp, r7
 8031188:	f85d 7b04 	ldr.w	r7, [sp], #4
 803118c:	4770      	bx	lr
 803118e:	bf00      	nop
 8031190:	07ff8f8f 	.word	0x07ff8f8f
 8031194:	07ff8fbf 	.word	0x07ff8fbf
 8031198:	07ffbf8f 	.word	0x07ffbf8f

0803119c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 803119c:	b480      	push	{r7}
 803119e:	b083      	sub	sp, #12
 80311a0:	af00      	add	r7, sp, #0
 80311a2:	6078      	str	r0, [r7, #4]
 80311a4:	460b      	mov	r3, r1
 80311a6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80311a8:	78fb      	ldrb	r3, [r7, #3]
 80311aa:	2b00      	cmp	r3, #0
 80311ac:	d102      	bne.n	80311b4 <USB_SetDevAddress+0x18>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 80311ae:	687b      	ldr	r3, [r7, #4]
 80311b0:	2280      	movs	r2, #128	@ 0x80
 80311b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80311b4:	2300      	movs	r3, #0
}
 80311b6:	4618      	mov	r0, r3
 80311b8:	370c      	adds	r7, #12
 80311ba:	46bd      	mov	sp, r7
 80311bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80311c0:	4770      	bx	lr

080311c2 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 80311c2:	b480      	push	{r7}
 80311c4:	b083      	sub	sp, #12
 80311c6:	af00      	add	r7, sp, #0
 80311c8:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 80311ca:	687b      	ldr	r3, [r7, #4]
 80311cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80311ce:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80311d2:	687b      	ldr	r3, [r7, #4]
 80311d4:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80311d6:	2300      	movs	r3, #0
}
 80311d8:	4618      	mov	r0, r3
 80311da:	370c      	adds	r7, #12
 80311dc:	46bd      	mov	sp, r7
 80311de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80311e2:	4770      	bx	lr

080311e4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 80311e4:	b480      	push	{r7}
 80311e6:	b085      	sub	sp, #20
 80311e8:	af00      	add	r7, sp, #0
 80311ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80311ec:	687b      	ldr	r3, [r7, #4]
 80311ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80311f0:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80311f2:	68fb      	ldr	r3, [r7, #12]
}
 80311f4:	4618      	mov	r0, r3
 80311f6:	3714      	adds	r7, #20
 80311f8:	46bd      	mov	sp, r7
 80311fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80311fe:	4770      	bx	lr

08031200 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8031200:	b480      	push	{r7}
 8031202:	b08b      	sub	sp, #44	@ 0x2c
 8031204:	af00      	add	r7, sp, #0
 8031206:	60f8      	str	r0, [r7, #12]
 8031208:	60b9      	str	r1, [r7, #8]
 803120a:	4611      	mov	r1, r2
 803120c:	461a      	mov	r2, r3
 803120e:	460b      	mov	r3, r1
 8031210:	80fb      	strh	r3, [r7, #6]
 8031212:	4613      	mov	r3, r2
 8031214:	80bb      	strh	r3, [r7, #4]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 8031216:	88bb      	ldrh	r3, [r7, #4]
 8031218:	3303      	adds	r3, #3
 803121a:	089b      	lsrs	r3, r3, #2
 803121c:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 803121e:	88bb      	ldrh	r3, [r7, #4]
 8031220:	f003 0303 	and.w	r3, r3, #3
 8031224:	82fb      	strh	r3, [r7, #22]
  uint8_t *pBuf = pbUsrBuf;
 8031226:	68bb      	ldr	r3, [r7, #8]
 8031228:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 803122a:	8afb      	ldrh	r3, [r7, #22]
 803122c:	2b00      	cmp	r3, #0
 803122e:	d002      	beq.n	8031236 <USB_WritePMA+0x36>
  {
    NbWords--;
 8031230:	69bb      	ldr	r3, [r7, #24]
 8031232:	3b01      	subs	r3, #1
 8031234:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8031236:	88fb      	ldrh	r3, [r7, #6]
 8031238:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 803123c:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 8031240:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 8031242:	69bb      	ldr	r3, [r7, #24]
 8031244:	623b      	str	r3, [r7, #32]
 8031246:	e015      	b.n	8031274 <USB_WritePMA+0x74>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 8031248:	693b      	ldr	r3, [r7, #16]
 803124a:	681a      	ldr	r2, [r3, #0]
 803124c:	69fb      	ldr	r3, [r7, #28]
 803124e:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8031250:	69fb      	ldr	r3, [r7, #28]
 8031252:	3304      	adds	r3, #4
 8031254:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 8031256:	693b      	ldr	r3, [r7, #16]
 8031258:	3301      	adds	r3, #1
 803125a:	613b      	str	r3, [r7, #16]
    pBuf++;
 803125c:	693b      	ldr	r3, [r7, #16]
 803125e:	3301      	adds	r3, #1
 8031260:	613b      	str	r3, [r7, #16]
    pBuf++;
 8031262:	693b      	ldr	r3, [r7, #16]
 8031264:	3301      	adds	r3, #1
 8031266:	613b      	str	r3, [r7, #16]
    pBuf++;
 8031268:	693b      	ldr	r3, [r7, #16]
 803126a:	3301      	adds	r3, #1
 803126c:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 803126e:	6a3b      	ldr	r3, [r7, #32]
 8031270:	3b01      	subs	r3, #1
 8031272:	623b      	str	r3, [r7, #32]
 8031274:	6a3b      	ldr	r3, [r7, #32]
 8031276:	2b00      	cmp	r3, #0
 8031278:	d1e6      	bne.n	8031248 <USB_WritePMA+0x48>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 803127a:	8afb      	ldrh	r3, [r7, #22]
 803127c:	2b00      	cmp	r3, #0
 803127e:	d01a      	beq.n	80312b6 <USB_WritePMA+0xb6>
  {
    WrVal = 0U;
 8031280:	2300      	movs	r3, #0
 8031282:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 8031284:	693b      	ldr	r3, [r7, #16]
 8031286:	781b      	ldrb	r3, [r3, #0]
 8031288:	461a      	mov	r2, r3
 803128a:	6a3b      	ldr	r3, [r7, #32]
 803128c:	00db      	lsls	r3, r3, #3
 803128e:	fa02 f303 	lsl.w	r3, r2, r3
 8031292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8031294:	4313      	orrs	r3, r2
 8031296:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 8031298:	6a3b      	ldr	r3, [r7, #32]
 803129a:	3301      	adds	r3, #1
 803129c:	623b      	str	r3, [r7, #32]
      pBuf++;
 803129e:	693b      	ldr	r3, [r7, #16]
 80312a0:	3301      	adds	r3, #1
 80312a2:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 80312a4:	8afb      	ldrh	r3, [r7, #22]
 80312a6:	3b01      	subs	r3, #1
 80312a8:	82fb      	strh	r3, [r7, #22]
    } while (remaining_bytes != 0U);
 80312aa:	8afb      	ldrh	r3, [r7, #22]
 80312ac:	2b00      	cmp	r3, #0
 80312ae:	d1e9      	bne.n	8031284 <USB_WritePMA+0x84>

    *pdwVal = WrVal;
 80312b0:	69fb      	ldr	r3, [r7, #28]
 80312b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80312b4:	601a      	str	r2, [r3, #0]
  }
}
 80312b6:	bf00      	nop
 80312b8:	372c      	adds	r7, #44	@ 0x2c
 80312ba:	46bd      	mov	sp, r7
 80312bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80312c0:	4770      	bx	lr

080312c2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80312c2:	b480      	push	{r7}
 80312c4:	b08b      	sub	sp, #44	@ 0x2c
 80312c6:	af00      	add	r7, sp, #0
 80312c8:	60f8      	str	r0, [r7, #12]
 80312ca:	60b9      	str	r1, [r7, #8]
 80312cc:	4611      	mov	r1, r2
 80312ce:	461a      	mov	r2, r3
 80312d0:	460b      	mov	r3, r1
 80312d2:	80fb      	strh	r3, [r7, #6]
 80312d4:	4613      	mov	r3, r2
 80312d6:	80bb      	strh	r3, [r7, #4]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80312d8:	88bb      	ldrh	r3, [r7, #4]
 80312da:	3303      	adds	r3, #3
 80312dc:	089b      	lsrs	r3, r3, #2
 80312de:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80312e0:	88bb      	ldrh	r3, [r7, #4]
 80312e2:	f003 0303 	and.w	r3, r3, #3
 80312e6:	837b      	strh	r3, [r7, #26]
  uint8_t *pBuf = pbUsrBuf;
 80312e8:	68bb      	ldr	r3, [r7, #8]
 80312ea:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 80312ec:	88fb      	ldrh	r3, [r7, #6]
 80312ee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80312f2:	f503 33b2 	add.w	r3, r3, #91136	@ 0x16400
 80312f6:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 80312f8:	8b7b      	ldrh	r3, [r7, #26]
 80312fa:	2b00      	cmp	r3, #0
 80312fc:	d002      	beq.n	8031304 <USB_ReadPMA+0x42>
  {
    NbWords--;
 80312fe:	69fb      	ldr	r3, [r7, #28]
 8031300:	3b01      	subs	r3, #1
 8031302:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 8031304:	69fb      	ldr	r3, [r7, #28]
 8031306:	627b      	str	r3, [r7, #36]	@ 0x24
 8031308:	e015      	b.n	8031336 <USB_ReadPMA+0x74>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 803130a:	6a3b      	ldr	r3, [r7, #32]
 803130c:	681a      	ldr	r2, [r3, #0]
 803130e:	697b      	ldr	r3, [r7, #20]
 8031310:	601a      	str	r2, [r3, #0]

    pdwVal++;
 8031312:	6a3b      	ldr	r3, [r7, #32]
 8031314:	3304      	adds	r3, #4
 8031316:	623b      	str	r3, [r7, #32]
    pBuf++;
 8031318:	697b      	ldr	r3, [r7, #20]
 803131a:	3301      	adds	r3, #1
 803131c:	617b      	str	r3, [r7, #20]
    pBuf++;
 803131e:	697b      	ldr	r3, [r7, #20]
 8031320:	3301      	adds	r3, #1
 8031322:	617b      	str	r3, [r7, #20]
    pBuf++;
 8031324:	697b      	ldr	r3, [r7, #20]
 8031326:	3301      	adds	r3, #1
 8031328:	617b      	str	r3, [r7, #20]
    pBuf++;
 803132a:	697b      	ldr	r3, [r7, #20]
 803132c:	3301      	adds	r3, #1
 803132e:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 8031330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8031332:	3b01      	subs	r3, #1
 8031334:	627b      	str	r3, [r7, #36]	@ 0x24
 8031336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8031338:	2b00      	cmp	r3, #0
 803133a:	d1e6      	bne.n	803130a <USB_ReadPMA+0x48>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 803133c:	8b7b      	ldrh	r3, [r7, #26]
 803133e:	2b00      	cmp	r3, #0
 8031340:	d017      	beq.n	8031372 <USB_ReadPMA+0xb0>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 8031342:	6a3b      	ldr	r3, [r7, #32]
 8031344:	681b      	ldr	r3, [r3, #0]
 8031346:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 8031348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 803134a:	b2db      	uxtb	r3, r3
 803134c:	00db      	lsls	r3, r3, #3
 803134e:	693a      	ldr	r2, [r7, #16]
 8031350:	fa22 f303 	lsr.w	r3, r2, r3
 8031354:	b2da      	uxtb	r2, r3
 8031356:	697b      	ldr	r3, [r7, #20]
 8031358:	701a      	strb	r2, [r3, #0]
      count++;
 803135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 803135c:	3301      	adds	r3, #1
 803135e:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 8031360:	697b      	ldr	r3, [r7, #20]
 8031362:	3301      	adds	r3, #1
 8031364:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 8031366:	8b7b      	ldrh	r3, [r7, #26]
 8031368:	3b01      	subs	r3, #1
 803136a:	837b      	strh	r3, [r7, #26]
    } while (remaining_bytes != 0U);
 803136c:	8b7b      	ldrh	r3, [r7, #26]
 803136e:	2b00      	cmp	r3, #0
 8031370:	d1ea      	bne.n	8031348 <USB_ReadPMA+0x86>
  }
}
 8031372:	bf00      	nop
 8031374:	372c      	adds	r7, #44	@ 0x2c
 8031376:	46bd      	mov	sp, r7
 8031378:	f85d 7b04 	ldr.w	r7, [sp], #4
 803137c:	4770      	bx	lr
	...

08031380 <init_os>:
 * @details This dummy function does nothing useful.
 * @param p1: Just a parameter.
 * @return outcome of the operation
 */
void init_os(void (**main_loop_f)(void), void (**isr_f)(void))
{
 8031380:	b480      	push	{r7}
 8031382:	b085      	sub	sp, #20
 8031384:	af00      	add	r7, sp, #0
 8031386:	6078      	str	r0, [r7, #4]
 8031388:	6039      	str	r1, [r7, #0]
	uint8_t ii;
	
	for (ii = 0; ii < MAX_MAIN_LOOP_FUNCT; ii++)
 803138a:	2300      	movs	r3, #0
 803138c:	73fb      	strb	r3, [r7, #15]
 803138e:	e00b      	b.n	80313a8 <init_os+0x28>
	{
		local.ml_functs.functs[ii].funct = NULL;
 8031390:	7bfa      	ldrb	r2, [r7, #15]
 8031392:	4922      	ldr	r1, [pc, #136]	@ (803141c <init_os+0x9c>)
 8031394:	4613      	mov	r3, r2
 8031396:	009b      	lsls	r3, r3, #2
 8031398:	4413      	add	r3, r2
 803139a:	009b      	lsls	r3, r3, #2
 803139c:	440b      	add	r3, r1
 803139e:	2200      	movs	r2, #0
 80313a0:	601a      	str	r2, [r3, #0]
	for (ii = 0; ii < MAX_MAIN_LOOP_FUNCT; ii++)
 80313a2:	7bfb      	ldrb	r3, [r7, #15]
 80313a4:	3301      	adds	r3, #1
 80313a6:	73fb      	strb	r3, [r7, #15]
 80313a8:	7bfb      	ldrb	r3, [r7, #15]
 80313aa:	2b0e      	cmp	r3, #14
 80313ac:	d9f0      	bls.n	8031390 <init_os+0x10>
	}

	for (ii = 0; ii < MAX_TIMING_FUNCT; ii++)
 80313ae:	2300      	movs	r3, #0
 80313b0:	73fb      	strb	r3, [r7, #15]
 80313b2:	e018      	b.n	80313e6 <init_os+0x66>
	{
		local.t_functs.functs[ii].funct = NULL;
 80313b4:	7bfa      	ldrb	r2, [r7, #15]
 80313b6:	4919      	ldr	r1, [pc, #100]	@ (803141c <init_os+0x9c>)
 80313b8:	4613      	mov	r3, r2
 80313ba:	005b      	lsls	r3, r3, #1
 80313bc:	4413      	add	r3, r2
 80313be:	00db      	lsls	r3, r3, #3
 80313c0:	440b      	add	r3, r1
 80313c2:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80313c6:	2200      	movs	r2, #0
 80313c8:	601a      	str	r2, [r3, #0]
		local.t_functs.functs[ii].cycles = 1;
 80313ca:	7bfa      	ldrb	r2, [r7, #15]
 80313cc:	4913      	ldr	r1, [pc, #76]	@ (803141c <init_os+0x9c>)
 80313ce:	4613      	mov	r3, r2
 80313d0:	005b      	lsls	r3, r3, #1
 80313d2:	4413      	add	r3, r2
 80313d4:	00db      	lsls	r3, r3, #3
 80313d6:	440b      	add	r3, r1
 80313d8:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80313dc:	2201      	movs	r2, #1
 80313de:	801a      	strh	r2, [r3, #0]
	for (ii = 0; ii < MAX_TIMING_FUNCT; ii++)
 80313e0:	7bfb      	ldrb	r3, [r7, #15]
 80313e2:	3301      	adds	r3, #1
 80313e4:	73fb      	strb	r3, [r7, #15]
 80313e6:	7bfb      	ldrb	r3, [r7, #15]
 80313e8:	2b0e      	cmp	r3, #14
 80313ea:	d9e3      	bls.n	80313b4 <init_os+0x34>
	}
	
	local.ml_functs.funct_size = 0;
 80313ec:	4b0b      	ldr	r3, [pc, #44]	@ (803141c <init_os+0x9c>)
 80313ee:	2200      	movs	r2, #0
 80313f0:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
	local.t_functs.funct_size = 0;
 80313f4:	4b09      	ldr	r3, [pc, #36]	@ (803141c <init_os+0x9c>)
 80313f6:	2200      	movs	r2, #0
 80313f8:	f883 2298 	strb.w	r2, [r3, #664]	@ 0x298
	local.isr_counter = 0;
 80313fc:	4b07      	ldr	r3, [pc, #28]	@ (803141c <init_os+0x9c>)
 80313fe:	2200      	movs	r2, #0
 8031400:	f8c3 229c 	str.w	r2, [r3, #668]	@ 0x29c

	*main_loop_f = main_loop_funct;
 8031404:	687b      	ldr	r3, [r7, #4]
 8031406:	4a06      	ldr	r2, [pc, #24]	@ (8031420 <init_os+0xa0>)
 8031408:	601a      	str	r2, [r3, #0]
	*isr_f = isr_funct;
 803140a:	683b      	ldr	r3, [r7, #0]
 803140c:	4a05      	ldr	r2, [pc, #20]	@ (8031424 <init_os+0xa4>)
 803140e:	601a      	str	r2, [r3, #0]

	return;
 8031410:	bf00      	nop
}
 8031412:	3714      	adds	r7, #20
 8031414:	46bd      	mov	sp, r7
 8031416:	f85d 7b04 	ldr.w	r7, [sp], #4
 803141a:	4770      	bx	lr
 803141c:	2000115c 	.word	0x2000115c
 8031420:	0803178d 	.word	0x0803178d
 8031424:	08031805 	.word	0x08031805

08031428 <add_mainloop_funct>:
 * @details This dummy function does nothing useful.
 * @param p1: Just a parameter.
 * @return outcome of the operation
 */
bool_t add_mainloop_funct(void (*ml_f)(void), char* str_ID, uint8_t code, uint8_t bIsCritical )
{
 8031428:	b580      	push	{r7, lr}
 803142a:	b086      	sub	sp, #24
 803142c:	af00      	add	r7, sp, #0
 803142e:	60f8      	str	r0, [r7, #12]
 8031430:	60b9      	str	r1, [r7, #8]
 8031432:	4611      	mov	r1, r2
 8031434:	461a      	mov	r2, r3
 8031436:	460b      	mov	r3, r1
 8031438:	71fb      	strb	r3, [r7, #7]
 803143a:	4613      	mov	r3, r2
 803143c:	71bb      	strb	r3, [r7, #6]
	bool_t ret_val = FALSE;
 803143e:	2300      	movs	r3, #0
 8031440:	75fb      	strb	r3, [r7, #23]
	_disable_scheduler();
 8031442:	f7ef fe88 	bl	8021156 <_disable_scheduler>
	
	if (ml_f != NULL)
 8031446:	68fb      	ldr	r3, [r7, #12]
 8031448:	2b00      	cmp	r3, #0
 803144a:	d051      	beq.n	80314f0 <add_mainloop_funct+0xc8>
	{
		if (local.ml_functs.funct_size < MAX_MAIN_LOOP_FUNCT)
 803144c:	4b2c      	ldr	r3, [pc, #176]	@ (8031500 <add_mainloop_funct+0xd8>)
 803144e:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8031452:	2b0e      	cmp	r3, #14
 8031454:	d84c      	bhi.n	80314f0 <add_mainloop_funct+0xc8>
		{
			local.ml_functs.functs[local.ml_functs.funct_size].funct = ml_f;
 8031456:	4b2a      	ldr	r3, [pc, #168]	@ (8031500 <add_mainloop_funct+0xd8>)
 8031458:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 803145c:	4619      	mov	r1, r3
 803145e:	4a28      	ldr	r2, [pc, #160]	@ (8031500 <add_mainloop_funct+0xd8>)
 8031460:	460b      	mov	r3, r1
 8031462:	009b      	lsls	r3, r3, #2
 8031464:	440b      	add	r3, r1
 8031466:	009b      	lsls	r3, r3, #2
 8031468:	4413      	add	r3, r2
 803146a:	68fa      	ldr	r2, [r7, #12]
 803146c:	601a      	str	r2, [r3, #0]
			str_copy(str_ID,local.ml_functs.functs[local.ml_functs.funct_size].pid_name,10);
 803146e:	4b24      	ldr	r3, [pc, #144]	@ (8031500 <add_mainloop_funct+0xd8>)
 8031470:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8031474:	461a      	mov	r2, r3
 8031476:	4613      	mov	r3, r2
 8031478:	009b      	lsls	r3, r3, #2
 803147a:	4413      	add	r3, r2
 803147c:	009b      	lsls	r3, r3, #2
 803147e:	4a20      	ldr	r2, [pc, #128]	@ (8031500 <add_mainloop_funct+0xd8>)
 8031480:	4413      	add	r3, r2
 8031482:	3305      	adds	r3, #5
 8031484:	220a      	movs	r2, #10
 8031486:	4619      	mov	r1, r3
 8031488:	68b8      	ldr	r0, [r7, #8]
 803148a:	f000 fc77 	bl	8031d7c <str_copy>
			local.ml_functs.functs[local.ml_functs.funct_size].code_name = code ;
 803148e:	4b1c      	ldr	r3, [pc, #112]	@ (8031500 <add_mainloop_funct+0xd8>)
 8031490:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8031494:	4619      	mov	r1, r3
 8031496:	4a1a      	ldr	r2, [pc, #104]	@ (8031500 <add_mainloop_funct+0xd8>)
 8031498:	460b      	mov	r3, r1
 803149a:	009b      	lsls	r3, r3, #2
 803149c:	440b      	add	r3, r1
 803149e:	009b      	lsls	r3, r3, #2
 80314a0:	4413      	add	r3, r2
 80314a2:	330f      	adds	r3, #15
 80314a4:	79fa      	ldrb	r2, [r7, #7]
 80314a6:	701a      	strb	r2, [r3, #0]
			local.ml_functs.functs[local.ml_functs.funct_size].performance = 0 ;
 80314a8:	4b15      	ldr	r3, [pc, #84]	@ (8031500 <add_mainloop_funct+0xd8>)
 80314aa:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80314ae:	4619      	mov	r1, r3
 80314b0:	4a13      	ldr	r2, [pc, #76]	@ (8031500 <add_mainloop_funct+0xd8>)
 80314b2:	460b      	mov	r3, r1
 80314b4:	009b      	lsls	r3, r3, #2
 80314b6:	440b      	add	r3, r1
 80314b8:	009b      	lsls	r3, r3, #2
 80314ba:	4413      	add	r3, r2
 80314bc:	3310      	adds	r3, #16
 80314be:	2200      	movs	r2, #0
 80314c0:	601a      	str	r2, [r3, #0]
			local.ml_functs.functs[local.ml_functs.funct_size].critical_task = bIsCritical ;
 80314c2:	4b0f      	ldr	r3, [pc, #60]	@ (8031500 <add_mainloop_funct+0xd8>)
 80314c4:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80314c8:	4619      	mov	r1, r3
 80314ca:	4a0d      	ldr	r2, [pc, #52]	@ (8031500 <add_mainloop_funct+0xd8>)
 80314cc:	460b      	mov	r3, r1
 80314ce:	009b      	lsls	r3, r3, #2
 80314d0:	440b      	add	r3, r1
 80314d2:	009b      	lsls	r3, r3, #2
 80314d4:	4413      	add	r3, r2
 80314d6:	3304      	adds	r3, #4
 80314d8:	79ba      	ldrb	r2, [r7, #6]
 80314da:	701a      	strb	r2, [r3, #0]
			local.ml_functs.funct_size++;
 80314dc:	4b08      	ldr	r3, [pc, #32]	@ (8031500 <add_mainloop_funct+0xd8>)
 80314de:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80314e2:	3301      	adds	r3, #1
 80314e4:	b2da      	uxtb	r2, r3
 80314e6:	4b06      	ldr	r3, [pc, #24]	@ (8031500 <add_mainloop_funct+0xd8>)
 80314e8:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
			ret_val = TRUE;
 80314ec:	2301      	movs	r3, #1
 80314ee:	75fb      	strb	r3, [r7, #23]
		}
	}
	_enable_scheduler();
 80314f0:	f7ef fe38 	bl	8021164 <_enable_scheduler>
	
	return ret_val;
 80314f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80314f6:	4618      	mov	r0, r3
 80314f8:	3718      	adds	r7, #24
 80314fa:	46bd      	mov	sp, r7
 80314fc:	bd80      	pop	{r7, pc}
 80314fe:	bf00      	nop
 8031500:	2000115c 	.word	0x2000115c

08031504 <remove_mainloop_funct>:
 * @details This dummy function does nothing useful.
 * @param p1: Just a parameter.
 * @return outcome of the operation
 */
bool_t remove_mainloop_funct(void (*ml_f)(void))
{
 8031504:	b5b0      	push	{r4, r5, r7, lr}
 8031506:	b084      	sub	sp, #16
 8031508:	af00      	add	r7, sp, #0
 803150a:	6078      	str	r0, [r7, #4]
	bool_t ret_val = FALSE;
 803150c:	2300      	movs	r3, #0
 803150e:	72fb      	strb	r3, [r7, #11]
	bool_t bFindProcess = FALSE ;
 8031510:	2300      	movs	r3, #0
 8031512:	73fb      	strb	r3, [r7, #15]
	uint8_t u8_0,u8_1,u8_index;
	u8_index = MAX_MAIN_LOOP_FUNCT ;
 8031514:	230f      	movs	r3, #15
 8031516:	733b      	strb	r3, [r7, #12]

	_disable_scheduler();
 8031518:	f7ef fe1d 	bl	8021156 <_disable_scheduler>

	if ( ml_f != NULL )
 803151c:	687b      	ldr	r3, [r7, #4]
 803151e:	2b00      	cmp	r3, #0
 8031520:	f000 80a4 	beq.w	803166c <remove_mainloop_funct+0x168>
	{
		//find function index
		for ( u8_0 = 0 ; u8_0 < local.ml_functs.funct_size ; u8_0 ++ )
 8031524:	2300      	movs	r3, #0
 8031526:	73bb      	strb	r3, [r7, #14]
 8031528:	e011      	b.n	803154e <remove_mainloop_funct+0x4a>
		{
			if ( local.ml_functs.functs[u8_0].funct == ml_f )
 803152a:	7bba      	ldrb	r2, [r7, #14]
 803152c:	4953      	ldr	r1, [pc, #332]	@ (803167c <remove_mainloop_funct+0x178>)
 803152e:	4613      	mov	r3, r2
 8031530:	009b      	lsls	r3, r3, #2
 8031532:	4413      	add	r3, r2
 8031534:	009b      	lsls	r3, r3, #2
 8031536:	440b      	add	r3, r1
 8031538:	681b      	ldr	r3, [r3, #0]
 803153a:	687a      	ldr	r2, [r7, #4]
 803153c:	429a      	cmp	r2, r3
 803153e:	d103      	bne.n	8031548 <remove_mainloop_funct+0x44>
			{
				u8_index = u8_0 ;
 8031540:	7bbb      	ldrb	r3, [r7, #14]
 8031542:	733b      	strb	r3, [r7, #12]
				bFindProcess = TRUE ;
 8031544:	2301      	movs	r3, #1
 8031546:	73fb      	strb	r3, [r7, #15]
		for ( u8_0 = 0 ; u8_0 < local.ml_functs.funct_size ; u8_0 ++ )
 8031548:	7bbb      	ldrb	r3, [r7, #14]
 803154a:	3301      	adds	r3, #1
 803154c:	73bb      	strb	r3, [r7, #14]
 803154e:	4b4b      	ldr	r3, [pc, #300]	@ (803167c <remove_mainloop_funct+0x178>)
 8031550:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8031554:	7bba      	ldrb	r2, [r7, #14]
 8031556:	429a      	cmp	r2, r3
 8031558:	d3e7      	bcc.n	803152a <remove_mainloop_funct+0x26>
			}
		}
		if ( bFindProcess == FALSE )
 803155a:	7bfb      	ldrb	r3, [r7, #15]
 803155c:	2b00      	cmp	r3, #0
 803155e:	d103      	bne.n	8031568 <remove_mainloop_funct+0x64>
		{
			_enable_scheduler();
 8031560:	f7ef fe00 	bl	8021164 <_enable_scheduler>
			return ret_val ;
 8031564:	7afb      	ldrb	r3, [r7, #11]
 8031566:	e084      	b.n	8031672 <remove_mainloop_funct+0x16e>
		}

		//remove function
		for( u8_0 = u8_index ; u8_0 < ( local.ml_functs.funct_size - 1 ) ; u8_0 ++ )
 8031568:	7b3b      	ldrb	r3, [r7, #12]
 803156a:	73bb      	strb	r3, [r7, #14]
 803156c:	e06f      	b.n	803164e <remove_mainloop_funct+0x14a>
		{
			local.ml_functs.functs[u8_0].funct = local.ml_functs.functs[u8_0+1].funct;
 803156e:	7bbb      	ldrb	r3, [r7, #14]
 8031570:	1c59      	adds	r1, r3, #1
 8031572:	7bba      	ldrb	r2, [r7, #14]
 8031574:	4841      	ldr	r0, [pc, #260]	@ (803167c <remove_mainloop_funct+0x178>)
 8031576:	460b      	mov	r3, r1
 8031578:	009b      	lsls	r3, r3, #2
 803157a:	440b      	add	r3, r1
 803157c:	009b      	lsls	r3, r3, #2
 803157e:	4403      	add	r3, r0
 8031580:	6819      	ldr	r1, [r3, #0]
 8031582:	483e      	ldr	r0, [pc, #248]	@ (803167c <remove_mainloop_funct+0x178>)
 8031584:	4613      	mov	r3, r2
 8031586:	009b      	lsls	r3, r3, #2
 8031588:	4413      	add	r3, r2
 803158a:	009b      	lsls	r3, r3, #2
 803158c:	4403      	add	r3, r0
 803158e:	6019      	str	r1, [r3, #0]
			local.ml_functs.functs[u8_0].code_name = local.ml_functs.functs[u8_0+1].code_name;
 8031590:	7bbb      	ldrb	r3, [r7, #14]
 8031592:	1c59      	adds	r1, r3, #1
 8031594:	7bba      	ldrb	r2, [r7, #14]
 8031596:	4839      	ldr	r0, [pc, #228]	@ (803167c <remove_mainloop_funct+0x178>)
 8031598:	460b      	mov	r3, r1
 803159a:	009b      	lsls	r3, r3, #2
 803159c:	440b      	add	r3, r1
 803159e:	009b      	lsls	r3, r3, #2
 80315a0:	4403      	add	r3, r0
 80315a2:	330f      	adds	r3, #15
 80315a4:	7818      	ldrb	r0, [r3, #0]
 80315a6:	4935      	ldr	r1, [pc, #212]	@ (803167c <remove_mainloop_funct+0x178>)
 80315a8:	4613      	mov	r3, r2
 80315aa:	009b      	lsls	r3, r3, #2
 80315ac:	4413      	add	r3, r2
 80315ae:	009b      	lsls	r3, r3, #2
 80315b0:	440b      	add	r3, r1
 80315b2:	330f      	adds	r3, #15
 80315b4:	4602      	mov	r2, r0
 80315b6:	701a      	strb	r2, [r3, #0]
			local.ml_functs.functs[u8_0].performance = local.ml_functs.functs[u8_0+1].performance;
 80315b8:	7bbb      	ldrb	r3, [r7, #14]
 80315ba:	1c59      	adds	r1, r3, #1
 80315bc:	7bba      	ldrb	r2, [r7, #14]
 80315be:	482f      	ldr	r0, [pc, #188]	@ (803167c <remove_mainloop_funct+0x178>)
 80315c0:	460b      	mov	r3, r1
 80315c2:	009b      	lsls	r3, r3, #2
 80315c4:	440b      	add	r3, r1
 80315c6:	009b      	lsls	r3, r3, #2
 80315c8:	4403      	add	r3, r0
 80315ca:	3310      	adds	r3, #16
 80315cc:	6819      	ldr	r1, [r3, #0]
 80315ce:	482b      	ldr	r0, [pc, #172]	@ (803167c <remove_mainloop_funct+0x178>)
 80315d0:	4613      	mov	r3, r2
 80315d2:	009b      	lsls	r3, r3, #2
 80315d4:	4413      	add	r3, r2
 80315d6:	009b      	lsls	r3, r3, #2
 80315d8:	4403      	add	r3, r0
 80315da:	3310      	adds	r3, #16
 80315dc:	6019      	str	r1, [r3, #0]
			local.ml_functs.functs[u8_0].critical_task = local.ml_functs.functs[u8_0+1].critical_task ;
 80315de:	7bbb      	ldrb	r3, [r7, #14]
 80315e0:	1c59      	adds	r1, r3, #1
 80315e2:	7bba      	ldrb	r2, [r7, #14]
 80315e4:	4825      	ldr	r0, [pc, #148]	@ (803167c <remove_mainloop_funct+0x178>)
 80315e6:	460b      	mov	r3, r1
 80315e8:	009b      	lsls	r3, r3, #2
 80315ea:	440b      	add	r3, r1
 80315ec:	009b      	lsls	r3, r3, #2
 80315ee:	4403      	add	r3, r0
 80315f0:	3304      	adds	r3, #4
 80315f2:	7818      	ldrb	r0, [r3, #0]
 80315f4:	4921      	ldr	r1, [pc, #132]	@ (803167c <remove_mainloop_funct+0x178>)
 80315f6:	4613      	mov	r3, r2
 80315f8:	009b      	lsls	r3, r3, #2
 80315fa:	4413      	add	r3, r2
 80315fc:	009b      	lsls	r3, r3, #2
 80315fe:	440b      	add	r3, r1
 8031600:	3304      	adds	r3, #4
 8031602:	4602      	mov	r2, r0
 8031604:	701a      	strb	r2, [r3, #0]
			for( u8_1 = 0 ; u8_1 < sizeof(local.ml_functs.functs[u8_0].pid_name); u8_1 ++ )
 8031606:	2300      	movs	r3, #0
 8031608:	737b      	strb	r3, [r7, #13]
 803160a:	e01a      	b.n	8031642 <remove_mainloop_funct+0x13e>
				local.ml_functs.functs[u8_0].pid_name[u8_1]= local.ml_functs.functs[u8_0+1].pid_name[u8_1];
 803160c:	7bbb      	ldrb	r3, [r7, #14]
 803160e:	1c59      	adds	r1, r3, #1
 8031610:	7b7c      	ldrb	r4, [r7, #13]
 8031612:	7bba      	ldrb	r2, [r7, #14]
 8031614:	7b78      	ldrb	r0, [r7, #13]
 8031616:	4d19      	ldr	r5, [pc, #100]	@ (803167c <remove_mainloop_funct+0x178>)
 8031618:	460b      	mov	r3, r1
 803161a:	009b      	lsls	r3, r3, #2
 803161c:	440b      	add	r3, r1
 803161e:	009b      	lsls	r3, r3, #2
 8031620:	442b      	add	r3, r5
 8031622:	4423      	add	r3, r4
 8031624:	3305      	adds	r3, #5
 8031626:	781c      	ldrb	r4, [r3, #0]
 8031628:	4914      	ldr	r1, [pc, #80]	@ (803167c <remove_mainloop_funct+0x178>)
 803162a:	4613      	mov	r3, r2
 803162c:	009b      	lsls	r3, r3, #2
 803162e:	4413      	add	r3, r2
 8031630:	009b      	lsls	r3, r3, #2
 8031632:	440b      	add	r3, r1
 8031634:	4403      	add	r3, r0
 8031636:	3305      	adds	r3, #5
 8031638:	4622      	mov	r2, r4
 803163a:	701a      	strb	r2, [r3, #0]
			for( u8_1 = 0 ; u8_1 < sizeof(local.ml_functs.functs[u8_0].pid_name); u8_1 ++ )
 803163c:	7b7b      	ldrb	r3, [r7, #13]
 803163e:	3301      	adds	r3, #1
 8031640:	737b      	strb	r3, [r7, #13]
 8031642:	7b7b      	ldrb	r3, [r7, #13]
 8031644:	2b09      	cmp	r3, #9
 8031646:	d9e1      	bls.n	803160c <remove_mainloop_funct+0x108>
		for( u8_0 = u8_index ; u8_0 < ( local.ml_functs.funct_size - 1 ) ; u8_0 ++ )
 8031648:	7bbb      	ldrb	r3, [r7, #14]
 803164a:	3301      	adds	r3, #1
 803164c:	73bb      	strb	r3, [r7, #14]
 803164e:	7bba      	ldrb	r2, [r7, #14]
 8031650:	4b0a      	ldr	r3, [pc, #40]	@ (803167c <remove_mainloop_funct+0x178>)
 8031652:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8031656:	3b01      	subs	r3, #1
 8031658:	429a      	cmp	r2, r3
 803165a:	db88      	blt.n	803156e <remove_mainloop_funct+0x6a>

		}
		local.ml_functs.funct_size -- ;
 803165c:	4b07      	ldr	r3, [pc, #28]	@ (803167c <remove_mainloop_funct+0x178>)
 803165e:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8031662:	3b01      	subs	r3, #1
 8031664:	b2da      	uxtb	r2, r3
 8031666:	4b05      	ldr	r3, [pc, #20]	@ (803167c <remove_mainloop_funct+0x178>)
 8031668:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
	}
	_enable_scheduler();
 803166c:	f7ef fd7a 	bl	8021164 <_enable_scheduler>

	return ret_val;
 8031670:	7afb      	ldrb	r3, [r7, #11]
}
 8031672:	4618      	mov	r0, r3
 8031674:	3710      	adds	r7, #16
 8031676:	46bd      	mov	sp, r7
 8031678:	bdb0      	pop	{r4, r5, r7, pc}
 803167a:	bf00      	nop
 803167c:	2000115c 	.word	0x2000115c

08031680 <add_cyclical_funct>:
 * @details This dummy function does nothing useful.
 * @param p1: Just a parameter.
 * @return outcome of the operation
 */
bool_t add_cyclical_funct(void (*cyc_f)(void), uint16_t cycles, char* str_ID, bool_t bIsCritical)
{
 8031680:	b580      	push	{r7, lr}
 8031682:	b086      	sub	sp, #24
 8031684:	af00      	add	r7, sp, #0
 8031686:	60f8      	str	r0, [r7, #12]
 8031688:	607a      	str	r2, [r7, #4]
 803168a:	461a      	mov	r2, r3
 803168c:	460b      	mov	r3, r1
 803168e:	817b      	strh	r3, [r7, #10]
 8031690:	4613      	mov	r3, r2
 8031692:	727b      	strb	r3, [r7, #9]
	bool_t ret_val = FALSE;
 8031694:	2300      	movs	r3, #0
 8031696:	75fb      	strb	r3, [r7, #23]
	_disable_scheduler();
 8031698:	f7ef fd5d 	bl	8021156 <_disable_scheduler>

	if (cyc_f != NULL)
 803169c:	68fb      	ldr	r3, [r7, #12]
 803169e:	2b00      	cmp	r3, #0
 80316a0:	d06a      	beq.n	8031778 <add_cyclical_funct+0xf8>
	{
		if (local.t_functs.funct_size < MAX_TIMING_FUNCT)
 80316a2:	4b39      	ldr	r3, [pc, #228]	@ (8031788 <add_cyclical_funct+0x108>)
 80316a4:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 80316a8:	2b0e      	cmp	r3, #14
 80316aa:	d865      	bhi.n	8031778 <add_cyclical_funct+0xf8>
		{
			local.t_functs.functs[local.t_functs.funct_size].funct = cyc_f;
 80316ac:	4b36      	ldr	r3, [pc, #216]	@ (8031788 <add_cyclical_funct+0x108>)
 80316ae:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 80316b2:	4619      	mov	r1, r3
 80316b4:	4a34      	ldr	r2, [pc, #208]	@ (8031788 <add_cyclical_funct+0x108>)
 80316b6:	460b      	mov	r3, r1
 80316b8:	005b      	lsls	r3, r3, #1
 80316ba:	440b      	add	r3, r1
 80316bc:	00db      	lsls	r3, r3, #3
 80316be:	4413      	add	r3, r2
 80316c0:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80316c4:	68fa      	ldr	r2, [r7, #12]
 80316c6:	601a      	str	r2, [r3, #0]
			str_copy(str_ID,local.t_functs.functs[local.t_functs.funct_size].pid_name,10);
 80316c8:	4b2f      	ldr	r3, [pc, #188]	@ (8031788 <add_cyclical_funct+0x108>)
 80316ca:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 80316ce:	461a      	mov	r2, r3
 80316d0:	4613      	mov	r3, r2
 80316d2:	005b      	lsls	r3, r3, #1
 80316d4:	4413      	add	r3, r2
 80316d6:	00db      	lsls	r3, r3, #3
 80316d8:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80316dc:	4a2a      	ldr	r2, [pc, #168]	@ (8031788 <add_cyclical_funct+0x108>)
 80316de:	4413      	add	r3, r2
 80316e0:	3305      	adds	r3, #5
 80316e2:	220a      	movs	r2, #10
 80316e4:	4619      	mov	r1, r3
 80316e6:	6878      	ldr	r0, [r7, #4]
 80316e8:	f000 fb48 	bl	8031d7c <str_copy>
			local.t_functs.functs[local.t_functs.funct_size].performance = 0 ;
 80316ec:	4b26      	ldr	r3, [pc, #152]	@ (8031788 <add_cyclical_funct+0x108>)
 80316ee:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 80316f2:	4619      	mov	r1, r3
 80316f4:	4a24      	ldr	r2, [pc, #144]	@ (8031788 <add_cyclical_funct+0x108>)
 80316f6:	460b      	mov	r3, r1
 80316f8:	005b      	lsls	r3, r3, #1
 80316fa:	440b      	add	r3, r1
 80316fc:	00db      	lsls	r3, r3, #3
 80316fe:	4413      	add	r3, r2
 8031700:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8031704:	2200      	movs	r2, #0
 8031706:	601a      	str	r2, [r3, #0]
			local.t_functs.functs[local.t_functs.funct_size].critical_task = bIsCritical ;
 8031708:	4b1f      	ldr	r3, [pc, #124]	@ (8031788 <add_cyclical_funct+0x108>)
 803170a:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 803170e:	4619      	mov	r1, r3
 8031710:	4a1d      	ldr	r2, [pc, #116]	@ (8031788 <add_cyclical_funct+0x108>)
 8031712:	460b      	mov	r3, r1
 8031714:	005b      	lsls	r3, r3, #1
 8031716:	440b      	add	r3, r1
 8031718:	00db      	lsls	r3, r3, #3
 803171a:	4413      	add	r3, r2
 803171c:	f503 739a 	add.w	r3, r3, #308	@ 0x134
 8031720:	7a7a      	ldrb	r2, [r7, #9]
 8031722:	701a      	strb	r2, [r3, #0]
			if (cycles == 0)
 8031724:	897b      	ldrh	r3, [r7, #10]
 8031726:	2b00      	cmp	r3, #0
 8031728:	d10e      	bne.n	8031748 <add_cyclical_funct+0xc8>
			{
				local.t_functs.functs[local.t_functs.funct_size].cycles = 1;
 803172a:	4b17      	ldr	r3, [pc, #92]	@ (8031788 <add_cyclical_funct+0x108>)
 803172c:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 8031730:	4619      	mov	r1, r3
 8031732:	4a15      	ldr	r2, [pc, #84]	@ (8031788 <add_cyclical_funct+0x108>)
 8031734:	460b      	mov	r3, r1
 8031736:	005b      	lsls	r3, r3, #1
 8031738:	440b      	add	r3, r1
 803173a:	00db      	lsls	r3, r3, #3
 803173c:	4413      	add	r3, r2
 803173e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8031742:	2201      	movs	r2, #1
 8031744:	801a      	strh	r2, [r3, #0]
 8031746:	e00d      	b.n	8031764 <add_cyclical_funct+0xe4>
			}
			else
			{
				local.t_functs.functs[local.t_functs.funct_size].cycles = cycles;
 8031748:	4b0f      	ldr	r3, [pc, #60]	@ (8031788 <add_cyclical_funct+0x108>)
 803174a:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 803174e:	4619      	mov	r1, r3
 8031750:	4a0d      	ldr	r2, [pc, #52]	@ (8031788 <add_cyclical_funct+0x108>)
 8031752:	460b      	mov	r3, r1
 8031754:	005b      	lsls	r3, r3, #1
 8031756:	440b      	add	r3, r1
 8031758:	00db      	lsls	r3, r3, #3
 803175a:	4413      	add	r3, r2
 803175c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8031760:	897a      	ldrh	r2, [r7, #10]
 8031762:	801a      	strh	r2, [r3, #0]
			}

			local.t_functs.funct_size++;
 8031764:	4b08      	ldr	r3, [pc, #32]	@ (8031788 <add_cyclical_funct+0x108>)
 8031766:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 803176a:	3301      	adds	r3, #1
 803176c:	b2da      	uxtb	r2, r3
 803176e:	4b06      	ldr	r3, [pc, #24]	@ (8031788 <add_cyclical_funct+0x108>)
 8031770:	f883 2298 	strb.w	r2, [r3, #664]	@ 0x298
			
			ret_val = TRUE;
 8031774:	2301      	movs	r3, #1
 8031776:	75fb      	strb	r3, [r7, #23]
		}
	}
	_enable_scheduler();
 8031778:	f7ef fcf4 	bl	8021164 <_enable_scheduler>

	return ret_val;
 803177c:	7dfb      	ldrb	r3, [r7, #23]
}
 803177e:	4618      	mov	r0, r3
 8031780:	3718      	adds	r7, #24
 8031782:	46bd      	mov	sp, r7
 8031784:	bd80      	pop	{r7, pc}
 8031786:	bf00      	nop
 8031788:	2000115c 	.word	0x2000115c

0803178c <main_loop_funct>:
 * @details This dummy function does nothing useful.
 * @param p1: Just a parameter.
 * @return outcome of the operation
 */
static void main_loop_funct(void)
{
 803178c:	b580      	push	{r7, lr}
 803178e:	b082      	sub	sp, #8
 8031790:	af00      	add	r7, sp, #0
	uint8_t ii;
	uint32_t temp;

	for (ii=0; ii < local.ml_functs.funct_size; ii++)
 8031792:	2300      	movs	r3, #0
 8031794:	71fb      	strb	r3, [r7, #7]
 8031796:	e028      	b.n	80317ea <main_loop_funct+0x5e>
	{
		temp =	 _get_sys_clock();
 8031798:	f7ef fceb 	bl	8021172 <_get_sys_clock>
 803179c:	6038      	str	r0, [r7, #0]
		local.ml_functs.functs[ii].funct();
 803179e:	79fa      	ldrb	r2, [r7, #7]
 80317a0:	4917      	ldr	r1, [pc, #92]	@ (8031800 <main_loop_funct+0x74>)
 80317a2:	4613      	mov	r3, r2
 80317a4:	009b      	lsls	r3, r3, #2
 80317a6:	4413      	add	r3, r2
 80317a8:	009b      	lsls	r3, r3, #2
 80317aa:	440b      	add	r3, r1
 80317ac:	681b      	ldr	r3, [r3, #0]
 80317ae:	4798      	blx	r3
		temp = _time_measure(temp);
 80317b0:	6838      	ldr	r0, [r7, #0]
 80317b2:	f7ef fce5 	bl	8021180 <_time_measure>
 80317b6:	6038      	str	r0, [r7, #0]
		if (local.ml_functs.functs[ii].performance < temp)
 80317b8:	79fa      	ldrb	r2, [r7, #7]
 80317ba:	4911      	ldr	r1, [pc, #68]	@ (8031800 <main_loop_funct+0x74>)
 80317bc:	4613      	mov	r3, r2
 80317be:	009b      	lsls	r3, r3, #2
 80317c0:	4413      	add	r3, r2
 80317c2:	009b      	lsls	r3, r3, #2
 80317c4:	440b      	add	r3, r1
 80317c6:	3310      	adds	r3, #16
 80317c8:	681b      	ldr	r3, [r3, #0]
 80317ca:	683a      	ldr	r2, [r7, #0]
 80317cc:	429a      	cmp	r2, r3
 80317ce:	d909      	bls.n	80317e4 <main_loop_funct+0x58>
		{
			local.ml_functs.functs[ii].performance = temp;
 80317d0:	79fa      	ldrb	r2, [r7, #7]
 80317d2:	490b      	ldr	r1, [pc, #44]	@ (8031800 <main_loop_funct+0x74>)
 80317d4:	4613      	mov	r3, r2
 80317d6:	009b      	lsls	r3, r3, #2
 80317d8:	4413      	add	r3, r2
 80317da:	009b      	lsls	r3, r3, #2
 80317dc:	440b      	add	r3, r1
 80317de:	3310      	adds	r3, #16
 80317e0:	683a      	ldr	r2, [r7, #0]
 80317e2:	601a      	str	r2, [r3, #0]
	for (ii=0; ii < local.ml_functs.funct_size; ii++)
 80317e4:	79fb      	ldrb	r3, [r7, #7]
 80317e6:	3301      	adds	r3, #1
 80317e8:	71fb      	strb	r3, [r7, #7]
 80317ea:	4b05      	ldr	r3, [pc, #20]	@ (8031800 <main_loop_funct+0x74>)
 80317ec:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80317f0:	79fa      	ldrb	r2, [r7, #7]
 80317f2:	429a      	cmp	r2, r3
 80317f4:	d3d0      	bcc.n	8031798 <main_loop_funct+0xc>
		}
	}

	return;
 80317f6:	bf00      	nop
}
 80317f8:	3708      	adds	r7, #8
 80317fa:	46bd      	mov	sp, r7
 80317fc:	bd80      	pop	{r7, pc}
 80317fe:	bf00      	nop
 8031800:	2000115c 	.word	0x2000115c

08031804 <isr_funct>:
 * @details This dummy function does nothing useful.
 * @param p1: Just a parameter.
 * @return outcome of the operation
 */
void isr_funct(void)
{
 8031804:	b580      	push	{r7, lr}
 8031806:	b082      	sub	sp, #8
 8031808:	af00      	add	r7, sp, #0
	uint8_t ii;
	uint32_t temp;

	for (ii=0; ii < local.t_functs.funct_size; ii++)
 803180a:	2300      	movs	r3, #0
 803180c:	71fb      	strb	r3, [r7, #7]
 803180e:	e040      	b.n	8031892 <isr_funct+0x8e>
	{
		if ( (local.isr_counter % local.t_functs.functs[ii].cycles) == 0)
 8031810:	4b28      	ldr	r3, [pc, #160]	@ (80318b4 <isr_funct+0xb0>)
 8031812:	f8d3 229c 	ldr.w	r2, [r3, #668]	@ 0x29c
 8031816:	79f9      	ldrb	r1, [r7, #7]
 8031818:	4826      	ldr	r0, [pc, #152]	@ (80318b4 <isr_funct+0xb0>)
 803181a:	460b      	mov	r3, r1
 803181c:	005b      	lsls	r3, r3, #1
 803181e:	440b      	add	r3, r1
 8031820:	00db      	lsls	r3, r3, #3
 8031822:	4403      	add	r3, r0
 8031824:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8031828:	881b      	ldrh	r3, [r3, #0]
 803182a:	fbb2 f1f3 	udiv	r1, r2, r3
 803182e:	fb01 f303 	mul.w	r3, r1, r3
 8031832:	1ad3      	subs	r3, r2, r3
 8031834:	2b00      	cmp	r3, #0
 8031836:	d129      	bne.n	803188c <isr_funct+0x88>
		{
			temp = _get_sys_clock();
 8031838:	f7ef fc9b 	bl	8021172 <_get_sys_clock>
 803183c:	6038      	str	r0, [r7, #0]
			local.t_functs.functs[ii].funct();
 803183e:	79fa      	ldrb	r2, [r7, #7]
 8031840:	491c      	ldr	r1, [pc, #112]	@ (80318b4 <isr_funct+0xb0>)
 8031842:	4613      	mov	r3, r2
 8031844:	005b      	lsls	r3, r3, #1
 8031846:	4413      	add	r3, r2
 8031848:	00db      	lsls	r3, r3, #3
 803184a:	440b      	add	r3, r1
 803184c:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8031850:	681b      	ldr	r3, [r3, #0]
 8031852:	4798      	blx	r3
			temp = _time_measure(temp);
 8031854:	6838      	ldr	r0, [r7, #0]
 8031856:	f7ef fc93 	bl	8021180 <_time_measure>
 803185a:	6038      	str	r0, [r7, #0]
			if (local.t_functs.functs[ii].performance < temp)
 803185c:	79fa      	ldrb	r2, [r7, #7]
 803185e:	4915      	ldr	r1, [pc, #84]	@ (80318b4 <isr_funct+0xb0>)
 8031860:	4613      	mov	r3, r2
 8031862:	005b      	lsls	r3, r3, #1
 8031864:	4413      	add	r3, r2
 8031866:	00db      	lsls	r3, r3, #3
 8031868:	440b      	add	r3, r1
 803186a:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 803186e:	681b      	ldr	r3, [r3, #0]
 8031870:	683a      	ldr	r2, [r7, #0]
 8031872:	429a      	cmp	r2, r3
 8031874:	d90a      	bls.n	803188c <isr_funct+0x88>
			{
				local.t_functs.functs[ii].performance = temp;
 8031876:	79fa      	ldrb	r2, [r7, #7]
 8031878:	490e      	ldr	r1, [pc, #56]	@ (80318b4 <isr_funct+0xb0>)
 803187a:	4613      	mov	r3, r2
 803187c:	005b      	lsls	r3, r3, #1
 803187e:	4413      	add	r3, r2
 8031880:	00db      	lsls	r3, r3, #3
 8031882:	440b      	add	r3, r1
 8031884:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8031888:	683a      	ldr	r2, [r7, #0]
 803188a:	601a      	str	r2, [r3, #0]
	for (ii=0; ii < local.t_functs.funct_size; ii++)
 803188c:	79fb      	ldrb	r3, [r7, #7]
 803188e:	3301      	adds	r3, #1
 8031890:	71fb      	strb	r3, [r7, #7]
 8031892:	4b08      	ldr	r3, [pc, #32]	@ (80318b4 <isr_funct+0xb0>)
 8031894:	f893 3298 	ldrb.w	r3, [r3, #664]	@ 0x298
 8031898:	79fa      	ldrb	r2, [r7, #7]
 803189a:	429a      	cmp	r2, r3
 803189c:	d3b8      	bcc.n	8031810 <isr_funct+0xc>
			}
		}
	}

	local.isr_counter++;
 803189e:	4b05      	ldr	r3, [pc, #20]	@ (80318b4 <isr_funct+0xb0>)
 80318a0:	f8d3 329c 	ldr.w	r3, [r3, #668]	@ 0x29c
 80318a4:	3301      	adds	r3, #1
 80318a6:	4a03      	ldr	r2, [pc, #12]	@ (80318b4 <isr_funct+0xb0>)
 80318a8:	f8c2 329c 	str.w	r3, [r2, #668]	@ 0x29c

	return;
 80318ac:	bf00      	nop
}
 80318ae:	3708      	adds	r7, #8
 80318b0:	46bd      	mov	sp, r7
 80318b2:	bd80      	pop	{r7, pc}
 80318b4:	2000115c 	.word	0x2000115c

080318b8 <_get_os_timer>:
	return ret_val;

}

uint32_t _get_os_timer()
{
 80318b8:	b480      	push	{r7}
 80318ba:	af00      	add	r7, sp, #0
	return local.isr_counter;
 80318bc:	4b03      	ldr	r3, [pc, #12]	@ (80318cc <_get_os_timer+0x14>)
 80318be:	f8d3 329c 	ldr.w	r3, [r3, #668]	@ 0x29c
}
 80318c2:	4618      	mov	r0, r3
 80318c4:	46bd      	mov	sp, r7
 80318c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80318ca:	4770      	bx	lr
 80318cc:	2000115c 	.word	0x2000115c

080318d0 <unpack8>:
 * @details
 * @param
 * @return
 */
uint8_t unpack8(uint8_t *buf, uint8_t val)
{
 80318d0:	b580      	push	{r7, lr}
 80318d2:	b082      	sub	sp, #8
 80318d4:	af00      	add	r7, sp, #0
 80318d6:	6078      	str	r0, [r7, #4]
 80318d8:	460b      	mov	r3, r1
 80318da:	70fb      	strb	r3, [r7, #3]
  assert( buf != NULL );
 80318dc:	687b      	ldr	r3, [r7, #4]
 80318de:	2b00      	cmp	r3, #0
 80318e0:	d105      	bne.n	80318ee <unpack8+0x1e>
 80318e2:	4b07      	ldr	r3, [pc, #28]	@ (8031900 <unpack8+0x30>)
 80318e4:	4a07      	ldr	r2, [pc, #28]	@ (8031904 <unpack8+0x34>)
 80318e6:	2140      	movs	r1, #64	@ 0x40
 80318e8:	4807      	ldr	r0, [pc, #28]	@ (8031908 <unpack8+0x38>)
 80318ea:	f007 f829 	bl	8038940 <__assert_func>

  buf[0] = val;
 80318ee:	687b      	ldr	r3, [r7, #4]
 80318f0:	78fa      	ldrb	r2, [r7, #3]
 80318f2:	701a      	strb	r2, [r3, #0]

  return 1u;
 80318f4:	2301      	movs	r3, #1
}
 80318f6:	4618      	mov	r0, r3
 80318f8:	3708      	adds	r7, #8
 80318fa:	46bd      	mov	sp, r7
 80318fc:	bd80      	pop	{r7, pc}
 80318fe:	bf00      	nop
 8031900:	0803cfd8 	.word	0x0803cfd8
 8031904:	0803d75c 	.word	0x0803d75c
 8031908:	0803cfe4 	.word	0x0803cfe4

0803190c <unpack16le>:
 * @details
 * @param
 * @return
 */
uint8_t unpack16le(uint8_t *buf, uint16_t val)
{
 803190c:	b580      	push	{r7, lr}
 803190e:	b082      	sub	sp, #8
 8031910:	af00      	add	r7, sp, #0
 8031912:	6078      	str	r0, [r7, #4]
 8031914:	460b      	mov	r3, r1
 8031916:	807b      	strh	r3, [r7, #2]
  assert( buf != NULL );
 8031918:	687b      	ldr	r3, [r7, #4]
 803191a:	2b00      	cmp	r3, #0
 803191c:	d105      	bne.n	803192a <unpack16le+0x1e>
 803191e:	4b0b      	ldr	r3, [pc, #44]	@ (803194c <unpack16le+0x40>)
 8031920:	4a0b      	ldr	r2, [pc, #44]	@ (8031950 <unpack16le+0x44>)
 8031922:	2174      	movs	r1, #116	@ 0x74
 8031924:	480b      	ldr	r0, [pc, #44]	@ (8031954 <unpack16le+0x48>)
 8031926:	f007 f80b 	bl	8038940 <__assert_func>

  buf[0] = (uint8_t) (val >> 0u);
 803192a:	887b      	ldrh	r3, [r7, #2]
 803192c:	b2da      	uxtb	r2, r3
 803192e:	687b      	ldr	r3, [r7, #4]
 8031930:	701a      	strb	r2, [r3, #0]
  buf[1] = (uint8_t) (val >> 8u);
 8031932:	887b      	ldrh	r3, [r7, #2]
 8031934:	0a1b      	lsrs	r3, r3, #8
 8031936:	b29a      	uxth	r2, r3
 8031938:	687b      	ldr	r3, [r7, #4]
 803193a:	3301      	adds	r3, #1
 803193c:	b2d2      	uxtb	r2, r2
 803193e:	701a      	strb	r2, [r3, #0]

  return 2u;
 8031940:	2302      	movs	r3, #2
}
 8031942:	4618      	mov	r0, r3
 8031944:	3708      	adds	r7, #8
 8031946:	46bd      	mov	sp, r7
 8031948:	bd80      	pop	{r7, pc}
 803194a:	bf00      	nop
 803194c:	0803cfd8 	.word	0x0803cfd8
 8031950:	0803d764 	.word	0x0803d764
 8031954:	0803cfe4 	.word	0x0803cfe4

08031958 <unpack32le>:
 * @details
 * @param
 * @return
 */
uint8_t unpack32le(uint8_t *buf, uint32_t val)
{
 8031958:	b580      	push	{r7, lr}
 803195a:	b082      	sub	sp, #8
 803195c:	af00      	add	r7, sp, #0
 803195e:	6078      	str	r0, [r7, #4]
 8031960:	6039      	str	r1, [r7, #0]
  assert( buf != NULL );
 8031962:	687b      	ldr	r3, [r7, #4]
 8031964:	2b00      	cmp	r3, #0
 8031966:	d105      	bne.n	8031974 <unpack32le+0x1c>
 8031968:	4b10      	ldr	r3, [pc, #64]	@ (80319ac <unpack32le+0x54>)
 803196a:	4a11      	ldr	r2, [pc, #68]	@ (80319b0 <unpack32le+0x58>)
 803196c:	2185      	movs	r1, #133	@ 0x85
 803196e:	4811      	ldr	r0, [pc, #68]	@ (80319b4 <unpack32le+0x5c>)
 8031970:	f006 ffe6 	bl	8038940 <__assert_func>

  buf[0] = (uint8_t) (val >> 0u);
 8031974:	683b      	ldr	r3, [r7, #0]
 8031976:	b2da      	uxtb	r2, r3
 8031978:	687b      	ldr	r3, [r7, #4]
 803197a:	701a      	strb	r2, [r3, #0]
  buf[1] = (uint8_t) (val >> 8u);
 803197c:	683b      	ldr	r3, [r7, #0]
 803197e:	0a1a      	lsrs	r2, r3, #8
 8031980:	687b      	ldr	r3, [r7, #4]
 8031982:	3301      	adds	r3, #1
 8031984:	b2d2      	uxtb	r2, r2
 8031986:	701a      	strb	r2, [r3, #0]
  buf[2] = (uint8_t) (val >> 16u);
 8031988:	683b      	ldr	r3, [r7, #0]
 803198a:	0c1a      	lsrs	r2, r3, #16
 803198c:	687b      	ldr	r3, [r7, #4]
 803198e:	3302      	adds	r3, #2
 8031990:	b2d2      	uxtb	r2, r2
 8031992:	701a      	strb	r2, [r3, #0]
  buf[3] = (uint8_t) (val >> 24u);
 8031994:	683b      	ldr	r3, [r7, #0]
 8031996:	0e1a      	lsrs	r2, r3, #24
 8031998:	687b      	ldr	r3, [r7, #4]
 803199a:	3303      	adds	r3, #3
 803199c:	b2d2      	uxtb	r2, r2
 803199e:	701a      	strb	r2, [r3, #0]

  return 4u;
 80319a0:	2304      	movs	r3, #4
}
 80319a2:	4618      	mov	r0, r3
 80319a4:	3708      	adds	r7, #8
 80319a6:	46bd      	mov	sp, r7
 80319a8:	bd80      	pop	{r7, pc}
 80319aa:	bf00      	nop
 80319ac:	0803cfd8 	.word	0x0803cfd8
 80319b0:	0803d770 	.word	0x0803d770
 80319b4:	0803cfe4 	.word	0x0803cfe4

080319b8 <ConsoleStrTok>:
static bool_t   g_bShellEnabled;

/* USER CODE BEGIN 1 */

char * ConsoleStrTok( char *strToken )
{
 80319b8:	b480      	push	{r7}
 80319ba:	b085      	sub	sp, #20
 80319bc:	af00      	add	r7, sp, #0
 80319be:	6078      	str	r0, [r7, #4]
    static char *pNext;
    // Start of next token
    char *pStart;

    // If NULL is passed in, continue searching
    if ( strToken == NULL ) {
 80319c0:	687b      	ldr	r3, [r7, #4]
 80319c2:	2b00      	cmp	r3, #0
 80319c4:	d109      	bne.n	80319da <ConsoleStrTok+0x22>
        if ( pNext != NULL ) {
 80319c6:	4b3a      	ldr	r3, [pc, #232]	@ (8031ab0 <ConsoleStrTok+0xf8>)
 80319c8:	681b      	ldr	r3, [r3, #0]
 80319ca:	2b00      	cmp	r3, #0
 80319cc:	d003      	beq.n	80319d6 <ConsoleStrTok+0x1e>
            strToken = pNext;
 80319ce:	4b38      	ldr	r3, [pc, #224]	@ (8031ab0 <ConsoleStrTok+0xf8>)
 80319d0:	681b      	ldr	r3, [r3, #0]
 80319d2:	607b      	str	r3, [r7, #4]
 80319d4:	e001      	b.n	80319da <ConsoleStrTok+0x22>
        } else {
            // Reached end of original string
            return NULL;
 80319d6:	2300      	movs	r3, #0
 80319d8:	e064      	b.n	8031aa4 <ConsoleStrTok+0xec>
        }
    }

    // Zero length string, so no more tokens to be found
    if ( *strToken == 0 ) {
 80319da:	687b      	ldr	r3, [r7, #4]
 80319dc:	781b      	ldrb	r3, [r3, #0]
 80319de:	2b00      	cmp	r3, #0
 80319e0:	d107      	bne.n	80319f2 <ConsoleStrTok+0x3a>
        pNext = NULL;
 80319e2:	4b33      	ldr	r3, [pc, #204]	@ (8031ab0 <ConsoleStrTok+0xf8>)
 80319e4:	2200      	movs	r2, #0
 80319e6:	601a      	str	r2, [r3, #0]
        return NULL;
 80319e8:	2300      	movs	r3, #0
 80319ea:	e05b      	b.n	8031aa4 <ConsoleStrTok+0xec>

    // Skip leading whitespace before next token
    while (    (*strToken == ' ') || (*strToken == '\t')
            || (*strToken == '\n') ) {

        ++strToken;
 80319ec:	687b      	ldr	r3, [r7, #4]
 80319ee:	3301      	adds	r3, #1
 80319f0:	607b      	str	r3, [r7, #4]
    while (    (*strToken == ' ') || (*strToken == '\t')
 80319f2:	687b      	ldr	r3, [r7, #4]
 80319f4:	781b      	ldrb	r3, [r3, #0]
            || (*strToken == '\n') ) {
 80319f6:	2b20      	cmp	r3, #32
 80319f8:	d0f8      	beq.n	80319ec <ConsoleStrTok+0x34>
    while (    (*strToken == ' ') || (*strToken == '\t')
 80319fa:	687b      	ldr	r3, [r7, #4]
 80319fc:	781b      	ldrb	r3, [r3, #0]
 80319fe:	2b09      	cmp	r3, #9
 8031a00:	d0f4      	beq.n	80319ec <ConsoleStrTok+0x34>
            || (*strToken == '\n') ) {
 8031a02:	687b      	ldr	r3, [r7, #4]
 8031a04:	781b      	ldrb	r3, [r3, #0]
 8031a06:	2b0a      	cmp	r3, #10
 8031a08:	d0f0      	beq.n	80319ec <ConsoleStrTok+0x34>
    }

    // It's a quoted literal - skip the first quote char
    if ( *strToken == '\"' ) {
 8031a0a:	687b      	ldr	r3, [r7, #4]
 8031a0c:	781b      	ldrb	r3, [r3, #0]
 8031a0e:	2b22      	cmp	r3, #34	@ 0x22
 8031a10:	d120      	bne.n	8031a54 <ConsoleStrTok+0x9c>
        ++strToken;
 8031a12:	687b      	ldr	r3, [r7, #4]
 8031a14:	3301      	adds	r3, #1
 8031a16:	607b      	str	r3, [r7, #4]

        pStart = strToken;
 8031a18:	687b      	ldr	r3, [r7, #4]
 8031a1a:	60fb      	str	r3, [r7, #12]

        // Find ending quote or end of string
        while ( (*strToken != '\"') && (*strToken != 0) ) {
 8031a1c:	e002      	b.n	8031a24 <ConsoleStrTok+0x6c>
            ++strToken;
 8031a1e:	687b      	ldr	r3, [r7, #4]
 8031a20:	3301      	adds	r3, #1
 8031a22:	607b      	str	r3, [r7, #4]
        while ( (*strToken != '\"') && (*strToken != 0) ) {
 8031a24:	687b      	ldr	r3, [r7, #4]
 8031a26:	781b      	ldrb	r3, [r3, #0]
 8031a28:	2b22      	cmp	r3, #34	@ 0x22
 8031a2a:	d003      	beq.n	8031a34 <ConsoleStrTok+0x7c>
 8031a2c:	687b      	ldr	r3, [r7, #4]
 8031a2e:	781b      	ldrb	r3, [r3, #0]
 8031a30:	2b00      	cmp	r3, #0
 8031a32:	d1f4      	bne.n	8031a1e <ConsoleStrTok+0x66>
        }

        if ( *strToken == 0 ) {
 8031a34:	687b      	ldr	r3, [r7, #4]
 8031a36:	781b      	ldrb	r3, [r3, #0]
 8031a38:	2b00      	cmp	r3, #0
 8031a3a:	d103      	bne.n	8031a44 <ConsoleStrTok+0x8c>
            // Reached end of original string
            pNext = NULL;
 8031a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8031ab0 <ConsoleStrTok+0xf8>)
 8031a3e:	2200      	movs	r2, #0
 8031a40:	601a      	str	r2, [r3, #0]
 8031a42:	e02e      	b.n	8031aa2 <ConsoleStrTok+0xea>
        } else {
            // More to find, note where to continue searching
            *strToken = 0;
 8031a44:	687b      	ldr	r3, [r7, #4]
 8031a46:	2200      	movs	r2, #0
 8031a48:	701a      	strb	r2, [r3, #0]
            pNext = strToken + 1;
 8031a4a:	687b      	ldr	r3, [r7, #4]
 8031a4c:	3301      	adds	r3, #1
 8031a4e:	4a18      	ldr	r2, [pc, #96]	@ (8031ab0 <ConsoleStrTok+0xf8>)
 8031a50:	6013      	str	r3, [r2, #0]
 8031a52:	e026      	b.n	8031aa2 <ConsoleStrTok+0xea>
        }

    } else {
        // Unquoted token
        pStart = strToken;
 8031a54:	687b      	ldr	r3, [r7, #4]
 8031a56:	60fb      	str	r3, [r7, #12]

        // Find next whitespace delimiter or end of string
        while ( (*strToken != 0) && (*strToken != ' ') &&
 8031a58:	e002      	b.n	8031a60 <ConsoleStrTok+0xa8>
                (*strToken != '\t') && (*strToken != '\n' ) ) {
            ++strToken;
 8031a5a:	687b      	ldr	r3, [r7, #4]
 8031a5c:	3301      	adds	r3, #1
 8031a5e:	607b      	str	r3, [r7, #4]
        while ( (*strToken != 0) && (*strToken != ' ') &&
 8031a60:	687b      	ldr	r3, [r7, #4]
 8031a62:	781b      	ldrb	r3, [r3, #0]
                (*strToken != '\t') && (*strToken != '\n' ) ) {
 8031a64:	2b00      	cmp	r3, #0
 8031a66:	d00b      	beq.n	8031a80 <ConsoleStrTok+0xc8>
        while ( (*strToken != 0) && (*strToken != ' ') &&
 8031a68:	687b      	ldr	r3, [r7, #4]
 8031a6a:	781b      	ldrb	r3, [r3, #0]
 8031a6c:	2b20      	cmp	r3, #32
 8031a6e:	d007      	beq.n	8031a80 <ConsoleStrTok+0xc8>
                (*strToken != '\t') && (*strToken != '\n' ) ) {
 8031a70:	687b      	ldr	r3, [r7, #4]
 8031a72:	781b      	ldrb	r3, [r3, #0]
        while ( (*strToken != 0) && (*strToken != ' ') &&
 8031a74:	2b09      	cmp	r3, #9
 8031a76:	d003      	beq.n	8031a80 <ConsoleStrTok+0xc8>
                (*strToken != '\t') && (*strToken != '\n' ) ) {
 8031a78:	687b      	ldr	r3, [r7, #4]
 8031a7a:	781b      	ldrb	r3, [r3, #0]
 8031a7c:	2b0a      	cmp	r3, #10
 8031a7e:	d1ec      	bne.n	8031a5a <ConsoleStrTok+0xa2>
        }

        // Reached end of original string?
        if ( *strToken == 0 ) {
 8031a80:	687b      	ldr	r3, [r7, #4]
 8031a82:	781b      	ldrb	r3, [r3, #0]
 8031a84:	2b00      	cmp	r3, #0
 8031a86:	d103      	bne.n	8031a90 <ConsoleStrTok+0xd8>
            pNext = NULL;
 8031a88:	4b09      	ldr	r3, [pc, #36]	@ (8031ab0 <ConsoleStrTok+0xf8>)
 8031a8a:	2200      	movs	r2, #0
 8031a8c:	601a      	str	r2, [r3, #0]
 8031a8e:	e006      	b.n	8031a9e <ConsoleStrTok+0xe6>
        } else {
            *strToken = 0;
 8031a90:	687b      	ldr	r3, [r7, #4]
 8031a92:	2200      	movs	r2, #0
 8031a94:	701a      	strb	r2, [r3, #0]
            pNext = strToken + 1;
 8031a96:	687b      	ldr	r3, [r7, #4]
 8031a98:	3301      	adds	r3, #1
 8031a9a:	4a05      	ldr	r2, [pc, #20]	@ (8031ab0 <ConsoleStrTok+0xf8>)
 8031a9c:	6013      	str	r3, [r2, #0]
        }
        return pStart;
 8031a9e:	68fb      	ldr	r3, [r7, #12]
 8031aa0:	e000      	b.n	8031aa4 <ConsoleStrTok+0xec>
    }

    // Return ptr to start of token
    return pStart;
 8031aa2:	68fb      	ldr	r3, [r7, #12]
}
 8031aa4:	4618      	mov	r0, r3
 8031aa6:	3714      	adds	r7, #20
 8031aa8:	46bd      	mov	sp, r7
 8031aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031aae:	4770      	bx	lr
 8031ab0:	2000185c 	.word	0x2000185c

08031ab4 <ShellInit>:
void ShellInit()
{
 8031ab4:	b580      	push	{r7, lr}
 8031ab6:	b082      	sub	sp, #8
 8031ab8:	af00      	add	r7, sp, #0
    uint8_t i,j;
    gb_shell_process_active = FALSE;;
 8031aba:	4b21      	ldr	r3, [pc, #132]	@ (8031b40 <ShellInit+0x8c>)
 8031abc:	2200      	movs	r2, #0
 8031abe:	701a      	strb	r2, [r3, #0]
    g_exec_function = NULL;
 8031ac0:	4b20      	ldr	r3, [pc, #128]	@ (8031b44 <ShellInit+0x90>)
 8031ac2:	2200      	movs	r2, #0
 8031ac4:	601a      	str	r2, [r3, #0]
    g_bShellEnabled = FALSE;
 8031ac6:	4b20      	ldr	r3, [pc, #128]	@ (8031b48 <ShellInit+0x94>)
 8031ac8:	2200      	movs	r2, #0
 8031aca:	701a      	strb	r2, [r3, #0]

    for(i=0;i<10;i++)
 8031acc:	2300      	movs	r3, #0
 8031ace:	71fb      	strb	r3, [r7, #7]
 8031ad0:	e015      	b.n	8031afe <ShellInit+0x4a>
        for(j=0;j<100;j++)
 8031ad2:	2300      	movs	r3, #0
 8031ad4:	71bb      	strb	r3, [r7, #6]
 8031ad6:	e00c      	b.n	8031af2 <ShellInit+0x3e>
            shell_cmd_history[i][j]='\0';
 8031ad8:	79fa      	ldrb	r2, [r7, #7]
 8031ada:	79bb      	ldrb	r3, [r7, #6]
 8031adc:	491b      	ldr	r1, [pc, #108]	@ (8031b4c <ShellInit+0x98>)
 8031ade:	2064      	movs	r0, #100	@ 0x64
 8031ae0:	fb00 f202 	mul.w	r2, r0, r2
 8031ae4:	440a      	add	r2, r1
 8031ae6:	4413      	add	r3, r2
 8031ae8:	2200      	movs	r2, #0
 8031aea:	701a      	strb	r2, [r3, #0]
        for(j=0;j<100;j++)
 8031aec:	79bb      	ldrb	r3, [r7, #6]
 8031aee:	3301      	adds	r3, #1
 8031af0:	71bb      	strb	r3, [r7, #6]
 8031af2:	79bb      	ldrb	r3, [r7, #6]
 8031af4:	2b63      	cmp	r3, #99	@ 0x63
 8031af6:	d9ef      	bls.n	8031ad8 <ShellInit+0x24>
    for(i=0;i<10;i++)
 8031af8:	79fb      	ldrb	r3, [r7, #7]
 8031afa:	3301      	adds	r3, #1
 8031afc:	71fb      	strb	r3, [r7, #7]
 8031afe:	79fb      	ldrb	r3, [r7, #7]
 8031b00:	2b09      	cmp	r3, #9
 8031b02:	d9e6      	bls.n	8031ad2 <ShellInit+0x1e>

    for(j=0;j<100;j++)
 8031b04:	2300      	movs	r3, #0
 8031b06:	71bb      	strb	r3, [r7, #6]
 8031b08:	e006      	b.n	8031b18 <ShellInit+0x64>
        shell_cmd[j] = 0;
 8031b0a:	79bb      	ldrb	r3, [r7, #6]
 8031b0c:	4a10      	ldr	r2, [pc, #64]	@ (8031b50 <ShellInit+0x9c>)
 8031b0e:	2100      	movs	r1, #0
 8031b10:	54d1      	strb	r1, [r2, r3]
    for(j=0;j<100;j++)
 8031b12:	79bb      	ldrb	r3, [r7, #6]
 8031b14:	3301      	adds	r3, #1
 8031b16:	71bb      	strb	r3, [r7, #6]
 8031b18:	79bb      	ldrb	r3, [r7, #6]
 8031b1a:	2b63      	cmp	r3, #99	@ 0x63
 8031b1c:	d9f5      	bls.n	8031b0a <ShellInit+0x56>

    printf(CLS CURPOS(0,0) ATTR_FRED "\r\nKedOS Start Application \r\n\r\n" );
 8031b1e:	480d      	ldr	r0, [pc, #52]	@ (8031b54 <ShellInit+0xa0>)
 8031b20:	f007 fd4a 	bl	80395b8 <puts>
    printf(ATTR_FGREEN);
 8031b24:	480c      	ldr	r0, [pc, #48]	@ (8031b58 <ShellInit+0xa4>)
 8031b26:	f007 fcdf 	bl	80394e8 <iprintf>
    printf("\r\n");
 8031b2a:	480c      	ldr	r0, [pc, #48]	@ (8031b5c <ShellInit+0xa8>)
 8031b2c:	f007 fd44 	bl	80395b8 <puts>
    printshell();
 8031b30:	f000 f858 	bl	8031be4 <printshell>
    ShellEnable();
 8031b34:	f000 f814 	bl	8031b60 <ShellEnable>
}
 8031b38:	bf00      	nop
 8031b3a:	3708      	adds	r7, #8
 8031b3c:	46bd      	mov	sp, r7
 8031b3e:	bd80      	pop	{r7, pc}
 8031b40:	20001848 	.word	0x20001848
 8031b44:	2000184c 	.word	0x2000184c
 8031b48:	20001850 	.word	0x20001850
 8031b4c:	20001460 	.word	0x20001460
 8031b50:	200013fc 	.word	0x200013fc
 8031b54:	0803d01c 	.word	0x0803d01c
 8031b58:	0803d04c 	.word	0x0803d04c
 8031b5c:	0803d054 	.word	0x0803d054

08031b60 <ShellEnable>:
void   ShellEnable()
{
 8031b60:	b480      	push	{r7}
 8031b62:	af00      	add	r7, sp, #0
    g_bShellEnabled = TRUE;
 8031b64:	4b03      	ldr	r3, [pc, #12]	@ (8031b74 <ShellEnable+0x14>)
 8031b66:	2201      	movs	r2, #1
 8031b68:	701a      	strb	r2, [r3, #0]
}
 8031b6a:	bf00      	nop
 8031b6c:	46bd      	mov	sp, r7
 8031b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031b72:	4770      	bx	lr
 8031b74:	20001850 	.word	0x20001850

08031b78 <launch_shell_process>:
{
    g_bShellEnabled = FALSE;
}

void   launch_shell_process(void* func)
{
 8031b78:	b580      	push	{r7, lr}
 8031b7a:	b082      	sub	sp, #8
 8031b7c:	af00      	add	r7, sp, #0
 8031b7e:	6078      	str	r0, [r7, #4]
    if(func == NULL) return;
 8031b80:	687b      	ldr	r3, [r7, #4]
 8031b82:	2b00      	cmp	r3, #0
 8031b84:	d00c      	beq.n	8031ba0 <launch_shell_process+0x28>

    gb_shell_process_active = TRUE;
 8031b86:	4b08      	ldr	r3, [pc, #32]	@ (8031ba8 <launch_shell_process+0x30>)
 8031b88:	2201      	movs	r2, #1
 8031b8a:	701a      	strb	r2, [r3, #0]
    g_exec_function = func;
 8031b8c:	4a07      	ldr	r2, [pc, #28]	@ (8031bac <launch_shell_process+0x34>)
 8031b8e:	687b      	ldr	r3, [r7, #4]
 8031b90:	6013      	str	r3, [r2, #0]
    add_mainloop_funct(func, "shell_cmd\0",0,0);
 8031b92:	6878      	ldr	r0, [r7, #4]
 8031b94:	2300      	movs	r3, #0
 8031b96:	2200      	movs	r2, #0
 8031b98:	4905      	ldr	r1, [pc, #20]	@ (8031bb0 <launch_shell_process+0x38>)
 8031b9a:	f7ff fc45 	bl	8031428 <add_mainloop_funct>
 8031b9e:	e000      	b.n	8031ba2 <launch_shell_process+0x2a>
    if(func == NULL) return;
 8031ba0:	bf00      	nop
}
 8031ba2:	3708      	adds	r7, #8
 8031ba4:	46bd      	mov	sp, r7
 8031ba6:	bd80      	pop	{r7, pc}
 8031ba8:	20001848 	.word	0x20001848
 8031bac:	2000184c 	.word	0x2000184c
 8031bb0:	0803d058 	.word	0x0803d058

08031bb4 <kill_shell_process>:
static void kill_shell_process(void)
{
 8031bb4:	b580      	push	{r7, lr}
 8031bb6:	af00      	add	r7, sp, #0
    if(g_exec_function == NULL) return;
 8031bb8:	4b08      	ldr	r3, [pc, #32]	@ (8031bdc <kill_shell_process+0x28>)
 8031bba:	681b      	ldr	r3, [r3, #0]
 8031bbc:	2b00      	cmp	r3, #0
 8031bbe:	d00b      	beq.n	8031bd8 <kill_shell_process+0x24>

    gb_shell_process_active = FALSE;
 8031bc0:	4b07      	ldr	r3, [pc, #28]	@ (8031be0 <kill_shell_process+0x2c>)
 8031bc2:	2200      	movs	r2, #0
 8031bc4:	701a      	strb	r2, [r3, #0]
    remove_mainloop_funct(g_exec_function);
 8031bc6:	4b05      	ldr	r3, [pc, #20]	@ (8031bdc <kill_shell_process+0x28>)
 8031bc8:	681b      	ldr	r3, [r3, #0]
 8031bca:	4618      	mov	r0, r3
 8031bcc:	f7ff fc9a 	bl	8031504 <remove_mainloop_funct>
    g_exec_function = NULL;
 8031bd0:	4b02      	ldr	r3, [pc, #8]	@ (8031bdc <kill_shell_process+0x28>)
 8031bd2:	2200      	movs	r2, #0
 8031bd4:	601a      	str	r2, [r3, #0]
 8031bd6:	e000      	b.n	8031bda <kill_shell_process+0x26>
    if(g_exec_function == NULL) return;
 8031bd8:	bf00      	nop
}
 8031bda:	bd80      	pop	{r7, pc}
 8031bdc:	2000184c 	.word	0x2000184c
 8031be0:	20001848 	.word	0x20001848

08031be4 <printshell>:

static char shellpromp[]="cmd> ";
void printshell()
{
 8031be4:	b580      	push	{r7, lr}
 8031be6:	b082      	sub	sp, #8
 8031be8:	af00      	add	r7, sp, #0
	int i;
    for(i=0;i<5;i++)
 8031bea:	2300      	movs	r3, #0
 8031bec:	607b      	str	r3, [r7, #4]
 8031bee:	e009      	b.n	8031c04 <printshell+0x20>
    {
        __io_putchar(shellpromp[i]);
 8031bf0:	4a08      	ldr	r2, [pc, #32]	@ (8031c14 <printshell+0x30>)
 8031bf2:	687b      	ldr	r3, [r7, #4]
 8031bf4:	4413      	add	r3, r2
 8031bf6:	781b      	ldrb	r3, [r3, #0]
 8031bf8:	4618      	mov	r0, r3
 8031bfa:	f7ef fa73 	bl	80210e4 <__io_putchar>
    for(i=0;i<5;i++)
 8031bfe:	687b      	ldr	r3, [r7, #4]
 8031c00:	3301      	adds	r3, #1
 8031c02:	607b      	str	r3, [r7, #4]
 8031c04:	687b      	ldr	r3, [r7, #4]
 8031c06:	2b04      	cmp	r3, #4
 8031c08:	ddf2      	ble.n	8031bf0 <printshell+0xc>
    }
}
 8031c0a:	bf00      	nop
 8031c0c:	bf00      	nop
 8031c0e:	3708      	adds	r7, #8
 8031c10:	46bd      	mov	sp, r7
 8031c12:	bd80      	pop	{r7, pc}
 8031c14:	2000001c 	.word	0x2000001c

08031c18 <ShellProcess>:
		return gShellChar;
	}
	return -1;
}
char * ShellProcess()
{
 8031c18:	b580      	push	{r7, lr}
 8031c1a:	b084      	sub	sp, #16
 8031c1c:	af00      	add	r7, sp, #0
    uint8_t c;
    uint8_t i,j;
    int32_t res;


    res = __io_getchar();
 8031c1e:	f7ef fa83 	bl	8021128 <__io_getchar>
 8031c22:	60b8      	str	r0, [r7, #8]
    if(res < 0 )
 8031c24:	68bb      	ldr	r3, [r7, #8]
 8031c26:	2b00      	cmp	r3, #0
 8031c28:	da01      	bge.n	8031c2e <ShellProcess+0x16>
    {
        return NULL;
 8031c2a:	2300      	movs	r3, #0
 8031c2c:	e090      	b.n	8031d50 <ShellProcess+0x138>
    }
    c = res;
 8031c2e:	68bb      	ldr	r3, [r7, #8]
 8031c30:	71fb      	strb	r3, [r7, #7]
    if(gb_shell_process_active == TRUE)
 8031c32:	4b49      	ldr	r3, [pc, #292]	@ (8031d58 <ShellProcess+0x140>)
 8031c34:	781b      	ldrb	r3, [r3, #0]
 8031c36:	2b01      	cmp	r3, #1
 8031c38:	d122      	bne.n	8031c80 <ShellProcess+0x68>
    {
        if(c==3)//CTRL+C
 8031c3a:	79fb      	ldrb	r3, [r7, #7]
 8031c3c:	2b03      	cmp	r3, #3
 8031c3e:	d117      	bne.n	8031c70 <ShellProcess+0x58>
        {
            kill_shell_process();
 8031c40:	f7ff ffb8 	bl	8031bb4 <kill_shell_process>
            gb_shell_process_active = FALSE;
 8031c44:	4b44      	ldr	r3, [pc, #272]	@ (8031d58 <ShellProcess+0x140>)
 8031c46:	2200      	movs	r2, #0
 8031c48:	701a      	strb	r2, [r3, #0]
            for(j=0;j<100;j++)
 8031c4a:	2300      	movs	r3, #0
 8031c4c:	73fb      	strb	r3, [r7, #15]
 8031c4e:	e006      	b.n	8031c5e <ShellProcess+0x46>
                shell_cmd[j] = 0;
 8031c50:	7bfb      	ldrb	r3, [r7, #15]
 8031c52:	4a42      	ldr	r2, [pc, #264]	@ (8031d5c <ShellProcess+0x144>)
 8031c54:	2100      	movs	r1, #0
 8031c56:	54d1      	strb	r1, [r2, r3]
            for(j=0;j<100;j++)
 8031c58:	7bfb      	ldrb	r3, [r7, #15]
 8031c5a:	3301      	adds	r3, #1
 8031c5c:	73fb      	strb	r3, [r7, #15]
 8031c5e:	7bfb      	ldrb	r3, [r7, #15]
 8031c60:	2b63      	cmp	r3, #99	@ 0x63
 8031c62:	d9f5      	bls.n	8031c50 <ShellProcess+0x38>
            cmd_p = 0;
 8031c64:	4b3e      	ldr	r3, [pc, #248]	@ (8031d60 <ShellProcess+0x148>)
 8031c66:	2200      	movs	r2, #0
 8031c68:	801a      	strh	r2, [r3, #0]
            printshell();
 8031c6a:	f7ff ffbb 	bl	8031be4 <printshell>
 8031c6e:	e005      	b.n	8031c7c <ShellProcess+0x64>
        }
        else
        {
        	gShellChar = c;
 8031c70:	79fb      	ldrb	r3, [r7, #7]
 8031c72:	4a3c      	ldr	r2, [pc, #240]	@ (8031d64 <ShellProcess+0x14c>)
 8031c74:	6013      	str	r3, [r2, #0]
        	gShellCharReady = 1;
 8031c76:	4b3c      	ldr	r3, [pc, #240]	@ (8031d68 <ShellProcess+0x150>)
 8031c78:	2201      	movs	r2, #1
 8031c7a:	601a      	str	r2, [r3, #0]
        }
        return NULL;
 8031c7c:	2300      	movs	r3, #0
 8031c7e:	e067      	b.n	8031d50 <ShellProcess+0x138>
    }


    if(c != '\r' && c != '\n')
 8031c80:	79fb      	ldrb	r3, [r7, #7]
 8031c82:	2b0d      	cmp	r3, #13
 8031c84:	d02f      	beq.n	8031ce6 <ShellProcess+0xce>
 8031c86:	79fb      	ldrb	r3, [r7, #7]
 8031c88:	2b0a      	cmp	r3, #10
 8031c8a:	d02c      	beq.n	8031ce6 <ShellProcess+0xce>
//            }
//
//            return NULL;
//        }
//        else
        if (c == '\b') {
 8031c8c:	79fb      	ldrb	r3, [r7, #7]
 8031c8e:	2b08      	cmp	r3, #8
 8031c90:	d110      	bne.n	8031cb4 <ShellProcess+0x9c>
            if (cmd_p > 0)
 8031c92:	4b33      	ldr	r3, [pc, #204]	@ (8031d60 <ShellProcess+0x148>)
 8031c94:	881b      	ldrh	r3, [r3, #0]
 8031c96:	2b00      	cmp	r3, #0
 8031c98:	d005      	beq.n	8031ca6 <ShellProcess+0x8e>
                cmd_p--;
 8031c9a:	4b31      	ldr	r3, [pc, #196]	@ (8031d60 <ShellProcess+0x148>)
 8031c9c:	881b      	ldrh	r3, [r3, #0]
 8031c9e:	3b01      	subs	r3, #1
 8031ca0:	b29a      	uxth	r2, r3
 8031ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8031d60 <ShellProcess+0x148>)
 8031ca4:	801a      	strh	r2, [r3, #0]
            __io_putchar('\b');
 8031ca6:	2008      	movs	r0, #8
 8031ca8:	f7ef fa1c 	bl	80210e4 <__io_putchar>
            __io_putchar(' ');
 8031cac:	2020      	movs	r0, #32
 8031cae:	f7ef fa19 	bl	80210e4 <__io_putchar>
 8031cb2:	e012      	b.n	8031cda <ShellProcess+0xc2>
        }
        else
        {
            shell_cmd[cmd_p] = c;
 8031cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8031d60 <ShellProcess+0x148>)
 8031cb6:	881b      	ldrh	r3, [r3, #0]
 8031cb8:	4619      	mov	r1, r3
 8031cba:	4a28      	ldr	r2, [pc, #160]	@ (8031d5c <ShellProcess+0x144>)
 8031cbc:	79fb      	ldrb	r3, [r7, #7]
 8031cbe:	5453      	strb	r3, [r2, r1]
            cmd_p++;
 8031cc0:	4b27      	ldr	r3, [pc, #156]	@ (8031d60 <ShellProcess+0x148>)
 8031cc2:	881b      	ldrh	r3, [r3, #0]
 8031cc4:	3301      	adds	r3, #1
 8031cc6:	b29a      	uxth	r2, r3
 8031cc8:	4b25      	ldr	r3, [pc, #148]	@ (8031d60 <ShellProcess+0x148>)
 8031cca:	801a      	strh	r2, [r3, #0]
            if(cmd_p > 99)
 8031ccc:	4b24      	ldr	r3, [pc, #144]	@ (8031d60 <ShellProcess+0x148>)
 8031cce:	881b      	ldrh	r3, [r3, #0]
 8031cd0:	2b63      	cmp	r3, #99	@ 0x63
 8031cd2:	d902      	bls.n	8031cda <ShellProcess+0xc2>
                cmd_p = 99;
 8031cd4:	4b22      	ldr	r3, [pc, #136]	@ (8031d60 <ShellProcess+0x148>)
 8031cd6:	2263      	movs	r2, #99	@ 0x63
 8031cd8:	801a      	strh	r2, [r3, #0]
        }
        __io_putchar(c);
 8031cda:	79fb      	ldrb	r3, [r7, #7]
 8031cdc:	4618      	mov	r0, r3
 8031cde:	f7ef fa01 	bl	80210e4 <__io_putchar>
        return NULL;
 8031ce2:	2300      	movs	r3, #0
 8031ce4:	e034      	b.n	8031d50 <ShellProcess+0x138>
    }
    //ho trovato il fine riga

    shell_cmd[cmd_p] ='\0';
 8031ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8031d60 <ShellProcess+0x148>)
 8031ce8:	881b      	ldrh	r3, [r3, #0]
 8031cea:	461a      	mov	r2, r3
 8031cec:	4b1b      	ldr	r3, [pc, #108]	@ (8031d5c <ShellProcess+0x144>)
 8031cee:	2100      	movs	r1, #0
 8031cf0:	5499      	strb	r1, [r3, r2]
    cmd_p = 0;
 8031cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8031d60 <ShellProcess+0x148>)
 8031cf4:	2200      	movs	r2, #0
 8031cf6:	801a      	strh	r2, [r3, #0]
    /* Process the command......*/
    if( shell_cmd[0] == '\0' )
 8031cf8:	4b18      	ldr	r3, [pc, #96]	@ (8031d5c <ShellProcess+0x144>)
 8031cfa:	781b      	ldrb	r3, [r3, #0]
 8031cfc:	2b00      	cmp	r3, #0
 8031cfe:	d106      	bne.n	8031d0e <ShellProcess+0xf6>
    {
    	printf("\r\n");
 8031d00:	481a      	ldr	r0, [pc, #104]	@ (8031d6c <ShellProcess+0x154>)
 8031d02:	f007 fc59 	bl	80395b8 <puts>
    	printshell();
 8031d06:	f7ff ff6d 	bl	8031be4 <printshell>
    	//
    	return NULL;
 8031d0a:	2300      	movs	r3, #0
 8031d0c:	e020      	b.n	8031d50 <ShellProcess+0x138>
    }
    printf("\r\n");
 8031d0e:	4817      	ldr	r0, [pc, #92]	@ (8031d6c <ShellProcess+0x154>)
 8031d10:	f007 fc52 	bl	80395b8 <puts>
    strcpy(shell_cmd_history[history_pos_w], shell_cmd);
 8031d14:	4b16      	ldr	r3, [pc, #88]	@ (8031d70 <ShellProcess+0x158>)
 8031d16:	781b      	ldrb	r3, [r3, #0]
 8031d18:	461a      	mov	r2, r3
 8031d1a:	2364      	movs	r3, #100	@ 0x64
 8031d1c:	fb02 f303 	mul.w	r3, r2, r3
 8031d20:	4a14      	ldr	r2, [pc, #80]	@ (8031d74 <ShellProcess+0x15c>)
 8031d22:	4413      	add	r3, r2
 8031d24:	490d      	ldr	r1, [pc, #52]	@ (8031d5c <ShellProcess+0x144>)
 8031d26:	4618      	mov	r0, r3
 8031d28:	f008 fc4f 	bl	803a5ca <strcpy>
    history_pos_r = history_pos_w;
 8031d2c:	4b10      	ldr	r3, [pc, #64]	@ (8031d70 <ShellProcess+0x158>)
 8031d2e:	781a      	ldrb	r2, [r3, #0]
 8031d30:	4b11      	ldr	r3, [pc, #68]	@ (8031d78 <ShellProcess+0x160>)
 8031d32:	701a      	strb	r2, [r3, #0]
    history_pos_w++;
 8031d34:	4b0e      	ldr	r3, [pc, #56]	@ (8031d70 <ShellProcess+0x158>)
 8031d36:	781b      	ldrb	r3, [r3, #0]
 8031d38:	3301      	adds	r3, #1
 8031d3a:	b2da      	uxtb	r2, r3
 8031d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8031d70 <ShellProcess+0x158>)
 8031d3e:	701a      	strb	r2, [r3, #0]
    if(history_pos_w >9)
 8031d40:	4b0b      	ldr	r3, [pc, #44]	@ (8031d70 <ShellProcess+0x158>)
 8031d42:	781b      	ldrb	r3, [r3, #0]
 8031d44:	2b09      	cmp	r3, #9
 8031d46:	d902      	bls.n	8031d4e <ShellProcess+0x136>
        history_pos_w = 0;
 8031d48:	4b09      	ldr	r3, [pc, #36]	@ (8031d70 <ShellProcess+0x158>)
 8031d4a:	2200      	movs	r2, #0
 8031d4c:	701a      	strb	r2, [r3, #0]
    return shell_cmd;
 8031d4e:	4b03      	ldr	r3, [pc, #12]	@ (8031d5c <ShellProcess+0x144>)
}
 8031d50:	4618      	mov	r0, r3
 8031d52:	3710      	adds	r7, #16
 8031d54:	46bd      	mov	sp, r7
 8031d56:	bd80      	pop	{r7, pc}
 8031d58:	20001848 	.word	0x20001848
 8031d5c:	200013fc 	.word	0x200013fc
 8031d60:	20001860 	.word	0x20001860
 8031d64:	20001854 	.word	0x20001854
 8031d68:	20001858 	.word	0x20001858
 8031d6c:	0803d054 	.word	0x0803d054
 8031d70:	20001862 	.word	0x20001862
 8031d74:	20001460 	.word	0x20001460
 8031d78:	20001863 	.word	0x20001863

08031d7c <str_copy>:

	return ii;
}

void str_copy(char* src,char* cpy, uint8_t len_max)
{
 8031d7c:	b480      	push	{r7}
 8031d7e:	b087      	sub	sp, #28
 8031d80:	af00      	add	r7, sp, #0
 8031d82:	60f8      	str	r0, [r7, #12]
 8031d84:	60b9      	str	r1, [r7, #8]
 8031d86:	4613      	mov	r3, r2
 8031d88:	71fb      	strb	r3, [r7, #7]
	uint8_t ii = 0;
 8031d8a:	2300      	movs	r3, #0
 8031d8c:	75fb      	strb	r3, [r7, #23]

	while (*src != '\0' && ii<(len_max-1))
 8031d8e:	e00b      	b.n	8031da8 <str_copy+0x2c>
	{
		cpy[ii] = *src;
 8031d90:	7dfb      	ldrb	r3, [r7, #23]
 8031d92:	68ba      	ldr	r2, [r7, #8]
 8031d94:	4413      	add	r3, r2
 8031d96:	68fa      	ldr	r2, [r7, #12]
 8031d98:	7812      	ldrb	r2, [r2, #0]
 8031d9a:	701a      	strb	r2, [r3, #0]
		src++;
 8031d9c:	68fb      	ldr	r3, [r7, #12]
 8031d9e:	3301      	adds	r3, #1
 8031da0:	60fb      	str	r3, [r7, #12]
		ii++;
 8031da2:	7dfb      	ldrb	r3, [r7, #23]
 8031da4:	3301      	adds	r3, #1
 8031da6:	75fb      	strb	r3, [r7, #23]
	while (*src != '\0' && ii<(len_max-1))
 8031da8:	68fb      	ldr	r3, [r7, #12]
 8031daa:	781b      	ldrb	r3, [r3, #0]
 8031dac:	2b00      	cmp	r3, #0
 8031dae:	d00d      	beq.n	8031dcc <str_copy+0x50>
 8031db0:	7dfa      	ldrb	r2, [r7, #23]
 8031db2:	79fb      	ldrb	r3, [r7, #7]
 8031db4:	3b01      	subs	r3, #1
 8031db6:	429a      	cmp	r2, r3
 8031db8:	dbea      	blt.n	8031d90 <str_copy+0x14>

	}
	while (ii<(len_max-1))
 8031dba:	e007      	b.n	8031dcc <str_copy+0x50>
	{
		cpy[ii]=' ';
 8031dbc:	7dfb      	ldrb	r3, [r7, #23]
 8031dbe:	68ba      	ldr	r2, [r7, #8]
 8031dc0:	4413      	add	r3, r2
 8031dc2:	2220      	movs	r2, #32
 8031dc4:	701a      	strb	r2, [r3, #0]
		ii++;
 8031dc6:	7dfb      	ldrb	r3, [r7, #23]
 8031dc8:	3301      	adds	r3, #1
 8031dca:	75fb      	strb	r3, [r7, #23]
	while (ii<(len_max-1))
 8031dcc:	7dfa      	ldrb	r2, [r7, #23]
 8031dce:	79fb      	ldrb	r3, [r7, #7]
 8031dd0:	3b01      	subs	r3, #1
 8031dd2:	429a      	cmp	r2, r3
 8031dd4:	dbf2      	blt.n	8031dbc <str_copy+0x40>
	}
	cpy[ii] = 0;
 8031dd6:	7dfb      	ldrb	r3, [r7, #23]
 8031dd8:	68ba      	ldr	r2, [r7, #8]
 8031dda:	4413      	add	r3, r2
 8031ddc:	2200      	movs	r2, #0
 8031dde:	701a      	strb	r2, [r3, #0]

}
 8031de0:	bf00      	nop
 8031de2:	371c      	adds	r7, #28
 8031de4:	46bd      	mov	sp, r7
 8031de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031dea:	4770      	bx	lr

08031dec <segnala_errore>:

void segnala_errore(Terrorcodes lasterror)
{
 8031dec:	b480      	push	{r7}
 8031dee:	b083      	sub	sp, #12
 8031df0:	af00      	add	r7, sp, #0
 8031df2:	4603      	mov	r3, r0
 8031df4:	71fb      	strb	r3, [r7, #7]
	l_lasterror=lasterror;
 8031df6:	4a04      	ldr	r2, [pc, #16]	@ (8031e08 <segnala_errore+0x1c>)
 8031df8:	79fb      	ldrb	r3, [r7, #7]
 8031dfa:	7013      	strb	r3, [r2, #0]
}
 8031dfc:	bf00      	nop
 8031dfe:	370c      	adds	r7, #12
 8031e00:	46bd      	mov	sp, r7
 8031e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8031e06:	4770      	bx	lr
 8031e08:	20001864 	.word	0x20001864

08031e0c <USBD_CDC_Init>:
  */
USBD_CDC_HandleTypeDef hCDC[USBD_MAX_NUM_INTERFACES];


static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8031e0c:	b580      	push	{r7, lr}
 8031e0e:	b084      	sub	sp, #16
 8031e10:	af00      	add	r7, sp, #0
 8031e12:	6078      	str	r0, [r7, #4]
 8031e14:	460b      	mov	r3, r1
 8031e16:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = &hCDC[pdev->classId];
 8031e18:	687b      	ldr	r3, [r7, #4]
 8031e1a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8031e1e:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8031e22:	fb02 f303 	mul.w	r3, r2, r3
 8031e26:	4a82      	ldr	r2, [pc, #520]	@ (8032030 <USBD_CDC_Init+0x224>)
 8031e28:	4413      	add	r3, r2
 8031e2a:	60fb      	str	r3, [r7, #12]

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8031e2c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8031e30:	2100      	movs	r1, #0
 8031e32:	68f8      	ldr	r0, [r7, #12]
 8031e34:	f007 fcc4 	bl	80397c0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8031e38:	687b      	ldr	r3, [r7, #4]
 8031e3a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8031e3e:	687a      	ldr	r2, [r7, #4]
 8031e40:	33b2      	adds	r3, #178	@ 0xb2
 8031e42:	009b      	lsls	r3, r3, #2
 8031e44:	4413      	add	r3, r2
 8031e46:	68fa      	ldr	r2, [r7, #12]
 8031e48:	605a      	str	r2, [r3, #4]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8031e4a:	687b      	ldr	r3, [r7, #4]
 8031e4c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8031e50:	687a      	ldr	r2, [r7, #4]
 8031e52:	33b2      	adds	r3, #178	@ 0xb2
 8031e54:	009b      	lsls	r3, r3, #2
 8031e56:	4413      	add	r3, r2
 8031e58:	685a      	ldr	r2, [r3, #4]
 8031e5a:	687b      	ldr	r3, [r7, #4]
 8031e5c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
 8031e60:	687b      	ldr	r3, [r7, #4]
 8031e62:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8031e66:	b2db      	uxtb	r3, r3
 8031e68:	2202      	movs	r2, #2
 8031e6a:	2180      	movs	r1, #128	@ 0x80
 8031e6c:	6878      	ldr	r0, [r7, #4]
 8031e6e:	f002 fbdd 	bl	803462c <USBD_CoreGetEPAdd>
 8031e72:	4603      	mov	r3, r0
 8031e74:	461a      	mov	r2, r3
 8031e76:	4b6f      	ldr	r3, [pc, #444]	@ (8032034 <USBD_CDC_Init+0x228>)
 8031e78:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
 8031e7a:	687b      	ldr	r3, [r7, #4]
 8031e7c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8031e80:	b2db      	uxtb	r3, r3
 8031e82:	2202      	movs	r2, #2
 8031e84:	2100      	movs	r1, #0
 8031e86:	6878      	ldr	r0, [r7, #4]
 8031e88:	f002 fbd0 	bl	803462c <USBD_CoreGetEPAdd>
 8031e8c:	4603      	mov	r3, r0
 8031e8e:	461a      	mov	r2, r3
 8031e90:	4b69      	ldr	r3, [pc, #420]	@ (8032038 <USBD_CDC_Init+0x22c>)
 8031e92:	701a      	strb	r2, [r3, #0]
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
 8031e94:	687b      	ldr	r3, [r7, #4]
 8031e96:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8031e9a:	b2db      	uxtb	r3, r3
 8031e9c:	2203      	movs	r2, #3
 8031e9e:	2180      	movs	r1, #128	@ 0x80
 8031ea0:	6878      	ldr	r0, [r7, #4]
 8031ea2:	f002 fbc3 	bl	803462c <USBD_CoreGetEPAdd>
 8031ea6:	4603      	mov	r3, r0
 8031ea8:	461a      	mov	r2, r3
 8031eaa:	4b64      	ldr	r3, [pc, #400]	@ (803203c <USBD_CDC_Init+0x230>)
 8031eac:	701a      	strb	r2, [r3, #0]
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8031eae:	687b      	ldr	r3, [r7, #4]
 8031eb0:	7c1b      	ldrb	r3, [r3, #16]
 8031eb2:	2b00      	cmp	r3, #0
 8031eb4:	d138      	bne.n	8031f28 <USBD_CDC_Init+0x11c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8031eb6:	4b5f      	ldr	r3, [pc, #380]	@ (8032034 <USBD_CDC_Init+0x228>)
 8031eb8:	7819      	ldrb	r1, [r3, #0]
 8031eba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8031ebe:	2202      	movs	r2, #2
 8031ec0:	6878      	ldr	r0, [r7, #4]
 8031ec2:	f001 fe2c 	bl	8033b1e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8031ec6:	4b5b      	ldr	r3, [pc, #364]	@ (8032034 <USBD_CDC_Init+0x228>)
 8031ec8:	781b      	ldrb	r3, [r3, #0]
 8031eca:	f003 020f 	and.w	r2, r3, #15
 8031ece:	6879      	ldr	r1, [r7, #4]
 8031ed0:	4613      	mov	r3, r2
 8031ed2:	009b      	lsls	r3, r3, #2
 8031ed4:	4413      	add	r3, r2
 8031ed6:	009b      	lsls	r3, r3, #2
 8031ed8:	440b      	add	r3, r1
 8031eda:	3324      	adds	r3, #36	@ 0x24
 8031edc:	2201      	movs	r2, #1
 8031ede:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8031ee0:	4b55      	ldr	r3, [pc, #340]	@ (8032038 <USBD_CDC_Init+0x22c>)
 8031ee2:	7819      	ldrb	r1, [r3, #0]
 8031ee4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8031ee8:	2202      	movs	r2, #2
 8031eea:	6878      	ldr	r0, [r7, #4]
 8031eec:	f001 fe17 	bl	8033b1e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8031ef0:	4b51      	ldr	r3, [pc, #324]	@ (8032038 <USBD_CDC_Init+0x22c>)
 8031ef2:	781b      	ldrb	r3, [r3, #0]
 8031ef4:	f003 020f 	and.w	r2, r3, #15
 8031ef8:	6879      	ldr	r1, [r7, #4]
 8031efa:	4613      	mov	r3, r2
 8031efc:	009b      	lsls	r3, r3, #2
 8031efe:	4413      	add	r3, r2
 8031f00:	009b      	lsls	r3, r3, #2
 8031f02:	440b      	add	r3, r1
 8031f04:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8031f08:	2201      	movs	r2, #1
 8031f0a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8031f0c:	4b4b      	ldr	r3, [pc, #300]	@ (803203c <USBD_CDC_Init+0x230>)
 8031f0e:	781b      	ldrb	r3, [r3, #0]
 8031f10:	f003 020f 	and.w	r2, r3, #15
 8031f14:	6879      	ldr	r1, [r7, #4]
 8031f16:	4613      	mov	r3, r2
 8031f18:	009b      	lsls	r3, r3, #2
 8031f1a:	4413      	add	r3, r2
 8031f1c:	009b      	lsls	r3, r3, #2
 8031f1e:	440b      	add	r3, r1
 8031f20:	3326      	adds	r3, #38	@ 0x26
 8031f22:	2210      	movs	r2, #16
 8031f24:	801a      	strh	r2, [r3, #0]
 8031f26:	e035      	b.n	8031f94 <USBD_CDC_Init+0x188>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8031f28:	4b42      	ldr	r3, [pc, #264]	@ (8032034 <USBD_CDC_Init+0x228>)
 8031f2a:	7819      	ldrb	r1, [r3, #0]
 8031f2c:	2340      	movs	r3, #64	@ 0x40
 8031f2e:	2202      	movs	r2, #2
 8031f30:	6878      	ldr	r0, [r7, #4]
 8031f32:	f001 fdf4 	bl	8033b1e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8031f36:	4b3f      	ldr	r3, [pc, #252]	@ (8032034 <USBD_CDC_Init+0x228>)
 8031f38:	781b      	ldrb	r3, [r3, #0]
 8031f3a:	f003 020f 	and.w	r2, r3, #15
 8031f3e:	6879      	ldr	r1, [r7, #4]
 8031f40:	4613      	mov	r3, r2
 8031f42:	009b      	lsls	r3, r3, #2
 8031f44:	4413      	add	r3, r2
 8031f46:	009b      	lsls	r3, r3, #2
 8031f48:	440b      	add	r3, r1
 8031f4a:	3324      	adds	r3, #36	@ 0x24
 8031f4c:	2201      	movs	r2, #1
 8031f4e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8031f50:	4b39      	ldr	r3, [pc, #228]	@ (8032038 <USBD_CDC_Init+0x22c>)
 8031f52:	7819      	ldrb	r1, [r3, #0]
 8031f54:	2340      	movs	r3, #64	@ 0x40
 8031f56:	2202      	movs	r2, #2
 8031f58:	6878      	ldr	r0, [r7, #4]
 8031f5a:	f001 fde0 	bl	8033b1e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8031f5e:	4b36      	ldr	r3, [pc, #216]	@ (8032038 <USBD_CDC_Init+0x22c>)
 8031f60:	781b      	ldrb	r3, [r3, #0]
 8031f62:	f003 020f 	and.w	r2, r3, #15
 8031f66:	6879      	ldr	r1, [r7, #4]
 8031f68:	4613      	mov	r3, r2
 8031f6a:	009b      	lsls	r3, r3, #2
 8031f6c:	4413      	add	r3, r2
 8031f6e:	009b      	lsls	r3, r3, #2
 8031f70:	440b      	add	r3, r1
 8031f72:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8031f76:	2201      	movs	r2, #1
 8031f78:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8031f7a:	4b30      	ldr	r3, [pc, #192]	@ (803203c <USBD_CDC_Init+0x230>)
 8031f7c:	781b      	ldrb	r3, [r3, #0]
 8031f7e:	f003 020f 	and.w	r2, r3, #15
 8031f82:	6879      	ldr	r1, [r7, #4]
 8031f84:	4613      	mov	r3, r2
 8031f86:	009b      	lsls	r3, r3, #2
 8031f88:	4413      	add	r3, r2
 8031f8a:	009b      	lsls	r3, r3, #2
 8031f8c:	440b      	add	r3, r1
 8031f8e:	3326      	adds	r3, #38	@ 0x26
 8031f90:	2210      	movs	r2, #16
 8031f92:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8031f94:	4b29      	ldr	r3, [pc, #164]	@ (803203c <USBD_CDC_Init+0x230>)
 8031f96:	7819      	ldrb	r1, [r3, #0]
 8031f98:	2308      	movs	r3, #8
 8031f9a:	2203      	movs	r2, #3
 8031f9c:	6878      	ldr	r0, [r7, #4]
 8031f9e:	f001 fdbe 	bl	8033b1e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8031fa2:	4b26      	ldr	r3, [pc, #152]	@ (803203c <USBD_CDC_Init+0x230>)
 8031fa4:	781b      	ldrb	r3, [r3, #0]
 8031fa6:	f003 020f 	and.w	r2, r3, #15
 8031faa:	6879      	ldr	r1, [r7, #4]
 8031fac:	4613      	mov	r3, r2
 8031fae:	009b      	lsls	r3, r3, #2
 8031fb0:	4413      	add	r3, r2
 8031fb2:	009b      	lsls	r3, r3, #2
 8031fb4:	440b      	add	r3, r1
 8031fb6:	3324      	adds	r3, #36	@ 0x24
 8031fb8:	2201      	movs	r2, #1
 8031fba:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8031fbc:	68fb      	ldr	r3, [r7, #12]
 8031fbe:	2200      	movs	r2, #0
 8031fc0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8031fc4:	687b      	ldr	r3, [r7, #4]
 8031fc6:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8031fca:	687a      	ldr	r2, [r7, #4]
 8031fcc:	33b6      	adds	r3, #182	@ 0xb6
 8031fce:	009b      	lsls	r3, r3, #2
 8031fd0:	4413      	add	r3, r2
 8031fd2:	685b      	ldr	r3, [r3, #4]
 8031fd4:	681b      	ldr	r3, [r3, #0]
 8031fd6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8031fd8:	68fb      	ldr	r3, [r7, #12]
 8031fda:	2200      	movs	r2, #0
 8031fdc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8031fe0:	68fb      	ldr	r3, [r7, #12]
 8031fe2:	2200      	movs	r2, #0
 8031fe4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8031fe8:	68fb      	ldr	r3, [r7, #12]
 8031fea:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8031fee:	2b00      	cmp	r3, #0
 8031ff0:	d101      	bne.n	8031ff6 <USBD_CDC_Init+0x1ea>
  {
    return (uint8_t)USBD_EMEM;
 8031ff2:	2302      	movs	r3, #2
 8031ff4:	e018      	b.n	8032028 <USBD_CDC_Init+0x21c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8031ff6:	687b      	ldr	r3, [r7, #4]
 8031ff8:	7c1b      	ldrb	r3, [r3, #16]
 8031ffa:	2b00      	cmp	r3, #0
 8031ffc:	d10a      	bne.n	8032014 <USBD_CDC_Init+0x208>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8031ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8032038 <USBD_CDC_Init+0x22c>)
 8032000:	7819      	ldrb	r1, [r3, #0]
 8032002:	68fb      	ldr	r3, [r7, #12]
 8032004:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8032008:	f44f 7300 	mov.w	r3, #512	@ 0x200
 803200c:	6878      	ldr	r0, [r7, #4]
 803200e:	f001 fe51 	bl	8033cb4 <USBD_LL_PrepareReceive>
 8032012:	e008      	b.n	8032026 <USBD_CDC_Init+0x21a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8032014:	4b08      	ldr	r3, [pc, #32]	@ (8032038 <USBD_CDC_Init+0x22c>)
 8032016:	7819      	ldrb	r1, [r3, #0]
 8032018:	68fb      	ldr	r3, [r7, #12]
 803201a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 803201e:	2340      	movs	r3, #64	@ 0x40
 8032020:	6878      	ldr	r0, [r7, #4]
 8032022:	f001 fe47 	bl	8033cb4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8032026:	2300      	movs	r3, #0
}
 8032028:	4618      	mov	r0, r3
 803202a:	3710      	adds	r7, #16
 803202c:	46bd      	mov	sp, r7
 803202e:	bd80      	pop	{r7, pc}
 8032030:	20001868 	.word	0x20001868
 8032034:	20000060 	.word	0x20000060
 8032038:	20000061 	.word	0x20000061
 803203c:	20000062 	.word	0x20000062

08032040 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8032040:	b580      	push	{r7, lr}
 8032042:	b082      	sub	sp, #8
 8032044:	af00      	add	r7, sp, #0
 8032046:	6078      	str	r0, [r7, #4]
 8032048:	460b      	mov	r3, r1
 803204a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);


#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this CDC class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
 803204c:	687b      	ldr	r3, [r7, #4]
 803204e:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032052:	b2db      	uxtb	r3, r3
 8032054:	2202      	movs	r2, #2
 8032056:	2180      	movs	r1, #128	@ 0x80
 8032058:	6878      	ldr	r0, [r7, #4]
 803205a:	f002 fae7 	bl	803462c <USBD_CoreGetEPAdd>
 803205e:	4603      	mov	r3, r0
 8032060:	461a      	mov	r2, r3
 8032062:	4b4a      	ldr	r3, [pc, #296]	@ (803218c <USBD_CDC_DeInit+0x14c>)
 8032064:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
 8032066:	687b      	ldr	r3, [r7, #4]
 8032068:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 803206c:	b2db      	uxtb	r3, r3
 803206e:	2202      	movs	r2, #2
 8032070:	2100      	movs	r1, #0
 8032072:	6878      	ldr	r0, [r7, #4]
 8032074:	f002 fada 	bl	803462c <USBD_CoreGetEPAdd>
 8032078:	4603      	mov	r3, r0
 803207a:	461a      	mov	r2, r3
 803207c:	4b44      	ldr	r3, [pc, #272]	@ (8032190 <USBD_CDC_DeInit+0x150>)
 803207e:	701a      	strb	r2, [r3, #0]
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
 8032080:	687b      	ldr	r3, [r7, #4]
 8032082:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032086:	b2db      	uxtb	r3, r3
 8032088:	2203      	movs	r2, #3
 803208a:	2180      	movs	r1, #128	@ 0x80
 803208c:	6878      	ldr	r0, [r7, #4]
 803208e:	f002 facd 	bl	803462c <USBD_CoreGetEPAdd>
 8032092:	4603      	mov	r3, r0
 8032094:	461a      	mov	r2, r3
 8032096:	4b3f      	ldr	r3, [pc, #252]	@ (8032194 <USBD_CDC_DeInit+0x154>)
 8032098:	701a      	strb	r2, [r3, #0]
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 803209a:	4b3c      	ldr	r3, [pc, #240]	@ (803218c <USBD_CDC_DeInit+0x14c>)
 803209c:	781b      	ldrb	r3, [r3, #0]
 803209e:	4619      	mov	r1, r3
 80320a0:	6878      	ldr	r0, [r7, #4]
 80320a2:	f001 fd5c 	bl	8033b5e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80320a6:	4b39      	ldr	r3, [pc, #228]	@ (803218c <USBD_CDC_DeInit+0x14c>)
 80320a8:	781b      	ldrb	r3, [r3, #0]
 80320aa:	f003 020f 	and.w	r2, r3, #15
 80320ae:	6879      	ldr	r1, [r7, #4]
 80320b0:	4613      	mov	r3, r2
 80320b2:	009b      	lsls	r3, r3, #2
 80320b4:	4413      	add	r3, r2
 80320b6:	009b      	lsls	r3, r3, #2
 80320b8:	440b      	add	r3, r1
 80320ba:	3324      	adds	r3, #36	@ 0x24
 80320bc:	2200      	movs	r2, #0
 80320be:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80320c0:	4b33      	ldr	r3, [pc, #204]	@ (8032190 <USBD_CDC_DeInit+0x150>)
 80320c2:	781b      	ldrb	r3, [r3, #0]
 80320c4:	4619      	mov	r1, r3
 80320c6:	6878      	ldr	r0, [r7, #4]
 80320c8:	f001 fd49 	bl	8033b5e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80320cc:	4b30      	ldr	r3, [pc, #192]	@ (8032190 <USBD_CDC_DeInit+0x150>)
 80320ce:	781b      	ldrb	r3, [r3, #0]
 80320d0:	f003 020f 	and.w	r2, r3, #15
 80320d4:	6879      	ldr	r1, [r7, #4]
 80320d6:	4613      	mov	r3, r2
 80320d8:	009b      	lsls	r3, r3, #2
 80320da:	4413      	add	r3, r2
 80320dc:	009b      	lsls	r3, r3, #2
 80320de:	440b      	add	r3, r1
 80320e0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80320e4:	2200      	movs	r2, #0
 80320e6:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80320e8:	4b2a      	ldr	r3, [pc, #168]	@ (8032194 <USBD_CDC_DeInit+0x154>)
 80320ea:	781b      	ldrb	r3, [r3, #0]
 80320ec:	4619      	mov	r1, r3
 80320ee:	6878      	ldr	r0, [r7, #4]
 80320f0:	f001 fd35 	bl	8033b5e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80320f4:	4b27      	ldr	r3, [pc, #156]	@ (8032194 <USBD_CDC_DeInit+0x154>)
 80320f6:	781b      	ldrb	r3, [r3, #0]
 80320f8:	f003 020f 	and.w	r2, r3, #15
 80320fc:	6879      	ldr	r1, [r7, #4]
 80320fe:	4613      	mov	r3, r2
 8032100:	009b      	lsls	r3, r3, #2
 8032102:	4413      	add	r3, r2
 8032104:	009b      	lsls	r3, r3, #2
 8032106:	440b      	add	r3, r1
 8032108:	3324      	adds	r3, #36	@ 0x24
 803210a:	2200      	movs	r2, #0
 803210c:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 803210e:	4b21      	ldr	r3, [pc, #132]	@ (8032194 <USBD_CDC_DeInit+0x154>)
 8032110:	781b      	ldrb	r3, [r3, #0]
 8032112:	f003 020f 	and.w	r2, r3, #15
 8032116:	6879      	ldr	r1, [r7, #4]
 8032118:	4613      	mov	r3, r2
 803211a:	009b      	lsls	r3, r3, #2
 803211c:	4413      	add	r3, r2
 803211e:	009b      	lsls	r3, r3, #2
 8032120:	440b      	add	r3, r1
 8032122:	3326      	adds	r3, #38	@ 0x26
 8032124:	2200      	movs	r2, #0
 8032126:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8032128:	687b      	ldr	r3, [r7, #4]
 803212a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 803212e:	687a      	ldr	r2, [r7, #4]
 8032130:	33b2      	adds	r3, #178	@ 0xb2
 8032132:	009b      	lsls	r3, r3, #2
 8032134:	4413      	add	r3, r2
 8032136:	685b      	ldr	r3, [r3, #4]
 8032138:	2b00      	cmp	r3, #0
 803213a:	d021      	beq.n	8032180 <USBD_CDC_DeInit+0x140>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 803213c:	687b      	ldr	r3, [r7, #4]
 803213e:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032142:	687a      	ldr	r2, [r7, #4]
 8032144:	33b6      	adds	r3, #182	@ 0xb6
 8032146:	009b      	lsls	r3, r3, #2
 8032148:	4413      	add	r3, r2
 803214a:	685b      	ldr	r3, [r3, #4]
 803214c:	685b      	ldr	r3, [r3, #4]
 803214e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8032150:	687b      	ldr	r3, [r7, #4]
 8032152:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032156:	687a      	ldr	r2, [r7, #4]
 8032158:	33b2      	adds	r3, #178	@ 0xb2
 803215a:	009b      	lsls	r3, r3, #2
 803215c:	4413      	add	r3, r2
 803215e:	685b      	ldr	r3, [r3, #4]
 8032160:	4618      	mov	r0, r3
 8032162:	f001 fdd5 	bl	8033d10 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8032166:	687b      	ldr	r3, [r7, #4]
 8032168:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 803216c:	687a      	ldr	r2, [r7, #4]
 803216e:	33b2      	adds	r3, #178	@ 0xb2
 8032170:	009b      	lsls	r3, r3, #2
 8032172:	4413      	add	r3, r2
 8032174:	2200      	movs	r2, #0
 8032176:	605a      	str	r2, [r3, #4]
    pdev->pClassData = NULL;
 8032178:	687b      	ldr	r3, [r7, #4]
 803217a:	2200      	movs	r2, #0
 803217c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
  }

  return (uint8_t)USBD_OK;
 8032180:	2300      	movs	r3, #0
}
 8032182:	4618      	mov	r0, r3
 8032184:	3708      	adds	r7, #8
 8032186:	46bd      	mov	sp, r7
 8032188:	bd80      	pop	{r7, pc}
 803218a:	bf00      	nop
 803218c:	20000060 	.word	0x20000060
 8032190:	20000061 	.word	0x20000061
 8032194:	20000062 	.word	0x20000062

08032198 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8032198:	b590      	push	{r4, r7, lr}
 803219a:	b087      	sub	sp, #28
 803219c:	af00      	add	r7, sp, #0
 803219e:	6078      	str	r0, [r7, #4]
 80321a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80321a2:	687b      	ldr	r3, [r7, #4]
 80321a4:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 80321a8:	687a      	ldr	r2, [r7, #4]
 80321aa:	33b2      	adds	r3, #178	@ 0xb2
 80321ac:	009b      	lsls	r3, r3, #2
 80321ae:	4413      	add	r3, r2
 80321b0:	685b      	ldr	r3, [r3, #4]
 80321b2:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80321b4:	2300      	movs	r3, #0
 80321b6:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80321b8:	2300      	movs	r3, #0
 80321ba:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80321bc:	2300      	movs	r3, #0
 80321be:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80321c0:	693b      	ldr	r3, [r7, #16]
 80321c2:	2b00      	cmp	r3, #0
 80321c4:	d101      	bne.n	80321ca <USBD_CDC_Setup+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80321c6:	2303      	movs	r3, #3
 80321c8:	e0c8      	b.n	803235c <USBD_CDC_Setup+0x1c4>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80321ca:	683b      	ldr	r3, [r7, #0]
 80321cc:	781b      	ldrb	r3, [r3, #0]
 80321ce:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80321d2:	2b00      	cmp	r3, #0
 80321d4:	d058      	beq.n	8032288 <USBD_CDC_Setup+0xf0>
 80321d6:	2b20      	cmp	r3, #32
 80321d8:	f040 80b8 	bne.w	803234c <USBD_CDC_Setup+0x1b4>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80321dc:	683b      	ldr	r3, [r7, #0]
 80321de:	88db      	ldrh	r3, [r3, #6]
 80321e0:	2b00      	cmp	r3, #0
 80321e2:	d03e      	beq.n	8032262 <USBD_CDC_Setup+0xca>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80321e4:	683b      	ldr	r3, [r7, #0]
 80321e6:	781b      	ldrb	r3, [r3, #0]
 80321e8:	b25b      	sxtb	r3, r3
 80321ea:	2b00      	cmp	r3, #0
 80321ec:	da1f      	bge.n	803222e <USBD_CDC_Setup+0x96>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80321ee:	687b      	ldr	r3, [r7, #4]
 80321f0:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 80321f4:	687a      	ldr	r2, [r7, #4]
 80321f6:	33b6      	adds	r3, #182	@ 0xb6
 80321f8:	009b      	lsls	r3, r3, #2
 80321fa:	4413      	add	r3, r2
 80321fc:	685b      	ldr	r3, [r3, #4]
 80321fe:	689c      	ldr	r4, [r3, #8]
 8032200:	683b      	ldr	r3, [r7, #0]
 8032202:	7858      	ldrb	r0, [r3, #1]
                                                                           (uint8_t *)hcdc->data,
 8032204:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8032206:	683b      	ldr	r3, [r7, #0]
 8032208:	88da      	ldrh	r2, [r3, #6]
                                                                           req->wLength,
																		   pdev->classId);
 803220a:	687b      	ldr	r3, [r7, #4]
 803220c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8032210:	b2db      	uxtb	r3, r3
 8032212:	47a0      	blx	r4

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8032214:	683b      	ldr	r3, [r7, #0]
 8032216:	88db      	ldrh	r3, [r3, #6]
 8032218:	2b07      	cmp	r3, #7
 803221a:	bf28      	it	cs
 803221c:	2307      	movcs	r3, #7
 803221e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8032220:	693b      	ldr	r3, [r7, #16]
 8032222:	89fa      	ldrh	r2, [r7, #14]
 8032224:	4619      	mov	r1, r3
 8032226:	6878      	ldr	r0, [r7, #4]
 8032228:	f003 fa33 	bl	8035692 <USBD_CtlSendData>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req,
																		 0U,
																		 pdev->classId);
      }
      break;
 803222c:	e095      	b.n	803235a <USBD_CDC_Setup+0x1c2>
          hcdc->CmdOpCode = req->bRequest;
 803222e:	683b      	ldr	r3, [r7, #0]
 8032230:	785a      	ldrb	r2, [r3, #1]
 8032232:	693b      	ldr	r3, [r7, #16]
 8032234:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8032238:	683b      	ldr	r3, [r7, #0]
 803223a:	88db      	ldrh	r3, [r3, #6]
 803223c:	2b3f      	cmp	r3, #63	@ 0x3f
 803223e:	d803      	bhi.n	8032248 <USBD_CDC_Setup+0xb0>
 8032240:	683b      	ldr	r3, [r7, #0]
 8032242:	88db      	ldrh	r3, [r3, #6]
 8032244:	b2da      	uxtb	r2, r3
 8032246:	e000      	b.n	803224a <USBD_CDC_Setup+0xb2>
 8032248:	2240      	movs	r2, #64	@ 0x40
 803224a:	693b      	ldr	r3, [r7, #16]
 803224c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8032250:	6939      	ldr	r1, [r7, #16]
 8032252:	693b      	ldr	r3, [r7, #16]
 8032254:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8032258:	461a      	mov	r2, r3
 803225a:	6878      	ldr	r0, [r7, #4]
 803225c:	f003 fa45 	bl	80356ea <USBD_CtlPrepareRx>
      break;
 8032260:	e07b      	b.n	803235a <USBD_CDC_Setup+0x1c2>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8032262:	687b      	ldr	r3, [r7, #4]
 8032264:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032268:	687a      	ldr	r2, [r7, #4]
 803226a:	33b6      	adds	r3, #182	@ 0xb6
 803226c:	009b      	lsls	r3, r3, #2
 803226e:	4413      	add	r3, r2
 8032270:	685b      	ldr	r3, [r3, #4]
 8032272:	689c      	ldr	r4, [r3, #8]
 8032274:	683b      	ldr	r3, [r7, #0]
 8032276:	7858      	ldrb	r0, [r3, #1]
																		 pdev->classId);
 8032278:	687b      	ldr	r3, [r7, #4]
 803227a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 803227e:	b2db      	uxtb	r3, r3
 8032280:	2200      	movs	r2, #0
 8032282:	6839      	ldr	r1, [r7, #0]
 8032284:	47a0      	blx	r4
      break;
 8032286:	e068      	b.n	803235a <USBD_CDC_Setup+0x1c2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8032288:	683b      	ldr	r3, [r7, #0]
 803228a:	785b      	ldrb	r3, [r3, #1]
 803228c:	2b0b      	cmp	r3, #11
 803228e:	d852      	bhi.n	8032336 <USBD_CDC_Setup+0x19e>
 8032290:	a201      	add	r2, pc, #4	@ (adr r2, 8032298 <USBD_CDC_Setup+0x100>)
 8032292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8032296:	bf00      	nop
 8032298:	080322c9 	.word	0x080322c9
 803229c:	08032345 	.word	0x08032345
 80322a0:	08032337 	.word	0x08032337
 80322a4:	08032337 	.word	0x08032337
 80322a8:	08032337 	.word	0x08032337
 80322ac:	08032337 	.word	0x08032337
 80322b0:	08032337 	.word	0x08032337
 80322b4:	08032337 	.word	0x08032337
 80322b8:	08032337 	.word	0x08032337
 80322bc:	08032337 	.word	0x08032337
 80322c0:	080322f3 	.word	0x080322f3
 80322c4:	0803231d 	.word	0x0803231d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80322c8:	687b      	ldr	r3, [r7, #4]
 80322ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80322ce:	b2db      	uxtb	r3, r3
 80322d0:	2b03      	cmp	r3, #3
 80322d2:	d107      	bne.n	80322e4 <USBD_CDC_Setup+0x14c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80322d4:	f107 030a 	add.w	r3, r7, #10
 80322d8:	2202      	movs	r2, #2
 80322da:	4619      	mov	r1, r3
 80322dc:	6878      	ldr	r0, [r7, #4]
 80322de:	f003 f9d8 	bl	8035692 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80322e2:	e032      	b.n	803234a <USBD_CDC_Setup+0x1b2>
            USBD_CtlError(pdev, req);
 80322e4:	6839      	ldr	r1, [r7, #0]
 80322e6:	6878      	ldr	r0, [r7, #4]
 80322e8:	f003 f845 	bl	8035376 <USBD_CtlError>
            ret = USBD_FAIL;
 80322ec:	2303      	movs	r3, #3
 80322ee:	75fb      	strb	r3, [r7, #23]
          break;
 80322f0:	e02b      	b.n	803234a <USBD_CDC_Setup+0x1b2>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80322f2:	687b      	ldr	r3, [r7, #4]
 80322f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80322f8:	b2db      	uxtb	r3, r3
 80322fa:	2b03      	cmp	r3, #3
 80322fc:	d107      	bne.n	803230e <USBD_CDC_Setup+0x176>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80322fe:	f107 030d 	add.w	r3, r7, #13
 8032302:	2201      	movs	r2, #1
 8032304:	4619      	mov	r1, r3
 8032306:	6878      	ldr	r0, [r7, #4]
 8032308:	f003 f9c3 	bl	8035692 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 803230c:	e01d      	b.n	803234a <USBD_CDC_Setup+0x1b2>
            USBD_CtlError(pdev, req);
 803230e:	6839      	ldr	r1, [r7, #0]
 8032310:	6878      	ldr	r0, [r7, #4]
 8032312:	f003 f830 	bl	8035376 <USBD_CtlError>
            ret = USBD_FAIL;
 8032316:	2303      	movs	r3, #3
 8032318:	75fb      	strb	r3, [r7, #23]
          break;
 803231a:	e016      	b.n	803234a <USBD_CDC_Setup+0x1b2>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 803231c:	687b      	ldr	r3, [r7, #4]
 803231e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8032322:	b2db      	uxtb	r3, r3
 8032324:	2b03      	cmp	r3, #3
 8032326:	d00f      	beq.n	8032348 <USBD_CDC_Setup+0x1b0>
          {
            USBD_CtlError(pdev, req);
 8032328:	6839      	ldr	r1, [r7, #0]
 803232a:	6878      	ldr	r0, [r7, #4]
 803232c:	f003 f823 	bl	8035376 <USBD_CtlError>
            ret = USBD_FAIL;
 8032330:	2303      	movs	r3, #3
 8032332:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8032334:	e008      	b.n	8032348 <USBD_CDC_Setup+0x1b0>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8032336:	6839      	ldr	r1, [r7, #0]
 8032338:	6878      	ldr	r0, [r7, #4]
 803233a:	f003 f81c 	bl	8035376 <USBD_CtlError>
          ret = USBD_FAIL;
 803233e:	2303      	movs	r3, #3
 8032340:	75fb      	strb	r3, [r7, #23]
          break;
 8032342:	e002      	b.n	803234a <USBD_CDC_Setup+0x1b2>
          break;
 8032344:	bf00      	nop
 8032346:	e008      	b.n	803235a <USBD_CDC_Setup+0x1c2>
          break;
 8032348:	bf00      	nop
      }
      break;
 803234a:	e006      	b.n	803235a <USBD_CDC_Setup+0x1c2>

    default:
      USBD_CtlError(pdev, req);
 803234c:	6839      	ldr	r1, [r7, #0]
 803234e:	6878      	ldr	r0, [r7, #4]
 8032350:	f003 f811 	bl	8035376 <USBD_CtlError>
      ret = USBD_FAIL;
 8032354:	2303      	movs	r3, #3
 8032356:	75fb      	strb	r3, [r7, #23]
      break;
 8032358:	bf00      	nop
  }

  return (uint8_t)ret;
 803235a:	7dfb      	ldrb	r3, [r7, #23]
}
 803235c:	4618      	mov	r0, r3
 803235e:	371c      	adds	r7, #28
 8032360:	46bd      	mov	sp, r7
 8032362:	bd90      	pop	{r4, r7, pc}

08032364 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8032364:	b580      	push	{r7, lr}
 8032366:	b084      	sub	sp, #16
 8032368:	af00      	add	r7, sp, #0
 803236a:	6078      	str	r0, [r7, #4]
 803236c:	460b      	mov	r3, r1
 803236e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8032370:	687b      	ldr	r3, [r7, #4]
 8032372:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8032376:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8032378:	687b      	ldr	r3, [r7, #4]
 803237a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 803237e:	687a      	ldr	r2, [r7, #4]
 8032380:	33b2      	adds	r3, #178	@ 0xb2
 8032382:	009b      	lsls	r3, r3, #2
 8032384:	4413      	add	r3, r2
 8032386:	685b      	ldr	r3, [r3, #4]
 8032388:	2b00      	cmp	r3, #0
 803238a:	d101      	bne.n	8032390 <USBD_CDC_DataIn+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 803238c:	2303      	movs	r3, #3
 803238e:	e069      	b.n	8032464 <USBD_CDC_DataIn+0x100>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8032390:	687b      	ldr	r3, [r7, #4]
 8032392:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032396:	687a      	ldr	r2, [r7, #4]
 8032398:	33b2      	adds	r3, #178	@ 0xb2
 803239a:	009b      	lsls	r3, r3, #2
 803239c:	4413      	add	r3, r2
 803239e:	685b      	ldr	r3, [r3, #4]
 80323a0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80323a2:	78fb      	ldrb	r3, [r7, #3]
 80323a4:	f003 020f 	and.w	r2, r3, #15
 80323a8:	6879      	ldr	r1, [r7, #4]
 80323aa:	4613      	mov	r3, r2
 80323ac:	009b      	lsls	r3, r3, #2
 80323ae:	4413      	add	r3, r2
 80323b0:	009b      	lsls	r3, r3, #2
 80323b2:	440b      	add	r3, r1
 80323b4:	3318      	adds	r3, #24
 80323b6:	681b      	ldr	r3, [r3, #0]
 80323b8:	2b00      	cmp	r3, #0
 80323ba:	d02f      	beq.n	803241c <USBD_CDC_DataIn+0xb8>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80323bc:	78fb      	ldrb	r3, [r7, #3]
 80323be:	f003 020f 	and.w	r2, r3, #15
 80323c2:	6879      	ldr	r1, [r7, #4]
 80323c4:	4613      	mov	r3, r2
 80323c6:	009b      	lsls	r3, r3, #2
 80323c8:	4413      	add	r3, r2
 80323ca:	009b      	lsls	r3, r3, #2
 80323cc:	440b      	add	r3, r1
 80323ce:	3318      	adds	r3, #24
 80323d0:	681a      	ldr	r2, [r3, #0]
 80323d2:	78fb      	ldrb	r3, [r7, #3]
 80323d4:	f003 010f 	and.w	r1, r3, #15
 80323d8:	68f8      	ldr	r0, [r7, #12]
 80323da:	460b      	mov	r3, r1
 80323dc:	009b      	lsls	r3, r3, #2
 80323de:	440b      	add	r3, r1
 80323e0:	00db      	lsls	r3, r3, #3
 80323e2:	4403      	add	r3, r0
 80323e4:	3324      	adds	r3, #36	@ 0x24
 80323e6:	681b      	ldr	r3, [r3, #0]
 80323e8:	fbb2 f1f3 	udiv	r1, r2, r3
 80323ec:	fb01 f303 	mul.w	r3, r1, r3
 80323f0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80323f2:	2b00      	cmp	r3, #0
 80323f4:	d112      	bne.n	803241c <USBD_CDC_DataIn+0xb8>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80323f6:	78fb      	ldrb	r3, [r7, #3]
 80323f8:	f003 020f 	and.w	r2, r3, #15
 80323fc:	6879      	ldr	r1, [r7, #4]
 80323fe:	4613      	mov	r3, r2
 8032400:	009b      	lsls	r3, r3, #2
 8032402:	4413      	add	r3, r2
 8032404:	009b      	lsls	r3, r3, #2
 8032406:	440b      	add	r3, r1
 8032408:	3318      	adds	r3, #24
 803240a:	2200      	movs	r2, #0
 803240c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 803240e:	78f9      	ldrb	r1, [r7, #3]
 8032410:	2300      	movs	r3, #0
 8032412:	2200      	movs	r2, #0
 8032414:	6878      	ldr	r0, [r7, #4]
 8032416:	f001 fc32 	bl	8033c7e <USBD_LL_Transmit>
 803241a:	e022      	b.n	8032462 <USBD_CDC_DataIn+0xfe>
  }
  else
  {
    hcdc->TxState = 0U;
 803241c:	68bb      	ldr	r3, [r7, #8]
 803241e:	2200      	movs	r2, #0
 8032420:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8032424:	687b      	ldr	r3, [r7, #4]
 8032426:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 803242a:	687a      	ldr	r2, [r7, #4]
 803242c:	33b6      	adds	r3, #182	@ 0xb6
 803242e:	009b      	lsls	r3, r3, #2
 8032430:	4413      	add	r3, r2
 8032432:	685b      	ldr	r3, [r3, #4]
 8032434:	691b      	ldr	r3, [r3, #16]
 8032436:	2b00      	cmp	r3, #0
 8032438:	d013      	beq.n	8032462 <USBD_CDC_DataIn+0xfe>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, pdev->classId);
 803243a:	687b      	ldr	r3, [r7, #4]
 803243c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032440:	687a      	ldr	r2, [r7, #4]
 8032442:	33b6      	adds	r3, #182	@ 0xb6
 8032444:	009b      	lsls	r3, r3, #2
 8032446:	4413      	add	r3, r2
 8032448:	685b      	ldr	r3, [r3, #4]
 803244a:	691b      	ldr	r3, [r3, #16]
 803244c:	68ba      	ldr	r2, [r7, #8]
 803244e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8032452:	68ba      	ldr	r2, [r7, #8]
 8032454:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8032458:	687a      	ldr	r2, [r7, #4]
 803245a:	f8d2 22f8 	ldr.w	r2, [r2, #760]	@ 0x2f8
 803245e:	b2d2      	uxtb	r2, r2
 8032460:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8032462:	2300      	movs	r3, #0
}
 8032464:	4618      	mov	r0, r3
 8032466:	3710      	adds	r7, #16
 8032468:	46bd      	mov	sp, r7
 803246a:	bd80      	pop	{r7, pc}

0803246c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 803246c:	b580      	push	{r7, lr}
 803246e:	b084      	sub	sp, #16
 8032470:	af00      	add	r7, sp, #0
 8032472:	6078      	str	r0, [r7, #4]
 8032474:	460b      	mov	r3, r1
 8032476:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8032478:	687b      	ldr	r3, [r7, #4]
 803247a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 803247e:	687a      	ldr	r2, [r7, #4]
 8032480:	33b2      	adds	r3, #178	@ 0xb2
 8032482:	009b      	lsls	r3, r3, #2
 8032484:	4413      	add	r3, r2
 8032486:	685b      	ldr	r3, [r3, #4]
 8032488:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 803248a:	687b      	ldr	r3, [r7, #4]
 803248c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032490:	687a      	ldr	r2, [r7, #4]
 8032492:	33b2      	adds	r3, #178	@ 0xb2
 8032494:	009b      	lsls	r3, r3, #2
 8032496:	4413      	add	r3, r2
 8032498:	685b      	ldr	r3, [r3, #4]
 803249a:	2b00      	cmp	r3, #0
 803249c:	d101      	bne.n	80324a2 <USBD_CDC_DataOut+0x36>
  {
    return (uint8_t)USBD_FAIL;
 803249e:	2303      	movs	r3, #3
 80324a0:	e01d      	b.n	80324de <USBD_CDC_DataOut+0x72>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80324a2:	78fb      	ldrb	r3, [r7, #3]
 80324a4:	4619      	mov	r1, r3
 80324a6:	6878      	ldr	r0, [r7, #4]
 80324a8:	f001 fc1f 	bl	8033cea <USBD_LL_GetRxDataSize>
 80324ac:	4602      	mov	r2, r0
 80324ae:	68fb      	ldr	r3, [r7, #12]
 80324b0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength,pdev->classId);
 80324b4:	687b      	ldr	r3, [r7, #4]
 80324b6:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 80324ba:	687a      	ldr	r2, [r7, #4]
 80324bc:	33b6      	adds	r3, #182	@ 0xb6
 80324be:	009b      	lsls	r3, r3, #2
 80324c0:	4413      	add	r3, r2
 80324c2:	685b      	ldr	r3, [r3, #4]
 80324c4:	68db      	ldr	r3, [r3, #12]
 80324c6:	68fa      	ldr	r2, [r7, #12]
 80324c8:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80324cc:	68fa      	ldr	r2, [r7, #12]
 80324ce:	f502 7103 	add.w	r1, r2, #524	@ 0x20c
 80324d2:	687a      	ldr	r2, [r7, #4]
 80324d4:	f8d2 22f8 	ldr.w	r2, [r2, #760]	@ 0x2f8
 80324d8:	b2d2      	uxtb	r2, r2
 80324da:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80324dc:	2300      	movs	r3, #0
}
 80324de:	4618      	mov	r0, r3
 80324e0:	3710      	adds	r7, #16
 80324e2:	46bd      	mov	sp, r7
 80324e4:	bd80      	pop	{r7, pc}

080324e6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80324e6:	b590      	push	{r4, r7, lr}
 80324e8:	b085      	sub	sp, #20
 80324ea:	af00      	add	r7, sp, #0
 80324ec:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80324ee:	687b      	ldr	r3, [r7, #4]
 80324f0:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 80324f4:	687a      	ldr	r2, [r7, #4]
 80324f6:	33b2      	adds	r3, #178	@ 0xb2
 80324f8:	009b      	lsls	r3, r3, #2
 80324fa:	4413      	add	r3, r2
 80324fc:	685b      	ldr	r3, [r3, #4]
 80324fe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8032500:	68fb      	ldr	r3, [r7, #12]
 8032502:	2b00      	cmp	r3, #0
 8032504:	d101      	bne.n	803250a <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8032506:	2303      	movs	r3, #3
 8032508:	e029      	b.n	803255e <USBD_CDC_EP0_RxReady+0x78>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 803250a:	687b      	ldr	r3, [r7, #4]
 803250c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032510:	687a      	ldr	r2, [r7, #4]
 8032512:	33b6      	adds	r3, #182	@ 0xb6
 8032514:	009b      	lsls	r3, r3, #2
 8032516:	4413      	add	r3, r2
 8032518:	685b      	ldr	r3, [r3, #4]
 803251a:	2b00      	cmp	r3, #0
 803251c:	d01e      	beq.n	803255c <USBD_CDC_EP0_RxReady+0x76>
 803251e:	68fb      	ldr	r3, [r7, #12]
 8032520:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8032524:	2bff      	cmp	r3, #255	@ 0xff
 8032526:	d019      	beq.n	803255c <USBD_CDC_EP0_RxReady+0x76>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8032528:	687b      	ldr	r3, [r7, #4]
 803252a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 803252e:	687a      	ldr	r2, [r7, #4]
 8032530:	33b6      	adds	r3, #182	@ 0xb6
 8032532:	009b      	lsls	r3, r3, #2
 8032534:	4413      	add	r3, r2
 8032536:	685b      	ldr	r3, [r3, #4]
 8032538:	689c      	ldr	r4, [r3, #8]
 803253a:	68fb      	ldr	r3, [r7, #12]
 803253c:	f893 0200 	ldrb.w	r0, [r3, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8032540:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength,
 8032542:	68fb      	ldr	r3, [r7, #12]
 8032544:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8032548:	461a      	mov	r2, r3
																	 pdev->classId);
 803254a:	687b      	ldr	r3, [r7, #4]
 803254c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8032550:	b2db      	uxtb	r3, r3
 8032552:	47a0      	blx	r4
    hcdc->CmdOpCode = 0xFFU;
 8032554:	68fb      	ldr	r3, [r7, #12]
 8032556:	22ff      	movs	r2, #255	@ 0xff
 8032558:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 803255c:	2300      	movs	r3, #0
}
 803255e:	4618      	mov	r0, r3
 8032560:	3714      	adds	r7, #20
 8032562:	46bd      	mov	sp, r7
 8032564:	bd90      	pop	{r4, r7, pc}

08032566 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8032566:	b480      	push	{r7}
 8032568:	b083      	sub	sp, #12
 803256a:	af00      	add	r7, sp, #0
 803256c:	6078      	str	r0, [r7, #4]
 803256e:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8032570:	683b      	ldr	r3, [r7, #0]
 8032572:	2b00      	cmp	r3, #0
 8032574:	d101      	bne.n	803257a <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8032576:	2303      	movs	r3, #3
 8032578:	e009      	b.n	803258e <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 803257a:	687b      	ldr	r3, [r7, #4]
 803257c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032580:	687a      	ldr	r2, [r7, #4]
 8032582:	33b6      	adds	r3, #182	@ 0xb6
 8032584:	009b      	lsls	r3, r3, #2
 8032586:	4413      	add	r3, r2
 8032588:	683a      	ldr	r2, [r7, #0]
 803258a:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 803258c:	2300      	movs	r3, #0
}
 803258e:	4618      	mov	r0, r3
 8032590:	370c      	adds	r7, #12
 8032592:	46bd      	mov	sp, r7
 8032594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032598:	4770      	bx	lr

0803259a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
#ifdef USE_USBD_COMPOSITE
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length, uint8_t ClassId)
{
 803259a:	b480      	push	{r7}
 803259c:	b087      	sub	sp, #28
 803259e:	af00      	add	r7, sp, #0
 80325a0:	60f8      	str	r0, [r7, #12]
 80325a2:	60b9      	str	r1, [r7, #8]
 80325a4:	607a      	str	r2, [r7, #4]
 80325a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
 80325a8:	78fb      	ldrb	r3, [r7, #3]
 80325aa:	68fa      	ldr	r2, [r7, #12]
 80325ac:	33b2      	adds	r3, #178	@ 0xb2
 80325ae:	009b      	lsls	r3, r3, #2
 80325b0:	4413      	add	r3, r2
 80325b2:	685b      	ldr	r3, [r3, #4]
 80325b4:	617b      	str	r3, [r7, #20]
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80325b6:	697b      	ldr	r3, [r7, #20]
 80325b8:	2b00      	cmp	r3, #0
 80325ba:	d101      	bne.n	80325c0 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80325bc:	2303      	movs	r3, #3
 80325be:	e008      	b.n	80325d2 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80325c0:	697b      	ldr	r3, [r7, #20]
 80325c2:	68ba      	ldr	r2, [r7, #8]
 80325c4:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80325c8:	697b      	ldr	r3, [r7, #20]
 80325ca:	687a      	ldr	r2, [r7, #4]
 80325cc:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80325d0:	2300      	movs	r3, #0
}
 80325d2:	4618      	mov	r0, r3
 80325d4:	371c      	adds	r7, #28
 80325d6:	46bd      	mov	sp, r7
 80325d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80325dc:	4770      	bx	lr

080325de <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80325de:	b480      	push	{r7}
 80325e0:	b085      	sub	sp, #20
 80325e2:	af00      	add	r7, sp, #0
 80325e4:	6078      	str	r0, [r7, #4]
 80325e6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80325e8:	687b      	ldr	r3, [r7, #4]
 80325ea:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 80325ee:	687a      	ldr	r2, [r7, #4]
 80325f0:	33b2      	adds	r3, #178	@ 0xb2
 80325f2:	009b      	lsls	r3, r3, #2
 80325f4:	4413      	add	r3, r2
 80325f6:	685b      	ldr	r3, [r3, #4]
 80325f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80325fa:	68fb      	ldr	r3, [r7, #12]
 80325fc:	2b00      	cmp	r3, #0
 80325fe:	d101      	bne.n	8032604 <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8032600:	2303      	movs	r3, #3
 8032602:	e004      	b.n	803260e <USBD_CDC_SetRxBuffer+0x30>
  }

  hcdc->RxBuffer = pbuff;
 8032604:	68fb      	ldr	r3, [r7, #12]
 8032606:	683a      	ldr	r2, [r7, #0]
 8032608:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 803260c:	2300      	movs	r3, #0
}
 803260e:	4618      	mov	r0, r3
 8032610:	3714      	adds	r7, #20
 8032612:	46bd      	mov	sp, r7
 8032614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032618:	4770      	bx	lr
	...

0803261c <USBD_CDC_TransmitPacket>:
  * @param  ClassId: The Class ID
  * @retval status
  */
#ifdef USE_USBD_COMPOSITE
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
 803261c:	b580      	push	{r7, lr}
 803261e:	b084      	sub	sp, #16
 8032620:	af00      	add	r7, sp, #0
 8032622:	6078      	str	r0, [r7, #4]
 8032624:	460b      	mov	r3, r1
 8032626:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
 8032628:	78fb      	ldrb	r3, [r7, #3]
 803262a:	687a      	ldr	r2, [r7, #4]
 803262c:	33b2      	adds	r3, #178	@ 0xb2
 803262e:	009b      	lsls	r3, r3, #2
 8032630:	4413      	add	r3, r2
 8032632:	685b      	ldr	r3, [r3, #4]
 8032634:	60bb      	str	r3, [r7, #8]
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8032636:	2301      	movs	r3, #1
 8032638:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
 803263a:	78fb      	ldrb	r3, [r7, #3]
 803263c:	2202      	movs	r2, #2
 803263e:	2180      	movs	r1, #128	@ 0x80
 8032640:	6878      	ldr	r0, [r7, #4]
 8032642:	f001 fff3 	bl	803462c <USBD_CoreGetEPAdd>
 8032646:	4603      	mov	r3, r0
 8032648:	461a      	mov	r2, r3
 803264a:	4b18      	ldr	r3, [pc, #96]	@ (80326ac <USBD_CDC_TransmitPacket+0x90>)
 803264c:	701a      	strb	r2, [r3, #0]
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 803264e:	68bb      	ldr	r3, [r7, #8]
 8032650:	2b00      	cmp	r3, #0
 8032652:	d101      	bne.n	8032658 <USBD_CDC_TransmitPacket+0x3c>
  {
    return (uint8_t)USBD_FAIL;
 8032654:	2303      	movs	r3, #3
 8032656:	e025      	b.n	80326a4 <USBD_CDC_TransmitPacket+0x88>
  }

  if (hcdc->TxState == 0U)
 8032658:	68bb      	ldr	r3, [r7, #8]
 803265a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 803265e:	2b00      	cmp	r3, #0
 8032660:	d11f      	bne.n	80326a2 <USBD_CDC_TransmitPacket+0x86>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8032662:	68bb      	ldr	r3, [r7, #8]
 8032664:	2201      	movs	r2, #1
 8032666:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 803266a:	4b10      	ldr	r3, [pc, #64]	@ (80326ac <USBD_CDC_TransmitPacket+0x90>)
 803266c:	781b      	ldrb	r3, [r3, #0]
 803266e:	f003 020f 	and.w	r2, r3, #15
 8032672:	68bb      	ldr	r3, [r7, #8]
 8032674:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8032678:	6878      	ldr	r0, [r7, #4]
 803267a:	4613      	mov	r3, r2
 803267c:	009b      	lsls	r3, r3, #2
 803267e:	4413      	add	r3, r2
 8032680:	009b      	lsls	r3, r3, #2
 8032682:	4403      	add	r3, r0
 8032684:	3318      	adds	r3, #24
 8032686:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8032688:	4b08      	ldr	r3, [pc, #32]	@ (80326ac <USBD_CDC_TransmitPacket+0x90>)
 803268a:	7819      	ldrb	r1, [r3, #0]
 803268c:	68bb      	ldr	r3, [r7, #8]
 803268e:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8032692:	68bb      	ldr	r3, [r7, #8]
 8032694:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8032698:	6878      	ldr	r0, [r7, #4]
 803269a:	f001 faf0 	bl	8033c7e <USBD_LL_Transmit>

    ret = USBD_OK;
 803269e:	2300      	movs	r3, #0
 80326a0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80326a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80326a4:	4618      	mov	r0, r3
 80326a6:	3710      	adds	r7, #16
 80326a8:	46bd      	mov	sp, r7
 80326aa:	bd80      	pop	{r7, pc}
 80326ac:	20000060 	.word	0x20000060

080326b0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80326b0:	b580      	push	{r7, lr}
 80326b2:	b084      	sub	sp, #16
 80326b4:	af00      	add	r7, sp, #0
 80326b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80326b8:	687b      	ldr	r3, [r7, #4]
 80326ba:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 80326be:	687a      	ldr	r2, [r7, #4]
 80326c0:	33b2      	adds	r3, #178	@ 0xb2
 80326c2:	009b      	lsls	r3, r3, #2
 80326c4:	4413      	add	r3, r2
 80326c6:	685b      	ldr	r3, [r3, #4]
 80326c8:	60fb      	str	r3, [r7, #12]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
 80326ca:	687b      	ldr	r3, [r7, #4]
 80326cc:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 80326d0:	b2db      	uxtb	r3, r3
 80326d2:	2202      	movs	r2, #2
 80326d4:	2100      	movs	r1, #0
 80326d6:	6878      	ldr	r0, [r7, #4]
 80326d8:	f001 ffa8 	bl	803462c <USBD_CoreGetEPAdd>
 80326dc:	4603      	mov	r3, r0
 80326de:	461a      	mov	r2, r3
 80326e0:	4b15      	ldr	r3, [pc, #84]	@ (8032738 <USBD_CDC_ReceivePacket+0x88>)
 80326e2:	701a      	strb	r2, [r3, #0]
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80326e4:	687b      	ldr	r3, [r7, #4]
 80326e6:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 80326ea:	687a      	ldr	r2, [r7, #4]
 80326ec:	33b2      	adds	r3, #178	@ 0xb2
 80326ee:	009b      	lsls	r3, r3, #2
 80326f0:	4413      	add	r3, r2
 80326f2:	685b      	ldr	r3, [r3, #4]
 80326f4:	2b00      	cmp	r3, #0
 80326f6:	d101      	bne.n	80326fc <USBD_CDC_ReceivePacket+0x4c>
  {
    return (uint8_t)USBD_FAIL;
 80326f8:	2303      	movs	r3, #3
 80326fa:	e018      	b.n	803272e <USBD_CDC_ReceivePacket+0x7e>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80326fc:	687b      	ldr	r3, [r7, #4]
 80326fe:	7c1b      	ldrb	r3, [r3, #16]
 8032700:	2b00      	cmp	r3, #0
 8032702:	d10a      	bne.n	803271a <USBD_CDC_ReceivePacket+0x6a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8032704:	4b0c      	ldr	r3, [pc, #48]	@ (8032738 <USBD_CDC_ReceivePacket+0x88>)
 8032706:	7819      	ldrb	r1, [r3, #0]
 8032708:	68fb      	ldr	r3, [r7, #12]
 803270a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 803270e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8032712:	6878      	ldr	r0, [r7, #4]
 8032714:	f001 face 	bl	8033cb4 <USBD_LL_PrepareReceive>
 8032718:	e008      	b.n	803272c <USBD_CDC_ReceivePacket+0x7c>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 803271a:	4b07      	ldr	r3, [pc, #28]	@ (8032738 <USBD_CDC_ReceivePacket+0x88>)
 803271c:	7819      	ldrb	r1, [r3, #0]
 803271e:	68fb      	ldr	r3, [r7, #12]
 8032720:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8032724:	2340      	movs	r3, #64	@ 0x40
 8032726:	6878      	ldr	r0, [r7, #4]
 8032728:	f001 fac4 	bl	8033cb4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 803272c:	2300      	movs	r3, #0
}
 803272e:	4618      	mov	r0, r3
 8032730:	3710      	adds	r7, #16
 8032732:	46bd      	mov	sp, r7
 8032734:	bd80      	pop	{r7, pc}
 8032736:	bf00      	nop
 8032738:	20000061 	.word	0x20000061

0803273c <CDC_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init(void)
{
 803273c:	b598      	push	{r3, r4, r7, lr}
 803273e:	af00      	add	r7, sp, #0
	if (hUsbDeviceFS.classId == USBD_CMPSIT_GetClassID(&hUsbDeviceFS, CLASS_TYPE_CDC, 0))
 8032740:	4b42      	ldr	r3, [pc, #264]	@ (803284c <CDC_Init+0x110>)
 8032742:	f8d3 42f8 	ldr.w	r4, [r3, #760]	@ 0x2f8
 8032746:	2200      	movs	r2, #0
 8032748:	2102      	movs	r1, #2
 803274a:	4840      	ldr	r0, [pc, #256]	@ (803284c <CDC_Init+0x110>)
 803274c:	f001 f8b0 	bl	80338b0 <USBD_CMPSIT_GetClassID>
 8032750:	4603      	mov	r3, r0
 8032752:	429c      	cmp	r4, r3
 8032754:	d11f      	bne.n	8032796 <CDC_Init+0x5a>
	{
		memset(RX_BUFFER_QUEUE[0], 0x00, RX_QUEUE_LEN);
 8032756:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 803275a:	2100      	movs	r1, #0
 803275c:	483c      	ldr	r0, [pc, #240]	@ (8032850 <CDC_Init+0x114>)
 803275e:	f007 f82f 	bl	80397c0 <memset>
		RX_BUFFER_LEN[0] = 0;
 8032762:	4b3c      	ldr	r3, [pc, #240]	@ (8032854 <CDC_Init+0x118>)
 8032764:	2200      	movs	r2, #0
 8032766:	801a      	strh	r2, [r3, #0]
		RX_WRITE_POS[0]  = 0;
 8032768:	4b3b      	ldr	r3, [pc, #236]	@ (8032858 <CDC_Init+0x11c>)
 803276a:	2200      	movs	r2, #0
 803276c:	801a      	strh	r2, [r3, #0]
		RX_READ_POS[0]   = 0;
 803276e:	4b3b      	ldr	r3, [pc, #236]	@ (803285c <CDC_Init+0x120>)
 8032770:	2200      	movs	r2, #0
 8032772:	801a      	strh	r2, [r3, #0]
		memset(u8UartTxBuffer[0], 0x00, DMA_TX_BUFFER);
 8032774:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8032778:	2100      	movs	r1, #0
 803277a:	4839      	ldr	r0, [pc, #228]	@ (8032860 <CDC_Init+0x124>)
 803277c:	f007 f820 	bl	80397c0 <memset>
		txBufferTailFS[0] = 0;
 8032780:	4b38      	ldr	r3, [pc, #224]	@ (8032864 <CDC_Init+0x128>)
 8032782:	2200      	movs	r2, #0
 8032784:	601a      	str	r2, [r3, #0]
		txBufferHeadFS[0] = 0;
 8032786:	4b38      	ldr	r3, [pc, #224]	@ (8032868 <CDC_Init+0x12c>)
 8032788:	2200      	movs	r2, #0
 803278a:	601a      	str	r2, [r3, #0]
	    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS[0]);
 803278c:	4937      	ldr	r1, [pc, #220]	@ (803286c <CDC_Init+0x130>)
 803278e:	482f      	ldr	r0, [pc, #188]	@ (803284c <CDC_Init+0x110>)
 8032790:	f7ff ff25 	bl	80325de <USBD_CDC_SetRxBuffer>
 8032794:	e057      	b.n	8032846 <CDC_Init+0x10a>
	}
	/* Check if the class ID corresponds to instance 1 */
	else if (hUsbDeviceFS.classId == USBD_CMPSIT_GetClassID(&hUsbDeviceFS, CLASS_TYPE_CDC, 1))
 8032796:	4b2d      	ldr	r3, [pc, #180]	@ (803284c <CDC_Init+0x110>)
 8032798:	f8d3 42f8 	ldr.w	r4, [r3, #760]	@ 0x2f8
 803279c:	2201      	movs	r2, #1
 803279e:	2102      	movs	r1, #2
 80327a0:	482a      	ldr	r0, [pc, #168]	@ (803284c <CDC_Init+0x110>)
 80327a2:	f001 f885 	bl	80338b0 <USBD_CMPSIT_GetClassID>
 80327a6:	4603      	mov	r3, r0
 80327a8:	429c      	cmp	r4, r3
 80327aa:	d11f      	bne.n	80327ec <CDC_Init+0xb0>
	{
		memset(RX_BUFFER_QUEUE[1], 0x00, RX_QUEUE_LEN);
 80327ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80327b0:	2100      	movs	r1, #0
 80327b2:	482f      	ldr	r0, [pc, #188]	@ (8032870 <CDC_Init+0x134>)
 80327b4:	f007 f804 	bl	80397c0 <memset>
		RX_BUFFER_LEN[1] = 0;
 80327b8:	4b26      	ldr	r3, [pc, #152]	@ (8032854 <CDC_Init+0x118>)
 80327ba:	2200      	movs	r2, #0
 80327bc:	805a      	strh	r2, [r3, #2]
		RX_WRITE_POS[1]  = 0;
 80327be:	4b26      	ldr	r3, [pc, #152]	@ (8032858 <CDC_Init+0x11c>)
 80327c0:	2200      	movs	r2, #0
 80327c2:	805a      	strh	r2, [r3, #2]
		RX_READ_POS[1]   = 0;
 80327c4:	4b25      	ldr	r3, [pc, #148]	@ (803285c <CDC_Init+0x120>)
 80327c6:	2200      	movs	r2, #0
 80327c8:	805a      	strh	r2, [r3, #2]
		memset(u8UartTxBuffer[1], 0x00, DMA_TX_BUFFER);
 80327ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80327ce:	2100      	movs	r1, #0
 80327d0:	4828      	ldr	r0, [pc, #160]	@ (8032874 <CDC_Init+0x138>)
 80327d2:	f006 fff5 	bl	80397c0 <memset>
		txBufferTailFS[1] = 0;
 80327d6:	4b23      	ldr	r3, [pc, #140]	@ (8032864 <CDC_Init+0x128>)
 80327d8:	2200      	movs	r2, #0
 80327da:	605a      	str	r2, [r3, #4]
		txBufferHeadFS[1] = 0;
 80327dc:	4b22      	ldr	r3, [pc, #136]	@ (8032868 <CDC_Init+0x12c>)
 80327de:	2200      	movs	r2, #0
 80327e0:	605a      	str	r2, [r3, #4]
		USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS[1]);
 80327e2:	4925      	ldr	r1, [pc, #148]	@ (8032878 <CDC_Init+0x13c>)
 80327e4:	4819      	ldr	r0, [pc, #100]	@ (803284c <CDC_Init+0x110>)
 80327e6:	f7ff fefa 	bl	80325de <USBD_CDC_SetRxBuffer>
 80327ea:	e02c      	b.n	8032846 <CDC_Init+0x10a>
	}
	/* Check if the class ID corresponds to instance 1 */
	else if (hUsbDeviceFS.classId == USBD_CMPSIT_GetClassID(&hUsbDeviceFS, CLASS_TYPE_CDC, 2))
 80327ec:	4b17      	ldr	r3, [pc, #92]	@ (803284c <CDC_Init+0x110>)
 80327ee:	f8d3 42f8 	ldr.w	r4, [r3, #760]	@ 0x2f8
 80327f2:	2202      	movs	r2, #2
 80327f4:	2102      	movs	r1, #2
 80327f6:	4815      	ldr	r0, [pc, #84]	@ (803284c <CDC_Init+0x110>)
 80327f8:	f001 f85a 	bl	80338b0 <USBD_CMPSIT_GetClassID>
 80327fc:	4603      	mov	r3, r0
 80327fe:	429c      	cmp	r4, r3
 8032800:	d11f      	bne.n	8032842 <CDC_Init+0x106>
	{
		memset(RX_BUFFER_QUEUE[2], 0x00, RX_QUEUE_LEN);
 8032802:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8032806:	2100      	movs	r1, #0
 8032808:	481c      	ldr	r0, [pc, #112]	@ (803287c <CDC_Init+0x140>)
 803280a:	f006 ffd9 	bl	80397c0 <memset>
		RX_BUFFER_LEN[2] = 0;
 803280e:	4b11      	ldr	r3, [pc, #68]	@ (8032854 <CDC_Init+0x118>)
 8032810:	2200      	movs	r2, #0
 8032812:	809a      	strh	r2, [r3, #4]
		RX_WRITE_POS[2]  = 0;
 8032814:	4b10      	ldr	r3, [pc, #64]	@ (8032858 <CDC_Init+0x11c>)
 8032816:	2200      	movs	r2, #0
 8032818:	809a      	strh	r2, [r3, #4]
		RX_READ_POS[2]   = 0;
 803281a:	4b10      	ldr	r3, [pc, #64]	@ (803285c <CDC_Init+0x120>)
 803281c:	2200      	movs	r2, #0
 803281e:	809a      	strh	r2, [r3, #4]
		memset(u8UartTxBuffer[2], 0x00, DMA_TX_BUFFER);
 8032820:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8032824:	2100      	movs	r1, #0
 8032826:	4816      	ldr	r0, [pc, #88]	@ (8032880 <CDC_Init+0x144>)
 8032828:	f006 ffca 	bl	80397c0 <memset>
		txBufferTailFS[2] = 0;
 803282c:	4b0d      	ldr	r3, [pc, #52]	@ (8032864 <CDC_Init+0x128>)
 803282e:	2200      	movs	r2, #0
 8032830:	609a      	str	r2, [r3, #8]
		txBufferHeadFS[2] = 0;
 8032832:	4b0d      	ldr	r3, [pc, #52]	@ (8032868 <CDC_Init+0x12c>)
 8032834:	2200      	movs	r2, #0
 8032836:	609a      	str	r2, [r3, #8]
		USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS[2]);
 8032838:	4912      	ldr	r1, [pc, #72]	@ (8032884 <CDC_Init+0x148>)
 803283a:	4804      	ldr	r0, [pc, #16]	@ (803284c <CDC_Init+0x110>)
 803283c:	f7ff fecf 	bl	80325de <USBD_CDC_SetRxBuffer>
 8032840:	e001      	b.n	8032846 <CDC_Init+0x10a>
	}
	else
	{
	/* Error: no instancecorresponds to this class ID */
	 return USBD_FAIL;
 8032842:	2303      	movs	r3, #3
 8032844:	e000      	b.n	8032848 <CDC_Init+0x10c>
	}
    return (0);
 8032846:	2300      	movs	r3, #0
}
 8032848:	4618      	mov	r0, r3
 803284a:	bd98      	pop	{r3, r4, r7, pc}
 803284c:	20000a98 	.word	0x20000a98
 8032850:	20002b10 	.word	0x20002b10
 8032854:	20003710 	.word	0x20003710
 8032858:	20003718 	.word	0x20003718
 803285c:	20003720 	.word	0x20003720
 8032860:	20003728 	.word	0x20003728
 8032864:	20004328 	.word	0x20004328
 8032868:	20004334 	.word	0x20004334
 803286c:	20002510 	.word	0x20002510
 8032870:	20002f10 	.word	0x20002f10
 8032874:	20003b28 	.word	0x20003b28
 8032878:	20002710 	.word	0x20002710
 803287c:	20003310 	.word	0x20003310
 8032880:	20003f28 	.word	0x20003f28
 8032884:	20002910 	.word	0x20002910

08032888 <CDC_DeInit>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit(void)
{
 8032888:	b598      	push	{r3, r4, r7, lr}
 803288a:	af00      	add	r7, sp, #0
	if (hUsbDeviceFS.classId == USBD_CMPSIT_GetClassID(&hUsbDeviceFS, CLASS_TYPE_CDC, 0)) {
 803288c:	4b2b      	ldr	r3, [pc, #172]	@ (803293c <CDC_DeInit+0xb4>)
 803288e:	f8d3 42f8 	ldr.w	r4, [r3, #760]	@ 0x2f8
 8032892:	2200      	movs	r2, #0
 8032894:	2102      	movs	r1, #2
 8032896:	4829      	ldr	r0, [pc, #164]	@ (803293c <CDC_DeInit+0xb4>)
 8032898:	f001 f80a 	bl	80338b0 <USBD_CMPSIT_GetClassID>
 803289c:	4603      	mov	r3, r0
 803289e:	429c      	cmp	r4, r3
 80328a0:	d110      	bne.n	80328c4 <CDC_DeInit+0x3c>
		/* DeInitialize the UART peripheral */
		memset(RX_BUFFER_QUEUE[0], 0x00, RX_QUEUE_LEN);
 80328a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80328a6:	2100      	movs	r1, #0
 80328a8:	4825      	ldr	r0, [pc, #148]	@ (8032940 <CDC_DeInit+0xb8>)
 80328aa:	f006 ff89 	bl	80397c0 <memset>
		RX_BUFFER_LEN[0] = 0;
 80328ae:	4b25      	ldr	r3, [pc, #148]	@ (8032944 <CDC_DeInit+0xbc>)
 80328b0:	2200      	movs	r2, #0
 80328b2:	801a      	strh	r2, [r3, #0]
		RX_WRITE_POS[0]  = 0;
 80328b4:	4b24      	ldr	r3, [pc, #144]	@ (8032948 <CDC_DeInit+0xc0>)
 80328b6:	2200      	movs	r2, #0
 80328b8:	801a      	strh	r2, [r3, #0]
		RX_READ_POS[0]   = 0;
 80328ba:	4b24      	ldr	r3, [pc, #144]	@ (803294c <CDC_DeInit+0xc4>)
 80328bc:	2200      	movs	r2, #0
 80328be:	801a      	strh	r2, [r3, #0]
		return (USBD_OK);
 80328c0:	2300      	movs	r3, #0
 80328c2:	e038      	b.n	8032936 <CDC_DeInit+0xae>
	}
	/* Check if the class ID corresponds to instance 1 */
	else if (hUsbDeviceFS.classId == USBD_CMPSIT_GetClassID(&hUsbDeviceFS, CLASS_TYPE_CDC, 1)) {
 80328c4:	4b1d      	ldr	r3, [pc, #116]	@ (803293c <CDC_DeInit+0xb4>)
 80328c6:	f8d3 42f8 	ldr.w	r4, [r3, #760]	@ 0x2f8
 80328ca:	2201      	movs	r2, #1
 80328cc:	2102      	movs	r1, #2
 80328ce:	481b      	ldr	r0, [pc, #108]	@ (803293c <CDC_DeInit+0xb4>)
 80328d0:	f000 ffee 	bl	80338b0 <USBD_CMPSIT_GetClassID>
 80328d4:	4603      	mov	r3, r0
 80328d6:	429c      	cmp	r4, r3
 80328d8:	d110      	bne.n	80328fc <CDC_DeInit+0x74>
		/* Reset pointers */
		memset(RX_BUFFER_QUEUE[1], 0x00, RX_QUEUE_LEN);
 80328da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80328de:	2100      	movs	r1, #0
 80328e0:	481b      	ldr	r0, [pc, #108]	@ (8032950 <CDC_DeInit+0xc8>)
 80328e2:	f006 ff6d 	bl	80397c0 <memset>
		RX_BUFFER_LEN[1] = 0;
 80328e6:	4b17      	ldr	r3, [pc, #92]	@ (8032944 <CDC_DeInit+0xbc>)
 80328e8:	2200      	movs	r2, #0
 80328ea:	805a      	strh	r2, [r3, #2]
		RX_WRITE_POS[1]  = 0;
 80328ec:	4b16      	ldr	r3, [pc, #88]	@ (8032948 <CDC_DeInit+0xc0>)
 80328ee:	2200      	movs	r2, #0
 80328f0:	805a      	strh	r2, [r3, #2]
		RX_READ_POS[1]   = 0;
 80328f2:	4b16      	ldr	r3, [pc, #88]	@ (803294c <CDC_DeInit+0xc4>)
 80328f4:	2200      	movs	r2, #0
 80328f6:	805a      	strh	r2, [r3, #2]

		return (USBD_OK);
 80328f8:	2300      	movs	r3, #0
 80328fa:	e01c      	b.n	8032936 <CDC_DeInit+0xae>

	}	/* Check if the class ID corresponds to instance 1 */
	else if (hUsbDeviceFS.classId == USBD_CMPSIT_GetClassID(&hUsbDeviceFS, CLASS_TYPE_CDC, 2)) {
 80328fc:	4b0f      	ldr	r3, [pc, #60]	@ (803293c <CDC_DeInit+0xb4>)
 80328fe:	f8d3 42f8 	ldr.w	r4, [r3, #760]	@ 0x2f8
 8032902:	2202      	movs	r2, #2
 8032904:	2102      	movs	r1, #2
 8032906:	480d      	ldr	r0, [pc, #52]	@ (803293c <CDC_DeInit+0xb4>)
 8032908:	f000 ffd2 	bl	80338b0 <USBD_CMPSIT_GetClassID>
 803290c:	4603      	mov	r3, r0
 803290e:	429c      	cmp	r4, r3
 8032910:	d110      	bne.n	8032934 <CDC_DeInit+0xac>
		/* Reset pointers */
		memset(RX_BUFFER_QUEUE[2], 0x00, RX_QUEUE_LEN);
 8032912:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8032916:	2100      	movs	r1, #0
 8032918:	480e      	ldr	r0, [pc, #56]	@ (8032954 <CDC_DeInit+0xcc>)
 803291a:	f006 ff51 	bl	80397c0 <memset>
		RX_BUFFER_LEN[2] = 0;
 803291e:	4b09      	ldr	r3, [pc, #36]	@ (8032944 <CDC_DeInit+0xbc>)
 8032920:	2200      	movs	r2, #0
 8032922:	809a      	strh	r2, [r3, #4]
		RX_WRITE_POS[2]  = 0;
 8032924:	4b08      	ldr	r3, [pc, #32]	@ (8032948 <CDC_DeInit+0xc0>)
 8032926:	2200      	movs	r2, #0
 8032928:	809a      	strh	r2, [r3, #4]
		RX_READ_POS[2]   = 0;
 803292a:	4b08      	ldr	r3, [pc, #32]	@ (803294c <CDC_DeInit+0xc4>)
 803292c:	2200      	movs	r2, #0
 803292e:	809a      	strh	r2, [r3, #4]

		return (USBD_OK);
 8032930:	2300      	movs	r3, #0
 8032932:	e000      	b.n	8032936 <CDC_DeInit+0xae>
	} else {
		/* Error: no instancecorresponds to this class ID */
		return USBD_FAIL;
 8032934:	2303      	movs	r3, #3
	}
  return (0);
}
 8032936:	4618      	mov	r0, r3
 8032938:	bd98      	pop	{r3, r4, r7, pc}
 803293a:	bf00      	nop
 803293c:	20000a98 	.word	0x20000a98
 8032940:	20002b10 	.word	0x20002b10
 8032944:	20003710 	.word	0x20003710
 8032948:	20003718 	.word	0x20003718
 803294c:	20003720 	.word	0x20003720
 8032950:	20002f10 	.word	0x20002f10
 8032954:	20003310 	.word	0x20003310

08032958 <CDC_Control>:
  * @param  Buf: Buffer containing command data (request parameters)
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control(uint8_t cmd, uint8_t *pbuf, uint16_t length, uint8_t ClassId)
{
 8032958:	b480      	push	{r7}
 803295a:	b085      	sub	sp, #20
 803295c:	af00      	add	r7, sp, #0
 803295e:	6039      	str	r1, [r7, #0]
 8032960:	4611      	mov	r1, r2
 8032962:	461a      	mov	r2, r3
 8032964:	4603      	mov	r3, r0
 8032966:	71fb      	strb	r3, [r7, #7]
 8032968:	460b      	mov	r3, r1
 803296a:	80bb      	strh	r3, [r7, #4]
 803296c:	4613      	mov	r3, r2
 803296e:	71bb      	strb	r3, [r7, #6]
  UNUSED(length);
  USBD_SetupReqTypedef * req;

  switch (cmd)
 8032970:	79fb      	ldrb	r3, [r7, #7]
 8032972:	2b23      	cmp	r3, #35	@ 0x23
 8032974:	f200 80d3 	bhi.w	8032b1e <CDC_Control+0x1c6>
 8032978:	a201      	add	r2, pc, #4	@ (adr r2, 8032980 <CDC_Control+0x28>)
 803297a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803297e:	bf00      	nop
 8032980:	08032b1f 	.word	0x08032b1f
 8032984:	08032b1f 	.word	0x08032b1f
 8032988:	08032b1f 	.word	0x08032b1f
 803298c:	08032b1f 	.word	0x08032b1f
 8032990:	08032b1f 	.word	0x08032b1f
 8032994:	08032b1f 	.word	0x08032b1f
 8032998:	08032b1f 	.word	0x08032b1f
 803299c:	08032b1f 	.word	0x08032b1f
 80329a0:	08032b1f 	.word	0x08032b1f
 80329a4:	08032b1f 	.word	0x08032b1f
 80329a8:	08032b1f 	.word	0x08032b1f
 80329ac:	08032b1f 	.word	0x08032b1f
 80329b0:	08032b1f 	.word	0x08032b1f
 80329b4:	08032b1f 	.word	0x08032b1f
 80329b8:	08032b1f 	.word	0x08032b1f
 80329bc:	08032b1f 	.word	0x08032b1f
 80329c0:	08032b1f 	.word	0x08032b1f
 80329c4:	08032b1f 	.word	0x08032b1f
 80329c8:	08032b1f 	.word	0x08032b1f
 80329cc:	08032b1f 	.word	0x08032b1f
 80329d0:	08032b1f 	.word	0x08032b1f
 80329d4:	08032b1f 	.word	0x08032b1f
 80329d8:	08032b1f 	.word	0x08032b1f
 80329dc:	08032b1f 	.word	0x08032b1f
 80329e0:	08032b1f 	.word	0x08032b1f
 80329e4:	08032b1f 	.word	0x08032b1f
 80329e8:	08032b1f 	.word	0x08032b1f
 80329ec:	08032b1f 	.word	0x08032b1f
 80329f0:	08032b1f 	.word	0x08032b1f
 80329f4:	08032b1f 	.word	0x08032b1f
 80329f8:	08032b1f 	.word	0x08032b1f
 80329fc:	08032b1f 	.word	0x08032b1f
 8032a00:	08032a11 	.word	0x08032a11
 8032a04:	08032a55 	.word	0x08032a55
 8032a08:	08032aa9 	.word	0x08032aa9
 8032a0c:	08032b1f 	.word	0x08032b1f
      break;

    case CDC_SET_LINE_CODING:
        /* Manage HW only for instance 0 */

      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | \
 8032a10:	683b      	ldr	r3, [r7, #0]
 8032a12:	781b      	ldrb	r3, [r3, #0]
 8032a14:	461a      	mov	r2, r3
 8032a16:	683b      	ldr	r3, [r7, #0]
 8032a18:	3301      	adds	r3, #1
 8032a1a:	781b      	ldrb	r3, [r3, #0]
 8032a1c:	021b      	lsls	r3, r3, #8
 8032a1e:	431a      	orrs	r2, r3
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 8032a20:	683b      	ldr	r3, [r7, #0]
 8032a22:	3302      	adds	r3, #2
 8032a24:	781b      	ldrb	r3, [r3, #0]
 8032a26:	041b      	lsls	r3, r3, #16
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | \
 8032a28:	431a      	orrs	r2, r3
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 8032a2a:	683b      	ldr	r3, [r7, #0]
 8032a2c:	3303      	adds	r3, #3
 8032a2e:	781b      	ldrb	r3, [r3, #0]
 8032a30:	061b      	lsls	r3, r3, #24
 8032a32:	4313      	orrs	r3, r2
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | \
 8032a34:	461a      	mov	r2, r3
 8032a36:	4b3e      	ldr	r3, [pc, #248]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a38:	601a      	str	r2, [r3, #0]
      linecoding.format     = pbuf[4];
 8032a3a:	683b      	ldr	r3, [r7, #0]
 8032a3c:	791a      	ldrb	r2, [r3, #4]
 8032a3e:	4b3c      	ldr	r3, [pc, #240]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a40:	711a      	strb	r2, [r3, #4]
      linecoding.paritytype = pbuf[5];
 8032a42:	683b      	ldr	r3, [r7, #0]
 8032a44:	795a      	ldrb	r2, [r3, #5]
 8032a46:	4b3a      	ldr	r3, [pc, #232]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a48:	715a      	strb	r2, [r3, #5]
      linecoding.datatype   = pbuf[6];
 8032a4a:	683b      	ldr	r3, [r7, #0]
 8032a4c:	799a      	ldrb	r2, [r3, #6]
 8032a4e:	4b38      	ldr	r3, [pc, #224]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a50:	719a      	strb	r2, [r3, #6]

      /* Add your code here */
      break;
 8032a52:	e065      	b.n	8032b20 <CDC_Control+0x1c8>

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t)(linecoding.bitrate);
 8032a54:	4b36      	ldr	r3, [pc, #216]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a56:	681b      	ldr	r3, [r3, #0]
 8032a58:	b2da      	uxtb	r2, r3
 8032a5a:	683b      	ldr	r3, [r7, #0]
 8032a5c:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(linecoding.bitrate >> 8);
 8032a5e:	4b34      	ldr	r3, [pc, #208]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a60:	681b      	ldr	r3, [r3, #0]
 8032a62:	0a1a      	lsrs	r2, r3, #8
 8032a64:	683b      	ldr	r3, [r7, #0]
 8032a66:	3301      	adds	r3, #1
 8032a68:	b2d2      	uxtb	r2, r2
 8032a6a:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(linecoding.bitrate >> 16);
 8032a6c:	4b30      	ldr	r3, [pc, #192]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a6e:	681b      	ldr	r3, [r3, #0]
 8032a70:	0c1a      	lsrs	r2, r3, #16
 8032a72:	683b      	ldr	r3, [r7, #0]
 8032a74:	3302      	adds	r3, #2
 8032a76:	b2d2      	uxtb	r2, r2
 8032a78:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(linecoding.bitrate >> 24);
 8032a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a7c:	681b      	ldr	r3, [r3, #0]
 8032a7e:	0e1a      	lsrs	r2, r3, #24
 8032a80:	683b      	ldr	r3, [r7, #0]
 8032a82:	3303      	adds	r3, #3
 8032a84:	b2d2      	uxtb	r2, r2
 8032a86:	701a      	strb	r2, [r3, #0]
      pbuf[4] = linecoding.format;
 8032a88:	683b      	ldr	r3, [r7, #0]
 8032a8a:	3304      	adds	r3, #4
 8032a8c:	4a28      	ldr	r2, [pc, #160]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a8e:	7912      	ldrb	r2, [r2, #4]
 8032a90:	701a      	strb	r2, [r3, #0]
      pbuf[5] = linecoding.paritytype;
 8032a92:	683b      	ldr	r3, [r7, #0]
 8032a94:	3305      	adds	r3, #5
 8032a96:	4a26      	ldr	r2, [pc, #152]	@ (8032b30 <CDC_Control+0x1d8>)
 8032a98:	7952      	ldrb	r2, [r2, #5]
 8032a9a:	701a      	strb	r2, [r3, #0]
      pbuf[6] = linecoding.datatype;
 8032a9c:	683b      	ldr	r3, [r7, #0]
 8032a9e:	3306      	adds	r3, #6
 8032aa0:	4a23      	ldr	r2, [pc, #140]	@ (8032b30 <CDC_Control+0x1d8>)
 8032aa2:	7992      	ldrb	r2, [r2, #6]
 8032aa4:	701a      	strb	r2, [r3, #0]

      /* Add your code here */
      break;
 8032aa6:	e03b      	b.n	8032b20 <CDC_Control+0x1c8>

    case CDC_SET_CONTROL_LINE_STATE:
		if(ConnectionStatus[ClassId] != hUsbDeviceFS.dev_state)
 8032aa8:	79bb      	ldrb	r3, [r7, #6]
 8032aaa:	4a22      	ldr	r2, [pc, #136]	@ (8032b34 <CDC_Control+0x1dc>)
 8032aac:	5cd2      	ldrb	r2, [r2, r3]
 8032aae:	4b22      	ldr	r3, [pc, #136]	@ (8032b38 <CDC_Control+0x1e0>)
 8032ab0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8032ab4:	b2db      	uxtb	r3, r3
 8032ab6:	429a      	cmp	r2, r3
 8032ab8:	d00e      	beq.n	8032ad8 <CDC_Control+0x180>
		{
	    	if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED) {
 8032aba:	4b1f      	ldr	r3, [pc, #124]	@ (8032b38 <CDC_Control+0x1e0>)
 8032abc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8032ac0:	b2db      	uxtb	r3, r3
 8032ac2:	2b03      	cmp	r3, #3
 8032ac4:	d104      	bne.n	8032ad0 <CDC_Control+0x178>
	    		usb_connected[ClassId] = 1;
 8032ac6:	79bb      	ldrb	r3, [r7, #6]
 8032ac8:	4a1c      	ldr	r2, [pc, #112]	@ (8032b3c <CDC_Control+0x1e4>)
 8032aca:	2101      	movs	r1, #1
 8032acc:	54d1      	strb	r1, [r2, r3]
 8032ace:	e003      	b.n	8032ad8 <CDC_Control+0x180>
	    	}
	    	else
	    	{
	    		usb_connected[ClassId] = 0;
 8032ad0:	79bb      	ldrb	r3, [r7, #6]
 8032ad2:	4a1a      	ldr	r2, [pc, #104]	@ (8032b3c <CDC_Control+0x1e4>)
 8032ad4:	2100      	movs	r1, #0
 8032ad6:	54d1      	strb	r1, [r2, r3]
	    	}
		}
		ConnectionStatus[ClassId] = hUsbDeviceFS.dev_state;
 8032ad8:	79bb      	ldrb	r3, [r7, #6]
 8032ada:	4a17      	ldr	r2, [pc, #92]	@ (8032b38 <CDC_Control+0x1e0>)
 8032adc:	f892 229c 	ldrb.w	r2, [r2, #668]	@ 0x29c
 8032ae0:	b2d1      	uxtb	r1, r2
 8032ae2:	4a14      	ldr	r2, [pc, #80]	@ (8032b34 <CDC_Control+0x1dc>)
 8032ae4:	54d1      	strb	r1, [r2, r3]
    	if(ConnectionStatus[ClassId] == USBD_STATE_CONFIGURED)
 8032ae6:	79bb      	ldrb	r3, [r7, #6]
 8032ae8:	4a12      	ldr	r2, [pc, #72]	@ (8032b34 <CDC_Control+0x1dc>)
 8032aea:	5cd3      	ldrb	r3, [r2, r3]
 8032aec:	2b03      	cmp	r3, #3
 8032aee:	d111      	bne.n	8032b14 <CDC_Control+0x1bc>
    	{
    		req = (USBD_SetupReqTypedef *)pbuf;
 8032af0:	683b      	ldr	r3, [r7, #0]
 8032af2:	60fb      	str	r3, [r7, #12]
    		if((req->wValue &0x0001) != 0)
 8032af4:	68fb      	ldr	r3, [r7, #12]
 8032af6:	885b      	ldrh	r3, [r3, #2]
 8032af8:	f003 0301 	and.w	r3, r3, #1
 8032afc:	2b00      	cmp	r3, #0
 8032afe:	d004      	beq.n	8032b0a <CDC_Control+0x1b2>
    		{
    			port_connected[ClassId] = 1;
 8032b00:	79bb      	ldrb	r3, [r7, #6]
 8032b02:	4a0f      	ldr	r2, [pc, #60]	@ (8032b40 <CDC_Control+0x1e8>)
 8032b04:	2101      	movs	r1, #1
 8032b06:	54d1      	strb	r1, [r2, r3]
    	}
    	else
    	{
    		port_connected[ClassId] = 0;
    	}
      break;
 8032b08:	e00a      	b.n	8032b20 <CDC_Control+0x1c8>
    			port_connected[ClassId] = 0;
 8032b0a:	79bb      	ldrb	r3, [r7, #6]
 8032b0c:	4a0c      	ldr	r2, [pc, #48]	@ (8032b40 <CDC_Control+0x1e8>)
 8032b0e:	2100      	movs	r1, #0
 8032b10:	54d1      	strb	r1, [r2, r3]
      break;
 8032b12:	e005      	b.n	8032b20 <CDC_Control+0x1c8>
    		port_connected[ClassId] = 0;
 8032b14:	79bb      	ldrb	r3, [r7, #6]
 8032b16:	4a0a      	ldr	r2, [pc, #40]	@ (8032b40 <CDC_Control+0x1e8>)
 8032b18:	2100      	movs	r1, #0
 8032b1a:	54d1      	strb	r1, [r2, r3]
      break;
 8032b1c:	e000      	b.n	8032b20 <CDC_Control+0x1c8>
    case CDC_SEND_BREAK:
      /* Add your code here */
      break;

    default:
      break;
 8032b1e:	bf00      	nop
  }

  return (0);
 8032b20:	2300      	movs	r3, #0
}
 8032b22:	4618      	mov	r0, r3
 8032b24:	3714      	adds	r7, #20
 8032b26:	46bd      	mov	sp, r7
 8032b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032b2c:	4770      	bx	lr
 8032b2e:	bf00      	nop
 8032b30:	2000007c 	.word	0x2000007c
 8032b34:	20000064 	.word	0x20000064
 8032b38:	20000a98 	.word	0x20000a98
 8032b3c:	20004340 	.word	0x20004340
 8032b40:	20004344 	.word	0x20004344

08032b44 <CDC_Receive>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive(uint8_t *Buf, uint32_t *Len, uint8_t ClassId)
{
 8032b44:	b580      	push	{r7, lr}
 8032b46:	b086      	sub	sp, #24
 8032b48:	af00      	add	r7, sp, #0
 8032b4a:	60f8      	str	r0, [r7, #12]
 8032b4c:	60b9      	str	r1, [r7, #8]
 8032b4e:	4613      	mov	r3, r2
 8032b50:	71fb      	strb	r3, [r7, #7]
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8032b52:	484c      	ldr	r0, [pc, #304]	@ (8032c84 <CDC_Receive+0x140>)
 8032b54:	f7ff fdac 	bl	80326b0 <USBD_CDC_ReceivePacket>
    int nTail =0 ;
 8032b58:	2300      	movs	r3, #0
 8032b5a:	617b      	str	r3, [r7, #20]

    if(ClassId >= USB_CDC_NUMBER) return 0;
 8032b5c:	79fb      	ldrb	r3, [r7, #7]
 8032b5e:	2b02      	cmp	r3, #2
 8032b60:	d901      	bls.n	8032b66 <CDC_Receive+0x22>
 8032b62:	2300      	movs	r3, #0
 8032b64:	e08a      	b.n	8032c7c <CDC_Receive+0x138>

    nTail = (RX_QUEUE_LEN-RX_BUFFER_LEN[ClassId]);
 8032b66:	79fb      	ldrb	r3, [r7, #7]
 8032b68:	4a47      	ldr	r2, [pc, #284]	@ (8032c88 <CDC_Receive+0x144>)
 8032b6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8032b6e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8032b72:	617b      	str	r3, [r7, #20]
    if(nTail>*Len)
 8032b74:	68bb      	ldr	r3, [r7, #8]
 8032b76:	681a      	ldr	r2, [r3, #0]
 8032b78:	697b      	ldr	r3, [r7, #20]
 8032b7a:	429a      	cmp	r2, r3
 8032b7c:	d239      	bcs.n	8032bf2 <CDC_Receive+0xae>
    {
  	  memcpy(&RX_BUFFER_QUEUE[ClassId][RX_WRITE_POS[ClassId]],UserRxBufferFS[ClassId],*Len);
 8032b7e:	79fb      	ldrb	r3, [r7, #7]
 8032b80:	79fa      	ldrb	r2, [r7, #7]
 8032b82:	4942      	ldr	r1, [pc, #264]	@ (8032c8c <CDC_Receive+0x148>)
 8032b84:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8032b88:	029b      	lsls	r3, r3, #10
 8032b8a:	4413      	add	r3, r2
 8032b8c:	4a40      	ldr	r2, [pc, #256]	@ (8032c90 <CDC_Receive+0x14c>)
 8032b8e:	1898      	adds	r0, r3, r2
 8032b90:	79fb      	ldrb	r3, [r7, #7]
 8032b92:	025b      	lsls	r3, r3, #9
 8032b94:	4a3f      	ldr	r2, [pc, #252]	@ (8032c94 <CDC_Receive+0x150>)
 8032b96:	1899      	adds	r1, r3, r2
 8032b98:	68bb      	ldr	r3, [r7, #8]
 8032b9a:	681b      	ldr	r3, [r3, #0]
 8032b9c:	461a      	mov	r2, r3
 8032b9e:	f007 fd2a 	bl	803a5f6 <memcpy>
  	  RX_WRITE_POS[ClassId]+=*Len;
 8032ba2:	79fb      	ldrb	r3, [r7, #7]
 8032ba4:	4a39      	ldr	r2, [pc, #228]	@ (8032c8c <CDC_Receive+0x148>)
 8032ba6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8032baa:	68bb      	ldr	r3, [r7, #8]
 8032bac:	681b      	ldr	r3, [r3, #0]
 8032bae:	b29a      	uxth	r2, r3
 8032bb0:	79fb      	ldrb	r3, [r7, #7]
 8032bb2:	440a      	add	r2, r1
 8032bb4:	b291      	uxth	r1, r2
 8032bb6:	4a35      	ldr	r2, [pc, #212]	@ (8032c8c <CDC_Receive+0x148>)
 8032bb8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  	  RX_BUFFER_LEN[ClassId]+=*Len;
 8032bbc:	79fb      	ldrb	r3, [r7, #7]
 8032bbe:	4a32      	ldr	r2, [pc, #200]	@ (8032c88 <CDC_Receive+0x144>)
 8032bc0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8032bc4:	68bb      	ldr	r3, [r7, #8]
 8032bc6:	681b      	ldr	r3, [r3, #0]
 8032bc8:	b29a      	uxth	r2, r3
 8032bca:	79fb      	ldrb	r3, [r7, #7]
 8032bcc:	440a      	add	r2, r1
 8032bce:	b291      	uxth	r1, r2
 8032bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8032c88 <CDC_Receive+0x144>)
 8032bd2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  	  if(RX_BUFFER_LEN[ClassId]>RX_QUEUE_LEN)RX_BUFFER_LEN[ClassId] = RX_QUEUE_LEN;
 8032bd6:	79fb      	ldrb	r3, [r7, #7]
 8032bd8:	4a2b      	ldr	r2, [pc, #172]	@ (8032c88 <CDC_Receive+0x144>)
 8032bda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8032bde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8032be2:	d94a      	bls.n	8032c7a <CDC_Receive+0x136>
 8032be4:	79fb      	ldrb	r3, [r7, #7]
 8032be6:	4a28      	ldr	r2, [pc, #160]	@ (8032c88 <CDC_Receive+0x144>)
 8032be8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8032bec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8032bf0:	e043      	b.n	8032c7a <CDC_Receive+0x136>
    }
    else
    {
  	  memcpy(&RX_BUFFER_QUEUE[ClassId][RX_WRITE_POS[ClassId]],UserRxBufferFS[ClassId],nTail);
 8032bf2:	79fb      	ldrb	r3, [r7, #7]
 8032bf4:	79fa      	ldrb	r2, [r7, #7]
 8032bf6:	4925      	ldr	r1, [pc, #148]	@ (8032c8c <CDC_Receive+0x148>)
 8032bf8:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8032bfc:	029b      	lsls	r3, r3, #10
 8032bfe:	4413      	add	r3, r2
 8032c00:	4a23      	ldr	r2, [pc, #140]	@ (8032c90 <CDC_Receive+0x14c>)
 8032c02:	1898      	adds	r0, r3, r2
 8032c04:	79fb      	ldrb	r3, [r7, #7]
 8032c06:	025b      	lsls	r3, r3, #9
 8032c08:	4a22      	ldr	r2, [pc, #136]	@ (8032c94 <CDC_Receive+0x150>)
 8032c0a:	4413      	add	r3, r2
 8032c0c:	697a      	ldr	r2, [r7, #20]
 8032c0e:	4619      	mov	r1, r3
 8032c10:	f007 fcf1 	bl	803a5f6 <memcpy>
  	  memcpy(&RX_BUFFER_QUEUE[0],UserRxBufferFS[ClassId]+nTail,*Len-nTail);
 8032c14:	79fb      	ldrb	r3, [r7, #7]
 8032c16:	025b      	lsls	r3, r3, #9
 8032c18:	4a1e      	ldr	r2, [pc, #120]	@ (8032c94 <CDC_Receive+0x150>)
 8032c1a:	441a      	add	r2, r3
 8032c1c:	697b      	ldr	r3, [r7, #20]
 8032c1e:	18d1      	adds	r1, r2, r3
 8032c20:	68bb      	ldr	r3, [r7, #8]
 8032c22:	681a      	ldr	r2, [r3, #0]
 8032c24:	697b      	ldr	r3, [r7, #20]
 8032c26:	1ad3      	subs	r3, r2, r3
 8032c28:	461a      	mov	r2, r3
 8032c2a:	4819      	ldr	r0, [pc, #100]	@ (8032c90 <CDC_Receive+0x14c>)
 8032c2c:	f007 fce3 	bl	803a5f6 <memcpy>
  	  RX_WRITE_POS[ClassId]=*Len-nTail;
 8032c30:	68bb      	ldr	r3, [r7, #8]
 8032c32:	681b      	ldr	r3, [r3, #0]
 8032c34:	b299      	uxth	r1, r3
 8032c36:	697b      	ldr	r3, [r7, #20]
 8032c38:	b29a      	uxth	r2, r3
 8032c3a:	79fb      	ldrb	r3, [r7, #7]
 8032c3c:	1a8a      	subs	r2, r1, r2
 8032c3e:	b291      	uxth	r1, r2
 8032c40:	4a12      	ldr	r2, [pc, #72]	@ (8032c8c <CDC_Receive+0x148>)
 8032c42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  	  RX_BUFFER_LEN[ClassId]+=*Len;
 8032c46:	79fb      	ldrb	r3, [r7, #7]
 8032c48:	4a0f      	ldr	r2, [pc, #60]	@ (8032c88 <CDC_Receive+0x144>)
 8032c4a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8032c4e:	68bb      	ldr	r3, [r7, #8]
 8032c50:	681b      	ldr	r3, [r3, #0]
 8032c52:	b29a      	uxth	r2, r3
 8032c54:	79fb      	ldrb	r3, [r7, #7]
 8032c56:	440a      	add	r2, r1
 8032c58:	b291      	uxth	r1, r2
 8032c5a:	4a0b      	ldr	r2, [pc, #44]	@ (8032c88 <CDC_Receive+0x144>)
 8032c5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  	  if(RX_BUFFER_LEN[ClassId]>RX_QUEUE_LEN)RX_BUFFER_LEN[ClassId] = RX_QUEUE_LEN;
 8032c60:	79fb      	ldrb	r3, [r7, #7]
 8032c62:	4a09      	ldr	r2, [pc, #36]	@ (8032c88 <CDC_Receive+0x144>)
 8032c64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8032c68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8032c6c:	d905      	bls.n	8032c7a <CDC_Receive+0x136>
 8032c6e:	79fb      	ldrb	r3, [r7, #7]
 8032c70:	4a05      	ldr	r2, [pc, #20]	@ (8032c88 <CDC_Receive+0x144>)
 8032c72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8032c76:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    }
    return (USBD_OK);
 8032c7a:	2300      	movs	r3, #0
}
 8032c7c:	4618      	mov	r0, r3
 8032c7e:	3718      	adds	r7, #24
 8032c80:	46bd      	mov	sp, r7
 8032c82:	bd80      	pop	{r7, pc}
 8032c84:	20000a98 	.word	0x20000a98
 8032c88:	20003710 	.word	0x20003710
 8032c8c:	20003718 	.word	0x20003718
 8032c90:	20002b10 	.word	0x20002b10
 8032c94:	20002510 	.word	0x20002510

08032c98 <CDC_Get_Char_FS>:

int CDC_Get_Char_FS(uint8_t* Buf,uint8_t ClassId)
{
 8032c98:	b480      	push	{r7}
 8032c9a:	b083      	sub	sp, #12
 8032c9c:	af00      	add	r7, sp, #0
 8032c9e:	6078      	str	r0, [r7, #4]
 8032ca0:	460b      	mov	r3, r1
 8032ca2:	70fb      	strb	r3, [r7, #3]
	if(RX_BUFFER_LEN[ClassId]>0)
 8032ca4:	78fb      	ldrb	r3, [r7, #3]
 8032ca6:	4a1d      	ldr	r2, [pc, #116]	@ (8032d1c <CDC_Get_Char_FS+0x84>)
 8032ca8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8032cac:	2b00      	cmp	r3, #0
 8032cae:	d02c      	beq.n	8032d0a <CDC_Get_Char_FS+0x72>
	{
		*Buf=RX_BUFFER_QUEUE[ClassId][RX_READ_POS[ClassId]];
 8032cb0:	78fb      	ldrb	r3, [r7, #3]
 8032cb2:	78fa      	ldrb	r2, [r7, #3]
 8032cb4:	491a      	ldr	r1, [pc, #104]	@ (8032d20 <CDC_Get_Char_FS+0x88>)
 8032cb6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8032cba:	4611      	mov	r1, r2
 8032cbc:	4a19      	ldr	r2, [pc, #100]	@ (8032d24 <CDC_Get_Char_FS+0x8c>)
 8032cbe:	029b      	lsls	r3, r3, #10
 8032cc0:	4413      	add	r3, r2
 8032cc2:	440b      	add	r3, r1
 8032cc4:	781a      	ldrb	r2, [r3, #0]
 8032cc6:	687b      	ldr	r3, [r7, #4]
 8032cc8:	701a      	strb	r2, [r3, #0]
		RX_READ_POS[ClassId]++;
 8032cca:	78fb      	ldrb	r3, [r7, #3]
 8032ccc:	4a14      	ldr	r2, [pc, #80]	@ (8032d20 <CDC_Get_Char_FS+0x88>)
 8032cce:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8032cd2:	3201      	adds	r2, #1
 8032cd4:	b291      	uxth	r1, r2
 8032cd6:	4a12      	ldr	r2, [pc, #72]	@ (8032d20 <CDC_Get_Char_FS+0x88>)
 8032cd8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if(RX_READ_POS[ClassId]>=RX_QUEUE_LEN)
 8032cdc:	78fb      	ldrb	r3, [r7, #3]
 8032cde:	4a10      	ldr	r2, [pc, #64]	@ (8032d20 <CDC_Get_Char_FS+0x88>)
 8032ce0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8032ce4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8032ce8:	d304      	bcc.n	8032cf4 <CDC_Get_Char_FS+0x5c>
			RX_READ_POS[ClassId] = 0;
 8032cea:	78fb      	ldrb	r3, [r7, #3]
 8032cec:	4a0c      	ldr	r2, [pc, #48]	@ (8032d20 <CDC_Get_Char_FS+0x88>)
 8032cee:	2100      	movs	r1, #0
 8032cf0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		RX_BUFFER_LEN[ClassId]--;
 8032cf4:	78fb      	ldrb	r3, [r7, #3]
 8032cf6:	4a09      	ldr	r2, [pc, #36]	@ (8032d1c <CDC_Get_Char_FS+0x84>)
 8032cf8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8032cfc:	3a01      	subs	r2, #1
 8032cfe:	b291      	uxth	r1, r2
 8032d00:	4a06      	ldr	r2, [pc, #24]	@ (8032d1c <CDC_Get_Char_FS+0x84>)
 8032d02:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		return 0;
 8032d06:	2300      	movs	r3, #0
 8032d08:	e001      	b.n	8032d0e <CDC_Get_Char_FS+0x76>
	}
	return -1;
 8032d0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8032d0e:	4618      	mov	r0, r3
 8032d10:	370c      	adds	r7, #12
 8032d12:	46bd      	mov	sp, r7
 8032d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8032d18:	4770      	bx	lr
 8032d1a:	bf00      	nop
 8032d1c:	20003710 	.word	0x20003710
 8032d20:	20003720 	.word	0x20003720
 8032d24:	20002b10 	.word	0x20002b10

08032d28 <CDC_Transmit>:
{
	return port_connected[ClassId];
}

uint8_t CDC_Transmit(uint8_t* Buf, uint16_t Len, uint8_t ClassId)
{
 8032d28:	b580      	push	{r7, lr}
 8032d2a:	b084      	sub	sp, #16
 8032d2c:	af00      	add	r7, sp, #0
 8032d2e:	6078      	str	r0, [r7, #4]
 8032d30:	460b      	mov	r3, r1
 8032d32:	807b      	strh	r3, [r7, #2]
 8032d34:	4613      	mov	r3, r2
 8032d36:	707b      	strb	r3, [r7, #1]
  uint8_t result = USBD_OK;
 8032d38:	2300      	movs	r3, #0
 8032d3a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassDataCmsit[ClassId];
 8032d3c:	787b      	ldrb	r3, [r7, #1]
 8032d3e:	4a12      	ldr	r2, [pc, #72]	@ (8032d88 <CDC_Transmit+0x60>)
 8032d40:	33b2      	adds	r3, #178	@ 0xb2
 8032d42:	009b      	lsls	r3, r3, #2
 8032d44:	4413      	add	r3, r2
 8032d46:	685b      	ldr	r3, [r3, #4]
 8032d48:	60bb      	str	r3, [r7, #8]

  if(hcdc == 0) return 0;
 8032d4a:	68bb      	ldr	r3, [r7, #8]
 8032d4c:	2b00      	cmp	r3, #0
 8032d4e:	d101      	bne.n	8032d54 <CDC_Transmit+0x2c>
 8032d50:	2300      	movs	r3, #0
 8032d52:	e014      	b.n	8032d7e <CDC_Transmit+0x56>
  if (hcdc->TxState != 0){
 8032d54:	68bb      	ldr	r3, [r7, #8]
 8032d56:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8032d5a:	2b00      	cmp	r3, #0
 8032d5c:	d001      	beq.n	8032d62 <CDC_Transmit+0x3a>
    return USBD_BUSY;
 8032d5e:	2301      	movs	r3, #1
 8032d60:	e00d      	b.n	8032d7e <CDC_Transmit+0x56>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len, ClassId);
 8032d62:	887a      	ldrh	r2, [r7, #2]
 8032d64:	787b      	ldrb	r3, [r7, #1]
 8032d66:	6879      	ldr	r1, [r7, #4]
 8032d68:	4807      	ldr	r0, [pc, #28]	@ (8032d88 <CDC_Transmit+0x60>)
 8032d6a:	f7ff fc16 	bl	803259a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS, ClassId);
 8032d6e:	787b      	ldrb	r3, [r7, #1]
 8032d70:	4619      	mov	r1, r3
 8032d72:	4805      	ldr	r0, [pc, #20]	@ (8032d88 <CDC_Transmit+0x60>)
 8032d74:	f7ff fc52 	bl	803261c <USBD_CDC_TransmitPacket>
 8032d78:	4603      	mov	r3, r0
 8032d7a:	73fb      	strb	r3, [r7, #15]
  return result;
 8032d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8032d7e:	4618      	mov	r0, r3
 8032d80:	3710      	adds	r7, #16
 8032d82:	46bd      	mov	sp, r7
 8032d84:	bd80      	pop	{r7, pc}
 8032d86:	bf00      	nop
 8032d88:	20000a98 	.word	0x20000a98

08032d8c <CDC_Trasmit_Fifo>:

static uint8_t CDC_Trasmit_Fifo(uint8_t ClassId)
{
 8032d8c:	b580      	push	{r7, lr}
 8032d8e:	b086      	sub	sp, #24
 8032d90:	af00      	add	r7, sp, #0
 8032d92:	4603      	mov	r3, r0
 8032d94:	71fb      	strb	r3, [r7, #7]
	uint8_t result = USBD_OK;
 8032d96:	2300      	movs	r3, #0
 8032d98:	75fb      	strb	r3, [r7, #23]
	volatile uint16_t Len;
	uint8_t* pBuffer;
	pBuffer = u8UartTxBuffer[ClassId]+txBufferTailFS[ClassId];
 8032d9a:	79fb      	ldrb	r3, [r7, #7]
 8032d9c:	029b      	lsls	r3, r3, #10
 8032d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8032e0c <CDC_Trasmit_Fifo+0x80>)
 8032da0:	441a      	add	r2, r3
 8032da2:	79fb      	ldrb	r3, [r7, #7]
 8032da4:	491a      	ldr	r1, [pc, #104]	@ (8032e10 <CDC_Trasmit_Fifo+0x84>)
 8032da6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8032daa:	4413      	add	r3, r2
 8032dac:	613b      	str	r3, [r7, #16]
	if (txBufferHeadFS[ClassId] > txBufferTailFS[ClassId]) {
 8032dae:	79fb      	ldrb	r3, [r7, #7]
 8032db0:	4a18      	ldr	r2, [pc, #96]	@ (8032e14 <CDC_Trasmit_Fifo+0x88>)
 8032db2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8032db6:	79fb      	ldrb	r3, [r7, #7]
 8032db8:	4915      	ldr	r1, [pc, #84]	@ (8032e10 <CDC_Trasmit_Fifo+0x84>)
 8032dba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8032dbe:	429a      	cmp	r2, r3
 8032dc0:	d90d      	bls.n	8032dde <CDC_Trasmit_Fifo+0x52>
		Len = txBufferHeadFS[ClassId] - txBufferTailFS[ClassId];
 8032dc2:	79fb      	ldrb	r3, [r7, #7]
 8032dc4:	4a13      	ldr	r2, [pc, #76]	@ (8032e14 <CDC_Trasmit_Fifo+0x88>)
 8032dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8032dca:	b29a      	uxth	r2, r3
 8032dcc:	79fb      	ldrb	r3, [r7, #7]
 8032dce:	4910      	ldr	r1, [pc, #64]	@ (8032e10 <CDC_Trasmit_Fifo+0x84>)
 8032dd0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8032dd4:	b29b      	uxth	r3, r3
 8032dd6:	1ad3      	subs	r3, r2, r3
 8032dd8:	b29b      	uxth	r3, r3
 8032dda:	81fb      	strh	r3, [r7, #14]
 8032ddc:	e008      	b.n	8032df0 <CDC_Trasmit_Fifo+0x64>
	} else {
		Len = DMA_TX_BUFFER - txBufferTailFS[ClassId];
 8032dde:	79fb      	ldrb	r3, [r7, #7]
 8032de0:	4a0b      	ldr	r2, [pc, #44]	@ (8032e10 <CDC_Trasmit_Fifo+0x84>)
 8032de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8032de6:	b29b      	uxth	r3, r3
 8032de8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8032dec:	b29b      	uxth	r3, r3
 8032dee:	81fb      	strh	r3, [r7, #14]
	}
	result = CDC_Transmit((uint8_t *)pBuffer, Len,ClassId);
 8032df0:	89fb      	ldrh	r3, [r7, #14]
 8032df2:	b29b      	uxth	r3, r3
 8032df4:	79fa      	ldrb	r2, [r7, #7]
 8032df6:	4619      	mov	r1, r3
 8032df8:	6938      	ldr	r0, [r7, #16]
 8032dfa:	f7ff ff95 	bl	8032d28 <CDC_Transmit>
 8032dfe:	4603      	mov	r3, r0
 8032e00:	75fb      	strb	r3, [r7, #23]
	return result;
 8032e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8032e04:	4618      	mov	r0, r3
 8032e06:	3718      	adds	r7, #24
 8032e08:	46bd      	mov	sp, r7
 8032e0a:	bd80      	pop	{r7, pc}
 8032e0c:	20003728 	.word	0x20003728
 8032e10:	20004328 	.word	0x20004328
 8032e14:	20004334 	.word	0x20004334

08032e18 <CDC_Transmit_Buffered>:

uint8_t CDC_Transmit_Buffered(uint8_t * buff, uint16_t len, uint8_t ClassId)
{
 8032e18:	b580      	push	{r7, lr}
 8032e1a:	b084      	sub	sp, #16
 8032e1c:	af00      	add	r7, sp, #0
 8032e1e:	6078      	str	r0, [r7, #4]
 8032e20:	460b      	mov	r3, r1
 8032e22:	807b      	strh	r3, [r7, #2]
 8032e24:	4613      	mov	r3, r2
 8032e26:	707b      	strb	r3, [r7, #1]
	uint16_t nRet = 0;
 8032e28:	2300      	movs	r3, #0
 8032e2a:	81fb      	strh	r3, [r7, #14]
    uint16_t top = DMA_TX_BUFFER - txBufferHeadFS[ClassId];
 8032e2c:	787b      	ldrb	r3, [r7, #1]
 8032e2e:	4a28      	ldr	r2, [pc, #160]	@ (8032ed0 <CDC_Transmit_Buffered+0xb8>)
 8032e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8032e34:	b29b      	uxth	r3, r3
 8032e36:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8032e3a:	81bb      	strh	r3, [r7, #12]
	uint8_t* pBuffer;
    if(top > len)
 8032e3c:	89ba      	ldrh	r2, [r7, #12]
 8032e3e:	887b      	ldrh	r3, [r7, #2]
 8032e40:	429a      	cmp	r2, r3
 8032e42:	d910      	bls.n	8032e66 <CDC_Transmit_Buffered+0x4e>
    {
    	pBuffer = u8UartTxBuffer[ClassId]+txBufferHeadFS[ClassId];
 8032e44:	787b      	ldrb	r3, [r7, #1]
 8032e46:	029b      	lsls	r3, r3, #10
 8032e48:	4a22      	ldr	r2, [pc, #136]	@ (8032ed4 <CDC_Transmit_Buffered+0xbc>)
 8032e4a:	441a      	add	r2, r3
 8032e4c:	787b      	ldrb	r3, [r7, #1]
 8032e4e:	4920      	ldr	r1, [pc, #128]	@ (8032ed0 <CDC_Transmit_Buffered+0xb8>)
 8032e50:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8032e54:	4413      	add	r3, r2
 8032e56:	60bb      	str	r3, [r7, #8]
    	memcpy(pBuffer,buff,len);
 8032e58:	887b      	ldrh	r3, [r7, #2]
 8032e5a:	461a      	mov	r2, r3
 8032e5c:	6879      	ldr	r1, [r7, #4]
 8032e5e:	68b8      	ldr	r0, [r7, #8]
 8032e60:	f007 fbc9 	bl	803a5f6 <memcpy>
 8032e64:	e01e      	b.n	8032ea4 <CDC_Transmit_Buffered+0x8c>
    }
    else
    {
    	pBuffer = u8UartTxBuffer[ClassId]+txBufferHeadFS[ClassId];
 8032e66:	787b      	ldrb	r3, [r7, #1]
 8032e68:	029b      	lsls	r3, r3, #10
 8032e6a:	4a1a      	ldr	r2, [pc, #104]	@ (8032ed4 <CDC_Transmit_Buffered+0xbc>)
 8032e6c:	441a      	add	r2, r3
 8032e6e:	787b      	ldrb	r3, [r7, #1]
 8032e70:	4917      	ldr	r1, [pc, #92]	@ (8032ed0 <CDC_Transmit_Buffered+0xb8>)
 8032e72:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8032e76:	4413      	add	r3, r2
 8032e78:	60bb      	str	r3, [r7, #8]
    	memcpy(pBuffer,buff,top);
 8032e7a:	89bb      	ldrh	r3, [r7, #12]
 8032e7c:	461a      	mov	r2, r3
 8032e7e:	6879      	ldr	r1, [r7, #4]
 8032e80:	68b8      	ldr	r0, [r7, #8]
 8032e82:	f007 fbb8 	bl	803a5f6 <memcpy>
    	pBuffer = u8UartTxBuffer[ClassId];
 8032e86:	787b      	ldrb	r3, [r7, #1]
 8032e88:	029b      	lsls	r3, r3, #10
 8032e8a:	4a12      	ldr	r2, [pc, #72]	@ (8032ed4 <CDC_Transmit_Buffered+0xbc>)
 8032e8c:	4413      	add	r3, r2
 8032e8e:	60bb      	str	r3, [r7, #8]
    	memcpy(pBuffer,&buff[top],len-top);
 8032e90:	89bb      	ldrh	r3, [r7, #12]
 8032e92:	687a      	ldr	r2, [r7, #4]
 8032e94:	18d1      	adds	r1, r2, r3
 8032e96:	887a      	ldrh	r2, [r7, #2]
 8032e98:	89bb      	ldrh	r3, [r7, #12]
 8032e9a:	1ad3      	subs	r3, r2, r3
 8032e9c:	461a      	mov	r2, r3
 8032e9e:	68b8      	ldr	r0, [r7, #8]
 8032ea0:	f007 fba9 	bl	803a5f6 <memcpy>
    }
    txBufferHeadFS[ClassId] = (txBufferHeadFS[ClassId] + len) % DMA_TX_BUFFER;
 8032ea4:	787b      	ldrb	r3, [r7, #1]
 8032ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8032ed0 <CDC_Transmit_Buffered+0xb8>)
 8032ea8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8032eac:	887b      	ldrh	r3, [r7, #2]
 8032eae:	441a      	add	r2, r3
 8032eb0:	787b      	ldrb	r3, [r7, #1]
 8032eb2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8032eb6:	4906      	ldr	r1, [pc, #24]	@ (8032ed0 <CDC_Transmit_Buffered+0xb8>)
 8032eb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    CDC_Trasmit_Fifo(ClassId);
 8032ebc:	787b      	ldrb	r3, [r7, #1]
 8032ebe:	4618      	mov	r0, r3
 8032ec0:	f7ff ff64 	bl	8032d8c <CDC_Trasmit_Fifo>
    return nRet;
 8032ec4:	89fb      	ldrh	r3, [r7, #14]
 8032ec6:	b2db      	uxtb	r3, r3
}
 8032ec8:	4618      	mov	r0, r3
 8032eca:	3710      	adds	r7, #16
 8032ecc:	46bd      	mov	sp, r7
 8032ece:	bd80      	pop	{r7, pc}
 8032ed0:	20004334 	.word	0x20004334
 8032ed4:	20003728 	.word	0x20003728

08032ed8 <CDC_TransmitCplt>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt(uint8_t *Buf, uint32_t *Len, uint8_t ClassId)
{
 8032ed8:	b580      	push	{r7, lr}
 8032eda:	b084      	sub	sp, #16
 8032edc:	af00      	add	r7, sp, #0
 8032ede:	60f8      	str	r0, [r7, #12]
 8032ee0:	60b9      	str	r1, [r7, #8]
 8032ee2:	4613      	mov	r3, r2
 8032ee4:	71fb      	strb	r3, [r7, #7]
  txBufferTailFS[ClassId] = (txBufferTailFS[ClassId] + *Len) % DMA_TX_BUFFER;
 8032ee6:	79fb      	ldrb	r3, [r7, #7]
 8032ee8:	4a0f      	ldr	r2, [pc, #60]	@ (8032f28 <CDC_TransmitCplt+0x50>)
 8032eea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8032eee:	68bb      	ldr	r3, [r7, #8]
 8032ef0:	681b      	ldr	r3, [r3, #0]
 8032ef2:	441a      	add	r2, r3
 8032ef4:	79fb      	ldrb	r3, [r7, #7]
 8032ef6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8032efa:	490b      	ldr	r1, [pc, #44]	@ (8032f28 <CDC_TransmitCplt+0x50>)
 8032efc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  if (txBufferHeadFS[ClassId] != txBufferTailFS[ClassId]) {
 8032f00:	79fb      	ldrb	r3, [r7, #7]
 8032f02:	4a0a      	ldr	r2, [pc, #40]	@ (8032f2c <CDC_TransmitCplt+0x54>)
 8032f04:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8032f08:	79fb      	ldrb	r3, [r7, #7]
 8032f0a:	4907      	ldr	r1, [pc, #28]	@ (8032f28 <CDC_TransmitCplt+0x50>)
 8032f0c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8032f10:	429a      	cmp	r2, r3
 8032f12:	d003      	beq.n	8032f1c <CDC_TransmitCplt+0x44>
	  CDC_Trasmit_Fifo(ClassId);
 8032f14:	79fb      	ldrb	r3, [r7, #7]
 8032f16:	4618      	mov	r0, r3
 8032f18:	f7ff ff38 	bl	8032d8c <CDC_Trasmit_Fifo>
  }
  return (0);
 8032f1c:	2300      	movs	r3, #0
}
 8032f1e:	4618      	mov	r0, r3
 8032f20:	3710      	adds	r7, #16
 8032f22:	46bd      	mov	sp, r7
 8032f24:	bd80      	pop	{r7, pc}
 8032f26:	bf00      	nop
 8032f28:	20004328 	.word	0x20004328
 8032f2c:	20004334 	.word	0x20004334

08032f30 <USBD_CMPSIT_AddClass>:
  */
uint8_t  USBD_CMPSIT_AddClass(USBD_HandleTypeDef *pdev,
                              USBD_ClassTypeDef *pclass,
                              USBD_CompositeClassTypeDef class,
                              uint8_t cfgidx)
{
 8032f30:	b580      	push	{r7, lr}
 8032f32:	b084      	sub	sp, #16
 8032f34:	af00      	add	r7, sp, #0
 8032f36:	60f8      	str	r0, [r7, #12]
 8032f38:	60b9      	str	r1, [r7, #8]
 8032f3a:	4611      	mov	r1, r2
 8032f3c:	461a      	mov	r2, r3
 8032f3e:	460b      	mov	r3, r1
 8032f40:	71fb      	strb	r3, [r7, #7]
 8032f42:	4613      	mov	r3, r2
 8032f44:	71bb      	strb	r3, [r7, #6]
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) && (pdev->tclasslist[pdev->classId].Active == 0U))
 8032f46:	68fb      	ldr	r3, [r7, #12]
 8032f48:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032f4c:	2b03      	cmp	r3, #3
 8032f4e:	d846      	bhi.n	8032fde <USBD_CMPSIT_AddClass+0xae>
 8032f50:	68fb      	ldr	r3, [r7, #12]
 8032f52:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8032f56:	68f9      	ldr	r1, [r7, #12]
 8032f58:	4613      	mov	r3, r2
 8032f5a:	00db      	lsls	r3, r3, #3
 8032f5c:	1a9b      	subs	r3, r3, r2
 8032f5e:	00db      	lsls	r3, r3, #3
 8032f60:	440b      	add	r3, r1
 8032f62:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 8032f66:	681b      	ldr	r3, [r3, #0]
 8032f68:	2b00      	cmp	r3, #0
 8032f6a:	d138      	bne.n	8032fde <USBD_CMPSIT_AddClass+0xae>
  {
    /* Store the class parameters in the global tab */
    pdev->pClass[pdev->classId] = pclass;
 8032f6c:	68fb      	ldr	r3, [r7, #12]
 8032f6e:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8032f72:	68fb      	ldr	r3, [r7, #12]
 8032f74:	32ae      	adds	r2, #174	@ 0xae
 8032f76:	68b9      	ldr	r1, [r7, #8]
 8032f78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 8032f7c:	68fb      	ldr	r3, [r7, #12]
 8032f7e:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8032f82:	68fb      	ldr	r3, [r7, #12]
 8032f84:	f8d3 12f8 	ldr.w	r1, [r3, #760]	@ 0x2f8
 8032f88:	68f8      	ldr	r0, [r7, #12]
 8032f8a:	4613      	mov	r3, r2
 8032f8c:	00db      	lsls	r3, r3, #3
 8032f8e:	1a9b      	subs	r3, r3, r2
 8032f90:	00db      	lsls	r3, r3, #3
 8032f92:	4403      	add	r3, r0
 8032f94:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8032f98:	6019      	str	r1, [r3, #0]
    pdev->tclasslist[pdev->classId].Active = 1U;
 8032f9a:	68fb      	ldr	r3, [r7, #12]
 8032f9c:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8032fa0:	68f9      	ldr	r1, [r7, #12]
 8032fa2:	4613      	mov	r3, r2
 8032fa4:	00db      	lsls	r3, r3, #3
 8032fa6:	1a9b      	subs	r3, r3, r2
 8032fa8:	00db      	lsls	r3, r3, #3
 8032faa:	440b      	add	r3, r1
 8032fac:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 8032fb0:	2201      	movs	r2, #1
 8032fb2:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].ClassType = class;
 8032fb4:	68fb      	ldr	r3, [r7, #12]
 8032fb6:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8032fba:	68f9      	ldr	r1, [r7, #12]
 8032fbc:	4613      	mov	r3, r2
 8032fbe:	00db      	lsls	r3, r3, #3
 8032fc0:	1a9b      	subs	r3, r3, r2
 8032fc2:	00db      	lsls	r3, r3, #3
 8032fc4:	440b      	add	r3, r1
 8032fc6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8032fca:	79fa      	ldrb	r2, [r7, #7]
 8032fcc:	701a      	strb	r2, [r3, #0]

    /* Call configuration descriptor builder and endpoint configuration builder */
    if (USBD_CMPSIT_AddToConfDesc(pdev) != (uint8_t)USBD_OK)
 8032fce:	68f8      	ldr	r0, [r7, #12]
 8032fd0:	f000 f80a 	bl	8032fe8 <USBD_CMPSIT_AddToConfDesc>
 8032fd4:	4603      	mov	r3, r0
 8032fd6:	2b00      	cmp	r3, #0
 8032fd8:	d001      	beq.n	8032fde <USBD_CMPSIT_AddClass+0xae>
    {
      return (uint8_t)USBD_FAIL;
 8032fda:	2303      	movs	r3, #3
 8032fdc:	e000      	b.n	8032fe0 <USBD_CMPSIT_AddClass+0xb0>
    }
  }

  UNUSED(cfgidx);

  return (uint8_t)USBD_OK;
 8032fde:	2300      	movs	r3, #0
}
 8032fe0:	4618      	mov	r0, r3
 8032fe2:	3710      	adds	r7, #16
 8032fe4:	46bd      	mov	sp, r7
 8032fe6:	bd80      	pop	{r7, pc}

08032fe8 <USBD_CMPSIT_AddToConfDesc>:
  *         Add a new class to the configuration descriptor
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CMPSIT_AddToConfDesc(USBD_HandleTypeDef *pdev)
{
 8032fe8:	b580      	push	{r7, lr}
 8032fea:	b084      	sub	sp, #16
 8032fec:	af00      	add	r7, sp, #0
 8032fee:	6078      	str	r0, [r7, #4]
  uint8_t idxIf = 0U;
 8032ff0:	2300      	movs	r3, #0
 8032ff2:	73fb      	strb	r3, [r7, #15]
  uint8_t iEp = 0U;
 8032ff4:	2300      	movs	r3, #0
 8032ff6:	73bb      	strb	r3, [r7, #14]

  /* For the first class instance, start building the config descriptor common part */
  if (pdev->classId == 0U)
 8032ff8:	687b      	ldr	r3, [r7, #4]
 8032ffa:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8032ffe:	2b00      	cmp	r3, #0
 8033000:	d105      	bne.n	803300e <USBD_CMPSIT_AddToConfDesc+0x26>
  {
    /* Add configuration and IAD descriptors */
    USBD_CMPSIT_AddConfDesc((uint32_t)pCmpstFSConfDesc, &CurrFSConfDescSz);
 8033002:	4b5f      	ldr	r3, [pc, #380]	@ (8033180 <USBD_CMPSIT_AddToConfDesc+0x198>)
 8033004:	681b      	ldr	r3, [r3, #0]
 8033006:	495f      	ldr	r1, [pc, #380]	@ (8033184 <USBD_CMPSIT_AddToConfDesc+0x19c>)
 8033008:	4618      	mov	r0, r3
 803300a:	f000 f925 	bl	8033258 <USBD_CMPSIT_AddConfDesc>
#ifdef USE_USB_HS
    USBD_CMPSIT_AddConfDesc((uint32_t)pCmpstHSConfDesc, &CurrHSConfDescSz);
#endif /* USE_USB_HS */
  }

  switch (pdev->tclasslist[pdev->classId].ClassType)
 803300e:	687b      	ldr	r3, [r7, #4]
 8033010:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033014:	6879      	ldr	r1, [r7, #4]
 8033016:	4613      	mov	r3, r2
 8033018:	00db      	lsls	r3, r3, #3
 803301a:	1a9b      	subs	r3, r3, r2
 803301c:	00db      	lsls	r3, r3, #3
 803301e:	440b      	add	r3, r1
 8033020:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8033024:	781b      	ldrb	r3, [r3, #0]
 8033026:	2b02      	cmp	r3, #2
 8033028:	f040 80a4 	bne.w	8033174 <USBD_CMPSIT_AddToConfDesc+0x18c>
#endif /* USBD_CMPSIT_ACTIVATE_MSC */

#if USBD_CMPSIT_ACTIVATE_CDC == 1
    case CLASS_TYPE_CDC:
      /* Setup default Max packet size for FS device */
      pdev->tclasslist[pdev->classId].CurrPcktSze = CDC_DATA_FS_MAX_PACKET_SIZE;
 803302c:	687b      	ldr	r3, [r7, #4]
 803302e:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033032:	6879      	ldr	r1, [r7, #4]
 8033034:	4613      	mov	r3, r2
 8033036:	00db      	lsls	r3, r3, #3
 8033038:	1a9b      	subs	r3, r3, r2
 803303a:	00db      	lsls	r3, r3, #3
 803303c:	440b      	add	r3, r1
 803303e:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8033042:	2240      	movs	r2, #64	@ 0x40
 8033044:	601a      	str	r2, [r3, #0]

      /* Find the first available interface slot and Assign number of interfaces */
      idxIf = USBD_CMPSIT_FindFreeIFNbr(pdev);
 8033046:	6878      	ldr	r0, [r7, #4]
 8033048:	f000 f8d6 	bl	80331f8 <USBD_CMPSIT_FindFreeIFNbr>
 803304c:	4603      	mov	r3, r0
 803304e:	73fb      	strb	r3, [r7, #15]
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 8033050:	687b      	ldr	r3, [r7, #4]
 8033052:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033056:	6879      	ldr	r1, [r7, #4]
 8033058:	4613      	mov	r3, r2
 803305a:	00db      	lsls	r3, r3, #3
 803305c:	1a9b      	subs	r3, r3, r2
 803305e:	00db      	lsls	r3, r3, #3
 8033060:	440b      	add	r3, r1
 8033062:	f503 734a 	add.w	r3, r3, #808	@ 0x328
 8033066:	2202      	movs	r2, #2
 8033068:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = idxIf;
 803306a:	687b      	ldr	r3, [r7, #4]
 803306c:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033070:	6879      	ldr	r1, [r7, #4]
 8033072:	4613      	mov	r3, r2
 8033074:	00db      	lsls	r3, r3, #3
 8033076:	1a9b      	subs	r3, r3, r2
 8033078:	00db      	lsls	r3, r3, #3
 803307a:	440b      	add	r3, r1
 803307c:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8033080:	7bfa      	ldrb	r2, [r7, #15]
 8033082:	701a      	strb	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(idxIf + 1U);
 8033084:	687b      	ldr	r3, [r7, #4]
 8033086:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 803308a:	7bfb      	ldrb	r3, [r7, #15]
 803308c:	3301      	adds	r3, #1
 803308e:	b2d8      	uxtb	r0, r3
 8033090:	6879      	ldr	r1, [r7, #4]
 8033092:	4613      	mov	r3, r2
 8033094:	00db      	lsls	r3, r3, #3
 8033096:	1a9b      	subs	r3, r3, r2
 8033098:	00db      	lsls	r3, r3, #3
 803309a:	440b      	add	r3, r1
 803309c:	f203 332d 	addw	r3, r3, #813	@ 0x32d
 80330a0:	4602      	mov	r2, r0
 80330a2:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 3U;
 80330a4:	687b      	ldr	r3, [r7, #4]
 80330a6:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80330aa:	6879      	ldr	r1, [r7, #4]
 80330ac:	4613      	mov	r3, r2
 80330ae:	00db      	lsls	r3, r3, #3
 80330b0:	1a9b      	subs	r3, r3, r2
 80330b2:	00db      	lsls	r3, r3, #3
 80330b4:	440b      	add	r3, r1
 80330b6:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 80330ba:	2203      	movs	r2, #3
 80330bc:	601a      	str	r2, [r3, #0]

      /* Set IN endpoint slot */
      iEp = pdev->tclasslist[pdev->classId].EpAdd[0];
 80330be:	687b      	ldr	r3, [r7, #4]
 80330c0:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80330c4:	6879      	ldr	r1, [r7, #4]
 80330c6:	4613      	mov	r3, r2
 80330c8:	00db      	lsls	r3, r3, #3
 80330ca:	1a9b      	subs	r3, r3, r2
 80330cc:	00db      	lsls	r3, r3, #3
 80330ce:	440b      	add	r3, r1
 80330d0:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 80330d4:	681b      	ldr	r3, [r3, #0]
 80330d6:	781b      	ldrb	r3, [r3, #0]
 80330d8:	73bb      	strb	r3, [r7, #14]
      USBD_CMPSIT_AssignEp(pdev, iEp, USBD_EP_TYPE_BULK, pdev->tclasslist[pdev->classId].CurrPcktSze);
 80330da:	687b      	ldr	r3, [r7, #4]
 80330dc:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80330e0:	6879      	ldr	r1, [r7, #4]
 80330e2:	4613      	mov	r3, r2
 80330e4:	00db      	lsls	r3, r3, #3
 80330e6:	1a9b      	subs	r3, r3, r2
 80330e8:	00db      	lsls	r3, r3, #3
 80330ea:	440b      	add	r3, r1
 80330ec:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 80330f0:	681b      	ldr	r3, [r3, #0]
 80330f2:	7bb9      	ldrb	r1, [r7, #14]
 80330f4:	2202      	movs	r2, #2
 80330f6:	6878      	ldr	r0, [r7, #4]
 80330f8:	f000 f8db 	bl	80332b2 <USBD_CMPSIT_AssignEp>

      /* Set OUT endpoint slot */
      iEp = pdev->tclasslist[pdev->classId].EpAdd[1];
 80330fc:	687b      	ldr	r3, [r7, #4]
 80330fe:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033102:	6879      	ldr	r1, [r7, #4]
 8033104:	4613      	mov	r3, r2
 8033106:	00db      	lsls	r3, r3, #3
 8033108:	1a9b      	subs	r3, r3, r2
 803310a:	00db      	lsls	r3, r3, #3
 803310c:	440b      	add	r3, r1
 803310e:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8033112:	681b      	ldr	r3, [r3, #0]
 8033114:	785b      	ldrb	r3, [r3, #1]
 8033116:	73bb      	strb	r3, [r7, #14]
      USBD_CMPSIT_AssignEp(pdev, iEp, USBD_EP_TYPE_BULK, pdev->tclasslist[pdev->classId].CurrPcktSze);
 8033118:	687b      	ldr	r3, [r7, #4]
 803311a:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 803311e:	6879      	ldr	r1, [r7, #4]
 8033120:	4613      	mov	r3, r2
 8033122:	00db      	lsls	r3, r3, #3
 8033124:	1a9b      	subs	r3, r3, r2
 8033126:	00db      	lsls	r3, r3, #3
 8033128:	440b      	add	r3, r1
 803312a:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 803312e:	681b      	ldr	r3, [r3, #0]
 8033130:	7bb9      	ldrb	r1, [r7, #14]
 8033132:	2202      	movs	r2, #2
 8033134:	6878      	ldr	r0, [r7, #4]
 8033136:	f000 f8bc 	bl	80332b2 <USBD_CMPSIT_AssignEp>

      /* Set the second IN endpoint slot */
      iEp = pdev->tclasslist[pdev->classId].EpAdd[2];
 803313a:	687b      	ldr	r3, [r7, #4]
 803313c:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033140:	6879      	ldr	r1, [r7, #4]
 8033142:	4613      	mov	r3, r2
 8033144:	00db      	lsls	r3, r3, #3
 8033146:	1a9b      	subs	r3, r3, r2
 8033148:	00db      	lsls	r3, r3, #3
 803314a:	440b      	add	r3, r1
 803314c:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8033150:	681b      	ldr	r3, [r3, #0]
 8033152:	789b      	ldrb	r3, [r3, #2]
 8033154:	73bb      	strb	r3, [r7, #14]
      USBD_CMPSIT_AssignEp(pdev, iEp, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8033156:	7bb9      	ldrb	r1, [r7, #14]
 8033158:	2308      	movs	r3, #8
 803315a:	2203      	movs	r2, #3
 803315c:	6878      	ldr	r0, [r7, #4]
 803315e:	f000 f8a8 	bl	80332b2 <USBD_CMPSIT_AssignEp>

      /* Configure and Append the Descriptor */
      USBD_CMPSIT_CDCDesc(pdev, (uint32_t)pCmpstFSConfDesc, &CurrFSConfDescSz, (uint8_t)USBD_SPEED_FULL);
 8033162:	4b07      	ldr	r3, [pc, #28]	@ (8033180 <USBD_CMPSIT_AddToConfDesc+0x198>)
 8033164:	681b      	ldr	r3, [r3, #0]
 8033166:	4619      	mov	r1, r3
 8033168:	2301      	movs	r3, #1
 803316a:	4a06      	ldr	r2, [pc, #24]	@ (8033184 <USBD_CMPSIT_AddToConfDesc+0x19c>)
 803316c:	6878      	ldr	r0, [r7, #4]
 803316e:	f000 f911 	bl	8033394 <USBD_CMPSIT_CDCDesc>

#ifdef USE_USB_HS
      USBD_CMPSIT_CDCDesc(pdev, (uint32_t)pCmpstHSConfDesc, &CurrHSConfDescSz, (uint8_t)USBD_SPEED_HIGH);
#endif /* USE_USB_HS */

      break;
 8033172:	e000      	b.n	8033176 <USBD_CMPSIT_AddToConfDesc+0x18e>
    default:
      UNUSED(idxIf);
      UNUSED(iEp);
      UNUSED(USBD_CMPSIT_FindFreeIFNbr);
      UNUSED(USBD_CMPSIT_AssignEp);
      break;
 8033174:	bf00      	nop
  }

  return (uint8_t)USBD_OK;
 8033176:	2300      	movs	r3, #0
}
 8033178:	4618      	mov	r0, r3
 803317a:	3710      	adds	r7, #16
 803317c:	46bd      	mov	sp, r7
 803317e:	bd80      	pop	{r7, pc}
 8033180:	200000c0 	.word	0x200000c0
 8033184:	20004474 	.word	0x20004474

08033188 <USBD_CMPSIT_GetFSCfgDesc>:
  *         return configuration descriptor for both FS and HS modes
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t  *USBD_CMPSIT_GetFSCfgDesc(uint16_t *length)
{
 8033188:	b480      	push	{r7}
 803318a:	b083      	sub	sp, #12
 803318c:	af00      	add	r7, sp, #0
 803318e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)CurrFSConfDescSz;
 8033190:	4b05      	ldr	r3, [pc, #20]	@ (80331a8 <USBD_CMPSIT_GetFSCfgDesc+0x20>)
 8033192:	681b      	ldr	r3, [r3, #0]
 8033194:	b29a      	uxth	r2, r3
 8033196:	687b      	ldr	r3, [r7, #4]
 8033198:	801a      	strh	r2, [r3, #0]

  return USBD_CMPSIT_FSCfgDesc;
 803319a:	4b04      	ldr	r3, [pc, #16]	@ (80331ac <USBD_CMPSIT_GetFSCfgDesc+0x24>)
}
 803319c:	4618      	mov	r0, r3
 803319e:	370c      	adds	r7, #12
 80331a0:	46bd      	mov	sp, r7
 80331a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80331a6:	4770      	bx	lr
 80331a8:	20004474 	.word	0x20004474
 80331ac:	20004348 	.word	0x20004348

080331b0 <USBD_CMPSIT_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t  *USBD_CMPSIT_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80331b0:	b480      	push	{r7}
 80331b2:	b083      	sub	sp, #12
 80331b4:	af00      	add	r7, sp, #0
 80331b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)CurrFSConfDescSz;
 80331b8:	4b05      	ldr	r3, [pc, #20]	@ (80331d0 <USBD_CMPSIT_GetOtherSpeedCfgDesc+0x20>)
 80331ba:	681b      	ldr	r3, [r3, #0]
 80331bc:	b29a      	uxth	r2, r3
 80331be:	687b      	ldr	r3, [r7, #4]
 80331c0:	801a      	strh	r2, [r3, #0]

  return USBD_CMPSIT_FSCfgDesc;
 80331c2:	4b04      	ldr	r3, [pc, #16]	@ (80331d4 <USBD_CMPSIT_GetOtherSpeedCfgDesc+0x24>)
}
 80331c4:	4618      	mov	r0, r3
 80331c6:	370c      	adds	r7, #12
 80331c8:	46bd      	mov	sp, r7
 80331ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80331ce:	4770      	bx	lr
 80331d0:	20004474 	.word	0x20004474
 80331d4:	20004348 	.word	0x20004348

080331d8 <USBD_CMPSIT_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t  *USBD_CMPSIT_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80331d8:	b480      	push	{r7}
 80331da:	b083      	sub	sp, #12
 80331dc:	af00      	add	r7, sp, #0
 80331de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)(sizeof(USBD_CMPSIT_DeviceQualifierDesc));
 80331e0:	687b      	ldr	r3, [r7, #4]
 80331e2:	220a      	movs	r2, #10
 80331e4:	801a      	strh	r2, [r3, #0]
  return USBD_CMPSIT_DeviceQualifierDesc;
 80331e6:	4b03      	ldr	r3, [pc, #12]	@ (80331f4 <USBD_CMPSIT_GetDeviceQualifierDescriptor+0x1c>)
}
 80331e8:	4618      	mov	r0, r3
 80331ea:	370c      	adds	r7, #12
 80331ec:	46bd      	mov	sp, r7
 80331ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80331f2:	4770      	bx	lr
 80331f4:	200000c4 	.word	0x200000c4

080331f8 <USBD_CMPSIT_FindFreeIFNbr>:
  *         Find the first interface available slot
  * @param  pdev: device instance
  * @retval The interface number to be used
  */
static uint8_t USBD_CMPSIT_FindFreeIFNbr(USBD_HandleTypeDef *pdev)
{
 80331f8:	b480      	push	{r7}
 80331fa:	b087      	sub	sp, #28
 80331fc:	af00      	add	r7, sp, #0
 80331fe:	6078      	str	r0, [r7, #4]
  uint32_t idx = 0U;
 8033200:	2300      	movs	r3, #0
 8033202:	617b      	str	r3, [r7, #20]

  /* Unroll all already activated classes */
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 8033204:	2300      	movs	r3, #0
 8033206:	613b      	str	r3, [r7, #16]
 8033208:	e018      	b.n	803323c <USBD_CMPSIT_FindFreeIFNbr+0x44>
  {
    /* Unroll each class interfaces */
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 803320a:	2300      	movs	r3, #0
 803320c:	60fb      	str	r3, [r7, #12]
 803320e:	e005      	b.n	803321c <USBD_CMPSIT_FindFreeIFNbr+0x24>
    {
      /* Increment the interface counter index */
      idx++;
 8033210:	697b      	ldr	r3, [r7, #20]
 8033212:	3301      	adds	r3, #1
 8033214:	617b      	str	r3, [r7, #20]
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 8033216:	68fb      	ldr	r3, [r7, #12]
 8033218:	3301      	adds	r3, #1
 803321a:	60fb      	str	r3, [r7, #12]
 803321c:	6879      	ldr	r1, [r7, #4]
 803321e:	693a      	ldr	r2, [r7, #16]
 8033220:	4613      	mov	r3, r2
 8033222:	00db      	lsls	r3, r3, #3
 8033224:	1a9b      	subs	r3, r3, r2
 8033226:	00db      	lsls	r3, r3, #3
 8033228:	440b      	add	r3, r1
 803322a:	f503 734a 	add.w	r3, r3, #808	@ 0x328
 803322e:	681b      	ldr	r3, [r3, #0]
 8033230:	68fa      	ldr	r2, [r7, #12]
 8033232:	429a      	cmp	r2, r3
 8033234:	d3ec      	bcc.n	8033210 <USBD_CMPSIT_FindFreeIFNbr+0x18>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 8033236:	693b      	ldr	r3, [r7, #16]
 8033238:	3301      	adds	r3, #1
 803323a:	613b      	str	r3, [r7, #16]
 803323c:	687b      	ldr	r3, [r7, #4]
 803323e:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8033242:	693a      	ldr	r2, [r7, #16]
 8033244:	429a      	cmp	r2, r3
 8033246:	d3e0      	bcc.n	803320a <USBD_CMPSIT_FindFreeIFNbr+0x12>
    }
  }

  /* Return the first available interface slot */
  return (uint8_t)idx;
 8033248:	697b      	ldr	r3, [r7, #20]
 803324a:	b2db      	uxtb	r3, r3
}
 803324c:	4618      	mov	r0, r3
 803324e:	371c      	adds	r7, #28
 8033250:	46bd      	mov	sp, r7
 8033252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033256:	4770      	bx	lr

08033258 <USBD_CMPSIT_AddConfDesc>:
  *         Add a new class to the configuration descriptor
  * @param  pdev: device instance
  * @retval none
  */
static void  USBD_CMPSIT_AddConfDesc(uint32_t Conf, __IO uint32_t *pSze)
{
 8033258:	b480      	push	{r7}
 803325a:	b085      	sub	sp, #20
 803325c:	af00      	add	r7, sp, #0
 803325e:	6078      	str	r0, [r7, #4]
 8033260:	6039      	str	r1, [r7, #0]
  /* Intermediate variable to comply with MISRA-C Rule 11.3 */
  USBD_ConfigDescTypeDef *ptr = (USBD_ConfigDescTypeDef *)Conf;
 8033262:	687b      	ldr	r3, [r7, #4]
 8033264:	60fb      	str	r3, [r7, #12]

  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypeDef);
 8033266:	68fb      	ldr	r3, [r7, #12]
 8033268:	2209      	movs	r2, #9
 803326a:	701a      	strb	r2, [r3, #0]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 803326c:	68fb      	ldr	r3, [r7, #12]
 803326e:	2202      	movs	r2, #2
 8033270:	705a      	strb	r2, [r3, #1]
  ptr->wTotalLength = 0U;
 8033272:	68fb      	ldr	r3, [r7, #12]
 8033274:	2200      	movs	r2, #0
 8033276:	709a      	strb	r2, [r3, #2]
 8033278:	2200      	movs	r2, #0
 803327a:	70da      	strb	r2, [r3, #3]
  ptr->bNumInterfaces = 0U;
 803327c:	68fb      	ldr	r3, [r7, #12]
 803327e:	2200      	movs	r2, #0
 8033280:	711a      	strb	r2, [r3, #4]
  ptr->bConfigurationValue = 1U;
 8033282:	68fb      	ldr	r3, [r7, #12]
 8033284:	2201      	movs	r2, #1
 8033286:	715a      	strb	r2, [r3, #5]
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 8033288:	68fb      	ldr	r3, [r7, #12]
 803328a:	2204      	movs	r2, #4
 803328c:	719a      	strb	r2, [r3, #6]

#if (USBD_SELF_POWERED == 1U)
  ptr->bmAttributes = 0xC0U;   /* bmAttributes: Self Powered according to user configuration */
 803328e:	68fb      	ldr	r3, [r7, #12]
 8033290:	22c0      	movs	r2, #192	@ 0xc0
 8033292:	71da      	strb	r2, [r3, #7]
#else
  ptr->bmAttributes = 0x80U;   /* bmAttributes: Bus Powered according to user configuration */
#endif /* USBD_SELF_POWERED */

  ptr->bMaxPower = USBD_MAX_POWER;
 8033294:	68fb      	ldr	r3, [r7, #12]
 8033296:	2232      	movs	r2, #50	@ 0x32
 8033298:	721a      	strb	r2, [r3, #8]

  *pSze += sizeof(USBD_ConfigDescTypeDef);
 803329a:	683b      	ldr	r3, [r7, #0]
 803329c:	681b      	ldr	r3, [r3, #0]
 803329e:	f103 0209 	add.w	r2, r3, #9
 80332a2:	683b      	ldr	r3, [r7, #0]
 80332a4:	601a      	str	r2, [r3, #0]
}
 80332a6:	bf00      	nop
 80332a8:	3714      	adds	r7, #20
 80332aa:	46bd      	mov	sp, r7
 80332ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80332b0:	4770      	bx	lr

080332b2 <USBD_CMPSIT_AssignEp>:
  * @param  Type: Endpoint type
  * @param  Sze: Endpoint max packet size
  * @retval none
  */
static void  USBD_CMPSIT_AssignEp(USBD_HandleTypeDef *pdev, uint8_t Add, uint8_t Type, uint32_t Sze)
{
 80332b2:	b480      	push	{r7}
 80332b4:	b087      	sub	sp, #28
 80332b6:	af00      	add	r7, sp, #0
 80332b8:	60f8      	str	r0, [r7, #12]
 80332ba:	607b      	str	r3, [r7, #4]
 80332bc:	460b      	mov	r3, r1
 80332be:	72fb      	strb	r3, [r7, #11]
 80332c0:	4613      	mov	r3, r2
 80332c2:	72bb      	strb	r3, [r7, #10]
  uint32_t idx = 0U;
 80332c4:	2300      	movs	r3, #0
 80332c6:	617b      	str	r3, [r7, #20]

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 80332c8:	e002      	b.n	80332d0 <USBD_CMPSIT_AssignEp+0x1e>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 80332ca:	697b      	ldr	r3, [r7, #20]
 80332cc:	3301      	adds	r3, #1
 80332ce:	617b      	str	r3, [r7, #20]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 80332d0:	68fb      	ldr	r3, [r7, #12]
 80332d2:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80332d6:	68f9      	ldr	r1, [r7, #12]
 80332d8:	4613      	mov	r3, r2
 80332da:	00db      	lsls	r3, r3, #3
 80332dc:	1a9b      	subs	r3, r3, r2
 80332de:	00db      	lsls	r3, r3, #3
 80332e0:	440b      	add	r3, r1
 80332e2:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 80332e6:	681b      	ldr	r3, [r3, #0]
 80332e8:	697a      	ldr	r2, [r7, #20]
 80332ea:	429a      	cmp	r2, r3
 80332ec:	d20f      	bcs.n	803330e <USBD_CMPSIT_AssignEp+0x5c>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 80332ee:	68fb      	ldr	r3, [r7, #12]
 80332f0:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80332f4:	68f9      	ldr	r1, [r7, #12]
 80332f6:	4613      	mov	r3, r2
 80332f8:	00db      	lsls	r3, r3, #3
 80332fa:	1a9b      	subs	r3, r3, r2
 80332fc:	005b      	lsls	r3, r3, #1
 80332fe:	697a      	ldr	r2, [r7, #20]
 8033300:	4413      	add	r3, r2
 8033302:	33c4      	adds	r3, #196	@ 0xc4
 8033304:	009b      	lsls	r3, r3, #2
 8033306:	440b      	add	r3, r1
 8033308:	78db      	ldrb	r3, [r3, #3]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 803330a:	2b00      	cmp	r3, #0
 803330c:	d1dd      	bne.n	80332ca <USBD_CMPSIT_AssignEp+0x18>
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 803330e:	68fb      	ldr	r3, [r7, #12]
 8033310:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033314:	68f9      	ldr	r1, [r7, #12]
 8033316:	4613      	mov	r3, r2
 8033318:	00db      	lsls	r3, r3, #3
 803331a:	1a9b      	subs	r3, r3, r2
 803331c:	005b      	lsls	r3, r3, #1
 803331e:	697a      	ldr	r2, [r7, #20]
 8033320:	4413      	add	r3, r2
 8033322:	33c4      	adds	r3, #196	@ 0xc4
 8033324:	7afa      	ldrb	r2, [r7, #11]
 8033326:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 803332a:	68fb      	ldr	r3, [r7, #12]
 803332c:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033330:	68f9      	ldr	r1, [r7, #12]
 8033332:	4613      	mov	r3, r2
 8033334:	00db      	lsls	r3, r3, #3
 8033336:	1a9b      	subs	r3, r3, r2
 8033338:	005b      	lsls	r3, r3, #1
 803333a:	697a      	ldr	r2, [r7, #20]
 803333c:	4413      	add	r3, r2
 803333e:	33c4      	adds	r3, #196	@ 0xc4
 8033340:	009b      	lsls	r3, r3, #2
 8033342:	440b      	add	r3, r1
 8033344:	7aba      	ldrb	r2, [r7, #10]
 8033346:	705a      	strb	r2, [r3, #1]
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint8_t)Sze;
 8033348:	68fb      	ldr	r3, [r7, #12]
 803334a:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 803334e:	687b      	ldr	r3, [r7, #4]
 8033350:	b2d8      	uxtb	r0, r3
 8033352:	68f9      	ldr	r1, [r7, #12]
 8033354:	4613      	mov	r3, r2
 8033356:	00db      	lsls	r3, r3, #3
 8033358:	1a9b      	subs	r3, r3, r2
 803335a:	005b      	lsls	r3, r3, #1
 803335c:	697a      	ldr	r2, [r7, #20]
 803335e:	4413      	add	r3, r2
 8033360:	33c4      	adds	r3, #196	@ 0xc4
 8033362:	009b      	lsls	r3, r3, #2
 8033364:	440b      	add	r3, r1
 8033366:	4602      	mov	r2, r0
 8033368:	709a      	strb	r2, [r3, #2]
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 803336a:	68fb      	ldr	r3, [r7, #12]
 803336c:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033370:	68f9      	ldr	r1, [r7, #12]
 8033372:	4613      	mov	r3, r2
 8033374:	00db      	lsls	r3, r3, #3
 8033376:	1a9b      	subs	r3, r3, r2
 8033378:	005b      	lsls	r3, r3, #1
 803337a:	697a      	ldr	r2, [r7, #20]
 803337c:	4413      	add	r3, r2
 803337e:	33c4      	adds	r3, #196	@ 0xc4
 8033380:	009b      	lsls	r3, r3, #2
 8033382:	440b      	add	r3, r1
 8033384:	2201      	movs	r2, #1
 8033386:	70da      	strb	r2, [r3, #3]
}
 8033388:	bf00      	nop
 803338a:	371c      	adds	r7, #28
 803338c:	46bd      	mov	sp, r7
 803338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033392:	4770      	bx	lr

08033394 <USBD_CMPSIT_CDCDesc>:
  * @param  pConf: Configuration descriptor pointer
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void  USBD_CMPSIT_CDCDesc(USBD_HandleTypeDef *pdev, uint32_t pConf, __IO uint32_t *Sze, uint8_t speed)
{
 8033394:	b480      	push	{r7}
 8033396:	b085      	sub	sp, #20
 8033398:	af00      	add	r7, sp, #0
 803339a:	60f8      	str	r0, [r7, #12]
 803339c:	60b9      	str	r1, [r7, #8]
 803339e:	607a      	str	r2, [r7, #4]
 80333a0:	70fb      	strb	r3, [r7, #3]
#if USBD_COMPOSITE_USE_IAD == 1
  static USBD_IadDescTypeDef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc                          = ((USBD_IadDescTypeDef *)(pConf + *Sze));
 80333a2:	687b      	ldr	r3, [r7, #4]
 80333a4:	681a      	ldr	r2, [r3, #0]
 80333a6:	68bb      	ldr	r3, [r7, #8]
 80333a8:	4413      	add	r3, r2
 80333aa:	461a      	mov	r2, r3
 80333ac:	4b9f      	ldr	r3, [pc, #636]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 80333ae:	601a      	str	r2, [r3, #0]
  pIadDesc->bLength                 = (uint8_t)sizeof(USBD_IadDescTypeDef);
 80333b0:	4b9e      	ldr	r3, [pc, #632]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 80333b2:	681b      	ldr	r3, [r3, #0]
 80333b4:	2208      	movs	r2, #8
 80333b6:	701a      	strb	r2, [r3, #0]
  pIadDesc->bDescriptorType         = USB_DESC_TYPE_IAD; /* IAD descriptor */
 80333b8:	4b9c      	ldr	r3, [pc, #624]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 80333ba:	681b      	ldr	r3, [r3, #0]
 80333bc:	220b      	movs	r2, #11
 80333be:	705a      	strb	r2, [r3, #1]
  pIadDesc->bFirstInterface         = pdev->tclasslist[pdev->classId].Ifs[0];
 80333c0:	68fb      	ldr	r3, [r7, #12]
 80333c2:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80333c6:	4b99      	ldr	r3, [pc, #612]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 80333c8:	6819      	ldr	r1, [r3, #0]
 80333ca:	68f8      	ldr	r0, [r7, #12]
 80333cc:	4613      	mov	r3, r2
 80333ce:	00db      	lsls	r3, r3, #3
 80333d0:	1a9b      	subs	r3, r3, r2
 80333d2:	00db      	lsls	r3, r3, #3
 80333d4:	4403      	add	r3, r0
 80333d6:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80333da:	781b      	ldrb	r3, [r3, #0]
 80333dc:	708b      	strb	r3, [r1, #2]
  pIadDesc->bInterfaceCount         = 2U;    /* 2 interfaces */
 80333de:	4b93      	ldr	r3, [pc, #588]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 80333e0:	681b      	ldr	r3, [r3, #0]
 80333e2:	2202      	movs	r2, #2
 80333e4:	70da      	strb	r2, [r3, #3]
  pIadDesc->bFunctionClass          = 0x02U;
 80333e6:	4b91      	ldr	r3, [pc, #580]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 80333e8:	681b      	ldr	r3, [r3, #0]
 80333ea:	2202      	movs	r2, #2
 80333ec:	711a      	strb	r2, [r3, #4]
  pIadDesc->bFunctionSubClass       = 0x02U;
 80333ee:	4b8f      	ldr	r3, [pc, #572]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 80333f0:	681b      	ldr	r3, [r3, #0]
 80333f2:	2202      	movs	r2, #2
 80333f4:	715a      	strb	r2, [r3, #5]
  pIadDesc->bFunctionProtocol       = 0x01U;
 80333f6:	4b8d      	ldr	r3, [pc, #564]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 80333f8:	681b      	ldr	r3, [r3, #0]
 80333fa:	2201      	movs	r2, #1
 80333fc:	719a      	strb	r2, [r3, #6]
  pIadDesc->iFunction               = 0U; /* String Index */
 80333fe:	4b8b      	ldr	r3, [pc, #556]	@ (803362c <USBD_CMPSIT_CDCDesc+0x298>)
 8033400:	681b      	ldr	r3, [r3, #0]
 8033402:	2200      	movs	r2, #0
 8033404:	71da      	strb	r2, [r3, #7]
  *Sze                              += (uint32_t)sizeof(USBD_IadDescTypeDef);
 8033406:	687b      	ldr	r3, [r7, #4]
 8033408:	681b      	ldr	r3, [r3, #0]
 803340a:	f103 0208 	add.w	r2, r3, #8
 803340e:	687b      	ldr	r3, [r7, #4]
 8033410:	601a      	str	r2, [r3, #0]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_CMPSIT_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02, 0x02U, 0x01U, 0U);
 8033412:	687b      	ldr	r3, [r7, #4]
 8033414:	681a      	ldr	r2, [r3, #0]
 8033416:	68bb      	ldr	r3, [r7, #8]
 8033418:	4413      	add	r3, r2
 803341a:	461a      	mov	r2, r3
 803341c:	4b84      	ldr	r3, [pc, #528]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 803341e:	601a      	str	r2, [r3, #0]
 8033420:	4b83      	ldr	r3, [pc, #524]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 8033422:	681b      	ldr	r3, [r3, #0]
 8033424:	2209      	movs	r2, #9
 8033426:	701a      	strb	r2, [r3, #0]
 8033428:	4b81      	ldr	r3, [pc, #516]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 803342a:	681b      	ldr	r3, [r3, #0]
 803342c:	2204      	movs	r2, #4
 803342e:	705a      	strb	r2, [r3, #1]
 8033430:	68fb      	ldr	r3, [r7, #12]
 8033432:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033436:	4b7e      	ldr	r3, [pc, #504]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 8033438:	6819      	ldr	r1, [r3, #0]
 803343a:	68f8      	ldr	r0, [r7, #12]
 803343c:	4613      	mov	r3, r2
 803343e:	00db      	lsls	r3, r3, #3
 8033440:	1a9b      	subs	r3, r3, r2
 8033442:	00db      	lsls	r3, r3, #3
 8033444:	4403      	add	r3, r0
 8033446:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 803344a:	781b      	ldrb	r3, [r3, #0]
 803344c:	708b      	strb	r3, [r1, #2]
 803344e:	4b78      	ldr	r3, [pc, #480]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 8033450:	681b      	ldr	r3, [r3, #0]
 8033452:	2200      	movs	r2, #0
 8033454:	70da      	strb	r2, [r3, #3]
 8033456:	4b76      	ldr	r3, [pc, #472]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 8033458:	681b      	ldr	r3, [r3, #0]
 803345a:	2201      	movs	r2, #1
 803345c:	711a      	strb	r2, [r3, #4]
 803345e:	4b74      	ldr	r3, [pc, #464]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 8033460:	681b      	ldr	r3, [r3, #0]
 8033462:	2202      	movs	r2, #2
 8033464:	715a      	strb	r2, [r3, #5]
 8033466:	4b72      	ldr	r3, [pc, #456]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 8033468:	681b      	ldr	r3, [r3, #0]
 803346a:	2202      	movs	r2, #2
 803346c:	719a      	strb	r2, [r3, #6]
 803346e:	4b70      	ldr	r3, [pc, #448]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 8033470:	681b      	ldr	r3, [r3, #0]
 8033472:	2201      	movs	r2, #1
 8033474:	71da      	strb	r2, [r3, #7]
 8033476:	4b6e      	ldr	r3, [pc, #440]	@ (8033630 <USBD_CMPSIT_CDCDesc+0x29c>)
 8033478:	681b      	ldr	r3, [r3, #0]
 803347a:	2200      	movs	r2, #0
 803347c:	721a      	strb	r2, [r3, #8]
 803347e:	687b      	ldr	r3, [r7, #4]
 8033480:	681b      	ldr	r3, [r3, #0]
 8033482:	f103 0209 	add.w	r2, r3, #9
 8033486:	687b      	ldr	r3, [r7, #4]
 8033488:	601a      	str	r2, [r3, #0]

  /* Control interface headers */
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypeDef *)((uint32_t)pConf + *Sze));
 803348a:	687b      	ldr	r3, [r7, #4]
 803348c:	681a      	ldr	r2, [r3, #0]
 803348e:	68bb      	ldr	r3, [r7, #8]
 8033490:	4413      	add	r3, r2
 8033492:	461a      	mov	r2, r3
 8033494:	4b67      	ldr	r3, [pc, #412]	@ (8033634 <USBD_CMPSIT_CDCDesc+0x2a0>)
 8033496:	601a      	str	r2, [r3, #0]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
 8033498:	4b66      	ldr	r3, [pc, #408]	@ (8033634 <USBD_CMPSIT_CDCDesc+0x2a0>)
 803349a:	681b      	ldr	r3, [r3, #0]
 803349c:	2205      	movs	r2, #5
 803349e:	701a      	strb	r2, [r3, #0]
  pHeadDesc->bDescriptorType = 0x24U;
 80334a0:	4b64      	ldr	r3, [pc, #400]	@ (8033634 <USBD_CMPSIT_CDCDesc+0x2a0>)
 80334a2:	681b      	ldr	r3, [r3, #0]
 80334a4:	2224      	movs	r2, #36	@ 0x24
 80334a6:	705a      	strb	r2, [r3, #1]
  pHeadDesc->bDescriptorSubtype = 0x00U;
 80334a8:	4b62      	ldr	r3, [pc, #392]	@ (8033634 <USBD_CMPSIT_CDCDesc+0x2a0>)
 80334aa:	681b      	ldr	r3, [r3, #0]
 80334ac:	2200      	movs	r2, #0
 80334ae:	709a      	strb	r2, [r3, #2]
  pHeadDesc->bcdCDC = 0x0110U;
 80334b0:	4b60      	ldr	r3, [pc, #384]	@ (8033634 <USBD_CMPSIT_CDCDesc+0x2a0>)
 80334b2:	681b      	ldr	r3, [r3, #0]
 80334b4:	2200      	movs	r2, #0
 80334b6:	f042 0210 	orr.w	r2, r2, #16
 80334ba:	70da      	strb	r2, [r3, #3]
 80334bc:	2200      	movs	r2, #0
 80334be:	f042 0201 	orr.w	r2, r2, #1
 80334c2:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypeDef);
 80334c4:	687b      	ldr	r3, [r7, #4]
 80334c6:	681b      	ldr	r3, [r3, #0]
 80334c8:	1d5a      	adds	r2, r3, #5
 80334ca:	687b      	ldr	r3, [r7, #4]
 80334cc:	601a      	str	r2, [r3, #0]

  /* Call Management Functional Descriptor */
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypeDef *)((uint32_t)pConf + *Sze));
 80334ce:	687b      	ldr	r3, [r7, #4]
 80334d0:	681a      	ldr	r2, [r3, #0]
 80334d2:	68bb      	ldr	r3, [r7, #8]
 80334d4:	4413      	add	r3, r2
 80334d6:	461a      	mov	r2, r3
 80334d8:	4b57      	ldr	r3, [pc, #348]	@ (8033638 <USBD_CMPSIT_CDCDesc+0x2a4>)
 80334da:	601a      	str	r2, [r3, #0]
  pCallMgmDesc->bLength = 0x05U;
 80334dc:	4b56      	ldr	r3, [pc, #344]	@ (8033638 <USBD_CMPSIT_CDCDesc+0x2a4>)
 80334de:	681b      	ldr	r3, [r3, #0]
 80334e0:	2205      	movs	r2, #5
 80334e2:	701a      	strb	r2, [r3, #0]
  pCallMgmDesc->bDescriptorType = 0x24U;
 80334e4:	4b54      	ldr	r3, [pc, #336]	@ (8033638 <USBD_CMPSIT_CDCDesc+0x2a4>)
 80334e6:	681b      	ldr	r3, [r3, #0]
 80334e8:	2224      	movs	r2, #36	@ 0x24
 80334ea:	705a      	strb	r2, [r3, #1]
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 80334ec:	4b52      	ldr	r3, [pc, #328]	@ (8033638 <USBD_CMPSIT_CDCDesc+0x2a4>)
 80334ee:	681b      	ldr	r3, [r3, #0]
 80334f0:	2201      	movs	r2, #1
 80334f2:	709a      	strb	r2, [r3, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
 80334f4:	4b50      	ldr	r3, [pc, #320]	@ (8033638 <USBD_CMPSIT_CDCDesc+0x2a4>)
 80334f6:	681b      	ldr	r3, [r3, #0]
 80334f8:	2200      	movs	r2, #0
 80334fa:	70da      	strb	r2, [r3, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80334fc:	68fb      	ldr	r3, [r7, #12]
 80334fe:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033502:	4b4d      	ldr	r3, [pc, #308]	@ (8033638 <USBD_CMPSIT_CDCDesc+0x2a4>)
 8033504:	6819      	ldr	r1, [r3, #0]
 8033506:	68f8      	ldr	r0, [r7, #12]
 8033508:	4613      	mov	r3, r2
 803350a:	00db      	lsls	r3, r3, #3
 803350c:	1a9b      	subs	r3, r3, r2
 803350e:	00db      	lsls	r3, r3, #3
 8033510:	4403      	add	r3, r0
 8033512:	f203 332d 	addw	r3, r3, #813	@ 0x32d
 8033516:	781b      	ldrb	r3, [r3, #0]
 8033518:	710b      	strb	r3, [r1, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypeDef);
 803351a:	687b      	ldr	r3, [r7, #4]
 803351c:	681b      	ldr	r3, [r3, #0]
 803351e:	1d5a      	adds	r2, r3, #5
 8033520:	687b      	ldr	r3, [r7, #4]
 8033522:	601a      	str	r2, [r3, #0]

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypeDef *)((uint32_t)pConf + *Sze));
 8033524:	687b      	ldr	r3, [r7, #4]
 8033526:	681a      	ldr	r2, [r3, #0]
 8033528:	68bb      	ldr	r3, [r7, #8]
 803352a:	4413      	add	r3, r2
 803352c:	461a      	mov	r2, r3
 803352e:	4b43      	ldr	r3, [pc, #268]	@ (803363c <USBD_CMPSIT_CDCDesc+0x2a8>)
 8033530:	601a      	str	r2, [r3, #0]
  pACMDesc->bLength = 0x04U;
 8033532:	4b42      	ldr	r3, [pc, #264]	@ (803363c <USBD_CMPSIT_CDCDesc+0x2a8>)
 8033534:	681b      	ldr	r3, [r3, #0]
 8033536:	2204      	movs	r2, #4
 8033538:	701a      	strb	r2, [r3, #0]
  pACMDesc->bDescriptorType = 0x24U;
 803353a:	4b40      	ldr	r3, [pc, #256]	@ (803363c <USBD_CMPSIT_CDCDesc+0x2a8>)
 803353c:	681b      	ldr	r3, [r3, #0]
 803353e:	2224      	movs	r2, #36	@ 0x24
 8033540:	705a      	strb	r2, [r3, #1]
  pACMDesc->bDescriptorSubtype = 0x02U;
 8033542:	4b3e      	ldr	r3, [pc, #248]	@ (803363c <USBD_CMPSIT_CDCDesc+0x2a8>)
 8033544:	681b      	ldr	r3, [r3, #0]
 8033546:	2202      	movs	r2, #2
 8033548:	709a      	strb	r2, [r3, #2]
  pACMDesc->bmCapabilities = 0x02U;
 803354a:	4b3c      	ldr	r3, [pc, #240]	@ (803363c <USBD_CMPSIT_CDCDesc+0x2a8>)
 803354c:	681b      	ldr	r3, [r3, #0]
 803354e:	2202      	movs	r2, #2
 8033550:	70da      	strb	r2, [r3, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypeDef);
 8033552:	687b      	ldr	r3, [r7, #4]
 8033554:	681b      	ldr	r3, [r3, #0]
 8033556:	1d1a      	adds	r2, r3, #4
 8033558:	687b      	ldr	r3, [r7, #4]
 803355a:	601a      	str	r2, [r3, #0]

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypeDef *)((uint32_t)pConf + *Sze));
 803355c:	687b      	ldr	r3, [r7, #4]
 803355e:	681a      	ldr	r2, [r3, #0]
 8033560:	68bb      	ldr	r3, [r7, #8]
 8033562:	4413      	add	r3, r2
 8033564:	461a      	mov	r2, r3
 8033566:	4b36      	ldr	r3, [pc, #216]	@ (8033640 <USBD_CMPSIT_CDCDesc+0x2ac>)
 8033568:	601a      	str	r2, [r3, #0]
  pUnionDesc->bLength = 0x05U;
 803356a:	4b35      	ldr	r3, [pc, #212]	@ (8033640 <USBD_CMPSIT_CDCDesc+0x2ac>)
 803356c:	681b      	ldr	r3, [r3, #0]
 803356e:	2205      	movs	r2, #5
 8033570:	701a      	strb	r2, [r3, #0]
  pUnionDesc->bDescriptorType = 0x24U;
 8033572:	4b33      	ldr	r3, [pc, #204]	@ (8033640 <USBD_CMPSIT_CDCDesc+0x2ac>)
 8033574:	681b      	ldr	r3, [r3, #0]
 8033576:	2224      	movs	r2, #36	@ 0x24
 8033578:	705a      	strb	r2, [r3, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 803357a:	4b31      	ldr	r3, [pc, #196]	@ (8033640 <USBD_CMPSIT_CDCDesc+0x2ac>)
 803357c:	681b      	ldr	r3, [r3, #0]
 803357e:	2206      	movs	r2, #6
 8033580:	709a      	strb	r2, [r3, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 8033582:	68fb      	ldr	r3, [r7, #12]
 8033584:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033588:	4b2d      	ldr	r3, [pc, #180]	@ (8033640 <USBD_CMPSIT_CDCDesc+0x2ac>)
 803358a:	6819      	ldr	r1, [r3, #0]
 803358c:	68f8      	ldr	r0, [r7, #12]
 803358e:	4613      	mov	r3, r2
 8033590:	00db      	lsls	r3, r3, #3
 8033592:	1a9b      	subs	r3, r3, r2
 8033594:	00db      	lsls	r3, r3, #3
 8033596:	4403      	add	r3, r0
 8033598:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 803359c:	781b      	ldrb	r3, [r3, #0]
 803359e:	70cb      	strb	r3, [r1, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80335a0:	68fb      	ldr	r3, [r7, #12]
 80335a2:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80335a6:	4b26      	ldr	r3, [pc, #152]	@ (8033640 <USBD_CMPSIT_CDCDesc+0x2ac>)
 80335a8:	6819      	ldr	r1, [r3, #0]
 80335aa:	68f8      	ldr	r0, [r7, #12]
 80335ac:	4613      	mov	r3, r2
 80335ae:	00db      	lsls	r3, r3, #3
 80335b0:	1a9b      	subs	r3, r3, r2
 80335b2:	00db      	lsls	r3, r3, #3
 80335b4:	4403      	add	r3, r0
 80335b6:	f203 332d 	addw	r3, r3, #813	@ 0x32d
 80335ba:	781b      	ldrb	r3, [r3, #0]
 80335bc:	710b      	strb	r3, [r1, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypeDef);
 80335be:	687b      	ldr	r3, [r7, #4]
 80335c0:	681b      	ldr	r3, [r3, #0]
 80335c2:	1d5a      	adds	r2, r3, #5
 80335c4:	687b      	ldr	r3, [r7, #4]
 80335c6:	601a      	str	r2, [r3, #0]

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_CMPSIT_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 80335c8:	687b      	ldr	r3, [r7, #4]
 80335ca:	681a      	ldr	r2, [r3, #0]
 80335cc:	68bb      	ldr	r3, [r7, #8]
 80335ce:	4413      	add	r3, r2
 80335d0:	461a      	mov	r2, r3
 80335d2:	4b1c      	ldr	r3, [pc, #112]	@ (8033644 <USBD_CMPSIT_CDCDesc+0x2b0>)
 80335d4:	601a      	str	r2, [r3, #0]
 80335d6:	4b1b      	ldr	r3, [pc, #108]	@ (8033644 <USBD_CMPSIT_CDCDesc+0x2b0>)
 80335d8:	681b      	ldr	r3, [r3, #0]
 80335da:	2207      	movs	r2, #7
 80335dc:	701a      	strb	r2, [r3, #0]
 80335de:	4b19      	ldr	r3, [pc, #100]	@ (8033644 <USBD_CMPSIT_CDCDesc+0x2b0>)
 80335e0:	681b      	ldr	r3, [r3, #0]
 80335e2:	2205      	movs	r2, #5
 80335e4:	705a      	strb	r2, [r3, #1]
 80335e6:	68fb      	ldr	r3, [r7, #12]
 80335e8:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80335ec:	4b15      	ldr	r3, [pc, #84]	@ (8033644 <USBD_CMPSIT_CDCDesc+0x2b0>)
 80335ee:	6819      	ldr	r1, [r3, #0]
 80335f0:	68f8      	ldr	r0, [r7, #12]
 80335f2:	4613      	mov	r3, r2
 80335f4:	00db      	lsls	r3, r3, #3
 80335f6:	1a9b      	subs	r3, r3, r2
 80335f8:	00db      	lsls	r3, r3, #3
 80335fa:	4403      	add	r3, r0
 80335fc:	f503 7346 	add.w	r3, r3, #792	@ 0x318
 8033600:	781b      	ldrb	r3, [r3, #0]
 8033602:	708b      	strb	r3, [r1, #2]
 8033604:	4b0f      	ldr	r3, [pc, #60]	@ (8033644 <USBD_CMPSIT_CDCDesc+0x2b0>)
 8033606:	681b      	ldr	r3, [r3, #0]
 8033608:	2203      	movs	r2, #3
 803360a:	70da      	strb	r2, [r3, #3]
 803360c:	4b0d      	ldr	r3, [pc, #52]	@ (8033644 <USBD_CMPSIT_CDCDesc+0x2b0>)
 803360e:	681b      	ldr	r3, [r3, #0]
 8033610:	2200      	movs	r2, #0
 8033612:	f042 0208 	orr.w	r2, r2, #8
 8033616:	711a      	strb	r2, [r3, #4]
 8033618:	2200      	movs	r2, #0
 803361a:	715a      	strb	r2, [r3, #5]
 803361c:	78fb      	ldrb	r3, [r7, #3]
 803361e:	2b00      	cmp	r3, #0
 8033620:	d112      	bne.n	8033648 <USBD_CMPSIT_CDCDesc+0x2b4>
 8033622:	4b08      	ldr	r3, [pc, #32]	@ (8033644 <USBD_CMPSIT_CDCDesc+0x2b0>)
 8033624:	681b      	ldr	r3, [r3, #0]
 8033626:	2210      	movs	r2, #16
 8033628:	719a      	strb	r2, [r3, #6]
 803362a:	e011      	b.n	8033650 <USBD_CMPSIT_CDCDesc+0x2bc>
 803362c:	20004478 	.word	0x20004478
 8033630:	2000447c 	.word	0x2000447c
 8033634:	20004480 	.word	0x20004480
 8033638:	20004484 	.word	0x20004484
 803363c:	20004488 	.word	0x20004488
 8033640:	2000448c 	.word	0x2000448c
 8033644:	20004490 	.word	0x20004490
 8033648:	4b76      	ldr	r3, [pc, #472]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 803364a:	681b      	ldr	r3, [r3, #0]
 803364c:	2210      	movs	r2, #16
 803364e:	719a      	strb	r2, [r3, #6]
 8033650:	687b      	ldr	r3, [r7, #4]
 8033652:	681b      	ldr	r3, [r3, #0]
 8033654:	1dda      	adds	r2, r3, #7
 8033656:	687b      	ldr	r3, [r7, #4]
 8033658:	601a      	str	r2, [r3, #0]
                       USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE, CDC_HS_BINTERVAL, CDC_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_CMPSIT_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A, 0U, 0U, 0U);
 803365a:	687b      	ldr	r3, [r7, #4]
 803365c:	681a      	ldr	r2, [r3, #0]
 803365e:	68bb      	ldr	r3, [r7, #8]
 8033660:	4413      	add	r3, r2
 8033662:	461a      	mov	r2, r3
 8033664:	4b70      	ldr	r3, [pc, #448]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 8033666:	601a      	str	r2, [r3, #0]
 8033668:	4b6f      	ldr	r3, [pc, #444]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 803366a:	681b      	ldr	r3, [r3, #0]
 803366c:	2209      	movs	r2, #9
 803366e:	701a      	strb	r2, [r3, #0]
 8033670:	4b6d      	ldr	r3, [pc, #436]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 8033672:	681b      	ldr	r3, [r3, #0]
 8033674:	2204      	movs	r2, #4
 8033676:	705a      	strb	r2, [r3, #1]
 8033678:	68fb      	ldr	r3, [r7, #12]
 803367a:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 803367e:	4b6a      	ldr	r3, [pc, #424]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 8033680:	6819      	ldr	r1, [r3, #0]
 8033682:	68f8      	ldr	r0, [r7, #12]
 8033684:	4613      	mov	r3, r2
 8033686:	00db      	lsls	r3, r3, #3
 8033688:	1a9b      	subs	r3, r3, r2
 803368a:	00db      	lsls	r3, r3, #3
 803368c:	4403      	add	r3, r0
 803368e:	f203 332d 	addw	r3, r3, #813	@ 0x32d
 8033692:	781b      	ldrb	r3, [r3, #0]
 8033694:	708b      	strb	r3, [r1, #2]
 8033696:	4b64      	ldr	r3, [pc, #400]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 8033698:	681b      	ldr	r3, [r3, #0]
 803369a:	2200      	movs	r2, #0
 803369c:	70da      	strb	r2, [r3, #3]
 803369e:	4b62      	ldr	r3, [pc, #392]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 80336a0:	681b      	ldr	r3, [r3, #0]
 80336a2:	2202      	movs	r2, #2
 80336a4:	711a      	strb	r2, [r3, #4]
 80336a6:	4b60      	ldr	r3, [pc, #384]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 80336a8:	681b      	ldr	r3, [r3, #0]
 80336aa:	220a      	movs	r2, #10
 80336ac:	715a      	strb	r2, [r3, #5]
 80336ae:	4b5e      	ldr	r3, [pc, #376]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 80336b0:	681b      	ldr	r3, [r3, #0]
 80336b2:	2200      	movs	r2, #0
 80336b4:	719a      	strb	r2, [r3, #6]
 80336b6:	4b5c      	ldr	r3, [pc, #368]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 80336b8:	681b      	ldr	r3, [r3, #0]
 80336ba:	2200      	movs	r2, #0
 80336bc:	71da      	strb	r2, [r3, #7]
 80336be:	4b5a      	ldr	r3, [pc, #360]	@ (8033828 <USBD_CMPSIT_CDCDesc+0x494>)
 80336c0:	681b      	ldr	r3, [r3, #0]
 80336c2:	2200      	movs	r2, #0
 80336c4:	721a      	strb	r2, [r3, #8]
 80336c6:	687b      	ldr	r3, [r7, #4]
 80336c8:	681b      	ldr	r3, [r3, #0]
 80336ca:	f103 0209 	add.w	r2, r3, #9
 80336ce:	687b      	ldr	r3, [r7, #4]
 80336d0:	601a      	str	r2, [r3, #0]

  if (speed == (uint8_t)USBD_SPEED_HIGH)
 80336d2:	78fb      	ldrb	r3, [r7, #3]
 80336d4:	2b00      	cmp	r3, #0
 80336d6:	d10d      	bne.n	80336f4 <USBD_CMPSIT_CDCDesc+0x360>
  {
    pdev->tclasslist[pdev->classId].CurrPcktSze = CDC_DATA_HS_MAX_PACKET_SIZE;
 80336d8:	68fb      	ldr	r3, [r7, #12]
 80336da:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80336de:	68f9      	ldr	r1, [r7, #12]
 80336e0:	4613      	mov	r3, r2
 80336e2:	00db      	lsls	r3, r3, #3
 80336e4:	1a9b      	subs	r3, r3, r2
 80336e6:	00db      	lsls	r3, r3, #3
 80336e8:	440b      	add	r3, r1
 80336ea:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 80336ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80336f2:	601a      	str	r2, [r3, #0]
  }

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_CMPSIT_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 80336f4:	687b      	ldr	r3, [r7, #4]
 80336f6:	681a      	ldr	r2, [r3, #0]
 80336f8:	68bb      	ldr	r3, [r7, #8]
 80336fa:	4413      	add	r3, r2
 80336fc:	461a      	mov	r2, r3
 80336fe:	4b49      	ldr	r3, [pc, #292]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 8033700:	601a      	str	r2, [r3, #0]
 8033702:	4b48      	ldr	r3, [pc, #288]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 8033704:	681b      	ldr	r3, [r3, #0]
 8033706:	2207      	movs	r2, #7
 8033708:	701a      	strb	r2, [r3, #0]
 803370a:	4b46      	ldr	r3, [pc, #280]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 803370c:	681b      	ldr	r3, [r3, #0]
 803370e:	2205      	movs	r2, #5
 8033710:	705a      	strb	r2, [r3, #1]
 8033712:	68fb      	ldr	r3, [r7, #12]
 8033714:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033718:	4b42      	ldr	r3, [pc, #264]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 803371a:	6819      	ldr	r1, [r3, #0]
 803371c:	68f8      	ldr	r0, [r7, #12]
 803371e:	4613      	mov	r3, r2
 8033720:	00db      	lsls	r3, r3, #3
 8033722:	1a9b      	subs	r3, r3, r2
 8033724:	00db      	lsls	r3, r3, #3
 8033726:	4403      	add	r3, r0
 8033728:	f503 7344 	add.w	r3, r3, #784	@ 0x310
 803372c:	781b      	ldrb	r3, [r3, #0]
 803372e:	708b      	strb	r3, [r1, #2]
 8033730:	4b3c      	ldr	r3, [pc, #240]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 8033732:	681b      	ldr	r3, [r3, #0]
 8033734:	2202      	movs	r2, #2
 8033736:	70da      	strb	r2, [r3, #3]
 8033738:	68fb      	ldr	r3, [r7, #12]
 803373a:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 803373e:	68f9      	ldr	r1, [r7, #12]
 8033740:	4613      	mov	r3, r2
 8033742:	00db      	lsls	r3, r3, #3
 8033744:	1a9b      	subs	r3, r3, r2
 8033746:	00db      	lsls	r3, r3, #3
 8033748:	440b      	add	r3, r1
 803374a:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 803374e:	681a      	ldr	r2, [r3, #0]
 8033750:	4b34      	ldr	r3, [pc, #208]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 8033752:	681b      	ldr	r3, [r3, #0]
 8033754:	b292      	uxth	r2, r2
 8033756:	809a      	strh	r2, [r3, #4]
 8033758:	78fb      	ldrb	r3, [r7, #3]
 803375a:	2b00      	cmp	r3, #0
 803375c:	d104      	bne.n	8033768 <USBD_CMPSIT_CDCDesc+0x3d4>
 803375e:	4b31      	ldr	r3, [pc, #196]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 8033760:	681b      	ldr	r3, [r3, #0]
 8033762:	2200      	movs	r2, #0
 8033764:	719a      	strb	r2, [r3, #6]
 8033766:	e003      	b.n	8033770 <USBD_CMPSIT_CDCDesc+0x3dc>
 8033768:	4b2e      	ldr	r3, [pc, #184]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 803376a:	681b      	ldr	r3, [r3, #0]
 803376c:	2200      	movs	r2, #0
 803376e:	719a      	strb	r2, [r3, #6]
 8033770:	687b      	ldr	r3, [r7, #4]
 8033772:	681b      	ldr	r3, [r3, #0]
 8033774:	1dda      	adds	r2, r3, #7
 8033776:	687b      	ldr	r3, [r7, #4]
 8033778:	601a      	str	r2, [r3, #0]
                       (USBD_EP_TYPE_BULK), (pdev->tclasslist[pdev->classId].CurrPcktSze), (0U), (0U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_CMPSIT_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 803377a:	687b      	ldr	r3, [r7, #4]
 803377c:	681a      	ldr	r2, [r3, #0]
 803377e:	68bb      	ldr	r3, [r7, #8]
 8033780:	4413      	add	r3, r2
 8033782:	461a      	mov	r2, r3
 8033784:	4b27      	ldr	r3, [pc, #156]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 8033786:	601a      	str	r2, [r3, #0]
 8033788:	4b26      	ldr	r3, [pc, #152]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 803378a:	681b      	ldr	r3, [r3, #0]
 803378c:	2207      	movs	r2, #7
 803378e:	701a      	strb	r2, [r3, #0]
 8033790:	4b24      	ldr	r3, [pc, #144]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 8033792:	681b      	ldr	r3, [r3, #0]
 8033794:	2205      	movs	r2, #5
 8033796:	705a      	strb	r2, [r3, #1]
 8033798:	68fb      	ldr	r3, [r7, #12]
 803379a:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 803379e:	4b21      	ldr	r3, [pc, #132]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 80337a0:	6819      	ldr	r1, [r3, #0]
 80337a2:	68f8      	ldr	r0, [r7, #12]
 80337a4:	4613      	mov	r3, r2
 80337a6:	00db      	lsls	r3, r3, #3
 80337a8:	1a9b      	subs	r3, r3, r2
 80337aa:	00db      	lsls	r3, r3, #3
 80337ac:	4403      	add	r3, r0
 80337ae:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80337b2:	781b      	ldrb	r3, [r3, #0]
 80337b4:	708b      	strb	r3, [r1, #2]
 80337b6:	4b1b      	ldr	r3, [pc, #108]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 80337b8:	681b      	ldr	r3, [r3, #0]
 80337ba:	2202      	movs	r2, #2
 80337bc:	70da      	strb	r2, [r3, #3]
 80337be:	68fb      	ldr	r3, [r7, #12]
 80337c0:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 80337c4:	68f9      	ldr	r1, [r7, #12]
 80337c6:	4613      	mov	r3, r2
 80337c8:	00db      	lsls	r3, r3, #3
 80337ca:	1a9b      	subs	r3, r3, r2
 80337cc:	00db      	lsls	r3, r3, #3
 80337ce:	440b      	add	r3, r1
 80337d0:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 80337d4:	681a      	ldr	r2, [r3, #0]
 80337d6:	4b13      	ldr	r3, [pc, #76]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 80337d8:	681b      	ldr	r3, [r3, #0]
 80337da:	b292      	uxth	r2, r2
 80337dc:	809a      	strh	r2, [r3, #4]
 80337de:	78fb      	ldrb	r3, [r7, #3]
 80337e0:	2b00      	cmp	r3, #0
 80337e2:	d104      	bne.n	80337ee <USBD_CMPSIT_CDCDesc+0x45a>
 80337e4:	4b0f      	ldr	r3, [pc, #60]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 80337e6:	681b      	ldr	r3, [r3, #0]
 80337e8:	2200      	movs	r2, #0
 80337ea:	719a      	strb	r2, [r3, #6]
 80337ec:	e003      	b.n	80337f6 <USBD_CMPSIT_CDCDesc+0x462>
 80337ee:	4b0d      	ldr	r3, [pc, #52]	@ (8033824 <USBD_CMPSIT_CDCDesc+0x490>)
 80337f0:	681b      	ldr	r3, [r3, #0]
 80337f2:	2200      	movs	r2, #0
 80337f4:	719a      	strb	r2, [r3, #6]
 80337f6:	687b      	ldr	r3, [r7, #4]
 80337f8:	681b      	ldr	r3, [r3, #0]
 80337fa:	1dda      	adds	r2, r3, #7
 80337fc:	687b      	ldr	r3, [r7, #4]
 80337fe:	601a      	str	r2, [r3, #0]
                       (USBD_EP_TYPE_BULK), (pdev->tclasslist[pdev->classId].CurrPcktSze), (0U), (0U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypeDef *)pConf)->bNumInterfaces += 2U;
 8033800:	68bb      	ldr	r3, [r7, #8]
 8033802:	791a      	ldrb	r2, [r3, #4]
 8033804:	68bb      	ldr	r3, [r7, #8]
 8033806:	3202      	adds	r2, #2
 8033808:	b2d2      	uxtb	r2, r2
 803380a:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypeDef *)pConf)->wTotalLength = (uint16_t)(*Sze);
 803380c:	687b      	ldr	r3, [r7, #4]
 803380e:	681a      	ldr	r2, [r3, #0]
 8033810:	68bb      	ldr	r3, [r7, #8]
 8033812:	b292      	uxth	r2, r2
 8033814:	805a      	strh	r2, [r3, #2]
}
 8033816:	bf00      	nop
 8033818:	3714      	adds	r7, #20
 803381a:	46bd      	mov	sp, r7
 803381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033820:	4770      	bx	lr
 8033822:	bf00      	nop
 8033824:	20004490 	.word	0x20004490
 8033828:	2000447c 	.word	0x2000447c

0803382c <USBD_CMPSIT_SetClassID>:
  * @param  Class: Class type, can be CLASS_TYPE_NONE if requested to find class from setup request
  * @param  Instance: Instance number of the class (0 if first/unique instance, >0 otherwise)
  * @retval The Class ID, The pdev->classId is set with the value of the selected class ID.
  */
uint32_t  USBD_CMPSIT_SetClassID(USBD_HandleTypeDef *pdev, USBD_CompositeClassTypeDef Class, uint32_t Instance)
{
 803382c:	b480      	push	{r7}
 803382e:	b087      	sub	sp, #28
 8033830:	af00      	add	r7, sp, #0
 8033832:	60f8      	str	r0, [r7, #12]
 8033834:	460b      	mov	r3, r1
 8033836:	607a      	str	r2, [r7, #4]
 8033838:	72fb      	strb	r3, [r7, #11]
  uint32_t idx;
  uint32_t inst = 0U;
 803383a:	2300      	movs	r3, #0
 803383c:	613b      	str	r3, [r7, #16]

  /* Unroll all already activated classes */
  for (idx = 0U; idx < pdev->NumClasses; idx++)
 803383e:	2300      	movs	r3, #0
 8033840:	617b      	str	r3, [r7, #20]
 8033842:	e028      	b.n	8033896 <USBD_CMPSIT_SetClassID+0x6a>
  {
    /* Check if the class correspond to the requested type and if it is active */
    if (((USBD_CompositeClassTypeDef)(pdev->tclasslist[idx].ClassType) == Class) &&
 8033844:	68f9      	ldr	r1, [r7, #12]
 8033846:	697a      	ldr	r2, [r7, #20]
 8033848:	4613      	mov	r3, r2
 803384a:	00db      	lsls	r3, r3, #3
 803384c:	1a9b      	subs	r3, r3, r2
 803384e:	00db      	lsls	r3, r3, #3
 8033850:	440b      	add	r3, r1
 8033852:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8033856:	781b      	ldrb	r3, [r3, #0]
 8033858:	7afa      	ldrb	r2, [r7, #11]
 803385a:	429a      	cmp	r2, r3
 803385c:	d118      	bne.n	8033890 <USBD_CMPSIT_SetClassID+0x64>
        ((pdev->tclasslist[idx].Active) == 1U))
 803385e:	68f9      	ldr	r1, [r7, #12]
 8033860:	697a      	ldr	r2, [r7, #20]
 8033862:	4613      	mov	r3, r2
 8033864:	00db      	lsls	r3, r3, #3
 8033866:	1a9b      	subs	r3, r3, r2
 8033868:	00db      	lsls	r3, r3, #3
 803386a:	440b      	add	r3, r1
 803386c:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 8033870:	681b      	ldr	r3, [r3, #0]
    if (((USBD_CompositeClassTypeDef)(pdev->tclasslist[idx].ClassType) == Class) &&
 8033872:	2b01      	cmp	r3, #1
 8033874:	d10c      	bne.n	8033890 <USBD_CMPSIT_SetClassID+0x64>
    {
      if (inst == Instance)
 8033876:	693a      	ldr	r2, [r7, #16]
 8033878:	687b      	ldr	r3, [r7, #4]
 803387a:	429a      	cmp	r2, r3
 803387c:	d105      	bne.n	803388a <USBD_CMPSIT_SetClassID+0x5e>
      {
        /* Set the new class ID */
        pdev->classId = idx;
 803387e:	68fb      	ldr	r3, [r7, #12]
 8033880:	697a      	ldr	r2, [r7, #20]
 8033882:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8

        /* Return the class ID value */
        return (idx);
 8033886:	697b      	ldr	r3, [r7, #20]
 8033888:	e00c      	b.n	80338a4 <USBD_CMPSIT_SetClassID+0x78>
      }
      else
      {
        /* Increment instance index and look for next instance */
        inst++;
 803388a:	693b      	ldr	r3, [r7, #16]
 803388c:	3301      	adds	r3, #1
 803388e:	613b      	str	r3, [r7, #16]
  for (idx = 0U; idx < pdev->NumClasses; idx++)
 8033890:	697b      	ldr	r3, [r7, #20]
 8033892:	3301      	adds	r3, #1
 8033894:	617b      	str	r3, [r7, #20]
 8033896:	68fb      	ldr	r3, [r7, #12]
 8033898:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 803389c:	697a      	ldr	r2, [r7, #20]
 803389e:	429a      	cmp	r2, r3
 80338a0:	d3d0      	bcc.n	8033844 <USBD_CMPSIT_SetClassID+0x18>
      }
    }
  }

  /* No class found, return 0xFF */
  return 0xFFU;
 80338a2:	23ff      	movs	r3, #255	@ 0xff
}
 80338a4:	4618      	mov	r0, r3
 80338a6:	371c      	adds	r7, #28
 80338a8:	46bd      	mov	sp, r7
 80338aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80338ae:	4770      	bx	lr

080338b0 <USBD_CMPSIT_GetClassID>:
  * @param  Class: Class type, can be CLASS_TYPE_NONE if requested to find class from setup request
  * @param  Instance: Instance number of the class (0 if first/unique instance, >0 otherwise)
  * @retval The Class ID (this function does not set the pdev->classId field.
  */
uint32_t  USBD_CMPSIT_GetClassID(USBD_HandleTypeDef *pdev, USBD_CompositeClassTypeDef Class, uint32_t Instance)
{
 80338b0:	b480      	push	{r7}
 80338b2:	b087      	sub	sp, #28
 80338b4:	af00      	add	r7, sp, #0
 80338b6:	60f8      	str	r0, [r7, #12]
 80338b8:	460b      	mov	r3, r1
 80338ba:	607a      	str	r2, [r7, #4]
 80338bc:	72fb      	strb	r3, [r7, #11]
  uint32_t idx;
  uint32_t inst = 0U;
 80338be:	2300      	movs	r3, #0
 80338c0:	613b      	str	r3, [r7, #16]

  /* Unroll all already activated classes */
  for (idx = 0U; idx < pdev->NumClasses; idx++)
 80338c2:	2300      	movs	r3, #0
 80338c4:	617b      	str	r3, [r7, #20]
 80338c6:	e024      	b.n	8033912 <USBD_CMPSIT_GetClassID+0x62>
  {
    /* Check if the class correspond to the requested type and if it is active */
    if (((USBD_CompositeClassTypeDef)(pdev->tclasslist[idx].ClassType) == Class) &&
 80338c8:	68f9      	ldr	r1, [r7, #12]
 80338ca:	697a      	ldr	r2, [r7, #20]
 80338cc:	4613      	mov	r3, r2
 80338ce:	00db      	lsls	r3, r3, #3
 80338d0:	1a9b      	subs	r3, r3, r2
 80338d2:	00db      	lsls	r3, r3, #3
 80338d4:	440b      	add	r3, r1
 80338d6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80338da:	781b      	ldrb	r3, [r3, #0]
 80338dc:	7afa      	ldrb	r2, [r7, #11]
 80338de:	429a      	cmp	r2, r3
 80338e0:	d114      	bne.n	803390c <USBD_CMPSIT_GetClassID+0x5c>
        ((pdev->tclasslist[idx].Active) == 1U))
 80338e2:	68f9      	ldr	r1, [r7, #12]
 80338e4:	697a      	ldr	r2, [r7, #20]
 80338e6:	4613      	mov	r3, r2
 80338e8:	00db      	lsls	r3, r3, #3
 80338ea:	1a9b      	subs	r3, r3, r2
 80338ec:	00db      	lsls	r3, r3, #3
 80338ee:	440b      	add	r3, r1
 80338f0:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 80338f4:	681b      	ldr	r3, [r3, #0]
    if (((USBD_CompositeClassTypeDef)(pdev->tclasslist[idx].ClassType) == Class) &&
 80338f6:	2b01      	cmp	r3, #1
 80338f8:	d108      	bne.n	803390c <USBD_CMPSIT_GetClassID+0x5c>
    {
      if (inst == Instance)
 80338fa:	693a      	ldr	r2, [r7, #16]
 80338fc:	687b      	ldr	r3, [r7, #4]
 80338fe:	429a      	cmp	r2, r3
 8033900:	d101      	bne.n	8033906 <USBD_CMPSIT_GetClassID+0x56>
      {
        /* Return the class ID value */
        return (idx);
 8033902:	697b      	ldr	r3, [r7, #20]
 8033904:	e00c      	b.n	8033920 <USBD_CMPSIT_GetClassID+0x70>
      }
      else
      {
        /* Increment instance index and look for next instance */
        inst++;
 8033906:	693b      	ldr	r3, [r7, #16]
 8033908:	3301      	adds	r3, #1
 803390a:	613b      	str	r3, [r7, #16]
  for (idx = 0U; idx < pdev->NumClasses; idx++)
 803390c:	697b      	ldr	r3, [r7, #20]
 803390e:	3301      	adds	r3, #1
 8033910:	617b      	str	r3, [r7, #20]
 8033912:	68fb      	ldr	r3, [r7, #12]
 8033914:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8033918:	697a      	ldr	r2, [r7, #20]
 803391a:	429a      	cmp	r2, r3
 803391c:	d3d4      	bcc.n	80338c8 <USBD_CMPSIT_GetClassID+0x18>
      }
    }
  }

  /* No class found, return 0xFF */
  return 0xFFU;
 803391e:	23ff      	movs	r3, #255	@ 0xff
}
 8033920:	4618      	mov	r0, r3
 8033922:	371c      	adds	r7, #28
 8033924:	46bd      	mov	sp, r7
 8033926:	f85d 7b04 	ldr.w	r7, [sp], #4
 803392a:	4770      	bx	lr

0803392c <HAL_PCD_SetupStageCallback>:
extern PCD_HandleTypeDef hpcd_USB_DRD_FS;
/* Private function prototypes -----------------------------------------------*/
static USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status);
/* Private functions ---------------------------------------------------------*/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 803392c:	b580      	push	{r7, lr}
 803392e:	b082      	sub	sp, #8
 8033930:	af00      	add	r7, sp, #0
 8033932:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8033934:	687b      	ldr	r3, [r7, #4]
 8033936:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 803393a:	687b      	ldr	r3, [r7, #4]
 803393c:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 8033940:	4619      	mov	r1, r3
 8033942:	4610      	mov	r0, r2
 8033944:	f000 fb5b 	bl	8033ffe <USBD_LL_SetupStage>
}
 8033948:	bf00      	nop
 803394a:	3708      	adds	r7, #8
 803394c:	46bd      	mov	sp, r7
 803394e:	bd80      	pop	{r7, pc}

08033950 <HAL_PCD_DataOutStageCallback>:

void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8033950:	b580      	push	{r7, lr}
 8033952:	b082      	sub	sp, #8
 8033954:	af00      	add	r7, sp, #0
 8033956:	6078      	str	r0, [r7, #4]
 8033958:	460b      	mov	r3, r1
 803395a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 803395c:	687b      	ldr	r3, [r7, #4]
 803395e:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8033962:	78fa      	ldrb	r2, [r7, #3]
 8033964:	6879      	ldr	r1, [r7, #4]
 8033966:	4613      	mov	r3, r2
 8033968:	009b      	lsls	r3, r3, #2
 803396a:	4413      	add	r3, r2
 803396c:	00db      	lsls	r3, r3, #3
 803396e:	440b      	add	r3, r1
 8033970:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8033974:	681a      	ldr	r2, [r3, #0]
 8033976:	78fb      	ldrb	r3, [r7, #3]
 8033978:	4619      	mov	r1, r3
 803397a:	f000 fb95 	bl	80340a8 <USBD_LL_DataOutStage>
}
 803397e:	bf00      	nop
 8033980:	3708      	adds	r7, #8
 8033982:	46bd      	mov	sp, r7
 8033984:	bd80      	pop	{r7, pc}

08033986 <HAL_PCD_DataInStageCallback>:

void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8033986:	b580      	push	{r7, lr}
 8033988:	b082      	sub	sp, #8
 803398a:	af00      	add	r7, sp, #0
 803398c:	6078      	str	r0, [r7, #4]
 803398e:	460b      	mov	r3, r1
 8033990:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8033992:	687b      	ldr	r3, [r7, #4]
 8033994:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8033998:	78fa      	ldrb	r2, [r7, #3]
 803399a:	6879      	ldr	r1, [r7, #4]
 803399c:	4613      	mov	r3, r2
 803399e:	009b      	lsls	r3, r3, #2
 80339a0:	4413      	add	r3, r2
 80339a2:	00db      	lsls	r3, r3, #3
 80339a4:	440b      	add	r3, r1
 80339a6:	3328      	adds	r3, #40	@ 0x28
 80339a8:	681a      	ldr	r2, [r3, #0]
 80339aa:	78fb      	ldrb	r3, [r7, #3]
 80339ac:	4619      	mov	r1, r3
 80339ae:	f000 fc2e 	bl	803420e <USBD_LL_DataInStage>
}
 80339b2:	bf00      	nop
 80339b4:	3708      	adds	r7, #8
 80339b6:	46bd      	mov	sp, r7
 80339b8:	bd80      	pop	{r7, pc}

080339ba <HAL_PCD_SOFCallback>:

void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 80339ba:	b580      	push	{r7, lr}
 80339bc:	b082      	sub	sp, #8
 80339be:	af00      	add	r7, sp, #0
 80339c0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80339c2:	687b      	ldr	r3, [r7, #4]
 80339c4:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80339c8:	4618      	mov	r0, r3
 80339ca:	f000 fd53 	bl	8034474 <USBD_LL_SOF>
}
 80339ce:	bf00      	nop
 80339d0:	3708      	adds	r7, #8
 80339d2:	46bd      	mov	sp, r7
 80339d4:	bd80      	pop	{r7, pc}

080339d6 <HAL_PCD_ResetCallback>:

void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 80339d6:	b580      	push	{r7, lr}
 80339d8:	b084      	sub	sp, #16
 80339da:	af00      	add	r7, sp, #0
 80339dc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80339de:	2301      	movs	r3, #1
 80339e0:	73fb      	strb	r3, [r7, #15]
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80339e2:	687b      	ldr	r3, [r7, #4]
 80339e4:	79db      	ldrb	r3, [r3, #7]
 80339e6:	2b02      	cmp	r3, #2
 80339e8:	d001      	beq.n	80339ee <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80339ea:	f7ee f873 	bl	8021ad4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80339ee:	687b      	ldr	r3, [r7, #4]
 80339f0:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80339f4:	7bfa      	ldrb	r2, [r7, #15]
 80339f6:	4611      	mov	r1, r2
 80339f8:	4618      	mov	r0, r3
 80339fa:	f000 fd2b 	bl	8034454 <USBD_LL_SetSpeed>
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80339fe:	687b      	ldr	r3, [r7, #4]
 8033a00:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8033a04:	4618      	mov	r0, r3
 8033a06:	f000 fcb4 	bl	8034372 <USBD_LL_Reset>
}
 8033a0a:	bf00      	nop
 8033a0c:	3710      	adds	r7, #16
 8033a0e:	46bd      	mov	sp, r7
 8033a10:	bd80      	pop	{r7, pc}
	...

08033a14 <USBD_LL_Init>:
  * @brief  De-Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8033a14:	b580      	push	{r7, lr}
 8033a16:	b082      	sub	sp, #8
 8033a18:	af00      	add	r7, sp, #0
 8033a1a:	6078      	str	r0, [r7, #4]
      pdev->pData  = &hpcd_USB_DRD_FS;
 8033a1c:	687b      	ldr	r3, [r7, #4]
 8033a1e:	4a34      	ldr	r2, [pc, #208]	@ (8033af0 <USBD_LL_Init+0xdc>)
 8033a20:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00        , PCD_SNG_BUF, 0x40);
 8033a24:	687b      	ldr	r3, [r7, #4]
 8033a26:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033a2a:	2340      	movs	r3, #64	@ 0x40
 8033a2c:	2200      	movs	r2, #0
 8033a2e:	2100      	movs	r1, #0
 8033a30:	f7f2 fc98 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80        , PCD_SNG_BUF, 0x80);
 8033a34:	687b      	ldr	r3, [r7, #4]
 8033a36:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033a3a:	2380      	movs	r3, #128	@ 0x80
 8033a3c:	2200      	movs	r2, #0
 8033a3e:	2180      	movs	r1, #128	@ 0x80
 8033a40:	f7f2 fc90 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC1_IN_EP  , PCD_SNG_BUF, 0xC0);
 8033a44:	687b      	ldr	r3, [r7, #4]
 8033a46:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033a4a:	23c0      	movs	r3, #192	@ 0xc0
 8033a4c:	2200      	movs	r2, #0
 8033a4e:	2181      	movs	r1, #129	@ 0x81
 8033a50:	f7f2 fc88 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC1_OUT_EP , PCD_SNG_BUF, 0x100);
 8033a54:	687b      	ldr	r3, [r7, #4]
 8033a56:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033a5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8033a5e:	2200      	movs	r2, #0
 8033a60:	2101      	movs	r1, #1
 8033a62:	f7f2 fc7f 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC1_CMD_EP , PCD_SNG_BUF, 0x140);
 8033a66:	687b      	ldr	r3, [r7, #4]
 8033a68:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033a6c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8033a70:	2200      	movs	r2, #0
 8033a72:	2182      	movs	r1, #130	@ 0x82
 8033a74:	f7f2 fc76 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC2_IN_EP  , PCD_SNG_BUF, 0x180);
 8033a78:	687b      	ldr	r3, [r7, #4]
 8033a7a:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033a7e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8033a82:	2200      	movs	r2, #0
 8033a84:	2183      	movs	r1, #131	@ 0x83
 8033a86:	f7f2 fc6d 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC2_OUT_EP , PCD_SNG_BUF, 0x1C0);
 8033a8a:	687b      	ldr	r3, [r7, #4]
 8033a8c:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033a90:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8033a94:	2200      	movs	r2, #0
 8033a96:	2103      	movs	r1, #3
 8033a98:	f7f2 fc64 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC2_CMD_EP , PCD_SNG_BUF, 0x200);
 8033a9c:	687b      	ldr	r3, [r7, #4]
 8033a9e:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033aa2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8033aa6:	2200      	movs	r2, #0
 8033aa8:	2184      	movs	r1, #132	@ 0x84
 8033aaa:	f7f2 fc5b 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC3_IN_EP  , PCD_SNG_BUF, 0x240);
 8033aae:	687b      	ldr	r3, [r7, #4]
 8033ab0:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033ab4:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8033ab8:	2200      	movs	r2, #0
 8033aba:	2185      	movs	r1, #133	@ 0x85
 8033abc:	f7f2 fc52 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC3_OUT_EP , PCD_SNG_BUF, 0x280);
 8033ac0:	687b      	ldr	r3, [r7, #4]
 8033ac2:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033ac6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8033aca:	2200      	movs	r2, #0
 8033acc:	2105      	movs	r1, #5
 8033ace:	f7f2 fc49 	bl	8026364 <HAL_PCDEx_PMAConfig>
      HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CDC3_CMD_EP , PCD_SNG_BUF, 0x2C0);
 8033ad2:	687b      	ldr	r3, [r7, #4]
 8033ad4:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033ad8:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8033adc:	2200      	movs	r2, #0
 8033ade:	2186      	movs	r1, #134	@ 0x86
 8033ae0:	f7f2 fc40 	bl	8026364 <HAL_PCDEx_PMAConfig>

      return USBD_OK;
 8033ae4:	2300      	movs	r3, #0
}
 8033ae6:	4618      	mov	r0, r3
 8033ae8:	3708      	adds	r7, #8
 8033aea:	46bd      	mov	sp, r7
 8033aec:	bd80      	pop	{r7, pc}
 8033aee:	bf00      	nop
 8033af0:	20000e78 	.word	0x20000e78

08033af4 <USBD_LL_Start>:
      hal_status = HAL_PCD_DeInit(pdev->pData);
      return USBD_Get_USB_Status(hal_status);
}

USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8033af4:	b580      	push	{r7, lr}
 8033af6:	b084      	sub	sp, #16
 8033af8:	af00      	add	r7, sp, #0
 8033afa:	6078      	str	r0, [r7, #4]
      HAL_StatusTypeDef hal_status;
      hal_status = HAL_PCD_Start(pdev->pData);
 8033afc:	687b      	ldr	r3, [r7, #4]
 8033afe:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8033b02:	4618      	mov	r0, r3
 8033b04:	f7f1 f912 	bl	8024d2c <HAL_PCD_Start>
 8033b08:	4603      	mov	r3, r0
 8033b0a:	73fb      	strb	r3, [r7, #15]
      return  USBD_Get_USB_Status(hal_status);
 8033b0c:	7bfb      	ldrb	r3, [r7, #15]
 8033b0e:	4618      	mov	r0, r3
 8033b10:	f000 f908 	bl	8033d24 <USBD_Get_USB_Status>
 8033b14:	4603      	mov	r3, r0
}
 8033b16:	4618      	mov	r0, r3
 8033b18:	3710      	adds	r7, #16
 8033b1a:	46bd      	mov	sp, r7
 8033b1c:	bd80      	pop	{r7, pc}

08033b1e <USBD_LL_OpenEP>:
      return USBD_Get_USB_Status(hal_status);
}

USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
             uint8_t ep_type, uint16_t ep_mps)
{
 8033b1e:	b580      	push	{r7, lr}
 8033b20:	b084      	sub	sp, #16
 8033b22:	af00      	add	r7, sp, #0
 8033b24:	6078      	str	r0, [r7, #4]
 8033b26:	4608      	mov	r0, r1
 8033b28:	4611      	mov	r1, r2
 8033b2a:	461a      	mov	r2, r3
 8033b2c:	4603      	mov	r3, r0
 8033b2e:	70fb      	strb	r3, [r7, #3]
 8033b30:	460b      	mov	r3, r1
 8033b32:	70bb      	strb	r3, [r7, #2]
 8033b34:	4613      	mov	r3, r2
 8033b36:	803b      	strh	r3, [r7, #0]
      HAL_StatusTypeDef hal_status;
      hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8033b38:	687b      	ldr	r3, [r7, #4]
 8033b3a:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033b3e:	78bb      	ldrb	r3, [r7, #2]
 8033b40:	883a      	ldrh	r2, [r7, #0]
 8033b42:	78f9      	ldrb	r1, [r7, #3]
 8033b44:	f7f1 fa41 	bl	8024fca <HAL_PCD_EP_Open>
 8033b48:	4603      	mov	r3, r0
 8033b4a:	73fb      	strb	r3, [r7, #15]
      return USBD_Get_USB_Status(hal_status);
 8033b4c:	7bfb      	ldrb	r3, [r7, #15]
 8033b4e:	4618      	mov	r0, r3
 8033b50:	f000 f8e8 	bl	8033d24 <USBD_Get_USB_Status>
 8033b54:	4603      	mov	r3, r0
}
 8033b56:	4618      	mov	r0, r3
 8033b58:	3710      	adds	r7, #16
 8033b5a:	46bd      	mov	sp, r7
 8033b5c:	bd80      	pop	{r7, pc}

08033b5e <USBD_LL_CloseEP>:

USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8033b5e:	b580      	push	{r7, lr}
 8033b60:	b084      	sub	sp, #16
 8033b62:	af00      	add	r7, sp, #0
 8033b64:	6078      	str	r0, [r7, #4]
 8033b66:	460b      	mov	r3, r1
 8033b68:	70fb      	strb	r3, [r7, #3]
      HAL_StatusTypeDef hal_status;
      hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8033b6a:	687b      	ldr	r3, [r7, #4]
 8033b6c:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8033b70:	78fa      	ldrb	r2, [r7, #3]
 8033b72:	4611      	mov	r1, r2
 8033b74:	4618      	mov	r0, r3
 8033b76:	f7f1 fa89 	bl	802508c <HAL_PCD_EP_Close>
 8033b7a:	4603      	mov	r3, r0
 8033b7c:	73fb      	strb	r3, [r7, #15]
      return USBD_Get_USB_Status(hal_status);
 8033b7e:	7bfb      	ldrb	r3, [r7, #15]
 8033b80:	4618      	mov	r0, r3
 8033b82:	f000 f8cf 	bl	8033d24 <USBD_Get_USB_Status>
 8033b86:	4603      	mov	r3, r0
}
 8033b88:	4618      	mov	r0, r3
 8033b8a:	3710      	adds	r7, #16
 8033b8c:	46bd      	mov	sp, r7
 8033b8e:	bd80      	pop	{r7, pc}

08033b90 <USBD_LL_StallEP>:
      hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
      return USBD_Get_USB_Status(hal_status);
}

USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8033b90:	b580      	push	{r7, lr}
 8033b92:	b084      	sub	sp, #16
 8033b94:	af00      	add	r7, sp, #0
 8033b96:	6078      	str	r0, [r7, #4]
 8033b98:	460b      	mov	r3, r1
 8033b9a:	70fb      	strb	r3, [r7, #3]
      HAL_StatusTypeDef hal_status;
      hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8033b9c:	687b      	ldr	r3, [r7, #4]
 8033b9e:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8033ba2:	78fa      	ldrb	r2, [r7, #3]
 8033ba4:	4611      	mov	r1, r2
 8033ba6:	4618      	mov	r0, r3
 8033ba8:	f7f1 fb3c 	bl	8025224 <HAL_PCD_EP_SetStall>
 8033bac:	4603      	mov	r3, r0
 8033bae:	73fb      	strb	r3, [r7, #15]
      return USBD_Get_USB_Status(hal_status);
 8033bb0:	7bfb      	ldrb	r3, [r7, #15]
 8033bb2:	4618      	mov	r0, r3
 8033bb4:	f000 f8b6 	bl	8033d24 <USBD_Get_USB_Status>
 8033bb8:	4603      	mov	r3, r0
}
 8033bba:	4618      	mov	r0, r3
 8033bbc:	3710      	adds	r7, #16
 8033bbe:	46bd      	mov	sp, r7
 8033bc0:	bd80      	pop	{r7, pc}

08033bc2 <USBD_LL_ClearStallEP>:

USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev,
             uint8_t ep_addr)
{
 8033bc2:	b580      	push	{r7, lr}
 8033bc4:	b084      	sub	sp, #16
 8033bc6:	af00      	add	r7, sp, #0
 8033bc8:	6078      	str	r0, [r7, #4]
 8033bca:	460b      	mov	r3, r1
 8033bcc:	70fb      	strb	r3, [r7, #3]
      HAL_StatusTypeDef hal_status;
      hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8033bce:	687b      	ldr	r3, [r7, #4]
 8033bd0:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8033bd4:	78fa      	ldrb	r2, [r7, #3]
 8033bd6:	4611      	mov	r1, r2
 8033bd8:	4618      	mov	r0, r3
 8033bda:	f7f1 fb77 	bl	80252cc <HAL_PCD_EP_ClrStall>
 8033bde:	4603      	mov	r3, r0
 8033be0:	73fb      	strb	r3, [r7, #15]
      return USBD_Get_USB_Status(hal_status);
 8033be2:	7bfb      	ldrb	r3, [r7, #15]
 8033be4:	4618      	mov	r0, r3
 8033be6:	f000 f89d 	bl	8033d24 <USBD_Get_USB_Status>
 8033bea:	4603      	mov	r3, r0
}
 8033bec:	4618      	mov	r0, r3
 8033bee:	3710      	adds	r7, #16
 8033bf0:	46bd      	mov	sp, r7
 8033bf2:	bd80      	pop	{r7, pc}

08033bf4 <USBD_LL_IsStallEP>:

uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8033bf4:	b480      	push	{r7}
 8033bf6:	b085      	sub	sp, #20
 8033bf8:	af00      	add	r7, sp, #0
 8033bfa:	6078      	str	r0, [r7, #4]
 8033bfc:	460b      	mov	r3, r1
 8033bfe:	70fb      	strb	r3, [r7, #3]
      PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8033c00:	687b      	ldr	r3, [r7, #4]
 8033c02:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8033c06:	60fb      	str	r3, [r7, #12]
      if((ep_addr & 0x80) == 0x80)
 8033c08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8033c0c:	2b00      	cmp	r3, #0
 8033c0e:	da0b      	bge.n	8033c28 <USBD_LL_IsStallEP+0x34>
      {
             return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8033c10:	78fb      	ldrb	r3, [r7, #3]
 8033c12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8033c16:	68f9      	ldr	r1, [r7, #12]
 8033c18:	4613      	mov	r3, r2
 8033c1a:	009b      	lsls	r3, r3, #2
 8033c1c:	4413      	add	r3, r2
 8033c1e:	00db      	lsls	r3, r3, #3
 8033c20:	440b      	add	r3, r1
 8033c22:	3316      	adds	r3, #22
 8033c24:	781b      	ldrb	r3, [r3, #0]
 8033c26:	e00b      	b.n	8033c40 <USBD_LL_IsStallEP+0x4c>
      }
      else
      {
             return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8033c28:	78fb      	ldrb	r3, [r7, #3]
 8033c2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8033c2e:	68f9      	ldr	r1, [r7, #12]
 8033c30:	4613      	mov	r3, r2
 8033c32:	009b      	lsls	r3, r3, #2
 8033c34:	4413      	add	r3, r2
 8033c36:	00db      	lsls	r3, r3, #3
 8033c38:	440b      	add	r3, r1
 8033c3a:	f503 73ab 	add.w	r3, r3, #342	@ 0x156
 8033c3e:	781b      	ldrb	r3, [r3, #0]
      }
}
 8033c40:	4618      	mov	r0, r3
 8033c42:	3714      	adds	r7, #20
 8033c44:	46bd      	mov	sp, r7
 8033c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033c4a:	4770      	bx	lr

08033c4c <USBD_LL_SetUSBAddress>:

USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev,
             uint8_t dev_addr)
{
 8033c4c:	b580      	push	{r7, lr}
 8033c4e:	b084      	sub	sp, #16
 8033c50:	af00      	add	r7, sp, #0
 8033c52:	6078      	str	r0, [r7, #4]
 8033c54:	460b      	mov	r3, r1
 8033c56:	70fb      	strb	r3, [r7, #3]
      HAL_StatusTypeDef hal_status;
      hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8033c58:	687b      	ldr	r3, [r7, #4]
 8033c5a:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8033c5e:	78fa      	ldrb	r2, [r7, #3]
 8033c60:	4611      	mov	r1, r2
 8033c62:	4618      	mov	r0, r3
 8033c64:	f7f1 f98d 	bl	8024f82 <HAL_PCD_SetAddress>
 8033c68:	4603      	mov	r3, r0
 8033c6a:	73fb      	strb	r3, [r7, #15]
      return USBD_Get_USB_Status(hal_status);
 8033c6c:	7bfb      	ldrb	r3, [r7, #15]
 8033c6e:	4618      	mov	r0, r3
 8033c70:	f000 f858 	bl	8033d24 <USBD_Get_USB_Status>
 8033c74:	4603      	mov	r3, r0
}
 8033c76:	4618      	mov	r0, r3
 8033c78:	3710      	adds	r7, #16
 8033c7a:	46bd      	mov	sp, r7
 8033c7c:	bd80      	pop	{r7, pc}

08033c7e <USBD_LL_Transmit>:

USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
             uint8_t *pbuf, uint32_t size)
{
 8033c7e:	b580      	push	{r7, lr}
 8033c80:	b086      	sub	sp, #24
 8033c82:	af00      	add	r7, sp, #0
 8033c84:	60f8      	str	r0, [r7, #12]
 8033c86:	607a      	str	r2, [r7, #4]
 8033c88:	603b      	str	r3, [r7, #0]
 8033c8a:	460b      	mov	r3, r1
 8033c8c:	72fb      	strb	r3, [r7, #11]
      HAL_StatusTypeDef hal_status;
      hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8033c8e:	68fb      	ldr	r3, [r7, #12]
 8033c90:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033c94:	7af9      	ldrb	r1, [r7, #11]
 8033c96:	683b      	ldr	r3, [r7, #0]
 8033c98:	687a      	ldr	r2, [r7, #4]
 8033c9a:	f7f1 fa8b 	bl	80251b4 <HAL_PCD_EP_Transmit>
 8033c9e:	4603      	mov	r3, r0
 8033ca0:	75fb      	strb	r3, [r7, #23]
      return USBD_Get_USB_Status(hal_status);
 8033ca2:	7dfb      	ldrb	r3, [r7, #23]
 8033ca4:	4618      	mov	r0, r3
 8033ca6:	f000 f83d 	bl	8033d24 <USBD_Get_USB_Status>
 8033caa:	4603      	mov	r3, r0
}
 8033cac:	4618      	mov	r0, r3
 8033cae:	3718      	adds	r7, #24
 8033cb0:	46bd      	mov	sp, r7
 8033cb2:	bd80      	pop	{r7, pc}

08033cb4 <USBD_LL_PrepareReceive>:

USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev,
             uint8_t ep_addr, uint8_t *pbuf,
             uint32_t size)
{
 8033cb4:	b580      	push	{r7, lr}
 8033cb6:	b086      	sub	sp, #24
 8033cb8:	af00      	add	r7, sp, #0
 8033cba:	60f8      	str	r0, [r7, #12]
 8033cbc:	607a      	str	r2, [r7, #4]
 8033cbe:	603b      	str	r3, [r7, #0]
 8033cc0:	460b      	mov	r3, r1
 8033cc2:	72fb      	strb	r3, [r7, #11]
      HAL_StatusTypeDef hal_status;
      hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8033cc4:	68fb      	ldr	r3, [r7, #12]
 8033cc6:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8033cca:	7af9      	ldrb	r1, [r7, #11]
 8033ccc:	683b      	ldr	r3, [r7, #0]
 8033cce:	687a      	ldr	r2, [r7, #4]
 8033cd0:	f7f1 fa26 	bl	8025120 <HAL_PCD_EP_Receive>
 8033cd4:	4603      	mov	r3, r0
 8033cd6:	75fb      	strb	r3, [r7, #23]
      return USBD_Get_USB_Status(hal_status);
 8033cd8:	7dfb      	ldrb	r3, [r7, #23]
 8033cda:	4618      	mov	r0, r3
 8033cdc:	f000 f822 	bl	8033d24 <USBD_Get_USB_Status>
 8033ce0:	4603      	mov	r3, r0
}
 8033ce2:	4618      	mov	r0, r3
 8033ce4:	3718      	adds	r7, #24
 8033ce6:	46bd      	mov	sp, r7
 8033ce8:	bd80      	pop	{r7, pc}

08033cea <USBD_LL_GetRxDataSize>:

uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8033cea:	b580      	push	{r7, lr}
 8033cec:	b082      	sub	sp, #8
 8033cee:	af00      	add	r7, sp, #0
 8033cf0:	6078      	str	r0, [r7, #4]
 8033cf2:	460b      	mov	r3, r1
 8033cf4:	70fb      	strb	r3, [r7, #3]
      return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8033cf6:	687b      	ldr	r3, [r7, #4]
 8033cf8:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8033cfc:	78fa      	ldrb	r2, [r7, #3]
 8033cfe:	4611      	mov	r1, r2
 8033d00:	4618      	mov	r0, r3
 8033d02:	f7f1 fa3f 	bl	8025184 <HAL_PCD_EP_GetRxCount>
 8033d06:	4603      	mov	r3, r0
}
 8033d08:	4618      	mov	r0, r3
 8033d0a:	3708      	adds	r7, #8
 8033d0c:	46bd      	mov	sp, r7
 8033d0e:	bd80      	pop	{r7, pc}

08033d10 <USBD_static_free>:
      static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef) / 4) + 1]; /* On 32-bit boundary */
      return mem;
}

void USBD_static_free(void *p)
{
 8033d10:	b480      	push	{r7}
 8033d12:	b083      	sub	sp, #12
 8033d14:	af00      	add	r7, sp, #0
 8033d16:	6078      	str	r0, [r7, #4]
      UNUSED(p);
}
 8033d18:	bf00      	nop
 8033d1a:	370c      	adds	r7, #12
 8033d1c:	46bd      	mov	sp, r7
 8033d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033d22:	4770      	bx	lr

08033d24 <USBD_Get_USB_Status>:
{
      HAL_Delay(Delay);
}

USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8033d24:	b480      	push	{r7}
 8033d26:	b085      	sub	sp, #20
 8033d28:	af00      	add	r7, sp, #0
 8033d2a:	4603      	mov	r3, r0
 8033d2c:	71fb      	strb	r3, [r7, #7]
      USBD_StatusTypeDef usb_status = USBD_OK;
 8033d2e:	2300      	movs	r3, #0
 8033d30:	73fb      	strb	r3, [r7, #15]
      switch (hal_status)
 8033d32:	79fb      	ldrb	r3, [r7, #7]
 8033d34:	2b03      	cmp	r3, #3
 8033d36:	d817      	bhi.n	8033d68 <USBD_Get_USB_Status+0x44>
 8033d38:	a201      	add	r2, pc, #4	@ (adr r2, 8033d40 <USBD_Get_USB_Status+0x1c>)
 8033d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8033d3e:	bf00      	nop
 8033d40:	08033d51 	.word	0x08033d51
 8033d44:	08033d57 	.word	0x08033d57
 8033d48:	08033d5d 	.word	0x08033d5d
 8033d4c:	08033d63 	.word	0x08033d63
      {
      case HAL_OK :
             usb_status = USBD_OK;
 8033d50:	2300      	movs	r3, #0
 8033d52:	73fb      	strb	r3, [r7, #15]
             break;
 8033d54:	e00b      	b.n	8033d6e <USBD_Get_USB_Status+0x4a>
      case HAL_ERROR :
             usb_status = USBD_FAIL;
 8033d56:	2303      	movs	r3, #3
 8033d58:	73fb      	strb	r3, [r7, #15]
             break;
 8033d5a:	e008      	b.n	8033d6e <USBD_Get_USB_Status+0x4a>
      case HAL_BUSY :
             usb_status = USBD_BUSY;
 8033d5c:	2301      	movs	r3, #1
 8033d5e:	73fb      	strb	r3, [r7, #15]
             break;
 8033d60:	e005      	b.n	8033d6e <USBD_Get_USB_Status+0x4a>
      case HAL_TIMEOUT :
             usb_status = USBD_FAIL;
 8033d62:	2303      	movs	r3, #3
 8033d64:	73fb      	strb	r3, [r7, #15]
             break;
 8033d66:	e002      	b.n	8033d6e <USBD_Get_USB_Status+0x4a>
      default :
             usb_status = USBD_FAIL;
 8033d68:	2303      	movs	r3, #3
 8033d6a:	73fb      	strb	r3, [r7, #15]
             break;
 8033d6c:	bf00      	nop
      }
      return usb_status;
 8033d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8033d70:	4618      	mov	r0, r3
 8033d72:	3714      	adds	r7, #20
 8033d74:	46bd      	mov	sp, r7
 8033d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033d7a:	4770      	bx	lr

08033d7c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8033d7c:	b580      	push	{r7, lr}
 8033d7e:	b086      	sub	sp, #24
 8033d80:	af00      	add	r7, sp, #0
 8033d82:	60f8      	str	r0, [r7, #12]
 8033d84:	60b9      	str	r1, [r7, #8]
 8033d86:	4613      	mov	r3, r2
 8033d88:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8033d8a:	68fb      	ldr	r3, [r7, #12]
 8033d8c:	2b00      	cmp	r3, #0
 8033d8e:	d101      	bne.n	8033d94 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8033d90:	2303      	movs	r3, #3
 8033d92:	e040      	b.n	8033e16 <USBD_Init+0x9a>
  }

#ifdef USE_USBD_COMPOSITE
  /* Parse the table of classes in use */
  for (uint32_t i = 0; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8033d94:	2300      	movs	r3, #0
 8033d96:	617b      	str	r3, [r7, #20]
 8033d98:	e022      	b.n	8033de0 <USBD_Init+0x64>
  {
    /* Unlink previous class*/
    pdev->pClass[i] = NULL;
 8033d9a:	68fb      	ldr	r3, [r7, #12]
 8033d9c:	697a      	ldr	r2, [r7, #20]
 8033d9e:	32ae      	adds	r2, #174	@ 0xae
 8033da0:	2100      	movs	r1, #0
 8033da2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pUserData[i] = NULL;
 8033da6:	68fa      	ldr	r2, [r7, #12]
 8033da8:	697b      	ldr	r3, [r7, #20]
 8033daa:	33b6      	adds	r3, #182	@ 0xb6
 8033dac:	009b      	lsls	r3, r3, #2
 8033dae:	4413      	add	r3, r2
 8033db0:	2200      	movs	r2, #0
 8033db2:	605a      	str	r2, [r3, #4]

    /* Set class as inactive */
    pdev->tclasslist[i].Active = 0;
 8033db4:	68f9      	ldr	r1, [r7, #12]
 8033db6:	697a      	ldr	r2, [r7, #20]
 8033db8:	4613      	mov	r3, r2
 8033dba:	00db      	lsls	r3, r3, #3
 8033dbc:	1a9b      	subs	r3, r3, r2
 8033dbe:	00db      	lsls	r3, r3, #3
 8033dc0:	440b      	add	r3, r1
 8033dc2:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 8033dc6:	2200      	movs	r2, #0
 8033dc8:	601a      	str	r2, [r3, #0]
    pdev->NumClasses = 0;
 8033dca:	68fb      	ldr	r3, [r7, #12]
 8033dcc:	2200      	movs	r2, #0
 8033dce:	f8c3 22fc 	str.w	r2, [r3, #764]	@ 0x2fc
    pdev->classId = 0;
 8033dd2:	68fb      	ldr	r3, [r7, #12]
 8033dd4:	2200      	movs	r2, #0
 8033dd6:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
  for (uint32_t i = 0; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8033dda:	697b      	ldr	r3, [r7, #20]
 8033ddc:	3301      	adds	r3, #1
 8033dde:	617b      	str	r3, [r7, #20]
 8033de0:	697b      	ldr	r3, [r7, #20]
 8033de2:	2b03      	cmp	r3, #3
 8033de4:	d9d9      	bls.n	8033d9a <USBD_Init+0x1e>
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
  pdev->pUserData[0] = NULL;
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8033de6:	68fb      	ldr	r3, [r7, #12]
 8033de8:	2200      	movs	r2, #0
 8033dea:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8033dee:	68bb      	ldr	r3, [r7, #8]
 8033df0:	2b00      	cmp	r3, #0
 8033df2:	d003      	beq.n	8033dfc <USBD_Init+0x80>
  {
    pdev->pDesc = pdesc;
 8033df4:	68fb      	ldr	r3, [r7, #12]
 8033df6:	68ba      	ldr	r2, [r7, #8]
 8033df8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8033dfc:	68fb      	ldr	r3, [r7, #12]
 8033dfe:	2201      	movs	r2, #1
 8033e00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8033e04:	68fb      	ldr	r3, [r7, #12]
 8033e06:	79fa      	ldrb	r2, [r7, #7]
 8033e08:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8033e0a:	68f8      	ldr	r0, [r7, #12]
 8033e0c:	f7ff fe02 	bl	8033a14 <USBD_LL_Init>
 8033e10:	4603      	mov	r3, r0
 8033e12:	74fb      	strb	r3, [r7, #19]

  return ret;
 8033e14:	7cfb      	ldrb	r3, [r7, #19]
}
 8033e16:	4618      	mov	r0, r3
 8033e18:	3718      	adds	r7, #24
 8033e1a:	46bd      	mov	sp, r7
 8033e1c:	bd80      	pop	{r7, pc}
	...

08033e20 <USBD_RegisterClassComposite>:
  * @param  EpAddr: Endpoint Address handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClassComposite(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass,
                                                USBD_CompositeClassTypeDef classtype, uint8_t *EpAddr)
{
 8033e20:	b580      	push	{r7, lr}
 8033e22:	b086      	sub	sp, #24
 8033e24:	af00      	add	r7, sp, #0
 8033e26:	60f8      	str	r0, [r7, #12]
 8033e28:	60b9      	str	r1, [r7, #8]
 8033e2a:	603b      	str	r3, [r7, #0]
 8033e2c:	4613      	mov	r3, r2
 8033e2e:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef   ret = USBD_OK;
 8033e30:	2300      	movs	r3, #0
 8033e32:	75fb      	strb	r3, [r7, #23]
  uint16_t len = 0U;
 8033e34:	2300      	movs	r3, #0
 8033e36:	82bb      	strh	r3, [r7, #20]

  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) && (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS))
 8033e38:	68fb      	ldr	r3, [r7, #12]
 8033e3a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8033e3e:	2b03      	cmp	r3, #3
 8033e40:	d835      	bhi.n	8033eae <USBD_RegisterClassComposite+0x8e>
 8033e42:	68fb      	ldr	r3, [r7, #12]
 8033e44:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8033e48:	2b03      	cmp	r3, #3
 8033e4a:	d830      	bhi.n	8033eae <USBD_RegisterClassComposite+0x8e>
  {
    if ((uint32_t)pclass != 0U)
 8033e4c:	68bb      	ldr	r3, [r7, #8]
 8033e4e:	2b00      	cmp	r3, #0
 8033e50:	d02b      	beq.n	8033eaa <USBD_RegisterClassComposite+0x8a>
    {
      /* Link the class to the USB Device handle */
      pdev->pClass[pdev->classId] = pclass;
 8033e52:	68fb      	ldr	r3, [r7, #12]
 8033e54:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033e58:	68fb      	ldr	r3, [r7, #12]
 8033e5a:	32ae      	adds	r2, #174	@ 0xae
 8033e5c:	68b9      	ldr	r1, [r7, #8]
 8033e5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      ret = USBD_OK;
 8033e62:	2300      	movs	r3, #0
 8033e64:	75fb      	strb	r3, [r7, #23]

      pdev->tclasslist[pdev->classId].EpAdd = EpAddr;
 8033e66:	68fb      	ldr	r3, [r7, #12]
 8033e68:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8033e6c:	68f9      	ldr	r1, [r7, #12]
 8033e6e:	4613      	mov	r3, r2
 8033e70:	00db      	lsls	r3, r3, #3
 8033e72:	1a9b      	subs	r3, r3, r2
 8033e74:	00db      	lsls	r3, r3, #3
 8033e76:	440b      	add	r3, r1
 8033e78:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8033e7c:	683a      	ldr	r2, [r7, #0]
 8033e7e:	601a      	str	r2, [r3, #0]

      /* Call the composite class builder */
      (void)USBD_CMPSIT_AddClass(pdev, pclass, classtype, 0);
 8033e80:	79fa      	ldrb	r2, [r7, #7]
 8033e82:	2300      	movs	r3, #0
 8033e84:	68b9      	ldr	r1, [r7, #8]
 8033e86:	68f8      	ldr	r0, [r7, #12]
 8033e88:	f7ff f852 	bl	8032f30 <USBD_CMPSIT_AddClass>

      /* Increment the ClassId for the next occurrence */
      pdev->classId ++;
 8033e8c:	68fb      	ldr	r3, [r7, #12]
 8033e8e:	f8d3 32f8 	ldr.w	r3, [r3, #760]	@ 0x2f8
 8033e92:	1c5a      	adds	r2, r3, #1
 8033e94:	68fb      	ldr	r3, [r7, #12]
 8033e96:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
      pdev->NumClasses ++;
 8033e9a:	68fb      	ldr	r3, [r7, #12]
 8033e9c:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8033ea0:	1c5a      	adds	r2, r3, #1
 8033ea2:	68fb      	ldr	r3, [r7, #12]
 8033ea4:	f8c3 22fc 	str.w	r2, [r3, #764]	@ 0x2fc
 8033ea8:	e001      	b.n	8033eae <USBD_RegisterClassComposite+0x8e>
    else
    {
#if (USBD_DEBUG_LEVEL > 1U)
      USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
      ret = USBD_FAIL;
 8033eaa:	2303      	movs	r3, #3
 8033eac:	75fb      	strb	r3, [r7, #23]
    }
  }

  if (ret == USBD_OK)
 8033eae:	7dfb      	ldrb	r3, [r7, #23]
 8033eb0:	2b00      	cmp	r3, #0
 8033eb2:	d109      	bne.n	8033ec8 <USBD_RegisterClassComposite+0xa8>
  {
    /* Get Device Configuration Descriptor */
#ifdef USE_USB_HS
    pdev->pConfDesc = USBD_CMPSIT.GetHSConfigDescriptor(&len);
#else /* Default USE_USB_FS */
    pdev->pConfDesc = USBD_CMPSIT.GetFSConfigDescriptor(&len);
 8033eb4:	4b07      	ldr	r3, [pc, #28]	@ (8033ed4 <USBD_RegisterClassComposite+0xb4>)
 8033eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8033eb8:	f107 0214 	add.w	r2, r7, #20
 8033ebc:	4610      	mov	r0, r2
 8033ebe:	4798      	blx	r3
 8033ec0:	4602      	mov	r2, r0
 8033ec2:	68fb      	ldr	r3, [r7, #12]
 8033ec4:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
#endif /* USE_USB_FS */
  }

  return ret;
 8033ec8:	7dfb      	ldrb	r3, [r7, #23]
}
 8033eca:	4618      	mov	r0, r3
 8033ecc:	3718      	adds	r7, #24
 8033ece:	46bd      	mov	sp, r7
 8033ed0:	bd80      	pop	{r7, pc}
 8033ed2:	bf00      	nop
 8033ed4:	20000084 	.word	0x20000084

08033ed8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8033ed8:	b580      	push	{r7, lr}
 8033eda:	b082      	sub	sp, #8
 8033edc:	af00      	add	r7, sp, #0
 8033ede:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
 8033ee0:	687b      	ldr	r3, [r7, #4]
 8033ee2:	2200      	movs	r2, #0
 8033ee4:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8033ee8:	6878      	ldr	r0, [r7, #4]
 8033eea:	f7ff fe03 	bl	8033af4 <USBD_LL_Start>
 8033eee:	4603      	mov	r3, r0
}
 8033ef0:	4618      	mov	r0, r3
 8033ef2:	3708      	adds	r7, #8
 8033ef4:	46bd      	mov	sp, r7
 8033ef6:	bd80      	pop	{r7, pc}

08033ef8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8033ef8:	b480      	push	{r7}
 8033efa:	b083      	sub	sp, #12
 8033efc:	af00      	add	r7, sp, #0
 8033efe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8033f00:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8033f02:	4618      	mov	r0, r3
 8033f04:	370c      	adds	r7, #12
 8033f06:	46bd      	mov	sp, r7
 8033f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8033f0c:	4770      	bx	lr

08033f0e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8033f0e:	b580      	push	{r7, lr}
 8033f10:	b084      	sub	sp, #16
 8033f12:	af00      	add	r7, sp, #0
 8033f14:	6078      	str	r0, [r7, #4]
 8033f16:	460b      	mov	r3, r1
 8033f18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8033f1a:	2300      	movs	r3, #0
 8033f1c:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Parse the table of classes in use */
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8033f1e:	2300      	movs	r3, #0
 8033f20:	60bb      	str	r3, [r7, #8]
 8033f22:	e028      	b.n	8033f76 <USBD_SetClassConfig+0x68>
  {
    /* Check if current class is in use */
    if ((pdev->tclasslist[i].Active) == 1U)
 8033f24:	6879      	ldr	r1, [r7, #4]
 8033f26:	68ba      	ldr	r2, [r7, #8]
 8033f28:	4613      	mov	r3, r2
 8033f2a:	00db      	lsls	r3, r3, #3
 8033f2c:	1a9b      	subs	r3, r3, r2
 8033f2e:	00db      	lsls	r3, r3, #3
 8033f30:	440b      	add	r3, r1
 8033f32:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 8033f36:	681b      	ldr	r3, [r3, #0]
 8033f38:	2b01      	cmp	r3, #1
 8033f3a:	d119      	bne.n	8033f70 <USBD_SetClassConfig+0x62>
    {
      if (pdev->pClass[i] != NULL)
 8033f3c:	687b      	ldr	r3, [r7, #4]
 8033f3e:	68ba      	ldr	r2, [r7, #8]
 8033f40:	32ae      	adds	r2, #174	@ 0xae
 8033f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8033f46:	2b00      	cmp	r3, #0
 8033f48:	d012      	beq.n	8033f70 <USBD_SetClassConfig+0x62>
      {
        pdev->classId = i;
 8033f4a:	687b      	ldr	r3, [r7, #4]
 8033f4c:	68ba      	ldr	r2, [r7, #8]
 8033f4e:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
        /* Set configuration  and Start the Class*/
        if (pdev->pClass[i]->Init(pdev, cfgidx) != 0U)
 8033f52:	687b      	ldr	r3, [r7, #4]
 8033f54:	68ba      	ldr	r2, [r7, #8]
 8033f56:	32ae      	adds	r2, #174	@ 0xae
 8033f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8033f5c:	681b      	ldr	r3, [r3, #0]
 8033f5e:	78fa      	ldrb	r2, [r7, #3]
 8033f60:	4611      	mov	r1, r2
 8033f62:	6878      	ldr	r0, [r7, #4]
 8033f64:	4798      	blx	r3
 8033f66:	4603      	mov	r3, r0
 8033f68:	2b00      	cmp	r3, #0
 8033f6a:	d001      	beq.n	8033f70 <USBD_SetClassConfig+0x62>
        {
          ret = USBD_FAIL;
 8033f6c:	2303      	movs	r3, #3
 8033f6e:	73fb      	strb	r3, [r7, #15]
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8033f70:	68bb      	ldr	r3, [r7, #8]
 8033f72:	3301      	adds	r3, #1
 8033f74:	60bb      	str	r3, [r7, #8]
 8033f76:	68bb      	ldr	r3, [r7, #8]
 8033f78:	2b03      	cmp	r3, #3
 8033f7a:	d9d3      	bls.n	8033f24 <USBD_SetClassConfig+0x16>
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8033f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8033f7e:	4618      	mov	r0, r3
 8033f80:	3710      	adds	r7, #16
 8033f82:	46bd      	mov	sp, r7
 8033f84:	bd80      	pop	{r7, pc}

08033f86 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8033f86:	b580      	push	{r7, lr}
 8033f88:	b084      	sub	sp, #16
 8033f8a:	af00      	add	r7, sp, #0
 8033f8c:	6078      	str	r0, [r7, #4]
 8033f8e:	460b      	mov	r3, r1
 8033f90:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8033f92:	2300      	movs	r3, #0
 8033f94:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Parse the table of classes in use */
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8033f96:	2300      	movs	r3, #0
 8033f98:	60bb      	str	r3, [r7, #8]
 8033f9a:	e028      	b.n	8033fee <USBD_ClrClassConfig+0x68>
  {
    /* Check if current class is in use */
    if ((pdev->tclasslist[i].Active) == 1U)
 8033f9c:	6879      	ldr	r1, [r7, #4]
 8033f9e:	68ba      	ldr	r2, [r7, #8]
 8033fa0:	4613      	mov	r3, r2
 8033fa2:	00db      	lsls	r3, r3, #3
 8033fa4:	1a9b      	subs	r3, r3, r2
 8033fa6:	00db      	lsls	r3, r3, #3
 8033fa8:	440b      	add	r3, r1
 8033faa:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 8033fae:	681b      	ldr	r3, [r3, #0]
 8033fb0:	2b01      	cmp	r3, #1
 8033fb2:	d119      	bne.n	8033fe8 <USBD_ClrClassConfig+0x62>
    {
      if (pdev->pClass[i] != NULL)
 8033fb4:	687b      	ldr	r3, [r7, #4]
 8033fb6:	68ba      	ldr	r2, [r7, #8]
 8033fb8:	32ae      	adds	r2, #174	@ 0xae
 8033fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8033fbe:	2b00      	cmp	r3, #0
 8033fc0:	d012      	beq.n	8033fe8 <USBD_ClrClassConfig+0x62>
      {
        pdev->classId = i;
 8033fc2:	687b      	ldr	r3, [r7, #4]
 8033fc4:	68ba      	ldr	r2, [r7, #8]
 8033fc6:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
        /* Clear configuration  and De-initialize the Class process */
        if (pdev->pClass[i]->DeInit(pdev, cfgidx) != 0U)
 8033fca:	687b      	ldr	r3, [r7, #4]
 8033fcc:	68ba      	ldr	r2, [r7, #8]
 8033fce:	32ae      	adds	r2, #174	@ 0xae
 8033fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8033fd4:	685b      	ldr	r3, [r3, #4]
 8033fd6:	78fa      	ldrb	r2, [r7, #3]
 8033fd8:	4611      	mov	r1, r2
 8033fda:	6878      	ldr	r0, [r7, #4]
 8033fdc:	4798      	blx	r3
 8033fde:	4603      	mov	r3, r0
 8033fe0:	2b00      	cmp	r3, #0
 8033fe2:	d001      	beq.n	8033fe8 <USBD_ClrClassConfig+0x62>
        {
          ret = USBD_FAIL;
 8033fe4:	2303      	movs	r3, #3
 8033fe6:	73fb      	strb	r3, [r7, #15]
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8033fe8:	68bb      	ldr	r3, [r7, #8]
 8033fea:	3301      	adds	r3, #1
 8033fec:	60bb      	str	r3, [r7, #8]
 8033fee:	68bb      	ldr	r3, [r7, #8]
 8033ff0:	2b03      	cmp	r3, #3
 8033ff2:	d9d3      	bls.n	8033f9c <USBD_ClrClassConfig+0x16>
  {
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8033ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8033ff6:	4618      	mov	r0, r3
 8033ff8:	3710      	adds	r7, #16
 8033ffa:	46bd      	mov	sp, r7
 8033ffc:	bd80      	pop	{r7, pc}

08033ffe <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8033ffe:	b580      	push	{r7, lr}
 8034000:	b084      	sub	sp, #16
 8034002:	af00      	add	r7, sp, #0
 8034004:	6078      	str	r0, [r7, #4]
 8034006:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8034008:	687b      	ldr	r3, [r7, #4]
 803400a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 803400e:	6839      	ldr	r1, [r7, #0]
 8034010:	4618      	mov	r0, r3
 8034012:	f001 f976 	bl	8035302 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8034016:	687b      	ldr	r3, [r7, #4]
 8034018:	2201      	movs	r2, #1
 803401a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 803401e:	687b      	ldr	r3, [r7, #4]
 8034020:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8034024:	461a      	mov	r2, r3
 8034026:	687b      	ldr	r3, [r7, #4]
 8034028:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 803402c:	687b      	ldr	r3, [r7, #4]
 803402e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8034032:	f003 031f 	and.w	r3, r3, #31
 8034036:	2b02      	cmp	r3, #2
 8034038:	d01a      	beq.n	8034070 <USBD_LL_SetupStage+0x72>
 803403a:	2b02      	cmp	r3, #2
 803403c:	d822      	bhi.n	8034084 <USBD_LL_SetupStage+0x86>
 803403e:	2b00      	cmp	r3, #0
 8034040:	d002      	beq.n	8034048 <USBD_LL_SetupStage+0x4a>
 8034042:	2b01      	cmp	r3, #1
 8034044:	d00a      	beq.n	803405c <USBD_LL_SetupStage+0x5e>
 8034046:	e01d      	b.n	8034084 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8034048:	687b      	ldr	r3, [r7, #4]
 803404a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 803404e:	4619      	mov	r1, r3
 8034050:	6878      	ldr	r0, [r7, #4]
 8034052:	f000 fb6b 	bl	803472c <USBD_StdDevReq>
 8034056:	4603      	mov	r3, r0
 8034058:	73fb      	strb	r3, [r7, #15]
      break;
 803405a:	e020      	b.n	803409e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 803405c:	687b      	ldr	r3, [r7, #4]
 803405e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8034062:	4619      	mov	r1, r3
 8034064:	6878      	ldr	r0, [r7, #4]
 8034066:	f000 fbd3 	bl	8034810 <USBD_StdItfReq>
 803406a:	4603      	mov	r3, r0
 803406c:	73fb      	strb	r3, [r7, #15]
      break;
 803406e:	e016      	b.n	803409e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8034070:	687b      	ldr	r3, [r7, #4]
 8034072:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8034076:	4619      	mov	r1, r3
 8034078:	6878      	ldr	r0, [r7, #4]
 803407a:	f000 fc35 	bl	80348e8 <USBD_StdEPReq>
 803407e:	4603      	mov	r3, r0
 8034080:	73fb      	strb	r3, [r7, #15]
      break;
 8034082:	e00c      	b.n	803409e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8034084:	687b      	ldr	r3, [r7, #4]
 8034086:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 803408a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 803408e:	b2db      	uxtb	r3, r3
 8034090:	4619      	mov	r1, r3
 8034092:	6878      	ldr	r0, [r7, #4]
 8034094:	f7ff fd7c 	bl	8033b90 <USBD_LL_StallEP>
 8034098:	4603      	mov	r3, r0
 803409a:	73fb      	strb	r3, [r7, #15]
      break;
 803409c:	bf00      	nop
  }

  return ret;
 803409e:	7bfb      	ldrb	r3, [r7, #15]
}
 80340a0:	4618      	mov	r0, r3
 80340a2:	3710      	adds	r7, #16
 80340a4:	46bd      	mov	sp, r7
 80340a6:	bd80      	pop	{r7, pc}

080340a8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80340a8:	b580      	push	{r7, lr}
 80340aa:	b086      	sub	sp, #24
 80340ac:	af00      	add	r7, sp, #0
 80340ae:	60f8      	str	r0, [r7, #12]
 80340b0:	460b      	mov	r3, r1
 80340b2:	607a      	str	r2, [r7, #4]
 80340b4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80340b6:	2300      	movs	r3, #0
 80340b8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80340ba:	7afb      	ldrb	r3, [r7, #11]
 80340bc:	2b00      	cmp	r3, #0
 80340be:	d16e      	bne.n	803419e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80340c0:	68fb      	ldr	r3, [r7, #12]
 80340c2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80340c6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80340c8:	68fb      	ldr	r3, [r7, #12]
 80340ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80340ce:	2b03      	cmp	r3, #3
 80340d0:	f040 8098 	bne.w	8034204 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80340d4:	693b      	ldr	r3, [r7, #16]
 80340d6:	689a      	ldr	r2, [r3, #8]
 80340d8:	693b      	ldr	r3, [r7, #16]
 80340da:	68db      	ldr	r3, [r3, #12]
 80340dc:	429a      	cmp	r2, r3
 80340de:	d913      	bls.n	8034108 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80340e0:	693b      	ldr	r3, [r7, #16]
 80340e2:	689a      	ldr	r2, [r3, #8]
 80340e4:	693b      	ldr	r3, [r7, #16]
 80340e6:	68db      	ldr	r3, [r3, #12]
 80340e8:	1ad2      	subs	r2, r2, r3
 80340ea:	693b      	ldr	r3, [r7, #16]
 80340ec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80340ee:	693b      	ldr	r3, [r7, #16]
 80340f0:	68da      	ldr	r2, [r3, #12]
 80340f2:	693b      	ldr	r3, [r7, #16]
 80340f4:	689b      	ldr	r3, [r3, #8]
 80340f6:	4293      	cmp	r3, r2
 80340f8:	bf28      	it	cs
 80340fa:	4613      	movcs	r3, r2
 80340fc:	461a      	mov	r2, r3
 80340fe:	6879      	ldr	r1, [r7, #4]
 8034100:	68f8      	ldr	r0, [r7, #12]
 8034102:	f001 fb0f 	bl	8035724 <USBD_CtlContinueRx>
 8034106:	e07d      	b.n	8034204 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8034108:	68fb      	ldr	r3, [r7, #12]
 803410a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 803410e:	f003 031f 	and.w	r3, r3, #31
 8034112:	2b02      	cmp	r3, #2
 8034114:	d014      	beq.n	8034140 <USBD_LL_DataOutStage+0x98>
 8034116:	2b02      	cmp	r3, #2
 8034118:	d81d      	bhi.n	8034156 <USBD_LL_DataOutStage+0xae>
 803411a:	2b00      	cmp	r3, #0
 803411c:	d002      	beq.n	8034124 <USBD_LL_DataOutStage+0x7c>
 803411e:	2b01      	cmp	r3, #1
 8034120:	d003      	beq.n	803412a <USBD_LL_DataOutStage+0x82>
 8034122:	e018      	b.n	8034156 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8034124:	2300      	movs	r3, #0
 8034126:	75bb      	strb	r3, [r7, #22]
            break;
 8034128:	e018      	b.n	803415c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 803412a:	68fb      	ldr	r3, [r7, #12]
 803412c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8034130:	b2db      	uxtb	r3, r3
 8034132:	4619      	mov	r1, r3
 8034134:	68f8      	ldr	r0, [r7, #12]
 8034136:	f000 f9dc 	bl	80344f2 <USBD_CoreFindIF>
 803413a:	4603      	mov	r3, r0
 803413c:	75bb      	strb	r3, [r7, #22]
            break;
 803413e:	e00d      	b.n	803415c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8034140:	68fb      	ldr	r3, [r7, #12]
 8034142:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8034146:	b2db      	uxtb	r3, r3
 8034148:	4619      	mov	r1, r3
 803414a:	68f8      	ldr	r0, [r7, #12]
 803414c:	f000 fa20 	bl	8034590 <USBD_CoreFindEP>
 8034150:	4603      	mov	r3, r0
 8034152:	75bb      	strb	r3, [r7, #22]
            break;
 8034154:	e002      	b.n	803415c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8034156:	2300      	movs	r3, #0
 8034158:	75bb      	strb	r3, [r7, #22]
            break;
 803415a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 803415c:	7dbb      	ldrb	r3, [r7, #22]
 803415e:	2b03      	cmp	r3, #3
 8034160:	d819      	bhi.n	8034196 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8034162:	68fb      	ldr	r3, [r7, #12]
 8034164:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8034168:	b2db      	uxtb	r3, r3
 803416a:	2b03      	cmp	r3, #3
 803416c:	d113      	bne.n	8034196 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 803416e:	7dba      	ldrb	r2, [r7, #22]
 8034170:	68fb      	ldr	r3, [r7, #12]
 8034172:	32ae      	adds	r2, #174	@ 0xae
 8034174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034178:	691b      	ldr	r3, [r3, #16]
 803417a:	2b00      	cmp	r3, #0
 803417c:	d00b      	beq.n	8034196 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 803417e:	7dba      	ldrb	r2, [r7, #22]
 8034180:	68fb      	ldr	r3, [r7, #12]
 8034182:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8034186:	7dba      	ldrb	r2, [r7, #22]
 8034188:	68fb      	ldr	r3, [r7, #12]
 803418a:	32ae      	adds	r2, #174	@ 0xae
 803418c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034190:	691b      	ldr	r3, [r3, #16]
 8034192:	68f8      	ldr	r0, [r7, #12]
 8034194:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8034196:	68f8      	ldr	r0, [r7, #12]
 8034198:	f001 fad5 	bl	8035746 <USBD_CtlSendStatus>
 803419c:	e032      	b.n	8034204 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 803419e:	7afb      	ldrb	r3, [r7, #11]
 80341a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80341a4:	b2db      	uxtb	r3, r3
 80341a6:	4619      	mov	r1, r3
 80341a8:	68f8      	ldr	r0, [r7, #12]
 80341aa:	f000 f9f1 	bl	8034590 <USBD_CoreFindEP>
 80341ae:	4603      	mov	r3, r0
 80341b0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80341b2:	7dbb      	ldrb	r3, [r7, #22]
 80341b4:	2bff      	cmp	r3, #255	@ 0xff
 80341b6:	d025      	beq.n	8034204 <USBD_LL_DataOutStage+0x15c>
 80341b8:	7dbb      	ldrb	r3, [r7, #22]
 80341ba:	2b03      	cmp	r3, #3
 80341bc:	d822      	bhi.n	8034204 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80341be:	68fb      	ldr	r3, [r7, #12]
 80341c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80341c4:	b2db      	uxtb	r3, r3
 80341c6:	2b03      	cmp	r3, #3
 80341c8:	d117      	bne.n	80341fa <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80341ca:	7dba      	ldrb	r2, [r7, #22]
 80341cc:	68fb      	ldr	r3, [r7, #12]
 80341ce:	32ae      	adds	r2, #174	@ 0xae
 80341d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80341d4:	699b      	ldr	r3, [r3, #24]
 80341d6:	2b00      	cmp	r3, #0
 80341d8:	d00f      	beq.n	80341fa <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80341da:	7dba      	ldrb	r2, [r7, #22]
 80341dc:	68fb      	ldr	r3, [r7, #12]
 80341de:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80341e2:	7dba      	ldrb	r2, [r7, #22]
 80341e4:	68fb      	ldr	r3, [r7, #12]
 80341e6:	32ae      	adds	r2, #174	@ 0xae
 80341e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80341ec:	699b      	ldr	r3, [r3, #24]
 80341ee:	7afa      	ldrb	r2, [r7, #11]
 80341f0:	4611      	mov	r1, r2
 80341f2:	68f8      	ldr	r0, [r7, #12]
 80341f4:	4798      	blx	r3
 80341f6:	4603      	mov	r3, r0
 80341f8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80341fa:	7dfb      	ldrb	r3, [r7, #23]
 80341fc:	2b00      	cmp	r3, #0
 80341fe:	d001      	beq.n	8034204 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8034200:	7dfb      	ldrb	r3, [r7, #23]
 8034202:	e000      	b.n	8034206 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8034204:	2300      	movs	r3, #0
}
 8034206:	4618      	mov	r0, r3
 8034208:	3718      	adds	r7, #24
 803420a:	46bd      	mov	sp, r7
 803420c:	bd80      	pop	{r7, pc}

0803420e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 803420e:	b580      	push	{r7, lr}
 8034210:	b086      	sub	sp, #24
 8034212:	af00      	add	r7, sp, #0
 8034214:	60f8      	str	r0, [r7, #12]
 8034216:	460b      	mov	r3, r1
 8034218:	607a      	str	r2, [r7, #4]
 803421a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 803421c:	7afb      	ldrb	r3, [r7, #11]
 803421e:	2b00      	cmp	r3, #0
 8034220:	d16f      	bne.n	8034302 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8034222:	68fb      	ldr	r3, [r7, #12]
 8034224:	3314      	adds	r3, #20
 8034226:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8034228:	68fb      	ldr	r3, [r7, #12]
 803422a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 803422e:	2b02      	cmp	r3, #2
 8034230:	d15a      	bne.n	80342e8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8034232:	693b      	ldr	r3, [r7, #16]
 8034234:	689a      	ldr	r2, [r3, #8]
 8034236:	693b      	ldr	r3, [r7, #16]
 8034238:	68db      	ldr	r3, [r3, #12]
 803423a:	429a      	cmp	r2, r3
 803423c:	d914      	bls.n	8034268 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 803423e:	693b      	ldr	r3, [r7, #16]
 8034240:	689a      	ldr	r2, [r3, #8]
 8034242:	693b      	ldr	r3, [r7, #16]
 8034244:	68db      	ldr	r3, [r3, #12]
 8034246:	1ad2      	subs	r2, r2, r3
 8034248:	693b      	ldr	r3, [r7, #16]
 803424a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 803424c:	693b      	ldr	r3, [r7, #16]
 803424e:	689b      	ldr	r3, [r3, #8]
 8034250:	461a      	mov	r2, r3
 8034252:	6879      	ldr	r1, [r7, #4]
 8034254:	68f8      	ldr	r0, [r7, #12]
 8034256:	f001 fa37 	bl	80356c8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 803425a:	2300      	movs	r3, #0
 803425c:	2200      	movs	r2, #0
 803425e:	2100      	movs	r1, #0
 8034260:	68f8      	ldr	r0, [r7, #12]
 8034262:	f7ff fd27 	bl	8033cb4 <USBD_LL_PrepareReceive>
 8034266:	e03f      	b.n	80342e8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8034268:	693b      	ldr	r3, [r7, #16]
 803426a:	68da      	ldr	r2, [r3, #12]
 803426c:	693b      	ldr	r3, [r7, #16]
 803426e:	689b      	ldr	r3, [r3, #8]
 8034270:	429a      	cmp	r2, r3
 8034272:	d11c      	bne.n	80342ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8034274:	693b      	ldr	r3, [r7, #16]
 8034276:	685a      	ldr	r2, [r3, #4]
 8034278:	693b      	ldr	r3, [r7, #16]
 803427a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 803427c:	429a      	cmp	r2, r3
 803427e:	d316      	bcc.n	80342ae <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8034280:	693b      	ldr	r3, [r7, #16]
 8034282:	685a      	ldr	r2, [r3, #4]
 8034284:	68fb      	ldr	r3, [r7, #12]
 8034286:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 803428a:	429a      	cmp	r2, r3
 803428c:	d20f      	bcs.n	80342ae <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 803428e:	2200      	movs	r2, #0
 8034290:	2100      	movs	r1, #0
 8034292:	68f8      	ldr	r0, [r7, #12]
 8034294:	f001 fa18 	bl	80356c8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8034298:	68fb      	ldr	r3, [r7, #12]
 803429a:	2200      	movs	r2, #0
 803429c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80342a0:	2300      	movs	r3, #0
 80342a2:	2200      	movs	r2, #0
 80342a4:	2100      	movs	r1, #0
 80342a6:	68f8      	ldr	r0, [r7, #12]
 80342a8:	f7ff fd04 	bl	8033cb4 <USBD_LL_PrepareReceive>
 80342ac:	e01c      	b.n	80342e8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80342ae:	68fb      	ldr	r3, [r7, #12]
 80342b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80342b4:	b2db      	uxtb	r3, r3
 80342b6:	2b03      	cmp	r3, #3
 80342b8:	d10f      	bne.n	80342da <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80342ba:	68fb      	ldr	r3, [r7, #12]
 80342bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80342c0:	68db      	ldr	r3, [r3, #12]
 80342c2:	2b00      	cmp	r3, #0
 80342c4:	d009      	beq.n	80342da <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80342c6:	68fb      	ldr	r3, [r7, #12]
 80342c8:	2200      	movs	r2, #0
 80342ca:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
              pdev->pClass[0]->EP0_TxSent(pdev);
 80342ce:	68fb      	ldr	r3, [r7, #12]
 80342d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80342d4:	68db      	ldr	r3, [r3, #12]
 80342d6:	68f8      	ldr	r0, [r7, #12]
 80342d8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80342da:	2180      	movs	r1, #128	@ 0x80
 80342dc:	68f8      	ldr	r0, [r7, #12]
 80342de:	f7ff fc57 	bl	8033b90 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80342e2:	68f8      	ldr	r0, [r7, #12]
 80342e4:	f001 fa42 	bl	803576c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80342e8:	68fb      	ldr	r3, [r7, #12]
 80342ea:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80342ee:	2b00      	cmp	r3, #0
 80342f0:	d03a      	beq.n	8034368 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80342f2:	68f8      	ldr	r0, [r7, #12]
 80342f4:	f7ff fe00 	bl	8033ef8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80342f8:	68fb      	ldr	r3, [r7, #12]
 80342fa:	2200      	movs	r2, #0
 80342fc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8034300:	e032      	b.n	8034368 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8034302:	7afb      	ldrb	r3, [r7, #11]
 8034304:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8034308:	b2db      	uxtb	r3, r3
 803430a:	4619      	mov	r1, r3
 803430c:	68f8      	ldr	r0, [r7, #12]
 803430e:	f000 f93f 	bl	8034590 <USBD_CoreFindEP>
 8034312:	4603      	mov	r3, r0
 8034314:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8034316:	7dfb      	ldrb	r3, [r7, #23]
 8034318:	2bff      	cmp	r3, #255	@ 0xff
 803431a:	d025      	beq.n	8034368 <USBD_LL_DataInStage+0x15a>
 803431c:	7dfb      	ldrb	r3, [r7, #23]
 803431e:	2b03      	cmp	r3, #3
 8034320:	d822      	bhi.n	8034368 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8034322:	68fb      	ldr	r3, [r7, #12]
 8034324:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8034328:	b2db      	uxtb	r3, r3
 803432a:	2b03      	cmp	r3, #3
 803432c:	d11c      	bne.n	8034368 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 803432e:	7dfa      	ldrb	r2, [r7, #23]
 8034330:	68fb      	ldr	r3, [r7, #12]
 8034332:	32ae      	adds	r2, #174	@ 0xae
 8034334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034338:	695b      	ldr	r3, [r3, #20]
 803433a:	2b00      	cmp	r3, #0
 803433c:	d014      	beq.n	8034368 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 803433e:	7dfa      	ldrb	r2, [r7, #23]
 8034340:	68fb      	ldr	r3, [r7, #12]
 8034342:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8034346:	7dfa      	ldrb	r2, [r7, #23]
 8034348:	68fb      	ldr	r3, [r7, #12]
 803434a:	32ae      	adds	r2, #174	@ 0xae
 803434c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034350:	695b      	ldr	r3, [r3, #20]
 8034352:	7afa      	ldrb	r2, [r7, #11]
 8034354:	4611      	mov	r1, r2
 8034356:	68f8      	ldr	r0, [r7, #12]
 8034358:	4798      	blx	r3
 803435a:	4603      	mov	r3, r0
 803435c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 803435e:	7dbb      	ldrb	r3, [r7, #22]
 8034360:	2b00      	cmp	r3, #0
 8034362:	d001      	beq.n	8034368 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8034364:	7dbb      	ldrb	r3, [r7, #22]
 8034366:	e000      	b.n	803436a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8034368:	2300      	movs	r3, #0
}
 803436a:	4618      	mov	r0, r3
 803436c:	3718      	adds	r7, #24
 803436e:	46bd      	mov	sp, r7
 8034370:	bd80      	pop	{r7, pc}

08034372 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8034372:	b580      	push	{r7, lr}
 8034374:	b084      	sub	sp, #16
 8034376:	af00      	add	r7, sp, #0
 8034378:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 803437a:	2300      	movs	r3, #0
 803437c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 803437e:	687b      	ldr	r3, [r7, #4]
 8034380:	2201      	movs	r2, #1
 8034382:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8034386:	687b      	ldr	r3, [r7, #4]
 8034388:	2200      	movs	r2, #0
 803438a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 803438e:	687b      	ldr	r3, [r7, #4]
 8034390:	2200      	movs	r2, #0
 8034392:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8034394:	687b      	ldr	r3, [r7, #4]
 8034396:	2200      	movs	r2, #0
 8034398:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 803439c:	687b      	ldr	r3, [r7, #4]
 803439e:	2200      	movs	r2, #0
 80343a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

#ifdef USE_USBD_COMPOSITE
  /* Parse the table of classes in use */
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 80343a4:	2300      	movs	r3, #0
 80343a6:	60bb      	str	r3, [r7, #8]
 80343a8:	e032      	b.n	8034410 <USBD_LL_Reset+0x9e>
  {
    /* Check if current class is in use */
    if ((pdev->tclasslist[i].Active) == 1U)
 80343aa:	6879      	ldr	r1, [r7, #4]
 80343ac:	68ba      	ldr	r2, [r7, #8]
 80343ae:	4613      	mov	r3, r2
 80343b0:	00db      	lsls	r3, r3, #3
 80343b2:	1a9b      	subs	r3, r3, r2
 80343b4:	00db      	lsls	r3, r3, #3
 80343b6:	440b      	add	r3, r1
 80343b8:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 80343bc:	681b      	ldr	r3, [r3, #0]
 80343be:	2b01      	cmp	r3, #1
 80343c0:	d123      	bne.n	803440a <USBD_LL_Reset+0x98>
    {
      if (pdev->pClass[i] != NULL)
 80343c2:	687b      	ldr	r3, [r7, #4]
 80343c4:	68ba      	ldr	r2, [r7, #8]
 80343c6:	32ae      	adds	r2, #174	@ 0xae
 80343c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80343cc:	2b00      	cmp	r3, #0
 80343ce:	d01c      	beq.n	803440a <USBD_LL_Reset+0x98>
      {
        pdev->classId = i;
 80343d0:	687b      	ldr	r3, [r7, #4]
 80343d2:	68ba      	ldr	r2, [r7, #8]
 80343d4:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
        /* Clear configuration  and De-initialize the Class process*/

        if (pdev->pClass[i]->DeInit != NULL)
 80343d8:	687b      	ldr	r3, [r7, #4]
 80343da:	68ba      	ldr	r2, [r7, #8]
 80343dc:	32ae      	adds	r2, #174	@ 0xae
 80343de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80343e2:	685b      	ldr	r3, [r3, #4]
 80343e4:	2b00      	cmp	r3, #0
 80343e6:	d010      	beq.n	803440a <USBD_LL_Reset+0x98>
        {
          if (pdev->pClass[i]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80343e8:	687b      	ldr	r3, [r7, #4]
 80343ea:	68ba      	ldr	r2, [r7, #8]
 80343ec:	32ae      	adds	r2, #174	@ 0xae
 80343ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80343f2:	685b      	ldr	r3, [r3, #4]
 80343f4:	687a      	ldr	r2, [r7, #4]
 80343f6:	6852      	ldr	r2, [r2, #4]
 80343f8:	b2d2      	uxtb	r2, r2
 80343fa:	4611      	mov	r1, r2
 80343fc:	6878      	ldr	r0, [r7, #4]
 80343fe:	4798      	blx	r3
 8034400:	4603      	mov	r3, r0
 8034402:	2b00      	cmp	r3, #0
 8034404:	d001      	beq.n	803440a <USBD_LL_Reset+0x98>
          {
            ret = USBD_FAIL;
 8034406:	2303      	movs	r3, #3
 8034408:	73fb      	strb	r3, [r7, #15]
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 803440a:	68bb      	ldr	r3, [r7, #8]
 803440c:	3301      	adds	r3, #1
 803440e:	60bb      	str	r3, [r7, #8]
 8034410:	68bb      	ldr	r3, [r7, #8]
 8034412:	2b03      	cmp	r3, #3
 8034414:	d9c9      	bls.n	80343aa <USBD_LL_Reset+0x38>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8034416:	2340      	movs	r3, #64	@ 0x40
 8034418:	2200      	movs	r2, #0
 803441a:	2100      	movs	r1, #0
 803441c:	6878      	ldr	r0, [r7, #4]
 803441e:	f7ff fb7e 	bl	8033b1e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8034422:	687b      	ldr	r3, [r7, #4]
 8034424:	2201      	movs	r2, #1
 8034426:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 803442a:	687b      	ldr	r3, [r7, #4]
 803442c:	2240      	movs	r2, #64	@ 0x40
 803442e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8034432:	2340      	movs	r3, #64	@ 0x40
 8034434:	2200      	movs	r2, #0
 8034436:	2180      	movs	r1, #128	@ 0x80
 8034438:	6878      	ldr	r0, [r7, #4]
 803443a:	f7ff fb70 	bl	8033b1e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 803443e:	687b      	ldr	r3, [r7, #4]
 8034440:	2201      	movs	r2, #1
 8034442:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8034444:	687b      	ldr	r3, [r7, #4]
 8034446:	2240      	movs	r2, #64	@ 0x40
 8034448:	621a      	str	r2, [r3, #32]

  return ret;
 803444a:	7bfb      	ldrb	r3, [r7, #15]
}
 803444c:	4618      	mov	r0, r3
 803444e:	3710      	adds	r7, #16
 8034450:	46bd      	mov	sp, r7
 8034452:	bd80      	pop	{r7, pc}

08034454 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8034454:	b480      	push	{r7}
 8034456:	b083      	sub	sp, #12
 8034458:	af00      	add	r7, sp, #0
 803445a:	6078      	str	r0, [r7, #4]
 803445c:	460b      	mov	r3, r1
 803445e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8034460:	687b      	ldr	r3, [r7, #4]
 8034462:	78fa      	ldrb	r2, [r7, #3]
 8034464:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8034466:	2300      	movs	r3, #0
}
 8034468:	4618      	mov	r0, r3
 803446a:	370c      	adds	r7, #12
 803446c:	46bd      	mov	sp, r7
 803446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8034472:	4770      	bx	lr

08034474 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8034474:	b580      	push	{r7, lr}
 8034476:	b084      	sub	sp, #16
 8034478:	af00      	add	r7, sp, #0
 803447a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 803447c:	687b      	ldr	r3, [r7, #4]
 803447e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8034482:	b2db      	uxtb	r3, r3
 8034484:	2b03      	cmp	r3, #3
 8034486:	d12f      	bne.n	80344e8 <USBD_LL_SOF+0x74>
  {
#ifdef USE_USBD_COMPOSITE
    /* Parse the table of classes in use */
    for (uint32_t i = 0; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8034488:	2300      	movs	r3, #0
 803448a:	60fb      	str	r3, [r7, #12]
 803448c:	e029      	b.n	80344e2 <USBD_LL_SOF+0x6e>
    {
      /* Check if current class is in use */
      if ((pdev->tclasslist[i].Active) == 1U)
 803448e:	6879      	ldr	r1, [r7, #4]
 8034490:	68fa      	ldr	r2, [r7, #12]
 8034492:	4613      	mov	r3, r2
 8034494:	00db      	lsls	r3, r3, #3
 8034496:	1a9b      	subs	r3, r3, r2
 8034498:	00db      	lsls	r3, r3, #3
 803449a:	440b      	add	r3, r1
 803449c:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 80344a0:	681b      	ldr	r3, [r3, #0]
 80344a2:	2b01      	cmp	r3, #1
 80344a4:	d11a      	bne.n	80344dc <USBD_LL_SOF+0x68>
      {
        if (pdev->pClass[i] != NULL)
 80344a6:	687b      	ldr	r3, [r7, #4]
 80344a8:	68fa      	ldr	r2, [r7, #12]
 80344aa:	32ae      	adds	r2, #174	@ 0xae
 80344ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80344b0:	2b00      	cmp	r3, #0
 80344b2:	d013      	beq.n	80344dc <USBD_LL_SOF+0x68>
        {
          if (pdev->pClass[i]->SOF != NULL)
 80344b4:	687b      	ldr	r3, [r7, #4]
 80344b6:	68fa      	ldr	r2, [r7, #12]
 80344b8:	32ae      	adds	r2, #174	@ 0xae
 80344ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80344be:	69db      	ldr	r3, [r3, #28]
 80344c0:	2b00      	cmp	r3, #0
 80344c2:	d00b      	beq.n	80344dc <USBD_LL_SOF+0x68>
          {
            pdev->classId = i;
 80344c4:	687b      	ldr	r3, [r7, #4]
 80344c6:	68fa      	ldr	r2, [r7, #12]
 80344c8:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
            (void)pdev->pClass[i]->SOF(pdev);
 80344cc:	687b      	ldr	r3, [r7, #4]
 80344ce:	68fa      	ldr	r2, [r7, #12]
 80344d0:	32ae      	adds	r2, #174	@ 0xae
 80344d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80344d6:	69db      	ldr	r3, [r3, #28]
 80344d8:	6878      	ldr	r0, [r7, #4]
 80344da:	4798      	blx	r3
    for (uint32_t i = 0; i < USBD_MAX_SUPPORTED_CLASS; i++)
 80344dc:	68fb      	ldr	r3, [r7, #12]
 80344de:	3301      	adds	r3, #1
 80344e0:	60fb      	str	r3, [r7, #12]
 80344e2:	68fb      	ldr	r3, [r7, #12]
 80344e4:	2b03      	cmp	r3, #3
 80344e6:	d9d2      	bls.n	803448e <USBD_LL_SOF+0x1a>
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80344e8:	2300      	movs	r3, #0
}
 80344ea:	4618      	mov	r0, r3
 80344ec:	3710      	adds	r7, #16
 80344ee:	46bd      	mov	sp, r7
 80344f0:	bd80      	pop	{r7, pc}

080344f2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80344f2:	b480      	push	{r7}
 80344f4:	b085      	sub	sp, #20
 80344f6:	af00      	add	r7, sp, #0
 80344f8:	6078      	str	r0, [r7, #4]
 80344fa:	460b      	mov	r3, r1
 80344fc:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Parse the table of classes in use */
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 80344fe:	2300      	movs	r3, #0
 8034500:	60fb      	str	r3, [r7, #12]
 8034502:	e03b      	b.n	803457c <USBD_CoreFindIF+0x8a>
  {
    /* Check if current class is in use */
    if ((pdev->tclasslist[i].Active) == 1U)
 8034504:	6879      	ldr	r1, [r7, #4]
 8034506:	68fa      	ldr	r2, [r7, #12]
 8034508:	4613      	mov	r3, r2
 803450a:	00db      	lsls	r3, r3, #3
 803450c:	1a9b      	subs	r3, r3, r2
 803450e:	00db      	lsls	r3, r3, #3
 8034510:	440b      	add	r3, r1
 8034512:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 8034516:	681b      	ldr	r3, [r3, #0]
 8034518:	2b01      	cmp	r3, #1
 803451a:	d12c      	bne.n	8034576 <USBD_CoreFindIF+0x84>
    {
      /* Parse all interfaces listed in the current class */
      for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 803451c:	2300      	movs	r3, #0
 803451e:	60bb      	str	r3, [r7, #8]
 8034520:	e01c      	b.n	803455c <USBD_CoreFindIF+0x6a>
      {
        /* Check if requested Interface matches the current class interface */
        if (pdev->tclasslist[i].Ifs[j] == index)
 8034522:	6879      	ldr	r1, [r7, #4]
 8034524:	68fa      	ldr	r2, [r7, #12]
 8034526:	4613      	mov	r3, r2
 8034528:	00db      	lsls	r3, r3, #3
 803452a:	1a9b      	subs	r3, r3, r2
 803452c:	00db      	lsls	r3, r3, #3
 803452e:	18ca      	adds	r2, r1, r3
 8034530:	68bb      	ldr	r3, [r7, #8]
 8034532:	4413      	add	r3, r2
 8034534:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8034538:	781b      	ldrb	r3, [r3, #0]
 803453a:	78fa      	ldrb	r2, [r7, #3]
 803453c:	429a      	cmp	r2, r3
 803453e:	d10a      	bne.n	8034556 <USBD_CoreFindIF+0x64>
        {
          if (pdev->pClass[i]->Setup != NULL)
 8034540:	687b      	ldr	r3, [r7, #4]
 8034542:	68fa      	ldr	r2, [r7, #12]
 8034544:	32ae      	adds	r2, #174	@ 0xae
 8034546:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 803454a:	689b      	ldr	r3, [r3, #8]
 803454c:	2b00      	cmp	r3, #0
 803454e:	d002      	beq.n	8034556 <USBD_CoreFindIF+0x64>
          {
            return (uint8_t)i;
 8034550:	68fb      	ldr	r3, [r7, #12]
 8034552:	b2db      	uxtb	r3, r3
 8034554:	e016      	b.n	8034584 <USBD_CoreFindIF+0x92>
      for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 8034556:	68bb      	ldr	r3, [r7, #8]
 8034558:	3301      	adds	r3, #1
 803455a:	60bb      	str	r3, [r7, #8]
 803455c:	6879      	ldr	r1, [r7, #4]
 803455e:	68fa      	ldr	r2, [r7, #12]
 8034560:	4613      	mov	r3, r2
 8034562:	00db      	lsls	r3, r3, #3
 8034564:	1a9b      	subs	r3, r3, r2
 8034566:	00db      	lsls	r3, r3, #3
 8034568:	440b      	add	r3, r1
 803456a:	f503 734a 	add.w	r3, r3, #808	@ 0x328
 803456e:	681b      	ldr	r3, [r3, #0]
 8034570:	68ba      	ldr	r2, [r7, #8]
 8034572:	429a      	cmp	r2, r3
 8034574:	d3d5      	bcc.n	8034522 <USBD_CoreFindIF+0x30>
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8034576:	68fb      	ldr	r3, [r7, #12]
 8034578:	3301      	adds	r3, #1
 803457a:	60fb      	str	r3, [r7, #12]
 803457c:	68fb      	ldr	r3, [r7, #12]
 803457e:	2b03      	cmp	r3, #3
 8034580:	d9c0      	bls.n	8034504 <USBD_CoreFindIF+0x12>
        }
      }
    }
  }

  return 0xFFU;
 8034582:	23ff      	movs	r3, #255	@ 0xff
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8034584:	4618      	mov	r0, r3
 8034586:	3714      	adds	r7, #20
 8034588:	46bd      	mov	sp, r7
 803458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803458e:	4770      	bx	lr

08034590 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8034590:	b480      	push	{r7}
 8034592:	b085      	sub	sp, #20
 8034594:	af00      	add	r7, sp, #0
 8034596:	6078      	str	r0, [r7, #4]
 8034598:	460b      	mov	r3, r1
 803459a:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Parse the table of classes in use */
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 803459c:	2300      	movs	r3, #0
 803459e:	60fb      	str	r3, [r7, #12]
 80345a0:	e03a      	b.n	8034618 <USBD_CoreFindEP+0x88>
  {
    /* Check if current class is in use */
    if ((pdev->tclasslist[i].Active) == 1U)
 80345a2:	6879      	ldr	r1, [r7, #4]
 80345a4:	68fa      	ldr	r2, [r7, #12]
 80345a6:	4613      	mov	r3, r2
 80345a8:	00db      	lsls	r3, r3, #3
 80345aa:	1a9b      	subs	r3, r3, r2
 80345ac:	00db      	lsls	r3, r3, #3
 80345ae:	440b      	add	r3, r1
 80345b0:	f503 7342 	add.w	r3, r3, #776	@ 0x308
 80345b4:	681b      	ldr	r3, [r3, #0]
 80345b6:	2b01      	cmp	r3, #1
 80345b8:	d12b      	bne.n	8034612 <USBD_CoreFindEP+0x82>
    {
      /* Parse all endpoints listed in the current class */
      for (uint32_t j = 0U; j < pdev->tclasslist[i].NumEps; j++)
 80345ba:	2300      	movs	r3, #0
 80345bc:	60bb      	str	r3, [r7, #8]
 80345be:	e01b      	b.n	80345f8 <USBD_CoreFindEP+0x68>
      {
        /* Check if requested endpoint matches the current class endpoint */
        if (pdev->tclasslist[i].Eps[j].add == index)
 80345c0:	6879      	ldr	r1, [r7, #4]
 80345c2:	68fa      	ldr	r2, [r7, #12]
 80345c4:	4613      	mov	r3, r2
 80345c6:	00db      	lsls	r3, r3, #3
 80345c8:	1a9b      	subs	r3, r3, r2
 80345ca:	005b      	lsls	r3, r3, #1
 80345cc:	68ba      	ldr	r2, [r7, #8]
 80345ce:	4413      	add	r3, r2
 80345d0:	33c4      	adds	r3, #196	@ 0xc4
 80345d2:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
 80345d6:	78fa      	ldrb	r2, [r7, #3]
 80345d8:	429a      	cmp	r2, r3
 80345da:	d10a      	bne.n	80345f2 <USBD_CoreFindEP+0x62>
        {
          if (pdev->pClass[i]->Setup != NULL)
 80345dc:	687b      	ldr	r3, [r7, #4]
 80345de:	68fa      	ldr	r2, [r7, #12]
 80345e0:	32ae      	adds	r2, #174	@ 0xae
 80345e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80345e6:	689b      	ldr	r3, [r3, #8]
 80345e8:	2b00      	cmp	r3, #0
 80345ea:	d002      	beq.n	80345f2 <USBD_CoreFindEP+0x62>
          {
            return (uint8_t)i;
 80345ec:	68fb      	ldr	r3, [r7, #12]
 80345ee:	b2db      	uxtb	r3, r3
 80345f0:	e016      	b.n	8034620 <USBD_CoreFindEP+0x90>
      for (uint32_t j = 0U; j < pdev->tclasslist[i].NumEps; j++)
 80345f2:	68bb      	ldr	r3, [r7, #8]
 80345f4:	3301      	adds	r3, #1
 80345f6:	60bb      	str	r3, [r7, #8]
 80345f8:	6879      	ldr	r1, [r7, #4]
 80345fa:	68fa      	ldr	r2, [r7, #12]
 80345fc:	4613      	mov	r3, r2
 80345fe:	00db      	lsls	r3, r3, #3
 8034600:	1a9b      	subs	r3, r3, r2
 8034602:	00db      	lsls	r3, r3, #3
 8034604:	440b      	add	r3, r1
 8034606:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 803460a:	681b      	ldr	r3, [r3, #0]
 803460c:	68ba      	ldr	r2, [r7, #8]
 803460e:	429a      	cmp	r2, r3
 8034610:	d3d6      	bcc.n	80345c0 <USBD_CoreFindEP+0x30>
  for (uint32_t i = 0U; i < USBD_MAX_SUPPORTED_CLASS; i++)
 8034612:	68fb      	ldr	r3, [r7, #12]
 8034614:	3301      	adds	r3, #1
 8034616:	60fb      	str	r3, [r7, #12]
 8034618:	68fb      	ldr	r3, [r7, #12]
 803461a:	2b03      	cmp	r3, #3
 803461c:	d9c1      	bls.n	80345a2 <USBD_CoreFindEP+0x12>
        }
      }
    }
  }

  return 0xFFU;
 803461e:	23ff      	movs	r3, #255	@ 0xff
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8034620:	4618      	mov	r0, r3
 8034622:	3714      	adds	r7, #20
 8034624:	46bd      	mov	sp, r7
 8034626:	f85d 7b04 	ldr.w	r7, [sp], #4
 803462a:	4770      	bx	lr

0803462c <USBD_CoreGetEPAdd>:
  * @param  ep_type: USBD_EP_TYPE_CTRL, USBD_EP_TYPE_ISOC, USBD_EP_TYPE_BULK or USBD_EP_TYPE_INTR
  * @param  ClassId: The Class ID
  * @retval Address of the selected endpoint or 0xFFU if no endpoint found.
  */
uint8_t USBD_CoreGetEPAdd(USBD_HandleTypeDef *pdev, uint8_t ep_dir, uint8_t ep_type, uint8_t ClassId)
{
 803462c:	b480      	push	{r7}
 803462e:	b085      	sub	sp, #20
 8034630:	af00      	add	r7, sp, #0
 8034632:	6078      	str	r0, [r7, #4]
 8034634:	4608      	mov	r0, r1
 8034636:	4611      	mov	r1, r2
 8034638:	461a      	mov	r2, r3
 803463a:	4603      	mov	r3, r0
 803463c:	70fb      	strb	r3, [r7, #3]
 803463e:	460b      	mov	r3, r1
 8034640:	70bb      	strb	r3, [r7, #2]
 8034642:	4613      	mov	r3, r2
 8034644:	707b      	strb	r3, [r7, #1]
  uint8_t idx;

  /* Find the EP address in the selected class table */
  for (idx = 0; idx < pdev->tclasslist[ClassId].NumEps; idx++)
 8034646:	2300      	movs	r3, #0
 8034648:	73fb      	strb	r3, [r7, #15]
 803464a:	e03b      	b.n	80346c4 <USBD_CoreGetEPAdd+0x98>
  {
    if (((pdev->tclasslist[ClassId].Eps[idx].add & USBD_EP_IN) == ep_dir) && \
 803464c:	787a      	ldrb	r2, [r7, #1]
 803464e:	7bf8      	ldrb	r0, [r7, #15]
 8034650:	6879      	ldr	r1, [r7, #4]
 8034652:	4613      	mov	r3, r2
 8034654:	00db      	lsls	r3, r3, #3
 8034656:	1a9b      	subs	r3, r3, r2
 8034658:	005b      	lsls	r3, r3, #1
 803465a:	4403      	add	r3, r0
 803465c:	33c4      	adds	r3, #196	@ 0xc4
 803465e:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
 8034662:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8034666:	78fb      	ldrb	r3, [r7, #3]
 8034668:	429a      	cmp	r2, r3
 803466a:	d128      	bne.n	80346be <USBD_CoreGetEPAdd+0x92>
        (pdev->tclasslist[ClassId].Eps[idx].type == ep_type) && \
 803466c:	787a      	ldrb	r2, [r7, #1]
 803466e:	7bf8      	ldrb	r0, [r7, #15]
 8034670:	6879      	ldr	r1, [r7, #4]
 8034672:	4613      	mov	r3, r2
 8034674:	00db      	lsls	r3, r3, #3
 8034676:	1a9b      	subs	r3, r3, r2
 8034678:	005b      	lsls	r3, r3, #1
 803467a:	4403      	add	r3, r0
 803467c:	33c4      	adds	r3, #196	@ 0xc4
 803467e:	009b      	lsls	r3, r3, #2
 8034680:	440b      	add	r3, r1
 8034682:	785b      	ldrb	r3, [r3, #1]
    if (((pdev->tclasslist[ClassId].Eps[idx].add & USBD_EP_IN) == ep_dir) && \
 8034684:	78ba      	ldrb	r2, [r7, #2]
 8034686:	429a      	cmp	r2, r3
 8034688:	d119      	bne.n	80346be <USBD_CoreGetEPAdd+0x92>
        (pdev->tclasslist[ClassId].Eps[idx].is_used != 0U))
 803468a:	787a      	ldrb	r2, [r7, #1]
 803468c:	7bf8      	ldrb	r0, [r7, #15]
 803468e:	6879      	ldr	r1, [r7, #4]
 8034690:	4613      	mov	r3, r2
 8034692:	00db      	lsls	r3, r3, #3
 8034694:	1a9b      	subs	r3, r3, r2
 8034696:	005b      	lsls	r3, r3, #1
 8034698:	4403      	add	r3, r0
 803469a:	33c4      	adds	r3, #196	@ 0xc4
 803469c:	009b      	lsls	r3, r3, #2
 803469e:	440b      	add	r3, r1
 80346a0:	78db      	ldrb	r3, [r3, #3]
        (pdev->tclasslist[ClassId].Eps[idx].type == ep_type) && \
 80346a2:	2b00      	cmp	r3, #0
 80346a4:	d00b      	beq.n	80346be <USBD_CoreGetEPAdd+0x92>
    {
      return (pdev->tclasslist[ClassId].Eps[idx].add);
 80346a6:	787a      	ldrb	r2, [r7, #1]
 80346a8:	7bf8      	ldrb	r0, [r7, #15]
 80346aa:	6879      	ldr	r1, [r7, #4]
 80346ac:	4613      	mov	r3, r2
 80346ae:	00db      	lsls	r3, r3, #3
 80346b0:	1a9b      	subs	r3, r3, r2
 80346b2:	005b      	lsls	r3, r3, #1
 80346b4:	4403      	add	r3, r0
 80346b6:	33c4      	adds	r3, #196	@ 0xc4
 80346b8:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
 80346bc:	e010      	b.n	80346e0 <USBD_CoreGetEPAdd+0xb4>
  for (idx = 0; idx < pdev->tclasslist[ClassId].NumEps; idx++)
 80346be:	7bfb      	ldrb	r3, [r7, #15]
 80346c0:	3301      	adds	r3, #1
 80346c2:	73fb      	strb	r3, [r7, #15]
 80346c4:	7bf9      	ldrb	r1, [r7, #15]
 80346c6:	787a      	ldrb	r2, [r7, #1]
 80346c8:	6878      	ldr	r0, [r7, #4]
 80346ca:	4613      	mov	r3, r2
 80346cc:	00db      	lsls	r3, r3, #3
 80346ce:	1a9b      	subs	r3, r3, r2
 80346d0:	00db      	lsls	r3, r3, #3
 80346d2:	4403      	add	r3, r0
 80346d4:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 80346d8:	681b      	ldr	r3, [r3, #0]
 80346da:	4299      	cmp	r1, r3
 80346dc:	d3b6      	bcc.n	803464c <USBD_CoreGetEPAdd+0x20>
    }
  }

  /* If reaching this point, then no endpoint was found */
  return 0xFFU;
 80346de:	23ff      	movs	r3, #255	@ 0xff
}
 80346e0:	4618      	mov	r0, r3
 80346e2:	3714      	adds	r7, #20
 80346e4:	46bd      	mov	sp, r7
 80346e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80346ea:	4770      	bx	lr

080346ec <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80346ec:	b480      	push	{r7}
 80346ee:	b087      	sub	sp, #28
 80346f0:	af00      	add	r7, sp, #0
 80346f2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80346f4:	687b      	ldr	r3, [r7, #4]
 80346f6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80346f8:	697b      	ldr	r3, [r7, #20]
 80346fa:	781b      	ldrb	r3, [r3, #0]
 80346fc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80346fe:	697b      	ldr	r3, [r7, #20]
 8034700:	3301      	adds	r3, #1
 8034702:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8034704:	697b      	ldr	r3, [r7, #20]
 8034706:	781b      	ldrb	r3, [r3, #0]
 8034708:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 803470a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 803470e:	021b      	lsls	r3, r3, #8
 8034710:	b21a      	sxth	r2, r3
 8034712:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8034716:	4313      	orrs	r3, r2
 8034718:	b21b      	sxth	r3, r3
 803471a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 803471c:	89fb      	ldrh	r3, [r7, #14]
}
 803471e:	4618      	mov	r0, r3
 8034720:	371c      	adds	r7, #28
 8034722:	46bd      	mov	sp, r7
 8034724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8034728:	4770      	bx	lr
	...

0803472c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 803472c:	b580      	push	{r7, lr}
 803472e:	b084      	sub	sp, #16
 8034730:	af00      	add	r7, sp, #0
 8034732:	6078      	str	r0, [r7, #4]
 8034734:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8034736:	2300      	movs	r3, #0
 8034738:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 803473a:	683b      	ldr	r3, [r7, #0]
 803473c:	781b      	ldrb	r3, [r3, #0]
 803473e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8034742:	2b40      	cmp	r3, #64	@ 0x40
 8034744:	d005      	beq.n	8034752 <USBD_StdDevReq+0x26>
 8034746:	2b40      	cmp	r3, #64	@ 0x40
 8034748:	d857      	bhi.n	80347fa <USBD_StdDevReq+0xce>
 803474a:	2b00      	cmp	r3, #0
 803474c:	d00f      	beq.n	803476e <USBD_StdDevReq+0x42>
 803474e:	2b20      	cmp	r3, #32
 8034750:	d153      	bne.n	80347fa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8034752:	687b      	ldr	r3, [r7, #4]
 8034754:	f8d3 22f8 	ldr.w	r2, [r3, #760]	@ 0x2f8
 8034758:	687b      	ldr	r3, [r7, #4]
 803475a:	32ae      	adds	r2, #174	@ 0xae
 803475c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034760:	689b      	ldr	r3, [r3, #8]
 8034762:	6839      	ldr	r1, [r7, #0]
 8034764:	6878      	ldr	r0, [r7, #4]
 8034766:	4798      	blx	r3
 8034768:	4603      	mov	r3, r0
 803476a:	73fb      	strb	r3, [r7, #15]
      break;
 803476c:	e04a      	b.n	8034804 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 803476e:	683b      	ldr	r3, [r7, #0]
 8034770:	785b      	ldrb	r3, [r3, #1]
 8034772:	2b09      	cmp	r3, #9
 8034774:	d83b      	bhi.n	80347ee <USBD_StdDevReq+0xc2>
 8034776:	a201      	add	r2, pc, #4	@ (adr r2, 803477c <USBD_StdDevReq+0x50>)
 8034778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 803477c:	080347d1 	.word	0x080347d1
 8034780:	080347e5 	.word	0x080347e5
 8034784:	080347ef 	.word	0x080347ef
 8034788:	080347db 	.word	0x080347db
 803478c:	080347ef 	.word	0x080347ef
 8034790:	080347af 	.word	0x080347af
 8034794:	080347a5 	.word	0x080347a5
 8034798:	080347ef 	.word	0x080347ef
 803479c:	080347c7 	.word	0x080347c7
 80347a0:	080347b9 	.word	0x080347b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80347a4:	6839      	ldr	r1, [r7, #0]
 80347a6:	6878      	ldr	r0, [r7, #4]
 80347a8:	f000 fa3c 	bl	8034c24 <USBD_GetDescriptor>
          break;
 80347ac:	e024      	b.n	80347f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80347ae:	6839      	ldr	r1, [r7, #0]
 80347b0:	6878      	ldr	r0, [r7, #4]
 80347b2:	f000 fc03 	bl	8034fbc <USBD_SetAddress>
          break;
 80347b6:	e01f      	b.n	80347f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80347b8:	6839      	ldr	r1, [r7, #0]
 80347ba:	6878      	ldr	r0, [r7, #4]
 80347bc:	f000 fc42 	bl	8035044 <USBD_SetConfig>
 80347c0:	4603      	mov	r3, r0
 80347c2:	73fb      	strb	r3, [r7, #15]
          break;
 80347c4:	e018      	b.n	80347f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80347c6:	6839      	ldr	r1, [r7, #0]
 80347c8:	6878      	ldr	r0, [r7, #4]
 80347ca:	f000 fce5 	bl	8035198 <USBD_GetConfig>
          break;
 80347ce:	e013      	b.n	80347f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80347d0:	6839      	ldr	r1, [r7, #0]
 80347d2:	6878      	ldr	r0, [r7, #4]
 80347d4:	f000 fd16 	bl	8035204 <USBD_GetStatus>
          break;
 80347d8:	e00e      	b.n	80347f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80347da:	6839      	ldr	r1, [r7, #0]
 80347dc:	6878      	ldr	r0, [r7, #4]
 80347de:	f000 fd45 	bl	803526c <USBD_SetFeature>
          break;
 80347e2:	e009      	b.n	80347f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80347e4:	6839      	ldr	r1, [r7, #0]
 80347e6:	6878      	ldr	r0, [r7, #4]
 80347e8:	f000 fd69 	bl	80352be <USBD_ClrFeature>
          break;
 80347ec:	e004      	b.n	80347f8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80347ee:	6839      	ldr	r1, [r7, #0]
 80347f0:	6878      	ldr	r0, [r7, #4]
 80347f2:	f000 fdc0 	bl	8035376 <USBD_CtlError>
          break;
 80347f6:	bf00      	nop
      }
      break;
 80347f8:	e004      	b.n	8034804 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80347fa:	6839      	ldr	r1, [r7, #0]
 80347fc:	6878      	ldr	r0, [r7, #4]
 80347fe:	f000 fdba 	bl	8035376 <USBD_CtlError>
      break;
 8034802:	bf00      	nop
  }

  return ret;
 8034804:	7bfb      	ldrb	r3, [r7, #15]
}
 8034806:	4618      	mov	r0, r3
 8034808:	3710      	adds	r7, #16
 803480a:	46bd      	mov	sp, r7
 803480c:	bd80      	pop	{r7, pc}
 803480e:	bf00      	nop

08034810 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8034810:	b580      	push	{r7, lr}
 8034812:	b084      	sub	sp, #16
 8034814:	af00      	add	r7, sp, #0
 8034816:	6078      	str	r0, [r7, #4]
 8034818:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 803481a:	2300      	movs	r3, #0
 803481c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 803481e:	683b      	ldr	r3, [r7, #0]
 8034820:	781b      	ldrb	r3, [r3, #0]
 8034822:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8034826:	2b40      	cmp	r3, #64	@ 0x40
 8034828:	d005      	beq.n	8034836 <USBD_StdItfReq+0x26>
 803482a:	2b40      	cmp	r3, #64	@ 0x40
 803482c:	d852      	bhi.n	80348d4 <USBD_StdItfReq+0xc4>
 803482e:	2b00      	cmp	r3, #0
 8034830:	d001      	beq.n	8034836 <USBD_StdItfReq+0x26>
 8034832:	2b20      	cmp	r3, #32
 8034834:	d14e      	bne.n	80348d4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8034836:	687b      	ldr	r3, [r7, #4]
 8034838:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 803483c:	b2db      	uxtb	r3, r3
 803483e:	3b01      	subs	r3, #1
 8034840:	2b02      	cmp	r3, #2
 8034842:	d840      	bhi.n	80348c6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8034844:	683b      	ldr	r3, [r7, #0]
 8034846:	889b      	ldrh	r3, [r3, #4]
 8034848:	b2db      	uxtb	r3, r3
 803484a:	2b06      	cmp	r3, #6
 803484c:	d836      	bhi.n	80348bc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 803484e:	683b      	ldr	r3, [r7, #0]
 8034850:	889b      	ldrh	r3, [r3, #4]
 8034852:	b2db      	uxtb	r3, r3
 8034854:	4619      	mov	r1, r3
 8034856:	6878      	ldr	r0, [r7, #4]
 8034858:	f7ff fe4b 	bl	80344f2 <USBD_CoreFindIF>
 803485c:	4603      	mov	r3, r0
 803485e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8034860:	7bbb      	ldrb	r3, [r7, #14]
 8034862:	2bff      	cmp	r3, #255	@ 0xff
 8034864:	d01d      	beq.n	80348a2 <USBD_StdItfReq+0x92>
 8034866:	7bbb      	ldrb	r3, [r7, #14]
 8034868:	2b03      	cmp	r3, #3
 803486a:	d81a      	bhi.n	80348a2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 803486c:	7bba      	ldrb	r2, [r7, #14]
 803486e:	687b      	ldr	r3, [r7, #4]
 8034870:	32ae      	adds	r2, #174	@ 0xae
 8034872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034876:	689b      	ldr	r3, [r3, #8]
 8034878:	2b00      	cmp	r3, #0
 803487a:	d00f      	beq.n	803489c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 803487c:	7bba      	ldrb	r2, [r7, #14]
 803487e:	687b      	ldr	r3, [r7, #4]
 8034880:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8034884:	7bba      	ldrb	r2, [r7, #14]
 8034886:	687b      	ldr	r3, [r7, #4]
 8034888:	32ae      	adds	r2, #174	@ 0xae
 803488a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 803488e:	689b      	ldr	r3, [r3, #8]
 8034890:	6839      	ldr	r1, [r7, #0]
 8034892:	6878      	ldr	r0, [r7, #4]
 8034894:	4798      	blx	r3
 8034896:	4603      	mov	r3, r0
 8034898:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 803489a:	e004      	b.n	80348a6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 803489c:	2303      	movs	r3, #3
 803489e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80348a0:	e001      	b.n	80348a6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80348a2:	2303      	movs	r3, #3
 80348a4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80348a6:	683b      	ldr	r3, [r7, #0]
 80348a8:	88db      	ldrh	r3, [r3, #6]
 80348aa:	2b00      	cmp	r3, #0
 80348ac:	d110      	bne.n	80348d0 <USBD_StdItfReq+0xc0>
 80348ae:	7bfb      	ldrb	r3, [r7, #15]
 80348b0:	2b00      	cmp	r3, #0
 80348b2:	d10d      	bne.n	80348d0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80348b4:	6878      	ldr	r0, [r7, #4]
 80348b6:	f000 ff46 	bl	8035746 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80348ba:	e009      	b.n	80348d0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80348bc:	6839      	ldr	r1, [r7, #0]
 80348be:	6878      	ldr	r0, [r7, #4]
 80348c0:	f000 fd59 	bl	8035376 <USBD_CtlError>
          break;
 80348c4:	e004      	b.n	80348d0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80348c6:	6839      	ldr	r1, [r7, #0]
 80348c8:	6878      	ldr	r0, [r7, #4]
 80348ca:	f000 fd54 	bl	8035376 <USBD_CtlError>
          break;
 80348ce:	e000      	b.n	80348d2 <USBD_StdItfReq+0xc2>
          break;
 80348d0:	bf00      	nop
      }
      break;
 80348d2:	e004      	b.n	80348de <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80348d4:	6839      	ldr	r1, [r7, #0]
 80348d6:	6878      	ldr	r0, [r7, #4]
 80348d8:	f000 fd4d 	bl	8035376 <USBD_CtlError>
      break;
 80348dc:	bf00      	nop
  }

  return ret;
 80348de:	7bfb      	ldrb	r3, [r7, #15]
}
 80348e0:	4618      	mov	r0, r3
 80348e2:	3710      	adds	r7, #16
 80348e4:	46bd      	mov	sp, r7
 80348e6:	bd80      	pop	{r7, pc}

080348e8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80348e8:	b580      	push	{r7, lr}
 80348ea:	b084      	sub	sp, #16
 80348ec:	af00      	add	r7, sp, #0
 80348ee:	6078      	str	r0, [r7, #4]
 80348f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80348f2:	2300      	movs	r3, #0
 80348f4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80348f6:	683b      	ldr	r3, [r7, #0]
 80348f8:	889b      	ldrh	r3, [r3, #4]
 80348fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80348fc:	683b      	ldr	r3, [r7, #0]
 80348fe:	781b      	ldrb	r3, [r3, #0]
 8034900:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8034904:	2b40      	cmp	r3, #64	@ 0x40
 8034906:	d007      	beq.n	8034918 <USBD_StdEPReq+0x30>
 8034908:	2b40      	cmp	r3, #64	@ 0x40
 803490a:	f200 817f 	bhi.w	8034c0c <USBD_StdEPReq+0x324>
 803490e:	2b00      	cmp	r3, #0
 8034910:	d02a      	beq.n	8034968 <USBD_StdEPReq+0x80>
 8034912:	2b20      	cmp	r3, #32
 8034914:	f040 817a 	bne.w	8034c0c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8034918:	7bbb      	ldrb	r3, [r7, #14]
 803491a:	4619      	mov	r1, r3
 803491c:	6878      	ldr	r0, [r7, #4]
 803491e:	f7ff fe37 	bl	8034590 <USBD_CoreFindEP>
 8034922:	4603      	mov	r3, r0
 8034924:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8034926:	7b7b      	ldrb	r3, [r7, #13]
 8034928:	2bff      	cmp	r3, #255	@ 0xff
 803492a:	f000 8174 	beq.w	8034c16 <USBD_StdEPReq+0x32e>
 803492e:	7b7b      	ldrb	r3, [r7, #13]
 8034930:	2b03      	cmp	r3, #3
 8034932:	f200 8170 	bhi.w	8034c16 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8034936:	7b7a      	ldrb	r2, [r7, #13]
 8034938:	687b      	ldr	r3, [r7, #4]
 803493a:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 803493e:	7b7a      	ldrb	r2, [r7, #13]
 8034940:	687b      	ldr	r3, [r7, #4]
 8034942:	32ae      	adds	r2, #174	@ 0xae
 8034944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034948:	689b      	ldr	r3, [r3, #8]
 803494a:	2b00      	cmp	r3, #0
 803494c:	f000 8163 	beq.w	8034c16 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8034950:	7b7a      	ldrb	r2, [r7, #13]
 8034952:	687b      	ldr	r3, [r7, #4]
 8034954:	32ae      	adds	r2, #174	@ 0xae
 8034956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 803495a:	689b      	ldr	r3, [r3, #8]
 803495c:	6839      	ldr	r1, [r7, #0]
 803495e:	6878      	ldr	r0, [r7, #4]
 8034960:	4798      	blx	r3
 8034962:	4603      	mov	r3, r0
 8034964:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8034966:	e156      	b.n	8034c16 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8034968:	683b      	ldr	r3, [r7, #0]
 803496a:	785b      	ldrb	r3, [r3, #1]
 803496c:	2b03      	cmp	r3, #3
 803496e:	d008      	beq.n	8034982 <USBD_StdEPReq+0x9a>
 8034970:	2b03      	cmp	r3, #3
 8034972:	f300 8145 	bgt.w	8034c00 <USBD_StdEPReq+0x318>
 8034976:	2b00      	cmp	r3, #0
 8034978:	f000 809b 	beq.w	8034ab2 <USBD_StdEPReq+0x1ca>
 803497c:	2b01      	cmp	r3, #1
 803497e:	d03c      	beq.n	80349fa <USBD_StdEPReq+0x112>
 8034980:	e13e      	b.n	8034c00 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8034982:	687b      	ldr	r3, [r7, #4]
 8034984:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8034988:	b2db      	uxtb	r3, r3
 803498a:	2b02      	cmp	r3, #2
 803498c:	d002      	beq.n	8034994 <USBD_StdEPReq+0xac>
 803498e:	2b03      	cmp	r3, #3
 8034990:	d016      	beq.n	80349c0 <USBD_StdEPReq+0xd8>
 8034992:	e02c      	b.n	80349ee <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8034994:	7bbb      	ldrb	r3, [r7, #14]
 8034996:	2b00      	cmp	r3, #0
 8034998:	d00d      	beq.n	80349b6 <USBD_StdEPReq+0xce>
 803499a:	7bbb      	ldrb	r3, [r7, #14]
 803499c:	2b80      	cmp	r3, #128	@ 0x80
 803499e:	d00a      	beq.n	80349b6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80349a0:	7bbb      	ldrb	r3, [r7, #14]
 80349a2:	4619      	mov	r1, r3
 80349a4:	6878      	ldr	r0, [r7, #4]
 80349a6:	f7ff f8f3 	bl	8033b90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80349aa:	2180      	movs	r1, #128	@ 0x80
 80349ac:	6878      	ldr	r0, [r7, #4]
 80349ae:	f7ff f8ef 	bl	8033b90 <USBD_LL_StallEP>
 80349b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80349b4:	e020      	b.n	80349f8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80349b6:	6839      	ldr	r1, [r7, #0]
 80349b8:	6878      	ldr	r0, [r7, #4]
 80349ba:	f000 fcdc 	bl	8035376 <USBD_CtlError>
              break;
 80349be:	e01b      	b.n	80349f8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80349c0:	683b      	ldr	r3, [r7, #0]
 80349c2:	885b      	ldrh	r3, [r3, #2]
 80349c4:	2b00      	cmp	r3, #0
 80349c6:	d10e      	bne.n	80349e6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80349c8:	7bbb      	ldrb	r3, [r7, #14]
 80349ca:	2b00      	cmp	r3, #0
 80349cc:	d00b      	beq.n	80349e6 <USBD_StdEPReq+0xfe>
 80349ce:	7bbb      	ldrb	r3, [r7, #14]
 80349d0:	2b80      	cmp	r3, #128	@ 0x80
 80349d2:	d008      	beq.n	80349e6 <USBD_StdEPReq+0xfe>
 80349d4:	683b      	ldr	r3, [r7, #0]
 80349d6:	88db      	ldrh	r3, [r3, #6]
 80349d8:	2b00      	cmp	r3, #0
 80349da:	d104      	bne.n	80349e6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80349dc:	7bbb      	ldrb	r3, [r7, #14]
 80349de:	4619      	mov	r1, r3
 80349e0:	6878      	ldr	r0, [r7, #4]
 80349e2:	f7ff f8d5 	bl	8033b90 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80349e6:	6878      	ldr	r0, [r7, #4]
 80349e8:	f000 fead 	bl	8035746 <USBD_CtlSendStatus>

              break;
 80349ec:	e004      	b.n	80349f8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80349ee:	6839      	ldr	r1, [r7, #0]
 80349f0:	6878      	ldr	r0, [r7, #4]
 80349f2:	f000 fcc0 	bl	8035376 <USBD_CtlError>
              break;
 80349f6:	bf00      	nop
          }
          break;
 80349f8:	e107      	b.n	8034c0a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80349fa:	687b      	ldr	r3, [r7, #4]
 80349fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8034a00:	b2db      	uxtb	r3, r3
 8034a02:	2b02      	cmp	r3, #2
 8034a04:	d002      	beq.n	8034a0c <USBD_StdEPReq+0x124>
 8034a06:	2b03      	cmp	r3, #3
 8034a08:	d016      	beq.n	8034a38 <USBD_StdEPReq+0x150>
 8034a0a:	e04b      	b.n	8034aa4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8034a0c:	7bbb      	ldrb	r3, [r7, #14]
 8034a0e:	2b00      	cmp	r3, #0
 8034a10:	d00d      	beq.n	8034a2e <USBD_StdEPReq+0x146>
 8034a12:	7bbb      	ldrb	r3, [r7, #14]
 8034a14:	2b80      	cmp	r3, #128	@ 0x80
 8034a16:	d00a      	beq.n	8034a2e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8034a18:	7bbb      	ldrb	r3, [r7, #14]
 8034a1a:	4619      	mov	r1, r3
 8034a1c:	6878      	ldr	r0, [r7, #4]
 8034a1e:	f7ff f8b7 	bl	8033b90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8034a22:	2180      	movs	r1, #128	@ 0x80
 8034a24:	6878      	ldr	r0, [r7, #4]
 8034a26:	f7ff f8b3 	bl	8033b90 <USBD_LL_StallEP>
 8034a2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8034a2c:	e040      	b.n	8034ab0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8034a2e:	6839      	ldr	r1, [r7, #0]
 8034a30:	6878      	ldr	r0, [r7, #4]
 8034a32:	f000 fca0 	bl	8035376 <USBD_CtlError>
              break;
 8034a36:	e03b      	b.n	8034ab0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8034a38:	683b      	ldr	r3, [r7, #0]
 8034a3a:	885b      	ldrh	r3, [r3, #2]
 8034a3c:	2b00      	cmp	r3, #0
 8034a3e:	d136      	bne.n	8034aae <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8034a40:	7bbb      	ldrb	r3, [r7, #14]
 8034a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8034a46:	2b00      	cmp	r3, #0
 8034a48:	d004      	beq.n	8034a54 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8034a4a:	7bbb      	ldrb	r3, [r7, #14]
 8034a4c:	4619      	mov	r1, r3
 8034a4e:	6878      	ldr	r0, [r7, #4]
 8034a50:	f7ff f8b7 	bl	8033bc2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8034a54:	6878      	ldr	r0, [r7, #4]
 8034a56:	f000 fe76 	bl	8035746 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8034a5a:	7bbb      	ldrb	r3, [r7, #14]
 8034a5c:	4619      	mov	r1, r3
 8034a5e:	6878      	ldr	r0, [r7, #4]
 8034a60:	f7ff fd96 	bl	8034590 <USBD_CoreFindEP>
 8034a64:	4603      	mov	r3, r0
 8034a66:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8034a68:	7b7b      	ldrb	r3, [r7, #13]
 8034a6a:	2bff      	cmp	r3, #255	@ 0xff
 8034a6c:	d01f      	beq.n	8034aae <USBD_StdEPReq+0x1c6>
 8034a6e:	7b7b      	ldrb	r3, [r7, #13]
 8034a70:	2b03      	cmp	r3, #3
 8034a72:	d81c      	bhi.n	8034aae <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8034a74:	7b7a      	ldrb	r2, [r7, #13]
 8034a76:	687b      	ldr	r3, [r7, #4]
 8034a78:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8034a7c:	7b7a      	ldrb	r2, [r7, #13]
 8034a7e:	687b      	ldr	r3, [r7, #4]
 8034a80:	32ae      	adds	r2, #174	@ 0xae
 8034a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034a86:	689b      	ldr	r3, [r3, #8]
 8034a88:	2b00      	cmp	r3, #0
 8034a8a:	d010      	beq.n	8034aae <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8034a8c:	7b7a      	ldrb	r2, [r7, #13]
 8034a8e:	687b      	ldr	r3, [r7, #4]
 8034a90:	32ae      	adds	r2, #174	@ 0xae
 8034a92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034a96:	689b      	ldr	r3, [r3, #8]
 8034a98:	6839      	ldr	r1, [r7, #0]
 8034a9a:	6878      	ldr	r0, [r7, #4]
 8034a9c:	4798      	blx	r3
 8034a9e:	4603      	mov	r3, r0
 8034aa0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8034aa2:	e004      	b.n	8034aae <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8034aa4:	6839      	ldr	r1, [r7, #0]
 8034aa6:	6878      	ldr	r0, [r7, #4]
 8034aa8:	f000 fc65 	bl	8035376 <USBD_CtlError>
              break;
 8034aac:	e000      	b.n	8034ab0 <USBD_StdEPReq+0x1c8>
              break;
 8034aae:	bf00      	nop
          }
          break;
 8034ab0:	e0ab      	b.n	8034c0a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8034ab2:	687b      	ldr	r3, [r7, #4]
 8034ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8034ab8:	b2db      	uxtb	r3, r3
 8034aba:	2b02      	cmp	r3, #2
 8034abc:	d002      	beq.n	8034ac4 <USBD_StdEPReq+0x1dc>
 8034abe:	2b03      	cmp	r3, #3
 8034ac0:	d032      	beq.n	8034b28 <USBD_StdEPReq+0x240>
 8034ac2:	e097      	b.n	8034bf4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8034ac4:	7bbb      	ldrb	r3, [r7, #14]
 8034ac6:	2b00      	cmp	r3, #0
 8034ac8:	d007      	beq.n	8034ada <USBD_StdEPReq+0x1f2>
 8034aca:	7bbb      	ldrb	r3, [r7, #14]
 8034acc:	2b80      	cmp	r3, #128	@ 0x80
 8034ace:	d004      	beq.n	8034ada <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8034ad0:	6839      	ldr	r1, [r7, #0]
 8034ad2:	6878      	ldr	r0, [r7, #4]
 8034ad4:	f000 fc4f 	bl	8035376 <USBD_CtlError>
                break;
 8034ad8:	e091      	b.n	8034bfe <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8034ada:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8034ade:	2b00      	cmp	r3, #0
 8034ae0:	da0b      	bge.n	8034afa <USBD_StdEPReq+0x212>
 8034ae2:	7bbb      	ldrb	r3, [r7, #14]
 8034ae4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8034ae8:	4613      	mov	r3, r2
 8034aea:	009b      	lsls	r3, r3, #2
 8034aec:	4413      	add	r3, r2
 8034aee:	009b      	lsls	r3, r3, #2
 8034af0:	3310      	adds	r3, #16
 8034af2:	687a      	ldr	r2, [r7, #4]
 8034af4:	4413      	add	r3, r2
 8034af6:	3304      	adds	r3, #4
 8034af8:	e00b      	b.n	8034b12 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8034afa:	7bbb      	ldrb	r3, [r7, #14]
 8034afc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8034b00:	4613      	mov	r3, r2
 8034b02:	009b      	lsls	r3, r3, #2
 8034b04:	4413      	add	r3, r2
 8034b06:	009b      	lsls	r3, r3, #2
 8034b08:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8034b0c:	687a      	ldr	r2, [r7, #4]
 8034b0e:	4413      	add	r3, r2
 8034b10:	3304      	adds	r3, #4
 8034b12:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8034b14:	68bb      	ldr	r3, [r7, #8]
 8034b16:	2200      	movs	r2, #0
 8034b18:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8034b1a:	68bb      	ldr	r3, [r7, #8]
 8034b1c:	2202      	movs	r2, #2
 8034b1e:	4619      	mov	r1, r3
 8034b20:	6878      	ldr	r0, [r7, #4]
 8034b22:	f000 fdb6 	bl	8035692 <USBD_CtlSendData>
              break;
 8034b26:	e06a      	b.n	8034bfe <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8034b28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8034b2c:	2b00      	cmp	r3, #0
 8034b2e:	da11      	bge.n	8034b54 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8034b30:	7bbb      	ldrb	r3, [r7, #14]
 8034b32:	f003 020f 	and.w	r2, r3, #15
 8034b36:	6879      	ldr	r1, [r7, #4]
 8034b38:	4613      	mov	r3, r2
 8034b3a:	009b      	lsls	r3, r3, #2
 8034b3c:	4413      	add	r3, r2
 8034b3e:	009b      	lsls	r3, r3, #2
 8034b40:	440b      	add	r3, r1
 8034b42:	3324      	adds	r3, #36	@ 0x24
 8034b44:	881b      	ldrh	r3, [r3, #0]
 8034b46:	2b00      	cmp	r3, #0
 8034b48:	d117      	bne.n	8034b7a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8034b4a:	6839      	ldr	r1, [r7, #0]
 8034b4c:	6878      	ldr	r0, [r7, #4]
 8034b4e:	f000 fc12 	bl	8035376 <USBD_CtlError>
                  break;
 8034b52:	e054      	b.n	8034bfe <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8034b54:	7bbb      	ldrb	r3, [r7, #14]
 8034b56:	f003 020f 	and.w	r2, r3, #15
 8034b5a:	6879      	ldr	r1, [r7, #4]
 8034b5c:	4613      	mov	r3, r2
 8034b5e:	009b      	lsls	r3, r3, #2
 8034b60:	4413      	add	r3, r2
 8034b62:	009b      	lsls	r3, r3, #2
 8034b64:	440b      	add	r3, r1
 8034b66:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8034b6a:	881b      	ldrh	r3, [r3, #0]
 8034b6c:	2b00      	cmp	r3, #0
 8034b6e:	d104      	bne.n	8034b7a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8034b70:	6839      	ldr	r1, [r7, #0]
 8034b72:	6878      	ldr	r0, [r7, #4]
 8034b74:	f000 fbff 	bl	8035376 <USBD_CtlError>
                  break;
 8034b78:	e041      	b.n	8034bfe <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8034b7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8034b7e:	2b00      	cmp	r3, #0
 8034b80:	da0b      	bge.n	8034b9a <USBD_StdEPReq+0x2b2>
 8034b82:	7bbb      	ldrb	r3, [r7, #14]
 8034b84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8034b88:	4613      	mov	r3, r2
 8034b8a:	009b      	lsls	r3, r3, #2
 8034b8c:	4413      	add	r3, r2
 8034b8e:	009b      	lsls	r3, r3, #2
 8034b90:	3310      	adds	r3, #16
 8034b92:	687a      	ldr	r2, [r7, #4]
 8034b94:	4413      	add	r3, r2
 8034b96:	3304      	adds	r3, #4
 8034b98:	e00b      	b.n	8034bb2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8034b9a:	7bbb      	ldrb	r3, [r7, #14]
 8034b9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8034ba0:	4613      	mov	r3, r2
 8034ba2:	009b      	lsls	r3, r3, #2
 8034ba4:	4413      	add	r3, r2
 8034ba6:	009b      	lsls	r3, r3, #2
 8034ba8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8034bac:	687a      	ldr	r2, [r7, #4]
 8034bae:	4413      	add	r3, r2
 8034bb0:	3304      	adds	r3, #4
 8034bb2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8034bb4:	7bbb      	ldrb	r3, [r7, #14]
 8034bb6:	2b00      	cmp	r3, #0
 8034bb8:	d002      	beq.n	8034bc0 <USBD_StdEPReq+0x2d8>
 8034bba:	7bbb      	ldrb	r3, [r7, #14]
 8034bbc:	2b80      	cmp	r3, #128	@ 0x80
 8034bbe:	d103      	bne.n	8034bc8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8034bc0:	68bb      	ldr	r3, [r7, #8]
 8034bc2:	2200      	movs	r2, #0
 8034bc4:	601a      	str	r2, [r3, #0]
 8034bc6:	e00e      	b.n	8034be6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8034bc8:	7bbb      	ldrb	r3, [r7, #14]
 8034bca:	4619      	mov	r1, r3
 8034bcc:	6878      	ldr	r0, [r7, #4]
 8034bce:	f7ff f811 	bl	8033bf4 <USBD_LL_IsStallEP>
 8034bd2:	4603      	mov	r3, r0
 8034bd4:	2b00      	cmp	r3, #0
 8034bd6:	d003      	beq.n	8034be0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8034bd8:	68bb      	ldr	r3, [r7, #8]
 8034bda:	2201      	movs	r2, #1
 8034bdc:	601a      	str	r2, [r3, #0]
 8034bde:	e002      	b.n	8034be6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8034be0:	68bb      	ldr	r3, [r7, #8]
 8034be2:	2200      	movs	r2, #0
 8034be4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8034be6:	68bb      	ldr	r3, [r7, #8]
 8034be8:	2202      	movs	r2, #2
 8034bea:	4619      	mov	r1, r3
 8034bec:	6878      	ldr	r0, [r7, #4]
 8034bee:	f000 fd50 	bl	8035692 <USBD_CtlSendData>
              break;
 8034bf2:	e004      	b.n	8034bfe <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8034bf4:	6839      	ldr	r1, [r7, #0]
 8034bf6:	6878      	ldr	r0, [r7, #4]
 8034bf8:	f000 fbbd 	bl	8035376 <USBD_CtlError>
              break;
 8034bfc:	bf00      	nop
          }
          break;
 8034bfe:	e004      	b.n	8034c0a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8034c00:	6839      	ldr	r1, [r7, #0]
 8034c02:	6878      	ldr	r0, [r7, #4]
 8034c04:	f000 fbb7 	bl	8035376 <USBD_CtlError>
          break;
 8034c08:	bf00      	nop
      }
      break;
 8034c0a:	e005      	b.n	8034c18 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8034c0c:	6839      	ldr	r1, [r7, #0]
 8034c0e:	6878      	ldr	r0, [r7, #4]
 8034c10:	f000 fbb1 	bl	8035376 <USBD_CtlError>
      break;
 8034c14:	e000      	b.n	8034c18 <USBD_StdEPReq+0x330>
      break;
 8034c16:	bf00      	nop
  }

  return ret;
 8034c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8034c1a:	4618      	mov	r0, r3
 8034c1c:	3710      	adds	r7, #16
 8034c1e:	46bd      	mov	sp, r7
 8034c20:	bd80      	pop	{r7, pc}
	...

08034c24 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8034c24:	b580      	push	{r7, lr}
 8034c26:	b086      	sub	sp, #24
 8034c28:	af00      	add	r7, sp, #0
 8034c2a:	6078      	str	r0, [r7, #4]
 8034c2c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8034c2e:	2300      	movs	r3, #0
 8034c30:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
 8034c32:	2300      	movs	r3, #0
 8034c34:	617b      	str	r3, [r7, #20]
  uint8_t err = 0U;
 8034c36:	2300      	movs	r3, #0
 8034c38:	74fb      	strb	r3, [r7, #19]

  switch (req->wValue >> 8)
 8034c3a:	683b      	ldr	r3, [r7, #0]
 8034c3c:	885b      	ldrh	r3, [r3, #2]
 8034c3e:	0a1b      	lsrs	r3, r3, #8
 8034c40:	b29b      	uxth	r3, r3
 8034c42:	3b01      	subs	r3, #1
 8034c44:	2b06      	cmp	r3, #6
 8034c46:	f200 8189 	bhi.w	8034f5c <USBD_GetDescriptor+0x338>
 8034c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8034c50 <USBD_GetDescriptor+0x2c>)
 8034c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8034c50:	08034c6d 	.word	0x08034c6d
 8034c54:	08034c85 	.word	0x08034c85
 8034c58:	08034cfd 	.word	0x08034cfd
 8034c5c:	08034f5d 	.word	0x08034f5d
 8034c60:	08034f5d 	.word	0x08034f5d
 8034c64:	08034ec1 	.word	0x08034ec1
 8034c68:	08034f0d 	.word	0x08034f0d
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8034c6c:	687b      	ldr	r3, [r7, #4]
 8034c6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034c72:	681b      	ldr	r3, [r3, #0]
 8034c74:	687a      	ldr	r2, [r7, #4]
 8034c76:	7c12      	ldrb	r2, [r2, #16]
 8034c78:	f107 010a 	add.w	r1, r7, #10
 8034c7c:	4610      	mov	r0, r2
 8034c7e:	4798      	blx	r3
 8034c80:	6178      	str	r0, [r7, #20]
      break;
 8034c82:	e173      	b.n	8034f6c <USBD_GetDescriptor+0x348>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8034c84:	687b      	ldr	r3, [r7, #4]
 8034c86:	7c1b      	ldrb	r3, [r3, #16]
 8034c88:	2b00      	cmp	r3, #0
 8034c8a:	d11b      	bne.n	8034cc4 <USBD_GetDescriptor+0xa0>
      {
#ifdef USE_USBD_COMPOSITE
        if ((uint8_t)(pdev->NumClasses) > 0U)
 8034c8c:	687b      	ldr	r3, [r7, #4]
 8034c8e:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8034c92:	b2db      	uxtb	r3, r3
 8034c94:	2b00      	cmp	r3, #0
 8034c96:	d007      	beq.n	8034ca8 <USBD_GetDescriptor+0x84>
        {
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
 8034c98:	4b9b      	ldr	r3, [pc, #620]	@ (8034f08 <USBD_GetDescriptor+0x2e4>)
 8034c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8034c9c:	f107 020a 	add.w	r2, r7, #10
 8034ca0:	4610      	mov	r0, r2
 8034ca2:	4798      	blx	r3
 8034ca4:	6178      	str	r0, [r7, #20]
 8034ca6:	e008      	b.n	8034cba <USBD_GetDescriptor+0x96>
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8034ca8:	687b      	ldr	r3, [r7, #4]
 8034caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8034cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8034cb0:	f107 020a 	add.w	r2, r7, #10
 8034cb4:	4610      	mov	r0, r2
 8034cb6:	4798      	blx	r3
 8034cb8:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8034cba:	697b      	ldr	r3, [r7, #20]
 8034cbc:	3301      	adds	r3, #1
 8034cbe:	2202      	movs	r2, #2
 8034cc0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8034cc2:	e153      	b.n	8034f6c <USBD_GetDescriptor+0x348>
        if ((uint8_t)(pdev->NumClasses) > 0U)
 8034cc4:	687b      	ldr	r3, [r7, #4]
 8034cc6:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8034cca:	b2db      	uxtb	r3, r3
 8034ccc:	2b00      	cmp	r3, #0
 8034cce:	d007      	beq.n	8034ce0 <USBD_GetDescriptor+0xbc>
          pbuf = (uint8_t *)USBD_CMPSIT.GetFSConfigDescriptor(&len);
 8034cd0:	4b8d      	ldr	r3, [pc, #564]	@ (8034f08 <USBD_GetDescriptor+0x2e4>)
 8034cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8034cd4:	f107 020a 	add.w	r2, r7, #10
 8034cd8:	4610      	mov	r0, r2
 8034cda:	4798      	blx	r3
 8034cdc:	6178      	str	r0, [r7, #20]
 8034cde:	e008      	b.n	8034cf2 <USBD_GetDescriptor+0xce>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8034ce0:	687b      	ldr	r3, [r7, #4]
 8034ce2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8034ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8034ce8:	f107 020a 	add.w	r2, r7, #10
 8034cec:	4610      	mov	r0, r2
 8034cee:	4798      	blx	r3
 8034cf0:	6178      	str	r0, [r7, #20]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8034cf2:	697b      	ldr	r3, [r7, #20]
 8034cf4:	3301      	adds	r3, #1
 8034cf6:	2202      	movs	r2, #2
 8034cf8:	701a      	strb	r2, [r3, #0]
      break;
 8034cfa:	e137      	b.n	8034f6c <USBD_GetDescriptor+0x348>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8034cfc:	683b      	ldr	r3, [r7, #0]
 8034cfe:	885b      	ldrh	r3, [r3, #2]
 8034d00:	b2db      	uxtb	r3, r3
 8034d02:	2b05      	cmp	r3, #5
 8034d04:	f200 80ac 	bhi.w	8034e60 <USBD_GetDescriptor+0x23c>
 8034d08:	a201      	add	r2, pc, #4	@ (adr r2, 8034d10 <USBD_GetDescriptor+0xec>)
 8034d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8034d0e:	bf00      	nop
 8034d10:	08034d29 	.word	0x08034d29
 8034d14:	08034d5d 	.word	0x08034d5d
 8034d18:	08034d91 	.word	0x08034d91
 8034d1c:	08034dc5 	.word	0x08034dc5
 8034d20:	08034df9 	.word	0x08034df9
 8034d24:	08034e2d 	.word	0x08034e2d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8034d28:	687b      	ldr	r3, [r7, #4]
 8034d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034d2e:	685b      	ldr	r3, [r3, #4]
 8034d30:	2b00      	cmp	r3, #0
 8034d32:	d00b      	beq.n	8034d4c <USBD_GetDescriptor+0x128>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8034d34:	687b      	ldr	r3, [r7, #4]
 8034d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034d3a:	685b      	ldr	r3, [r3, #4]
 8034d3c:	687a      	ldr	r2, [r7, #4]
 8034d3e:	7c12      	ldrb	r2, [r2, #16]
 8034d40:	f107 010a 	add.w	r1, r7, #10
 8034d44:	4610      	mov	r0, r2
 8034d46:	4798      	blx	r3
 8034d48:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8034d4a:	e0b8      	b.n	8034ebe <USBD_GetDescriptor+0x29a>
            USBD_CtlError(pdev, req);
 8034d4c:	6839      	ldr	r1, [r7, #0]
 8034d4e:	6878      	ldr	r0, [r7, #4]
 8034d50:	f000 fb11 	bl	8035376 <USBD_CtlError>
            err++;
 8034d54:	7cfb      	ldrb	r3, [r7, #19]
 8034d56:	3301      	adds	r3, #1
 8034d58:	74fb      	strb	r3, [r7, #19]
          break;
 8034d5a:	e0b0      	b.n	8034ebe <USBD_GetDescriptor+0x29a>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8034d5c:	687b      	ldr	r3, [r7, #4]
 8034d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034d62:	689b      	ldr	r3, [r3, #8]
 8034d64:	2b00      	cmp	r3, #0
 8034d66:	d00b      	beq.n	8034d80 <USBD_GetDescriptor+0x15c>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8034d68:	687b      	ldr	r3, [r7, #4]
 8034d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034d6e:	689b      	ldr	r3, [r3, #8]
 8034d70:	687a      	ldr	r2, [r7, #4]
 8034d72:	7c12      	ldrb	r2, [r2, #16]
 8034d74:	f107 010a 	add.w	r1, r7, #10
 8034d78:	4610      	mov	r0, r2
 8034d7a:	4798      	blx	r3
 8034d7c:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8034d7e:	e09e      	b.n	8034ebe <USBD_GetDescriptor+0x29a>
            USBD_CtlError(pdev, req);
 8034d80:	6839      	ldr	r1, [r7, #0]
 8034d82:	6878      	ldr	r0, [r7, #4]
 8034d84:	f000 faf7 	bl	8035376 <USBD_CtlError>
            err++;
 8034d88:	7cfb      	ldrb	r3, [r7, #19]
 8034d8a:	3301      	adds	r3, #1
 8034d8c:	74fb      	strb	r3, [r7, #19]
          break;
 8034d8e:	e096      	b.n	8034ebe <USBD_GetDescriptor+0x29a>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8034d90:	687b      	ldr	r3, [r7, #4]
 8034d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034d96:	68db      	ldr	r3, [r3, #12]
 8034d98:	2b00      	cmp	r3, #0
 8034d9a:	d00b      	beq.n	8034db4 <USBD_GetDescriptor+0x190>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8034d9c:	687b      	ldr	r3, [r7, #4]
 8034d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034da2:	68db      	ldr	r3, [r3, #12]
 8034da4:	687a      	ldr	r2, [r7, #4]
 8034da6:	7c12      	ldrb	r2, [r2, #16]
 8034da8:	f107 010a 	add.w	r1, r7, #10
 8034dac:	4610      	mov	r0, r2
 8034dae:	4798      	blx	r3
 8034db0:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8034db2:	e084      	b.n	8034ebe <USBD_GetDescriptor+0x29a>
            USBD_CtlError(pdev, req);
 8034db4:	6839      	ldr	r1, [r7, #0]
 8034db6:	6878      	ldr	r0, [r7, #4]
 8034db8:	f000 fadd 	bl	8035376 <USBD_CtlError>
            err++;
 8034dbc:	7cfb      	ldrb	r3, [r7, #19]
 8034dbe:	3301      	adds	r3, #1
 8034dc0:	74fb      	strb	r3, [r7, #19]
          break;
 8034dc2:	e07c      	b.n	8034ebe <USBD_GetDescriptor+0x29a>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8034dc4:	687b      	ldr	r3, [r7, #4]
 8034dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034dca:	691b      	ldr	r3, [r3, #16]
 8034dcc:	2b00      	cmp	r3, #0
 8034dce:	d00b      	beq.n	8034de8 <USBD_GetDescriptor+0x1c4>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8034dd0:	687b      	ldr	r3, [r7, #4]
 8034dd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034dd6:	691b      	ldr	r3, [r3, #16]
 8034dd8:	687a      	ldr	r2, [r7, #4]
 8034dda:	7c12      	ldrb	r2, [r2, #16]
 8034ddc:	f107 010a 	add.w	r1, r7, #10
 8034de0:	4610      	mov	r0, r2
 8034de2:	4798      	blx	r3
 8034de4:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8034de6:	e06a      	b.n	8034ebe <USBD_GetDescriptor+0x29a>
            USBD_CtlError(pdev, req);
 8034de8:	6839      	ldr	r1, [r7, #0]
 8034dea:	6878      	ldr	r0, [r7, #4]
 8034dec:	f000 fac3 	bl	8035376 <USBD_CtlError>
            err++;
 8034df0:	7cfb      	ldrb	r3, [r7, #19]
 8034df2:	3301      	adds	r3, #1
 8034df4:	74fb      	strb	r3, [r7, #19]
          break;
 8034df6:	e062      	b.n	8034ebe <USBD_GetDescriptor+0x29a>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8034df8:	687b      	ldr	r3, [r7, #4]
 8034dfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034dfe:	695b      	ldr	r3, [r3, #20]
 8034e00:	2b00      	cmp	r3, #0
 8034e02:	d00b      	beq.n	8034e1c <USBD_GetDescriptor+0x1f8>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8034e04:	687b      	ldr	r3, [r7, #4]
 8034e06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034e0a:	695b      	ldr	r3, [r3, #20]
 8034e0c:	687a      	ldr	r2, [r7, #4]
 8034e0e:	7c12      	ldrb	r2, [r2, #16]
 8034e10:	f107 010a 	add.w	r1, r7, #10
 8034e14:	4610      	mov	r0, r2
 8034e16:	4798      	blx	r3
 8034e18:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8034e1a:	e050      	b.n	8034ebe <USBD_GetDescriptor+0x29a>
            USBD_CtlError(pdev, req);
 8034e1c:	6839      	ldr	r1, [r7, #0]
 8034e1e:	6878      	ldr	r0, [r7, #4]
 8034e20:	f000 faa9 	bl	8035376 <USBD_CtlError>
            err++;
 8034e24:	7cfb      	ldrb	r3, [r7, #19]
 8034e26:	3301      	adds	r3, #1
 8034e28:	74fb      	strb	r3, [r7, #19]
          break;
 8034e2a:	e048      	b.n	8034ebe <USBD_GetDescriptor+0x29a>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8034e2c:	687b      	ldr	r3, [r7, #4]
 8034e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034e32:	699b      	ldr	r3, [r3, #24]
 8034e34:	2b00      	cmp	r3, #0
 8034e36:	d00b      	beq.n	8034e50 <USBD_GetDescriptor+0x22c>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8034e38:	687b      	ldr	r3, [r7, #4]
 8034e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8034e3e:	699b      	ldr	r3, [r3, #24]
 8034e40:	687a      	ldr	r2, [r7, #4]
 8034e42:	7c12      	ldrb	r2, [r2, #16]
 8034e44:	f107 010a 	add.w	r1, r7, #10
 8034e48:	4610      	mov	r0, r2
 8034e4a:	4798      	blx	r3
 8034e4c:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8034e4e:	e036      	b.n	8034ebe <USBD_GetDescriptor+0x29a>
            USBD_CtlError(pdev, req);
 8034e50:	6839      	ldr	r1, [r7, #0]
 8034e52:	6878      	ldr	r0, [r7, #4]
 8034e54:	f000 fa8f 	bl	8035376 <USBD_CtlError>
            err++;
 8034e58:	7cfb      	ldrb	r3, [r7, #19]
 8034e5a:	3301      	adds	r3, #1
 8034e5c:	74fb      	strb	r3, [r7, #19]
          break;
 8034e5e:	e02e      	b.n	8034ebe <USBD_GetDescriptor+0x29a>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          pbuf = NULL;
 8034e60:	2300      	movs	r3, #0
 8034e62:	617b      	str	r3, [r7, #20]

          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 8034e64:	2300      	movs	r3, #0
 8034e66:	60fb      	str	r3, [r7, #12]
 8034e68:	e020      	b.n	8034eac <USBD_GetDescriptor+0x288>
          {
            if (pdev->pClass[idx]->GetUsrStrDescriptor != NULL)
 8034e6a:	687b      	ldr	r3, [r7, #4]
 8034e6c:	68fa      	ldr	r2, [r7, #12]
 8034e6e:	32ae      	adds	r2, #174	@ 0xae
 8034e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8034e76:	2b00      	cmp	r3, #0
 8034e78:	d015      	beq.n	8034ea6 <USBD_GetDescriptor+0x282>
            {
              pdev->classId = idx;
 8034e7a:	687b      	ldr	r3, [r7, #4]
 8034e7c:	68fa      	ldr	r2, [r7, #12]
 8034e7e:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
              pbuf = pdev->pClass[idx]->GetUsrStrDescriptor(pdev, LOBYTE(req->wValue), &len);
 8034e82:	687b      	ldr	r3, [r7, #4]
 8034e84:	68fa      	ldr	r2, [r7, #12]
 8034e86:	32ae      	adds	r2, #174	@ 0xae
 8034e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8034e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8034e8e:	683a      	ldr	r2, [r7, #0]
 8034e90:	8852      	ldrh	r2, [r2, #2]
 8034e92:	b2d1      	uxtb	r1, r2
 8034e94:	f107 020a 	add.w	r2, r7, #10
 8034e98:	6878      	ldr	r0, [r7, #4]
 8034e9a:	4798      	blx	r3
 8034e9c:	6178      	str	r0, [r7, #20]

              if (pbuf == NULL) /* This means that no class recognized the string index */
 8034e9e:	697b      	ldr	r3, [r7, #20]
 8034ea0:	2b00      	cmp	r3, #0
 8034ea2:	d10a      	bne.n	8034eba <USBD_GetDescriptor+0x296>
              {
                continue;
 8034ea4:	bf00      	nop
          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 8034ea6:	68fb      	ldr	r3, [r7, #12]
 8034ea8:	3301      	adds	r3, #1
 8034eaa:	60fb      	str	r3, [r7, #12]
 8034eac:	687b      	ldr	r3, [r7, #4]
 8034eae:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8034eb2:	68fa      	ldr	r2, [r7, #12]
 8034eb4:	429a      	cmp	r2, r3
 8034eb6:	d3d8      	bcc.n	8034e6a <USBD_GetDescriptor+0x246>

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8034eb8:	e000      	b.n	8034ebc <USBD_GetDescriptor+0x298>
                break;
 8034eba:	bf00      	nop
          break;
 8034ebc:	bf00      	nop
      }
      break;
 8034ebe:	e055      	b.n	8034f6c <USBD_GetDescriptor+0x348>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8034ec0:	687b      	ldr	r3, [r7, #4]
 8034ec2:	7c1b      	ldrb	r3, [r3, #16]
 8034ec4:	2b00      	cmp	r3, #0
 8034ec6:	d117      	bne.n	8034ef8 <USBD_GetDescriptor+0x2d4>
      {
#ifdef USE_USBD_COMPOSITE
        if ((uint8_t)(pdev->NumClasses) > 0U)
 8034ec8:	687b      	ldr	r3, [r7, #4]
 8034eca:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8034ece:	b2db      	uxtb	r3, r3
 8034ed0:	2b00      	cmp	r3, #0
 8034ed2:	d007      	beq.n	8034ee4 <USBD_GetDescriptor+0x2c0>
        {
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
 8034ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8034f08 <USBD_GetDescriptor+0x2e4>)
 8034ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8034ed8:	f107 020a 	add.w	r2, r7, #10
 8034edc:	4610      	mov	r0, r2
 8034ede:	4798      	blx	r3
 8034ee0:	6178      	str	r0, [r7, #20]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8034ee2:	e043      	b.n	8034f6c <USBD_GetDescriptor+0x348>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8034ee4:	687b      	ldr	r3, [r7, #4]
 8034ee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8034eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8034eec:	f107 020a 	add.w	r2, r7, #10
 8034ef0:	4610      	mov	r0, r2
 8034ef2:	4798      	blx	r3
 8034ef4:	6178      	str	r0, [r7, #20]
      break;
 8034ef6:	e039      	b.n	8034f6c <USBD_GetDescriptor+0x348>
        USBD_CtlError(pdev, req);
 8034ef8:	6839      	ldr	r1, [r7, #0]
 8034efa:	6878      	ldr	r0, [r7, #4]
 8034efc:	f000 fa3b 	bl	8035376 <USBD_CtlError>
        err++;
 8034f00:	7cfb      	ldrb	r3, [r7, #19]
 8034f02:	3301      	adds	r3, #1
 8034f04:	74fb      	strb	r3, [r7, #19]
      break;
 8034f06:	e031      	b.n	8034f6c <USBD_GetDescriptor+0x348>
 8034f08:	20000084 	.word	0x20000084

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8034f0c:	687b      	ldr	r3, [r7, #4]
 8034f0e:	7c1b      	ldrb	r3, [r3, #16]
 8034f10:	2b00      	cmp	r3, #0
 8034f12:	d11b      	bne.n	8034f4c <USBD_GetDescriptor+0x328>
      {
#ifdef USE_USBD_COMPOSITE
        if ((uint8_t)(pdev->NumClasses) > 0U)
 8034f14:	687b      	ldr	r3, [r7, #4]
 8034f16:	f8d3 32fc 	ldr.w	r3, [r3, #764]	@ 0x2fc
 8034f1a:	b2db      	uxtb	r3, r3
 8034f1c:	2b00      	cmp	r3, #0
 8034f1e:	d007      	beq.n	8034f30 <USBD_GetDescriptor+0x30c>
        {
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
 8034f20:	4b25      	ldr	r3, [pc, #148]	@ (8034fb8 <USBD_GetDescriptor+0x394>)
 8034f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8034f24:	f107 020a 	add.w	r2, r7, #10
 8034f28:	4610      	mov	r0, r2
 8034f2a:	4798      	blx	r3
 8034f2c:	6178      	str	r0, [r7, #20]
 8034f2e:	e008      	b.n	8034f42 <USBD_GetDescriptor+0x31e>
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8034f30:	687b      	ldr	r3, [r7, #4]
 8034f32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8034f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8034f38:	f107 020a 	add.w	r2, r7, #10
 8034f3c:	4610      	mov	r0, r2
 8034f3e:	4798      	blx	r3
 8034f40:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8034f42:	697b      	ldr	r3, [r7, #20]
 8034f44:	3301      	adds	r3, #1
 8034f46:	2207      	movs	r2, #7
 8034f48:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8034f4a:	e00f      	b.n	8034f6c <USBD_GetDescriptor+0x348>
        USBD_CtlError(pdev, req);
 8034f4c:	6839      	ldr	r1, [r7, #0]
 8034f4e:	6878      	ldr	r0, [r7, #4]
 8034f50:	f000 fa11 	bl	8035376 <USBD_CtlError>
        err++;
 8034f54:	7cfb      	ldrb	r3, [r7, #19]
 8034f56:	3301      	adds	r3, #1
 8034f58:	74fb      	strb	r3, [r7, #19]
      break;
 8034f5a:	e007      	b.n	8034f6c <USBD_GetDescriptor+0x348>

    default:
      USBD_CtlError(pdev, req);
 8034f5c:	6839      	ldr	r1, [r7, #0]
 8034f5e:	6878      	ldr	r0, [r7, #4]
 8034f60:	f000 fa09 	bl	8035376 <USBD_CtlError>
      err++;
 8034f64:	7cfb      	ldrb	r3, [r7, #19]
 8034f66:	3301      	adds	r3, #1
 8034f68:	74fb      	strb	r3, [r7, #19]
      break;
 8034f6a:	bf00      	nop
  }

  if (err != 0U)
 8034f6c:	7cfb      	ldrb	r3, [r7, #19]
 8034f6e:	2b00      	cmp	r3, #0
 8034f70:	d11e      	bne.n	8034fb0 <USBD_GetDescriptor+0x38c>
  {
    return;
  }

  if (req->wLength != 0U)
 8034f72:	683b      	ldr	r3, [r7, #0]
 8034f74:	88db      	ldrh	r3, [r3, #6]
 8034f76:	2b00      	cmp	r3, #0
 8034f78:	d016      	beq.n	8034fa8 <USBD_GetDescriptor+0x384>
  {
    if (len != 0U)
 8034f7a:	897b      	ldrh	r3, [r7, #10]
 8034f7c:	2b00      	cmp	r3, #0
 8034f7e:	d00e      	beq.n	8034f9e <USBD_GetDescriptor+0x37a>
    {
      len = MIN(len, req->wLength);
 8034f80:	683b      	ldr	r3, [r7, #0]
 8034f82:	88da      	ldrh	r2, [r3, #6]
 8034f84:	897b      	ldrh	r3, [r7, #10]
 8034f86:	4293      	cmp	r3, r2
 8034f88:	bf28      	it	cs
 8034f8a:	4613      	movcs	r3, r2
 8034f8c:	b29b      	uxth	r3, r3
 8034f8e:	817b      	strh	r3, [r7, #10]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8034f90:	897b      	ldrh	r3, [r7, #10]
 8034f92:	461a      	mov	r2, r3
 8034f94:	6979      	ldr	r1, [r7, #20]
 8034f96:	6878      	ldr	r0, [r7, #4]
 8034f98:	f000 fb7b 	bl	8035692 <USBD_CtlSendData>
 8034f9c:	e009      	b.n	8034fb2 <USBD_GetDescriptor+0x38e>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8034f9e:	6839      	ldr	r1, [r7, #0]
 8034fa0:	6878      	ldr	r0, [r7, #4]
 8034fa2:	f000 f9e8 	bl	8035376 <USBD_CtlError>
 8034fa6:	e004      	b.n	8034fb2 <USBD_GetDescriptor+0x38e>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8034fa8:	6878      	ldr	r0, [r7, #4]
 8034faa:	f000 fbcc 	bl	8035746 <USBD_CtlSendStatus>
 8034fae:	e000      	b.n	8034fb2 <USBD_GetDescriptor+0x38e>
    return;
 8034fb0:	bf00      	nop
  }
}
 8034fb2:	3718      	adds	r7, #24
 8034fb4:	46bd      	mov	sp, r7
 8034fb6:	bd80      	pop	{r7, pc}
 8034fb8:	20000084 	.word	0x20000084

08034fbc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8034fbc:	b580      	push	{r7, lr}
 8034fbe:	b084      	sub	sp, #16
 8034fc0:	af00      	add	r7, sp, #0
 8034fc2:	6078      	str	r0, [r7, #4]
 8034fc4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8034fc6:	683b      	ldr	r3, [r7, #0]
 8034fc8:	889b      	ldrh	r3, [r3, #4]
 8034fca:	2b00      	cmp	r3, #0
 8034fcc:	d131      	bne.n	8035032 <USBD_SetAddress+0x76>
 8034fce:	683b      	ldr	r3, [r7, #0]
 8034fd0:	88db      	ldrh	r3, [r3, #6]
 8034fd2:	2b00      	cmp	r3, #0
 8034fd4:	d12d      	bne.n	8035032 <USBD_SetAddress+0x76>
 8034fd6:	683b      	ldr	r3, [r7, #0]
 8034fd8:	885b      	ldrh	r3, [r3, #2]
 8034fda:	2b7f      	cmp	r3, #127	@ 0x7f
 8034fdc:	d829      	bhi.n	8035032 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8034fde:	683b      	ldr	r3, [r7, #0]
 8034fe0:	885b      	ldrh	r3, [r3, #2]
 8034fe2:	b2db      	uxtb	r3, r3
 8034fe4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8034fe8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8034fea:	687b      	ldr	r3, [r7, #4]
 8034fec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8034ff0:	b2db      	uxtb	r3, r3
 8034ff2:	2b03      	cmp	r3, #3
 8034ff4:	d104      	bne.n	8035000 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8034ff6:	6839      	ldr	r1, [r7, #0]
 8034ff8:	6878      	ldr	r0, [r7, #4]
 8034ffa:	f000 f9bc 	bl	8035376 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8034ffe:	e01d      	b.n	803503c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8035000:	687b      	ldr	r3, [r7, #4]
 8035002:	7bfa      	ldrb	r2, [r7, #15]
 8035004:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8035008:	7bfb      	ldrb	r3, [r7, #15]
 803500a:	4619      	mov	r1, r3
 803500c:	6878      	ldr	r0, [r7, #4]
 803500e:	f7fe fe1d 	bl	8033c4c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8035012:	6878      	ldr	r0, [r7, #4]
 8035014:	f000 fb97 	bl	8035746 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8035018:	7bfb      	ldrb	r3, [r7, #15]
 803501a:	2b00      	cmp	r3, #0
 803501c:	d004      	beq.n	8035028 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 803501e:	687b      	ldr	r3, [r7, #4]
 8035020:	2202      	movs	r2, #2
 8035022:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8035026:	e009      	b.n	803503c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8035028:	687b      	ldr	r3, [r7, #4]
 803502a:	2201      	movs	r2, #1
 803502c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8035030:	e004      	b.n	803503c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8035032:	6839      	ldr	r1, [r7, #0]
 8035034:	6878      	ldr	r0, [r7, #4]
 8035036:	f000 f99e 	bl	8035376 <USBD_CtlError>
  }
}
 803503a:	bf00      	nop
 803503c:	bf00      	nop
 803503e:	3710      	adds	r7, #16
 8035040:	46bd      	mov	sp, r7
 8035042:	bd80      	pop	{r7, pc}

08035044 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8035044:	b580      	push	{r7, lr}
 8035046:	b084      	sub	sp, #16
 8035048:	af00      	add	r7, sp, #0
 803504a:	6078      	str	r0, [r7, #4]
 803504c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 803504e:	2300      	movs	r3, #0
 8035050:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8035052:	683b      	ldr	r3, [r7, #0]
 8035054:	885b      	ldrh	r3, [r3, #2]
 8035056:	b2da      	uxtb	r2, r3
 8035058:	4b4e      	ldr	r3, [pc, #312]	@ (8035194 <USBD_SetConfig+0x150>)
 803505a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 803505c:	4b4d      	ldr	r3, [pc, #308]	@ (8035194 <USBD_SetConfig+0x150>)
 803505e:	781b      	ldrb	r3, [r3, #0]
 8035060:	2b01      	cmp	r3, #1
 8035062:	d905      	bls.n	8035070 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8035064:	6839      	ldr	r1, [r7, #0]
 8035066:	6878      	ldr	r0, [r7, #4]
 8035068:	f000 f985 	bl	8035376 <USBD_CtlError>
    return USBD_FAIL;
 803506c:	2303      	movs	r3, #3
 803506e:	e08c      	b.n	803518a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8035070:	687b      	ldr	r3, [r7, #4]
 8035072:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8035076:	b2db      	uxtb	r3, r3
 8035078:	2b02      	cmp	r3, #2
 803507a:	d002      	beq.n	8035082 <USBD_SetConfig+0x3e>
 803507c:	2b03      	cmp	r3, #3
 803507e:	d029      	beq.n	80350d4 <USBD_SetConfig+0x90>
 8035080:	e075      	b.n	803516e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8035082:	4b44      	ldr	r3, [pc, #272]	@ (8035194 <USBD_SetConfig+0x150>)
 8035084:	781b      	ldrb	r3, [r3, #0]
 8035086:	2b00      	cmp	r3, #0
 8035088:	d020      	beq.n	80350cc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 803508a:	4b42      	ldr	r3, [pc, #264]	@ (8035194 <USBD_SetConfig+0x150>)
 803508c:	781b      	ldrb	r3, [r3, #0]
 803508e:	461a      	mov	r2, r3
 8035090:	687b      	ldr	r3, [r7, #4]
 8035092:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8035094:	4b3f      	ldr	r3, [pc, #252]	@ (8035194 <USBD_SetConfig+0x150>)
 8035096:	781b      	ldrb	r3, [r3, #0]
 8035098:	4619      	mov	r1, r3
 803509a:	6878      	ldr	r0, [r7, #4]
 803509c:	f7fe ff37 	bl	8033f0e <USBD_SetClassConfig>
 80350a0:	4603      	mov	r3, r0
 80350a2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80350a4:	7bfb      	ldrb	r3, [r7, #15]
 80350a6:	2b00      	cmp	r3, #0
 80350a8:	d008      	beq.n	80350bc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80350aa:	6839      	ldr	r1, [r7, #0]
 80350ac:	6878      	ldr	r0, [r7, #4]
 80350ae:	f000 f962 	bl	8035376 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80350b2:	687b      	ldr	r3, [r7, #4]
 80350b4:	2202      	movs	r2, #2
 80350b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80350ba:	e065      	b.n	8035188 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80350bc:	6878      	ldr	r0, [r7, #4]
 80350be:	f000 fb42 	bl	8035746 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80350c2:	687b      	ldr	r3, [r7, #4]
 80350c4:	2203      	movs	r2, #3
 80350c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80350ca:	e05d      	b.n	8035188 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80350cc:	6878      	ldr	r0, [r7, #4]
 80350ce:	f000 fb3a 	bl	8035746 <USBD_CtlSendStatus>
      break;
 80350d2:	e059      	b.n	8035188 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80350d4:	4b2f      	ldr	r3, [pc, #188]	@ (8035194 <USBD_SetConfig+0x150>)
 80350d6:	781b      	ldrb	r3, [r3, #0]
 80350d8:	2b00      	cmp	r3, #0
 80350da:	d112      	bne.n	8035102 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80350dc:	687b      	ldr	r3, [r7, #4]
 80350de:	2202      	movs	r2, #2
 80350e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80350e4:	4b2b      	ldr	r3, [pc, #172]	@ (8035194 <USBD_SetConfig+0x150>)
 80350e6:	781b      	ldrb	r3, [r3, #0]
 80350e8:	461a      	mov	r2, r3
 80350ea:	687b      	ldr	r3, [r7, #4]
 80350ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80350ee:	4b29      	ldr	r3, [pc, #164]	@ (8035194 <USBD_SetConfig+0x150>)
 80350f0:	781b      	ldrb	r3, [r3, #0]
 80350f2:	4619      	mov	r1, r3
 80350f4:	6878      	ldr	r0, [r7, #4]
 80350f6:	f7fe ff46 	bl	8033f86 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80350fa:	6878      	ldr	r0, [r7, #4]
 80350fc:	f000 fb23 	bl	8035746 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8035100:	e042      	b.n	8035188 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8035102:	4b24      	ldr	r3, [pc, #144]	@ (8035194 <USBD_SetConfig+0x150>)
 8035104:	781b      	ldrb	r3, [r3, #0]
 8035106:	461a      	mov	r2, r3
 8035108:	687b      	ldr	r3, [r7, #4]
 803510a:	685b      	ldr	r3, [r3, #4]
 803510c:	429a      	cmp	r2, r3
 803510e:	d02a      	beq.n	8035166 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8035110:	687b      	ldr	r3, [r7, #4]
 8035112:	685b      	ldr	r3, [r3, #4]
 8035114:	b2db      	uxtb	r3, r3
 8035116:	4619      	mov	r1, r3
 8035118:	6878      	ldr	r0, [r7, #4]
 803511a:	f7fe ff34 	bl	8033f86 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 803511e:	4b1d      	ldr	r3, [pc, #116]	@ (8035194 <USBD_SetConfig+0x150>)
 8035120:	781b      	ldrb	r3, [r3, #0]
 8035122:	461a      	mov	r2, r3
 8035124:	687b      	ldr	r3, [r7, #4]
 8035126:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8035128:	4b1a      	ldr	r3, [pc, #104]	@ (8035194 <USBD_SetConfig+0x150>)
 803512a:	781b      	ldrb	r3, [r3, #0]
 803512c:	4619      	mov	r1, r3
 803512e:	6878      	ldr	r0, [r7, #4]
 8035130:	f7fe feed 	bl	8033f0e <USBD_SetClassConfig>
 8035134:	4603      	mov	r3, r0
 8035136:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8035138:	7bfb      	ldrb	r3, [r7, #15]
 803513a:	2b00      	cmp	r3, #0
 803513c:	d00f      	beq.n	803515e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 803513e:	6839      	ldr	r1, [r7, #0]
 8035140:	6878      	ldr	r0, [r7, #4]
 8035142:	f000 f918 	bl	8035376 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8035146:	687b      	ldr	r3, [r7, #4]
 8035148:	685b      	ldr	r3, [r3, #4]
 803514a:	b2db      	uxtb	r3, r3
 803514c:	4619      	mov	r1, r3
 803514e:	6878      	ldr	r0, [r7, #4]
 8035150:	f7fe ff19 	bl	8033f86 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8035154:	687b      	ldr	r3, [r7, #4]
 8035156:	2202      	movs	r2, #2
 8035158:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 803515c:	e014      	b.n	8035188 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 803515e:	6878      	ldr	r0, [r7, #4]
 8035160:	f000 faf1 	bl	8035746 <USBD_CtlSendStatus>
      break;
 8035164:	e010      	b.n	8035188 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8035166:	6878      	ldr	r0, [r7, #4]
 8035168:	f000 faed 	bl	8035746 <USBD_CtlSendStatus>
      break;
 803516c:	e00c      	b.n	8035188 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 803516e:	6839      	ldr	r1, [r7, #0]
 8035170:	6878      	ldr	r0, [r7, #4]
 8035172:	f000 f900 	bl	8035376 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8035176:	4b07      	ldr	r3, [pc, #28]	@ (8035194 <USBD_SetConfig+0x150>)
 8035178:	781b      	ldrb	r3, [r3, #0]
 803517a:	4619      	mov	r1, r3
 803517c:	6878      	ldr	r0, [r7, #4]
 803517e:	f7fe ff02 	bl	8033f86 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8035182:	2303      	movs	r3, #3
 8035184:	73fb      	strb	r3, [r7, #15]
      break;
 8035186:	bf00      	nop
  }

  return ret;
 8035188:	7bfb      	ldrb	r3, [r7, #15]
}
 803518a:	4618      	mov	r0, r3
 803518c:	3710      	adds	r7, #16
 803518e:	46bd      	mov	sp, r7
 8035190:	bd80      	pop	{r7, pc}
 8035192:	bf00      	nop
 8035194:	20004494 	.word	0x20004494

08035198 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8035198:	b580      	push	{r7, lr}
 803519a:	b082      	sub	sp, #8
 803519c:	af00      	add	r7, sp, #0
 803519e:	6078      	str	r0, [r7, #4]
 80351a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80351a2:	683b      	ldr	r3, [r7, #0]
 80351a4:	88db      	ldrh	r3, [r3, #6]
 80351a6:	2b01      	cmp	r3, #1
 80351a8:	d004      	beq.n	80351b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80351aa:	6839      	ldr	r1, [r7, #0]
 80351ac:	6878      	ldr	r0, [r7, #4]
 80351ae:	f000 f8e2 	bl	8035376 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80351b2:	e023      	b.n	80351fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80351b4:	687b      	ldr	r3, [r7, #4]
 80351b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80351ba:	b2db      	uxtb	r3, r3
 80351bc:	2b02      	cmp	r3, #2
 80351be:	dc02      	bgt.n	80351c6 <USBD_GetConfig+0x2e>
 80351c0:	2b00      	cmp	r3, #0
 80351c2:	dc03      	bgt.n	80351cc <USBD_GetConfig+0x34>
 80351c4:	e015      	b.n	80351f2 <USBD_GetConfig+0x5a>
 80351c6:	2b03      	cmp	r3, #3
 80351c8:	d00b      	beq.n	80351e2 <USBD_GetConfig+0x4a>
 80351ca:	e012      	b.n	80351f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80351cc:	687b      	ldr	r3, [r7, #4]
 80351ce:	2200      	movs	r2, #0
 80351d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80351d2:	687b      	ldr	r3, [r7, #4]
 80351d4:	3308      	adds	r3, #8
 80351d6:	2201      	movs	r2, #1
 80351d8:	4619      	mov	r1, r3
 80351da:	6878      	ldr	r0, [r7, #4]
 80351dc:	f000 fa59 	bl	8035692 <USBD_CtlSendData>
        break;
 80351e0:	e00c      	b.n	80351fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80351e2:	687b      	ldr	r3, [r7, #4]
 80351e4:	3304      	adds	r3, #4
 80351e6:	2201      	movs	r2, #1
 80351e8:	4619      	mov	r1, r3
 80351ea:	6878      	ldr	r0, [r7, #4]
 80351ec:	f000 fa51 	bl	8035692 <USBD_CtlSendData>
        break;
 80351f0:	e004      	b.n	80351fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80351f2:	6839      	ldr	r1, [r7, #0]
 80351f4:	6878      	ldr	r0, [r7, #4]
 80351f6:	f000 f8be 	bl	8035376 <USBD_CtlError>
        break;
 80351fa:	bf00      	nop
}
 80351fc:	bf00      	nop
 80351fe:	3708      	adds	r7, #8
 8035200:	46bd      	mov	sp, r7
 8035202:	bd80      	pop	{r7, pc}

08035204 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8035204:	b580      	push	{r7, lr}
 8035206:	b082      	sub	sp, #8
 8035208:	af00      	add	r7, sp, #0
 803520a:	6078      	str	r0, [r7, #4]
 803520c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 803520e:	687b      	ldr	r3, [r7, #4]
 8035210:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8035214:	b2db      	uxtb	r3, r3
 8035216:	3b01      	subs	r3, #1
 8035218:	2b02      	cmp	r3, #2
 803521a:	d81e      	bhi.n	803525a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 803521c:	683b      	ldr	r3, [r7, #0]
 803521e:	88db      	ldrh	r3, [r3, #6]
 8035220:	2b02      	cmp	r3, #2
 8035222:	d004      	beq.n	803522e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8035224:	6839      	ldr	r1, [r7, #0]
 8035226:	6878      	ldr	r0, [r7, #4]
 8035228:	f000 f8a5 	bl	8035376 <USBD_CtlError>
        break;
 803522c:	e01a      	b.n	8035264 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 803522e:	687b      	ldr	r3, [r7, #4]
 8035230:	2201      	movs	r2, #1
 8035232:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8035234:	687b      	ldr	r3, [r7, #4]
 8035236:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 803523a:	2b00      	cmp	r3, #0
 803523c:	d005      	beq.n	803524a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 803523e:	687b      	ldr	r3, [r7, #4]
 8035240:	68db      	ldr	r3, [r3, #12]
 8035242:	f043 0202 	orr.w	r2, r3, #2
 8035246:	687b      	ldr	r3, [r7, #4]
 8035248:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 803524a:	687b      	ldr	r3, [r7, #4]
 803524c:	330c      	adds	r3, #12
 803524e:	2202      	movs	r2, #2
 8035250:	4619      	mov	r1, r3
 8035252:	6878      	ldr	r0, [r7, #4]
 8035254:	f000 fa1d 	bl	8035692 <USBD_CtlSendData>
      break;
 8035258:	e004      	b.n	8035264 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 803525a:	6839      	ldr	r1, [r7, #0]
 803525c:	6878      	ldr	r0, [r7, #4]
 803525e:	f000 f88a 	bl	8035376 <USBD_CtlError>
      break;
 8035262:	bf00      	nop
  }
}
 8035264:	bf00      	nop
 8035266:	3708      	adds	r7, #8
 8035268:	46bd      	mov	sp, r7
 803526a:	bd80      	pop	{r7, pc}

0803526c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 803526c:	b580      	push	{r7, lr}
 803526e:	b082      	sub	sp, #8
 8035270:	af00      	add	r7, sp, #0
 8035272:	6078      	str	r0, [r7, #4]
 8035274:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8035276:	683b      	ldr	r3, [r7, #0]
 8035278:	885b      	ldrh	r3, [r3, #2]
 803527a:	2b01      	cmp	r3, #1
 803527c:	d107      	bne.n	803528e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 803527e:	687b      	ldr	r3, [r7, #4]
 8035280:	2201      	movs	r2, #1
 8035282:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8035286:	6878      	ldr	r0, [r7, #4]
 8035288:	f000 fa5d 	bl	8035746 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 803528c:	e013      	b.n	80352b6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 803528e:	683b      	ldr	r3, [r7, #0]
 8035290:	885b      	ldrh	r3, [r3, #2]
 8035292:	2b02      	cmp	r3, #2
 8035294:	d10b      	bne.n	80352ae <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8035296:	683b      	ldr	r3, [r7, #0]
 8035298:	889b      	ldrh	r3, [r3, #4]
 803529a:	0a1b      	lsrs	r3, r3, #8
 803529c:	b29b      	uxth	r3, r3
 803529e:	b2da      	uxtb	r2, r3
 80352a0:	687b      	ldr	r3, [r7, #4]
 80352a2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80352a6:	6878      	ldr	r0, [r7, #4]
 80352a8:	f000 fa4d 	bl	8035746 <USBD_CtlSendStatus>
}
 80352ac:	e003      	b.n	80352b6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80352ae:	6839      	ldr	r1, [r7, #0]
 80352b0:	6878      	ldr	r0, [r7, #4]
 80352b2:	f000 f860 	bl	8035376 <USBD_CtlError>
}
 80352b6:	bf00      	nop
 80352b8:	3708      	adds	r7, #8
 80352ba:	46bd      	mov	sp, r7
 80352bc:	bd80      	pop	{r7, pc}

080352be <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80352be:	b580      	push	{r7, lr}
 80352c0:	b082      	sub	sp, #8
 80352c2:	af00      	add	r7, sp, #0
 80352c4:	6078      	str	r0, [r7, #4]
 80352c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80352c8:	687b      	ldr	r3, [r7, #4]
 80352ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80352ce:	b2db      	uxtb	r3, r3
 80352d0:	3b01      	subs	r3, #1
 80352d2:	2b02      	cmp	r3, #2
 80352d4:	d80b      	bhi.n	80352ee <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80352d6:	683b      	ldr	r3, [r7, #0]
 80352d8:	885b      	ldrh	r3, [r3, #2]
 80352da:	2b01      	cmp	r3, #1
 80352dc:	d10c      	bne.n	80352f8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80352de:	687b      	ldr	r3, [r7, #4]
 80352e0:	2200      	movs	r2, #0
 80352e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80352e6:	6878      	ldr	r0, [r7, #4]
 80352e8:	f000 fa2d 	bl	8035746 <USBD_CtlSendStatus>
      }
      break;
 80352ec:	e004      	b.n	80352f8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80352ee:	6839      	ldr	r1, [r7, #0]
 80352f0:	6878      	ldr	r0, [r7, #4]
 80352f2:	f000 f840 	bl	8035376 <USBD_CtlError>
      break;
 80352f6:	e000      	b.n	80352fa <USBD_ClrFeature+0x3c>
      break;
 80352f8:	bf00      	nop
  }
}
 80352fa:	bf00      	nop
 80352fc:	3708      	adds	r7, #8
 80352fe:	46bd      	mov	sp, r7
 8035300:	bd80      	pop	{r7, pc}

08035302 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8035302:	b580      	push	{r7, lr}
 8035304:	b084      	sub	sp, #16
 8035306:	af00      	add	r7, sp, #0
 8035308:	6078      	str	r0, [r7, #4]
 803530a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 803530c:	683b      	ldr	r3, [r7, #0]
 803530e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8035310:	68fb      	ldr	r3, [r7, #12]
 8035312:	781a      	ldrb	r2, [r3, #0]
 8035314:	687b      	ldr	r3, [r7, #4]
 8035316:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8035318:	68fb      	ldr	r3, [r7, #12]
 803531a:	3301      	adds	r3, #1
 803531c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 803531e:	68fb      	ldr	r3, [r7, #12]
 8035320:	781a      	ldrb	r2, [r3, #0]
 8035322:	687b      	ldr	r3, [r7, #4]
 8035324:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8035326:	68fb      	ldr	r3, [r7, #12]
 8035328:	3301      	adds	r3, #1
 803532a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 803532c:	68f8      	ldr	r0, [r7, #12]
 803532e:	f7ff f9dd 	bl	80346ec <SWAPBYTE>
 8035332:	4603      	mov	r3, r0
 8035334:	461a      	mov	r2, r3
 8035336:	687b      	ldr	r3, [r7, #4]
 8035338:	805a      	strh	r2, [r3, #2]

  pbuff++;
 803533a:	68fb      	ldr	r3, [r7, #12]
 803533c:	3301      	adds	r3, #1
 803533e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8035340:	68fb      	ldr	r3, [r7, #12]
 8035342:	3301      	adds	r3, #1
 8035344:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8035346:	68f8      	ldr	r0, [r7, #12]
 8035348:	f7ff f9d0 	bl	80346ec <SWAPBYTE>
 803534c:	4603      	mov	r3, r0
 803534e:	461a      	mov	r2, r3
 8035350:	687b      	ldr	r3, [r7, #4]
 8035352:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8035354:	68fb      	ldr	r3, [r7, #12]
 8035356:	3301      	adds	r3, #1
 8035358:	60fb      	str	r3, [r7, #12]
  pbuff++;
 803535a:	68fb      	ldr	r3, [r7, #12]
 803535c:	3301      	adds	r3, #1
 803535e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8035360:	68f8      	ldr	r0, [r7, #12]
 8035362:	f7ff f9c3 	bl	80346ec <SWAPBYTE>
 8035366:	4603      	mov	r3, r0
 8035368:	461a      	mov	r2, r3
 803536a:	687b      	ldr	r3, [r7, #4]
 803536c:	80da      	strh	r2, [r3, #6]
}
 803536e:	bf00      	nop
 8035370:	3710      	adds	r7, #16
 8035372:	46bd      	mov	sp, r7
 8035374:	bd80      	pop	{r7, pc}

08035376 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8035376:	b580      	push	{r7, lr}
 8035378:	b082      	sub	sp, #8
 803537a:	af00      	add	r7, sp, #0
 803537c:	6078      	str	r0, [r7, #4]
 803537e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8035380:	2180      	movs	r1, #128	@ 0x80
 8035382:	6878      	ldr	r0, [r7, #4]
 8035384:	f7fe fc04 	bl	8033b90 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8035388:	2100      	movs	r1, #0
 803538a:	6878      	ldr	r0, [r7, #4]
 803538c:	f7fe fc00 	bl	8033b90 <USBD_LL_StallEP>
}
 8035390:	bf00      	nop
 8035392:	3708      	adds	r7, #8
 8035394:	46bd      	mov	sp, r7
 8035396:	bd80      	pop	{r7, pc}

08035398 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8035398:	b580      	push	{r7, lr}
 803539a:	b086      	sub	sp, #24
 803539c:	af00      	add	r7, sp, #0
 803539e:	60f8      	str	r0, [r7, #12]
 80353a0:	60b9      	str	r1, [r7, #8]
 80353a2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80353a4:	2300      	movs	r3, #0
 80353a6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80353a8:	68fb      	ldr	r3, [r7, #12]
 80353aa:	2b00      	cmp	r3, #0
 80353ac:	d036      	beq.n	803541c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80353ae:	68fb      	ldr	r3, [r7, #12]
 80353b0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80353b2:	6938      	ldr	r0, [r7, #16]
 80353b4:	f000 f836 	bl	8035424 <USBD_GetLen>
 80353b8:	4603      	mov	r3, r0
 80353ba:	3301      	adds	r3, #1
 80353bc:	b29b      	uxth	r3, r3
 80353be:	005b      	lsls	r3, r3, #1
 80353c0:	b29a      	uxth	r2, r3
 80353c2:	687b      	ldr	r3, [r7, #4]
 80353c4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80353c6:	7dfb      	ldrb	r3, [r7, #23]
 80353c8:	68ba      	ldr	r2, [r7, #8]
 80353ca:	4413      	add	r3, r2
 80353cc:	687a      	ldr	r2, [r7, #4]
 80353ce:	7812      	ldrb	r2, [r2, #0]
 80353d0:	701a      	strb	r2, [r3, #0]
  idx++;
 80353d2:	7dfb      	ldrb	r3, [r7, #23]
 80353d4:	3301      	adds	r3, #1
 80353d6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80353d8:	7dfb      	ldrb	r3, [r7, #23]
 80353da:	68ba      	ldr	r2, [r7, #8]
 80353dc:	4413      	add	r3, r2
 80353de:	2203      	movs	r2, #3
 80353e0:	701a      	strb	r2, [r3, #0]
  idx++;
 80353e2:	7dfb      	ldrb	r3, [r7, #23]
 80353e4:	3301      	adds	r3, #1
 80353e6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80353e8:	e013      	b.n	8035412 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80353ea:	7dfb      	ldrb	r3, [r7, #23]
 80353ec:	68ba      	ldr	r2, [r7, #8]
 80353ee:	4413      	add	r3, r2
 80353f0:	693a      	ldr	r2, [r7, #16]
 80353f2:	7812      	ldrb	r2, [r2, #0]
 80353f4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80353f6:	693b      	ldr	r3, [r7, #16]
 80353f8:	3301      	adds	r3, #1
 80353fa:	613b      	str	r3, [r7, #16]
    idx++;
 80353fc:	7dfb      	ldrb	r3, [r7, #23]
 80353fe:	3301      	adds	r3, #1
 8035400:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8035402:	7dfb      	ldrb	r3, [r7, #23]
 8035404:	68ba      	ldr	r2, [r7, #8]
 8035406:	4413      	add	r3, r2
 8035408:	2200      	movs	r2, #0
 803540a:	701a      	strb	r2, [r3, #0]
    idx++;
 803540c:	7dfb      	ldrb	r3, [r7, #23]
 803540e:	3301      	adds	r3, #1
 8035410:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8035412:	693b      	ldr	r3, [r7, #16]
 8035414:	781b      	ldrb	r3, [r3, #0]
 8035416:	2b00      	cmp	r3, #0
 8035418:	d1e7      	bne.n	80353ea <USBD_GetString+0x52>
 803541a:	e000      	b.n	803541e <USBD_GetString+0x86>
    return;
 803541c:	bf00      	nop
  }
}
 803541e:	3718      	adds	r7, #24
 8035420:	46bd      	mov	sp, r7
 8035422:	bd80      	pop	{r7, pc}

08035424 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8035424:	b480      	push	{r7}
 8035426:	b085      	sub	sp, #20
 8035428:	af00      	add	r7, sp, #0
 803542a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 803542c:	2300      	movs	r3, #0
 803542e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8035430:	687b      	ldr	r3, [r7, #4]
 8035432:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8035434:	e005      	b.n	8035442 <USBD_GetLen+0x1e>
  {
    len++;
 8035436:	7bfb      	ldrb	r3, [r7, #15]
 8035438:	3301      	adds	r3, #1
 803543a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 803543c:	68bb      	ldr	r3, [r7, #8]
 803543e:	3301      	adds	r3, #1
 8035440:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8035442:	68bb      	ldr	r3, [r7, #8]
 8035444:	781b      	ldrb	r3, [r3, #0]
 8035446:	2b00      	cmp	r3, #0
 8035448:	d1f5      	bne.n	8035436 <USBD_GetLen+0x12>
  }

  return len;
 803544a:	7bfb      	ldrb	r3, [r7, #15]
}
 803544c:	4618      	mov	r0, r3
 803544e:	3714      	adds	r7, #20
 8035450:	46bd      	mov	sp, r7
 8035452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035456:	4770      	bx	lr

08035458 <USBD_CMPST_DeviceDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_CMPST_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8035458:	b480      	push	{r7}
 803545a:	b083      	sub	sp, #12
 803545c:	af00      	add	r7, sp, #0
 803545e:	4603      	mov	r3, r0
 8035460:	6039      	str	r1, [r7, #0]
 8035462:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 8035464:	683b      	ldr	r3, [r7, #0]
 8035466:	2212      	movs	r2, #18
 8035468:	801a      	strh	r2, [r3, #0]
  UNUSED(speed);
  UNUSED(USBD_LangIDDesc);
  return (uint8_t*)USBD_FS_DeviceDesc;
 803546a:	4b03      	ldr	r3, [pc, #12]	@ (8035478 <USBD_CMPST_DeviceDescriptor+0x20>)
}
 803546c:	4618      	mov	r0, r3
 803546e:	370c      	adds	r7, #12
 8035470:	46bd      	mov	sp, r7
 8035472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035476:	4770      	bx	lr
 8035478:	200000ec 	.word	0x200000ec

0803547c <USBD_CMPST_LangIDStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_CMPST_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 803547c:	b480      	push	{r7}
 803547e:	b083      	sub	sp, #12
 8035480:	af00      	add	r7, sp, #0
 8035482:	4603      	mov	r3, r0
 8035484:	6039      	str	r1, [r7, #0]
 8035486:	71fb      	strb	r3, [r7, #7]
  *length = (uint16_t)sizeof(USBD_LangIDDesc);
 8035488:	683b      	ldr	r3, [r7, #0]
 803548a:	2204      	movs	r2, #4
 803548c:	801a      	strh	r2, [r3, #0]
  UNUSED(speed);
  UNUSED(USBD_FS_DeviceDesc);
  return (uint8_t*)USBD_LangIDDesc;
 803548e:	4b03      	ldr	r3, [pc, #12]	@ (803549c <USBD_CMPST_LangIDStrDescriptor+0x20>)
}
 8035490:	4618      	mov	r0, r3
 8035492:	370c      	adds	r7, #12
 8035494:	46bd      	mov	sp, r7
 8035496:	f85d 7b04 	ldr.w	r7, [sp], #4
 803549a:	4770      	bx	lr
 803549c:	20000100 	.word	0x20000100

080354a0 <USBD_CMPST_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_CMPST_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80354a0:	b580      	push	{r7, lr}
 80354a2:	b082      	sub	sp, #8
 80354a4:	af00      	add	r7, sp, #0
 80354a6:	4603      	mov	r3, r0
 80354a8:	6039      	str	r1, [r7, #0]
 80354aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80354ac:	79fb      	ldrb	r3, [r7, #7]
 80354ae:	2b00      	cmp	r3, #0
 80354b0:	d105      	bne.n	80354be <USBD_CMPST_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 80354b2:	683a      	ldr	r2, [r7, #0]
 80354b4:	4907      	ldr	r1, [pc, #28]	@ (80354d4 <USBD_CMPST_ProductStrDescriptor+0x34>)
 80354b6:	4808      	ldr	r0, [pc, #32]	@ (80354d8 <USBD_CMPST_ProductStrDescriptor+0x38>)
 80354b8:	f7ff ff6e 	bl	8035398 <USBD_GetString>
 80354bc:	e004      	b.n	80354c8 <USBD_CMPST_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);
 80354be:	683a      	ldr	r2, [r7, #0]
 80354c0:	4904      	ldr	r1, [pc, #16]	@ (80354d4 <USBD_CMPST_ProductStrDescriptor+0x34>)
 80354c2:	4806      	ldr	r0, [pc, #24]	@ (80354dc <USBD_CMPST_ProductStrDescriptor+0x3c>)
 80354c4:	f7ff ff68 	bl	8035398 <USBD_GetString>
  }
  return USBD_StrDesc;
 80354c8:	4b02      	ldr	r3, [pc, #8]	@ (80354d4 <USBD_CMPST_ProductStrDescriptor+0x34>)
}
 80354ca:	4618      	mov	r0, r3
 80354cc:	3708      	adds	r7, #8
 80354ce:	46bd      	mov	sp, r7
 80354d0:	bd80      	pop	{r7, pc}
 80354d2:	bf00      	nop
 80354d4:	20004498 	.word	0x20004498
 80354d8:	0803d064 	.word	0x0803d064
 80354dc:	0803d078 	.word	0x0803d078

080354e0 <USBD_CMPST_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_CMPST_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80354e0:	b580      	push	{r7, lr}
 80354e2:	b082      	sub	sp, #8
 80354e4:	af00      	add	r7, sp, #0
 80354e6:	4603      	mov	r3, r0
 80354e8:	6039      	str	r1, [r7, #0]
 80354ea:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80354ec:	683a      	ldr	r2, [r7, #0]
 80354ee:	4904      	ldr	r1, [pc, #16]	@ (8035500 <USBD_CMPST_ManufacturerStrDescriptor+0x20>)
 80354f0:	4804      	ldr	r0, [pc, #16]	@ (8035504 <USBD_CMPST_ManufacturerStrDescriptor+0x24>)
 80354f2:	f7ff ff51 	bl	8035398 <USBD_GetString>
  UNUSED(speed);
  return USBD_StrDesc;
 80354f6:	4b02      	ldr	r3, [pc, #8]	@ (8035500 <USBD_CMPST_ManufacturerStrDescriptor+0x20>)
}
 80354f8:	4618      	mov	r0, r3
 80354fa:	3708      	adds	r7, #8
 80354fc:	46bd      	mov	sp, r7
 80354fe:	bd80      	pop	{r7, pc}
 8035500:	20004498 	.word	0x20004498
 8035504:	0803d08c 	.word	0x0803d08c

08035508 <USBD_CMPST_SerialStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_CMPST_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8035508:	b580      	push	{r7, lr}
 803550a:	b082      	sub	sp, #8
 803550c:	af00      	add	r7, sp, #0
 803550e:	4603      	mov	r3, r0
 8035510:	6039      	str	r1, [r7, #0]
 8035512:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 8035514:	683b      	ldr	r3, [r7, #0]
 8035516:	221a      	movs	r2, #26
 8035518:	801a      	strh	r2, [r3, #0]
  UNUSED(speed);

  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
 803551a:	f000 f847 	bl	80355ac <Get_SerialNum>

  return (uint8_t*)USBD_StringSerial;
 803551e:	4b02      	ldr	r3, [pc, #8]	@ (8035528 <USBD_CMPST_SerialStrDescriptor+0x20>)
}
 8035520:	4618      	mov	r0, r3
 8035522:	3708      	adds	r7, #8
 8035524:	46bd      	mov	sp, r7
 8035526:	bd80      	pop	{r7, pc}
 8035528:	20000104 	.word	0x20000104

0803552c <USBD_CMPST_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_CMPST_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 803552c:	b580      	push	{r7, lr}
 803552e:	b082      	sub	sp, #8
 8035530:	af00      	add	r7, sp, #0
 8035532:	4603      	mov	r3, r0
 8035534:	6039      	str	r1, [r7, #0]
 8035536:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8035538:	79fb      	ldrb	r3, [r7, #7]
 803553a:	2b00      	cmp	r3, #0
 803553c:	d105      	bne.n	803554a <USBD_CMPST_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 803553e:	683a      	ldr	r2, [r7, #0]
 8035540:	4907      	ldr	r1, [pc, #28]	@ (8035560 <USBD_CMPST_ConfigStrDescriptor+0x34>)
 8035542:	4808      	ldr	r0, [pc, #32]	@ (8035564 <USBD_CMPST_ConfigStrDescriptor+0x38>)
 8035544:	f7ff ff28 	bl	8035398 <USBD_GetString>
 8035548:	e004      	b.n	8035554 <USBD_CMPST_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 803554a:	683a      	ldr	r2, [r7, #0]
 803554c:	4904      	ldr	r1, [pc, #16]	@ (8035560 <USBD_CMPST_ConfigStrDescriptor+0x34>)
 803554e:	4806      	ldr	r0, [pc, #24]	@ (8035568 <USBD_CMPST_ConfigStrDescriptor+0x3c>)
 8035550:	f7ff ff22 	bl	8035398 <USBD_GetString>
  }
  return USBD_StrDesc;
 8035554:	4b02      	ldr	r3, [pc, #8]	@ (8035560 <USBD_CMPST_ConfigStrDescriptor+0x34>)
}
 8035556:	4618      	mov	r0, r3
 8035558:	3708      	adds	r7, #8
 803555a:	46bd      	mov	sp, r7
 803555c:	bd80      	pop	{r7, pc}
 803555e:	bf00      	nop
 8035560:	20004498 	.word	0x20004498
 8035564:	0803d0c0 	.word	0x0803d0c0
 8035568:	0803d090 	.word	0x0803d090

0803556c <USBD_CMPST_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_CMPST_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 803556c:	b580      	push	{r7, lr}
 803556e:	b082      	sub	sp, #8
 8035570:	af00      	add	r7, sp, #0
 8035572:	4603      	mov	r3, r0
 8035574:	6039      	str	r1, [r7, #0]
 8035576:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8035578:	79fb      	ldrb	r3, [r7, #7]
 803557a:	2b00      	cmp	r3, #0
 803557c:	d105      	bne.n	803558a <USBD_CMPST_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 803557e:	683a      	ldr	r2, [r7, #0]
 8035580:	4907      	ldr	r1, [pc, #28]	@ (80355a0 <USBD_CMPST_InterfaceStrDescriptor+0x34>)
 8035582:	4808      	ldr	r0, [pc, #32]	@ (80355a4 <USBD_CMPST_InterfaceStrDescriptor+0x38>)
 8035584:	f7ff ff08 	bl	8035398 <USBD_GetString>
 8035588:	e004      	b.n	8035594 <USBD_CMPST_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 803558a:	683a      	ldr	r2, [r7, #0]
 803558c:	4904      	ldr	r1, [pc, #16]	@ (80355a0 <USBD_CMPST_InterfaceStrDescriptor+0x34>)
 803558e:	4806      	ldr	r0, [pc, #24]	@ (80355a8 <USBD_CMPST_InterfaceStrDescriptor+0x3c>)
 8035590:	f7ff ff02 	bl	8035398 <USBD_GetString>
  }
  return USBD_StrDesc;
 8035594:	4b02      	ldr	r3, [pc, #8]	@ (80355a0 <USBD_CMPST_InterfaceStrDescriptor+0x34>)
}
 8035596:	4618      	mov	r0, r3
 8035598:	3708      	adds	r7, #8
 803559a:	46bd      	mov	sp, r7
 803559c:	bd80      	pop	{r7, pc}
 803559e:	bf00      	nop
 80355a0:	20004498 	.word	0x20004498
 80355a4:	0803d0d8 	.word	0x0803d0d8
 80355a8:	0803d0a8 	.word	0x0803d0a8

080355ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80355ac:	b580      	push	{r7, lr}
 80355ae:	b084      	sub	sp, #16
 80355b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0 = 0x0000DAD0;
 80355b2:	f64d 23d0 	movw	r3, #56016	@ 0xdad0
 80355b6:	60fb      	str	r3, [r7, #12]
  uint32_t deviceserial1 = 0x0000CCCC;
 80355b8:	f64c 43cc 	movw	r3, #52428	@ 0xcccc
 80355bc:	60bb      	str	r3, [r7, #8]
  uint32_t deviceserial2 = 0x0000DDDD;
 80355be:	f64d 53dd 	movw	r3, #56797	@ 0xdddd
 80355c2:	607b      	str	r3, [r7, #4]

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80355c4:	4b0e      	ldr	r3, [pc, #56]	@ (8035600 <Get_SerialNum+0x54>)
 80355c6:	681b      	ldr	r3, [r3, #0]
 80355c8:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80355ca:	4b0e      	ldr	r3, [pc, #56]	@ (8035604 <Get_SerialNum+0x58>)
 80355cc:	681b      	ldr	r3, [r3, #0]
 80355ce:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80355d0:	4b0d      	ldr	r3, [pc, #52]	@ (8035608 <Get_SerialNum+0x5c>)
 80355d2:	681b      	ldr	r3, [r3, #0]
 80355d4:	607b      	str	r3, [r7, #4]



  deviceserial0 += deviceserial2;
 80355d6:	68fa      	ldr	r2, [r7, #12]
 80355d8:	687b      	ldr	r3, [r7, #4]
 80355da:	4413      	add	r3, r2
 80355dc:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80355de:	68fb      	ldr	r3, [r7, #12]
 80355e0:	2b00      	cmp	r3, #0
 80355e2:	d009      	beq.n	80355f8 <Get_SerialNum+0x4c>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80355e4:	2208      	movs	r2, #8
 80355e6:	4909      	ldr	r1, [pc, #36]	@ (803560c <Get_SerialNum+0x60>)
 80355e8:	68f8      	ldr	r0, [r7, #12]
 80355ea:	f000 f813 	bl	8035614 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80355ee:	2204      	movs	r2, #4
 80355f0:	4907      	ldr	r1, [pc, #28]	@ (8035610 <Get_SerialNum+0x64>)
 80355f2:	68b8      	ldr	r0, [r7, #8]
 80355f4:	f000 f80e 	bl	8035614 <IntToUnicode>
  }
}
 80355f8:	bf00      	nop
 80355fa:	3710      	adds	r7, #16
 80355fc:	46bd      	mov	sp, r7
 80355fe:	bd80      	pop	{r7, pc}
 8035600:	08fff800 	.word	0x08fff800
 8035604:	08fff804 	.word	0x08fff804
 8035608:	08fff808 	.word	0x08fff808
 803560c:	20000106 	.word	0x20000106
 8035610:	20000116 	.word	0x20000116

08035614 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8035614:	b480      	push	{r7}
 8035616:	b087      	sub	sp, #28
 8035618:	af00      	add	r7, sp, #0
 803561a:	60f8      	str	r0, [r7, #12]
 803561c:	60b9      	str	r1, [r7, #8]
 803561e:	4613      	mov	r3, r2
 8035620:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8035622:	2300      	movs	r3, #0
 8035624:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8035626:	2300      	movs	r3, #0
 8035628:	75fb      	strb	r3, [r7, #23]
 803562a:	e027      	b.n	803567c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 803562c:	68fb      	ldr	r3, [r7, #12]
 803562e:	0f1b      	lsrs	r3, r3, #28
 8035630:	2b09      	cmp	r3, #9
 8035632:	d80b      	bhi.n	803564c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8035634:	68fb      	ldr	r3, [r7, #12]
 8035636:	0f1b      	lsrs	r3, r3, #28
 8035638:	b2da      	uxtb	r2, r3
 803563a:	7dfb      	ldrb	r3, [r7, #23]
 803563c:	005b      	lsls	r3, r3, #1
 803563e:	4619      	mov	r1, r3
 8035640:	68bb      	ldr	r3, [r7, #8]
 8035642:	440b      	add	r3, r1
 8035644:	3230      	adds	r2, #48	@ 0x30
 8035646:	b2d2      	uxtb	r2, r2
 8035648:	701a      	strb	r2, [r3, #0]
 803564a:	e00a      	b.n	8035662 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 803564c:	68fb      	ldr	r3, [r7, #12]
 803564e:	0f1b      	lsrs	r3, r3, #28
 8035650:	b2da      	uxtb	r2, r3
 8035652:	7dfb      	ldrb	r3, [r7, #23]
 8035654:	005b      	lsls	r3, r3, #1
 8035656:	4619      	mov	r1, r3
 8035658:	68bb      	ldr	r3, [r7, #8]
 803565a:	440b      	add	r3, r1
 803565c:	3237      	adds	r2, #55	@ 0x37
 803565e:	b2d2      	uxtb	r2, r2
 8035660:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8035662:	68fb      	ldr	r3, [r7, #12]
 8035664:	011b      	lsls	r3, r3, #4
 8035666:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8035668:	7dfb      	ldrb	r3, [r7, #23]
 803566a:	005b      	lsls	r3, r3, #1
 803566c:	3301      	adds	r3, #1
 803566e:	68ba      	ldr	r2, [r7, #8]
 8035670:	4413      	add	r3, r2
 8035672:	2200      	movs	r2, #0
 8035674:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8035676:	7dfb      	ldrb	r3, [r7, #23]
 8035678:	3301      	adds	r3, #1
 803567a:	75fb      	strb	r3, [r7, #23]
 803567c:	7dfa      	ldrb	r2, [r7, #23]
 803567e:	79fb      	ldrb	r3, [r7, #7]
 8035680:	429a      	cmp	r2, r3
 8035682:	d3d3      	bcc.n	803562c <IntToUnicode+0x18>
  }
}
 8035684:	bf00      	nop
 8035686:	bf00      	nop
 8035688:	371c      	adds	r7, #28
 803568a:	46bd      	mov	sp, r7
 803568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8035690:	4770      	bx	lr

08035692 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8035692:	b580      	push	{r7, lr}
 8035694:	b084      	sub	sp, #16
 8035696:	af00      	add	r7, sp, #0
 8035698:	60f8      	str	r0, [r7, #12]
 803569a:	60b9      	str	r1, [r7, #8]
 803569c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 803569e:	68fb      	ldr	r3, [r7, #12]
 80356a0:	2202      	movs	r2, #2
 80356a2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80356a6:	68fb      	ldr	r3, [r7, #12]
 80356a8:	687a      	ldr	r2, [r7, #4]
 80356aa:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80356ac:	68fb      	ldr	r3, [r7, #12]
 80356ae:	687a      	ldr	r2, [r7, #4]
 80356b0:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80356b2:	687b      	ldr	r3, [r7, #4]
 80356b4:	68ba      	ldr	r2, [r7, #8]
 80356b6:	2100      	movs	r1, #0
 80356b8:	68f8      	ldr	r0, [r7, #12]
 80356ba:	f7fe fae0 	bl	8033c7e <USBD_LL_Transmit>

  return USBD_OK;
 80356be:	2300      	movs	r3, #0
}
 80356c0:	4618      	mov	r0, r3
 80356c2:	3710      	adds	r7, #16
 80356c4:	46bd      	mov	sp, r7
 80356c6:	bd80      	pop	{r7, pc}

080356c8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80356c8:	b580      	push	{r7, lr}
 80356ca:	b084      	sub	sp, #16
 80356cc:	af00      	add	r7, sp, #0
 80356ce:	60f8      	str	r0, [r7, #12]
 80356d0:	60b9      	str	r1, [r7, #8]
 80356d2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80356d4:	687b      	ldr	r3, [r7, #4]
 80356d6:	68ba      	ldr	r2, [r7, #8]
 80356d8:	2100      	movs	r1, #0
 80356da:	68f8      	ldr	r0, [r7, #12]
 80356dc:	f7fe facf 	bl	8033c7e <USBD_LL_Transmit>

  return USBD_OK;
 80356e0:	2300      	movs	r3, #0
}
 80356e2:	4618      	mov	r0, r3
 80356e4:	3710      	adds	r7, #16
 80356e6:	46bd      	mov	sp, r7
 80356e8:	bd80      	pop	{r7, pc}

080356ea <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80356ea:	b580      	push	{r7, lr}
 80356ec:	b084      	sub	sp, #16
 80356ee:	af00      	add	r7, sp, #0
 80356f0:	60f8      	str	r0, [r7, #12]
 80356f2:	60b9      	str	r1, [r7, #8]
 80356f4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80356f6:	68fb      	ldr	r3, [r7, #12]
 80356f8:	2203      	movs	r2, #3
 80356fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80356fe:	68fb      	ldr	r3, [r7, #12]
 8035700:	687a      	ldr	r2, [r7, #4]
 8035702:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8035706:	68fb      	ldr	r3, [r7, #12]
 8035708:	687a      	ldr	r2, [r7, #4]
 803570a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 803570e:	687b      	ldr	r3, [r7, #4]
 8035710:	68ba      	ldr	r2, [r7, #8]
 8035712:	2100      	movs	r1, #0
 8035714:	68f8      	ldr	r0, [r7, #12]
 8035716:	f7fe facd 	bl	8033cb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 803571a:	2300      	movs	r3, #0
}
 803571c:	4618      	mov	r0, r3
 803571e:	3710      	adds	r7, #16
 8035720:	46bd      	mov	sp, r7
 8035722:	bd80      	pop	{r7, pc}

08035724 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8035724:	b580      	push	{r7, lr}
 8035726:	b084      	sub	sp, #16
 8035728:	af00      	add	r7, sp, #0
 803572a:	60f8      	str	r0, [r7, #12]
 803572c:	60b9      	str	r1, [r7, #8]
 803572e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8035730:	687b      	ldr	r3, [r7, #4]
 8035732:	68ba      	ldr	r2, [r7, #8]
 8035734:	2100      	movs	r1, #0
 8035736:	68f8      	ldr	r0, [r7, #12]
 8035738:	f7fe fabc 	bl	8033cb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 803573c:	2300      	movs	r3, #0
}
 803573e:	4618      	mov	r0, r3
 8035740:	3710      	adds	r7, #16
 8035742:	46bd      	mov	sp, r7
 8035744:	bd80      	pop	{r7, pc}

08035746 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8035746:	b580      	push	{r7, lr}
 8035748:	b082      	sub	sp, #8
 803574a:	af00      	add	r7, sp, #0
 803574c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 803574e:	687b      	ldr	r3, [r7, #4]
 8035750:	2204      	movs	r2, #4
 8035752:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8035756:	2300      	movs	r3, #0
 8035758:	2200      	movs	r2, #0
 803575a:	2100      	movs	r1, #0
 803575c:	6878      	ldr	r0, [r7, #4]
 803575e:	f7fe fa8e 	bl	8033c7e <USBD_LL_Transmit>

  return USBD_OK;
 8035762:	2300      	movs	r3, #0
}
 8035764:	4618      	mov	r0, r3
 8035766:	3708      	adds	r7, #8
 8035768:	46bd      	mov	sp, r7
 803576a:	bd80      	pop	{r7, pc}

0803576c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 803576c:	b580      	push	{r7, lr}
 803576e:	b082      	sub	sp, #8
 8035770:	af00      	add	r7, sp, #0
 8035772:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8035774:	687b      	ldr	r3, [r7, #4]
 8035776:	2205      	movs	r2, #5
 8035778:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 803577c:	2300      	movs	r3, #0
 803577e:	2200      	movs	r2, #0
 8035780:	2100      	movs	r1, #0
 8035782:	6878      	ldr	r0, [r7, #4]
 8035784:	f7fe fa96 	bl	8033cb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8035788:	2300      	movs	r3, #0
}
 803578a:	4618      	mov	r0, r3
 803578c:	3708      	adds	r7, #8
 803578e:	46bd      	mov	sp, r7
 8035790:	bd80      	pop	{r7, pc}
	...

08035794 <BME280_WriteReg>:

// Write new value to BME280 register
// input:
//   reg - register number
//   value - new register value
void BME280_WriteReg(uint8_t reg, uint8_t value) {
 8035794:	b580      	push	{r7, lr}
 8035796:	b088      	sub	sp, #32
 8035798:	af04      	add	r7, sp, #16
 803579a:	4603      	mov	r3, r0
 803579c:	460a      	mov	r2, r1
 803579e:	71fb      	strb	r3, [r7, #7]
 80357a0:	4613      	mov	r3, r2
 80357a2:	71bb      	strb	r3, [r7, #6]
	int nRet = HAL_I2C_Mem_Write(&hi2c1, BME280_ADDR, reg, 1, &value, 1, 1000);
 80357a4:	79fb      	ldrb	r3, [r7, #7]
 80357a6:	b29a      	uxth	r2, r3
 80357a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80357ac:	9302      	str	r3, [sp, #8]
 80357ae:	2301      	movs	r3, #1
 80357b0:	9301      	str	r3, [sp, #4]
 80357b2:	1dbb      	adds	r3, r7, #6
 80357b4:	9300      	str	r3, [sp, #0]
 80357b6:	2301      	movs	r3, #1
 80357b8:	21ec      	movs	r1, #236	@ 0xec
 80357ba:	4807      	ldr	r0, [pc, #28]	@ (80357d8 <BME280_WriteReg+0x44>)
 80357bc:	f7ee f98a 	bl	8023ad4 <HAL_I2C_Mem_Write>
 80357c0:	4603      	mov	r3, r0
 80357c2:	60fb      	str	r3, [r7, #12]
	if(nRet != 0)
 80357c4:	68fb      	ldr	r3, [r7, #12]
 80357c6:	2b00      	cmp	r3, #0
 80357c8:	d002      	beq.n	80357d0 <BME280_WriteReg+0x3c>
	{
		I2C1_Error();
 80357ca:	f7eb ffdb 	bl	8021784 <I2C1_Error>
		return ;
 80357ce:	e000      	b.n	80357d2 <BME280_WriteReg+0x3e>
	}
	return ;
 80357d0:	bf00      	nop

}
 80357d2:	3710      	adds	r7, #16
 80357d4:	46bd      	mov	sp, r7
 80357d6:	bd80      	pop	{r7, pc}
 80357d8:	200007e0 	.word	0x200007e0

080357dc <BME280_ReadReg>:
// Read BME280 register
// input:
//   reg - register number
// return:
//   register value
uint8_t BME280_ReadReg(uint8_t reg) {
 80357dc:	b580      	push	{r7, lr}
 80357de:	b088      	sub	sp, #32
 80357e0:	af04      	add	r7, sp, #16
 80357e2:	4603      	mov	r3, r0
 80357e4:	71fb      	strb	r3, [r7, #7]
	uint8_t value = 0; // Initialize value in case of I2C timeout
 80357e6:	2300      	movs	r3, #0
 80357e8:	72fb      	strb	r3, [r7, #11]
	int nRet = HAL_I2C_Mem_Read(&hi2c1, BME280_ADDR, reg, 1, &value, 1, 1000);
 80357ea:	79fb      	ldrb	r3, [r7, #7]
 80357ec:	b29a      	uxth	r2, r3
 80357ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80357f2:	9302      	str	r3, [sp, #8]
 80357f4:	2301      	movs	r3, #1
 80357f6:	9301      	str	r3, [sp, #4]
 80357f8:	f107 030b 	add.w	r3, r7, #11
 80357fc:	9300      	str	r3, [sp, #0]
 80357fe:	2301      	movs	r3, #1
 8035800:	21ec      	movs	r1, #236	@ 0xec
 8035802:	4808      	ldr	r0, [pc, #32]	@ (8035824 <BME280_ReadReg+0x48>)
 8035804:	f7ee fa7a 	bl	8023cfc <HAL_I2C_Mem_Read>
 8035808:	4603      	mov	r3, r0
 803580a:	60fb      	str	r3, [r7, #12]
	if(nRet != 0)
 803580c:	68fb      	ldr	r3, [r7, #12]
 803580e:	2b00      	cmp	r3, #0
 8035810:	d003      	beq.n	803581a <BME280_ReadReg+0x3e>
	{
		I2C1_Error();
 8035812:	f7eb ffb7 	bl	8021784 <I2C1_Error>
		return 0;
 8035816:	2300      	movs	r3, #0
 8035818:	e000      	b.n	803581c <BME280_ReadReg+0x40>
	}
	return value;
 803581a:	7afb      	ldrb	r3, [r7, #11]
}
 803581c:	4618      	mov	r0, r3
 803581e:	3710      	adds	r7, #16
 8035820:	46bd      	mov	sp, r7
 8035822:	bd80      	pop	{r7, pc}
 8035824:	200007e0 	.word	0x200007e0

08035828 <BME280_ReadRegs>:
// Read BME280 register
// input:
//   reg - register number
// return:
//   register value
int BME280_ReadRegs(uint8_t addr,uint8_t* regs, uint16_t len) {
 8035828:	b580      	push	{r7, lr}
 803582a:	b088      	sub	sp, #32
 803582c:	af04      	add	r7, sp, #16
 803582e:	4603      	mov	r3, r0
 8035830:	6039      	str	r1, [r7, #0]
 8035832:	71fb      	strb	r3, [r7, #7]
 8035834:	4613      	mov	r3, r2
 8035836:	80bb      	strh	r3, [r7, #4]
	int nRet = HAL_I2C_Mem_Read(&hi2c1, BME280_ADDR, addr, 1, regs, len, 1000);
 8035838:	79fb      	ldrb	r3, [r7, #7]
 803583a:	b29a      	uxth	r2, r3
 803583c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8035840:	9302      	str	r3, [sp, #8]
 8035842:	88bb      	ldrh	r3, [r7, #4]
 8035844:	9301      	str	r3, [sp, #4]
 8035846:	683b      	ldr	r3, [r7, #0]
 8035848:	9300      	str	r3, [sp, #0]
 803584a:	2301      	movs	r3, #1
 803584c:	21ec      	movs	r1, #236	@ 0xec
 803584e:	4809      	ldr	r0, [pc, #36]	@ (8035874 <BME280_ReadRegs+0x4c>)
 8035850:	f7ee fa54 	bl	8023cfc <HAL_I2C_Mem_Read>
 8035854:	4603      	mov	r3, r0
 8035856:	60fb      	str	r3, [r7, #12]
	if(nRet != 0)
 8035858:	68fb      	ldr	r3, [r7, #12]
 803585a:	2b00      	cmp	r3, #0
 803585c:	d004      	beq.n	8035868 <BME280_ReadRegs+0x40>
	{
		I2C1_Error();
 803585e:	f7eb ff91 	bl	8021784 <I2C1_Error>
		return -1;
 8035862:	f04f 33ff 	mov.w	r3, #4294967295
 8035866:	e000      	b.n	803586a <BME280_ReadRegs+0x42>
	}
	return 0;
 8035868:	2300      	movs	r3, #0
}
 803586a:	4618      	mov	r0, r3
 803586c:	3710      	adds	r7, #16
 803586e:	46bd      	mov	sp, r7
 8035870:	bd80      	pop	{r7, pc}
 8035872:	bf00      	nop
 8035874:	200007e0 	.word	0x200007e0

08035878 <BME280_Reset>:
	return (BME280_ReadReg(BME280_REG_ID) == 0x60) ? BME280_SUCCESS : BME280_ERROR;
}

// Order BME280 to do a software reset
// note: after reset the chip will be unaccessible during 3ms
void BME280_Reset(void) {
 8035878:	b580      	push	{r7, lr}
 803587a:	af00      	add	r7, sp, #0
	BME280_WriteReg(BME280_REG_RESET,BME280_SOFT_RESET_KEY);
 803587c:	21b6      	movs	r1, #182	@ 0xb6
 803587e:	20e0      	movs	r0, #224	@ 0xe0
 8035880:	f7ff ff88 	bl	8035794 <BME280_WriteReg>
}
 8035884:	bf00      	nop
 8035886:	bd80      	pop	{r7, pc}

08035888 <BME280_GetVersion>:

// Get version of the BME280 chip
// return:
//   BME280 chip version or zero if no BME280 present on the I2C bus or it was an I2C timeout
uint8_t BME280_GetVersion(void) {
 8035888:	b580      	push	{r7, lr}
 803588a:	af00      	add	r7, sp, #0
	return BME280_ReadReg(BME280_REG_ID);
 803588c:	20d0      	movs	r0, #208	@ 0xd0
 803588e:	f7ff ffa5 	bl	80357dc <BME280_ReadReg>
 8035892:	4603      	mov	r3, r0
}
 8035894:	4618      	mov	r0, r3
 8035896:	bd80      	pop	{r7, pc}

08035898 <BME280_GetStatus>:

// Get current status of the BME280 chip
// return:
//   Status of the BME280 chip or zero if no BME280 present on the I2C bus or it was an I2C timeout
uint8_t BME280_GetStatus(void) {
 8035898:	b580      	push	{r7, lr}
 803589a:	af00      	add	r7, sp, #0
	return BME280_ReadReg(BME280_REG_STATUS) & BME280_STATUS_MSK;
 803589c:	20f3      	movs	r0, #243	@ 0xf3
 803589e:	f7ff ff9d 	bl	80357dc <BME280_ReadReg>
 80358a2:	4603      	mov	r3, r0
 80358a4:	f003 0309 	and.w	r3, r3, #9
 80358a8:	b2db      	uxtb	r3, r3
}
 80358aa:	4618      	mov	r0, r3
 80358ac:	bd80      	pop	{r7, pc}

080358ae <BME280_GetMode>:

// Get current sensor mode of the BME280 chip
// return:
//   Sensor mode of the BME280 chip or zero if no BME280 present on the I2C bus or it was an I2C timeout
uint8_t BME280_GetMode(void) {
 80358ae:	b580      	push	{r7, lr}
 80358b0:	af00      	add	r7, sp, #0
	return BME280_ReadReg(BME280_REG_CTRL_MEAS) & BME280_MODE_MSK;
 80358b2:	20f4      	movs	r0, #244	@ 0xf4
 80358b4:	f7ff ff92 	bl	80357dc <BME280_ReadReg>
 80358b8:	4603      	mov	r3, r0
 80358ba:	f003 0303 	and.w	r3, r3, #3
 80358be:	b2db      	uxtb	r3, r3
}
 80358c0:	4618      	mov	r0, r3
 80358c2:	bd80      	pop	{r7, pc}

080358c4 <BME280_SetMode>:

// Set sensor mode of the BME280 chip
// input:
//   mode - new mode (BME280_MODE_SLEEP, BME280_MODE_FORCED or BME280_MODE_NORMAL)
void BME280_SetMode(uint8_t mode) {
 80358c4:	b580      	push	{r7, lr}
 80358c6:	b084      	sub	sp, #16
 80358c8:	af00      	add	r7, sp, #0
 80358ca:	4603      	mov	r3, r0
 80358cc:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Read the 'ctrl_meas' (0xF4) register and clear 'mode' bits
	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 80358ce:	20f4      	movs	r0, #244	@ 0xf4
 80358d0:	f7ff ff84 	bl	80357dc <BME280_ReadReg>
 80358d4:	4603      	mov	r3, r0
 80358d6:	f023 0303 	bic.w	r3, r3, #3
 80358da:	73fb      	strb	r3, [r7, #15]

	// Configure new mode
	reg |= mode & BME280_MODE_MSK;
 80358dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80358e0:	f003 0303 	and.w	r3, r3, #3
 80358e4:	b25a      	sxtb	r2, r3
 80358e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80358ea:	4313      	orrs	r3, r2
 80358ec:	b25b      	sxtb	r3, r3
 80358ee:	73fb      	strb	r3, [r7, #15]

	// Write value back to the register
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80358f0:	7bfb      	ldrb	r3, [r7, #15]
 80358f2:	4619      	mov	r1, r3
 80358f4:	20f4      	movs	r0, #244	@ 0xf4
 80358f6:	f7ff ff4d 	bl	8035794 <BME280_WriteReg>
}
 80358fa:	bf00      	nop
 80358fc:	3710      	adds	r7, #16
 80358fe:	46bd      	mov	sp, r7
 8035900:	bd80      	pop	{r7, pc}

08035902 <BME280_SetFilter>:

// Set coefficient of the IIR filter
// input:
//   filter - new coefficient value (one of BME280_FILTER_x values)
void BME280_SetFilter(uint8_t filter) {
 8035902:	b580      	push	{r7, lr}
 8035904:	b084      	sub	sp, #16
 8035906:	af00      	add	r7, sp, #0
 8035908:	4603      	mov	r3, r0
 803590a:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Read the 'config' (0xF5) register and clear 'filter' bits
	reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 803590c:	20f5      	movs	r0, #245	@ 0xf5
 803590e:	f7ff ff65 	bl	80357dc <BME280_ReadReg>
 8035912:	4603      	mov	r3, r0
 8035914:	f023 031c 	bic.w	r3, r3, #28
 8035918:	73fb      	strb	r3, [r7, #15]

	// Configure new filter value
	reg |= filter & BME280_FILTER_MSK;
 803591a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 803591e:	f003 031c 	and.w	r3, r3, #28
 8035922:	b25a      	sxtb	r2, r3
 8035924:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8035928:	4313      	orrs	r3, r2
 803592a:	b25b      	sxtb	r3, r3
 803592c:	73fb      	strb	r3, [r7, #15]

	// Write value back to the register
	BME280_WriteReg(BME280_REG_CONFIG,reg);
 803592e:	7bfb      	ldrb	r3, [r7, #15]
 8035930:	4619      	mov	r1, r3
 8035932:	20f5      	movs	r0, #245	@ 0xf5
 8035934:	f7ff ff2e 	bl	8035794 <BME280_WriteReg>
}
 8035938:	bf00      	nop
 803593a:	3710      	adds	r7, #16
 803593c:	46bd      	mov	sp, r7
 803593e:	bd80      	pop	{r7, pc}

08035940 <BME280_SetStandby>:

// Set inactive duration in normal mode (Tstandby)
// input:
//   tsb - new inactive duration (one of BME280_STBY_x values)
void BME280_SetStandby(uint8_t tsb) {
 8035940:	b580      	push	{r7, lr}
 8035942:	b084      	sub	sp, #16
 8035944:	af00      	add	r7, sp, #0
 8035946:	4603      	mov	r3, r0
 8035948:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Read the 'config' (0xF5) register and clear 'filter' bits
	reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 803594a:	20f5      	movs	r0, #245	@ 0xf5
 803594c:	f7ff ff46 	bl	80357dc <BME280_ReadReg>
 8035950:	4603      	mov	r3, r0
 8035952:	f003 031f 	and.w	r3, r3, #31
 8035956:	73fb      	strb	r3, [r7, #15]

	// Configure new standby value
	reg |= tsb & BME280_STBY_MSK;
 8035958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 803595c:	f023 031f 	bic.w	r3, r3, #31
 8035960:	b25a      	sxtb	r2, r3
 8035962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8035966:	4313      	orrs	r3, r2
 8035968:	b25b      	sxtb	r3, r3
 803596a:	73fb      	strb	r3, [r7, #15]

	// Write value back to the register
	BME280_WriteReg(BME280_REG_CONFIG,reg);
 803596c:	7bfb      	ldrb	r3, [r7, #15]
 803596e:	4619      	mov	r1, r3
 8035970:	20f5      	movs	r0, #245	@ 0xf5
 8035972:	f7ff ff0f 	bl	8035794 <BME280_WriteReg>
}
 8035976:	bf00      	nop
 8035978:	3710      	adds	r7, #16
 803597a:	46bd      	mov	sp, r7
 803597c:	bd80      	pop	{r7, pc}

0803597e <BME280_SetOSRST>:

// Set oversampling of temperature data
// input:
//   osrs - new oversampling value (one of BME280_OSRS_T_Xx values)
void BME280_SetOSRST(uint8_t osrs) {
 803597e:	b580      	push	{r7, lr}
 8035980:	b084      	sub	sp, #16
 8035982:	af00      	add	r7, sp, #0
 8035984:	4603      	mov	r3, r0
 8035986:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Read the 'ctrl_meas' (0xF4) register and clear 'osrs_t' bits
	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8035988:	20f4      	movs	r0, #244	@ 0xf4
 803598a:	f7ff ff27 	bl	80357dc <BME280_ReadReg>
 803598e:	4603      	mov	r3, r0
 8035990:	f003 031f 	and.w	r3, r3, #31
 8035994:	73fb      	strb	r3, [r7, #15]

	// Configure new oversampling value
	reg |= osrs & BME280_OSRS_T_MSK;
 8035996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 803599a:	f023 031f 	bic.w	r3, r3, #31
 803599e:	b25a      	sxtb	r2, r3
 80359a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80359a4:	4313      	orrs	r3, r2
 80359a6:	b25b      	sxtb	r3, r3
 80359a8:	73fb      	strb	r3, [r7, #15]

	// Write value back to the register
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80359aa:	7bfb      	ldrb	r3, [r7, #15]
 80359ac:	4619      	mov	r1, r3
 80359ae:	20f4      	movs	r0, #244	@ 0xf4
 80359b0:	f7ff fef0 	bl	8035794 <BME280_WriteReg>
}
 80359b4:	bf00      	nop
 80359b6:	3710      	adds	r7, #16
 80359b8:	46bd      	mov	sp, r7
 80359ba:	bd80      	pop	{r7, pc}

080359bc <BME280_SetOSRSP>:

// Set oversampling of pressure data
// input:
//   osrs - new oversampling value (one of BME280_OSRS_P_Xx values)
void BME280_SetOSRSP(uint8_t osrs) {
 80359bc:	b580      	push	{r7, lr}
 80359be:	b084      	sub	sp, #16
 80359c0:	af00      	add	r7, sp, #0
 80359c2:	4603      	mov	r3, r0
 80359c4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Read the 'ctrl_meas' (0xF4) register and clear 'osrs_p' bits
	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 80359c6:	20f4      	movs	r0, #244	@ 0xf4
 80359c8:	f7ff ff08 	bl	80357dc <BME280_ReadReg>
 80359cc:	4603      	mov	r3, r0
 80359ce:	f023 031c 	bic.w	r3, r3, #28
 80359d2:	73fb      	strb	r3, [r7, #15]

	// Configure new oversampling value
	reg |= osrs & BME280_OSRS_P_MSK;
 80359d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80359d8:	f003 031c 	and.w	r3, r3, #28
 80359dc:	b25a      	sxtb	r2, r3
 80359de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80359e2:	4313      	orrs	r3, r2
 80359e4:	b25b      	sxtb	r3, r3
 80359e6:	73fb      	strb	r3, [r7, #15]

	// Write value back to the register
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80359e8:	7bfb      	ldrb	r3, [r7, #15]
 80359ea:	4619      	mov	r1, r3
 80359ec:	20f4      	movs	r0, #244	@ 0xf4
 80359ee:	f7ff fed1 	bl	8035794 <BME280_WriteReg>
}
 80359f2:	bf00      	nop
 80359f4:	3710      	adds	r7, #16
 80359f6:	46bd      	mov	sp, r7
 80359f8:	bd80      	pop	{r7, pc}

080359fa <BME280_SetOSRSH>:

// Set oversampling of humidity data
// input:
//   osrs - new oversampling value (one of BME280_OSRS_H_Xx values)
void BME280_SetOSRSH(uint8_t osrs) {
 80359fa:	b580      	push	{r7, lr}
 80359fc:	b084      	sub	sp, #16
 80359fe:	af00      	add	r7, sp, #0
 8035a00:	4603      	mov	r3, r0
 8035a02:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Read the 'ctrl_hum' (0xF2) register and clear 'osrs_h' bits
	reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8035a04:	20f2      	movs	r0, #242	@ 0xf2
 8035a06:	f7ff fee9 	bl	80357dc <BME280_ReadReg>
 8035a0a:	4603      	mov	r3, r0
 8035a0c:	f023 0307 	bic.w	r3, r3, #7
 8035a10:	73fb      	strb	r3, [r7, #15]

	// Configure new oversampling value
	reg |= osrs & BME280_OSRS_H_MSK;
 8035a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8035a16:	f003 0307 	and.w	r3, r3, #7
 8035a1a:	b25a      	sxtb	r2, r3
 8035a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8035a20:	4313      	orrs	r3, r2
 8035a22:	b25b      	sxtb	r3, r3
 8035a24:	73fb      	strb	r3, [r7, #15]

	// Write value back to the register
	BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 8035a26:	7bfb      	ldrb	r3, [r7, #15]
 8035a28:	4619      	mov	r1, r3
 8035a2a:	20f2      	movs	r0, #242	@ 0xf2
 8035a2c:	f7ff feb2 	bl	8035794 <BME280_WriteReg>

	// Changes to 'ctrl_hum' register only become effective after a write to 'ctrl_meas' register
	// Thus read a value of the 'ctrl_meas' register and write it back after write to the 'ctrl_hum'

	// Read the 'ctrl_meas' (0xF4) register
	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8035a30:	20f4      	movs	r0, #244	@ 0xf4
 8035a32:	f7ff fed3 	bl	80357dc <BME280_ReadReg>
 8035a36:	4603      	mov	r3, r0
 8035a38:	73fb      	strb	r3, [r7, #15]

	// Write back value of 'ctrl_meas' register to activate changes in 'ctrl_hum' register
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8035a3a:	7bfb      	ldrb	r3, [r7, #15]
 8035a3c:	4619      	mov	r1, r3
 8035a3e:	20f4      	movs	r0, #244	@ 0xf4
 8035a40:	f7ff fea8 	bl	8035794 <BME280_WriteReg>
}
 8035a44:	bf00      	nop
 8035a46:	3710      	adds	r7, #16
 8035a48:	46bd      	mov	sp, r7
 8035a4a:	bd80      	pop	{r7, pc}

08035a4c <BME280_Read_Calibration>:

// Read calibration data
BME280_RESULT BME280_Read_Calibration(void) {
 8035a4c:	b580      	push	{r7, lr}
 8035a4e:	b082      	sub	sp, #8
 8035a50:	af00      	add	r7, sp, #0
	uint8_t buf[7];

	// Read pressure and temperature calibration data (calib00..calib23)
	if(BME280_ReadRegs(BME280_REG_CALIB00,(uint8_t *)&cal_param,24) < 0) return BME280_ERROR;
 8035a52:	2218      	movs	r2, #24
 8035a54:	4925      	ldr	r1, [pc, #148]	@ (8035aec <BME280_Read_Calibration+0xa0>)
 8035a56:	2088      	movs	r0, #136	@ 0x88
 8035a58:	f7ff fee6 	bl	8035828 <BME280_ReadRegs>
 8035a5c:	4603      	mov	r3, r0
 8035a5e:	2b00      	cmp	r3, #0
 8035a60:	da01      	bge.n	8035a66 <BME280_Read_Calibration+0x1a>
 8035a62:	2300      	movs	r3, #0
 8035a64:	e03d      	b.n	8035ae2 <BME280_Read_Calibration+0x96>

	// Skip one byte (calib24) and read H1 (calib25)
	cal_param.dig_H1 = BME280_ReadReg(BME280_REG_CALIB25);
 8035a66:	20a1      	movs	r0, #161	@ 0xa1
 8035a68:	f7ff feb8 	bl	80357dc <BME280_ReadReg>
 8035a6c:	4603      	mov	r3, r0
 8035a6e:	461a      	mov	r2, r3
 8035a70:	4b1e      	ldr	r3, [pc, #120]	@ (8035aec <BME280_Read_Calibration+0xa0>)
 8035a72:	761a      	strb	r2, [r3, #24]

	// Read humidity calibration data (calib26..calib41)
	if(BME280_ReadRegs(BME280_REG_CALIB26,(uint8_t *)buf,7) < 0) return BME280_ERROR;
 8035a74:	463b      	mov	r3, r7
 8035a76:	2207      	movs	r2, #7
 8035a78:	4619      	mov	r1, r3
 8035a7a:	20e1      	movs	r0, #225	@ 0xe1
 8035a7c:	f7ff fed4 	bl	8035828 <BME280_ReadRegs>
 8035a80:	4603      	mov	r3, r0
 8035a82:	2b00      	cmp	r3, #0
 8035a84:	da01      	bge.n	8035a8a <BME280_Read_Calibration+0x3e>
 8035a86:	2300      	movs	r3, #0
 8035a88:	e02b      	b.n	8035ae2 <BME280_Read_Calibration+0x96>

	// Unpack data
	cal_param.dig_H2 = (int16_t)((((int8_t)buf[1]) << 8) | buf[0]);
 8035a8a:	787b      	ldrb	r3, [r7, #1]
 8035a8c:	b25b      	sxtb	r3, r3
 8035a8e:	021b      	lsls	r3, r3, #8
 8035a90:	b21a      	sxth	r2, r3
 8035a92:	783b      	ldrb	r3, [r7, #0]
 8035a94:	b21b      	sxth	r3, r3
 8035a96:	4313      	orrs	r3, r2
 8035a98:	b21a      	sxth	r2, r3
 8035a9a:	4b14      	ldr	r3, [pc, #80]	@ (8035aec <BME280_Read_Calibration+0xa0>)
 8035a9c:	835a      	strh	r2, [r3, #26]
	cal_param.dig_H3 = buf[2];
 8035a9e:	78ba      	ldrb	r2, [r7, #2]
 8035aa0:	4b12      	ldr	r3, [pc, #72]	@ (8035aec <BME280_Read_Calibration+0xa0>)
 8035aa2:	771a      	strb	r2, [r3, #28]
	cal_param.dig_H4 = (int16_t)((((int8_t)buf[3]) << 4) | (buf[4] & 0x0f));
 8035aa4:	78fb      	ldrb	r3, [r7, #3]
 8035aa6:	b25b      	sxtb	r3, r3
 8035aa8:	011b      	lsls	r3, r3, #4
 8035aaa:	b21a      	sxth	r2, r3
 8035aac:	793b      	ldrb	r3, [r7, #4]
 8035aae:	b21b      	sxth	r3, r3
 8035ab0:	f003 030f 	and.w	r3, r3, #15
 8035ab4:	b21b      	sxth	r3, r3
 8035ab6:	4313      	orrs	r3, r2
 8035ab8:	b21a      	sxth	r2, r3
 8035aba:	4b0c      	ldr	r3, [pc, #48]	@ (8035aec <BME280_Read_Calibration+0xa0>)
 8035abc:	83da      	strh	r2, [r3, #30]
	cal_param.dig_H5 = (int16_t)((((int8_t)buf[5]) << 4) | (buf[4]  >>  4));
 8035abe:	797b      	ldrb	r3, [r7, #5]
 8035ac0:	b25b      	sxtb	r3, r3
 8035ac2:	011b      	lsls	r3, r3, #4
 8035ac4:	b21a      	sxth	r2, r3
 8035ac6:	793b      	ldrb	r3, [r7, #4]
 8035ac8:	091b      	lsrs	r3, r3, #4
 8035aca:	b2db      	uxtb	r3, r3
 8035acc:	b21b      	sxth	r3, r3
 8035ace:	4313      	orrs	r3, r2
 8035ad0:	b21a      	sxth	r2, r3
 8035ad2:	4b06      	ldr	r3, [pc, #24]	@ (8035aec <BME280_Read_Calibration+0xa0>)
 8035ad4:	841a      	strh	r2, [r3, #32]
	cal_param.dig_H6 = (int8_t)buf[6];
 8035ad6:	79bb      	ldrb	r3, [r7, #6]
 8035ad8:	b25a      	sxtb	r2, r3
 8035ada:	4b04      	ldr	r3, [pc, #16]	@ (8035aec <BME280_Read_Calibration+0xa0>)
 8035adc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

	return BME280_SUCCESS;
 8035ae0:	2301      	movs	r3, #1
}
 8035ae2:	4618      	mov	r0, r3
 8035ae4:	3708      	adds	r7, #8
 8035ae6:	46bd      	mov	sp, r7
 8035ae8:	bd80      	pop	{r7, pc}
 8035aea:	bf00      	nop
 8035aec:	2000459c 	.word	0x2000459c

08035af0 <BME280_Read_UTPH>:
//   UP = pointer to store pressure value
//   UH = pointer to store humidity value
// return:
//   BME280_ERROR in case of I2C timeout, BME280_SUCCESS otherwise
// note: 0x80000 value for UT and UP and 0x8000 for UH means no data
BME280_RESULT BME280_Read_UTPH(int32_t *UT, int32_t *UP, int32_t *UH) {
 8035af0:	b580      	push	{r7, lr}
 8035af2:	b086      	sub	sp, #24
 8035af4:	af00      	add	r7, sp, #0
 8035af6:	60f8      	str	r0, [r7, #12]
 8035af8:	60b9      	str	r1, [r7, #8]
 8035afa:	607a      	str	r2, [r7, #4]
	uint8_t buf[8];

	// Clear result values
	*UT = 0x80000;
 8035afc:	68fb      	ldr	r3, [r7, #12]
 8035afe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8035b02:	601a      	str	r2, [r3, #0]
	*UP = 0x80000;
 8035b04:	68bb      	ldr	r3, [r7, #8]
 8035b06:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8035b0a:	601a      	str	r2, [r3, #0]
	*UH = 0x8000;
 8035b0c:	687b      	ldr	r3, [r7, #4]
 8035b0e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8035b12:	601a      	str	r2, [r3, #0]

	// Send 'press_msb' register address
	if(BME280_ReadRegs(BME280_REG_PRESS_MSB,(uint8_t *)buf,8) < 0) return BME280_ERROR;
 8035b14:	f107 0310 	add.w	r3, r7, #16
 8035b18:	2208      	movs	r2, #8
 8035b1a:	4619      	mov	r1, r3
 8035b1c:	20f7      	movs	r0, #247	@ 0xf7
 8035b1e:	f7ff fe83 	bl	8035828 <BME280_ReadRegs>
 8035b22:	4603      	mov	r3, r0
 8035b24:	2b00      	cmp	r3, #0
 8035b26:	da01      	bge.n	8035b2c <BME280_Read_UTPH+0x3c>
 8035b28:	2300      	movs	r3, #0
 8035b2a:	e01c      	b.n	8035b66 <BME280_Read_UTPH+0x76>
	*UP = (int32_t)((buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4));
 8035b2c:	7c3b      	ldrb	r3, [r7, #16]
 8035b2e:	031a      	lsls	r2, r3, #12
 8035b30:	7c7b      	ldrb	r3, [r7, #17]
 8035b32:	011b      	lsls	r3, r3, #4
 8035b34:	4313      	orrs	r3, r2
 8035b36:	7cba      	ldrb	r2, [r7, #18]
 8035b38:	0912      	lsrs	r2, r2, #4
 8035b3a:	b2d2      	uxtb	r2, r2
 8035b3c:	431a      	orrs	r2, r3
 8035b3e:	68bb      	ldr	r3, [r7, #8]
 8035b40:	601a      	str	r2, [r3, #0]
	*UT = (int32_t)((buf[3] << 12) | (buf[4] << 4) | (buf[5] >> 4));
 8035b42:	7cfb      	ldrb	r3, [r7, #19]
 8035b44:	031a      	lsls	r2, r3, #12
 8035b46:	7d3b      	ldrb	r3, [r7, #20]
 8035b48:	011b      	lsls	r3, r3, #4
 8035b4a:	4313      	orrs	r3, r2
 8035b4c:	7d7a      	ldrb	r2, [r7, #21]
 8035b4e:	0912      	lsrs	r2, r2, #4
 8035b50:	b2d2      	uxtb	r2, r2
 8035b52:	431a      	orrs	r2, r3
 8035b54:	68fb      	ldr	r3, [r7, #12]
 8035b56:	601a      	str	r2, [r3, #0]
	*UH = (int32_t)((buf[6] <<  8) |  buf[7]);
 8035b58:	7dbb      	ldrb	r3, [r7, #22]
 8035b5a:	021b      	lsls	r3, r3, #8
 8035b5c:	7dfa      	ldrb	r2, [r7, #23]
 8035b5e:	431a      	orrs	r2, r3
 8035b60:	687b      	ldr	r3, [r7, #4]
 8035b62:	601a      	str	r2, [r3, #0]


	return BME280_SUCCESS;
 8035b64:	2301      	movs	r3, #1
}
 8035b66:	4618      	mov	r0, r3
 8035b68:	3718      	adds	r7, #24
 8035b6a:	46bd      	mov	sp, r7
 8035b6c:	bd80      	pop	{r7, pc}
	...

08035b70 <BME280_CalcTf>:
// Calculate temperature from raw value using floats, resolution is 0.01 degree
// input:
//   UT - raw temperature value
// return: temperature in Celsius degrees (value of '51.23' equals '51.23C')
// note: code from the BME280 datasheet (rev 1.1)
float BME280_CalcTf(int32_t UT) {
 8035b70:	b5b0      	push	{r4, r5, r7, lr}
 8035b72:	b084      	sub	sp, #16
 8035b74:	af00      	add	r7, sp, #0
 8035b76:	6078      	str	r0, [r7, #4]
	float v_x1,v_x2;

	v_x1 = (((float)UT) / 16384.0 - ((float)cal_param.dig_T1) / 1024.0) * ((float)cal_param.dig_T2);
 8035b78:	687b      	ldr	r3, [r7, #4]
 8035b7a:	ee07 3a90 	vmov	s15, r3
 8035b7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8035b82:	ee17 0a90 	vmov	r0, s15
 8035b86:	f7ea fce7 	bl	8020558 <__aeabi_f2d>
 8035b8a:	f04f 0200 	mov.w	r2, #0
 8035b8e:	4b4a      	ldr	r3, [pc, #296]	@ (8035cb8 <BME280_CalcTf+0x148>)
 8035b90:	f7ea fe64 	bl	802085c <__aeabi_ddiv>
 8035b94:	4602      	mov	r2, r0
 8035b96:	460b      	mov	r3, r1
 8035b98:	4614      	mov	r4, r2
 8035b9a:	461d      	mov	r5, r3
 8035b9c:	4b47      	ldr	r3, [pc, #284]	@ (8035cbc <BME280_CalcTf+0x14c>)
 8035b9e:	881b      	ldrh	r3, [r3, #0]
 8035ba0:	ee07 3a90 	vmov	s15, r3
 8035ba4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8035ba8:	ee17 0a90 	vmov	r0, s15
 8035bac:	f7ea fcd4 	bl	8020558 <__aeabi_f2d>
 8035bb0:	f04f 0200 	mov.w	r2, #0
 8035bb4:	4b42      	ldr	r3, [pc, #264]	@ (8035cc0 <BME280_CalcTf+0x150>)
 8035bb6:	f7ea fe51 	bl	802085c <__aeabi_ddiv>
 8035bba:	4602      	mov	r2, r0
 8035bbc:	460b      	mov	r3, r1
 8035bbe:	4620      	mov	r0, r4
 8035bc0:	4629      	mov	r1, r5
 8035bc2:	f7ea fb69 	bl	8020298 <__aeabi_dsub>
 8035bc6:	4602      	mov	r2, r0
 8035bc8:	460b      	mov	r3, r1
 8035bca:	4614      	mov	r4, r2
 8035bcc:	461d      	mov	r5, r3
 8035bce:	4b3b      	ldr	r3, [pc, #236]	@ (8035cbc <BME280_CalcTf+0x14c>)
 8035bd0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8035bd4:	ee07 3a90 	vmov	s15, r3
 8035bd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8035bdc:	ee17 0a90 	vmov	r0, s15
 8035be0:	f7ea fcba 	bl	8020558 <__aeabi_f2d>
 8035be4:	4602      	mov	r2, r0
 8035be6:	460b      	mov	r3, r1
 8035be8:	4620      	mov	r0, r4
 8035bea:	4629      	mov	r1, r5
 8035bec:	f7ea fd0c 	bl	8020608 <__aeabi_dmul>
 8035bf0:	4602      	mov	r2, r0
 8035bf2:	460b      	mov	r3, r1
 8035bf4:	4610      	mov	r0, r2
 8035bf6:	4619      	mov	r1, r3
 8035bf8:	f7ea ff18 	bl	8020a2c <__aeabi_d2f>
 8035bfc:	4603      	mov	r3, r0
 8035bfe:	60fb      	str	r3, [r7, #12]
	v_x2 = ((float)UT) / 131072.0 - ((float)cal_param.dig_T1) / 8192.0;
 8035c00:	687b      	ldr	r3, [r7, #4]
 8035c02:	ee07 3a90 	vmov	s15, r3
 8035c06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8035c0a:	ee17 0a90 	vmov	r0, s15
 8035c0e:	f7ea fca3 	bl	8020558 <__aeabi_f2d>
 8035c12:	f04f 0200 	mov.w	r2, #0
 8035c16:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8035c1a:	f7ea fe1f 	bl	802085c <__aeabi_ddiv>
 8035c1e:	4602      	mov	r2, r0
 8035c20:	460b      	mov	r3, r1
 8035c22:	4614      	mov	r4, r2
 8035c24:	461d      	mov	r5, r3
 8035c26:	4b25      	ldr	r3, [pc, #148]	@ (8035cbc <BME280_CalcTf+0x14c>)
 8035c28:	881b      	ldrh	r3, [r3, #0]
 8035c2a:	ee07 3a90 	vmov	s15, r3
 8035c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8035c32:	ee17 0a90 	vmov	r0, s15
 8035c36:	f7ea fc8f 	bl	8020558 <__aeabi_f2d>
 8035c3a:	f04f 0200 	mov.w	r2, #0
 8035c3e:	4b21      	ldr	r3, [pc, #132]	@ (8035cc4 <BME280_CalcTf+0x154>)
 8035c40:	f7ea fe0c 	bl	802085c <__aeabi_ddiv>
 8035c44:	4602      	mov	r2, r0
 8035c46:	460b      	mov	r3, r1
 8035c48:	4620      	mov	r0, r4
 8035c4a:	4629      	mov	r1, r5
 8035c4c:	f7ea fb24 	bl	8020298 <__aeabi_dsub>
 8035c50:	4602      	mov	r2, r0
 8035c52:	460b      	mov	r3, r1
 8035c54:	4610      	mov	r0, r2
 8035c56:	4619      	mov	r1, r3
 8035c58:	f7ea fee8 	bl	8020a2c <__aeabi_d2f>
 8035c5c:	4603      	mov	r3, r0
 8035c5e:	60bb      	str	r3, [r7, #8]
	v_x2 = (v_x2 * v_x2) * ((float)cal_param.dig_T3);
 8035c60:	edd7 7a02 	vldr	s15, [r7, #8]
 8035c64:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8035c68:	4b14      	ldr	r3, [pc, #80]	@ (8035cbc <BME280_CalcTf+0x14c>)
 8035c6a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8035c6e:	ee07 3a90 	vmov	s15, r3
 8035c72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8035c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8035c7a:	edc7 7a02 	vstr	s15, [r7, #8]
	t_fine = (uint32_t)(v_x1 + v_x2);
 8035c7e:	ed97 7a03 	vldr	s14, [r7, #12]
 8035c82:	edd7 7a02 	vldr	s15, [r7, #8]
 8035c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8035c8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8035c8e:	ee17 2a90 	vmov	r2, s15
 8035c92:	4b0d      	ldr	r3, [pc, #52]	@ (8035cc8 <BME280_CalcTf+0x158>)
 8035c94:	601a      	str	r2, [r3, #0]


	return ((v_x1 + v_x2) / 5120.0);
 8035c96:	ed97 7a03 	vldr	s14, [r7, #12]
 8035c9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8035c9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8035ca2:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8035ccc <BME280_CalcTf+0x15c>
 8035ca6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8035caa:	eef0 7a66 	vmov.f32	s15, s13
}
 8035cae:	eeb0 0a67 	vmov.f32	s0, s15
 8035cb2:	3710      	adds	r7, #16
 8035cb4:	46bd      	mov	sp, r7
 8035cb6:	bdb0      	pop	{r4, r5, r7, pc}
 8035cb8:	40d00000 	.word	0x40d00000
 8035cbc:	2000459c 	.word	0x2000459c
 8035cc0:	40900000 	.word	0x40900000
 8035cc4:	40c00000 	.word	0x40c00000
 8035cc8:	20004598 	.word	0x20004598
 8035ccc:	45a00000 	.word	0x45a00000

08035cd0 <BME280_CalcPf>:
// input:
//   UP - raw pressure value
// return: pressure in Pa (value of '99158.968' represents 99158.968Pa)
// note: BME280_CalcT of BME280_CalcTf must be called before calling this function
// note: code from the BME280 datasheet (rev 1.1)
float BME280_CalcPf(uint32_t UP) {
 8035cd0:	b5b0      	push	{r4, r5, r7, lr}
 8035cd2:	b086      	sub	sp, #24
 8035cd4:	af00      	add	r7, sp, #0
 8035cd6:	6078      	str	r0, [r7, #4]
	float v_x1, v_x2, p;

	v_x1 = ((float)t_fine / 2.0) - 64000.0;
 8035cd8:	4bcb      	ldr	r3, [pc, #812]	@ (8036008 <BME280_CalcPf+0x338>)
 8035cda:	681b      	ldr	r3, [r3, #0]
 8035cdc:	ee07 3a90 	vmov	s15, r3
 8035ce0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8035ce4:	ee17 0a90 	vmov	r0, s15
 8035ce8:	f7ea fc36 	bl	8020558 <__aeabi_f2d>
 8035cec:	f04f 0200 	mov.w	r2, #0
 8035cf0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8035cf4:	f7ea fdb2 	bl	802085c <__aeabi_ddiv>
 8035cf8:	4602      	mov	r2, r0
 8035cfa:	460b      	mov	r3, r1
 8035cfc:	4610      	mov	r0, r2
 8035cfe:	4619      	mov	r1, r3
 8035d00:	f04f 0200 	mov.w	r2, #0
 8035d04:	4bc1      	ldr	r3, [pc, #772]	@ (803600c <BME280_CalcPf+0x33c>)
 8035d06:	f7ea fac7 	bl	8020298 <__aeabi_dsub>
 8035d0a:	4602      	mov	r2, r0
 8035d0c:	460b      	mov	r3, r1
 8035d0e:	4610      	mov	r0, r2
 8035d10:	4619      	mov	r1, r3
 8035d12:	f7ea fe8b 	bl	8020a2c <__aeabi_d2f>
 8035d16:	4603      	mov	r3, r0
 8035d18:	617b      	str	r3, [r7, #20]
	v_x2 = v_x1 * v_x1 * ((float)cal_param.dig_P6) / 32768.0;
 8035d1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8035d1e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8035d22:	4bbb      	ldr	r3, [pc, #748]	@ (8036010 <BME280_CalcPf+0x340>)
 8035d24:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8035d28:	ee07 3a90 	vmov	s15, r3
 8035d2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8035d30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8035d34:	eddf 6ab7 	vldr	s13, [pc, #732]	@ 8036014 <BME280_CalcPf+0x344>
 8035d38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8035d3c:	edc7 7a04 	vstr	s15, [r7, #16]
	v_x2 = v_x2 + v_x1 * ((float)cal_param.dig_P5) * 2.0;
 8035d40:	6938      	ldr	r0, [r7, #16]
 8035d42:	f7ea fc09 	bl	8020558 <__aeabi_f2d>
 8035d46:	4604      	mov	r4, r0
 8035d48:	460d      	mov	r5, r1
 8035d4a:	4bb1      	ldr	r3, [pc, #708]	@ (8036010 <BME280_CalcPf+0x340>)
 8035d4c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8035d50:	ee07 3a90 	vmov	s15, r3
 8035d54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8035d58:	edd7 7a05 	vldr	s15, [r7, #20]
 8035d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8035d60:	ee17 0a90 	vmov	r0, s15
 8035d64:	f7ea fbf8 	bl	8020558 <__aeabi_f2d>
 8035d68:	4602      	mov	r2, r0
 8035d6a:	460b      	mov	r3, r1
 8035d6c:	f7ea fa96 	bl	802029c <__adddf3>
 8035d70:	4602      	mov	r2, r0
 8035d72:	460b      	mov	r3, r1
 8035d74:	4620      	mov	r0, r4
 8035d76:	4629      	mov	r1, r5
 8035d78:	f7ea fa90 	bl	802029c <__adddf3>
 8035d7c:	4602      	mov	r2, r0
 8035d7e:	460b      	mov	r3, r1
 8035d80:	4610      	mov	r0, r2
 8035d82:	4619      	mov	r1, r3
 8035d84:	f7ea fe52 	bl	8020a2c <__aeabi_d2f>
 8035d88:	4603      	mov	r3, r0
 8035d8a:	613b      	str	r3, [r7, #16]
	v_x2 = (v_x2 / 4.0) + (((float)cal_param.dig_P4) * 65536.0);
 8035d8c:	6938      	ldr	r0, [r7, #16]
 8035d8e:	f7ea fbe3 	bl	8020558 <__aeabi_f2d>
 8035d92:	f04f 0200 	mov.w	r2, #0
 8035d96:	4ba0      	ldr	r3, [pc, #640]	@ (8036018 <BME280_CalcPf+0x348>)
 8035d98:	f7ea fd60 	bl	802085c <__aeabi_ddiv>
 8035d9c:	4602      	mov	r2, r0
 8035d9e:	460b      	mov	r3, r1
 8035da0:	4614      	mov	r4, r2
 8035da2:	461d      	mov	r5, r3
 8035da4:	4b9a      	ldr	r3, [pc, #616]	@ (8036010 <BME280_CalcPf+0x340>)
 8035da6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8035daa:	ee07 3a90 	vmov	s15, r3
 8035dae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8035db2:	ee17 0a90 	vmov	r0, s15
 8035db6:	f7ea fbcf 	bl	8020558 <__aeabi_f2d>
 8035dba:	f04f 0200 	mov.w	r2, #0
 8035dbe:	4b97      	ldr	r3, [pc, #604]	@ (803601c <BME280_CalcPf+0x34c>)
 8035dc0:	f7ea fc22 	bl	8020608 <__aeabi_dmul>
 8035dc4:	4602      	mov	r2, r0
 8035dc6:	460b      	mov	r3, r1
 8035dc8:	4620      	mov	r0, r4
 8035dca:	4629      	mov	r1, r5
 8035dcc:	f7ea fa66 	bl	802029c <__adddf3>
 8035dd0:	4602      	mov	r2, r0
 8035dd2:	460b      	mov	r3, r1
 8035dd4:	4610      	mov	r0, r2
 8035dd6:	4619      	mov	r1, r3
 8035dd8:	f7ea fe28 	bl	8020a2c <__aeabi_d2f>
 8035ddc:	4603      	mov	r3, r0
 8035dde:	613b      	str	r3, [r7, #16]
	v_x1 = (((float)cal_param.dig_P3) * v_x1 * v_x1 / 524288.0 + ((float)cal_param.dig_P2) * v_x1) / 524288.0;
 8035de0:	4b8b      	ldr	r3, [pc, #556]	@ (8036010 <BME280_CalcPf+0x340>)
 8035de2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8035de6:	ee07 3a90 	vmov	s15, r3
 8035dea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8035dee:	edd7 7a05 	vldr	s15, [r7, #20]
 8035df2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8035df6:	edd7 7a05 	vldr	s15, [r7, #20]
 8035dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8035dfe:	ee17 0a90 	vmov	r0, s15
 8035e02:	f7ea fba9 	bl	8020558 <__aeabi_f2d>
 8035e06:	f04f 0200 	mov.w	r2, #0
 8035e0a:	4b85      	ldr	r3, [pc, #532]	@ (8036020 <BME280_CalcPf+0x350>)
 8035e0c:	f7ea fd26 	bl	802085c <__aeabi_ddiv>
 8035e10:	4602      	mov	r2, r0
 8035e12:	460b      	mov	r3, r1
 8035e14:	4614      	mov	r4, r2
 8035e16:	461d      	mov	r5, r3
 8035e18:	4b7d      	ldr	r3, [pc, #500]	@ (8036010 <BME280_CalcPf+0x340>)
 8035e1a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8035e1e:	ee07 3a90 	vmov	s15, r3
 8035e22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8035e26:	edd7 7a05 	vldr	s15, [r7, #20]
 8035e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8035e2e:	ee17 0a90 	vmov	r0, s15
 8035e32:	f7ea fb91 	bl	8020558 <__aeabi_f2d>
 8035e36:	4602      	mov	r2, r0
 8035e38:	460b      	mov	r3, r1
 8035e3a:	4620      	mov	r0, r4
 8035e3c:	4629      	mov	r1, r5
 8035e3e:	f7ea fa2d 	bl	802029c <__adddf3>
 8035e42:	4602      	mov	r2, r0
 8035e44:	460b      	mov	r3, r1
 8035e46:	4610      	mov	r0, r2
 8035e48:	4619      	mov	r1, r3
 8035e4a:	f04f 0200 	mov.w	r2, #0
 8035e4e:	4b74      	ldr	r3, [pc, #464]	@ (8036020 <BME280_CalcPf+0x350>)
 8035e50:	f7ea fd04 	bl	802085c <__aeabi_ddiv>
 8035e54:	4602      	mov	r2, r0
 8035e56:	460b      	mov	r3, r1
 8035e58:	4610      	mov	r0, r2
 8035e5a:	4619      	mov	r1, r3
 8035e5c:	f7ea fde6 	bl	8020a2c <__aeabi_d2f>
 8035e60:	4603      	mov	r3, r0
 8035e62:	617b      	str	r3, [r7, #20]
	v_x1 = (1.0 + v_x1 / 32768.0) * ((float)cal_param.dig_P1);
 8035e64:	6978      	ldr	r0, [r7, #20]
 8035e66:	f7ea fb77 	bl	8020558 <__aeabi_f2d>
 8035e6a:	f04f 0200 	mov.w	r2, #0
 8035e6e:	4b6d      	ldr	r3, [pc, #436]	@ (8036024 <BME280_CalcPf+0x354>)
 8035e70:	f7ea fcf4 	bl	802085c <__aeabi_ddiv>
 8035e74:	4602      	mov	r2, r0
 8035e76:	460b      	mov	r3, r1
 8035e78:	4610      	mov	r0, r2
 8035e7a:	4619      	mov	r1, r3
 8035e7c:	f04f 0200 	mov.w	r2, #0
 8035e80:	4b69      	ldr	r3, [pc, #420]	@ (8036028 <BME280_CalcPf+0x358>)
 8035e82:	f7ea fa0b 	bl	802029c <__adddf3>
 8035e86:	4602      	mov	r2, r0
 8035e88:	460b      	mov	r3, r1
 8035e8a:	4614      	mov	r4, r2
 8035e8c:	461d      	mov	r5, r3
 8035e8e:	4b60      	ldr	r3, [pc, #384]	@ (8036010 <BME280_CalcPf+0x340>)
 8035e90:	88db      	ldrh	r3, [r3, #6]
 8035e92:	ee07 3a90 	vmov	s15, r3
 8035e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8035e9a:	ee17 0a90 	vmov	r0, s15
 8035e9e:	f7ea fb5b 	bl	8020558 <__aeabi_f2d>
 8035ea2:	4602      	mov	r2, r0
 8035ea4:	460b      	mov	r3, r1
 8035ea6:	4620      	mov	r0, r4
 8035ea8:	4629      	mov	r1, r5
 8035eaa:	f7ea fbad 	bl	8020608 <__aeabi_dmul>
 8035eae:	4602      	mov	r2, r0
 8035eb0:	460b      	mov	r3, r1
 8035eb2:	4610      	mov	r0, r2
 8035eb4:	4619      	mov	r1, r3
 8035eb6:	f7ea fdb9 	bl	8020a2c <__aeabi_d2f>
 8035eba:	4603      	mov	r3, r0
 8035ebc:	617b      	str	r3, [r7, #20]
	p = 1048576.0 - (float)UP;
 8035ebe:	687b      	ldr	r3, [r7, #4]
 8035ec0:	ee07 3a90 	vmov	s15, r3
 8035ec4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8035ec8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 803602c <BME280_CalcPf+0x35c>
 8035ecc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8035ed0:	edc7 7a03 	vstr	s15, [r7, #12]
	if (v_x1 == 0) return 0; // Avoid exception caused by division by zero
 8035ed4:	edd7 7a05 	vldr	s15, [r7, #20]
 8035ed8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8035edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8035ee0:	d102      	bne.n	8035ee8 <BME280_CalcPf+0x218>
 8035ee2:	f04f 0300 	mov.w	r3, #0
 8035ee6:	e082      	b.n	8035fee <BME280_CalcPf+0x31e>
	p = (p - (v_x2 / 4096.0)) * 6250.0 / v_x1;
 8035ee8:	68f8      	ldr	r0, [r7, #12]
 8035eea:	f7ea fb35 	bl	8020558 <__aeabi_f2d>
 8035eee:	4604      	mov	r4, r0
 8035ef0:	460d      	mov	r5, r1
 8035ef2:	6938      	ldr	r0, [r7, #16]
 8035ef4:	f7ea fb30 	bl	8020558 <__aeabi_f2d>
 8035ef8:	f04f 0200 	mov.w	r2, #0
 8035efc:	4b4c      	ldr	r3, [pc, #304]	@ (8036030 <BME280_CalcPf+0x360>)
 8035efe:	f7ea fcad 	bl	802085c <__aeabi_ddiv>
 8035f02:	4602      	mov	r2, r0
 8035f04:	460b      	mov	r3, r1
 8035f06:	4620      	mov	r0, r4
 8035f08:	4629      	mov	r1, r5
 8035f0a:	f7ea f9c5 	bl	8020298 <__aeabi_dsub>
 8035f0e:	4602      	mov	r2, r0
 8035f10:	460b      	mov	r3, r1
 8035f12:	4610      	mov	r0, r2
 8035f14:	4619      	mov	r1, r3
 8035f16:	a33a      	add	r3, pc, #232	@ (adr r3, 8036000 <BME280_CalcPf+0x330>)
 8035f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8035f1c:	f7ea fb74 	bl	8020608 <__aeabi_dmul>
 8035f20:	4602      	mov	r2, r0
 8035f22:	460b      	mov	r3, r1
 8035f24:	4614      	mov	r4, r2
 8035f26:	461d      	mov	r5, r3
 8035f28:	6978      	ldr	r0, [r7, #20]
 8035f2a:	f7ea fb15 	bl	8020558 <__aeabi_f2d>
 8035f2e:	4602      	mov	r2, r0
 8035f30:	460b      	mov	r3, r1
 8035f32:	4620      	mov	r0, r4
 8035f34:	4629      	mov	r1, r5
 8035f36:	f7ea fc91 	bl	802085c <__aeabi_ddiv>
 8035f3a:	4602      	mov	r2, r0
 8035f3c:	460b      	mov	r3, r1
 8035f3e:	4610      	mov	r0, r2
 8035f40:	4619      	mov	r1, r3
 8035f42:	f7ea fd73 	bl	8020a2c <__aeabi_d2f>
 8035f46:	4603      	mov	r3, r0
 8035f48:	60fb      	str	r3, [r7, #12]
	v_x1 = ((float)cal_param.dig_P9) * p * p / 2147483648.0;
 8035f4a:	4b31      	ldr	r3, [pc, #196]	@ (8036010 <BME280_CalcPf+0x340>)
 8035f4c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8035f50:	ee07 3a90 	vmov	s15, r3
 8035f54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8035f58:	edd7 7a03 	vldr	s15, [r7, #12]
 8035f5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8035f60:	edd7 7a03 	vldr	s15, [r7, #12]
 8035f64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8035f68:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8036034 <BME280_CalcPf+0x364>
 8035f6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8035f70:	edc7 7a05 	vstr	s15, [r7, #20]
	v_x2 = p * ((float)cal_param.dig_P8) / 32768.0;
 8035f74:	4b26      	ldr	r3, [pc, #152]	@ (8036010 <BME280_CalcPf+0x340>)
 8035f76:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8035f7a:	ee07 3a90 	vmov	s15, r3
 8035f7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8035f82:	edd7 7a03 	vldr	s15, [r7, #12]
 8035f86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8035f8a:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8036014 <BME280_CalcPf+0x344>
 8035f8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8035f92:	edc7 7a04 	vstr	s15, [r7, #16]
	p += (v_x1 + v_x2 + ((float)cal_param.dig_P7)) / 16.0;
 8035f96:	68f8      	ldr	r0, [r7, #12]
 8035f98:	f7ea fade 	bl	8020558 <__aeabi_f2d>
 8035f9c:	4604      	mov	r4, r0
 8035f9e:	460d      	mov	r5, r1
 8035fa0:	ed97 7a05 	vldr	s14, [r7, #20]
 8035fa4:	edd7 7a04 	vldr	s15, [r7, #16]
 8035fa8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8035fac:	4b18      	ldr	r3, [pc, #96]	@ (8036010 <BME280_CalcPf+0x340>)
 8035fae:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8035fb2:	ee07 3a90 	vmov	s15, r3
 8035fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8035fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8035fbe:	ee17 0a90 	vmov	r0, s15
 8035fc2:	f7ea fac9 	bl	8020558 <__aeabi_f2d>
 8035fc6:	f04f 0200 	mov.w	r2, #0
 8035fca:	4b1b      	ldr	r3, [pc, #108]	@ (8036038 <BME280_CalcPf+0x368>)
 8035fcc:	f7ea fc46 	bl	802085c <__aeabi_ddiv>
 8035fd0:	4602      	mov	r2, r0
 8035fd2:	460b      	mov	r3, r1
 8035fd4:	4620      	mov	r0, r4
 8035fd6:	4629      	mov	r1, r5
 8035fd8:	f7ea f960 	bl	802029c <__adddf3>
 8035fdc:	4602      	mov	r2, r0
 8035fde:	460b      	mov	r3, r1
 8035fe0:	4610      	mov	r0, r2
 8035fe2:	4619      	mov	r1, r3
 8035fe4:	f7ea fd22 	bl	8020a2c <__aeabi_d2f>
 8035fe8:	4603      	mov	r3, r0
 8035fea:	60fb      	str	r3, [r7, #12]

	return p;
 8035fec:	68fb      	ldr	r3, [r7, #12]
}
 8035fee:	ee07 3a90 	vmov	s15, r3
 8035ff2:	eeb0 0a67 	vmov.f32	s0, s15
 8035ff6:	3718      	adds	r7, #24
 8035ff8:	46bd      	mov	sp, r7
 8035ffa:	bdb0      	pop	{r4, r5, r7, pc}
 8035ffc:	f3af 8000 	nop.w
 8036000:	00000000 	.word	0x00000000
 8036004:	40b86a00 	.word	0x40b86a00
 8036008:	20004598 	.word	0x20004598
 803600c:	40ef4000 	.word	0x40ef4000
 8036010:	2000459c 	.word	0x2000459c
 8036014:	47000000 	.word	0x47000000
 8036018:	40100000 	.word	0x40100000
 803601c:	40f00000 	.word	0x40f00000
 8036020:	41200000 	.word	0x41200000
 8036024:	40e00000 	.word	0x40e00000
 8036028:	3ff00000 	.word	0x3ff00000
 803602c:	49800000 	.word	0x49800000
 8036030:	40b00000 	.word	0x40b00000
 8036034:	4f000000 	.word	0x4f000000
 8036038:	40300000 	.word	0x40300000

0803603c <BME280_CalcHf>:
// input:
//   UH - raw humidity value
// return: humidity in %RH (value of '46.333' represents 46.333%RH)
// note: BME280_CalcT or BME280_CalcTf must be called before calling this function
// note: code from the BME280 datasheet (rev 1.1)
float BME280_CalcHf(uint32_t UH) {
 803603c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8036040:	b086      	sub	sp, #24
 8036042:	af00      	add	r7, sp, #0
 8036044:	60f8      	str	r0, [r7, #12]
	float h;

	h = (((float)t_fine) - 76800.0);
 8036046:	4b97      	ldr	r3, [pc, #604]	@ (80362a4 <BME280_CalcHf+0x268>)
 8036048:	681b      	ldr	r3, [r3, #0]
 803604a:	ee07 3a90 	vmov	s15, r3
 803604e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8036052:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80362a8 <BME280_CalcHf+0x26c>
 8036056:	ee77 7ac7 	vsub.f32	s15, s15, s14
 803605a:	edc7 7a05 	vstr	s15, [r7, #20]
	if (h == 0) return 0;
 803605e:	edd7 7a05 	vldr	s15, [r7, #20]
 8036062:	eef5 7a40 	vcmp.f32	s15, #0.0
 8036066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 803606a:	d102      	bne.n	8036072 <BME280_CalcHf+0x36>
 803606c:	f04f 0300 	mov.w	r3, #0
 8036070:	e10f      	b.n	8036292 <BME280_CalcHf+0x256>
	h = (UH - (((float)cal_param.dig_H4) * 64.0 + ((float)cal_param.dig_H5) / 16384.0 * h));
 8036072:	68f8      	ldr	r0, [r7, #12]
 8036074:	f7ea fa4e 	bl	8020514 <__aeabi_ui2d>
 8036078:	4604      	mov	r4, r0
 803607a:	460d      	mov	r5, r1
 803607c:	4b8b      	ldr	r3, [pc, #556]	@ (80362ac <BME280_CalcHf+0x270>)
 803607e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8036082:	ee07 3a90 	vmov	s15, r3
 8036086:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 803608a:	ee17 0a90 	vmov	r0, s15
 803608e:	f7ea fa63 	bl	8020558 <__aeabi_f2d>
 8036092:	f04f 0200 	mov.w	r2, #0
 8036096:	4b86      	ldr	r3, [pc, #536]	@ (80362b0 <BME280_CalcHf+0x274>)
 8036098:	f7ea fab6 	bl	8020608 <__aeabi_dmul>
 803609c:	4602      	mov	r2, r0
 803609e:	460b      	mov	r3, r1
 80360a0:	4690      	mov	r8, r2
 80360a2:	4699      	mov	r9, r3
 80360a4:	4b81      	ldr	r3, [pc, #516]	@ (80362ac <BME280_CalcHf+0x270>)
 80360a6:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80360aa:	ee07 3a90 	vmov	s15, r3
 80360ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80360b2:	ee17 0a90 	vmov	r0, s15
 80360b6:	f7ea fa4f 	bl	8020558 <__aeabi_f2d>
 80360ba:	f04f 0200 	mov.w	r2, #0
 80360be:	4b7d      	ldr	r3, [pc, #500]	@ (80362b4 <BME280_CalcHf+0x278>)
 80360c0:	f7ea fbcc 	bl	802085c <__aeabi_ddiv>
 80360c4:	4602      	mov	r2, r0
 80360c6:	460b      	mov	r3, r1
 80360c8:	4692      	mov	sl, r2
 80360ca:	469b      	mov	fp, r3
 80360cc:	6978      	ldr	r0, [r7, #20]
 80360ce:	f7ea fa43 	bl	8020558 <__aeabi_f2d>
 80360d2:	4602      	mov	r2, r0
 80360d4:	460b      	mov	r3, r1
 80360d6:	4650      	mov	r0, sl
 80360d8:	4659      	mov	r1, fp
 80360da:	f7ea fa95 	bl	8020608 <__aeabi_dmul>
 80360de:	4602      	mov	r2, r0
 80360e0:	460b      	mov	r3, r1
 80360e2:	4640      	mov	r0, r8
 80360e4:	4649      	mov	r1, r9
 80360e6:	f7ea f8d9 	bl	802029c <__adddf3>
 80360ea:	4602      	mov	r2, r0
 80360ec:	460b      	mov	r3, r1
 80360ee:	4620      	mov	r0, r4
 80360f0:	4629      	mov	r1, r5
 80360f2:	f7ea f8d1 	bl	8020298 <__aeabi_dsub>
 80360f6:	4602      	mov	r2, r0
 80360f8:	460b      	mov	r3, r1
 80360fa:	4610      	mov	r0, r2
 80360fc:	4619      	mov	r1, r3
 80360fe:	f7ea fc95 	bl	8020a2c <__aeabi_d2f>
 8036102:	4603      	mov	r3, r0
 8036104:	617b      	str	r3, [r7, #20]
	h = h * (((float)cal_param.dig_H2) / 65536.0 * (1.0 + ((float)cal_param.dig_H6) / 67108864.0 * h * (1.0 + ((float)cal_param.dig_H3) / 67108864.0 * h)));
 8036106:	6978      	ldr	r0, [r7, #20]
 8036108:	f7ea fa26 	bl	8020558 <__aeabi_f2d>
 803610c:	4604      	mov	r4, r0
 803610e:	460d      	mov	r5, r1
 8036110:	4b66      	ldr	r3, [pc, #408]	@ (80362ac <BME280_CalcHf+0x270>)
 8036112:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8036116:	ee07 3a90 	vmov	s15, r3
 803611a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 803611e:	ee17 0a90 	vmov	r0, s15
 8036122:	f7ea fa19 	bl	8020558 <__aeabi_f2d>
 8036126:	f04f 0200 	mov.w	r2, #0
 803612a:	4b63      	ldr	r3, [pc, #396]	@ (80362b8 <BME280_CalcHf+0x27c>)
 803612c:	f7ea fb96 	bl	802085c <__aeabi_ddiv>
 8036130:	4602      	mov	r2, r0
 8036132:	460b      	mov	r3, r1
 8036134:	4690      	mov	r8, r2
 8036136:	4699      	mov	r9, r3
 8036138:	4b5c      	ldr	r3, [pc, #368]	@ (80362ac <BME280_CalcHf+0x270>)
 803613a:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 803613e:	ee07 3a90 	vmov	s15, r3
 8036142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8036146:	ee17 0a90 	vmov	r0, s15
 803614a:	f7ea fa05 	bl	8020558 <__aeabi_f2d>
 803614e:	f04f 0200 	mov.w	r2, #0
 8036152:	4b5a      	ldr	r3, [pc, #360]	@ (80362bc <BME280_CalcHf+0x280>)
 8036154:	f7ea fb82 	bl	802085c <__aeabi_ddiv>
 8036158:	4602      	mov	r2, r0
 803615a:	460b      	mov	r3, r1
 803615c:	4692      	mov	sl, r2
 803615e:	469b      	mov	fp, r3
 8036160:	6978      	ldr	r0, [r7, #20]
 8036162:	f7ea f9f9 	bl	8020558 <__aeabi_f2d>
 8036166:	4602      	mov	r2, r0
 8036168:	460b      	mov	r3, r1
 803616a:	4650      	mov	r0, sl
 803616c:	4659      	mov	r1, fp
 803616e:	f7ea fa4b 	bl	8020608 <__aeabi_dmul>
 8036172:	4602      	mov	r2, r0
 8036174:	460b      	mov	r3, r1
 8036176:	4692      	mov	sl, r2
 8036178:	469b      	mov	fp, r3
 803617a:	4b4c      	ldr	r3, [pc, #304]	@ (80362ac <BME280_CalcHf+0x270>)
 803617c:	7f1b      	ldrb	r3, [r3, #28]
 803617e:	ee07 3a90 	vmov	s15, r3
 8036182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8036186:	ee17 0a90 	vmov	r0, s15
 803618a:	f7ea f9e5 	bl	8020558 <__aeabi_f2d>
 803618e:	f04f 0200 	mov.w	r2, #0
 8036192:	4b4a      	ldr	r3, [pc, #296]	@ (80362bc <BME280_CalcHf+0x280>)
 8036194:	f7ea fb62 	bl	802085c <__aeabi_ddiv>
 8036198:	4602      	mov	r2, r0
 803619a:	460b      	mov	r3, r1
 803619c:	e9c7 2300 	strd	r2, r3, [r7]
 80361a0:	6978      	ldr	r0, [r7, #20]
 80361a2:	f7ea f9d9 	bl	8020558 <__aeabi_f2d>
 80361a6:	4602      	mov	r2, r0
 80361a8:	460b      	mov	r3, r1
 80361aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80361ae:	f7ea fa2b 	bl	8020608 <__aeabi_dmul>
 80361b2:	4602      	mov	r2, r0
 80361b4:	460b      	mov	r3, r1
 80361b6:	4610      	mov	r0, r2
 80361b8:	4619      	mov	r1, r3
 80361ba:	f04f 0200 	mov.w	r2, #0
 80361be:	4b40      	ldr	r3, [pc, #256]	@ (80362c0 <BME280_CalcHf+0x284>)
 80361c0:	f7ea f86c 	bl	802029c <__adddf3>
 80361c4:	4602      	mov	r2, r0
 80361c6:	460b      	mov	r3, r1
 80361c8:	4650      	mov	r0, sl
 80361ca:	4659      	mov	r1, fp
 80361cc:	f7ea fa1c 	bl	8020608 <__aeabi_dmul>
 80361d0:	4602      	mov	r2, r0
 80361d2:	460b      	mov	r3, r1
 80361d4:	4610      	mov	r0, r2
 80361d6:	4619      	mov	r1, r3
 80361d8:	f04f 0200 	mov.w	r2, #0
 80361dc:	4b38      	ldr	r3, [pc, #224]	@ (80362c0 <BME280_CalcHf+0x284>)
 80361de:	f7ea f85d 	bl	802029c <__adddf3>
 80361e2:	4602      	mov	r2, r0
 80361e4:	460b      	mov	r3, r1
 80361e6:	4640      	mov	r0, r8
 80361e8:	4649      	mov	r1, r9
 80361ea:	f7ea fa0d 	bl	8020608 <__aeabi_dmul>
 80361ee:	4602      	mov	r2, r0
 80361f0:	460b      	mov	r3, r1
 80361f2:	4620      	mov	r0, r4
 80361f4:	4629      	mov	r1, r5
 80361f6:	f7ea fa07 	bl	8020608 <__aeabi_dmul>
 80361fa:	4602      	mov	r2, r0
 80361fc:	460b      	mov	r3, r1
 80361fe:	4610      	mov	r0, r2
 8036200:	4619      	mov	r1, r3
 8036202:	f7ea fc13 	bl	8020a2c <__aeabi_d2f>
 8036206:	4603      	mov	r3, r0
 8036208:	617b      	str	r3, [r7, #20]
	h = h * (1.0 - ((float)cal_param.dig_H1) * h / 524288.0);
 803620a:	6978      	ldr	r0, [r7, #20]
 803620c:	f7ea f9a4 	bl	8020558 <__aeabi_f2d>
 8036210:	4604      	mov	r4, r0
 8036212:	460d      	mov	r5, r1
 8036214:	4b25      	ldr	r3, [pc, #148]	@ (80362ac <BME280_CalcHf+0x270>)
 8036216:	7e1b      	ldrb	r3, [r3, #24]
 8036218:	ee07 3a90 	vmov	s15, r3
 803621c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8036220:	edd7 7a05 	vldr	s15, [r7, #20]
 8036224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8036228:	ee17 0a90 	vmov	r0, s15
 803622c:	f7ea f994 	bl	8020558 <__aeabi_f2d>
 8036230:	f04f 0200 	mov.w	r2, #0
 8036234:	4b23      	ldr	r3, [pc, #140]	@ (80362c4 <BME280_CalcHf+0x288>)
 8036236:	f7ea fb11 	bl	802085c <__aeabi_ddiv>
 803623a:	4602      	mov	r2, r0
 803623c:	460b      	mov	r3, r1
 803623e:	f04f 0000 	mov.w	r0, #0
 8036242:	491f      	ldr	r1, [pc, #124]	@ (80362c0 <BME280_CalcHf+0x284>)
 8036244:	f7ea f828 	bl	8020298 <__aeabi_dsub>
 8036248:	4602      	mov	r2, r0
 803624a:	460b      	mov	r3, r1
 803624c:	4620      	mov	r0, r4
 803624e:	4629      	mov	r1, r5
 8036250:	f7ea f9da 	bl	8020608 <__aeabi_dmul>
 8036254:	4602      	mov	r2, r0
 8036256:	460b      	mov	r3, r1
 8036258:	4610      	mov	r0, r2
 803625a:	4619      	mov	r1, r3
 803625c:	f7ea fbe6 	bl	8020a2c <__aeabi_d2f>
 8036260:	4603      	mov	r3, r0
 8036262:	617b      	str	r3, [r7, #20]
	if (h > 100.0) {
 8036264:	edd7 7a05 	vldr	s15, [r7, #20]
 8036268:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80362c8 <BME280_CalcHf+0x28c>
 803626c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8036270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8036274:	dd02      	ble.n	803627c <BME280_CalcHf+0x240>
		h = 100.0;
 8036276:	4b15      	ldr	r3, [pc, #84]	@ (80362cc <BME280_CalcHf+0x290>)
 8036278:	617b      	str	r3, [r7, #20]
 803627a:	e009      	b.n	8036290 <BME280_CalcHf+0x254>
	} else if (h < 0.0) {
 803627c:	edd7 7a05 	vldr	s15, [r7, #20]
 8036280:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8036284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8036288:	d502      	bpl.n	8036290 <BME280_CalcHf+0x254>
		h = 0.0;
 803628a:	f04f 0300 	mov.w	r3, #0
 803628e:	617b      	str	r3, [r7, #20]
	}

	return h;
 8036290:	697b      	ldr	r3, [r7, #20]
}
 8036292:	ee07 3a90 	vmov	s15, r3
 8036296:	eeb0 0a67 	vmov.f32	s0, s15
 803629a:	3718      	adds	r7, #24
 803629c:	46bd      	mov	sp, r7
 803629e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80362a2:	bf00      	nop
 80362a4:	20004598 	.word	0x20004598
 80362a8:	47960000 	.word	0x47960000
 80362ac:	2000459c 	.word	0x2000459c
 80362b0:	40500000 	.word	0x40500000
 80362b4:	40d00000 	.word	0x40d00000
 80362b8:	40f00000 	.word	0x40f00000
 80362bc:	41900000 	.word	0x41900000
 80362c0:	3ff00000 	.word	0x3ff00000
 80362c4:	41200000 	.word	0x41200000
 80362c8:	42c80000 	.word	0x42c80000
 80362cc:	42c80000 	.word	0x42c80000

080362d0 <setBattery_i2c_bus>:
uint8_t  readRegister(uint8_t addr);

I2C_HandleTypeDef *hi2c_bms;

int16_t setBattery_i2c_bus(I2C_HandleTypeDef * hI2c)
{
 80362d0:	b480      	push	{r7}
 80362d2:	b083      	sub	sp, #12
 80362d4:	af00      	add	r7, sp, #0
 80362d6:	6078      	str	r0, [r7, #4]
	hi2c_bms = hI2c;
 80362d8:	4a04      	ldr	r2, [pc, #16]	@ (80362ec <setBattery_i2c_bus+0x1c>)
 80362da:	687b      	ldr	r3, [r7, #4]
 80362dc:	6013      	str	r3, [r2, #0]
	return 0;
 80362de:	2300      	movs	r3, #0
}
 80362e0:	4618      	mov	r0, r3
 80362e2:	370c      	adds	r7, #12
 80362e4:	46bd      	mov	sp, r7
 80362e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80362ea:	4770      	bx	lr
 80362ec:	200045c0 	.word	0x200045c0

080362f0 <readRegister>:
		registerValue = readRegister(i<<1);
		printf("Batt %.3d: %.4x \n\r",i,registerValue);
	}
}
uint8_t  readRegister(uint8_t addr)
{
 80362f0:	b580      	push	{r7, lr}
 80362f2:	b088      	sub	sp, #32
 80362f4:	af04      	add	r7, sp, #16
 80362f6:	4603      	mov	r3, r0
 80362f8:	71fb      	strb	r3, [r7, #7]
	uint8_t u8Value = 0;
 80362fa:	2300      	movs	r3, #0
 80362fc:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(hi2c_bms, bq40z50DeviceAddress<<1, addr, 1, &u8Value, 1, 1000);
 80362fe:	4b0b      	ldr	r3, [pc, #44]	@ (803632c <readRegister+0x3c>)
 8036300:	6818      	ldr	r0, [r3, #0]
 8036302:	2355      	movs	r3, #85	@ 0x55
 8036304:	005b      	lsls	r3, r3, #1
 8036306:	b299      	uxth	r1, r3
 8036308:	79fb      	ldrb	r3, [r7, #7]
 803630a:	b29a      	uxth	r2, r3
 803630c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8036310:	9302      	str	r3, [sp, #8]
 8036312:	2301      	movs	r3, #1
 8036314:	9301      	str	r3, [sp, #4]
 8036316:	f107 030f 	add.w	r3, r7, #15
 803631a:	9300      	str	r3, [sp, #0]
 803631c:	2301      	movs	r3, #1
 803631e:	f7ed fced 	bl	8023cfc <HAL_I2C_Mem_Read>
	return u8Value;
 8036322:	7bfb      	ldrb	r3, [r7, #15]
}
 8036324:	4618      	mov	r0, r3
 8036326:	3710      	adds	r7, #16
 8036328:	46bd      	mov	sp, r7
 803632a:	bd80      	pop	{r7, pc}
 803632c:	200045c0 	.word	0x200045c0

08036330 <readRegister16>:
uint16_t readRegister16(uint8_t addr)
{
 8036330:	b580      	push	{r7, lr}
 8036332:	b088      	sub	sp, #32
 8036334:	af04      	add	r7, sp, #16
 8036336:	4603      	mov	r3, r0
 8036338:	71fb      	strb	r3, [r7, #7]
	int nRet = 0;
 803633a:	2300      	movs	r3, #0
 803633c:	60fb      	str	r3, [r7, #12]
	uint8_t u8Value[2] = {0,0};
 803633e:	2300      	movs	r3, #0
 8036340:	813b      	strh	r3, [r7, #8]
	uint16_t u16Value = 0;
 8036342:	2300      	movs	r3, #0
 8036344:	817b      	strh	r3, [r7, #10]
	nRet = HAL_I2C_Mem_Read(hi2c_bms, bq40z50DeviceAddress<<1, addr, 1, u8Value, 2, 1000);
 8036346:	4b13      	ldr	r3, [pc, #76]	@ (8036394 <readRegister16+0x64>)
 8036348:	6818      	ldr	r0, [r3, #0]
 803634a:	2355      	movs	r3, #85	@ 0x55
 803634c:	005b      	lsls	r3, r3, #1
 803634e:	b299      	uxth	r1, r3
 8036350:	79fb      	ldrb	r3, [r7, #7]
 8036352:	b29a      	uxth	r2, r3
 8036354:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8036358:	9302      	str	r3, [sp, #8]
 803635a:	2302      	movs	r3, #2
 803635c:	9301      	str	r3, [sp, #4]
 803635e:	f107 0308 	add.w	r3, r7, #8
 8036362:	9300      	str	r3, [sp, #0]
 8036364:	2301      	movs	r3, #1
 8036366:	f7ed fcc9 	bl	8023cfc <HAL_I2C_Mem_Read>
 803636a:	4603      	mov	r3, r0
 803636c:	60fb      	str	r3, [r7, #12]
	if(nRet != 0)
 803636e:	68fb      	ldr	r3, [r7, #12]
 8036370:	2b00      	cmp	r3, #0
 8036372:	d003      	beq.n	803637c <readRegister16+0x4c>
	{
		I2C1_Error();
 8036374:	f7eb fa06 	bl	8021784 <I2C1_Error>
		return 0;
 8036378:	2300      	movs	r3, #0
 803637a:	e006      	b.n	803638a <readRegister16+0x5a>
	}



	u16Value = (uint16_t)(u8Value[1]<<8) |  (uint16_t)u8Value[0];
 803637c:	7a7b      	ldrb	r3, [r7, #9]
 803637e:	021b      	lsls	r3, r3, #8
 8036380:	b29b      	uxth	r3, r3
 8036382:	7a3a      	ldrb	r2, [r7, #8]
 8036384:	4313      	orrs	r3, r2
 8036386:	817b      	strh	r3, [r7, #10]

	return u16Value;
 8036388:	897b      	ldrh	r3, [r7, #10]
}
 803638a:	4618      	mov	r0, r3
 803638c:	3710      	adds	r7, #16
 803638e:	46bd      	mov	sp, r7
 8036390:	bd80      	pop	{r7, pc}
 8036392:	bf00      	nop
 8036394:	200045c0 	.word	0x200045c0

08036398 <dK_to_C>:

static inline float dK_to_C(uint16_t dK) {
 8036398:	b480      	push	{r7}
 803639a:	b083      	sub	sp, #12
 803639c:	af00      	add	r7, sp, #0
 803639e:	4603      	mov	r3, r0
 80363a0:	80fb      	strh	r3, [r7, #6]
    // C = deciKelvin * 0.1 - 273.15
	//return ((float)dK * 0.1f)-273.15f;
    //return ((float)dK * 0.1f)-273.15f;
	return ((float)dK*0.1f)-273.15f;
 80363a2:	88fb      	ldrh	r3, [r7, #6]
 80363a4:	ee07 3a90 	vmov	s15, r3
 80363a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80363ac:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80363cc <dK_to_C+0x34>
 80363b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80363b4:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80363d0 <dK_to_C+0x38>
 80363b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 80363bc:	eeb0 0a67 	vmov.f32	s0, s15
 80363c0:	370c      	adds	r7, #12
 80363c2:	46bd      	mov	sp, r7
 80363c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80363c8:	4770      	bx	lr
 80363ca:	bf00      	nop
 80363cc:	3dcccccd 	.word	0x3dcccccd
 80363d0:	43889333 	.word	0x43889333

080363d4 <getBatteryTemperatureC>:

float    getBatteryTemperatureC()
{
 80363d4:	b580      	push	{r7, lr}
 80363d6:	b082      	sub	sp, #8
 80363d8:	af00      	add	r7, sp, #0
  uint16_t temperature = readRegister16(BQ40Z50_TEMPERATURE); //In 0.1 K
 80363da:	2006      	movs	r0, #6
 80363dc:	f7ff ffa8 	bl	8036330 <readRegister16>
 80363e0:	4603      	mov	r3, r0
 80363e2:	80fb      	strh	r3, [r7, #6]
  float tempC = dK_to_C(temperature);
 80363e4:	88fb      	ldrh	r3, [r7, #6]
 80363e6:	4618      	mov	r0, r3
 80363e8:	f7ff ffd6 	bl	8036398 <dK_to_C>
 80363ec:	ed87 0a00 	vstr	s0, [r7]
  return(tempC);
 80363f0:	683b      	ldr	r3, [r7, #0]
 80363f2:	ee07 3a90 	vmov	s15, r3
}
 80363f6:	eeb0 0a67 	vmov.f32	s0, s15
 80363fa:	3708      	adds	r7, #8
 80363fc:	46bd      	mov	sp, r7
 80363fe:	bd80      	pop	{r7, pc}

08036400 <getBatteryVoltageMv>:
{
  return((getBatteryTemperatureC() * 9.0/5) + 32.0);
}

uint16_t getBatteryVoltageMv()
{
 8036400:	b580      	push	{r7, lr}
 8036402:	af00      	add	r7, sp, #0
  return(readRegister16(BQ40Z50_VOLTAGE)); //In mV
 8036404:	2008      	movs	r0, #8
 8036406:	f7ff ff93 	bl	8036330 <readRegister16>
 803640a:	4603      	mov	r3, r0
}
 803640c:	4618      	mov	r0, r3
 803640e:	bd80      	pop	{r7, pc}

08036410 <getBatteryCurrentMa>:

int16_t  getBatteryCurrentMa()
{
 8036410:	b580      	push	{r7, lr}
 8036412:	af00      	add	r7, sp, #0
  return(readRegister16(BQ40Z50_CURRENT)); //In mA
 8036414:	200c      	movs	r0, #12
 8036416:	f7ff ff8b 	bl	8036330 <readRegister16>
 803641a:	4603      	mov	r3, r0
 803641c:	b21b      	sxth	r3, r3
}
 803641e:	4618      	mov	r0, r3
 8036420:	bd80      	pop	{r7, pc}

08036422 <getBatteryAverageCurrentMa>:

int16_t  getBatteryAverageCurrentMa()
{
 8036422:	b580      	push	{r7, lr}
 8036424:	af00      	add	r7, sp, #0
  return(readRegister16(BQ40Z50_AVERAGE_CURRENT)); //In mA
 8036426:	2014      	movs	r0, #20
 8036428:	f7ff ff82 	bl	8036330 <readRegister16>
 803642c:	4603      	mov	r3, r0
 803642e:	b21b      	sxth	r3, r3
}
 8036430:	4618      	mov	r0, r3
 8036432:	bd80      	pop	{r7, pc}

08036434 <getBatteryRelativeStateOfCharge>:
  uint8_t maxError = readRegister(BQ40Z50_MAX_ERROR); //In %
  return(maxError);
}

uint8_t  getBatteryRelativeStateOfCharge()
{
 8036434:	b580      	push	{r7, lr}
 8036436:	b082      	sub	sp, #8
 8036438:	af00      	add	r7, sp, #0
  uint8_t relStateOfCharge = readRegister(BQ40Z50_RELATIVE_STATE_OF_CHARGE); //In %
 803643a:	202c      	movs	r0, #44	@ 0x2c
 803643c:	f7ff ff58 	bl	80362f0 <readRegister>
 8036440:	4603      	mov	r3, r0
 8036442:	71fb      	strb	r3, [r7, #7]
  return(relStateOfCharge);
 8036444:	79fb      	ldrb	r3, [r7, #7]
}
 8036446:	4618      	mov	r0, r3
 8036448:	3708      	adds	r7, #8
 803644a:	46bd      	mov	sp, r7
 803644c:	bd80      	pop	{r7, pc}

0803644e <getBatteryStatus>:
//{
//  return(readRegister16(BQ40Z50_CELL_VOLTAGE_3));
//}

uint16_t getBatteryStatus()
{
 803644e:	b580      	push	{r7, lr}
 8036450:	af00      	add	r7, sp, #0
  return(readRegister16(BQ40Z50_BATTERY_STATUS));
 8036452:	200a      	movs	r0, #10
 8036454:	f7ff ff6c 	bl	8036330 <readRegister16>
 8036458:	4603      	mov	r3, r0
}
 803645a:	4618      	mov	r0, r3
 803645c:	bd80      	pop	{r7, pc}

0803645e <getBatteryDesignVoltage>:
uint16_t getBatteryDesignVoltage()
{
 803645e:	b580      	push	{r7, lr}
 8036460:	af00      	add	r7, sp, #0
	return(readRegister16(BQ40Z50_DESIGN_VOLTAGE));
 8036462:	2019      	movs	r0, #25
 8036464:	f7ff ff64 	bl	8036330 <readRegister16>
 8036468:	4603      	mov	r3, r0
}
 803646a:	4618      	mov	r0, r3
 803646c:	bd80      	pop	{r7, pc}

0803646e <getBatteryPackStatus>:
uint16_t getBatteryPackStatus()
{
 803646e:	b580      	push	{r7, lr}
 8036470:	af00      	add	r7, sp, #0
	return(readRegister16(BQ40Z50_PACK_STATUS));
 8036472:	200a      	movs	r0, #10
 8036474:	f7ff ff5c 	bl	8036330 <readRegister16>
 8036478:	4603      	mov	r3, r0
}
 803647a:	4618      	mov	r0, r3
 803647c:	bd80      	pop	{r7, pc}

0803647e <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 803647e:	b480      	push	{r7}
 8036480:	b085      	sub	sp, #20
 8036482:	af00      	add	r7, sp, #0
 8036484:	6078      	str	r0, [r7, #4]
 8036486:	460b      	mov	r3, r1
 8036488:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 803648a:	23ff      	movs	r3, #255	@ 0xff
 803648c:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 803648e:	2300      	movs	r3, #0
 8036490:	81fb      	strh	r3, [r7, #14]
 8036492:	e022      	b.n	80364da <sensirion_common_generate_crc+0x5c>
        crc ^= (data[current_byte]);
 8036494:	89fb      	ldrh	r3, [r7, #14]
 8036496:	687a      	ldr	r2, [r7, #4]
 8036498:	4413      	add	r3, r2
 803649a:	781a      	ldrb	r2, [r3, #0]
 803649c:	7b7b      	ldrb	r3, [r7, #13]
 803649e:	4053      	eors	r3, r2
 80364a0:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80364a2:	2308      	movs	r3, #8
 80364a4:	733b      	strb	r3, [r7, #12]
 80364a6:	e012      	b.n	80364ce <sensirion_common_generate_crc+0x50>
            if (crc & 0x80)
 80364a8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80364ac:	2b00      	cmp	r3, #0
 80364ae:	da08      	bge.n	80364c2 <sensirion_common_generate_crc+0x44>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 80364b0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80364b4:	005b      	lsls	r3, r3, #1
 80364b6:	b25b      	sxtb	r3, r3
 80364b8:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 80364bc:	b25b      	sxtb	r3, r3
 80364be:	737b      	strb	r3, [r7, #13]
 80364c0:	e002      	b.n	80364c8 <sensirion_common_generate_crc+0x4a>
            else
                crc = (crc << 1);
 80364c2:	7b7b      	ldrb	r3, [r7, #13]
 80364c4:	005b      	lsls	r3, r3, #1
 80364c6:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 80364c8:	7b3b      	ldrb	r3, [r7, #12]
 80364ca:	3b01      	subs	r3, #1
 80364cc:	733b      	strb	r3, [r7, #12]
 80364ce:	7b3b      	ldrb	r3, [r7, #12]
 80364d0:	2b00      	cmp	r3, #0
 80364d2:	d1e9      	bne.n	80364a8 <sensirion_common_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80364d4:	89fb      	ldrh	r3, [r7, #14]
 80364d6:	3301      	adds	r3, #1
 80364d8:	81fb      	strh	r3, [r7, #14]
 80364da:	89fa      	ldrh	r2, [r7, #14]
 80364dc:	887b      	ldrh	r3, [r7, #2]
 80364de:	429a      	cmp	r2, r3
 80364e0:	d3d8      	bcc.n	8036494 <sensirion_common_generate_crc+0x16>
        }
    }
    return crc;
 80364e2:	7b7b      	ldrb	r3, [r7, #13]
}
 80364e4:	4618      	mov	r0, r3
 80364e6:	3714      	adds	r7, #20
 80364e8:	46bd      	mov	sp, r7
 80364ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80364ee:	4770      	bx	lr

080364f0 <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 80364f0:	b580      	push	{r7, lr}
 80364f2:	b082      	sub	sp, #8
 80364f4:	af00      	add	r7, sp, #0
 80364f6:	6078      	str	r0, [r7, #4]
 80364f8:	460b      	mov	r3, r1
 80364fa:	807b      	strh	r3, [r7, #2]
 80364fc:	4613      	mov	r3, r2
 80364fe:	707b      	strb	r3, [r7, #1]
    if (sensirion_common_generate_crc(data, count) != checksum)
 8036500:	887b      	ldrh	r3, [r7, #2]
 8036502:	4619      	mov	r1, r3
 8036504:	6878      	ldr	r0, [r7, #4]
 8036506:	f7ff ffba 	bl	803647e <sensirion_common_generate_crc>
 803650a:	4603      	mov	r3, r0
 803650c:	461a      	mov	r2, r3
 803650e:	787b      	ldrb	r3, [r7, #1]
 8036510:	4293      	cmp	r3, r2
 8036512:	d002      	beq.n	803651a <sensirion_common_check_crc+0x2a>
        return STATUS_FAIL;
 8036514:	f04f 33ff 	mov.w	r3, #4294967295
 8036518:	e000      	b.n	803651c <sensirion_common_check_crc+0x2c>
    return NO_ERROR;
 803651a:	2300      	movs	r3, #0
}
 803651c:	4618      	mov	r0, r3
 803651e:	3708      	adds	r7, #8
 8036520:	46bd      	mov	sp, r7
 8036522:	bd80      	pop	{r7, pc}

08036524 <sensirion_fill_cmd_send_buf>:
    const uint8_t data = 0x06;
    return sensirion_i2c_write(0, &data, (uint16_t)sizeof(data));
}

uint16_t sensirion_fill_cmd_send_buf(uint8_t* buf, uint16_t cmd,
                                     const uint16_t* args, uint8_t num_args) {
 8036524:	b580      	push	{r7, lr}
 8036526:	b086      	sub	sp, #24
 8036528:	af00      	add	r7, sp, #0
 803652a:	60f8      	str	r0, [r7, #12]
 803652c:	607a      	str	r2, [r7, #4]
 803652e:	461a      	mov	r2, r3
 8036530:	460b      	mov	r3, r1
 8036532:	817b      	strh	r3, [r7, #10]
 8036534:	4613      	mov	r3, r2
 8036536:	727b      	strb	r3, [r7, #9]
    uint8_t crc;
    uint8_t i;
    uint16_t idx = 0;
 8036538:	2300      	movs	r3, #0
 803653a:	82bb      	strh	r3, [r7, #20]

    buf[idx++] = (uint8_t)((cmd & 0xFF00) >> 8);
 803653c:	897b      	ldrh	r3, [r7, #10]
 803653e:	0a1b      	lsrs	r3, r3, #8
 8036540:	b29a      	uxth	r2, r3
 8036542:	8abb      	ldrh	r3, [r7, #20]
 8036544:	1c59      	adds	r1, r3, #1
 8036546:	82b9      	strh	r1, [r7, #20]
 8036548:	4619      	mov	r1, r3
 803654a:	68fb      	ldr	r3, [r7, #12]
 803654c:	440b      	add	r3, r1
 803654e:	b2d2      	uxtb	r2, r2
 8036550:	701a      	strb	r2, [r3, #0]
    buf[idx++] = (uint8_t)((cmd & 0x00FF) >> 0);
 8036552:	8abb      	ldrh	r3, [r7, #20]
 8036554:	1c5a      	adds	r2, r3, #1
 8036556:	82ba      	strh	r2, [r7, #20]
 8036558:	461a      	mov	r2, r3
 803655a:	68fb      	ldr	r3, [r7, #12]
 803655c:	4413      	add	r3, r2
 803655e:	897a      	ldrh	r2, [r7, #10]
 8036560:	b2d2      	uxtb	r2, r2
 8036562:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < num_args; ++i) {
 8036564:	2300      	movs	r3, #0
 8036566:	75fb      	strb	r3, [r7, #23]
 8036568:	e030      	b.n	80365cc <sensirion_fill_cmd_send_buf+0xa8>
        buf[idx++] = (uint8_t)((args[i] & 0xFF00) >> 8);
 803656a:	7dfb      	ldrb	r3, [r7, #23]
 803656c:	005b      	lsls	r3, r3, #1
 803656e:	687a      	ldr	r2, [r7, #4]
 8036570:	4413      	add	r3, r2
 8036572:	881b      	ldrh	r3, [r3, #0]
 8036574:	0a1b      	lsrs	r3, r3, #8
 8036576:	b29a      	uxth	r2, r3
 8036578:	8abb      	ldrh	r3, [r7, #20]
 803657a:	1c59      	adds	r1, r3, #1
 803657c:	82b9      	strh	r1, [r7, #20]
 803657e:	4619      	mov	r1, r3
 8036580:	68fb      	ldr	r3, [r7, #12]
 8036582:	440b      	add	r3, r1
 8036584:	b2d2      	uxtb	r2, r2
 8036586:	701a      	strb	r2, [r3, #0]
        buf[idx++] = (uint8_t)((args[i] & 0x00FF) >> 0);
 8036588:	7dfb      	ldrb	r3, [r7, #23]
 803658a:	005b      	lsls	r3, r3, #1
 803658c:	687a      	ldr	r2, [r7, #4]
 803658e:	4413      	add	r3, r2
 8036590:	881a      	ldrh	r2, [r3, #0]
 8036592:	8abb      	ldrh	r3, [r7, #20]
 8036594:	1c59      	adds	r1, r3, #1
 8036596:	82b9      	strh	r1, [r7, #20]
 8036598:	4619      	mov	r1, r3
 803659a:	68fb      	ldr	r3, [r7, #12]
 803659c:	440b      	add	r3, r1
 803659e:	b2d2      	uxtb	r2, r2
 80365a0:	701a      	strb	r2, [r3, #0]

        crc = sensirion_common_generate_crc((uint8_t*)&buf[idx - 2],
 80365a2:	8abb      	ldrh	r3, [r7, #20]
 80365a4:	3b02      	subs	r3, #2
 80365a6:	68fa      	ldr	r2, [r7, #12]
 80365a8:	4413      	add	r3, r2
 80365aa:	2102      	movs	r1, #2
 80365ac:	4618      	mov	r0, r3
 80365ae:	f7ff ff66 	bl	803647e <sensirion_common_generate_crc>
 80365b2:	4603      	mov	r3, r0
 80365b4:	74fb      	strb	r3, [r7, #19]
                                            SENSIRION_WORD_SIZE);
        buf[idx++] = crc;
 80365b6:	8abb      	ldrh	r3, [r7, #20]
 80365b8:	1c5a      	adds	r2, r3, #1
 80365ba:	82ba      	strh	r2, [r7, #20]
 80365bc:	461a      	mov	r2, r3
 80365be:	68fb      	ldr	r3, [r7, #12]
 80365c0:	4413      	add	r3, r2
 80365c2:	7cfa      	ldrb	r2, [r7, #19]
 80365c4:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < num_args; ++i) {
 80365c6:	7dfb      	ldrb	r3, [r7, #23]
 80365c8:	3301      	adds	r3, #1
 80365ca:	75fb      	strb	r3, [r7, #23]
 80365cc:	7dfa      	ldrb	r2, [r7, #23]
 80365ce:	7a7b      	ldrb	r3, [r7, #9]
 80365d0:	429a      	cmp	r2, r3
 80365d2:	d3ca      	bcc.n	803656a <sensirion_fill_cmd_send_buf+0x46>
    }
    return idx;
 80365d4:	8abb      	ldrh	r3, [r7, #20]
}
 80365d6:	4618      	mov	r0, r3
 80365d8:	3718      	adds	r7, #24
 80365da:	46bd      	mov	sp, r7
 80365dc:	bd80      	pop	{r7, pc}

080365de <sensirion_i2c_read_words_as_bytes>:

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 80365de:	b580      	push	{r7, lr}
 80365e0:	b096      	sub	sp, #88	@ 0x58
 80365e2:	af00      	add	r7, sp, #0
 80365e4:	4603      	mov	r3, r0
 80365e6:	6039      	str	r1, [r7, #0]
 80365e8:	71fb      	strb	r3, [r7, #7]
 80365ea:	4613      	mov	r3, r2
 80365ec:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 80365ee:	88bb      	ldrh	r3, [r7, #4]
 80365f0:	461a      	mov	r2, r3
 80365f2:	0052      	lsls	r2, r2, #1
 80365f4:	4413      	add	r3, r2
 80365f6:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 80365fa:	f107 0308 	add.w	r3, r7, #8
 80365fe:	64fb      	str	r3, [r7, #76]	@ 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 8036600:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8036604:	79fb      	ldrb	r3, [r7, #7]
 8036606:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8036608:	4618      	mov	r0, r3
 803660a:	f000 f8bf 	bl	803678c <sensirion_i2c_read>
 803660e:	4603      	mov	r3, r0
 8036610:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    if (ret != NO_ERROR)
 8036614:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8036618:	2b00      	cmp	r3, #0
 803661a:	d002      	beq.n	8036622 <sensirion_i2c_read_words_as_bytes+0x44>
        return ret;
 803661c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8036620:	e047      	b.n	80366b2 <sensirion_i2c_read_words_as_bytes+0xd4>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8036622:	2300      	movs	r3, #0
 8036624:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8036628:	2300      	movs	r3, #0
 803662a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 803662e:	e039      	b.n	80366a4 <sensirion_i2c_read_words_as_bytes+0xc6>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8036630:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8036634:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8036636:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 8036638:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 803663c:	3302      	adds	r3, #2
 803663e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8036640:	4413      	add	r3, r2
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8036642:	781b      	ldrb	r3, [r3, #0]
 8036644:	461a      	mov	r2, r3
 8036646:	2102      	movs	r1, #2
 8036648:	f7ff ff52 	bl	80364f0 <sensirion_common_check_crc>
 803664c:	4603      	mov	r3, r0
 803664e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        if (ret != NO_ERROR)
 8036652:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8036656:	2b00      	cmp	r3, #0
 8036658:	d002      	beq.n	8036660 <sensirion_i2c_read_words_as_bytes+0x82>
            return ret;
 803665a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 803665e:	e028      	b.n	80366b2 <sensirion_i2c_read_words_as_bytes+0xd4>

        data[j++] = buf8[i];
 8036660:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8036664:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8036666:	441a      	add	r2, r3
 8036668:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 803666c:	1c59      	adds	r1, r3, #1
 803666e:	f8a7 1054 	strh.w	r1, [r7, #84]	@ 0x54
 8036672:	4619      	mov	r1, r3
 8036674:	683b      	ldr	r3, [r7, #0]
 8036676:	440b      	add	r3, r1
 8036678:	7812      	ldrb	r2, [r2, #0]
 803667a:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 803667c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8036680:	3301      	adds	r3, #1
 8036682:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8036684:	441a      	add	r2, r3
 8036686:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 803668a:	1c59      	adds	r1, r3, #1
 803668c:	f8a7 1054 	strh.w	r1, [r7, #84]	@ 0x54
 8036690:	4619      	mov	r1, r3
 8036692:	683b      	ldr	r3, [r7, #0]
 8036694:	440b      	add	r3, r1
 8036696:	7812      	ldrb	r2, [r2, #0]
 8036698:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 803669a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 803669e:	3303      	adds	r3, #3
 80366a0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80366a4:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80366a8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80366ac:	429a      	cmp	r2, r3
 80366ae:	d3bf      	bcc.n	8036630 <sensirion_i2c_read_words_as_bytes+0x52>
    }

    return NO_ERROR;
 80366b0:	2300      	movs	r3, #0
}
 80366b2:	4618      	mov	r0, r3
 80366b4:	3758      	adds	r7, #88	@ 0x58
 80366b6:	46bd      	mov	sp, r7
 80366b8:	bd80      	pop	{r7, pc}

080366ba <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 80366ba:	b580      	push	{r7, lr}
 80366bc:	b084      	sub	sp, #16
 80366be:	af00      	add	r7, sp, #0
 80366c0:	4603      	mov	r3, r0
 80366c2:	6039      	str	r1, [r7, #0]
 80366c4:	71fb      	strb	r3, [r7, #7]
 80366c6:	4613      	mov	r3, r2
 80366c8:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 80366ca:	88ba      	ldrh	r2, [r7, #4]
 80366cc:	79fb      	ldrb	r3, [r7, #7]
 80366ce:	6839      	ldr	r1, [r7, #0]
 80366d0:	4618      	mov	r0, r3
 80366d2:	f7ff ff84 	bl	80365de <sensirion_i2c_read_words_as_bytes>
 80366d6:	4603      	mov	r3, r0
 80366d8:	81bb      	strh	r3, [r7, #12]
                                            num_words);
    if (ret != NO_ERROR)
 80366da:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80366de:	2b00      	cmp	r3, #0
 80366e0:	d002      	beq.n	80366e8 <sensirion_i2c_read_words+0x2e>
        return ret;
 80366e2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80366e6:	e021      	b.n	803672c <sensirion_i2c_read_words+0x72>

    for (i = 0; i < num_words; ++i) {
 80366e8:	2300      	movs	r3, #0
 80366ea:	73fb      	strb	r3, [r7, #15]
 80366ec:	e018      	b.n	8036720 <sensirion_i2c_read_words+0x66>
        word_bytes = (uint8_t*)&data_words[i];
 80366ee:	7bfb      	ldrb	r3, [r7, #15]
 80366f0:	005b      	lsls	r3, r3, #1
 80366f2:	683a      	ldr	r2, [r7, #0]
 80366f4:	4413      	add	r3, r2
 80366f6:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 80366f8:	68bb      	ldr	r3, [r7, #8]
 80366fa:	781b      	ldrb	r3, [r3, #0]
 80366fc:	b21b      	sxth	r3, r3
 80366fe:	021b      	lsls	r3, r3, #8
 8036700:	b21a      	sxth	r2, r3
 8036702:	68bb      	ldr	r3, [r7, #8]
 8036704:	3301      	adds	r3, #1
 8036706:	781b      	ldrb	r3, [r3, #0]
 8036708:	b21b      	sxth	r3, r3
 803670a:	4313      	orrs	r3, r2
 803670c:	b219      	sxth	r1, r3
 803670e:	7bfb      	ldrb	r3, [r7, #15]
 8036710:	005b      	lsls	r3, r3, #1
 8036712:	683a      	ldr	r2, [r7, #0]
 8036714:	4413      	add	r3, r2
 8036716:	b28a      	uxth	r2, r1
 8036718:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 803671a:	7bfb      	ldrb	r3, [r7, #15]
 803671c:	3301      	adds	r3, #1
 803671e:	73fb      	strb	r3, [r7, #15]
 8036720:	7bfb      	ldrb	r3, [r7, #15]
 8036722:	b29b      	uxth	r3, r3
 8036724:	88ba      	ldrh	r2, [r7, #4]
 8036726:	429a      	cmp	r2, r3
 8036728:	d8e1      	bhi.n	80366ee <sensirion_i2c_read_words+0x34>
    }

    return NO_ERROR;
 803672a:	2300      	movs	r3, #0
}
 803672c:	4618      	mov	r0, r3
 803672e:	3710      	adds	r7, #16
 8036730:	46bd      	mov	sp, r7
 8036732:	bd80      	pop	{r7, pc}

08036734 <sensirion_i2c_write_cmd>:

int16_t sensirion_i2c_write_cmd(uint8_t address, uint16_t command) {
 8036734:	b580      	push	{r7, lr}
 8036736:	b084      	sub	sp, #16
 8036738:	af00      	add	r7, sp, #0
 803673a:	4603      	mov	r3, r0
 803673c:	460a      	mov	r2, r1
 803673e:	71fb      	strb	r3, [r7, #7]
 8036740:	4613      	mov	r3, r2
 8036742:	80bb      	strh	r3, [r7, #4]
    uint8_t buf[SENSIRION_COMMAND_SIZE];

    sensirion_fill_cmd_send_buf(buf, command, NULL, 0);
 8036744:	88b9      	ldrh	r1, [r7, #4]
 8036746:	f107 000c 	add.w	r0, r7, #12
 803674a:	2300      	movs	r3, #0
 803674c:	2200      	movs	r2, #0
 803674e:	f7ff fee9 	bl	8036524 <sensirion_fill_cmd_send_buf>
    return sensirion_i2c_write(address, buf, SENSIRION_COMMAND_SIZE);
 8036752:	f107 010c 	add.w	r1, r7, #12
 8036756:	79fb      	ldrb	r3, [r7, #7]
 8036758:	2202      	movs	r2, #2
 803675a:	4618      	mov	r0, r3
 803675c:	f000 f83c 	bl	80367d8 <sensirion_i2c_write>
 8036760:	4603      	mov	r3, r0
}
 8036762:	4618      	mov	r0, r3
 8036764:	3710      	adds	r7, #16
 8036766:	46bd      	mov	sp, r7
 8036768:	bd80      	pop	{r7, pc}
	...

0803676c <sht3x_i2c_bus>:
static uint16_t sht3x_cmd_measure = SHT3X_CMD_MEASURE_HPM;

I2C_HandleTypeDef *hi2c_sensor;

int16_t sht3x_i2c_bus(I2C_HandleTypeDef * hI2c)
{
 803676c:	b480      	push	{r7}
 803676e:	b083      	sub	sp, #12
 8036770:	af00      	add	r7, sp, #0
 8036772:	6078      	str	r0, [r7, #4]
	hi2c_sensor = hI2c;
 8036774:	4a04      	ldr	r2, [pc, #16]	@ (8036788 <sht3x_i2c_bus+0x1c>)
 8036776:	687b      	ldr	r3, [r7, #4]
 8036778:	6013      	str	r3, [r2, #0]
	return 0;
 803677a:	2300      	movs	r3, #0
}
 803677c:	4618      	mov	r0, r3
 803677e:	370c      	adds	r7, #12
 8036780:	46bd      	mov	sp, r7
 8036782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036786:	4770      	bx	lr
 8036788:	200045c4 	.word	0x200045c4

0803678c <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count) {
 803678c:	b580      	push	{r7, lr}
 803678e:	b086      	sub	sp, #24
 8036790:	af02      	add	r7, sp, #8
 8036792:	4603      	mov	r3, r0
 8036794:	6039      	str	r1, [r7, #0]
 8036796:	71fb      	strb	r3, [r7, #7]
 8036798:	4613      	mov	r3, r2
 803679a:	80bb      	strh	r3, [r7, #4]
	int nRet = (int8_t)HAL_I2C_Master_Receive(hi2c_sensor, (uint16_t)(address << 1),
 803679c:	4b0d      	ldr	r3, [pc, #52]	@ (80367d4 <sensirion_i2c_read+0x48>)
 803679e:	6818      	ldr	r0, [r3, #0]
 80367a0:	79fb      	ldrb	r3, [r7, #7]
 80367a2:	b29b      	uxth	r3, r3
 80367a4:	005b      	lsls	r3, r3, #1
 80367a6:	b299      	uxth	r1, r3
 80367a8:	88bb      	ldrh	r3, [r7, #4]
 80367aa:	2264      	movs	r2, #100	@ 0x64
 80367ac:	9200      	str	r2, [sp, #0]
 80367ae:	683a      	ldr	r2, [r7, #0]
 80367b0:	f7ed f89a 	bl	80238e8 <HAL_I2C_Master_Receive>
 80367b4:	4603      	mov	r3, r0
 80367b6:	b25b      	sxtb	r3, r3
 80367b8:	60fb      	str	r3, [r7, #12]
                                          data, count, 100);

	if(nRet != 0)
 80367ba:	68fb      	ldr	r3, [r7, #12]
 80367bc:	2b00      	cmp	r3, #0
 80367be:	d003      	beq.n	80367c8 <sensirion_i2c_read+0x3c>
	{
		I2C1_Error();
 80367c0:	f7ea ffe0 	bl	8021784 <I2C1_Error>
		return 0;
 80367c4:	2300      	movs	r3, #0
 80367c6:	e000      	b.n	80367ca <sensirion_i2c_read+0x3e>
	}
	return 0;
 80367c8:	2300      	movs	r3, #0

}
 80367ca:	4618      	mov	r0, r3
 80367cc:	3710      	adds	r7, #16
 80367ce:	46bd      	mov	sp, r7
 80367d0:	bd80      	pop	{r7, pc}
 80367d2:	bf00      	nop
 80367d4:	200045c4 	.word	0x200045c4

080367d8 <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data,
                           uint16_t count) {
 80367d8:	b580      	push	{r7, lr}
 80367da:	b086      	sub	sp, #24
 80367dc:	af02      	add	r7, sp, #8
 80367de:	4603      	mov	r3, r0
 80367e0:	6039      	str	r1, [r7, #0]
 80367e2:	71fb      	strb	r3, [r7, #7]
 80367e4:	4613      	mov	r3, r2
 80367e6:	80bb      	strh	r3, [r7, #4]
	int nRet = (int8_t)HAL_I2C_Master_Transmit(hi2c_sensor, (uint16_t)(address << 1),
 80367e8:	4b0d      	ldr	r3, [pc, #52]	@ (8036820 <sensirion_i2c_write+0x48>)
 80367ea:	6818      	ldr	r0, [r3, #0]
 80367ec:	79fb      	ldrb	r3, [r7, #7]
 80367ee:	b29b      	uxth	r3, r3
 80367f0:	005b      	lsls	r3, r3, #1
 80367f2:	b299      	uxth	r1, r3
 80367f4:	88bb      	ldrh	r3, [r7, #4]
 80367f6:	2264      	movs	r2, #100	@ 0x64
 80367f8:	9200      	str	r2, [sp, #0]
 80367fa:	683a      	ldr	r2, [r7, #0]
 80367fc:	f7ec ff80 	bl	8023700 <HAL_I2C_Master_Transmit>
 8036800:	4603      	mov	r3, r0
 8036802:	b25b      	sxtb	r3, r3
 8036804:	60fb      	str	r3, [r7, #12]
                                           (uint8_t*)data, count, 100);

	if(nRet != 0)
 8036806:	68fb      	ldr	r3, [r7, #12]
 8036808:	2b00      	cmp	r3, #0
 803680a:	d003      	beq.n	8036814 <sensirion_i2c_write+0x3c>
	{
		I2C1_Error();
 803680c:	f7ea ffba 	bl	8021784 <I2C1_Error>
		return 0;
 8036810:	2300      	movs	r3, #0
 8036812:	e000      	b.n	8036816 <sensirion_i2c_write+0x3e>
	}
	return 0;
 8036814:	2300      	movs	r3, #0
}
 8036816:	4618      	mov	r0, r3
 8036818:	3710      	adds	r7, #16
 803681a:	46bd      	mov	sp, r7
 803681c:	bd80      	pop	{r7, pc}
 803681e:	bf00      	nop
 8036820:	200045c4 	.word	0x200045c4

08036824 <sht3x_measure>:
        ret = sht3x_read(addr, temperature, humidity);
    }
    return ret;
}

int16_t sht3x_measure(sht3x_i2c_addr_t addr) {
 8036824:	b580      	push	{r7, lr}
 8036826:	b082      	sub	sp, #8
 8036828:	af00      	add	r7, sp, #0
 803682a:	4603      	mov	r3, r0
 803682c:	71fb      	strb	r3, [r7, #7]
    return sensirion_i2c_write_cmd(addr, sht3x_cmd_measure);
 803682e:	4b06      	ldr	r3, [pc, #24]	@ (8036848 <sht3x_measure+0x24>)
 8036830:	881a      	ldrh	r2, [r3, #0]
 8036832:	79fb      	ldrb	r3, [r7, #7]
 8036834:	4611      	mov	r1, r2
 8036836:	4618      	mov	r0, r3
 8036838:	f7ff ff7c 	bl	8036734 <sensirion_i2c_write_cmd>
 803683c:	4603      	mov	r3, r0
}
 803683e:	4618      	mov	r0, r3
 8036840:	3708      	adds	r7, #8
 8036842:	46bd      	mov	sp, r7
 8036844:	bd80      	pop	{r7, pc}
 8036846:	bf00      	nop
 8036848:	2000011e 	.word	0x2000011e

0803684c <sht3x_read>:

int16_t sht3x_read(sht3x_i2c_addr_t addr, int32_t* temperature,
                   int32_t* humidity) {
 803684c:	b580      	push	{r7, lr}
 803684e:	b086      	sub	sp, #24
 8036850:	af00      	add	r7, sp, #0
 8036852:	4603      	mov	r3, r0
 8036854:	60b9      	str	r1, [r7, #8]
 8036856:	607a      	str	r2, [r7, #4]
 8036858:	73fb      	strb	r3, [r7, #15]
    uint16_t words[2];
    int16_t ret =
        sensirion_i2c_read_words(addr, words, SENSIRION_NUM_WORDS(words));
 803685a:	f107 0110 	add.w	r1, r7, #16
 803685e:	7bfb      	ldrb	r3, [r7, #15]
 8036860:	2202      	movs	r2, #2
 8036862:	4618      	mov	r0, r3
 8036864:	f7ff ff29 	bl	80366ba <sensirion_i2c_read_words>
 8036868:	4603      	mov	r3, r0
 803686a:	82fb      	strh	r3, [r7, #22]
    /**
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra: Temperature = 175 * S_T / 2^16 - 45
     * Relative Humidity = * 100 * S_RH / 2^16
     */
    tick_to_temperature(words[0], temperature);
 803686c:	8a3b      	ldrh	r3, [r7, #16]
 803686e:	68b9      	ldr	r1, [r7, #8]
 8036870:	4618      	mov	r0, r3
 8036872:	f000 f837 	bl	80368e4 <tick_to_temperature>
    tick_to_humidity(words[1], humidity);
 8036876:	8a7b      	ldrh	r3, [r7, #18]
 8036878:	6879      	ldr	r1, [r7, #4]
 803687a:	4618      	mov	r0, r3
 803687c:	f000 f849 	bl	8036912 <tick_to_humidity>

    return ret;
 8036880:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8036884:	4618      	mov	r0, r3
 8036886:	3718      	adds	r7, #24
 8036888:	46bd      	mov	sp, r7
 803688a:	bd80      	pop	{r7, pc}

0803688c <sht3x_set_power_mode>:

void sht3x_enable_low_power_mode(uint8_t enable_low_power_mode) {
    sht3x_cmd_measure = enable_low_power_mode ? SHT3X_CMD_MEASURE_LPM : SHT3X_CMD_MEASURE_HPM;
}

void sht3x_set_power_mode(sht3x_measurement_mode_t mode) {
 803688c:	b480      	push	{r7}
 803688e:	b083      	sub	sp, #12
 8036890:	af00      	add	r7, sp, #0
 8036892:	4603      	mov	r3, r0
 8036894:	71fb      	strb	r3, [r7, #7]

    switch (mode) {
 8036896:	79fb      	ldrb	r3, [r7, #7]
 8036898:	2b02      	cmp	r3, #2
 803689a:	d010      	beq.n	80368be <sht3x_set_power_mode+0x32>
 803689c:	2b02      	cmp	r3, #2
 803689e:	dc13      	bgt.n	80368c8 <sht3x_set_power_mode+0x3c>
 80368a0:	2b00      	cmp	r3, #0
 80368a2:	d002      	beq.n	80368aa <sht3x_set_power_mode+0x1e>
 80368a4:	2b01      	cmp	r3, #1
 80368a6:	d005      	beq.n	80368b4 <sht3x_set_power_mode+0x28>
 80368a8:	e00e      	b.n	80368c8 <sht3x_set_power_mode+0x3c>
        case SHT3X_MEAS_MODE_LPM: {
            sht3x_cmd_measure = SHT3X_CMD_MEASURE_LPM;
 80368aa:	4b0d      	ldr	r3, [pc, #52]	@ (80368e0 <sht3x_set_power_mode+0x54>)
 80368ac:	f242 4216 	movw	r2, #9238	@ 0x2416
 80368b0:	801a      	strh	r2, [r3, #0]
            break;
 80368b2:	e00e      	b.n	80368d2 <sht3x_set_power_mode+0x46>
        }
        case SHT3X_MEAS_MODE_MPM: {
            sht3x_cmd_measure = SHT3X_CMD_MEASURE_MPM;
 80368b4:	4b0a      	ldr	r3, [pc, #40]	@ (80368e0 <sht3x_set_power_mode+0x54>)
 80368b6:	f242 420b 	movw	r2, #9227	@ 0x240b
 80368ba:	801a      	strh	r2, [r3, #0]
            break;
 80368bc:	e009      	b.n	80368d2 <sht3x_set_power_mode+0x46>
        }
        case SHT3X_MEAS_MODE_HPM: {
            sht3x_cmd_measure = SHT3X_CMD_MEASURE_HPM;
 80368be:	4b08      	ldr	r3, [pc, #32]	@ (80368e0 <sht3x_set_power_mode+0x54>)
 80368c0:	f44f 5210 	mov.w	r2, #9216	@ 0x2400
 80368c4:	801a      	strh	r2, [r3, #0]
            break;
 80368c6:	e004      	b.n	80368d2 <sht3x_set_power_mode+0x46>
        }
        default: {
            sht3x_cmd_measure = SHT3X_CMD_MEASURE_HPM;
 80368c8:	4b05      	ldr	r3, [pc, #20]	@ (80368e0 <sht3x_set_power_mode+0x54>)
 80368ca:	f44f 5210 	mov.w	r2, #9216	@ 0x2400
 80368ce:	801a      	strh	r2, [r3, #0]
            break;
 80368d0:	bf00      	nop
        }
    }
}
 80368d2:	bf00      	nop
 80368d4:	370c      	adds	r7, #12
 80368d6:	46bd      	mov	sp, r7
 80368d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80368dc:	4770      	bx	lr
 80368de:	bf00      	nop
 80368e0:	2000011e 	.word	0x2000011e

080368e4 <tick_to_temperature>:
    tick_to_temperature(rawT, temperature);

    return ret;
}

void tick_to_temperature(uint16_t tick, int32_t* temperature) {
 80368e4:	b480      	push	{r7}
 80368e6:	b083      	sub	sp, #12
 80368e8:	af00      	add	r7, sp, #0
 80368ea:	4603      	mov	r3, r0
 80368ec:	6039      	str	r1, [r7, #0]
 80368ee:	80fb      	strh	r3, [r7, #6]
    *temperature = ((21875 * (int32_t)tick) >> 13) - 45000;
 80368f0:	88fb      	ldrh	r3, [r7, #6]
 80368f2:	f245 5273 	movw	r2, #21875	@ 0x5573
 80368f6:	fb02 f303 	mul.w	r3, r2, r3
 80368fa:	135b      	asrs	r3, r3, #13
 80368fc:	f5a3 432f 	sub.w	r3, r3, #44800	@ 0xaf00
 8036900:	3bc8      	subs	r3, #200	@ 0xc8
 8036902:	683a      	ldr	r2, [r7, #0]
 8036904:	6013      	str	r3, [r2, #0]
}
 8036906:	bf00      	nop
 8036908:	370c      	adds	r7, #12
 803690a:	46bd      	mov	sp, r7
 803690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036910:	4770      	bx	lr

08036912 <tick_to_humidity>:

void tick_to_humidity(uint16_t tick, int32_t* humidity) {
 8036912:	b480      	push	{r7}
 8036914:	b083      	sub	sp, #12
 8036916:	af00      	add	r7, sp, #0
 8036918:	4603      	mov	r3, r0
 803691a:	6039      	str	r1, [r7, #0]
 803691c:	80fb      	strh	r3, [r7, #6]
    *humidity = ((12500 * (int32_t)tick) >> 13);
 803691e:	88fb      	ldrh	r3, [r7, #6]
 8036920:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 8036924:	fb02 f303 	mul.w	r3, r2, r3
 8036928:	135a      	asrs	r2, r3, #13
 803692a:	683b      	ldr	r3, [r7, #0]
 803692c:	601a      	str	r2, [r3, #0]
}
 803692e:	bf00      	nop
 8036930:	370c      	adds	r7, #12
 8036932:	46bd      	mov	sp, r7
 8036934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036938:	4770      	bx	lr
	...

0803693c <blink_task_init>:
/*private function fo Protocol */
static void BlinkTask();


void blink_task_init()
{
 803693c:	b580      	push	{r7, lr}
 803693e:	af00      	add	r7, sp, #0
	//time critical function
	add_cyclical_funct(BlinkTask, 10, "Heartbeat\0",CRITICAL_TASK);
 8036940:	2301      	movs	r3, #1
 8036942:	4a03      	ldr	r2, [pc, #12]	@ (8036950 <blink_task_init+0x14>)
 8036944:	210a      	movs	r1, #10
 8036946:	4803      	ldr	r0, [pc, #12]	@ (8036954 <blink_task_init+0x18>)
 8036948:	f7fa fe9a 	bl	8031680 <add_cyclical_funct>
}
 803694c:	bf00      	nop
 803694e:	bd80      	pop	{r7, pc}
 8036950:	0803d0f0 	.word	0x0803d0f0
 8036954:	08036959 	.word	0x08036959

08036958 <BlinkTask>:

static void BlinkTask()
{
 8036958:	b580      	push	{r7, lr}
 803695a:	b082      	sub	sp, #8
 803695c:	af00      	add	r7, sp, #0
	uint8_t bLedValue = 0;
 803695e:	2300      	movs	r3, #0
 8036960:	71fb      	strb	r3, [r7, #7]
	static unsigned short bLedCnt = 0;
	uint8_t u8Color;
	if((bLedCnt > 18) && (bLedCnt < 20))
 8036962:	4b16      	ldr	r3, [pc, #88]	@ (80369bc <BlinkTask+0x64>)
 8036964:	881b      	ldrh	r3, [r3, #0]
 8036966:	2b12      	cmp	r3, #18
 8036968:	d906      	bls.n	8036978 <BlinkTask+0x20>
 803696a:	4b14      	ldr	r3, [pc, #80]	@ (80369bc <BlinkTask+0x64>)
 803696c:	881b      	ldrh	r3, [r3, #0]
 803696e:	2b13      	cmp	r3, #19
 8036970:	d802      	bhi.n	8036978 <BlinkTask+0x20>
	{
		bLedValue = 1;
 8036972:	2301      	movs	r3, #1
 8036974:	71fb      	strb	r3, [r7, #7]
 8036976:	e00c      	b.n	8036992 <BlinkTask+0x3a>
	}
	else if((bLedCnt > 36) && (bLedCnt < 38)){
 8036978:	4b10      	ldr	r3, [pc, #64]	@ (80369bc <BlinkTask+0x64>)
 803697a:	881b      	ldrh	r3, [r3, #0]
 803697c:	2b24      	cmp	r3, #36	@ 0x24
 803697e:	d906      	bls.n	803698e <BlinkTask+0x36>
 8036980:	4b0e      	ldr	r3, [pc, #56]	@ (80369bc <BlinkTask+0x64>)
 8036982:	881b      	ldrh	r3, [r3, #0]
 8036984:	2b25      	cmp	r3, #37	@ 0x25
 8036986:	d802      	bhi.n	803698e <BlinkTask+0x36>
		bLedValue = 1;
 8036988:	2301      	movs	r3, #1
 803698a:	71fb      	strb	r3, [r7, #7]
 803698c:	e001      	b.n	8036992 <BlinkTask+0x3a>
	}
	else
	{
		bLedValue = 0;
 803698e:	2300      	movs	r3, #0
 8036990:	71fb      	strb	r3, [r7, #7]
	}
	bLedCnt++;
 8036992:	4b0a      	ldr	r3, [pc, #40]	@ (80369bc <BlinkTask+0x64>)
 8036994:	881b      	ldrh	r3, [r3, #0]
 8036996:	3301      	adds	r3, #1
 8036998:	b29a      	uxth	r2, r3
 803699a:	4b08      	ldr	r3, [pc, #32]	@ (80369bc <BlinkTask+0x64>)
 803699c:	801a      	strh	r2, [r3, #0]
	if(bLedCnt >= 99){
 803699e:	4b07      	ldr	r3, [pc, #28]	@ (80369bc <BlinkTask+0x64>)
 80369a0:	881b      	ldrh	r3, [r3, #0]
 80369a2:	2b62      	cmp	r3, #98	@ 0x62
 80369a4:	d905      	bls.n	80369b2 <BlinkTask+0x5a>
		bLedCnt = 0;
 80369a6:	4b05      	ldr	r3, [pc, #20]	@ (80369bc <BlinkTask+0x64>)
 80369a8:	2200      	movs	r2, #0
 80369aa:	801a      	strh	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);
 80369ac:	4804      	ldr	r0, [pc, #16]	@ (80369c0 <BlinkTask+0x68>)
 80369ae:	f7ee f879 	bl	8024aa4 <HAL_IWDG_Refresh>
//	else
//	{
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,bLedValue);
//	}

}
 80369b2:	bf00      	nop
 80369b4:	3708      	adds	r7, #8
 80369b6:	46bd      	mov	sp, r7
 80369b8:	bd80      	pop	{r7, pc}
 80369ba:	bf00      	nop
 80369bc:	200045c8 	.word	0x200045c8
 80369c0:	20000888 	.word	0x20000888

080369c4 <get_bme_temp>:
static int32_t rawT;
static int32_t rawP;
static int32_t rawH;

float get_bme_temp()
{
 80369c4:	b480      	push	{r7}
 80369c6:	af00      	add	r7, sp, #0
	return bme_ftemp;
 80369c8:	4b04      	ldr	r3, [pc, #16]	@ (80369dc <get_bme_temp+0x18>)
 80369ca:	681b      	ldr	r3, [r3, #0]
 80369cc:	ee07 3a90 	vmov	s15, r3
}
 80369d0:	eeb0 0a67 	vmov.f32	s0, s15
 80369d4:	46bd      	mov	sp, r7
 80369d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80369da:	4770      	bx	lr
 80369dc:	200045cc 	.word	0x200045cc

080369e0 <get_bme_humidity>:
float get_bme_humidity()
{
 80369e0:	b480      	push	{r7}
 80369e2:	af00      	add	r7, sp, #0
	return bme_fhum;
 80369e4:	4b04      	ldr	r3, [pc, #16]	@ (80369f8 <get_bme_humidity+0x18>)
 80369e6:	681b      	ldr	r3, [r3, #0]
 80369e8:	ee07 3a90 	vmov	s15, r3
}
 80369ec:	eeb0 0a67 	vmov.f32	s0, s15
 80369f0:	46bd      	mov	sp, r7
 80369f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80369f6:	4770      	bx	lr
 80369f8:	200045d0 	.word	0x200045d0

080369fc <get_bme_pressure>:
float get_bme_pressure()
{
 80369fc:	b480      	push	{r7}
 80369fe:	af00      	add	r7, sp, #0
	return bme_fpress;
 8036a00:	4b04      	ldr	r3, [pc, #16]	@ (8036a14 <get_bme_pressure+0x18>)
 8036a02:	681b      	ldr	r3, [r3, #0]
 8036a04:	ee07 3a90 	vmov	s15, r3
}
 8036a08:	eeb0 0a67 	vmov.f32	s0, s15
 8036a0c:	46bd      	mov	sp, r7
 8036a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036a12:	4770      	bx	lr
 8036a14:	200045d4 	.word	0x200045d4

08036a18 <bme_task_init>:

void bme_task_init()
{
 8036a18:	b580      	push	{r7, lr}
 8036a1a:	af00      	add	r7, sp, #0
	gu8BmeSync  = 0;
 8036a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8036a48 <bme_task_init+0x30>)
 8036a1e:	2200      	movs	r2, #0
 8036a20:	701a      	strb	r2, [r3, #0]
	gu8BmeState = BME_RESET;
 8036a22:	4b0a      	ldr	r3, [pc, #40]	@ (8036a4c <bme_task_init+0x34>)
 8036a24:	2200      	movs	r2, #0
 8036a26:	701a      	strb	r2, [r3, #0]
	//time critical function
	add_cyclical_funct(BmeRtTask, 1000, "bme_sync\0",CRITICAL_TASK);
 8036a28:	2301      	movs	r3, #1
 8036a2a:	4a09      	ldr	r2, [pc, #36]	@ (8036a50 <bme_task_init+0x38>)
 8036a2c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8036a30:	4808      	ldr	r0, [pc, #32]	@ (8036a54 <bme_task_init+0x3c>)
 8036a32:	f7fa fe25 	bl	8031680 <add_cyclical_funct>
	add_mainloop_funct(BmeMainTask, "bme-conv\0", 1, 0);
 8036a36:	2300      	movs	r3, #0
 8036a38:	2201      	movs	r2, #1
 8036a3a:	4907      	ldr	r1, [pc, #28]	@ (8036a58 <bme_task_init+0x40>)
 8036a3c:	4807      	ldr	r0, [pc, #28]	@ (8036a5c <bme_task_init+0x44>)
 8036a3e:	f7fa fcf3 	bl	8031428 <add_mainloop_funct>
}
 8036a42:	bf00      	nop
 8036a44:	bd80      	pop	{r7, pc}
 8036a46:	bf00      	nop
 8036a48:	200045ca 	.word	0x200045ca
 8036a4c:	200045cb 	.word	0x200045cb
 8036a50:	0803d0fc 	.word	0x0803d0fc
 8036a54:	08036a61 	.word	0x08036a61
 8036a58:	0803d108 	.word	0x0803d108
 8036a5c:	08036a79 	.word	0x08036a79

08036a60 <BmeRtTask>:
static void BmeRtTask()
{
 8036a60:	b480      	push	{r7}
 8036a62:	af00      	add	r7, sp, #0
	gu8BmeSync = 1;
 8036a64:	4b03      	ldr	r3, [pc, #12]	@ (8036a74 <BmeRtTask+0x14>)
 8036a66:	2201      	movs	r2, #1
 8036a68:	701a      	strb	r2, [r3, #0]
}
 8036a6a:	bf00      	nop
 8036a6c:	46bd      	mov	sp, r7
 8036a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036a72:	4770      	bx	lr
 8036a74:	200045ca 	.word	0x200045ca

08036a78 <BmeMainTask>:
static void BmeMainTask()
{
 8036a78:	b580      	push	{r7, lr}
 8036a7a:	b082      	sub	sp, #8
 8036a7c:	af00      	add	r7, sp, #0
	BME280_RESULT bmeRes = 0;
 8036a7e:	2300      	movs	r3, #0
 8036a80:	71fb      	strb	r3, [r7, #7]
	uint8_t ret  = 0;
 8036a82:	2300      	movs	r3, #0
 8036a84:	71bb      	strb	r3, [r7, #6]
    if(gu8BmeSync == 0) return;
 8036a86:	4b5f      	ldr	r3, [pc, #380]	@ (8036c04 <BmeMainTask+0x18c>)
 8036a88:	781b      	ldrb	r3, [r3, #0]
 8036a8a:	2b00      	cmp	r3, #0
 8036a8c:	f000 80b2 	beq.w	8036bf4 <BmeMainTask+0x17c>
    gu8BmeSync = 0;
 8036a90:	4b5c      	ldr	r3, [pc, #368]	@ (8036c04 <BmeMainTask+0x18c>)
 8036a92:	2200      	movs	r2, #0
 8036a94:	701a      	strb	r2, [r3, #0]

    switch (gu8BmeState) {
 8036a96:	4b5c      	ldr	r3, [pc, #368]	@ (8036c08 <BmeMainTask+0x190>)
 8036a98:	781b      	ldrb	r3, [r3, #0]
 8036a9a:	2b07      	cmp	r3, #7
 8036a9c:	f200 80ac 	bhi.w	8036bf8 <BmeMainTask+0x180>
 8036aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8036aa8 <BmeMainTask+0x30>)
 8036aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8036aa6:	bf00      	nop
 8036aa8:	08036ac9 	.word	0x08036ac9
 8036aac:	08036ad5 	.word	0x08036ad5
 8036ab0:	08036ae9 	.word	0x08036ae9
 8036ab4:	08036b4f 	.word	0x08036b4f
 8036ab8:	08036ba1 	.word	0x08036ba1
 8036abc:	08036bbd 	.word	0x08036bbd
 8036ac0:	08036bf9 	.word	0x08036bf9
 8036ac4:	08036bd9 	.word	0x08036bd9
		case BME_RESET:
			BME280_Reset();
 8036ac8:	f7fe fed6 	bl	8035878 <BME280_Reset>
			gu8BmeState = BME_WAIT_READY;
 8036acc:	4b4e      	ldr	r3, [pc, #312]	@ (8036c08 <BmeMainTask+0x190>)
 8036ace:	2201      	movs	r2, #1
 8036ad0:	701a      	strb	r2, [r3, #0]
			break;
 8036ad2:	e094      	b.n	8036bfe <BmeMainTask+0x186>
		case BME_WAIT_READY:
			bmeStatus = BME280_GetStatus();
 8036ad4:	f7fe fee0 	bl	8035898 <BME280_GetStatus>
 8036ad8:	4603      	mov	r3, r0
 8036ada:	461a      	mov	r2, r3
 8036adc:	4b4b      	ldr	r3, [pc, #300]	@ (8036c0c <BmeMainTask+0x194>)
 8036ade:	701a      	strb	r2, [r3, #0]
			gu8BmeState = BME_INIT;
 8036ae0:	4b49      	ldr	r3, [pc, #292]	@ (8036c08 <BmeMainTask+0x190>)
 8036ae2:	2202      	movs	r2, #2
 8036ae4:	701a      	strb	r2, [r3, #0]

//			if(bmeStatus & BME280_STATUS_IM_UPDATE)
//			{
//				gu8BmeState = BME_INIT;
//			}
			break;
 8036ae6:	e08a      	b.n	8036bfe <BmeMainTask+0x186>
		case BME_INIT:
			bmeStatus = BME280_GetStatus();
 8036ae8:	f7fe fed6 	bl	8035898 <BME280_GetStatus>
 8036aec:	4603      	mov	r3, r0
 8036aee:	461a      	mov	r2, r3
 8036af0:	4b46      	ldr	r3, [pc, #280]	@ (8036c0c <BmeMainTask+0x194>)
 8036af2:	701a      	strb	r2, [r3, #0]
			bmeVerID  = BME280_GetVersion();
 8036af4:	f7fe fec8 	bl	8035888 <BME280_GetVersion>
 8036af8:	4603      	mov	r3, r0
 8036afa:	461a      	mov	r2, r3
 8036afc:	4b44      	ldr	r3, [pc, #272]	@ (8036c10 <BmeMainTask+0x198>)
 8036afe:	701a      	strb	r2, [r3, #0]
			bmeMode   = BME280_GetMode();
 8036b00:	f7fe fed5 	bl	80358ae <BME280_GetMode>
 8036b04:	4603      	mov	r3, r0
 8036b06:	461a      	mov	r2, r3
 8036b08:	4b42      	ldr	r3, [pc, #264]	@ (8036c14 <BmeMainTask+0x19c>)
 8036b0a:	701a      	strb	r2, [r3, #0]
			// Read calibration values
			ret = BME280_Read_Calibration();
 8036b0c:	f7fe ff9e 	bl	8035a4c <BME280_Read_Calibration>
 8036b10:	4603      	mov	r3, r0
 8036b12:	71bb      	strb	r3, [r7, #6]
			if(ret != BME280_SUCCESS)
 8036b14:	79bb      	ldrb	r3, [r7, #6]
 8036b16:	2b01      	cmp	r3, #1
 8036b18:	d003      	beq.n	8036b22 <BmeMainTask+0xaa>
			{
				gu8BmeState = BME_RESET;
 8036b1a:	4b3b      	ldr	r3, [pc, #236]	@ (8036c08 <BmeMainTask+0x190>)
 8036b1c:	2200      	movs	r2, #0
 8036b1e:	701a      	strb	r2, [r3, #0]
				return;
 8036b20:	e06d      	b.n	8036bfe <BmeMainTask+0x186>
			}
			// Set normal mode inactive duration (standby time)
			BME280_SetStandby(BME280_STBY_1s);
 8036b22:	20a0      	movs	r0, #160	@ 0xa0
 8036b24:	f7fe ff0c 	bl	8035940 <BME280_SetStandby>
			// Set IIR filter constant
			BME280_SetFilter(BME280_FILTER_4);
 8036b28:	2008      	movs	r0, #8
 8036b2a:	f7fe feea 	bl	8035902 <BME280_SetFilter>
			// Set oversampling for temperature
			BME280_SetOSRST(BME280_OSRS_T_x4);
 8036b2e:	2060      	movs	r0, #96	@ 0x60
 8036b30:	f7fe ff25 	bl	803597e <BME280_SetOSRST>
			// Set oversampling for pressure
			BME280_SetOSRSP(BME280_OSRS_P_x2);
 8036b34:	2008      	movs	r0, #8
 8036b36:	f7fe ff41 	bl	80359bc <BME280_SetOSRSP>
			// Set oversampling for humidity
			BME280_SetOSRSH(BME280_OSRS_H_x1);
 8036b3a:	2001      	movs	r0, #1
 8036b3c:	f7fe ff5d 	bl	80359fa <BME280_SetOSRSH>
			// Set normal mode (perpetual periodic conversion)
			BME280_SetMode(BME280_MODE_NORMAL);
 8036b40:	2003      	movs	r0, #3
 8036b42:	f7fe febf 	bl	80358c4 <BME280_SetMode>
			gu8BmeState = BME_READY;
 8036b46:	4b30      	ldr	r3, [pc, #192]	@ (8036c08 <BmeMainTask+0x190>)
 8036b48:	2203      	movs	r2, #3
 8036b4a:	701a      	strb	r2, [r3, #0]
			break;
 8036b4c:	e057      	b.n	8036bfe <BmeMainTask+0x186>
		case BME_READY:
			bmeStatMeas  = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8036b4e:	20f4      	movs	r0, #244	@ 0xf4
 8036b50:	f7fe fe44 	bl	80357dc <BME280_ReadReg>
 8036b54:	4603      	mov	r3, r0
 8036b56:	461a      	mov	r2, r3
 8036b58:	4b2f      	ldr	r3, [pc, #188]	@ (8036c18 <BmeMainTask+0x1a0>)
 8036b5a:	801a      	strh	r2, [r3, #0]
			bmeStatMeas |= BME280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 8036b5c:	20f2      	movs	r0, #242	@ 0xf2
 8036b5e:	f7fe fe3d 	bl	80357dc <BME280_ReadReg>
 8036b62:	4603      	mov	r3, r0
 8036b64:	021b      	lsls	r3, r3, #8
 8036b66:	b21a      	sxth	r2, r3
 8036b68:	4b2b      	ldr	r3, [pc, #172]	@ (8036c18 <BmeMainTask+0x1a0>)
 8036b6a:	881b      	ldrh	r3, [r3, #0]
 8036b6c:	b21b      	sxth	r3, r3
 8036b6e:	4313      	orrs	r3, r2
 8036b70:	b21b      	sxth	r3, r3
 8036b72:	b29a      	uxth	r2, r3
 8036b74:	4b28      	ldr	r3, [pc, #160]	@ (8036c18 <BmeMainTask+0x1a0>)
 8036b76:	801a      	strh	r2, [r3, #0]
			bmeStatus    = BME280_GetStatus();
 8036b78:	f7fe fe8e 	bl	8035898 <BME280_GetStatus>
 8036b7c:	4603      	mov	r3, r0
 8036b7e:	461a      	mov	r2, r3
 8036b80:	4b22      	ldr	r3, [pc, #136]	@ (8036c0c <BmeMainTask+0x194>)
 8036b82:	701a      	strb	r2, [r3, #0]
			//if(bmeStatus & BME280_STATUS_MEASURING) // "MEASURING" : "READY",
			// Get current status of the chip
			bmeRes       = BME280_Read_UTPH(&rawT, &rawP, &rawH);
 8036b84:	4a25      	ldr	r2, [pc, #148]	@ (8036c1c <BmeMainTask+0x1a4>)
 8036b86:	4926      	ldr	r1, [pc, #152]	@ (8036c20 <BmeMainTask+0x1a8>)
 8036b88:	4826      	ldr	r0, [pc, #152]	@ (8036c24 <BmeMainTask+0x1ac>)
 8036b8a:	f7fe ffb1 	bl	8035af0 <BME280_Read_UTPH>
 8036b8e:	4603      	mov	r3, r0
 8036b90:	71fb      	strb	r3, [r7, #7]
			if(bmeRes == BME280_SUCCESS)
 8036b92:	79fb      	ldrb	r3, [r7, #7]
 8036b94:	2b01      	cmp	r3, #1
 8036b96:	d131      	bne.n	8036bfc <BmeMainTask+0x184>
				gu8BmeState = BME_ELAB_T;
 8036b98:	4b1b      	ldr	r3, [pc, #108]	@ (8036c08 <BmeMainTask+0x190>)
 8036b9a:	2204      	movs	r2, #4
 8036b9c:	701a      	strb	r2, [r3, #0]
			break;
 8036b9e:	e02d      	b.n	8036bfc <BmeMainTask+0x184>
		case BME_ELAB_T:
			bme_ftemp   = BME280_CalcTf(rawT);//resolution is 0.01 degree
 8036ba0:	4b20      	ldr	r3, [pc, #128]	@ (8036c24 <BmeMainTask+0x1ac>)
 8036ba2:	681b      	ldr	r3, [r3, #0]
 8036ba4:	4618      	mov	r0, r3
 8036ba6:	f7fe ffe3 	bl	8035b70 <BME280_CalcTf>
 8036baa:	eef0 7a40 	vmov.f32	s15, s0
 8036bae:	4b1e      	ldr	r3, [pc, #120]	@ (8036c28 <BmeMainTask+0x1b0>)
 8036bb0:	edc3 7a00 	vstr	s15, [r3]
			gu8BmeState = BME_ELAB_P;
 8036bb4:	4b14      	ldr	r3, [pc, #80]	@ (8036c08 <BmeMainTask+0x190>)
 8036bb6:	2205      	movs	r2, #5
 8036bb8:	701a      	strb	r2, [r3, #0]
			break;
 8036bba:	e020      	b.n	8036bfe <BmeMainTask+0x186>
		case BME_ELAB_P:
			bme_fpress  = BME280_CalcPf(rawP);//resolution is 0.001 Pa
 8036bbc:	4b18      	ldr	r3, [pc, #96]	@ (8036c20 <BmeMainTask+0x1a8>)
 8036bbe:	681b      	ldr	r3, [r3, #0]
 8036bc0:	4618      	mov	r0, r3
 8036bc2:	f7ff f885 	bl	8035cd0 <BME280_CalcPf>
 8036bc6:	eef0 7a40 	vmov.f32	s15, s0
 8036bca:	4b18      	ldr	r3, [pc, #96]	@ (8036c2c <BmeMainTask+0x1b4>)
 8036bcc:	edc3 7a00 	vstr	s15, [r3]
			gu8BmeState = BME_ELAB_H;
 8036bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8036c08 <BmeMainTask+0x190>)
 8036bd2:	2207      	movs	r2, #7
 8036bd4:	701a      	strb	r2, [r3, #0]
			break;
 8036bd6:	e012      	b.n	8036bfe <BmeMainTask+0x186>
		case BME_ELAB_H:
			bme_fhum    = BME280_CalcHf(rawH);//resolution 0.001 %RH
 8036bd8:	4b10      	ldr	r3, [pc, #64]	@ (8036c1c <BmeMainTask+0x1a4>)
 8036bda:	681b      	ldr	r3, [r3, #0]
 8036bdc:	4618      	mov	r0, r3
 8036bde:	f7ff fa2d 	bl	803603c <BME280_CalcHf>
 8036be2:	eef0 7a40 	vmov.f32	s15, s0
 8036be6:	4b12      	ldr	r3, [pc, #72]	@ (8036c30 <BmeMainTask+0x1b8>)
 8036be8:	edc3 7a00 	vstr	s15, [r3]
			gu8BmeState = BME_READY;
 8036bec:	4b06      	ldr	r3, [pc, #24]	@ (8036c08 <BmeMainTask+0x190>)
 8036bee:	2203      	movs	r2, #3
 8036bf0:	701a      	strb	r2, [r3, #0]
			break;
 8036bf2:	e004      	b.n	8036bfe <BmeMainTask+0x186>
    if(gu8BmeSync == 0) return;
 8036bf4:	bf00      	nop
 8036bf6:	e002      	b.n	8036bfe <BmeMainTask+0x186>
		default:
			break;
 8036bf8:	bf00      	nop
 8036bfa:	e000      	b.n	8036bfe <BmeMainTask+0x186>
			break;
 8036bfc:	bf00      	nop
	}
}
 8036bfe:	3708      	adds	r7, #8
 8036c00:	46bd      	mov	sp, r7
 8036c02:	bd80      	pop	{r7, pc}
 8036c04:	200045ca 	.word	0x200045ca
 8036c08:	200045cb 	.word	0x200045cb
 8036c0c:	200045d9 	.word	0x200045d9
 8036c10:	200045d8 	.word	0x200045d8
 8036c14:	200045da 	.word	0x200045da
 8036c18:	200045dc 	.word	0x200045dc
 8036c1c:	200045e8 	.word	0x200045e8
 8036c20:	200045e4 	.word	0x200045e4
 8036c24:	200045e0 	.word	0x200045e0
 8036c28:	200045cc 	.word	0x200045cc
 8036c2c:	200045d4 	.word	0x200045d4
 8036c30:	200045d0 	.word	0x200045d0

08036c34 <EnableSOM>:
static uint8_t  l_bpirEvent=0;

#define ALIVE_DEFAULT 0 //@ked

static void EnableSOM(GPIO_PinState v)
{
 8036c34:	b580      	push	{r7, lr}
 8036c36:	b082      	sub	sp, #8
 8036c38:	af00      	add	r7, sp, #0
 8036c3a:	4603      	mov	r3, r0
 8036c3c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(EN_12V_GPIO_Port, EN_12V_Pin, v);
 8036c3e:	79fb      	ldrb	r3, [r7, #7]
 8036c40:	461a      	mov	r2, r3
 8036c42:	2102      	movs	r1, #2
 8036c44:	4803      	ldr	r0, [pc, #12]	@ (8036c54 <EnableSOM+0x20>)
 8036c46:	f7ec fc79 	bl	802353c <HAL_GPIO_WritePin>
}
 8036c4a:	bf00      	nop
 8036c4c:	3708      	adds	r7, #8
 8036c4e:	46bd      	mov	sp, r7
 8036c50:	bd80      	pop	{r7, pc}
 8036c52:	bf00      	nop
 8036c54:	42020800 	.word	0x42020800

08036c58 <hailo_task_init>:

static void Hailo_syncTask();
static void Hailo_elab_task();

void hailo_task_init()
{
 8036c58:	b580      	push	{r7, lr}
 8036c5a:	af00      	add	r7, sp, #0
	gu8HailoSync  = 0;
 8036c5c:	4b10      	ldr	r3, [pc, #64]	@ (8036ca0 <hailo_task_init+0x48>)
 8036c5e:	2200      	movs	r2, #0
 8036c60:	701a      	strb	r2, [r3, #0]
	gu8HailoState = INIT_SYSTEM;
 8036c62:	4b10      	ldr	r3, [pc, #64]	@ (8036ca4 <hailo_task_init+0x4c>)
 8036c64:	2200      	movs	r2, #0
 8036c66:	701a      	strb	r2, [r3, #0]
	gbLinuxAlive  = ALIVE_DEFAULT;
 8036c68:	4b0f      	ldr	r3, [pc, #60]	@ (8036ca8 <hailo_task_init+0x50>)
 8036c6a:	2200      	movs	r2, #0
 8036c6c:	701a      	strb	r2, [r3, #0]
	gbHailoRequest= 1;
 8036c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8036cac <hailo_task_init+0x54>)
 8036c70:	2201      	movs	r2, #1
 8036c72:	701a      	strb	r2, [r3, #0]
	nTimeOut      = 10;
 8036c74:	4b0e      	ldr	r3, [pc, #56]	@ (8036cb0 <hailo_task_init+0x58>)
 8036c76:	220a      	movs	r2, #10
 8036c78:	601a      	str	r2, [r3, #0]
	g_DisableTask = 0;
 8036c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8036cb4 <hailo_task_init+0x5c>)
 8036c7c:	2200      	movs	r2, #0
 8036c7e:	701a      	strb	r2, [r3, #0]
	//time critical function
	add_cyclical_funct(Hailo_syncTask, 1000, "Hailo_sync\0",CRITICAL_TASK);
 8036c80:	2301      	movs	r3, #1
 8036c82:	4a0d      	ldr	r2, [pc, #52]	@ (8036cb8 <hailo_task_init+0x60>)
 8036c84:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8036c88:	480c      	ldr	r0, [pc, #48]	@ (8036cbc <hailo_task_init+0x64>)
 8036c8a:	f7fa fcf9 	bl	8031680 <add_cyclical_funct>
	add_mainloop_funct(Hailo_elab_task, "Hailo_state\0", 1, 0);
 8036c8e:	2300      	movs	r3, #0
 8036c90:	2201      	movs	r2, #1
 8036c92:	490b      	ldr	r1, [pc, #44]	@ (8036cc0 <hailo_task_init+0x68>)
 8036c94:	480b      	ldr	r0, [pc, #44]	@ (8036cc4 <hailo_task_init+0x6c>)
 8036c96:	f7fa fbc7 	bl	8031428 <add_mainloop_funct>
}
 8036c9a:	bf00      	nop
 8036c9c:	bd80      	pop	{r7, pc}
 8036c9e:	bf00      	nop
 8036ca0:	200045ec 	.word	0x200045ec
 8036ca4:	200045ed 	.word	0x200045ed
 8036ca8:	200045ee 	.word	0x200045ee
 8036cac:	20000124 	.word	0x20000124
 8036cb0:	20000120 	.word	0x20000120
 8036cb4:	200045f0 	.word	0x200045f0
 8036cb8:	0803d114 	.word	0x0803d114
 8036cbc:	08036cc9 	.word	0x08036cc9
 8036cc0:	0803d120 	.word	0x0803d120
 8036cc4:	08036d45 	.word	0x08036d45

08036cc8 <Hailo_syncTask>:

static void Hailo_syncTask()
{
 8036cc8:	b480      	push	{r7}
 8036cca:	af00      	add	r7, sp, #0
	gu8HailoSync = 1;
 8036ccc:	4b03      	ldr	r3, [pc, #12]	@ (8036cdc <Hailo_syncTask+0x14>)
 8036cce:	2201      	movs	r2, #1
 8036cd0:	701a      	strb	r2, [r3, #0]
}
 8036cd2:	bf00      	nop
 8036cd4:	46bd      	mov	sp, r7
 8036cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036cda:	4770      	bx	lr
 8036cdc:	200045ec 	.word	0x200045ec

08036ce0 <setReadyStatus>:

void setReadyStatus()
{
 8036ce0:	b480      	push	{r7}
 8036ce2:	af00      	add	r7, sp, #0
	g_u8LinuxReadyFlag=1;
 8036ce4:	4b03      	ldr	r3, [pc, #12]	@ (8036cf4 <setReadyStatus+0x14>)
 8036ce6:	2201      	movs	r2, #1
 8036ce8:	701a      	strb	r2, [r3, #0]
}
 8036cea:	bf00      	nop
 8036cec:	46bd      	mov	sp, r7
 8036cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036cf2:	4770      	bx	lr
 8036cf4:	200045ef 	.word	0x200045ef

08036cf8 <resetReadyStatus>:

void resetReadyStatus()
{
 8036cf8:	b480      	push	{r7}
 8036cfa:	af00      	add	r7, sp, #0
	g_u8LinuxReadyFlag=0;
 8036cfc:	4b03      	ldr	r3, [pc, #12]	@ (8036d0c <resetReadyStatus+0x14>)
 8036cfe:	2200      	movs	r2, #0
 8036d00:	701a      	strb	r2, [r3, #0]
}
 8036d02:	bf00      	nop
 8036d04:	46bd      	mov	sp, r7
 8036d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036d0a:	4770      	bx	lr
 8036d0c:	200045ef 	.word	0x200045ef

08036d10 <enwhiteled>:
{
	return nTimeOut;
}

int enwhiteled(uint8_t on)
{
 8036d10:	b580      	push	{r7, lr}
 8036d12:	b082      	sub	sp, #8
 8036d14:	af00      	add	r7, sp, #0
 8036d16:	4603      	mov	r3, r0
 8036d18:	71fb      	strb	r3, [r7, #7]
	if(on>0)
 8036d1a:	79fb      	ldrb	r3, [r7, #7]
 8036d1c:	2b00      	cmp	r3, #0
 8036d1e:	d005      	beq.n	8036d2c <enwhiteled+0x1c>
	{
		HAL_GPIO_WritePin(EN_WHITE_GPIO_Port, EN_WHITE_Pin, GPIO_PIN_SET);
 8036d20:	2201      	movs	r2, #1
 8036d22:	2108      	movs	r1, #8
 8036d24:	4806      	ldr	r0, [pc, #24]	@ (8036d40 <enwhiteled+0x30>)
 8036d26:	f7ec fc09 	bl	802353c <HAL_GPIO_WritePin>
 8036d2a:	e004      	b.n	8036d36 <enwhiteled+0x26>
	}
	else
	{
		HAL_GPIO_WritePin(EN_WHITE_GPIO_Port, EN_WHITE_Pin, GPIO_PIN_RESET);
 8036d2c:	2200      	movs	r2, #0
 8036d2e:	2108      	movs	r1, #8
 8036d30:	4803      	ldr	r0, [pc, #12]	@ (8036d40 <enwhiteled+0x30>)
 8036d32:	f7ec fc03 	bl	802353c <HAL_GPIO_WritePin>
	}
	return 0;
 8036d36:	2300      	movs	r3, #0
}
 8036d38:	4618      	mov	r0, r3
 8036d3a:	3708      	adds	r7, #8
 8036d3c:	46bd      	mov	sp, r7
 8036d3e:	bd80      	pop	{r7, pc}
 8036d40:	42020800 	.word	0x42020800

08036d44 <Hailo_elab_task>:

static void Hailo_elab_task()
{
 8036d44:	b580      	push	{r7, lr}
 8036d46:	af00      	add	r7, sp, #0
	if(gu8HailoSync == 0) return;
 8036d48:	4b5d      	ldr	r3, [pc, #372]	@ (8036ec0 <Hailo_elab_task+0x17c>)
 8036d4a:	781b      	ldrb	r3, [r3, #0]
 8036d4c:	2b00      	cmp	r3, #0
 8036d4e:	f000 80a8 	beq.w	8036ea2 <Hailo_elab_task+0x15e>
	gu8HailoSync = 0;
 8036d52:	4b5b      	ldr	r3, [pc, #364]	@ (8036ec0 <Hailo_elab_task+0x17c>)
 8036d54:	2200      	movs	r2, #0
 8036d56:	701a      	strb	r2, [r3, #0]
	if(nTimeOut>0) nTimeOut--;
 8036d58:	4b5a      	ldr	r3, [pc, #360]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036d5a:	681b      	ldr	r3, [r3, #0]
 8036d5c:	2b00      	cmp	r3, #0
 8036d5e:	dd04      	ble.n	8036d6a <Hailo_elab_task+0x26>
 8036d60:	4b58      	ldr	r3, [pc, #352]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036d62:	681b      	ldr	r3, [r3, #0]
 8036d64:	3b01      	subs	r3, #1
 8036d66:	4a57      	ldr	r2, [pc, #348]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036d68:	6013      	str	r3, [r2, #0]
	if(g_DisableTask > 0)
 8036d6a:	4b57      	ldr	r3, [pc, #348]	@ (8036ec8 <Hailo_elab_task+0x184>)
 8036d6c:	781b      	ldrb	r3, [r3, #0]
 8036d6e:	2b00      	cmp	r3, #0
 8036d70:	f040 8099 	bne.w	8036ea6 <Hailo_elab_task+0x162>
//		HAL_GPIO_WritePin(EN_SOM_GPIO_Port, EN_SOM_Pin, GPIO_PIN_SET);
//		HAL_GPIO_WritePin(EN_LTE_PWR_GPIO_Port, EN_LTE_PWR_Pin, GPIO_PIN_SET);
		return;
	}

	switch(gu8HailoState)
 8036d74:	4b55      	ldr	r3, [pc, #340]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036d76:	781b      	ldrb	r3, [r3, #0]
 8036d78:	2b05      	cmp	r3, #5
 8036d7a:	f200 809f 	bhi.w	8036ebc <Hailo_elab_task+0x178>
 8036d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8036d84 <Hailo_elab_task+0x40>)
 8036d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8036d84:	08036d9d 	.word	0x08036d9d
 8036d88:	08036db3 	.word	0x08036db3
 8036d8c:	08036de7 	.word	0x08036de7
 8036d90:	08036e01 	.word	0x08036e01
 8036d94:	08036e4b 	.word	0x08036e4b
 8036d98:	08036e8d 	.word	0x08036e8d
	{

	case INIT_SYSTEM:
		EnableSOM(GPIO_PIN_RESET);
 8036d9c:	2000      	movs	r0, #0
 8036d9e:	f7ff ff49 	bl	8036c34 <EnableSOM>
		gu8HailoState = SYSTEM_IDLE;
 8036da2:	4b4a      	ldr	r3, [pc, #296]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036da4:	2201      	movs	r2, #1
 8036da6:	701a      	strb	r2, [r3, #0]
		HAL_Delay(800);
 8036da8:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8036dac:	f7eb fdd0 	bl	8022950 <HAL_Delay>
		break;
 8036db0:	e084      	b.n	8036ebc <Hailo_elab_task+0x178>
	case SYSTEM_IDLE:
		enwhiteled( GPIO_PIN_RESET);
 8036db2:	2000      	movs	r0, #0
 8036db4:	f7ff ffac 	bl	8036d10 <enwhiteled>
		if(isLinuxAlive())
 8036db8:	f000 f8f0 	bl	8036f9c <isLinuxAlive>
 8036dbc:	4603      	mov	r3, r0
 8036dbe:	2b00      	cmp	r3, #0
 8036dc0:	d003      	beq.n	8036dca <Hailo_elab_task+0x86>
		{
			gu8HailoState = INIT_POWER_SYSTEM;
 8036dc2:	4b42      	ldr	r3, [pc, #264]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036dc4:	2202      	movs	r2, #2
 8036dc6:	701a      	strb	r2, [r3, #0]
		{
			resetPirEvent();
			nTimeOut = SETUP_TIME;
			gu8HailoState = INIT_POWER_SYSTEM;
		}
		break;
 8036dc8:	e06f      	b.n	8036eaa <Hailo_elab_task+0x166>
		else if(isPirevent())
 8036dca:	f000 f8c3 	bl	8036f54 <isPirevent>
 8036dce:	4603      	mov	r3, r0
 8036dd0:	2b00      	cmp	r3, #0
 8036dd2:	d06a      	beq.n	8036eaa <Hailo_elab_task+0x166>
			resetPirEvent();
 8036dd4:	f000 f8b2 	bl	8036f3c <resetPirEvent>
			nTimeOut = SETUP_TIME;
 8036dd8:	4b3a      	ldr	r3, [pc, #232]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036dda:	2202      	movs	r2, #2
 8036ddc:	601a      	str	r2, [r3, #0]
			gu8HailoState = INIT_POWER_SYSTEM;
 8036dde:	4b3b      	ldr	r3, [pc, #236]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036de0:	2202      	movs	r2, #2
 8036de2:	701a      	strb	r2, [r3, #0]
		break;
 8036de4:	e061      	b.n	8036eaa <Hailo_elab_task+0x166>

	case INIT_POWER_SYSTEM :
		EnableSOM(GPIO_PIN_SET);
 8036de6:	2001      	movs	r0, #1
 8036de8:	f7ff ff24 	bl	8036c34 <EnableSOM>
		enwhiteled( GPIO_PIN_RESET);
 8036dec:	2000      	movs	r0, #0
 8036dee:	f7ff ff8f 	bl	8036d10 <enwhiteled>
		gu8HailoState = CHECK_HAILO_STARTED;
 8036df2:	4b36      	ldr	r3, [pc, #216]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036df4:	2203      	movs	r2, #3
 8036df6:	701a      	strb	r2, [r3, #0]
		nTimeOut      = LINUX_START_TIMEOUT;
 8036df8:	4b32      	ldr	r3, [pc, #200]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036dfa:	223c      	movs	r2, #60	@ 0x3c
 8036dfc:	601a      	str	r2, [r3, #0]
		break;
 8036dfe:	e05d      	b.n	8036ebc <Hailo_elab_task+0x178>

	case CHECK_HAILO_STARTED:
		send_ping();
 8036e00:	f001 f928 	bl	8038054 <send_ping>
		if(nTimeOut==0)
 8036e04:	4b2f      	ldr	r3, [pc, #188]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036e06:	681b      	ldr	r3, [r3, #0]
 8036e08:	2b00      	cmp	r3, #0
 8036e0a:	d111      	bne.n	8036e30 <Hailo_elab_task+0xec>
		{
			if(isLinuxAlive()==0)
 8036e0c:	f000 f8c6 	bl	8036f9c <isLinuxAlive>
 8036e10:	4603      	mov	r3, r0
 8036e12:	2b00      	cmp	r3, #0
 8036e14:	d109      	bne.n	8036e2a <Hailo_elab_task+0xe6>
			{
				//linux non si avvia oppure non risponde alla richiesta di Ready
				nTimeOut      = 0;
 8036e16:	4b2b      	ldr	r3, [pc, #172]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036e18:	2200      	movs	r2, #0
 8036e1a:	601a      	str	r2, [r3, #0]
				segnala_errore(LINUXOFFERROR);
 8036e1c:	2002      	movs	r0, #2
 8036e1e:	f7fa ffe5 	bl	8031dec <segnala_errore>
				gu8HailoState = LINUX_HAILO_POWEROFF;
 8036e22:	4b2a      	ldr	r3, [pc, #168]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036e24:	2205      	movs	r2, #5
 8036e26:	701a      	strb	r2, [r3, #0]
				return;
 8036e28:	e048      	b.n	8036ebc <Hailo_elab_task+0x178>
			}
			nTimeOut      = LINUX_START_TIMEOUT;
 8036e2a:	4b26      	ldr	r3, [pc, #152]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036e2c:	223c      	movs	r2, #60	@ 0x3c
 8036e2e:	601a      	str	r2, [r3, #0]
		}
		if(g_u8LinuxReadyFlag == 0)
 8036e30:	4b27      	ldr	r3, [pc, #156]	@ (8036ed0 <Hailo_elab_task+0x18c>)
 8036e32:	781b      	ldrb	r3, [r3, #0]
 8036e34:	2b00      	cmp	r3, #0
 8036e36:	d03a      	beq.n	8036eae <Hailo_elab_task+0x16a>
		{
			//aspetto che linux si sia attivato
			return;
		}
		send_sensor_data();
 8036e38:	f000 ff76 	bl	8037d28 <send_sensor_data>
		nTimeOut      = LINUX_IDLE_MAXTIME;
 8036e3c:	4b21      	ldr	r3, [pc, #132]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036e3e:	2250      	movs	r2, #80	@ 0x50
 8036e40:	601a      	str	r2, [r3, #0]
		gu8HailoState = LINUX_HAILO_ACTIVE;
 8036e42:	4b22      	ldr	r3, [pc, #136]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036e44:	2204      	movs	r2, #4
 8036e46:	701a      	strb	r2, [r3, #0]
		break;
 8036e48:	e038      	b.n	8036ebc <Hailo_elab_task+0x178>
	case LINUX_HAILO_ACTIVE:
		//invio ping per controllare lo stato di linux
		resetReadyStatus();
 8036e4a:	f7ff ff55 	bl	8036cf8 <resetReadyStatus>
		send_ping();
 8036e4e:	f001 f901 	bl	8038054 <send_ping>
		if(isPirevent())
 8036e52:	f000 f87f 	bl	8036f54 <isPirevent>
 8036e56:	4603      	mov	r3, r0
 8036e58:	2b00      	cmp	r3, #0
 8036e5a:	d005      	beq.n	8036e68 <Hailo_elab_task+0x124>
		{
			resetPirEvent();
 8036e5c:	f000 f86e 	bl	8036f3c <resetPirEvent>
			nTimeOut      = LINUX_IDLE_MAXTIME;
 8036e60:	4b18      	ldr	r3, [pc, #96]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036e62:	2250      	movs	r2, #80	@ 0x50
 8036e64:	601a      	str	r2, [r3, #0]
			return;
 8036e66:	e029      	b.n	8036ebc <Hailo_elab_task+0x178>
		}
		if(nTimeOut==0)
 8036e68:	4b16      	ldr	r3, [pc, #88]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036e6a:	681b      	ldr	r3, [r3, #0]
 8036e6c:	2b00      	cmp	r3, #0
 8036e6e:	d120      	bne.n	8036eb2 <Hailo_elab_task+0x16e>
		{
			if(isLinuxAlive()==0)
 8036e70:	f000 f894 	bl	8036f9c <isLinuxAlive>
 8036e74:	4603      	mov	r3, r0
 8036e76:	2b00      	cmp	r3, #0
 8036e78:	d11d      	bne.n	8036eb6 <Hailo_elab_task+0x172>
			{
				request_halt();
 8036e7a:	f001 f8b7 	bl	8037fec <request_halt>
				nTimeOut      = LINUX_STOP_TIME;
 8036e7e:	4b11      	ldr	r3, [pc, #68]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036e80:	220f      	movs	r2, #15
 8036e82:	601a      	str	r2, [r3, #0]
				gu8HailoState = LINUX_HAILO_POWEROFF;
 8036e84:	4b11      	ldr	r3, [pc, #68]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036e86:	2205      	movs	r2, #5
 8036e88:	701a      	strb	r2, [r3, #0]
			}
			return;
 8036e8a:	e014      	b.n	8036eb6 <Hailo_elab_task+0x172>
		}
		break;
	case LINUX_HAILO_POWEROFF:
		if(nTimeOut>0) return;
 8036e8c:	4b0d      	ldr	r3, [pc, #52]	@ (8036ec4 <Hailo_elab_task+0x180>)
 8036e8e:	681b      	ldr	r3, [r3, #0]
 8036e90:	2b00      	cmp	r3, #0
 8036e92:	dc12      	bgt.n	8036eba <Hailo_elab_task+0x176>
		EnableSOM(GPIO_PIN_RESET);
 8036e94:	2000      	movs	r0, #0
 8036e96:	f7ff fecd 	bl	8036c34 <EnableSOM>
    	gu8HailoState = SYSTEM_IDLE;
 8036e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8036ecc <Hailo_elab_task+0x188>)
 8036e9c:	2201      	movs	r2, #1
 8036e9e:	701a      	strb	r2, [r3, #0]
		break;
 8036ea0:	e00c      	b.n	8036ebc <Hailo_elab_task+0x178>
	if(gu8HailoSync == 0) return;
 8036ea2:	bf00      	nop
 8036ea4:	e00a      	b.n	8036ebc <Hailo_elab_task+0x178>
		return;
 8036ea6:	bf00      	nop
 8036ea8:	e008      	b.n	8036ebc <Hailo_elab_task+0x178>
		break;
 8036eaa:	bf00      	nop
 8036eac:	e006      	b.n	8036ebc <Hailo_elab_task+0x178>
			return;
 8036eae:	bf00      	nop
 8036eb0:	e004      	b.n	8036ebc <Hailo_elab_task+0x178>
		break;
 8036eb2:	bf00      	nop
 8036eb4:	e002      	b.n	8036ebc <Hailo_elab_task+0x178>
			return;
 8036eb6:	bf00      	nop
 8036eb8:	e000      	b.n	8036ebc <Hailo_elab_task+0x178>
		if(nTimeOut>0) return;
 8036eba:	bf00      	nop
	}
}
 8036ebc:	bd80      	pop	{r7, pc}
 8036ebe:	bf00      	nop
 8036ec0:	200045ec 	.word	0x200045ec
 8036ec4:	20000120 	.word	0x20000120
 8036ec8:	200045f0 	.word	0x200045f0
 8036ecc:	200045ed 	.word	0x200045ed
 8036ed0:	200045ef 	.word	0x200045ef

08036ed4 <setPirEvent>:
	uint8_t value  = gbRtcRequest;
	return value;
}

void setPirEvent(int id)
{
 8036ed4:	b580      	push	{r7, lr}
 8036ed6:	b0c2      	sub	sp, #264	@ 0x108
 8036ed8:	af00      	add	r7, sp, #0
 8036eda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8036ede:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8036ee2:	6018      	str	r0, [r3, #0]
	char string[256];
	memset(string,0,256);
 8036ee4:	f107 0308 	add.w	r3, r7, #8
 8036ee8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8036eec:	2100      	movs	r1, #0
 8036eee:	4618      	mov	r0, r3
 8036ef0:	f002 fc66 	bl	80397c0 <memset>
	sprintf(string,"Pir Event[%d]\r\n",id);
 8036ef4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8036ef8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8036efc:	f107 0008 	add.w	r0, r7, #8
 8036f00:	681a      	ldr	r2, [r3, #0]
 8036f02:	490c      	ldr	r1, [pc, #48]	@ (8036f34 <setPirEvent+0x60>)
 8036f04:	f002 fb60 	bl	80395c8 <siprintf>
	outterm_send((uint8_t*)string,strlen(string));
 8036f08:	f107 0308 	add.w	r3, r7, #8
 8036f0c:	4618      	mov	r0, r3
 8036f0e:	f7e9 fff5 	bl	8020efc <strlen>
 8036f12:	4603      	mov	r3, r0
 8036f14:	b29a      	uxth	r2, r3
 8036f16:	f107 0308 	add.w	r3, r7, #8
 8036f1a:	4611      	mov	r1, r2
 8036f1c:	4618      	mov	r0, r3
 8036f1e:	f000 fd11 	bl	8037944 <outterm_send>
	l_bpirEvent=1;
 8036f22:	4b05      	ldr	r3, [pc, #20]	@ (8036f38 <setPirEvent+0x64>)
 8036f24:	2201      	movs	r2, #1
 8036f26:	701a      	strb	r2, [r3, #0]
}
 8036f28:	bf00      	nop
 8036f2a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8036f2e:	46bd      	mov	sp, r7
 8036f30:	bd80      	pop	{r7, pc}
 8036f32:	bf00      	nop
 8036f34:	0803d130 	.word	0x0803d130
 8036f38:	200045f1 	.word	0x200045f1

08036f3c <resetPirEvent>:

void resetPirEvent()
{
 8036f3c:	b480      	push	{r7}
 8036f3e:	af00      	add	r7, sp, #0
	l_bpirEvent=0;
 8036f40:	4b03      	ldr	r3, [pc, #12]	@ (8036f50 <resetPirEvent+0x14>)
 8036f42:	2200      	movs	r2, #0
 8036f44:	701a      	strb	r2, [r3, #0]
}
 8036f46:	bf00      	nop
 8036f48:	46bd      	mov	sp, r7
 8036f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036f4e:	4770      	bx	lr
 8036f50:	200045f1 	.word	0x200045f1

08036f54 <isPirevent>:

uint8_t isPirevent()
{
 8036f54:	b480      	push	{r7}
 8036f56:	af00      	add	r7, sp, #0
	return l_bpirEvent;
 8036f58:	4b03      	ldr	r3, [pc, #12]	@ (8036f68 <isPirevent+0x14>)
 8036f5a:	781b      	ldrb	r3, [r3, #0]
}
 8036f5c:	4618      	mov	r0, r3
 8036f5e:	46bd      	mov	sp, r7
 8036f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036f64:	4770      	bx	lr
 8036f66:	bf00      	nop
 8036f68:	200045f1 	.word	0x200045f1

08036f6c <setLinuxAlive>:

int  setLinuxAlive(uint8_t enable)
{
 8036f6c:	b480      	push	{r7}
 8036f6e:	b083      	sub	sp, #12
 8036f70:	af00      	add	r7, sp, #0
 8036f72:	4603      	mov	r3, r0
 8036f74:	71fb      	strb	r3, [r7, #7]
	//se abilitato evita di chiudere linux dopo il timeout
	if(enable != 0)enable=1;
 8036f76:	79fb      	ldrb	r3, [r7, #7]
 8036f78:	2b00      	cmp	r3, #0
 8036f7a:	d001      	beq.n	8036f80 <setLinuxAlive+0x14>
 8036f7c:	2301      	movs	r3, #1
 8036f7e:	71fb      	strb	r3, [r7, #7]
	gbLinuxAlive = enable;
 8036f80:	4a05      	ldr	r2, [pc, #20]	@ (8036f98 <setLinuxAlive+0x2c>)
 8036f82:	79fb      	ldrb	r3, [r7, #7]
 8036f84:	7013      	strb	r3, [r2, #0]
	return gbLinuxAlive;
 8036f86:	4b04      	ldr	r3, [pc, #16]	@ (8036f98 <setLinuxAlive+0x2c>)
 8036f88:	781b      	ldrb	r3, [r3, #0]
}
 8036f8a:	4618      	mov	r0, r3
 8036f8c:	370c      	adds	r7, #12
 8036f8e:	46bd      	mov	sp, r7
 8036f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036f94:	4770      	bx	lr
 8036f96:	bf00      	nop
 8036f98:	200045ee 	.word	0x200045ee

08036f9c <isLinuxAlive>:

int isLinuxAlive()
{
 8036f9c:	b480      	push	{r7}
 8036f9e:	af00      	add	r7, sp, #0
	return gbLinuxAlive;
 8036fa0:	4b03      	ldr	r3, [pc, #12]	@ (8036fb0 <isLinuxAlive+0x14>)
 8036fa2:	781b      	ldrb	r3, [r3, #0]
}
 8036fa4:	4618      	mov	r0, r3
 8036fa6:	46bd      	mov	sp, r7
 8036fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036fac:	4770      	bx	lr
 8036fae:	bf00      	nop
 8036fb0:	200045ee 	.word	0x200045ee

08036fb4 <getPirvalue>:
static uint8_t  gu8PirFilterCount[4];//contatore usato per denoise ingressi
static uint32_t gu8PirCounter[4];    //contatore di ms trascorsi da ultimo evento in ingresso
static uint32_t gu8PirCounterOscuramento[4];//contatore di ms trascorsi da ultimo evento segnalato

uint8_t  getPirvalue(uint8_t ch)
{
 8036fb4:	b480      	push	{r7}
 8036fb6:	b083      	sub	sp, #12
 8036fb8:	af00      	add	r7, sp, #0
 8036fba:	4603      	mov	r3, r0
 8036fbc:	71fb      	strb	r3, [r7, #7]
	if (ch > 3) return 0;
 8036fbe:	79fb      	ldrb	r3, [r7, #7]
 8036fc0:	2b03      	cmp	r3, #3
 8036fc2:	d901      	bls.n	8036fc8 <getPirvalue+0x14>
 8036fc4:	2300      	movs	r3, #0
 8036fc6:	e002      	b.n	8036fce <getPirvalue+0x1a>
	return gu8PirValue[ch];
 8036fc8:	79fb      	ldrb	r3, [r7, #7]
 8036fca:	4a04      	ldr	r2, [pc, #16]	@ (8036fdc <getPirvalue+0x28>)
 8036fcc:	5cd3      	ldrb	r3, [r2, r3]
}
 8036fce:	4618      	mov	r0, r3
 8036fd0:	370c      	adds	r7, #12
 8036fd2:	46bd      	mov	sp, r7
 8036fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8036fd8:	4770      	bx	lr
 8036fda:	bf00      	nop
 8036fdc:	200045f4 	.word	0x200045f4

08036fe0 <pir_task_init>:
void pir_task_init()
{
 8036fe0:	b580      	push	{r7, lr}
 8036fe2:	b082      	sub	sp, #8
 8036fe4:	af00      	add	r7, sp, #0
	int i;
	for(i=0;i<4;i++)
 8036fe6:	2300      	movs	r3, #0
 8036fe8:	607b      	str	r3, [r7, #4]
 8036fea:	e025      	b.n	8037038 <pir_task_init+0x58>
	{
		gu8PirValue[i]          = 1;
 8036fec:	4a1d      	ldr	r2, [pc, #116]	@ (8037064 <pir_task_init+0x84>)
 8036fee:	687b      	ldr	r3, [r7, #4]
 8036ff0:	4413      	add	r3, r2
 8036ff2:	2201      	movs	r2, #1
 8036ff4:	701a      	strb	r2, [r3, #0]
		gu8PirValueFiltered[i]  = 0;
 8036ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8037068 <pir_task_init+0x88>)
 8036ff8:	687b      	ldr	r3, [r7, #4]
 8036ffa:	4413      	add	r3, r2
 8036ffc:	2200      	movs	r2, #0
 8036ffe:	701a      	strb	r2, [r3, #0]
		gu8PirValueFilteredD[i] = 0;
 8037000:	4a1a      	ldr	r2, [pc, #104]	@ (803706c <pir_task_init+0x8c>)
 8037002:	687b      	ldr	r3, [r7, #4]
 8037004:	4413      	add	r3, r2
 8037006:	2200      	movs	r2, #0
 8037008:	701a      	strb	r2, [r3, #0]
		gu8PirValueEvent[i]     = 0;
 803700a:	4a19      	ldr	r2, [pc, #100]	@ (8037070 <pir_task_init+0x90>)
 803700c:	687b      	ldr	r3, [r7, #4]
 803700e:	4413      	add	r3, r2
 8037010:	2200      	movs	r2, #0
 8037012:	701a      	strb	r2, [r3, #0]
		gu8PirCounter[i]        = 0;
 8037014:	4a17      	ldr	r2, [pc, #92]	@ (8037074 <pir_task_init+0x94>)
 8037016:	687b      	ldr	r3, [r7, #4]
 8037018:	2100      	movs	r1, #0
 803701a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		gu8PirFilterCount[i]    = 0;
 803701e:	4a16      	ldr	r2, [pc, #88]	@ (8037078 <pir_task_init+0x98>)
 8037020:	687b      	ldr	r3, [r7, #4]
 8037022:	4413      	add	r3, r2
 8037024:	2200      	movs	r2, #0
 8037026:	701a      	strb	r2, [r3, #0]
		gu8PirDetectEvent[i]    = 0;
 8037028:	4a14      	ldr	r2, [pc, #80]	@ (803707c <pir_task_init+0x9c>)
 803702a:	687b      	ldr	r3, [r7, #4]
 803702c:	4413      	add	r3, r2
 803702e:	2200      	movs	r2, #0
 8037030:	701a      	strb	r2, [r3, #0]
	for(i=0;i<4;i++)
 8037032:	687b      	ldr	r3, [r7, #4]
 8037034:	3301      	adds	r3, #1
 8037036:	607b      	str	r3, [r7, #4]
 8037038:	687b      	ldr	r3, [r7, #4]
 803703a:	2b03      	cmp	r3, #3
 803703c:	ddd6      	ble.n	8036fec <pir_task_init+0xc>
	}
	gu8pirSync  = 0;
 803703e:	4b10      	ldr	r3, [pc, #64]	@ (8037080 <pir_task_init+0xa0>)
 8037040:	2200      	movs	r2, #0
 8037042:	701a      	strb	r2, [r3, #0]
	add_mainloop_funct(PirMainTask, "pir-taSK\0", 1, 0);
 8037044:	2300      	movs	r3, #0
 8037046:	2201      	movs	r2, #1
 8037048:	490e      	ldr	r1, [pc, #56]	@ (8037084 <pir_task_init+0xa4>)
 803704a:	480f      	ldr	r0, [pc, #60]	@ (8037088 <pir_task_init+0xa8>)
 803704c:	f7fa f9ec 	bl	8031428 <add_mainloop_funct>
	add_cyclical_funct(PirRtTask, 1, "pir_sync\0",CRITICAL_TASK);
 8037050:	2301      	movs	r3, #1
 8037052:	4a0e      	ldr	r2, [pc, #56]	@ (803708c <pir_task_init+0xac>)
 8037054:	2101      	movs	r1, #1
 8037056:	480e      	ldr	r0, [pc, #56]	@ (8037090 <pir_task_init+0xb0>)
 8037058:	f7fa fb12 	bl	8031680 <add_cyclical_funct>
}
 803705c:	bf00      	nop
 803705e:	3708      	adds	r7, #8
 8037060:	46bd      	mov	sp, r7
 8037062:	bd80      	pop	{r7, pc}
 8037064:	200045f4 	.word	0x200045f4
 8037068:	200045f8 	.word	0x200045f8
 803706c:	200045fc 	.word	0x200045fc
 8037070:	20004600 	.word	0x20004600
 8037074:	2000460c 	.word	0x2000460c
 8037078:	20004608 	.word	0x20004608
 803707c:	20004604 	.word	0x20004604
 8037080:	200045f2 	.word	0x200045f2
 8037084:	0803d140 	.word	0x0803d140
 8037088:	08037171 	.word	0x08037171
 803708c:	0803d14c 	.word	0x0803d14c
 8037090:	08037095 	.word	0x08037095

08037094 <PirRtTask>:



static void PirRtTask()
{
 8037094:	b580      	push	{r7, lr}
 8037096:	b082      	sub	sp, #8
 8037098:	af00      	add	r7, sp, #0
	int i;

	gu8pirSync = 1;
 803709a:	4b2e      	ldr	r3, [pc, #184]	@ (8037154 <PirRtTask+0xc0>)
 803709c:	2201      	movs	r2, #1
 803709e:	701a      	strb	r2, [r3, #0]

	gu8PirValue[0] = HAL_GPIO_ReadPin(PIR1_GPIO_Port, PIR1_Pin);
 80370a0:	2104      	movs	r1, #4
 80370a2:	482d      	ldr	r0, [pc, #180]	@ (8037158 <PirRtTask+0xc4>)
 80370a4:	f7ec fa32 	bl	802350c <HAL_GPIO_ReadPin>
 80370a8:	4603      	mov	r3, r0
 80370aa:	461a      	mov	r2, r3
 80370ac:	4b2b      	ldr	r3, [pc, #172]	@ (803715c <PirRtTask+0xc8>)
 80370ae:	701a      	strb	r2, [r3, #0]
	gu8PirValue[1] = HAL_GPIO_ReadPin(PIR2_GPIO_Port, PIR2_Pin);
 80370b0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80370b4:	482a      	ldr	r0, [pc, #168]	@ (8037160 <PirRtTask+0xcc>)
 80370b6:	f7ec fa29 	bl	802350c <HAL_GPIO_ReadPin>
 80370ba:	4603      	mov	r3, r0
 80370bc:	461a      	mov	r2, r3
 80370be:	4b27      	ldr	r3, [pc, #156]	@ (803715c <PirRtTask+0xc8>)
 80370c0:	705a      	strb	r2, [r3, #1]
	gu8PirValue[2] = HAL_GPIO_ReadPin(PIR3_GPIO_Port, PIR3_Pin);
 80370c2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80370c6:	4826      	ldr	r0, [pc, #152]	@ (8037160 <PirRtTask+0xcc>)
 80370c8:	f7ec fa20 	bl	802350c <HAL_GPIO_ReadPin>
 80370cc:	4603      	mov	r3, r0
 80370ce:	461a      	mov	r2, r3
 80370d0:	4b22      	ldr	r3, [pc, #136]	@ (803715c <PirRtTask+0xc8>)
 80370d2:	709a      	strb	r2, [r3, #2]
	gu8PirValue[3] = HAL_GPIO_ReadPin(PIR4_GPIO_Port, PIR4_Pin);
 80370d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80370d8:	4821      	ldr	r0, [pc, #132]	@ (8037160 <PirRtTask+0xcc>)
 80370da:	f7ec fa17 	bl	802350c <HAL_GPIO_ReadPin>
 80370de:	4603      	mov	r3, r0
 80370e0:	461a      	mov	r2, r3
 80370e2:	4b1e      	ldr	r3, [pc, #120]	@ (803715c <PirRtTask+0xc8>)
 80370e4:	70da      	strb	r2, [r3, #3]

	for(i=0;i<4;i++)
 80370e6:	2300      	movs	r3, #0
 80370e8:	607b      	str	r3, [r7, #4]
 80370ea:	e02b      	b.n	8037144 <PirRtTask+0xb0>
	{
		if(gu8PirCounter[i]>0)
 80370ec:	4a1d      	ldr	r2, [pc, #116]	@ (8037164 <PirRtTask+0xd0>)
 80370ee:	687b      	ldr	r3, [r7, #4]
 80370f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80370f4:	2b00      	cmp	r3, #0
 80370f6:	d013      	beq.n	8037120 <PirRtTask+0x8c>
		{
			gu8PirCounter[i]--;
 80370f8:	4a1a      	ldr	r2, [pc, #104]	@ (8037164 <PirRtTask+0xd0>)
 80370fa:	687b      	ldr	r3, [r7, #4]
 80370fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8037100:	1e5a      	subs	r2, r3, #1
 8037102:	4918      	ldr	r1, [pc, #96]	@ (8037164 <PirRtTask+0xd0>)
 8037104:	687b      	ldr	r3, [r7, #4]
 8037106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(gu8PirCounter[i]==0)
 803710a:	4a16      	ldr	r2, [pc, #88]	@ (8037164 <PirRtTask+0xd0>)
 803710c:	687b      	ldr	r3, [r7, #4]
 803710e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8037112:	2b00      	cmp	r3, #0
 8037114:	d104      	bne.n	8037120 <PirRtTask+0x8c>
			{
				gu8PirDetectEvent[i] = 1;
 8037116:	4a14      	ldr	r2, [pc, #80]	@ (8037168 <PirRtTask+0xd4>)
 8037118:	687b      	ldr	r3, [r7, #4]
 803711a:	4413      	add	r3, r2
 803711c:	2201      	movs	r2, #1
 803711e:	701a      	strb	r2, [r3, #0]
			}
		}
		if(gu8PirCounterOscuramento[i]>0)
 8037120:	4a12      	ldr	r2, [pc, #72]	@ (803716c <PirRtTask+0xd8>)
 8037122:	687b      	ldr	r3, [r7, #4]
 8037124:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8037128:	2b00      	cmp	r3, #0
 803712a:	d008      	beq.n	803713e <PirRtTask+0xaa>
		{
			gu8PirCounterOscuramento[i]--;
 803712c:	4a0f      	ldr	r2, [pc, #60]	@ (803716c <PirRtTask+0xd8>)
 803712e:	687b      	ldr	r3, [r7, #4]
 8037130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8037134:	1e5a      	subs	r2, r3, #1
 8037136:	490d      	ldr	r1, [pc, #52]	@ (803716c <PirRtTask+0xd8>)
 8037138:	687b      	ldr	r3, [r7, #4]
 803713a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(i=0;i<4;i++)
 803713e:	687b      	ldr	r3, [r7, #4]
 8037140:	3301      	adds	r3, #1
 8037142:	607b      	str	r3, [r7, #4]
 8037144:	687b      	ldr	r3, [r7, #4]
 8037146:	2b03      	cmp	r3, #3
 8037148:	ddd0      	ble.n	80370ec <PirRtTask+0x58>
		}
	}

}
 803714a:	bf00      	nop
 803714c:	bf00      	nop
 803714e:	3708      	adds	r7, #8
 8037150:	46bd      	mov	sp, r7
 8037152:	bd80      	pop	{r7, pc}
 8037154:	200045f2 	.word	0x200045f2
 8037158:	42020c00 	.word	0x42020c00
 803715c:	200045f4 	.word	0x200045f4
 8037160:	42020800 	.word	0x42020800
 8037164:	2000460c 	.word	0x2000460c
 8037168:	20004604 	.word	0x20004604
 803716c:	2000461c 	.word	0x2000461c

08037170 <PirMainTask>:

static void PirMainTask()
{
 8037170:	b580      	push	{r7, lr}
 8037172:	b082      	sub	sp, #8
 8037174:	af00      	add	r7, sp, #0
	int i;
	if(gu8pirSync==0) return;
 8037176:	4b4b      	ldr	r3, [pc, #300]	@ (80372a4 <PirMainTask+0x134>)
 8037178:	781b      	ldrb	r3, [r3, #0]
 803717a:	2b00      	cmp	r3, #0
 803717c:	f000 808d 	beq.w	803729a <PirMainTask+0x12a>

	gu8pirSync = 0;
 8037180:	4b48      	ldr	r3, [pc, #288]	@ (80372a4 <PirMainTask+0x134>)
 8037182:	2200      	movs	r2, #0
 8037184:	701a      	strb	r2, [r3, #0]


	for(i=0;i<4;i++)
 8037186:	2300      	movs	r3, #0
 8037188:	607b      	str	r3, [r7, #4]
 803718a:	e081      	b.n	8037290 <PirMainTask+0x120>
	{
		if(gu8PirValue[i] == 0)
 803718c:	4a46      	ldr	r2, [pc, #280]	@ (80372a8 <PirMainTask+0x138>)
 803718e:	687b      	ldr	r3, [r7, #4]
 8037190:	4413      	add	r3, r2
 8037192:	781b      	ldrb	r3, [r3, #0]
 8037194:	2b00      	cmp	r3, #0
 8037196:	d111      	bne.n	80371bc <PirMainTask+0x4c>
		{
			if(gu8PirFilterCount[i]>0)
 8037198:	4a44      	ldr	r2, [pc, #272]	@ (80372ac <PirMainTask+0x13c>)
 803719a:	687b      	ldr	r3, [r7, #4]
 803719c:	4413      	add	r3, r2
 803719e:	781b      	ldrb	r3, [r3, #0]
 80371a0:	2b00      	cmp	r3, #0
 80371a2:	d01f      	beq.n	80371e4 <PirMainTask+0x74>
				gu8PirFilterCount[i]--;
 80371a4:	4a41      	ldr	r2, [pc, #260]	@ (80372ac <PirMainTask+0x13c>)
 80371a6:	687b      	ldr	r3, [r7, #4]
 80371a8:	4413      	add	r3, r2
 80371aa:	781b      	ldrb	r3, [r3, #0]
 80371ac:	3b01      	subs	r3, #1
 80371ae:	b2d9      	uxtb	r1, r3
 80371b0:	4a3e      	ldr	r2, [pc, #248]	@ (80372ac <PirMainTask+0x13c>)
 80371b2:	687b      	ldr	r3, [r7, #4]
 80371b4:	4413      	add	r3, r2
 80371b6:	460a      	mov	r2, r1
 80371b8:	701a      	strb	r2, [r3, #0]
 80371ba:	e013      	b.n	80371e4 <PirMainTask+0x74>
		}
		else
		{
			if(gu8PirFilterCount[i]<debounce_ms)
 80371bc:	4a3b      	ldr	r2, [pc, #236]	@ (80372ac <PirMainTask+0x13c>)
 80371be:	687b      	ldr	r3, [r7, #4]
 80371c0:	4413      	add	r3, r2
 80371c2:	781b      	ldrb	r3, [r3, #0]
 80371c4:	461a      	mov	r2, r3
 80371c6:	4b3a      	ldr	r3, [pc, #232]	@ (80372b0 <PirMainTask+0x140>)
 80371c8:	681b      	ldr	r3, [r3, #0]
 80371ca:	429a      	cmp	r2, r3
 80371cc:	d20a      	bcs.n	80371e4 <PirMainTask+0x74>
				gu8PirFilterCount[i]++;
 80371ce:	4a37      	ldr	r2, [pc, #220]	@ (80372ac <PirMainTask+0x13c>)
 80371d0:	687b      	ldr	r3, [r7, #4]
 80371d2:	4413      	add	r3, r2
 80371d4:	781b      	ldrb	r3, [r3, #0]
 80371d6:	3301      	adds	r3, #1
 80371d8:	b2d9      	uxtb	r1, r3
 80371da:	4a34      	ldr	r2, [pc, #208]	@ (80372ac <PirMainTask+0x13c>)
 80371dc:	687b      	ldr	r3, [r7, #4]
 80371de:	4413      	add	r3, r2
 80371e0:	460a      	mov	r2, r1
 80371e2:	701a      	strb	r2, [r3, #0]
		}
		if(gu8PirFilterCount[i] == 0)
 80371e4:	4a31      	ldr	r2, [pc, #196]	@ (80372ac <PirMainTask+0x13c>)
 80371e6:	687b      	ldr	r3, [r7, #4]
 80371e8:	4413      	add	r3, r2
 80371ea:	781b      	ldrb	r3, [r3, #0]
 80371ec:	2b00      	cmp	r3, #0
 80371ee:	d104      	bne.n	80371fa <PirMainTask+0x8a>
		{
			gu8PirValueFiltered[i] = 1;
 80371f0:	4a30      	ldr	r2, [pc, #192]	@ (80372b4 <PirMainTask+0x144>)
 80371f2:	687b      	ldr	r3, [r7, #4]
 80371f4:	4413      	add	r3, r2
 80371f6:	2201      	movs	r2, #1
 80371f8:	701a      	strb	r2, [r3, #0]
		}
		if(gu8PirFilterCount[i] == debounce_ms)
 80371fa:	4a2c      	ldr	r2, [pc, #176]	@ (80372ac <PirMainTask+0x13c>)
 80371fc:	687b      	ldr	r3, [r7, #4]
 80371fe:	4413      	add	r3, r2
 8037200:	781b      	ldrb	r3, [r3, #0]
 8037202:	461a      	mov	r2, r3
 8037204:	4b2a      	ldr	r3, [pc, #168]	@ (80372b0 <PirMainTask+0x140>)
 8037206:	681b      	ldr	r3, [r3, #0]
 8037208:	429a      	cmp	r2, r3
 803720a:	d104      	bne.n	8037216 <PirMainTask+0xa6>
		{
			gu8PirValueFiltered[i] = 0;
 803720c:	4a29      	ldr	r2, [pc, #164]	@ (80372b4 <PirMainTask+0x144>)
 803720e:	687b      	ldr	r3, [r7, #4]
 8037210:	4413      	add	r3, r2
 8037212:	2200      	movs	r2, #0
 8037214:	701a      	strb	r2, [r3, #0]
		}
		if((gu8PirValueFilteredD[i] == 0) && (gu8PirValueFiltered[i] == 1))
 8037216:	4a28      	ldr	r2, [pc, #160]	@ (80372b8 <PirMainTask+0x148>)
 8037218:	687b      	ldr	r3, [r7, #4]
 803721a:	4413      	add	r3, r2
 803721c:	781b      	ldrb	r3, [r3, #0]
 803721e:	2b00      	cmp	r3, #0
 8037220:	d110      	bne.n	8037244 <PirMainTask+0xd4>
 8037222:	4a24      	ldr	r2, [pc, #144]	@ (80372b4 <PirMainTask+0x144>)
 8037224:	687b      	ldr	r3, [r7, #4]
 8037226:	4413      	add	r3, r2
 8037228:	781b      	ldrb	r3, [r3, #0]
 803722a:	2b01      	cmp	r3, #1
 803722c:	d10a      	bne.n	8037244 <PirMainTask+0xd4>
		{
			gu8PirValueEvent[i] = 1;
 803722e:	4a23      	ldr	r2, [pc, #140]	@ (80372bc <PirMainTask+0x14c>)
 8037230:	687b      	ldr	r3, [r7, #4]
 8037232:	4413      	add	r3, r2
 8037234:	2201      	movs	r2, #1
 8037236:	701a      	strb	r2, [r3, #0]
			gu8PirCounter[i]    = timeout_event_ms;
 8037238:	4b21      	ldr	r3, [pc, #132]	@ (80372c0 <PirMainTask+0x150>)
 803723a:	681a      	ldr	r2, [r3, #0]
 803723c:	4921      	ldr	r1, [pc, #132]	@ (80372c4 <PirMainTask+0x154>)
 803723e:	687b      	ldr	r3, [r7, #4]
 8037240:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
		gu8PirValueFilteredD[i] = gu8PirValueFiltered[i];
 8037244:	4a1b      	ldr	r2, [pc, #108]	@ (80372b4 <PirMainTask+0x144>)
 8037246:	687b      	ldr	r3, [r7, #4]
 8037248:	4413      	add	r3, r2
 803724a:	7819      	ldrb	r1, [r3, #0]
 803724c:	4a1a      	ldr	r2, [pc, #104]	@ (80372b8 <PirMainTask+0x148>)
 803724e:	687b      	ldr	r3, [r7, #4]
 8037250:	4413      	add	r3, r2
 8037252:	460a      	mov	r2, r1
 8037254:	701a      	strb	r2, [r3, #0]

		if(gu8PirDetectEvent[i] == 1)
 8037256:	4a1c      	ldr	r2, [pc, #112]	@ (80372c8 <PirMainTask+0x158>)
 8037258:	687b      	ldr	r3, [r7, #4]
 803725a:	4413      	add	r3, r2
 803725c:	781b      	ldrb	r3, [r3, #0]
 803725e:	2b01      	cmp	r3, #1
 8037260:	d113      	bne.n	803728a <PirMainTask+0x11a>
		{
			gu8PirDetectEvent[i]  = 0;
 8037262:	4a19      	ldr	r2, [pc, #100]	@ (80372c8 <PirMainTask+0x158>)
 8037264:	687b      	ldr	r3, [r7, #4]
 8037266:	4413      	add	r3, r2
 8037268:	2200      	movs	r2, #0
 803726a:	701a      	strb	r2, [r3, #0]
			if(gu8PirCounterOscuramento[i] == 0)
 803726c:	4a17      	ldr	r2, [pc, #92]	@ (80372cc <PirMainTask+0x15c>)
 803726e:	687b      	ldr	r3, [r7, #4]
 8037270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8037274:	2b00      	cmp	r3, #0
 8037276:	d108      	bne.n	803728a <PirMainTask+0x11a>
			{
				gu8PirCounterOscuramento[i] = timeout_oscuramento_ms;
 8037278:	4b15      	ldr	r3, [pc, #84]	@ (80372d0 <PirMainTask+0x160>)
 803727a:	681a      	ldr	r2, [r3, #0]
 803727c:	4913      	ldr	r1, [pc, #76]	@ (80372cc <PirMainTask+0x15c>)
 803727e:	687b      	ldr	r3, [r7, #4]
 8037280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				setPirEvent(i);
 8037284:	6878      	ldr	r0, [r7, #4]
 8037286:	f7ff fe25 	bl	8036ed4 <setPirEvent>
	for(i=0;i<4;i++)
 803728a:	687b      	ldr	r3, [r7, #4]
 803728c:	3301      	adds	r3, #1
 803728e:	607b      	str	r3, [r7, #4]
 8037290:	687b      	ldr	r3, [r7, #4]
 8037292:	2b03      	cmp	r3, #3
 8037294:	f77f af7a 	ble.w	803718c <PirMainTask+0x1c>
 8037298:	e000      	b.n	803729c <PirMainTask+0x12c>
	if(gu8pirSync==0) return;
 803729a:	bf00      	nop
			}
		}
	}
}
 803729c:	3708      	adds	r7, #8
 803729e:	46bd      	mov	sp, r7
 80372a0:	bd80      	pop	{r7, pc}
 80372a2:	bf00      	nop
 80372a4:	200045f2 	.word	0x200045f2
 80372a8:	200045f4 	.word	0x200045f4
 80372ac:	20004608 	.word	0x20004608
 80372b0:	20000128 	.word	0x20000128
 80372b4:	200045f8 	.word	0x200045f8
 80372b8:	200045fc 	.word	0x200045fc
 80372bc:	20004600 	.word	0x20004600
 80372c0:	2000012c 	.word	0x2000012c
 80372c4:	2000460c 	.word	0x2000460c
 80372c8:	20004604 	.word	0x20004604
 80372cc:	2000461c 	.word	0x2000461c
 80372d0:	20000130 	.word	0x20000130

080372d4 <setDebounce_ms>:


void setDebounce_ms(uint32_t v)
{
 80372d4:	b480      	push	{r7}
 80372d6:	b083      	sub	sp, #12
 80372d8:	af00      	add	r7, sp, #0
 80372da:	6078      	str	r0, [r7, #4]
	debounce_ms = v;//primo debounce
 80372dc:	4a04      	ldr	r2, [pc, #16]	@ (80372f0 <setDebounce_ms+0x1c>)
 80372de:	687b      	ldr	r3, [r7, #4]
 80372e0:	6013      	str	r3, [r2, #0]
}
 80372e2:	bf00      	nop
 80372e4:	370c      	adds	r7, #12
 80372e6:	46bd      	mov	sp, r7
 80372e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80372ec:	4770      	bx	lr
 80372ee:	bf00      	nop
 80372f0:	20000128 	.word	0x20000128

080372f4 <getDebounce_ms>:
uint32_t getDebounce_ms()
{
 80372f4:	b480      	push	{r7}
 80372f6:	af00      	add	r7, sp, #0
	return debounce_ms;
 80372f8:	4b03      	ldr	r3, [pc, #12]	@ (8037308 <getDebounce_ms+0x14>)
 80372fa:	681b      	ldr	r3, [r3, #0]
}
 80372fc:	4618      	mov	r0, r3
 80372fe:	46bd      	mov	sp, r7
 8037300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8037304:	4770      	bx	lr
 8037306:	bf00      	nop
 8037308:	20000128 	.word	0x20000128

0803730c <setMin_PIR_ms>:
void setMin_PIR_ms(uint32_t v)
{
 803730c:	b480      	push	{r7}
 803730e:	b083      	sub	sp, #12
 8037310:	af00      	add	r7, sp, #0
 8037312:	6078      	str	r0, [r7, #4]
	timeout_event_ms=v;
 8037314:	4a04      	ldr	r2, [pc, #16]	@ (8037328 <setMin_PIR_ms+0x1c>)
 8037316:	687b      	ldr	r3, [r7, #4]
 8037318:	6013      	str	r3, [r2, #0]
}
 803731a:	bf00      	nop
 803731c:	370c      	adds	r7, #12
 803731e:	46bd      	mov	sp, r7
 8037320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8037324:	4770      	bx	lr
 8037326:	bf00      	nop
 8037328:	2000012c 	.word	0x2000012c

0803732c <getMin_PIR_ms>:

uint32_t getMin_PIR_ms()
{
 803732c:	b480      	push	{r7}
 803732e:	af00      	add	r7, sp, #0
	return timeout_event_ms;
 8037330:	4b03      	ldr	r3, [pc, #12]	@ (8037340 <getMin_PIR_ms+0x14>)
 8037332:	681b      	ldr	r3, [r3, #0]
}
 8037334:	4618      	mov	r0, r3
 8037336:	46bd      	mov	sp, r7
 8037338:	f85d 7b04 	ldr.w	r7, [sp], #4
 803733c:	4770      	bx	lr
 803733e:	bf00      	nop
 8037340:	2000012c 	.word	0x2000012c

08037344 <rtc_task_init>:
static time_t gUnixTimeStamp;
static time_t gStartUnixTime = 0;
static time_t gInterval = 60; // Intervallo di allarme in secondi

int   rtc_task_init(void)
{
 8037344:	b580      	push	{r7, lr}
 8037346:	af00      	add	r7, sp, #0
	gStartUnixTime = rtc_unix_read();
 8037348:	f000 f86a 	bl	8037420 <rtc_unix_read>
 803734c:	4602      	mov	r2, r0
 803734e:	460b      	mov	r3, r1
 8037350:	4909      	ldr	r1, [pc, #36]	@ (8037378 <rtc_task_init+0x34>)
 8037352:	e9c1 2300 	strd	r2, r3, [r1]
	add_mainloop_funct(rtc_task, "rtc_task",1,0);
 8037356:	2300      	movs	r3, #0
 8037358:	2201      	movs	r2, #1
 803735a:	4908      	ldr	r1, [pc, #32]	@ (803737c <rtc_task_init+0x38>)
 803735c:	4808      	ldr	r0, [pc, #32]	@ (8037380 <rtc_task_init+0x3c>)
 803735e:	f7fa f863 	bl	8031428 <add_mainloop_funct>
	add_cyclical_funct(rtc_timer_task, MSECS_TASK, "rtc timer\0",CRITICAL_TASK);
 8037362:	2301      	movs	r3, #1
 8037364:	4a07      	ldr	r2, [pc, #28]	@ (8037384 <rtc_task_init+0x40>)
 8037366:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 803736a:	4807      	ldr	r0, [pc, #28]	@ (8037388 <rtc_task_init+0x44>)
 803736c:	f7fa f988 	bl	8031680 <add_cyclical_funct>
    return 0;
 8037370:	2300      	movs	r3, #0
}
 8037372:	4618      	mov	r0, r3
 8037374:	bd80      	pop	{r7, pc}
 8037376:	bf00      	nop
 8037378:	20004638 	.word	0x20004638
 803737c:	0803d158 	.word	0x0803d158
 8037380:	0803749d 	.word	0x0803749d
 8037384:	0803d164 	.word	0x0803d164
 8037388:	0803738d 	.word	0x0803738d

0803738c <rtc_timer_task>:

void rtc_timer_task(void)
{
 803738c:	b480      	push	{r7}
 803738e:	af00      	add	r7, sp, #0
	u8TickState=1;
 8037390:	4b03      	ldr	r3, [pc, #12]	@ (80373a0 <rtc_timer_task+0x14>)
 8037392:	2201      	movs	r2, #1
 8037394:	701a      	strb	r2, [r3, #0]
}
 8037396:	bf00      	nop
 8037398:	46bd      	mov	sp, r7
 803739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 803739e:	4770      	bx	lr
 80373a0:	2000462c 	.word	0x2000462c

080373a4 <rtc_to_tm>:

struct tm rtc_to_tm(RTC_TimeTypeDef *t, RTC_DateTypeDef *d)
{
 80373a4:	b4b0      	push	{r4, r5, r7}
 80373a6:	b08f      	sub	sp, #60	@ 0x3c
 80373a8:	af00      	add	r7, sp, #0
 80373aa:	60f8      	str	r0, [r7, #12]
 80373ac:	60b9      	str	r1, [r7, #8]
 80373ae:	607a      	str	r2, [r7, #4]
    struct tm tm_time;

    tm_time.tm_sec  = t->Seconds;
 80373b0:	68bb      	ldr	r3, [r7, #8]
 80373b2:	789b      	ldrb	r3, [r3, #2]
 80373b4:	617b      	str	r3, [r7, #20]
    tm_time.tm_min  = t->Minutes;
 80373b6:	68bb      	ldr	r3, [r7, #8]
 80373b8:	785b      	ldrb	r3, [r3, #1]
 80373ba:	61bb      	str	r3, [r7, #24]
    tm_time.tm_hour = t->Hours;
 80373bc:	68bb      	ldr	r3, [r7, #8]
 80373be:	781b      	ldrb	r3, [r3, #0]
 80373c0:	61fb      	str	r3, [r7, #28]

    tm_time.tm_mday = d->Date;
 80373c2:	687b      	ldr	r3, [r7, #4]
 80373c4:	789b      	ldrb	r3, [r3, #2]
 80373c6:	623b      	str	r3, [r7, #32]

    // RTC: 112  struct tm: 011
    tm_time.tm_mon  = d->Month - 1;
 80373c8:	687b      	ldr	r3, [r7, #4]
 80373ca:	785b      	ldrb	r3, [r3, #1]
 80373cc:	3b01      	subs	r3, #1
 80373ce:	627b      	str	r3, [r7, #36]	@ 0x24

    // RTC Year: 099  struct tm: year since 1900
    tm_time.tm_year = d->Year;// + 100;
 80373d0:	687b      	ldr	r3, [r7, #4]
 80373d2:	78db      	ldrb	r3, [r3, #3]
 80373d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    // +100 perch 0 = 2000  100 = 2000 in struct tm

    // RTC WeekDay: 1=Mon .. 7=Sun  struct tm: 0=Sun .. 6=Sat
    tm_time.tm_wday = (d->WeekDay % 7);
 80373d6:	687b      	ldr	r3, [r7, #4]
 80373d8:	781a      	ldrb	r2, [r3, #0]
 80373da:	4b10      	ldr	r3, [pc, #64]	@ (803741c <rtc_to_tm+0x78>)
 80373dc:	fba3 1302 	umull	r1, r3, r3, r2
 80373e0:	1ad1      	subs	r1, r2, r3
 80373e2:	0849      	lsrs	r1, r1, #1
 80373e4:	440b      	add	r3, r1
 80373e6:	0899      	lsrs	r1, r3, #2
 80373e8:	460b      	mov	r3, r1
 80373ea:	00db      	lsls	r3, r3, #3
 80373ec:	1a5b      	subs	r3, r3, r1
 80373ee:	1ad3      	subs	r3, r2, r3
 80373f0:	b2db      	uxtb	r3, r3
 80373f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    tm_time.tm_yday = 0;   // opzionale, puoi calcolarlo con mktime()
 80373f4:	2300      	movs	r3, #0
 80373f6:	633b      	str	r3, [r7, #48]	@ 0x30
    tm_time.tm_isdst = -1; // -1 lascia che mktime lo determini
 80373f8:	f04f 33ff 	mov.w	r3, #4294967295
 80373fc:	637b      	str	r3, [r7, #52]	@ 0x34

    return tm_time;
 80373fe:	68fb      	ldr	r3, [r7, #12]
 8037400:	461d      	mov	r5, r3
 8037402:	f107 0414 	add.w	r4, r7, #20
 8037406:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8037408:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 803740a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 803740c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 803740e:	6823      	ldr	r3, [r4, #0]
 8037410:	602b      	str	r3, [r5, #0]
}
 8037412:	68f8      	ldr	r0, [r7, #12]
 8037414:	373c      	adds	r7, #60	@ 0x3c
 8037416:	46bd      	mov	sp, r7
 8037418:	bcb0      	pop	{r4, r5, r7}
 803741a:	4770      	bx	lr
 803741c:	24924925 	.word	0x24924925

08037420 <rtc_unix_read>:
time_t rtc_unix_read()
{
 8037420:	b5b0      	push	{r4, r5, r7, lr}
 8037422:	b09c      	sub	sp, #112	@ 0x70
 8037424:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	struct tm tm_time;
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8037426:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 803742a:	2200      	movs	r2, #0
 803742c:	4619      	mov	r1, r3
 803742e:	4814      	ldr	r0, [pc, #80]	@ (8037480 <rtc_unix_read+0x60>)
 8037430:	f7f5 f884 	bl	802c53c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8037434:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8037438:	2200      	movs	r2, #0
 803743a:	4619      	mov	r1, r3
 803743c:	4810      	ldr	r0, [pc, #64]	@ (8037480 <rtc_unix_read+0x60>)
 803743e:	f7f5 f965 	bl	802c70c <HAL_RTC_GetDate>
	tm_time=rtc_to_tm(&sTime,&sDate);
 8037442:	463b      	mov	r3, r7
 8037444:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8037448:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 803744c:	4618      	mov	r0, r3
 803744e:	f7ff ffa9 	bl	80373a4 <rtc_to_tm>
 8037452:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8037456:	463d      	mov	r5, r7
 8037458:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803745a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 803745c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 803745e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8037460:	682b      	ldr	r3, [r5, #0]
 8037462:	6023      	str	r3, [r4, #0]
//	time_t unixtime = mktime(&time);
	time_t unixtime = mktime(&tm_time);
 8037464:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8037468:	4618      	mov	r0, r3
 803746a:	f002 fb93 	bl	8039b94 <mktime>
 803746e:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
	return unixtime;
 8037472:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 8037476:	4610      	mov	r0, r2
 8037478:	4619      	mov	r1, r3
 803747a:	3770      	adds	r7, #112	@ 0x70
 803747c:	46bd      	mov	sp, r7
 803747e:	bdb0      	pop	{r4, r5, r7, pc}
 8037480:	200008a4 	.word	0x200008a4

08037484 <rtc_unix_write>:
int rtc_unix_write(time_t unixtime)
{
 8037484:	b480      	push	{r7}
 8037486:	b083      	sub	sp, #12
 8037488:	af00      	add	r7, sp, #0
 803748a:	e9c7 0100 	strd	r0, r1, [r7]
	return 0;
 803748e:	2300      	movs	r3, #0
}
 8037490:	4618      	mov	r0, r3
 8037492:	370c      	adds	r7, #12
 8037494:	46bd      	mov	sp, r7
 8037496:	f85d 7b04 	ldr.w	r7, [sp], #4
 803749a:	4770      	bx	lr

0803749c <rtc_task>:
void rtc_task()
{
 803749c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80374a0:	b084      	sub	sp, #16
 80374a2:	af00      	add	r7, sp, #0
	double diffUnixTime = 0;
 80374a4:	f04f 0200 	mov.w	r2, #0
 80374a8:	f04f 0300 	mov.w	r3, #0
 80374ac:	e9c7 2302 	strd	r2, r3, [r7, #8]
	time_t tTimeElapsed     = 0;
 80374b0:	f04f 0200 	mov.w	r2, #0
 80374b4:	f04f 0300 	mov.w	r3, #0
 80374b8:	e9c7 2300 	strd	r2, r3, [r7]


	if(u8TickState == 0) return;
 80374bc:	4b27      	ldr	r3, [pc, #156]	@ (803755c <rtc_task+0xc0>)
 80374be:	781b      	ldrb	r3, [r3, #0]
 80374c0:	2b00      	cmp	r3, #0
 80374c2:	d043      	beq.n	803754c <rtc_task+0xb0>
	u8TickState=0;
 80374c4:	4b25      	ldr	r3, [pc, #148]	@ (803755c <rtc_task+0xc0>)
 80374c6:	2200      	movs	r2, #0
 80374c8:	701a      	strb	r2, [r3, #0]

	gUnixTimeStamp = rtc_unix_read();
 80374ca:	f7ff ffa9 	bl	8037420 <rtc_unix_read>
 80374ce:	4602      	mov	r2, r0
 80374d0:	460b      	mov	r3, r1
 80374d2:	4923      	ldr	r1, [pc, #140]	@ (8037560 <rtc_task+0xc4>)
 80374d4:	e9c1 2300 	strd	r2, r3, [r1]
	if(gUnixTimeStamp<gStartUnixTime)
 80374d8:	4b21      	ldr	r3, [pc, #132]	@ (8037560 <rtc_task+0xc4>)
 80374da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80374de:	4b21      	ldr	r3, [pc, #132]	@ (8037564 <rtc_task+0xc8>)
 80374e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80374e4:	4290      	cmp	r0, r2
 80374e6:	eb71 0303 	sbcs.w	r3, r1, r3
 80374ea:	da05      	bge.n	80374f8 <rtc_task+0x5c>
	{
		gStartUnixTime = gUnixTimeStamp;
 80374ec:	4b1c      	ldr	r3, [pc, #112]	@ (8037560 <rtc_task+0xc4>)
 80374ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80374f2:	491c      	ldr	r1, [pc, #112]	@ (8037564 <rtc_task+0xc8>)
 80374f4:	e9c1 2300 	strd	r2, r3, [r1]
	}
	tTimeElapsed = gUnixTimeStamp - gStartUnixTime;
 80374f8:	4b19      	ldr	r3, [pc, #100]	@ (8037560 <rtc_task+0xc4>)
 80374fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80374fe:	4b19      	ldr	r3, [pc, #100]	@ (8037564 <rtc_task+0xc8>)
 8037500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8037504:	ebb0 0802 	subs.w	r8, r0, r2
 8037508:	eb61 0903 	sbc.w	r9, r1, r3
 803750c:	e9c7 8900 	strd	r8, r9, [r7]

	if (tTimeElapsed >= gInterval) {
 8037510:	4b15      	ldr	r3, [pc, #84]	@ (8037568 <rtc_task+0xcc>)
 8037512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8037516:	e9d7 0100 	ldrd	r0, r1, [r7]
 803751a:	4290      	cmp	r0, r2
 803751c:	eb71 0303 	sbcs.w	r3, r1, r3
 8037520:	db0b      	blt.n	803753a <rtc_task+0x9e>
		gStartUnixTime += gInterval;
 8037522:	4b10      	ldr	r3, [pc, #64]	@ (8037564 <rtc_task+0xc8>)
 8037524:	e9d3 0100 	ldrd	r0, r1, [r3]
 8037528:	4b0f      	ldr	r3, [pc, #60]	@ (8037568 <rtc_task+0xcc>)
 803752a:	e9d3 2300 	ldrd	r2, r3, [r3]
 803752e:	1884      	adds	r4, r0, r2
 8037530:	eb41 0503 	adc.w	r5, r1, r3
 8037534:	4b0b      	ldr	r3, [pc, #44]	@ (8037564 <rtc_task+0xc8>)
 8037536:	e9c3 4500 	strd	r4, r5, [r3]
	}

	if(getBatteryData()->BatteryVoltage == 0) //batteria non presente
 803753a:	f000 f817 	bl	803756c <getBatteryData>
 803753e:	4603      	mov	r3, r0
 8037540:	881b      	ldrh	r3, [r3, #0]
 8037542:	2b00      	cmp	r3, #0
 8037544:	d004      	beq.n	8037550 <rtc_task+0xb4>
	{
		//gestire assenza di batteria
	}
	else if(getBatteryData()->BatteryChargeLevelRelative > 4)
 8037546:	f000 f811 	bl	803756c <getBatteryData>
	{
		//gestire alta/bassa carica della batteria..
	}
	return;
 803754a:	e001      	b.n	8037550 <rtc_task+0xb4>
	if(u8TickState == 0) return;
 803754c:	bf00      	nop
 803754e:	e000      	b.n	8037552 <rtc_task+0xb6>
	return;
 8037550:	bf00      	nop
}
 8037552:	3710      	adds	r7, #16
 8037554:	46bd      	mov	sp, r7
 8037556:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 803755a:	bf00      	nop
 803755c:	2000462c 	.word	0x2000462c
 8037560:	20004630 	.word	0x20004630
 8037564:	20004638 	.word	0x20004638
 8037568:	20000138 	.word	0x20000138

0803756c <getBatteryData>:
//  }
//  return nDetect;
//}

stBatteryData* getBatteryData()
{
 803756c:	b580      	push	{r7, lr}
 803756e:	af00      	add	r7, sp, #0
	gBatteryData.BatteryVoltage = getBatteryVoltageMv();
 8037570:	f7fe ff46 	bl	8036400 <getBatteryVoltageMv>
 8037574:	4603      	mov	r3, r0
 8037576:	461a      	mov	r2, r3
 8037578:	4b14      	ldr	r3, [pc, #80]	@ (80375cc <getBatteryData+0x60>)
 803757a:	801a      	strh	r2, [r3, #0]
	gBatteryData.BatteryCurrent = getBatteryCurrentMa();
 803757c:	f7fe ff48 	bl	8036410 <getBatteryCurrentMa>
 8037580:	4603      	mov	r3, r0
 8037582:	461a      	mov	r2, r3
 8037584:	4b11      	ldr	r3, [pc, #68]	@ (80375cc <getBatteryData+0x60>)
 8037586:	805a      	strh	r2, [r3, #2]
	gBatteryData.Temperature    = getBatteryTemperatureC();
 8037588:	f7fe ff24 	bl	80363d4 <getBatteryTemperatureC>
 803758c:	eef0 7a40 	vmov.f32	s15, s0
 8037590:	4b0e      	ldr	r3, [pc, #56]	@ (80375cc <getBatteryData+0x60>)
 8037592:	edc3 7a02 	vstr	s15, [r3, #8]
	//gBatteryData.BatteryChargeLevelAbs = getBatteryAbsoluteStateOfCharge();
	gBatteryData.BatteryChargeLevelRelative = getBatteryRelativeStateOfCharge();
 8037596:	f7fe ff4d 	bl	8036434 <getBatteryRelativeStateOfCharge>
 803759a:	4603      	mov	r3, r0
 803759c:	461a      	mov	r2, r3
 803759e:	4b0b      	ldr	r3, [pc, #44]	@ (80375cc <getBatteryData+0x60>)
 80375a0:	80da      	strh	r2, [r3, #6]
	gBatteryData.BatteryStatus  = getBatteryStatus();
 80375a2:	f7fe ff54 	bl	803644e <getBatteryStatus>
 80375a6:	4603      	mov	r3, r0
 80375a8:	461a      	mov	r2, r3
 80375aa:	4b08      	ldr	r3, [pc, #32]	@ (80375cc <getBatteryData+0x60>)
 80375ac:	819a      	strh	r2, [r3, #12]
	gBatteryData.DesignVoltage  = getBatteryDesignVoltage();
 80375ae:	f7fe ff56 	bl	803645e <getBatteryDesignVoltage>
 80375b2:	4603      	mov	r3, r0
 80375b4:	461a      	mov	r2, r3
 80375b6:	4b05      	ldr	r3, [pc, #20]	@ (80375cc <getBatteryData+0x60>)
 80375b8:	81da      	strh	r2, [r3, #14]
	gBatteryData.PackStatus     = getBatteryPackStatus();
 80375ba:	f7fe ff58 	bl	803646e <getBatteryPackStatus>
 80375be:	4603      	mov	r3, r0
 80375c0:	461a      	mov	r2, r3
 80375c2:	4b02      	ldr	r3, [pc, #8]	@ (80375cc <getBatteryData+0x60>)
 80375c4:	821a      	strh	r2, [r3, #16]
	return &gBatteryData;
 80375c6:	4b01      	ldr	r3, [pc, #4]	@ (80375cc <getBatteryData+0x60>)
}
 80375c8:	4618      	mov	r0, r3
 80375ca:	bd80      	pop	{r7, pc}
 80375cc:	20004654 	.word	0x20004654

080375d0 <get_sensor_temp>:
int16_t get_sensor_temp()
{
 80375d0:	b480      	push	{r7}
 80375d2:	af00      	add	r7, sp, #0
	return sensor_temp;
 80375d4:	4b03      	ldr	r3, [pc, #12]	@ (80375e4 <get_sensor_temp+0x14>)
 80375d6:	681b      	ldr	r3, [r3, #0]
 80375d8:	b21b      	sxth	r3, r3
}
 80375da:	4618      	mov	r0, r3
 80375dc:	46bd      	mov	sp, r7
 80375de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80375e2:	4770      	bx	lr
 80375e4:	20004648 	.word	0x20004648

080375e8 <get_sensor_humidity>:
int16_t get_sensor_humidity()
{
 80375e8:	b480      	push	{r7}
 80375ea:	af00      	add	r7, sp, #0
	return sensor_hum;
 80375ec:	4b03      	ldr	r3, [pc, #12]	@ (80375fc <get_sensor_humidity+0x14>)
 80375ee:	681b      	ldr	r3, [r3, #0]
 80375f0:	b21b      	sxth	r3, r3
}
 80375f2:	4618      	mov	r0, r3
 80375f4:	46bd      	mov	sp, r7
 80375f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80375fa:	4770      	bx	lr
 80375fc:	2000464c 	.word	0x2000464c

08037600 <get_charger_status>:
uint8_t get_charger_status()
{
 8037600:	b480      	push	{r7}
 8037602:	af00      	add	r7, sp, #0
	return chargerStatus;
 8037604:	4b03      	ldr	r3, [pc, #12]	@ (8037614 <get_charger_status+0x14>)
 8037606:	781b      	ldrb	r3, [r3, #0]
}
 8037608:	4618      	mov	r0, r3
 803760a:	46bd      	mov	sp, r7
 803760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8037610:	4770      	bx	lr
 8037612:	bf00      	nop
 8037614:	20004644 	.word	0x20004644

08037618 <sensors_task_init>:
void sensors_task_init()
{
 8037618:	b580      	push	{r7, lr}
 803761a:	af00      	add	r7, sp, #0
	error    = -1;
 803761c:	4b0f      	ldr	r3, [pc, #60]	@ (803765c <sensors_task_init+0x44>)
 803761e:	f04f 32ff 	mov.w	r2, #4294967295
 8037622:	601a      	str	r2, [r3, #0]
	gu8Sync  = 0;
 8037624:	4b0e      	ldr	r3, [pc, #56]	@ (8037660 <sensors_task_init+0x48>)
 8037626:	2200      	movs	r2, #0
 8037628:	701a      	strb	r2, [r3, #0]
	gBatteryReadLoopCnt = BATTERY_READ_TIMEOUT;
 803762a:	4b0e      	ldr	r3, [pc, #56]	@ (8037664 <sensors_task_init+0x4c>)
 803762c:	223c      	movs	r2, #60	@ 0x3c
 803762e:	701a      	strb	r2, [r3, #0]
//	HAL_GPIO_WritePin(SHT_RSTn_GPIO_Port, SHT_RSTn_Pin, GPIO_PIN_SET);
	sensor_state = SENSOR_IDLE;
 8037630:	4b0d      	ldr	r3, [pc, #52]	@ (8037668 <sensors_task_init+0x50>)
 8037632:	2200      	movs	r2, #0
 8037634:	701a      	strb	r2, [r3, #0]

	//i2c_Scan();
	setBattery_i2c_bus(&hi2c1);
 8037636:	480d      	ldr	r0, [pc, #52]	@ (803766c <sensors_task_init+0x54>)
 8037638:	f7fe fe4a 	bl	80362d0 <setBattery_i2c_bus>

	//time critical function
//	add_cyclical_funct(SensorRtTask, 1000, "sensors_sync\0",CRITICAL_TASK);
	add_cyclical_funct(SensorRtTask, 2000, "sensors_sync\0",CRITICAL_TASK);
 803763c:	2301      	movs	r3, #1
 803763e:	4a0c      	ldr	r2, [pc, #48]	@ (8037670 <sensors_task_init+0x58>)
 8037640:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8037644:	480b      	ldr	r0, [pc, #44]	@ (8037674 <sensors_task_init+0x5c>)
 8037646:	f7fa f81b 	bl	8031680 <add_cyclical_funct>
	add_mainloop_funct(SensorMainTask, "sensors-conv\0", 1, 0);
 803764a:	2300      	movs	r3, #0
 803764c:	2201      	movs	r2, #1
 803764e:	490a      	ldr	r1, [pc, #40]	@ (8037678 <sensors_task_init+0x60>)
 8037650:	480a      	ldr	r0, [pc, #40]	@ (803767c <sensors_task_init+0x64>)
 8037652:	f7f9 fee9 	bl	8031428 <add_mainloop_funct>
}
 8037656:	bf00      	nop
 8037658:	bd80      	pop	{r7, pc}
 803765a:	bf00      	nop
 803765c:	2000466c 	.word	0x2000466c
 8037660:	20004645 	.word	0x20004645
 8037664:	20004668 	.word	0x20004668
 8037668:	20004650 	.word	0x20004650
 803766c:	200007e0 	.word	0x200007e0
 8037670:	0803d170 	.word	0x0803d170
 8037674:	08037681 	.word	0x08037681
 8037678:	0803d180 	.word	0x0803d180
 803767c:	08037699 	.word	0x08037699

08037680 <SensorRtTask>:
static void SensorRtTask()
{
 8037680:	b480      	push	{r7}
 8037682:	af00      	add	r7, sp, #0
	gu8Sync = 1;
 8037684:	4b03      	ldr	r3, [pc, #12]	@ (8037694 <SensorRtTask+0x14>)
 8037686:	2201      	movs	r2, #1
 8037688:	701a      	strb	r2, [r3, #0]
}
 803768a:	bf00      	nop
 803768c:	46bd      	mov	sp, r7
 803768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8037692:	4770      	bx	lr
 8037694:	20004645 	.word	0x20004645

08037698 <SensorMainTask>:

static void SensorMainTask()
{
 8037698:	b580      	push	{r7, lr}
 803769a:	b084      	sub	sp, #16
 803769c:	af00      	add	r7, sp, #0
	static volatile int nRet1 = 0;
	int32_t temperature;
	int32_t humidity;

    if(gu8Sync == 0) return;
 803769e:	4b96      	ldr	r3, [pc, #600]	@ (80378f8 <SensorMainTask+0x260>)
 80376a0:	781b      	ldrb	r3, [r3, #0]
 80376a2:	2b00      	cmp	r3, #0
 80376a4:	f000 8124 	beq.w	80378f0 <SensorMainTask+0x258>
    gu8Sync = 0;
 80376a8:	4b93      	ldr	r3, [pc, #588]	@ (80378f8 <SensorMainTask+0x260>)
 80376aa:	2200      	movs	r2, #0
 80376ac:	701a      	strb	r2, [r3, #0]

    charger_stat1 = HAL_GPIO_ReadPin(STAT1_GPIO_Port, STAT1_Pin);
 80376ae:	2120      	movs	r1, #32
 80376b0:	4892      	ldr	r0, [pc, #584]	@ (80378fc <SensorMainTask+0x264>)
 80376b2:	f7eb ff2b 	bl	802350c <HAL_GPIO_ReadPin>
 80376b6:	4603      	mov	r3, r0
 80376b8:	461a      	mov	r2, r3
 80376ba:	4b91      	ldr	r3, [pc, #580]	@ (8037900 <SensorMainTask+0x268>)
 80376bc:	701a      	strb	r2, [r3, #0]
    charger_stat2 = HAL_GPIO_ReadPin(STAT2_GPIO_Port, STAT2_Pin);
 80376be:	2140      	movs	r1, #64	@ 0x40
 80376c0:	488e      	ldr	r0, [pc, #568]	@ (80378fc <SensorMainTask+0x264>)
 80376c2:	f7eb ff23 	bl	802350c <HAL_GPIO_ReadPin>
 80376c6:	4603      	mov	r3, r0
 80376c8:	461a      	mov	r2, r3
 80376ca:	4b8e      	ldr	r3, [pc, #568]	@ (8037904 <SensorMainTask+0x26c>)
 80376cc:	701a      	strb	r2, [r3, #0]
    charger_mpp   = HAL_GPIO_ReadPin(MPP_EN_GPIO_Port, MPP_EN_Pin);
 80376ce:	2180      	movs	r1, #128	@ 0x80
 80376d0:	488a      	ldr	r0, [pc, #552]	@ (80378fc <SensorMainTask+0x264>)
 80376d2:	f7eb ff1b 	bl	802350c <HAL_GPIO_ReadPin>
 80376d6:	4603      	mov	r3, r0
 80376d8:	461a      	mov	r2, r3
 80376da:	4b8b      	ldr	r3, [pc, #556]	@ (8037908 <SensorMainTask+0x270>)
 80376dc:	701a      	strb	r2, [r3, #0]
    charger_term  = HAL_GPIO_ReadPin(TERM_EN_GPIO_Port, TERM_EN_Pin);
 80376de:	2110      	movs	r1, #16
 80376e0:	4886      	ldr	r0, [pc, #536]	@ (80378fc <SensorMainTask+0x264>)
 80376e2:	f7eb ff13 	bl	802350c <HAL_GPIO_ReadPin>
 80376e6:	4603      	mov	r3, r0
 80376e8:	461a      	mov	r2, r3
 80376ea:	4b88      	ldr	r3, [pc, #544]	@ (803790c <SensorMainTask+0x274>)
 80376ec:	701a      	strb	r2, [r3, #0]

    chargerStatus = (charger_stat1&0x1) | (charger_stat2&0x1)<<1;
 80376ee:	4b84      	ldr	r3, [pc, #528]	@ (8037900 <SensorMainTask+0x268>)
 80376f0:	781b      	ldrb	r3, [r3, #0]
 80376f2:	b2db      	uxtb	r3, r3
 80376f4:	b25b      	sxtb	r3, r3
 80376f6:	f003 0301 	and.w	r3, r3, #1
 80376fa:	b25a      	sxtb	r2, r3
 80376fc:	4b81      	ldr	r3, [pc, #516]	@ (8037904 <SensorMainTask+0x26c>)
 80376fe:	781b      	ldrb	r3, [r3, #0]
 8037700:	b2db      	uxtb	r3, r3
 8037702:	b25b      	sxtb	r3, r3
 8037704:	005b      	lsls	r3, r3, #1
 8037706:	b25b      	sxtb	r3, r3
 8037708:	f003 0302 	and.w	r3, r3, #2
 803770c:	b25b      	sxtb	r3, r3
 803770e:	4313      	orrs	r3, r2
 8037710:	b25b      	sxtb	r3, r3
 8037712:	b2da      	uxtb	r2, r3
 8037714:	4b7e      	ldr	r3, [pc, #504]	@ (8037910 <SensorMainTask+0x278>)
 8037716:	701a      	strb	r2, [r3, #0]

    switch(chargerStatus)
 8037718:	4b7d      	ldr	r3, [pc, #500]	@ (8037910 <SensorMainTask+0x278>)
 803771a:	781b      	ldrb	r3, [r3, #0]
 803771c:	2b03      	cmp	r3, #3
 803771e:	d80b      	bhi.n	8037738 <SensorMainTask+0xa0>
 8037720:	a201      	add	r2, pc, #4	@ (adr r2, 8037728 <SensorMainTask+0x90>)
 8037722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8037726:	bf00      	nop
 8037728:	08037739 	.word	0x08037739
 803772c:	08037739 	.word	0x08037739
 8037730:	08037739 	.word	0x08037739
 8037734:	08037739 	.word	0x08037739
    	break;
    case CHARGE_ERROR:
    	break;
    }

    switch (sensor_state) {
 8037738:	4b76      	ldr	r3, [pc, #472]	@ (8037914 <SensorMainTask+0x27c>)
 803773a:	781b      	ldrb	r3, [r3, #0]
 803773c:	b2db      	uxtb	r3, r3
 803773e:	2b03      	cmp	r3, #3
 8037740:	d84a      	bhi.n	80377d8 <SensorMainTask+0x140>
 8037742:	a201      	add	r2, pc, #4	@ (adr r2, 8037748 <SensorMainTask+0xb0>)
 8037744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8037748:	08037759 	.word	0x08037759
 803774c:	08037767 	.word	0x08037767
 8037750:	0803777b 	.word	0x0803777b
 8037754:	080377c5 	.word	0x080377c5
		case SENSOR_IDLE:
			sht3x_set_power_mode(SHT3X_MEAS_MODE_HPM);
 8037758:	2002      	movs	r0, #2
 803775a:	f7ff f897 	bl	803688c <sht3x_set_power_mode>
			sensor_state = INIT_MEASURE_SENSOR1;
 803775e:	4b6d      	ldr	r3, [pc, #436]	@ (8037914 <SensorMainTask+0x27c>)
 8037760:	2201      	movs	r2, #1
 8037762:	701a      	strb	r2, [r3, #0]
			break;
 8037764:	e039      	b.n	80377da <SensorMainTask+0x142>
		case INIT_MEASURE_SENSOR1:
			sht3x_i2c_bus(&hi2c1);
 8037766:	486c      	ldr	r0, [pc, #432]	@ (8037918 <SensorMainTask+0x280>)
 8037768:	f7ff f800 	bl	803676c <sht3x_i2c_bus>
			sht3x_measure(0x44);
 803776c:	2044      	movs	r0, #68	@ 0x44
 803776e:	f7ff f859 	bl	8036824 <sht3x_measure>
			sensor_state = READ_MEASURE_SENSOR1;
 8037772:	4b68      	ldr	r3, [pc, #416]	@ (8037914 <SensorMainTask+0x27c>)
 8037774:	2202      	movs	r2, #2
 8037776:	701a      	strb	r2, [r3, #0]
			break;
 8037778:	e02f      	b.n	80377da <SensorMainTask+0x142>
		case READ_MEASURE_SENSOR1:
			nRet1= sht3x_read(0x44, &temperature,&humidity);
 803777a:	1d3a      	adds	r2, r7, #4
 803777c:	f107 0308 	add.w	r3, r7, #8
 8037780:	4619      	mov	r1, r3
 8037782:	2044      	movs	r0, #68	@ 0x44
 8037784:	f7ff f862 	bl	803684c <sht3x_read>
 8037788:	4603      	mov	r3, r0
 803778a:	461a      	mov	r2, r3
 803778c:	4b63      	ldr	r3, [pc, #396]	@ (803791c <SensorMainTask+0x284>)
 803778e:	601a      	str	r2, [r3, #0]
			if(nRet1== 0)
 8037790:	4b62      	ldr	r3, [pc, #392]	@ (803791c <SensorMainTask+0x284>)
 8037792:	681b      	ldr	r3, [r3, #0]
 8037794:	2b00      	cmp	r3, #0
 8037796:	d111      	bne.n	80377bc <SensorMainTask+0x124>
			{
				sensor_temp = temperature/100;
 8037798:	68bb      	ldr	r3, [r7, #8]
 803779a:	4a61      	ldr	r2, [pc, #388]	@ (8037920 <SensorMainTask+0x288>)
 803779c:	fb82 1203 	smull	r1, r2, r2, r3
 80377a0:	1152      	asrs	r2, r2, #5
 80377a2:	17db      	asrs	r3, r3, #31
 80377a4:	1ad3      	subs	r3, r2, r3
 80377a6:	4a5f      	ldr	r2, [pc, #380]	@ (8037924 <SensorMainTask+0x28c>)
 80377a8:	6013      	str	r3, [r2, #0]
				sensor_hum  = humidity/100;
 80377aa:	687b      	ldr	r3, [r7, #4]
 80377ac:	4a5c      	ldr	r2, [pc, #368]	@ (8037920 <SensorMainTask+0x288>)
 80377ae:	fb82 1203 	smull	r1, r2, r2, r3
 80377b2:	1152      	asrs	r2, r2, #5
 80377b4:	17db      	asrs	r3, r3, #31
 80377b6:	1ad3      	subs	r3, r2, r3
 80377b8:	4a5b      	ldr	r2, [pc, #364]	@ (8037928 <SensorMainTask+0x290>)
 80377ba:	6013      	str	r3, [r2, #0]
			}
			sensor_state = START_MEASURE_SENSOR1;
 80377bc:	4b55      	ldr	r3, [pc, #340]	@ (8037914 <SensorMainTask+0x27c>)
 80377be:	2203      	movs	r2, #3
 80377c0:	701a      	strb	r2, [r3, #0]
			break;
 80377c2:	e00a      	b.n	80377da <SensorMainTask+0x142>
		case START_MEASURE_SENSOR1:
			sht3x_i2c_bus(&hi2c1);
 80377c4:	4854      	ldr	r0, [pc, #336]	@ (8037918 <SensorMainTask+0x280>)
 80377c6:	f7fe ffd1 	bl	803676c <sht3x_i2c_bus>
			sht3x_measure(0x44);
 80377ca:	2044      	movs	r0, #68	@ 0x44
 80377cc:	f7ff f82a 	bl	8036824 <sht3x_measure>
			sensor_state = READ_MEASURE_SENSOR1;
 80377d0:	4b50      	ldr	r3, [pc, #320]	@ (8037914 <SensorMainTask+0x27c>)
 80377d2:	2202      	movs	r2, #2
 80377d4:	701a      	strb	r2, [r3, #0]
			break;
 80377d6:	e000      	b.n	80377da <SensorMainTask+0x142>
		default:
			break;
 80377d8:	bf00      	nop
	}

    gBatteryReadLoopCnt++;
 80377da:	4b54      	ldr	r3, [pc, #336]	@ (803792c <SensorMainTask+0x294>)
 80377dc:	781b      	ldrb	r3, [r3, #0]
 80377de:	3301      	adds	r3, #1
 80377e0:	b2da      	uxtb	r2, r3
 80377e2:	4b52      	ldr	r3, [pc, #328]	@ (803792c <SensorMainTask+0x294>)
 80377e4:	701a      	strb	r2, [r3, #0]
    if(gBatteryReadLoopCnt>= BATTERY_READ_TIMEOUT)
 80377e6:	4b51      	ldr	r3, [pc, #324]	@ (803792c <SensorMainTask+0x294>)
 80377e8:	781b      	ldrb	r3, [r3, #0]
 80377ea:	2b3b      	cmp	r3, #59	@ 0x3b
 80377ec:	d914      	bls.n	8037818 <SensorMainTask+0x180>
    {
    	gBatteryReadLoopCnt = 0;
 80377ee:	4b4f      	ldr	r3, [pc, #316]	@ (803792c <SensorMainTask+0x294>)
 80377f0:	2200      	movs	r2, #0
 80377f2:	701a      	strb	r2, [r3, #0]
    	gBatteryData.BatteryChargeLevelRelative = getBatteryRelativeStateOfCharge();
 80377f4:	f7fe fe1e 	bl	8036434 <getBatteryRelativeStateOfCharge>
 80377f8:	4603      	mov	r3, r0
 80377fa:	461a      	mov	r2, r3
 80377fc:	4b4c      	ldr	r3, [pc, #304]	@ (8037930 <SensorMainTask+0x298>)
 80377fe:	80da      	strh	r2, [r3, #6]
    	gBatteryData.BatteryVoltage = getBatteryVoltageMv();
 8037800:	f7fe fdfe 	bl	8036400 <getBatteryVoltageMv>
 8037804:	4603      	mov	r3, r0
 8037806:	461a      	mov	r2, r3
 8037808:	4b49      	ldr	r3, [pc, #292]	@ (8037930 <SensorMainTask+0x298>)
 803780a:	801a      	strh	r2, [r3, #0]
    	gBatteryData.BatteryCurrent = getBatteryCurrentMa();
 803780c:	f7fe fe00 	bl	8036410 <getBatteryCurrentMa>
 8037810:	4603      	mov	r3, r0
 8037812:	461a      	mov	r2, r3
 8037814:	4b46      	ldr	r3, [pc, #280]	@ (8037930 <SensorMainTask+0x298>)
 8037816:	805a      	strh	r2, [r3, #2]
    }
    static uint8_t changeDelay = 0;

    float fbatteryTemp = getBatteryTemperatureC();
 8037818:	f7fe fddc 	bl	80363d4 <getBatteryTemperatureC>
 803781c:	ed87 0a03 	vstr	s0, [r7, #12]
    if((fbatteryTemp<-2) || (fbatteryTemp>52))
 8037820:	edd7 7a03 	vldr	s15, [r7, #12]
 8037824:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8037828:	eef4 7ac7 	vcmpe.f32	s15, s14
 803782c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8037830:	d408      	bmi.n	8037844 <SensorMainTask+0x1ac>
 8037832:	edd7 7a03 	vldr	s15, [r7, #12]
 8037836:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8037934 <SensorMainTask+0x29c>
 803783a:	eef4 7ac7 	vcmpe.f32	s15, s14
 803783e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8037842:	dd05      	ble.n	8037850 <SensorMainTask+0x1b8>
    {
    	HAL_GPIO_WritePin(GPIOB, MPP_EN_Pin, GPIO_PIN_SET);
 8037844:	2201      	movs	r2, #1
 8037846:	2180      	movs	r1, #128	@ 0x80
 8037848:	483b      	ldr	r0, [pc, #236]	@ (8037938 <SensorMainTask+0x2a0>)
 803784a:	f7eb fe77 	bl	802353c <HAL_GPIO_WritePin>
    	return ;
 803784e:	e050      	b.n	80378f2 <SensorMainTask+0x25a>
    }

    if(chargeFlagActive > 0)
 8037850:	4b3a      	ldr	r3, [pc, #232]	@ (803793c <SensorMainTask+0x2a4>)
 8037852:	781b      	ldrb	r3, [r3, #0]
 8037854:	2b00      	cmp	r3, #0
 8037856:	d030      	beq.n	80378ba <SensorMainTask+0x222>
    {
    	if(changeDelay<10)
 8037858:	4b39      	ldr	r3, [pc, #228]	@ (8037940 <SensorMainTask+0x2a8>)
 803785a:	781b      	ldrb	r3, [r3, #0]
 803785c:	2b09      	cmp	r3, #9
 803785e:	d805      	bhi.n	803786c <SensorMainTask+0x1d4>
    	{
    		changeDelay++;
 8037860:	4b37      	ldr	r3, [pc, #220]	@ (8037940 <SensorMainTask+0x2a8>)
 8037862:	781b      	ldrb	r3, [r3, #0]
 8037864:	3301      	adds	r3, #1
 8037866:	b2da      	uxtb	r2, r3
 8037868:	4b35      	ldr	r3, [pc, #212]	@ (8037940 <SensorMainTask+0x2a8>)
 803786a:	701a      	strb	r2, [r3, #0]
    	}
    	HAL_GPIO_WritePin(GPIOB, MPP_EN_Pin, GPIO_PIN_RESET);
 803786c:	2200      	movs	r2, #0
 803786e:	2180      	movs	r1, #128	@ 0x80
 8037870:	4831      	ldr	r0, [pc, #196]	@ (8037938 <SensorMainTask+0x2a0>)
 8037872:	f7eb fe63 	bl	802353c <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOB, TERM_EN_Pin, GPIO_PIN_SET);
 8037876:	2201      	movs	r2, #1
 8037878:	2110      	movs	r1, #16
 803787a:	482f      	ldr	r0, [pc, #188]	@ (8037938 <SensorMainTask+0x2a0>)
 803787c:	f7eb fe5e 	bl	802353c <HAL_GPIO_WritePin>
    	if((chargerStatus == CHARGE_COMPLETE)||(chargerStatus == CHARGE_ERROR))
 8037880:	4b23      	ldr	r3, [pc, #140]	@ (8037910 <SensorMainTask+0x278>)
 8037882:	781b      	ldrb	r3, [r3, #0]
 8037884:	2b01      	cmp	r3, #1
 8037886:	d003      	beq.n	8037890 <SensorMainTask+0x1f8>
 8037888:	4b21      	ldr	r3, [pc, #132]	@ (8037910 <SensorMainTask+0x278>)
 803788a:	781b      	ldrb	r3, [r3, #0]
 803788c:	2b03      	cmp	r3, #3
 803788e:	d130      	bne.n	80378f2 <SensorMainTask+0x25a>
    	{
    		if(changeDelay>=10)
 8037890:	4b2b      	ldr	r3, [pc, #172]	@ (8037940 <SensorMainTask+0x2a8>)
 8037892:	781b      	ldrb	r3, [r3, #0]
 8037894:	2b09      	cmp	r3, #9
 8037896:	d92c      	bls.n	80378f2 <SensorMainTask+0x25a>
    		{
				chargeFlagActive = 0;
 8037898:	4b28      	ldr	r3, [pc, #160]	@ (803793c <SensorMainTask+0x2a4>)
 803789a:	2200      	movs	r2, #0
 803789c:	701a      	strb	r2, [r3, #0]
				changeDelay      = 0;
 803789e:	4b28      	ldr	r3, [pc, #160]	@ (8037940 <SensorMainTask+0x2a8>)
 80378a0:	2200      	movs	r2, #0
 80378a2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOB, MPP_EN_Pin, GPIO_PIN_SET);
 80378a4:	2201      	movs	r2, #1
 80378a6:	2180      	movs	r1, #128	@ 0x80
 80378a8:	4823      	ldr	r0, [pc, #140]	@ (8037938 <SensorMainTask+0x2a0>)
 80378aa:	f7eb fe47 	bl	802353c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, TERM_EN_Pin, GPIO_PIN_RESET);
 80378ae:	2200      	movs	r2, #0
 80378b0:	2110      	movs	r1, #16
 80378b2:	4821      	ldr	r0, [pc, #132]	@ (8037938 <SensorMainTask+0x2a0>)
 80378b4:	f7eb fe42 	bl	802353c <HAL_GPIO_WritePin>
 80378b8:	e01b      	b.n	80378f2 <SensorMainTask+0x25a>
    		}
    	}
    }
    else
    {
    	if((gBatteryData.BatteryVoltage>0) && (gBatteryData.BatteryVoltage<13400) && gBatteryData.BatteryCurrent >=0)
 80378ba:	4b1d      	ldr	r3, [pc, #116]	@ (8037930 <SensorMainTask+0x298>)
 80378bc:	881b      	ldrh	r3, [r3, #0]
 80378be:	2b00      	cmp	r3, #0
 80378c0:	d017      	beq.n	80378f2 <SensorMainTask+0x25a>
 80378c2:	4b1b      	ldr	r3, [pc, #108]	@ (8037930 <SensorMainTask+0x298>)
 80378c4:	881b      	ldrh	r3, [r3, #0]
 80378c6:	f243 4257 	movw	r2, #13399	@ 0x3457
 80378ca:	4293      	cmp	r3, r2
 80378cc:	d811      	bhi.n	80378f2 <SensorMainTask+0x25a>
 80378ce:	4b18      	ldr	r3, [pc, #96]	@ (8037930 <SensorMainTask+0x298>)
 80378d0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80378d4:	2b00      	cmp	r3, #0
 80378d6:	db0c      	blt.n	80378f2 <SensorMainTask+0x25a>
		{
    		HAL_GPIO_WritePin(GPIOB, MPP_EN_Pin, GPIO_PIN_RESET);
 80378d8:	2200      	movs	r2, #0
 80378da:	2180      	movs	r1, #128	@ 0x80
 80378dc:	4816      	ldr	r0, [pc, #88]	@ (8037938 <SensorMainTask+0x2a0>)
 80378de:	f7eb fe2d 	bl	802353c <HAL_GPIO_WritePin>
    		chargeFlagActive = 1;
 80378e2:	4b16      	ldr	r3, [pc, #88]	@ (803793c <SensorMainTask+0x2a4>)
 80378e4:	2201      	movs	r2, #1
 80378e6:	701a      	strb	r2, [r3, #0]
    		changeDelay      = 0;
 80378e8:	4b15      	ldr	r3, [pc, #84]	@ (8037940 <SensorMainTask+0x2a8>)
 80378ea:	2200      	movs	r2, #0
 80378ec:	701a      	strb	r2, [r3, #0]
 80378ee:	e000      	b.n	80378f2 <SensorMainTask+0x25a>
    if(gu8Sync == 0) return;
 80378f0:	bf00      	nop
		}
    }

}
 80378f2:	3710      	adds	r7, #16
 80378f4:	46bd      	mov	sp, r7
 80378f6:	bd80      	pop	{r7, pc}
 80378f8:	20004645 	.word	0x20004645
 80378fc:	42020800 	.word	0x42020800
 8037900:	20004640 	.word	0x20004640
 8037904:	20004641 	.word	0x20004641
 8037908:	20004642 	.word	0x20004642
 803790c:	20004643 	.word	0x20004643
 8037910:	20004644 	.word	0x20004644
 8037914:	20004650 	.word	0x20004650
 8037918:	200007e0 	.word	0x200007e0
 803791c:	20004670 	.word	0x20004670
 8037920:	51eb851f 	.word	0x51eb851f
 8037924:	20004648 	.word	0x20004648
 8037928:	2000464c 	.word	0x2000464c
 803792c:	20004668 	.word	0x20004668
 8037930:	20004654 	.word	0x20004654
 8037934:	42500000 	.word	0x42500000
 8037938:	42020400 	.word	0x42020400
 803793c:	20000140 	.word	0x20000140
 8037940:	20004674 	.word	0x20004674

08037944 <outterm_send>:

static void cp_uart_task(void);
static void cp_uart_timer_task(void);

uint16_t outterm_send(uint8_t * buff, uint16_t len)
{
 8037944:	b580      	push	{r7, lr}
 8037946:	b082      	sub	sp, #8
 8037948:	af00      	add	r7, sp, #0
 803794a:	6078      	str	r0, [r7, #4]
 803794c:	460b      	mov	r3, r1
 803794e:	807b      	strh	r3, [r7, #2]
	return CDC_Transmit_Buffered(buff, len,CDC_SERIAL2);
 8037950:	887b      	ldrh	r3, [r7, #2]
 8037952:	2202      	movs	r2, #2
 8037954:	4619      	mov	r1, r3
 8037956:	6878      	ldr	r0, [r7, #4]
 8037958:	f7fb fa5e 	bl	8032e18 <CDC_Transmit_Buffered>
 803795c:	4603      	mov	r3, r0
}
 803795e:	4618      	mov	r0, r3
 8037960:	3708      	adds	r7, #8
 8037962:	46bd      	mov	sp, r7
 8037964:	bd80      	pop	{r7, pc}

08037966 <sp_uart_send>:

uint16_t sp_uart_send(uint8_t * buff, uint16_t len)
{
 8037966:	b580      	push	{r7, lr}
 8037968:	b082      	sub	sp, #8
 803796a:	af00      	add	r7, sp, #0
 803796c:	6078      	str	r0, [r7, #4]
 803796e:	460b      	mov	r3, r1
 8037970:	807b      	strh	r3, [r7, #2]
	return CDC_Transmit_Buffered(buff, len,CDC_SERIAL0);
 8037972:	887b      	ldrh	r3, [r7, #2]
 8037974:	2200      	movs	r2, #0
 8037976:	4619      	mov	r1, r3
 8037978:	6878      	ldr	r0, [r7, #4]
 803797a:	f7fb fa4d 	bl	8032e18 <CDC_Transmit_Buffered>
 803797e:	4603      	mov	r3, r0
}
 8037980:	4618      	mov	r0, r3
 8037982:	3708      	adds	r7, #8
 8037984:	46bd      	mov	sp, r7
 8037986:	bd80      	pop	{r7, pc}

08037988 <sp_uart_receive>:

int sp_uart_receive(uint8_t* _char)
{
 8037988:	b580      	push	{r7, lr}
 803798a:	b082      	sub	sp, #8
 803798c:	af00      	add	r7, sp, #0
 803798e:	6078      	str	r0, [r7, #4]
	return CDC_Get_Char_FS(_char,CDC_SERIAL0);
 8037990:	2100      	movs	r1, #0
 8037992:	6878      	ldr	r0, [r7, #4]
 8037994:	f7fb f980 	bl	8032c98 <CDC_Get_Char_FS>
 8037998:	4603      	mov	r3, r0
}
 803799a:	4618      	mov	r0, r3
 803799c:	3708      	adds	r7, #8
 803799e:	46bd      	mov	sp, r7
 80379a0:	bd80      	pop	{r7, pc}
	...

080379a4 <cp_uart_init>:

int   cp_uart_init(void)
{
 80379a4:	b580      	push	{r7, lr}
 80379a6:	af00      	add	r7, sp, #0
	u8ActiveState = 0;
 80379a8:	4b0c      	ldr	r3, [pc, #48]	@ (80379dc <cp_uart_init+0x38>)
 80379aa:	2200      	movs	r2, #0
 80379ac:	701a      	strb	r2, [r3, #0]
	u8TickState   = 0;
 80379ae:	4b0c      	ldr	r3, [pc, #48]	@ (80379e0 <cp_uart_init+0x3c>)
 80379b0:	2200      	movs	r2, #0
 80379b2:	701a      	strb	r2, [r3, #0]
	add_mainloop_funct(cp_uart_task, "cp_uart",1,0);
 80379b4:	2300      	movs	r3, #0
 80379b6:	2201      	movs	r2, #1
 80379b8:	490a      	ldr	r1, [pc, #40]	@ (80379e4 <cp_uart_init+0x40>)
 80379ba:	480b      	ldr	r0, [pc, #44]	@ (80379e8 <cp_uart_init+0x44>)
 80379bc:	f7f9 fd34 	bl	8031428 <add_mainloop_funct>
	add_cyclical_funct(cp_uart_timer_task, 10, "cp_uart timer\0",0);
 80379c0:	2300      	movs	r3, #0
 80379c2:	4a0a      	ldr	r2, [pc, #40]	@ (80379ec <cp_uart_init+0x48>)
 80379c4:	210a      	movs	r1, #10
 80379c6:	480a      	ldr	r0, [pc, #40]	@ (80379f0 <cp_uart_init+0x4c>)
 80379c8:	f7f9 fe5a 	bl	8031680 <add_cyclical_funct>
	memset(l_date,0,SIZE_DATE_INFO);
 80379cc:	2208      	movs	r2, #8
 80379ce:	2100      	movs	r1, #0
 80379d0:	4808      	ldr	r0, [pc, #32]	@ (80379f4 <cp_uart_init+0x50>)
 80379d2:	f001 fef5 	bl	80397c0 <memset>
	return 0;
 80379d6:	2300      	movs	r3, #0
}
 80379d8:	4618      	mov	r0, r3
 80379da:	bd80      	pop	{r7, pc}
 80379dc:	20004676 	.word	0x20004676
 80379e0:	20004675 	.word	0x20004675
 80379e4:	0803d190 	.word	0x0803d190
 80379e8:	08037a11 	.word	0x08037a11
 80379ec:	0803d198 	.word	0x0803d198
 80379f0:	080379f9 	.word	0x080379f9
 80379f4:	20004678 	.word	0x20004678

080379f8 <cp_uart_timer_task>:

void cp_uart_timer_task(void)
{
 80379f8:	b480      	push	{r7}
 80379fa:	af00      	add	r7, sp, #0
	u8TickState = 1;
 80379fc:	4b03      	ldr	r3, [pc, #12]	@ (8037a0c <cp_uart_timer_task+0x14>)
 80379fe:	2201      	movs	r2, #1
 8037a00:	701a      	strb	r2, [r3, #0]
}
 8037a02:	bf00      	nop
 8037a04:	46bd      	mov	sp, r7
 8037a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8037a0a:	4770      	bx	lr
 8037a0c:	20004675 	.word	0x20004675

08037a10 <cp_uart_task>:

void cp_uart_task()
{
 8037a10:	b580      	push	{r7, lr}
 8037a12:	b082      	sub	sp, #8
 8037a14:	af00      	add	r7, sp, #0
	int nRet = 0;
 8037a16:	2300      	movs	r3, #0
 8037a18:	607b      	str	r3, [r7, #4]

	nRet = cp_process_packet();
 8037a1a:	f000 f80b 	bl	8037a34 <cp_process_packet>
 8037a1e:	6078      	str	r0, [r7, #4]
	if(nRet == RX_OK)
 8037a20:	687b      	ldr	r3, [r7, #4]
 8037a22:	2b01      	cmp	r3, #1
 8037a24:	d101      	bne.n	8037a2a <cp_uart_task+0x1a>
	{
		cp_decode_packet();
 8037a26:	f000 f93d 	bl	8037ca4 <cp_decode_packet>
	}
}
 8037a2a:	bf00      	nop
 8037a2c:	3708      	adds	r7, #8
 8037a2e:	46bd      	mov	sp, r7
 8037a30:	bd80      	pop	{r7, pc}
	...

08037a34 <cp_process_packet>:
static int cp_process_packet(void)
{
 8037a34:	b580      	push	{r7, lr}
 8037a36:	b084      	sub	sp, #16
 8037a38:	af00      	add	r7, sp, #0
	static uint8_t  u8RxStatus        = 0;
	static uint8_t  u8ReadCnt         = 0;
	static uint8_t  u8CRC_Calc        = 0;
	static uint32_t startTimer        = 0;
	static uint32_t timeoutTimer      = 0;
	uint8_t bElapsed = 0;
 8037a3a:	2300      	movs	r3, #0
 8037a3c:	72fb      	strb	r3, [r7, #11]
	int nRet = 0x00;
 8037a3e:	2300      	movs	r3, #0
 8037a40:	60fb      	str	r3, [r7, #12]

	uint8_t* pMessage = (uint8_t*)&gRxMessage;
 8037a42:	4b5c      	ldr	r3, [pc, #368]	@ (8037bb4 <cp_process_packet+0x180>)
 8037a44:	607b      	str	r3, [r7, #4]

	bElapsed = time_elapsed_ms(startTimer,timeoutTimer);
 8037a46:	4b5c      	ldr	r3, [pc, #368]	@ (8037bb8 <cp_process_packet+0x184>)
 8037a48:	681b      	ldr	r3, [r3, #0]
 8037a4a:	4a5c      	ldr	r2, [pc, #368]	@ (8037bbc <cp_process_packet+0x188>)
 8037a4c:	6812      	ldr	r2, [r2, #0]
 8037a4e:	4611      	mov	r1, r2
 8037a50:	4618      	mov	r0, r3
 8037a52:	f7e9 fbae 	bl	80211b2 <time_elapsed_ms>
 8037a56:	4603      	mov	r3, r0
 8037a58:	72fb      	strb	r3, [r7, #11]
	if((u8RxStatus > WAIT_SOH) && (bElapsed > 0))
 8037a5a:	4b59      	ldr	r3, [pc, #356]	@ (8037bc0 <cp_process_packet+0x18c>)
 8037a5c:	781b      	ldrb	r3, [r3, #0]
 8037a5e:	2b00      	cmp	r3, #0
 8037a60:	d008      	beq.n	8037a74 <cp_process_packet+0x40>
 8037a62:	7afb      	ldrb	r3, [r7, #11]
 8037a64:	2b00      	cmp	r3, #0
 8037a66:	d005      	beq.n	8037a74 <cp_process_packet+0x40>
	{
		u8RxStatus  = WAIT_SOH;
 8037a68:	4b55      	ldr	r3, [pc, #340]	@ (8037bc0 <cp_process_packet+0x18c>)
 8037a6a:	2200      	movs	r2, #0
 8037a6c:	701a      	strb	r2, [r3, #0]
		nRet        = RX_ERR_TIMEOUT;
 8037a6e:	f06f 0303 	mvn.w	r3, #3
 8037a72:	60fb      	str	r3, [r7, #12]
	}

	bRet = sp_uart_receive(&btChar);
 8037a74:	1cbb      	adds	r3, r7, #2
 8037a76:	4618      	mov	r0, r3
 8037a78:	f7ff ff86 	bl	8037988 <sp_uart_receive>
 8037a7c:	4603      	mov	r3, r0
 8037a7e:	70fb      	strb	r3, [r7, #3]
	if(bRet == 0)
 8037a80:	78fb      	ldrb	r3, [r7, #3]
 8037a82:	2b00      	cmp	r3, #0
 8037a84:	f040 8090 	bne.w	8037ba8 <cp_process_packet+0x174>
	{
		switch (u8RxStatus){
 8037a88:	4b4d      	ldr	r3, [pc, #308]	@ (8037bc0 <cp_process_packet+0x18c>)
 8037a8a:	781b      	ldrb	r3, [r3, #0]
 8037a8c:	2b03      	cmp	r3, #3
 8037a8e:	f200 8082 	bhi.w	8037b96 <cp_process_packet+0x162>
 8037a92:	a201      	add	r2, pc, #4	@ (adr r2, 8037a98 <cp_process_packet+0x64>)
 8037a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8037a98:	08037aa9 	.word	0x08037aa9
 8037a9c:	08037ad9 	.word	0x08037ad9
 8037aa0:	08037b2f 	.word	0x08037b2f
 8037aa4:	08037b6b 	.word	0x08037b6b
		case WAIT_SOH:
			pMessage[0] = btChar;
 8037aa8:	78ba      	ldrb	r2, [r7, #2]
 8037aaa:	687b      	ldr	r3, [r7, #4]
 8037aac:	701a      	strb	r2, [r3, #0]
			if(btChar == SOH)
 8037aae:	78bb      	ldrb	r3, [r7, #2]
 8037ab0:	2baa      	cmp	r3, #170	@ 0xaa
 8037ab2:	d174      	bne.n	8037b9e <cp_process_packet+0x16a>
			{
				u8RxStatus                 = WAIT_HEADER;
 8037ab4:	4b42      	ldr	r3, [pc, #264]	@ (8037bc0 <cp_process_packet+0x18c>)
 8037ab6:	2201      	movs	r2, #1
 8037ab8:	701a      	strb	r2, [r3, #0]
				u8ReadCnt                  = 1;
 8037aba:	4b42      	ldr	r3, [pc, #264]	@ (8037bc4 <cp_process_packet+0x190>)
 8037abc:	2201      	movs	r2, #1
 8037abe:	701a      	strb	r2, [r3, #0]
				u8CRC_Calc                 = 0;
 8037ac0:	4b41      	ldr	r3, [pc, #260]	@ (8037bc8 <cp_process_packet+0x194>)
 8037ac2:	2200      	movs	r2, #0
 8037ac4:	701a      	strb	r2, [r3, #0]
				startTimer                 = _get_sys_clock();
 8037ac6:	f7e9 fb54 	bl	8021172 <_get_sys_clock>
 8037aca:	4603      	mov	r3, r0
 8037acc:	4a3a      	ldr	r2, [pc, #232]	@ (8037bb8 <cp_process_packet+0x184>)
 8037ace:	6013      	str	r3, [r2, #0]
				timeoutTimer               = 10;
 8037ad0:	4b3a      	ldr	r3, [pc, #232]	@ (8037bbc <cp_process_packet+0x188>)
 8037ad2:	220a      	movs	r2, #10
 8037ad4:	601a      	str	r2, [r3, #0]
			}
			break;
 8037ad6:	e062      	b.n	8037b9e <cp_process_packet+0x16a>
		case WAIT_HEADER:
			u8CRC_Calc ^= btChar;
 8037ad8:	4b3b      	ldr	r3, [pc, #236]	@ (8037bc8 <cp_process_packet+0x194>)
 8037ada:	781a      	ldrb	r2, [r3, #0]
 8037adc:	78bb      	ldrb	r3, [r7, #2]
 8037ade:	4053      	eors	r3, r2
 8037ae0:	b2da      	uxtb	r2, r3
 8037ae2:	4b39      	ldr	r3, [pc, #228]	@ (8037bc8 <cp_process_packet+0x194>)
 8037ae4:	701a      	strb	r2, [r3, #0]
			pMessage[u8ReadCnt] = btChar;
 8037ae6:	4b37      	ldr	r3, [pc, #220]	@ (8037bc4 <cp_process_packet+0x190>)
 8037ae8:	781b      	ldrb	r3, [r3, #0]
 8037aea:	461a      	mov	r2, r3
 8037aec:	687b      	ldr	r3, [r7, #4]
 8037aee:	4413      	add	r3, r2
 8037af0:	78ba      	ldrb	r2, [r7, #2]
 8037af2:	701a      	strb	r2, [r3, #0]
			u8ReadCnt++;
 8037af4:	4b33      	ldr	r3, [pc, #204]	@ (8037bc4 <cp_process_packet+0x190>)
 8037af6:	781b      	ldrb	r3, [r3, #0]
 8037af8:	3301      	adds	r3, #1
 8037afa:	b2da      	uxtb	r2, r3
 8037afc:	4b31      	ldr	r3, [pc, #196]	@ (8037bc4 <cp_process_packet+0x190>)
 8037afe:	701a      	strb	r2, [r3, #0]
			if(u8ReadCnt == MESSAGE_HEADER_SIZE+1)
 8037b00:	4b30      	ldr	r3, [pc, #192]	@ (8037bc4 <cp_process_packet+0x190>)
 8037b02:	781b      	ldrb	r3, [r3, #0]
 8037b04:	2b05      	cmp	r3, #5
 8037b06:	d14c      	bne.n	8037ba2 <cp_process_packet+0x16e>
			{
				u8ReadCnt    = 0;
 8037b08:	4b2e      	ldr	r3, [pc, #184]	@ (8037bc4 <cp_process_packet+0x190>)
 8037b0a:	2200      	movs	r2, #0
 8037b0c:	701a      	strb	r2, [r3, #0]
				u8RxStatus   = WAIT_DATA;
 8037b0e:	4b2c      	ldr	r3, [pc, #176]	@ (8037bc0 <cp_process_packet+0x18c>)
 8037b10:	2202      	movs	r2, #2
 8037b12:	701a      	strb	r2, [r3, #0]
				startTimer   = _get_sys_clock();
 8037b14:	f7e9 fb2d 	bl	8021172 <_get_sys_clock>
 8037b18:	4603      	mov	r3, r0
 8037b1a:	4a27      	ldr	r2, [pc, #156]	@ (8037bb8 <cp_process_packet+0x184>)
 8037b1c:	6013      	str	r3, [r2, #0]
				timeoutTimer = gRxMessage.len*4+10;
 8037b1e:	4b25      	ldr	r3, [pc, #148]	@ (8037bb4 <cp_process_packet+0x180>)
 8037b20:	791b      	ldrb	r3, [r3, #4]
 8037b22:	009b      	lsls	r3, r3, #2
 8037b24:	330a      	adds	r3, #10
 8037b26:	461a      	mov	r2, r3
 8037b28:	4b24      	ldr	r3, [pc, #144]	@ (8037bbc <cp_process_packet+0x188>)
 8037b2a:	601a      	str	r2, [r3, #0]
			}
			break;
 8037b2c:	e039      	b.n	8037ba2 <cp_process_packet+0x16e>
		case WAIT_DATA:
			u8CRC_Calc ^= btChar;
 8037b2e:	4b26      	ldr	r3, [pc, #152]	@ (8037bc8 <cp_process_packet+0x194>)
 8037b30:	781a      	ldrb	r2, [r3, #0]
 8037b32:	78bb      	ldrb	r3, [r7, #2]
 8037b34:	4053      	eors	r3, r2
 8037b36:	b2da      	uxtb	r2, r3
 8037b38:	4b23      	ldr	r3, [pc, #140]	@ (8037bc8 <cp_process_packet+0x194>)
 8037b3a:	701a      	strb	r2, [r3, #0]
			gRxMessage.RegBuffer[u8ReadCnt] = btChar;
 8037b3c:	4b21      	ldr	r3, [pc, #132]	@ (8037bc4 <cp_process_packet+0x190>)
 8037b3e:	781b      	ldrb	r3, [r3, #0]
 8037b40:	4619      	mov	r1, r3
 8037b42:	78ba      	ldrb	r2, [r7, #2]
 8037b44:	4b1b      	ldr	r3, [pc, #108]	@ (8037bb4 <cp_process_packet+0x180>)
 8037b46:	440b      	add	r3, r1
 8037b48:	715a      	strb	r2, [r3, #5]
			u8ReadCnt++;
 8037b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8037bc4 <cp_process_packet+0x190>)
 8037b4c:	781b      	ldrb	r3, [r3, #0]
 8037b4e:	3301      	adds	r3, #1
 8037b50:	b2da      	uxtb	r2, r3
 8037b52:	4b1c      	ldr	r3, [pc, #112]	@ (8037bc4 <cp_process_packet+0x190>)
 8037b54:	701a      	strb	r2, [r3, #0]
			if(u8ReadCnt >= (gRxMessage.len+1))
 8037b56:	4b17      	ldr	r3, [pc, #92]	@ (8037bb4 <cp_process_packet+0x180>)
 8037b58:	791a      	ldrb	r2, [r3, #4]
 8037b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8037bc4 <cp_process_packet+0x190>)
 8037b5c:	781b      	ldrb	r3, [r3, #0]
 8037b5e:	429a      	cmp	r2, r3
 8037b60:	d221      	bcs.n	8037ba6 <cp_process_packet+0x172>
			{
				u8RxStatus = WAIT_CRC;
 8037b62:	4b17      	ldr	r3, [pc, #92]	@ (8037bc0 <cp_process_packet+0x18c>)
 8037b64:	2203      	movs	r2, #3
 8037b66:	701a      	strb	r2, [r3, #0]
			}
			break;
 8037b68:	e01d      	b.n	8037ba6 <cp_process_packet+0x172>
		case WAIT_CRC:
			if(btChar == u8CRC_Calc)
 8037b6a:	78ba      	ldrb	r2, [r7, #2]
 8037b6c:	4b16      	ldr	r3, [pc, #88]	@ (8037bc8 <cp_process_packet+0x194>)
 8037b6e:	781b      	ldrb	r3, [r3, #0]
 8037b70:	429a      	cmp	r2, r3
 8037b72:	d106      	bne.n	8037b82 <cp_process_packet+0x14e>
			{
				nRet       = RX_OK;
 8037b74:	2301      	movs	r3, #1
 8037b76:	60fb      	str	r3, [r7, #12]
				gRxMessage.Ready = 1;
 8037b78:	4b0e      	ldr	r3, [pc, #56]	@ (8037bb4 <cp_process_packet+0x180>)
 8037b7a:	2201      	movs	r2, #1
 8037b7c:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
 8037b80:	e005      	b.n	8037b8e <cp_process_packet+0x15a>
			}
			else
			{
				nRet       = RX_ERR_CHK;
 8037b82:	f06f 0302 	mvn.w	r3, #2
 8037b86:	60fb      	str	r3, [r7, #12]
				u8ReadCnt  = 0;
 8037b88:	4b0e      	ldr	r3, [pc, #56]	@ (8037bc4 <cp_process_packet+0x190>)
 8037b8a:	2200      	movs	r2, #0
 8037b8c:	701a      	strb	r2, [r3, #0]
			}
			u8RxStatus  = WAIT_SOH;
 8037b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8037bc0 <cp_process_packet+0x18c>)
 8037b90:	2200      	movs	r2, #0
 8037b92:	701a      	strb	r2, [r3, #0]
			break;
 8037b94:	e008      	b.n	8037ba8 <cp_process_packet+0x174>
		default :
			u8RxStatus  = WAIT_SOH;
 8037b96:	4b0a      	ldr	r3, [pc, #40]	@ (8037bc0 <cp_process_packet+0x18c>)
 8037b98:	2200      	movs	r2, #0
 8037b9a:	701a      	strb	r2, [r3, #0]
			break;
 8037b9c:	e004      	b.n	8037ba8 <cp_process_packet+0x174>
			break;
 8037b9e:	bf00      	nop
 8037ba0:	e002      	b.n	8037ba8 <cp_process_packet+0x174>
			break;
 8037ba2:	bf00      	nop
 8037ba4:	e000      	b.n	8037ba8 <cp_process_packet+0x174>
			break;
 8037ba6:	bf00      	nop
		}
	}

	return nRet;
 8037ba8:	68fb      	ldr	r3, [r7, #12]
}
 8037baa:	4618      	mov	r0, r3
 8037bac:	3710      	adds	r7, #16
 8037bae:	46bd      	mov	sp, r7
 8037bb0:	bd80      	pop	{r7, pc}
 8037bb2:	bf00      	nop
 8037bb4:	20004680 	.word	0x20004680
 8037bb8:	20004728 	.word	0x20004728
 8037bbc:	2000472c 	.word	0x2000472c
 8037bc0:	20004730 	.word	0x20004730
 8037bc4:	20004731 	.word	0x20004731
 8037bc8:	20004732 	.word	0x20004732

08037bcc <cp_send_packet>:


static int cp_send_packet(MessagePacket_t* pMessage)
{
 8037bcc:	b580      	push	{r7, lr}
 8037bce:	b084      	sub	sp, #16
 8037bd0:	af00      	add	r7, sp, #0
 8037bd2:	6078      	str	r0, [r7, #4]
	static uint8_t pBuffer[256];
	uint8_t crc = 0x00;
 8037bd4:	2300      	movs	r3, #0
 8037bd6:	73fb      	strb	r3, [r7, #15]
	uint16_t Index = 0;
 8037bd8:	2300      	movs	r3, #0
 8037bda:	81bb      	strh	r3, [r7, #12]
	int i;
	pBuffer[Index++] = SOH;
 8037bdc:	89bb      	ldrh	r3, [r7, #12]
 8037bde:	1c5a      	adds	r2, r3, #1
 8037be0:	81ba      	strh	r2, [r7, #12]
 8037be2:	461a      	mov	r2, r3
 8037be4:	4b2e      	ldr	r3, [pc, #184]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037be6:	21aa      	movs	r1, #170	@ 0xaa
 8037be8:	5499      	strb	r1, [r3, r2]
	pBuffer[Index++] = pMessage->source;
 8037bea:	89bb      	ldrh	r3, [r7, #12]
 8037bec:	1c5a      	adds	r2, r3, #1
 8037bee:	81ba      	strh	r2, [r7, #12]
 8037bf0:	461a      	mov	r2, r3
 8037bf2:	687b      	ldr	r3, [r7, #4]
 8037bf4:	7859      	ldrb	r1, [r3, #1]
 8037bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037bf8:	5499      	strb	r1, [r3, r2]
	pBuffer[Index++] = pMessage->destination;
 8037bfa:	89bb      	ldrh	r3, [r7, #12]
 8037bfc:	1c5a      	adds	r2, r3, #1
 8037bfe:	81ba      	strh	r2, [r7, #12]
 8037c00:	461a      	mov	r2, r3
 8037c02:	687b      	ldr	r3, [r7, #4]
 8037c04:	7899      	ldrb	r1, [r3, #2]
 8037c06:	4b26      	ldr	r3, [pc, #152]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037c08:	5499      	strb	r1, [r3, r2]
	pBuffer[Index++] = pMessage->command_id;
 8037c0a:	89bb      	ldrh	r3, [r7, #12]
 8037c0c:	1c5a      	adds	r2, r3, #1
 8037c0e:	81ba      	strh	r2, [r7, #12]
 8037c10:	461a      	mov	r2, r3
 8037c12:	687b      	ldr	r3, [r7, #4]
 8037c14:	78d9      	ldrb	r1, [r3, #3]
 8037c16:	4b22      	ldr	r3, [pc, #136]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037c18:	5499      	strb	r1, [r3, r2]
	pBuffer[Index++] = pMessage->len;
 8037c1a:	89bb      	ldrh	r3, [r7, #12]
 8037c1c:	1c5a      	adds	r2, r3, #1
 8037c1e:	81ba      	strh	r2, [r7, #12]
 8037c20:	461a      	mov	r2, r3
 8037c22:	687b      	ldr	r3, [r7, #4]
 8037c24:	7919      	ldrb	r1, [r3, #4]
 8037c26:	4b1e      	ldr	r3, [pc, #120]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037c28:	5499      	strb	r1, [r3, r2]
	for(i=0;i<pMessage->len+1;i++)
 8037c2a:	2300      	movs	r3, #0
 8037c2c:	60bb      	str	r3, [r7, #8]
 8037c2e:	e00d      	b.n	8037c4c <cp_send_packet+0x80>
	{
		pBuffer[Index++] = pMessage->RegBuffer[i];
 8037c30:	89bb      	ldrh	r3, [r7, #12]
 8037c32:	1c5a      	adds	r2, r3, #1
 8037c34:	81ba      	strh	r2, [r7, #12]
 8037c36:	4619      	mov	r1, r3
 8037c38:	687a      	ldr	r2, [r7, #4]
 8037c3a:	68bb      	ldr	r3, [r7, #8]
 8037c3c:	4413      	add	r3, r2
 8037c3e:	3305      	adds	r3, #5
 8037c40:	781a      	ldrb	r2, [r3, #0]
 8037c42:	4b17      	ldr	r3, [pc, #92]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037c44:	545a      	strb	r2, [r3, r1]
	for(i=0;i<pMessage->len+1;i++)
 8037c46:	68bb      	ldr	r3, [r7, #8]
 8037c48:	3301      	adds	r3, #1
 8037c4a:	60bb      	str	r3, [r7, #8]
 8037c4c:	687b      	ldr	r3, [r7, #4]
 8037c4e:	791b      	ldrb	r3, [r3, #4]
 8037c50:	461a      	mov	r2, r3
 8037c52:	68bb      	ldr	r3, [r7, #8]
 8037c54:	4293      	cmp	r3, r2
 8037c56:	ddeb      	ble.n	8037c30 <cp_send_packet+0x64>
	}
	for(i=1;i<=MESSAGE_HEADER_SIZE+pMessage->len+1;i++)
 8037c58:	2301      	movs	r3, #1
 8037c5a:	60bb      	str	r3, [r7, #8]
 8037c5c:	e009      	b.n	8037c72 <cp_send_packet+0xa6>
	{
		crc ^= pBuffer[i];
 8037c5e:	4a10      	ldr	r2, [pc, #64]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037c60:	68bb      	ldr	r3, [r7, #8]
 8037c62:	4413      	add	r3, r2
 8037c64:	781a      	ldrb	r2, [r3, #0]
 8037c66:	7bfb      	ldrb	r3, [r7, #15]
 8037c68:	4053      	eors	r3, r2
 8037c6a:	73fb      	strb	r3, [r7, #15]
	for(i=1;i<=MESSAGE_HEADER_SIZE+pMessage->len+1;i++)
 8037c6c:	68bb      	ldr	r3, [r7, #8]
 8037c6e:	3301      	adds	r3, #1
 8037c70:	60bb      	str	r3, [r7, #8]
 8037c72:	687b      	ldr	r3, [r7, #4]
 8037c74:	791b      	ldrb	r3, [r3, #4]
 8037c76:	3305      	adds	r3, #5
 8037c78:	68ba      	ldr	r2, [r7, #8]
 8037c7a:	429a      	cmp	r2, r3
 8037c7c:	ddef      	ble.n	8037c5e <cp_send_packet+0x92>
	}
	pBuffer[Index++] = crc;
 8037c7e:	89bb      	ldrh	r3, [r7, #12]
 8037c80:	1c5a      	adds	r2, r3, #1
 8037c82:	81ba      	strh	r2, [r7, #12]
 8037c84:	4619      	mov	r1, r3
 8037c86:	4a06      	ldr	r2, [pc, #24]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037c88:	7bfb      	ldrb	r3, [r7, #15]
 8037c8a:	5453      	strb	r3, [r2, r1]

	sp_uart_send(pBuffer, Index);
 8037c8c:	89bb      	ldrh	r3, [r7, #12]
 8037c8e:	4619      	mov	r1, r3
 8037c90:	4803      	ldr	r0, [pc, #12]	@ (8037ca0 <cp_send_packet+0xd4>)
 8037c92:	f7ff fe68 	bl	8037966 <sp_uart_send>
	return 0;
 8037c96:	2300      	movs	r3, #0
}
 8037c98:	4618      	mov	r0, r3
 8037c9a:	3710      	adds	r7, #16
 8037c9c:	46bd      	mov	sp, r7
 8037c9e:	bd80      	pop	{r7, pc}
 8037ca0:	20004734 	.word	0x20004734

08037ca4 <cp_decode_packet>:

static int  cp_decode_packet()
{
 8037ca4:	b580      	push	{r7, lr}
 8037ca6:	b082      	sub	sp, #8
 8037ca8:	af00      	add	r7, sp, #0
	static uint32_t rx_cnt = 0;
	if(gRxMessage.destination != ID_MICRO) return -1;
 8037caa:	491c      	ldr	r1, [pc, #112]	@ (8037d1c <cp_decode_packet+0x78>)
 8037cac:	7889      	ldrb	r1, [r1, #2]
 8037cae:	2901      	cmp	r1, #1
 8037cb0:	d002      	beq.n	8037cb8 <cp_decode_packet+0x14>
 8037cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8037cb6:	e02d      	b.n	8037d14 <cp_decode_packet+0x70>

	rx_cnt++;
 8037cb8:	4919      	ldr	r1, [pc, #100]	@ (8037d20 <cp_decode_packet+0x7c>)
 8037cba:	6809      	ldr	r1, [r1, #0]
 8037cbc:	3101      	adds	r1, #1
 8037cbe:	4818      	ldr	r0, [pc, #96]	@ (8037d20 <cp_decode_packet+0x7c>)
 8037cc0:	6001      	str	r1, [r0, #0]
	switch(gRxMessage.command_id)
 8037cc2:	4916      	ldr	r1, [pc, #88]	@ (8037d1c <cp_decode_packet+0x78>)
 8037cc4:	78c9      	ldrb	r1, [r1, #3]
 8037cc6:	3980      	subs	r1, #128	@ 0x80
 8037cc8:	2905      	cmp	r1, #5
 8037cca:	d822      	bhi.n	8037d12 <cp_decode_packet+0x6e>
 8037ccc:	a001      	add	r0, pc, #4	@ (adr r0, 8037cd4 <cp_decode_packet+0x30>)
 8037cce:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8037cd2:	bf00      	nop
 8037cd4:	08037d13 	.word	0x08037d13
 8037cd8:	08037d13 	.word	0x08037d13
 8037cdc:	08037ced 	.word	0x08037ced
 8037ce0:	08037d13 	.word	0x08037d13
 8037ce4:	08037d13 	.word	0x08037d13
 8037ce8:	08037cf9 	.word	0x08037cf9
	case CMD_ACK_LEDS:
		break;
	case CMD_RET_PARAM:
		break;
	case CMD_PING_ACK:
		printf("PING ACK!\r\n");
 8037cec:	480d      	ldr	r0, [pc, #52]	@ (8037d24 <cp_decode_packet+0x80>)
 8037cee:	f001 fc63 	bl	80395b8 <puts>
		setReadyStatus();
 8037cf2:	f7fe fff5 	bl	8036ce0 <setReadyStatus>
		break;
 8037cf6:	e00c      	b.n	8037d12 <cp_decode_packet+0x6e>
	case CMD_RET_DATE://legge il tempo da linux che ha internet
		uint32_t unixTime;
		memcpy((uint8_t*)&unixTime,(unsigned char*)gRxMessage.RegBuffer,4);
 8037cf8:	4908      	ldr	r1, [pc, #32]	@ (8037d1c <cp_decode_packet+0x78>)
 8037cfa:	f8d1 1005 	ldr.w	r1, [r1, #5]
 8037cfe:	6079      	str	r1, [r7, #4]
		rtc_unix_write((time_t)unixTime);
 8037d00:	6879      	ldr	r1, [r7, #4]
 8037d02:	2000      	movs	r0, #0
 8037d04:	460a      	mov	r2, r1
 8037d06:	4603      	mov	r3, r0
 8037d08:	4610      	mov	r0, r2
 8037d0a:	4619      	mov	r1, r3
 8037d0c:	f7ff fbba 	bl	8037484 <rtc_unix_write>
		break;
 8037d10:	bf00      	nop
	}

	return 0;
 8037d12:	2300      	movs	r3, #0
}
 8037d14:	4618      	mov	r0, r3
 8037d16:	3708      	adds	r7, #8
 8037d18:	46bd      	mov	sp, r7
 8037d1a:	bd80      	pop	{r7, pc}
 8037d1c:	20004680 	.word	0x20004680
 8037d20:	20004834 	.word	0x20004834
 8037d24:	0803d1a8 	.word	0x0803d1a8

08037d28 <send_sensor_data>:
	cp_send_packet(&gTxMessage);

	return 0;
}
int  send_sensor_data(void)
{
 8037d28:	b580      	push	{r7, lr}
 8037d2a:	b0a6      	sub	sp, #152	@ 0x98
 8037d2c:	af00      	add	r7, sp, #0
	MessagePacket_t gTxMessage;
	int nBytes = 0;
 8037d2e:	2300      	movs	r3, #0
 8037d30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	uint32_t * u32fVal;
	uint32_t tUnixTime = (uint32_t)rtc_unix_read();
 8037d34:	f7ff fb74 	bl	8037420 <rtc_unix_read>
 8037d38:	4602      	mov	r2, r0
 8037d3a:	460b      	mov	r3, r1
 8037d3c:	4613      	mov	r3, r2
 8037d3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	gSensorData.BatteryChargeLevelRelative = getBatteryRelativeStateOfCharge();
 8037d42:	f7fe fb77 	bl	8036434 <getBatteryRelativeStateOfCharge>
 8037d46:	4603      	mov	r3, r0
 8037d48:	461a      	mov	r2, r3
 8037d4a:	4ba4      	ldr	r3, [pc, #656]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037d4c:	80da      	strh	r2, [r3, #6]
	gSensorData.BatteryCurrent             = getBatteryCurrentMa();
 8037d4e:	f7fe fb5f 	bl	8036410 <getBatteryCurrentMa>
 8037d52:	4603      	mov	r3, r0
 8037d54:	461a      	mov	r2, r3
 8037d56:	4ba1      	ldr	r3, [pc, #644]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037d58:	805a      	strh	r2, [r3, #2]
	gSensorData.BatteryVoltage             = getBatteryVoltageMv();
 8037d5a:	f7fe fb51 	bl	8036400 <getBatteryVoltageMv>
 8037d5e:	4603      	mov	r3, r0
 8037d60:	461a      	mov	r2, r3
 8037d62:	4b9e      	ldr	r3, [pc, #632]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037d64:	801a      	strh	r2, [r3, #0]
	gSensorData.BatteryAverageCurrent      = getBatteryAverageCurrentMa();
 8037d66:	f7fe fb5c 	bl	8036422 <getBatteryAverageCurrentMa>
 8037d6a:	4603      	mov	r3, r0
 8037d6c:	461a      	mov	r2, r3
 8037d6e:	4b9b      	ldr	r3, [pc, #620]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037d70:	811a      	strh	r2, [r3, #8]
	gSensorData.bmePressure                = get_bme_pressure();
 8037d72:	f7fe fe43 	bl	80369fc <get_bme_pressure>
 8037d76:	eef0 7a40 	vmov.f32	s15, s0
 8037d7a:	4b98      	ldr	r3, [pc, #608]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037d7c:	edc3 7a04 	vstr	s15, [r3, #16]
	gSensorData.bmeTemp                    = get_bme_temp();
 8037d80:	f7fe fe20 	bl	80369c4 <get_bme_temp>
 8037d84:	eef0 7a40 	vmov.f32	s15, s0
 8037d88:	4b94      	ldr	r3, [pc, #592]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037d8a:	edc3 7a05 	vstr	s15, [r3, #20]
	gSensorData.bmeHum                     = get_bme_humidity();
 8037d8e:	f7fe fe27 	bl	80369e0 <get_bme_humidity>
 8037d92:	eef0 7a40 	vmov.f32	s15, s0
 8037d96:	4b91      	ldr	r3, [pc, #580]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037d98:	edc3 7a06 	vstr	s15, [r3, #24]


	gTxMessage.source       = ID_MICRO;
 8037d9c:	2301      	movs	r3, #1
 8037d9e:	717b      	strb	r3, [r7, #5]
	gTxMessage.destination  = ID_CPU;
 8037da0:	2300      	movs	r3, #0
 8037da2:	71bb      	strb	r3, [r7, #6]
	gTxMessage.command_id   = CMD_SEND_SENSOR;
 8037da4:	2306      	movs	r3, #6
 8037da6:	71fb      	strb	r3, [r7, #7]

	nBytes += unpack32le(&gTxMessage.RegBuffer[nBytes],tUnixTime);
 8037da8:	1d3a      	adds	r2, r7, #4
 8037daa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037dae:	4413      	add	r3, r2
 8037db0:	3305      	adds	r3, #5
 8037db2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8037db6:	4618      	mov	r0, r3
 8037db8:	f7f9 fdce 	bl	8031958 <unpack32le>
 8037dbc:	4603      	mov	r3, r0
 8037dbe:	461a      	mov	r2, r3
 8037dc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037dc4:	4413      	add	r3, r2
 8037dc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	nBytes += unpack16le(&gTxMessage.RegBuffer[nBytes],gSensorData.BatteryVoltage);
 8037dca:	1d3a      	adds	r2, r7, #4
 8037dcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037dd0:	4413      	add	r3, r2
 8037dd2:	3305      	adds	r3, #5
 8037dd4:	4a81      	ldr	r2, [pc, #516]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037dd6:	8812      	ldrh	r2, [r2, #0]
 8037dd8:	4611      	mov	r1, r2
 8037dda:	4618      	mov	r0, r3
 8037ddc:	f7f9 fd96 	bl	803190c <unpack16le>
 8037de0:	4603      	mov	r3, r0
 8037de2:	461a      	mov	r2, r3
 8037de4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037de8:	4413      	add	r3, r2
 8037dea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	nBytes += unpack16le(&gTxMessage.RegBuffer[nBytes],gSensorData.BatteryCurrent);
 8037dee:	1d3a      	adds	r2, r7, #4
 8037df0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037df4:	4413      	add	r3, r2
 8037df6:	3305      	adds	r3, #5
 8037df8:	4a78      	ldr	r2, [pc, #480]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037dfa:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8037dfe:	b292      	uxth	r2, r2
 8037e00:	4611      	mov	r1, r2
 8037e02:	4618      	mov	r0, r3
 8037e04:	f7f9 fd82 	bl	803190c <unpack16le>
 8037e08:	4603      	mov	r3, r0
 8037e0a:	461a      	mov	r2, r3
 8037e0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037e10:	4413      	add	r3, r2
 8037e12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	nBytes += unpack16le(&gTxMessage.RegBuffer[nBytes],gSensorData.BatteryChargeLevelRelative);
 8037e16:	1d3a      	adds	r2, r7, #4
 8037e18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037e1c:	4413      	add	r3, r2
 8037e1e:	3305      	adds	r3, #5
 8037e20:	4a6e      	ldr	r2, [pc, #440]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037e22:	88d2      	ldrh	r2, [r2, #6]
 8037e24:	4611      	mov	r1, r2
 8037e26:	4618      	mov	r0, r3
 8037e28:	f7f9 fd70 	bl	803190c <unpack16le>
 8037e2c:	4603      	mov	r3, r0
 8037e2e:	461a      	mov	r2, r3
 8037e30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037e34:	4413      	add	r3, r2
 8037e36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	nBytes += unpack16le(&gTxMessage.RegBuffer[nBytes],gSensorData.BatteryChargeLevelAbs);
 8037e3a:	1d3a      	adds	r2, r7, #4
 8037e3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037e40:	4413      	add	r3, r2
 8037e42:	3305      	adds	r3, #5
 8037e44:	4a65      	ldr	r2, [pc, #404]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037e46:	8892      	ldrh	r2, [r2, #4]
 8037e48:	4611      	mov	r1, r2
 8037e4a:	4618      	mov	r0, r3
 8037e4c:	f7f9 fd5e 	bl	803190c <unpack16le>
 8037e50:	4603      	mov	r3, r0
 8037e52:	461a      	mov	r2, r3
 8037e54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037e58:	4413      	add	r3, r2
 8037e5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	nBytes += unpack16le(&gTxMessage.RegBuffer[nBytes],gSensorData.BatteryAverageCurrent);
 8037e5e:	1d3a      	adds	r2, r7, #4
 8037e60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037e64:	4413      	add	r3, r2
 8037e66:	3305      	adds	r3, #5
 8037e68:	4a5c      	ldr	r2, [pc, #368]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037e6a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8037e6e:	b292      	uxth	r2, r2
 8037e70:	4611      	mov	r1, r2
 8037e72:	4618      	mov	r0, r3
 8037e74:	f7f9 fd4a 	bl	803190c <unpack16le>
 8037e78:	4603      	mov	r3, r0
 8037e7a:	461a      	mov	r2, r3
 8037e7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037e80:	4413      	add	r3, r2
 8037e82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	nBytes += unpack8(&gTxMessage.RegBuffer[nBytes],gSensorData.pir_state[0]);
 8037e86:	1d3a      	adds	r2, r7, #4
 8037e88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037e8c:	4413      	add	r3, r2
 8037e8e:	3305      	adds	r3, #5
 8037e90:	4a52      	ldr	r2, [pc, #328]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037e92:	7a92      	ldrb	r2, [r2, #10]
 8037e94:	4611      	mov	r1, r2
 8037e96:	4618      	mov	r0, r3
 8037e98:	f7f9 fd1a 	bl	80318d0 <unpack8>
 8037e9c:	4603      	mov	r3, r0
 8037e9e:	461a      	mov	r2, r3
 8037ea0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037ea4:	4413      	add	r3, r2
 8037ea6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	nBytes += unpack8(&gTxMessage.RegBuffer[nBytes],gSensorData.pir_state[1]);
 8037eaa:	1d3a      	adds	r2, r7, #4
 8037eac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037eb0:	4413      	add	r3, r2
 8037eb2:	3305      	adds	r3, #5
 8037eb4:	4a49      	ldr	r2, [pc, #292]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037eb6:	7ad2      	ldrb	r2, [r2, #11]
 8037eb8:	4611      	mov	r1, r2
 8037eba:	4618      	mov	r0, r3
 8037ebc:	f7f9 fd08 	bl	80318d0 <unpack8>
 8037ec0:	4603      	mov	r3, r0
 8037ec2:	461a      	mov	r2, r3
 8037ec4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037ec8:	4413      	add	r3, r2
 8037eca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	nBytes += unpack8(&gTxMessage.RegBuffer[nBytes],gSensorData.pir_state[2]);
 8037ece:	1d3a      	adds	r2, r7, #4
 8037ed0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037ed4:	4413      	add	r3, r2
 8037ed6:	3305      	adds	r3, #5
 8037ed8:	4a40      	ldr	r2, [pc, #256]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037eda:	7b12      	ldrb	r2, [r2, #12]
 8037edc:	4611      	mov	r1, r2
 8037ede:	4618      	mov	r0, r3
 8037ee0:	f7f9 fcf6 	bl	80318d0 <unpack8>
 8037ee4:	4603      	mov	r3, r0
 8037ee6:	461a      	mov	r2, r3
 8037ee8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037eec:	4413      	add	r3, r2
 8037eee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	nBytes += unpack8(&gTxMessage.RegBuffer[nBytes],gSensorData.pir_state[3]);
 8037ef2:	1d3a      	adds	r2, r7, #4
 8037ef4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037ef8:	4413      	add	r3, r2
 8037efa:	3305      	adds	r3, #5
 8037efc:	4a37      	ldr	r2, [pc, #220]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037efe:	7b52      	ldrb	r2, [r2, #13]
 8037f00:	4611      	mov	r1, r2
 8037f02:	4618      	mov	r0, r3
 8037f04:	f7f9 fce4 	bl	80318d0 <unpack8>
 8037f08:	4603      	mov	r3, r0
 8037f0a:	461a      	mov	r2, r3
 8037f0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037f10:	4413      	add	r3, r2
 8037f12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	u32fVal = (uint32_t*)&gSensorData.bmePressure;
 8037f16:	4b32      	ldr	r3, [pc, #200]	@ (8037fe0 <send_sensor_data+0x2b8>)
 8037f18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	nBytes += unpack32le(&gTxMessage.RegBuffer[nBytes],*u32fVal);
 8037f1c:	1d3a      	adds	r2, r7, #4
 8037f1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037f22:	4413      	add	r3, r2
 8037f24:	1d5a      	adds	r2, r3, #5
 8037f26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8037f2a:	681b      	ldr	r3, [r3, #0]
 8037f2c:	4619      	mov	r1, r3
 8037f2e:	4610      	mov	r0, r2
 8037f30:	f7f9 fd12 	bl	8031958 <unpack32le>
 8037f34:	4603      	mov	r3, r0
 8037f36:	461a      	mov	r2, r3
 8037f38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037f3c:	4413      	add	r3, r2
 8037f3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	u32fVal = (uint32_t*)&gSensorData.bmeTemp;
 8037f42:	4b28      	ldr	r3, [pc, #160]	@ (8037fe4 <send_sensor_data+0x2bc>)
 8037f44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	nBytes += unpack32le(&gTxMessage.RegBuffer[nBytes],*u32fVal);
 8037f48:	1d3a      	adds	r2, r7, #4
 8037f4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037f4e:	4413      	add	r3, r2
 8037f50:	1d5a      	adds	r2, r3, #5
 8037f52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8037f56:	681b      	ldr	r3, [r3, #0]
 8037f58:	4619      	mov	r1, r3
 8037f5a:	4610      	mov	r0, r2
 8037f5c:	f7f9 fcfc 	bl	8031958 <unpack32le>
 8037f60:	4603      	mov	r3, r0
 8037f62:	461a      	mov	r2, r3
 8037f64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037f68:	4413      	add	r3, r2
 8037f6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	u32fVal = (uint32_t*)&gSensorData.bmeHum;
 8037f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8037fe8 <send_sensor_data+0x2c0>)
 8037f70:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	nBytes += unpack32le(&gTxMessage.RegBuffer[nBytes],*u32fVal);
 8037f74:	1d3a      	adds	r2, r7, #4
 8037f76:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037f7a:	4413      	add	r3, r2
 8037f7c:	1d5a      	adds	r2, r3, #5
 8037f7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8037f82:	681b      	ldr	r3, [r3, #0]
 8037f84:	4619      	mov	r1, r3
 8037f86:	4610      	mov	r0, r2
 8037f88:	f7f9 fce6 	bl	8031958 <unpack32le>
 8037f8c:	4603      	mov	r3, r0
 8037f8e:	461a      	mov	r2, r3
 8037f90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037f94:	4413      	add	r3, r2
 8037f96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	nBytes += unpack8(&gTxMessage.RegBuffer[nBytes],gSensorData.bUpdate);
 8037f9a:	1d3a      	adds	r2, r7, #4
 8037f9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037fa0:	4413      	add	r3, r2
 8037fa2:	3305      	adds	r3, #5
 8037fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8037fdc <send_sensor_data+0x2b4>)
 8037fa6:	7f12      	ldrb	r2, [r2, #28]
 8037fa8:	4611      	mov	r1, r2
 8037faa:	4618      	mov	r0, r3
 8037fac:	f7f9 fc90 	bl	80318d0 <unpack8>
 8037fb0:	4603      	mov	r3, r0
 8037fb2:	461a      	mov	r2, r3
 8037fb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037fb8:	4413      	add	r3, r2
 8037fba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	gTxMessage.len = nBytes-1;
 8037fbe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8037fc2:	b2db      	uxtb	r3, r3
 8037fc4:	3b01      	subs	r3, #1
 8037fc6:	b2db      	uxtb	r3, r3
 8037fc8:	723b      	strb	r3, [r7, #8]
	cp_send_packet(&gTxMessage);
 8037fca:	1d3b      	adds	r3, r7, #4
 8037fcc:	4618      	mov	r0, r3
 8037fce:	f7ff fdfd 	bl	8037bcc <cp_send_packet>

	return 0;
 8037fd2:	2300      	movs	r3, #0
}
 8037fd4:	4618      	mov	r0, r3
 8037fd6:	3798      	adds	r7, #152	@ 0x98
 8037fd8:	46bd      	mov	sp, r7
 8037fda:	bd80      	pop	{r7, pc}
 8037fdc:	20004708 	.word	0x20004708
 8037fe0:	20004718 	.word	0x20004718
 8037fe4:	2000471c 	.word	0x2000471c
 8037fe8:	20004720 	.word	0x20004720

08037fec <request_halt>:
	cp_send_packet(&gTxMessage);

	return 0;
}
int  request_halt(void)
{
 8037fec:	b580      	push	{r7, lr}
 8037fee:	b0a4      	sub	sp, #144	@ 0x90
 8037ff0:	af00      	add	r7, sp, #0
	MessagePacket_t gTxMessage;
	static uint8_t cnt = 0;
	int nBytes = 0;
 8037ff2:	2300      	movs	r3, #0
 8037ff4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

	gTxMessage.source       = ID_MICRO;
 8037ff8:	2301      	movs	r3, #1
 8037ffa:	717b      	strb	r3, [r7, #5]
	gTxMessage.destination  = ID_CPU;
 8037ffc:	2300      	movs	r3, #0
 8037ffe:	71bb      	strb	r3, [r7, #6]
	gTxMessage.command_id   = CMD_HALT_REQ;
 8038000:	2304      	movs	r3, #4
 8038002:	71fb      	strb	r3, [r7, #7]
	nBytes += unpack8(&gTxMessage.RegBuffer[nBytes],(uint8_t)cnt++);
 8038004:	1d3a      	adds	r2, r7, #4
 8038006:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 803800a:	4413      	add	r3, r2
 803800c:	1d5a      	adds	r2, r3, #5
 803800e:	4b10      	ldr	r3, [pc, #64]	@ (8038050 <request_halt+0x64>)
 8038010:	781b      	ldrb	r3, [r3, #0]
 8038012:	1c59      	adds	r1, r3, #1
 8038014:	b2c8      	uxtb	r0, r1
 8038016:	490e      	ldr	r1, [pc, #56]	@ (8038050 <request_halt+0x64>)
 8038018:	7008      	strb	r0, [r1, #0]
 803801a:	4619      	mov	r1, r3
 803801c:	4610      	mov	r0, r2
 803801e:	f7f9 fc57 	bl	80318d0 <unpack8>
 8038022:	4603      	mov	r3, r0
 8038024:	461a      	mov	r2, r3
 8038026:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 803802a:	4413      	add	r3, r2
 803802c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	gTxMessage.len          = nBytes-1;
 8038030:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8038034:	b2db      	uxtb	r3, r3
 8038036:	3b01      	subs	r3, #1
 8038038:	b2db      	uxtb	r3, r3
 803803a:	723b      	strb	r3, [r7, #8]
	cp_send_packet(&gTxMessage);
 803803c:	1d3b      	adds	r3, r7, #4
 803803e:	4618      	mov	r0, r3
 8038040:	f7ff fdc4 	bl	8037bcc <cp_send_packet>

	return 0;
 8038044:	2300      	movs	r3, #0
}
 8038046:	4618      	mov	r0, r3
 8038048:	3790      	adds	r7, #144	@ 0x90
 803804a:	46bd      	mov	sp, r7
 803804c:	bd80      	pop	{r7, pc}
 803804e:	bf00      	nop
 8038050:	20004838 	.word	0x20004838

08038054 <send_ping>:
	cp_send_packet(&gTxMessage);
	return 0;
}

int  send_ping(void)
{
 8038054:	b580      	push	{r7, lr}
 8038056:	b0a4      	sub	sp, #144	@ 0x90
 8038058:	af00      	add	r7, sp, #0
	MessagePacket_t gTxMessage;
	static uint8_t cnt = 0;
	int nBytes = 0;
 803805a:	2300      	movs	r3, #0
 803805c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	resetReadyStatus();
 8038060:	f7fe fe4a 	bl	8036cf8 <resetReadyStatus>
	gTxMessage.source       = ID_MICRO;
 8038064:	2301      	movs	r3, #1
 8038066:	717b      	strb	r3, [r7, #5]
	gTxMessage.destination  = ID_CPU;
 8038068:	2300      	movs	r3, #0
 803806a:	71bb      	strb	r3, [r7, #6]
	gTxMessage.command_id   = CMD_PING_REQ;
 803806c:	2302      	movs	r3, #2
 803806e:	71fb      	strb	r3, [r7, #7]
	nBytes += unpack8(&gTxMessage.RegBuffer[nBytes],(uint8_t)cnt++);
 8038070:	1d3a      	adds	r2, r7, #4
 8038072:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8038076:	4413      	add	r3, r2
 8038078:	1d5a      	adds	r2, r3, #5
 803807a:	4b10      	ldr	r3, [pc, #64]	@ (80380bc <send_ping+0x68>)
 803807c:	781b      	ldrb	r3, [r3, #0]
 803807e:	1c59      	adds	r1, r3, #1
 8038080:	b2c8      	uxtb	r0, r1
 8038082:	490e      	ldr	r1, [pc, #56]	@ (80380bc <send_ping+0x68>)
 8038084:	7008      	strb	r0, [r1, #0]
 8038086:	4619      	mov	r1, r3
 8038088:	4610      	mov	r0, r2
 803808a:	f7f9 fc21 	bl	80318d0 <unpack8>
 803808e:	4603      	mov	r3, r0
 8038090:	461a      	mov	r2, r3
 8038092:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8038096:	4413      	add	r3, r2
 8038098:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	gTxMessage.len          = nBytes-1;
 803809c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80380a0:	b2db      	uxtb	r3, r3
 80380a2:	3b01      	subs	r3, #1
 80380a4:	b2db      	uxtb	r3, r3
 80380a6:	723b      	strb	r3, [r7, #8]
	cp_send_packet(&gTxMessage);
 80380a8:	1d3b      	adds	r3, r7, #4
 80380aa:	4618      	mov	r0, r3
 80380ac:	f7ff fd8e 	bl	8037bcc <cp_send_packet>
	return 0;
 80380b0:	2300      	movs	r3, #0
}
 80380b2:	4618      	mov	r0, r3
 80380b4:	3790      	adds	r7, #144	@ 0x90
 80380b6:	46bd      	mov	sp, r7
 80380b8:	bd80      	pop	{r7, pc}
 80380ba:	bf00      	nop
 80380bc:	20004839 	.word	0x20004839

080380c0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80380c0:	b480      	push	{r7}
 80380c2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80380c4:	f3bf 8f4f 	dsb	sy
}
 80380c8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80380ca:	4b06      	ldr	r3, [pc, #24]	@ (80380e4 <__NVIC_SystemReset+0x24>)
 80380cc:	68db      	ldr	r3, [r3, #12]
 80380ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80380d2:	4904      	ldr	r1, [pc, #16]	@ (80380e4 <__NVIC_SystemReset+0x24>)
 80380d4:	4b04      	ldr	r3, [pc, #16]	@ (80380e8 <__NVIC_SystemReset+0x28>)
 80380d6:	4313      	orrs	r3, r2
 80380d8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80380da:	f3bf 8f4f 	dsb	sy
}
 80380de:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80380e0:	bf00      	nop
 80380e2:	e7fd      	b.n	80380e0 <__NVIC_SystemReset+0x20>
 80380e4:	e000ed00 	.word	0xe000ed00
 80380e8:	05fa0004 	.word	0x05fa0004

080380ec <shell_task_init>:
* @param none
* @return none
* traceability: -
*/
void shell_task_init(void)
{
 80380ec:	b580      	push	{r7, lr}
 80380ee:	af00      	add	r7, sp, #0
    init = TRUE;
 80380f0:	4b05      	ldr	r3, [pc, #20]	@ (8038108 <shell_task_init+0x1c>)
 80380f2:	2201      	movs	r2, #1
 80380f4:	701a      	strb	r2, [r3, #0]
	//UartInit(LINUX_CONSOLE,115200,MODE_RS232,0,0);
	//UartStart(LINUX_CONSOLE);// start uart interrupt for queue management
    add_mainloop_funct(shell_task, "Shell",0,0);
 80380f6:	2300      	movs	r3, #0
 80380f8:	2200      	movs	r2, #0
 80380fa:	4904      	ldr	r1, [pc, #16]	@ (803810c <shell_task_init+0x20>)
 80380fc:	4804      	ldr	r0, [pc, #16]	@ (8038110 <shell_task_init+0x24>)
 80380fe:	f7f9 f993 	bl	8031428 <add_mainloop_funct>
}
 8038102:	bf00      	nop
 8038104:	bd80      	pop	{r7, pc}
 8038106:	bf00      	nop
 8038108:	20000141 	.word	0x20000141
 803810c:	0803d4ac 	.word	0x0803d4ac
 8038110:	08038115 	.word	0x08038115

08038114 <shell_task>:
* @param none
* @return none
* traceability: -
*/
void shell_task(void)
{
 8038114:	b580      	push	{r7, lr}
 8038116:	b090      	sub	sp, #64	@ 0x40
 8038118:	af00      	add	r7, sp, #0
    int8_t *str_command;
//    int32_t res;
    uint8_t command_valid;
    int8_t *cmd_opts[MAX_OPTIONS];

    memset(cmd_opts, 0, sizeof(int8_t *) * MAX_OPTIONS);
 803811a:	1d3b      	adds	r3, r7, #4
 803811c:	2228      	movs	r2, #40	@ 0x28
 803811e:	2100      	movs	r1, #0
 8038120:	4618      	mov	r0, r3
 8038122:	f001 fb4d 	bl	80397c0 <memset>
    command_valid = 0;
 8038126:	2300      	movs	r3, #0
 8038128:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if (init == TRUE)
 803812c:	4b3a      	ldr	r3, [pc, #232]	@ (8038218 <shell_task+0x104>)
 803812e:	781b      	ldrb	r3, [r3, #0]
 8038130:	2b01      	cmp	r3, #1
 8038132:	d104      	bne.n	803813e <shell_task+0x2a>
    {
        init = FALSE;
 8038134:	4b38      	ldr	r3, [pc, #224]	@ (8038218 <shell_task+0x104>)
 8038136:	2200      	movs	r2, #0
 8038138:	701a      	strb	r2, [r3, #0]
        ShellInit();
 803813a:	f7f9 fcbb 	bl	8031ab4 <ShellInit>
    }

    cmd = ShellProcess();
 803813e:	f7f9 fd6b 	bl	8031c18 <ShellProcess>
 8038142:	6338      	str	r0, [r7, #48]	@ 0x30
    if (cmd != NULL)
 8038144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8038146:	2b00      	cmp	r3, #0
 8038148:	d061      	beq.n	803820e <shell_task+0xfa>
    {
        str_command = ConsoleStrTok(cmd);
 803814a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 803814c:	f7f9 fc34 	bl	80319b8 <ConsoleStrTok>
 8038150:	62f8      	str	r0, [r7, #44]	@ 0x2c

        for (i = 0; i < sizeof(commands) / sizeof(shell_command_st); ++i)
 8038152:	2300      	movs	r3, #0
 8038154:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8038156:	e04e      	b.n	80381f6 <shell_task+0xe2>
        {
            if (strcmp(str_command, commands[i].cmd_name) == 0)
 8038158:	4930      	ldr	r1, [pc, #192]	@ (803821c <shell_task+0x108>)
 803815a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 803815c:	4613      	mov	r3, r2
 803815e:	00db      	lsls	r3, r3, #3
 8038160:	1a9b      	subs	r3, r3, r2
 8038162:	00db      	lsls	r3, r3, #3
 8038164:	440b      	add	r3, r1
 8038166:	681b      	ldr	r3, [r3, #0]
 8038168:	4619      	mov	r1, r3
 803816a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 803816c:	f7e8 febc 	bl	8020ee8 <strcmp>
 8038170:	4603      	mov	r3, r0
 8038172:	2b00      	cmp	r3, #0
 8038174:	d13c      	bne.n	80381f0 <shell_task+0xdc>
            {
                /* Parse options */
                for (opt_idx = 0; opt_idx < MAX_OPTIONS; ++opt_idx)
 8038176:	2300      	movs	r3, #0
 8038178:	63bb      	str	r3, [r7, #56]	@ 0x38
 803817a:	e00c      	b.n	8038196 <shell_task+0x82>
                {
                    cmd_opts[opt_idx] = ConsoleStrTok(NULL);
 803817c:	2000      	movs	r0, #0
 803817e:	f7f9 fc1b 	bl	80319b8 <ConsoleStrTok>
 8038182:	4602      	mov	r2, r0
 8038184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8038186:	009b      	lsls	r3, r3, #2
 8038188:	3340      	adds	r3, #64	@ 0x40
 803818a:	443b      	add	r3, r7
 803818c:	f843 2c3c 	str.w	r2, [r3, #-60]
                for (opt_idx = 0; opt_idx < MAX_OPTIONS; ++opt_idx)
 8038190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8038192:	3301      	adds	r3, #1
 8038194:	63bb      	str	r3, [r7, #56]	@ 0x38
 8038196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8038198:	2b09      	cmp	r3, #9
 803819a:	ddef      	ble.n	803817c <shell_task+0x68>
                }

                if (commands[i].func(cmd_opts) != ENOERR && commands[i].cmd_help != NULL)
 803819c:	491f      	ldr	r1, [pc, #124]	@ (803821c <shell_task+0x108>)
 803819e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80381a0:	4613      	mov	r3, r2
 80381a2:	00db      	lsls	r3, r3, #3
 80381a4:	1a9b      	subs	r3, r3, r2
 80381a6:	00db      	lsls	r3, r3, #3
 80381a8:	440b      	add	r3, r1
 80381aa:	330c      	adds	r3, #12
 80381ac:	681b      	ldr	r3, [r3, #0]
 80381ae:	1d3a      	adds	r2, r7, #4
 80381b0:	4610      	mov	r0, r2
 80381b2:	4798      	blx	r3
 80381b4:	4603      	mov	r3, r0
 80381b6:	2b00      	cmp	r3, #0
 80381b8:	d017      	beq.n	80381ea <shell_task+0xd6>
 80381ba:	4918      	ldr	r1, [pc, #96]	@ (803821c <shell_task+0x108>)
 80381bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80381be:	4613      	mov	r3, r2
 80381c0:	00db      	lsls	r3, r3, #3
 80381c2:	1a9b      	subs	r3, r3, r2
 80381c4:	00db      	lsls	r3, r3, #3
 80381c6:	440b      	add	r3, r1
 80381c8:	3308      	adds	r3, #8
 80381ca:	681b      	ldr	r3, [r3, #0]
 80381cc:	2b00      	cmp	r3, #0
 80381ce:	d00c      	beq.n	80381ea <shell_task+0xd6>
                {
                    printf("Usage:\r\n\t%s\r\n", commands[i].cmd_help);
 80381d0:	4912      	ldr	r1, [pc, #72]	@ (803821c <shell_task+0x108>)
 80381d2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80381d4:	4613      	mov	r3, r2
 80381d6:	00db      	lsls	r3, r3, #3
 80381d8:	1a9b      	subs	r3, r3, r2
 80381da:	00db      	lsls	r3, r3, #3
 80381dc:	440b      	add	r3, r1
 80381de:	3308      	adds	r3, #8
 80381e0:	681b      	ldr	r3, [r3, #0]
 80381e2:	4619      	mov	r1, r3
 80381e4:	480e      	ldr	r0, [pc, #56]	@ (8038220 <shell_task+0x10c>)
 80381e6:	f001 f97f 	bl	80394e8 <iprintf>
                }
                command_valid = 1;
 80381ea:	2301      	movs	r3, #1
 80381ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        for (i = 0; i < sizeof(commands) / sizeof(shell_command_st); ++i)
 80381f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80381f2:	3301      	adds	r3, #1
 80381f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80381f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80381f8:	2b12      	cmp	r3, #18
 80381fa:	d9ad      	bls.n	8038158 <shell_task+0x44>
            }
        }

        if (command_valid == 0)
 80381fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8038200:	2b00      	cmp	r3, #0
 8038202:	d102      	bne.n	803820a <shell_task+0xf6>
        {
        	printf("Command not found\r\n");
 8038204:	4807      	ldr	r0, [pc, #28]	@ (8038224 <shell_task+0x110>)
 8038206:	f001 f9d7 	bl	80395b8 <puts>
        }
        printshell();
 803820a:	f7f9 fceb 	bl	8031be4 <printshell>
    }
}
 803820e:	bf00      	nop
 8038210:	3740      	adds	r7, #64	@ 0x40
 8038212:	46bd      	mov	sp, r7
 8038214:	bd80      	pop	{r7, pc}
 8038216:	bf00      	nop
 8038218:	20000141 	.word	0x20000141
 803821c:	20000144 	.word	0x20000144
 8038220:	0803d4b4 	.word	0x0803d4b4
 8038224:	0803d4c4 	.word	0x0803d4c4

08038228 <print_help>:
* @param _opts, options array
* @return none
* traceability: -
*/
static int32_t print_help(char *_opts[])
{
 8038228:	b580      	push	{r7, lr}
 803822a:	b084      	sub	sp, #16
 803822c:	af00      	add	r7, sp, #0
 803822e:	6078      	str	r0, [r7, #4]
    int32_t i;
    int32_t exit_status_;

    exit_status_ = ENOERR;
 8038230:	2300      	movs	r3, #0
 8038232:	60bb      	str	r3, [r7, #8]

    printf("Commands: \r\n");
 8038234:	4812      	ldr	r0, [pc, #72]	@ (8038280 <print_help+0x58>)
 8038236:	f001 f9bf 	bl	80395b8 <puts>
    for (i = 0; i < sizeof(commands) / sizeof(shell_command_st); ++i)
 803823a:	2300      	movs	r3, #0
 803823c:	60fb      	str	r3, [r7, #12]
 803823e:	e017      	b.n	8038270 <print_help+0x48>
    {
    	printf("  %s: %s\r\n", commands[i].cmd_name, commands[i].cmd_descr);
 8038240:	4910      	ldr	r1, [pc, #64]	@ (8038284 <print_help+0x5c>)
 8038242:	68fa      	ldr	r2, [r7, #12]
 8038244:	4613      	mov	r3, r2
 8038246:	00db      	lsls	r3, r3, #3
 8038248:	1a9b      	subs	r3, r3, r2
 803824a:	00db      	lsls	r3, r3, #3
 803824c:	440b      	add	r3, r1
 803824e:	6819      	ldr	r1, [r3, #0]
 8038250:	480c      	ldr	r0, [pc, #48]	@ (8038284 <print_help+0x5c>)
 8038252:	68fa      	ldr	r2, [r7, #12]
 8038254:	4613      	mov	r3, r2
 8038256:	00db      	lsls	r3, r3, #3
 8038258:	1a9b      	subs	r3, r3, r2
 803825a:	00db      	lsls	r3, r3, #3
 803825c:	4403      	add	r3, r0
 803825e:	3304      	adds	r3, #4
 8038260:	681b      	ldr	r3, [r3, #0]
 8038262:	461a      	mov	r2, r3
 8038264:	4808      	ldr	r0, [pc, #32]	@ (8038288 <print_help+0x60>)
 8038266:	f001 f93f 	bl	80394e8 <iprintf>
    for (i = 0; i < sizeof(commands) / sizeof(shell_command_st); ++i)
 803826a:	68fb      	ldr	r3, [r7, #12]
 803826c:	3301      	adds	r3, #1
 803826e:	60fb      	str	r3, [r7, #12]
 8038270:	68fb      	ldr	r3, [r7, #12]
 8038272:	2b12      	cmp	r3, #18
 8038274:	d9e4      	bls.n	8038240 <print_help+0x18>
    }

    return exit_status_;
 8038276:	68bb      	ldr	r3, [r7, #8]
}
 8038278:	4618      	mov	r0, r3
 803827a:	3710      	adds	r7, #16
 803827c:	46bd      	mov	sp, r7
 803827e:	bd80      	pop	{r7, pc}
 8038280:	0803d4d8 	.word	0x0803d4d8
 8038284:	20000144 	.word	0x20000144
 8038288:	0803d4e4 	.word	0x0803d4e4

0803828c <i2c_bus_scan>:

static int32_t i2c_bus_scan      (char *_opts[])
{
 803828c:	b580      	push	{r7, lr}
 803828e:	b086      	sub	sp, #24
 8038290:	af00      	add	r7, sp, #0
 8038292:	6078      	str	r0, [r7, #4]
	static uint8_t i2cScanRes[128];
	int i= 0;
 8038294:	2300      	movs	r3, #0
 8038296:	617b      	str	r3, [r7, #20]
	int nDetect;
	uint8_t address = 0;
 8038298:	2300      	movs	r3, #0
 803829a:	73fb      	strb	r3, [r7, #15]
	printf("I2C SCAN :\r\n");
 803829c:	4833      	ldr	r0, [pc, #204]	@ (803836c <i2c_bus_scan+0xe0>)
 803829e:	f001 f98b 	bl	80395b8 <puts>

	nDetect = 0;
 80382a2:	2300      	movs	r3, #0
 80382a4:	613b      	str	r3, [r7, #16]
	memset(i2cScanRes,0x00,128);
 80382a6:	2280      	movs	r2, #128	@ 0x80
 80382a8:	2100      	movs	r1, #0
 80382aa:	4831      	ldr	r0, [pc, #196]	@ (8038370 <i2c_bus_scan+0xe4>)
 80382ac:	f001 fa88 	bl	80397c0 <memset>
	printf("Bus I2C1\r\n");
 80382b0:	4830      	ldr	r0, [pc, #192]	@ (8038374 <i2c_bus_scan+0xe8>)
 80382b2:	f001 f981 	bl	80395b8 <puts>
	for(i=0;i<128;i++)
 80382b6:	2300      	movs	r3, #0
 80382b8:	617b      	str	r3, [r7, #20]
 80382ba:	e01c      	b.n	80382f6 <i2c_bus_scan+0x6a>
	{
	  address = i<<1;
 80382bc:	697b      	ldr	r3, [r7, #20]
 80382be:	b2db      	uxtb	r3, r3
 80382c0:	005b      	lsls	r3, r3, #1
 80382c2:	73fb      	strb	r3, [r7, #15]
	  if (HAL_I2C_IsDeviceReady(&hi2c1, address, 2, 100)==HAL_OK)
 80382c4:	7bfb      	ldrb	r3, [r7, #15]
 80382c6:	b299      	uxth	r1, r3
 80382c8:	2364      	movs	r3, #100	@ 0x64
 80382ca:	2202      	movs	r2, #2
 80382cc:	482a      	ldr	r0, [pc, #168]	@ (8038378 <i2c_bus_scan+0xec>)
 80382ce:	f7eb fe2f 	bl	8023f30 <HAL_I2C_IsDeviceReady>
 80382d2:	4603      	mov	r3, r0
 80382d4:	2b00      	cmp	r3, #0
 80382d6:	d10b      	bne.n	80382f0 <i2c_bus_scan+0x64>
	  {
		  i2cScanRes[nDetect]=address;
 80382d8:	4a25      	ldr	r2, [pc, #148]	@ (8038370 <i2c_bus_scan+0xe4>)
 80382da:	693b      	ldr	r3, [r7, #16]
 80382dc:	4413      	add	r3, r2
 80382de:	7bfa      	ldrb	r2, [r7, #15]
 80382e0:	701a      	strb	r2, [r3, #0]
		  nDetect++;
 80382e2:	693b      	ldr	r3, [r7, #16]
 80382e4:	3301      	adds	r3, #1
 80382e6:	613b      	str	r3, [r7, #16]
		  printf(" %.2X",i);
 80382e8:	6979      	ldr	r1, [r7, #20]
 80382ea:	4824      	ldr	r0, [pc, #144]	@ (803837c <i2c_bus_scan+0xf0>)
 80382ec:	f001 f8fc 	bl	80394e8 <iprintf>
	for(i=0;i<128;i++)
 80382f0:	697b      	ldr	r3, [r7, #20]
 80382f2:	3301      	adds	r3, #1
 80382f4:	617b      	str	r3, [r7, #20]
 80382f6:	697b      	ldr	r3, [r7, #20]
 80382f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80382fa:	dddf      	ble.n	80382bc <i2c_bus_scan+0x30>
	  }
	}
	printf("\r\n");
 80382fc:	4820      	ldr	r0, [pc, #128]	@ (8038380 <i2c_bus_scan+0xf4>)
 80382fe:	f001 f95b 	bl	80395b8 <puts>

	nDetect = 0;
 8038302:	2300      	movs	r3, #0
 8038304:	613b      	str	r3, [r7, #16]
	memset(i2cScanRes,0x00,128);
 8038306:	2280      	movs	r2, #128	@ 0x80
 8038308:	2100      	movs	r1, #0
 803830a:	4819      	ldr	r0, [pc, #100]	@ (8038370 <i2c_bus_scan+0xe4>)
 803830c:	f001 fa58 	bl	80397c0 <memset>
	printf("Bus I2C2\r\n");
 8038310:	481c      	ldr	r0, [pc, #112]	@ (8038384 <i2c_bus_scan+0xf8>)
 8038312:	f001 f951 	bl	80395b8 <puts>
	for(i=0;i<128;i++)
 8038316:	2300      	movs	r3, #0
 8038318:	617b      	str	r3, [r7, #20]
 803831a:	e01c      	b.n	8038356 <i2c_bus_scan+0xca>
	{
	  address = i<<1;
 803831c:	697b      	ldr	r3, [r7, #20]
 803831e:	b2db      	uxtb	r3, r3
 8038320:	005b      	lsls	r3, r3, #1
 8038322:	73fb      	strb	r3, [r7, #15]
	  if (HAL_I2C_IsDeviceReady(&hi2c2, address, 2, 100)==HAL_OK)
 8038324:	7bfb      	ldrb	r3, [r7, #15]
 8038326:	b299      	uxth	r1, r3
 8038328:	2364      	movs	r3, #100	@ 0x64
 803832a:	2202      	movs	r2, #2
 803832c:	4816      	ldr	r0, [pc, #88]	@ (8038388 <i2c_bus_scan+0xfc>)
 803832e:	f7eb fdff 	bl	8023f30 <HAL_I2C_IsDeviceReady>
 8038332:	4603      	mov	r3, r0
 8038334:	2b00      	cmp	r3, #0
 8038336:	d10b      	bne.n	8038350 <i2c_bus_scan+0xc4>
	  {
		  i2cScanRes[nDetect]=address;
 8038338:	4a0d      	ldr	r2, [pc, #52]	@ (8038370 <i2c_bus_scan+0xe4>)
 803833a:	693b      	ldr	r3, [r7, #16]
 803833c:	4413      	add	r3, r2
 803833e:	7bfa      	ldrb	r2, [r7, #15]
 8038340:	701a      	strb	r2, [r3, #0]
		  nDetect++;
 8038342:	693b      	ldr	r3, [r7, #16]
 8038344:	3301      	adds	r3, #1
 8038346:	613b      	str	r3, [r7, #16]
		  printf(" %.2X",i);
 8038348:	6979      	ldr	r1, [r7, #20]
 803834a:	480c      	ldr	r0, [pc, #48]	@ (803837c <i2c_bus_scan+0xf0>)
 803834c:	f001 f8cc 	bl	80394e8 <iprintf>
	for(i=0;i<128;i++)
 8038350:	697b      	ldr	r3, [r7, #20]
 8038352:	3301      	adds	r3, #1
 8038354:	617b      	str	r3, [r7, #20]
 8038356:	697b      	ldr	r3, [r7, #20]
 8038358:	2b7f      	cmp	r3, #127	@ 0x7f
 803835a:	dddf      	ble.n	803831c <i2c_bus_scan+0x90>
	  }
	}
	printf("\r\n");
 803835c:	4808      	ldr	r0, [pc, #32]	@ (8038380 <i2c_bus_scan+0xf4>)
 803835e:	f001 f92b 	bl	80395b8 <puts>

	return 0;
 8038362:	2300      	movs	r3, #0
}
 8038364:	4618      	mov	r0, r3
 8038366:	3718      	adds	r7, #24
 8038368:	46bd      	mov	sp, r7
 803836a:	bd80      	pop	{r7, pc}
 803836c:	0803d4f0 	.word	0x0803d4f0
 8038370:	20004840 	.word	0x20004840
 8038374:	0803d4fc 	.word	0x0803d4fc
 8038378:	200007e0 	.word	0x200007e0
 803837c:	0803d508 	.word	0x0803d508
 8038380:	0803d510 	.word	0x0803d510
 8038384:	0803d514 	.word	0x0803d514
 8038388:	20000834 	.word	0x20000834

0803838c <mpp>:
//	shellFuncTime = get_clock_ms();
//	launch_shell_process(shell_measure);
//	return 0;
//}
static int32_t mpp               (char *_opts[])
{
 803838c:	b580      	push	{r7, lr}
 803838e:	b084      	sub	sp, #16
 8038390:	af00      	add	r7, sp, #0
 8038392:	6078      	str	r0, [r7, #4]
	int on = 0;
 8038394:	2300      	movs	r3, #0
 8038396:	60fb      	str	r3, [r7, #12]

    if (_opts[0] != NULL)
 8038398:	687b      	ldr	r3, [r7, #4]
 803839a:	681b      	ldr	r3, [r3, #0]
 803839c:	2b00      	cmp	r3, #0
 803839e:	d013      	beq.n	80383c8 <mpp+0x3c>
    {
    	on = atoi(_opts[0]);
 80383a0:	687b      	ldr	r3, [r7, #4]
 80383a2:	681b      	ldr	r3, [r3, #0]
 80383a4:	4618      	mov	r0, r3
 80383a6:	f000 fae9 	bl	803897c <atoi>
 80383aa:	60f8      	str	r0, [r7, #12]
    	if(on>0)
 80383ac:	68fb      	ldr	r3, [r7, #12]
 80383ae:	2b00      	cmp	r3, #0
 80383b0:	dd05      	ble.n	80383be <mpp+0x32>
    	{
    		HAL_GPIO_WritePin(MPP_EN_GPIO_Port, MPP_EN_Pin, GPIO_PIN_RESET);
 80383b2:	2200      	movs	r2, #0
 80383b4:	2180      	movs	r1, #128	@ 0x80
 80383b6:	4807      	ldr	r0, [pc, #28]	@ (80383d4 <mpp+0x48>)
 80383b8:	f7eb f8c0 	bl	802353c <HAL_GPIO_WritePin>
 80383bc:	e004      	b.n	80383c8 <mpp+0x3c>
    	}
    	else
    	{
    		HAL_GPIO_WritePin(MPP_EN_GPIO_Port, MPP_EN_Pin, GPIO_PIN_SET);
 80383be:	2201      	movs	r2, #1
 80383c0:	2180      	movs	r1, #128	@ 0x80
 80383c2:	4804      	ldr	r0, [pc, #16]	@ (80383d4 <mpp+0x48>)
 80383c4:	f7eb f8ba 	bl	802353c <HAL_GPIO_WritePin>
    	}
    }
	return 0;
 80383c8:	2300      	movs	r3, #0
}
 80383ca:	4618      	mov	r0, r3
 80383cc:	3710      	adds	r7, #16
 80383ce:	46bd      	mov	sp, r7
 80383d0:	bd80      	pop	{r7, pc}
 80383d2:	bf00      	nop
 80383d4:	42020800 	.word	0x42020800

080383d8 <en20v>:

static int32_t en20v               (char *_opts[])
{
 80383d8:	b580      	push	{r7, lr}
 80383da:	b084      	sub	sp, #16
 80383dc:	af00      	add	r7, sp, #0
 80383de:	6078      	str	r0, [r7, #4]
	int on = 0;
 80383e0:	2300      	movs	r3, #0
 80383e2:	60fb      	str	r3, [r7, #12]

    if (_opts[0] != NULL)
 80383e4:	687b      	ldr	r3, [r7, #4]
 80383e6:	681b      	ldr	r3, [r3, #0]
 80383e8:	2b00      	cmp	r3, #0
 80383ea:	d013      	beq.n	8038414 <en20v+0x3c>
    {
    	on = atoi(_opts[0]);
 80383ec:	687b      	ldr	r3, [r7, #4]
 80383ee:	681b      	ldr	r3, [r3, #0]
 80383f0:	4618      	mov	r0, r3
 80383f2:	f000 fac3 	bl	803897c <atoi>
 80383f6:	60f8      	str	r0, [r7, #12]
    	if(on>0)
 80383f8:	68fb      	ldr	r3, [r7, #12]
 80383fa:	2b00      	cmp	r3, #0
 80383fc:	dd05      	ble.n	803840a <en20v+0x32>
    	{
    		HAL_GPIO_WritePin(EN_20V_GPIO_Port, EN_20V_Pin, GPIO_PIN_SET);
 80383fe:	2201      	movs	r2, #1
 8038400:	2101      	movs	r1, #1
 8038402:	4807      	ldr	r0, [pc, #28]	@ (8038420 <en20v+0x48>)
 8038404:	f7eb f89a 	bl	802353c <HAL_GPIO_WritePin>
 8038408:	e004      	b.n	8038414 <en20v+0x3c>
    	}
    	else
    	{
    		HAL_GPIO_WritePin(EN_20V_GPIO_Port, EN_20V_Pin, GPIO_PIN_RESET);
 803840a:	2200      	movs	r2, #0
 803840c:	2101      	movs	r1, #1
 803840e:	4804      	ldr	r0, [pc, #16]	@ (8038420 <en20v+0x48>)
 8038410:	f7eb f894 	bl	802353c <HAL_GPIO_WritePin>
    	}
    }
	return 0;
 8038414:	2300      	movs	r3, #0
}
 8038416:	4618      	mov	r0, r3
 8038418:	3710      	adds	r7, #16
 803841a:	46bd      	mov	sp, r7
 803841c:	bd80      	pop	{r7, pc}
 803841e:	bf00      	nop
 8038420:	42020800 	.word	0x42020800

08038424 <en12v>:


static int32_t en12v               (char *_opts[])
{
 8038424:	b580      	push	{r7, lr}
 8038426:	b084      	sub	sp, #16
 8038428:	af00      	add	r7, sp, #0
 803842a:	6078      	str	r0, [r7, #4]
	int on = 0;
 803842c:	2300      	movs	r3, #0
 803842e:	60fb      	str	r3, [r7, #12]

    if (_opts[0] != NULL)
 8038430:	687b      	ldr	r3, [r7, #4]
 8038432:	681b      	ldr	r3, [r3, #0]
 8038434:	2b00      	cmp	r3, #0
 8038436:	d013      	beq.n	8038460 <en12v+0x3c>
    {
    	on = atoi(_opts[0]);
 8038438:	687b      	ldr	r3, [r7, #4]
 803843a:	681b      	ldr	r3, [r3, #0]
 803843c:	4618      	mov	r0, r3
 803843e:	f000 fa9d 	bl	803897c <atoi>
 8038442:	60f8      	str	r0, [r7, #12]
    	if(on>0)
 8038444:	68fb      	ldr	r3, [r7, #12]
 8038446:	2b00      	cmp	r3, #0
 8038448:	dd05      	ble.n	8038456 <en12v+0x32>
    	{
    		HAL_GPIO_WritePin(EN_12V_GPIO_Port, EN_12V_Pin, GPIO_PIN_SET);
 803844a:	2201      	movs	r2, #1
 803844c:	2102      	movs	r1, #2
 803844e:	4807      	ldr	r0, [pc, #28]	@ (803846c <en12v+0x48>)
 8038450:	f7eb f874 	bl	802353c <HAL_GPIO_WritePin>
 8038454:	e004      	b.n	8038460 <en12v+0x3c>
    	}
    	else
    	{
    		HAL_GPIO_WritePin(EN_12V_GPIO_Port, EN_12V_Pin, GPIO_PIN_RESET);
 8038456:	2200      	movs	r2, #0
 8038458:	2102      	movs	r1, #2
 803845a:	4804      	ldr	r0, [pc, #16]	@ (803846c <en12v+0x48>)
 803845c:	f7eb f86e 	bl	802353c <HAL_GPIO_WritePin>
    	}
    }
	return 0;
 8038460:	2300      	movs	r3, #0
}
 8038462:	4618      	mov	r0, r3
 8038464:	3710      	adds	r7, #16
 8038466:	46bd      	mov	sp, r7
 8038468:	bd80      	pop	{r7, pc}
 803846a:	bf00      	nop
 803846c:	42020800 	.word	0x42020800

08038470 <enirled>:

static int32_t enirled               (char *_opts[])
{
 8038470:	b580      	push	{r7, lr}
 8038472:	b084      	sub	sp, #16
 8038474:	af00      	add	r7, sp, #0
 8038476:	6078      	str	r0, [r7, #4]
	int on = 0;
 8038478:	2300      	movs	r3, #0
 803847a:	60fb      	str	r3, [r7, #12]

    if (_opts[0] != NULL)
 803847c:	687b      	ldr	r3, [r7, #4]
 803847e:	681b      	ldr	r3, [r3, #0]
 8038480:	2b00      	cmp	r3, #0
 8038482:	d013      	beq.n	80384ac <enirled+0x3c>
    {
    	on = atoi(_opts[0]);
 8038484:	687b      	ldr	r3, [r7, #4]
 8038486:	681b      	ldr	r3, [r3, #0]
 8038488:	4618      	mov	r0, r3
 803848a:	f000 fa77 	bl	803897c <atoi>
 803848e:	60f8      	str	r0, [r7, #12]
    	if(on>0)
 8038490:	68fb      	ldr	r3, [r7, #12]
 8038492:	2b00      	cmp	r3, #0
 8038494:	dd05      	ble.n	80384a2 <enirled+0x32>
    	{
    		HAL_GPIO_WritePin(EN_IR_GPIO_Port, EN_IR_Pin, GPIO_PIN_SET);
 8038496:	2201      	movs	r2, #1
 8038498:	2104      	movs	r1, #4
 803849a:	4807      	ldr	r0, [pc, #28]	@ (80384b8 <enirled+0x48>)
 803849c:	f7eb f84e 	bl	802353c <HAL_GPIO_WritePin>
 80384a0:	e004      	b.n	80384ac <enirled+0x3c>
    	}
    	else
    	{
    		HAL_GPIO_WritePin(EN_IR_GPIO_Port, EN_IR_Pin, GPIO_PIN_RESET);
 80384a2:	2200      	movs	r2, #0
 80384a4:	2104      	movs	r1, #4
 80384a6:	4804      	ldr	r0, [pc, #16]	@ (80384b8 <enirled+0x48>)
 80384a8:	f7eb f848 	bl	802353c <HAL_GPIO_WritePin>
    	}
    }
	return 0;
 80384ac:	2300      	movs	r3, #0
}
 80384ae:	4618      	mov	r0, r3
 80384b0:	3710      	adds	r7, #16
 80384b2:	46bd      	mov	sp, r7
 80384b4:	bd80      	pop	{r7, pc}
 80384b6:	bf00      	nop
 80384b8:	42020800 	.word	0x42020800

080384bc <enwhiteled>:


static int32_t enwhiteled               (char *_opts[])
{
 80384bc:	b580      	push	{r7, lr}
 80384be:	b084      	sub	sp, #16
 80384c0:	af00      	add	r7, sp, #0
 80384c2:	6078      	str	r0, [r7, #4]
	int on = 0;
 80384c4:	2300      	movs	r3, #0
 80384c6:	60fb      	str	r3, [r7, #12]

    if (_opts[0] != NULL)
 80384c8:	687b      	ldr	r3, [r7, #4]
 80384ca:	681b      	ldr	r3, [r3, #0]
 80384cc:	2b00      	cmp	r3, #0
 80384ce:	d013      	beq.n	80384f8 <enwhiteled+0x3c>
    {
    	on = atoi(_opts[0]);
 80384d0:	687b      	ldr	r3, [r7, #4]
 80384d2:	681b      	ldr	r3, [r3, #0]
 80384d4:	4618      	mov	r0, r3
 80384d6:	f000 fa51 	bl	803897c <atoi>
 80384da:	60f8      	str	r0, [r7, #12]
    	if(on>0)
 80384dc:	68fb      	ldr	r3, [r7, #12]
 80384de:	2b00      	cmp	r3, #0
 80384e0:	dd05      	ble.n	80384ee <enwhiteled+0x32>
    	{
    		HAL_GPIO_WritePin(EN_WHITE_GPIO_Port, EN_WHITE_Pin, GPIO_PIN_SET);
 80384e2:	2201      	movs	r2, #1
 80384e4:	2108      	movs	r1, #8
 80384e6:	4807      	ldr	r0, [pc, #28]	@ (8038504 <enwhiteled+0x48>)
 80384e8:	f7eb f828 	bl	802353c <HAL_GPIO_WritePin>
 80384ec:	e004      	b.n	80384f8 <enwhiteled+0x3c>
    	}
    	else
    	{
    		HAL_GPIO_WritePin(EN_WHITE_GPIO_Port, EN_WHITE_Pin, GPIO_PIN_RESET);
 80384ee:	2200      	movs	r2, #0
 80384f0:	2108      	movs	r1, #8
 80384f2:	4804      	ldr	r0, [pc, #16]	@ (8038504 <enwhiteled+0x48>)
 80384f4:	f7eb f822 	bl	802353c <HAL_GPIO_WritePin>
    	}
    }
	return 0;
 80384f8:	2300      	movs	r3, #0
}
 80384fa:	4618      	mov	r0, r3
 80384fc:	3710      	adds	r7, #16
 80384fe:	46bd      	mov	sp, r7
 8038500:	bd80      	pop	{r7, pc}
 8038502:	bf00      	nop
 8038504:	42020800 	.word	0x42020800

08038508 <term>:

static int32_t term               (char *_opts[])
{
 8038508:	b580      	push	{r7, lr}
 803850a:	b084      	sub	sp, #16
 803850c:	af00      	add	r7, sp, #0
 803850e:	6078      	str	r0, [r7, #4]
	int on = 0;
 8038510:	2300      	movs	r3, #0
 8038512:	60fb      	str	r3, [r7, #12]

    if (_opts[0] != NULL)
 8038514:	687b      	ldr	r3, [r7, #4]
 8038516:	681b      	ldr	r3, [r3, #0]
 8038518:	2b00      	cmp	r3, #0
 803851a:	d013      	beq.n	8038544 <term+0x3c>
    {
    	on = atoi(_opts[0]);
 803851c:	687b      	ldr	r3, [r7, #4]
 803851e:	681b      	ldr	r3, [r3, #0]
 8038520:	4618      	mov	r0, r3
 8038522:	f000 fa2b 	bl	803897c <atoi>
 8038526:	60f8      	str	r0, [r7, #12]
    	if(on>0)
 8038528:	68fb      	ldr	r3, [r7, #12]
 803852a:	2b00      	cmp	r3, #0
 803852c:	dd05      	ble.n	803853a <term+0x32>
    	{
    		HAL_GPIO_WritePin(TERM_EN_GPIO_Port, TERM_EN_Pin, GPIO_PIN_RESET);
 803852e:	2200      	movs	r2, #0
 8038530:	2110      	movs	r1, #16
 8038532:	4807      	ldr	r0, [pc, #28]	@ (8038550 <term+0x48>)
 8038534:	f7eb f802 	bl	802353c <HAL_GPIO_WritePin>
 8038538:	e004      	b.n	8038544 <term+0x3c>
    	}
    	else
    	{
    		HAL_GPIO_WritePin(TERM_EN_GPIO_Port, TERM_EN_Pin, GPIO_PIN_SET);
 803853a:	2201      	movs	r2, #1
 803853c:	2110      	movs	r1, #16
 803853e:	4804      	ldr	r0, [pc, #16]	@ (8038550 <term+0x48>)
 8038540:	f7ea fffc 	bl	802353c <HAL_GPIO_WritePin>
    	}
    }
	return 0;
 8038544:	2300      	movs	r3, #0
}
 8038546:	4618      	mov	r0, r3
 8038548:	3710      	adds	r7, #16
 803854a:	46bd      	mov	sp, r7
 803854c:	bd80      	pop	{r7, pc}
 803854e:	bf00      	nop
 8038550:	42020800 	.word	0x42020800

08038554 <battery>:

static int32_t battery           (char *_opts[])
{
 8038554:	b580      	push	{r7, lr}
 8038556:	b084      	sub	sp, #16
 8038558:	af00      	add	r7, sp, #0
 803855a:	6078      	str	r0, [r7, #4]
//	dumpe_register();


//	nValue    = getBatteryAbsoluteStateOfCharge();
//	printf("Charge Abs %d\r\n",nValue);
	nValue    = getBatteryRelativeStateOfCharge();
 803855c:	f7fd ff6a 	bl	8036434 <getBatteryRelativeStateOfCharge>
 8038560:	4603      	mov	r3, r0
 8038562:	60fb      	str	r3, [r7, #12]
	printf("Charge Relative %d\r\n",nValue);
 8038564:	68f9      	ldr	r1, [r7, #12]
 8038566:	4827      	ldr	r0, [pc, #156]	@ (8038604 <battery+0xb0>)
 8038568:	f000 ffbe 	bl	80394e8 <iprintf>
	nValue    = getBatteryCurrentMa();
 803856c:	f7fd ff50 	bl	8036410 <getBatteryCurrentMa>
 8038570:	4603      	mov	r3, r0
 8038572:	60fb      	str	r3, [r7, #12]
	printf("Current %d\r\n",nValue);
 8038574:	68f9      	ldr	r1, [r7, #12]
 8038576:	4824      	ldr	r0, [pc, #144]	@ (8038608 <battery+0xb4>)
 8038578:	f000 ffb6 	bl	80394e8 <iprintf>
	nValue    = getBatteryVoltageMv();
 803857c:	f7fd ff40 	bl	8036400 <getBatteryVoltageMv>
 8038580:	4603      	mov	r3, r0
 8038582:	60fb      	str	r3, [r7, #12]
	printf("Voltage %d\r\n",nValue);
 8038584:	68f9      	ldr	r1, [r7, #12]
 8038586:	4821      	ldr	r0, [pc, #132]	@ (803860c <battery+0xb8>)
 8038588:	f000 ffae 	bl	80394e8 <iprintf>
	nValue    = getBatteryAverageCurrentMa();
 803858c:	f7fd ff49 	bl	8036422 <getBatteryAverageCurrentMa>
 8038590:	4603      	mov	r3, r0
 8038592:	60fb      	str	r3, [r7, #12]
	printf("Average ma %d\r\n",nValue);
 8038594:	68f9      	ldr	r1, [r7, #12]
 8038596:	481e      	ldr	r0, [pc, #120]	@ (8038610 <battery+0xbc>)
 8038598:	f000 ffa6 	bl	80394e8 <iprintf>
	fValue    = getBatteryTemperatureC();
 803859c:	f7fd ff1a 	bl	80363d4 <getBatteryTemperatureC>
 80385a0:	ed87 0a02 	vstr	s0, [r7, #8]
	printf("Temperature %f\r\n",fValue);
 80385a4:	68b8      	ldr	r0, [r7, #8]
 80385a6:	f7e7 ffd7 	bl	8020558 <__aeabi_f2d>
 80385aa:	4602      	mov	r2, r0
 80385ac:	460b      	mov	r3, r1
 80385ae:	4819      	ldr	r0, [pc, #100]	@ (8038614 <battery+0xc0>)
 80385b0:	f000 ff9a 	bl	80394e8 <iprintf>

	nValue    = get_charger_status();
 80385b4:	f7ff f824 	bl	8037600 <get_charger_status>
 80385b8:	4603      	mov	r3, r0
 80385ba:	60fb      	str	r3, [r7, #12]
    switch(nValue)
 80385bc:	68fb      	ldr	r3, [r7, #12]
 80385be:	2b03      	cmp	r3, #3
 80385c0:	d81a      	bhi.n	80385f8 <battery+0xa4>
 80385c2:	a201      	add	r2, pc, #4	@ (adr r2, 80385c8 <battery+0x74>)
 80385c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80385c8:	080385d9 	.word	0x080385d9
 80385cc:	080385e9 	.word	0x080385e9
 80385d0:	080385e1 	.word	0x080385e1
 80385d4:	080385f1 	.word	0x080385f1
    {
    case CHARGE_SUSPEND:
    	printf("Charge Suspended\r\n");
 80385d8:	480f      	ldr	r0, [pc, #60]	@ (8038618 <battery+0xc4>)
 80385da:	f000 ffed 	bl	80395b8 <puts>
    	break;
 80385de:	e00b      	b.n	80385f8 <battery+0xa4>
    case CHARGE_IN_PROGRESS:
    	printf("Charge In Progress\r\n");
 80385e0:	480e      	ldr	r0, [pc, #56]	@ (803861c <battery+0xc8>)
 80385e2:	f000 ffe9 	bl	80395b8 <puts>
    	break;
 80385e6:	e007      	b.n	80385f8 <battery+0xa4>
    case CHARGE_COMPLETE:
    	printf("Charge Complete\r\n");
 80385e8:	480d      	ldr	r0, [pc, #52]	@ (8038620 <battery+0xcc>)
 80385ea:	f000 ffe5 	bl	80395b8 <puts>
    	break;
 80385ee:	e003      	b.n	80385f8 <battery+0xa4>
    case CHARGE_ERROR:
    	printf("Charge Standby\r\n");
 80385f0:	480c      	ldr	r0, [pc, #48]	@ (8038624 <battery+0xd0>)
 80385f2:	f000 ffe1 	bl	80395b8 <puts>
    	break;
 80385f6:	bf00      	nop
    }
	return 0;
 80385f8:	2300      	movs	r3, #0
}
 80385fa:	4618      	mov	r0, r3
 80385fc:	3710      	adds	r7, #16
 80385fe:	46bd      	mov	sp, r7
 8038600:	bd80      	pop	{r7, pc}
 8038602:	bf00      	nop
 8038604:	0803d520 	.word	0x0803d520
 8038608:	0803d538 	.word	0x0803d538
 803860c:	0803d548 	.word	0x0803d548
 8038610:	0803d558 	.word	0x0803d558
 8038614:	0803d568 	.word	0x0803d568
 8038618:	0803d57c 	.word	0x0803d57c
 803861c:	0803d590 	.word	0x0803d590
 8038620:	0803d5a4 	.word	0x0803d5a4
 8038624:	0803d5b8 	.word	0x0803d5b8

08038628 <sensor>:
static int32_t sensor            (char *_opts[])
{
 8038628:	b580      	push	{r7, lr}
 803862a:	b084      	sub	sp, #16
 803862c:	af00      	add	r7, sp, #0
 803862e:	6078      	str	r0, [r7, #4]
	int nValue;
	float fValue;
	nValue    = get_sensor_humidity();
 8038630:	f7fe ffda 	bl	80375e8 <get_sensor_humidity>
 8038634:	4603      	mov	r3, r0
 8038636:	60fb      	str	r3, [r7, #12]
	printf("Moisture %d\r\n",nValue);
 8038638:	68f9      	ldr	r1, [r7, #12]
 803863a:	4821      	ldr	r0, [pc, #132]	@ (80386c0 <sensor+0x98>)
 803863c:	f000 ff54 	bl	80394e8 <iprintf>
	nValue    = get_sensor_temp();
 8038640:	f7fe ffc6 	bl	80375d0 <get_sensor_temp>
 8038644:	4603      	mov	r3, r0
 8038646:	60fb      	str	r3, [r7, #12]
	printf("Temperature %d\r\n",nValue);
 8038648:	68f9      	ldr	r1, [r7, #12]
 803864a:	481e      	ldr	r0, [pc, #120]	@ (80386c4 <sensor+0x9c>)
 803864c:	f000 ff4c 	bl	80394e8 <iprintf>
	fValue    = get_bme_pressure();
 8038650:	f7fe f9d4 	bl	80369fc <get_bme_pressure>
 8038654:	ed87 0a02 	vstr	s0, [r7, #8]
	printf("BME Pressure %ld\r\n",(int32_t)(fValue*10));
 8038658:	edd7 7a02 	vldr	s15, [r7, #8]
 803865c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8038660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8038664:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8038668:	ee17 1a90 	vmov	r1, s15
 803866c:	4816      	ldr	r0, [pc, #88]	@ (80386c8 <sensor+0xa0>)
 803866e:	f000 ff3b 	bl	80394e8 <iprintf>
	fValue    = get_bme_temp();
 8038672:	f7fe f9a7 	bl	80369c4 <get_bme_temp>
 8038676:	ed87 0a02 	vstr	s0, [r7, #8]
	printf("BME temp %ld\r\n",(int32_t)(fValue*10));
 803867a:	edd7 7a02 	vldr	s15, [r7, #8]
 803867e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8038682:	ee67 7a87 	vmul.f32	s15, s15, s14
 8038686:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 803868a:	ee17 1a90 	vmov	r1, s15
 803868e:	480f      	ldr	r0, [pc, #60]	@ (80386cc <sensor+0xa4>)
 8038690:	f000 ff2a 	bl	80394e8 <iprintf>
	fValue    = get_bme_humidity();
 8038694:	f7fe f9a4 	bl	80369e0 <get_bme_humidity>
 8038698:	ed87 0a02 	vstr	s0, [r7, #8]
	printf("BME humidity %ld\r\n",(int32_t)(fValue*10));
 803869c:	edd7 7a02 	vldr	s15, [r7, #8]
 80386a0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80386a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80386a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80386ac:	ee17 1a90 	vmov	r1, s15
 80386b0:	4807      	ldr	r0, [pc, #28]	@ (80386d0 <sensor+0xa8>)
 80386b2:	f000 ff19 	bl	80394e8 <iprintf>
	return 0;
 80386b6:	2300      	movs	r3, #0
}
 80386b8:	4618      	mov	r0, r3
 80386ba:	3710      	adds	r7, #16
 80386bc:	46bd      	mov	sp, r7
 80386be:	bd80      	pop	{r7, pc}
 80386c0:	0803d5c8 	.word	0x0803d5c8
 80386c4:	0803d5d8 	.word	0x0803d5d8
 80386c8:	0803d5ec 	.word	0x0803d5ec
 80386cc:	0803d600 	.word	0x0803d600
 80386d0:	0803d610 	.word	0x0803d610

080386d4 <setMinPIRms>:

static int32_t setMinPIRms        (char *_opts[])
{
 80386d4:	b580      	push	{r7, lr}
 80386d6:	b084      	sub	sp, #16
 80386d8:	af00      	add	r7, sp, #0
 80386da:	6078      	str	r0, [r7, #4]
	int v;
    if (_opts[0] == NULL)
 80386dc:	687b      	ldr	r3, [r7, #4]
 80386de:	681b      	ldr	r3, [r3, #0]
 80386e0:	2b00      	cmp	r3, #0
 80386e2:	d109      	bne.n	80386f8 <setMinPIRms+0x24>
    {
    	v=getDebounce_ms();
 80386e4:	f7fe fe06 	bl	80372f4 <getDebounce_ms>
 80386e8:	4603      	mov	r3, r0
 80386ea:	60fb      	str	r3, [r7, #12]
    	printf("Current debounce time=%dms\r\n",v);
 80386ec:	68f9      	ldr	r1, [r7, #12]
 80386ee:	480a      	ldr	r0, [pc, #40]	@ (8038718 <setMinPIRms+0x44>)
 80386f0:	f000 fefa 	bl	80394e8 <iprintf>
    	return 0;
 80386f4:	2300      	movs	r3, #0
 80386f6:	e00a      	b.n	803870e <setMinPIRms+0x3a>
    }
    v = atoi(_opts[0]);
 80386f8:	687b      	ldr	r3, [r7, #4]
 80386fa:	681b      	ldr	r3, [r3, #0]
 80386fc:	4618      	mov	r0, r3
 80386fe:	f000 f93d 	bl	803897c <atoi>
 8038702:	60f8      	str	r0, [r7, #12]
    setDebounce_ms(v);
 8038704:	68fb      	ldr	r3, [r7, #12]
 8038706:	4618      	mov	r0, r3
 8038708:	f7fe fde4 	bl	80372d4 <setDebounce_ms>
    return 0;
 803870c:	2300      	movs	r3, #0
}
 803870e:	4618      	mov	r0, r3
 8038710:	3710      	adds	r7, #16
 8038712:	46bd      	mov	sp, r7
 8038714:	bd80      	pop	{r7, pc}
 8038716:	bf00      	nop
 8038718:	0803d624 	.word	0x0803d624

0803871c <setMinPIRsg>:

static int32_t setMinPIRsg        (char *_opts[])
{
 803871c:	b580      	push	{r7, lr}
 803871e:	b084      	sub	sp, #16
 8038720:	af00      	add	r7, sp, #0
 8038722:	6078      	str	r0, [r7, #4]
	int v;
    if (_opts[0] == NULL)
 8038724:	687b      	ldr	r3, [r7, #4]
 8038726:	681b      	ldr	r3, [r3, #0]
 8038728:	2b00      	cmp	r3, #0
 803872a:	d109      	bne.n	8038740 <setMinPIRsg+0x24>
    {
    	v=getMin_PIR_ms();
 803872c:	f7fe fdfe 	bl	803732c <getMin_PIR_ms>
 8038730:	4603      	mov	r3, r0
 8038732:	60fb      	str	r3, [r7, #12]
    	printf("Current PIR time to signal =%dms\r\n",v);
 8038734:	68f9      	ldr	r1, [r7, #12]
 8038736:	480a      	ldr	r0, [pc, #40]	@ (8038760 <setMinPIRsg+0x44>)
 8038738:	f000 fed6 	bl	80394e8 <iprintf>
    	return 0;
 803873c:	2300      	movs	r3, #0
 803873e:	e00a      	b.n	8038756 <setMinPIRsg+0x3a>
    }
    v = atoi(_opts[0]);
 8038740:	687b      	ldr	r3, [r7, #4]
 8038742:	681b      	ldr	r3, [r3, #0]
 8038744:	4618      	mov	r0, r3
 8038746:	f000 f919 	bl	803897c <atoi>
 803874a:	60f8      	str	r0, [r7, #12]
    setMin_PIR_ms(v);
 803874c:	68fb      	ldr	r3, [r7, #12]
 803874e:	4618      	mov	r0, r3
 8038750:	f7fe fddc 	bl	803730c <setMin_PIR_ms>
    return 0;
 8038754:	2300      	movs	r3, #0
}
 8038756:	4618      	mov	r0, r3
 8038758:	3710      	adds	r7, #16
 803875a:	46bd      	mov	sp, r7
 803875c:	bd80      	pop	{r7, pc}
 803875e:	bf00      	nop
 8038760:	0803d644 	.word	0x0803d644

08038764 <fwupgrade>:

static int32_t fwupgrade         (char *_opts[])
{
 8038764:	b580      	push	{r7, lr}
 8038766:	b084      	sub	sp, #16
 8038768:	af00      	add	r7, sp, #0
 803876a:	6078      	str	r0, [r7, #4]
	uint32_t *bootloader_flag = (uint32_t*)BOOTLOADER_KEY;
 803876c:	4b03      	ldr	r3, [pc, #12]	@ (803877c <fwupgrade+0x18>)
 803876e:	60fb      	str	r3, [r7, #12]
	*bootloader_flag=MAGIC_KEY;
 8038770:	68fb      	ldr	r3, [r7, #12]
 8038772:	4a03      	ldr	r2, [pc, #12]	@ (8038780 <fwupgrade+0x1c>)
 8038774:	601a      	str	r2, [r3, #0]
	NVIC_SystemReset();
 8038776:	f7ff fca3 	bl	80380c0 <__NVIC_SystemReset>
 803877a:	bf00      	nop
 803877c:	2009f000 	.word	0x2009f000
 8038780:	aaaadad0 	.word	0xaaaadad0

08038784 <fwVersione>:
    return 0;
}

static int32_t fwVersione         (char *_opts[])
{
 8038784:	b580      	push	{r7, lr}
 8038786:	b082      	sub	sp, #8
 8038788:	af00      	add	r7, sp, #0
 803878a:	6078      	str	r0, [r7, #4]
	printf("sw Versione 5\r\n");
 803878c:	4803      	ldr	r0, [pc, #12]	@ (803879c <fwVersione+0x18>)
 803878e:	f000 ff13 	bl	80395b8 <puts>
    return 0;
 8038792:	2300      	movs	r3, #0
}
 8038794:	4618      	mov	r0, r3
 8038796:	3708      	adds	r7, #8
 8038798:	46bd      	mov	sp, r7
 803879a:	bd80      	pop	{r7, pc}
 803879c:	0803d668 	.word	0x0803d668

080387a0 <pir_measure>:
static uint32_t shellFuncTime = 0;

void * pir_measure()
{
 80387a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80387a2:	b083      	sub	sp, #12
 80387a4:	af02      	add	r7, sp, #8
	static uint32_t value = 0;
	int res;
	char ChValue;
	if(time_elapsed_ms(shellFuncTime, 100)==0) return 0;
 80387a6:	4b1a      	ldr	r3, [pc, #104]	@ (8038810 <pir_measure+0x70>)
 80387a8:	681b      	ldr	r3, [r3, #0]
 80387aa:	2164      	movs	r1, #100	@ 0x64
 80387ac:	4618      	mov	r0, r3
 80387ae:	f7e8 fd00 	bl	80211b2 <time_elapsed_ms>
 80387b2:	4603      	mov	r3, r0
 80387b4:	2b00      	cmp	r3, #0
 80387b6:	d101      	bne.n	80387bc <pir_measure+0x1c>
 80387b8:	2300      	movs	r3, #0
 80387ba:	e025      	b.n	8038808 <pir_measure+0x68>
	shellFuncTime = get_clock_ms();
 80387bc:	f7e8 fd0e 	bl	80211dc <get_clock_ms>
 80387c0:	4603      	mov	r3, r0
 80387c2:	4a13      	ldr	r2, [pc, #76]	@ (8038810 <pir_measure+0x70>)
 80387c4:	6013      	str	r3, [r2, #0]
    printf(CLS CURPOS(0,0) ATTR_FRED "\r\PIR MEASURE \r\n" );
 80387c6:	4813      	ldr	r0, [pc, #76]	@ (8038814 <pir_measure+0x74>)
 80387c8:	f000 fef6 	bl	80395b8 <puts>
    printf(ATTR_FGREEN);
 80387cc:	4812      	ldr	r0, [pc, #72]	@ (8038818 <pir_measure+0x78>)
 80387ce:	f000 fe8b 	bl	80394e8 <iprintf>

    printf("P[0]:%d P[1]:%d P[2]:%d P[3]:%d \r\n",
    		getPirvalue(0),
 80387d2:	2000      	movs	r0, #0
 80387d4:	f7fe fbee 	bl	8036fb4 <getPirvalue>
 80387d8:	4603      	mov	r3, r0
    printf("P[0]:%d P[1]:%d P[2]:%d P[3]:%d \r\n",
 80387da:	461c      	mov	r4, r3
    		getPirvalue(1),
 80387dc:	2001      	movs	r0, #1
 80387de:	f7fe fbe9 	bl	8036fb4 <getPirvalue>
 80387e2:	4603      	mov	r3, r0
    printf("P[0]:%d P[1]:%d P[2]:%d P[3]:%d \r\n",
 80387e4:	461d      	mov	r5, r3
    		getPirvalue(2),
 80387e6:	2002      	movs	r0, #2
 80387e8:	f7fe fbe4 	bl	8036fb4 <getPirvalue>
 80387ec:	4603      	mov	r3, r0
    printf("P[0]:%d P[1]:%d P[2]:%d P[3]:%d \r\n",
 80387ee:	461e      	mov	r6, r3
    		getPirvalue(3)
 80387f0:	2003      	movs	r0, #3
 80387f2:	f7fe fbdf 	bl	8036fb4 <getPirvalue>
 80387f6:	4603      	mov	r3, r0
    printf("P[0]:%d P[1]:%d P[2]:%d P[3]:%d \r\n",
 80387f8:	9300      	str	r3, [sp, #0]
 80387fa:	4633      	mov	r3, r6
 80387fc:	462a      	mov	r2, r5
 80387fe:	4621      	mov	r1, r4
 8038800:	4806      	ldr	r0, [pc, #24]	@ (803881c <pir_measure+0x7c>)
 8038802:	f000 fe71 	bl	80394e8 <iprintf>
			);
	return 0;
 8038806:	2300      	movs	r3, #0
}
 8038808:	4618      	mov	r0, r3
 803880a:	3704      	adds	r7, #4
 803880c:	46bd      	mov	sp, r7
 803880e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8038810:	2000483c 	.word	0x2000483c
 8038814:	0803d678 	.word	0x0803d678
 8038818:	0803d698 	.word	0x0803d698
 803881c:	0803d6a0 	.word	0x0803d6a0

08038820 <pir>:
static int32_t pir               (char *_opts[])
{
 8038820:	b580      	push	{r7, lr}
 8038822:	b082      	sub	sp, #8
 8038824:	af00      	add	r7, sp, #0
 8038826:	6078      	str	r0, [r7, #4]
	shellFuncTime = get_clock_ms();
 8038828:	f7e8 fcd8 	bl	80211dc <get_clock_ms>
 803882c:	4603      	mov	r3, r0
 803882e:	4a05      	ldr	r2, [pc, #20]	@ (8038844 <pir+0x24>)
 8038830:	6013      	str	r3, [r2, #0]
	launch_shell_process(pir_measure);
 8038832:	4805      	ldr	r0, [pc, #20]	@ (8038848 <pir+0x28>)
 8038834:	f7f9 f9a0 	bl	8031b78 <launch_shell_process>
	return 0;
 8038838:	2300      	movs	r3, #0
}
 803883a:	4618      	mov	r0, r3
 803883c:	3708      	adds	r7, #8
 803883e:	46bd      	mov	sp, r7
 8038840:	bd80      	pop	{r7, pc}
 8038842:	bf00      	nop
 8038844:	2000483c 	.word	0x2000483c
 8038848:	080387a1 	.word	0x080387a1

0803884c <system_date>:

static int32_t system_date       (char *_opts[])
{
 803884c:	b5b0      	push	{r4, r5, r7, lr}
 803884e:	b08a      	sub	sp, #40	@ 0x28
 8038850:	af04      	add	r7, sp, #16
 8038852:	6078      	str	r0, [r7, #4]
	time_t unixtime;
    struct tm *timeinfo;
	char *token;

	if (_opts[0] == NULL)
 8038854:	687b      	ldr	r3, [r7, #4]
 8038856:	681b      	ldr	r3, [r3, #0]
 8038858:	2b00      	cmp	r3, #0
 803885a:	d125      	bne.n	80388a8 <system_date+0x5c>
	{
		unixtime =  rtc_unix_read();
 803885c:	f7fe fde0 	bl	8037420 <rtc_unix_read>
 8038860:	4602      	mov	r2, r0
 8038862:	460b      	mov	r3, r1
 8038864:	e9c7 2302 	strd	r2, r3, [r7, #8]
		timeinfo = localtime(&unixtime); // converte in struct tm (ora locale)
 8038868:	f107 0308 	add.w	r3, r7, #8
 803886c:	4618      	mov	r0, r3
 803886e:	f000 ffaf 	bl	80397d0 <localtime>
 8038872:	6178      	str	r0, [r7, #20]
		printf("Date:%04d-%02d-%2d %02d:%02d:%02d\r\n",
				timeinfo->tm_year+1900,
 8038874:	697b      	ldr	r3, [r7, #20]
 8038876:	695b      	ldr	r3, [r3, #20]
		printf("Date:%04d-%02d-%2d %02d:%02d:%02d\r\n",
 8038878:	f203 706c 	addw	r0, r3, #1900	@ 0x76c
				timeinfo->tm_mon+1,
 803887c:	697b      	ldr	r3, [r7, #20]
 803887e:	691b      	ldr	r3, [r3, #16]
		printf("Date:%04d-%02d-%2d %02d:%02d:%02d\r\n",
 8038880:	1c5c      	adds	r4, r3, #1
 8038882:	697b      	ldr	r3, [r7, #20]
 8038884:	68dd      	ldr	r5, [r3, #12]
 8038886:	697b      	ldr	r3, [r7, #20]
 8038888:	689b      	ldr	r3, [r3, #8]
 803888a:	697a      	ldr	r2, [r7, #20]
 803888c:	6852      	ldr	r2, [r2, #4]
 803888e:	6979      	ldr	r1, [r7, #20]
 8038890:	6809      	ldr	r1, [r1, #0]
 8038892:	9102      	str	r1, [sp, #8]
 8038894:	9201      	str	r2, [sp, #4]
 8038896:	9300      	str	r3, [sp, #0]
 8038898:	462b      	mov	r3, r5
 803889a:	4622      	mov	r2, r4
 803889c:	4601      	mov	r1, r0
 803889e:	4809      	ldr	r0, [pc, #36]	@ (80388c4 <system_date+0x78>)
 80388a0:	f000 fe22 	bl	80394e8 <iprintf>
				timeinfo->tm_mday,
				timeinfo->tm_hour,
				timeinfo->tm_min,
				timeinfo->tm_sec);
		return 0;
 80388a4:	2300      	movs	r3, #0
 80388a6:	e008      	b.n	80388ba <system_date+0x6e>
	}
	if (_opts[1] != NULL)
 80388a8:	687b      	ldr	r3, [r7, #4]
 80388aa:	3304      	adds	r3, #4
 80388ac:	681b      	ldr	r3, [r3, #0]
 80388ae:	2b00      	cmp	r3, #0
 80388b0:	d102      	bne.n	80388b8 <system_date+0x6c>
//		sTime.Seconds = time.tm_sec;

	}
	else
	{
		printf("Date Format Error!\r\n");
 80388b2:	4805      	ldr	r0, [pc, #20]	@ (80388c8 <system_date+0x7c>)
 80388b4:	f000 fe80 	bl	80395b8 <puts>
	}


	return 0;
 80388b8:	2300      	movs	r3, #0
}
 80388ba:	4618      	mov	r0, r3
 80388bc:	3718      	adds	r7, #24
 80388be:	46bd      	mov	sp, r7
 80388c0:	bdb0      	pop	{r4, r5, r7, pc}
 80388c2:	bf00      	nop
 80388c4:	0803d6c4 	.word	0x0803d6c4
 80388c8:	0803d6e8 	.word	0x0803d6e8

080388cc <halt>:

static int32_t halt(char *_opts[])
{
 80388cc:	b580      	push	{r7, lr}
 80388ce:	b082      	sub	sp, #8
 80388d0:	af00      	add	r7, sp, #0
 80388d2:	6078      	str	r0, [r7, #4]
	request_halt();
 80388d4:	f7ff fb8a 	bl	8037fec <request_halt>
	return 0;
 80388d8:	2300      	movs	r3, #0
}
 80388da:	4618      	mov	r0, r3
 80388dc:	3708      	adds	r7, #8
 80388de:	46bd      	mov	sp, r7
 80388e0:	bd80      	pop	{r7, pc}

080388e2 <ping>:

static int32_t ping           (char *_opts[])
{
 80388e2:	b580      	push	{r7, lr}
 80388e4:	b082      	sub	sp, #8
 80388e6:	af00      	add	r7, sp, #0
 80388e8:	6078      	str	r0, [r7, #4]
	send_ping();
 80388ea:	f7ff fbb3 	bl	8038054 <send_ping>
	return 0;
 80388ee:	2300      	movs	r3, #0
}
 80388f0:	4618      	mov	r0, r3
 80388f2:	3708      	adds	r7, #8
 80388f4:	46bd      	mov	sp, r7
 80388f6:	bd80      	pop	{r7, pc}

080388f8 <system_on>:

static int32_t system_on         (char *_opts[])
{
 80388f8:	b580      	push	{r7, lr}
 80388fa:	b084      	sub	sp, #16
 80388fc:	af00      	add	r7, sp, #0
 80388fe:	6078      	str	r0, [r7, #4]
	int nAlive;
    if (_opts[0] == NULL)
 8038900:	687b      	ldr	r3, [r7, #4]
 8038902:	681b      	ldr	r3, [r3, #0]
 8038904:	2b00      	cmp	r3, #0
 8038906:	d108      	bne.n	803891a <system_on+0x22>
    {
    	printf("Linux Alive %d\r\n",isLinuxAlive());
 8038908:	f7fe fb48 	bl	8036f9c <isLinuxAlive>
 803890c:	4603      	mov	r3, r0
 803890e:	4619      	mov	r1, r3
 8038910:	480a      	ldr	r0, [pc, #40]	@ (803893c <system_on+0x44>)
 8038912:	f000 fde9 	bl	80394e8 <iprintf>
    	return 0;
 8038916:	2300      	movs	r3, #0
 8038918:	e00b      	b.n	8038932 <system_on+0x3a>
    }
    nAlive = atoi(_opts[0]);
 803891a:	687b      	ldr	r3, [r7, #4]
 803891c:	681b      	ldr	r3, [r3, #0]
 803891e:	4618      	mov	r0, r3
 8038920:	f000 f82c 	bl	803897c <atoi>
 8038924:	60f8      	str	r0, [r7, #12]
    setLinuxAlive(nAlive);
 8038926:	68fb      	ldr	r3, [r7, #12]
 8038928:	b2db      	uxtb	r3, r3
 803892a:	4618      	mov	r0, r3
 803892c:	f7fe fb1e 	bl	8036f6c <setLinuxAlive>
	return 0;
 8038930:	2300      	movs	r3, #0
}
 8038932:	4618      	mov	r0, r3
 8038934:	3710      	adds	r7, #16
 8038936:	46bd      	mov	sp, r7
 8038938:	bd80      	pop	{r7, pc}
 803893a:	bf00      	nop
 803893c:	0803d6fc 	.word	0x0803d6fc

08038940 <__assert_func>:
 8038940:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8038942:	4614      	mov	r4, r2
 8038944:	461a      	mov	r2, r3
 8038946:	4b09      	ldr	r3, [pc, #36]	@ (803896c <__assert_func+0x2c>)
 8038948:	4605      	mov	r5, r0
 803894a:	681b      	ldr	r3, [r3, #0]
 803894c:	68d8      	ldr	r0, [r3, #12]
 803894e:	b14c      	cbz	r4, 8038964 <__assert_func+0x24>
 8038950:	4b07      	ldr	r3, [pc, #28]	@ (8038970 <__assert_func+0x30>)
 8038952:	9100      	str	r1, [sp, #0]
 8038954:	4907      	ldr	r1, [pc, #28]	@ (8038974 <__assert_func+0x34>)
 8038956:	e9cd 3401 	strd	r3, r4, [sp, #4]
 803895a:	462b      	mov	r3, r5
 803895c:	f000 fd94 	bl	8039488 <fiprintf>
 8038960:	f001 fe56 	bl	803a610 <abort>
 8038964:	4b04      	ldr	r3, [pc, #16]	@ (8038978 <__assert_func+0x38>)
 8038966:	461c      	mov	r4, r3
 8038968:	e7f3      	b.n	8038952 <__assert_func+0x12>
 803896a:	bf00      	nop
 803896c:	20000580 	.word	0x20000580
 8038970:	0803d77b 	.word	0x0803d77b
 8038974:	0803d788 	.word	0x0803d788
 8038978:	0803d7b6 	.word	0x0803d7b6

0803897c <atoi>:
 803897c:	220a      	movs	r2, #10
 803897e:	2100      	movs	r1, #0
 8038980:	f000 b87c 	b.w	8038a7c <strtol>

08038984 <_strtol_l.isra.0>:
 8038984:	2b24      	cmp	r3, #36	@ 0x24
 8038986:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 803898a:	4686      	mov	lr, r0
 803898c:	4690      	mov	r8, r2
 803898e:	d801      	bhi.n	8038994 <_strtol_l.isra.0+0x10>
 8038990:	2b01      	cmp	r3, #1
 8038992:	d106      	bne.n	80389a2 <_strtol_l.isra.0+0x1e>
 8038994:	f001 fdea 	bl	803a56c <__errno>
 8038998:	2316      	movs	r3, #22
 803899a:	6003      	str	r3, [r0, #0]
 803899c:	2000      	movs	r0, #0
 803899e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80389a2:	460d      	mov	r5, r1
 80389a4:	4833      	ldr	r0, [pc, #204]	@ (8038a74 <_strtol_l.isra.0+0xf0>)
 80389a6:	462a      	mov	r2, r5
 80389a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80389ac:	5d06      	ldrb	r6, [r0, r4]
 80389ae:	f016 0608 	ands.w	r6, r6, #8
 80389b2:	d1f8      	bne.n	80389a6 <_strtol_l.isra.0+0x22>
 80389b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80389b6:	d110      	bne.n	80389da <_strtol_l.isra.0+0x56>
 80389b8:	782c      	ldrb	r4, [r5, #0]
 80389ba:	2601      	movs	r6, #1
 80389bc:	1c95      	adds	r5, r2, #2
 80389be:	f033 0210 	bics.w	r2, r3, #16
 80389c2:	d115      	bne.n	80389f0 <_strtol_l.isra.0+0x6c>
 80389c4:	2c30      	cmp	r4, #48	@ 0x30
 80389c6:	d10d      	bne.n	80389e4 <_strtol_l.isra.0+0x60>
 80389c8:	782a      	ldrb	r2, [r5, #0]
 80389ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80389ce:	2a58      	cmp	r2, #88	@ 0x58
 80389d0:	d108      	bne.n	80389e4 <_strtol_l.isra.0+0x60>
 80389d2:	786c      	ldrb	r4, [r5, #1]
 80389d4:	3502      	adds	r5, #2
 80389d6:	2310      	movs	r3, #16
 80389d8:	e00a      	b.n	80389f0 <_strtol_l.isra.0+0x6c>
 80389da:	2c2b      	cmp	r4, #43	@ 0x2b
 80389dc:	bf04      	itt	eq
 80389de:	782c      	ldrbeq	r4, [r5, #0]
 80389e0:	1c95      	addeq	r5, r2, #2
 80389e2:	e7ec      	b.n	80389be <_strtol_l.isra.0+0x3a>
 80389e4:	2b00      	cmp	r3, #0
 80389e6:	d1f6      	bne.n	80389d6 <_strtol_l.isra.0+0x52>
 80389e8:	2c30      	cmp	r4, #48	@ 0x30
 80389ea:	bf14      	ite	ne
 80389ec:	230a      	movne	r3, #10
 80389ee:	2308      	moveq	r3, #8
 80389f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80389f4:	2200      	movs	r2, #0
 80389f6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80389fa:	4610      	mov	r0, r2
 80389fc:	fbbc f9f3 	udiv	r9, ip, r3
 8038a00:	fb03 ca19 	mls	sl, r3, r9, ip
 8038a04:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8038a08:	2f09      	cmp	r7, #9
 8038a0a:	d80f      	bhi.n	8038a2c <_strtol_l.isra.0+0xa8>
 8038a0c:	463c      	mov	r4, r7
 8038a0e:	42a3      	cmp	r3, r4
 8038a10:	dd1b      	ble.n	8038a4a <_strtol_l.isra.0+0xc6>
 8038a12:	1c57      	adds	r7, r2, #1
 8038a14:	d007      	beq.n	8038a26 <_strtol_l.isra.0+0xa2>
 8038a16:	4581      	cmp	r9, r0
 8038a18:	d314      	bcc.n	8038a44 <_strtol_l.isra.0+0xc0>
 8038a1a:	d101      	bne.n	8038a20 <_strtol_l.isra.0+0x9c>
 8038a1c:	45a2      	cmp	sl, r4
 8038a1e:	db11      	blt.n	8038a44 <_strtol_l.isra.0+0xc0>
 8038a20:	fb00 4003 	mla	r0, r0, r3, r4
 8038a24:	2201      	movs	r2, #1
 8038a26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8038a2a:	e7eb      	b.n	8038a04 <_strtol_l.isra.0+0x80>
 8038a2c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8038a30:	2f19      	cmp	r7, #25
 8038a32:	d801      	bhi.n	8038a38 <_strtol_l.isra.0+0xb4>
 8038a34:	3c37      	subs	r4, #55	@ 0x37
 8038a36:	e7ea      	b.n	8038a0e <_strtol_l.isra.0+0x8a>
 8038a38:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8038a3c:	2f19      	cmp	r7, #25
 8038a3e:	d804      	bhi.n	8038a4a <_strtol_l.isra.0+0xc6>
 8038a40:	3c57      	subs	r4, #87	@ 0x57
 8038a42:	e7e4      	b.n	8038a0e <_strtol_l.isra.0+0x8a>
 8038a44:	f04f 32ff 	mov.w	r2, #4294967295
 8038a48:	e7ed      	b.n	8038a26 <_strtol_l.isra.0+0xa2>
 8038a4a:	1c53      	adds	r3, r2, #1
 8038a4c:	d108      	bne.n	8038a60 <_strtol_l.isra.0+0xdc>
 8038a4e:	2322      	movs	r3, #34	@ 0x22
 8038a50:	4660      	mov	r0, ip
 8038a52:	f8ce 3000 	str.w	r3, [lr]
 8038a56:	f1b8 0f00 	cmp.w	r8, #0
 8038a5a:	d0a0      	beq.n	803899e <_strtol_l.isra.0+0x1a>
 8038a5c:	1e69      	subs	r1, r5, #1
 8038a5e:	e006      	b.n	8038a6e <_strtol_l.isra.0+0xea>
 8038a60:	b106      	cbz	r6, 8038a64 <_strtol_l.isra.0+0xe0>
 8038a62:	4240      	negs	r0, r0
 8038a64:	f1b8 0f00 	cmp.w	r8, #0
 8038a68:	d099      	beq.n	803899e <_strtol_l.isra.0+0x1a>
 8038a6a:	2a00      	cmp	r2, #0
 8038a6c:	d1f6      	bne.n	8038a5c <_strtol_l.isra.0+0xd8>
 8038a6e:	f8c8 1000 	str.w	r1, [r8]
 8038a72:	e794      	b.n	803899e <_strtol_l.isra.0+0x1a>
 8038a74:	0803d9ad 	.word	0x0803d9ad

08038a78 <_strtol_r>:
 8038a78:	f7ff bf84 	b.w	8038984 <_strtol_l.isra.0>

08038a7c <strtol>:
 8038a7c:	4613      	mov	r3, r2
 8038a7e:	460a      	mov	r2, r1
 8038a80:	4601      	mov	r1, r0
 8038a82:	4802      	ldr	r0, [pc, #8]	@ (8038a8c <strtol+0x10>)
 8038a84:	6800      	ldr	r0, [r0, #0]
 8038a86:	f7ff bf7d 	b.w	8038984 <_strtol_l.isra.0>
 8038a8a:	bf00      	nop
 8038a8c:	20000580 	.word	0x20000580

08038a90 <__cvt>:
 8038a90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8038a94:	ec57 6b10 	vmov	r6, r7, d0
 8038a98:	2f00      	cmp	r7, #0
 8038a9a:	460c      	mov	r4, r1
 8038a9c:	4619      	mov	r1, r3
 8038a9e:	463b      	mov	r3, r7
 8038aa0:	bfb4      	ite	lt
 8038aa2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8038aa6:	2300      	movge	r3, #0
 8038aa8:	4691      	mov	r9, r2
 8038aaa:	bfbf      	itttt	lt
 8038aac:	4632      	movlt	r2, r6
 8038aae:	461f      	movlt	r7, r3
 8038ab0:	232d      	movlt	r3, #45	@ 0x2d
 8038ab2:	4616      	movlt	r6, r2
 8038ab4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8038ab8:	700b      	strb	r3, [r1, #0]
 8038aba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8038abc:	f023 0820 	bic.w	r8, r3, #32
 8038ac0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8038ac4:	d005      	beq.n	8038ad2 <__cvt+0x42>
 8038ac6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8038aca:	d100      	bne.n	8038ace <__cvt+0x3e>
 8038acc:	3401      	adds	r4, #1
 8038ace:	2102      	movs	r1, #2
 8038ad0:	e000      	b.n	8038ad4 <__cvt+0x44>
 8038ad2:	2103      	movs	r1, #3
 8038ad4:	ab03      	add	r3, sp, #12
 8038ad6:	4622      	mov	r2, r4
 8038ad8:	9301      	str	r3, [sp, #4]
 8038ada:	ab02      	add	r3, sp, #8
 8038adc:	ec47 6b10 	vmov	d0, r6, r7
 8038ae0:	9300      	str	r3, [sp, #0]
 8038ae2:	4653      	mov	r3, sl
 8038ae4:	f001 fe30 	bl	803a748 <_dtoa_r>
 8038ae8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8038aec:	4605      	mov	r5, r0
 8038aee:	d119      	bne.n	8038b24 <__cvt+0x94>
 8038af0:	f019 0f01 	tst.w	r9, #1
 8038af4:	d00e      	beq.n	8038b14 <__cvt+0x84>
 8038af6:	eb00 0904 	add.w	r9, r0, r4
 8038afa:	2200      	movs	r2, #0
 8038afc:	2300      	movs	r3, #0
 8038afe:	4630      	mov	r0, r6
 8038b00:	4639      	mov	r1, r7
 8038b02:	f7e8 fa59 	bl	8020fb8 <__aeabi_dcmpeq>
 8038b06:	b108      	cbz	r0, 8038b0c <__cvt+0x7c>
 8038b08:	f8cd 900c 	str.w	r9, [sp, #12]
 8038b0c:	2230      	movs	r2, #48	@ 0x30
 8038b0e:	9b03      	ldr	r3, [sp, #12]
 8038b10:	454b      	cmp	r3, r9
 8038b12:	d31e      	bcc.n	8038b52 <__cvt+0xc2>
 8038b14:	9b03      	ldr	r3, [sp, #12]
 8038b16:	4628      	mov	r0, r5
 8038b18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8038b1a:	1b5b      	subs	r3, r3, r5
 8038b1c:	6013      	str	r3, [r2, #0]
 8038b1e:	b004      	add	sp, #16
 8038b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8038b24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8038b28:	eb00 0904 	add.w	r9, r0, r4
 8038b2c:	d1e5      	bne.n	8038afa <__cvt+0x6a>
 8038b2e:	7803      	ldrb	r3, [r0, #0]
 8038b30:	2b30      	cmp	r3, #48	@ 0x30
 8038b32:	d10a      	bne.n	8038b4a <__cvt+0xba>
 8038b34:	2200      	movs	r2, #0
 8038b36:	2300      	movs	r3, #0
 8038b38:	4630      	mov	r0, r6
 8038b3a:	4639      	mov	r1, r7
 8038b3c:	f7e8 fa3c 	bl	8020fb8 <__aeabi_dcmpeq>
 8038b40:	b918      	cbnz	r0, 8038b4a <__cvt+0xba>
 8038b42:	f1c4 0401 	rsb	r4, r4, #1
 8038b46:	f8ca 4000 	str.w	r4, [sl]
 8038b4a:	f8da 3000 	ldr.w	r3, [sl]
 8038b4e:	4499      	add	r9, r3
 8038b50:	e7d3      	b.n	8038afa <__cvt+0x6a>
 8038b52:	1c59      	adds	r1, r3, #1
 8038b54:	9103      	str	r1, [sp, #12]
 8038b56:	701a      	strb	r2, [r3, #0]
 8038b58:	e7d9      	b.n	8038b0e <__cvt+0x7e>

08038b5a <__exponent>:
 8038b5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8038b5c:	2900      	cmp	r1, #0
 8038b5e:	7002      	strb	r2, [r0, #0]
 8038b60:	bfba      	itte	lt
 8038b62:	4249      	neglt	r1, r1
 8038b64:	232d      	movlt	r3, #45	@ 0x2d
 8038b66:	232b      	movge	r3, #43	@ 0x2b
 8038b68:	2909      	cmp	r1, #9
 8038b6a:	7043      	strb	r3, [r0, #1]
 8038b6c:	dd28      	ble.n	8038bc0 <__exponent+0x66>
 8038b6e:	f10d 0307 	add.w	r3, sp, #7
 8038b72:	270a      	movs	r7, #10
 8038b74:	461d      	mov	r5, r3
 8038b76:	461a      	mov	r2, r3
 8038b78:	3b01      	subs	r3, #1
 8038b7a:	fbb1 f6f7 	udiv	r6, r1, r7
 8038b7e:	fb07 1416 	mls	r4, r7, r6, r1
 8038b82:	3430      	adds	r4, #48	@ 0x30
 8038b84:	f802 4c01 	strb.w	r4, [r2, #-1]
 8038b88:	460c      	mov	r4, r1
 8038b8a:	4631      	mov	r1, r6
 8038b8c:	2c63      	cmp	r4, #99	@ 0x63
 8038b8e:	dcf2      	bgt.n	8038b76 <__exponent+0x1c>
 8038b90:	3130      	adds	r1, #48	@ 0x30
 8038b92:	1e94      	subs	r4, r2, #2
 8038b94:	f803 1c01 	strb.w	r1, [r3, #-1]
 8038b98:	1c41      	adds	r1, r0, #1
 8038b9a:	4623      	mov	r3, r4
 8038b9c:	42ab      	cmp	r3, r5
 8038b9e:	d30a      	bcc.n	8038bb6 <__exponent+0x5c>
 8038ba0:	f10d 0309 	add.w	r3, sp, #9
 8038ba4:	1a9b      	subs	r3, r3, r2
 8038ba6:	42ac      	cmp	r4, r5
 8038ba8:	bf88      	it	hi
 8038baa:	2300      	movhi	r3, #0
 8038bac:	3302      	adds	r3, #2
 8038bae:	4403      	add	r3, r0
 8038bb0:	1a18      	subs	r0, r3, r0
 8038bb2:	b003      	add	sp, #12
 8038bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8038bb6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8038bba:	f801 6f01 	strb.w	r6, [r1, #1]!
 8038bbe:	e7ed      	b.n	8038b9c <__exponent+0x42>
 8038bc0:	2330      	movs	r3, #48	@ 0x30
 8038bc2:	3130      	adds	r1, #48	@ 0x30
 8038bc4:	7083      	strb	r3, [r0, #2]
 8038bc6:	1d03      	adds	r3, r0, #4
 8038bc8:	70c1      	strb	r1, [r0, #3]
 8038bca:	e7f1      	b.n	8038bb0 <__exponent+0x56>

08038bcc <_printf_float>:
 8038bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8038bd0:	b08d      	sub	sp, #52	@ 0x34
 8038bd2:	460c      	mov	r4, r1
 8038bd4:	4616      	mov	r6, r2
 8038bd6:	461f      	mov	r7, r3
 8038bd8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8038bdc:	4605      	mov	r5, r0
 8038bde:	f001 fc7b 	bl	803a4d8 <_localeconv_r>
 8038be2:	6803      	ldr	r3, [r0, #0]
 8038be4:	4618      	mov	r0, r3
 8038be6:	9304      	str	r3, [sp, #16]
 8038be8:	f7e8 f988 	bl	8020efc <strlen>
 8038bec:	2300      	movs	r3, #0
 8038bee:	9005      	str	r0, [sp, #20]
 8038bf0:	930a      	str	r3, [sp, #40]	@ 0x28
 8038bf2:	f8d8 3000 	ldr.w	r3, [r8]
 8038bf6:	f894 a018 	ldrb.w	sl, [r4, #24]
 8038bfa:	3307      	adds	r3, #7
 8038bfc:	f8d4 b000 	ldr.w	fp, [r4]
 8038c00:	f023 0307 	bic.w	r3, r3, #7
 8038c04:	f103 0208 	add.w	r2, r3, #8
 8038c08:	f8c8 2000 	str.w	r2, [r8]
 8038c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8038c10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8038c14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8038c18:	f8cd 8018 	str.w	r8, [sp, #24]
 8038c1c:	9307      	str	r3, [sp, #28]
 8038c1e:	4b9d      	ldr	r3, [pc, #628]	@ (8038e94 <_printf_float+0x2c8>)
 8038c20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8038c24:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8038c28:	f7e8 f9f8 	bl	802101c <__aeabi_dcmpun>
 8038c2c:	bb70      	cbnz	r0, 8038c8c <_printf_float+0xc0>
 8038c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8038c32:	4b98      	ldr	r3, [pc, #608]	@ (8038e94 <_printf_float+0x2c8>)
 8038c34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8038c38:	f7e8 f9d2 	bl	8020fe0 <__aeabi_dcmple>
 8038c3c:	bb30      	cbnz	r0, 8038c8c <_printf_float+0xc0>
 8038c3e:	2200      	movs	r2, #0
 8038c40:	2300      	movs	r3, #0
 8038c42:	4640      	mov	r0, r8
 8038c44:	4649      	mov	r1, r9
 8038c46:	f7e8 f9c1 	bl	8020fcc <__aeabi_dcmplt>
 8038c4a:	b110      	cbz	r0, 8038c52 <_printf_float+0x86>
 8038c4c:	232d      	movs	r3, #45	@ 0x2d
 8038c4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8038c52:	4a91      	ldr	r2, [pc, #580]	@ (8038e98 <_printf_float+0x2cc>)
 8038c54:	4b91      	ldr	r3, [pc, #580]	@ (8038e9c <_printf_float+0x2d0>)
 8038c56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8038c5a:	bf8c      	ite	hi
 8038c5c:	4690      	movhi	r8, r2
 8038c5e:	4698      	movls	r8, r3
 8038c60:	2303      	movs	r3, #3
 8038c62:	f04f 0900 	mov.w	r9, #0
 8038c66:	6123      	str	r3, [r4, #16]
 8038c68:	f02b 0304 	bic.w	r3, fp, #4
 8038c6c:	6023      	str	r3, [r4, #0]
 8038c6e:	4633      	mov	r3, r6
 8038c70:	aa0b      	add	r2, sp, #44	@ 0x2c
 8038c72:	4621      	mov	r1, r4
 8038c74:	4628      	mov	r0, r5
 8038c76:	9700      	str	r7, [sp, #0]
 8038c78:	f000 f9d2 	bl	8039020 <_printf_common>
 8038c7c:	3001      	adds	r0, #1
 8038c7e:	f040 808d 	bne.w	8038d9c <_printf_float+0x1d0>
 8038c82:	f04f 30ff 	mov.w	r0, #4294967295
 8038c86:	b00d      	add	sp, #52	@ 0x34
 8038c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8038c8c:	4642      	mov	r2, r8
 8038c8e:	464b      	mov	r3, r9
 8038c90:	4640      	mov	r0, r8
 8038c92:	4649      	mov	r1, r9
 8038c94:	f7e8 f9c2 	bl	802101c <__aeabi_dcmpun>
 8038c98:	b140      	cbz	r0, 8038cac <_printf_float+0xe0>
 8038c9a:	464b      	mov	r3, r9
 8038c9c:	4a80      	ldr	r2, [pc, #512]	@ (8038ea0 <_printf_float+0x2d4>)
 8038c9e:	2b00      	cmp	r3, #0
 8038ca0:	bfbc      	itt	lt
 8038ca2:	232d      	movlt	r3, #45	@ 0x2d
 8038ca4:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8038ca8:	4b7e      	ldr	r3, [pc, #504]	@ (8038ea4 <_printf_float+0x2d8>)
 8038caa:	e7d4      	b.n	8038c56 <_printf_float+0x8a>
 8038cac:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8038cb0:	6863      	ldr	r3, [r4, #4]
 8038cb2:	9206      	str	r2, [sp, #24]
 8038cb4:	1c5a      	adds	r2, r3, #1
 8038cb6:	d13b      	bne.n	8038d30 <_printf_float+0x164>
 8038cb8:	2306      	movs	r3, #6
 8038cba:	6063      	str	r3, [r4, #4]
 8038cbc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8038cc0:	2300      	movs	r3, #0
 8038cc2:	4628      	mov	r0, r5
 8038cc4:	6022      	str	r2, [r4, #0]
 8038cc6:	9303      	str	r3, [sp, #12]
 8038cc8:	ab0a      	add	r3, sp, #40	@ 0x28
 8038cca:	e9cd a301 	strd	sl, r3, [sp, #4]
 8038cce:	ab09      	add	r3, sp, #36	@ 0x24
 8038cd0:	ec49 8b10 	vmov	d0, r8, r9
 8038cd4:	9300      	str	r3, [sp, #0]
 8038cd6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8038cda:	6861      	ldr	r1, [r4, #4]
 8038cdc:	f7ff fed8 	bl	8038a90 <__cvt>
 8038ce0:	9b06      	ldr	r3, [sp, #24]
 8038ce2:	4680      	mov	r8, r0
 8038ce4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8038ce6:	2b47      	cmp	r3, #71	@ 0x47
 8038ce8:	d129      	bne.n	8038d3e <_printf_float+0x172>
 8038cea:	1cc8      	adds	r0, r1, #3
 8038cec:	db02      	blt.n	8038cf4 <_printf_float+0x128>
 8038cee:	6863      	ldr	r3, [r4, #4]
 8038cf0:	4299      	cmp	r1, r3
 8038cf2:	dd41      	ble.n	8038d78 <_printf_float+0x1ac>
 8038cf4:	f1aa 0a02 	sub.w	sl, sl, #2
 8038cf8:	fa5f fa8a 	uxtb.w	sl, sl
 8038cfc:	3901      	subs	r1, #1
 8038cfe:	4652      	mov	r2, sl
 8038d00:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8038d04:	9109      	str	r1, [sp, #36]	@ 0x24
 8038d06:	f7ff ff28 	bl	8038b5a <__exponent>
 8038d0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8038d0c:	4681      	mov	r9, r0
 8038d0e:	1813      	adds	r3, r2, r0
 8038d10:	2a01      	cmp	r2, #1
 8038d12:	6123      	str	r3, [r4, #16]
 8038d14:	dc02      	bgt.n	8038d1c <_printf_float+0x150>
 8038d16:	6822      	ldr	r2, [r4, #0]
 8038d18:	07d2      	lsls	r2, r2, #31
 8038d1a:	d501      	bpl.n	8038d20 <_printf_float+0x154>
 8038d1c:	3301      	adds	r3, #1
 8038d1e:	6123      	str	r3, [r4, #16]
 8038d20:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8038d24:	2b00      	cmp	r3, #0
 8038d26:	d0a2      	beq.n	8038c6e <_printf_float+0xa2>
 8038d28:	232d      	movs	r3, #45	@ 0x2d
 8038d2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8038d2e:	e79e      	b.n	8038c6e <_printf_float+0xa2>
 8038d30:	9a06      	ldr	r2, [sp, #24]
 8038d32:	2a47      	cmp	r2, #71	@ 0x47
 8038d34:	d1c2      	bne.n	8038cbc <_printf_float+0xf0>
 8038d36:	2b00      	cmp	r3, #0
 8038d38:	d1c0      	bne.n	8038cbc <_printf_float+0xf0>
 8038d3a:	2301      	movs	r3, #1
 8038d3c:	e7bd      	b.n	8038cba <_printf_float+0xee>
 8038d3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8038d42:	d9db      	bls.n	8038cfc <_printf_float+0x130>
 8038d44:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8038d48:	d118      	bne.n	8038d7c <_printf_float+0x1b0>
 8038d4a:	2900      	cmp	r1, #0
 8038d4c:	6863      	ldr	r3, [r4, #4]
 8038d4e:	dd0b      	ble.n	8038d68 <_printf_float+0x19c>
 8038d50:	6121      	str	r1, [r4, #16]
 8038d52:	b913      	cbnz	r3, 8038d5a <_printf_float+0x18e>
 8038d54:	6822      	ldr	r2, [r4, #0]
 8038d56:	07d0      	lsls	r0, r2, #31
 8038d58:	d502      	bpl.n	8038d60 <_printf_float+0x194>
 8038d5a:	3301      	adds	r3, #1
 8038d5c:	440b      	add	r3, r1
 8038d5e:	6123      	str	r3, [r4, #16]
 8038d60:	f04f 0900 	mov.w	r9, #0
 8038d64:	65a1      	str	r1, [r4, #88]	@ 0x58
 8038d66:	e7db      	b.n	8038d20 <_printf_float+0x154>
 8038d68:	b913      	cbnz	r3, 8038d70 <_printf_float+0x1a4>
 8038d6a:	6822      	ldr	r2, [r4, #0]
 8038d6c:	07d2      	lsls	r2, r2, #31
 8038d6e:	d501      	bpl.n	8038d74 <_printf_float+0x1a8>
 8038d70:	3302      	adds	r3, #2
 8038d72:	e7f4      	b.n	8038d5e <_printf_float+0x192>
 8038d74:	2301      	movs	r3, #1
 8038d76:	e7f2      	b.n	8038d5e <_printf_float+0x192>
 8038d78:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8038d7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8038d7e:	4299      	cmp	r1, r3
 8038d80:	db05      	blt.n	8038d8e <_printf_float+0x1c2>
 8038d82:	6823      	ldr	r3, [r4, #0]
 8038d84:	6121      	str	r1, [r4, #16]
 8038d86:	07d8      	lsls	r0, r3, #31
 8038d88:	d5ea      	bpl.n	8038d60 <_printf_float+0x194>
 8038d8a:	1c4b      	adds	r3, r1, #1
 8038d8c:	e7e7      	b.n	8038d5e <_printf_float+0x192>
 8038d8e:	2900      	cmp	r1, #0
 8038d90:	bfd4      	ite	le
 8038d92:	f1c1 0202 	rsble	r2, r1, #2
 8038d96:	2201      	movgt	r2, #1
 8038d98:	4413      	add	r3, r2
 8038d9a:	e7e0      	b.n	8038d5e <_printf_float+0x192>
 8038d9c:	6823      	ldr	r3, [r4, #0]
 8038d9e:	055a      	lsls	r2, r3, #21
 8038da0:	d407      	bmi.n	8038db2 <_printf_float+0x1e6>
 8038da2:	6923      	ldr	r3, [r4, #16]
 8038da4:	4642      	mov	r2, r8
 8038da6:	4631      	mov	r1, r6
 8038da8:	4628      	mov	r0, r5
 8038daa:	47b8      	blx	r7
 8038dac:	3001      	adds	r0, #1
 8038dae:	d12b      	bne.n	8038e08 <_printf_float+0x23c>
 8038db0:	e767      	b.n	8038c82 <_printf_float+0xb6>
 8038db2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8038db6:	f240 80dd 	bls.w	8038f74 <_printf_float+0x3a8>
 8038dba:	2200      	movs	r2, #0
 8038dbc:	2300      	movs	r3, #0
 8038dbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8038dc2:	f7e8 f8f9 	bl	8020fb8 <__aeabi_dcmpeq>
 8038dc6:	2800      	cmp	r0, #0
 8038dc8:	d033      	beq.n	8038e32 <_printf_float+0x266>
 8038dca:	2301      	movs	r3, #1
 8038dcc:	4a36      	ldr	r2, [pc, #216]	@ (8038ea8 <_printf_float+0x2dc>)
 8038dce:	4631      	mov	r1, r6
 8038dd0:	4628      	mov	r0, r5
 8038dd2:	47b8      	blx	r7
 8038dd4:	3001      	adds	r0, #1
 8038dd6:	f43f af54 	beq.w	8038c82 <_printf_float+0xb6>
 8038dda:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8038dde:	4543      	cmp	r3, r8
 8038de0:	db02      	blt.n	8038de8 <_printf_float+0x21c>
 8038de2:	6823      	ldr	r3, [r4, #0]
 8038de4:	07d8      	lsls	r0, r3, #31
 8038de6:	d50f      	bpl.n	8038e08 <_printf_float+0x23c>
 8038de8:	4631      	mov	r1, r6
 8038dea:	4628      	mov	r0, r5
 8038dec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8038df0:	47b8      	blx	r7
 8038df2:	3001      	adds	r0, #1
 8038df4:	f43f af45 	beq.w	8038c82 <_printf_float+0xb6>
 8038df8:	f04f 0900 	mov.w	r9, #0
 8038dfc:	f108 38ff 	add.w	r8, r8, #4294967295
 8038e00:	f104 0a1a 	add.w	sl, r4, #26
 8038e04:	45c8      	cmp	r8, r9
 8038e06:	dc09      	bgt.n	8038e1c <_printf_float+0x250>
 8038e08:	6823      	ldr	r3, [r4, #0]
 8038e0a:	079b      	lsls	r3, r3, #30
 8038e0c:	f100 8103 	bmi.w	8039016 <_printf_float+0x44a>
 8038e10:	68e0      	ldr	r0, [r4, #12]
 8038e12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8038e14:	4298      	cmp	r0, r3
 8038e16:	bfb8      	it	lt
 8038e18:	4618      	movlt	r0, r3
 8038e1a:	e734      	b.n	8038c86 <_printf_float+0xba>
 8038e1c:	2301      	movs	r3, #1
 8038e1e:	4652      	mov	r2, sl
 8038e20:	4631      	mov	r1, r6
 8038e22:	4628      	mov	r0, r5
 8038e24:	47b8      	blx	r7
 8038e26:	3001      	adds	r0, #1
 8038e28:	f43f af2b 	beq.w	8038c82 <_printf_float+0xb6>
 8038e2c:	f109 0901 	add.w	r9, r9, #1
 8038e30:	e7e8      	b.n	8038e04 <_printf_float+0x238>
 8038e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8038e34:	2b00      	cmp	r3, #0
 8038e36:	dc39      	bgt.n	8038eac <_printf_float+0x2e0>
 8038e38:	2301      	movs	r3, #1
 8038e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8038ea8 <_printf_float+0x2dc>)
 8038e3c:	4631      	mov	r1, r6
 8038e3e:	4628      	mov	r0, r5
 8038e40:	47b8      	blx	r7
 8038e42:	3001      	adds	r0, #1
 8038e44:	f43f af1d 	beq.w	8038c82 <_printf_float+0xb6>
 8038e48:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8038e4c:	ea59 0303 	orrs.w	r3, r9, r3
 8038e50:	d102      	bne.n	8038e58 <_printf_float+0x28c>
 8038e52:	6823      	ldr	r3, [r4, #0]
 8038e54:	07d9      	lsls	r1, r3, #31
 8038e56:	d5d7      	bpl.n	8038e08 <_printf_float+0x23c>
 8038e58:	4631      	mov	r1, r6
 8038e5a:	4628      	mov	r0, r5
 8038e5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8038e60:	47b8      	blx	r7
 8038e62:	3001      	adds	r0, #1
 8038e64:	f43f af0d 	beq.w	8038c82 <_printf_float+0xb6>
 8038e68:	f04f 0a00 	mov.w	sl, #0
 8038e6c:	f104 0b1a 	add.w	fp, r4, #26
 8038e70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8038e72:	425b      	negs	r3, r3
 8038e74:	4553      	cmp	r3, sl
 8038e76:	dc01      	bgt.n	8038e7c <_printf_float+0x2b0>
 8038e78:	464b      	mov	r3, r9
 8038e7a:	e793      	b.n	8038da4 <_printf_float+0x1d8>
 8038e7c:	2301      	movs	r3, #1
 8038e7e:	465a      	mov	r2, fp
 8038e80:	4631      	mov	r1, r6
 8038e82:	4628      	mov	r0, r5
 8038e84:	47b8      	blx	r7
 8038e86:	3001      	adds	r0, #1
 8038e88:	f43f aefb 	beq.w	8038c82 <_printf_float+0xb6>
 8038e8c:	f10a 0a01 	add.w	sl, sl, #1
 8038e90:	e7ee      	b.n	8038e70 <_printf_float+0x2a4>
 8038e92:	bf00      	nop
 8038e94:	7fefffff 	.word	0x7fefffff
 8038e98:	0803d7bb 	.word	0x0803d7bb
 8038e9c:	0803d7b7 	.word	0x0803d7b7
 8038ea0:	0803d7c3 	.word	0x0803d7c3
 8038ea4:	0803d7bf 	.word	0x0803d7bf
 8038ea8:	0803d9a7 	.word	0x0803d9a7
 8038eac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8038eae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8038eb2:	4553      	cmp	r3, sl
 8038eb4:	bfa8      	it	ge
 8038eb6:	4653      	movge	r3, sl
 8038eb8:	2b00      	cmp	r3, #0
 8038eba:	4699      	mov	r9, r3
 8038ebc:	dc36      	bgt.n	8038f2c <_printf_float+0x360>
 8038ebe:	f04f 0b00 	mov.w	fp, #0
 8038ec2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8038ec6:	f104 021a 	add.w	r2, r4, #26
 8038eca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8038ecc:	9306      	str	r3, [sp, #24]
 8038ece:	eba3 0309 	sub.w	r3, r3, r9
 8038ed2:	455b      	cmp	r3, fp
 8038ed4:	dc31      	bgt.n	8038f3a <_printf_float+0x36e>
 8038ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8038ed8:	459a      	cmp	sl, r3
 8038eda:	dc3a      	bgt.n	8038f52 <_printf_float+0x386>
 8038edc:	6823      	ldr	r3, [r4, #0]
 8038ede:	07da      	lsls	r2, r3, #31
 8038ee0:	d437      	bmi.n	8038f52 <_printf_float+0x386>
 8038ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8038ee4:	ebaa 0903 	sub.w	r9, sl, r3
 8038ee8:	9b06      	ldr	r3, [sp, #24]
 8038eea:	ebaa 0303 	sub.w	r3, sl, r3
 8038eee:	4599      	cmp	r9, r3
 8038ef0:	bfa8      	it	ge
 8038ef2:	4699      	movge	r9, r3
 8038ef4:	f1b9 0f00 	cmp.w	r9, #0
 8038ef8:	dc33      	bgt.n	8038f62 <_printf_float+0x396>
 8038efa:	f04f 0800 	mov.w	r8, #0
 8038efe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8038f02:	f104 0b1a 	add.w	fp, r4, #26
 8038f06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8038f08:	ebaa 0303 	sub.w	r3, sl, r3
 8038f0c:	eba3 0309 	sub.w	r3, r3, r9
 8038f10:	4543      	cmp	r3, r8
 8038f12:	f77f af79 	ble.w	8038e08 <_printf_float+0x23c>
 8038f16:	2301      	movs	r3, #1
 8038f18:	465a      	mov	r2, fp
 8038f1a:	4631      	mov	r1, r6
 8038f1c:	4628      	mov	r0, r5
 8038f1e:	47b8      	blx	r7
 8038f20:	3001      	adds	r0, #1
 8038f22:	f43f aeae 	beq.w	8038c82 <_printf_float+0xb6>
 8038f26:	f108 0801 	add.w	r8, r8, #1
 8038f2a:	e7ec      	b.n	8038f06 <_printf_float+0x33a>
 8038f2c:	4642      	mov	r2, r8
 8038f2e:	4631      	mov	r1, r6
 8038f30:	4628      	mov	r0, r5
 8038f32:	47b8      	blx	r7
 8038f34:	3001      	adds	r0, #1
 8038f36:	d1c2      	bne.n	8038ebe <_printf_float+0x2f2>
 8038f38:	e6a3      	b.n	8038c82 <_printf_float+0xb6>
 8038f3a:	2301      	movs	r3, #1
 8038f3c:	4631      	mov	r1, r6
 8038f3e:	4628      	mov	r0, r5
 8038f40:	9206      	str	r2, [sp, #24]
 8038f42:	47b8      	blx	r7
 8038f44:	3001      	adds	r0, #1
 8038f46:	f43f ae9c 	beq.w	8038c82 <_printf_float+0xb6>
 8038f4a:	f10b 0b01 	add.w	fp, fp, #1
 8038f4e:	9a06      	ldr	r2, [sp, #24]
 8038f50:	e7bb      	b.n	8038eca <_printf_float+0x2fe>
 8038f52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8038f56:	4631      	mov	r1, r6
 8038f58:	4628      	mov	r0, r5
 8038f5a:	47b8      	blx	r7
 8038f5c:	3001      	adds	r0, #1
 8038f5e:	d1c0      	bne.n	8038ee2 <_printf_float+0x316>
 8038f60:	e68f      	b.n	8038c82 <_printf_float+0xb6>
 8038f62:	9a06      	ldr	r2, [sp, #24]
 8038f64:	464b      	mov	r3, r9
 8038f66:	4631      	mov	r1, r6
 8038f68:	4628      	mov	r0, r5
 8038f6a:	4442      	add	r2, r8
 8038f6c:	47b8      	blx	r7
 8038f6e:	3001      	adds	r0, #1
 8038f70:	d1c3      	bne.n	8038efa <_printf_float+0x32e>
 8038f72:	e686      	b.n	8038c82 <_printf_float+0xb6>
 8038f74:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8038f78:	f1ba 0f01 	cmp.w	sl, #1
 8038f7c:	dc01      	bgt.n	8038f82 <_printf_float+0x3b6>
 8038f7e:	07db      	lsls	r3, r3, #31
 8038f80:	d536      	bpl.n	8038ff0 <_printf_float+0x424>
 8038f82:	2301      	movs	r3, #1
 8038f84:	4642      	mov	r2, r8
 8038f86:	4631      	mov	r1, r6
 8038f88:	4628      	mov	r0, r5
 8038f8a:	47b8      	blx	r7
 8038f8c:	3001      	adds	r0, #1
 8038f8e:	f43f ae78 	beq.w	8038c82 <_printf_float+0xb6>
 8038f92:	4631      	mov	r1, r6
 8038f94:	4628      	mov	r0, r5
 8038f96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8038f9a:	47b8      	blx	r7
 8038f9c:	3001      	adds	r0, #1
 8038f9e:	f43f ae70 	beq.w	8038c82 <_printf_float+0xb6>
 8038fa2:	2200      	movs	r2, #0
 8038fa4:	2300      	movs	r3, #0
 8038fa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8038faa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8038fae:	f7e8 f803 	bl	8020fb8 <__aeabi_dcmpeq>
 8038fb2:	b9c0      	cbnz	r0, 8038fe6 <_printf_float+0x41a>
 8038fb4:	4653      	mov	r3, sl
 8038fb6:	f108 0201 	add.w	r2, r8, #1
 8038fba:	4631      	mov	r1, r6
 8038fbc:	4628      	mov	r0, r5
 8038fbe:	47b8      	blx	r7
 8038fc0:	3001      	adds	r0, #1
 8038fc2:	d10c      	bne.n	8038fde <_printf_float+0x412>
 8038fc4:	e65d      	b.n	8038c82 <_printf_float+0xb6>
 8038fc6:	2301      	movs	r3, #1
 8038fc8:	465a      	mov	r2, fp
 8038fca:	4631      	mov	r1, r6
 8038fcc:	4628      	mov	r0, r5
 8038fce:	47b8      	blx	r7
 8038fd0:	3001      	adds	r0, #1
 8038fd2:	f43f ae56 	beq.w	8038c82 <_printf_float+0xb6>
 8038fd6:	f108 0801 	add.w	r8, r8, #1
 8038fda:	45d0      	cmp	r8, sl
 8038fdc:	dbf3      	blt.n	8038fc6 <_printf_float+0x3fa>
 8038fde:	464b      	mov	r3, r9
 8038fe0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8038fe4:	e6df      	b.n	8038da6 <_printf_float+0x1da>
 8038fe6:	f04f 0800 	mov.w	r8, #0
 8038fea:	f104 0b1a 	add.w	fp, r4, #26
 8038fee:	e7f4      	b.n	8038fda <_printf_float+0x40e>
 8038ff0:	2301      	movs	r3, #1
 8038ff2:	4642      	mov	r2, r8
 8038ff4:	e7e1      	b.n	8038fba <_printf_float+0x3ee>
 8038ff6:	2301      	movs	r3, #1
 8038ff8:	464a      	mov	r2, r9
 8038ffa:	4631      	mov	r1, r6
 8038ffc:	4628      	mov	r0, r5
 8038ffe:	47b8      	blx	r7
 8039000:	3001      	adds	r0, #1
 8039002:	f43f ae3e 	beq.w	8038c82 <_printf_float+0xb6>
 8039006:	f108 0801 	add.w	r8, r8, #1
 803900a:	68e3      	ldr	r3, [r4, #12]
 803900c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 803900e:	1a5b      	subs	r3, r3, r1
 8039010:	4543      	cmp	r3, r8
 8039012:	dcf0      	bgt.n	8038ff6 <_printf_float+0x42a>
 8039014:	e6fc      	b.n	8038e10 <_printf_float+0x244>
 8039016:	f04f 0800 	mov.w	r8, #0
 803901a:	f104 0919 	add.w	r9, r4, #25
 803901e:	e7f4      	b.n	803900a <_printf_float+0x43e>

08039020 <_printf_common>:
 8039020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8039024:	4616      	mov	r6, r2
 8039026:	4698      	mov	r8, r3
 8039028:	688a      	ldr	r2, [r1, #8]
 803902a:	4607      	mov	r7, r0
 803902c:	690b      	ldr	r3, [r1, #16]
 803902e:	460c      	mov	r4, r1
 8039030:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8039034:	4293      	cmp	r3, r2
 8039036:	bfb8      	it	lt
 8039038:	4613      	movlt	r3, r2
 803903a:	6033      	str	r3, [r6, #0]
 803903c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8039040:	b10a      	cbz	r2, 8039046 <_printf_common+0x26>
 8039042:	3301      	adds	r3, #1
 8039044:	6033      	str	r3, [r6, #0]
 8039046:	6823      	ldr	r3, [r4, #0]
 8039048:	0699      	lsls	r1, r3, #26
 803904a:	bf42      	ittt	mi
 803904c:	6833      	ldrmi	r3, [r6, #0]
 803904e:	3302      	addmi	r3, #2
 8039050:	6033      	strmi	r3, [r6, #0]
 8039052:	6825      	ldr	r5, [r4, #0]
 8039054:	f015 0506 	ands.w	r5, r5, #6
 8039058:	d106      	bne.n	8039068 <_printf_common+0x48>
 803905a:	f104 0a19 	add.w	sl, r4, #25
 803905e:	68e3      	ldr	r3, [r4, #12]
 8039060:	6832      	ldr	r2, [r6, #0]
 8039062:	1a9b      	subs	r3, r3, r2
 8039064:	42ab      	cmp	r3, r5
 8039066:	dc2b      	bgt.n	80390c0 <_printf_common+0xa0>
 8039068:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 803906c:	6822      	ldr	r2, [r4, #0]
 803906e:	3b00      	subs	r3, #0
 8039070:	bf18      	it	ne
 8039072:	2301      	movne	r3, #1
 8039074:	0692      	lsls	r2, r2, #26
 8039076:	d430      	bmi.n	80390da <_printf_common+0xba>
 8039078:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 803907c:	4641      	mov	r1, r8
 803907e:	4638      	mov	r0, r7
 8039080:	47c8      	blx	r9
 8039082:	3001      	adds	r0, #1
 8039084:	d023      	beq.n	80390ce <_printf_common+0xae>
 8039086:	6823      	ldr	r3, [r4, #0]
 8039088:	341a      	adds	r4, #26
 803908a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 803908e:	f003 0306 	and.w	r3, r3, #6
 8039092:	2b04      	cmp	r3, #4
 8039094:	bf0a      	itet	eq
 8039096:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 803909a:	2500      	movne	r5, #0
 803909c:	6833      	ldreq	r3, [r6, #0]
 803909e:	f04f 0600 	mov.w	r6, #0
 80390a2:	bf08      	it	eq
 80390a4:	1aed      	subeq	r5, r5, r3
 80390a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80390aa:	bf08      	it	eq
 80390ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80390b0:	4293      	cmp	r3, r2
 80390b2:	bfc4      	itt	gt
 80390b4:	1a9b      	subgt	r3, r3, r2
 80390b6:	18ed      	addgt	r5, r5, r3
 80390b8:	42b5      	cmp	r5, r6
 80390ba:	d11a      	bne.n	80390f2 <_printf_common+0xd2>
 80390bc:	2000      	movs	r0, #0
 80390be:	e008      	b.n	80390d2 <_printf_common+0xb2>
 80390c0:	2301      	movs	r3, #1
 80390c2:	4652      	mov	r2, sl
 80390c4:	4641      	mov	r1, r8
 80390c6:	4638      	mov	r0, r7
 80390c8:	47c8      	blx	r9
 80390ca:	3001      	adds	r0, #1
 80390cc:	d103      	bne.n	80390d6 <_printf_common+0xb6>
 80390ce:	f04f 30ff 	mov.w	r0, #4294967295
 80390d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80390d6:	3501      	adds	r5, #1
 80390d8:	e7c1      	b.n	803905e <_printf_common+0x3e>
 80390da:	18e1      	adds	r1, r4, r3
 80390dc:	1c5a      	adds	r2, r3, #1
 80390de:	2030      	movs	r0, #48	@ 0x30
 80390e0:	3302      	adds	r3, #2
 80390e2:	4422      	add	r2, r4
 80390e4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80390e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80390ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80390f0:	e7c2      	b.n	8039078 <_printf_common+0x58>
 80390f2:	2301      	movs	r3, #1
 80390f4:	4622      	mov	r2, r4
 80390f6:	4641      	mov	r1, r8
 80390f8:	4638      	mov	r0, r7
 80390fa:	47c8      	blx	r9
 80390fc:	3001      	adds	r0, #1
 80390fe:	d0e6      	beq.n	80390ce <_printf_common+0xae>
 8039100:	3601      	adds	r6, #1
 8039102:	e7d9      	b.n	80390b8 <_printf_common+0x98>

08039104 <_printf_i>:
 8039104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8039108:	7e0f      	ldrb	r7, [r1, #24]
 803910a:	4691      	mov	r9, r2
 803910c:	4680      	mov	r8, r0
 803910e:	460c      	mov	r4, r1
 8039110:	2f78      	cmp	r7, #120	@ 0x78
 8039112:	469a      	mov	sl, r3
 8039114:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8039116:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 803911a:	d807      	bhi.n	803912c <_printf_i+0x28>
 803911c:	2f62      	cmp	r7, #98	@ 0x62
 803911e:	d80a      	bhi.n	8039136 <_printf_i+0x32>
 8039120:	2f00      	cmp	r7, #0
 8039122:	f000 80d1 	beq.w	80392c8 <_printf_i+0x1c4>
 8039126:	2f58      	cmp	r7, #88	@ 0x58
 8039128:	f000 80b8 	beq.w	803929c <_printf_i+0x198>
 803912c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8039130:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8039134:	e03a      	b.n	80391ac <_printf_i+0xa8>
 8039136:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 803913a:	2b15      	cmp	r3, #21
 803913c:	d8f6      	bhi.n	803912c <_printf_i+0x28>
 803913e:	a101      	add	r1, pc, #4	@ (adr r1, 8039144 <_printf_i+0x40>)
 8039140:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8039144:	0803919d 	.word	0x0803919d
 8039148:	080391b1 	.word	0x080391b1
 803914c:	0803912d 	.word	0x0803912d
 8039150:	0803912d 	.word	0x0803912d
 8039154:	0803912d 	.word	0x0803912d
 8039158:	0803912d 	.word	0x0803912d
 803915c:	080391b1 	.word	0x080391b1
 8039160:	0803912d 	.word	0x0803912d
 8039164:	0803912d 	.word	0x0803912d
 8039168:	0803912d 	.word	0x0803912d
 803916c:	0803912d 	.word	0x0803912d
 8039170:	080392af 	.word	0x080392af
 8039174:	080391db 	.word	0x080391db
 8039178:	08039269 	.word	0x08039269
 803917c:	0803912d 	.word	0x0803912d
 8039180:	0803912d 	.word	0x0803912d
 8039184:	080392d1 	.word	0x080392d1
 8039188:	0803912d 	.word	0x0803912d
 803918c:	080391db 	.word	0x080391db
 8039190:	0803912d 	.word	0x0803912d
 8039194:	0803912d 	.word	0x0803912d
 8039198:	08039271 	.word	0x08039271
 803919c:	6833      	ldr	r3, [r6, #0]
 803919e:	1d1a      	adds	r2, r3, #4
 80391a0:	681b      	ldr	r3, [r3, #0]
 80391a2:	6032      	str	r2, [r6, #0]
 80391a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80391a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80391ac:	2301      	movs	r3, #1
 80391ae:	e09c      	b.n	80392ea <_printf_i+0x1e6>
 80391b0:	6833      	ldr	r3, [r6, #0]
 80391b2:	6820      	ldr	r0, [r4, #0]
 80391b4:	1d19      	adds	r1, r3, #4
 80391b6:	6031      	str	r1, [r6, #0]
 80391b8:	0606      	lsls	r6, r0, #24
 80391ba:	d501      	bpl.n	80391c0 <_printf_i+0xbc>
 80391bc:	681d      	ldr	r5, [r3, #0]
 80391be:	e003      	b.n	80391c8 <_printf_i+0xc4>
 80391c0:	0645      	lsls	r5, r0, #25
 80391c2:	d5fb      	bpl.n	80391bc <_printf_i+0xb8>
 80391c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80391c8:	2d00      	cmp	r5, #0
 80391ca:	da03      	bge.n	80391d4 <_printf_i+0xd0>
 80391cc:	232d      	movs	r3, #45	@ 0x2d
 80391ce:	426d      	negs	r5, r5
 80391d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80391d4:	4858      	ldr	r0, [pc, #352]	@ (8039338 <_printf_i+0x234>)
 80391d6:	230a      	movs	r3, #10
 80391d8:	e011      	b.n	80391fe <_printf_i+0xfa>
 80391da:	6821      	ldr	r1, [r4, #0]
 80391dc:	6833      	ldr	r3, [r6, #0]
 80391de:	0608      	lsls	r0, r1, #24
 80391e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80391e4:	d402      	bmi.n	80391ec <_printf_i+0xe8>
 80391e6:	0649      	lsls	r1, r1, #25
 80391e8:	bf48      	it	mi
 80391ea:	b2ad      	uxthmi	r5, r5
 80391ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80391ee:	6033      	str	r3, [r6, #0]
 80391f0:	4851      	ldr	r0, [pc, #324]	@ (8039338 <_printf_i+0x234>)
 80391f2:	bf14      	ite	ne
 80391f4:	230a      	movne	r3, #10
 80391f6:	2308      	moveq	r3, #8
 80391f8:	2100      	movs	r1, #0
 80391fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80391fe:	6866      	ldr	r6, [r4, #4]
 8039200:	2e00      	cmp	r6, #0
 8039202:	60a6      	str	r6, [r4, #8]
 8039204:	db05      	blt.n	8039212 <_printf_i+0x10e>
 8039206:	6821      	ldr	r1, [r4, #0]
 8039208:	432e      	orrs	r6, r5
 803920a:	f021 0104 	bic.w	r1, r1, #4
 803920e:	6021      	str	r1, [r4, #0]
 8039210:	d04b      	beq.n	80392aa <_printf_i+0x1a6>
 8039212:	4616      	mov	r6, r2
 8039214:	fbb5 f1f3 	udiv	r1, r5, r3
 8039218:	fb03 5711 	mls	r7, r3, r1, r5
 803921c:	5dc7      	ldrb	r7, [r0, r7]
 803921e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8039222:	462f      	mov	r7, r5
 8039224:	460d      	mov	r5, r1
 8039226:	42bb      	cmp	r3, r7
 8039228:	d9f4      	bls.n	8039214 <_printf_i+0x110>
 803922a:	2b08      	cmp	r3, #8
 803922c:	d10b      	bne.n	8039246 <_printf_i+0x142>
 803922e:	6823      	ldr	r3, [r4, #0]
 8039230:	07df      	lsls	r7, r3, #31
 8039232:	d508      	bpl.n	8039246 <_printf_i+0x142>
 8039234:	6923      	ldr	r3, [r4, #16]
 8039236:	6861      	ldr	r1, [r4, #4]
 8039238:	4299      	cmp	r1, r3
 803923a:	bfde      	ittt	le
 803923c:	2330      	movle	r3, #48	@ 0x30
 803923e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8039242:	f106 36ff 	addle.w	r6, r6, #4294967295
 8039246:	1b92      	subs	r2, r2, r6
 8039248:	6122      	str	r2, [r4, #16]
 803924a:	464b      	mov	r3, r9
 803924c:	aa03      	add	r2, sp, #12
 803924e:	4621      	mov	r1, r4
 8039250:	4640      	mov	r0, r8
 8039252:	f8cd a000 	str.w	sl, [sp]
 8039256:	f7ff fee3 	bl	8039020 <_printf_common>
 803925a:	3001      	adds	r0, #1
 803925c:	d14a      	bne.n	80392f4 <_printf_i+0x1f0>
 803925e:	f04f 30ff 	mov.w	r0, #4294967295
 8039262:	b004      	add	sp, #16
 8039264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8039268:	6823      	ldr	r3, [r4, #0]
 803926a:	f043 0320 	orr.w	r3, r3, #32
 803926e:	6023      	str	r3, [r4, #0]
 8039270:	2778      	movs	r7, #120	@ 0x78
 8039272:	4832      	ldr	r0, [pc, #200]	@ (803933c <_printf_i+0x238>)
 8039274:	6823      	ldr	r3, [r4, #0]
 8039276:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 803927a:	061f      	lsls	r7, r3, #24
 803927c:	6831      	ldr	r1, [r6, #0]
 803927e:	f851 5b04 	ldr.w	r5, [r1], #4
 8039282:	d402      	bmi.n	803928a <_printf_i+0x186>
 8039284:	065f      	lsls	r7, r3, #25
 8039286:	bf48      	it	mi
 8039288:	b2ad      	uxthmi	r5, r5
 803928a:	6031      	str	r1, [r6, #0]
 803928c:	07d9      	lsls	r1, r3, #31
 803928e:	bf44      	itt	mi
 8039290:	f043 0320 	orrmi.w	r3, r3, #32
 8039294:	6023      	strmi	r3, [r4, #0]
 8039296:	b11d      	cbz	r5, 80392a0 <_printf_i+0x19c>
 8039298:	2310      	movs	r3, #16
 803929a:	e7ad      	b.n	80391f8 <_printf_i+0xf4>
 803929c:	4826      	ldr	r0, [pc, #152]	@ (8039338 <_printf_i+0x234>)
 803929e:	e7e9      	b.n	8039274 <_printf_i+0x170>
 80392a0:	6823      	ldr	r3, [r4, #0]
 80392a2:	f023 0320 	bic.w	r3, r3, #32
 80392a6:	6023      	str	r3, [r4, #0]
 80392a8:	e7f6      	b.n	8039298 <_printf_i+0x194>
 80392aa:	4616      	mov	r6, r2
 80392ac:	e7bd      	b.n	803922a <_printf_i+0x126>
 80392ae:	6833      	ldr	r3, [r6, #0]
 80392b0:	6825      	ldr	r5, [r4, #0]
 80392b2:	1d18      	adds	r0, r3, #4
 80392b4:	6961      	ldr	r1, [r4, #20]
 80392b6:	6030      	str	r0, [r6, #0]
 80392b8:	062e      	lsls	r6, r5, #24
 80392ba:	681b      	ldr	r3, [r3, #0]
 80392bc:	d501      	bpl.n	80392c2 <_printf_i+0x1be>
 80392be:	6019      	str	r1, [r3, #0]
 80392c0:	e002      	b.n	80392c8 <_printf_i+0x1c4>
 80392c2:	0668      	lsls	r0, r5, #25
 80392c4:	d5fb      	bpl.n	80392be <_printf_i+0x1ba>
 80392c6:	8019      	strh	r1, [r3, #0]
 80392c8:	2300      	movs	r3, #0
 80392ca:	4616      	mov	r6, r2
 80392cc:	6123      	str	r3, [r4, #16]
 80392ce:	e7bc      	b.n	803924a <_printf_i+0x146>
 80392d0:	6833      	ldr	r3, [r6, #0]
 80392d2:	2100      	movs	r1, #0
 80392d4:	1d1a      	adds	r2, r3, #4
 80392d6:	6032      	str	r2, [r6, #0]
 80392d8:	681e      	ldr	r6, [r3, #0]
 80392da:	6862      	ldr	r2, [r4, #4]
 80392dc:	4630      	mov	r0, r6
 80392de:	f001 f97c 	bl	803a5da <memchr>
 80392e2:	b108      	cbz	r0, 80392e8 <_printf_i+0x1e4>
 80392e4:	1b80      	subs	r0, r0, r6
 80392e6:	6060      	str	r0, [r4, #4]
 80392e8:	6863      	ldr	r3, [r4, #4]
 80392ea:	6123      	str	r3, [r4, #16]
 80392ec:	2300      	movs	r3, #0
 80392ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80392f2:	e7aa      	b.n	803924a <_printf_i+0x146>
 80392f4:	6923      	ldr	r3, [r4, #16]
 80392f6:	4632      	mov	r2, r6
 80392f8:	4649      	mov	r1, r9
 80392fa:	4640      	mov	r0, r8
 80392fc:	47d0      	blx	sl
 80392fe:	3001      	adds	r0, #1
 8039300:	d0ad      	beq.n	803925e <_printf_i+0x15a>
 8039302:	6823      	ldr	r3, [r4, #0]
 8039304:	079b      	lsls	r3, r3, #30
 8039306:	d413      	bmi.n	8039330 <_printf_i+0x22c>
 8039308:	68e0      	ldr	r0, [r4, #12]
 803930a:	9b03      	ldr	r3, [sp, #12]
 803930c:	4298      	cmp	r0, r3
 803930e:	bfb8      	it	lt
 8039310:	4618      	movlt	r0, r3
 8039312:	e7a6      	b.n	8039262 <_printf_i+0x15e>
 8039314:	2301      	movs	r3, #1
 8039316:	4632      	mov	r2, r6
 8039318:	4649      	mov	r1, r9
 803931a:	4640      	mov	r0, r8
 803931c:	47d0      	blx	sl
 803931e:	3001      	adds	r0, #1
 8039320:	d09d      	beq.n	803925e <_printf_i+0x15a>
 8039322:	3501      	adds	r5, #1
 8039324:	68e3      	ldr	r3, [r4, #12]
 8039326:	9903      	ldr	r1, [sp, #12]
 8039328:	1a5b      	subs	r3, r3, r1
 803932a:	42ab      	cmp	r3, r5
 803932c:	dcf2      	bgt.n	8039314 <_printf_i+0x210>
 803932e:	e7eb      	b.n	8039308 <_printf_i+0x204>
 8039330:	2500      	movs	r5, #0
 8039332:	f104 0619 	add.w	r6, r4, #25
 8039336:	e7f5      	b.n	8039324 <_printf_i+0x220>
 8039338:	0803d7c7 	.word	0x0803d7c7
 803933c:	0803d7d8 	.word	0x0803d7d8

08039340 <std>:
 8039340:	2300      	movs	r3, #0
 8039342:	b510      	push	{r4, lr}
 8039344:	4604      	mov	r4, r0
 8039346:	6083      	str	r3, [r0, #8]
 8039348:	8181      	strh	r1, [r0, #12]
 803934a:	4619      	mov	r1, r3
 803934c:	6643      	str	r3, [r0, #100]	@ 0x64
 803934e:	81c2      	strh	r2, [r0, #14]
 8039350:	2208      	movs	r2, #8
 8039352:	6183      	str	r3, [r0, #24]
 8039354:	e9c0 3300 	strd	r3, r3, [r0]
 8039358:	e9c0 3304 	strd	r3, r3, [r0, #16]
 803935c:	305c      	adds	r0, #92	@ 0x5c
 803935e:	f000 fa2f 	bl	80397c0 <memset>
 8039362:	4b0d      	ldr	r3, [pc, #52]	@ (8039398 <std+0x58>)
 8039364:	6224      	str	r4, [r4, #32]
 8039366:	6263      	str	r3, [r4, #36]	@ 0x24
 8039368:	4b0c      	ldr	r3, [pc, #48]	@ (803939c <std+0x5c>)
 803936a:	62a3      	str	r3, [r4, #40]	@ 0x28
 803936c:	4b0c      	ldr	r3, [pc, #48]	@ (80393a0 <std+0x60>)
 803936e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8039370:	4b0c      	ldr	r3, [pc, #48]	@ (80393a4 <std+0x64>)
 8039372:	6323      	str	r3, [r4, #48]	@ 0x30
 8039374:	4b0c      	ldr	r3, [pc, #48]	@ (80393a8 <std+0x68>)
 8039376:	429c      	cmp	r4, r3
 8039378:	d006      	beq.n	8039388 <std+0x48>
 803937a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 803937e:	4294      	cmp	r4, r2
 8039380:	d002      	beq.n	8039388 <std+0x48>
 8039382:	33d0      	adds	r3, #208	@ 0xd0
 8039384:	429c      	cmp	r4, r3
 8039386:	d105      	bne.n	8039394 <std+0x54>
 8039388:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 803938c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8039390:	f001 b916 	b.w	803a5c0 <__retarget_lock_init_recursive>
 8039394:	bd10      	pop	{r4, pc}
 8039396:	bf00      	nop
 8039398:	0803960d 	.word	0x0803960d
 803939c:	08039633 	.word	0x08039633
 80393a0:	0803966b 	.word	0x0803966b
 80393a4:	0803968f 	.word	0x0803968f
 80393a8:	200048c0 	.word	0x200048c0

080393ac <stdio_exit_handler>:
 80393ac:	4a02      	ldr	r2, [pc, #8]	@ (80393b8 <stdio_exit_handler+0xc>)
 80393ae:	4903      	ldr	r1, [pc, #12]	@ (80393bc <stdio_exit_handler+0x10>)
 80393b0:	4803      	ldr	r0, [pc, #12]	@ (80393c0 <stdio_exit_handler+0x14>)
 80393b2:	f000 b87b 	b.w	80394ac <_fwalk_sglue>
 80393b6:	bf00      	nop
 80393b8:	2000056c 	.word	0x2000056c
 80393bc:	0803c3b9 	.word	0x0803c3b9
 80393c0:	20000584 	.word	0x20000584

080393c4 <cleanup_stdio>:
 80393c4:	6841      	ldr	r1, [r0, #4]
 80393c6:	4b0c      	ldr	r3, [pc, #48]	@ (80393f8 <cleanup_stdio+0x34>)
 80393c8:	4299      	cmp	r1, r3
 80393ca:	b510      	push	{r4, lr}
 80393cc:	4604      	mov	r4, r0
 80393ce:	d001      	beq.n	80393d4 <cleanup_stdio+0x10>
 80393d0:	f002 fff2 	bl	803c3b8 <_fflush_r>
 80393d4:	68a1      	ldr	r1, [r4, #8]
 80393d6:	4b09      	ldr	r3, [pc, #36]	@ (80393fc <cleanup_stdio+0x38>)
 80393d8:	4299      	cmp	r1, r3
 80393da:	d002      	beq.n	80393e2 <cleanup_stdio+0x1e>
 80393dc:	4620      	mov	r0, r4
 80393de:	f002 ffeb 	bl	803c3b8 <_fflush_r>
 80393e2:	68e1      	ldr	r1, [r4, #12]
 80393e4:	4b06      	ldr	r3, [pc, #24]	@ (8039400 <cleanup_stdio+0x3c>)
 80393e6:	4299      	cmp	r1, r3
 80393e8:	d004      	beq.n	80393f4 <cleanup_stdio+0x30>
 80393ea:	4620      	mov	r0, r4
 80393ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80393f0:	f002 bfe2 	b.w	803c3b8 <_fflush_r>
 80393f4:	bd10      	pop	{r4, pc}
 80393f6:	bf00      	nop
 80393f8:	200048c0 	.word	0x200048c0
 80393fc:	20004928 	.word	0x20004928
 8039400:	20004990 	.word	0x20004990

08039404 <global_stdio_init.part.0>:
 8039404:	b510      	push	{r4, lr}
 8039406:	4b0b      	ldr	r3, [pc, #44]	@ (8039434 <global_stdio_init.part.0+0x30>)
 8039408:	2104      	movs	r1, #4
 803940a:	4c0b      	ldr	r4, [pc, #44]	@ (8039438 <global_stdio_init.part.0+0x34>)
 803940c:	4a0b      	ldr	r2, [pc, #44]	@ (803943c <global_stdio_init.part.0+0x38>)
 803940e:	4620      	mov	r0, r4
 8039410:	601a      	str	r2, [r3, #0]
 8039412:	2200      	movs	r2, #0
 8039414:	f7ff ff94 	bl	8039340 <std>
 8039418:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 803941c:	2201      	movs	r2, #1
 803941e:	2109      	movs	r1, #9
 8039420:	f7ff ff8e 	bl	8039340 <std>
 8039424:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8039428:	2202      	movs	r2, #2
 803942a:	2112      	movs	r1, #18
 803942c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8039430:	f7ff bf86 	b.w	8039340 <std>
 8039434:	200049f8 	.word	0x200049f8
 8039438:	200048c0 	.word	0x200048c0
 803943c:	080393ad 	.word	0x080393ad

08039440 <__sfp_lock_acquire>:
 8039440:	4801      	ldr	r0, [pc, #4]	@ (8039448 <__sfp_lock_acquire+0x8>)
 8039442:	f001 b8bf 	b.w	803a5c4 <__retarget_lock_acquire_recursive>
 8039446:	bf00      	nop
 8039448:	20004a27 	.word	0x20004a27

0803944c <__sfp_lock_release>:
 803944c:	4801      	ldr	r0, [pc, #4]	@ (8039454 <__sfp_lock_release+0x8>)
 803944e:	f001 b8bb 	b.w	803a5c8 <__retarget_lock_release_recursive>
 8039452:	bf00      	nop
 8039454:	20004a27 	.word	0x20004a27

08039458 <__sinit>:
 8039458:	b510      	push	{r4, lr}
 803945a:	4604      	mov	r4, r0
 803945c:	f7ff fff0 	bl	8039440 <__sfp_lock_acquire>
 8039460:	6a23      	ldr	r3, [r4, #32]
 8039462:	b11b      	cbz	r3, 803946c <__sinit+0x14>
 8039464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8039468:	f7ff bff0 	b.w	803944c <__sfp_lock_release>
 803946c:	4b04      	ldr	r3, [pc, #16]	@ (8039480 <__sinit+0x28>)
 803946e:	6223      	str	r3, [r4, #32]
 8039470:	4b04      	ldr	r3, [pc, #16]	@ (8039484 <__sinit+0x2c>)
 8039472:	681b      	ldr	r3, [r3, #0]
 8039474:	2b00      	cmp	r3, #0
 8039476:	d1f5      	bne.n	8039464 <__sinit+0xc>
 8039478:	f7ff ffc4 	bl	8039404 <global_stdio_init.part.0>
 803947c:	e7f2      	b.n	8039464 <__sinit+0xc>
 803947e:	bf00      	nop
 8039480:	080393c5 	.word	0x080393c5
 8039484:	200049f8 	.word	0x200049f8

08039488 <fiprintf>:
 8039488:	b40e      	push	{r1, r2, r3}
 803948a:	b503      	push	{r0, r1, lr}
 803948c:	ab03      	add	r3, sp, #12
 803948e:	4601      	mov	r1, r0
 8039490:	4805      	ldr	r0, [pc, #20]	@ (80394a8 <fiprintf+0x20>)
 8039492:	f853 2b04 	ldr.w	r2, [r3], #4
 8039496:	6800      	ldr	r0, [r0, #0]
 8039498:	9301      	str	r3, [sp, #4]
 803949a:	f002 fdf1 	bl	803c080 <_vfiprintf_r>
 803949e:	b002      	add	sp, #8
 80394a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80394a4:	b003      	add	sp, #12
 80394a6:	4770      	bx	lr
 80394a8:	20000580 	.word	0x20000580

080394ac <_fwalk_sglue>:
 80394ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80394b0:	4607      	mov	r7, r0
 80394b2:	4688      	mov	r8, r1
 80394b4:	4614      	mov	r4, r2
 80394b6:	2600      	movs	r6, #0
 80394b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80394bc:	f1b9 0901 	subs.w	r9, r9, #1
 80394c0:	d505      	bpl.n	80394ce <_fwalk_sglue+0x22>
 80394c2:	6824      	ldr	r4, [r4, #0]
 80394c4:	2c00      	cmp	r4, #0
 80394c6:	d1f7      	bne.n	80394b8 <_fwalk_sglue+0xc>
 80394c8:	4630      	mov	r0, r6
 80394ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80394ce:	89ab      	ldrh	r3, [r5, #12]
 80394d0:	2b01      	cmp	r3, #1
 80394d2:	d907      	bls.n	80394e4 <_fwalk_sglue+0x38>
 80394d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80394d8:	3301      	adds	r3, #1
 80394da:	d003      	beq.n	80394e4 <_fwalk_sglue+0x38>
 80394dc:	4629      	mov	r1, r5
 80394de:	4638      	mov	r0, r7
 80394e0:	47c0      	blx	r8
 80394e2:	4306      	orrs	r6, r0
 80394e4:	3568      	adds	r5, #104	@ 0x68
 80394e6:	e7e9      	b.n	80394bc <_fwalk_sglue+0x10>

080394e8 <iprintf>:
 80394e8:	b40f      	push	{r0, r1, r2, r3}
 80394ea:	b507      	push	{r0, r1, r2, lr}
 80394ec:	4906      	ldr	r1, [pc, #24]	@ (8039508 <iprintf+0x20>)
 80394ee:	ab04      	add	r3, sp, #16
 80394f0:	6808      	ldr	r0, [r1, #0]
 80394f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80394f6:	6881      	ldr	r1, [r0, #8]
 80394f8:	9301      	str	r3, [sp, #4]
 80394fa:	f002 fdc1 	bl	803c080 <_vfiprintf_r>
 80394fe:	b003      	add	sp, #12
 8039500:	f85d eb04 	ldr.w	lr, [sp], #4
 8039504:	b004      	add	sp, #16
 8039506:	4770      	bx	lr
 8039508:	20000580 	.word	0x20000580

0803950c <_puts_r>:
 803950c:	6a03      	ldr	r3, [r0, #32]
 803950e:	b570      	push	{r4, r5, r6, lr}
 8039510:	4605      	mov	r5, r0
 8039512:	460e      	mov	r6, r1
 8039514:	6884      	ldr	r4, [r0, #8]
 8039516:	b90b      	cbnz	r3, 803951c <_puts_r+0x10>
 8039518:	f7ff ff9e 	bl	8039458 <__sinit>
 803951c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 803951e:	07db      	lsls	r3, r3, #31
 8039520:	d405      	bmi.n	803952e <_puts_r+0x22>
 8039522:	89a3      	ldrh	r3, [r4, #12]
 8039524:	0598      	lsls	r0, r3, #22
 8039526:	d402      	bmi.n	803952e <_puts_r+0x22>
 8039528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 803952a:	f001 f84b 	bl	803a5c4 <__retarget_lock_acquire_recursive>
 803952e:	89a3      	ldrh	r3, [r4, #12]
 8039530:	0719      	lsls	r1, r3, #28
 8039532:	d502      	bpl.n	803953a <_puts_r+0x2e>
 8039534:	6923      	ldr	r3, [r4, #16]
 8039536:	2b00      	cmp	r3, #0
 8039538:	d135      	bne.n	80395a6 <_puts_r+0x9a>
 803953a:	4621      	mov	r1, r4
 803953c:	4628      	mov	r0, r5
 803953e:	f000 f8e9 	bl	8039714 <__swsetup_r>
 8039542:	b380      	cbz	r0, 80395a6 <_puts_r+0x9a>
 8039544:	f04f 35ff 	mov.w	r5, #4294967295
 8039548:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 803954a:	07da      	lsls	r2, r3, #31
 803954c:	d405      	bmi.n	803955a <_puts_r+0x4e>
 803954e:	89a3      	ldrh	r3, [r4, #12]
 8039550:	059b      	lsls	r3, r3, #22
 8039552:	d402      	bmi.n	803955a <_puts_r+0x4e>
 8039554:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8039556:	f001 f837 	bl	803a5c8 <__retarget_lock_release_recursive>
 803955a:	4628      	mov	r0, r5
 803955c:	bd70      	pop	{r4, r5, r6, pc}
 803955e:	2b00      	cmp	r3, #0
 8039560:	da04      	bge.n	803956c <_puts_r+0x60>
 8039562:	69a2      	ldr	r2, [r4, #24]
 8039564:	429a      	cmp	r2, r3
 8039566:	dc17      	bgt.n	8039598 <_puts_r+0x8c>
 8039568:	290a      	cmp	r1, #10
 803956a:	d015      	beq.n	8039598 <_puts_r+0x8c>
 803956c:	6823      	ldr	r3, [r4, #0]
 803956e:	1c5a      	adds	r2, r3, #1
 8039570:	6022      	str	r2, [r4, #0]
 8039572:	7019      	strb	r1, [r3, #0]
 8039574:	68a3      	ldr	r3, [r4, #8]
 8039576:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 803957a:	3b01      	subs	r3, #1
 803957c:	60a3      	str	r3, [r4, #8]
 803957e:	2900      	cmp	r1, #0
 8039580:	d1ed      	bne.n	803955e <_puts_r+0x52>
 8039582:	2b00      	cmp	r3, #0
 8039584:	da11      	bge.n	80395aa <_puts_r+0x9e>
 8039586:	4622      	mov	r2, r4
 8039588:	210a      	movs	r1, #10
 803958a:	4628      	mov	r0, r5
 803958c:	f000 f883 	bl	8039696 <__swbuf_r>
 8039590:	3001      	adds	r0, #1
 8039592:	d0d7      	beq.n	8039544 <_puts_r+0x38>
 8039594:	250a      	movs	r5, #10
 8039596:	e7d7      	b.n	8039548 <_puts_r+0x3c>
 8039598:	4622      	mov	r2, r4
 803959a:	4628      	mov	r0, r5
 803959c:	f000 f87b 	bl	8039696 <__swbuf_r>
 80395a0:	3001      	adds	r0, #1
 80395a2:	d1e7      	bne.n	8039574 <_puts_r+0x68>
 80395a4:	e7ce      	b.n	8039544 <_puts_r+0x38>
 80395a6:	3e01      	subs	r6, #1
 80395a8:	e7e4      	b.n	8039574 <_puts_r+0x68>
 80395aa:	6823      	ldr	r3, [r4, #0]
 80395ac:	1c5a      	adds	r2, r3, #1
 80395ae:	6022      	str	r2, [r4, #0]
 80395b0:	220a      	movs	r2, #10
 80395b2:	701a      	strb	r2, [r3, #0]
 80395b4:	e7ee      	b.n	8039594 <_puts_r+0x88>
	...

080395b8 <puts>:
 80395b8:	4b02      	ldr	r3, [pc, #8]	@ (80395c4 <puts+0xc>)
 80395ba:	4601      	mov	r1, r0
 80395bc:	6818      	ldr	r0, [r3, #0]
 80395be:	f7ff bfa5 	b.w	803950c <_puts_r>
 80395c2:	bf00      	nop
 80395c4:	20000580 	.word	0x20000580

080395c8 <siprintf>:
 80395c8:	b40e      	push	{r1, r2, r3}
 80395ca:	b510      	push	{r4, lr}
 80395cc:	b09d      	sub	sp, #116	@ 0x74
 80395ce:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80395d2:	2400      	movs	r4, #0
 80395d4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80395d6:	9002      	str	r0, [sp, #8]
 80395d8:	9006      	str	r0, [sp, #24]
 80395da:	9107      	str	r1, [sp, #28]
 80395dc:	9104      	str	r1, [sp, #16]
 80395de:	4809      	ldr	r0, [pc, #36]	@ (8039604 <siprintf+0x3c>)
 80395e0:	4909      	ldr	r1, [pc, #36]	@ (8039608 <siprintf+0x40>)
 80395e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80395e6:	9105      	str	r1, [sp, #20]
 80395e8:	a902      	add	r1, sp, #8
 80395ea:	6800      	ldr	r0, [r0, #0]
 80395ec:	9301      	str	r3, [sp, #4]
 80395ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80395f0:	f002 fc20 	bl	803be34 <_svfiprintf_r>
 80395f4:	9b02      	ldr	r3, [sp, #8]
 80395f6:	701c      	strb	r4, [r3, #0]
 80395f8:	b01d      	add	sp, #116	@ 0x74
 80395fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80395fe:	b003      	add	sp, #12
 8039600:	4770      	bx	lr
 8039602:	bf00      	nop
 8039604:	20000580 	.word	0x20000580
 8039608:	ffff0208 	.word	0xffff0208

0803960c <__sread>:
 803960c:	b510      	push	{r4, lr}
 803960e:	460c      	mov	r4, r1
 8039610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8039614:	f000 ff86 	bl	803a524 <_read_r>
 8039618:	2800      	cmp	r0, #0
 803961a:	bfab      	itete	ge
 803961c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 803961e:	89a3      	ldrhlt	r3, [r4, #12]
 8039620:	181b      	addge	r3, r3, r0
 8039622:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8039626:	bfac      	ite	ge
 8039628:	6563      	strge	r3, [r4, #84]	@ 0x54
 803962a:	81a3      	strhlt	r3, [r4, #12]
 803962c:	bd10      	pop	{r4, pc}

0803962e <__seofread>:
 803962e:	2000      	movs	r0, #0
 8039630:	4770      	bx	lr

08039632 <__swrite>:
 8039632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8039636:	461f      	mov	r7, r3
 8039638:	898b      	ldrh	r3, [r1, #12]
 803963a:	4605      	mov	r5, r0
 803963c:	460c      	mov	r4, r1
 803963e:	05db      	lsls	r3, r3, #23
 8039640:	4616      	mov	r6, r2
 8039642:	d505      	bpl.n	8039650 <__swrite+0x1e>
 8039644:	2302      	movs	r3, #2
 8039646:	2200      	movs	r2, #0
 8039648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 803964c:	f000 ff58 	bl	803a500 <_lseek_r>
 8039650:	89a3      	ldrh	r3, [r4, #12]
 8039652:	4632      	mov	r2, r6
 8039654:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8039658:	4628      	mov	r0, r5
 803965a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 803965e:	81a3      	strh	r3, [r4, #12]
 8039660:	463b      	mov	r3, r7
 8039662:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8039666:	f000 bf6f 	b.w	803a548 <_write_r>

0803966a <__sseek>:
 803966a:	b510      	push	{r4, lr}
 803966c:	460c      	mov	r4, r1
 803966e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8039672:	f000 ff45 	bl	803a500 <_lseek_r>
 8039676:	1c43      	adds	r3, r0, #1
 8039678:	89a3      	ldrh	r3, [r4, #12]
 803967a:	bf15      	itete	ne
 803967c:	6560      	strne	r0, [r4, #84]	@ 0x54
 803967e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8039682:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8039686:	81a3      	strheq	r3, [r4, #12]
 8039688:	bf18      	it	ne
 803968a:	81a3      	strhne	r3, [r4, #12]
 803968c:	bd10      	pop	{r4, pc}

0803968e <__sclose>:
 803968e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8039692:	f000 bf25 	b.w	803a4e0 <_close_r>

08039696 <__swbuf_r>:
 8039696:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8039698:	460e      	mov	r6, r1
 803969a:	4614      	mov	r4, r2
 803969c:	4605      	mov	r5, r0
 803969e:	b118      	cbz	r0, 80396a8 <__swbuf_r+0x12>
 80396a0:	6a03      	ldr	r3, [r0, #32]
 80396a2:	b90b      	cbnz	r3, 80396a8 <__swbuf_r+0x12>
 80396a4:	f7ff fed8 	bl	8039458 <__sinit>
 80396a8:	69a3      	ldr	r3, [r4, #24]
 80396aa:	60a3      	str	r3, [r4, #8]
 80396ac:	89a3      	ldrh	r3, [r4, #12]
 80396ae:	071a      	lsls	r2, r3, #28
 80396b0:	d501      	bpl.n	80396b6 <__swbuf_r+0x20>
 80396b2:	6923      	ldr	r3, [r4, #16]
 80396b4:	b943      	cbnz	r3, 80396c8 <__swbuf_r+0x32>
 80396b6:	4621      	mov	r1, r4
 80396b8:	4628      	mov	r0, r5
 80396ba:	f000 f82b 	bl	8039714 <__swsetup_r>
 80396be:	b118      	cbz	r0, 80396c8 <__swbuf_r+0x32>
 80396c0:	f04f 37ff 	mov.w	r7, #4294967295
 80396c4:	4638      	mov	r0, r7
 80396c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80396c8:	6823      	ldr	r3, [r4, #0]
 80396ca:	b2f6      	uxtb	r6, r6
 80396cc:	6922      	ldr	r2, [r4, #16]
 80396ce:	4637      	mov	r7, r6
 80396d0:	1a98      	subs	r0, r3, r2
 80396d2:	6963      	ldr	r3, [r4, #20]
 80396d4:	4283      	cmp	r3, r0
 80396d6:	dc05      	bgt.n	80396e4 <__swbuf_r+0x4e>
 80396d8:	4621      	mov	r1, r4
 80396da:	4628      	mov	r0, r5
 80396dc:	f002 fe6c 	bl	803c3b8 <_fflush_r>
 80396e0:	2800      	cmp	r0, #0
 80396e2:	d1ed      	bne.n	80396c0 <__swbuf_r+0x2a>
 80396e4:	68a3      	ldr	r3, [r4, #8]
 80396e6:	3b01      	subs	r3, #1
 80396e8:	60a3      	str	r3, [r4, #8]
 80396ea:	6823      	ldr	r3, [r4, #0]
 80396ec:	1c5a      	adds	r2, r3, #1
 80396ee:	6022      	str	r2, [r4, #0]
 80396f0:	701e      	strb	r6, [r3, #0]
 80396f2:	1c43      	adds	r3, r0, #1
 80396f4:	6962      	ldr	r2, [r4, #20]
 80396f6:	429a      	cmp	r2, r3
 80396f8:	d004      	beq.n	8039704 <__swbuf_r+0x6e>
 80396fa:	89a3      	ldrh	r3, [r4, #12]
 80396fc:	07db      	lsls	r3, r3, #31
 80396fe:	d5e1      	bpl.n	80396c4 <__swbuf_r+0x2e>
 8039700:	2e0a      	cmp	r6, #10
 8039702:	d1df      	bne.n	80396c4 <__swbuf_r+0x2e>
 8039704:	4621      	mov	r1, r4
 8039706:	4628      	mov	r0, r5
 8039708:	f002 fe56 	bl	803c3b8 <_fflush_r>
 803970c:	2800      	cmp	r0, #0
 803970e:	d0d9      	beq.n	80396c4 <__swbuf_r+0x2e>
 8039710:	e7d6      	b.n	80396c0 <__swbuf_r+0x2a>
	...

08039714 <__swsetup_r>:
 8039714:	b538      	push	{r3, r4, r5, lr}
 8039716:	4b29      	ldr	r3, [pc, #164]	@ (80397bc <__swsetup_r+0xa8>)
 8039718:	4605      	mov	r5, r0
 803971a:	460c      	mov	r4, r1
 803971c:	6818      	ldr	r0, [r3, #0]
 803971e:	b118      	cbz	r0, 8039728 <__swsetup_r+0x14>
 8039720:	6a03      	ldr	r3, [r0, #32]
 8039722:	b90b      	cbnz	r3, 8039728 <__swsetup_r+0x14>
 8039724:	f7ff fe98 	bl	8039458 <__sinit>
 8039728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 803972c:	0719      	lsls	r1, r3, #28
 803972e:	d422      	bmi.n	8039776 <__swsetup_r+0x62>
 8039730:	06da      	lsls	r2, r3, #27
 8039732:	d407      	bmi.n	8039744 <__swsetup_r+0x30>
 8039734:	2209      	movs	r2, #9
 8039736:	602a      	str	r2, [r5, #0]
 8039738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 803973c:	f04f 30ff 	mov.w	r0, #4294967295
 8039740:	81a3      	strh	r3, [r4, #12]
 8039742:	e033      	b.n	80397ac <__swsetup_r+0x98>
 8039744:	0758      	lsls	r0, r3, #29
 8039746:	d512      	bpl.n	803976e <__swsetup_r+0x5a>
 8039748:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 803974a:	b141      	cbz	r1, 803975e <__swsetup_r+0x4a>
 803974c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8039750:	4299      	cmp	r1, r3
 8039752:	d002      	beq.n	803975a <__swsetup_r+0x46>
 8039754:	4628      	mov	r0, r5
 8039756:	f001 fdc9 	bl	803b2ec <_free_r>
 803975a:	2300      	movs	r3, #0
 803975c:	6363      	str	r3, [r4, #52]	@ 0x34
 803975e:	89a3      	ldrh	r3, [r4, #12]
 8039760:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8039764:	81a3      	strh	r3, [r4, #12]
 8039766:	2300      	movs	r3, #0
 8039768:	6063      	str	r3, [r4, #4]
 803976a:	6923      	ldr	r3, [r4, #16]
 803976c:	6023      	str	r3, [r4, #0]
 803976e:	89a3      	ldrh	r3, [r4, #12]
 8039770:	f043 0308 	orr.w	r3, r3, #8
 8039774:	81a3      	strh	r3, [r4, #12]
 8039776:	6923      	ldr	r3, [r4, #16]
 8039778:	b94b      	cbnz	r3, 803978e <__swsetup_r+0x7a>
 803977a:	89a3      	ldrh	r3, [r4, #12]
 803977c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8039780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8039784:	d003      	beq.n	803978e <__swsetup_r+0x7a>
 8039786:	4621      	mov	r1, r4
 8039788:	4628      	mov	r0, r5
 803978a:	f002 fe62 	bl	803c452 <__smakebuf_r>
 803978e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8039792:	f013 0201 	ands.w	r2, r3, #1
 8039796:	d00a      	beq.n	80397ae <__swsetup_r+0x9a>
 8039798:	2200      	movs	r2, #0
 803979a:	60a2      	str	r2, [r4, #8]
 803979c:	6962      	ldr	r2, [r4, #20]
 803979e:	4252      	negs	r2, r2
 80397a0:	61a2      	str	r2, [r4, #24]
 80397a2:	6922      	ldr	r2, [r4, #16]
 80397a4:	b942      	cbnz	r2, 80397b8 <__swsetup_r+0xa4>
 80397a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80397aa:	d1c5      	bne.n	8039738 <__swsetup_r+0x24>
 80397ac:	bd38      	pop	{r3, r4, r5, pc}
 80397ae:	0799      	lsls	r1, r3, #30
 80397b0:	bf58      	it	pl
 80397b2:	6962      	ldrpl	r2, [r4, #20]
 80397b4:	60a2      	str	r2, [r4, #8]
 80397b6:	e7f4      	b.n	80397a2 <__swsetup_r+0x8e>
 80397b8:	2000      	movs	r0, #0
 80397ba:	e7f7      	b.n	80397ac <__swsetup_r+0x98>
 80397bc:	20000580 	.word	0x20000580

080397c0 <memset>:
 80397c0:	4402      	add	r2, r0
 80397c2:	4603      	mov	r3, r0
 80397c4:	4293      	cmp	r3, r2
 80397c6:	d100      	bne.n	80397ca <memset+0xa>
 80397c8:	4770      	bx	lr
 80397ca:	f803 1b01 	strb.w	r1, [r3], #1
 80397ce:	e7f9      	b.n	80397c4 <memset+0x4>

080397d0 <localtime>:
 80397d0:	b538      	push	{r3, r4, r5, lr}
 80397d2:	4b0b      	ldr	r3, [pc, #44]	@ (8039800 <localtime+0x30>)
 80397d4:	4604      	mov	r4, r0
 80397d6:	681d      	ldr	r5, [r3, #0]
 80397d8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80397da:	b953      	cbnz	r3, 80397f2 <localtime+0x22>
 80397dc:	2024      	movs	r0, #36	@ 0x24
 80397de:	f001 fe13 	bl	803b408 <malloc>
 80397e2:	4602      	mov	r2, r0
 80397e4:	6368      	str	r0, [r5, #52]	@ 0x34
 80397e6:	b920      	cbnz	r0, 80397f2 <localtime+0x22>
 80397e8:	4b06      	ldr	r3, [pc, #24]	@ (8039804 <localtime+0x34>)
 80397ea:	2132      	movs	r1, #50	@ 0x32
 80397ec:	4806      	ldr	r0, [pc, #24]	@ (8039808 <localtime+0x38>)
 80397ee:	f7ff f8a7 	bl	8038940 <__assert_func>
 80397f2:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80397f4:	4620      	mov	r0, r4
 80397f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80397fa:	f000 b807 	b.w	803980c <localtime_r>
 80397fe:	bf00      	nop
 8039800:	20000580 	.word	0x20000580
 8039804:	0803d7e9 	.word	0x0803d7e9
 8039808:	0803d800 	.word	0x0803d800

0803980c <localtime_r>:
 803980c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8039810:	460c      	mov	r4, r1
 8039812:	4607      	mov	r7, r0
 8039814:	f002 fee2 	bl	803c5dc <__gettzinfo>
 8039818:	4605      	mov	r5, r0
 803981a:	4621      	mov	r1, r4
 803981c:	4638      	mov	r0, r7
 803981e:	f002 fee1 	bl	803c5e4 <gmtime_r>
 8039822:	6943      	ldr	r3, [r0, #20]
 8039824:	4604      	mov	r4, r0
 8039826:	0799      	lsls	r1, r3, #30
 8039828:	f203 786c 	addw	r8, r3, #1900	@ 0x76c
 803982c:	d106      	bne.n	803983c <localtime_r+0x30>
 803982e:	2264      	movs	r2, #100	@ 0x64
 8039830:	fb98 f3f2 	sdiv	r3, r8, r2
 8039834:	fb02 8313 	mls	r3, r2, r3, r8
 8039838:	2b00      	cmp	r3, #0
 803983a:	d171      	bne.n	8039920 <localtime_r+0x114>
 803983c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039840:	fb98 f3f2 	sdiv	r3, r8, r2
 8039844:	fb02 8313 	mls	r3, r2, r3, r8
 8039848:	fab3 f383 	clz	r3, r3
 803984c:	095b      	lsrs	r3, r3, #5
 803984e:	425e      	negs	r6, r3
 8039850:	4b64      	ldr	r3, [pc, #400]	@ (80399e4 <localtime_r+0x1d8>)
 8039852:	f006 0630 	and.w	r6, r6, #48	@ 0x30
 8039856:	441e      	add	r6, r3
 8039858:	f000 fc08 	bl	803a06c <__tz_lock>
 803985c:	f000 fc12 	bl	803a084 <_tzset_unlocked>
 8039860:	4b61      	ldr	r3, [pc, #388]	@ (80399e8 <localtime_r+0x1dc>)
 8039862:	681b      	ldr	r3, [r3, #0]
 8039864:	2b00      	cmp	r3, #0
 8039866:	d06a      	beq.n	803993e <localtime_r+0x132>
 8039868:	686b      	ldr	r3, [r5, #4]
 803986a:	4543      	cmp	r3, r8
 803986c:	d15a      	bne.n	8039924 <localtime_r+0x118>
 803986e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8039872:	682f      	ldr	r7, [r5, #0]
 8039874:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 8039878:	2f00      	cmp	r7, #0
 803987a:	d15b      	bne.n	8039934 <localtime_r+0x128>
 803987c:	4282      	cmp	r2, r0
 803987e:	eb73 0101 	sbcs.w	r1, r3, r1
 8039882:	db5e      	blt.n	8039942 <localtime_r+0x136>
 8039884:	2301      	movs	r3, #1
 8039886:	6223      	str	r3, [r4, #32]
 8039888:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 803988a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 803988e:	6861      	ldr	r1, [r4, #4]
 8039890:	fb93 f0f2 	sdiv	r0, r3, r2
 8039894:	fb02 3310 	mls	r3, r2, r0, r3
 8039898:	223c      	movs	r2, #60	@ 0x3c
 803989a:	fb93 f5f2 	sdiv	r5, r3, r2
 803989e:	fb02 3215 	mls	r2, r2, r5, r3
 80398a2:	6823      	ldr	r3, [r4, #0]
 80398a4:	1b49      	subs	r1, r1, r5
 80398a6:	1a9b      	subs	r3, r3, r2
 80398a8:	68a2      	ldr	r2, [r4, #8]
 80398aa:	6061      	str	r1, [r4, #4]
 80398ac:	1a12      	subs	r2, r2, r0
 80398ae:	2b3b      	cmp	r3, #59	@ 0x3b
 80398b0:	6023      	str	r3, [r4, #0]
 80398b2:	60a2      	str	r2, [r4, #8]
 80398b4:	dd51      	ble.n	803995a <localtime_r+0x14e>
 80398b6:	3101      	adds	r1, #1
 80398b8:	3b3c      	subs	r3, #60	@ 0x3c
 80398ba:	6061      	str	r1, [r4, #4]
 80398bc:	6023      	str	r3, [r4, #0]
 80398be:	6863      	ldr	r3, [r4, #4]
 80398c0:	2b3b      	cmp	r3, #59	@ 0x3b
 80398c2:	dd50      	ble.n	8039966 <localtime_r+0x15a>
 80398c4:	3201      	adds	r2, #1
 80398c6:	3b3c      	subs	r3, #60	@ 0x3c
 80398c8:	60a2      	str	r2, [r4, #8]
 80398ca:	6063      	str	r3, [r4, #4]
 80398cc:	68a3      	ldr	r3, [r4, #8]
 80398ce:	2b17      	cmp	r3, #23
 80398d0:	dd4f      	ble.n	8039972 <localtime_r+0x166>
 80398d2:	69e2      	ldr	r2, [r4, #28]
 80398d4:	3b18      	subs	r3, #24
 80398d6:	3201      	adds	r2, #1
 80398d8:	60a3      	str	r3, [r4, #8]
 80398da:	6923      	ldr	r3, [r4, #16]
 80398dc:	61e2      	str	r2, [r4, #28]
 80398de:	69a2      	ldr	r2, [r4, #24]
 80398e0:	3201      	adds	r2, #1
 80398e2:	2a07      	cmp	r2, #7
 80398e4:	bfa8      	it	ge
 80398e6:	2200      	movge	r2, #0
 80398e8:	61a2      	str	r2, [r4, #24]
 80398ea:	68e2      	ldr	r2, [r4, #12]
 80398ec:	3201      	adds	r2, #1
 80398ee:	60e2      	str	r2, [r4, #12]
 80398f0:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 80398f4:	428a      	cmp	r2, r1
 80398f6:	dd0e      	ble.n	8039916 <localtime_r+0x10a>
 80398f8:	2b0b      	cmp	r3, #11
 80398fa:	eba2 0201 	sub.w	r2, r2, r1
 80398fe:	60e2      	str	r2, [r4, #12]
 8039900:	f103 0201 	add.w	r2, r3, #1
 8039904:	bf05      	ittet	eq
 8039906:	6963      	ldreq	r3, [r4, #20]
 8039908:	2200      	moveq	r2, #0
 803990a:	6122      	strne	r2, [r4, #16]
 803990c:	3301      	addeq	r3, #1
 803990e:	bf02      	ittt	eq
 8039910:	6122      	streq	r2, [r4, #16]
 8039912:	61e2      	streq	r2, [r4, #28]
 8039914:	6163      	streq	r3, [r4, #20]
 8039916:	f000 fbaf 	bl	803a078 <__tz_unlock>
 803991a:	4620      	mov	r0, r4
 803991c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8039920:	2301      	movs	r3, #1
 8039922:	e794      	b.n	803984e <localtime_r+0x42>
 8039924:	4640      	mov	r0, r8
 8039926:	f000 faed 	bl	8039f04 <__tzcalc_limits>
 803992a:	2800      	cmp	r0, #0
 803992c:	d19f      	bne.n	803986e <localtime_r+0x62>
 803992e:	f04f 33ff 	mov.w	r3, #4294967295
 8039932:	e004      	b.n	803993e <localtime_r+0x132>
 8039934:	4282      	cmp	r2, r0
 8039936:	eb73 0101 	sbcs.w	r1, r3, r1
 803993a:	da02      	bge.n	8039942 <localtime_r+0x136>
 803993c:	2300      	movs	r3, #0
 803993e:	6223      	str	r3, [r4, #32]
 8039940:	e009      	b.n	8039956 <localtime_r+0x14a>
 8039942:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 8039946:	4282      	cmp	r2, r0
 8039948:	418b      	sbcs	r3, r1
 803994a:	bfb4      	ite	lt
 803994c:	2301      	movlt	r3, #1
 803994e:	2300      	movge	r3, #0
 8039950:	6223      	str	r3, [r4, #32]
 8039952:	2b00      	cmp	r3, #0
 8039954:	d198      	bne.n	8039888 <localtime_r+0x7c>
 8039956:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8039958:	e797      	b.n	803988a <localtime_r+0x7e>
 803995a:	2b00      	cmp	r3, #0
 803995c:	daaf      	bge.n	80398be <localtime_r+0xb2>
 803995e:	3901      	subs	r1, #1
 8039960:	333c      	adds	r3, #60	@ 0x3c
 8039962:	6061      	str	r1, [r4, #4]
 8039964:	e7aa      	b.n	80398bc <localtime_r+0xb0>
 8039966:	2b00      	cmp	r3, #0
 8039968:	dab0      	bge.n	80398cc <localtime_r+0xc0>
 803996a:	3a01      	subs	r2, #1
 803996c:	333c      	adds	r3, #60	@ 0x3c
 803996e:	60a2      	str	r2, [r4, #8]
 8039970:	e7ab      	b.n	80398ca <localtime_r+0xbe>
 8039972:	2b00      	cmp	r3, #0
 8039974:	dacf      	bge.n	8039916 <localtime_r+0x10a>
 8039976:	69e2      	ldr	r2, [r4, #28]
 8039978:	3318      	adds	r3, #24
 803997a:	3a01      	subs	r2, #1
 803997c:	60a3      	str	r3, [r4, #8]
 803997e:	61e2      	str	r2, [r4, #28]
 8039980:	69a2      	ldr	r2, [r4, #24]
 8039982:	3a01      	subs	r2, #1
 8039984:	bf48      	it	mi
 8039986:	2206      	movmi	r2, #6
 8039988:	61a2      	str	r2, [r4, #24]
 803998a:	68e2      	ldr	r2, [r4, #12]
 803998c:	3a01      	subs	r2, #1
 803998e:	60e2      	str	r2, [r4, #12]
 8039990:	2a00      	cmp	r2, #0
 8039992:	d1c0      	bne.n	8039916 <localtime_r+0x10a>
 8039994:	6923      	ldr	r3, [r4, #16]
 8039996:	3b01      	subs	r3, #1
 8039998:	d405      	bmi.n	80399a6 <localtime_r+0x19a>
 803999a:	6123      	str	r3, [r4, #16]
 803999c:	6923      	ldr	r3, [r4, #16]
 803999e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80399a2:	60e3      	str	r3, [r4, #12]
 80399a4:	e7b7      	b.n	8039916 <localtime_r+0x10a>
 80399a6:	230b      	movs	r3, #11
 80399a8:	6123      	str	r3, [r4, #16]
 80399aa:	6963      	ldr	r3, [r4, #20]
 80399ac:	1e5a      	subs	r2, r3, #1
 80399ae:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 80399b2:	6162      	str	r2, [r4, #20]
 80399b4:	0792      	lsls	r2, r2, #30
 80399b6:	d105      	bne.n	80399c4 <localtime_r+0x1b8>
 80399b8:	2164      	movs	r1, #100	@ 0x64
 80399ba:	fb93 f2f1 	sdiv	r2, r3, r1
 80399be:	fb01 3212 	mls	r2, r1, r2, r3
 80399c2:	b962      	cbnz	r2, 80399de <localtime_r+0x1d2>
 80399c4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80399c8:	fb93 f1f2 	sdiv	r1, r3, r2
 80399cc:	fb02 3311 	mls	r3, r2, r1, r3
 80399d0:	fab3 f383 	clz	r3, r3
 80399d4:	095b      	lsrs	r3, r3, #5
 80399d6:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80399da:	61e3      	str	r3, [r4, #28]
 80399dc:	e7de      	b.n	803999c <localtime_r+0x190>
 80399de:	2301      	movs	r3, #1
 80399e0:	e7f9      	b.n	80399d6 <localtime_r+0x1ca>
 80399e2:	bf00      	nop
 80399e4:	0803db10 	.word	0x0803db10
 80399e8:	20004a1c 	.word	0x20004a1c

080399ec <validate_structure>:
 80399ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80399ee:	6801      	ldr	r1, [r0, #0]
 80399f0:	4604      	mov	r4, r0
 80399f2:	293b      	cmp	r1, #59	@ 0x3b
 80399f4:	d911      	bls.n	8039a1a <validate_structure+0x2e>
 80399f6:	223c      	movs	r2, #60	@ 0x3c
 80399f8:	4668      	mov	r0, sp
 80399fa:	f000 fe10 	bl	803a61e <div>
 80399fe:	9a01      	ldr	r2, [sp, #4]
 8039a00:	6863      	ldr	r3, [r4, #4]
 8039a02:	9900      	ldr	r1, [sp, #0]
 8039a04:	2a00      	cmp	r2, #0
 8039a06:	440b      	add	r3, r1
 8039a08:	bfb4      	ite	lt
 8039a0a:	323c      	addlt	r2, #60	@ 0x3c
 8039a0c:	6022      	strge	r2, [r4, #0]
 8039a0e:	6063      	str	r3, [r4, #4]
 8039a10:	bfbe      	ittt	lt
 8039a12:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8039a16:	6022      	strlt	r2, [r4, #0]
 8039a18:	6063      	strlt	r3, [r4, #4]
 8039a1a:	6861      	ldr	r1, [r4, #4]
 8039a1c:	293b      	cmp	r1, #59	@ 0x3b
 8039a1e:	d911      	bls.n	8039a44 <validate_structure+0x58>
 8039a20:	223c      	movs	r2, #60	@ 0x3c
 8039a22:	4668      	mov	r0, sp
 8039a24:	f000 fdfb 	bl	803a61e <div>
 8039a28:	9a01      	ldr	r2, [sp, #4]
 8039a2a:	68a3      	ldr	r3, [r4, #8]
 8039a2c:	9900      	ldr	r1, [sp, #0]
 8039a2e:	2a00      	cmp	r2, #0
 8039a30:	440b      	add	r3, r1
 8039a32:	bfb4      	ite	lt
 8039a34:	323c      	addlt	r2, #60	@ 0x3c
 8039a36:	6062      	strge	r2, [r4, #4]
 8039a38:	60a3      	str	r3, [r4, #8]
 8039a3a:	bfbe      	ittt	lt
 8039a3c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8039a40:	6062      	strlt	r2, [r4, #4]
 8039a42:	60a3      	strlt	r3, [r4, #8]
 8039a44:	68a1      	ldr	r1, [r4, #8]
 8039a46:	2917      	cmp	r1, #23
 8039a48:	d911      	bls.n	8039a6e <validate_structure+0x82>
 8039a4a:	2218      	movs	r2, #24
 8039a4c:	4668      	mov	r0, sp
 8039a4e:	f000 fde6 	bl	803a61e <div>
 8039a52:	9a01      	ldr	r2, [sp, #4]
 8039a54:	68e3      	ldr	r3, [r4, #12]
 8039a56:	9900      	ldr	r1, [sp, #0]
 8039a58:	2a00      	cmp	r2, #0
 8039a5a:	440b      	add	r3, r1
 8039a5c:	bfb4      	ite	lt
 8039a5e:	3218      	addlt	r2, #24
 8039a60:	60a2      	strge	r2, [r4, #8]
 8039a62:	60e3      	str	r3, [r4, #12]
 8039a64:	bfbe      	ittt	lt
 8039a66:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8039a6a:	60a2      	strlt	r2, [r4, #8]
 8039a6c:	60e3      	strlt	r3, [r4, #12]
 8039a6e:	6921      	ldr	r1, [r4, #16]
 8039a70:	290b      	cmp	r1, #11
 8039a72:	d911      	bls.n	8039a98 <validate_structure+0xac>
 8039a74:	220c      	movs	r2, #12
 8039a76:	4668      	mov	r0, sp
 8039a78:	f000 fdd1 	bl	803a61e <div>
 8039a7c:	9a01      	ldr	r2, [sp, #4]
 8039a7e:	6963      	ldr	r3, [r4, #20]
 8039a80:	9900      	ldr	r1, [sp, #0]
 8039a82:	2a00      	cmp	r2, #0
 8039a84:	440b      	add	r3, r1
 8039a86:	bfb4      	ite	lt
 8039a88:	320c      	addlt	r2, #12
 8039a8a:	6122      	strge	r2, [r4, #16]
 8039a8c:	6163      	str	r3, [r4, #20]
 8039a8e:	bfbe      	ittt	lt
 8039a90:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8039a94:	6122      	strlt	r2, [r4, #16]
 8039a96:	6163      	strlt	r3, [r4, #20]
 8039a98:	6963      	ldr	r3, [r4, #20]
 8039a9a:	079a      	lsls	r2, r3, #30
 8039a9c:	d11c      	bne.n	8039ad8 <validate_structure+0xec>
 8039a9e:	2164      	movs	r1, #100	@ 0x64
 8039aa0:	fb93 f2f1 	sdiv	r2, r3, r1
 8039aa4:	fb01 3212 	mls	r2, r1, r2, r3
 8039aa8:	b9c2      	cbnz	r2, 8039adc <validate_structure+0xf0>
 8039aaa:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 8039aae:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039ab2:	fb93 f1f2 	sdiv	r1, r3, r2
 8039ab6:	fb02 3311 	mls	r3, r2, r1, r3
 8039aba:	2b00      	cmp	r3, #0
 8039abc:	bf0c      	ite	eq
 8039abe:	231d      	moveq	r3, #29
 8039ac0:	231c      	movne	r3, #28
 8039ac2:	68e2      	ldr	r2, [r4, #12]
 8039ac4:	2a00      	cmp	r2, #0
 8039ac6:	dc0b      	bgt.n	8039ae0 <validate_structure+0xf4>
 8039ac8:	200b      	movs	r0, #11
 8039aca:	2164      	movs	r1, #100	@ 0x64
 8039acc:	4d30      	ldr	r5, [pc, #192]	@ (8039b90 <validate_structure+0x1a4>)
 8039ace:	68e6      	ldr	r6, [r4, #12]
 8039ad0:	2e00      	cmp	r6, #0
 8039ad2:	dd30      	ble.n	8039b36 <validate_structure+0x14a>
 8039ad4:	b003      	add	sp, #12
 8039ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8039ad8:	231c      	movs	r3, #28
 8039ada:	e7f2      	b.n	8039ac2 <validate_structure+0xd6>
 8039adc:	231d      	movs	r3, #29
 8039ade:	e7f0      	b.n	8039ac2 <validate_structure+0xd6>
 8039ae0:	4d2b      	ldr	r5, [pc, #172]	@ (8039b90 <validate_structure+0x1a4>)
 8039ae2:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8039ae6:	2a01      	cmp	r2, #1
 8039ae8:	bf14      	ite	ne
 8039aea:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 8039aee:	4618      	moveq	r0, r3
 8039af0:	4281      	cmp	r1, r0
 8039af2:	ddef      	ble.n	8039ad4 <validate_structure+0xe8>
 8039af4:	3201      	adds	r2, #1
 8039af6:	1a09      	subs	r1, r1, r0
 8039af8:	2a0c      	cmp	r2, #12
 8039afa:	60e1      	str	r1, [r4, #12]
 8039afc:	6122      	str	r2, [r4, #16]
 8039afe:	d1f0      	bne.n	8039ae2 <validate_structure+0xf6>
 8039b00:	6963      	ldr	r3, [r4, #20]
 8039b02:	2100      	movs	r1, #0
 8039b04:	1c5a      	adds	r2, r3, #1
 8039b06:	6121      	str	r1, [r4, #16]
 8039b08:	0791      	lsls	r1, r2, #30
 8039b0a:	6162      	str	r2, [r4, #20]
 8039b0c:	d13c      	bne.n	8039b88 <validate_structure+0x19c>
 8039b0e:	2164      	movs	r1, #100	@ 0x64
 8039b10:	fb92 f0f1 	sdiv	r0, r2, r1
 8039b14:	fb01 2210 	mls	r2, r1, r0, r2
 8039b18:	2a00      	cmp	r2, #0
 8039b1a:	d137      	bne.n	8039b8c <validate_structure+0x1a0>
 8039b1c:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 8039b20:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039b24:	fb93 f1f2 	sdiv	r1, r3, r2
 8039b28:	fb02 3311 	mls	r3, r2, r1, r3
 8039b2c:	2b00      	cmp	r3, #0
 8039b2e:	bf0c      	ite	eq
 8039b30:	231d      	moveq	r3, #29
 8039b32:	231c      	movne	r3, #28
 8039b34:	e7d5      	b.n	8039ae2 <validate_structure+0xf6>
 8039b36:	6922      	ldr	r2, [r4, #16]
 8039b38:	3a01      	subs	r2, #1
 8039b3a:	6122      	str	r2, [r4, #16]
 8039b3c:	3201      	adds	r2, #1
 8039b3e:	d116      	bne.n	8039b6e <validate_structure+0x182>
 8039b40:	6963      	ldr	r3, [r4, #20]
 8039b42:	1e5a      	subs	r2, r3, #1
 8039b44:	0797      	lsls	r7, r2, #30
 8039b46:	e9c4 0204 	strd	r0, r2, [r4, #16]
 8039b4a:	d119      	bne.n	8039b80 <validate_structure+0x194>
 8039b4c:	fb92 f7f1 	sdiv	r7, r2, r1
 8039b50:	fb01 2217 	mls	r2, r1, r7, r2
 8039b54:	b9b2      	cbnz	r2, 8039b84 <validate_structure+0x198>
 8039b56:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 8039b5a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039b5e:	fb93 f7f2 	sdiv	r7, r3, r2
 8039b62:	fb02 3317 	mls	r3, r2, r7, r3
 8039b66:	2b00      	cmp	r3, #0
 8039b68:	bf0c      	ite	eq
 8039b6a:	231d      	moveq	r3, #29
 8039b6c:	231c      	movne	r3, #28
 8039b6e:	6922      	ldr	r2, [r4, #16]
 8039b70:	2a01      	cmp	r2, #1
 8039b72:	bf14      	ite	ne
 8039b74:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 8039b78:	461a      	moveq	r2, r3
 8039b7a:	4432      	add	r2, r6
 8039b7c:	60e2      	str	r2, [r4, #12]
 8039b7e:	e7a6      	b.n	8039ace <validate_structure+0xe2>
 8039b80:	231c      	movs	r3, #28
 8039b82:	e7f4      	b.n	8039b6e <validate_structure+0x182>
 8039b84:	231d      	movs	r3, #29
 8039b86:	e7f2      	b.n	8039b6e <validate_structure+0x182>
 8039b88:	231c      	movs	r3, #28
 8039b8a:	e7aa      	b.n	8039ae2 <validate_structure+0xf6>
 8039b8c:	231d      	movs	r3, #29
 8039b8e:	e7a8      	b.n	8039ae2 <validate_structure+0xf6>
 8039b90:	0803dae0 	.word	0x0803dae0

08039b94 <mktime>:
 8039b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8039b98:	4607      	mov	r7, r0
 8039b9a:	b085      	sub	sp, #20
 8039b9c:	f002 fd1e 	bl	803c5dc <__gettzinfo>
 8039ba0:	4681      	mov	r9, r0
 8039ba2:	4638      	mov	r0, r7
 8039ba4:	f7ff ff22 	bl	80399ec <validate_structure>
 8039ba8:	223c      	movs	r2, #60	@ 0x3c
 8039baa:	697d      	ldr	r5, [r7, #20]
 8039bac:	e9d7 4300 	ldrd	r4, r3, [r7]
 8039bb0:	fb02 4403 	mla	r4, r2, r3, r4
 8039bb4:	68bb      	ldr	r3, [r7, #8]
 8039bb6:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8039bba:	fb02 4403 	mla	r4, r2, r3, r4
 8039bbe:	4ac4      	ldr	r2, [pc, #784]	@ (8039ed0 <mktime+0x33c>)
 8039bc0:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 8039bc4:	3e01      	subs	r6, #1
 8039bc6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8039bca:	2b01      	cmp	r3, #1
 8039bcc:	4416      	add	r6, r2
 8039bce:	dd11      	ble.n	8039bf4 <mktime+0x60>
 8039bd0:	07a9      	lsls	r1, r5, #30
 8039bd2:	d10f      	bne.n	8039bf4 <mktime+0x60>
 8039bd4:	2264      	movs	r2, #100	@ 0x64
 8039bd6:	fb95 f3f2 	sdiv	r3, r5, r2
 8039bda:	fb02 5313 	mls	r3, r2, r3, r5
 8039bde:	b943      	cbnz	r3, 8039bf2 <mktime+0x5e>
 8039be0:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 8039be4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039be8:	fb93 f1f2 	sdiv	r1, r3, r2
 8039bec:	fb02 3311 	mls	r3, r2, r1, r3
 8039bf0:	b903      	cbnz	r3, 8039bf4 <mktime+0x60>
 8039bf2:	3601      	adds	r6, #1
 8039bf4:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 8039bf8:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8039bfc:	61fe      	str	r6, [r7, #28]
 8039bfe:	3310      	adds	r3, #16
 8039c00:	4293      	cmp	r3, r2
 8039c02:	f200 8170 	bhi.w	8039ee6 <mktime+0x352>
 8039c06:	2d46      	cmp	r5, #70	@ 0x46
 8039c08:	f340 80b6 	ble.w	8039d78 <mktime+0x1e4>
 8039c0c:	2346      	movs	r3, #70	@ 0x46
 8039c0e:	f240 1c6d 	movw	ip, #365	@ 0x16d
 8039c12:	2164      	movs	r1, #100	@ 0x64
 8039c14:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8039c18:	079a      	lsls	r2, r3, #30
 8039c1a:	f040 80a7 	bne.w	8039d6c <mktime+0x1d8>
 8039c1e:	fb93 f2f1 	sdiv	r2, r3, r1
 8039c22:	fb01 3212 	mls	r2, r1, r2, r3
 8039c26:	2a00      	cmp	r2, #0
 8039c28:	f040 80a3 	bne.w	8039d72 <mktime+0x1de>
 8039c2c:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 8039c30:	fb92 fef0 	sdiv	lr, r2, r0
 8039c34:	fb00 221e 	mls	r2, r0, lr, r2
 8039c38:	2a00      	cmp	r2, #0
 8039c3a:	bf0c      	ite	eq
 8039c3c:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 8039c40:	4662      	movne	r2, ip
 8039c42:	3301      	adds	r3, #1
 8039c44:	4416      	add	r6, r2
 8039c46:	429d      	cmp	r5, r3
 8039c48:	d1e6      	bne.n	8039c18 <mktime+0x84>
 8039c4a:	4ba2      	ldr	r3, [pc, #648]	@ (8039ed4 <mktime+0x340>)
 8039c4c:	ea4f 78e4 	mov.w	r8, r4, asr #31
 8039c50:	fbc6 4803 	smlal	r4, r8, r6, r3
 8039c54:	f000 fa0a 	bl	803a06c <__tz_lock>
 8039c58:	f000 fa14 	bl	803a084 <_tzset_unlocked>
 8039c5c:	4b9e      	ldr	r3, [pc, #632]	@ (8039ed8 <mktime+0x344>)
 8039c5e:	681b      	ldr	r3, [r3, #0]
 8039c60:	2b00      	cmp	r3, #0
 8039c62:	f000 8147 	beq.w	8039ef4 <mktime+0x360>
 8039c66:	f8d7 a020 	ldr.w	sl, [r7, #32]
 8039c6a:	6978      	ldr	r0, [r7, #20]
 8039c6c:	4653      	mov	r3, sl
 8039c6e:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 8039c72:	2b01      	cmp	r3, #1
 8039c74:	bfa8      	it	ge
 8039c76:	2301      	movge	r3, #1
 8039c78:	9301      	str	r3, [sp, #4]
 8039c7a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8039c7e:	4283      	cmp	r3, r0
 8039c80:	f040 80bd 	bne.w	8039dfe <mktime+0x26a>
 8039c84:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 8039c88:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 8039c8c:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 8039c90:	1a13      	subs	r3, r2, r0
 8039c92:	9303      	str	r3, [sp, #12]
 8039c94:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 8039c98:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 8039c9c:	9302      	str	r3, [sp, #8]
 8039c9e:	9a02      	ldr	r2, [sp, #8]
 8039ca0:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 8039ca4:	ebb2 0e03 	subs.w	lr, r2, r3
 8039ca8:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 8039cac:	4574      	cmp	r4, lr
 8039cae:	eb78 0201 	sbcs.w	r2, r8, r1
 8039cb2:	f280 80c7 	bge.w	8039e44 <mktime+0x2b0>
 8039cb6:	f8d9 2000 	ldr.w	r2, [r9]
 8039cba:	2a00      	cmp	r2, #0
 8039cbc:	f000 80d0 	beq.w	8039e60 <mktime+0x2cc>
 8039cc0:	9a03      	ldr	r2, [sp, #12]
 8039cc2:	4294      	cmp	r4, r2
 8039cc4:	eb78 020b 	sbcs.w	r2, r8, fp
 8039cc8:	f2c0 8111 	blt.w	8039eee <mktime+0x35a>
 8039ccc:	4574      	cmp	r4, lr
 8039cce:	eb78 0101 	sbcs.w	r1, r8, r1
 8039cd2:	bfb4      	ite	lt
 8039cd4:	f04f 0b01 	movlt.w	fp, #1
 8039cd8:	f04f 0b00 	movge.w	fp, #0
 8039cdc:	f1ba 0f00 	cmp.w	sl, #0
 8039ce0:	f2c0 8094 	blt.w	8039e0c <mktime+0x278>
 8039ce4:	9a01      	ldr	r2, [sp, #4]
 8039ce6:	ea82 0a0b 	eor.w	sl, r2, fp
 8039cea:	f1ba 0f01 	cmp.w	sl, #1
 8039cee:	f040 808d 	bne.w	8039e0c <mktime+0x278>
 8039cf2:	f1bb 0f00 	cmp.w	fp, #0
 8039cf6:	f000 80c2 	beq.w	8039e7e <mktime+0x2ea>
 8039cfa:	1a1b      	subs	r3, r3, r0
 8039cfc:	683a      	ldr	r2, [r7, #0]
 8039cfe:	191c      	adds	r4, r3, r4
 8039d00:	4638      	mov	r0, r7
 8039d02:	441a      	add	r2, r3
 8039d04:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 8039d08:	603a      	str	r2, [r7, #0]
 8039d0a:	68fa      	ldr	r2, [r7, #12]
 8039d0c:	9201      	str	r2, [sp, #4]
 8039d0e:	f7ff fe6d 	bl	80399ec <validate_structure>
 8039d12:	68fb      	ldr	r3, [r7, #12]
 8039d14:	9a01      	ldr	r2, [sp, #4]
 8039d16:	1a9b      	subs	r3, r3, r2
 8039d18:	d078      	beq.n	8039e0c <mktime+0x278>
 8039d1a:	2b01      	cmp	r3, #1
 8039d1c:	f300 80b1 	bgt.w	8039e82 <mktime+0x2ee>
 8039d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8039d24:	bfa8      	it	ge
 8039d26:	469a      	movge	sl, r3
 8039d28:	69fb      	ldr	r3, [r7, #28]
 8039d2a:	4456      	add	r6, sl
 8039d2c:	eb1a 0303 	adds.w	r3, sl, r3
 8039d30:	f140 80b0 	bpl.w	8039e94 <mktime+0x300>
 8039d34:	1e6b      	subs	r3, r5, #1
 8039d36:	0799      	lsls	r1, r3, #30
 8039d38:	f040 80a6 	bne.w	8039e88 <mktime+0x2f4>
 8039d3c:	2264      	movs	r2, #100	@ 0x64
 8039d3e:	fb93 f1f2 	sdiv	r1, r3, r2
 8039d42:	fb02 3311 	mls	r3, r2, r1, r3
 8039d46:	2b00      	cmp	r3, #0
 8039d48:	f040 80a1 	bne.w	8039e8e <mktime+0x2fa>
 8039d4c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8039d50:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 8039d54:	fb95 f2f3 	sdiv	r2, r5, r3
 8039d58:	fb03 5512 	mls	r5, r3, r2, r5
 8039d5c:	f240 136d 	movw	r3, #365	@ 0x16d
 8039d60:	2d00      	cmp	r5, #0
 8039d62:	bf18      	it	ne
 8039d64:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 8039d68:	61fb      	str	r3, [r7, #28]
 8039d6a:	e04f      	b.n	8039e0c <mktime+0x278>
 8039d6c:	f240 126d 	movw	r2, #365	@ 0x16d
 8039d70:	e767      	b.n	8039c42 <mktime+0xae>
 8039d72:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8039d76:	e764      	b.n	8039c42 <mktime+0xae>
 8039d78:	f43f af67 	beq.w	8039c4a <mktime+0xb6>
 8039d7c:	2345      	movs	r3, #69	@ 0x45
 8039d7e:	f240 1c6d 	movw	ip, #365	@ 0x16d
 8039d82:	2164      	movs	r1, #100	@ 0x64
 8039d84:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8039d88:	e012      	b.n	8039db0 <mktime+0x21c>
 8039d8a:	bb62      	cbnz	r2, 8039de6 <mktime+0x252>
 8039d8c:	fb93 f2f1 	sdiv	r2, r3, r1
 8039d90:	fb01 3212 	mls	r2, r1, r2, r3
 8039d94:	bb52      	cbnz	r2, 8039dec <mktime+0x258>
 8039d96:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 8039d9a:	fb92 fef0 	sdiv	lr, r2, r0
 8039d9e:	fb00 221e 	mls	r2, r0, lr, r2
 8039da2:	2a00      	cmp	r2, #0
 8039da4:	bf0c      	ite	eq
 8039da6:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 8039daa:	4662      	movne	r2, ip
 8039dac:	1ab6      	subs	r6, r6, r2
 8039dae:	3b01      	subs	r3, #1
 8039db0:	429d      	cmp	r5, r3
 8039db2:	f003 0203 	and.w	r2, r3, #3
 8039db6:	dbe8      	blt.n	8039d8a <mktime+0x1f6>
 8039db8:	b9da      	cbnz	r2, 8039df2 <mktime+0x25e>
 8039dba:	2264      	movs	r2, #100	@ 0x64
 8039dbc:	fb95 f3f2 	sdiv	r3, r5, r2
 8039dc0:	fb02 5313 	mls	r3, r2, r3, r5
 8039dc4:	b9c3      	cbnz	r3, 8039df8 <mktime+0x264>
 8039dc6:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 8039dca:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039dce:	fb93 f1f2 	sdiv	r1, r3, r2
 8039dd2:	fb02 3311 	mls	r3, r2, r1, r3
 8039dd6:	2b00      	cmp	r3, #0
 8039dd8:	f240 136d 	movw	r3, #365	@ 0x16d
 8039ddc:	bf08      	it	eq
 8039dde:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 8039de2:	1af6      	subs	r6, r6, r3
 8039de4:	e731      	b.n	8039c4a <mktime+0xb6>
 8039de6:	f240 126d 	movw	r2, #365	@ 0x16d
 8039dea:	e7df      	b.n	8039dac <mktime+0x218>
 8039dec:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8039df0:	e7dc      	b.n	8039dac <mktime+0x218>
 8039df2:	f240 136d 	movw	r3, #365	@ 0x16d
 8039df6:	e7f4      	b.n	8039de2 <mktime+0x24e>
 8039df8:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 8039dfc:	e7f1      	b.n	8039de2 <mktime+0x24e>
 8039dfe:	f000 f881 	bl	8039f04 <__tzcalc_limits>
 8039e02:	2800      	cmp	r0, #0
 8039e04:	f47f af3e 	bne.w	8039c84 <mktime+0xf0>
 8039e08:	f8dd b004 	ldr.w	fp, [sp, #4]
 8039e0c:	f1bb 0f01 	cmp.w	fp, #1
 8039e10:	d172      	bne.n	8039ef8 <mktime+0x364>
 8039e12:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 8039e16:	f04f 0b01 	mov.w	fp, #1
 8039e1a:	191c      	adds	r4, r3, r4
 8039e1c:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 8039e20:	f000 f92a 	bl	803a078 <__tz_unlock>
 8039e24:	3604      	adds	r6, #4
 8039e26:	2307      	movs	r3, #7
 8039e28:	fb96 f3f3 	sdiv	r3, r6, r3
 8039e2c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8039e30:	1af6      	subs	r6, r6, r3
 8039e32:	d456      	bmi.n	8039ee2 <mktime+0x34e>
 8039e34:	f8c7 b020 	str.w	fp, [r7, #32]
 8039e38:	61be      	str	r6, [r7, #24]
 8039e3a:	4620      	mov	r0, r4
 8039e3c:	4641      	mov	r1, r8
 8039e3e:	b005      	add	sp, #20
 8039e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8039e44:	9a02      	ldr	r2, [sp, #8]
 8039e46:	1a12      	subs	r2, r2, r0
 8039e48:	9202      	str	r2, [sp, #8]
 8039e4a:	ea4f 72e0 	mov.w	r2, r0, asr #31
 8039e4e:	eb6c 0c02 	sbc.w	ip, ip, r2
 8039e52:	9a02      	ldr	r2, [sp, #8]
 8039e54:	4294      	cmp	r4, r2
 8039e56:	eb78 0c0c 	sbcs.w	ip, r8, ip
 8039e5a:	f6bf af2c 	bge.w	8039cb6 <mktime+0x122>
 8039e5e:	e7d3      	b.n	8039e08 <mktime+0x274>
 8039e60:	9a03      	ldr	r2, [sp, #12]
 8039e62:	4294      	cmp	r4, r2
 8039e64:	eb78 020b 	sbcs.w	r2, r8, fp
 8039e68:	f6ff af30 	blt.w	8039ccc <mktime+0x138>
 8039e6c:	f1ba 0f00 	cmp.w	sl, #0
 8039e70:	dbcf      	blt.n	8039e12 <mktime+0x27e>
 8039e72:	f04f 0b01 	mov.w	fp, #1
 8039e76:	e735      	b.n	8039ce4 <mktime+0x150>
 8039e78:	f04f 0b00 	mov.w	fp, #0
 8039e7c:	e732      	b.n	8039ce4 <mktime+0x150>
 8039e7e:	1ac3      	subs	r3, r0, r3
 8039e80:	e73c      	b.n	8039cfc <mktime+0x168>
 8039e82:	f04f 3aff 	mov.w	sl, #4294967295
 8039e86:	e74f      	b.n	8039d28 <mktime+0x194>
 8039e88:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 8039e8c:	e76c      	b.n	8039d68 <mktime+0x1d4>
 8039e8e:	f240 136d 	movw	r3, #365	@ 0x16d
 8039e92:	e769      	b.n	8039d68 <mktime+0x1d4>
 8039e94:	07aa      	lsls	r2, r5, #30
 8039e96:	d117      	bne.n	8039ec8 <mktime+0x334>
 8039e98:	2164      	movs	r1, #100	@ 0x64
 8039e9a:	fb95 f2f1 	sdiv	r2, r5, r1
 8039e9e:	fb01 5212 	mls	r2, r1, r2, r5
 8039ea2:	b9da      	cbnz	r2, 8039edc <mktime+0x348>
 8039ea4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039ea8:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 8039eac:	fb95 f1f2 	sdiv	r1, r5, r2
 8039eb0:	fb02 5511 	mls	r5, r2, r1, r5
 8039eb4:	f240 126d 	movw	r2, #365	@ 0x16d
 8039eb8:	2d00      	cmp	r5, #0
 8039eba:	bf08      	it	eq
 8039ebc:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 8039ec0:	4293      	cmp	r3, r2
 8039ec2:	bfa8      	it	ge
 8039ec4:	1a9b      	subge	r3, r3, r2
 8039ec6:	e74f      	b.n	8039d68 <mktime+0x1d4>
 8039ec8:	f240 126d 	movw	r2, #365	@ 0x16d
 8039ecc:	e7f8      	b.n	8039ec0 <mktime+0x32c>
 8039ece:	bf00      	nop
 8039ed0:	0803dab0 	.word	0x0803dab0
 8039ed4:	00015180 	.word	0x00015180
 8039ed8:	20004a1c 	.word	0x20004a1c
 8039edc:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 8039ee0:	e7ee      	b.n	8039ec0 <mktime+0x32c>
 8039ee2:	3607      	adds	r6, #7
 8039ee4:	e7a6      	b.n	8039e34 <mktime+0x2a0>
 8039ee6:	f04f 34ff 	mov.w	r4, #4294967295
 8039eea:	46a0      	mov	r8, r4
 8039eec:	e7a5      	b.n	8039e3a <mktime+0x2a6>
 8039eee:	f1ba 0f00 	cmp.w	sl, #0
 8039ef2:	dac1      	bge.n	8039e78 <mktime+0x2e4>
 8039ef4:	f04f 0b00 	mov.w	fp, #0
 8039ef8:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 8039efc:	191c      	adds	r4, r3, r4
 8039efe:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 8039f02:	e78d      	b.n	8039e20 <mktime+0x28c>

08039f04 <__tzcalc_limits>:
 8039f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8039f08:	4604      	mov	r4, r0
 8039f0a:	f002 fb67 	bl	803c5dc <__gettzinfo>
 8039f0e:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 8039f12:	429c      	cmp	r4, r3
 8039f14:	f340 80a3 	ble.w	803a05e <__tzcalc_limits+0x15a>
 8039f18:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 8039f1c:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 8039f20:	f240 126d 	movw	r2, #365	@ 0x16d
 8039f24:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 8039f28:	1865      	adds	r5, r4, r1
 8039f2a:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 8039f2e:	4601      	mov	r1, r0
 8039f30:	6044      	str	r4, [r0, #4]
 8039f32:	10ad      	asrs	r5, r5, #2
 8039f34:	fb02 5503 	mla	r5, r2, r3, r5
 8039f38:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8039f3c:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 8039f40:	fb93 f3f2 	sdiv	r3, r3, r2
 8039f44:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039f48:	441d      	add	r5, r3
 8039f4a:	19a3      	adds	r3, r4, r6
 8039f4c:	4e45      	ldr	r6, [pc, #276]	@ (803a064 <__tzcalc_limits+0x160>)
 8039f4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8039f52:	441d      	add	r5, r3
 8039f54:	7a0b      	ldrb	r3, [r1, #8]
 8039f56:	f8d1 c014 	ldr.w	ip, [r1, #20]
 8039f5a:	2b4a      	cmp	r3, #74	@ 0x4a
 8039f5c:	d138      	bne.n	8039fd0 <__tzcalc_limits+0xcc>
 8039f5e:	07a2      	lsls	r2, r4, #30
 8039f60:	eb05 030c 	add.w	r3, r5, ip
 8039f64:	d106      	bne.n	8039f74 <__tzcalc_limits+0x70>
 8039f66:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8039f6a:	fb94 f2fe 	sdiv	r2, r4, lr
 8039f6e:	fb0e 4212 	mls	r2, lr, r2, r4
 8039f72:	b932      	cbnz	r2, 8039f82 <__tzcalc_limits+0x7e>
 8039f74:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 8039f78:	fb94 f2fe 	sdiv	r2, r4, lr
 8039f7c:	fb0e 4212 	mls	r2, lr, r2, r4
 8039f80:	bb1a      	cbnz	r2, 8039fca <__tzcalc_limits+0xc6>
 8039f82:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 8039f86:	bfd4      	ite	le
 8039f88:	f04f 0c00 	movle.w	ip, #0
 8039f8c:	f04f 0c01 	movgt.w	ip, #1
 8039f90:	4463      	add	r3, ip
 8039f92:	3b01      	subs	r3, #1
 8039f94:	698a      	ldr	r2, [r1, #24]
 8039f96:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 8039f9a:	fbc3 2c06 	smlal	r2, ip, r3, r6
 8039f9e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8039fa0:	18d2      	adds	r2, r2, r3
 8039fa2:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 8039fa6:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8039faa:	3128      	adds	r1, #40	@ 0x28
 8039fac:	428f      	cmp	r7, r1
 8039fae:	d1d1      	bne.n	8039f54 <__tzcalc_limits+0x50>
 8039fb0:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 8039fb4:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 8039fb8:	428c      	cmp	r4, r1
 8039fba:	4193      	sbcs	r3, r2
 8039fbc:	bfb4      	ite	lt
 8039fbe:	2301      	movlt	r3, #1
 8039fc0:	2300      	movge	r3, #0
 8039fc2:	6003      	str	r3, [r0, #0]
 8039fc4:	2001      	movs	r0, #1
 8039fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8039fca:	f04f 0c00 	mov.w	ip, #0
 8039fce:	e7df      	b.n	8039f90 <__tzcalc_limits+0x8c>
 8039fd0:	2b44      	cmp	r3, #68	@ 0x44
 8039fd2:	d102      	bne.n	8039fda <__tzcalc_limits+0xd6>
 8039fd4:	eb05 030c 	add.w	r3, r5, ip
 8039fd8:	e7dc      	b.n	8039f94 <__tzcalc_limits+0x90>
 8039fda:	07a3      	lsls	r3, r4, #30
 8039fdc:	d105      	bne.n	8039fea <__tzcalc_limits+0xe6>
 8039fde:	2264      	movs	r2, #100	@ 0x64
 8039fe0:	fb94 f3f2 	sdiv	r3, r4, r2
 8039fe4:	fb02 4313 	mls	r3, r2, r3, r4
 8039fe8:	bb93      	cbnz	r3, 803a050 <__tzcalc_limits+0x14c>
 8039fea:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8039fee:	fb94 f3f2 	sdiv	r3, r4, r2
 8039ff2:	fb02 4313 	mls	r3, r2, r3, r4
 8039ff6:	fab3 f383 	clz	r3, r3
 8039ffa:	095b      	lsrs	r3, r3, #5
 8039ffc:	425b      	negs	r3, r3
 8039ffe:	f8df e068 	ldr.w	lr, [pc, #104]	@ 803a068 <__tzcalc_limits+0x164>
 803a002:	f8d1 900c 	ldr.w	r9, [r1, #12]
 803a006:	462a      	mov	r2, r5
 803a008:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 803a00c:	f04f 0800 	mov.w	r8, #0
 803a010:	4473      	add	r3, lr
 803a012:	f108 0801 	add.w	r8, r8, #1
 803a016:	45c1      	cmp	r9, r8
 803a018:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 803a01c:	dc1a      	bgt.n	803a054 <__tzcalc_limits+0x150>
 803a01e:	f102 0804 	add.w	r8, r2, #4
 803a022:	2307      	movs	r3, #7
 803a024:	fb98 f3f3 	sdiv	r3, r8, r3
 803a028:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 803a02c:	eba8 0303 	sub.w	r3, r8, r3
 803a030:	ebbc 0c03 	subs.w	ip, ip, r3
 803a034:	690b      	ldr	r3, [r1, #16]
 803a036:	f103 33ff 	add.w	r3, r3, #4294967295
 803a03a:	bf48      	it	mi
 803a03c:	f10c 0c07 	addmi.w	ip, ip, #7
 803a040:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 803a044:	449c      	add	ip, r3
 803a046:	45f4      	cmp	ip, lr
 803a048:	da06      	bge.n	803a058 <__tzcalc_limits+0x154>
 803a04a:	eb02 030c 	add.w	r3, r2, ip
 803a04e:	e7a1      	b.n	8039f94 <__tzcalc_limits+0x90>
 803a050:	2301      	movs	r3, #1
 803a052:	e7d3      	b.n	8039ffc <__tzcalc_limits+0xf8>
 803a054:	4472      	add	r2, lr
 803a056:	e7dc      	b.n	803a012 <__tzcalc_limits+0x10e>
 803a058:	f1ac 0c07 	sub.w	ip, ip, #7
 803a05c:	e7f3      	b.n	803a046 <__tzcalc_limits+0x142>
 803a05e:	2000      	movs	r0, #0
 803a060:	e7b1      	b.n	8039fc6 <__tzcalc_limits+0xc2>
 803a062:	bf00      	nop
 803a064:	00015180 	.word	0x00015180
 803a068:	0803db0c 	.word	0x0803db0c

0803a06c <__tz_lock>:
 803a06c:	4801      	ldr	r0, [pc, #4]	@ (803a074 <__tz_lock+0x8>)
 803a06e:	f000 baa8 	b.w	803a5c2 <__retarget_lock_acquire>
 803a072:	bf00      	nop
 803a074:	20004a24 	.word	0x20004a24

0803a078 <__tz_unlock>:
 803a078:	4801      	ldr	r0, [pc, #4]	@ (803a080 <__tz_unlock+0x8>)
 803a07a:	f000 baa4 	b.w	803a5c6 <__retarget_lock_release>
 803a07e:	bf00      	nop
 803a080:	20004a24 	.word	0x20004a24

0803a084 <_tzset_unlocked>:
 803a084:	4b01      	ldr	r3, [pc, #4]	@ (803a08c <_tzset_unlocked+0x8>)
 803a086:	6818      	ldr	r0, [r3, #0]
 803a088:	f000 b802 	b.w	803a090 <_tzset_unlocked_r>
 803a08c:	20000580 	.word	0x20000580

0803a090 <_tzset_unlocked_r>:
 803a090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803a094:	4607      	mov	r7, r0
 803a096:	b08d      	sub	sp, #52	@ 0x34
 803a098:	f002 faa0 	bl	803c5dc <__gettzinfo>
 803a09c:	49bc      	ldr	r1, [pc, #752]	@ (803a390 <_tzset_unlocked_r+0x300>)
 803a09e:	4604      	mov	r4, r0
 803a0a0:	4638      	mov	r0, r7
 803a0a2:	f001 f9a9 	bl	803b3f8 <_getenv_r>
 803a0a6:	4dbb      	ldr	r5, [pc, #748]	@ (803a394 <_tzset_unlocked_r+0x304>)
 803a0a8:	4606      	mov	r6, r0
 803a0aa:	bb10      	cbnz	r0, 803a0f2 <_tzset_unlocked_r+0x62>
 803a0ac:	4bba      	ldr	r3, [pc, #744]	@ (803a398 <_tzset_unlocked_r+0x308>)
 803a0ae:	214a      	movs	r1, #74	@ 0x4a
 803a0b0:	4aba      	ldr	r2, [pc, #744]	@ (803a39c <_tzset_unlocked_r+0x30c>)
 803a0b2:	6018      	str	r0, [r3, #0]
 803a0b4:	4bba      	ldr	r3, [pc, #744]	@ (803a3a0 <_tzset_unlocked_r+0x310>)
 803a0b6:	62a0      	str	r0, [r4, #40]	@ 0x28
 803a0b8:	6018      	str	r0, [r3, #0]
 803a0ba:	4bba      	ldr	r3, [pc, #744]	@ (803a3a4 <_tzset_unlocked_r+0x314>)
 803a0bc:	6520      	str	r0, [r4, #80]	@ 0x50
 803a0be:	7221      	strb	r1, [r4, #8]
 803a0c0:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 803a0c4:	e9c3 2200 	strd	r2, r2, [r3]
 803a0c8:	2200      	movs	r2, #0
 803a0ca:	2300      	movs	r3, #0
 803a0cc:	e9c4 0003 	strd	r0, r0, [r4, #12]
 803a0d0:	e9c4 0005 	strd	r0, r0, [r4, #20]
 803a0d4:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 803a0d8:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 803a0dc:	e9c4 2308 	strd	r2, r3, [r4, #32]
 803a0e0:	6828      	ldr	r0, [r5, #0]
 803a0e2:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 803a0e6:	f001 f997 	bl	803b418 <free>
 803a0ea:	602e      	str	r6, [r5, #0]
 803a0ec:	b00d      	add	sp, #52	@ 0x34
 803a0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803a0f2:	6829      	ldr	r1, [r5, #0]
 803a0f4:	2900      	cmp	r1, #0
 803a0f6:	f040 808e 	bne.w	803a216 <_tzset_unlocked_r+0x186>
 803a0fa:	6828      	ldr	r0, [r5, #0]
 803a0fc:	f001 f98c 	bl	803b418 <free>
 803a100:	4630      	mov	r0, r6
 803a102:	f7e6 fefb 	bl	8020efc <strlen>
 803a106:	1c41      	adds	r1, r0, #1
 803a108:	4638      	mov	r0, r7
 803a10a:	f001 f9af 	bl	803b46c <_malloc_r>
 803a10e:	6028      	str	r0, [r5, #0]
 803a110:	2800      	cmp	r0, #0
 803a112:	f040 8086 	bne.w	803a222 <_tzset_unlocked_r+0x192>
 803a116:	2300      	movs	r3, #0
 803a118:	4aa1      	ldr	r2, [pc, #644]	@ (803a3a0 <_tzset_unlocked_r+0x310>)
 803a11a:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 803a3a4 <_tzset_unlocked_r+0x314>
 803a11e:	2000      	movs	r0, #0
 803a120:	6013      	str	r3, [r2, #0]
 803a122:	2100      	movs	r1, #0
 803a124:	4aa0      	ldr	r2, [pc, #640]	@ (803a3a8 <_tzset_unlocked_r+0x318>)
 803a126:	f8df a270 	ldr.w	sl, [pc, #624]	@ 803a398 <_tzset_unlocked_r+0x308>
 803a12a:	62a3      	str	r3, [r4, #40]	@ 0x28
 803a12c:	f8ca 3000 	str.w	r3, [sl]
 803a130:	6523      	str	r3, [r4, #80]	@ 0x50
 803a132:	e9c8 2200 	strd	r2, r2, [r8]
 803a136:	224a      	movs	r2, #74	@ 0x4a
 803a138:	e9c4 3303 	strd	r3, r3, [r4, #12]
 803a13c:	7222      	strb	r2, [r4, #8]
 803a13e:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 803a142:	e9c4 3305 	strd	r3, r3, [r4, #20]
 803a146:	e9c4 0108 	strd	r0, r1, [r4, #32]
 803a14a:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 803a14e:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 803a152:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 803a156:	7833      	ldrb	r3, [r6, #0]
 803a158:	2b3a      	cmp	r3, #58	@ 0x3a
 803a15a:	bf08      	it	eq
 803a15c:	3601      	addeq	r6, #1
 803a15e:	7833      	ldrb	r3, [r6, #0]
 803a160:	2b3c      	cmp	r3, #60	@ 0x3c
 803a162:	d162      	bne.n	803a22a <_tzset_unlocked_r+0x19a>
 803a164:	1c75      	adds	r5, r6, #1
 803a166:	ab0a      	add	r3, sp, #40	@ 0x28
 803a168:	4a90      	ldr	r2, [pc, #576]	@ (803a3ac <_tzset_unlocked_r+0x31c>)
 803a16a:	4991      	ldr	r1, [pc, #580]	@ (803a3b0 <_tzset_unlocked_r+0x320>)
 803a16c:	4628      	mov	r0, r5
 803a16e:	f002 f9ad 	bl	803c4cc <siscanf>
 803a172:	2800      	cmp	r0, #0
 803a174:	ddba      	ble.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a176:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a178:	1eda      	subs	r2, r3, #3
 803a17a:	2a07      	cmp	r2, #7
 803a17c:	d8b6      	bhi.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a17e:	5ceb      	ldrb	r3, [r5, r3]
 803a180:	2b3e      	cmp	r3, #62	@ 0x3e
 803a182:	d1b3      	bne.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a184:	3602      	adds	r6, #2
 803a186:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a188:	18f5      	adds	r5, r6, r3
 803a18a:	5cf3      	ldrb	r3, [r6, r3]
 803a18c:	2b2d      	cmp	r3, #45	@ 0x2d
 803a18e:	d15a      	bne.n	803a246 <_tzset_unlocked_r+0x1b6>
 803a190:	3501      	adds	r5, #1
 803a192:	f04f 39ff 	mov.w	r9, #4294967295
 803a196:	2300      	movs	r3, #0
 803a198:	af08      	add	r7, sp, #32
 803a19a:	aa07      	add	r2, sp, #28
 803a19c:	4985      	ldr	r1, [pc, #532]	@ (803a3b4 <_tzset_unlocked_r+0x324>)
 803a19e:	f8ad 301e 	strh.w	r3, [sp, #30]
 803a1a2:	4628      	mov	r0, r5
 803a1a4:	f8ad 3020 	strh.w	r3, [sp, #32]
 803a1a8:	ab0a      	add	r3, sp, #40	@ 0x28
 803a1aa:	9303      	str	r3, [sp, #12]
 803a1ac:	e9cd 3701 	strd	r3, r7, [sp, #4]
 803a1b0:	f10d 031e 	add.w	r3, sp, #30
 803a1b4:	9300      	str	r3, [sp, #0]
 803a1b6:	ab0a      	add	r3, sp, #40	@ 0x28
 803a1b8:	f002 f988 	bl	803c4cc <siscanf>
 803a1bc:	2800      	cmp	r0, #0
 803a1be:	dd95      	ble.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a1c0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 803a1c4:	223c      	movs	r2, #60	@ 0x3c
 803a1c6:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 803a1ca:	fb02 6603 	mla	r6, r2, r3, r6
 803a1ce:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 803a1d2:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 803a1d6:	fb02 6603 	mla	r6, r2, r3, r6
 803a1da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a1dc:	fb09 f606 	mul.w	r6, r9, r6
 803a1e0:	eb05 0903 	add.w	r9, r5, r3
 803a1e4:	5ceb      	ldrb	r3, [r5, r3]
 803a1e6:	2b3c      	cmp	r3, #60	@ 0x3c
 803a1e8:	f040 80ee 	bne.w	803a3c8 <_tzset_unlocked_r+0x338>
 803a1ec:	f109 0501 	add.w	r5, r9, #1
 803a1f0:	ab0a      	add	r3, sp, #40	@ 0x28
 803a1f2:	4a71      	ldr	r2, [pc, #452]	@ (803a3b8 <_tzset_unlocked_r+0x328>)
 803a1f4:	496e      	ldr	r1, [pc, #440]	@ (803a3b0 <_tzset_unlocked_r+0x320>)
 803a1f6:	4628      	mov	r0, r5
 803a1f8:	f002 f968 	bl	803c4cc <siscanf>
 803a1fc:	2800      	cmp	r0, #0
 803a1fe:	dc28      	bgt.n	803a252 <_tzset_unlocked_r+0x1c2>
 803a200:	f899 3001 	ldrb.w	r3, [r9, #1]
 803a204:	2b3e      	cmp	r3, #62	@ 0x3e
 803a206:	d124      	bne.n	803a252 <_tzset_unlocked_r+0x1c2>
 803a208:	4b68      	ldr	r3, [pc, #416]	@ (803a3ac <_tzset_unlocked_r+0x31c>)
 803a20a:	62a6      	str	r6, [r4, #40]	@ 0x28
 803a20c:	f8ca 6000 	str.w	r6, [sl]
 803a210:	e9c8 3300 	strd	r3, r3, [r8]
 803a214:	e76a      	b.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a216:	f7e6 fe67 	bl	8020ee8 <strcmp>
 803a21a:	2800      	cmp	r0, #0
 803a21c:	f47f af6d 	bne.w	803a0fa <_tzset_unlocked_r+0x6a>
 803a220:	e764      	b.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a222:	4631      	mov	r1, r6
 803a224:	f000 f9d1 	bl	803a5ca <strcpy>
 803a228:	e775      	b.n	803a116 <_tzset_unlocked_r+0x86>
 803a22a:	ab0a      	add	r3, sp, #40	@ 0x28
 803a22c:	4a5f      	ldr	r2, [pc, #380]	@ (803a3ac <_tzset_unlocked_r+0x31c>)
 803a22e:	4963      	ldr	r1, [pc, #396]	@ (803a3bc <_tzset_unlocked_r+0x32c>)
 803a230:	4630      	mov	r0, r6
 803a232:	f002 f94b 	bl	803c4cc <siscanf>
 803a236:	2800      	cmp	r0, #0
 803a238:	f77f af58 	ble.w	803a0ec <_tzset_unlocked_r+0x5c>
 803a23c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a23e:	3b03      	subs	r3, #3
 803a240:	2b07      	cmp	r3, #7
 803a242:	d9a0      	bls.n	803a186 <_tzset_unlocked_r+0xf6>
 803a244:	e752      	b.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a246:	2b2b      	cmp	r3, #43	@ 0x2b
 803a248:	f04f 0901 	mov.w	r9, #1
 803a24c:	bf08      	it	eq
 803a24e:	3501      	addeq	r5, #1
 803a250:	e7a1      	b.n	803a196 <_tzset_unlocked_r+0x106>
 803a252:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a254:	1eda      	subs	r2, r3, #3
 803a256:	2a07      	cmp	r2, #7
 803a258:	f63f af48 	bhi.w	803a0ec <_tzset_unlocked_r+0x5c>
 803a25c:	5ceb      	ldrb	r3, [r5, r3]
 803a25e:	2b3e      	cmp	r3, #62	@ 0x3e
 803a260:	f47f af44 	bne.w	803a0ec <_tzset_unlocked_r+0x5c>
 803a264:	f109 0902 	add.w	r9, r9, #2
 803a268:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a26a:	eb09 0503 	add.w	r5, r9, r3
 803a26e:	f819 3003 	ldrb.w	r3, [r9, r3]
 803a272:	2b2d      	cmp	r3, #45	@ 0x2d
 803a274:	f040 80b7 	bne.w	803a3e6 <_tzset_unlocked_r+0x356>
 803a278:	3501      	adds	r5, #1
 803a27a:	f04f 39ff 	mov.w	r9, #4294967295
 803a27e:	2300      	movs	r3, #0
 803a280:	aa07      	add	r2, sp, #28
 803a282:	494c      	ldr	r1, [pc, #304]	@ (803a3b4 <_tzset_unlocked_r+0x324>)
 803a284:	4628      	mov	r0, r5
 803a286:	f8ad 301c 	strh.w	r3, [sp, #28]
 803a28a:	f8ad 301e 	strh.w	r3, [sp, #30]
 803a28e:	f8ad 3020 	strh.w	r3, [sp, #32]
 803a292:	930a      	str	r3, [sp, #40]	@ 0x28
 803a294:	ab0a      	add	r3, sp, #40	@ 0x28
 803a296:	e9cd 7302 	strd	r7, r3, [sp, #8]
 803a29a:	9301      	str	r3, [sp, #4]
 803a29c:	f10d 031e 	add.w	r3, sp, #30
 803a2a0:	9300      	str	r3, [sp, #0]
 803a2a2:	ab0a      	add	r3, sp, #40	@ 0x28
 803a2a4:	f002 f912 	bl	803c4cc <siscanf>
 803a2a8:	2800      	cmp	r0, #0
 803a2aa:	f300 80a2 	bgt.w	803a3f2 <_tzset_unlocked_r+0x362>
 803a2ae:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 803a2b2:	9304      	str	r3, [sp, #16]
 803a2b4:	4627      	mov	r7, r4
 803a2b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a2b8:	f04f 0b00 	mov.w	fp, #0
 803a2bc:	441d      	add	r5, r3
 803a2be:	782b      	ldrb	r3, [r5, #0]
 803a2c0:	2b2c      	cmp	r3, #44	@ 0x2c
 803a2c2:	bf08      	it	eq
 803a2c4:	3501      	addeq	r5, #1
 803a2c6:	f895 9000 	ldrb.w	r9, [r5]
 803a2ca:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 803a2ce:	f040 80a3 	bne.w	803a418 <_tzset_unlocked_r+0x388>
 803a2d2:	ab0a      	add	r3, sp, #40	@ 0x28
 803a2d4:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 803a2d8:	4939      	ldr	r1, [pc, #228]	@ (803a3c0 <_tzset_unlocked_r+0x330>)
 803a2da:	4628      	mov	r0, r5
 803a2dc:	9303      	str	r3, [sp, #12]
 803a2de:	e9cd 3201 	strd	r3, r2, [sp, #4]
 803a2e2:	aa09      	add	r2, sp, #36	@ 0x24
 803a2e4:	9200      	str	r2, [sp, #0]
 803a2e6:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 803a2ea:	f002 f8ef 	bl	803c4cc <siscanf>
 803a2ee:	2803      	cmp	r0, #3
 803a2f0:	f47f aefc 	bne.w	803a0ec <_tzset_unlocked_r+0x5c>
 803a2f4:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 803a2f8:	1e4b      	subs	r3, r1, #1
 803a2fa:	2b0b      	cmp	r3, #11
 803a2fc:	f63f aef6 	bhi.w	803a0ec <_tzset_unlocked_r+0x5c>
 803a300:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 803a304:	1e53      	subs	r3, r2, #1
 803a306:	2b04      	cmp	r3, #4
 803a308:	f63f aef0 	bhi.w	803a0ec <_tzset_unlocked_r+0x5c>
 803a30c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 803a310:	2b06      	cmp	r3, #6
 803a312:	f63f aeeb 	bhi.w	803a0ec <_tzset_unlocked_r+0x5c>
 803a316:	f887 9008 	strb.w	r9, [r7, #8]
 803a31a:	617b      	str	r3, [r7, #20]
 803a31c:	e9c7 1203 	strd	r1, r2, [r7, #12]
 803a320:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a322:	eb05 0903 	add.w	r9, r5, r3
 803a326:	2500      	movs	r5, #0
 803a328:	f04f 0302 	mov.w	r3, #2
 803a32c:	f8ad 501e 	strh.w	r5, [sp, #30]
 803a330:	f8ad 301c 	strh.w	r3, [sp, #28]
 803a334:	f8ad 5020 	strh.w	r5, [sp, #32]
 803a338:	950a      	str	r5, [sp, #40]	@ 0x28
 803a33a:	f899 3000 	ldrb.w	r3, [r9]
 803a33e:	2b2f      	cmp	r3, #47	@ 0x2f
 803a340:	f040 8097 	bne.w	803a472 <_tzset_unlocked_r+0x3e2>
 803a344:	ab0a      	add	r3, sp, #40	@ 0x28
 803a346:	aa08      	add	r2, sp, #32
 803a348:	491e      	ldr	r1, [pc, #120]	@ (803a3c4 <_tzset_unlocked_r+0x334>)
 803a34a:	4648      	mov	r0, r9
 803a34c:	9303      	str	r3, [sp, #12]
 803a34e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 803a352:	f10d 021e 	add.w	r2, sp, #30
 803a356:	9200      	str	r2, [sp, #0]
 803a358:	aa07      	add	r2, sp, #28
 803a35a:	f002 f8b7 	bl	803c4cc <siscanf>
 803a35e:	42a8      	cmp	r0, r5
 803a360:	f300 8087 	bgt.w	803a472 <_tzset_unlocked_r+0x3e2>
 803a364:	214a      	movs	r1, #74	@ 0x4a
 803a366:	2200      	movs	r2, #0
 803a368:	2300      	movs	r3, #0
 803a36a:	62a5      	str	r5, [r4, #40]	@ 0x28
 803a36c:	7221      	strb	r1, [r4, #8]
 803a36e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 803a372:	6525      	str	r5, [r4, #80]	@ 0x50
 803a374:	e9c4 5503 	strd	r5, r5, [r4, #12]
 803a378:	e9c4 5505 	strd	r5, r5, [r4, #20]
 803a37c:	e9c4 2308 	strd	r2, r3, [r4, #32]
 803a380:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 803a384:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 803a388:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 803a38c:	e6ae      	b.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a38e:	bf00      	nop
 803a390:	0803d859 	.word	0x0803d859
 803a394:	200049fc 	.word	0x200049fc
 803a398:	20004a18 	.word	0x20004a18
 803a39c:	0803d85c 	.word	0x0803d85c
 803a3a0:	20004a1c 	.word	0x20004a1c
 803a3a4:	20000578 	.word	0x20000578
 803a3a8:	0803d7b6 	.word	0x0803d7b6
 803a3ac:	20004a0c 	.word	0x20004a0c
 803a3b0:	0803d860 	.word	0x0803d860
 803a3b4:	0803d895 	.word	0x0803d895
 803a3b8:	20004a00 	.word	0x20004a00
 803a3bc:	0803d873 	.word	0x0803d873
 803a3c0:	0803d881 	.word	0x0803d881
 803a3c4:	0803d894 	.word	0x0803d894
 803a3c8:	ab0a      	add	r3, sp, #40	@ 0x28
 803a3ca:	4a3f      	ldr	r2, [pc, #252]	@ (803a4c8 <_tzset_unlocked_r+0x438>)
 803a3cc:	493f      	ldr	r1, [pc, #252]	@ (803a4cc <_tzset_unlocked_r+0x43c>)
 803a3ce:	4648      	mov	r0, r9
 803a3d0:	f002 f87c 	bl	803c4cc <siscanf>
 803a3d4:	2800      	cmp	r0, #0
 803a3d6:	f77f af17 	ble.w	803a208 <_tzset_unlocked_r+0x178>
 803a3da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 803a3dc:	3b03      	subs	r3, #3
 803a3de:	2b07      	cmp	r3, #7
 803a3e0:	f67f af42 	bls.w	803a268 <_tzset_unlocked_r+0x1d8>
 803a3e4:	e682      	b.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a3e6:	2b2b      	cmp	r3, #43	@ 0x2b
 803a3e8:	f04f 0901 	mov.w	r9, #1
 803a3ec:	bf08      	it	eq
 803a3ee:	3501      	addeq	r5, #1
 803a3f0:	e745      	b.n	803a27e <_tzset_unlocked_r+0x1ee>
 803a3f2:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 803a3f6:	213c      	movs	r1, #60	@ 0x3c
 803a3f8:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 803a3fc:	fb01 3302 	mla	r3, r1, r2, r3
 803a400:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 803a404:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 803a408:	fb01 3302 	mla	r3, r1, r2, r3
 803a40c:	fb09 f303 	mul.w	r3, r9, r3
 803a410:	e74f      	b.n	803a2b2 <_tzset_unlocked_r+0x222>
 803a412:	f04f 0b01 	mov.w	fp, #1
 803a416:	e752      	b.n	803a2be <_tzset_unlocked_r+0x22e>
 803a418:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 803a41c:	f04f 020a 	mov.w	r2, #10
 803a420:	a90b      	add	r1, sp, #44	@ 0x2c
 803a422:	bf06      	itte	eq
 803a424:	3501      	addeq	r5, #1
 803a426:	464b      	moveq	r3, r9
 803a428:	2344      	movne	r3, #68	@ 0x44
 803a42a:	4628      	mov	r0, r5
 803a42c:	9305      	str	r3, [sp, #20]
 803a42e:	f001 fc9b 	bl	803bd68 <strtoul>
 803a432:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 803a436:	9b05      	ldr	r3, [sp, #20]
 803a438:	45a9      	cmp	r9, r5
 803a43a:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 803a43e:	d114      	bne.n	803a46a <_tzset_unlocked_r+0x3da>
 803a440:	234d      	movs	r3, #77	@ 0x4d
 803a442:	f1bb 0f00 	cmp.w	fp, #0
 803a446:	d107      	bne.n	803a458 <_tzset_unlocked_r+0x3c8>
 803a448:	2103      	movs	r1, #3
 803a44a:	7223      	strb	r3, [r4, #8]
 803a44c:	2302      	movs	r3, #2
 803a44e:	f8c4 b014 	str.w	fp, [r4, #20]
 803a452:	e9c4 1303 	strd	r1, r3, [r4, #12]
 803a456:	e766      	b.n	803a326 <_tzset_unlocked_r+0x296>
 803a458:	220b      	movs	r2, #11
 803a45a:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 803a45e:	2301      	movs	r3, #1
 803a460:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 803a464:	2300      	movs	r3, #0
 803a466:	63e3      	str	r3, [r4, #60]	@ 0x3c
 803a468:	e75d      	b.n	803a326 <_tzset_unlocked_r+0x296>
 803a46a:	b280      	uxth	r0, r0
 803a46c:	723b      	strb	r3, [r7, #8]
 803a46e:	6178      	str	r0, [r7, #20]
 803a470:	e759      	b.n	803a326 <_tzset_unlocked_r+0x296>
 803a472:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 803a476:	213c      	movs	r1, #60	@ 0x3c
 803a478:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 803a47c:	3728      	adds	r7, #40	@ 0x28
 803a47e:	fb01 3302 	mla	r3, r1, r2, r3
 803a482:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 803a486:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 803a48a:	fb01 3302 	mla	r3, r1, r2, r3
 803a48e:	f847 3c10 	str.w	r3, [r7, #-16]
 803a492:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 803a494:	444d      	add	r5, r9
 803a496:	f1bb 0f00 	cmp.w	fp, #0
 803a49a:	d0ba      	beq.n	803a412 <_tzset_unlocked_r+0x382>
 803a49c:	9b04      	ldr	r3, [sp, #16]
 803a49e:	6860      	ldr	r0, [r4, #4]
 803a4a0:	6523      	str	r3, [r4, #80]	@ 0x50
 803a4a2:	4b0b      	ldr	r3, [pc, #44]	@ (803a4d0 <_tzset_unlocked_r+0x440>)
 803a4a4:	62a6      	str	r6, [r4, #40]	@ 0x28
 803a4a6:	f8c8 3000 	str.w	r3, [r8]
 803a4aa:	4b07      	ldr	r3, [pc, #28]	@ (803a4c8 <_tzset_unlocked_r+0x438>)
 803a4ac:	f8c8 3004 	str.w	r3, [r8, #4]
 803a4b0:	f7ff fd28 	bl	8039f04 <__tzcalc_limits>
 803a4b4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 803a4b6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 803a4b8:	f8ca 2000 	str.w	r2, [sl]
 803a4bc:	1a9b      	subs	r3, r3, r2
 803a4be:	4a05      	ldr	r2, [pc, #20]	@ (803a4d4 <_tzset_unlocked_r+0x444>)
 803a4c0:	bf18      	it	ne
 803a4c2:	2301      	movne	r3, #1
 803a4c4:	6013      	str	r3, [r2, #0]
 803a4c6:	e611      	b.n	803a0ec <_tzset_unlocked_r+0x5c>
 803a4c8:	20004a00 	.word	0x20004a00
 803a4cc:	0803d873 	.word	0x0803d873
 803a4d0:	20004a0c 	.word	0x20004a0c
 803a4d4:	20004a1c 	.word	0x20004a1c

0803a4d8 <_localeconv_r>:
 803a4d8:	4800      	ldr	r0, [pc, #0]	@ (803a4dc <_localeconv_r+0x4>)
 803a4da:	4770      	bx	lr
 803a4dc:	20000718 	.word	0x20000718

0803a4e0 <_close_r>:
 803a4e0:	b538      	push	{r3, r4, r5, lr}
 803a4e2:	2300      	movs	r3, #0
 803a4e4:	4d05      	ldr	r5, [pc, #20]	@ (803a4fc <_close_r+0x1c>)
 803a4e6:	4604      	mov	r4, r0
 803a4e8:	4608      	mov	r0, r1
 803a4ea:	602b      	str	r3, [r5, #0]
 803a4ec:	f7e7 fd5e 	bl	8021fac <_close>
 803a4f0:	1c43      	adds	r3, r0, #1
 803a4f2:	d102      	bne.n	803a4fa <_close_r+0x1a>
 803a4f4:	682b      	ldr	r3, [r5, #0]
 803a4f6:	b103      	cbz	r3, 803a4fa <_close_r+0x1a>
 803a4f8:	6023      	str	r3, [r4, #0]
 803a4fa:	bd38      	pop	{r3, r4, r5, pc}
 803a4fc:	20004a20 	.word	0x20004a20

0803a500 <_lseek_r>:
 803a500:	b538      	push	{r3, r4, r5, lr}
 803a502:	4604      	mov	r4, r0
 803a504:	4d06      	ldr	r5, [pc, #24]	@ (803a520 <_lseek_r+0x20>)
 803a506:	4608      	mov	r0, r1
 803a508:	4611      	mov	r1, r2
 803a50a:	2200      	movs	r2, #0
 803a50c:	602a      	str	r2, [r5, #0]
 803a50e:	461a      	mov	r2, r3
 803a510:	f7e7 fd73 	bl	8021ffa <_lseek>
 803a514:	1c43      	adds	r3, r0, #1
 803a516:	d102      	bne.n	803a51e <_lseek_r+0x1e>
 803a518:	682b      	ldr	r3, [r5, #0]
 803a51a:	b103      	cbz	r3, 803a51e <_lseek_r+0x1e>
 803a51c:	6023      	str	r3, [r4, #0]
 803a51e:	bd38      	pop	{r3, r4, r5, pc}
 803a520:	20004a20 	.word	0x20004a20

0803a524 <_read_r>:
 803a524:	b538      	push	{r3, r4, r5, lr}
 803a526:	4604      	mov	r4, r0
 803a528:	4d06      	ldr	r5, [pc, #24]	@ (803a544 <_read_r+0x20>)
 803a52a:	4608      	mov	r0, r1
 803a52c:	4611      	mov	r1, r2
 803a52e:	2200      	movs	r2, #0
 803a530:	602a      	str	r2, [r5, #0]
 803a532:	461a      	mov	r2, r3
 803a534:	f7e7 fd1d 	bl	8021f72 <_read>
 803a538:	1c43      	adds	r3, r0, #1
 803a53a:	d102      	bne.n	803a542 <_read_r+0x1e>
 803a53c:	682b      	ldr	r3, [r5, #0]
 803a53e:	b103      	cbz	r3, 803a542 <_read_r+0x1e>
 803a540:	6023      	str	r3, [r4, #0]
 803a542:	bd38      	pop	{r3, r4, r5, pc}
 803a544:	20004a20 	.word	0x20004a20

0803a548 <_write_r>:
 803a548:	b538      	push	{r3, r4, r5, lr}
 803a54a:	4604      	mov	r4, r0
 803a54c:	4d06      	ldr	r5, [pc, #24]	@ (803a568 <_write_r+0x20>)
 803a54e:	4608      	mov	r0, r1
 803a550:	4611      	mov	r1, r2
 803a552:	2200      	movs	r2, #0
 803a554:	602a      	str	r2, [r5, #0]
 803a556:	461a      	mov	r2, r3
 803a558:	f7e6 fd9e 	bl	8021098 <_write>
 803a55c:	1c43      	adds	r3, r0, #1
 803a55e:	d102      	bne.n	803a566 <_write_r+0x1e>
 803a560:	682b      	ldr	r3, [r5, #0]
 803a562:	b103      	cbz	r3, 803a566 <_write_r+0x1e>
 803a564:	6023      	str	r3, [r4, #0]
 803a566:	bd38      	pop	{r3, r4, r5, pc}
 803a568:	20004a20 	.word	0x20004a20

0803a56c <__errno>:
 803a56c:	4b01      	ldr	r3, [pc, #4]	@ (803a574 <__errno+0x8>)
 803a56e:	6818      	ldr	r0, [r3, #0]
 803a570:	4770      	bx	lr
 803a572:	bf00      	nop
 803a574:	20000580 	.word	0x20000580

0803a578 <__libc_init_array>:
 803a578:	b570      	push	{r4, r5, r6, lr}
 803a57a:	4d0d      	ldr	r5, [pc, #52]	@ (803a5b0 <__libc_init_array+0x38>)
 803a57c:	2600      	movs	r6, #0
 803a57e:	4c0d      	ldr	r4, [pc, #52]	@ (803a5b4 <__libc_init_array+0x3c>)
 803a580:	1b64      	subs	r4, r4, r5
 803a582:	10a4      	asrs	r4, r4, #2
 803a584:	42a6      	cmp	r6, r4
 803a586:	d109      	bne.n	803a59c <__libc_init_array+0x24>
 803a588:	4d0b      	ldr	r5, [pc, #44]	@ (803a5b8 <__libc_init_array+0x40>)
 803a58a:	2600      	movs	r6, #0
 803a58c:	4c0b      	ldr	r4, [pc, #44]	@ (803a5bc <__libc_init_array+0x44>)
 803a58e:	f002 fd15 	bl	803cfbc <_init>
 803a592:	1b64      	subs	r4, r4, r5
 803a594:	10a4      	asrs	r4, r4, #2
 803a596:	42a6      	cmp	r6, r4
 803a598:	d105      	bne.n	803a5a6 <__libc_init_array+0x2e>
 803a59a:	bd70      	pop	{r4, r5, r6, pc}
 803a59c:	f855 3b04 	ldr.w	r3, [r5], #4
 803a5a0:	3601      	adds	r6, #1
 803a5a2:	4798      	blx	r3
 803a5a4:	e7ee      	b.n	803a584 <__libc_init_array+0xc>
 803a5a6:	f855 3b04 	ldr.w	r3, [r5], #4
 803a5aa:	3601      	adds	r6, #1
 803a5ac:	4798      	blx	r3
 803a5ae:	e7f2      	b.n	803a596 <__libc_init_array+0x1e>
 803a5b0:	0803dc78 	.word	0x0803dc78
 803a5b4:	0803dc78 	.word	0x0803dc78
 803a5b8:	0803dc78 	.word	0x0803dc78
 803a5bc:	0803dc7c 	.word	0x0803dc7c

0803a5c0 <__retarget_lock_init_recursive>:
 803a5c0:	4770      	bx	lr

0803a5c2 <__retarget_lock_acquire>:
 803a5c2:	4770      	bx	lr

0803a5c4 <__retarget_lock_acquire_recursive>:
 803a5c4:	4770      	bx	lr

0803a5c6 <__retarget_lock_release>:
 803a5c6:	4770      	bx	lr

0803a5c8 <__retarget_lock_release_recursive>:
 803a5c8:	4770      	bx	lr

0803a5ca <strcpy>:
 803a5ca:	4603      	mov	r3, r0
 803a5cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 803a5d0:	f803 2b01 	strb.w	r2, [r3], #1
 803a5d4:	2a00      	cmp	r2, #0
 803a5d6:	d1f9      	bne.n	803a5cc <strcpy+0x2>
 803a5d8:	4770      	bx	lr

0803a5da <memchr>:
 803a5da:	b2c9      	uxtb	r1, r1
 803a5dc:	4603      	mov	r3, r0
 803a5de:	4402      	add	r2, r0
 803a5e0:	b510      	push	{r4, lr}
 803a5e2:	4293      	cmp	r3, r2
 803a5e4:	4618      	mov	r0, r3
 803a5e6:	d101      	bne.n	803a5ec <memchr+0x12>
 803a5e8:	2000      	movs	r0, #0
 803a5ea:	e003      	b.n	803a5f4 <memchr+0x1a>
 803a5ec:	7804      	ldrb	r4, [r0, #0]
 803a5ee:	3301      	adds	r3, #1
 803a5f0:	428c      	cmp	r4, r1
 803a5f2:	d1f6      	bne.n	803a5e2 <memchr+0x8>
 803a5f4:	bd10      	pop	{r4, pc}

0803a5f6 <memcpy>:
 803a5f6:	440a      	add	r2, r1
 803a5f8:	1e43      	subs	r3, r0, #1
 803a5fa:	4291      	cmp	r1, r2
 803a5fc:	d100      	bne.n	803a600 <memcpy+0xa>
 803a5fe:	4770      	bx	lr
 803a600:	b510      	push	{r4, lr}
 803a602:	f811 4b01 	ldrb.w	r4, [r1], #1
 803a606:	4291      	cmp	r1, r2
 803a608:	f803 4f01 	strb.w	r4, [r3, #1]!
 803a60c:	d1f9      	bne.n	803a602 <memcpy+0xc>
 803a60e:	bd10      	pop	{r4, pc}

0803a610 <abort>:
 803a610:	2006      	movs	r0, #6
 803a612:	b508      	push	{r3, lr}
 803a614:	f001 ffda 	bl	803c5cc <raise>
 803a618:	2001      	movs	r0, #1
 803a61a:	f7e7 fc9f 	bl	8021f5c <_exit>

0803a61e <div>:
 803a61e:	b510      	push	{r4, lr}
 803a620:	fb91 f4f2 	sdiv	r4, r1, r2
 803a624:	fb02 1114 	mls	r1, r2, r4, r1
 803a628:	6004      	str	r4, [r0, #0]
 803a62a:	6041      	str	r1, [r0, #4]
 803a62c:	bd10      	pop	{r4, pc}

0803a62e <quorem>:
 803a62e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803a632:	6903      	ldr	r3, [r0, #16]
 803a634:	4607      	mov	r7, r0
 803a636:	690c      	ldr	r4, [r1, #16]
 803a638:	42a3      	cmp	r3, r4
 803a63a:	f2c0 8083 	blt.w	803a744 <quorem+0x116>
 803a63e:	3c01      	subs	r4, #1
 803a640:	f100 0514 	add.w	r5, r0, #20
 803a644:	f101 0814 	add.w	r8, r1, #20
 803a648:	00a3      	lsls	r3, r4, #2
 803a64a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 803a64e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 803a652:	9300      	str	r3, [sp, #0]
 803a654:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 803a658:	9301      	str	r3, [sp, #4]
 803a65a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 803a65e:	3301      	adds	r3, #1
 803a660:	429a      	cmp	r2, r3
 803a662:	fbb2 f6f3 	udiv	r6, r2, r3
 803a666:	d331      	bcc.n	803a6cc <quorem+0x9e>
 803a668:	f04f 0a00 	mov.w	sl, #0
 803a66c:	46c4      	mov	ip, r8
 803a66e:	46ae      	mov	lr, r5
 803a670:	46d3      	mov	fp, sl
 803a672:	f85c 3b04 	ldr.w	r3, [ip], #4
 803a676:	b298      	uxth	r0, r3
 803a678:	45e1      	cmp	r9, ip
 803a67a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 803a67e:	fb06 a000 	mla	r0, r6, r0, sl
 803a682:	ea4f 4210 	mov.w	r2, r0, lsr #16
 803a686:	b280      	uxth	r0, r0
 803a688:	fb06 2303 	mla	r3, r6, r3, r2
 803a68c:	f8de 2000 	ldr.w	r2, [lr]
 803a690:	b292      	uxth	r2, r2
 803a692:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 803a696:	eba2 0200 	sub.w	r2, r2, r0
 803a69a:	b29b      	uxth	r3, r3
 803a69c:	f8de 0000 	ldr.w	r0, [lr]
 803a6a0:	445a      	add	r2, fp
 803a6a2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 803a6a6:	b292      	uxth	r2, r2
 803a6a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 803a6ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 803a6b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 803a6b4:	f84e 2b04 	str.w	r2, [lr], #4
 803a6b8:	d2db      	bcs.n	803a672 <quorem+0x44>
 803a6ba:	9b00      	ldr	r3, [sp, #0]
 803a6bc:	58eb      	ldr	r3, [r5, r3]
 803a6be:	b92b      	cbnz	r3, 803a6cc <quorem+0x9e>
 803a6c0:	9b01      	ldr	r3, [sp, #4]
 803a6c2:	3b04      	subs	r3, #4
 803a6c4:	429d      	cmp	r5, r3
 803a6c6:	461a      	mov	r2, r3
 803a6c8:	d330      	bcc.n	803a72c <quorem+0xfe>
 803a6ca:	613c      	str	r4, [r7, #16]
 803a6cc:	4638      	mov	r0, r7
 803a6ce:	f001 f9cf 	bl	803ba70 <__mcmp>
 803a6d2:	2800      	cmp	r0, #0
 803a6d4:	db26      	blt.n	803a724 <quorem+0xf6>
 803a6d6:	4629      	mov	r1, r5
 803a6d8:	2000      	movs	r0, #0
 803a6da:	f858 2b04 	ldr.w	r2, [r8], #4
 803a6de:	f8d1 c000 	ldr.w	ip, [r1]
 803a6e2:	fa1f fe82 	uxth.w	lr, r2
 803a6e6:	45c1      	cmp	r9, r8
 803a6e8:	fa1f f38c 	uxth.w	r3, ip
 803a6ec:	ea4f 4212 	mov.w	r2, r2, lsr #16
 803a6f0:	eba3 030e 	sub.w	r3, r3, lr
 803a6f4:	4403      	add	r3, r0
 803a6f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 803a6fa:	b29b      	uxth	r3, r3
 803a6fc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 803a700:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 803a704:	ea4f 4022 	mov.w	r0, r2, asr #16
 803a708:	f841 3b04 	str.w	r3, [r1], #4
 803a70c:	d2e5      	bcs.n	803a6da <quorem+0xac>
 803a70e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 803a712:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 803a716:	b922      	cbnz	r2, 803a722 <quorem+0xf4>
 803a718:	3b04      	subs	r3, #4
 803a71a:	429d      	cmp	r5, r3
 803a71c:	461a      	mov	r2, r3
 803a71e:	d30b      	bcc.n	803a738 <quorem+0x10a>
 803a720:	613c      	str	r4, [r7, #16]
 803a722:	3601      	adds	r6, #1
 803a724:	4630      	mov	r0, r6
 803a726:	b003      	add	sp, #12
 803a728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803a72c:	6812      	ldr	r2, [r2, #0]
 803a72e:	3b04      	subs	r3, #4
 803a730:	2a00      	cmp	r2, #0
 803a732:	d1ca      	bne.n	803a6ca <quorem+0x9c>
 803a734:	3c01      	subs	r4, #1
 803a736:	e7c5      	b.n	803a6c4 <quorem+0x96>
 803a738:	6812      	ldr	r2, [r2, #0]
 803a73a:	3b04      	subs	r3, #4
 803a73c:	2a00      	cmp	r2, #0
 803a73e:	d1ef      	bne.n	803a720 <quorem+0xf2>
 803a740:	3c01      	subs	r4, #1
 803a742:	e7ea      	b.n	803a71a <quorem+0xec>
 803a744:	2000      	movs	r0, #0
 803a746:	e7ee      	b.n	803a726 <quorem+0xf8>

0803a748 <_dtoa_r>:
 803a748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803a74c:	69c7      	ldr	r7, [r0, #28]
 803a74e:	b097      	sub	sp, #92	@ 0x5c
 803a750:	4681      	mov	r9, r0
 803a752:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 803a754:	9107      	str	r1, [sp, #28]
 803a756:	920c      	str	r2, [sp, #48]	@ 0x30
 803a758:	9311      	str	r3, [sp, #68]	@ 0x44
 803a75a:	ec55 4b10 	vmov	r4, r5, d0
 803a75e:	ed8d 0b04 	vstr	d0, [sp, #16]
 803a762:	b97f      	cbnz	r7, 803a784 <_dtoa_r+0x3c>
 803a764:	2010      	movs	r0, #16
 803a766:	f000 fe4f 	bl	803b408 <malloc>
 803a76a:	4602      	mov	r2, r0
 803a76c:	f8c9 001c 	str.w	r0, [r9, #28]
 803a770:	b920      	cbnz	r0, 803a77c <_dtoa_r+0x34>
 803a772:	4ba9      	ldr	r3, [pc, #676]	@ (803aa18 <_dtoa_r+0x2d0>)
 803a774:	21ef      	movs	r1, #239	@ 0xef
 803a776:	48a9      	ldr	r0, [pc, #676]	@ (803aa1c <_dtoa_r+0x2d4>)
 803a778:	f7fe f8e2 	bl	8038940 <__assert_func>
 803a77c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 803a780:	6007      	str	r7, [r0, #0]
 803a782:	60c7      	str	r7, [r0, #12]
 803a784:	f8d9 301c 	ldr.w	r3, [r9, #28]
 803a788:	6819      	ldr	r1, [r3, #0]
 803a78a:	b159      	cbz	r1, 803a7a4 <_dtoa_r+0x5c>
 803a78c:	685a      	ldr	r2, [r3, #4]
 803a78e:	2301      	movs	r3, #1
 803a790:	4648      	mov	r0, r9
 803a792:	4093      	lsls	r3, r2
 803a794:	604a      	str	r2, [r1, #4]
 803a796:	608b      	str	r3, [r1, #8]
 803a798:	f000 ff34 	bl	803b604 <_Bfree>
 803a79c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 803a7a0:	2200      	movs	r2, #0
 803a7a2:	601a      	str	r2, [r3, #0]
 803a7a4:	1e2b      	subs	r3, r5, #0
 803a7a6:	bfb7      	itett	lt
 803a7a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 803a7ac:	2300      	movge	r3, #0
 803a7ae:	2201      	movlt	r2, #1
 803a7b0:	9305      	strlt	r3, [sp, #20]
 803a7b2:	bfa8      	it	ge
 803a7b4:	6033      	strge	r3, [r6, #0]
 803a7b6:	9f05      	ldr	r7, [sp, #20]
 803a7b8:	4b99      	ldr	r3, [pc, #612]	@ (803aa20 <_dtoa_r+0x2d8>)
 803a7ba:	bfb8      	it	lt
 803a7bc:	6032      	strlt	r2, [r6, #0]
 803a7be:	43bb      	bics	r3, r7
 803a7c0:	d112      	bne.n	803a7e8 <_dtoa_r+0xa0>
 803a7c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 803a7c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 803a7c8:	6013      	str	r3, [r2, #0]
 803a7ca:	f3c7 0313 	ubfx	r3, r7, #0, #20
 803a7ce:	4323      	orrs	r3, r4
 803a7d0:	f000 855a 	beq.w	803b288 <_dtoa_r+0xb40>
 803a7d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 803a7d6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 803aa34 <_dtoa_r+0x2ec>
 803a7da:	2b00      	cmp	r3, #0
 803a7dc:	f000 855c 	beq.w	803b298 <_dtoa_r+0xb50>
 803a7e0:	f10a 0303 	add.w	r3, sl, #3
 803a7e4:	f000 bd56 	b.w	803b294 <_dtoa_r+0xb4c>
 803a7e8:	ed9d 7b04 	vldr	d7, [sp, #16]
 803a7ec:	2200      	movs	r2, #0
 803a7ee:	2300      	movs	r3, #0
 803a7f0:	ec51 0b17 	vmov	r0, r1, d7
 803a7f4:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 803a7f8:	f7e6 fbde 	bl	8020fb8 <__aeabi_dcmpeq>
 803a7fc:	4680      	mov	r8, r0
 803a7fe:	b158      	cbz	r0, 803a818 <_dtoa_r+0xd0>
 803a800:	2301      	movs	r3, #1
 803a802:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 803a804:	6013      	str	r3, [r2, #0]
 803a806:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 803a808:	b113      	cbz	r3, 803a810 <_dtoa_r+0xc8>
 803a80a:	4b86      	ldr	r3, [pc, #536]	@ (803aa24 <_dtoa_r+0x2dc>)
 803a80c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 803a80e:	6013      	str	r3, [r2, #0]
 803a810:	f8df a224 	ldr.w	sl, [pc, #548]	@ 803aa38 <_dtoa_r+0x2f0>
 803a814:	f000 bd40 	b.w	803b298 <_dtoa_r+0xb50>
 803a818:	f3c7 560a 	ubfx	r6, r7, #20, #11
 803a81c:	aa14      	add	r2, sp, #80	@ 0x50
 803a81e:	a915      	add	r1, sp, #84	@ 0x54
 803a820:	4648      	mov	r0, r9
 803a822:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 803a826:	f001 f9d7 	bl	803bbd8 <__d2b>
 803a82a:	9002      	str	r0, [sp, #8]
 803a82c:	2e00      	cmp	r6, #0
 803a82e:	d076      	beq.n	803a91e <_dtoa_r+0x1d6>
 803a830:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 803a832:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 803a836:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 803a83a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 803a83e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 803a842:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 803a846:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 803a84a:	4619      	mov	r1, r3
 803a84c:	2200      	movs	r2, #0
 803a84e:	4b76      	ldr	r3, [pc, #472]	@ (803aa28 <_dtoa_r+0x2e0>)
 803a850:	f7e5 fd22 	bl	8020298 <__aeabi_dsub>
 803a854:	a36a      	add	r3, pc, #424	@ (adr r3, 803aa00 <_dtoa_r+0x2b8>)
 803a856:	e9d3 2300 	ldrd	r2, r3, [r3]
 803a85a:	f7e5 fed5 	bl	8020608 <__aeabi_dmul>
 803a85e:	a36a      	add	r3, pc, #424	@ (adr r3, 803aa08 <_dtoa_r+0x2c0>)
 803a860:	e9d3 2300 	ldrd	r2, r3, [r3]
 803a864:	f7e5 fd1a 	bl	802029c <__adddf3>
 803a868:	4604      	mov	r4, r0
 803a86a:	460d      	mov	r5, r1
 803a86c:	4630      	mov	r0, r6
 803a86e:	f7e5 fe61 	bl	8020534 <__aeabi_i2d>
 803a872:	a367      	add	r3, pc, #412	@ (adr r3, 803aa10 <_dtoa_r+0x2c8>)
 803a874:	e9d3 2300 	ldrd	r2, r3, [r3]
 803a878:	f7e5 fec6 	bl	8020608 <__aeabi_dmul>
 803a87c:	4602      	mov	r2, r0
 803a87e:	460b      	mov	r3, r1
 803a880:	4620      	mov	r0, r4
 803a882:	4629      	mov	r1, r5
 803a884:	f7e5 fd0a 	bl	802029c <__adddf3>
 803a888:	4604      	mov	r4, r0
 803a88a:	460d      	mov	r5, r1
 803a88c:	f7e6 fbdc 	bl	8021048 <__aeabi_d2iz>
 803a890:	2200      	movs	r2, #0
 803a892:	4607      	mov	r7, r0
 803a894:	2300      	movs	r3, #0
 803a896:	4620      	mov	r0, r4
 803a898:	4629      	mov	r1, r5
 803a89a:	f7e6 fb97 	bl	8020fcc <__aeabi_dcmplt>
 803a89e:	b140      	cbz	r0, 803a8b2 <_dtoa_r+0x16a>
 803a8a0:	4638      	mov	r0, r7
 803a8a2:	f7e5 fe47 	bl	8020534 <__aeabi_i2d>
 803a8a6:	4622      	mov	r2, r4
 803a8a8:	462b      	mov	r3, r5
 803a8aa:	f7e6 fb85 	bl	8020fb8 <__aeabi_dcmpeq>
 803a8ae:	b900      	cbnz	r0, 803a8b2 <_dtoa_r+0x16a>
 803a8b0:	3f01      	subs	r7, #1
 803a8b2:	2f16      	cmp	r7, #22
 803a8b4:	d852      	bhi.n	803a95c <_dtoa_r+0x214>
 803a8b6:	4b5d      	ldr	r3, [pc, #372]	@ (803aa2c <_dtoa_r+0x2e4>)
 803a8b8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 803a8bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 803a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 803a8c4:	f7e6 fb82 	bl	8020fcc <__aeabi_dcmplt>
 803a8c8:	2800      	cmp	r0, #0
 803a8ca:	d049      	beq.n	803a960 <_dtoa_r+0x218>
 803a8cc:	3f01      	subs	r7, #1
 803a8ce:	2300      	movs	r3, #0
 803a8d0:	9310      	str	r3, [sp, #64]	@ 0x40
 803a8d2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 803a8d4:	1b9b      	subs	r3, r3, r6
 803a8d6:	1e5a      	subs	r2, r3, #1
 803a8d8:	bf4c      	ite	mi
 803a8da:	f1c3 0301 	rsbmi	r3, r3, #1
 803a8de:	2300      	movpl	r3, #0
 803a8e0:	9206      	str	r2, [sp, #24]
 803a8e2:	bf45      	ittet	mi
 803a8e4:	9300      	strmi	r3, [sp, #0]
 803a8e6:	2300      	movmi	r3, #0
 803a8e8:	9300      	strpl	r3, [sp, #0]
 803a8ea:	9306      	strmi	r3, [sp, #24]
 803a8ec:	2f00      	cmp	r7, #0
 803a8ee:	db39      	blt.n	803a964 <_dtoa_r+0x21c>
 803a8f0:	9b06      	ldr	r3, [sp, #24]
 803a8f2:	970d      	str	r7, [sp, #52]	@ 0x34
 803a8f4:	443b      	add	r3, r7
 803a8f6:	9306      	str	r3, [sp, #24]
 803a8f8:	2300      	movs	r3, #0
 803a8fa:	9308      	str	r3, [sp, #32]
 803a8fc:	9b07      	ldr	r3, [sp, #28]
 803a8fe:	2b09      	cmp	r3, #9
 803a900:	d863      	bhi.n	803a9ca <_dtoa_r+0x282>
 803a902:	2b05      	cmp	r3, #5
 803a904:	bfc5      	ittet	gt
 803a906:	3b04      	subgt	r3, #4
 803a908:	2400      	movgt	r4, #0
 803a90a:	2401      	movle	r4, #1
 803a90c:	9307      	strgt	r3, [sp, #28]
 803a90e:	9b07      	ldr	r3, [sp, #28]
 803a910:	3b02      	subs	r3, #2
 803a912:	2b03      	cmp	r3, #3
 803a914:	d865      	bhi.n	803a9e2 <_dtoa_r+0x29a>
 803a916:	e8df f003 	tbb	[pc, r3]
 803a91a:	5654      	.short	0x5654
 803a91c:	2d39      	.short	0x2d39
 803a91e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 803a922:	441e      	add	r6, r3
 803a924:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 803a928:	2b20      	cmp	r3, #32
 803a92a:	bfc9      	itett	gt
 803a92c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 803a930:	f1c3 0320 	rsble	r3, r3, #32
 803a934:	409f      	lslgt	r7, r3
 803a936:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 803a93a:	bfd8      	it	le
 803a93c:	fa04 f003 	lslle.w	r0, r4, r3
 803a940:	f106 36ff 	add.w	r6, r6, #4294967295
 803a944:	bfc4      	itt	gt
 803a946:	fa24 f303 	lsrgt.w	r3, r4, r3
 803a94a:	ea47 0003 	orrgt.w	r0, r7, r3
 803a94e:	f7e5 fde1 	bl	8020514 <__aeabi_ui2d>
 803a952:	2201      	movs	r2, #1
 803a954:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 803a958:	9212      	str	r2, [sp, #72]	@ 0x48
 803a95a:	e776      	b.n	803a84a <_dtoa_r+0x102>
 803a95c:	2301      	movs	r3, #1
 803a95e:	e7b7      	b.n	803a8d0 <_dtoa_r+0x188>
 803a960:	9010      	str	r0, [sp, #64]	@ 0x40
 803a962:	e7b6      	b.n	803a8d2 <_dtoa_r+0x18a>
 803a964:	9b00      	ldr	r3, [sp, #0]
 803a966:	1bdb      	subs	r3, r3, r7
 803a968:	9300      	str	r3, [sp, #0]
 803a96a:	427b      	negs	r3, r7
 803a96c:	9308      	str	r3, [sp, #32]
 803a96e:	2300      	movs	r3, #0
 803a970:	930d      	str	r3, [sp, #52]	@ 0x34
 803a972:	e7c3      	b.n	803a8fc <_dtoa_r+0x1b4>
 803a974:	2301      	movs	r3, #1
 803a976:	9309      	str	r3, [sp, #36]	@ 0x24
 803a978:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 803a97a:	eb07 0b03 	add.w	fp, r7, r3
 803a97e:	f10b 0301 	add.w	r3, fp, #1
 803a982:	2b01      	cmp	r3, #1
 803a984:	9303      	str	r3, [sp, #12]
 803a986:	bfb8      	it	lt
 803a988:	2301      	movlt	r3, #1
 803a98a:	e006      	b.n	803a99a <_dtoa_r+0x252>
 803a98c:	2301      	movs	r3, #1
 803a98e:	9309      	str	r3, [sp, #36]	@ 0x24
 803a990:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 803a992:	2b00      	cmp	r3, #0
 803a994:	dd28      	ble.n	803a9e8 <_dtoa_r+0x2a0>
 803a996:	469b      	mov	fp, r3
 803a998:	9303      	str	r3, [sp, #12]
 803a99a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 803a99e:	2100      	movs	r1, #0
 803a9a0:	2204      	movs	r2, #4
 803a9a2:	f102 0514 	add.w	r5, r2, #20
 803a9a6:	429d      	cmp	r5, r3
 803a9a8:	d926      	bls.n	803a9f8 <_dtoa_r+0x2b0>
 803a9aa:	6041      	str	r1, [r0, #4]
 803a9ac:	4648      	mov	r0, r9
 803a9ae:	f000 fde9 	bl	803b584 <_Balloc>
 803a9b2:	4682      	mov	sl, r0
 803a9b4:	2800      	cmp	r0, #0
 803a9b6:	d141      	bne.n	803aa3c <_dtoa_r+0x2f4>
 803a9b8:	4b1d      	ldr	r3, [pc, #116]	@ (803aa30 <_dtoa_r+0x2e8>)
 803a9ba:	4602      	mov	r2, r0
 803a9bc:	f240 11af 	movw	r1, #431	@ 0x1af
 803a9c0:	e6d9      	b.n	803a776 <_dtoa_r+0x2e>
 803a9c2:	2300      	movs	r3, #0
 803a9c4:	e7e3      	b.n	803a98e <_dtoa_r+0x246>
 803a9c6:	2300      	movs	r3, #0
 803a9c8:	e7d5      	b.n	803a976 <_dtoa_r+0x22e>
 803a9ca:	2401      	movs	r4, #1
 803a9cc:	2300      	movs	r3, #0
 803a9ce:	9409      	str	r4, [sp, #36]	@ 0x24
 803a9d0:	9307      	str	r3, [sp, #28]
 803a9d2:	f04f 3bff 	mov.w	fp, #4294967295
 803a9d6:	2200      	movs	r2, #0
 803a9d8:	2312      	movs	r3, #18
 803a9da:	f8cd b00c 	str.w	fp, [sp, #12]
 803a9de:	920c      	str	r2, [sp, #48]	@ 0x30
 803a9e0:	e7db      	b.n	803a99a <_dtoa_r+0x252>
 803a9e2:	2301      	movs	r3, #1
 803a9e4:	9309      	str	r3, [sp, #36]	@ 0x24
 803a9e6:	e7f4      	b.n	803a9d2 <_dtoa_r+0x28a>
 803a9e8:	f04f 0b01 	mov.w	fp, #1
 803a9ec:	465b      	mov	r3, fp
 803a9ee:	f8cd b00c 	str.w	fp, [sp, #12]
 803a9f2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 803a9f6:	e7d0      	b.n	803a99a <_dtoa_r+0x252>
 803a9f8:	3101      	adds	r1, #1
 803a9fa:	0052      	lsls	r2, r2, #1
 803a9fc:	e7d1      	b.n	803a9a2 <_dtoa_r+0x25a>
 803a9fe:	bf00      	nop
 803aa00:	636f4361 	.word	0x636f4361
 803aa04:	3fd287a7 	.word	0x3fd287a7
 803aa08:	8b60c8b3 	.word	0x8b60c8b3
 803aa0c:	3fc68a28 	.word	0x3fc68a28
 803aa10:	509f79fb 	.word	0x509f79fb
 803aa14:	3fd34413 	.word	0x3fd34413
 803aa18:	0803d7e9 	.word	0x0803d7e9
 803aa1c:	0803d8b4 	.word	0x0803d8b4
 803aa20:	7ff00000 	.word	0x7ff00000
 803aa24:	0803d9a8 	.word	0x0803d9a8
 803aa28:	3ff80000 	.word	0x3ff80000
 803aa2c:	0803dba8 	.word	0x0803dba8
 803aa30:	0803d90c 	.word	0x0803d90c
 803aa34:	0803d8b0 	.word	0x0803d8b0
 803aa38:	0803d9a7 	.word	0x0803d9a7
 803aa3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 803aa40:	6018      	str	r0, [r3, #0]
 803aa42:	9b03      	ldr	r3, [sp, #12]
 803aa44:	2b0e      	cmp	r3, #14
 803aa46:	f200 80a1 	bhi.w	803ab8c <_dtoa_r+0x444>
 803aa4a:	2c00      	cmp	r4, #0
 803aa4c:	f000 809e 	beq.w	803ab8c <_dtoa_r+0x444>
 803aa50:	2f00      	cmp	r7, #0
 803aa52:	dd33      	ble.n	803aabc <_dtoa_r+0x374>
 803aa54:	f007 020f 	and.w	r2, r7, #15
 803aa58:	4b9b      	ldr	r3, [pc, #620]	@ (803acc8 <_dtoa_r+0x580>)
 803aa5a:	05f8      	lsls	r0, r7, #23
 803aa5c:	ea4f 1427 	mov.w	r4, r7, asr #4
 803aa60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 803aa64:	ed93 7b00 	vldr	d7, [r3]
 803aa68:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 803aa6c:	d516      	bpl.n	803aa9c <_dtoa_r+0x354>
 803aa6e:	4b97      	ldr	r3, [pc, #604]	@ (803accc <_dtoa_r+0x584>)
 803aa70:	f004 040f 	and.w	r4, r4, #15
 803aa74:	2603      	movs	r6, #3
 803aa76:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 803aa7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 803aa7e:	f7e5 feed 	bl	802085c <__aeabi_ddiv>
 803aa82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 803aa86:	4d91      	ldr	r5, [pc, #580]	@ (803accc <_dtoa_r+0x584>)
 803aa88:	b954      	cbnz	r4, 803aaa0 <_dtoa_r+0x358>
 803aa8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 803aa8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803aa92:	f7e5 fee3 	bl	802085c <__aeabi_ddiv>
 803aa96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 803aa9a:	e028      	b.n	803aaee <_dtoa_r+0x3a6>
 803aa9c:	2602      	movs	r6, #2
 803aa9e:	e7f2      	b.n	803aa86 <_dtoa_r+0x33e>
 803aaa0:	07e1      	lsls	r1, r4, #31
 803aaa2:	d508      	bpl.n	803aab6 <_dtoa_r+0x36e>
 803aaa4:	3601      	adds	r6, #1
 803aaa6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 803aaaa:	e9d5 2300 	ldrd	r2, r3, [r5]
 803aaae:	f7e5 fdab 	bl	8020608 <__aeabi_dmul>
 803aab2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 803aab6:	1064      	asrs	r4, r4, #1
 803aab8:	3508      	adds	r5, #8
 803aaba:	e7e5      	b.n	803aa88 <_dtoa_r+0x340>
 803aabc:	f000 80af 	beq.w	803ac1e <_dtoa_r+0x4d6>
 803aac0:	427c      	negs	r4, r7
 803aac2:	4b81      	ldr	r3, [pc, #516]	@ (803acc8 <_dtoa_r+0x580>)
 803aac4:	4d81      	ldr	r5, [pc, #516]	@ (803accc <_dtoa_r+0x584>)
 803aac6:	2602      	movs	r6, #2
 803aac8:	f004 020f 	and.w	r2, r4, #15
 803aacc:	1124      	asrs	r4, r4, #4
 803aace:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 803aad2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 803aad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 803aada:	f7e5 fd95 	bl	8020608 <__aeabi_dmul>
 803aade:	2300      	movs	r3, #0
 803aae0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 803aae4:	2c00      	cmp	r4, #0
 803aae6:	f040 808f 	bne.w	803ac08 <_dtoa_r+0x4c0>
 803aaea:	2b00      	cmp	r3, #0
 803aaec:	d1d3      	bne.n	803aa96 <_dtoa_r+0x34e>
 803aaee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 803aaf0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 803aaf4:	2b00      	cmp	r3, #0
 803aaf6:	f000 8094 	beq.w	803ac22 <_dtoa_r+0x4da>
 803aafa:	2200      	movs	r2, #0
 803aafc:	4b74      	ldr	r3, [pc, #464]	@ (803acd0 <_dtoa_r+0x588>)
 803aafe:	4620      	mov	r0, r4
 803ab00:	4629      	mov	r1, r5
 803ab02:	f7e6 fa63 	bl	8020fcc <__aeabi_dcmplt>
 803ab06:	2800      	cmp	r0, #0
 803ab08:	f000 808b 	beq.w	803ac22 <_dtoa_r+0x4da>
 803ab0c:	9b03      	ldr	r3, [sp, #12]
 803ab0e:	2b00      	cmp	r3, #0
 803ab10:	f000 8087 	beq.w	803ac22 <_dtoa_r+0x4da>
 803ab14:	f1bb 0f00 	cmp.w	fp, #0
 803ab18:	dd34      	ble.n	803ab84 <_dtoa_r+0x43c>
 803ab1a:	4620      	mov	r0, r4
 803ab1c:	f107 38ff 	add.w	r8, r7, #4294967295
 803ab20:	3601      	adds	r6, #1
 803ab22:	465c      	mov	r4, fp
 803ab24:	2200      	movs	r2, #0
 803ab26:	4b6b      	ldr	r3, [pc, #428]	@ (803acd4 <_dtoa_r+0x58c>)
 803ab28:	4629      	mov	r1, r5
 803ab2a:	f7e5 fd6d 	bl	8020608 <__aeabi_dmul>
 803ab2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 803ab32:	4630      	mov	r0, r6
 803ab34:	f7e5 fcfe 	bl	8020534 <__aeabi_i2d>
 803ab38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 803ab3c:	f7e5 fd64 	bl	8020608 <__aeabi_dmul>
 803ab40:	2200      	movs	r2, #0
 803ab42:	4b65      	ldr	r3, [pc, #404]	@ (803acd8 <_dtoa_r+0x590>)
 803ab44:	f7e5 fbaa 	bl	802029c <__adddf3>
 803ab48:	4605      	mov	r5, r0
 803ab4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 803ab4e:	2c00      	cmp	r4, #0
 803ab50:	d16a      	bne.n	803ac28 <_dtoa_r+0x4e0>
 803ab52:	2200      	movs	r2, #0
 803ab54:	4b61      	ldr	r3, [pc, #388]	@ (803acdc <_dtoa_r+0x594>)
 803ab56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803ab5a:	f7e5 fb9d 	bl	8020298 <__aeabi_dsub>
 803ab5e:	4602      	mov	r2, r0
 803ab60:	460b      	mov	r3, r1
 803ab62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 803ab66:	462a      	mov	r2, r5
 803ab68:	4633      	mov	r3, r6
 803ab6a:	f7e6 fa4d 	bl	8021008 <__aeabi_dcmpgt>
 803ab6e:	2800      	cmp	r0, #0
 803ab70:	f040 8298 	bne.w	803b0a4 <_dtoa_r+0x95c>
 803ab74:	462a      	mov	r2, r5
 803ab76:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 803ab7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803ab7e:	f7e6 fa25 	bl	8020fcc <__aeabi_dcmplt>
 803ab82:	bb38      	cbnz	r0, 803abd4 <_dtoa_r+0x48c>
 803ab84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 803ab88:	e9cd 3404 	strd	r3, r4, [sp, #16]
 803ab8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 803ab8e:	2b00      	cmp	r3, #0
 803ab90:	f2c0 8157 	blt.w	803ae42 <_dtoa_r+0x6fa>
 803ab94:	2f0e      	cmp	r7, #14
 803ab96:	f300 8154 	bgt.w	803ae42 <_dtoa_r+0x6fa>
 803ab9a:	4b4b      	ldr	r3, [pc, #300]	@ (803acc8 <_dtoa_r+0x580>)
 803ab9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 803aba0:	ed93 7b00 	vldr	d7, [r3]
 803aba4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 803aba6:	2b00      	cmp	r3, #0
 803aba8:	ed8d 7b00 	vstr	d7, [sp]
 803abac:	f280 80e5 	bge.w	803ad7a <_dtoa_r+0x632>
 803abb0:	9b03      	ldr	r3, [sp, #12]
 803abb2:	2b00      	cmp	r3, #0
 803abb4:	f300 80e1 	bgt.w	803ad7a <_dtoa_r+0x632>
 803abb8:	d10c      	bne.n	803abd4 <_dtoa_r+0x48c>
 803abba:	2200      	movs	r2, #0
 803abbc:	4b47      	ldr	r3, [pc, #284]	@ (803acdc <_dtoa_r+0x594>)
 803abbe:	ec51 0b17 	vmov	r0, r1, d7
 803abc2:	f7e5 fd21 	bl	8020608 <__aeabi_dmul>
 803abc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 803abca:	f7e6 fa13 	bl	8020ff4 <__aeabi_dcmpge>
 803abce:	2800      	cmp	r0, #0
 803abd0:	f000 8266 	beq.w	803b0a0 <_dtoa_r+0x958>
 803abd4:	2400      	movs	r4, #0
 803abd6:	4625      	mov	r5, r4
 803abd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 803abda:	4656      	mov	r6, sl
 803abdc:	ea6f 0803 	mvn.w	r8, r3
 803abe0:	2700      	movs	r7, #0
 803abe2:	4621      	mov	r1, r4
 803abe4:	4648      	mov	r0, r9
 803abe6:	f000 fd0d 	bl	803b604 <_Bfree>
 803abea:	2d00      	cmp	r5, #0
 803abec:	f000 80bd 	beq.w	803ad6a <_dtoa_r+0x622>
 803abf0:	b12f      	cbz	r7, 803abfe <_dtoa_r+0x4b6>
 803abf2:	42af      	cmp	r7, r5
 803abf4:	d003      	beq.n	803abfe <_dtoa_r+0x4b6>
 803abf6:	4639      	mov	r1, r7
 803abf8:	4648      	mov	r0, r9
 803abfa:	f000 fd03 	bl	803b604 <_Bfree>
 803abfe:	4629      	mov	r1, r5
 803ac00:	4648      	mov	r0, r9
 803ac02:	f000 fcff 	bl	803b604 <_Bfree>
 803ac06:	e0b0      	b.n	803ad6a <_dtoa_r+0x622>
 803ac08:	07e2      	lsls	r2, r4, #31
 803ac0a:	d505      	bpl.n	803ac18 <_dtoa_r+0x4d0>
 803ac0c:	3601      	adds	r6, #1
 803ac0e:	e9d5 2300 	ldrd	r2, r3, [r5]
 803ac12:	f7e5 fcf9 	bl	8020608 <__aeabi_dmul>
 803ac16:	2301      	movs	r3, #1
 803ac18:	1064      	asrs	r4, r4, #1
 803ac1a:	3508      	adds	r5, #8
 803ac1c:	e762      	b.n	803aae4 <_dtoa_r+0x39c>
 803ac1e:	2602      	movs	r6, #2
 803ac20:	e765      	b.n	803aaee <_dtoa_r+0x3a6>
 803ac22:	46b8      	mov	r8, r7
 803ac24:	9c03      	ldr	r4, [sp, #12]
 803ac26:	e784      	b.n	803ab32 <_dtoa_r+0x3ea>
 803ac28:	4b27      	ldr	r3, [pc, #156]	@ (803acc8 <_dtoa_r+0x580>)
 803ac2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 803ac2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 803ac30:	4454      	add	r4, sl
 803ac32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 803ac36:	2900      	cmp	r1, #0
 803ac38:	d054      	beq.n	803ace4 <_dtoa_r+0x59c>
 803ac3a:	2000      	movs	r0, #0
 803ac3c:	4928      	ldr	r1, [pc, #160]	@ (803ace0 <_dtoa_r+0x598>)
 803ac3e:	f7e5 fe0d 	bl	802085c <__aeabi_ddiv>
 803ac42:	4633      	mov	r3, r6
 803ac44:	4656      	mov	r6, sl
 803ac46:	462a      	mov	r2, r5
 803ac48:	f7e5 fb26 	bl	8020298 <__aeabi_dsub>
 803ac4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 803ac50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803ac54:	f7e6 f9f8 	bl	8021048 <__aeabi_d2iz>
 803ac58:	4605      	mov	r5, r0
 803ac5a:	f7e5 fc6b 	bl	8020534 <__aeabi_i2d>
 803ac5e:	4602      	mov	r2, r0
 803ac60:	460b      	mov	r3, r1
 803ac62:	3530      	adds	r5, #48	@ 0x30
 803ac64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803ac68:	f7e5 fb16 	bl	8020298 <__aeabi_dsub>
 803ac6c:	4602      	mov	r2, r0
 803ac6e:	460b      	mov	r3, r1
 803ac70:	f806 5b01 	strb.w	r5, [r6], #1
 803ac74:	e9cd 2304 	strd	r2, r3, [sp, #16]
 803ac78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 803ac7c:	f7e6 f9a6 	bl	8020fcc <__aeabi_dcmplt>
 803ac80:	2800      	cmp	r0, #0
 803ac82:	d172      	bne.n	803ad6a <_dtoa_r+0x622>
 803ac84:	2000      	movs	r0, #0
 803ac86:	4912      	ldr	r1, [pc, #72]	@ (803acd0 <_dtoa_r+0x588>)
 803ac88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 803ac8c:	f7e5 fb04 	bl	8020298 <__aeabi_dsub>
 803ac90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 803ac94:	f7e6 f99a 	bl	8020fcc <__aeabi_dcmplt>
 803ac98:	2800      	cmp	r0, #0
 803ac9a:	f040 80b4 	bne.w	803ae06 <_dtoa_r+0x6be>
 803ac9e:	42a6      	cmp	r6, r4
 803aca0:	f43f af70 	beq.w	803ab84 <_dtoa_r+0x43c>
 803aca4:	2200      	movs	r2, #0
 803aca6:	4b0b      	ldr	r3, [pc, #44]	@ (803acd4 <_dtoa_r+0x58c>)
 803aca8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 803acac:	f7e5 fcac 	bl	8020608 <__aeabi_dmul>
 803acb0:	2200      	movs	r2, #0
 803acb2:	4b08      	ldr	r3, [pc, #32]	@ (803acd4 <_dtoa_r+0x58c>)
 803acb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 803acb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803acbc:	f7e5 fca4 	bl	8020608 <__aeabi_dmul>
 803acc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 803acc4:	e7c4      	b.n	803ac50 <_dtoa_r+0x508>
 803acc6:	bf00      	nop
 803acc8:	0803dba8 	.word	0x0803dba8
 803accc:	0803db80 	.word	0x0803db80
 803acd0:	3ff00000 	.word	0x3ff00000
 803acd4:	40240000 	.word	0x40240000
 803acd8:	401c0000 	.word	0x401c0000
 803acdc:	40140000 	.word	0x40140000
 803ace0:	3fe00000 	.word	0x3fe00000
 803ace4:	4631      	mov	r1, r6
 803ace6:	4656      	mov	r6, sl
 803ace8:	4628      	mov	r0, r5
 803acea:	f7e5 fc8d 	bl	8020608 <__aeabi_dmul>
 803acee:	9413      	str	r4, [sp, #76]	@ 0x4c
 803acf0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 803acf4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803acf8:	f7e6 f9a6 	bl	8021048 <__aeabi_d2iz>
 803acfc:	4605      	mov	r5, r0
 803acfe:	f7e5 fc19 	bl	8020534 <__aeabi_i2d>
 803ad02:	4602      	mov	r2, r0
 803ad04:	3530      	adds	r5, #48	@ 0x30
 803ad06:	460b      	mov	r3, r1
 803ad08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803ad0c:	f7e5 fac4 	bl	8020298 <__aeabi_dsub>
 803ad10:	f806 5b01 	strb.w	r5, [r6], #1
 803ad14:	4602      	mov	r2, r0
 803ad16:	460b      	mov	r3, r1
 803ad18:	42a6      	cmp	r6, r4
 803ad1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 803ad1e:	f04f 0200 	mov.w	r2, #0
 803ad22:	d124      	bne.n	803ad6e <_dtoa_r+0x626>
 803ad24:	4baf      	ldr	r3, [pc, #700]	@ (803afe4 <_dtoa_r+0x89c>)
 803ad26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 803ad2a:	f7e5 fab7 	bl	802029c <__adddf3>
 803ad2e:	4602      	mov	r2, r0
 803ad30:	460b      	mov	r3, r1
 803ad32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803ad36:	f7e6 f967 	bl	8021008 <__aeabi_dcmpgt>
 803ad3a:	2800      	cmp	r0, #0
 803ad3c:	d163      	bne.n	803ae06 <_dtoa_r+0x6be>
 803ad3e:	2000      	movs	r0, #0
 803ad40:	49a8      	ldr	r1, [pc, #672]	@ (803afe4 <_dtoa_r+0x89c>)
 803ad42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 803ad46:	f7e5 faa7 	bl	8020298 <__aeabi_dsub>
 803ad4a:	4602      	mov	r2, r0
 803ad4c:	460b      	mov	r3, r1
 803ad4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 803ad52:	f7e6 f93b 	bl	8020fcc <__aeabi_dcmplt>
 803ad56:	2800      	cmp	r0, #0
 803ad58:	f43f af14 	beq.w	803ab84 <_dtoa_r+0x43c>
 803ad5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 803ad5e:	1e73      	subs	r3, r6, #1
 803ad60:	9313      	str	r3, [sp, #76]	@ 0x4c
 803ad62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 803ad66:	2b30      	cmp	r3, #48	@ 0x30
 803ad68:	d0f8      	beq.n	803ad5c <_dtoa_r+0x614>
 803ad6a:	4647      	mov	r7, r8
 803ad6c:	e03b      	b.n	803ade6 <_dtoa_r+0x69e>
 803ad6e:	4b9e      	ldr	r3, [pc, #632]	@ (803afe8 <_dtoa_r+0x8a0>)
 803ad70:	f7e5 fc4a 	bl	8020608 <__aeabi_dmul>
 803ad74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 803ad78:	e7bc      	b.n	803acf4 <_dtoa_r+0x5ac>
 803ad7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 803ad7e:	4656      	mov	r6, sl
 803ad80:	4620      	mov	r0, r4
 803ad82:	4629      	mov	r1, r5
 803ad84:	e9dd 2300 	ldrd	r2, r3, [sp]
 803ad88:	f7e5 fd68 	bl	802085c <__aeabi_ddiv>
 803ad8c:	f7e6 f95c 	bl	8021048 <__aeabi_d2iz>
 803ad90:	4680      	mov	r8, r0
 803ad92:	f7e5 fbcf 	bl	8020534 <__aeabi_i2d>
 803ad96:	e9dd 2300 	ldrd	r2, r3, [sp]
 803ad9a:	f7e5 fc35 	bl	8020608 <__aeabi_dmul>
 803ad9e:	4602      	mov	r2, r0
 803ada0:	4620      	mov	r0, r4
 803ada2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 803ada6:	460b      	mov	r3, r1
 803ada8:	4629      	mov	r1, r5
 803adaa:	f7e5 fa75 	bl	8020298 <__aeabi_dsub>
 803adae:	9d03      	ldr	r5, [sp, #12]
 803adb0:	f806 4b01 	strb.w	r4, [r6], #1
 803adb4:	eba6 040a 	sub.w	r4, r6, sl
 803adb8:	4602      	mov	r2, r0
 803adba:	460b      	mov	r3, r1
 803adbc:	42a5      	cmp	r5, r4
 803adbe:	d133      	bne.n	803ae28 <_dtoa_r+0x6e0>
 803adc0:	f7e5 fa6c 	bl	802029c <__adddf3>
 803adc4:	4604      	mov	r4, r0
 803adc6:	460d      	mov	r5, r1
 803adc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 803adcc:	f7e6 f91c 	bl	8021008 <__aeabi_dcmpgt>
 803add0:	b9c0      	cbnz	r0, 803ae04 <_dtoa_r+0x6bc>
 803add2:	4620      	mov	r0, r4
 803add4:	4629      	mov	r1, r5
 803add6:	e9dd 2300 	ldrd	r2, r3, [sp]
 803adda:	f7e6 f8ed 	bl	8020fb8 <__aeabi_dcmpeq>
 803adde:	b110      	cbz	r0, 803ade6 <_dtoa_r+0x69e>
 803ade0:	f018 0f01 	tst.w	r8, #1
 803ade4:	d10e      	bne.n	803ae04 <_dtoa_r+0x6bc>
 803ade6:	9902      	ldr	r1, [sp, #8]
 803ade8:	4648      	mov	r0, r9
 803adea:	f000 fc0b 	bl	803b604 <_Bfree>
 803adee:	2300      	movs	r3, #0
 803adf0:	3701      	adds	r7, #1
 803adf2:	7033      	strb	r3, [r6, #0]
 803adf4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 803adf6:	601f      	str	r7, [r3, #0]
 803adf8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 803adfa:	2b00      	cmp	r3, #0
 803adfc:	f000 824c 	beq.w	803b298 <_dtoa_r+0xb50>
 803ae00:	601e      	str	r6, [r3, #0]
 803ae02:	e249      	b.n	803b298 <_dtoa_r+0xb50>
 803ae04:	46b8      	mov	r8, r7
 803ae06:	4633      	mov	r3, r6
 803ae08:	461e      	mov	r6, r3
 803ae0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 803ae0e:	2a39      	cmp	r2, #57	@ 0x39
 803ae10:	d106      	bne.n	803ae20 <_dtoa_r+0x6d8>
 803ae12:	459a      	cmp	sl, r3
 803ae14:	d1f8      	bne.n	803ae08 <_dtoa_r+0x6c0>
 803ae16:	2230      	movs	r2, #48	@ 0x30
 803ae18:	f108 0801 	add.w	r8, r8, #1
 803ae1c:	f88a 2000 	strb.w	r2, [sl]
 803ae20:	781a      	ldrb	r2, [r3, #0]
 803ae22:	3201      	adds	r2, #1
 803ae24:	701a      	strb	r2, [r3, #0]
 803ae26:	e7a0      	b.n	803ad6a <_dtoa_r+0x622>
 803ae28:	2200      	movs	r2, #0
 803ae2a:	4b6f      	ldr	r3, [pc, #444]	@ (803afe8 <_dtoa_r+0x8a0>)
 803ae2c:	f7e5 fbec 	bl	8020608 <__aeabi_dmul>
 803ae30:	2200      	movs	r2, #0
 803ae32:	2300      	movs	r3, #0
 803ae34:	4604      	mov	r4, r0
 803ae36:	460d      	mov	r5, r1
 803ae38:	f7e6 f8be 	bl	8020fb8 <__aeabi_dcmpeq>
 803ae3c:	2800      	cmp	r0, #0
 803ae3e:	d09f      	beq.n	803ad80 <_dtoa_r+0x638>
 803ae40:	e7d1      	b.n	803ade6 <_dtoa_r+0x69e>
 803ae42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 803ae44:	2a00      	cmp	r2, #0
 803ae46:	f000 80ea 	beq.w	803b01e <_dtoa_r+0x8d6>
 803ae4a:	9a07      	ldr	r2, [sp, #28]
 803ae4c:	2a01      	cmp	r2, #1
 803ae4e:	f300 80cd 	bgt.w	803afec <_dtoa_r+0x8a4>
 803ae52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 803ae54:	2a00      	cmp	r2, #0
 803ae56:	f000 80c1 	beq.w	803afdc <_dtoa_r+0x894>
 803ae5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 803ae5e:	9c08      	ldr	r4, [sp, #32]
 803ae60:	9e00      	ldr	r6, [sp, #0]
 803ae62:	9a00      	ldr	r2, [sp, #0]
 803ae64:	2101      	movs	r1, #1
 803ae66:	4648      	mov	r0, r9
 803ae68:	441a      	add	r2, r3
 803ae6a:	9200      	str	r2, [sp, #0]
 803ae6c:	9a06      	ldr	r2, [sp, #24]
 803ae6e:	441a      	add	r2, r3
 803ae70:	9206      	str	r2, [sp, #24]
 803ae72:	f000 fc7d 	bl	803b770 <__i2b>
 803ae76:	4605      	mov	r5, r0
 803ae78:	b166      	cbz	r6, 803ae94 <_dtoa_r+0x74c>
 803ae7a:	9b06      	ldr	r3, [sp, #24]
 803ae7c:	2b00      	cmp	r3, #0
 803ae7e:	dd09      	ble.n	803ae94 <_dtoa_r+0x74c>
 803ae80:	42b3      	cmp	r3, r6
 803ae82:	9a00      	ldr	r2, [sp, #0]
 803ae84:	bfa8      	it	ge
 803ae86:	4633      	movge	r3, r6
 803ae88:	1ad2      	subs	r2, r2, r3
 803ae8a:	1af6      	subs	r6, r6, r3
 803ae8c:	9200      	str	r2, [sp, #0]
 803ae8e:	9a06      	ldr	r2, [sp, #24]
 803ae90:	1ad3      	subs	r3, r2, r3
 803ae92:	9306      	str	r3, [sp, #24]
 803ae94:	9b08      	ldr	r3, [sp, #32]
 803ae96:	b30b      	cbz	r3, 803aedc <_dtoa_r+0x794>
 803ae98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803ae9a:	2b00      	cmp	r3, #0
 803ae9c:	f000 80c6 	beq.w	803b02c <_dtoa_r+0x8e4>
 803aea0:	2c00      	cmp	r4, #0
 803aea2:	f000 80c0 	beq.w	803b026 <_dtoa_r+0x8de>
 803aea6:	4629      	mov	r1, r5
 803aea8:	4622      	mov	r2, r4
 803aeaa:	4648      	mov	r0, r9
 803aeac:	f000 fd1a 	bl	803b8e4 <__pow5mult>
 803aeb0:	9a02      	ldr	r2, [sp, #8]
 803aeb2:	4601      	mov	r1, r0
 803aeb4:	4605      	mov	r5, r0
 803aeb6:	4648      	mov	r0, r9
 803aeb8:	f000 fc70 	bl	803b79c <__multiply>
 803aebc:	9902      	ldr	r1, [sp, #8]
 803aebe:	4680      	mov	r8, r0
 803aec0:	4648      	mov	r0, r9
 803aec2:	f000 fb9f 	bl	803b604 <_Bfree>
 803aec6:	9b08      	ldr	r3, [sp, #32]
 803aec8:	1b1b      	subs	r3, r3, r4
 803aeca:	9308      	str	r3, [sp, #32]
 803aecc:	f000 80b1 	beq.w	803b032 <_dtoa_r+0x8ea>
 803aed0:	9a08      	ldr	r2, [sp, #32]
 803aed2:	4641      	mov	r1, r8
 803aed4:	4648      	mov	r0, r9
 803aed6:	f000 fd05 	bl	803b8e4 <__pow5mult>
 803aeda:	9002      	str	r0, [sp, #8]
 803aedc:	2101      	movs	r1, #1
 803aede:	4648      	mov	r0, r9
 803aee0:	f000 fc46 	bl	803b770 <__i2b>
 803aee4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 803aee6:	4604      	mov	r4, r0
 803aee8:	2b00      	cmp	r3, #0
 803aeea:	f000 81d9 	beq.w	803b2a0 <_dtoa_r+0xb58>
 803aeee:	461a      	mov	r2, r3
 803aef0:	4601      	mov	r1, r0
 803aef2:	4648      	mov	r0, r9
 803aef4:	f000 fcf6 	bl	803b8e4 <__pow5mult>
 803aef8:	9b07      	ldr	r3, [sp, #28]
 803aefa:	4604      	mov	r4, r0
 803aefc:	2b01      	cmp	r3, #1
 803aefe:	f300 809f 	bgt.w	803b040 <_dtoa_r+0x8f8>
 803af02:	9b04      	ldr	r3, [sp, #16]
 803af04:	2b00      	cmp	r3, #0
 803af06:	f040 8097 	bne.w	803b038 <_dtoa_r+0x8f0>
 803af0a:	9b05      	ldr	r3, [sp, #20]
 803af0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 803af10:	2b00      	cmp	r3, #0
 803af12:	f040 8093 	bne.w	803b03c <_dtoa_r+0x8f4>
 803af16:	9b05      	ldr	r3, [sp, #20]
 803af18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 803af1c:	0d1b      	lsrs	r3, r3, #20
 803af1e:	051b      	lsls	r3, r3, #20
 803af20:	b133      	cbz	r3, 803af30 <_dtoa_r+0x7e8>
 803af22:	9b00      	ldr	r3, [sp, #0]
 803af24:	3301      	adds	r3, #1
 803af26:	9300      	str	r3, [sp, #0]
 803af28:	9b06      	ldr	r3, [sp, #24]
 803af2a:	3301      	adds	r3, #1
 803af2c:	9306      	str	r3, [sp, #24]
 803af2e:	2301      	movs	r3, #1
 803af30:	9308      	str	r3, [sp, #32]
 803af32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 803af34:	2b00      	cmp	r3, #0
 803af36:	f000 81b9 	beq.w	803b2ac <_dtoa_r+0xb64>
 803af3a:	6923      	ldr	r3, [r4, #16]
 803af3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 803af40:	6918      	ldr	r0, [r3, #16]
 803af42:	f000 fbc9 	bl	803b6d8 <__hi0bits>
 803af46:	f1c0 0020 	rsb	r0, r0, #32
 803af4a:	9b06      	ldr	r3, [sp, #24]
 803af4c:	4418      	add	r0, r3
 803af4e:	f010 001f 	ands.w	r0, r0, #31
 803af52:	f000 8082 	beq.w	803b05a <_dtoa_r+0x912>
 803af56:	f1c0 0320 	rsb	r3, r0, #32
 803af5a:	2b04      	cmp	r3, #4
 803af5c:	dd73      	ble.n	803b046 <_dtoa_r+0x8fe>
 803af5e:	f1c0 001c 	rsb	r0, r0, #28
 803af62:	9b00      	ldr	r3, [sp, #0]
 803af64:	4403      	add	r3, r0
 803af66:	4406      	add	r6, r0
 803af68:	9300      	str	r3, [sp, #0]
 803af6a:	9b06      	ldr	r3, [sp, #24]
 803af6c:	4403      	add	r3, r0
 803af6e:	9306      	str	r3, [sp, #24]
 803af70:	9b00      	ldr	r3, [sp, #0]
 803af72:	2b00      	cmp	r3, #0
 803af74:	dd05      	ble.n	803af82 <_dtoa_r+0x83a>
 803af76:	461a      	mov	r2, r3
 803af78:	9902      	ldr	r1, [sp, #8]
 803af7a:	4648      	mov	r0, r9
 803af7c:	f000 fd0c 	bl	803b998 <__lshift>
 803af80:	9002      	str	r0, [sp, #8]
 803af82:	9b06      	ldr	r3, [sp, #24]
 803af84:	2b00      	cmp	r3, #0
 803af86:	dd05      	ble.n	803af94 <_dtoa_r+0x84c>
 803af88:	4621      	mov	r1, r4
 803af8a:	461a      	mov	r2, r3
 803af8c:	4648      	mov	r0, r9
 803af8e:	f000 fd03 	bl	803b998 <__lshift>
 803af92:	4604      	mov	r4, r0
 803af94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 803af96:	2b00      	cmp	r3, #0
 803af98:	d061      	beq.n	803b05e <_dtoa_r+0x916>
 803af9a:	4621      	mov	r1, r4
 803af9c:	9802      	ldr	r0, [sp, #8]
 803af9e:	f000 fd67 	bl	803ba70 <__mcmp>
 803afa2:	2800      	cmp	r0, #0
 803afa4:	da5b      	bge.n	803b05e <_dtoa_r+0x916>
 803afa6:	2300      	movs	r3, #0
 803afa8:	220a      	movs	r2, #10
 803afaa:	9902      	ldr	r1, [sp, #8]
 803afac:	4648      	mov	r0, r9
 803afae:	f000 fb4b 	bl	803b648 <__multadd>
 803afb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803afb4:	f107 38ff 	add.w	r8, r7, #4294967295
 803afb8:	9002      	str	r0, [sp, #8]
 803afba:	2b00      	cmp	r3, #0
 803afbc:	f000 8178 	beq.w	803b2b0 <_dtoa_r+0xb68>
 803afc0:	4629      	mov	r1, r5
 803afc2:	2300      	movs	r3, #0
 803afc4:	220a      	movs	r2, #10
 803afc6:	4648      	mov	r0, r9
 803afc8:	f000 fb3e 	bl	803b648 <__multadd>
 803afcc:	f1bb 0f00 	cmp.w	fp, #0
 803afd0:	4605      	mov	r5, r0
 803afd2:	dc6f      	bgt.n	803b0b4 <_dtoa_r+0x96c>
 803afd4:	9b07      	ldr	r3, [sp, #28]
 803afd6:	2b02      	cmp	r3, #2
 803afd8:	dc49      	bgt.n	803b06e <_dtoa_r+0x926>
 803afda:	e06b      	b.n	803b0b4 <_dtoa_r+0x96c>
 803afdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 803afde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 803afe2:	e73c      	b.n	803ae5e <_dtoa_r+0x716>
 803afe4:	3fe00000 	.word	0x3fe00000
 803afe8:	40240000 	.word	0x40240000
 803afec:	9b03      	ldr	r3, [sp, #12]
 803afee:	1e5c      	subs	r4, r3, #1
 803aff0:	9b08      	ldr	r3, [sp, #32]
 803aff2:	42a3      	cmp	r3, r4
 803aff4:	db09      	blt.n	803b00a <_dtoa_r+0x8c2>
 803aff6:	1b1c      	subs	r4, r3, r4
 803aff8:	9b03      	ldr	r3, [sp, #12]
 803affa:	2b00      	cmp	r3, #0
 803affc:	f6bf af30 	bge.w	803ae60 <_dtoa_r+0x718>
 803b000:	9b00      	ldr	r3, [sp, #0]
 803b002:	9a03      	ldr	r2, [sp, #12]
 803b004:	1a9e      	subs	r6, r3, r2
 803b006:	2300      	movs	r3, #0
 803b008:	e72b      	b.n	803ae62 <_dtoa_r+0x71a>
 803b00a:	9b08      	ldr	r3, [sp, #32]
 803b00c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 803b00e:	1ae3      	subs	r3, r4, r3
 803b010:	9408      	str	r4, [sp, #32]
 803b012:	9e00      	ldr	r6, [sp, #0]
 803b014:	2400      	movs	r4, #0
 803b016:	441a      	add	r2, r3
 803b018:	9b03      	ldr	r3, [sp, #12]
 803b01a:	920d      	str	r2, [sp, #52]	@ 0x34
 803b01c:	e721      	b.n	803ae62 <_dtoa_r+0x71a>
 803b01e:	9c08      	ldr	r4, [sp, #32]
 803b020:	9e00      	ldr	r6, [sp, #0]
 803b022:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 803b024:	e728      	b.n	803ae78 <_dtoa_r+0x730>
 803b026:	f8dd 8008 	ldr.w	r8, [sp, #8]
 803b02a:	e751      	b.n	803aed0 <_dtoa_r+0x788>
 803b02c:	9a08      	ldr	r2, [sp, #32]
 803b02e:	9902      	ldr	r1, [sp, #8]
 803b030:	e750      	b.n	803aed4 <_dtoa_r+0x78c>
 803b032:	f8cd 8008 	str.w	r8, [sp, #8]
 803b036:	e751      	b.n	803aedc <_dtoa_r+0x794>
 803b038:	2300      	movs	r3, #0
 803b03a:	e779      	b.n	803af30 <_dtoa_r+0x7e8>
 803b03c:	9b04      	ldr	r3, [sp, #16]
 803b03e:	e777      	b.n	803af30 <_dtoa_r+0x7e8>
 803b040:	2300      	movs	r3, #0
 803b042:	9308      	str	r3, [sp, #32]
 803b044:	e779      	b.n	803af3a <_dtoa_r+0x7f2>
 803b046:	d093      	beq.n	803af70 <_dtoa_r+0x828>
 803b048:	331c      	adds	r3, #28
 803b04a:	9a00      	ldr	r2, [sp, #0]
 803b04c:	441a      	add	r2, r3
 803b04e:	441e      	add	r6, r3
 803b050:	9200      	str	r2, [sp, #0]
 803b052:	9a06      	ldr	r2, [sp, #24]
 803b054:	441a      	add	r2, r3
 803b056:	9206      	str	r2, [sp, #24]
 803b058:	e78a      	b.n	803af70 <_dtoa_r+0x828>
 803b05a:	4603      	mov	r3, r0
 803b05c:	e7f4      	b.n	803b048 <_dtoa_r+0x900>
 803b05e:	9b03      	ldr	r3, [sp, #12]
 803b060:	46b8      	mov	r8, r7
 803b062:	2b00      	cmp	r3, #0
 803b064:	dc20      	bgt.n	803b0a8 <_dtoa_r+0x960>
 803b066:	469b      	mov	fp, r3
 803b068:	9b07      	ldr	r3, [sp, #28]
 803b06a:	2b02      	cmp	r3, #2
 803b06c:	dd1e      	ble.n	803b0ac <_dtoa_r+0x964>
 803b06e:	f1bb 0f00 	cmp.w	fp, #0
 803b072:	f47f adb1 	bne.w	803abd8 <_dtoa_r+0x490>
 803b076:	4621      	mov	r1, r4
 803b078:	465b      	mov	r3, fp
 803b07a:	2205      	movs	r2, #5
 803b07c:	4648      	mov	r0, r9
 803b07e:	f000 fae3 	bl	803b648 <__multadd>
 803b082:	4601      	mov	r1, r0
 803b084:	4604      	mov	r4, r0
 803b086:	9802      	ldr	r0, [sp, #8]
 803b088:	f000 fcf2 	bl	803ba70 <__mcmp>
 803b08c:	2800      	cmp	r0, #0
 803b08e:	f77f ada3 	ble.w	803abd8 <_dtoa_r+0x490>
 803b092:	4656      	mov	r6, sl
 803b094:	2331      	movs	r3, #49	@ 0x31
 803b096:	f108 0801 	add.w	r8, r8, #1
 803b09a:	f806 3b01 	strb.w	r3, [r6], #1
 803b09e:	e59f      	b.n	803abe0 <_dtoa_r+0x498>
 803b0a0:	46b8      	mov	r8, r7
 803b0a2:	9c03      	ldr	r4, [sp, #12]
 803b0a4:	4625      	mov	r5, r4
 803b0a6:	e7f4      	b.n	803b092 <_dtoa_r+0x94a>
 803b0a8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 803b0ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803b0ae:	2b00      	cmp	r3, #0
 803b0b0:	f000 8102 	beq.w	803b2b8 <_dtoa_r+0xb70>
 803b0b4:	2e00      	cmp	r6, #0
 803b0b6:	dd05      	ble.n	803b0c4 <_dtoa_r+0x97c>
 803b0b8:	4629      	mov	r1, r5
 803b0ba:	4632      	mov	r2, r6
 803b0bc:	4648      	mov	r0, r9
 803b0be:	f000 fc6b 	bl	803b998 <__lshift>
 803b0c2:	4605      	mov	r5, r0
 803b0c4:	9b08      	ldr	r3, [sp, #32]
 803b0c6:	2b00      	cmp	r3, #0
 803b0c8:	d05c      	beq.n	803b184 <_dtoa_r+0xa3c>
 803b0ca:	6869      	ldr	r1, [r5, #4]
 803b0cc:	4648      	mov	r0, r9
 803b0ce:	f000 fa59 	bl	803b584 <_Balloc>
 803b0d2:	4606      	mov	r6, r0
 803b0d4:	b928      	cbnz	r0, 803b0e2 <_dtoa_r+0x99a>
 803b0d6:	4b83      	ldr	r3, [pc, #524]	@ (803b2e4 <_dtoa_r+0xb9c>)
 803b0d8:	4602      	mov	r2, r0
 803b0da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 803b0de:	f7ff bb4a 	b.w	803a776 <_dtoa_r+0x2e>
 803b0e2:	692a      	ldr	r2, [r5, #16]
 803b0e4:	f105 010c 	add.w	r1, r5, #12
 803b0e8:	300c      	adds	r0, #12
 803b0ea:	3202      	adds	r2, #2
 803b0ec:	0092      	lsls	r2, r2, #2
 803b0ee:	f7ff fa82 	bl	803a5f6 <memcpy>
 803b0f2:	2201      	movs	r2, #1
 803b0f4:	4631      	mov	r1, r6
 803b0f6:	4648      	mov	r0, r9
 803b0f8:	f000 fc4e 	bl	803b998 <__lshift>
 803b0fc:	f10a 0301 	add.w	r3, sl, #1
 803b100:	462f      	mov	r7, r5
 803b102:	4605      	mov	r5, r0
 803b104:	9300      	str	r3, [sp, #0]
 803b106:	eb0a 030b 	add.w	r3, sl, fp
 803b10a:	9308      	str	r3, [sp, #32]
 803b10c:	9b04      	ldr	r3, [sp, #16]
 803b10e:	f003 0301 	and.w	r3, r3, #1
 803b112:	9306      	str	r3, [sp, #24]
 803b114:	9b00      	ldr	r3, [sp, #0]
 803b116:	4621      	mov	r1, r4
 803b118:	9802      	ldr	r0, [sp, #8]
 803b11a:	f103 3bff 	add.w	fp, r3, #4294967295
 803b11e:	f7ff fa86 	bl	803a62e <quorem>
 803b122:	4603      	mov	r3, r0
 803b124:	4639      	mov	r1, r7
 803b126:	9003      	str	r0, [sp, #12]
 803b128:	3330      	adds	r3, #48	@ 0x30
 803b12a:	9802      	ldr	r0, [sp, #8]
 803b12c:	9309      	str	r3, [sp, #36]	@ 0x24
 803b12e:	f000 fc9f 	bl	803ba70 <__mcmp>
 803b132:	462a      	mov	r2, r5
 803b134:	9004      	str	r0, [sp, #16]
 803b136:	4621      	mov	r1, r4
 803b138:	4648      	mov	r0, r9
 803b13a:	f000 fcb5 	bl	803baa8 <__mdiff>
 803b13e:	68c2      	ldr	r2, [r0, #12]
 803b140:	4606      	mov	r6, r0
 803b142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803b144:	bb02      	cbnz	r2, 803b188 <_dtoa_r+0xa40>
 803b146:	4601      	mov	r1, r0
 803b148:	9802      	ldr	r0, [sp, #8]
 803b14a:	f000 fc91 	bl	803ba70 <__mcmp>
 803b14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803b150:	4602      	mov	r2, r0
 803b152:	4631      	mov	r1, r6
 803b154:	4648      	mov	r0, r9
 803b156:	920c      	str	r2, [sp, #48]	@ 0x30
 803b158:	9309      	str	r3, [sp, #36]	@ 0x24
 803b15a:	f000 fa53 	bl	803b604 <_Bfree>
 803b15e:	9b07      	ldr	r3, [sp, #28]
 803b160:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 803b162:	9e00      	ldr	r6, [sp, #0]
 803b164:	ea42 0103 	orr.w	r1, r2, r3
 803b168:	9b06      	ldr	r3, [sp, #24]
 803b16a:	4319      	orrs	r1, r3
 803b16c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803b16e:	d10d      	bne.n	803b18c <_dtoa_r+0xa44>
 803b170:	2b39      	cmp	r3, #57	@ 0x39
 803b172:	d027      	beq.n	803b1c4 <_dtoa_r+0xa7c>
 803b174:	9a04      	ldr	r2, [sp, #16]
 803b176:	2a00      	cmp	r2, #0
 803b178:	dd01      	ble.n	803b17e <_dtoa_r+0xa36>
 803b17a:	9b03      	ldr	r3, [sp, #12]
 803b17c:	3331      	adds	r3, #49	@ 0x31
 803b17e:	f88b 3000 	strb.w	r3, [fp]
 803b182:	e52e      	b.n	803abe2 <_dtoa_r+0x49a>
 803b184:	4628      	mov	r0, r5
 803b186:	e7b9      	b.n	803b0fc <_dtoa_r+0x9b4>
 803b188:	2201      	movs	r2, #1
 803b18a:	e7e2      	b.n	803b152 <_dtoa_r+0xa0a>
 803b18c:	9904      	ldr	r1, [sp, #16]
 803b18e:	2900      	cmp	r1, #0
 803b190:	db04      	blt.n	803b19c <_dtoa_r+0xa54>
 803b192:	9807      	ldr	r0, [sp, #28]
 803b194:	4301      	orrs	r1, r0
 803b196:	9806      	ldr	r0, [sp, #24]
 803b198:	4301      	orrs	r1, r0
 803b19a:	d120      	bne.n	803b1de <_dtoa_r+0xa96>
 803b19c:	2a00      	cmp	r2, #0
 803b19e:	ddee      	ble.n	803b17e <_dtoa_r+0xa36>
 803b1a0:	2201      	movs	r2, #1
 803b1a2:	9902      	ldr	r1, [sp, #8]
 803b1a4:	4648      	mov	r0, r9
 803b1a6:	9300      	str	r3, [sp, #0]
 803b1a8:	f000 fbf6 	bl	803b998 <__lshift>
 803b1ac:	4621      	mov	r1, r4
 803b1ae:	9002      	str	r0, [sp, #8]
 803b1b0:	f000 fc5e 	bl	803ba70 <__mcmp>
 803b1b4:	2800      	cmp	r0, #0
 803b1b6:	9b00      	ldr	r3, [sp, #0]
 803b1b8:	dc02      	bgt.n	803b1c0 <_dtoa_r+0xa78>
 803b1ba:	d1e0      	bne.n	803b17e <_dtoa_r+0xa36>
 803b1bc:	07da      	lsls	r2, r3, #31
 803b1be:	d5de      	bpl.n	803b17e <_dtoa_r+0xa36>
 803b1c0:	2b39      	cmp	r3, #57	@ 0x39
 803b1c2:	d1da      	bne.n	803b17a <_dtoa_r+0xa32>
 803b1c4:	2339      	movs	r3, #57	@ 0x39
 803b1c6:	f88b 3000 	strb.w	r3, [fp]
 803b1ca:	4633      	mov	r3, r6
 803b1cc:	461e      	mov	r6, r3
 803b1ce:	3b01      	subs	r3, #1
 803b1d0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 803b1d4:	2a39      	cmp	r2, #57	@ 0x39
 803b1d6:	d04f      	beq.n	803b278 <_dtoa_r+0xb30>
 803b1d8:	3201      	adds	r2, #1
 803b1da:	701a      	strb	r2, [r3, #0]
 803b1dc:	e501      	b.n	803abe2 <_dtoa_r+0x49a>
 803b1de:	2a00      	cmp	r2, #0
 803b1e0:	dd03      	ble.n	803b1ea <_dtoa_r+0xaa2>
 803b1e2:	2b39      	cmp	r3, #57	@ 0x39
 803b1e4:	d0ee      	beq.n	803b1c4 <_dtoa_r+0xa7c>
 803b1e6:	3301      	adds	r3, #1
 803b1e8:	e7c9      	b.n	803b17e <_dtoa_r+0xa36>
 803b1ea:	9a00      	ldr	r2, [sp, #0]
 803b1ec:	9908      	ldr	r1, [sp, #32]
 803b1ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 803b1f2:	428a      	cmp	r2, r1
 803b1f4:	d029      	beq.n	803b24a <_dtoa_r+0xb02>
 803b1f6:	2300      	movs	r3, #0
 803b1f8:	220a      	movs	r2, #10
 803b1fa:	9902      	ldr	r1, [sp, #8]
 803b1fc:	4648      	mov	r0, r9
 803b1fe:	f000 fa23 	bl	803b648 <__multadd>
 803b202:	42af      	cmp	r7, r5
 803b204:	9002      	str	r0, [sp, #8]
 803b206:	f04f 0300 	mov.w	r3, #0
 803b20a:	f04f 020a 	mov.w	r2, #10
 803b20e:	4639      	mov	r1, r7
 803b210:	4648      	mov	r0, r9
 803b212:	d107      	bne.n	803b224 <_dtoa_r+0xadc>
 803b214:	f000 fa18 	bl	803b648 <__multadd>
 803b218:	4607      	mov	r7, r0
 803b21a:	4605      	mov	r5, r0
 803b21c:	9b00      	ldr	r3, [sp, #0]
 803b21e:	3301      	adds	r3, #1
 803b220:	9300      	str	r3, [sp, #0]
 803b222:	e777      	b.n	803b114 <_dtoa_r+0x9cc>
 803b224:	f000 fa10 	bl	803b648 <__multadd>
 803b228:	4629      	mov	r1, r5
 803b22a:	4607      	mov	r7, r0
 803b22c:	2300      	movs	r3, #0
 803b22e:	220a      	movs	r2, #10
 803b230:	4648      	mov	r0, r9
 803b232:	f000 fa09 	bl	803b648 <__multadd>
 803b236:	4605      	mov	r5, r0
 803b238:	e7f0      	b.n	803b21c <_dtoa_r+0xad4>
 803b23a:	f1bb 0f00 	cmp.w	fp, #0
 803b23e:	f04f 0700 	mov.w	r7, #0
 803b242:	bfcc      	ite	gt
 803b244:	465e      	movgt	r6, fp
 803b246:	2601      	movle	r6, #1
 803b248:	4456      	add	r6, sl
 803b24a:	2201      	movs	r2, #1
 803b24c:	9902      	ldr	r1, [sp, #8]
 803b24e:	4648      	mov	r0, r9
 803b250:	9300      	str	r3, [sp, #0]
 803b252:	f000 fba1 	bl	803b998 <__lshift>
 803b256:	4621      	mov	r1, r4
 803b258:	9002      	str	r0, [sp, #8]
 803b25a:	f000 fc09 	bl	803ba70 <__mcmp>
 803b25e:	2800      	cmp	r0, #0
 803b260:	dcb3      	bgt.n	803b1ca <_dtoa_r+0xa82>
 803b262:	d102      	bne.n	803b26a <_dtoa_r+0xb22>
 803b264:	9b00      	ldr	r3, [sp, #0]
 803b266:	07db      	lsls	r3, r3, #31
 803b268:	d4af      	bmi.n	803b1ca <_dtoa_r+0xa82>
 803b26a:	4633      	mov	r3, r6
 803b26c:	461e      	mov	r6, r3
 803b26e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 803b272:	2a30      	cmp	r2, #48	@ 0x30
 803b274:	d0fa      	beq.n	803b26c <_dtoa_r+0xb24>
 803b276:	e4b4      	b.n	803abe2 <_dtoa_r+0x49a>
 803b278:	459a      	cmp	sl, r3
 803b27a:	d1a7      	bne.n	803b1cc <_dtoa_r+0xa84>
 803b27c:	2331      	movs	r3, #49	@ 0x31
 803b27e:	f108 0801 	add.w	r8, r8, #1
 803b282:	f88a 3000 	strb.w	r3, [sl]
 803b286:	e4ac      	b.n	803abe2 <_dtoa_r+0x49a>
 803b288:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 803b28a:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 803b2e8 <_dtoa_r+0xba0>
 803b28e:	b11b      	cbz	r3, 803b298 <_dtoa_r+0xb50>
 803b290:	f10a 0308 	add.w	r3, sl, #8
 803b294:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 803b296:	6013      	str	r3, [r2, #0]
 803b298:	4650      	mov	r0, sl
 803b29a:	b017      	add	sp, #92	@ 0x5c
 803b29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803b2a0:	9b07      	ldr	r3, [sp, #28]
 803b2a2:	2b01      	cmp	r3, #1
 803b2a4:	f77f ae2d 	ble.w	803af02 <_dtoa_r+0x7ba>
 803b2a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 803b2aa:	9308      	str	r3, [sp, #32]
 803b2ac:	2001      	movs	r0, #1
 803b2ae:	e64c      	b.n	803af4a <_dtoa_r+0x802>
 803b2b0:	f1bb 0f00 	cmp.w	fp, #0
 803b2b4:	f77f aed8 	ble.w	803b068 <_dtoa_r+0x920>
 803b2b8:	4656      	mov	r6, sl
 803b2ba:	4621      	mov	r1, r4
 803b2bc:	9802      	ldr	r0, [sp, #8]
 803b2be:	f7ff f9b6 	bl	803a62e <quorem>
 803b2c2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 803b2c6:	f806 3b01 	strb.w	r3, [r6], #1
 803b2ca:	eba6 020a 	sub.w	r2, r6, sl
 803b2ce:	4593      	cmp	fp, r2
 803b2d0:	ddb3      	ble.n	803b23a <_dtoa_r+0xaf2>
 803b2d2:	2300      	movs	r3, #0
 803b2d4:	220a      	movs	r2, #10
 803b2d6:	9902      	ldr	r1, [sp, #8]
 803b2d8:	4648      	mov	r0, r9
 803b2da:	f000 f9b5 	bl	803b648 <__multadd>
 803b2de:	9002      	str	r0, [sp, #8]
 803b2e0:	e7eb      	b.n	803b2ba <_dtoa_r+0xb72>
 803b2e2:	bf00      	nop
 803b2e4:	0803d90c 	.word	0x0803d90c
 803b2e8:	0803d8a7 	.word	0x0803d8a7

0803b2ec <_free_r>:
 803b2ec:	b538      	push	{r3, r4, r5, lr}
 803b2ee:	4605      	mov	r5, r0
 803b2f0:	2900      	cmp	r1, #0
 803b2f2:	d041      	beq.n	803b378 <_free_r+0x8c>
 803b2f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 803b2f8:	1f0c      	subs	r4, r1, #4
 803b2fa:	2b00      	cmp	r3, #0
 803b2fc:	bfb8      	it	lt
 803b2fe:	18e4      	addlt	r4, r4, r3
 803b300:	f000 f934 	bl	803b56c <__malloc_lock>
 803b304:	4a1d      	ldr	r2, [pc, #116]	@ (803b37c <_free_r+0x90>)
 803b306:	6813      	ldr	r3, [r2, #0]
 803b308:	b933      	cbnz	r3, 803b318 <_free_r+0x2c>
 803b30a:	6063      	str	r3, [r4, #4]
 803b30c:	6014      	str	r4, [r2, #0]
 803b30e:	4628      	mov	r0, r5
 803b310:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 803b314:	f000 b930 	b.w	803b578 <__malloc_unlock>
 803b318:	42a3      	cmp	r3, r4
 803b31a:	d908      	bls.n	803b32e <_free_r+0x42>
 803b31c:	6820      	ldr	r0, [r4, #0]
 803b31e:	1821      	adds	r1, r4, r0
 803b320:	428b      	cmp	r3, r1
 803b322:	bf01      	itttt	eq
 803b324:	6819      	ldreq	r1, [r3, #0]
 803b326:	685b      	ldreq	r3, [r3, #4]
 803b328:	1809      	addeq	r1, r1, r0
 803b32a:	6021      	streq	r1, [r4, #0]
 803b32c:	e7ed      	b.n	803b30a <_free_r+0x1e>
 803b32e:	461a      	mov	r2, r3
 803b330:	685b      	ldr	r3, [r3, #4]
 803b332:	b10b      	cbz	r3, 803b338 <_free_r+0x4c>
 803b334:	42a3      	cmp	r3, r4
 803b336:	d9fa      	bls.n	803b32e <_free_r+0x42>
 803b338:	6811      	ldr	r1, [r2, #0]
 803b33a:	1850      	adds	r0, r2, r1
 803b33c:	42a0      	cmp	r0, r4
 803b33e:	d10b      	bne.n	803b358 <_free_r+0x6c>
 803b340:	6820      	ldr	r0, [r4, #0]
 803b342:	4401      	add	r1, r0
 803b344:	1850      	adds	r0, r2, r1
 803b346:	6011      	str	r1, [r2, #0]
 803b348:	4283      	cmp	r3, r0
 803b34a:	d1e0      	bne.n	803b30e <_free_r+0x22>
 803b34c:	6818      	ldr	r0, [r3, #0]
 803b34e:	685b      	ldr	r3, [r3, #4]
 803b350:	4408      	add	r0, r1
 803b352:	6053      	str	r3, [r2, #4]
 803b354:	6010      	str	r0, [r2, #0]
 803b356:	e7da      	b.n	803b30e <_free_r+0x22>
 803b358:	d902      	bls.n	803b360 <_free_r+0x74>
 803b35a:	230c      	movs	r3, #12
 803b35c:	602b      	str	r3, [r5, #0]
 803b35e:	e7d6      	b.n	803b30e <_free_r+0x22>
 803b360:	6820      	ldr	r0, [r4, #0]
 803b362:	1821      	adds	r1, r4, r0
 803b364:	428b      	cmp	r3, r1
 803b366:	bf02      	ittt	eq
 803b368:	6819      	ldreq	r1, [r3, #0]
 803b36a:	685b      	ldreq	r3, [r3, #4]
 803b36c:	1809      	addeq	r1, r1, r0
 803b36e:	6063      	str	r3, [r4, #4]
 803b370:	bf08      	it	eq
 803b372:	6021      	streq	r1, [r4, #0]
 803b374:	6054      	str	r4, [r2, #4]
 803b376:	e7ca      	b.n	803b30e <_free_r+0x22>
 803b378:	bd38      	pop	{r3, r4, r5, pc}
 803b37a:	bf00      	nop
 803b37c:	20004a2c 	.word	0x20004a2c

0803b380 <_findenv_r>:
 803b380:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b384:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 803b3f4 <_findenv_r+0x74>
 803b388:	4606      	mov	r6, r0
 803b38a:	4689      	mov	r9, r1
 803b38c:	4617      	mov	r7, r2
 803b38e:	f001 fa27 	bl	803c7e0 <__env_lock>
 803b392:	f8da 4000 	ldr.w	r4, [sl]
 803b396:	b134      	cbz	r4, 803b3a6 <_findenv_r+0x26>
 803b398:	464b      	mov	r3, r9
 803b39a:	4698      	mov	r8, r3
 803b39c:	f813 2b01 	ldrb.w	r2, [r3], #1
 803b3a0:	b13a      	cbz	r2, 803b3b2 <_findenv_r+0x32>
 803b3a2:	2a3d      	cmp	r2, #61	@ 0x3d
 803b3a4:	d1f9      	bne.n	803b39a <_findenv_r+0x1a>
 803b3a6:	4630      	mov	r0, r6
 803b3a8:	f001 fa20 	bl	803c7ec <__env_unlock>
 803b3ac:	2000      	movs	r0, #0
 803b3ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803b3b2:	eba8 0809 	sub.w	r8, r8, r9
 803b3b6:	46a3      	mov	fp, r4
 803b3b8:	f854 0b04 	ldr.w	r0, [r4], #4
 803b3bc:	2800      	cmp	r0, #0
 803b3be:	d0f2      	beq.n	803b3a6 <_findenv_r+0x26>
 803b3c0:	4642      	mov	r2, r8
 803b3c2:	4649      	mov	r1, r9
 803b3c4:	f001 f8c8 	bl	803c558 <strncmp>
 803b3c8:	2800      	cmp	r0, #0
 803b3ca:	d1f4      	bne.n	803b3b6 <_findenv_r+0x36>
 803b3cc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 803b3d0:	eb03 0508 	add.w	r5, r3, r8
 803b3d4:	f813 3008 	ldrb.w	r3, [r3, r8]
 803b3d8:	2b3d      	cmp	r3, #61	@ 0x3d
 803b3da:	d1ec      	bne.n	803b3b6 <_findenv_r+0x36>
 803b3dc:	f8da 3000 	ldr.w	r3, [sl]
 803b3e0:	4630      	mov	r0, r6
 803b3e2:	ebab 0303 	sub.w	r3, fp, r3
 803b3e6:	109b      	asrs	r3, r3, #2
 803b3e8:	603b      	str	r3, [r7, #0]
 803b3ea:	f001 f9ff 	bl	803c7ec <__env_unlock>
 803b3ee:	1c68      	adds	r0, r5, #1
 803b3f0:	e7dd      	b.n	803b3ae <_findenv_r+0x2e>
 803b3f2:	bf00      	nop
 803b3f4:	20000000 	.word	0x20000000

0803b3f8 <_getenv_r>:
 803b3f8:	b507      	push	{r0, r1, r2, lr}
 803b3fa:	aa01      	add	r2, sp, #4
 803b3fc:	f7ff ffc0 	bl	803b380 <_findenv_r>
 803b400:	b003      	add	sp, #12
 803b402:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0803b408 <malloc>:
 803b408:	4b02      	ldr	r3, [pc, #8]	@ (803b414 <malloc+0xc>)
 803b40a:	4601      	mov	r1, r0
 803b40c:	6818      	ldr	r0, [r3, #0]
 803b40e:	f000 b82d 	b.w	803b46c <_malloc_r>
 803b412:	bf00      	nop
 803b414:	20000580 	.word	0x20000580

0803b418 <free>:
 803b418:	4b02      	ldr	r3, [pc, #8]	@ (803b424 <free+0xc>)
 803b41a:	4601      	mov	r1, r0
 803b41c:	6818      	ldr	r0, [r3, #0]
 803b41e:	f7ff bf65 	b.w	803b2ec <_free_r>
 803b422:	bf00      	nop
 803b424:	20000580 	.word	0x20000580

0803b428 <sbrk_aligned>:
 803b428:	b570      	push	{r4, r5, r6, lr}
 803b42a:	4e0f      	ldr	r6, [pc, #60]	@ (803b468 <sbrk_aligned+0x40>)
 803b42c:	460c      	mov	r4, r1
 803b42e:	4605      	mov	r5, r0
 803b430:	6831      	ldr	r1, [r6, #0]
 803b432:	b911      	cbnz	r1, 803b43a <sbrk_aligned+0x12>
 803b434:	f001 f9b0 	bl	803c798 <_sbrk_r>
 803b438:	6030      	str	r0, [r6, #0]
 803b43a:	4621      	mov	r1, r4
 803b43c:	4628      	mov	r0, r5
 803b43e:	f001 f9ab 	bl	803c798 <_sbrk_r>
 803b442:	1c43      	adds	r3, r0, #1
 803b444:	d103      	bne.n	803b44e <sbrk_aligned+0x26>
 803b446:	f04f 34ff 	mov.w	r4, #4294967295
 803b44a:	4620      	mov	r0, r4
 803b44c:	bd70      	pop	{r4, r5, r6, pc}
 803b44e:	1cc4      	adds	r4, r0, #3
 803b450:	f024 0403 	bic.w	r4, r4, #3
 803b454:	42a0      	cmp	r0, r4
 803b456:	d0f8      	beq.n	803b44a <sbrk_aligned+0x22>
 803b458:	1a21      	subs	r1, r4, r0
 803b45a:	4628      	mov	r0, r5
 803b45c:	f001 f99c 	bl	803c798 <_sbrk_r>
 803b460:	3001      	adds	r0, #1
 803b462:	d1f2      	bne.n	803b44a <sbrk_aligned+0x22>
 803b464:	e7ef      	b.n	803b446 <sbrk_aligned+0x1e>
 803b466:	bf00      	nop
 803b468:	20004a28 	.word	0x20004a28

0803b46c <_malloc_r>:
 803b46c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 803b470:	1ccd      	adds	r5, r1, #3
 803b472:	4606      	mov	r6, r0
 803b474:	f025 0503 	bic.w	r5, r5, #3
 803b478:	3508      	adds	r5, #8
 803b47a:	2d0c      	cmp	r5, #12
 803b47c:	bf38      	it	cc
 803b47e:	250c      	movcc	r5, #12
 803b480:	2d00      	cmp	r5, #0
 803b482:	db01      	blt.n	803b488 <_malloc_r+0x1c>
 803b484:	42a9      	cmp	r1, r5
 803b486:	d904      	bls.n	803b492 <_malloc_r+0x26>
 803b488:	230c      	movs	r3, #12
 803b48a:	6033      	str	r3, [r6, #0]
 803b48c:	2000      	movs	r0, #0
 803b48e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 803b492:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 803b568 <_malloc_r+0xfc>
 803b496:	f000 f869 	bl	803b56c <__malloc_lock>
 803b49a:	f8d8 3000 	ldr.w	r3, [r8]
 803b49e:	461c      	mov	r4, r3
 803b4a0:	bb44      	cbnz	r4, 803b4f4 <_malloc_r+0x88>
 803b4a2:	4629      	mov	r1, r5
 803b4a4:	4630      	mov	r0, r6
 803b4a6:	f7ff ffbf 	bl	803b428 <sbrk_aligned>
 803b4aa:	1c43      	adds	r3, r0, #1
 803b4ac:	4604      	mov	r4, r0
 803b4ae:	d158      	bne.n	803b562 <_malloc_r+0xf6>
 803b4b0:	f8d8 4000 	ldr.w	r4, [r8]
 803b4b4:	4627      	mov	r7, r4
 803b4b6:	2f00      	cmp	r7, #0
 803b4b8:	d143      	bne.n	803b542 <_malloc_r+0xd6>
 803b4ba:	2c00      	cmp	r4, #0
 803b4bc:	d04b      	beq.n	803b556 <_malloc_r+0xea>
 803b4be:	6823      	ldr	r3, [r4, #0]
 803b4c0:	4639      	mov	r1, r7
 803b4c2:	4630      	mov	r0, r6
 803b4c4:	eb04 0903 	add.w	r9, r4, r3
 803b4c8:	f001 f966 	bl	803c798 <_sbrk_r>
 803b4cc:	4581      	cmp	r9, r0
 803b4ce:	d142      	bne.n	803b556 <_malloc_r+0xea>
 803b4d0:	6821      	ldr	r1, [r4, #0]
 803b4d2:	4630      	mov	r0, r6
 803b4d4:	1a6d      	subs	r5, r5, r1
 803b4d6:	4629      	mov	r1, r5
 803b4d8:	f7ff ffa6 	bl	803b428 <sbrk_aligned>
 803b4dc:	3001      	adds	r0, #1
 803b4de:	d03a      	beq.n	803b556 <_malloc_r+0xea>
 803b4e0:	6823      	ldr	r3, [r4, #0]
 803b4e2:	442b      	add	r3, r5
 803b4e4:	6023      	str	r3, [r4, #0]
 803b4e6:	f8d8 3000 	ldr.w	r3, [r8]
 803b4ea:	685a      	ldr	r2, [r3, #4]
 803b4ec:	bb62      	cbnz	r2, 803b548 <_malloc_r+0xdc>
 803b4ee:	f8c8 7000 	str.w	r7, [r8]
 803b4f2:	e00f      	b.n	803b514 <_malloc_r+0xa8>
 803b4f4:	6822      	ldr	r2, [r4, #0]
 803b4f6:	1b52      	subs	r2, r2, r5
 803b4f8:	d420      	bmi.n	803b53c <_malloc_r+0xd0>
 803b4fa:	2a0b      	cmp	r2, #11
 803b4fc:	d917      	bls.n	803b52e <_malloc_r+0xc2>
 803b4fe:	1961      	adds	r1, r4, r5
 803b500:	42a3      	cmp	r3, r4
 803b502:	6025      	str	r5, [r4, #0]
 803b504:	bf18      	it	ne
 803b506:	6059      	strne	r1, [r3, #4]
 803b508:	6863      	ldr	r3, [r4, #4]
 803b50a:	bf08      	it	eq
 803b50c:	f8c8 1000 	streq.w	r1, [r8]
 803b510:	5162      	str	r2, [r4, r5]
 803b512:	604b      	str	r3, [r1, #4]
 803b514:	4630      	mov	r0, r6
 803b516:	f000 f82f 	bl	803b578 <__malloc_unlock>
 803b51a:	f104 000b 	add.w	r0, r4, #11
 803b51e:	1d23      	adds	r3, r4, #4
 803b520:	f020 0007 	bic.w	r0, r0, #7
 803b524:	1ac2      	subs	r2, r0, r3
 803b526:	bf1c      	itt	ne
 803b528:	1a1b      	subne	r3, r3, r0
 803b52a:	50a3      	strne	r3, [r4, r2]
 803b52c:	e7af      	b.n	803b48e <_malloc_r+0x22>
 803b52e:	6862      	ldr	r2, [r4, #4]
 803b530:	42a3      	cmp	r3, r4
 803b532:	bf0c      	ite	eq
 803b534:	f8c8 2000 	streq.w	r2, [r8]
 803b538:	605a      	strne	r2, [r3, #4]
 803b53a:	e7eb      	b.n	803b514 <_malloc_r+0xa8>
 803b53c:	4623      	mov	r3, r4
 803b53e:	6864      	ldr	r4, [r4, #4]
 803b540:	e7ae      	b.n	803b4a0 <_malloc_r+0x34>
 803b542:	463c      	mov	r4, r7
 803b544:	687f      	ldr	r7, [r7, #4]
 803b546:	e7b6      	b.n	803b4b6 <_malloc_r+0x4a>
 803b548:	461a      	mov	r2, r3
 803b54a:	685b      	ldr	r3, [r3, #4]
 803b54c:	42a3      	cmp	r3, r4
 803b54e:	d1fb      	bne.n	803b548 <_malloc_r+0xdc>
 803b550:	2300      	movs	r3, #0
 803b552:	6053      	str	r3, [r2, #4]
 803b554:	e7de      	b.n	803b514 <_malloc_r+0xa8>
 803b556:	230c      	movs	r3, #12
 803b558:	4630      	mov	r0, r6
 803b55a:	6033      	str	r3, [r6, #0]
 803b55c:	f000 f80c 	bl	803b578 <__malloc_unlock>
 803b560:	e794      	b.n	803b48c <_malloc_r+0x20>
 803b562:	6005      	str	r5, [r0, #0]
 803b564:	e7d6      	b.n	803b514 <_malloc_r+0xa8>
 803b566:	bf00      	nop
 803b568:	20004a2c 	.word	0x20004a2c

0803b56c <__malloc_lock>:
 803b56c:	4801      	ldr	r0, [pc, #4]	@ (803b574 <__malloc_lock+0x8>)
 803b56e:	f7ff b829 	b.w	803a5c4 <__retarget_lock_acquire_recursive>
 803b572:	bf00      	nop
 803b574:	20004a26 	.word	0x20004a26

0803b578 <__malloc_unlock>:
 803b578:	4801      	ldr	r0, [pc, #4]	@ (803b580 <__malloc_unlock+0x8>)
 803b57a:	f7ff b825 	b.w	803a5c8 <__retarget_lock_release_recursive>
 803b57e:	bf00      	nop
 803b580:	20004a26 	.word	0x20004a26

0803b584 <_Balloc>:
 803b584:	b570      	push	{r4, r5, r6, lr}
 803b586:	69c6      	ldr	r6, [r0, #28]
 803b588:	4604      	mov	r4, r0
 803b58a:	460d      	mov	r5, r1
 803b58c:	b976      	cbnz	r6, 803b5ac <_Balloc+0x28>
 803b58e:	2010      	movs	r0, #16
 803b590:	f7ff ff3a 	bl	803b408 <malloc>
 803b594:	4602      	mov	r2, r0
 803b596:	61e0      	str	r0, [r4, #28]
 803b598:	b920      	cbnz	r0, 803b5a4 <_Balloc+0x20>
 803b59a:	4b18      	ldr	r3, [pc, #96]	@ (803b5fc <_Balloc+0x78>)
 803b59c:	216b      	movs	r1, #107	@ 0x6b
 803b59e:	4818      	ldr	r0, [pc, #96]	@ (803b600 <_Balloc+0x7c>)
 803b5a0:	f7fd f9ce 	bl	8038940 <__assert_func>
 803b5a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 803b5a8:	6006      	str	r6, [r0, #0]
 803b5aa:	60c6      	str	r6, [r0, #12]
 803b5ac:	69e6      	ldr	r6, [r4, #28]
 803b5ae:	68f3      	ldr	r3, [r6, #12]
 803b5b0:	b183      	cbz	r3, 803b5d4 <_Balloc+0x50>
 803b5b2:	69e3      	ldr	r3, [r4, #28]
 803b5b4:	68db      	ldr	r3, [r3, #12]
 803b5b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 803b5ba:	b9b8      	cbnz	r0, 803b5ec <_Balloc+0x68>
 803b5bc:	2101      	movs	r1, #1
 803b5be:	4620      	mov	r0, r4
 803b5c0:	fa01 f605 	lsl.w	r6, r1, r5
 803b5c4:	1d72      	adds	r2, r6, #5
 803b5c6:	0092      	lsls	r2, r2, #2
 803b5c8:	f001 f8f6 	bl	803c7b8 <_calloc_r>
 803b5cc:	b160      	cbz	r0, 803b5e8 <_Balloc+0x64>
 803b5ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 803b5d2:	e00e      	b.n	803b5f2 <_Balloc+0x6e>
 803b5d4:	2221      	movs	r2, #33	@ 0x21
 803b5d6:	2104      	movs	r1, #4
 803b5d8:	4620      	mov	r0, r4
 803b5da:	f001 f8ed 	bl	803c7b8 <_calloc_r>
 803b5de:	69e3      	ldr	r3, [r4, #28]
 803b5e0:	60f0      	str	r0, [r6, #12]
 803b5e2:	68db      	ldr	r3, [r3, #12]
 803b5e4:	2b00      	cmp	r3, #0
 803b5e6:	d1e4      	bne.n	803b5b2 <_Balloc+0x2e>
 803b5e8:	2000      	movs	r0, #0
 803b5ea:	bd70      	pop	{r4, r5, r6, pc}
 803b5ec:	6802      	ldr	r2, [r0, #0]
 803b5ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 803b5f2:	2300      	movs	r3, #0
 803b5f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 803b5f8:	e7f7      	b.n	803b5ea <_Balloc+0x66>
 803b5fa:	bf00      	nop
 803b5fc:	0803d7e9 	.word	0x0803d7e9
 803b600:	0803d91d 	.word	0x0803d91d

0803b604 <_Bfree>:
 803b604:	b570      	push	{r4, r5, r6, lr}
 803b606:	69c6      	ldr	r6, [r0, #28]
 803b608:	4605      	mov	r5, r0
 803b60a:	460c      	mov	r4, r1
 803b60c:	b976      	cbnz	r6, 803b62c <_Bfree+0x28>
 803b60e:	2010      	movs	r0, #16
 803b610:	f7ff fefa 	bl	803b408 <malloc>
 803b614:	4602      	mov	r2, r0
 803b616:	61e8      	str	r0, [r5, #28]
 803b618:	b920      	cbnz	r0, 803b624 <_Bfree+0x20>
 803b61a:	4b09      	ldr	r3, [pc, #36]	@ (803b640 <_Bfree+0x3c>)
 803b61c:	218f      	movs	r1, #143	@ 0x8f
 803b61e:	4809      	ldr	r0, [pc, #36]	@ (803b644 <_Bfree+0x40>)
 803b620:	f7fd f98e 	bl	8038940 <__assert_func>
 803b624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 803b628:	6006      	str	r6, [r0, #0]
 803b62a:	60c6      	str	r6, [r0, #12]
 803b62c:	b13c      	cbz	r4, 803b63e <_Bfree+0x3a>
 803b62e:	69eb      	ldr	r3, [r5, #28]
 803b630:	6862      	ldr	r2, [r4, #4]
 803b632:	68db      	ldr	r3, [r3, #12]
 803b634:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 803b638:	6021      	str	r1, [r4, #0]
 803b63a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 803b63e:	bd70      	pop	{r4, r5, r6, pc}
 803b640:	0803d7e9 	.word	0x0803d7e9
 803b644:	0803d91d 	.word	0x0803d91d

0803b648 <__multadd>:
 803b648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 803b64c:	f101 0c14 	add.w	ip, r1, #20
 803b650:	4607      	mov	r7, r0
 803b652:	460c      	mov	r4, r1
 803b654:	461e      	mov	r6, r3
 803b656:	690d      	ldr	r5, [r1, #16]
 803b658:	2000      	movs	r0, #0
 803b65a:	f8dc 3000 	ldr.w	r3, [ip]
 803b65e:	3001      	adds	r0, #1
 803b660:	b299      	uxth	r1, r3
 803b662:	4285      	cmp	r5, r0
 803b664:	fb02 6101 	mla	r1, r2, r1, r6
 803b668:	ea4f 4613 	mov.w	r6, r3, lsr #16
 803b66c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 803b670:	b289      	uxth	r1, r1
 803b672:	fb02 3306 	mla	r3, r2, r6, r3
 803b676:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 803b67a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 803b67e:	f84c 1b04 	str.w	r1, [ip], #4
 803b682:	dcea      	bgt.n	803b65a <__multadd+0x12>
 803b684:	b30e      	cbz	r6, 803b6ca <__multadd+0x82>
 803b686:	68a3      	ldr	r3, [r4, #8]
 803b688:	42ab      	cmp	r3, r5
 803b68a:	dc19      	bgt.n	803b6c0 <__multadd+0x78>
 803b68c:	6861      	ldr	r1, [r4, #4]
 803b68e:	4638      	mov	r0, r7
 803b690:	3101      	adds	r1, #1
 803b692:	f7ff ff77 	bl	803b584 <_Balloc>
 803b696:	4680      	mov	r8, r0
 803b698:	b928      	cbnz	r0, 803b6a6 <__multadd+0x5e>
 803b69a:	4602      	mov	r2, r0
 803b69c:	4b0c      	ldr	r3, [pc, #48]	@ (803b6d0 <__multadd+0x88>)
 803b69e:	21ba      	movs	r1, #186	@ 0xba
 803b6a0:	480c      	ldr	r0, [pc, #48]	@ (803b6d4 <__multadd+0x8c>)
 803b6a2:	f7fd f94d 	bl	8038940 <__assert_func>
 803b6a6:	6922      	ldr	r2, [r4, #16]
 803b6a8:	f104 010c 	add.w	r1, r4, #12
 803b6ac:	300c      	adds	r0, #12
 803b6ae:	3202      	adds	r2, #2
 803b6b0:	0092      	lsls	r2, r2, #2
 803b6b2:	f7fe ffa0 	bl	803a5f6 <memcpy>
 803b6b6:	4621      	mov	r1, r4
 803b6b8:	4644      	mov	r4, r8
 803b6ba:	4638      	mov	r0, r7
 803b6bc:	f7ff ffa2 	bl	803b604 <_Bfree>
 803b6c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 803b6c4:	3501      	adds	r5, #1
 803b6c6:	615e      	str	r6, [r3, #20]
 803b6c8:	6125      	str	r5, [r4, #16]
 803b6ca:	4620      	mov	r0, r4
 803b6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 803b6d0:	0803d90c 	.word	0x0803d90c
 803b6d4:	0803d91d 	.word	0x0803d91d

0803b6d8 <__hi0bits>:
 803b6d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 803b6dc:	4603      	mov	r3, r0
 803b6de:	bf36      	itet	cc
 803b6e0:	0403      	lslcc	r3, r0, #16
 803b6e2:	2000      	movcs	r0, #0
 803b6e4:	2010      	movcc	r0, #16
 803b6e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 803b6ea:	bf3c      	itt	cc
 803b6ec:	021b      	lslcc	r3, r3, #8
 803b6ee:	3008      	addcc	r0, #8
 803b6f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 803b6f4:	bf3c      	itt	cc
 803b6f6:	011b      	lslcc	r3, r3, #4
 803b6f8:	3004      	addcc	r0, #4
 803b6fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 803b6fe:	bf3c      	itt	cc
 803b700:	009b      	lslcc	r3, r3, #2
 803b702:	3002      	addcc	r0, #2
 803b704:	2b00      	cmp	r3, #0
 803b706:	db05      	blt.n	803b714 <__hi0bits+0x3c>
 803b708:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 803b70c:	f100 0001 	add.w	r0, r0, #1
 803b710:	bf08      	it	eq
 803b712:	2020      	moveq	r0, #32
 803b714:	4770      	bx	lr

0803b716 <__lo0bits>:
 803b716:	6803      	ldr	r3, [r0, #0]
 803b718:	4602      	mov	r2, r0
 803b71a:	f013 0007 	ands.w	r0, r3, #7
 803b71e:	d00b      	beq.n	803b738 <__lo0bits+0x22>
 803b720:	07d9      	lsls	r1, r3, #31
 803b722:	d421      	bmi.n	803b768 <__lo0bits+0x52>
 803b724:	0798      	lsls	r0, r3, #30
 803b726:	bf47      	ittee	mi
 803b728:	085b      	lsrmi	r3, r3, #1
 803b72a:	2001      	movmi	r0, #1
 803b72c:	089b      	lsrpl	r3, r3, #2
 803b72e:	2002      	movpl	r0, #2
 803b730:	bf4c      	ite	mi
 803b732:	6013      	strmi	r3, [r2, #0]
 803b734:	6013      	strpl	r3, [r2, #0]
 803b736:	4770      	bx	lr
 803b738:	b299      	uxth	r1, r3
 803b73a:	b909      	cbnz	r1, 803b740 <__lo0bits+0x2a>
 803b73c:	0c1b      	lsrs	r3, r3, #16
 803b73e:	2010      	movs	r0, #16
 803b740:	b2d9      	uxtb	r1, r3
 803b742:	b909      	cbnz	r1, 803b748 <__lo0bits+0x32>
 803b744:	3008      	adds	r0, #8
 803b746:	0a1b      	lsrs	r3, r3, #8
 803b748:	0719      	lsls	r1, r3, #28
 803b74a:	bf04      	itt	eq
 803b74c:	091b      	lsreq	r3, r3, #4
 803b74e:	3004      	addeq	r0, #4
 803b750:	0799      	lsls	r1, r3, #30
 803b752:	bf04      	itt	eq
 803b754:	089b      	lsreq	r3, r3, #2
 803b756:	3002      	addeq	r0, #2
 803b758:	07d9      	lsls	r1, r3, #31
 803b75a:	d403      	bmi.n	803b764 <__lo0bits+0x4e>
 803b75c:	085b      	lsrs	r3, r3, #1
 803b75e:	f100 0001 	add.w	r0, r0, #1
 803b762:	d003      	beq.n	803b76c <__lo0bits+0x56>
 803b764:	6013      	str	r3, [r2, #0]
 803b766:	4770      	bx	lr
 803b768:	2000      	movs	r0, #0
 803b76a:	4770      	bx	lr
 803b76c:	2020      	movs	r0, #32
 803b76e:	4770      	bx	lr

0803b770 <__i2b>:
 803b770:	b510      	push	{r4, lr}
 803b772:	460c      	mov	r4, r1
 803b774:	2101      	movs	r1, #1
 803b776:	f7ff ff05 	bl	803b584 <_Balloc>
 803b77a:	4602      	mov	r2, r0
 803b77c:	b928      	cbnz	r0, 803b78a <__i2b+0x1a>
 803b77e:	4b05      	ldr	r3, [pc, #20]	@ (803b794 <__i2b+0x24>)
 803b780:	f240 1145 	movw	r1, #325	@ 0x145
 803b784:	4804      	ldr	r0, [pc, #16]	@ (803b798 <__i2b+0x28>)
 803b786:	f7fd f8db 	bl	8038940 <__assert_func>
 803b78a:	2301      	movs	r3, #1
 803b78c:	6144      	str	r4, [r0, #20]
 803b78e:	6103      	str	r3, [r0, #16]
 803b790:	bd10      	pop	{r4, pc}
 803b792:	bf00      	nop
 803b794:	0803d90c 	.word	0x0803d90c
 803b798:	0803d91d 	.word	0x0803d91d

0803b79c <__multiply>:
 803b79c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803b7a0:	4617      	mov	r7, r2
 803b7a2:	690a      	ldr	r2, [r1, #16]
 803b7a4:	4689      	mov	r9, r1
 803b7a6:	b085      	sub	sp, #20
 803b7a8:	693b      	ldr	r3, [r7, #16]
 803b7aa:	429a      	cmp	r2, r3
 803b7ac:	bfa2      	ittt	ge
 803b7ae:	463b      	movge	r3, r7
 803b7b0:	460f      	movge	r7, r1
 803b7b2:	4699      	movge	r9, r3
 803b7b4:	693d      	ldr	r5, [r7, #16]
 803b7b6:	68bb      	ldr	r3, [r7, #8]
 803b7b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 803b7bc:	6879      	ldr	r1, [r7, #4]
 803b7be:	eb05 060a 	add.w	r6, r5, sl
 803b7c2:	42b3      	cmp	r3, r6
 803b7c4:	bfb8      	it	lt
 803b7c6:	3101      	addlt	r1, #1
 803b7c8:	f7ff fedc 	bl	803b584 <_Balloc>
 803b7cc:	b930      	cbnz	r0, 803b7dc <__multiply+0x40>
 803b7ce:	4602      	mov	r2, r0
 803b7d0:	4b42      	ldr	r3, [pc, #264]	@ (803b8dc <__multiply+0x140>)
 803b7d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 803b7d6:	4842      	ldr	r0, [pc, #264]	@ (803b8e0 <__multiply+0x144>)
 803b7d8:	f7fd f8b2 	bl	8038940 <__assert_func>
 803b7dc:	f100 0414 	add.w	r4, r0, #20
 803b7e0:	2200      	movs	r2, #0
 803b7e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 803b7e6:	4623      	mov	r3, r4
 803b7e8:	4573      	cmp	r3, lr
 803b7ea:	d320      	bcc.n	803b82e <__multiply+0x92>
 803b7ec:	f107 0814 	add.w	r8, r7, #20
 803b7f0:	f109 0114 	add.w	r1, r9, #20
 803b7f4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 803b7f8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 803b7fc:	9302      	str	r3, [sp, #8]
 803b7fe:	1beb      	subs	r3, r5, r7
 803b800:	3715      	adds	r7, #21
 803b802:	3b15      	subs	r3, #21
 803b804:	f023 0303 	bic.w	r3, r3, #3
 803b808:	3304      	adds	r3, #4
 803b80a:	42bd      	cmp	r5, r7
 803b80c:	bf38      	it	cc
 803b80e:	2304      	movcc	r3, #4
 803b810:	9301      	str	r3, [sp, #4]
 803b812:	9b02      	ldr	r3, [sp, #8]
 803b814:	9103      	str	r1, [sp, #12]
 803b816:	428b      	cmp	r3, r1
 803b818:	d80c      	bhi.n	803b834 <__multiply+0x98>
 803b81a:	2e00      	cmp	r6, #0
 803b81c:	dd03      	ble.n	803b826 <__multiply+0x8a>
 803b81e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 803b822:	2b00      	cmp	r3, #0
 803b824:	d057      	beq.n	803b8d6 <__multiply+0x13a>
 803b826:	6106      	str	r6, [r0, #16]
 803b828:	b005      	add	sp, #20
 803b82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803b82e:	f843 2b04 	str.w	r2, [r3], #4
 803b832:	e7d9      	b.n	803b7e8 <__multiply+0x4c>
 803b834:	f8b1 a000 	ldrh.w	sl, [r1]
 803b838:	f1ba 0f00 	cmp.w	sl, #0
 803b83c:	d021      	beq.n	803b882 <__multiply+0xe6>
 803b83e:	46c4      	mov	ip, r8
 803b840:	46a1      	mov	r9, r4
 803b842:	2700      	movs	r7, #0
 803b844:	f85c 2b04 	ldr.w	r2, [ip], #4
 803b848:	f8d9 3000 	ldr.w	r3, [r9]
 803b84c:	fa1f fb82 	uxth.w	fp, r2
 803b850:	4565      	cmp	r5, ip
 803b852:	b29b      	uxth	r3, r3
 803b854:	ea4f 4212 	mov.w	r2, r2, lsr #16
 803b858:	fb0a 330b 	mla	r3, sl, fp, r3
 803b85c:	443b      	add	r3, r7
 803b85e:	f8d9 7000 	ldr.w	r7, [r9]
 803b862:	ea4f 4717 	mov.w	r7, r7, lsr #16
 803b866:	fb0a 7202 	mla	r2, sl, r2, r7
 803b86a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 803b86e:	b29b      	uxth	r3, r3
 803b870:	ea4f 4712 	mov.w	r7, r2, lsr #16
 803b874:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 803b878:	f849 3b04 	str.w	r3, [r9], #4
 803b87c:	d8e2      	bhi.n	803b844 <__multiply+0xa8>
 803b87e:	9b01      	ldr	r3, [sp, #4]
 803b880:	50e7      	str	r7, [r4, r3]
 803b882:	9b03      	ldr	r3, [sp, #12]
 803b884:	3104      	adds	r1, #4
 803b886:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 803b88a:	f1b9 0f00 	cmp.w	r9, #0
 803b88e:	d020      	beq.n	803b8d2 <__multiply+0x136>
 803b890:	6823      	ldr	r3, [r4, #0]
 803b892:	4647      	mov	r7, r8
 803b894:	46a4      	mov	ip, r4
 803b896:	f04f 0a00 	mov.w	sl, #0
 803b89a:	f8b7 b000 	ldrh.w	fp, [r7]
 803b89e:	b29b      	uxth	r3, r3
 803b8a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 803b8a4:	fb09 220b 	mla	r2, r9, fp, r2
 803b8a8:	4452      	add	r2, sl
 803b8aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 803b8ae:	f84c 3b04 	str.w	r3, [ip], #4
 803b8b2:	f857 3b04 	ldr.w	r3, [r7], #4
 803b8b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 803b8ba:	f8bc 3000 	ldrh.w	r3, [ip]
 803b8be:	42bd      	cmp	r5, r7
 803b8c0:	fb09 330a 	mla	r3, r9, sl, r3
 803b8c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 803b8c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 803b8cc:	d8e5      	bhi.n	803b89a <__multiply+0xfe>
 803b8ce:	9a01      	ldr	r2, [sp, #4]
 803b8d0:	50a3      	str	r3, [r4, r2]
 803b8d2:	3404      	adds	r4, #4
 803b8d4:	e79d      	b.n	803b812 <__multiply+0x76>
 803b8d6:	3e01      	subs	r6, #1
 803b8d8:	e79f      	b.n	803b81a <__multiply+0x7e>
 803b8da:	bf00      	nop
 803b8dc:	0803d90c 	.word	0x0803d90c
 803b8e0:	0803d91d 	.word	0x0803d91d

0803b8e4 <__pow5mult>:
 803b8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 803b8e8:	4615      	mov	r5, r2
 803b8ea:	f012 0203 	ands.w	r2, r2, #3
 803b8ee:	4607      	mov	r7, r0
 803b8f0:	460e      	mov	r6, r1
 803b8f2:	d007      	beq.n	803b904 <__pow5mult+0x20>
 803b8f4:	3a01      	subs	r2, #1
 803b8f6:	4c25      	ldr	r4, [pc, #148]	@ (803b98c <__pow5mult+0xa8>)
 803b8f8:	2300      	movs	r3, #0
 803b8fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 803b8fe:	f7ff fea3 	bl	803b648 <__multadd>
 803b902:	4606      	mov	r6, r0
 803b904:	10ad      	asrs	r5, r5, #2
 803b906:	d03d      	beq.n	803b984 <__pow5mult+0xa0>
 803b908:	69fc      	ldr	r4, [r7, #28]
 803b90a:	b97c      	cbnz	r4, 803b92c <__pow5mult+0x48>
 803b90c:	2010      	movs	r0, #16
 803b90e:	f7ff fd7b 	bl	803b408 <malloc>
 803b912:	4602      	mov	r2, r0
 803b914:	61f8      	str	r0, [r7, #28]
 803b916:	b928      	cbnz	r0, 803b924 <__pow5mult+0x40>
 803b918:	4b1d      	ldr	r3, [pc, #116]	@ (803b990 <__pow5mult+0xac>)
 803b91a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 803b91e:	481d      	ldr	r0, [pc, #116]	@ (803b994 <__pow5mult+0xb0>)
 803b920:	f7fd f80e 	bl	8038940 <__assert_func>
 803b924:	e9c0 4401 	strd	r4, r4, [r0, #4]
 803b928:	6004      	str	r4, [r0, #0]
 803b92a:	60c4      	str	r4, [r0, #12]
 803b92c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 803b930:	f8d8 4008 	ldr.w	r4, [r8, #8]
 803b934:	b94c      	cbnz	r4, 803b94a <__pow5mult+0x66>
 803b936:	f240 2171 	movw	r1, #625	@ 0x271
 803b93a:	4638      	mov	r0, r7
 803b93c:	f7ff ff18 	bl	803b770 <__i2b>
 803b940:	2300      	movs	r3, #0
 803b942:	4604      	mov	r4, r0
 803b944:	f8c8 0008 	str.w	r0, [r8, #8]
 803b948:	6003      	str	r3, [r0, #0]
 803b94a:	f04f 0900 	mov.w	r9, #0
 803b94e:	07eb      	lsls	r3, r5, #31
 803b950:	d50a      	bpl.n	803b968 <__pow5mult+0x84>
 803b952:	4631      	mov	r1, r6
 803b954:	4622      	mov	r2, r4
 803b956:	4638      	mov	r0, r7
 803b958:	f7ff ff20 	bl	803b79c <__multiply>
 803b95c:	4680      	mov	r8, r0
 803b95e:	4631      	mov	r1, r6
 803b960:	4638      	mov	r0, r7
 803b962:	4646      	mov	r6, r8
 803b964:	f7ff fe4e 	bl	803b604 <_Bfree>
 803b968:	106d      	asrs	r5, r5, #1
 803b96a:	d00b      	beq.n	803b984 <__pow5mult+0xa0>
 803b96c:	6820      	ldr	r0, [r4, #0]
 803b96e:	b938      	cbnz	r0, 803b980 <__pow5mult+0x9c>
 803b970:	4622      	mov	r2, r4
 803b972:	4621      	mov	r1, r4
 803b974:	4638      	mov	r0, r7
 803b976:	f7ff ff11 	bl	803b79c <__multiply>
 803b97a:	6020      	str	r0, [r4, #0]
 803b97c:	f8c0 9000 	str.w	r9, [r0]
 803b980:	4604      	mov	r4, r0
 803b982:	e7e4      	b.n	803b94e <__pow5mult+0x6a>
 803b984:	4630      	mov	r0, r6
 803b986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 803b98a:	bf00      	nop
 803b98c:	0803db70 	.word	0x0803db70
 803b990:	0803d7e9 	.word	0x0803d7e9
 803b994:	0803d91d 	.word	0x0803d91d

0803b998 <__lshift>:
 803b998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 803b99c:	460c      	mov	r4, r1
 803b99e:	4607      	mov	r7, r0
 803b9a0:	4691      	mov	r9, r2
 803b9a2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 803b9a6:	6923      	ldr	r3, [r4, #16]
 803b9a8:	6849      	ldr	r1, [r1, #4]
 803b9aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 803b9ae:	68a3      	ldr	r3, [r4, #8]
 803b9b0:	f108 0601 	add.w	r6, r8, #1
 803b9b4:	42b3      	cmp	r3, r6
 803b9b6:	db0b      	blt.n	803b9d0 <__lshift+0x38>
 803b9b8:	4638      	mov	r0, r7
 803b9ba:	f7ff fde3 	bl	803b584 <_Balloc>
 803b9be:	4605      	mov	r5, r0
 803b9c0:	b948      	cbnz	r0, 803b9d6 <__lshift+0x3e>
 803b9c2:	4602      	mov	r2, r0
 803b9c4:	4b28      	ldr	r3, [pc, #160]	@ (803ba68 <__lshift+0xd0>)
 803b9c6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 803b9ca:	4828      	ldr	r0, [pc, #160]	@ (803ba6c <__lshift+0xd4>)
 803b9cc:	f7fc ffb8 	bl	8038940 <__assert_func>
 803b9d0:	3101      	adds	r1, #1
 803b9d2:	005b      	lsls	r3, r3, #1
 803b9d4:	e7ee      	b.n	803b9b4 <__lshift+0x1c>
 803b9d6:	2300      	movs	r3, #0
 803b9d8:	f100 0114 	add.w	r1, r0, #20
 803b9dc:	f100 0210 	add.w	r2, r0, #16
 803b9e0:	4618      	mov	r0, r3
 803b9e2:	4553      	cmp	r3, sl
 803b9e4:	db33      	blt.n	803ba4e <__lshift+0xb6>
 803b9e6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 803b9ea:	f104 0314 	add.w	r3, r4, #20
 803b9ee:	6920      	ldr	r0, [r4, #16]
 803b9f0:	f019 091f 	ands.w	r9, r9, #31
 803b9f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 803b9f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 803b9fc:	d02b      	beq.n	803ba56 <__lshift+0xbe>
 803b9fe:	f1c9 0e20 	rsb	lr, r9, #32
 803ba02:	468a      	mov	sl, r1
 803ba04:	2200      	movs	r2, #0
 803ba06:	6818      	ldr	r0, [r3, #0]
 803ba08:	fa00 f009 	lsl.w	r0, r0, r9
 803ba0c:	4310      	orrs	r0, r2
 803ba0e:	f84a 0b04 	str.w	r0, [sl], #4
 803ba12:	f853 2b04 	ldr.w	r2, [r3], #4
 803ba16:	459c      	cmp	ip, r3
 803ba18:	fa22 f20e 	lsr.w	r2, r2, lr
 803ba1c:	d8f3      	bhi.n	803ba06 <__lshift+0x6e>
 803ba1e:	ebac 0304 	sub.w	r3, ip, r4
 803ba22:	f104 0015 	add.w	r0, r4, #21
 803ba26:	3b15      	subs	r3, #21
 803ba28:	f023 0303 	bic.w	r3, r3, #3
 803ba2c:	3304      	adds	r3, #4
 803ba2e:	4560      	cmp	r0, ip
 803ba30:	bf88      	it	hi
 803ba32:	2304      	movhi	r3, #4
 803ba34:	50ca      	str	r2, [r1, r3]
 803ba36:	b10a      	cbz	r2, 803ba3c <__lshift+0xa4>
 803ba38:	f108 0602 	add.w	r6, r8, #2
 803ba3c:	3e01      	subs	r6, #1
 803ba3e:	4638      	mov	r0, r7
 803ba40:	4621      	mov	r1, r4
 803ba42:	612e      	str	r6, [r5, #16]
 803ba44:	f7ff fdde 	bl	803b604 <_Bfree>
 803ba48:	4628      	mov	r0, r5
 803ba4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 803ba4e:	3301      	adds	r3, #1
 803ba50:	f842 0f04 	str.w	r0, [r2, #4]!
 803ba54:	e7c5      	b.n	803b9e2 <__lshift+0x4a>
 803ba56:	3904      	subs	r1, #4
 803ba58:	f853 2b04 	ldr.w	r2, [r3], #4
 803ba5c:	459c      	cmp	ip, r3
 803ba5e:	f841 2f04 	str.w	r2, [r1, #4]!
 803ba62:	d8f9      	bhi.n	803ba58 <__lshift+0xc0>
 803ba64:	e7ea      	b.n	803ba3c <__lshift+0xa4>
 803ba66:	bf00      	nop
 803ba68:	0803d90c 	.word	0x0803d90c
 803ba6c:	0803d91d 	.word	0x0803d91d

0803ba70 <__mcmp>:
 803ba70:	4603      	mov	r3, r0
 803ba72:	690a      	ldr	r2, [r1, #16]
 803ba74:	6900      	ldr	r0, [r0, #16]
 803ba76:	1a80      	subs	r0, r0, r2
 803ba78:	b530      	push	{r4, r5, lr}
 803ba7a:	d10e      	bne.n	803ba9a <__mcmp+0x2a>
 803ba7c:	3314      	adds	r3, #20
 803ba7e:	3114      	adds	r1, #20
 803ba80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 803ba84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 803ba88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 803ba8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 803ba90:	4295      	cmp	r5, r2
 803ba92:	d003      	beq.n	803ba9c <__mcmp+0x2c>
 803ba94:	d205      	bcs.n	803baa2 <__mcmp+0x32>
 803ba96:	f04f 30ff 	mov.w	r0, #4294967295
 803ba9a:	bd30      	pop	{r4, r5, pc}
 803ba9c:	42a3      	cmp	r3, r4
 803ba9e:	d3f3      	bcc.n	803ba88 <__mcmp+0x18>
 803baa0:	e7fb      	b.n	803ba9a <__mcmp+0x2a>
 803baa2:	2001      	movs	r0, #1
 803baa4:	e7f9      	b.n	803ba9a <__mcmp+0x2a>
	...

0803baa8 <__mdiff>:
 803baa8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803baac:	4689      	mov	r9, r1
 803baae:	4606      	mov	r6, r0
 803bab0:	4611      	mov	r1, r2
 803bab2:	4614      	mov	r4, r2
 803bab4:	4648      	mov	r0, r9
 803bab6:	f7ff ffdb 	bl	803ba70 <__mcmp>
 803baba:	1e05      	subs	r5, r0, #0
 803babc:	d112      	bne.n	803bae4 <__mdiff+0x3c>
 803babe:	4629      	mov	r1, r5
 803bac0:	4630      	mov	r0, r6
 803bac2:	f7ff fd5f 	bl	803b584 <_Balloc>
 803bac6:	4602      	mov	r2, r0
 803bac8:	b928      	cbnz	r0, 803bad6 <__mdiff+0x2e>
 803baca:	4b41      	ldr	r3, [pc, #260]	@ (803bbd0 <__mdiff+0x128>)
 803bacc:	f240 2137 	movw	r1, #567	@ 0x237
 803bad0:	4840      	ldr	r0, [pc, #256]	@ (803bbd4 <__mdiff+0x12c>)
 803bad2:	f7fc ff35 	bl	8038940 <__assert_func>
 803bad6:	2301      	movs	r3, #1
 803bad8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 803badc:	4610      	mov	r0, r2
 803bade:	b003      	add	sp, #12
 803bae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803bae4:	bfbc      	itt	lt
 803bae6:	464b      	movlt	r3, r9
 803bae8:	46a1      	movlt	r9, r4
 803baea:	4630      	mov	r0, r6
 803baec:	bfb8      	it	lt
 803baee:	2501      	movlt	r5, #1
 803baf0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 803baf4:	bfb4      	ite	lt
 803baf6:	461c      	movlt	r4, r3
 803baf8:	2500      	movge	r5, #0
 803bafa:	f7ff fd43 	bl	803b584 <_Balloc>
 803bafe:	4602      	mov	r2, r0
 803bb00:	b918      	cbnz	r0, 803bb0a <__mdiff+0x62>
 803bb02:	4b33      	ldr	r3, [pc, #204]	@ (803bbd0 <__mdiff+0x128>)
 803bb04:	f240 2145 	movw	r1, #581	@ 0x245
 803bb08:	e7e2      	b.n	803bad0 <__mdiff+0x28>
 803bb0a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 803bb0e:	f104 0e14 	add.w	lr, r4, #20
 803bb12:	6926      	ldr	r6, [r4, #16]
 803bb14:	f100 0b14 	add.w	fp, r0, #20
 803bb18:	60c5      	str	r5, [r0, #12]
 803bb1a:	f109 0514 	add.w	r5, r9, #20
 803bb1e:	f109 0310 	add.w	r3, r9, #16
 803bb22:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 803bb26:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 803bb2a:	46d9      	mov	r9, fp
 803bb2c:	f04f 0c00 	mov.w	ip, #0
 803bb30:	9301      	str	r3, [sp, #4]
 803bb32:	9b01      	ldr	r3, [sp, #4]
 803bb34:	f85e 0b04 	ldr.w	r0, [lr], #4
 803bb38:	f853 af04 	ldr.w	sl, [r3, #4]!
 803bb3c:	4576      	cmp	r6, lr
 803bb3e:	9301      	str	r3, [sp, #4]
 803bb40:	fa1f f38a 	uxth.w	r3, sl
 803bb44:	4619      	mov	r1, r3
 803bb46:	b283      	uxth	r3, r0
 803bb48:	ea4f 4010 	mov.w	r0, r0, lsr #16
 803bb4c:	eba1 0303 	sub.w	r3, r1, r3
 803bb50:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 803bb54:	4463      	add	r3, ip
 803bb56:	eb00 4023 	add.w	r0, r0, r3, asr #16
 803bb5a:	b29b      	uxth	r3, r3
 803bb5c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 803bb60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 803bb64:	f849 3b04 	str.w	r3, [r9], #4
 803bb68:	d8e3      	bhi.n	803bb32 <__mdiff+0x8a>
 803bb6a:	1b33      	subs	r3, r6, r4
 803bb6c:	3415      	adds	r4, #21
 803bb6e:	3b15      	subs	r3, #21
 803bb70:	f023 0303 	bic.w	r3, r3, #3
 803bb74:	3304      	adds	r3, #4
 803bb76:	42a6      	cmp	r6, r4
 803bb78:	bf38      	it	cc
 803bb7a:	2304      	movcc	r3, #4
 803bb7c:	441d      	add	r5, r3
 803bb7e:	445b      	add	r3, fp
 803bb80:	462c      	mov	r4, r5
 803bb82:	461e      	mov	r6, r3
 803bb84:	4544      	cmp	r4, r8
 803bb86:	d30e      	bcc.n	803bba6 <__mdiff+0xfe>
 803bb88:	f108 0103 	add.w	r1, r8, #3
 803bb8c:	1b49      	subs	r1, r1, r5
 803bb8e:	3d03      	subs	r5, #3
 803bb90:	f021 0103 	bic.w	r1, r1, #3
 803bb94:	45a8      	cmp	r8, r5
 803bb96:	bf38      	it	cc
 803bb98:	2100      	movcc	r1, #0
 803bb9a:	440b      	add	r3, r1
 803bb9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 803bba0:	b199      	cbz	r1, 803bbca <__mdiff+0x122>
 803bba2:	6117      	str	r7, [r2, #16]
 803bba4:	e79a      	b.n	803badc <__mdiff+0x34>
 803bba6:	f854 1b04 	ldr.w	r1, [r4], #4
 803bbaa:	46e6      	mov	lr, ip
 803bbac:	fa1f fc81 	uxth.w	ip, r1
 803bbb0:	0c08      	lsrs	r0, r1, #16
 803bbb2:	4471      	add	r1, lr
 803bbb4:	44f4      	add	ip, lr
 803bbb6:	b289      	uxth	r1, r1
 803bbb8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 803bbbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 803bbc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 803bbc4:	f846 1b04 	str.w	r1, [r6], #4
 803bbc8:	e7dc      	b.n	803bb84 <__mdiff+0xdc>
 803bbca:	3f01      	subs	r7, #1
 803bbcc:	e7e6      	b.n	803bb9c <__mdiff+0xf4>
 803bbce:	bf00      	nop
 803bbd0:	0803d90c 	.word	0x0803d90c
 803bbd4:	0803d91d 	.word	0x0803d91d

0803bbd8 <__d2b>:
 803bbd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 803bbdc:	460f      	mov	r7, r1
 803bbde:	2101      	movs	r1, #1
 803bbe0:	4616      	mov	r6, r2
 803bbe2:	ec59 8b10 	vmov	r8, r9, d0
 803bbe6:	f7ff fccd 	bl	803b584 <_Balloc>
 803bbea:	4604      	mov	r4, r0
 803bbec:	b930      	cbnz	r0, 803bbfc <__d2b+0x24>
 803bbee:	4602      	mov	r2, r0
 803bbf0:	4b23      	ldr	r3, [pc, #140]	@ (803bc80 <__d2b+0xa8>)
 803bbf2:	f240 310f 	movw	r1, #783	@ 0x30f
 803bbf6:	4823      	ldr	r0, [pc, #140]	@ (803bc84 <__d2b+0xac>)
 803bbf8:	f7fc fea2 	bl	8038940 <__assert_func>
 803bbfc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 803bc00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 803bc04:	b10d      	cbz	r5, 803bc0a <__d2b+0x32>
 803bc06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 803bc0a:	9301      	str	r3, [sp, #4]
 803bc0c:	f1b8 0300 	subs.w	r3, r8, #0
 803bc10:	d023      	beq.n	803bc5a <__d2b+0x82>
 803bc12:	4668      	mov	r0, sp
 803bc14:	9300      	str	r3, [sp, #0]
 803bc16:	f7ff fd7e 	bl	803b716 <__lo0bits>
 803bc1a:	e9dd 1200 	ldrd	r1, r2, [sp]
 803bc1e:	b1d0      	cbz	r0, 803bc56 <__d2b+0x7e>
 803bc20:	f1c0 0320 	rsb	r3, r0, #32
 803bc24:	fa02 f303 	lsl.w	r3, r2, r3
 803bc28:	40c2      	lsrs	r2, r0
 803bc2a:	430b      	orrs	r3, r1
 803bc2c:	9201      	str	r2, [sp, #4]
 803bc2e:	6163      	str	r3, [r4, #20]
 803bc30:	9b01      	ldr	r3, [sp, #4]
 803bc32:	2b00      	cmp	r3, #0
 803bc34:	61a3      	str	r3, [r4, #24]
 803bc36:	bf0c      	ite	eq
 803bc38:	2201      	moveq	r2, #1
 803bc3a:	2202      	movne	r2, #2
 803bc3c:	6122      	str	r2, [r4, #16]
 803bc3e:	b1a5      	cbz	r5, 803bc6a <__d2b+0x92>
 803bc40:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 803bc44:	4405      	add	r5, r0
 803bc46:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 803bc4a:	603d      	str	r5, [r7, #0]
 803bc4c:	6030      	str	r0, [r6, #0]
 803bc4e:	4620      	mov	r0, r4
 803bc50:	b003      	add	sp, #12
 803bc52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 803bc56:	6161      	str	r1, [r4, #20]
 803bc58:	e7ea      	b.n	803bc30 <__d2b+0x58>
 803bc5a:	a801      	add	r0, sp, #4
 803bc5c:	f7ff fd5b 	bl	803b716 <__lo0bits>
 803bc60:	9b01      	ldr	r3, [sp, #4]
 803bc62:	3020      	adds	r0, #32
 803bc64:	2201      	movs	r2, #1
 803bc66:	6163      	str	r3, [r4, #20]
 803bc68:	e7e8      	b.n	803bc3c <__d2b+0x64>
 803bc6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 803bc6e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 803bc72:	6038      	str	r0, [r7, #0]
 803bc74:	6918      	ldr	r0, [r3, #16]
 803bc76:	f7ff fd2f 	bl	803b6d8 <__hi0bits>
 803bc7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 803bc7e:	e7e5      	b.n	803bc4c <__d2b+0x74>
 803bc80:	0803d90c 	.word	0x0803d90c
 803bc84:	0803d91d 	.word	0x0803d91d

0803bc88 <_strtoul_l.isra.0>:
 803bc88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 803bc8c:	4686      	mov	lr, r0
 803bc8e:	460d      	mov	r5, r1
 803bc90:	4e33      	ldr	r6, [pc, #204]	@ (803bd60 <_strtoul_l.isra.0+0xd8>)
 803bc92:	4628      	mov	r0, r5
 803bc94:	f815 4b01 	ldrb.w	r4, [r5], #1
 803bc98:	5d37      	ldrb	r7, [r6, r4]
 803bc9a:	f017 0708 	ands.w	r7, r7, #8
 803bc9e:	d1f8      	bne.n	803bc92 <_strtoul_l.isra.0+0xa>
 803bca0:	2c2d      	cmp	r4, #45	@ 0x2d
 803bca2:	d110      	bne.n	803bcc6 <_strtoul_l.isra.0+0x3e>
 803bca4:	782c      	ldrb	r4, [r5, #0]
 803bca6:	2701      	movs	r7, #1
 803bca8:	1c85      	adds	r5, r0, #2
 803bcaa:	f033 0010 	bics.w	r0, r3, #16
 803bcae:	d115      	bne.n	803bcdc <_strtoul_l.isra.0+0x54>
 803bcb0:	2c30      	cmp	r4, #48	@ 0x30
 803bcb2:	d10d      	bne.n	803bcd0 <_strtoul_l.isra.0+0x48>
 803bcb4:	7828      	ldrb	r0, [r5, #0]
 803bcb6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 803bcba:	2858      	cmp	r0, #88	@ 0x58
 803bcbc:	d108      	bne.n	803bcd0 <_strtoul_l.isra.0+0x48>
 803bcbe:	786c      	ldrb	r4, [r5, #1]
 803bcc0:	3502      	adds	r5, #2
 803bcc2:	2310      	movs	r3, #16
 803bcc4:	e00a      	b.n	803bcdc <_strtoul_l.isra.0+0x54>
 803bcc6:	2c2b      	cmp	r4, #43	@ 0x2b
 803bcc8:	bf04      	itt	eq
 803bcca:	782c      	ldrbeq	r4, [r5, #0]
 803bccc:	1c85      	addeq	r5, r0, #2
 803bcce:	e7ec      	b.n	803bcaa <_strtoul_l.isra.0+0x22>
 803bcd0:	2b00      	cmp	r3, #0
 803bcd2:	d1f6      	bne.n	803bcc2 <_strtoul_l.isra.0+0x3a>
 803bcd4:	2c30      	cmp	r4, #48	@ 0x30
 803bcd6:	bf14      	ite	ne
 803bcd8:	230a      	movne	r3, #10
 803bcda:	2308      	moveq	r3, #8
 803bcdc:	f04f 38ff 	mov.w	r8, #4294967295
 803bce0:	2600      	movs	r6, #0
 803bce2:	fbb8 f8f3 	udiv	r8, r8, r3
 803bce6:	fb03 f908 	mul.w	r9, r3, r8
 803bcea:	4630      	mov	r0, r6
 803bcec:	ea6f 0909 	mvn.w	r9, r9
 803bcf0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 803bcf4:	f1bc 0f09 	cmp.w	ip, #9
 803bcf8:	d810      	bhi.n	803bd1c <_strtoul_l.isra.0+0x94>
 803bcfa:	4664      	mov	r4, ip
 803bcfc:	42a3      	cmp	r3, r4
 803bcfe:	dd1e      	ble.n	803bd3e <_strtoul_l.isra.0+0xb6>
 803bd00:	f1b6 3fff 	cmp.w	r6, #4294967295
 803bd04:	d007      	beq.n	803bd16 <_strtoul_l.isra.0+0x8e>
 803bd06:	4580      	cmp	r8, r0
 803bd08:	d316      	bcc.n	803bd38 <_strtoul_l.isra.0+0xb0>
 803bd0a:	d101      	bne.n	803bd10 <_strtoul_l.isra.0+0x88>
 803bd0c:	45a1      	cmp	r9, r4
 803bd0e:	db13      	blt.n	803bd38 <_strtoul_l.isra.0+0xb0>
 803bd10:	fb00 4003 	mla	r0, r0, r3, r4
 803bd14:	2601      	movs	r6, #1
 803bd16:	f815 4b01 	ldrb.w	r4, [r5], #1
 803bd1a:	e7e9      	b.n	803bcf0 <_strtoul_l.isra.0+0x68>
 803bd1c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 803bd20:	f1bc 0f19 	cmp.w	ip, #25
 803bd24:	d801      	bhi.n	803bd2a <_strtoul_l.isra.0+0xa2>
 803bd26:	3c37      	subs	r4, #55	@ 0x37
 803bd28:	e7e8      	b.n	803bcfc <_strtoul_l.isra.0+0x74>
 803bd2a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 803bd2e:	f1bc 0f19 	cmp.w	ip, #25
 803bd32:	d804      	bhi.n	803bd3e <_strtoul_l.isra.0+0xb6>
 803bd34:	3c57      	subs	r4, #87	@ 0x57
 803bd36:	e7e1      	b.n	803bcfc <_strtoul_l.isra.0+0x74>
 803bd38:	f04f 36ff 	mov.w	r6, #4294967295
 803bd3c:	e7eb      	b.n	803bd16 <_strtoul_l.isra.0+0x8e>
 803bd3e:	1c73      	adds	r3, r6, #1
 803bd40:	d106      	bne.n	803bd50 <_strtoul_l.isra.0+0xc8>
 803bd42:	2322      	movs	r3, #34	@ 0x22
 803bd44:	4630      	mov	r0, r6
 803bd46:	f8ce 3000 	str.w	r3, [lr]
 803bd4a:	b932      	cbnz	r2, 803bd5a <_strtoul_l.isra.0+0xd2>
 803bd4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 803bd50:	b107      	cbz	r7, 803bd54 <_strtoul_l.isra.0+0xcc>
 803bd52:	4240      	negs	r0, r0
 803bd54:	2a00      	cmp	r2, #0
 803bd56:	d0f9      	beq.n	803bd4c <_strtoul_l.isra.0+0xc4>
 803bd58:	b106      	cbz	r6, 803bd5c <_strtoul_l.isra.0+0xd4>
 803bd5a:	1e69      	subs	r1, r5, #1
 803bd5c:	6011      	str	r1, [r2, #0]
 803bd5e:	e7f5      	b.n	803bd4c <_strtoul_l.isra.0+0xc4>
 803bd60:	0803d9ad 	.word	0x0803d9ad

0803bd64 <_strtoul_r>:
 803bd64:	f7ff bf90 	b.w	803bc88 <_strtoul_l.isra.0>

0803bd68 <strtoul>:
 803bd68:	4613      	mov	r3, r2
 803bd6a:	460a      	mov	r2, r1
 803bd6c:	4601      	mov	r1, r0
 803bd6e:	4802      	ldr	r0, [pc, #8]	@ (803bd78 <strtoul+0x10>)
 803bd70:	6800      	ldr	r0, [r0, #0]
 803bd72:	f7ff bf89 	b.w	803bc88 <_strtoul_l.isra.0>
 803bd76:	bf00      	nop
 803bd78:	20000580 	.word	0x20000580

0803bd7c <__ssputs_r>:
 803bd7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 803bd80:	461f      	mov	r7, r3
 803bd82:	688e      	ldr	r6, [r1, #8]
 803bd84:	4682      	mov	sl, r0
 803bd86:	460c      	mov	r4, r1
 803bd88:	42be      	cmp	r6, r7
 803bd8a:	4690      	mov	r8, r2
 803bd8c:	680b      	ldr	r3, [r1, #0]
 803bd8e:	d82d      	bhi.n	803bdec <__ssputs_r+0x70>
 803bd90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 803bd94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 803bd98:	d026      	beq.n	803bde8 <__ssputs_r+0x6c>
 803bd9a:	6965      	ldr	r5, [r4, #20]
 803bd9c:	6909      	ldr	r1, [r1, #16]
 803bd9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 803bda2:	eba3 0901 	sub.w	r9, r3, r1
 803bda6:	1c7b      	adds	r3, r7, #1
 803bda8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 803bdac:	444b      	add	r3, r9
 803bdae:	106d      	asrs	r5, r5, #1
 803bdb0:	429d      	cmp	r5, r3
 803bdb2:	bf38      	it	cc
 803bdb4:	461d      	movcc	r5, r3
 803bdb6:	0553      	lsls	r3, r2, #21
 803bdb8:	d527      	bpl.n	803be0a <__ssputs_r+0x8e>
 803bdba:	4629      	mov	r1, r5
 803bdbc:	f7ff fb56 	bl	803b46c <_malloc_r>
 803bdc0:	4606      	mov	r6, r0
 803bdc2:	b360      	cbz	r0, 803be1e <__ssputs_r+0xa2>
 803bdc4:	464a      	mov	r2, r9
 803bdc6:	6921      	ldr	r1, [r4, #16]
 803bdc8:	f7fe fc15 	bl	803a5f6 <memcpy>
 803bdcc:	89a3      	ldrh	r3, [r4, #12]
 803bdce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 803bdd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 803bdd6:	81a3      	strh	r3, [r4, #12]
 803bdd8:	6126      	str	r6, [r4, #16]
 803bdda:	444e      	add	r6, r9
 803bddc:	6165      	str	r5, [r4, #20]
 803bdde:	eba5 0509 	sub.w	r5, r5, r9
 803bde2:	6026      	str	r6, [r4, #0]
 803bde4:	463e      	mov	r6, r7
 803bde6:	60a5      	str	r5, [r4, #8]
 803bde8:	42be      	cmp	r6, r7
 803bdea:	d900      	bls.n	803bdee <__ssputs_r+0x72>
 803bdec:	463e      	mov	r6, r7
 803bdee:	4632      	mov	r2, r6
 803bdf0:	4641      	mov	r1, r8
 803bdf2:	6820      	ldr	r0, [r4, #0]
 803bdf4:	f000 fb96 	bl	803c524 <memmove>
 803bdf8:	68a3      	ldr	r3, [r4, #8]
 803bdfa:	2000      	movs	r0, #0
 803bdfc:	1b9b      	subs	r3, r3, r6
 803bdfe:	60a3      	str	r3, [r4, #8]
 803be00:	6823      	ldr	r3, [r4, #0]
 803be02:	4433      	add	r3, r6
 803be04:	6023      	str	r3, [r4, #0]
 803be06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 803be0a:	462a      	mov	r2, r5
 803be0c:	f000 fd06 	bl	803c81c <_realloc_r>
 803be10:	4606      	mov	r6, r0
 803be12:	2800      	cmp	r0, #0
 803be14:	d1e0      	bne.n	803bdd8 <__ssputs_r+0x5c>
 803be16:	6921      	ldr	r1, [r4, #16]
 803be18:	4650      	mov	r0, sl
 803be1a:	f7ff fa67 	bl	803b2ec <_free_r>
 803be1e:	230c      	movs	r3, #12
 803be20:	f04f 30ff 	mov.w	r0, #4294967295
 803be24:	f8ca 3000 	str.w	r3, [sl]
 803be28:	89a3      	ldrh	r3, [r4, #12]
 803be2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 803be2e:	81a3      	strh	r3, [r4, #12]
 803be30:	e7e9      	b.n	803be06 <__ssputs_r+0x8a>
	...

0803be34 <_svfiprintf_r>:
 803be34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803be38:	4698      	mov	r8, r3
 803be3a:	898b      	ldrh	r3, [r1, #12]
 803be3c:	b09d      	sub	sp, #116	@ 0x74
 803be3e:	4607      	mov	r7, r0
 803be40:	061b      	lsls	r3, r3, #24
 803be42:	460d      	mov	r5, r1
 803be44:	4614      	mov	r4, r2
 803be46:	d510      	bpl.n	803be6a <_svfiprintf_r+0x36>
 803be48:	690b      	ldr	r3, [r1, #16]
 803be4a:	b973      	cbnz	r3, 803be6a <_svfiprintf_r+0x36>
 803be4c:	2140      	movs	r1, #64	@ 0x40
 803be4e:	f7ff fb0d 	bl	803b46c <_malloc_r>
 803be52:	6028      	str	r0, [r5, #0]
 803be54:	6128      	str	r0, [r5, #16]
 803be56:	b930      	cbnz	r0, 803be66 <_svfiprintf_r+0x32>
 803be58:	230c      	movs	r3, #12
 803be5a:	603b      	str	r3, [r7, #0]
 803be5c:	f04f 30ff 	mov.w	r0, #4294967295
 803be60:	b01d      	add	sp, #116	@ 0x74
 803be62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803be66:	2340      	movs	r3, #64	@ 0x40
 803be68:	616b      	str	r3, [r5, #20]
 803be6a:	2300      	movs	r3, #0
 803be6c:	f8cd 800c 	str.w	r8, [sp, #12]
 803be70:	f04f 0901 	mov.w	r9, #1
 803be74:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 803c018 <_svfiprintf_r+0x1e4>
 803be78:	9309      	str	r3, [sp, #36]	@ 0x24
 803be7a:	2320      	movs	r3, #32
 803be7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 803be80:	2330      	movs	r3, #48	@ 0x30
 803be82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 803be86:	4623      	mov	r3, r4
 803be88:	469a      	mov	sl, r3
 803be8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 803be8e:	b10a      	cbz	r2, 803be94 <_svfiprintf_r+0x60>
 803be90:	2a25      	cmp	r2, #37	@ 0x25
 803be92:	d1f9      	bne.n	803be88 <_svfiprintf_r+0x54>
 803be94:	ebba 0b04 	subs.w	fp, sl, r4
 803be98:	d00b      	beq.n	803beb2 <_svfiprintf_r+0x7e>
 803be9a:	465b      	mov	r3, fp
 803be9c:	4622      	mov	r2, r4
 803be9e:	4629      	mov	r1, r5
 803bea0:	4638      	mov	r0, r7
 803bea2:	f7ff ff6b 	bl	803bd7c <__ssputs_r>
 803bea6:	3001      	adds	r0, #1
 803bea8:	f000 80a7 	beq.w	803bffa <_svfiprintf_r+0x1c6>
 803beac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 803beae:	445a      	add	r2, fp
 803beb0:	9209      	str	r2, [sp, #36]	@ 0x24
 803beb2:	f89a 3000 	ldrb.w	r3, [sl]
 803beb6:	2b00      	cmp	r3, #0
 803beb8:	f000 809f 	beq.w	803bffa <_svfiprintf_r+0x1c6>
 803bebc:	2300      	movs	r3, #0
 803bebe:	f04f 32ff 	mov.w	r2, #4294967295
 803bec2:	f10a 0a01 	add.w	sl, sl, #1
 803bec6:	9304      	str	r3, [sp, #16]
 803bec8:	9307      	str	r3, [sp, #28]
 803beca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 803bece:	931a      	str	r3, [sp, #104]	@ 0x68
 803bed0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 803bed4:	4654      	mov	r4, sl
 803bed6:	2205      	movs	r2, #5
 803bed8:	484f      	ldr	r0, [pc, #316]	@ (803c018 <_svfiprintf_r+0x1e4>)
 803beda:	f814 1b01 	ldrb.w	r1, [r4], #1
 803bede:	f7fe fb7c 	bl	803a5da <memchr>
 803bee2:	9a04      	ldr	r2, [sp, #16]
 803bee4:	b9d8      	cbnz	r0, 803bf1e <_svfiprintf_r+0xea>
 803bee6:	06d0      	lsls	r0, r2, #27
 803bee8:	bf44      	itt	mi
 803beea:	2320      	movmi	r3, #32
 803beec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 803bef0:	0711      	lsls	r1, r2, #28
 803bef2:	bf44      	itt	mi
 803bef4:	232b      	movmi	r3, #43	@ 0x2b
 803bef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 803befa:	f89a 3000 	ldrb.w	r3, [sl]
 803befe:	2b2a      	cmp	r3, #42	@ 0x2a
 803bf00:	d015      	beq.n	803bf2e <_svfiprintf_r+0xfa>
 803bf02:	9a07      	ldr	r2, [sp, #28]
 803bf04:	4654      	mov	r4, sl
 803bf06:	2000      	movs	r0, #0
 803bf08:	f04f 0c0a 	mov.w	ip, #10
 803bf0c:	4621      	mov	r1, r4
 803bf0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 803bf12:	3b30      	subs	r3, #48	@ 0x30
 803bf14:	2b09      	cmp	r3, #9
 803bf16:	d94b      	bls.n	803bfb0 <_svfiprintf_r+0x17c>
 803bf18:	b1b0      	cbz	r0, 803bf48 <_svfiprintf_r+0x114>
 803bf1a:	9207      	str	r2, [sp, #28]
 803bf1c:	e014      	b.n	803bf48 <_svfiprintf_r+0x114>
 803bf1e:	eba0 0308 	sub.w	r3, r0, r8
 803bf22:	46a2      	mov	sl, r4
 803bf24:	fa09 f303 	lsl.w	r3, r9, r3
 803bf28:	4313      	orrs	r3, r2
 803bf2a:	9304      	str	r3, [sp, #16]
 803bf2c:	e7d2      	b.n	803bed4 <_svfiprintf_r+0xa0>
 803bf2e:	9b03      	ldr	r3, [sp, #12]
 803bf30:	1d19      	adds	r1, r3, #4
 803bf32:	681b      	ldr	r3, [r3, #0]
 803bf34:	2b00      	cmp	r3, #0
 803bf36:	9103      	str	r1, [sp, #12]
 803bf38:	bfbb      	ittet	lt
 803bf3a:	425b      	neglt	r3, r3
 803bf3c:	f042 0202 	orrlt.w	r2, r2, #2
 803bf40:	9307      	strge	r3, [sp, #28]
 803bf42:	9307      	strlt	r3, [sp, #28]
 803bf44:	bfb8      	it	lt
 803bf46:	9204      	strlt	r2, [sp, #16]
 803bf48:	7823      	ldrb	r3, [r4, #0]
 803bf4a:	2b2e      	cmp	r3, #46	@ 0x2e
 803bf4c:	d10a      	bne.n	803bf64 <_svfiprintf_r+0x130>
 803bf4e:	7863      	ldrb	r3, [r4, #1]
 803bf50:	2b2a      	cmp	r3, #42	@ 0x2a
 803bf52:	d132      	bne.n	803bfba <_svfiprintf_r+0x186>
 803bf54:	9b03      	ldr	r3, [sp, #12]
 803bf56:	3402      	adds	r4, #2
 803bf58:	1d1a      	adds	r2, r3, #4
 803bf5a:	681b      	ldr	r3, [r3, #0]
 803bf5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 803bf60:	9203      	str	r2, [sp, #12]
 803bf62:	9305      	str	r3, [sp, #20]
 803bf64:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 803c028 <_svfiprintf_r+0x1f4>
 803bf68:	2203      	movs	r2, #3
 803bf6a:	7821      	ldrb	r1, [r4, #0]
 803bf6c:	4650      	mov	r0, sl
 803bf6e:	f7fe fb34 	bl	803a5da <memchr>
 803bf72:	b138      	cbz	r0, 803bf84 <_svfiprintf_r+0x150>
 803bf74:	eba0 000a 	sub.w	r0, r0, sl
 803bf78:	2240      	movs	r2, #64	@ 0x40
 803bf7a:	9b04      	ldr	r3, [sp, #16]
 803bf7c:	3401      	adds	r4, #1
 803bf7e:	4082      	lsls	r2, r0
 803bf80:	4313      	orrs	r3, r2
 803bf82:	9304      	str	r3, [sp, #16]
 803bf84:	f814 1b01 	ldrb.w	r1, [r4], #1
 803bf88:	2206      	movs	r2, #6
 803bf8a:	4824      	ldr	r0, [pc, #144]	@ (803c01c <_svfiprintf_r+0x1e8>)
 803bf8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 803bf90:	f7fe fb23 	bl	803a5da <memchr>
 803bf94:	2800      	cmp	r0, #0
 803bf96:	d036      	beq.n	803c006 <_svfiprintf_r+0x1d2>
 803bf98:	4b21      	ldr	r3, [pc, #132]	@ (803c020 <_svfiprintf_r+0x1ec>)
 803bf9a:	bb1b      	cbnz	r3, 803bfe4 <_svfiprintf_r+0x1b0>
 803bf9c:	9b03      	ldr	r3, [sp, #12]
 803bf9e:	3307      	adds	r3, #7
 803bfa0:	f023 0307 	bic.w	r3, r3, #7
 803bfa4:	3308      	adds	r3, #8
 803bfa6:	9303      	str	r3, [sp, #12]
 803bfa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803bfaa:	4433      	add	r3, r6
 803bfac:	9309      	str	r3, [sp, #36]	@ 0x24
 803bfae:	e76a      	b.n	803be86 <_svfiprintf_r+0x52>
 803bfb0:	fb0c 3202 	mla	r2, ip, r2, r3
 803bfb4:	460c      	mov	r4, r1
 803bfb6:	2001      	movs	r0, #1
 803bfb8:	e7a8      	b.n	803bf0c <_svfiprintf_r+0xd8>
 803bfba:	2300      	movs	r3, #0
 803bfbc:	3401      	adds	r4, #1
 803bfbe:	f04f 0c0a 	mov.w	ip, #10
 803bfc2:	4619      	mov	r1, r3
 803bfc4:	9305      	str	r3, [sp, #20]
 803bfc6:	4620      	mov	r0, r4
 803bfc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 803bfcc:	3a30      	subs	r2, #48	@ 0x30
 803bfce:	2a09      	cmp	r2, #9
 803bfd0:	d903      	bls.n	803bfda <_svfiprintf_r+0x1a6>
 803bfd2:	2b00      	cmp	r3, #0
 803bfd4:	d0c6      	beq.n	803bf64 <_svfiprintf_r+0x130>
 803bfd6:	9105      	str	r1, [sp, #20]
 803bfd8:	e7c4      	b.n	803bf64 <_svfiprintf_r+0x130>
 803bfda:	fb0c 2101 	mla	r1, ip, r1, r2
 803bfde:	4604      	mov	r4, r0
 803bfe0:	2301      	movs	r3, #1
 803bfe2:	e7f0      	b.n	803bfc6 <_svfiprintf_r+0x192>
 803bfe4:	ab03      	add	r3, sp, #12
 803bfe6:	462a      	mov	r2, r5
 803bfe8:	a904      	add	r1, sp, #16
 803bfea:	4638      	mov	r0, r7
 803bfec:	9300      	str	r3, [sp, #0]
 803bfee:	4b0d      	ldr	r3, [pc, #52]	@ (803c024 <_svfiprintf_r+0x1f0>)
 803bff0:	f7fc fdec 	bl	8038bcc <_printf_float>
 803bff4:	1c42      	adds	r2, r0, #1
 803bff6:	4606      	mov	r6, r0
 803bff8:	d1d6      	bne.n	803bfa8 <_svfiprintf_r+0x174>
 803bffa:	89ab      	ldrh	r3, [r5, #12]
 803bffc:	065b      	lsls	r3, r3, #25
 803bffe:	f53f af2d 	bmi.w	803be5c <_svfiprintf_r+0x28>
 803c002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 803c004:	e72c      	b.n	803be60 <_svfiprintf_r+0x2c>
 803c006:	ab03      	add	r3, sp, #12
 803c008:	462a      	mov	r2, r5
 803c00a:	a904      	add	r1, sp, #16
 803c00c:	4638      	mov	r0, r7
 803c00e:	9300      	str	r3, [sp, #0]
 803c010:	4b04      	ldr	r3, [pc, #16]	@ (803c024 <_svfiprintf_r+0x1f0>)
 803c012:	f7fd f877 	bl	8039104 <_printf_i>
 803c016:	e7ed      	b.n	803bff4 <_svfiprintf_r+0x1c0>
 803c018:	0803d976 	.word	0x0803d976
 803c01c:	0803d980 	.word	0x0803d980
 803c020:	08038bcd 	.word	0x08038bcd
 803c024:	0803bd7d 	.word	0x0803bd7d
 803c028:	0803d97c 	.word	0x0803d97c

0803c02c <__sfputc_r>:
 803c02c:	6893      	ldr	r3, [r2, #8]
 803c02e:	3b01      	subs	r3, #1
 803c030:	2b00      	cmp	r3, #0
 803c032:	b410      	push	{r4}
 803c034:	6093      	str	r3, [r2, #8]
 803c036:	da08      	bge.n	803c04a <__sfputc_r+0x1e>
 803c038:	6994      	ldr	r4, [r2, #24]
 803c03a:	42a3      	cmp	r3, r4
 803c03c:	db01      	blt.n	803c042 <__sfputc_r+0x16>
 803c03e:	290a      	cmp	r1, #10
 803c040:	d103      	bne.n	803c04a <__sfputc_r+0x1e>
 803c042:	f85d 4b04 	ldr.w	r4, [sp], #4
 803c046:	f7fd bb26 	b.w	8039696 <__swbuf_r>
 803c04a:	6813      	ldr	r3, [r2, #0]
 803c04c:	1c58      	adds	r0, r3, #1
 803c04e:	6010      	str	r0, [r2, #0]
 803c050:	4608      	mov	r0, r1
 803c052:	7019      	strb	r1, [r3, #0]
 803c054:	f85d 4b04 	ldr.w	r4, [sp], #4
 803c058:	4770      	bx	lr

0803c05a <__sfputs_r>:
 803c05a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 803c05c:	4606      	mov	r6, r0
 803c05e:	460f      	mov	r7, r1
 803c060:	4614      	mov	r4, r2
 803c062:	18d5      	adds	r5, r2, r3
 803c064:	42ac      	cmp	r4, r5
 803c066:	d101      	bne.n	803c06c <__sfputs_r+0x12>
 803c068:	2000      	movs	r0, #0
 803c06a:	e007      	b.n	803c07c <__sfputs_r+0x22>
 803c06c:	463a      	mov	r2, r7
 803c06e:	f814 1b01 	ldrb.w	r1, [r4], #1
 803c072:	4630      	mov	r0, r6
 803c074:	f7ff ffda 	bl	803c02c <__sfputc_r>
 803c078:	1c43      	adds	r3, r0, #1
 803c07a:	d1f3      	bne.n	803c064 <__sfputs_r+0xa>
 803c07c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0803c080 <_vfiprintf_r>:
 803c080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803c084:	460d      	mov	r5, r1
 803c086:	b09d      	sub	sp, #116	@ 0x74
 803c088:	4614      	mov	r4, r2
 803c08a:	4698      	mov	r8, r3
 803c08c:	4606      	mov	r6, r0
 803c08e:	b118      	cbz	r0, 803c098 <_vfiprintf_r+0x18>
 803c090:	6a03      	ldr	r3, [r0, #32]
 803c092:	b90b      	cbnz	r3, 803c098 <_vfiprintf_r+0x18>
 803c094:	f7fd f9e0 	bl	8039458 <__sinit>
 803c098:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 803c09a:	07d9      	lsls	r1, r3, #31
 803c09c:	d405      	bmi.n	803c0aa <_vfiprintf_r+0x2a>
 803c09e:	89ab      	ldrh	r3, [r5, #12]
 803c0a0:	059a      	lsls	r2, r3, #22
 803c0a2:	d402      	bmi.n	803c0aa <_vfiprintf_r+0x2a>
 803c0a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 803c0a6:	f7fe fa8d 	bl	803a5c4 <__retarget_lock_acquire_recursive>
 803c0aa:	89ab      	ldrh	r3, [r5, #12]
 803c0ac:	071b      	lsls	r3, r3, #28
 803c0ae:	d501      	bpl.n	803c0b4 <_vfiprintf_r+0x34>
 803c0b0:	692b      	ldr	r3, [r5, #16]
 803c0b2:	b99b      	cbnz	r3, 803c0dc <_vfiprintf_r+0x5c>
 803c0b4:	4629      	mov	r1, r5
 803c0b6:	4630      	mov	r0, r6
 803c0b8:	f7fd fb2c 	bl	8039714 <__swsetup_r>
 803c0bc:	b170      	cbz	r0, 803c0dc <_vfiprintf_r+0x5c>
 803c0be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 803c0c0:	07dc      	lsls	r4, r3, #31
 803c0c2:	d504      	bpl.n	803c0ce <_vfiprintf_r+0x4e>
 803c0c4:	f04f 30ff 	mov.w	r0, #4294967295
 803c0c8:	b01d      	add	sp, #116	@ 0x74
 803c0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803c0ce:	89ab      	ldrh	r3, [r5, #12]
 803c0d0:	0598      	lsls	r0, r3, #22
 803c0d2:	d4f7      	bmi.n	803c0c4 <_vfiprintf_r+0x44>
 803c0d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 803c0d6:	f7fe fa77 	bl	803a5c8 <__retarget_lock_release_recursive>
 803c0da:	e7f3      	b.n	803c0c4 <_vfiprintf_r+0x44>
 803c0dc:	2300      	movs	r3, #0
 803c0de:	f8cd 800c 	str.w	r8, [sp, #12]
 803c0e2:	f04f 0901 	mov.w	r9, #1
 803c0e6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 803c29c <_vfiprintf_r+0x21c>
 803c0ea:	9309      	str	r3, [sp, #36]	@ 0x24
 803c0ec:	2320      	movs	r3, #32
 803c0ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 803c0f2:	2330      	movs	r3, #48	@ 0x30
 803c0f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 803c0f8:	4623      	mov	r3, r4
 803c0fa:	469a      	mov	sl, r3
 803c0fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 803c100:	b10a      	cbz	r2, 803c106 <_vfiprintf_r+0x86>
 803c102:	2a25      	cmp	r2, #37	@ 0x25
 803c104:	d1f9      	bne.n	803c0fa <_vfiprintf_r+0x7a>
 803c106:	ebba 0b04 	subs.w	fp, sl, r4
 803c10a:	d00b      	beq.n	803c124 <_vfiprintf_r+0xa4>
 803c10c:	465b      	mov	r3, fp
 803c10e:	4622      	mov	r2, r4
 803c110:	4629      	mov	r1, r5
 803c112:	4630      	mov	r0, r6
 803c114:	f7ff ffa1 	bl	803c05a <__sfputs_r>
 803c118:	3001      	adds	r0, #1
 803c11a:	f000 80a7 	beq.w	803c26c <_vfiprintf_r+0x1ec>
 803c11e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 803c120:	445a      	add	r2, fp
 803c122:	9209      	str	r2, [sp, #36]	@ 0x24
 803c124:	f89a 3000 	ldrb.w	r3, [sl]
 803c128:	2b00      	cmp	r3, #0
 803c12a:	f000 809f 	beq.w	803c26c <_vfiprintf_r+0x1ec>
 803c12e:	2300      	movs	r3, #0
 803c130:	f04f 32ff 	mov.w	r2, #4294967295
 803c134:	f10a 0a01 	add.w	sl, sl, #1
 803c138:	9304      	str	r3, [sp, #16]
 803c13a:	9307      	str	r3, [sp, #28]
 803c13c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 803c140:	931a      	str	r3, [sp, #104]	@ 0x68
 803c142:	e9cd 2305 	strd	r2, r3, [sp, #20]
 803c146:	4654      	mov	r4, sl
 803c148:	2205      	movs	r2, #5
 803c14a:	4854      	ldr	r0, [pc, #336]	@ (803c29c <_vfiprintf_r+0x21c>)
 803c14c:	f814 1b01 	ldrb.w	r1, [r4], #1
 803c150:	f7fe fa43 	bl	803a5da <memchr>
 803c154:	9a04      	ldr	r2, [sp, #16]
 803c156:	b9d8      	cbnz	r0, 803c190 <_vfiprintf_r+0x110>
 803c158:	06d1      	lsls	r1, r2, #27
 803c15a:	bf44      	itt	mi
 803c15c:	2320      	movmi	r3, #32
 803c15e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 803c162:	0713      	lsls	r3, r2, #28
 803c164:	bf44      	itt	mi
 803c166:	232b      	movmi	r3, #43	@ 0x2b
 803c168:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 803c16c:	f89a 3000 	ldrb.w	r3, [sl]
 803c170:	2b2a      	cmp	r3, #42	@ 0x2a
 803c172:	d015      	beq.n	803c1a0 <_vfiprintf_r+0x120>
 803c174:	9a07      	ldr	r2, [sp, #28]
 803c176:	4654      	mov	r4, sl
 803c178:	2000      	movs	r0, #0
 803c17a:	f04f 0c0a 	mov.w	ip, #10
 803c17e:	4621      	mov	r1, r4
 803c180:	f811 3b01 	ldrb.w	r3, [r1], #1
 803c184:	3b30      	subs	r3, #48	@ 0x30
 803c186:	2b09      	cmp	r3, #9
 803c188:	d94b      	bls.n	803c222 <_vfiprintf_r+0x1a2>
 803c18a:	b1b0      	cbz	r0, 803c1ba <_vfiprintf_r+0x13a>
 803c18c:	9207      	str	r2, [sp, #28]
 803c18e:	e014      	b.n	803c1ba <_vfiprintf_r+0x13a>
 803c190:	eba0 0308 	sub.w	r3, r0, r8
 803c194:	46a2      	mov	sl, r4
 803c196:	fa09 f303 	lsl.w	r3, r9, r3
 803c19a:	4313      	orrs	r3, r2
 803c19c:	9304      	str	r3, [sp, #16]
 803c19e:	e7d2      	b.n	803c146 <_vfiprintf_r+0xc6>
 803c1a0:	9b03      	ldr	r3, [sp, #12]
 803c1a2:	1d19      	adds	r1, r3, #4
 803c1a4:	681b      	ldr	r3, [r3, #0]
 803c1a6:	2b00      	cmp	r3, #0
 803c1a8:	9103      	str	r1, [sp, #12]
 803c1aa:	bfbb      	ittet	lt
 803c1ac:	425b      	neglt	r3, r3
 803c1ae:	f042 0202 	orrlt.w	r2, r2, #2
 803c1b2:	9307      	strge	r3, [sp, #28]
 803c1b4:	9307      	strlt	r3, [sp, #28]
 803c1b6:	bfb8      	it	lt
 803c1b8:	9204      	strlt	r2, [sp, #16]
 803c1ba:	7823      	ldrb	r3, [r4, #0]
 803c1bc:	2b2e      	cmp	r3, #46	@ 0x2e
 803c1be:	d10a      	bne.n	803c1d6 <_vfiprintf_r+0x156>
 803c1c0:	7863      	ldrb	r3, [r4, #1]
 803c1c2:	2b2a      	cmp	r3, #42	@ 0x2a
 803c1c4:	d132      	bne.n	803c22c <_vfiprintf_r+0x1ac>
 803c1c6:	9b03      	ldr	r3, [sp, #12]
 803c1c8:	3402      	adds	r4, #2
 803c1ca:	1d1a      	adds	r2, r3, #4
 803c1cc:	681b      	ldr	r3, [r3, #0]
 803c1ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 803c1d2:	9203      	str	r2, [sp, #12]
 803c1d4:	9305      	str	r3, [sp, #20]
 803c1d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 803c2ac <_vfiprintf_r+0x22c>
 803c1da:	2203      	movs	r2, #3
 803c1dc:	7821      	ldrb	r1, [r4, #0]
 803c1de:	4650      	mov	r0, sl
 803c1e0:	f7fe f9fb 	bl	803a5da <memchr>
 803c1e4:	b138      	cbz	r0, 803c1f6 <_vfiprintf_r+0x176>
 803c1e6:	eba0 000a 	sub.w	r0, r0, sl
 803c1ea:	2240      	movs	r2, #64	@ 0x40
 803c1ec:	9b04      	ldr	r3, [sp, #16]
 803c1ee:	3401      	adds	r4, #1
 803c1f0:	4082      	lsls	r2, r0
 803c1f2:	4313      	orrs	r3, r2
 803c1f4:	9304      	str	r3, [sp, #16]
 803c1f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 803c1fa:	2206      	movs	r2, #6
 803c1fc:	4828      	ldr	r0, [pc, #160]	@ (803c2a0 <_vfiprintf_r+0x220>)
 803c1fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 803c202:	f7fe f9ea 	bl	803a5da <memchr>
 803c206:	2800      	cmp	r0, #0
 803c208:	d03f      	beq.n	803c28a <_vfiprintf_r+0x20a>
 803c20a:	4b26      	ldr	r3, [pc, #152]	@ (803c2a4 <_vfiprintf_r+0x224>)
 803c20c:	bb1b      	cbnz	r3, 803c256 <_vfiprintf_r+0x1d6>
 803c20e:	9b03      	ldr	r3, [sp, #12]
 803c210:	3307      	adds	r3, #7
 803c212:	f023 0307 	bic.w	r3, r3, #7
 803c216:	3308      	adds	r3, #8
 803c218:	9303      	str	r3, [sp, #12]
 803c21a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803c21c:	443b      	add	r3, r7
 803c21e:	9309      	str	r3, [sp, #36]	@ 0x24
 803c220:	e76a      	b.n	803c0f8 <_vfiprintf_r+0x78>
 803c222:	fb0c 3202 	mla	r2, ip, r2, r3
 803c226:	460c      	mov	r4, r1
 803c228:	2001      	movs	r0, #1
 803c22a:	e7a8      	b.n	803c17e <_vfiprintf_r+0xfe>
 803c22c:	2300      	movs	r3, #0
 803c22e:	3401      	adds	r4, #1
 803c230:	f04f 0c0a 	mov.w	ip, #10
 803c234:	4619      	mov	r1, r3
 803c236:	9305      	str	r3, [sp, #20]
 803c238:	4620      	mov	r0, r4
 803c23a:	f810 2b01 	ldrb.w	r2, [r0], #1
 803c23e:	3a30      	subs	r2, #48	@ 0x30
 803c240:	2a09      	cmp	r2, #9
 803c242:	d903      	bls.n	803c24c <_vfiprintf_r+0x1cc>
 803c244:	2b00      	cmp	r3, #0
 803c246:	d0c6      	beq.n	803c1d6 <_vfiprintf_r+0x156>
 803c248:	9105      	str	r1, [sp, #20]
 803c24a:	e7c4      	b.n	803c1d6 <_vfiprintf_r+0x156>
 803c24c:	fb0c 2101 	mla	r1, ip, r1, r2
 803c250:	4604      	mov	r4, r0
 803c252:	2301      	movs	r3, #1
 803c254:	e7f0      	b.n	803c238 <_vfiprintf_r+0x1b8>
 803c256:	ab03      	add	r3, sp, #12
 803c258:	462a      	mov	r2, r5
 803c25a:	a904      	add	r1, sp, #16
 803c25c:	4630      	mov	r0, r6
 803c25e:	9300      	str	r3, [sp, #0]
 803c260:	4b11      	ldr	r3, [pc, #68]	@ (803c2a8 <_vfiprintf_r+0x228>)
 803c262:	f7fc fcb3 	bl	8038bcc <_printf_float>
 803c266:	4607      	mov	r7, r0
 803c268:	1c78      	adds	r0, r7, #1
 803c26a:	d1d6      	bne.n	803c21a <_vfiprintf_r+0x19a>
 803c26c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 803c26e:	07d9      	lsls	r1, r3, #31
 803c270:	d405      	bmi.n	803c27e <_vfiprintf_r+0x1fe>
 803c272:	89ab      	ldrh	r3, [r5, #12]
 803c274:	059a      	lsls	r2, r3, #22
 803c276:	d402      	bmi.n	803c27e <_vfiprintf_r+0x1fe>
 803c278:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 803c27a:	f7fe f9a5 	bl	803a5c8 <__retarget_lock_release_recursive>
 803c27e:	89ab      	ldrh	r3, [r5, #12]
 803c280:	065b      	lsls	r3, r3, #25
 803c282:	f53f af1f 	bmi.w	803c0c4 <_vfiprintf_r+0x44>
 803c286:	9809      	ldr	r0, [sp, #36]	@ 0x24
 803c288:	e71e      	b.n	803c0c8 <_vfiprintf_r+0x48>
 803c28a:	ab03      	add	r3, sp, #12
 803c28c:	462a      	mov	r2, r5
 803c28e:	a904      	add	r1, sp, #16
 803c290:	4630      	mov	r0, r6
 803c292:	9300      	str	r3, [sp, #0]
 803c294:	4b04      	ldr	r3, [pc, #16]	@ (803c2a8 <_vfiprintf_r+0x228>)
 803c296:	f7fc ff35 	bl	8039104 <_printf_i>
 803c29a:	e7e4      	b.n	803c266 <_vfiprintf_r+0x1e6>
 803c29c:	0803d976 	.word	0x0803d976
 803c2a0:	0803d980 	.word	0x0803d980
 803c2a4:	08038bcd 	.word	0x08038bcd
 803c2a8:	0803c05b 	.word	0x0803c05b
 803c2ac:	0803d97c 	.word	0x0803d97c

0803c2b0 <__sflush_r>:
 803c2b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 803c2b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 803c2b8:	0716      	lsls	r6, r2, #28
 803c2ba:	4605      	mov	r5, r0
 803c2bc:	460c      	mov	r4, r1
 803c2be:	d454      	bmi.n	803c36a <__sflush_r+0xba>
 803c2c0:	684b      	ldr	r3, [r1, #4]
 803c2c2:	2b00      	cmp	r3, #0
 803c2c4:	dc02      	bgt.n	803c2cc <__sflush_r+0x1c>
 803c2c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 803c2c8:	2b00      	cmp	r3, #0
 803c2ca:	dd48      	ble.n	803c35e <__sflush_r+0xae>
 803c2cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 803c2ce:	2e00      	cmp	r6, #0
 803c2d0:	d045      	beq.n	803c35e <__sflush_r+0xae>
 803c2d2:	2300      	movs	r3, #0
 803c2d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 803c2d8:	682f      	ldr	r7, [r5, #0]
 803c2da:	6a21      	ldr	r1, [r4, #32]
 803c2dc:	602b      	str	r3, [r5, #0]
 803c2de:	d030      	beq.n	803c342 <__sflush_r+0x92>
 803c2e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 803c2e2:	89a3      	ldrh	r3, [r4, #12]
 803c2e4:	0759      	lsls	r1, r3, #29
 803c2e6:	d505      	bpl.n	803c2f4 <__sflush_r+0x44>
 803c2e8:	6863      	ldr	r3, [r4, #4]
 803c2ea:	1ad2      	subs	r2, r2, r3
 803c2ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 803c2ee:	b10b      	cbz	r3, 803c2f4 <__sflush_r+0x44>
 803c2f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 803c2f2:	1ad2      	subs	r2, r2, r3
 803c2f4:	2300      	movs	r3, #0
 803c2f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 803c2f8:	6a21      	ldr	r1, [r4, #32]
 803c2fa:	4628      	mov	r0, r5
 803c2fc:	47b0      	blx	r6
 803c2fe:	1c43      	adds	r3, r0, #1
 803c300:	89a3      	ldrh	r3, [r4, #12]
 803c302:	d106      	bne.n	803c312 <__sflush_r+0x62>
 803c304:	6829      	ldr	r1, [r5, #0]
 803c306:	291d      	cmp	r1, #29
 803c308:	d82b      	bhi.n	803c362 <__sflush_r+0xb2>
 803c30a:	4a2a      	ldr	r2, [pc, #168]	@ (803c3b4 <__sflush_r+0x104>)
 803c30c:	40ca      	lsrs	r2, r1
 803c30e:	07d6      	lsls	r6, r2, #31
 803c310:	d527      	bpl.n	803c362 <__sflush_r+0xb2>
 803c312:	2200      	movs	r2, #0
 803c314:	04d9      	lsls	r1, r3, #19
 803c316:	6062      	str	r2, [r4, #4]
 803c318:	6922      	ldr	r2, [r4, #16]
 803c31a:	6022      	str	r2, [r4, #0]
 803c31c:	d504      	bpl.n	803c328 <__sflush_r+0x78>
 803c31e:	1c42      	adds	r2, r0, #1
 803c320:	d101      	bne.n	803c326 <__sflush_r+0x76>
 803c322:	682b      	ldr	r3, [r5, #0]
 803c324:	b903      	cbnz	r3, 803c328 <__sflush_r+0x78>
 803c326:	6560      	str	r0, [r4, #84]	@ 0x54
 803c328:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 803c32a:	602f      	str	r7, [r5, #0]
 803c32c:	b1b9      	cbz	r1, 803c35e <__sflush_r+0xae>
 803c32e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 803c332:	4299      	cmp	r1, r3
 803c334:	d002      	beq.n	803c33c <__sflush_r+0x8c>
 803c336:	4628      	mov	r0, r5
 803c338:	f7fe ffd8 	bl	803b2ec <_free_r>
 803c33c:	2300      	movs	r3, #0
 803c33e:	6363      	str	r3, [r4, #52]	@ 0x34
 803c340:	e00d      	b.n	803c35e <__sflush_r+0xae>
 803c342:	2301      	movs	r3, #1
 803c344:	4628      	mov	r0, r5
 803c346:	47b0      	blx	r6
 803c348:	4602      	mov	r2, r0
 803c34a:	1c50      	adds	r0, r2, #1
 803c34c:	d1c9      	bne.n	803c2e2 <__sflush_r+0x32>
 803c34e:	682b      	ldr	r3, [r5, #0]
 803c350:	2b00      	cmp	r3, #0
 803c352:	d0c6      	beq.n	803c2e2 <__sflush_r+0x32>
 803c354:	2b1d      	cmp	r3, #29
 803c356:	d001      	beq.n	803c35c <__sflush_r+0xac>
 803c358:	2b16      	cmp	r3, #22
 803c35a:	d11d      	bne.n	803c398 <__sflush_r+0xe8>
 803c35c:	602f      	str	r7, [r5, #0]
 803c35e:	2000      	movs	r0, #0
 803c360:	e021      	b.n	803c3a6 <__sflush_r+0xf6>
 803c362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 803c366:	b21b      	sxth	r3, r3
 803c368:	e01a      	b.n	803c3a0 <__sflush_r+0xf0>
 803c36a:	690f      	ldr	r7, [r1, #16]
 803c36c:	2f00      	cmp	r7, #0
 803c36e:	d0f6      	beq.n	803c35e <__sflush_r+0xae>
 803c370:	0793      	lsls	r3, r2, #30
 803c372:	680e      	ldr	r6, [r1, #0]
 803c374:	600f      	str	r7, [r1, #0]
 803c376:	bf0c      	ite	eq
 803c378:	694b      	ldreq	r3, [r1, #20]
 803c37a:	2300      	movne	r3, #0
 803c37c:	eba6 0807 	sub.w	r8, r6, r7
 803c380:	608b      	str	r3, [r1, #8]
 803c382:	f1b8 0f00 	cmp.w	r8, #0
 803c386:	ddea      	ble.n	803c35e <__sflush_r+0xae>
 803c388:	4643      	mov	r3, r8
 803c38a:	463a      	mov	r2, r7
 803c38c:	6a21      	ldr	r1, [r4, #32]
 803c38e:	4628      	mov	r0, r5
 803c390:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 803c392:	47b0      	blx	r6
 803c394:	2800      	cmp	r0, #0
 803c396:	dc08      	bgt.n	803c3aa <__sflush_r+0xfa>
 803c398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 803c39c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 803c3a0:	f04f 30ff 	mov.w	r0, #4294967295
 803c3a4:	81a3      	strh	r3, [r4, #12]
 803c3a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 803c3aa:	4407      	add	r7, r0
 803c3ac:	eba8 0800 	sub.w	r8, r8, r0
 803c3b0:	e7e7      	b.n	803c382 <__sflush_r+0xd2>
 803c3b2:	bf00      	nop
 803c3b4:	20400001 	.word	0x20400001

0803c3b8 <_fflush_r>:
 803c3b8:	b538      	push	{r3, r4, r5, lr}
 803c3ba:	690b      	ldr	r3, [r1, #16]
 803c3bc:	4605      	mov	r5, r0
 803c3be:	460c      	mov	r4, r1
 803c3c0:	b913      	cbnz	r3, 803c3c8 <_fflush_r+0x10>
 803c3c2:	2500      	movs	r5, #0
 803c3c4:	4628      	mov	r0, r5
 803c3c6:	bd38      	pop	{r3, r4, r5, pc}
 803c3c8:	b118      	cbz	r0, 803c3d2 <_fflush_r+0x1a>
 803c3ca:	6a03      	ldr	r3, [r0, #32]
 803c3cc:	b90b      	cbnz	r3, 803c3d2 <_fflush_r+0x1a>
 803c3ce:	f7fd f843 	bl	8039458 <__sinit>
 803c3d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 803c3d6:	2b00      	cmp	r3, #0
 803c3d8:	d0f3      	beq.n	803c3c2 <_fflush_r+0xa>
 803c3da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 803c3dc:	07d0      	lsls	r0, r2, #31
 803c3de:	d404      	bmi.n	803c3ea <_fflush_r+0x32>
 803c3e0:	0599      	lsls	r1, r3, #22
 803c3e2:	d402      	bmi.n	803c3ea <_fflush_r+0x32>
 803c3e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 803c3e6:	f7fe f8ed 	bl	803a5c4 <__retarget_lock_acquire_recursive>
 803c3ea:	4628      	mov	r0, r5
 803c3ec:	4621      	mov	r1, r4
 803c3ee:	f7ff ff5f 	bl	803c2b0 <__sflush_r>
 803c3f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 803c3f4:	4605      	mov	r5, r0
 803c3f6:	07da      	lsls	r2, r3, #31
 803c3f8:	d4e4      	bmi.n	803c3c4 <_fflush_r+0xc>
 803c3fa:	89a3      	ldrh	r3, [r4, #12]
 803c3fc:	059b      	lsls	r3, r3, #22
 803c3fe:	d4e1      	bmi.n	803c3c4 <_fflush_r+0xc>
 803c400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 803c402:	f7fe f8e1 	bl	803a5c8 <__retarget_lock_release_recursive>
 803c406:	e7dd      	b.n	803c3c4 <_fflush_r+0xc>

0803c408 <__swhatbuf_r>:
 803c408:	b570      	push	{r4, r5, r6, lr}
 803c40a:	460c      	mov	r4, r1
 803c40c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 803c410:	b096      	sub	sp, #88	@ 0x58
 803c412:	4615      	mov	r5, r2
 803c414:	2900      	cmp	r1, #0
 803c416:	461e      	mov	r6, r3
 803c418:	da0c      	bge.n	803c434 <__swhatbuf_r+0x2c>
 803c41a:	89a3      	ldrh	r3, [r4, #12]
 803c41c:	2100      	movs	r1, #0
 803c41e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 803c422:	bf14      	ite	ne
 803c424:	2340      	movne	r3, #64	@ 0x40
 803c426:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 803c42a:	2000      	movs	r0, #0
 803c42c:	6031      	str	r1, [r6, #0]
 803c42e:	602b      	str	r3, [r5, #0]
 803c430:	b016      	add	sp, #88	@ 0x58
 803c432:	bd70      	pop	{r4, r5, r6, pc}
 803c434:	466a      	mov	r2, sp
 803c436:	f000 f979 	bl	803c72c <_fstat_r>
 803c43a:	2800      	cmp	r0, #0
 803c43c:	dbed      	blt.n	803c41a <__swhatbuf_r+0x12>
 803c43e:	9901      	ldr	r1, [sp, #4]
 803c440:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 803c444:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 803c448:	4259      	negs	r1, r3
 803c44a:	4159      	adcs	r1, r3
 803c44c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 803c450:	e7eb      	b.n	803c42a <__swhatbuf_r+0x22>

0803c452 <__smakebuf_r>:
 803c452:	898b      	ldrh	r3, [r1, #12]
 803c454:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 803c456:	079d      	lsls	r5, r3, #30
 803c458:	4606      	mov	r6, r0
 803c45a:	460c      	mov	r4, r1
 803c45c:	d507      	bpl.n	803c46e <__smakebuf_r+0x1c>
 803c45e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 803c462:	6023      	str	r3, [r4, #0]
 803c464:	6123      	str	r3, [r4, #16]
 803c466:	2301      	movs	r3, #1
 803c468:	6163      	str	r3, [r4, #20]
 803c46a:	b003      	add	sp, #12
 803c46c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 803c46e:	ab01      	add	r3, sp, #4
 803c470:	466a      	mov	r2, sp
 803c472:	f7ff ffc9 	bl	803c408 <__swhatbuf_r>
 803c476:	9f00      	ldr	r7, [sp, #0]
 803c478:	4605      	mov	r5, r0
 803c47a:	4630      	mov	r0, r6
 803c47c:	4639      	mov	r1, r7
 803c47e:	f7fe fff5 	bl	803b46c <_malloc_r>
 803c482:	b948      	cbnz	r0, 803c498 <__smakebuf_r+0x46>
 803c484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 803c488:	059a      	lsls	r2, r3, #22
 803c48a:	d4ee      	bmi.n	803c46a <__smakebuf_r+0x18>
 803c48c:	f023 0303 	bic.w	r3, r3, #3
 803c490:	f043 0302 	orr.w	r3, r3, #2
 803c494:	81a3      	strh	r3, [r4, #12]
 803c496:	e7e2      	b.n	803c45e <__smakebuf_r+0xc>
 803c498:	89a3      	ldrh	r3, [r4, #12]
 803c49a:	6020      	str	r0, [r4, #0]
 803c49c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 803c4a0:	81a3      	strh	r3, [r4, #12]
 803c4a2:	9b01      	ldr	r3, [sp, #4]
 803c4a4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 803c4a8:	b15b      	cbz	r3, 803c4c2 <__smakebuf_r+0x70>
 803c4aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 803c4ae:	4630      	mov	r0, r6
 803c4b0:	f000 f94e 	bl	803c750 <_isatty_r>
 803c4b4:	b128      	cbz	r0, 803c4c2 <__smakebuf_r+0x70>
 803c4b6:	89a3      	ldrh	r3, [r4, #12]
 803c4b8:	f023 0303 	bic.w	r3, r3, #3
 803c4bc:	f043 0301 	orr.w	r3, r3, #1
 803c4c0:	81a3      	strh	r3, [r4, #12]
 803c4c2:	89a3      	ldrh	r3, [r4, #12]
 803c4c4:	431d      	orrs	r5, r3
 803c4c6:	81a5      	strh	r5, [r4, #12]
 803c4c8:	e7cf      	b.n	803c46a <__smakebuf_r+0x18>
	...

0803c4cc <siscanf>:
 803c4cc:	b40e      	push	{r1, r2, r3}
 803c4ce:	b570      	push	{r4, r5, r6, lr}
 803c4d0:	b09d      	sub	sp, #116	@ 0x74
 803c4d2:	2500      	movs	r5, #0
 803c4d4:	f44f 7201 	mov.w	r2, #516	@ 0x204
 803c4d8:	ac21      	add	r4, sp, #132	@ 0x84
 803c4da:	951b      	str	r5, [sp, #108]	@ 0x6c
 803c4dc:	f8ad 2014 	strh.w	r2, [sp, #20]
 803c4e0:	f854 6b04 	ldr.w	r6, [r4], #4
 803c4e4:	9002      	str	r0, [sp, #8]
 803c4e6:	9006      	str	r0, [sp, #24]
 803c4e8:	f7e4 fd08 	bl	8020efc <strlen>
 803c4ec:	4b0b      	ldr	r3, [pc, #44]	@ (803c51c <siscanf+0x50>)
 803c4ee:	4632      	mov	r2, r6
 803c4f0:	9003      	str	r0, [sp, #12]
 803c4f2:	a902      	add	r1, sp, #8
 803c4f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 803c4f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 803c4fa:	9007      	str	r0, [sp, #28]
 803c4fc:	4808      	ldr	r0, [pc, #32]	@ (803c520 <siscanf+0x54>)
 803c4fe:	f8ad 3016 	strh.w	r3, [sp, #22]
 803c502:	4623      	mov	r3, r4
 803c504:	6800      	ldr	r0, [r0, #0]
 803c506:	950f      	str	r5, [sp, #60]	@ 0x3c
 803c508:	9514      	str	r5, [sp, #80]	@ 0x50
 803c50a:	9401      	str	r4, [sp, #4]
 803c50c:	f000 fa1c 	bl	803c948 <__ssvfiscanf_r>
 803c510:	b01d      	add	sp, #116	@ 0x74
 803c512:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 803c516:	b003      	add	sp, #12
 803c518:	4770      	bx	lr
 803c51a:	bf00      	nop
 803c51c:	0803962f 	.word	0x0803962f
 803c520:	20000580 	.word	0x20000580

0803c524 <memmove>:
 803c524:	4288      	cmp	r0, r1
 803c526:	b510      	push	{r4, lr}
 803c528:	eb01 0402 	add.w	r4, r1, r2
 803c52c:	d902      	bls.n	803c534 <memmove+0x10>
 803c52e:	4284      	cmp	r4, r0
 803c530:	4623      	mov	r3, r4
 803c532:	d807      	bhi.n	803c544 <memmove+0x20>
 803c534:	1e43      	subs	r3, r0, #1
 803c536:	42a1      	cmp	r1, r4
 803c538:	d008      	beq.n	803c54c <memmove+0x28>
 803c53a:	f811 2b01 	ldrb.w	r2, [r1], #1
 803c53e:	f803 2f01 	strb.w	r2, [r3, #1]!
 803c542:	e7f8      	b.n	803c536 <memmove+0x12>
 803c544:	4402      	add	r2, r0
 803c546:	4601      	mov	r1, r0
 803c548:	428a      	cmp	r2, r1
 803c54a:	d100      	bne.n	803c54e <memmove+0x2a>
 803c54c:	bd10      	pop	{r4, pc}
 803c54e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 803c552:	f802 4d01 	strb.w	r4, [r2, #-1]!
 803c556:	e7f7      	b.n	803c548 <memmove+0x24>

0803c558 <strncmp>:
 803c558:	b510      	push	{r4, lr}
 803c55a:	b16a      	cbz	r2, 803c578 <strncmp+0x20>
 803c55c:	3901      	subs	r1, #1
 803c55e:	1884      	adds	r4, r0, r2
 803c560:	f810 2b01 	ldrb.w	r2, [r0], #1
 803c564:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 803c568:	429a      	cmp	r2, r3
 803c56a:	d103      	bne.n	803c574 <strncmp+0x1c>
 803c56c:	42a0      	cmp	r0, r4
 803c56e:	d001      	beq.n	803c574 <strncmp+0x1c>
 803c570:	2a00      	cmp	r2, #0
 803c572:	d1f5      	bne.n	803c560 <strncmp+0x8>
 803c574:	1ad0      	subs	r0, r2, r3
 803c576:	bd10      	pop	{r4, pc}
 803c578:	4610      	mov	r0, r2
 803c57a:	e7fc      	b.n	803c576 <strncmp+0x1e>

0803c57c <_raise_r>:
 803c57c:	291f      	cmp	r1, #31
 803c57e:	b538      	push	{r3, r4, r5, lr}
 803c580:	4605      	mov	r5, r0
 803c582:	460c      	mov	r4, r1
 803c584:	d904      	bls.n	803c590 <_raise_r+0x14>
 803c586:	2316      	movs	r3, #22
 803c588:	6003      	str	r3, [r0, #0]
 803c58a:	f04f 30ff 	mov.w	r0, #4294967295
 803c58e:	bd38      	pop	{r3, r4, r5, pc}
 803c590:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 803c592:	b112      	cbz	r2, 803c59a <_raise_r+0x1e>
 803c594:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 803c598:	b94b      	cbnz	r3, 803c5ae <_raise_r+0x32>
 803c59a:	4628      	mov	r0, r5
 803c59c:	f000 f8fa 	bl	803c794 <_getpid_r>
 803c5a0:	4622      	mov	r2, r4
 803c5a2:	4601      	mov	r1, r0
 803c5a4:	4628      	mov	r0, r5
 803c5a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 803c5aa:	f000 b8e1 	b.w	803c770 <_kill_r>
 803c5ae:	2b01      	cmp	r3, #1
 803c5b0:	d00a      	beq.n	803c5c8 <_raise_r+0x4c>
 803c5b2:	1c59      	adds	r1, r3, #1
 803c5b4:	d103      	bne.n	803c5be <_raise_r+0x42>
 803c5b6:	2316      	movs	r3, #22
 803c5b8:	6003      	str	r3, [r0, #0]
 803c5ba:	2001      	movs	r0, #1
 803c5bc:	e7e7      	b.n	803c58e <_raise_r+0x12>
 803c5be:	2100      	movs	r1, #0
 803c5c0:	4620      	mov	r0, r4
 803c5c2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 803c5c6:	4798      	blx	r3
 803c5c8:	2000      	movs	r0, #0
 803c5ca:	e7e0      	b.n	803c58e <_raise_r+0x12>

0803c5cc <raise>:
 803c5cc:	4b02      	ldr	r3, [pc, #8]	@ (803c5d8 <raise+0xc>)
 803c5ce:	4601      	mov	r1, r0
 803c5d0:	6818      	ldr	r0, [r3, #0]
 803c5d2:	f7ff bfd3 	b.w	803c57c <_raise_r>
 803c5d6:	bf00      	nop
 803c5d8:	20000580 	.word	0x20000580

0803c5dc <__gettzinfo>:
 803c5dc:	4800      	ldr	r0, [pc, #0]	@ (803c5e0 <__gettzinfo+0x4>)
 803c5de:	4770      	bx	lr
 803c5e0:	200005d0 	.word	0x200005d0

0803c5e4 <gmtime_r>:
 803c5e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 803c5e8:	4a4c      	ldr	r2, [pc, #304]	@ (803c71c <gmtime_r+0x138>)
 803c5ea:	460c      	mov	r4, r1
 803c5ec:	2300      	movs	r3, #0
 803c5ee:	e9d0 0100 	ldrd	r0, r1, [r0]
 803c5f2:	f7e4 fa6b 	bl	8020acc <__aeabi_ldivmod>
 803c5f6:	2a00      	cmp	r2, #0
 803c5f8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 803c5fc:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 803c600:	bfb7      	itett	lt
 803c602:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 803c606:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 803c60a:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 803c60e:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 803c612:	fbb2 f3f1 	udiv	r3, r2, r1
 803c616:	fb01 2213 	mls	r2, r1, r3, r2
 803c61a:	213c      	movs	r1, #60	@ 0x3c
 803c61c:	60a3      	str	r3, [r4, #8]
 803c61e:	fbb2 f3f1 	udiv	r3, r2, r1
 803c622:	fb01 2213 	mls	r2, r1, r3, r2
 803c626:	493e      	ldr	r1, [pc, #248]	@ (803c720 <gmtime_r+0x13c>)
 803c628:	6063      	str	r3, [r4, #4]
 803c62a:	1cc3      	adds	r3, r0, #3
 803c62c:	6022      	str	r2, [r4, #0]
 803c62e:	2207      	movs	r2, #7
 803c630:	fb93 f2f2 	sdiv	r2, r3, r2
 803c634:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 803c638:	1a9b      	subs	r3, r3, r2
 803c63a:	d555      	bpl.n	803c6e8 <gmtime_r+0x104>
 803c63c:	3307      	adds	r3, #7
 803c63e:	61a3      	str	r3, [r4, #24]
 803c640:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 803c644:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 803c648:	fb93 f1f1 	sdiv	r1, r3, r1
 803c64c:	4b35      	ldr	r3, [pc, #212]	@ (803c724 <gmtime_r+0x140>)
 803c64e:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 803c652:	f240 176d 	movw	r7, #365	@ 0x16d
 803c656:	2664      	movs	r6, #100	@ 0x64
 803c658:	fb03 0001 	mla	r0, r3, r1, r0
 803c65c:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 803c660:	f04f 0805 	mov.w	r8, #5
 803c664:	fbb0 f3f3 	udiv	r3, r0, r3
 803c668:	fbb0 f2fc 	udiv	r2, r0, ip
 803c66c:	4403      	add	r3, r0
 803c66e:	1a9b      	subs	r3, r3, r2
 803c670:	4a2d      	ldr	r2, [pc, #180]	@ (803c728 <gmtime_r+0x144>)
 803c672:	fbb0 f2f2 	udiv	r2, r0, r2
 803c676:	1a9b      	subs	r3, r3, r2
 803c678:	fbb3 f2f7 	udiv	r2, r3, r7
 803c67c:	fbb3 f3fc 	udiv	r3, r3, ip
 803c680:	fbb2 f5f6 	udiv	r5, r2, r6
 803c684:	1aeb      	subs	r3, r5, r3
 803c686:	4403      	add	r3, r0
 803c688:	2099      	movs	r0, #153	@ 0x99
 803c68a:	fb07 3312 	mls	r3, r7, r2, r3
 803c68e:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 803c692:	f103 0e01 	add.w	lr, r3, #1
 803c696:	3702      	adds	r7, #2
 803c698:	fbb7 fcf0 	udiv	ip, r7, r0
 803c69c:	fb00 f00c 	mul.w	r0, r0, ip
 803c6a0:	3002      	adds	r0, #2
 803c6a2:	fbb0 f0f8 	udiv	r0, r0, r8
 803c6a6:	ebae 0000 	sub.w	r0, lr, r0
 803c6aa:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 803c6ae:	4577      	cmp	r7, lr
 803c6b0:	bf8c      	ite	hi
 803c6b2:	f06f 0709 	mvnhi.w	r7, #9
 803c6b6:	2702      	movls	r7, #2
 803c6b8:	4467      	add	r7, ip
 803c6ba:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 803c6be:	fb0c 2101 	mla	r1, ip, r1, r2
 803c6c2:	2f01      	cmp	r7, #1
 803c6c4:	bf98      	it	ls
 803c6c6:	3101      	addls	r1, #1
 803c6c8:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 803c6cc:	d312      	bcc.n	803c6f4 <gmtime_r+0x110>
 803c6ce:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 803c6d2:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 803c6d6:	61e3      	str	r3, [r4, #28]
 803c6d8:	2300      	movs	r3, #0
 803c6da:	60e0      	str	r0, [r4, #12]
 803c6dc:	4620      	mov	r0, r4
 803c6de:	6223      	str	r3, [r4, #32]
 803c6e0:	e9c4 7104 	strd	r7, r1, [r4, #16]
 803c6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 803c6e8:	2800      	cmp	r0, #0
 803c6ea:	61a3      	str	r3, [r4, #24]
 803c6ec:	dba8      	blt.n	803c640 <gmtime_r+0x5c>
 803c6ee:	fb90 f1f1 	sdiv	r1, r0, r1
 803c6f2:	e7ab      	b.n	803c64c <gmtime_r+0x68>
 803c6f4:	f012 0f03 	tst.w	r2, #3
 803c6f8:	d102      	bne.n	803c700 <gmtime_r+0x11c>
 803c6fa:	fb06 2515 	mls	r5, r6, r5, r2
 803c6fe:	b95d      	cbnz	r5, 803c718 <gmtime_r+0x134>
 803c700:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 803c704:	fbb2 f6f5 	udiv	r6, r2, r5
 803c708:	fb05 2216 	mls	r2, r5, r6, r2
 803c70c:	fab2 f282 	clz	r2, r2
 803c710:	0952      	lsrs	r2, r2, #5
 803c712:	333b      	adds	r3, #59	@ 0x3b
 803c714:	4413      	add	r3, r2
 803c716:	e7dc      	b.n	803c6d2 <gmtime_r+0xee>
 803c718:	2201      	movs	r2, #1
 803c71a:	e7fa      	b.n	803c712 <gmtime_r+0x12e>
 803c71c:	00015180 	.word	0x00015180
 803c720:	00023ab1 	.word	0x00023ab1
 803c724:	fffdc54f 	.word	0xfffdc54f
 803c728:	00023ab0 	.word	0x00023ab0

0803c72c <_fstat_r>:
 803c72c:	b538      	push	{r3, r4, r5, lr}
 803c72e:	2300      	movs	r3, #0
 803c730:	4d06      	ldr	r5, [pc, #24]	@ (803c74c <_fstat_r+0x20>)
 803c732:	4604      	mov	r4, r0
 803c734:	4608      	mov	r0, r1
 803c736:	4611      	mov	r1, r2
 803c738:	602b      	str	r3, [r5, #0]
 803c73a:	f7e5 fc43 	bl	8021fc4 <_fstat>
 803c73e:	1c43      	adds	r3, r0, #1
 803c740:	d102      	bne.n	803c748 <_fstat_r+0x1c>
 803c742:	682b      	ldr	r3, [r5, #0]
 803c744:	b103      	cbz	r3, 803c748 <_fstat_r+0x1c>
 803c746:	6023      	str	r3, [r4, #0]
 803c748:	bd38      	pop	{r3, r4, r5, pc}
 803c74a:	bf00      	nop
 803c74c:	20004a20 	.word	0x20004a20

0803c750 <_isatty_r>:
 803c750:	b538      	push	{r3, r4, r5, lr}
 803c752:	2300      	movs	r3, #0
 803c754:	4d05      	ldr	r5, [pc, #20]	@ (803c76c <_isatty_r+0x1c>)
 803c756:	4604      	mov	r4, r0
 803c758:	4608      	mov	r0, r1
 803c75a:	602b      	str	r3, [r5, #0]
 803c75c:	f7e5 fc42 	bl	8021fe4 <_isatty>
 803c760:	1c43      	adds	r3, r0, #1
 803c762:	d102      	bne.n	803c76a <_isatty_r+0x1a>
 803c764:	682b      	ldr	r3, [r5, #0]
 803c766:	b103      	cbz	r3, 803c76a <_isatty_r+0x1a>
 803c768:	6023      	str	r3, [r4, #0]
 803c76a:	bd38      	pop	{r3, r4, r5, pc}
 803c76c:	20004a20 	.word	0x20004a20

0803c770 <_kill_r>:
 803c770:	b538      	push	{r3, r4, r5, lr}
 803c772:	2300      	movs	r3, #0
 803c774:	4d06      	ldr	r5, [pc, #24]	@ (803c790 <_kill_r+0x20>)
 803c776:	4604      	mov	r4, r0
 803c778:	4608      	mov	r0, r1
 803c77a:	4611      	mov	r1, r2
 803c77c:	602b      	str	r3, [r5, #0]
 803c77e:	f7e5 fbdd 	bl	8021f3c <_kill>
 803c782:	1c43      	adds	r3, r0, #1
 803c784:	d102      	bne.n	803c78c <_kill_r+0x1c>
 803c786:	682b      	ldr	r3, [r5, #0]
 803c788:	b103      	cbz	r3, 803c78c <_kill_r+0x1c>
 803c78a:	6023      	str	r3, [r4, #0]
 803c78c:	bd38      	pop	{r3, r4, r5, pc}
 803c78e:	bf00      	nop
 803c790:	20004a20 	.word	0x20004a20

0803c794 <_getpid_r>:
 803c794:	f7e5 bbca 	b.w	8021f2c <_getpid>

0803c798 <_sbrk_r>:
 803c798:	b538      	push	{r3, r4, r5, lr}
 803c79a:	2300      	movs	r3, #0
 803c79c:	4d05      	ldr	r5, [pc, #20]	@ (803c7b4 <_sbrk_r+0x1c>)
 803c79e:	4604      	mov	r4, r0
 803c7a0:	4608      	mov	r0, r1
 803c7a2:	602b      	str	r3, [r5, #0]
 803c7a4:	f7e5 fc36 	bl	8022014 <_sbrk>
 803c7a8:	1c43      	adds	r3, r0, #1
 803c7aa:	d102      	bne.n	803c7b2 <_sbrk_r+0x1a>
 803c7ac:	682b      	ldr	r3, [r5, #0]
 803c7ae:	b103      	cbz	r3, 803c7b2 <_sbrk_r+0x1a>
 803c7b0:	6023      	str	r3, [r4, #0]
 803c7b2:	bd38      	pop	{r3, r4, r5, pc}
 803c7b4:	20004a20 	.word	0x20004a20

0803c7b8 <_calloc_r>:
 803c7b8:	b570      	push	{r4, r5, r6, lr}
 803c7ba:	fba1 5402 	umull	r5, r4, r1, r2
 803c7be:	b934      	cbnz	r4, 803c7ce <_calloc_r+0x16>
 803c7c0:	4629      	mov	r1, r5
 803c7c2:	f7fe fe53 	bl	803b46c <_malloc_r>
 803c7c6:	4606      	mov	r6, r0
 803c7c8:	b928      	cbnz	r0, 803c7d6 <_calloc_r+0x1e>
 803c7ca:	4630      	mov	r0, r6
 803c7cc:	bd70      	pop	{r4, r5, r6, pc}
 803c7ce:	220c      	movs	r2, #12
 803c7d0:	2600      	movs	r6, #0
 803c7d2:	6002      	str	r2, [r0, #0]
 803c7d4:	e7f9      	b.n	803c7ca <_calloc_r+0x12>
 803c7d6:	462a      	mov	r2, r5
 803c7d8:	4621      	mov	r1, r4
 803c7da:	f7fc fff1 	bl	80397c0 <memset>
 803c7de:	e7f4      	b.n	803c7ca <_calloc_r+0x12>

0803c7e0 <__env_lock>:
 803c7e0:	4801      	ldr	r0, [pc, #4]	@ (803c7e8 <__env_lock+0x8>)
 803c7e2:	f7fd beef 	b.w	803a5c4 <__retarget_lock_acquire_recursive>
 803c7e6:	bf00      	nop
 803c7e8:	20004a25 	.word	0x20004a25

0803c7ec <__env_unlock>:
 803c7ec:	4801      	ldr	r0, [pc, #4]	@ (803c7f4 <__env_unlock+0x8>)
 803c7ee:	f7fd beeb 	b.w	803a5c8 <__retarget_lock_release_recursive>
 803c7f2:	bf00      	nop
 803c7f4:	20004a25 	.word	0x20004a25

0803c7f8 <__ascii_mbtowc>:
 803c7f8:	b082      	sub	sp, #8
 803c7fa:	b901      	cbnz	r1, 803c7fe <__ascii_mbtowc+0x6>
 803c7fc:	a901      	add	r1, sp, #4
 803c7fe:	b142      	cbz	r2, 803c812 <__ascii_mbtowc+0x1a>
 803c800:	b14b      	cbz	r3, 803c816 <__ascii_mbtowc+0x1e>
 803c802:	7813      	ldrb	r3, [r2, #0]
 803c804:	600b      	str	r3, [r1, #0]
 803c806:	7812      	ldrb	r2, [r2, #0]
 803c808:	1e10      	subs	r0, r2, #0
 803c80a:	bf18      	it	ne
 803c80c:	2001      	movne	r0, #1
 803c80e:	b002      	add	sp, #8
 803c810:	4770      	bx	lr
 803c812:	4610      	mov	r0, r2
 803c814:	e7fb      	b.n	803c80e <__ascii_mbtowc+0x16>
 803c816:	f06f 0001 	mvn.w	r0, #1
 803c81a:	e7f8      	b.n	803c80e <__ascii_mbtowc+0x16>

0803c81c <_realloc_r>:
 803c81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 803c820:	4607      	mov	r7, r0
 803c822:	4614      	mov	r4, r2
 803c824:	460d      	mov	r5, r1
 803c826:	b921      	cbnz	r1, 803c832 <_realloc_r+0x16>
 803c828:	4611      	mov	r1, r2
 803c82a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 803c82e:	f7fe be1d 	b.w	803b46c <_malloc_r>
 803c832:	b92a      	cbnz	r2, 803c840 <_realloc_r+0x24>
 803c834:	4625      	mov	r5, r4
 803c836:	f7fe fd59 	bl	803b2ec <_free_r>
 803c83a:	4628      	mov	r0, r5
 803c83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 803c840:	f000 fbb4 	bl	803cfac <_malloc_usable_size_r>
 803c844:	4284      	cmp	r4, r0
 803c846:	4606      	mov	r6, r0
 803c848:	d802      	bhi.n	803c850 <_realloc_r+0x34>
 803c84a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 803c84e:	d8f4      	bhi.n	803c83a <_realloc_r+0x1e>
 803c850:	4621      	mov	r1, r4
 803c852:	4638      	mov	r0, r7
 803c854:	f7fe fe0a 	bl	803b46c <_malloc_r>
 803c858:	4680      	mov	r8, r0
 803c85a:	b908      	cbnz	r0, 803c860 <_realloc_r+0x44>
 803c85c:	4645      	mov	r5, r8
 803c85e:	e7ec      	b.n	803c83a <_realloc_r+0x1e>
 803c860:	42b4      	cmp	r4, r6
 803c862:	4622      	mov	r2, r4
 803c864:	4629      	mov	r1, r5
 803c866:	bf28      	it	cs
 803c868:	4632      	movcs	r2, r6
 803c86a:	f7fd fec4 	bl	803a5f6 <memcpy>
 803c86e:	4629      	mov	r1, r5
 803c870:	4638      	mov	r0, r7
 803c872:	f7fe fd3b 	bl	803b2ec <_free_r>
 803c876:	e7f1      	b.n	803c85c <_realloc_r+0x40>

0803c878 <__ascii_wctomb>:
 803c878:	4603      	mov	r3, r0
 803c87a:	4608      	mov	r0, r1
 803c87c:	b141      	cbz	r1, 803c890 <__ascii_wctomb+0x18>
 803c87e:	2aff      	cmp	r2, #255	@ 0xff
 803c880:	d904      	bls.n	803c88c <__ascii_wctomb+0x14>
 803c882:	228a      	movs	r2, #138	@ 0x8a
 803c884:	f04f 30ff 	mov.w	r0, #4294967295
 803c888:	601a      	str	r2, [r3, #0]
 803c88a:	4770      	bx	lr
 803c88c:	2001      	movs	r0, #1
 803c88e:	700a      	strb	r2, [r1, #0]
 803c890:	4770      	bx	lr

0803c892 <_sungetc_r>:
 803c892:	b538      	push	{r3, r4, r5, lr}
 803c894:	1c4b      	adds	r3, r1, #1
 803c896:	4614      	mov	r4, r2
 803c898:	d103      	bne.n	803c8a2 <_sungetc_r+0x10>
 803c89a:	f04f 35ff 	mov.w	r5, #4294967295
 803c89e:	4628      	mov	r0, r5
 803c8a0:	bd38      	pop	{r3, r4, r5, pc}
 803c8a2:	8993      	ldrh	r3, [r2, #12]
 803c8a4:	b2cd      	uxtb	r5, r1
 803c8a6:	f023 0320 	bic.w	r3, r3, #32
 803c8aa:	8193      	strh	r3, [r2, #12]
 803c8ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 803c8ae:	6852      	ldr	r2, [r2, #4]
 803c8b0:	b18b      	cbz	r3, 803c8d6 <_sungetc_r+0x44>
 803c8b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 803c8b4:	4293      	cmp	r3, r2
 803c8b6:	dd08      	ble.n	803c8ca <_sungetc_r+0x38>
 803c8b8:	6823      	ldr	r3, [r4, #0]
 803c8ba:	1e5a      	subs	r2, r3, #1
 803c8bc:	6022      	str	r2, [r4, #0]
 803c8be:	f803 5c01 	strb.w	r5, [r3, #-1]
 803c8c2:	6863      	ldr	r3, [r4, #4]
 803c8c4:	3301      	adds	r3, #1
 803c8c6:	6063      	str	r3, [r4, #4]
 803c8c8:	e7e9      	b.n	803c89e <_sungetc_r+0xc>
 803c8ca:	4621      	mov	r1, r4
 803c8cc:	f000 fb37 	bl	803cf3e <__submore>
 803c8d0:	2800      	cmp	r0, #0
 803c8d2:	d0f1      	beq.n	803c8b8 <_sungetc_r+0x26>
 803c8d4:	e7e1      	b.n	803c89a <_sungetc_r+0x8>
 803c8d6:	6921      	ldr	r1, [r4, #16]
 803c8d8:	6823      	ldr	r3, [r4, #0]
 803c8da:	b151      	cbz	r1, 803c8f2 <_sungetc_r+0x60>
 803c8dc:	4299      	cmp	r1, r3
 803c8de:	d208      	bcs.n	803c8f2 <_sungetc_r+0x60>
 803c8e0:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 803c8e4:	42a9      	cmp	r1, r5
 803c8e6:	d104      	bne.n	803c8f2 <_sungetc_r+0x60>
 803c8e8:	3b01      	subs	r3, #1
 803c8ea:	3201      	adds	r2, #1
 803c8ec:	6023      	str	r3, [r4, #0]
 803c8ee:	6062      	str	r2, [r4, #4]
 803c8f0:	e7d5      	b.n	803c89e <_sungetc_r+0xc>
 803c8f2:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 803c8f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 803c8fa:	6363      	str	r3, [r4, #52]	@ 0x34
 803c8fc:	2303      	movs	r3, #3
 803c8fe:	63a3      	str	r3, [r4, #56]	@ 0x38
 803c900:	4623      	mov	r3, r4
 803c902:	f803 5f46 	strb.w	r5, [r3, #70]!
 803c906:	6023      	str	r3, [r4, #0]
 803c908:	2301      	movs	r3, #1
 803c90a:	e7dc      	b.n	803c8c6 <_sungetc_r+0x34>

0803c90c <__ssrefill_r>:
 803c90c:	b510      	push	{r4, lr}
 803c90e:	460c      	mov	r4, r1
 803c910:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 803c912:	b169      	cbz	r1, 803c930 <__ssrefill_r+0x24>
 803c914:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 803c918:	4299      	cmp	r1, r3
 803c91a:	d001      	beq.n	803c920 <__ssrefill_r+0x14>
 803c91c:	f7fe fce6 	bl	803b2ec <_free_r>
 803c920:	2000      	movs	r0, #0
 803c922:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 803c924:	6360      	str	r0, [r4, #52]	@ 0x34
 803c926:	6063      	str	r3, [r4, #4]
 803c928:	b113      	cbz	r3, 803c930 <__ssrefill_r+0x24>
 803c92a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 803c92c:	6023      	str	r3, [r4, #0]
 803c92e:	bd10      	pop	{r4, pc}
 803c930:	6923      	ldr	r3, [r4, #16]
 803c932:	f04f 30ff 	mov.w	r0, #4294967295
 803c936:	6023      	str	r3, [r4, #0]
 803c938:	2300      	movs	r3, #0
 803c93a:	6063      	str	r3, [r4, #4]
 803c93c:	89a3      	ldrh	r3, [r4, #12]
 803c93e:	f043 0320 	orr.w	r3, r3, #32
 803c942:	81a3      	strh	r3, [r4, #12]
 803c944:	e7f3      	b.n	803c92e <__ssrefill_r+0x22>
	...

0803c948 <__ssvfiscanf_r>:
 803c948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803c94c:	460c      	mov	r4, r1
 803c94e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 803c952:	2100      	movs	r1, #0
 803c954:	4606      	mov	r6, r0
 803c956:	f10d 0804 	add.w	r8, sp, #4
 803c95a:	4fa6      	ldr	r7, [pc, #664]	@ (803cbf4 <__ssvfiscanf_r+0x2ac>)
 803c95c:	9300      	str	r3, [sp, #0]
 803c95e:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 803c962:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 803c966:	49a4      	ldr	r1, [pc, #656]	@ (803cbf8 <__ssvfiscanf_r+0x2b0>)
 803c968:	91a0      	str	r1, [sp, #640]	@ 0x280
 803c96a:	49a4      	ldr	r1, [pc, #656]	@ (803cbfc <__ssvfiscanf_r+0x2b4>)
 803c96c:	91a1      	str	r1, [sp, #644]	@ 0x284
 803c96e:	f892 9000 	ldrb.w	r9, [r2]
 803c972:	f1b9 0f00 	cmp.w	r9, #0
 803c976:	f000 8158 	beq.w	803cc2a <__ssvfiscanf_r+0x2e2>
 803c97a:	f817 3009 	ldrb.w	r3, [r7, r9]
 803c97e:	1c55      	adds	r5, r2, #1
 803c980:	f013 0308 	ands.w	r3, r3, #8
 803c984:	d019      	beq.n	803c9ba <__ssvfiscanf_r+0x72>
 803c986:	6863      	ldr	r3, [r4, #4]
 803c988:	2b00      	cmp	r3, #0
 803c98a:	dd0f      	ble.n	803c9ac <__ssvfiscanf_r+0x64>
 803c98c:	6823      	ldr	r3, [r4, #0]
 803c98e:	781a      	ldrb	r2, [r3, #0]
 803c990:	5cba      	ldrb	r2, [r7, r2]
 803c992:	0712      	lsls	r2, r2, #28
 803c994:	d401      	bmi.n	803c99a <__ssvfiscanf_r+0x52>
 803c996:	462a      	mov	r2, r5
 803c998:	e7e9      	b.n	803c96e <__ssvfiscanf_r+0x26>
 803c99a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 803c99c:	3301      	adds	r3, #1
 803c99e:	3201      	adds	r2, #1
 803c9a0:	6023      	str	r3, [r4, #0]
 803c9a2:	9245      	str	r2, [sp, #276]	@ 0x114
 803c9a4:	6862      	ldr	r2, [r4, #4]
 803c9a6:	3a01      	subs	r2, #1
 803c9a8:	6062      	str	r2, [r4, #4]
 803c9aa:	e7ec      	b.n	803c986 <__ssvfiscanf_r+0x3e>
 803c9ac:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 803c9ae:	4621      	mov	r1, r4
 803c9b0:	4630      	mov	r0, r6
 803c9b2:	4798      	blx	r3
 803c9b4:	2800      	cmp	r0, #0
 803c9b6:	d0e9      	beq.n	803c98c <__ssvfiscanf_r+0x44>
 803c9b8:	e7ed      	b.n	803c996 <__ssvfiscanf_r+0x4e>
 803c9ba:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 803c9be:	f040 8086 	bne.w	803cace <__ssvfiscanf_r+0x186>
 803c9c2:	9341      	str	r3, [sp, #260]	@ 0x104
 803c9c4:	9343      	str	r3, [sp, #268]	@ 0x10c
 803c9c6:	7853      	ldrb	r3, [r2, #1]
 803c9c8:	2b2a      	cmp	r3, #42	@ 0x2a
 803c9ca:	bf04      	itt	eq
 803c9cc:	2310      	moveq	r3, #16
 803c9ce:	1c95      	addeq	r5, r2, #2
 803c9d0:	f04f 020a 	mov.w	r2, #10
 803c9d4:	bf08      	it	eq
 803c9d6:	9341      	streq	r3, [sp, #260]	@ 0x104
 803c9d8:	46aa      	mov	sl, r5
 803c9da:	f81a 1b01 	ldrb.w	r1, [sl], #1
 803c9de:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 803c9e2:	2b09      	cmp	r3, #9
 803c9e4:	d91e      	bls.n	803ca24 <__ssvfiscanf_r+0xdc>
 803c9e6:	f8df b218 	ldr.w	fp, [pc, #536]	@ 803cc00 <__ssvfiscanf_r+0x2b8>
 803c9ea:	2203      	movs	r2, #3
 803c9ec:	4658      	mov	r0, fp
 803c9ee:	f7fd fdf4 	bl	803a5da <memchr>
 803c9f2:	b138      	cbz	r0, 803ca04 <__ssvfiscanf_r+0xbc>
 803c9f4:	eba0 000b 	sub.w	r0, r0, fp
 803c9f8:	2301      	movs	r3, #1
 803c9fa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 803c9fc:	4655      	mov	r5, sl
 803c9fe:	4083      	lsls	r3, r0
 803ca00:	4313      	orrs	r3, r2
 803ca02:	9341      	str	r3, [sp, #260]	@ 0x104
 803ca04:	f815 3b01 	ldrb.w	r3, [r5], #1
 803ca08:	2b78      	cmp	r3, #120	@ 0x78
 803ca0a:	d806      	bhi.n	803ca1a <__ssvfiscanf_r+0xd2>
 803ca0c:	2b57      	cmp	r3, #87	@ 0x57
 803ca0e:	d810      	bhi.n	803ca32 <__ssvfiscanf_r+0xea>
 803ca10:	2b25      	cmp	r3, #37	@ 0x25
 803ca12:	d05c      	beq.n	803cace <__ssvfiscanf_r+0x186>
 803ca14:	d856      	bhi.n	803cac4 <__ssvfiscanf_r+0x17c>
 803ca16:	2b00      	cmp	r3, #0
 803ca18:	d074      	beq.n	803cb04 <__ssvfiscanf_r+0x1bc>
 803ca1a:	2303      	movs	r3, #3
 803ca1c:	9347      	str	r3, [sp, #284]	@ 0x11c
 803ca1e:	230a      	movs	r3, #10
 803ca20:	9342      	str	r3, [sp, #264]	@ 0x108
 803ca22:	e087      	b.n	803cb34 <__ssvfiscanf_r+0x1ec>
 803ca24:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 803ca26:	4655      	mov	r5, sl
 803ca28:	fb02 1103 	mla	r1, r2, r3, r1
 803ca2c:	3930      	subs	r1, #48	@ 0x30
 803ca2e:	9143      	str	r1, [sp, #268]	@ 0x10c
 803ca30:	e7d2      	b.n	803c9d8 <__ssvfiscanf_r+0x90>
 803ca32:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 803ca36:	2a20      	cmp	r2, #32
 803ca38:	d8ef      	bhi.n	803ca1a <__ssvfiscanf_r+0xd2>
 803ca3a:	a101      	add	r1, pc, #4	@ (adr r1, 803ca40 <__ssvfiscanf_r+0xf8>)
 803ca3c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 803ca40:	0803cb13 	.word	0x0803cb13
 803ca44:	0803ca1b 	.word	0x0803ca1b
 803ca48:	0803ca1b 	.word	0x0803ca1b
 803ca4c:	0803cb6d 	.word	0x0803cb6d
 803ca50:	0803ca1b 	.word	0x0803ca1b
 803ca54:	0803ca1b 	.word	0x0803ca1b
 803ca58:	0803ca1b 	.word	0x0803ca1b
 803ca5c:	0803ca1b 	.word	0x0803ca1b
 803ca60:	0803ca1b 	.word	0x0803ca1b
 803ca64:	0803ca1b 	.word	0x0803ca1b
 803ca68:	0803ca1b 	.word	0x0803ca1b
 803ca6c:	0803cb83 	.word	0x0803cb83
 803ca70:	0803cb69 	.word	0x0803cb69
 803ca74:	0803cacb 	.word	0x0803cacb
 803ca78:	0803cacb 	.word	0x0803cacb
 803ca7c:	0803cacb 	.word	0x0803cacb
 803ca80:	0803ca1b 	.word	0x0803ca1b
 803ca84:	0803cb25 	.word	0x0803cb25
 803ca88:	0803ca1b 	.word	0x0803ca1b
 803ca8c:	0803ca1b 	.word	0x0803ca1b
 803ca90:	0803ca1b 	.word	0x0803ca1b
 803ca94:	0803ca1b 	.word	0x0803ca1b
 803ca98:	0803cb93 	.word	0x0803cb93
 803ca9c:	0803cb2d 	.word	0x0803cb2d
 803caa0:	0803cb0b 	.word	0x0803cb0b
 803caa4:	0803ca1b 	.word	0x0803ca1b
 803caa8:	0803ca1b 	.word	0x0803ca1b
 803caac:	0803cb8f 	.word	0x0803cb8f
 803cab0:	0803ca1b 	.word	0x0803ca1b
 803cab4:	0803cb69 	.word	0x0803cb69
 803cab8:	0803ca1b 	.word	0x0803ca1b
 803cabc:	0803ca1b 	.word	0x0803ca1b
 803cac0:	0803cb13 	.word	0x0803cb13
 803cac4:	3b45      	subs	r3, #69	@ 0x45
 803cac6:	2b02      	cmp	r3, #2
 803cac8:	d8a7      	bhi.n	803ca1a <__ssvfiscanf_r+0xd2>
 803caca:	2305      	movs	r3, #5
 803cacc:	e031      	b.n	803cb32 <__ssvfiscanf_r+0x1ea>
 803cace:	6863      	ldr	r3, [r4, #4]
 803cad0:	2b00      	cmp	r3, #0
 803cad2:	dd0d      	ble.n	803caf0 <__ssvfiscanf_r+0x1a8>
 803cad4:	6823      	ldr	r3, [r4, #0]
 803cad6:	781a      	ldrb	r2, [r3, #0]
 803cad8:	454a      	cmp	r2, r9
 803cada:	f040 80a6 	bne.w	803cc2a <__ssvfiscanf_r+0x2e2>
 803cade:	3301      	adds	r3, #1
 803cae0:	6862      	ldr	r2, [r4, #4]
 803cae2:	6023      	str	r3, [r4, #0]
 803cae4:	3a01      	subs	r2, #1
 803cae6:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 803cae8:	6062      	str	r2, [r4, #4]
 803caea:	3301      	adds	r3, #1
 803caec:	9345      	str	r3, [sp, #276]	@ 0x114
 803caee:	e752      	b.n	803c996 <__ssvfiscanf_r+0x4e>
 803caf0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 803caf2:	4621      	mov	r1, r4
 803caf4:	4630      	mov	r0, r6
 803caf6:	4798      	blx	r3
 803caf8:	2800      	cmp	r0, #0
 803cafa:	d0eb      	beq.n	803cad4 <__ssvfiscanf_r+0x18c>
 803cafc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 803cafe:	2800      	cmp	r0, #0
 803cb00:	f040 808b 	bne.w	803cc1a <__ssvfiscanf_r+0x2d2>
 803cb04:	f04f 30ff 	mov.w	r0, #4294967295
 803cb08:	e08b      	b.n	803cc22 <__ssvfiscanf_r+0x2da>
 803cb0a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 803cb0c:	f042 0220 	orr.w	r2, r2, #32
 803cb10:	9241      	str	r2, [sp, #260]	@ 0x104
 803cb12:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 803cb14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 803cb18:	9241      	str	r2, [sp, #260]	@ 0x104
 803cb1a:	2210      	movs	r2, #16
 803cb1c:	2b6e      	cmp	r3, #110	@ 0x6e
 803cb1e:	9242      	str	r2, [sp, #264]	@ 0x108
 803cb20:	d902      	bls.n	803cb28 <__ssvfiscanf_r+0x1e0>
 803cb22:	e005      	b.n	803cb30 <__ssvfiscanf_r+0x1e8>
 803cb24:	2300      	movs	r3, #0
 803cb26:	9342      	str	r3, [sp, #264]	@ 0x108
 803cb28:	2303      	movs	r3, #3
 803cb2a:	e002      	b.n	803cb32 <__ssvfiscanf_r+0x1ea>
 803cb2c:	2308      	movs	r3, #8
 803cb2e:	9342      	str	r3, [sp, #264]	@ 0x108
 803cb30:	2304      	movs	r3, #4
 803cb32:	9347      	str	r3, [sp, #284]	@ 0x11c
 803cb34:	6863      	ldr	r3, [r4, #4]
 803cb36:	2b00      	cmp	r3, #0
 803cb38:	dd3a      	ble.n	803cbb0 <__ssvfiscanf_r+0x268>
 803cb3a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 803cb3c:	0659      	lsls	r1, r3, #25
 803cb3e:	d404      	bmi.n	803cb4a <__ssvfiscanf_r+0x202>
 803cb40:	6823      	ldr	r3, [r4, #0]
 803cb42:	781a      	ldrb	r2, [r3, #0]
 803cb44:	5cba      	ldrb	r2, [r7, r2]
 803cb46:	0712      	lsls	r2, r2, #28
 803cb48:	d439      	bmi.n	803cbbe <__ssvfiscanf_r+0x276>
 803cb4a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 803cb4c:	2b02      	cmp	r3, #2
 803cb4e:	dc48      	bgt.n	803cbe2 <__ssvfiscanf_r+0x29a>
 803cb50:	466b      	mov	r3, sp
 803cb52:	4622      	mov	r2, r4
 803cb54:	a941      	add	r1, sp, #260	@ 0x104
 803cb56:	4630      	mov	r0, r6
 803cb58:	f000 f86c 	bl	803cc34 <_scanf_chars>
 803cb5c:	2801      	cmp	r0, #1
 803cb5e:	d064      	beq.n	803cc2a <__ssvfiscanf_r+0x2e2>
 803cb60:	2802      	cmp	r0, #2
 803cb62:	f47f af18 	bne.w	803c996 <__ssvfiscanf_r+0x4e>
 803cb66:	e7c9      	b.n	803cafc <__ssvfiscanf_r+0x1b4>
 803cb68:	220a      	movs	r2, #10
 803cb6a:	e7d7      	b.n	803cb1c <__ssvfiscanf_r+0x1d4>
 803cb6c:	4629      	mov	r1, r5
 803cb6e:	4640      	mov	r0, r8
 803cb70:	f000 f9ac 	bl	803cecc <__sccl>
 803cb74:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 803cb76:	4605      	mov	r5, r0
 803cb78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 803cb7c:	9341      	str	r3, [sp, #260]	@ 0x104
 803cb7e:	2301      	movs	r3, #1
 803cb80:	e7d7      	b.n	803cb32 <__ssvfiscanf_r+0x1ea>
 803cb82:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 803cb84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 803cb88:	9341      	str	r3, [sp, #260]	@ 0x104
 803cb8a:	2300      	movs	r3, #0
 803cb8c:	e7d1      	b.n	803cb32 <__ssvfiscanf_r+0x1ea>
 803cb8e:	2302      	movs	r3, #2
 803cb90:	e7cf      	b.n	803cb32 <__ssvfiscanf_r+0x1ea>
 803cb92:	9841      	ldr	r0, [sp, #260]	@ 0x104
 803cb94:	06c3      	lsls	r3, r0, #27
 803cb96:	f53f aefe 	bmi.w	803c996 <__ssvfiscanf_r+0x4e>
 803cb9a:	9b00      	ldr	r3, [sp, #0]
 803cb9c:	07c0      	lsls	r0, r0, #31
 803cb9e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 803cba0:	f103 0104 	add.w	r1, r3, #4
 803cba4:	9100      	str	r1, [sp, #0]
 803cba6:	681b      	ldr	r3, [r3, #0]
 803cba8:	bf4c      	ite	mi
 803cbaa:	801a      	strhmi	r2, [r3, #0]
 803cbac:	601a      	strpl	r2, [r3, #0]
 803cbae:	e6f2      	b.n	803c996 <__ssvfiscanf_r+0x4e>
 803cbb0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 803cbb2:	4621      	mov	r1, r4
 803cbb4:	4630      	mov	r0, r6
 803cbb6:	4798      	blx	r3
 803cbb8:	2800      	cmp	r0, #0
 803cbba:	d0be      	beq.n	803cb3a <__ssvfiscanf_r+0x1f2>
 803cbbc:	e79e      	b.n	803cafc <__ssvfiscanf_r+0x1b4>
 803cbbe:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 803cbc0:	3201      	adds	r2, #1
 803cbc2:	9245      	str	r2, [sp, #276]	@ 0x114
 803cbc4:	6862      	ldr	r2, [r4, #4]
 803cbc6:	3a01      	subs	r2, #1
 803cbc8:	2a00      	cmp	r2, #0
 803cbca:	6062      	str	r2, [r4, #4]
 803cbcc:	dd02      	ble.n	803cbd4 <__ssvfiscanf_r+0x28c>
 803cbce:	3301      	adds	r3, #1
 803cbd0:	6023      	str	r3, [r4, #0]
 803cbd2:	e7b5      	b.n	803cb40 <__ssvfiscanf_r+0x1f8>
 803cbd4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 803cbd6:	4621      	mov	r1, r4
 803cbd8:	4630      	mov	r0, r6
 803cbda:	4798      	blx	r3
 803cbdc:	2800      	cmp	r0, #0
 803cbde:	d0af      	beq.n	803cb40 <__ssvfiscanf_r+0x1f8>
 803cbe0:	e78c      	b.n	803cafc <__ssvfiscanf_r+0x1b4>
 803cbe2:	2b04      	cmp	r3, #4
 803cbe4:	dc0e      	bgt.n	803cc04 <__ssvfiscanf_r+0x2bc>
 803cbe6:	466b      	mov	r3, sp
 803cbe8:	4622      	mov	r2, r4
 803cbea:	a941      	add	r1, sp, #260	@ 0x104
 803cbec:	4630      	mov	r0, r6
 803cbee:	f000 f87b 	bl	803cce8 <_scanf_i>
 803cbf2:	e7b3      	b.n	803cb5c <__ssvfiscanf_r+0x214>
 803cbf4:	0803d9ad 	.word	0x0803d9ad
 803cbf8:	0803c893 	.word	0x0803c893
 803cbfc:	0803c90d 	.word	0x0803c90d
 803cc00:	0803d97c 	.word	0x0803d97c
 803cc04:	4b0a      	ldr	r3, [pc, #40]	@ (803cc30 <__ssvfiscanf_r+0x2e8>)
 803cc06:	2b00      	cmp	r3, #0
 803cc08:	f43f aec5 	beq.w	803c996 <__ssvfiscanf_r+0x4e>
 803cc0c:	466b      	mov	r3, sp
 803cc0e:	4622      	mov	r2, r4
 803cc10:	a941      	add	r1, sp, #260	@ 0x104
 803cc12:	4630      	mov	r0, r6
 803cc14:	f3af 8000 	nop.w
 803cc18:	e7a0      	b.n	803cb5c <__ssvfiscanf_r+0x214>
 803cc1a:	89a3      	ldrh	r3, [r4, #12]
 803cc1c:	065b      	lsls	r3, r3, #25
 803cc1e:	f53f af71 	bmi.w	803cb04 <__ssvfiscanf_r+0x1bc>
 803cc22:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 803cc26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803cc2a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 803cc2c:	e7f9      	b.n	803cc22 <__ssvfiscanf_r+0x2da>
 803cc2e:	bf00      	nop
 803cc30:	00000000 	.word	0x00000000

0803cc34 <_scanf_chars>:
 803cc34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 803cc38:	4615      	mov	r5, r2
 803cc3a:	688a      	ldr	r2, [r1, #8]
 803cc3c:	4680      	mov	r8, r0
 803cc3e:	460c      	mov	r4, r1
 803cc40:	b932      	cbnz	r2, 803cc50 <_scanf_chars+0x1c>
 803cc42:	698a      	ldr	r2, [r1, #24]
 803cc44:	2a00      	cmp	r2, #0
 803cc46:	bf14      	ite	ne
 803cc48:	f04f 32ff 	movne.w	r2, #4294967295
 803cc4c:	2201      	moveq	r2, #1
 803cc4e:	608a      	str	r2, [r1, #8]
 803cc50:	6822      	ldr	r2, [r4, #0]
 803cc52:	2700      	movs	r7, #0
 803cc54:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 803cce4 <_scanf_chars+0xb0>
 803cc58:	06d1      	lsls	r1, r2, #27
 803cc5a:	bf5f      	itttt	pl
 803cc5c:	681a      	ldrpl	r2, [r3, #0]
 803cc5e:	1d11      	addpl	r1, r2, #4
 803cc60:	6019      	strpl	r1, [r3, #0]
 803cc62:	6816      	ldrpl	r6, [r2, #0]
 803cc64:	69a0      	ldr	r0, [r4, #24]
 803cc66:	b188      	cbz	r0, 803cc8c <_scanf_chars+0x58>
 803cc68:	2801      	cmp	r0, #1
 803cc6a:	d107      	bne.n	803cc7c <_scanf_chars+0x48>
 803cc6c:	682b      	ldr	r3, [r5, #0]
 803cc6e:	781a      	ldrb	r2, [r3, #0]
 803cc70:	6963      	ldr	r3, [r4, #20]
 803cc72:	5c9b      	ldrb	r3, [r3, r2]
 803cc74:	b953      	cbnz	r3, 803cc8c <_scanf_chars+0x58>
 803cc76:	2f00      	cmp	r7, #0
 803cc78:	d031      	beq.n	803ccde <_scanf_chars+0xaa>
 803cc7a:	e022      	b.n	803ccc2 <_scanf_chars+0x8e>
 803cc7c:	2802      	cmp	r0, #2
 803cc7e:	d120      	bne.n	803ccc2 <_scanf_chars+0x8e>
 803cc80:	682b      	ldr	r3, [r5, #0]
 803cc82:	781b      	ldrb	r3, [r3, #0]
 803cc84:	f819 3003 	ldrb.w	r3, [r9, r3]
 803cc88:	071b      	lsls	r3, r3, #28
 803cc8a:	d41a      	bmi.n	803ccc2 <_scanf_chars+0x8e>
 803cc8c:	6823      	ldr	r3, [r4, #0]
 803cc8e:	3701      	adds	r7, #1
 803cc90:	06da      	lsls	r2, r3, #27
 803cc92:	bf5e      	ittt	pl
 803cc94:	682b      	ldrpl	r3, [r5, #0]
 803cc96:	781b      	ldrbpl	r3, [r3, #0]
 803cc98:	f806 3b01 	strbpl.w	r3, [r6], #1
 803cc9c:	682a      	ldr	r2, [r5, #0]
 803cc9e:	686b      	ldr	r3, [r5, #4]
 803cca0:	3201      	adds	r2, #1
 803cca2:	3b01      	subs	r3, #1
 803cca4:	602a      	str	r2, [r5, #0]
 803cca6:	68a2      	ldr	r2, [r4, #8]
 803cca8:	606b      	str	r3, [r5, #4]
 803ccaa:	3a01      	subs	r2, #1
 803ccac:	60a2      	str	r2, [r4, #8]
 803ccae:	b142      	cbz	r2, 803ccc2 <_scanf_chars+0x8e>
 803ccb0:	2b00      	cmp	r3, #0
 803ccb2:	dcd7      	bgt.n	803cc64 <_scanf_chars+0x30>
 803ccb4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 803ccb8:	4629      	mov	r1, r5
 803ccba:	4640      	mov	r0, r8
 803ccbc:	4798      	blx	r3
 803ccbe:	2800      	cmp	r0, #0
 803ccc0:	d0d0      	beq.n	803cc64 <_scanf_chars+0x30>
 803ccc2:	6823      	ldr	r3, [r4, #0]
 803ccc4:	f013 0310 	ands.w	r3, r3, #16
 803ccc8:	d105      	bne.n	803ccd6 <_scanf_chars+0xa2>
 803ccca:	68e2      	ldr	r2, [r4, #12]
 803cccc:	3201      	adds	r2, #1
 803ccce:	60e2      	str	r2, [r4, #12]
 803ccd0:	69a2      	ldr	r2, [r4, #24]
 803ccd2:	b102      	cbz	r2, 803ccd6 <_scanf_chars+0xa2>
 803ccd4:	7033      	strb	r3, [r6, #0]
 803ccd6:	6923      	ldr	r3, [r4, #16]
 803ccd8:	2000      	movs	r0, #0
 803ccda:	443b      	add	r3, r7
 803ccdc:	6123      	str	r3, [r4, #16]
 803ccde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 803cce2:	bf00      	nop
 803cce4:	0803d9ad 	.word	0x0803d9ad

0803cce8 <_scanf_i>:
 803cce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 803ccec:	4698      	mov	r8, r3
 803ccee:	b087      	sub	sp, #28
 803ccf0:	4b72      	ldr	r3, [pc, #456]	@ (803cebc <_scanf_i+0x1d4>)
 803ccf2:	460c      	mov	r4, r1
 803ccf4:	4682      	mov	sl, r0
 803ccf6:	4616      	mov	r6, r2
 803ccf8:	4627      	mov	r7, r4
 803ccfa:	f04f 0b00 	mov.w	fp, #0
 803ccfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 803cd02:	ab03      	add	r3, sp, #12
 803cd04:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 803cd08:	4b6d      	ldr	r3, [pc, #436]	@ (803cec0 <_scanf_i+0x1d8>)
 803cd0a:	69a1      	ldr	r1, [r4, #24]
 803cd0c:	4a6d      	ldr	r2, [pc, #436]	@ (803cec4 <_scanf_i+0x1dc>)
 803cd0e:	2903      	cmp	r1, #3
 803cd10:	bf08      	it	eq
 803cd12:	461a      	moveq	r2, r3
 803cd14:	68a3      	ldr	r3, [r4, #8]
 803cd16:	9201      	str	r2, [sp, #4]
 803cd18:	1e5a      	subs	r2, r3, #1
 803cd1a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 803cd1e:	bf89      	itett	hi
 803cd20:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 803cd24:	f04f 0900 	movls.w	r9, #0
 803cd28:	eb03 0905 	addhi.w	r9, r3, r5
 803cd2c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 803cd30:	bf88      	it	hi
 803cd32:	60a3      	strhi	r3, [r4, #8]
 803cd34:	f857 3b1c 	ldr.w	r3, [r7], #28
 803cd38:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 803cd3c:	463d      	mov	r5, r7
 803cd3e:	6023      	str	r3, [r4, #0]
 803cd40:	6831      	ldr	r1, [r6, #0]
 803cd42:	ab03      	add	r3, sp, #12
 803cd44:	2202      	movs	r2, #2
 803cd46:	7809      	ldrb	r1, [r1, #0]
 803cd48:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 803cd4c:	f7fd fc45 	bl	803a5da <memchr>
 803cd50:	b328      	cbz	r0, 803cd9e <_scanf_i+0xb6>
 803cd52:	f1bb 0f01 	cmp.w	fp, #1
 803cd56:	d159      	bne.n	803ce0c <_scanf_i+0x124>
 803cd58:	6862      	ldr	r2, [r4, #4]
 803cd5a:	b92a      	cbnz	r2, 803cd68 <_scanf_i+0x80>
 803cd5c:	6822      	ldr	r2, [r4, #0]
 803cd5e:	2108      	movs	r1, #8
 803cd60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 803cd64:	6061      	str	r1, [r4, #4]
 803cd66:	6022      	str	r2, [r4, #0]
 803cd68:	6822      	ldr	r2, [r4, #0]
 803cd6a:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 803cd6e:	6022      	str	r2, [r4, #0]
 803cd70:	68a2      	ldr	r2, [r4, #8]
 803cd72:	1e51      	subs	r1, r2, #1
 803cd74:	60a1      	str	r1, [r4, #8]
 803cd76:	b192      	cbz	r2, 803cd9e <_scanf_i+0xb6>
 803cd78:	6832      	ldr	r2, [r6, #0]
 803cd7a:	1c51      	adds	r1, r2, #1
 803cd7c:	6031      	str	r1, [r6, #0]
 803cd7e:	7812      	ldrb	r2, [r2, #0]
 803cd80:	f805 2b01 	strb.w	r2, [r5], #1
 803cd84:	6872      	ldr	r2, [r6, #4]
 803cd86:	3a01      	subs	r2, #1
 803cd88:	2a00      	cmp	r2, #0
 803cd8a:	6072      	str	r2, [r6, #4]
 803cd8c:	dc07      	bgt.n	803cd9e <_scanf_i+0xb6>
 803cd8e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 803cd92:	4631      	mov	r1, r6
 803cd94:	4650      	mov	r0, sl
 803cd96:	4790      	blx	r2
 803cd98:	2800      	cmp	r0, #0
 803cd9a:	f040 8085 	bne.w	803cea8 <_scanf_i+0x1c0>
 803cd9e:	f10b 0b01 	add.w	fp, fp, #1
 803cda2:	f1bb 0f03 	cmp.w	fp, #3
 803cda6:	d1cb      	bne.n	803cd40 <_scanf_i+0x58>
 803cda8:	6863      	ldr	r3, [r4, #4]
 803cdaa:	b90b      	cbnz	r3, 803cdb0 <_scanf_i+0xc8>
 803cdac:	230a      	movs	r3, #10
 803cdae:	6063      	str	r3, [r4, #4]
 803cdb0:	6863      	ldr	r3, [r4, #4]
 803cdb2:	f04f 0b00 	mov.w	fp, #0
 803cdb6:	4944      	ldr	r1, [pc, #272]	@ (803cec8 <_scanf_i+0x1e0>)
 803cdb8:	6960      	ldr	r0, [r4, #20]
 803cdba:	1ac9      	subs	r1, r1, r3
 803cdbc:	f000 f886 	bl	803cecc <__sccl>
 803cdc0:	68a3      	ldr	r3, [r4, #8]
 803cdc2:	6822      	ldr	r2, [r4, #0]
 803cdc4:	2b00      	cmp	r3, #0
 803cdc6:	d03d      	beq.n	803ce44 <_scanf_i+0x15c>
 803cdc8:	6831      	ldr	r1, [r6, #0]
 803cdca:	6960      	ldr	r0, [r4, #20]
 803cdcc:	f891 c000 	ldrb.w	ip, [r1]
 803cdd0:	f810 000c 	ldrb.w	r0, [r0, ip]
 803cdd4:	2800      	cmp	r0, #0
 803cdd6:	d035      	beq.n	803ce44 <_scanf_i+0x15c>
 803cdd8:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 803cddc:	d124      	bne.n	803ce28 <_scanf_i+0x140>
 803cdde:	0510      	lsls	r0, r2, #20
 803cde0:	d522      	bpl.n	803ce28 <_scanf_i+0x140>
 803cde2:	f10b 0b01 	add.w	fp, fp, #1
 803cde6:	f1b9 0f00 	cmp.w	r9, #0
 803cdea:	d003      	beq.n	803cdf4 <_scanf_i+0x10c>
 803cdec:	3301      	adds	r3, #1
 803cdee:	f109 39ff 	add.w	r9, r9, #4294967295
 803cdf2:	60a3      	str	r3, [r4, #8]
 803cdf4:	6873      	ldr	r3, [r6, #4]
 803cdf6:	3b01      	subs	r3, #1
 803cdf8:	2b00      	cmp	r3, #0
 803cdfa:	6073      	str	r3, [r6, #4]
 803cdfc:	dd1b      	ble.n	803ce36 <_scanf_i+0x14e>
 803cdfe:	6833      	ldr	r3, [r6, #0]
 803ce00:	3301      	adds	r3, #1
 803ce02:	6033      	str	r3, [r6, #0]
 803ce04:	68a3      	ldr	r3, [r4, #8]
 803ce06:	3b01      	subs	r3, #1
 803ce08:	60a3      	str	r3, [r4, #8]
 803ce0a:	e7d9      	b.n	803cdc0 <_scanf_i+0xd8>
 803ce0c:	f1bb 0f02 	cmp.w	fp, #2
 803ce10:	d1ae      	bne.n	803cd70 <_scanf_i+0x88>
 803ce12:	6822      	ldr	r2, [r4, #0]
 803ce14:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 803ce18:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 803ce1c:	d1c4      	bne.n	803cda8 <_scanf_i+0xc0>
 803ce1e:	2110      	movs	r1, #16
 803ce20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 803ce24:	6061      	str	r1, [r4, #4]
 803ce26:	e7a2      	b.n	803cd6e <_scanf_i+0x86>
 803ce28:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 803ce2c:	6022      	str	r2, [r4, #0]
 803ce2e:	780b      	ldrb	r3, [r1, #0]
 803ce30:	f805 3b01 	strb.w	r3, [r5], #1
 803ce34:	e7de      	b.n	803cdf4 <_scanf_i+0x10c>
 803ce36:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 803ce3a:	4631      	mov	r1, r6
 803ce3c:	4650      	mov	r0, sl
 803ce3e:	4798      	blx	r3
 803ce40:	2800      	cmp	r0, #0
 803ce42:	d0df      	beq.n	803ce04 <_scanf_i+0x11c>
 803ce44:	6823      	ldr	r3, [r4, #0]
 803ce46:	05d9      	lsls	r1, r3, #23
 803ce48:	d50d      	bpl.n	803ce66 <_scanf_i+0x17e>
 803ce4a:	42bd      	cmp	r5, r7
 803ce4c:	d909      	bls.n	803ce62 <_scanf_i+0x17a>
 803ce4e:	f105 39ff 	add.w	r9, r5, #4294967295
 803ce52:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 803ce56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 803ce5a:	4632      	mov	r2, r6
 803ce5c:	464d      	mov	r5, r9
 803ce5e:	4650      	mov	r0, sl
 803ce60:	4798      	blx	r3
 803ce62:	42bd      	cmp	r5, r7
 803ce64:	d028      	beq.n	803ceb8 <_scanf_i+0x1d0>
 803ce66:	6822      	ldr	r2, [r4, #0]
 803ce68:	f012 0210 	ands.w	r2, r2, #16
 803ce6c:	d113      	bne.n	803ce96 <_scanf_i+0x1ae>
 803ce6e:	702a      	strb	r2, [r5, #0]
 803ce70:	4639      	mov	r1, r7
 803ce72:	6863      	ldr	r3, [r4, #4]
 803ce74:	4650      	mov	r0, sl
 803ce76:	9e01      	ldr	r6, [sp, #4]
 803ce78:	47b0      	blx	r6
 803ce7a:	f8d8 3000 	ldr.w	r3, [r8]
 803ce7e:	6821      	ldr	r1, [r4, #0]
 803ce80:	1d1a      	adds	r2, r3, #4
 803ce82:	f011 0f20 	tst.w	r1, #32
 803ce86:	f8c8 2000 	str.w	r2, [r8]
 803ce8a:	681b      	ldr	r3, [r3, #0]
 803ce8c:	d00f      	beq.n	803ceae <_scanf_i+0x1c6>
 803ce8e:	6018      	str	r0, [r3, #0]
 803ce90:	68e3      	ldr	r3, [r4, #12]
 803ce92:	3301      	adds	r3, #1
 803ce94:	60e3      	str	r3, [r4, #12]
 803ce96:	1bed      	subs	r5, r5, r7
 803ce98:	6923      	ldr	r3, [r4, #16]
 803ce9a:	2000      	movs	r0, #0
 803ce9c:	445d      	add	r5, fp
 803ce9e:	442b      	add	r3, r5
 803cea0:	6123      	str	r3, [r4, #16]
 803cea2:	b007      	add	sp, #28
 803cea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 803cea8:	f04f 0b00 	mov.w	fp, #0
 803ceac:	e7ca      	b.n	803ce44 <_scanf_i+0x15c>
 803ceae:	07ca      	lsls	r2, r1, #31
 803ceb0:	bf4c      	ite	mi
 803ceb2:	8018      	strhmi	r0, [r3, #0]
 803ceb4:	6018      	strpl	r0, [r3, #0]
 803ceb6:	e7eb      	b.n	803ce90 <_scanf_i+0x1a8>
 803ceb8:	2001      	movs	r0, #1
 803ceba:	e7f2      	b.n	803cea2 <_scanf_i+0x1ba>
 803cebc:	0803d710 	.word	0x0803d710
 803cec0:	08038a79 	.word	0x08038a79
 803cec4:	0803bd65 	.word	0x0803bd65
 803cec8:	0803d9a1 	.word	0x0803d9a1

0803cecc <__sccl>:
 803cecc:	b570      	push	{r4, r5, r6, lr}
 803cece:	780b      	ldrb	r3, [r1, #0]
 803ced0:	4604      	mov	r4, r0
 803ced2:	3801      	subs	r0, #1
 803ced4:	2b5e      	cmp	r3, #94	@ 0x5e
 803ced6:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 803ceda:	bf13      	iteet	ne
 803cedc:	1c4a      	addne	r2, r1, #1
 803cede:	1c8a      	addeq	r2, r1, #2
 803cee0:	784b      	ldrbeq	r3, [r1, #1]
 803cee2:	2100      	movne	r1, #0
 803cee4:	bf08      	it	eq
 803cee6:	2101      	moveq	r1, #1
 803cee8:	f800 1f01 	strb.w	r1, [r0, #1]!
 803ceec:	42a8      	cmp	r0, r5
 803ceee:	d1fb      	bne.n	803cee8 <__sccl+0x1c>
 803cef0:	b90b      	cbnz	r3, 803cef6 <__sccl+0x2a>
 803cef2:	1e50      	subs	r0, r2, #1
 803cef4:	bd70      	pop	{r4, r5, r6, pc}
 803cef6:	f081 0101 	eor.w	r1, r1, #1
 803cefa:	4610      	mov	r0, r2
 803cefc:	54e1      	strb	r1, [r4, r3]
 803cefe:	4602      	mov	r2, r0
 803cf00:	f812 5b01 	ldrb.w	r5, [r2], #1
 803cf04:	2d2d      	cmp	r5, #45	@ 0x2d
 803cf06:	d005      	beq.n	803cf14 <__sccl+0x48>
 803cf08:	2d5d      	cmp	r5, #93	@ 0x5d
 803cf0a:	d016      	beq.n	803cf3a <__sccl+0x6e>
 803cf0c:	2d00      	cmp	r5, #0
 803cf0e:	d0f1      	beq.n	803cef4 <__sccl+0x28>
 803cf10:	462b      	mov	r3, r5
 803cf12:	e7f2      	b.n	803cefa <__sccl+0x2e>
 803cf14:	7846      	ldrb	r6, [r0, #1]
 803cf16:	2e5d      	cmp	r6, #93	@ 0x5d
 803cf18:	d0fa      	beq.n	803cf10 <__sccl+0x44>
 803cf1a:	42b3      	cmp	r3, r6
 803cf1c:	dcf8      	bgt.n	803cf10 <__sccl+0x44>
 803cf1e:	3002      	adds	r0, #2
 803cf20:	461a      	mov	r2, r3
 803cf22:	3201      	adds	r2, #1
 803cf24:	4296      	cmp	r6, r2
 803cf26:	54a1      	strb	r1, [r4, r2]
 803cf28:	dcfb      	bgt.n	803cf22 <__sccl+0x56>
 803cf2a:	1af2      	subs	r2, r6, r3
 803cf2c:	1c5d      	adds	r5, r3, #1
 803cf2e:	3a01      	subs	r2, #1
 803cf30:	42b3      	cmp	r3, r6
 803cf32:	bfa8      	it	ge
 803cf34:	2200      	movge	r2, #0
 803cf36:	18ab      	adds	r3, r5, r2
 803cf38:	e7e1      	b.n	803cefe <__sccl+0x32>
 803cf3a:	4610      	mov	r0, r2
 803cf3c:	e7da      	b.n	803cef4 <__sccl+0x28>

0803cf3e <__submore>:
 803cf3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 803cf42:	460c      	mov	r4, r1
 803cf44:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 803cf46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 803cf4a:	4299      	cmp	r1, r3
 803cf4c:	d11a      	bne.n	803cf84 <__submore+0x46>
 803cf4e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 803cf52:	f7fe fa8b 	bl	803b46c <_malloc_r>
 803cf56:	b918      	cbnz	r0, 803cf60 <__submore+0x22>
 803cf58:	f04f 30ff 	mov.w	r0, #4294967295
 803cf5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 803cf60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 803cf64:	6360      	str	r0, [r4, #52]	@ 0x34
 803cf66:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 803cf6a:	63a3      	str	r3, [r4, #56]	@ 0x38
 803cf6c:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 803cf70:	7083      	strb	r3, [r0, #2]
 803cf72:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 803cf76:	7043      	strb	r3, [r0, #1]
 803cf78:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 803cf7c:	7003      	strb	r3, [r0, #0]
 803cf7e:	6020      	str	r0, [r4, #0]
 803cf80:	2000      	movs	r0, #0
 803cf82:	e7eb      	b.n	803cf5c <__submore+0x1e>
 803cf84:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 803cf86:	0077      	lsls	r7, r6, #1
 803cf88:	463a      	mov	r2, r7
 803cf8a:	f7ff fc47 	bl	803c81c <_realloc_r>
 803cf8e:	4605      	mov	r5, r0
 803cf90:	2800      	cmp	r0, #0
 803cf92:	d0e1      	beq.n	803cf58 <__submore+0x1a>
 803cf94:	eb00 0806 	add.w	r8, r0, r6
 803cf98:	4601      	mov	r1, r0
 803cf9a:	4632      	mov	r2, r6
 803cf9c:	4640      	mov	r0, r8
 803cf9e:	f7fd fb2a 	bl	803a5f6 <memcpy>
 803cfa2:	f8c4 8000 	str.w	r8, [r4]
 803cfa6:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 803cfaa:	e7e9      	b.n	803cf80 <__submore+0x42>

0803cfac <_malloc_usable_size_r>:
 803cfac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 803cfb0:	1f18      	subs	r0, r3, #4
 803cfb2:	2b00      	cmp	r3, #0
 803cfb4:	bfbc      	itt	lt
 803cfb6:	580b      	ldrlt	r3, [r1, r0]
 803cfb8:	18c0      	addlt	r0, r0, r3
 803cfba:	4770      	bx	lr

0803cfbc <_init>:
 803cfbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 803cfbe:	bf00      	nop
 803cfc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 803cfc2:	bc08      	pop	{r3}
 803cfc4:	469e      	mov	lr, r3
 803cfc6:	4770      	bx	lr

0803cfc8 <_fini>:
 803cfc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 803cfca:	bf00      	nop
 803cfcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 803cfce:	bc08      	pop	{r3}
 803cfd0:	469e      	mov	lr, r3
 803cfd2:	4770      	bx	lr
