// Seed: 212602835
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  specify
    (negedge id_4 => (id_5 +: id_3)) = (1 << 1, id_4);
  endspecify
endmodule
