$date
	Mon Oct 15 22:32:36 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_fullAdder $end
$var wire 1 ! wsum $end
$var wire 1 " wcarry $end
$var reg 1 # rbit1 $end
$var reg 1 $ rbit2 $end
$var reg 1 % rcarry $end
$scope module ins $end
$var wire 1 " carry $end
$var wire 1 # inputbit1 $end
$var wire 1 $ inputbit2 $end
$var wire 1 % inputcarry $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! sum $end
$scope module ha1 $end
$var wire 1 ' carry $end
$var wire 1 # inputBit1 $end
$var wire 1 $ inputBit2 $end
$var wire 1 ( sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 & carry $end
$var wire 1 ( inputBit1 $end
$var wire 1 % inputBit2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1%
#200
1(
0%
1$
#300
1"
0!
1&
1%
#400
0"
1!
0&
0%
0$
1#
#500
1"
0!
1&
1%
#600
0&
0(
1'
0%
1$
#700
1!
1%
#1600
