

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sat Nov 19 21:58:01 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17796|    17796|  0.178 ms|  0.178 ms|  17796|  17796|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_48  |compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56                   |compute_Pipeline_VITIS_LOOP_142_4                   |      260|      260|   2.600 us|   2.600 us|   260|   260|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_3  |    16768|    16768|       262|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln141 = store i7 0, i7 %i" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 7 'store' 'store_ln141' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln141 = br void %VITIS_LOOP_142_4" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 17 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 18 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i7 %i_7" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 19 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.81ns)   --->   "%icmp_ln141 = icmp_eq  i7 %i_7, i7 64" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 20 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.77ns)   --->   "%add_ln141 = add i7 %i_7, i7 1" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 22 'add' 'add_ln141' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %VITIS_LOOP_142_4.split, void %for.end40" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 23 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.23ns)   --->   "%call_ln141 = call void @compute_Pipeline_VITIS_LOOP_142_4, i6 %trunc_ln141, i16 %reg_file_4_0, i16 %reg_file_4_1, i16 %reg_file_2_0, i16 %reg_file_2_1, i16 %reg_file_3_0, i16 %reg_file_3_1, i16 %reg_file_5_0, i16 %reg_file_5_1" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 24 'call' 'call_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln141 = store i7 %add_ln141, i7 %i" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 25 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.42>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [vscale-max-sharing/src/correlation.cpp:152]   --->   Operation 26 'ret' 'ret_ln152' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [vscale-max-sharing/src/correlation.cpp:131]   --->   Operation 27 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln141 = call void @compute_Pipeline_VITIS_LOOP_142_4, i6 %trunc_ln141, i16 %reg_file_4_0, i16 %reg_file_4_1, i16 %reg_file_2_0, i16 %reg_file_2_1, i16 %reg_file_3_0, i16 %reg_file_3_1, i16 %reg_file_5_0, i16 %reg_file_5_1" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 28 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln141 = br void %VITIS_LOOP_142_4" [vscale-max-sharing/src/correlation.cpp:141]   --->   Operation 29 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01111]
store_ln141        (store            ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
call_ln0           (call             ) [ 00000]
br_ln141           (br               ) [ 00000]
i_7                (load             ) [ 00000]
trunc_ln141        (trunc            ) [ 00001]
icmp_ln141         (icmp             ) [ 00011]
empty              (speclooptripcount) [ 00000]
add_ln141          (add              ) [ 00000]
br_ln141           (br               ) [ 00000]
store_ln141        (store            ) [ 00000]
ret_ln152          (ret              ) [ 00000]
specloopname_ln131 (specloopname     ) [ 00000]
call_ln141         (call             ) [ 00000]
br_ln141           (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_142_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="0" index="2" bw="16" slack="0"/>
<pin id="60" dir="0" index="3" bw="16" slack="0"/>
<pin id="61" dir="0" index="4" bw="16" slack="0"/>
<pin id="62" dir="0" index="5" bw="16" slack="0"/>
<pin id="63" dir="0" index="6" bw="16" slack="0"/>
<pin id="64" dir="0" index="7" bw="16" slack="0"/>
<pin id="65" dir="0" index="8" bw="16" slack="0"/>
<pin id="66" dir="0" index="9" bw="16" slack="0"/>
<pin id="67" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln141_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="7" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_7_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="2"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="trunc_ln141_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln141_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln141_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln141_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="2"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="114" class="1005" name="trunc_ln141_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="1"/>
<pin id="116" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln141 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="56" pin=8"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="56" pin=9"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="94"><net_src comp="82" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="44" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="117"><net_src comp="85" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_5_0 | {1 2 3 4 }
	Port: reg_file_5_1 | {1 2 3 4 }
 - Input state : 
	Port: compute : reg_file_2_0 | {3 4 }
	Port: compute : reg_file_2_1 | {3 4 }
	Port: compute : reg_file_3_0 | {3 4 }
	Port: compute : reg_file_3_1 | {3 4 }
	Port: compute : reg_file_4_0 | {3 4 }
	Port: compute : reg_file_4_1 | {3 4 }
	Port: compute : reg_file_5_0 | {3 4 }
	Port: compute : reg_file_5_1 | {3 4 }
  - Chain level:
	State 1
		store_ln141 : 1
	State 2
	State 3
		trunc_ln141 : 1
		icmp_ln141 : 1
		add_ln141 : 1
		br_ln141 : 2
		call_ln141 : 2
		store_ln141 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_48 |    0    |    0    |    36   |    71   |
|          |          grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56         |    4    |   4.27  |   358   |   297   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                        add_ln141_fu_96                       |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                       icmp_ln141_fu_90                       |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                       trunc_ln141_fu_85                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    4    |   4.27  |   394   |   392   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_107     |    7   |
|trunc_ln141_reg_114|    6   |
+-------------------+--------+
|       Total       |   13   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
| grp_compute_Pipeline_VITIS_LOOP_142_4_fu_56 |  p1  |   2  |   6  |   12   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   12   ||  0.427  ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    4   |   394  |   392  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   13   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   407  |   401  |
+-----------+--------+--------+--------+--------+
