/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [9:0] _01_;
  reg [13:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = !(celloutsig_0_0z ? celloutsig_0_10z : celloutsig_0_1z[0]);
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_1_9z = ~celloutsig_1_1z[0];
  assign celloutsig_0_8z = ~in_data[81];
  assign celloutsig_0_15z = ~celloutsig_0_13z[4];
  assign celloutsig_0_6z = in_data[70] | in_data[75];
  assign celloutsig_0_17z = celloutsig_0_13z[0] | celloutsig_0_10z;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { in_data[169:163], celloutsig_1_0z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_1_1z[5:4], _00_ };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 14'h0000;
    else _02_ <= { in_data[7:3], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_13z = celloutsig_1_6z[9:1] / { 1'h1, in_data[112:108], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z } === { celloutsig_0_18z[1:0], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[172:166] === in_data[180:174];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, _00_, celloutsig_1_5z } > { in_data[156:151], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, _00_ };
  assign celloutsig_0_4z = celloutsig_0_1z[5:3] > in_data[48:46];
  assign celloutsig_0_16z = celloutsig_0_12z[19:17] > { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[10:5] <= in_data[13:8];
  assign celloutsig_1_11z = { celloutsig_1_4z[9:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } || { celloutsig_1_4z[5:2], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_29z = { celloutsig_0_2z[6:5], celloutsig_0_28z, celloutsig_0_14z[6:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z } < { celloutsig_0_1z[9], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[21:9] % { 1'h1, in_data[71:60] };
  assign celloutsig_0_28z = { celloutsig_0_14z[3:2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_14z[4:1] };
  assign celloutsig_1_16z = _00_[5] ? { in_data[191:186], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_5z } : { celloutsig_1_4z[1], celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_12z = celloutsig_0_10z ? { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, _02_ } : { _02_[6:5], celloutsig_0_2z, 1'h0, celloutsig_0_5z };
  assign celloutsig_0_14z[6:1] = celloutsig_0_12z[10] ? celloutsig_0_2z[10:5] : { _02_[8:5], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_11z[2] ? { celloutsig_0_11z[1:0], celloutsig_0_5z, _02_ } : { celloutsig_0_12z[20:6], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[68] & in_data[50];
  assign celloutsig_1_8z = celloutsig_1_3z & celloutsig_1_5z[1];
  assign celloutsig_1_19z = celloutsig_1_16z[8] & celloutsig_1_7z;
  assign celloutsig_0_5z = ^ { celloutsig_0_2z[7:0], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = ^ in_data[80:64];
  assign celloutsig_0_10z = ^ { celloutsig_0_1z[11:9], celloutsig_0_4z };
  assign celloutsig_0_2z = { celloutsig_0_1z[6:3], celloutsig_0_1z } >> { celloutsig_0_1z[12], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_28z, celloutsig_0_10z } >> { celloutsig_0_18z[8], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_11z = _02_[2:0] >>> { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_5z = celloutsig_1_4z[10:8] - { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[119:109] - { celloutsig_1_4z[8:7], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_6z[4:3], celloutsig_1_8z, celloutsig_1_16z } - { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_2z[13:9], celloutsig_0_8z } - celloutsig_0_12z[11:6];
  assign celloutsig_1_1z = { in_data[154:147], celloutsig_1_0z } ^ in_data[166:158];
  assign celloutsig_1_4z = in_data[141:130] ^ in_data[120:109];
  assign celloutsig_1_12z = ~((_01_[8] & _01_[3]) | (celloutsig_1_9z & celloutsig_1_6z[10]));
  assign celloutsig_0_24z = ~((celloutsig_0_5z & celloutsig_0_19z) | (celloutsig_0_19z & celloutsig_0_14z[1]));
  assign celloutsig_0_14z[0] = celloutsig_0_8z;
  assign { out_data[141:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
