;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB #12, @201
	SUB -506, -1
	JMP -0, -1
	SUB <0, @10
	SUB -0, -1
	SUB @-127, 100
	SLT 700, 700
	SLT 700, 700
	SUB -0, -1
	SUB #270, 70
	SUB <5, @10
	SUB @121, 103
	SUB @127, @106
	SUB -207, <-120
	SUB <0, @2
	SUB @121, 103
	SUB #72, @200
	SUB #12, 2
	SLT 10, 0
	MOV -17, <-20
	SUB @-127, 100
	SUB -0, -1
	MOV -17, <-20
	SLT 10, 0
	MOV -17, <-20
	SUB -0, -1
	SUB #12, @201
	SUB @-127, 100
	SLT 10, 0
	SUB 0, @1
	MOV -17, <-20
	CMP -207, <-120
	SUB @127, @106
	SUB 0, @1
	SUB @127, @106
	CMP -207, <-120
	SUB -7, <-120
	DJN -1, @-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	ADD 210, 30
	ADD 210, 30
