\doxysubsubsubsection{ADC Clock Prescaler}
\hypertarget{group__ADC__ClockPrescaler}{}\label{group__ADC__ClockPrescaler}\index{ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ADC__ClockPrescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__ADC__ClockPrescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__ADC__ClockPrescaler_ga0da8cf05586963080a721928cae18913}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group__ADC__ClockPrescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Descripción detallada}


\doxysubsubsubsubsection{Documentación de «define»}
\Hypertarget{group__ADC__ClockPrescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}\label{group__ADC__ClockPrescaler_ga71571b183aa6d0ddbaeef8a1da11d00a} 
\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2~0x00000000U}

\Hypertarget{group__ADC__ClockPrescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}\label{group__ADC__ClockPrescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651} 
\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}})}

\Hypertarget{group__ADC__ClockPrescaler_ga0da8cf05586963080a721928cae18913}\label{group__ADC__ClockPrescaler_ga0da8cf05586963080a721928cae18913} 
\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV6@{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV6@{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}})}

\Hypertarget{group__ADC__ClockPrescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}\label{group__ADC__ClockPrescaler_gadc0676c90087e9cd3acc3ee1256f3cd0} 
\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV8@{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV8@{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}})}

