mst 0
cup 0 init
init:
ssp 5
mst 0
cup 0 main0
hlt
main0:
ssp 5
ldc i 1
out i
ldc i 4
out i
ldc i 5
out i
retp
