From ec1d85e31950eeb0841612dee99ba1da5c901075 Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Fri, 24 Feb 2017 12:05:40 +0100
Subject: [PATCH 1372/1566] arm64: zynqmp: Add pmu pinctrl setup for
 zcu100-revB

commit  947ec214970af83d943c1be71eba6e84e04851c9 from
https://github.com/Xilinx/linux-xlnx.git

MIO34 should be routed to PMU to handle poweroff from PMUFW.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts |   19 +++++++++++++++++++
 arch/arm64/boot/dts/xilinx/zynqmp.dtsi            |    2 +-
 2 files changed, 20 insertions(+), 1 deletions(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
index d91634c..f144164 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revB.dts
@@ -156,6 +156,11 @@
 	status = "okay";
 };
 
+&pmufw {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pmu_default>;
+};
+
 &gpio {
 	status = "okay";
 };
@@ -407,6 +412,20 @@
 		};
 	};
 
+	pinctrl_pmu_default: pmu-default {
+		mux {
+			groups = "pmu0_8_grp";
+			function = "pmu0";
+		};
+
+		conf {
+			groups = "pmu0_8_grp";
+			bias-pull-up;
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS18>;
+		};
+	};
+
 	pinctrl_sdhci0_default: sdhci0-default {
 		mux {
 			groups = "sdio0_4bit_0_0_grp";
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
index 140376e..9fd8a88 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
+++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
@@ -264,7 +264,7 @@
 		method = "smc";
 	};
 
-	firmware {
+	pmufw: firmware {
 		compatible = "xlnx,zynqmp-pm";
 		method = "smc";
 		interrupt-parent = <&gic>;
-- 
1.7.5.4

