{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ]},
  "Args": {
    "inputs": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["57"],
        "interfaceRef": "inputs_V"
      }
    },
    "layer8_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["3"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "25",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4",
    "Uncertainty": "6.75"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 25.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.vhd",
      "impl\/vhdl\/fifo_w31_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s.vhd",
      "impl\/vhdl\/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.v",
      "impl\/verilog\/fifo_w31_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s.v",
      "impl\/verilog\/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/u1\/hjia625\/conifer\/Resource_small_SNL_VAE\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/u1\/hjia625\/conifer\/Resource_small_SNL_VAE\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/u1\/hjia625\/conifer\/Resource_small_SNL_VAE\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "inputs_V": {
      "type": "data",
      "dir": "in",
      "width": "1824",
      "ctype": {"DATA": {
          "Type": "real fixed signed 16",
          "Width": "32",
          "Bits": "1824"
        }},
      "bundle_name": "inputs_V",
      "bundle_role": "default"
    },
    "layer8_out_0_V": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real fixed signed 16",
          "Width": "32"
        }},
      "bundle_name": "layer8_out_0_V",
      "bundle_role": "default"
    },
    "layer8_out_1_V": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real fixed signed 16",
          "Width": "32"
        }},
      "bundle_name": "layer8_out_1_V",
      "bundle_role": "default"
    },
    "layer8_out_2_V": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real fixed signed 16",
          "Width": "32"
        }},
      "bundle_name": "layer8_out_2_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "inputs_V": {
      "dir": "in",
      "width": "1824"
    },
    "inputs_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "layer8_out_0_V": {
      "dir": "out",
      "width": "32"
    },
    "layer8_out_0_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer8_out_1_V": {
      "dir": "out",
      "width": "32"
    },
    "layer8_out_1_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer8_out_2_V": {
      "dir": "out",
      "width": "32"
    },
    "layer8_out_2_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s",
          "InstanceName": "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0"
        },
        {
          "ModuleName": "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s",
          "InstanceName": "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0"
        },
        {
          "ModuleName": "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s",
          "InstanceName": "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0"
        },
        {
          "ModuleName": "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s",
          "InstanceName": "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0"
        },
        {
          "ModuleName": "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s",
          "InstanceName": "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0"
        }
      ]
    },
    "Info": {
      "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "6.763"
        },
        "Area": {
          "DSP48E": "1026",
          "FF": "1026",
          "LUT": "93562",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "1.110"
        },
        "Area": {
          "FF": "994",
          "LUT": "1931",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "6.690"
        },
        "Area": {
          "DSP48E": "326",
          "FF": "514",
          "LUT": "30276",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "1.110"
        },
        "Area": {
          "FF": "498",
          "LUT": "971",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "5.959"
        },
        "Area": {
          "DSP48E": "40",
          "FF": "98",
          "LUT": "3091",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "15.674"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1392",
          "FF": "3706",
          "LUT": "135273",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-17 10:46:49 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
