{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655999956342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655999956342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 21:29:16 2022 " "Processing started: Thu Jun 23 21:29:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655999956342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655999956342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off N_count -c N_count " "Command: quartus_map --read_settings_files=on --write_settings_files=off N_count -c N_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655999956342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655999956761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655999956762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "N_count.v(40) " "Verilog HDL information at N_count.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655999965246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "N_count.v(52) " "Verilog HDL information at N_count.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655999965247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_count.v 1 1 " "Found 1 design units, including 1 entities, in source file n_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_count " "Found entity 1: N_count" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655999965248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655999965248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "N_count " "Elaborating entity \"N_count\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655999965279 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cnt_2 N_count.v(12) " "Verilog HDL warning at N_count.v(12): object cnt_2 used but never assigned" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655999965280 "|N_count"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segment_2 N_count.v(26) " "Verilog HDL or VHDL warning at N_count.v(26): object \"segment_2\" assigned a value but never read" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655999965280 "|N_count"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_o N_count.v(52) " "Verilog HDL Event Control warning at N_count.v(52): posedge or negedge of vector \"clk_o\" depends solely on its least-significant bit" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 52 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1655999965281 "|N_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 N_count.v(77) " "Verilog HDL assignment warning at N_count.v(77): truncated value with size 32 to match size of target (7)" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655999965282 "|N_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 N_count.v(85) " "Verilog HDL assignment warning at N_count.v(85): truncated value with size 32 to match size of target (7)" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655999965282 "|N_count"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "N_count.v(101) " "Verilog HDL Case Statement warning at N_count.v(101): case item expression covers a value already covered by a previous case item" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1655999965282 "|N_count"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "N_count.v(115) " "Verilog HDL Case Statement warning at N_count.v(115): case item expression covers a value already covered by a previous case item" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 115 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1655999965283 "|N_count"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "numb_2\[0\] VCC " "Pin \"numb_2\[0\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_2\[1\] VCC " "Pin \"numb_2\[1\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_2\[2\] VCC " "Pin \"numb_2\[2\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_2\[3\] VCC " "Pin \"numb_2\[3\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_2\[4\] VCC " "Pin \"numb_2\[4\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_2\[5\] VCC " "Pin \"numb_2\[5\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_2\[6\] VCC " "Pin \"numb_2\[6\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_3\[0\] VCC " "Pin \"numb_3\[0\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_3\[1\] VCC " "Pin \"numb_3\[1\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_3\[2\] VCC " "Pin \"numb_3\[2\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_3\[3\] VCC " "Pin \"numb_3\[3\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_3\[4\] VCC " "Pin \"numb_3\[4\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_3\[5\] VCC " "Pin \"numb_3\[5\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_3\[6\] VCC " "Pin \"numb_3\[6\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_4\[0\] VCC " "Pin \"numb_4\[0\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_4\[1\] VCC " "Pin \"numb_4\[1\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_4\[2\] VCC " "Pin \"numb_4\[2\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_4\[3\] VCC " "Pin \"numb_4\[3\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_4\[4\] VCC " "Pin \"numb_4\[4\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_4\[5\] VCC " "Pin \"numb_4\[5\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_4\[6\] VCC " "Pin \"numb_4\[6\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_5\[0\] VCC " "Pin \"numb_5\[0\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_5\[1\] VCC " "Pin \"numb_5\[1\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_5\[2\] VCC " "Pin \"numb_5\[2\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_5\[3\] VCC " "Pin \"numb_5\[3\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_5\[4\] VCC " "Pin \"numb_5\[4\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_5\[5\] VCC " "Pin \"numb_5\[5\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numb_5\[6\] VCC " "Pin \"numb_5\[6\]\" is stuck at VCC" {  } { { "N_count.v" "" { Text "D:/FPGA/de10_Program/NUMBER_COUNT/N_count.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655999965704 "|N_count|numb_5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655999965704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655999965772 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/de10_Program/NUMBER_COUNT/output_files/N_count.map.smsg " "Generated suppressed messages file D:/FPGA/de10_Program/NUMBER_COUNT/output_files/N_count.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655999966091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655999966188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655999966188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655999966219 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655999966219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655999966219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655999966219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655999966243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 21:29:26 2022 " "Processing ended: Thu Jun 23 21:29:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655999966243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655999966243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655999966243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655999966243 ""}
