# Computer System Architecture

https://ocw.mit.edu/courses/6-823-computer-system-architecture-fall-2005/pages/syllabus/



## Calendar

The calendar below provides information on the courseâ€™s lecture (L), tutorial (T), and quiz (Q) sessions.
Calendar Legend

(A): Session taught by Professor Arvind
(J): Session taught by Dr. Joel Emer

SES #, 	TOPICS,  	KEY DATES

ğŸŸ¡ L1 	History of Calculation and Computer Architecture (A) 	Self-assessment test (A)

ğŸ”´ L2 	Influence of Technology and Software on Instruction Sets: Up to the Dawn of IBM 360 (A) 	

ğŸ”´ L3 	Complex Instruction Set Evolution in the Sixties: Stack and GPR Architectures (A) 	Self-assessment test due (A)

ğŸ”´ T1 	Self-assessment Test and ISA 	

ğŸ”´ L4 	Microprogramming (A) 	

ğŸ”´ T2 	MIPS ISA, Bus-based Implementation, and Microprogramming 	

ğŸ”´ L5 	Simple Instruction Pipelining (A) 	

ğŸ”´ L6 	Pipeline Hazards (A) 	

ğŸ”´ T3 	Microprogramming, Pipelining, and Hazards 	

ğŸ”´ L7 	Multilevel Memories - Technology (J) 	

ğŸ”´ L8 	Cache (Memory) Performance Optimization (J) 	

ğŸ”´ Q1 	ISAs, Microprogramming, Simple Pipelining and Hazards 	

ğŸ”´ L9 	Virtual Memory Basics (J) 	

ğŸ”´ T4 	Quiz 1, Caches, and Virtual Memory Basics 	

ğŸ”´ L10 	Virtual Memory: Part Deux (A) 	

ğŸ”´ L11 	Complex Pipelining (A) 	

ğŸ”´ Q2 	Caches, Virtual Memory 	

ğŸ”´ L12 	Out of Order Execution and Register Renaming (A) 	

ğŸ”´ L13 	Branch Prediction and Speculative Execution (A) 	

ğŸ”´ T5 	Quiz 2, Scoreboarding, Register Renaming, and Branch Prediction 	

ğŸ”´ L14 	Advanced Superscalar Architectures (J) 	

ğŸ”´ L15 	Microprocessor Evolution: 4004 to Pentium 4 (J) 	

ğŸ”´ Q3 	Complex Pipelines 	

ğŸ”´ L16 	Synchronization and Sequential Consistency (A) 	

ğŸ”´ L17 	Cache Coherence (A) 	

ğŸ”´ L18 	Cache Coherence (Implementation) (A) 	

ğŸ”´ L19 	Snoopy Protocols (A) 	

ğŸ”´ T6 	Sequential Consistency, Synchronization, Cache Coherence Protocols 	

ğŸ”´ L20 	Relaxed Memory Models (A) 	

ğŸ”´ Q4 	SMPs, CC, Synch, Memory Models 	

ğŸ”´ L21 	VLIW/EPIC: Statically Scheduled ILP (J) 	

ğŸ”´ L22 	Vector Computers (J) 	

ğŸ”´ T7 	Quiz 4 and VLIW 	

ğŸ”´ L23 	Multithreaded Processors (J) 	

ğŸ”´ L24 	Reliable Architectures (J) 	

ğŸ”´ T8 	Vector Computers, Multithreading and Reliable Architectures 	

ğŸ”´ L25 	Virtual Machines (J) 	

ğŸ”´ Q5 	VLIW/Vector/Threads 
