sch2hdl,-intstyle,ise,-family,xc9500xl,-verilog,/home/pdsilva/tmp/CoolrunnerII/Project/testeSCH/testeSCH.vf,-w,/home/pdsilva/tmp/CoolrunnerII/Project/testeSCH/testeSCH.sch
