[2025-09-18 05:57:16] START suite=qualcomm_srv trace=srv482_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv482_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2823425 heartbeat IPC: 3.542 cumulative IPC: 3.542 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5440622 heartbeat IPC: 3.821 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5440622 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5440622 cumulative IPC: 3.676 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 11535265 heartbeat IPC: 1.641 cumulative IPC: 1.641 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 17449090 heartbeat IPC: 1.691 cumulative IPC: 1.665 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 23307810 heartbeat IPC: 1.707 cumulative IPC: 1.679 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 29211790 heartbeat IPC: 1.694 cumulative IPC: 1.683 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 35009483 heartbeat IPC: 1.725 cumulative IPC: 1.691 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 40857485 heartbeat IPC: 1.71 cumulative IPC: 1.694 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 46681657 heartbeat IPC: 1.717 cumulative IPC: 1.697 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 52467468 heartbeat IPC: 1.728 cumulative IPC: 1.701 (Simulation time: 00 hr 09 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv482_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000010 cycles: 58128129 heartbeat IPC: 1.767 cumulative IPC: 1.708 (Simulation time: 00 hr 10 min 05 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 58296952 cumulative IPC: 1.715 (Simulation time: 00 hr 11 min 07 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 58296952 cumulative IPC: 1.715 (Simulation time: 00 hr 11 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv482_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.715 instructions: 100000001 cycles: 58296952
CPU 0 Branch Prediction Accuracy: 96.6% MPKI: 5.843 Average ROB Occupancy at Mispredict: 66.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0014
BRANCH_INDIRECT: 0.06134
BRANCH_CONDITIONAL: 5.452
BRANCH_DIRECT_CALL: 0.00345
BRANCH_INDIRECT_CALL: 0.3048
BRANCH_RETURN: 0.01988


====Backend Stall Breakdown====
ROB_STALL: 316562
LQ_STALL: 0
SQ_STALL: 52753


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 245.13333
REPLAY_LOAD: 56.337143
NON_REPLAY_LOAD: 17.97005

== Total ==
ADDR_TRANS: 36770
REPLAY_LOAD: 29577
NON_REPLAY_LOAD: 250215

== Counts ==
ADDR_TRANS: 150
REPLAY_LOAD: 525
NON_REPLAY_LOAD: 13924

cpu0->cpu0_STLB TOTAL        ACCESS:    2209146 HIT:    2197607 MISS:      11539 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2209146 HIT:    2197607 MISS:      11539 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 302.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9046782 HIT:    8659002 MISS:     387780 MSHR_MERGE:       4840
cpu0->cpu0_L2C LOAD         ACCESS:    8448784 HIT:    8144785 MISS:     303999 MSHR_MERGE:       1412
cpu0->cpu0_L2C RFO          ACCESS:     107365 HIT:      57758 MISS:      49607 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      14843 HIT:       4997 MISS:       9846 MSHR_MERGE:       3428
cpu0->cpu0_L2C WRITE        ACCESS:     450316 HIT:     448839 MISS:       1477 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25474 HIT:       2623 MISS:      22851 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      12404 ISSUED:      12404 USEFUL:       3342 USELESS:        865
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.91 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17154150 HIT:    6303021 MISS:   10851129 MSHR_MERGE:    3138644
cpu0->cpu0_L1I LOAD         ACCESS:   17154150 HIT:    6303021 MISS:   10851129 MSHR_MERGE:    3138644
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27015693 HIT:   25540203 MISS:    1475490 MSHR_MERGE:     603907
cpu0->cpu0_L1D LOAD         ACCESS:   14742900 HIT:   13591936 MISS:    1150964 MSHR_MERGE:     414661
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      41783 HIT:      38689 MISS:       3094 MSHR_MERGE:        654
cpu0->cpu0_L1D WRITE        ACCESS:   12203869 HIT:   11908665 MISS:     295204 MSHR_MERGE:     187838
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27141 HIT:        913 MISS:      26228 MSHR_MERGE:        754
cpu0->cpu0_L1D PREFETCH REQUESTED:      66500 ISSUED:      41783 USEFUL:        940 USELESS:       1314
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13841535 HIT:   11139323 MISS:    2702212 MSHR_MERGE:    1494059
cpu0->cpu0_ITLB LOAD         ACCESS:   13841535 HIT:   11139323 MISS:    2702212 MSHR_MERGE:    1494059
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.077 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25277100 HIT:   23758021 MISS:    1519079 MSHR_MERGE:     518087
cpu0->cpu0_DTLB LOAD         ACCESS:   25277100 HIT:   23758021 MISS:    1519079 MSHR_MERGE:     518087
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.373 cycles
cpu0->LLC TOTAL        ACCESS:     589717 HIT:     531388 MISS:      58329 MSHR_MERGE:       1388
cpu0->LLC LOAD         ACCESS:     302587 HIT:     273457 MISS:      29130 MSHR_MERGE:        223
cpu0->LLC RFO          ACCESS:      49607 HIT:      38532 MISS:      11075 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       6418 HIT:       1275 MISS:       5143 MSHR_MERGE:       1165
cpu0->LLC WRITE        ACCESS:     208254 HIT:     207794 MISS:        460 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22851 HIT:      10330 MISS:      12521 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1058
  ROW_BUFFER_MISS:      55398
  AVG DBUS CONGESTED CYCLE: 5.113
Channel 0 WQ ROW_BUFFER_HIT:       1106
  ROW_BUFFER_MISS:      14018
  FULL:          0
Channel 0 REFRESHES ISSUED:       4858

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1022289       152170        74094        12149
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          234          508          523
  STLB miss resolved @ L2C                0          118          301         1096         2795
  STLB miss resolved @ LLC                0           82          808         2918         7835
  STLB miss resolved @ MEM                0            3          930         5569        11381

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             266138        40065      1793353         7947          127
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2          106           75           47
  STLB miss resolved @ L2C                0           50          104           33            6
  STLB miss resolved @ LLC                2           45          163          263           41
  STLB miss resolved @ MEM                1            1           14           85          173
[2025-09-18 06:08:24] END   suite=qualcomm_srv trace=srv482_ap (rc=0)
