<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p197" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_197{left:96px;bottom:1124px;letter-spacing:0.14px;}
#t2_197{left:583px;bottom:1130px;}
#t3_197{left:583px;bottom:1124px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t4_197{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t5_197{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_197{left:268px;bottom:52px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t7_197{left:138px;bottom:967px;letter-spacing:0.14px;}
#t8_197{left:206px;bottom:967px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t9_197{left:747px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#ta_197{left:138px;bottom:932px;letter-spacing:0.12px;}
#tb_197{left:206px;bottom:932px;letter-spacing:0.08px;word-spacing:0.02px;}
#tc_197{left:137px;bottom:906px;letter-spacing:0.1px;word-spacing:0.94px;}
#td_197{left:137px;bottom:888px;letter-spacing:0.09px;word-spacing:-0.02px;}
#te_197{left:137px;bottom:854px;letter-spacing:0.12px;}
#tf_197{left:232px;bottom:855px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tg_197{left:138px;bottom:828px;letter-spacing:0.1px;word-spacing:0.13px;}
#th_197{left:138px;bottom:810px;letter-spacing:0.08px;word-spacing:0.05px;}
#ti_197{left:138px;bottom:784px;letter-spacing:0.09px;word-spacing:0.04px;}
#tj_197{left:138px;bottom:766px;letter-spacing:0.1px;word-spacing:0.68px;}
#tk_197{left:138px;bottom:747px;letter-spacing:0.09px;word-spacing:0.01px;}
#tl_197{left:138px;bottom:721px;letter-spacing:0.1px;word-spacing:0.58px;}
#tm_197{left:138px;bottom:703px;letter-spacing:0.1px;word-spacing:-0.15px;}
#tn_197{left:138px;bottom:685px;letter-spacing:0.1px;word-spacing:2.47px;}
#to_197{left:138px;bottom:666px;letter-spacing:0.11px;word-spacing:0.03px;}
#tp_197{left:138px;bottom:640px;letter-spacing:0.09px;word-spacing:-0.2px;}
#tq_197{left:138px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#tr_197{left:138px;bottom:596px;letter-spacing:0.1px;word-spacing:0.12px;}
#ts_197{left:138px;bottom:578px;letter-spacing:0.09px;word-spacing:0.79px;}
#tt_197{left:138px;bottom:559px;letter-spacing:0.12px;word-spacing:1.74px;}
#tu_197{left:503px;bottom:559px;letter-spacing:0.12px;word-spacing:1.72px;}
#tv_197{left:138px;bottom:541px;letter-spacing:0.1px;word-spacing:0.17px;}
#tw_197{left:138px;bottom:523px;letter-spacing:0.11px;word-spacing:0.02px;}
#tx_197{left:138px;bottom:497px;letter-spacing:0.13px;word-spacing:-0.07px;}
#ty_197{left:257px;bottom:497px;letter-spacing:0.12px;}
#tz_197{left:342px;bottom:497px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t10_197{left:138px;bottom:478px;letter-spacing:0.1px;}
#t11_197{left:138px;bottom:452px;letter-spacing:0.09px;word-spacing:0.05px;}
#t12_197{left:138px;bottom:434px;letter-spacing:0.11px;word-spacing:0.01px;}
#t13_197{left:138px;bottom:408px;letter-spacing:0.1px;word-spacing:0.01px;}
#t14_197{left:138px;bottom:371px;letter-spacing:0.09px;word-spacing:-0.4px;}
#t15_197{left:138px;bottom:353px;letter-spacing:0.1px;word-spacing:0.01px;}
#t16_197{left:138px;bottom:327px;letter-spacing:0.09px;}
#t17_197{left:163px;bottom:327px;letter-spacing:0.14px;word-spacing:0.02px;}
#t18_197{left:308px;bottom:327px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t19_197{left:138px;bottom:294px;letter-spacing:0.11px;}
#t1a_197{left:138px;bottom:268px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1b_197{left:138px;bottom:242px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1c_197{left:138px;bottom:216px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1d_197{left:138px;bottom:182px;letter-spacing:0.13px;}
#t1e_197{left:165px;bottom:158px;letter-spacing:-0.17px;}
#t1f_197{left:193px;bottom:141px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t1g_197{left:283px;bottom:139px;}
#t1h_197{left:300px;bottom:141px;}
#t1i_197{left:311px;bottom:141px;letter-spacing:-0.15px;}
#t1j_197{left:121px;bottom:1061px;letter-spacing:-0.16px;}
#t1k_197{left:231px;bottom:1061px;letter-spacing:-0.16px;}
#t1l_197{left:253px;bottom:1061px;letter-spacing:-0.16px;}
#t1m_197{left:341px;bottom:1061px;letter-spacing:-0.16px;}
#t1n_197{left:363px;bottom:1061px;letter-spacing:-0.16px;}
#t1o_197{left:630px;bottom:1061px;}
#t1p_197{left:652px;bottom:1061px;}
#t1q_197{left:674px;bottom:1061px;}
#t1r_197{left:696px;bottom:1061px;}
#t1s_197{left:806px;bottom:1061px;}
#t1t_197{left:150px;bottom:1033px;letter-spacing:-0.16px;}
#t1u_197{left:161px;bottom:1016px;letter-spacing:-0.13px;}
#t1v_197{left:298px;bottom:1024px;letter-spacing:-0.09px;}
#t1w_197{left:497px;bottom:1033px;}
#t1x_197{left:456px;bottom:1016px;letter-spacing:-0.13px;}
#t1y_197{left:648px;bottom:1034px;letter-spacing:0.12px;}
#t1z_197{left:659px;bottom:1017px;letter-spacing:-0.13px;}
#t20_197{left:736px;bottom:1033px;letter-spacing:-0.18px;}
#t21_197{left:733px;bottom:1016px;letter-spacing:-0.13px;}
#t22_197{left:178px;bottom:996px;}
#t23_197{left:300px;bottom:996px;}
#t24_197{left:495px;bottom:996px;letter-spacing:-0.16px;}
#t25_197{left:663px;bottom:995px;}
#t26_197{left:750px;bottom:993px;}

.s1_197{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_197{font-size:3px;font-family:Helvetica-Bold_t12;color:#7F7F7F;}
.s3_197{font-size:14px;font-family:Helvetica_10b;color:#000;}
.s4_197{font-size:14px;font-family:Helvetica-Bold_t12;color:#000;}
.s5_197{font-size:15px;font-family:Palatino-Bold_10u;color:#000;}
.s6_197{font-size:14px;font-family:Courier_10i;color:#000;}
.s7_197{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_197{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s9_197{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.sa_197{font-size:11px;font-family:Courier_10i;color:#000;}
.sb_197{font-size:14px;font-family:TimesNewRomanPSMT_10k;color:#000;}
.sc_197{font-size:11px;font-family:Helvetica_10b;color:#000;}
.sd_197{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.se_197{font-size:12px;font-family:sub_Times-Roman_lfr;color:#000;}
.t.v0_197{transform:scaleX(0.108);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts197" type="text/css" >

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: Helvetica_10b;
	src: url("fonts/Helvetica_10b.woff") format("woff");
}

@font-face {
	font-family: Palatino-Bold_10u;
	src: url("fonts/Palatino-Bold_10u.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10k;
	src: url("fonts/TimesNewRomanPSMT_10k.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg197Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg197" style="-webkit-user-select: none;"><object width="935" height="1210" data="197/197.svg" type="image/svg+xml" id="pdf197" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_197" class="t s1_197">GINVI </span><span id="t2_197" class="t v0_197 s2_197">I</span><span id="t3_197" class="t s1_197">Global Invalidate Instruction Cache </span>
<span id="t4_197" class="t s3_197">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t5_197" class="t s3_197">187 </span>
<span id="t6_197" class="t s4_197">Copyright © 2016 MIPS Technologies Inc. All rights reserved. </span>
<span id="t7_197" class="t s5_197">Format: </span><span id="t8_197" class="t s6_197">GINVI rs </span><span id="t9_197" class="t s7_197">MIPS32 Release 6 </span>
<span id="ta_197" class="t s5_197">Purpose: </span><span id="tb_197" class="t s8_197">Global Invalidate Instruction Cache </span>
<span id="tc_197" class="t s8_197">In a multi-processor system, fully invalidate all remote primary instruction-caches, or a specified single cache. The </span>
<span id="td_197" class="t s8_197">local primary instruction cache is also fully invalidated in the case where all the remote caches are to be invalidated. </span>
<span id="te_197" class="t s5_197">Description: </span><span id="tf_197" class="t s6_197">Invalidate_All_Primary_Instruction_Caches(null or rs) </span>
<span id="tg_197" class="t s8_197">Fully invalidate all remote primary instruction caches, or a specified single cache, whether local or remote. The local </span>
<span id="th_197" class="t s8_197">primary instruction cache is also fully invalidated in the case where all remote caches are to be invalidated. </span>
<span id="ti_197" class="t s8_197">If rs field of the opcode is 0, then all caches are to be invalidated. ‘rs’ should be specified as 0 in the assembly syntax </span>
<span id="tj_197" class="t s8_197">for this case. If rs field of the opcode is not 0, then a single cache that is specified by an implementation dependent </span>
<span id="tk_197" class="t s8_197">number of lower bits of GPR[rs] is invalidated, which may be the local cache itself. </span>
<span id="tl_197" class="t s8_197">Software based invalidation of the primary instruction cache is required in a system if coherency of the cache is not </span>
<span id="tm_197" class="t s8_197">maintained in hardware. While typically limited to the primary cache, the scope of the invalidation within a processor </span>
<span id="tn_197" class="t s8_197">is however implementation dependent - it should apply to all instruction caches within the cache hierarchy that </span>
<span id="to_197" class="t s8_197">required software coherence maintenance. </span>
<span id="tp_197" class="t s8_197">In legacy systems, it is software’s responsibility to keep the instruction cache state consistent through SYNCI instruc- </span>
<span id="tq_197" class="t s8_197">tions. This instruction provides a method for bulk invalidating the instruction caches in lieu of SYNCI. </span>
<span id="tr_197" class="t s8_197">The instruction’s action is considered complete when the both the local and remote cache invalidations are complete, </span>
<span id="ts_197" class="t s8_197">that is, the data in the cache is no longer available to the related instruction stream. Whether these invalidations are </span>
<span id="tt_197" class="t s8_197">complete can only be determined by the completion of a </span><span id="tu_197" class="t s9_197">SYNC (stype=0x14) that follows the invalidate instruc- </span>
<span id="tv_197" class="t s9_197">tion(s). With the completion of the SYNC operation, all global invalidations preceding the SYNC in the program are </span>
<span id="tw_197" class="t s9_197">considered globally visible. </span>
<span id="tx_197" class="t s8_197">Whether the SYNC</span><span id="ty_197" class="t s9_197">(stype=0x14) </span><span id="tz_197" class="t s8_197">or the global invalidate itself cause synchronization of the instruction stream to new </span>
<span id="t10_197" class="t s8_197">state/context is implementation dependent. </span>
<span id="t11_197" class="t s8_197">A processor may send a global invalidate instruction remotely only when any preceding global invalidate for the pro- </span>
<span id="t12_197" class="t s8_197">gram has reached a global ordering point. </span>
<span id="t13_197" class="t s8_197">The GINVI has no instruction or execution hazard barrier semantics in itself. </span>
<span id="t14_197" class="t s8_197">If the implementation allows a cache line to be locked, i.e., not replaceable during a fill, GINVI will not invalidate the </span>
<span id="t15_197" class="t s8_197">line. A cache line can be locked through the optional CACHE “Fetch and Lock” instruction. </span>
<span id="t16_197" class="t s8_197">See </span><span id="t17_197" class="t s5_197">Programming Notes </span><span id="t18_197" class="t s8_197">for programming constraints. </span>
<span id="t19_197" class="t s5_197">Restrictions: </span>
<span id="t1a_197" class="t s8_197">If an implementation does not support the instruction, a Reserved Instruction exception is caused. </span>
<span id="t1b_197" class="t s8_197">If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled. </span>
<span id="t1c_197" class="t s8_197">In a single processor SOC, this instruction acts on the local instruction cache only. </span>
<span id="t1d_197" class="t s5_197">Operation: </span>
<span id="t1e_197" class="t s6_197">Local: </span>
<span id="t1f_197" class="t s6_197">if (Config5 </span>
<span id="t1g_197" class="t sa_197">GI </span>
<span id="t1h_197" class="t sb_197">≠ </span><span id="t1i_197" class="t s6_197">2’b1x) </span>
<span id="t1j_197" class="t sc_197">31 </span><span id="t1k_197" class="t sc_197">26 </span><span id="t1l_197" class="t sc_197">25 </span><span id="t1m_197" class="t sc_197">21 </span><span id="t1n_197" class="t sc_197">20 </span><span id="t1o_197" class="t sc_197">8 </span><span id="t1p_197" class="t sc_197">7 </span><span id="t1q_197" class="t sc_197">6 </span><span id="t1r_197" class="t sc_197">5 </span><span id="t1s_197" class="t sc_197">0 </span>
<span id="t1t_197" class="t sd_197">SPECIAL3 </span>
<span id="t1u_197" class="t sd_197">011111 </span>
<span id="t1v_197" class="t sd_197">rs </span>
<span id="t1w_197" class="t sd_197">0 </span>
<span id="t1x_197" class="t sd_197">0000000000000 </span>
<span id="t1y_197" class="t se_197">GINVI </span>
<span id="t1z_197" class="t sd_197">00 </span>
<span id="t20_197" class="t sd_197">GINV </span>
<span id="t21_197" class="t sd_197">111101 </span>
<span id="t22_197" class="t sc_197">6 </span><span id="t23_197" class="t sc_197">5 </span><span id="t24_197" class="t sc_197">13 </span><span id="t25_197" class="t sc_197">2 </span><span id="t26_197" class="t sd_197">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
