(kicad_pcb (version 20221018) (generator pcbnew)

  (general
    (thickness 0.29)
  )

  (paper "A4")
  (layers
    (0 "F.Cu" signal)
    (31 "B.Cu" signal)
    (32 "B.Adhes" user "B.Adhesive")
    (33 "F.Adhes" user "F.Adhesive")
    (34 "B.Paste" user)
    (35 "F.Paste" user)
    (36 "B.SilkS" user "B.Silkscreen")
    (37 "F.SilkS" user "F.Silkscreen")
    (38 "B.Mask" user)
    (39 "F.Mask" user)
    (40 "Dwgs.User" user "User.Drawings")
    (41 "Cmts.User" user "User.Comments")
    (42 "Eco1.User" user "User.Eco1")
    (43 "Eco2.User" user "User.Eco2")
    (44 "Edge.Cuts" user)
    (45 "Margin" user)
    (46 "B.CrtYd" user "B.Courtyard")
    (47 "F.CrtYd" user "F.Courtyard")
    (48 "B.Fab" user)
    (49 "F.Fab" user)
    (50 "User.1" user)
    (51 "User.2" user)
    (52 "User.3" user)
    (53 "User.4" user)
    (54 "User.5" user)
    (55 "User.6" user)
    (56 "User.7" user)
    (57 "User.8" user)
    (58 "User.9" user)
  )

  (setup
    (stackup
      (layer "F.SilkS" (type "Top Silk Screen"))
      (layer "F.Paste" (type "Top Solder Paste"))
      (layer "F.Mask" (type "Top Solder Mask") (thickness 0.01))
      (layer "F.Cu" (type "copper") (thickness 0.035))
      (layer "dielectric 1" (type "core") (thickness 0.2) (material "FR4") (epsilon_r 4.5) (loss_tangent 0.02))
      (layer "B.Cu" (type "copper") (thickness 0.035))
      (layer "B.Mask" (type "Bottom Solder Mask") (thickness 0.01))
      (layer "B.Paste" (type "Bottom Solder Paste"))
      (layer "B.SilkS" (type "Bottom Silk Screen"))
      (copper_finish "None")
      (dielectric_constraints no)
    )
    (pad_to_mask_clearance 0)
    (aux_axis_origin 140 115)
    (pcbplotparams
      (layerselection 0x00010fc_ffffffff)
      (plot_on_all_layers_selection 0x0000000_00000000)
      (disableapertmacros false)
      (usegerberextensions false)
      (usegerberattributes true)
      (usegerberadvancedattributes true)
      (creategerberjobfile true)
      (dashed_line_dash_ratio 12.000000)
      (dashed_line_gap_ratio 3.000000)
      (svgprecision 6)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (dxfpolygonmode true)
      (dxfimperialunits true)
      (dxfusepcbnewfont true)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (sketchpadsonfab false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory "")
    )
  )

  (net 0 "")
  (net 1 "/MSL")
  (net 2 "GND")

  (footprint "antmicro-footprints:NetTie-2_SMD_Pad0.127mm" (layer "F.Cu")
    (tstamp 660c27ad-8821-4541-b300-67b3483c82b6)
    (at 147 112.4 90)
    (descr "Net tie, 2 pin, 0.127mm  SMD pads")
    (tags "net tie")
    (property "Author" "Antmicro")
    (property "License" "Apache-2.0")
    (property "MPN" "")
    (property "Manufacturer" "")
    (property "Sheetfile" "basic.kicad_sch")
    (property "Sheetname" "")
    (property "ki_description" "Net tie, 2 pins")
    (property "ki_keywords" "net tie short")
    (path "/a0f0ef99-aff9-4046-87b7-844ab9425722")
    (attr through_hole exclude_from_pos_files)
    (net_tie_pad_groups "1, 2")
    (fp_text reference "TP3" (at -0.128 -1.345 90) (layer "F.SilkS") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom))
      (tstamp b93799d9-551e-409f-92c3-139164dca2c8)
    )
    (fp_text value "Net-Tie_2" (at 0 1.199 90) (layer "F.Fab")
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom))
      (tstamp 7be87850-c922-4a54-868a-143e45a06c57)
    )
    (fp_text user "${REFERENCE}" (at -0.128 3.2 90) (layer "F.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom))
      (tstamp 515ce46c-499d-48bb-a912-f023197c776a)
    )
    (fp_text user "Author: Antmicro" (at -0.128 4.4 90) (layer "F.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom))
      (tstamp a5a69bdc-30d2-486e-be61-3f3ef2442fde)
    )
    (fp_text user "License: Apache-2.0" (at -0.128 5.6 90) (layer "F.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom))
      (tstamp c1cf8c9b-c30d-481f-ac06-3615c436649c)
    )
    (fp_poly
      (pts
        (xy -0.0635 -0.0635)
        (xy 0.0625 -0.0635)
        (xy 0.0625 0.0635)
        (xy -0.0635 0.0635)
      )

      (stroke (width 0) (type solid)) (fill solid) (layer "F.Cu") (tstamp 2e5e5ecd-1ed0-4949-bb3d-931cfa5a9eb4))
    (pad "1" smd roundrect (at -0.127 0 270) (size 0.127 0.127) (layers "F.Cu") (roundrect_rratio 0.5)
      (chamfer_ratio 0) (chamfer top_left bottom_left)
      (net 1 "/MSL") (pinfunction "1") (pintype "passive") (tstamp 6197f28c-7c20-41b1-90b3-fb4845ce0ce1))
    (pad "2" smd roundrect (at 0.126 0 90) (size 0.127 0.127) (layers "F.Cu") (roundrect_rratio 0.5)
      (chamfer_ratio 0) (chamfer top_left bottom_left)
      (net 1 "/MSL") (pinfunction "2") (pintype "passive") (tstamp 930ad2e3-f7b2-4258-a507-ef9840c8da81))
  )

  (footprint "antmicro-footprints:Simulation_Port" (layer "F.Cu")
    (tstamp 6e8f1c6f-3d7a-41fe-a3db-4a0bacb9c70e)
    (at 146.5 103.25 180)
    (descr "Place where port in the simulation should be located. Set it's reference to SPx, where x is port number")
    (attr board_only exclude_from_bom)
    (fp_text reference "SP3" (at 0 1 180 unlocked) (layer "F.Fab")
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 1005eaa8-93e8-47f7-940e-e0f3a5c78090)
    )
    (fp_text value "Simulation_Port" (at 0 5 180 unlocked) (layer "F.Fab") hide
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp ae09ef9b-c880-413e-852c-8b3828fd47cb)
    )
    (fp_text user "{REFERENCE}" (at 0 3) (layer "F.Fab") hide
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp e2be9754-c2ad-4282-af38-991af6fdf3ba)
    )
    (fp_line (start -0.2 0) (end 0.2 0)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp fec842df-150c-4050-9a55-a11ad6c4ce98))
    (fp_line (start 0 -0.5) (end -0.2 -0.3)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 25f50b48-0866-4ebd-9908-d7afcb44d447))
    (fp_line (start 0 -0.5) (end 0.2 -0.3)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ea5df62e-a07d-4178-b0c7-259630290d18))
    (fp_line (start 0 0) (end 0 -0.5)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 574014f8-edf5-4a9f-bfcf-877e18c41094))
  )

  (footprint "antmicro-footprints:Simulation_Port" (layer "F.Cu")
    (tstamp 7ca9a9eb-1e28-4dbf-bbce-3b97fd881807)
    (at 147 112.75)
    (descr "Place where port in the simulation should be located. Set it's reference to SPx, where x is port number")
    (attr board_only exclude_from_bom)
    (fp_text reference "SP2" (at 0 1 unlocked) (layer "F.Fab")
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 8677f56e-9cac-4832-adeb-a059a2bd610a)
    )
    (fp_text value "Simulation_Port" (at 0 5 unlocked) (layer "F.Fab") hide
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 11ab9e4b-f230-42f1-bdff-7e240fe1c48a)
    )
    (fp_text user "{REFERENCE}" (at 0 3) (layer "F.Fab") hide
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 0be68eeb-0e57-4b84-897c-decc5b4021c0)
    )
    (fp_line (start -0.2 0) (end 0.2 0)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 2527ff17-f54e-4d46-b4c6-44c923ad20e3))
    (fp_line (start 0 -0.5) (end -0.2 -0.3)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 8da36390-2039-4afe-a389-e03b9b4362fe))
    (fp_line (start 0 -0.5) (end 0.2 -0.3)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp c194433b-42a4-4595-9fb5-67a704147198))
    (fp_line (start 0 0) (end 0 -0.5)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp dba642dd-e11c-4618-971f-0f6a5f821432))
  )

  (footprint "antmicro-footprints:NetTie-2_SMD_Pad0.127mm" (layer "F.Cu")
    (tstamp a725f465-77b4-40d5-a24e-c0c7a364aed4)
    (at 143 103.5 -90)
    (descr "Net tie, 2 pin, 0.127mm  SMD pads")
    (tags "net tie")
    (property "Author" "Antmicro")
    (property "License" "Apache-2.0")
    (property "MPN" "")
    (property "Manufacturer" "")
    (property "Sheetfile" "basic.kicad_sch")
    (property "Sheetname" "")
    (property "ki_description" "Net tie, 2 pins")
    (property "ki_keywords" "net tie short")
    (path "/46b56f79-689e-49a1-b684-e85020cfdf70")
    (attr through_hole exclude_from_pos_files)
    (net_tie_pad_groups "1, 2")
    (fp_text reference "TP1" (at -0.128 -1.345 90) (layer "F.SilkS") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify right bottom))
      (tstamp 58556f77-a019-4224-b3dd-2b1b173b03e6)
    )
    (fp_text value "Net-Tie_2" (at 0 1.199 90) (layer "F.Fab")
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify right bottom))
      (tstamp cbf55892-6d9a-476a-aaa6-b2adb3bb1695)
    )
    (fp_text user "License: Apache-2.0" (at -0.128 5.6 90) (layer "F.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify right bottom))
      (tstamp 8c127531-1757-48e9-907f-71a15438d345)
    )
    (fp_text user "${REFERENCE}" (at -0.128 3.2 90) (layer "F.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify right bottom))
      (tstamp c985c9a3-87d0-4e95-8a1a-398f62337056)
    )
    (fp_text user "Author: Antmicro" (at -0.128 4.4 90) (layer "F.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify right bottom))
      (tstamp ed5e65c3-5476-43d9-8462-6f19fdffabd0)
    )
    (fp_poly
      (pts
        (xy -0.0635 -0.0635)
        (xy 0.0625 -0.0635)
        (xy 0.0625 0.0635)
        (xy -0.0635 0.0635)
      )

      (stroke (width 0) (type solid)) (fill solid) (layer "F.Cu") (tstamp c662203d-b8c0-493e-8442-1ee0279a2486))
    (pad "1" smd roundrect (at -0.127 0 90) (size 0.127 0.127) (layers "F.Cu") (roundrect_rratio 0.5)
      (chamfer_ratio 0) (chamfer top_left bottom_left)
      (net 1 "/MSL") (pinfunction "1") (pintype "passive") (tstamp a37cdc74-b089-49c0-96c7-332b6041828b))
    (pad "2" smd roundrect (at 0.126 0 270) (size 0.127 0.127) (layers "F.Cu") (roundrect_rratio 0.5)
      (chamfer_ratio 0) (chamfer top_left bottom_left)
      (net 1 "/MSL") (pinfunction "2") (pintype "passive") (tstamp 38a33137-0a74-406a-990c-87e09e7878ce))
  )

  (footprint "1self_passives:R_0402_1005Metric" (layer "F.Cu")
    (tstamp b4a09d6e-3196-443e-8df9-410f01cb7e84)
    (at 144.28 106.68)
    (descr "Resistor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags "resistor")
    (property "AVR" "TE Connectivity Passive Product")
    (property "Description" "RES SMD 10 OHM 0.1% 1/16W 0402 ")
    (property "Detailed Description" "10 Ohms Â±0.1% 0.063W, 1/16W Chip Resistor 0402 (1005 Metric)  Thin Film")
    (property "Mfg Part #" "CPF0402B10RE1")
    (property "Sheetfile" "basic.kicad_sch")
    (property "Sheetname" "")
    (property "similar_resistors" " ")
    (property "size(LWT,mm)" "1x0.5x0.35")
    (path "/f2159aa5-2ca9-4486-a700-a8079e75adb4")
    (attr smd)
    (fp_text reference "R1" (at 0 -1.17) (layer "F.SilkS") hide
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 8e16e19a-ad3c-4f34-adac-302c3aeb376a)
    )
    (fp_text value "10r 0402 0.1% thinfilm" (at 0 1.17) (layer "F.Fab") hide
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 4668c90a-10a8-44b5-8a43-5eb5fe534eb3)
    )
    (fp_text user "${REFERENCE}" (at 0 0) (layer "F.Fab")
        (effects (font (size 0.25 0.25) (thickness 0.04)))
      (tstamp 05f000d1-cd53-4e3f-82ec-d13ef0de2202)
    )
    (fp_line (start -0.15 -0.375) (end 0.15 -0.375)
      (stroke (width 0.15) (type solid)) (layer "F.SilkS") (tstamp 45726cd7-4f30-4db0-b599-3ad85eb40ecc))
    (fp_line (start -0.15 0.375) (end 0.15 0.375)
      (stroke (width 0.15) (type solid)) (layer "F.SilkS") (tstamp 4b5e0dd1-3501-4317-b3f4-dfce0af770c8))
    (fp_line (start -0.7 -0.25) (end -0.7 0.25)
      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 9a880092-b9d4-4be2-b38e-9b8eaed9fb83))
    (fp_line (start -0.5 0.45) (end 0.5 0.45)
      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 80fac956-b5d0-4e80-9e2b-0bfc195c3c96))
    (fp_line (start 0.5 -0.45) (end -0.5 -0.45)
      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 54f6652c-d4c9-470f-8f61-2bc992eb6f6b))
    (fp_line (start 0.7 0.25) (end 0.7 -0.25)
      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 176eb8bb-b3a4-40e6-a6ee-59f2177a355c))
    (fp_arc (start -0.7 -0.25) (mid -0.641421 -0.391421) (end -0.5 -0.45)
      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e7be5832-2471-42a4-9e05-89a03a0cc5c8))
    (fp_arc (start -0.50187 0.45) (mid -0.643291 0.391421) (end -0.70187 0.25)
      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp c3f04719-526d-453f-ace8-606336acda51))
    (fp_arc (start 0.5 -0.45) (mid 0.641421 -0.391421) (end 0.7 -0.25)
      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp e42796e2-b0bd-4585-9806-a30540f451f1))
    (fp_arc (start 0.7 0.25) (mid 0.641421 0.391421) (end 0.5 0.45)
      (stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d911a008-e9b7-4032-83a1-849559e03a40))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp ec82447f-6179-40fa-a84d-e0501d7545a0))
    (fp_line (start -0.5 0.25) (end -0.5 -0.25)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a77c9271-6a33-4736-ad8f-368fe05dd6b3))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 73348ac2-4801-47c8-b2f3-71ea20d20ed0))
    (fp_line (start 0.5 0.25) (end -0.5 0.25)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0fe7dbe5-9442-4a3f-88a7-d40877cf44a1))
    (pad "1" smd rect (at -0.5 0) (size 0.5 0.6) (layers "F.Cu" "F.Paste" "F.Mask")
      (net 1 "/MSL") (pintype "passive") (tstamp 222bc27b-27c6-4755-af25-f5f4b96fbf08))
    (pad "2" smd rect (at 0.5 0) (size 0.5 0.6) (layers "F.Cu" "F.Paste" "F.Mask")
      (net 2 "GND") (pintype "passive") (tstamp 4bd05bfb-92e7-4475-a43a-59b05cdedd0a))
    (model "${KICAD6_3DMODEL_DIR}/Resistor_SMD.3dshapes/R_0402_1005Metric.wrl"
      (offset (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (footprint "antmicro-footprints:Simulation_Port" (layer "F.Cu")
    (tstamp ca16ca29-35e1-4e8c-96bc-a84c097d9f8a)
    (at 143 103.25 180)
    (descr "Place where port in the simulation should be located. Set it's reference to SPx, where x is port number")
    (attr board_only exclude_from_bom)
    (fp_text reference "SP1" (at 0 1 180 unlocked) (layer "F.Fab")
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 7e3053fa-9b3f-4024-aac4-c7a0e030797f)
    )
    (fp_text value "Simulation_Port" (at 0 5 180 unlocked) (layer "F.Fab") hide
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 000b0047-f822-43a0-8cb6-aa890c8ff6ab)
    )
    (fp_text user "{REFERENCE}" (at 0 3) (layer "F.Fab") hide
        (effects (font (size 1 1) (thickness 0.15)))
      (tstamp 6d8a40d1-87d5-4b90-968b-6ca004f5c3f7)
    )
    (fp_line (start -0.2 0) (end 0.2 0)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp a2e25577-b354-47e4-b98d-feb50d6eb9a2))
    (fp_line (start 0 -0.5) (end -0.2 -0.3)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 03c70ce9-2027-4dca-9b29-9c2b32cb8030))
    (fp_line (start 0 -0.5) (end 0.2 -0.3)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp 0760d6fc-9cb0-4852-a90a-9caae5a938ec))
    (fp_line (start 0 0) (end 0 -0.5)
      (stroke (width 0.1) (type solid)) (layer "F.Fab") (tstamp cc729af2-cc31-436c-955b-b308c0d2d5c6))
  )

  (footprint "antmicro-footprints:NetTie-2_SMD_Pad0.127mm" (layer "B.Cu")
    (tstamp 31349e16-fbee-4a1d-aa2a-6df558b324ab)
    (at 141 113.5 180)
    (descr "Net tie, 2 pin, 0.127mm  SMD pads")
    (tags "net tie")
    (property "Author" "Antmicro")
    (property "License" "Apache-2.0")
    (property "MPN" "")
    (property "Manufacturer" "")
    (property "Sheetfile" "basic.kicad_sch")
    (property "Sheetname" "")
    (property "ki_description" "Net tie, 2 pins")
    (property "ki_keywords" "net tie short")
    (path "/76cf6c83-79af-42aa-a1e5-da9cd1db21f9")
    (attr through_hole exclude_from_pos_files)
    (net_tie_pad_groups "1, 2")
    (fp_text reference "TP4" (at -0.128 1.345) (layer "B.SilkS") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp 1433cc2c-1656-4d14-9557-1957273b227f)
    )
    (fp_text value "Net-Tie_2" (at -6 0) (layer "B.Fab")
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp 48a0188f-2dad-4666-9a6f-762dfdb24c62)
    )
    (fp_text user "${REFERENCE}" (at -0.128 -3.2) (layer "B.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp 36f531a4-af25-447a-abb4-f2c3c227c69c)
    )
    (fp_text user "License: Apache-2.0" (at -0.128 -5.6) (layer "B.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp d58e4abe-9711-4f67-8922-ae28ff736681)
    )
    (fp_text user "Author: Antmicro" (at -0.128 -4.4) (layer "B.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp e47c085f-1748-4b84-bb9a-251f10cae88c)
    )
    (fp_poly
      (pts
        (xy -0.0635 0.0635)
        (xy 0.0625 0.0635)
        (xy 0.0625 -0.0635)
        (xy -0.0635 -0.0635)
      )

      (stroke (width 0) (type solid)) (fill solid) (layer "B.Cu") (tstamp dec18f1f-980b-410c-817a-75ca83fcac28))
    (pad "1" smd roundrect (at -0.127 0) (size 0.127 0.127) (layers "B.Cu") (roundrect_rratio 0.5)
      (chamfer_ratio 0) (chamfer top_left bottom_left)
      (net 2 "GND") (pinfunction "1") (pintype "passive") (tstamp 75d62ed5-79ed-46ff-8099-8afc35eb4707))
    (pad "2" smd roundrect (at 0.126 0 180) (size 0.127 0.127) (layers "B.Cu") (roundrect_rratio 0.5)
      (chamfer_ratio 0) (chamfer top_left bottom_left)
      (net 2 "GND") (pinfunction "2") (pintype "passive") (tstamp a13923a2-6365-4955-a28d-845f0ea4031f))
  )

  (footprint "antmicro-footprints:NetTie-2_SMD_Pad0.127mm" (layer "B.Cu")
    (tstamp adc76ae9-2246-4e1a-a677-f6c81c45c4b1)
    (at 141 114 180)
    (descr "Net tie, 2 pin, 0.127mm  SMD pads")
    (tags "net tie")
    (property "Author" "Antmicro")
    (property "License" "Apache-2.0")
    (property "MPN" "")
    (property "Manufacturer" "")
    (property "Sheetfile" "basic.kicad_sch")
    (property "Sheetname" "")
    (property "ki_description" "Net tie, 2 pins")
    (property "ki_keywords" "net tie short")
    (path "/ed82d251-9427-4876-b90a-c2766ff44d50")
    (attr through_hole exclude_from_pos_files)
    (net_tie_pad_groups "1, 2")
    (fp_text reference "TP2" (at -0.128 1.345) (layer "B.SilkS") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp 11803b72-849f-4f07-8a46-e046a8e21421)
    )
    (fp_text value "Net-Tie_2" (at -6 -0.5) (layer "B.Fab")
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp 2266c65c-041d-41fc-9f23-2916f2c1fd95)
    )
    (fp_text user "License: Apache-2.0" (at -0.128 -5.6) (layer "B.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp 009d6bde-fcc8-4ff2-b2da-1189660fe189)
    )
    (fp_text user "Author: Antmicro" (at -0.128 -4.4) (layer "B.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp 997db040-3b9b-457f-9615-b56e7d10d20c)
    )
    (fp_text user "${REFERENCE}" (at -0.128 -3.2) (layer "B.Fab") hide
        (effects (font (size 0.7 0.7) (thickness 0.15)) (justify left bottom mirror))
      (tstamp fad4e6b6-3475-4252-8a60-b95c9357c557)
    )
    (fp_poly
      (pts
        (xy -0.0635 0.0635)
        (xy 0.0625 0.0635)
        (xy 0.0625 -0.0635)
        (xy -0.0635 -0.0635)
      )

      (stroke (width 0) (type solid)) (fill solid) (layer "B.Cu") (tstamp 0e98efb8-0078-48a3-a361-d132fb912688))
    (pad "1" smd roundrect (at -0.127 0) (size 0.127 0.127) (layers "B.Cu") (roundrect_rratio 0.5)
      (chamfer_ratio 0) (chamfer top_left bottom_left)
      (net 2 "GND") (pinfunction "1") (pintype "passive") (tstamp 0ce47fd5-fd5b-4e9b-a4a9-d0c004ba2c98))
    (pad "2" smd roundrect (at 0.126 0 180) (size 0.127 0.127) (layers "B.Cu") (roundrect_rratio 0.5)
      (chamfer_ratio 0) (chamfer top_left bottom_left)
      (net 2 "GND") (pinfunction "2") (pintype "passive") (tstamp 4c66ffb2-1ef3-4529-b673-dee28c07f3f1))
  )

  (gr_rect (start 140 101) (end 149 115)
    (stroke (width 0.05) (type solid)) (fill none) (layer "Edge.Cuts") (tstamp 4996288b-4099-4b1b-86c4-377204fe4c4a))

  (segment (start 145 108.5) (end 145.914214 107.585786) (width 0.4) (layer "F.Cu") (net 1) (tstamp 29d58b6c-95ea-48c7-ab9e-b6cd6761dea3))
  (segment (start 146.998156 111.19746) (end 146.998156 112.498156) (width 0.4) (layer "F.Cu") (net 1) (tstamp 3e2fd725-0f50-42f9-a8c2-57808997043c))
  (segment (start 143.773792 106.686208) (end 143.78 106.68) (width 0.4) (layer "F.Cu") (net 1) (tstamp 41ac0aa8-73dd-459d-b6b2-e42d16795f89))
  (segment (start 146.5 106.171573) (end 146.5 103.5) (width 0.4) (layer "F.Cu") (net 1) (tstamp 47a74a68-1714-44d7-afcf-b0e10032639e))
  (segment (start 143.585787 107.085787) (end 143.585787 106.874213) (width 0.4) (layer "F.Cu") (net 1) (tstamp 872b0234-5bbb-49f2-b956-bba76e7bd263))
  (segment (start 143 103.373) (end 143 105.671573) (width 0.4) (layer "F.Cu") (net 1) (tstamp 90409734-653c-47d7-a915-133430f9e912))
  (segment (start 143.323876 106.686208) (end 143.773792 106.686208) (width 0.4) (layer "F.Cu") (net 1) (tstamp a7a93a97-3e56-40d0-94aa-79cbb0665801))
  (segment (start 146.998156 112.498156) (end 147 112.5) (width 0.4) (layer "F.Cu") (net 1) (tstamp bd4ee5c3-e8a5-47e3-94e7-384719c7f727))
  (segment (start 143.585787 107.085787) (end 145 108.5) (width 0.4) (layer "F.Cu") (net 1) (tstamp d49ca954-4790-411a-b1fe-c4ca8621d5b0))
  (segment (start 143.585787 106.874213) (end 143.78 106.68) (width 0.4) (layer "F.Cu") (net 1) (tstamp f00cec39-4227-4815-b65e-cdafd29388cf))
  (segment (start 145 108.5) (end 146.414214 109.914214) (width 0.4) (layer "F.Cu") (net 1) (tstamp f063eb9b-3cf3-4753-a16c-646d33734d92))
  (segment (start 143.218834 106.581166) (end 143.323876 106.686208) (width 0.4) (layer "F.Cu") (net 1) (tstamp ff070c78-6739-4088-bea0-1e4a4efbb540))
  (arc (start 146.414214 109.914214) (mid 146.82172 110.503015) (end 146.998156 111.19746) (width 0.4) (layer "F.Cu") (net 1) (tstamp 4614ec85-e2fc-4d82-90b1-13c35da027f8))
  (arc (start 145.914214 107.585786) (mid 146.34775 106.936938) (end 146.5 106.171573) (width 0.4) (layer "F.Cu") (net 1) (tstamp e8da367e-9298-4564-aab3-cb1632893db9))
  (arc (start 143 105.671573) (mid 143.15225 106.436939) (end 143.585787 107.085787) (width 0.4) (layer "F.Cu") (net 1) (tstamp ecda02c8-f80a-400f-9c56-79ee63d5a433))
  (segment (start 144.78 105.52) (end 144.78 106.68) (width 0.2) (layer "F.Cu") (net 2) (tstamp 2df129e9-97b8-4d2d-8f4e-285153865363))
  (via (at 144.78 105.52) (size 0.6) (drill 0.3) (layers "F.Cu" "B.Cu") (free) (net 2) (tstamp 09152dab-a115-4a7c-9455-8c533edb4c56))
  (via (at 143.4 110) (size 0.6) (drill 0.3) (layers "F.Cu" "B.Cu") (free) (net 2) (tstamp 591d5bd9-0121-4388-bb0f-728a17ec57d9))

  (zone (net 2) (net_name "GND") (layer "B.Cu") (tstamp b7cdfa54-5757-4397-958e-d8d963a9613a) (hatch edge 0.508)
    (connect_pads yes (clearance 0.2))
    (min_thickness 0.2) (filled_areas_thickness no)
    (fill yes (thermal_gap 0.508) (thermal_bridge_width 0.508) (island_removal_mode 1) (island_area_min 0))
    (polygon
      (pts
        (xy 149 115)
        (xy 140 115)
        (xy 140 101)
        (xy 149 101)
      )
    )
    (filled_polygon
      (layer "B.Cu")
      (pts
        (xy 148.458691 101.519407)
        (xy 148.494655 101.568907)
        (xy 148.4995 101.5995)
        (xy 148.4995 114.4005)
        (xy 148.480593 114.458691)
        (xy 148.431093 114.494655)
        (xy 148.4005 114.4995)
        (xy 140.5995 114.4995)
        (xy 140.541309 114.480593)
        (xy 140.505345 114.431093)
        (xy 140.5005 114.4005)
        (xy 140.5005 101.5995)
        (xy 140.519407 101.541309)
        (xy 140.568907 101.505345)
        (xy 140.5995 101.5005)
        (xy 148.4005 101.5005)
      )
    )
  )
)
