Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan  3 12:57:25 2019
| Host         : ASUSANTI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MAC_timing_summary_routed.rpt -pb MAC_timing_summary_routed.pb -rpx MAC_timing_summary_routed.rpx -warn_on_violation
| Design       : MAC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 82 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.037        0.000                      0                  134        0.019        0.000                      0                  134        5.375        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.875}      11.750          85.106          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.037        0.000                      0                   77        0.019        0.000                      0                   77        5.375        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.655        0.000                      0                   57        0.279        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.672ns  (logic 5.312ns (45.509%)  route 6.360ns (54.491%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 16.779 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.890 r  DADDA/p_next_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.890    DADDA/p_next_reg[4]_i_2_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  DADDA/p_next_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.007    DADDA/p_next_reg[8]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  DADDA/p_next_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.124    DADDA/p_next_reg[12]_i_2_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.447 r  DADDA/p_next_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.454    15.901    DADDA/p_next_reg[15]_i_2_n_6
    SLICE_X4Y97          LUT5 (Prop_lut5_I3_O)        0.306    16.207 r  DADDA/p_next_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    16.207    DADDA_n_1
    SLICE_X4Y97          LDCE (DToQ_ldce_D_Q)         0.371    16.578 r  p_next_reg[14]/Q
                         net (fo=1, routed)           0.340    16.918    p_next[14]
    SLICE_X3Y97          FDCE                                         r  p_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    16.779    clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  p_reg_reg[14]/C
                         clock pessimism              0.259    17.038    
                         clock uncertainty           -0.035    17.002    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)       -0.047    16.955    p_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                         -16.918    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.678ns  (logic 5.198ns (44.512%)  route 6.480ns (55.488%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 16.778 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.890 r  DADDA/p_next_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.890    DADDA/p_next_reg[4]_i_2_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  DADDA/p_next_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.007    DADDA/p_next_reg[8]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.330 r  DADDA/p_next_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.576    15.906    DADDA/p_next_reg[12]_i_2_n_6
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.306    16.212 r  DADDA/p_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    16.212    DADDA_n_5
    SLICE_X2Y96          LDCE (DToQ_ldce_D_Q)         0.374    16.586 r  p_next_reg[10]/Q
                         net (fo=1, routed)           0.337    16.923    p_next[10]
    SLICE_X1Y96          FDCE                                         r  p_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.605    16.778    clk_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  p_reg_reg[10]/C
                         clock pessimism              0.259    17.037    
                         clock uncertainty           -0.035    17.001    
    SLICE_X1Y96          FDCE (Setup_fdce_C_D)       -0.040    16.961    p_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                         -16.923    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.573ns  (logic 5.105ns (44.110%)  route 6.468ns (55.890%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 16.777 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.890 r  DADDA/p_next_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.890    DADDA/p_next_reg[4]_i_2_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  DADDA/p_next_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.007    DADDA/p_next_reg[8]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.246 r  DADDA/p_next_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.578    15.824    DADDA/p_next_reg[12]_i_2_n_5
    SLICE_X7Y97          LUT5 (Prop_lut5_I3_O)        0.301    16.125 r  DADDA/p_next_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    16.125    DADDA_n_4
    SLICE_X7Y97          LDCE (DToQ_ldce_D_Q)         0.370    16.495 r  p_next_reg[11]/Q
                         net (fo=1, routed)           0.324    16.819    p_next[11]
    SLICE_X5Y97          FDCE                                         r  p_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    16.777    clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  p_reg_reg[11]/C
                         clock pessimism              0.259    17.036    
                         clock uncertainty           -0.035    17.000    
    SLICE_X5Y97          FDCE (Setup_fdce_C_D)       -0.040    16.960    p_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -16.819    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 5.197ns (45.076%)  route 6.332ns (54.924%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 16.778 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.890 r  DADDA/p_next_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.890    DADDA/p_next_reg[4]_i_2_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  DADDA/p_next_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.007    DADDA/p_next_reg[8]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  DADDA/p_next_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.124    DADDA/p_next_reg[12]_i_2_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.343 r  DADDA/p_next_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.427    15.771    DADDA/p_next_reg[15]_i_2_n_7
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.295    16.066 r  DADDA/p_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    16.066    DADDA_n_2
    SLICE_X5Y96          LDCE (DToQ_ldce_D_Q)         0.371    16.437 r  p_next_reg[13]/Q
                         net (fo=1, routed)           0.338    16.775    p_next[13]
    SLICE_X3Y96          FDCE                                         r  p_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.605    16.778    clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  p_reg_reg[13]/C
                         clock pessimism              0.259    17.037    
                         clock uncertainty           -0.035    17.001    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)       -0.067    16.934    p_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                         -16.775    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.461ns  (logic 4.790ns (41.793%)  route 6.671ns (58.207%))
  Logic Levels:           10  (CARRY4=1 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 16.762 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    14.925 r  DADDA/p_next_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.783    15.708    DADDA/p_next_reg[4]_i_2_n_6
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.306    16.014 r  DADDA/p_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.014    DADDA_n_13
    SLICE_X1Y100         LDCE (DToQ_ldce_D_Q)         0.371    16.385 r  p_next_reg[2]/Q
                         net (fo=1, routed)           0.322    16.707    p_next[2]
    SLICE_X3Y100         FDCE                                         r  p_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    16.762    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  p_reg_reg[2]/C
                         clock pessimism              0.180    16.942    
                         clock uncertainty           -0.035    16.907    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)       -0.040    16.867    p_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.867    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.534ns  (logic 5.223ns (45.282%)  route 6.311ns (54.718%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 16.778 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.890 r  DADDA/p_next_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.890    DADDA/p_next_reg[4]_i_2_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  DADDA/p_next_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.007    DADDA/p_next_reg[8]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.124 r  DADDA/p_next_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.124    DADDA/p_next_reg[12]_i_2_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.363 r  DADDA/p_next_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.422    15.785    DADDA/p_next_reg[15]_i_2_n_5
    SLICE_X3Y95          LUT5 (Prop_lut5_I3_O)        0.301    16.086 r  DADDA/p_next_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    16.086    DADDA_n_0
    SLICE_X3Y95          LDCE (DToQ_ldce_D_Q)         0.371    16.457 r  p_next_reg[15]/Q
                         net (fo=1, routed)           0.323    16.780    p_next[15]
    SLICE_X1Y95          FDCE                                         r  p_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.605    16.778    clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  p_reg_reg[15]/C
                         clock pessimism              0.259    17.037    
                         clock uncertainty           -0.035    17.001    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)       -0.043    16.958    p_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                         -16.780    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 5.077ns (44.037%)  route 6.452ns (55.963%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 16.778 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.890 r  DADDA/p_next_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.890    DADDA/p_next_reg[4]_i_2_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.213 r  DADDA/p_next_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.562    15.775    DADDA/p_next_reg[8]_i_2_n_6
    SLICE_X3Y95          LUT5 (Prop_lut5_I3_O)        0.306    16.081 r  DADDA/p_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    16.081    DADDA_n_9
    SLICE_X3Y95          LDCE (DToQ_ldce_D_Q)         0.370    16.451 r  p_next_reg[6]/Q
                         net (fo=1, routed)           0.324    16.775    p_next[6]
    SLICE_X0Y95          FDCE                                         r  p_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.605    16.778    clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  p_reg_reg[6]/C
                         clock pessimism              0.259    17.037    
                         clock uncertainty           -0.035    17.001    
    SLICE_X0Y95          FDCE (Setup_fdce_C_D)       -0.043    16.958    p_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                         -16.775    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 s_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 4.011ns (70.517%)  route 1.677ns (29.483%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  s_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  s_reg_reg[7]/Q
                         net (fo=3, routed)           1.677     7.456    s_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.011 r  s_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.011    s[7]
    U16                                                               r  s[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 5.079ns (44.297%)  route 6.387ns (55.703%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 16.776 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.890 r  DADDA/p_next_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.890    DADDA/p_next_reg[4]_i_2_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.007 r  DADDA/p_next_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.007    DADDA/p_next_reg[8]_i_2_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.226 r  DADDA/p_next_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.346    15.573    DADDA/p_next_reg[12]_i_2_n_7
    SLICE_X7Y94          LUT5 (Prop_lut5_I3_O)        0.295    15.868 r  DADDA/p_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    15.868    DADDA_n_6
    SLICE_X7Y94          LDCE (DToQ_ldce_D_Q)         0.370    16.238 r  p_next_reg[9]/Q
                         net (fo=1, routed)           0.474    16.711    p_next[9]
    SLICE_X5Y94          FDCE                                         r  p_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.603    16.776    clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  p_reg_reg[9]/C
                         clock pessimism              0.259    17.035    
                         clock uncertainty           -0.035    16.999    
    SLICE_X5Y94          FDCE (Setup_fdce_C_D)       -0.067    16.932    p_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                         -16.711    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.449ns  (logic 4.989ns (43.574%)  route 6.460ns (56.426%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LDCE=1 LUT1=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 16.778 - 11.750 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.456     5.702 f  a_reg_reg[2]/Q
                         net (fo=9, routed)           0.907     6.609    DADDA/Q[2]
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124     6.733 f  DADDA/p_trans_i_71/O
                         net (fo=2, routed)           0.602     7.335    DADDA/p_trans_i_71_n_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.459 r  DADDA/p_trans_i_28/O
                         net (fo=15, routed)          1.038     8.496    DADDA/p_trans_i_28_n_0
    SLICE_X12Y91         LUT4 (Prop_lut4_I3_O)        0.146     8.642 r  DADDA/p_trans_i_81/O
                         net (fo=3, routed)           0.840     9.483    DADDA/p_trans_i_81_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I1_O)        0.328     9.811 f  DADDA/p_trans_i_46/O
                         net (fo=2, routed)           0.579    10.389    DADDA/p_trans_i_46_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.513 r  DADDA/p_trans_i_4/O
                         net (fo=1, routed)           0.402    10.916    DADDA/s4_2[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      2.057    12.973 f  DADDA/p_trans/P[0]
                         net (fo=2, routed)           0.645    13.618    DADDA/p[0]
    SLICE_X9Y91          LUT1 (Prop_lut1_I0_O)        0.124    13.742 r  DADDA/p_next_reg[4]_i_3/O
                         net (fo=1, routed)           0.553    14.295    DADDA/p_next_reg[4]_i_3_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.890 r  DADDA/p_next_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.890    DADDA/p_next_reg[4]_i_2_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.129 r  DADDA/p_next_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.565    15.694    DADDA/p_next_reg[8]_i_2_n_5
    SLICE_X3Y94          LUT5 (Prop_lut5_I3_O)        0.301    15.995 r  DADDA/p_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    15.995    DADDA_n_8
    SLICE_X3Y94          LDCE (DToQ_ldce_D_Q)         0.371    16.366 r  p_next_reg[7]/Q
                         net (fo=1, routed)           0.329    16.695    p_next[7]
    SLICE_X0Y94          FDCE                                         r  p_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.605    16.778    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  p_reg_reg[7]/C
                         clock pessimism              0.259    17.037    
                         clock uncertainty           -0.035    17.001    
    SLICE_X0Y94          FDCE (Setup_fdce_C_D)       -0.067    16.934    p_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                         -16.695    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 a[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            a_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 1.515ns (27.687%)  route 3.956ns (72.313%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    M13                                               0.000     0.100 r  a[2] (IN)
                         net (fo=0)                   0.000     0.100    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.415     1.515 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           3.956     5.470    a_IBUF[2]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.100     5.570 r  a_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.570    a_reg[2]_i_1_n_0
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X9Y88          FDCE                                         r  a_reg_reg[2]/C
                         clock pessimism              0.000     5.246    
                         clock uncertainty            0.035     5.281    
    SLICE_X9Y88          FDCE (Hold_fdce_C_D)         0.270     5.551    a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.551    
                         arrival time                           5.570    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 b[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            b_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.948ns (17.065%)  route 4.609ns (82.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    T8                                                0.000     0.100 r  b[0] (IN)
                         net (fo=0)                   0.000     0.100    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.848     0.948 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.609     5.557    b_IBUF[0]
    SLICE_X13Y88         LUT3 (Prop_lut3_I1_O)        0.100     5.657 r  b_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.657    b_reg[0]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.643     5.246    clk_IBUF_BUFG
    SLICE_X13Y88         FDCE                                         r  b_reg_reg[0]/C
                         clock pessimism              0.000     5.246    
                         clock uncertainty            0.035     5.281    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.271     5.552    b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.552    
                         arrival time                           5.657    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 b[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.577ns (28.054%)  route 4.045ns (71.946%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    V10                                               0.000     0.100 r  b[7] (IN)
                         net (fo=0)                   0.000     0.100    b[7]
    V10                  IBUF (Prop_ibuf_I_O)         1.453     1.553 r  b_IBUF[7]_inst/O
                         net (fo=1, routed)           4.045     5.598    b_IBUF[7]
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.124     5.722 r  b_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.722    b_reg[7]_i_1_n_0
    SLICE_X9Y90          FDCE                                         r  b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.644     5.247    clk_IBUF_BUFG
    SLICE_X9Y90          FDCE                                         r  b_reg_reg[7]/C
                         clock pessimism              0.000     5.247    
                         clock uncertainty            0.035     5.282    
    SLICE_X9Y90          FDCE (Hold_fdce_C_D)         0.289     5.571    b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.571    
                         arrival time                           5.722    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 a[5]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            a_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 1.548ns (27.121%)  route 4.159ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    T18                                               0.000     0.100 r  a[5] (IN)
                         net (fo=0)                   0.000     0.100    a[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.427     1.527 r  a_IBUF[5]_inst/O
                         net (fo=1, routed)           4.159     5.686    a_IBUF[5]
    SLICE_X8Y89          LUT3 (Prop_lut3_I1_O)        0.121     5.807 r  a_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.807    a_reg[5]_i_1_n_0
    SLICE_X8Y89          FDCE                                         r  a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.644     5.247    clk_IBUF_BUFG
    SLICE_X8Y89          FDCE                                         r  a_reg_reg[5]/C
                         clock pessimism              0.000     5.247    
                         clock uncertainty            0.035     5.282    
    SLICE_X8Y89          FDCE (Hold_fdce_C_D)         0.343     5.625    a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.625    
                         arrival time                           5.807    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 a[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            a_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.522ns (26.471%)  route 4.227ns (73.529%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R17                                               0.000     0.100 r  a[4] (IN)
                         net (fo=0)                   0.000     0.100    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.422     1.522 r  a_IBUF[4]_inst/O
                         net (fo=1, routed)           4.227     5.749    a_IBUF[4]
    SLICE_X8Y89          LUT3 (Prop_lut3_I1_O)        0.100     5.849 r  a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.849    a_reg[4]_i_1_n_0
    SLICE_X8Y89          FDCE                                         r  a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.644     5.247    clk_IBUF_BUFG
    SLICE_X8Y89          FDCE                                         r  a_reg_reg[4]/C
                         clock pessimism              0.000     5.247    
                         clock uncertainty            0.035     5.282    
    SLICE_X8Y89          FDCE (Hold_fdce_C_D)         0.333     5.615    a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.615    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 a[6]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            a_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.307ns (13.198%)  route 2.018ns (86.802%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    U18                                               0.000     0.100 r  a[6] (IN)
                         net (fo=0)                   0.000     0.100    a[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.362 r  a_IBUF[6]_inst/O
                         net (fo=1, routed)           2.018     2.380    a_IBUF[6]
    SLICE_X8Y89          LUT3 (Prop_lut3_I1_O)        0.045     2.425 r  a_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.425    a_reg[6]_i_1_n_0
    SLICE_X8Y89          FDCE                                         r  a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.844     2.009    clk_IBUF_BUFG
    SLICE_X8Y89          FDCE                                         r  a_reg_reg[6]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X8Y89          FDCE (Hold_fdce_C_D)         0.120     2.164    a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 a[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            a_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.533ns (26.703%)  route 4.208ns (73.297%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    L16                                               0.000     0.100 r  a[1] (IN)
                         net (fo=0)                   0.000     0.100    a[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.409     1.509 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           4.208     5.717    a_IBUF[1]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.124     5.841 r  a_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.841    a_reg[1]_i_1_n_0
    SLICE_X9Y89          FDCE                                         r  a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.644     5.247    clk_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  a_reg_reg[1]/C
                         clock pessimism              0.000     5.247    
                         clock uncertainty            0.035     5.282    
    SLICE_X9Y89          FDCE (Hold_fdce_C_D)         0.289     5.571    a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.571    
                         arrival time                           5.841    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 a[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            a_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.555ns (26.740%)  route 4.261ns (73.260%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R13                                               0.000     0.100 r  a[7] (IN)
                         net (fo=0)                   0.000     0.100    a[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.437     1.537 r  a_IBUF[7]_inst/O
                         net (fo=1, routed)           4.261     5.798    a_IBUF[7]
    SLICE_X8Y89          LUT3 (Prop_lut3_I1_O)        0.118     5.916 r  a_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.916    a_reg[7]_i_1_n_0
    SLICE_X8Y89          FDCE                                         r  a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.644     5.247    clk_IBUF_BUFG
    SLICE_X8Y89          FDCE                                         r  a_reg_reg[7]/C
                         clock pessimism              0.000     5.247    
                         clock uncertainty            0.035     5.282    
    SLICE_X8Y89          FDCE (Hold_fdce_C_D)         0.343     5.625    a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.625    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 a[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            a_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.290ns (12.058%)  route 2.118ns (87.942%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    J15                                               0.000     0.100 r  a[0] (IN)
                         net (fo=0)                   0.000     0.100    a[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           2.118     2.464    a_IBUF[0]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.045     2.509 r  a_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.509    a_reg[0]_i_1_n_0
    SLICE_X9Y89          FDCE                                         r  a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.844     2.009    clk_IBUF_BUFG
    SLICE_X9Y89          FDCE                                         r  a_reg_reg[0]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X9Y89          FDCE (Hold_fdce_C_D)         0.092     2.136    a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 b[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.280ns (11.590%)  route 2.133ns (88.410%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    H6                                                0.000     0.100 r  b[4] (IN)
                         net (fo=0)                   0.000     0.100    b[4]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.335 r  b_IBUF[4]_inst/O
                         net (fo=1, routed)           2.133     2.467    b_IBUF[4]
    SLICE_X11Y88         LUT3 (Prop_lut3_I1_O)        0.045     2.512 r  b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.512    b_reg[4]_i_1_n_0
    SLICE_X11Y88         FDCE                                         r  b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.844     2.009    clk_IBUF_BUFG
    SLICE_X11Y88         FDCE                                         r  b_reg_reg[4]/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.092     2.136    b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.875 }
Period(ns):         11.750
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         11.750      9.595      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X0Y113    s_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X1Y56     s_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X1Y69     s_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X1Y68     s_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X1Y55     s_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X1Y59     s_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X1Y57     s_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X1Y90     s_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         11.750      10.750     SLICE_X1Y80     s_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y67     s_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X0Y113    s_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y56     s_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y69     s_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y69     s_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y68     s_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y55     s_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y59     s_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y57     s_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y90     s_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y84     s_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y66     s_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y56     s_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y69     s_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y68     s_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y55     s_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y59     s_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y57     s_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y90     s_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.875       5.375      SLICE_X1Y80     s_reg_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 1.477ns (16.127%)  route 7.679ns (83.873%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.751 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          7.679     9.656    reset_IBUF
    SLICE_X1Y118         FDCE                                         f  s_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.579    16.751    clk_IBUF_BUFG
    SLICE_X1Y118         FDCE                                         r  s_reg_reg[19]/C
                         clock pessimism              0.000    16.751    
                         clock uncertainty           -0.035    16.716    
    SLICE_X1Y118         FDCE (Recov_fdce_C_CLR)     -0.405    16.311    s_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         16.311    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 1.477ns (16.639%)  route 7.398ns (83.361%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 16.755 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          7.398     9.374    reset_IBUF
    SLICE_X1Y115         FDCE                                         f  s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.583    16.755    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  s_reg_reg[2]/C
                         clock pessimism              0.000    16.755    
                         clock uncertainty           -0.035    16.720    
    SLICE_X1Y115         FDCE (Recov_fdce_C_CLR)     -0.405    16.315    s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.315    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 16.756 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          7.113     9.090    reset_IBUF
    SLICE_X0Y113         FDCE                                         f  s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.584    16.756    clk_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  s_reg_reg[0]/C
                         clock pessimism              0.000    16.756    
                         clock uncertainty           -0.035    16.721    
    SLICE_X0Y113         FDCE (Recov_fdce_C_CLR)     -0.405    16.316    s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.316    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 1.477ns (18.445%)  route 6.529ns (81.555%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 16.697 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          6.529     8.505    reset_IBUF
    SLICE_X13Y95         FDCE                                         f  count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.524    16.697    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  count_reg_reg[0]/C
                         clock pessimism              0.000    16.697    
                         clock uncertainty           -0.035    16.661    
    SLICE_X13Y95         FDCE (Recov_fdce_C_CLR)     -0.405    16.256    count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.256    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 1.477ns (18.445%)  route 6.529ns (81.555%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 16.697 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          6.529     8.505    reset_IBUF
    SLICE_X13Y95         FDCE                                         f  count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.524    16.697    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  count_reg_reg[1]/C
                         clock pessimism              0.000    16.697    
                         clock uncertainty           -0.035    16.661    
    SLICE_X13Y95         FDCE (Recov_fdce_C_CLR)     -0.405    16.256    count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.256    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 1.477ns (18.445%)  route 6.529ns (81.555%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 16.697 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          6.529     8.505    reset_IBUF
    SLICE_X13Y95         FDCE                                         f  count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.524    16.697    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  count_reg_reg[2]/C
                         clock pessimism              0.000    16.697    
                         clock uncertainty           -0.035    16.661    
    SLICE_X13Y95         FDCE (Recov_fdce_C_CLR)     -0.405    16.256    count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.256    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 1.477ns (18.445%)  route 6.529ns (81.555%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 16.697 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          6.529     8.505    reset_IBUF
    SLICE_X13Y95         FDCE                                         f  count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.524    16.697    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  count_reg_reg[3]/C
                         clock pessimism              0.000    16.697    
                         clock uncertainty           -0.035    16.661    
    SLICE_X13Y95         FDCE (Recov_fdce_C_CLR)     -0.405    16.256    count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.256    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 1.477ns (18.340%)  route 6.575ns (81.660%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 16.760 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          6.575     8.551    reset_IBUF
    SLICE_X5Y100         FDCE                                         f  p_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588    16.760    clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  p_reg_reg[3]/C
                         clock pessimism              0.000    16.760    
                         clock uncertainty           -0.035    16.725    
    SLICE_X5Y100         FDCE (Recov_fdce_C_CLR)     -0.405    16.320    p_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.978ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 1.477ns (18.775%)  route 6.388ns (81.225%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 16.697 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          6.388     8.364    reset_IBUF
    SLICE_X12Y96         FDCE                                         f  count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.524    16.697    clk_IBUF_BUFG
    SLICE_X12Y96         FDCE                                         r  count_reg_reg[4]/C
                         clock pessimism              0.000    16.697    
                         clock uncertainty           -0.035    16.661    
    SLICE_X12Y96         FDCE (Recov_fdce_C_CLR)     -0.319    16.342    count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.342    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  7.978    

Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.477ns (19.007%)  route 6.292ns (80.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 16.778 - 11.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    N17                                               0.000     0.500 f  reset (IN)
                         net (fo=0)                   0.000     0.500    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.977 f  reset_IBUF_inst/O
                         net (fo=57, routed)          6.292     8.268    reset_IBUF
    SLICE_X1Y55          FDCE                                         f  s_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
    E3                                                0.000    11.750 r  clk (IN)
                         net (fo=0)                   0.000    11.750    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.161 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.081    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.172 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.605    16.778    clk_IBUF_BUFG
    SLICE_X1Y55          FDCE                                         r  s_reg_reg[13]/C
                         clock pessimism              0.000    16.778    
                         clock uncertainty           -0.035    16.742    
    SLICE_X1Y55          FDCE (Recov_fdce_C_CLR)     -0.405    16.337    s_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         16.337    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  8.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.244ns (11.328%)  route 1.914ns (88.672%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          1.914     2.258    reset_IBUF
    SLICE_X1Y84          FDCE                                         f  s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  s_reg_reg[3]/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.035     2.071    
    SLICE_X1Y84          FDCE (Remov_fdce_C_CLR)     -0.092     1.979    s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.244ns (11.177%)  route 1.943ns (88.823%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          1.943     2.287    reset_IBUF
    SLICE_X1Y80          FDCE                                         f  s_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  s_reg_reg[17]/C
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.035     2.067    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.092     1.975    s_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.244ns (10.805%)  route 2.018ns (89.195%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          2.018     2.362    reset_IBUF
    SLICE_X0Y78          FDCE                                         f  s_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  s_reg_reg[18]/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X0Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.973    s_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.244ns (10.735%)  route 2.033ns (89.265%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          2.033     2.377    reset_IBUF
    SLICE_X1Y86          FDCE                                         f  s_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  s_reg_reg[4]/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X1Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.980    s_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.244ns (10.498%)  route 2.084ns (89.502%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          2.084     2.429    reset_IBUF
    SLICE_X1Y71          FDCE                                         f  s_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  s_reg_reg[9]/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.035     2.065    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.973    s_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.244ns (9.898%)  route 2.225ns (90.102%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          2.225     2.570    reset_IBUF
    SLICE_X1Y90          FDCE                                         f  s_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  s_reg_reg[16]/C
                         clock pessimism              0.000     2.041    
                         clock uncertainty            0.035     2.076    
    SLICE_X1Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.984    s_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.244ns (9.908%)  route 2.223ns (90.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          2.223     2.567    reset_IBUF
    SLICE_X1Y69          FDCE                                         f  s_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  s_reg_reg[11]/C
                         clock pessimism              0.000     2.032    
                         clock uncertainty            0.035     2.067    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092     1.975    s_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.244ns (9.839%)  route 2.240ns (90.161%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          2.240     2.584    reset_IBUF
    SLICE_X0Y94          FDCE                                         f  p_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  p_reg_reg[12]/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.985    p_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            p_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.244ns (9.839%)  route 2.240ns (90.161%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          2.240     2.584    reset_IBUF
    SLICE_X0Y94          FDCE                                         f  p_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  p_reg_reg[7]/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.985    p_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            s_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.244ns (9.818%)  route 2.245ns (90.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    N17                                               0.000     0.100 f  reset (IN)
                         net (fo=0)                   0.000     0.100    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.344 f  reset_IBUF_inst/O
                         net (fo=57, routed)          2.245     2.590    reset_IBUF
    SLICE_X1Y63          FDCE                                         f  s_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  s_reg_reg[5]/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.980    s_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.610    





