    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; in_1
in_1__0__DR EQU CYREG_GPIO_PRT1_DR
in_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
in_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
in_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
in_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
in_1__0__HSIOM_MASK EQU 0x00000F00
in_1__0__HSIOM_SHIFT EQU 8
in_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
in_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
in_1__0__MASK EQU 0x04
in_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
in_1__0__OUT_SEL_SHIFT EQU 4
in_1__0__OUT_SEL_VAL EQU 3
in_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
in_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
in_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
in_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
in_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
in_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
in_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
in_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
in_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
in_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
in_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
in_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
in_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
in_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
in_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
in_1__0__PC EQU CYREG_GPIO_PRT1_PC
in_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
in_1__0__PORT EQU 1
in_1__0__PS EQU CYREG_GPIO_PRT1_PS
in_1__0__SHIFT EQU 2
in_1__DR EQU CYREG_GPIO_PRT1_DR
in_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
in_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
in_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
in_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_1__INTR EQU CYREG_GPIO_PRT1_INTR
in_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
in_1__MASK EQU 0x04
in_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
in_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
in_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
in_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
in_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
in_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
in_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
in_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
in_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
in_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
in_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
in_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
in_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
in_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
in_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
in_1__PC EQU CYREG_GPIO_PRT1_PC
in_1__PC2 EQU CYREG_GPIO_PRT1_PC2
in_1__PORT EQU 1
in_1__PS EQU CYREG_GPIO_PRT1_PS
in_1__SHIFT EQU 2

; in_2
in_2__0__DR EQU CYREG_GPIO_PRT1_DR
in_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
in_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
in_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
in_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
in_2__0__HSIOM_MASK EQU 0x0000F000
in_2__0__HSIOM_SHIFT EQU 12
in_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
in_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
in_2__0__MASK EQU 0x08
in_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
in_2__0__OUT_SEL_SHIFT EQU 6
in_2__0__OUT_SEL_VAL EQU 1
in_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
in_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
in_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
in_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
in_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
in_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
in_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
in_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
in_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
in_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
in_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
in_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
in_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
in_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
in_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
in_2__0__PC EQU CYREG_GPIO_PRT1_PC
in_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
in_2__0__PORT EQU 1
in_2__0__PS EQU CYREG_GPIO_PRT1_PS
in_2__0__SHIFT EQU 3
in_2__DR EQU CYREG_GPIO_PRT1_DR
in_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
in_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
in_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
in_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_2__INTR EQU CYREG_GPIO_PRT1_INTR
in_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
in_2__MASK EQU 0x08
in_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
in_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
in_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
in_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
in_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
in_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
in_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
in_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
in_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
in_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
in_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
in_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
in_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
in_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
in_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
in_2__PC EQU CYREG_GPIO_PRT1_PC
in_2__PC2 EQU CYREG_GPIO_PRT1_PC2
in_2__PORT EQU 1
in_2__PS EQU CYREG_GPIO_PRT1_PS
in_2__SHIFT EQU 3

; in_3
in_3__0__DR EQU CYREG_GPIO_PRT1_DR
in_3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
in_3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
in_3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
in_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
in_3__0__HSIOM_MASK EQU 0x000F0000
in_3__0__HSIOM_SHIFT EQU 16
in_3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_3__0__INTR EQU CYREG_GPIO_PRT1_INTR
in_3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
in_3__0__MASK EQU 0x10
in_3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
in_3__0__OUT_SEL_SHIFT EQU 8
in_3__0__OUT_SEL_VAL EQU 1
in_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
in_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
in_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
in_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
in_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
in_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
in_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
in_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
in_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
in_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
in_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
in_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
in_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
in_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
in_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
in_3__0__PC EQU CYREG_GPIO_PRT1_PC
in_3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
in_3__0__PORT EQU 1
in_3__0__PS EQU CYREG_GPIO_PRT1_PS
in_3__0__SHIFT EQU 4
in_3__DR EQU CYREG_GPIO_PRT1_DR
in_3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
in_3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
in_3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
in_3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_3__INTR EQU CYREG_GPIO_PRT1_INTR
in_3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
in_3__MASK EQU 0x10
in_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
in_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
in_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
in_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
in_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
in_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
in_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
in_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
in_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
in_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
in_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
in_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
in_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
in_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
in_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
in_3__PC EQU CYREG_GPIO_PRT1_PC
in_3__PC2 EQU CYREG_GPIO_PRT1_PC2
in_3__PORT EQU 1
in_3__PS EQU CYREG_GPIO_PRT1_PS
in_3__SHIFT EQU 4

; in_4
in_4__0__DR EQU CYREG_GPIO_PRT1_DR
in_4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
in_4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
in_4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
in_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
in_4__0__HSIOM_MASK EQU 0x00F00000
in_4__0__HSIOM_SHIFT EQU 20
in_4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_4__0__INTR EQU CYREG_GPIO_PRT1_INTR
in_4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
in_4__0__MASK EQU 0x20
in_4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
in_4__0__OUT_SEL_SHIFT EQU 10
in_4__0__OUT_SEL_VAL EQU 3
in_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
in_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
in_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
in_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
in_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
in_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
in_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
in_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
in_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
in_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
in_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
in_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
in_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
in_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
in_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
in_4__0__PC EQU CYREG_GPIO_PRT1_PC
in_4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
in_4__0__PORT EQU 1
in_4__0__PS EQU CYREG_GPIO_PRT1_PS
in_4__0__SHIFT EQU 5
in_4__DR EQU CYREG_GPIO_PRT1_DR
in_4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
in_4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
in_4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
in_4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_4__INTR EQU CYREG_GPIO_PRT1_INTR
in_4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
in_4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
in_4__MASK EQU 0x20
in_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
in_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
in_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
in_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
in_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
in_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
in_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
in_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
in_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
in_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
in_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
in_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
in_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
in_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
in_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
in_4__PC EQU CYREG_GPIO_PRT1_PC
in_4__PC2 EQU CYREG_GPIO_PRT1_PC2
in_4__PORT EQU 1
in_4__PS EQU CYREG_GPIO_PRT1_PS
in_4__SHIFT EQU 5

; en_1_2
en_1_2__0__DR EQU CYREG_GPIO_PRT1_DR
en_1_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
en_1_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
en_1_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
en_1_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
en_1_2__0__HSIOM_MASK EQU 0x0000000F
en_1_2__0__HSIOM_SHIFT EQU 0
en_1_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
en_1_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
en_1_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
en_1_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
en_1_2__0__MASK EQU 0x01
en_1_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
en_1_2__0__OUT_SEL_SHIFT EQU 0
en_1_2__0__OUT_SEL_VAL EQU 2
en_1_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
en_1_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
en_1_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
en_1_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
en_1_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
en_1_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
en_1_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
en_1_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
en_1_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
en_1_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
en_1_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
en_1_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
en_1_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
en_1_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
en_1_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
en_1_2__0__PC EQU CYREG_GPIO_PRT1_PC
en_1_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
en_1_2__0__PORT EQU 1
en_1_2__0__PS EQU CYREG_GPIO_PRT1_PS
en_1_2__0__SHIFT EQU 0
en_1_2__DR EQU CYREG_GPIO_PRT1_DR
en_1_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
en_1_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
en_1_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
en_1_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
en_1_2__INTR EQU CYREG_GPIO_PRT1_INTR
en_1_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
en_1_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
en_1_2__MASK EQU 0x01
en_1_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
en_1_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
en_1_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
en_1_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
en_1_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
en_1_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
en_1_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
en_1_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
en_1_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
en_1_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
en_1_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
en_1_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
en_1_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
en_1_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
en_1_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
en_1_2__PC EQU CYREG_GPIO_PRT1_PC
en_1_2__PC2 EQU CYREG_GPIO_PRT1_PC2
en_1_2__PORT EQU 1
en_1_2__PS EQU CYREG_GPIO_PRT1_PS
en_1_2__SHIFT EQU 0

; en_3_4
en_3_4__0__DR EQU CYREG_GPIO_PRT1_DR
en_3_4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
en_3_4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
en_3_4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
en_3_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
en_3_4__0__HSIOM_MASK EQU 0x000000F0
en_3_4__0__HSIOM_SHIFT EQU 4
en_3_4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
en_3_4__0__INTR EQU CYREG_GPIO_PRT1_INTR
en_3_4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
en_3_4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
en_3_4__0__MASK EQU 0x02
en_3_4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
en_3_4__0__OUT_SEL_SHIFT EQU 2
en_3_4__0__OUT_SEL_VAL EQU 0
en_3_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
en_3_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
en_3_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
en_3_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
en_3_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
en_3_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
en_3_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
en_3_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
en_3_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
en_3_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
en_3_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
en_3_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
en_3_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
en_3_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
en_3_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
en_3_4__0__PC EQU CYREG_GPIO_PRT1_PC
en_3_4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
en_3_4__0__PORT EQU 1
en_3_4__0__PS EQU CYREG_GPIO_PRT1_PS
en_3_4__0__SHIFT EQU 1
en_3_4__DR EQU CYREG_GPIO_PRT1_DR
en_3_4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
en_3_4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
en_3_4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
en_3_4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
en_3_4__INTR EQU CYREG_GPIO_PRT1_INTR
en_3_4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
en_3_4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
en_3_4__MASK EQU 0x02
en_3_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
en_3_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
en_3_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
en_3_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
en_3_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
en_3_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
en_3_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
en_3_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
en_3_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
en_3_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
en_3_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
en_3_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
en_3_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
en_3_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
en_3_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
en_3_4__PC EQU CYREG_GPIO_PRT1_PC
en_3_4__PC2 EQU CYREG_GPIO_PRT1_PC2
en_3_4__PORT EQU 1
en_3_4__PS EQU CYREG_GPIO_PRT1_PS
en_3_4__SHIFT EQU 1

; pwm_clock
pwm_clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
pwm_clock__DIV_ID EQU 0x00000040
pwm_clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
pwm_clock__PA_DIV_ID EQU 0x000000FF

; PWM_PWMUDB
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL1
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK1
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK1
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A01
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A11
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D01
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D11
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F01
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F11
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1

; rear_motor
rear_motor_Sync_ctrl_reg__0__MASK EQU 0x01
rear_motor_Sync_ctrl_reg__0__POS EQU 0
rear_motor_Sync_ctrl_reg__1__MASK EQU 0x02
rear_motor_Sync_ctrl_reg__1__POS EQU 1
rear_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
rear_motor_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
rear_motor_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
rear_motor_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
rear_motor_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
rear_motor_Sync_ctrl_reg__MASK EQU 0x03
rear_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
rear_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
rear_motor_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

; front_motor
front_motor_Sync_ctrl_reg__0__MASK EQU 0x01
front_motor_Sync_ctrl_reg__0__POS EQU 0
front_motor_Sync_ctrl_reg__1__MASK EQU 0x02
front_motor_Sync_ctrl_reg__1__POS EQU 1
front_motor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
front_motor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
front_motor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
front_motor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
front_motor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
front_motor_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
front_motor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
front_motor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
front_motor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
front_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
front_motor_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
front_motor_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
front_motor_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
front_motor_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
front_motor_Sync_ctrl_reg__MASK EQU 0x03
front_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
front_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
front_motor_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
