{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.603175",
   "Default View_TopLeft":"2505,-4879",
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -7070 -y 4010 -defaultsOSRD
preplace port dac1_clk -pg 1 -lvl 0 -x -7070 -y 3910 -defaultsOSRD
preplace port vout13_0 -pg 1 -lvl 25 -x 9170 -y 4130 -defaultsOSRD
preplace port adc0_clk -pg 1 -lvl 0 -x -7070 -y 3870 -defaultsOSRD
preplace port vin0_01 -pg 1 -lvl 0 -x -7070 -y 3930 -defaultsOSRD
preplace port vout10_0 -pg 1 -lvl 25 -x 9170 -y 4070 -defaultsOSRD
preplace port vout11_0 -pg 1 -lvl 25 -x 9170 -y 4090 -defaultsOSRD
preplace port vout12_0 -pg 1 -lvl 25 -x 9170 -y 4110 -defaultsOSRD
preplace port vin0_23 -pg 1 -lvl 0 -x -7070 -y 3950 -defaultsOSRD
preplace port adc1_clk -pg 1 -lvl 0 -x -7070 -y 3890 -defaultsOSRD
preplace port vin1_01 -pg 1 -lvl 0 -x -7070 -y 3970 -defaultsOSRD
preplace port vin1_23 -pg 1 -lvl 0 -x -7070 -y 3990 -defaultsOSRD
preplace port default_sysclk2_125mhz -pg 1 -lvl 0 -x -7070 -y 4430 -defaultsOSRD
preplace port default_sysclk1_300mhz -pg 1 -lvl 0 -x -7070 -y 480 -defaultsOSRD
preplace port ddr4_sdram_075 -pg 1 -lvl 25 -x 9170 -y 710 -defaultsOSRD
preplace port ref_clk -pg 1 -lvl 0 -x -7070 -y 2380 -defaultsOSRD
preplace port mdio_io_port_0 -pg 1 -lvl 25 -x 9170 -y 1960 -defaultsOSRD
preplace port rgmii_port_0 -pg 1 -lvl 25 -x 9170 -y 1980 -defaultsOSRD
preplace port iic_rtl -pg 1 -lvl 25 -x 9170 -y 2850 -defaultsOSRD
preplace port port-id_eth_rxclk_3 -pg 1 -lvl 0 -x -7070 -y 4340 -defaultsOSRD
preplace port port-id_eth_rxctl_3 -pg 1 -lvl 0 -x -7070 -y 4360 -defaultsOSRD
preplace port port-id_eth_rst_b_3 -pg 1 -lvl 25 -x 9170 -y 4928 -defaultsOSRD
preplace port port-id_eth_mdc_3 -pg 1 -lvl 25 -x 9170 -y 4950 -defaultsOSRD
preplace port port-id_eth_mdio_3 -pg 1 -lvl 25 -x 9170 -y 4970 -defaultsOSRD
preplace port port-id_eth_txclk_3 -pg 1 -lvl 25 -x 9170 -y 5110 -defaultsOSRD
preplace port port-id_eth_txctl_3 -pg 1 -lvl 25 -x 9170 -y 5130 -defaultsOSRD
preplace portBus eth_rxd_3 -pg 1 -lvl 0 -x -7070 -y 5330 -defaultsOSRD
preplace portBus ref_clk_fsel -pg 1 -lvl 25 -x 9170 -y 5090 -defaultsOSRD
preplace portBus ref_clk_oe -pg 1 -lvl 25 -x 9170 -y 5230 -defaultsOSRD
preplace portBus eth_txd_3 -pg 1 -lvl 25 -x 9170 -y 5030 -defaultsOSRD
preplace portBus reset_port_0 -pg 1 -lvl 25 -x 9170 -y 1040 -defaultsOSRD
preplace inst bool_true -pg 1 -lvl 7 -x -2200 -y 4120 -defaultsOSRD
preplace inst chan1 -pg 1 -lvl 15 -x 2719 -y -4542 -defaultsOSRD
preplace inst mymux_data -pg 1 -lvl 7 -x -2200 -y 1160 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x -3680 -y 1150 -defaultsOSRD
preplace inst mymux_araddr -pg 1 -lvl 7 -x -2200 -y 970 -defaultsOSRD
preplace inst mymux_arvalid -pg 1 -lvl 7 -x -2200 -y 1340 -defaultsOSRD
preplace inst mymux_3 -pg 1 -lvl 7 -x -2200 -y 630 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 4 -x -3680 -y 560 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 4 -x -3680 -y 660 -defaultsOSRD
preplace inst slice_chan4 -pg 1 -lvl 4 -x -3680 -y 3770 -defaultsOSRD
preplace inst slice_chan2 -pg 1 -lvl 4 -x -3680 -y 3670 -defaultsOSRD
preplace inst slice_chan3 -pg 1 -lvl 4 -x -3680 -y 3870 -defaultsOSRD
preplace inst slice_chan1 -pg 1 -lvl 3 -x -4290 -y 3390 -defaultsOSRD
preplace inst read_machine -pg 1 -lvl 2 -x -6580 -y 880 -defaultsOSRD
preplace inst refresh_machine -pg 1 -lvl 1 -x -6910 -y 580 -defaultsOSRD
preplace inst mymux_arlen -pg 1 -lvl 7 -x -2200 -y 270 -defaultsOSRD
preplace inst mymux_arsize -pg 1 -lvl 7 -x -2200 -y 430 -defaultsOSRD
preplace inst mymux_arburst -pg 1 -lvl 7 -x -2200 -y 90 -defaultsOSRD
preplace inst arlen -pg 1 -lvl 4 -x -3680 -y 260 -defaultsOSRD
preplace inst arsize -pg 1 -lvl 4 -x -3680 -y 420 -defaultsOSRD
preplace inst arburst -pg 1 -lvl 4 -x -3680 -y 80 -defaultsOSRD
preplace inst chan1ts -pg 1 -lvl 4 -x -3680 -y 3570 -defaultsOSRD
preplace inst chan2 -pg 1 -lvl 15 -x 2719 -y -2834 -defaultsOSRD
preplace inst chan2ts -pg 1 -lvl 7 -x -2200 -y 3280 -defaultsOSRD
preplace inst chan3ts -pg 1 -lvl 7 -x -2200 -y 3670 -defaultsOSRD
preplace inst chan4ts -pg 1 -lvl 7 -x -2200 -y 3560 -defaultsOSRD
preplace inst chan3 -pg 1 -lvl 15 -x 2719 -y 776 -defaultsOSRD
preplace inst chan4 -pg 1 -lvl 15 -x 2719 -y 296 -defaultsOSRD
preplace inst ethWrapPort1 -pg 1 -lvl 15 -x 2719 -y 6940 -defaultsOSRD
preplace inst ethWrapPort2 -pg 1 -lvl 15 -x 2719 -y 7156 -defaultsOSRD
preplace inst ethWrapPort3 -pg 1 -lvl 15 -x 2719 -y 7374 -defaultsOSRD
preplace inst dphi_1 -pg 1 -lvl 4 -x -3680 -y 3460 -defaultsOSRD
preplace inst mix_chan1 -pg 1 -lvl 7 -x -2200 -y 3140 -defaultsOSRD
preplace inst mix_freq_set_0 -pg 1 -lvl 4 -x -3680 -y 2870 -defaultsOSRD
preplace inst dphi_2 -pg 1 -lvl 4 -x -3680 -y 3360 -defaultsOSRD
preplace inst dphi_3 -pg 1 -lvl 4 -x -3680 -y 3000 -defaultsOSRD
preplace inst dphi_4 -pg 1 -lvl 4 -x -3680 -y 3260 -defaultsOSRD
preplace inst mix_chan2 -pg 1 -lvl 7 -x -2200 -y 3420 -defaultsOSRD
preplace inst mix_chan3 -pg 1 -lvl 7 -x -2200 -y 3990 -defaultsOSRD
preplace inst mix_chan4 -pg 1 -lvl 7 -x -2200 -y 3812 -defaultsOSRD
preplace inst axi_ddr4_mux -pg 1 -lvl 15 -x 2719 -y -4762 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -6910 -y 2340 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 7 -x -2200 -y 4430 -defaultsOSRD
preplace inst ps8_0_axi_periph2 -pg 1 -lvl 7 -x -2200 -y 2720 -defaultsOSRD
preplace inst ps8_0_axi_periph1 -pg 1 -lvl 7 -x -2200 -y 2100 -defaultsOSRD -resize 275 592
preplace inst rst_125MHz -pg 1 -lvl 4 -x -3680 -y 830 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 4 -x -3680 -y 2700 -defaultsOSRD
preplace inst rst_256MHz -pg 1 -lvl 4 -x -3680 -y 2520 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 15 -x 2719 -y 4616 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x -3680 -y 2150 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 24 -x 8890 -y 450 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -x -4290 -y 1900 -defaultsOSRD
preplace inst gmii_to_rgmii_0 -pg 1 -lvl 6 -x -2820 -y 2160 -defaultsOSRD
preplace inst clk_wiz_2 -pg 1 -lvl 5 -x -3100 -y 2380 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 24 -x 8890 -y 5230 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 24 -x 8890 -y 5030 -defaultsOSRD
preplace inst timestamp -pg 1 -lvl 15 -x 2719 -y 6494 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 24 -x 8890 -y 2870 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 17 -x 6319 -y 5960 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 17 -x 6319 -y 6080 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 19 -x 7160 -y 6040 -defaultsOSRD
preplace inst ethWrapPort0 -pg 1 -lvl 15 -x 2719 -y 6724 -defaultsOSRD
preplace inst eth_mux_sel_0 -pg 1 -lvl 16 -x 5600 -y 6090 -defaultsOSRD
preplace inst mux4_0 -pg 1 -lvl 17 -x 6319 -y 4970 -defaultsOSRD
preplace inst mux4_1 -pg 1 -lvl 17 -x 6319 -y 5170 -defaultsOSRD
preplace inst mux4_2 -pg 1 -lvl 17 -x 6319 -y 5390 -defaultsOSRD
preplace inst mux4_3 -pg 1 -lvl 17 -x 6319 -y 5590 -defaultsOSRD
preplace inst mux4_4 -pg 1 -lvl 17 -x 6319 -y 6440 -defaultsOSRD
preplace inst gpio_udp_info_control -pg 1 -lvl 7 -x -2200 -y 4900 -defaultsOSRD
preplace inst en_chan0 -pg 1 -lvl 13 -x 1000 -y 4750 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 14 -x 1370 -y 4730 -defaultsOSRD
preplace inst en_chan1 -pg 1 -lvl 13 -x 1000 -y 4850 -defaultsOSRD
preplace inst en_chan3 -pg 1 -lvl 13 -x 1000 -y 5110 -defaultsOSRD
preplace inst en_chan2 -pg 1 -lvl 13 -x 1000 -y 4970 -defaultsOSRD
preplace inst delay_1_eth_start -pg 1 -lvl 20 -x 7441 -y 6130 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 14 -x 1370 -y 4850 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 14 -x 1370 -y 4970 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 14 -x 1370 -y 5090 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 22 -x 7978 -y 6140 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 21 -x 7698 -y 5920 -defaultsOSRD
preplace inst mux4_5 -pg 1 -lvl 18 -x 6881 -y 5800 -defaultsOSRD
preplace inst ethernet_top_port_3 -pg 1 -lvl 23 -x 8370 -y 5650 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 22 -x 7978 -y 5590 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 9 -x -850 -y 5140 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 12 -x 600 -y 5610 -defaultsOSRD
preplace inst we0 -pg 1 -lvl 8 -x -1440 -y 5420 -defaultsOSRD
preplace inst we1 -pg 1 -lvl 8 -x -1440 -y 5520 -defaultsOSRD
preplace inst we2 -pg 1 -lvl 8 -x -1440 -y 5620 -defaultsOSRD
preplace inst packet_info_logic -pg 1 -lvl 11 -x -160 -y 4882 -defaultsOSRD
preplace inst chan_count_logic -pg 1 -lvl 11 -x -160 -y 5122 -defaultsOSRD
preplace inst we3 -pg 1 -lvl 8 -x -1440 -y 5720 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 10 -x -510 -y 5600 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 10 -x -510 -y 5850 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 9 -x -850 -y 5580 -defaultsOSRD
preplace inst chan2|accum_concat -pg 1 -lvl 4 -x 4019 -y -2504 -defaultsOSRD
preplace inst chan2|xlslice_1 -pg 1 -lvl 2 -x 3129 -y -2844 -defaultsOSRD
preplace inst chan2|xlslice_2 -pg 1 -lvl 2 -x 3129 -y -2744 -defaultsOSRD
preplace inst chan2|dds_shift_slice -pg 1 -lvl 2 -x 3129 -y -1854 -defaultsOSRD
preplace inst chan2|ddc_concat -pg 1 -lvl 4 -x 4019 -y -2664 -defaultsOSRD
preplace inst chan2|load_bins_slice -pg 1 -lvl 2 -x 3129 -y -2054 -defaultsOSRD
preplace inst chan2|fft_concat -pg 1 -lvl 4 -x 4019 -y -2184 -defaultsOSRD
preplace inst chan2|fft_shift_slice -pg 1 -lvl 2 -x 3129 -y -2154 -defaultsOSRD
preplace inst chan2|bin_num_slice -pg 1 -lvl 2 -x 3129 -y -1954 -defaultsOSRD
preplace inst chan2|dsp_regs_0 -pg 1 -lvl 1 -x 2809 -y -2024 -defaultsOSRD
preplace inst chan2|q_adc_splitter -pg 1 -lvl 2 -x 3129 -y -2604 -defaultsOSRD
preplace inst chan2|accum_sync -pg 1 -lvl 2 -x 3129 -y -2484 -defaultsOSRD
preplace inst chan2|i_adc_splitter -pg 1 -lvl 2 -x 3129 -y -1554 -defaultsOSRD
preplace inst chan2|wide_bram -pg 1 -lvl 5 -x 4439 -y -2274 -defaultsOSRD
preplace inst chan2|blk_mem_gen_0 -pg 1 -lvl 5 -x 4439 -y -1464 -defaultsOSRD
preplace inst chan2|c_counter_binary_0 -pg 1 -lvl 4 -x 4019 -y -1594 -defaultsOSRD
preplace inst chan2|xlconstant_5 -pg 1 -lvl 4 -x 4019 -y -1334 -defaultsOSRD
preplace inst chan2|even_bin_slice -pg 1 -lvl 2 -x 3129 -y -2354 -defaultsOSRD
preplace inst chan2|odd_bin_slice -pg 1 -lvl 2 -x 3129 -y -2254 -defaultsOSRD
preplace inst chan2|xlconstant_6 -pg 1 -lvl 4 -x 4019 -y -1114 -defaultsOSRD
preplace inst chan2|xlconstant_7 -pg 1 -lvl 4 -x 4019 -y -1464 -defaultsOSRD
preplace inst chan2|c_shift_ram_0 -pg 1 -lvl 5 -x 4439 -y -1914 -defaultsOSRD
preplace inst chan2|axi_dphi_bram -pg 1 -lvl 4 -x 4019 -y -1754 -defaultsOSRD
preplace inst chan2|axi_wide_ctrl -pg 1 -lvl 1 -x 2809 -y -2874 -defaultsOSRD
preplace inst chan2|blast_module_v6_cord_0 -pg 1 -lvl 3 -x 3569 -y -2224 -defaultsOSRD
preplace inst chan2|c_counter_binary_1 -pg 1 -lvl 4 -x 4019 -y -1224 -defaultsOSRD
preplace inst chan2|c_shift_ram_1 -pg 1 -lvl 5 -x 4439 -y -2034 -defaultsOSRD
preplace inst chan2|c_shift_ram_2 -pg 1 -lvl 4 -x 4019 -y -1884 -defaultsOSRD
preplace inst chan2|redge_latch_0 -pg 1 -lvl 5 -x 4439 -y -1254 -defaultsOSRD
preplace netloc CE_1 1 0 25 -7020 970 NJ 970 NJ 970 NJ 970 -3270J 790 N 790 N 790 NJ 790 N 790 N 790 N 790 N 790 N 790 N 790 1740 -814 5040J 790 N 790 N 790 N 790 N 790 N 790 N 790 N 790 N 790 9140
preplace netloc Din1_1 1 6 10 -2450 5780 NJ 5780 -1330 5750 N 5750 N 5750 N 5750 N 5750 NJ 5750 2170J 4146 4830
preplace netloc Din1_2 1 6 10 -2440 5800 NJ 5800 -1320 5760 N 5760 N 5760 N 5760 N 5760 NJ 5760 2180J 4156 4780
preplace netloc Din1_3 1 6 10 -2470 5790 NJ 5790 -1310 5770 N 5770 N 5770 N 5770 N 5770 NJ 5770 2190J 4166 4790
preplace netloc Din1_4 1 6 10 -2430 5810 NJ 5810 -1300 5780 N 5780 N 5780 N 5780 N 5780 NJ 5780 2200J 4176 4770
preplace netloc Din2_1 1 6 10 -2410 5330 NJ 5330 N 5330 N 5330 N 5330 N 5330 N 5330 NJ 5330 2120J 3726 4850
preplace netloc Din2_2 1 6 10 -2400 5340 NJ 5340 N 5340 N 5340 N 5340 N 5340 N 5340 NJ 5340 2130J 3736 4820
preplace netloc Din2_3 1 6 10 -2460 5350 NJ 5350 N 5350 N 5350 N 5350 N 5350 N 5350 NJ 5350 2140J 3746 4840
preplace netloc Din2_4 1 6 10 -2390 5360 NJ 5360 N 5360 N 5360 N 5360 N 5360 N 5360 NJ 5360 2150J 3756 4810
preplace netloc Din_1 1 4 3 NJ 3870 N 3870 -2480
preplace netloc Din_2 1 4 3 NJ 3770 N 3770 -2490
preplace netloc Din_3 1 6 2 -2370 4220 -2040
preplace netloc In0_1 1 7 8 -1730 2440 N 2440 N 2440 N 2440 N 2440 N 2440 N 2440 2010
preplace netloc In1_1 1 7 8 -1740 1980 N 1980 N 1980 N 1980 N 1980 N 1980 N 1980 1930
preplace netloc In1_3 1 7 8 -1820 -3320 N -3320 N -3320 N -3320 N -3320 N -3320 N -3320 1570
preplace netloc In1_4 1 7 8 -1790 -50 N -50 N -50 N -50 N -50 N -50 N -50 1630
preplace netloc M04_ARESETN_1 1 4 11 N 850 N 850 -2590 -4740 NJ -4740 N -4740 N -4740 N -4740 N -4740 N -4740 N -4740 1520
preplace netloc M04_AXI_rdata_1 1 7 1 -2010 1160n
preplace netloc Net 1 2 2 -6450 3450 -4170
preplace netloc Net2 1 7 16 N 4430 N 4430 N 4430 -330 5222 N 5222 N 5222 N 5222 2210 4246 4870 5970 5940 5890 6540 5910 N 5910 7320 5510 N 5510 N 5510 8160
preplace netloc Net3 1 23 2 8600 4960 9140J
preplace netloc Net8 1 4 2 -3240 2310 -2980
preplace netloc arlen_dout 1 4 3 NJ 260 N 260 N
preplace netloc arsize1_dout 1 4 3 NJ 80 N 80 N
preplace netloc arsize_dout 1 4 3 NJ 420 N 420 N
preplace netloc axi_ddr4_mux_gpio2_io_o 1 3 13 -4120 940 -3240J 820 N 820 N 820 NJ 820 N 820 N 820 N 820 N 820 N 820 N 820 1760 -794 4790
preplace netloc axi_ddr4_mux_gpio_io_o 1 3 13 -4100 930 -3280J 800 N 800 N 800 NJ 800 N 800 N 800 N 800 N 800 N 800 N 800 1750 -804 4800
preplace netloc chan1_Q 1 14 2 2220 -4862 4780
preplace netloc chan1_THRESH0 1 14 2 2230 -4852 4770
preplace netloc chan1_accum_snap_sync 1 13 3 1210 4190 2070 2586 4860
preplace netloc chan1ts_z 1 4 3 -3230 3150 N 3150 -2520
preplace netloc chan2_THRESH0 1 14 2 2250 -824 4770
preplace netloc chan2ts_z 1 6 2 -2420 4240 -2020
preplace netloc chan3_THRESH0 1 14 2 2260 456 4780
preplace netloc chan4ts_z 1 6 2 -2380 4230 -2030
preplace netloc chan_count_logic_q 1 11 1 -60 5122n
preplace netloc clk_wiz_0_clk_out1 1 1 23 -6810 1840 NJ 1840 -4150 1840 N 1840 N 1840 -2620 880 N 880 N 880 N 880 N 880 N 880 N 880 N 880 1850 1266 4980 2870 N 2870 N 2870 N 2870 N 2870 N 2870 N 2870 N 2870 N
preplace netloc clk_wiz_2_clk_out1 1 5 1 -2970 2200n
preplace netloc ddr4_0_c0_ddr4_s_axi_rdata 1 1 23 -6770 980 NJ 980 NJ 980 N 980 N 980 -2580 850 N 850 N 850 N 850 N 850 N 850 N 850 N 850 1770 -784 5100 710 N 710 N 710 N 710 N 710 N 710 N 710 N 710 8620
preplace netloc ddr4_0_c0_ddr4_s_axi_rvalid 1 1 23 -6780 720 NJ 720 NJ 720 -3230J 830 N 830 N 830 -1840 730 N 730 N 730 N 730 N 730 N 730 N 730 1710 -874 5120 730 N 730 N 730 N 730 N 730 N 730 N 730 N 730 8640
preplace netloc dina_1 1 14 2 2230 -984 4780
preplace netloc dina_2 1 14 2 2260 926 4770
preplace netloc dina_3 1 14 2 2240 466 4790
preplace netloc dphi_2_Dout 1 4 3 -3280 3490 N 3490 -2480
preplace netloc dphi_3_Dout 1 4 3 N 3000 N 3000 -2570
preplace netloc dphi_5 1 4 3 -3260 3470 N 3470 -2580
preplace netloc dphi_Dout 1 4 3 NJ 3460 N 3460 -2510
preplace netloc en_chan0_Dout 1 13 1 1120 4740n
preplace netloc en_chan1_Dout 1 13 1 1120 4850n
preplace netloc en_chan2_Dout 1 13 1 1130 4970n
preplace netloc en_chan3_Dout 1 13 1 1200 5100n
preplace netloc ethWrapPort0_Q 1 15 2 4830J 8368 5980
preplace netloc ethWrapPort0_Q1 1 15 3 5030J 5930 5960J 5840 6480
preplace netloc ethWrapPort0_dst_ip 1 15 2 4980J 5880 5890
preplace netloc ethWrapPort0_dst_mac 1 15 2 4940J 5780 5800
preplace netloc ethWrapPort0_eth_start_trig 1 15 2 5020 5980 6000
preplace netloc ethWrapPort0_src_ip 1 15 2 4960J 5840 5850
preplace netloc ethWrapPort0_src_mac 1 15 2 4900J 5740 5760
preplace netloc ethWrapPort1_Q 1 15 2 4790 8388 5990
preplace netloc ethWrapPort1_Q1 1 15 3 5120J 5940 5970J 5850 6490
preplace netloc ethWrapPort1_dst_ip 1 15 2 5050 5890 5900
preplace netloc ethWrapPort1_dst_mac 1 15 2 4970 5790 5810
preplace netloc ethWrapPort1_eth_start_trig 1 15 2 5110 5990 6010
preplace netloc ethWrapPort1_src_ip 1 15 2 5010 5850 5860
preplace netloc ethWrapPort1_src_mac 1 15 2 4950 5750 5770
preplace netloc ethWrapPort2_Q 1 15 2 4780 8408 6000
preplace netloc ethWrapPort2_Q1 1 15 3 5170J 5950 5980J 5860 6500
preplace netloc ethWrapPort2_dst_ip 1 15 2 5130 5900 5910
preplace netloc ethWrapPort2_dst_mac 1 15 2 5040 5810 5820
preplace netloc ethWrapPort2_eth_start_trig 1 15 2 5150 6190 6000
preplace netloc ethWrapPort2_src_ip 1 15 2 5060 5860 5870
preplace netloc ethWrapPort2_src_mac 1 15 2 5000 5760 5780
preplace netloc ethWrapPort3_Q 1 15 2 4770 8428 6010
preplace netloc ethWrapPort3_Q1 1 15 3 5190J 5960 5990J 5870 6520
preplace netloc ethWrapPort3_dst_ip 1 15 2 5160 5910 5920
preplace netloc ethWrapPort3_dst_mac 1 15 2 5100 5820 5830
preplace netloc ethWrapPort3_eth_start_trig 1 15 2 5180 6200 6010
preplace netloc ethWrapPort3_src_ip 1 15 2 5140 5870 5880
preplace netloc ethWrapPort3_src_mac 1 15 2 5080 5770 5790
preplace netloc eth_mux_sel_0_sel 1 10 8 -300 5012 N 5012 720 5030 1130 5160 2100 3556 4930 5800 5930 5880 6530
preplace netloc eth_rxclk_3_1 1 0 23 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 NJ 4340 N 4340 N 4340 N 4340 N 4340 N 4340 N 4340 1970 2736 4960 5720 5740 4850 N 4850 N 4850 N 4850 N 4850 N 4850 8180
preplace netloc eth_rxctl_3_1 1 0 23 NJ 4360 NJ 4360 NJ 4360 NJ 4360 NJ 4360 NJ 4360 NJ 4360 NJ 4360 N 4360 N 4360 N 4360 N 4360 N 4360 N 4360 2090 2756 4950 5730 5750 4860 N 4860 N 4860 N 4860 N 4860 N 4860 8150
preplace netloc eth_rxd_3_1 1 0 23 NJ 5330 NJ 5330 NJ 5330 NJ 5330 NJ 5330 NJ 5330 -2650J 5320 NJ 5320 N 5320 N 5320 N 5320 N 5320 N 5320 N 5320 2110 3716 4910 5830 5840 5280 N 5280 N 5280 N 5280 N 5280 N 5280 8110
preplace netloc eth_wrap_tx_clk125MHz 1 0 25 -7010 740 -6790 740 NJ 740 -4130 730 -3240 810 N 810 -2550 810 -1900 760 N 760 N 760 N 760 N 760 N 760 N 760 1580 -854 5060 780 N 780 N 780 N 780 N 780 N 780 N 780 N 780 N 780 9130
preplace netloc ethernet_top_2_0_eth_mdc 1 23 2 8590 4950 N
preplace netloc ethernet_top_2_0_eth_rst_b 1 23 2 8560 4928 N
preplace netloc ethernet_top_2_0_eth_txck 1 23 2 8620 5110 N
preplace netloc ethernet_top_2_0_eth_txctl 1 23 2 8660 5130 N
preplace netloc ethernet_top_2_0_eth_txd 1 23 2 8640 4970 9120
preplace netloc gpio_udp_info_control_gpio2_io_o 1 7 2 -1880J 5140 N
preplace netloc gpio_udp_info_control_gpio_io_o 1 7 6 -1880 4772 N 4772 N 4772 N 4772 N 4772 750
preplace netloc mix_chan2_dout 1 7 8 N 3400 N 3400 N 3400 N 3400 N 3400 N 3400 N 3400 1900
preplace netloc mix_chan2_dout2 1 7 8 -1800 -70 N -70 N -70 N -70 N -70 N -70 N -70 1620
preplace netloc mix_chan3_dout 1 7 8 N 3970 N 3970 N 3970 N 3970 N 3970 760 4190 1170 4200 1880
preplace netloc mix_chan3_dout1 1 7 8 -1720 2460 N 2460 N 2460 N 2460 N 2460 N 2460 N 2460 2020
preplace netloc mix_chan4_dout 1 7 8 N 3792 N 3792 N 3792 N 3792 N 3792 770 4180 NJ 4180 1890J
preplace netloc mix_chan4_dout2 1 7 8 -1750 1960 N 1960 N 1960 N 1960 N 1960 N 1960 N 1960 1910
preplace netloc mix_freq_set_0_dphi_chan1_s 1 3 2 -4120 3170 -3260
preplace netloc mix_freq_set_0_dphi_chan2_s 1 3 2 -4110 3190 -3270
preplace netloc mix_freq_set_0_dphi_chan3_s 1 3 2 -4100 3160 -3290
preplace netloc mix_freq_set_0_dphi_chan4_s 1 3 2 -4100 3200 -3280
preplace netloc mux4_0_q 1 17 6 NJ 4970 N 4970 NJ 4970 NJ 4970 N 4970 8190
preplace netloc mux4_1_q 1 17 6 NJ 5170 N 5170 NJ 5170 NJ 5170 N 5170 8170
preplace netloc mux4_2_q 1 17 6 NJ 5390 N 5390 NJ 5390 NJ 5390 N 5390 8140
preplace netloc mux4_3_q 1 17 6 NJ 5590 N 5590 NJ 5590 NJ 5590 7780 5520 8100
preplace netloc mux4_4_q 1 17 6 6510 5690 N 5690 NJ 5690 N 5690 NJ 5690 8090
preplace netloc mux4_5_q 1 18 5 NJ 5800 NJ 5800 NJ 5800 NJ 5800 8190
preplace netloc mux4_7_q 1 11 1 -50 4882n
preplace netloc mymux_3_z 1 7 17 NJ 630 N 630 N 630 N 630 N 630 N 630 N 630 1690 -974 5140 720 N 720 N 720 N 720 N 720 N 720 N 720 N 720 8630
preplace netloc mymux_araddr_z 1 7 17 NJ 970 N 970 N 970 N 970 N 970 N 970 N 970 1780 -774 5130 660 N 660 N 660 N 660 N 660 N 660 N 660 N 660 8570
preplace netloc mymux_arburst_z 1 7 17 NJ 90 N 90 N 90 N 90 N 90 N 90 N 90 1640 -1014 5180 670 N 670 N 670 N 670 N 670 N 670 N 670 N 670 8580
preplace netloc mymux_arlen_z 1 7 17 NJ 270 N 270 N 270 N 270 N 270 N 270 N 270 1670 -994 5160 680 N 680 N 680 N 680 N 680 N 680 N 680 N 680 8590
preplace netloc mymux_arsize_z 1 7 17 NJ 430 N 430 N 430 N 430 N 430 N 430 N 430 1650 -1024 5170 690 N 690 N 690 N 690 N 690 N 690 N 690 N 690 8600
preplace netloc mymux_arvalid_z 1 7 17 N 1340 N 1340 N 1340 N 1340 N 1340 N 1340 N 1340 1800 -744 5050J 700 N 700 N 700 N 700 N 700 N 700 N 700 N 700 8610
preplace netloc ps8_0_axi_periph1_M04_AXI_araddr 1 6 2 -2410 1070 -2040
preplace netloc ps8_0_axi_periph1_M04_AXI_arburst 1 6 2 -2410 180 -1990
preplace netloc ps8_0_axi_periph1_M04_AXI_arlen 1 6 2 -2420 0 -2000
preplace netloc ps8_0_axi_periph1_M04_AXI_arsize 1 6 2 -2530 -10 -1980
preplace netloc ps8_0_axi_periph1_M04_AXI_arvalid 1 6 2 -2410 1250 -2030
preplace netloc ps8_0_axi_periph1_M04_AXI_rready 1 6 2 -2410 840 -1970
preplace netloc qin_dout 1 7 8 -1830 -3370 N -3370 N -3370 N -3370 N -3370 N -3370 N -3370 1560
preplace netloc read_machine_dout1 1 2 5 -6440 960 NJ 960 NJ 960 N 960 N
preplace netloc read_machine_q 1 2 5 -6460 1330 NJ 1330 NJ 1330 N 1330 N
preplace netloc refresh_machine_Res 1 1 1 -6800 590n
preplace netloc refresh_machine_THRESH0 1 1 23 NJ 570 N 570 -4130 500 -3230 470 N 470 -2410 520 N 520 N 520 N 520 N 520 N 520 N 520 N 520 1680 -1004 5150 740 N 740 N 740 N 740 N 740 N 740 N 740 N 740 8650
preplace netloc rst1_1 1 0 25 -7050 1060 N 1060 N 1060 N 1060 N 1060 N 1060 N 1060 N 1060 N 1060 N 1060 N 1060 N 1060 N 1060 N 1060 1790 -754 5020 850 N 850 N 850 N 850 N 850 N 850 N 850 N 850 N 850 9120
preplace netloc rst_1 1 0 25 -7050 490 N 490 N 490 N 490 -3280 460 N 460 -2560 540 N 540 N 540 N 540 N 540 N 540 N 540 N 540 1700 -964 5110 770 N 770 N 770 N 770 N 770 N 770 N 770 N 770 N 770 9110
preplace netloc rst_125MHz_mb_reset 1 4 20 -3290 840 N 840 -2420 860 -1870J 770 N 770 N 770 N 770 N 770 N 770 N 770 1720 -844 5080J 760 N 760 N 760 N 760 N 760 N 760 N 760 N 760 8670
preplace netloc rst_125MHz_peripheral_aresetn 1 4 20 N 870 N 870 -2530 870 -1850J 780 N 780 N 780 N 780 N 780 N 780 N 780 1730 -834 5070J 750 N 750 N 750 N 750 N 750 N 750 N 750 N 750 8660
preplace netloc rst_ps8_0_99M1_peripheral_aresetn 1 3 21 -4110 2410 -3290 2450 N 2450 -2420 1770 N 1770 N 1770 N 1770 N 1770 N 1770 N 1770 N 1770 1870 1286 4970 2890 N 2890 N 2890 N 2890 N 2890 N 2890 N 2890 N 2890 N
preplace netloc rst_ps8_0_99M_interconnect_aresetn 1 4 3 -3220 2320 N 2320 -2410
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 4 21 N 2740 N 2740 -2660 4270 N 4270 N 4270 N 4270 N 4270 N 4270 N 4270 N 4270 1950 -764 5030 840 N 840 N 840 N 840 N 840 N 840 N 840 N 840 N 840 9140
preplace netloc slice_chan2_Dout 1 4 3 -3220J 3480 N 3480 -2490
preplace netloc slice_chan4_Dout 1 3 1 -4160J 3390n
preplace netloc start_1 1 13 3 1180 3160 2040 1556 4810
preplace netloc start_2 1 13 3 1190 3170 2050 1566 4790
preplace netloc start_3 1 13 3 1200 3180 2060 1576 4800
preplace netloc start_4 1 14 1 1540 4850n
preplace netloc timestamp_Q 1 15 7 5070J 6210 NJ 6210 NJ 6210 NJ 6210 7330J 6060 NJ 6060 7780
preplace netloc usp_rf_data_converter_0_clk_dac1 1 0 16 -7010 4280 NJ 4280 NJ 4280 NJ 4280 NJ 4280 N 4280 N 4280 NJ 4280 N 4280 N 4280 N 4280 N 4280 N 4280 N 4280 2080 2676 4860
preplace netloc util_vector_logic_0_Res 1 17 2 N 5960 7010
preplace netloc util_vector_logic_1_Res 1 17 2 6540 6050 N
preplace netloc util_vector_logic_2_Res 1 20 3 7550 5600 7790 5530 8130
preplace netloc util_vector_logic_2_Res1 1 19 1 7310J 6040n
preplace netloc util_vector_logic_3_Res 1 14 1 1550 4730n
preplace netloc util_vector_logic_5_Res 1 14 1 1530 4970n
preplace netloc util_vector_logic_6_Res 1 14 1 1520 5090n
preplace netloc util_vector_logic_7_Res 1 10 1 -320 4892n
preplace netloc util_vector_logic_8_Res 1 10 1 -310 5132n
preplace netloc util_vector_logic_9_Res 1 9 1 -690 5580n
preplace netloc we0_Dout 1 8 3 -1330J 5070 N 5070 -360
preplace netloc we1_Dout 1 8 3 -1300J 5080 N 5080 -350
preplace netloc we2_Dout 1 8 2 -1330 5710 -700
preplace netloc we3_Dout 1 8 2 N 5720 -690J
preplace netloc xlconcat_0_dout 1 7 8 N 3120 N 3120 N 3120 N 3120 N 3120 N 3120 N 3120 1910
preplace netloc xlconcat_0_dout1 1 22 1 8150 5740n
preplace netloc xlconcat_1_dout 1 12 11 NJ 5610 NJ 5610 2160J 4006 4890J 5920 5950J 5830 6470J 5680 NJ 5680 NJ 5680 NJ 5680 NJ 5680 8100
preplace netloc xlconstant_0_dout 1 7 9 N 4120 N 4120 N 4120 N 4120 N 4120 750 4200 1160 4210 1780 4236 4800
preplace netloc xlconstant_0_dout1 1 4 3 NJ 1150 N 1150 N
preplace netloc xlconstant_1_dout 1 3 1 -4140 1900n
preplace netloc xlconstant_2_dout 1 24 1 N 5230
preplace netloc xlconstant_3_dout 1 24 1 9110 5030n
preplace netloc xlconstant_4_dout 1 21 1 7790 5920n
preplace netloc xlconstant_5_dout 1 22 1 8120 5540n
preplace netloc xlslice_0_Dout 1 4 3 NJ 560 N 560 -2420
preplace netloc xlslice_1_Dout 1 4 3 N 660 N 660 -2570
preplace netloc xlslice_2_Dout 1 9 2 N 5140 -340
preplace netloc zynq_ultra_ps_e_0_emio_enet0_enet_tsu_timer_cnt 1 4 11 -3230J 1860 NJ 1860 -2640J 1780 N 1780 N 1780 N 1780 N 1780 N 1780 N 1780 N 1780 1860
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 3 12 -4100 1990 -3280 1990 N 1990 -2500 4250 N 4250 N 4250 N 4250 N 4250 N 4250 N 4250 1110 4260 1940
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 -7020 2430 NJ 2430 NJ 2430 -4130 1980 -3290
preplace netloc CLK_IN1_D_0_1 1 0 5 -7050J 2420 -6800J 2380 NJ 2380 NJ 2380 NJ
preplace netloc adc0_clk_1 1 0 15 -7040J 3150 NJ 3150 NJ 3150 NJ 3150 -3250J 3120 N 3120 -2540 3020 NJ 3020 N 3020 N 3020 N 3020 N 3020 N 3020 N 3020 1920
preplace netloc adc1_clk_1 1 0 15 -7050J 2440 -6780J 2420 NJ 2420 NJ 2420 -3280J 2440 -2970 2420 N 2420 NJ 2420 N 2420 N 2420 N 2420 N 2420 N 2420 N 2420 1930
preplace netloc axi_iic_0_IIC 1 24 1 N 2850
preplace netloc dac1_clk_1_1 1 0 15 -7030J 3140 NJ 3140 NJ 3140 NJ 3140 NJ 3140 N 3140 -2650 3040 NJ 3040 N 3040 N 3040 N 3040 N 3040 N 3040 N 3040 1800
preplace netloc ddr4_1_C0_DDR4 1 24 1 9150 370n
preplace netloc default_sysclk1_300mhz_1 1 0 24 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 N 480 -2530 530 NJ 530 N 530 N 530 N 530 N 530 N 530 N 530 1660 -1034 5190J 570 N 570 N 570 N 570 N 570 N 570 N 570 N 570 8550
preplace netloc default_sysclk2_125mhz_1 1 0 7 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 N 4430 N
preplace netloc gmii_to_rgmii_0_MDIO_PHY 1 6 19 -2650J 1740 NJ 1740 N 1740 N 1740 N 1740 N 1740 N 1740 N 1740 1810 126 5010J 1730 N 1730 N 1730 N 1730 N 1730 N 1730 N 1730 N 1730 8630 1960 NJ
preplace netloc gmii_to_rgmii_0_RGMII 1 6 19 -2630J 1750 NJ 1750 N 1750 N 1750 N 1750 N 1750 N 1750 N 1750 1820 136 5000J 1740 N 1740 N 1740 N 1740 N 1740 N 1740 N 1740 N 1740 8560 1980 NJ
preplace netloc ps8_0_axi_periph1_M00_AXI 1 7 8 -1920 -170 N -170 N -170 N -170 N -170 N -170 N -170 1610
preplace netloc ps8_0_axi_periph1_M01_AXI 1 7 8 -1930 -1290 N -1290 N -1290 N -1290 N -1290 N -1290 N -1290 1540
preplace netloc ps8_0_axi_periph1_M02_AXI 1 7 8 N 1910 N 1910 N 1910 N 1910 N 1910 N 1910 N 1910 1990
preplace netloc ps8_0_axi_periph1_M03_AXI 1 7 8 -1960 -4110 N -4110 N -4110 N -4110 N -4110 N -4110 N -4110 1540
preplace netloc ps8_0_axi_periph1_M04_AXI 1 7 17 N 1950 N 1950 N 1950 N 1950 N 1950 N 1950 N 1950 1920 446 5090J 650 N 650 N 650 N 650 N 650 N 650 N 650 N 650 8560
preplace netloc ps8_0_axi_periph1_M05_AXI 1 7 8 -1890 -830 N -830 N -830 N -830 N -830 N -830 N -830 1590
preplace netloc ps8_0_axi_periph1_M06_AXI 1 7 8 -1860 -810 N -810 N -810 N -810 N -810 N -810 N -810 1600
preplace netloc ps8_0_axi_periph1_M07_AXI 1 7 8 N 2170 N 2170 N 2170 N 2170 N 2170 N 2170 N 2170 1980
preplace netloc ps8_0_axi_periph1_M08_AXI 1 7 8 N 2190 N 2190 N 2190 N 2190 N 2190 N 2190 N 2190 1960
preplace netloc ps8_0_axi_periph1_M09_AXI 1 7 8 -1940 -4130 N -4130 N -4130 N -4130 N -4130 N -4130 N -4130 1530
preplace netloc ps8_0_axi_periph1_M10_AXI 1 7 8 -1950 -4590 N -4590 N -4590 N -4590 N -4590 N -4590 N -4590 1520
preplace netloc ps8_0_axi_periph1_M11_AXI 1 7 8 N 2250 N 2250 N 2250 N 2250 N 2250 N 2250 N 2250 1970
preplace netloc ps8_0_axi_periph1_M12_AXI 1 7 8 N 2270 N 2270 N 2270 N 2270 N 2270 N 2270 N 2270 2000
preplace netloc ps8_0_axi_periph1_M13_AXI 1 7 8 -1780 1860 N 1860 N 1860 N 1860 N 1860 N 1860 N 1860 1900
preplace netloc ps8_0_axi_periph1_M14_AXI 1 7 8 -1880 -3470 N -3470 N -3470 N -3470 N -3470 N -3470 N -3470 1550
preplace netloc ps8_0_axi_periph1_M15_AXI 1 7 8 -1810 1800 N 1800 N 1800 N 1800 N 1800 N 1800 N 1800 1830
preplace netloc ps8_0_axi_periph2_M00_AXI 1 7 8 -1910 -4780 N -4780 N -4780 N -4780 N -4780 N -4780 N -4780 1580
preplace netloc ps8_0_axi_periph2_M01_AXI 1 7 8 -1770 1820 N 1820 N 1820 N 1820 N 1820 N 1820 N 1820 1840
preplace netloc ps8_0_axi_periph2_M02_AXI 1 7 8 -1760 1840 N 1840 N 1840 N 1840 N 1840 N 1840 N 1840 1890
preplace netloc ps8_0_axi_periph2_M03_AXI 1 7 17 NJ 2690 N 2690 N 2690 N 2690 N 2690 N 2690 N 2690 2030 1086 4990J 2690 NJ 2690 NJ 2690 N 2690 NJ 2690 N 2690 NJ 2690 8190 2850 NJ
preplace netloc ps8_0_axi_periph2_M04_AXI 1 7 8 N 2710 N 2710 N 2710 N 2710 N 2710 N 2710 N 2710 1720
preplace netloc ps8_0_axi_periph2_M05_AXI 1 7 8 N 2730 N 2730 N 2730 N 2730 N 2730 N 2730 N 2730 1630
preplace netloc ps8_0_axi_periph2_M06_AXI 1 7 8 N 2750 N 2750 N 2750 N 2750 N 2750 N 2750 N 2750 1580
preplace netloc ps8_0_axi_periph2_M07_AXI 1 3 5 -4120 1850 NJ 1850 N 1850 -2660 1760 -2020
preplace netloc ps8_0_axi_periph2_M08_AXI 1 7 8 N 2790 N 2790 N 2790 N 2790 N 2790 N 2790 N 2790 1680
preplace netloc ps8_0_axi_periph2_M09_AXI 1 6 2 -2370 4260 -2010J
preplace netloc sysref_in_1 1 0 15 -7020J 3180 NJ 3180 NJ 3180 NJ 3180 -3240J 3130 N 3130 -2530 3030 NJ 3030 N 3030 N 3030 N 3030 N 3030 N 3030 N 3030 1760
preplace netloc usp_rf_data_converter_0_vout10 1 15 10 4940J 5680 5700 4810 N 4810 N 4810 N 4810 N 4810 N 4810 N 4810 N 4810 9110
preplace netloc usp_rf_data_converter_0_vout11 1 15 10 4920J 5690 5710 4820 N 4820 N 4820 N 4820 N 4820 N 4820 N 4820 N 4820 9130
preplace netloc usp_rf_data_converter_0_vout12 1 15 10 4900J 5700 5720 4830 N 4830 N 4830 N 4830 N 4830 N 4830 N 4830 N 4830 9140
preplace netloc usp_rf_data_converter_0_vout13 1 15 10 4880J 5710 5730 4840 N 4840 N 4840 N 4840 N 4840 N 4840 N 4840 N 4840 9150
preplace netloc vin0_01_1 1 0 15 NJ 3930 NJ 3930 NJ 3930 NJ 3930 NJ 3930 N 3930 -2630 4180 NJ 4180 N 4180 N 4180 N 4180 N 4180 740 4210 1150 4220 1650
preplace netloc vin0_23_1 1 0 15 NJ 3950 NJ 3950 NJ 3950 NJ 3950 NJ 3950 N 3950 -2640 4190 NJ 4190 N 4190 N 4190 N 4190 N 4190 730 4220 1140 4230 1590
preplace netloc vin1_01_1 1 0 15 NJ 3970 NJ 3970 NJ 3970 NJ 3970 NJ 3970 N 3970 -2650 4200 NJ 4200 N 4200 N 4200 N 4200 N 4200 720 4230 1130 4240 1530
preplace netloc vin1_23_1 1 0 15 NJ 3990 NJ 3990 NJ 3990 NJ 3990 NJ 3990 N 3990 -2670 4210 NJ 4210 N 4210 N 4210 N 4210 N 4210 710 4240 1120 4250 1520
preplace netloc zynq_ultra_ps_e_0_GMII_ENET0 1 4 2 N 2110 -2980
preplace netloc zynq_ultra_ps_e_0_MDIO_ENET0 1 4 2 -3220 2120 N
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 4 3 -3270 1870 N 1870 -2610
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 4 3 -3220 2000 N 2000 -2540
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 4 3 -3240 1883 -2980 1880 -2600
preplace netloc chan2|Din_2 1 1 1 2989 -2484n
preplace netloc chan2|In1_1 1 0 5 NJ -1654 2979 -2924 NJ -2924 NJ -2924 4269
preplace netloc chan2|Net 1 1 4 2999 -2914 NJ -2914 NJ -2914 4209J
preplace netloc chan2|Q_concat_dout 1 4 1 4159 -2234n
preplace netloc chan2|accum_concat_dout 1 4 1 4179 -2504n
preplace netloc chan2|axi_gpio_0_gpio2_io_o 1 1 1 2989 -2844n
preplace netloc chan2|axi_gpio_0_gpio_io_o 1 1 4 2969J -2904 NJ -2904 NJ -2904 4279
preplace netloc chan2|blast_module_v6_cord_0_accum_snap_i0 1 3 1 3789 -2534n
preplace netloc chan2|blast_module_v6_cord_0_accum_snap_i1 1 3 1 3819 -2494n
preplace netloc chan2|blast_module_v6_cord_0_accum_snap_q0 1 3 1 3809 -2514n
preplace netloc chan2|blast_module_v6_cord_0_accum_snap_q1 1 3 1 3839 -2474n
preplace netloc chan2|blast_module_v6_cord_0_ddc_snap_i0q0 1 3 1 3799 -2674n
preplace netloc chan2|blast_module_v6_cord_0_ddc_snap_i1q1 1 3 1 3829 -2654n
preplace netloc chan2|blast_module_v6_cord_0_ddc_snap_sync 1 3 2 3809J -2114 4189
preplace netloc chan2|blast_module_v6_cord_0_fft_snap_i0q0 1 3 1 3829 -2194n
preplace netloc chan2|blast_module_v6_cord_0_fft_snap_i1q1 1 3 1 3839 -2174n
preplace netloc chan2|blast_module_v6_cord_0_fft_snap_sync 1 3 2 3789 -2104 4269J
preplace netloc chan2|c_counter_binary_0_Q 1 4 1 4169 -1594n
preplace netloc chan2|c_counter_binary_1_THRESH0 1 4 1 N -1234
preplace netloc chan2|c_shift_ram_0_Q 1 3 3 3859 -1954 4159J -1844 4599
preplace netloc chan2|c_shift_ram_1_Q 1 5 1 N -2034
preplace netloc chan2|c_shift_ram_2_Q 1 4 1 4199 -2194n
preplace netloc chan2|clk_wiz_0_clk_out1 1 0 5 2639 -1794 NJ -1794 3339 -1964 3829 -1964 4219
preplace netloc chan2|d4_1 1 3 2 NJ -2254 4169
preplace netloc chan2|delay_2_q 1 0 5 2649J -2424 2969 -2674 NJ -2674 3789J -2594 4239
preplace netloc chan2|dina_1 1 4 1 4229 -2664n
preplace netloc chan2|dsp_regs_0_reg0out 1 1 1 2999 -2154n
preplace netloc chan2|dsp_regs_0_reg1out 1 1 1 2969J -2034n
preplace netloc chan2|dsp_regs_0_reg3out 1 1 1 2959J -1994n
preplace netloc chan2|even_bin_slice_Dout 1 2 1 3269J -2354n
preplace netloc chan2|gpio1_Dout 1 2 1 N -2154
preplace netloc chan2|gpio1_Dout1 1 2 1 3299 -2134n
preplace netloc chan2|i0_Dout 1 2 1 3309 -2214n
preplace netloc chan2|i2_Dout 1 2 1 3279 -2234n
preplace netloc chan2|i_splitter_i0 1 2 1 3289 -2314n
preplace netloc chan2|i_splitter_i1 1 2 1 3319 -2294n
preplace netloc chan2|module_config_splitter_Dout 1 0 5 NJ -1634 NJ -1634 3349 -1634 3799 -1524 4159J
preplace netloc chan2|module_config_splitter_accum_len 1 2 1 3339 -2504n
preplace netloc chan2|module_config_splitter_i1 1 2 1 3289 -2484n
preplace netloc chan2|odd_bin_slice_Dout 1 2 1 3259J -2254n
preplace netloc chan2|q_splitter_i0 1 2 1 3349 -2614n
preplace netloc chan2|q_splitter_i1 1 2 1 3329 -2594n
preplace netloc chan2|redge_latch_0_Q 1 5 1 N -1254
preplace netloc chan2|s_axi_aresetn1_1 1 0 5 2659 -1764 NJ -1764 NJ -1764 3849 -2374 NJ
preplace netloc chan2|s_axi_aresetn_1 1 0 1 2629 -2854n
preplace netloc chan2|xlconstant_5_dout 1 4 1 4279J -1384n
preplace netloc chan2|xlconstant_6_dout 1 4 1 4259 -1404n
preplace netloc chan2|xlconstant_7_dout 1 4 1 NJ -1464
preplace netloc chan2|xlslice_1_Dout 1 2 3 NJ -2844 NJ -2844 4259
preplace netloc chan2|xlslice_2_Dout 1 2 3 NJ -2744 NJ -2744 4249
preplace netloc chan2|zynq_ultra_ps_e_0_pl_clk0 1 0 1 2619 -2874n
preplace netloc chan2|Conn1 1 0 4 NJ -1774 NJ -1774 NJ -1774 N
preplace netloc chan2|axi_bram_ctrl_0_BRAM_PORTA 1 4 1 4189 -1754n
preplace netloc chan2|ps8_0_axi_periph1_M03_AXI 1 0 5 NJ -2414 NJ -2414 NJ -2414 NJ -2414 N
preplace netloc chan2|ps8_0_axi_periph1_M09_AXI 1 0 1 2639 -2434n
preplace netloc chan2|ps8_0_axi_periph1_M10_AXI 1 0 1 N -2894
levelinfo -pg 1 -7070 -6910 -6580 -4290 -3680 -3100 -2820 -2200 -1440 -850 -510 -160 600 1000 1370 2719 5600 6319 6881 7160 7441 7698 7978 8370 8890 9170
levelinfo -hier chan2 * 2809 3129 3569 4019 4439 *
pagesize -pg 1 -db -bbox -sgen -7300 -4880 9350 9400
pagesize -hier chan2 -db -bbox -sgen 2589 -2964 4629 -1054
"
}
{
   "da_axi4_cnt":"50",
   "da_board_cnt":"12",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"9",
   "da_rf_converter_usp_cnt":"7",
   "da_xxv_ethernet_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
