{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1700085179071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1700085179087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 01:22:58 2023 " "Processing started: Thu Nov 16 01:22:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1700085179087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1700085179087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l3 -c l3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l3 -c l3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1700085179087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1700085179508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/waveform.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/waveform.v" { { "Info" "ISGN_ENTITY_NAME" "1 waveform " "Found entity 1: waveform" {  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/wave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave " "Found entity 1: wave" {  } { { "../LAB3/wave.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/sinwave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/sinwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinwave " "Found entity 1: sinwave" {  } { { "../LAB3/sinwave.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/sinwave.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../LAB3/ROM.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../LAB3/pwm.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/mux82.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/mux82.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux82 " "Found entity 1: mux82" {  } { { "../LAB3/mux82.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/mux82.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "../LAB3/mux8.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "../LAB3/mux6.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179602 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 DDS.v(17) " "Verilog HDL Expression warning at DDS.v(17): truncated literal to match 7 bits" {  } { { "../LAB3/DDS.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1700085179602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../LAB3/DDS.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/couter6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/couter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Found entity 1: counter6" {  } { { "../LAB3/couter6.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/couter6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/counter9.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/counter9.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter9 " "Found entity 1: counter9" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/counter8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/counter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Found entity 1: counter8" {  } { { "../LAB3/counter8.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../LAB3/controller.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dld lab 7/desktop/lab3/amp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dld lab 7/desktop/lab3/amp.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp " "Found entity 1: amp" {  } { { "../LAB3/amp.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/amp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 l3 " "Found entity 1: l3" {  } { { "l3.bdf" "" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085179617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085179617 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wave.v(12) " "Verilog HDL Instantiation warning at wave.v(12): instance has no name" {  } { { "../LAB3/wave.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1700085179617 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wave.v(13) " "Verilog HDL Instantiation warning at wave.v(13): instance has no name" {  } { { "../LAB3/wave.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1700085179617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "l3 " "Elaborating entity \"l3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1700085179664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst5 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst5\"" {  } { { "l3.bdf" "inst5" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 304 848 984 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 PWM:inst5\|counter8:cnt " "Elaborating entity \"counter8\" for hierarchy \"PWM:inst5\|counter8:cnt\"" {  } { { "../LAB3/pwm.v" "cnt" { Text "C:/Users/DLD lab 7/Desktop/LAB3/pwm.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter8.v(6) " "Verilog HDL assignment warning at counter8.v(6): truncated value with size 32 to match size of target (8)" {  } { { "../LAB3/counter8.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter8.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700085179680 "|l3|wave:inst3|waveform:comb_3|counter8:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp amp:inst " "Elaborating entity \"amp\" for hierarchy \"amp:inst\"" {  } { { "l3.bdf" "inst" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 16 616 776 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave wave:inst3 " "Elaborating entity \"wave\" for hierarchy \"wave:inst3\"" {  } { { "l3.bdf" "inst3" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 96 360 520 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform wave:inst3\|waveform:comb_3 " "Elaborating entity \"waveform\" for hierarchy \"wave:inst3\|waveform:comb_3\"" {  } { { "../LAB3/wave.v" "comb_3" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform.v(10) " "Verilog HDL assignment warning at waveform.v(10): truncated value with size 32 to match size of target (8)" {  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700085179680 "|l3|wave:inst3|waveform:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform.v(11) " "Verilog HDL assignment warning at waveform.v(11): truncated value with size 32 to match size of target (8)" {  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700085179680 "|l3|wave:inst3|waveform:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinwave wave:inst3\|sinwave:comb_4 " "Elaborating entity \"sinwave\" for hierarchy \"wave:inst3\|sinwave:comb_4\"" {  } { { "../LAB3/wave.v" "comb_4" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS wave:inst3\|sinwave:comb_4\|DDS:dds " "Elaborating entity \"DDS\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\"" {  } { { "../LAB3/sinwave.v" "dds" { Text "C:/Users/DLD lab 7/Desktop/LAB3/sinwave.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 wave:inst3\|sinwave:comb_4\|DDS:dds\|counter6:cnt " "Elaborating entity \"counter6\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|counter6:cnt\"" {  } { { "../LAB3/DDS.v" "cnt" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 couter6.v(7) " "Verilog HDL assignment warning at couter6.v(7): truncated value with size 32 to match size of target (6)" {  } { { "../LAB3/couter6.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/couter6.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700085179695 "|l3|wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller wave:inst3\|sinwave:comb_4\|DDS:dds\|controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|controller:ctrl\"" {  } { { "../LAB3/DDS.v" "ctrl" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 wave:inst3\|sinwave:comb_4\|DDS:dds\|mux6:mux6b " "Elaborating entity \"mux6\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|mux6:mux6b\"" {  } { { "../LAB3/DDS.v" "mux6b" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM wave:inst3\|sinwave:comb_4\|DDS:dds\|ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|ROM:rom\"" {  } { { "../LAB3/DDS.v" "rom" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179695 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "datastore ROM.v(4) " "Verilog HDL warning at ROM.v(4): object datastore used but never assigned" {  } { { "../LAB3/ROM.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/ROM.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1700085179695 "|l3|wave:inst3|sinwave:comb_4|DDS:dds|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 wave:inst3\|sinwave:comb_4\|DDS:dds\|mux8:mux8b " "Elaborating entity \"mux8\" for hierarchy \"wave:inst3\|sinwave:comb_4\|DDS:dds\|mux8:mux8b\"" {  } { { "../LAB3/DDS.v" "mux8b" { Text "C:/Users/DLD lab 7/Desktop/LAB3/DDS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux82 wave:inst3\|mux82:mux " "Elaborating entity \"mux82\" for hierarchy \"wave:inst3\|mux82:mux\"" {  } { { "../LAB3/wave.v" "mux" { Text "C:/Users/DLD lab 7/Desktop/LAB3/wave.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter9 counter9:inst2 " "Elaborating entity \"counter9\" for hierarchy \"counter9:inst2\"" {  } { { "l3.bdf" "inst2" { Schematic "C:/Users/DLD lab 7/Desktop/New folder/l3.bdf" { { 272 152 296 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1700085179727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter9.v(10) " "Verilog HDL assignment warning at counter9.v(10): truncated value with size 32 to match size of target (9)" {  } { { "../LAB3/counter9.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/counter9.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1700085179727 "|l3|counter9:inst2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wave:inst3\|waveform:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wave:inst3\|waveform:comb_3\|Div0\"" {  } { { "../LAB3/waveform.v" "Div0" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1700085180195 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1700085180195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave:inst3\|waveform:comb_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"wave:inst3\|waveform:comb_3\|lpm_divide:Div0\"" {  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1700085180273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave:inst3\|waveform:comb_3\|lpm_divide:Div0 " "Instantiated megafunction \"wave:inst3\|waveform:comb_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1700085180273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1700085180273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1700085180273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1700085180273 ""}  } { { "../LAB3/waveform.v" "" { Text "C:/Users/DLD lab 7/Desktop/LAB3/waveform.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1700085180273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085180335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085180335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085180351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085180351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_40f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_40f " "Found entity 1: alt_u_div_40f" {  } { { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/alt_u_div_40f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085180382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085180382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085180444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085180444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/DLD lab 7/Desktop/New folder/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1700085180522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1700085180522 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1700085181692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1700085181848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1700085181848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1700085181911 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1700085181911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1700085181911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1700085181911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1700085181942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 01:23:01 2023 " "Processing ended: Thu Nov 16 01:23:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1700085181942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1700085181942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1700085181942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1700085181942 ""}
