Running: D:\XilinxISE14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Users/Worship/Desktop/study_material/ForthCPU_Code/AX309_j1eforth/fpga/j1_isim_beh.exe -prj D:/Users/Worship/Desktop/study_material/ForthCPU_Code/AX309_j1eforth/fpga/j1_beh.prj work.j1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Users/Worship/Desktop/study_material/ForthCPU_Code/AX309_j1eforth/fpga/src/j1.v" into library work
Analyzing Verilog file "D:/XilinxISE14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module j1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable D:/Users/Worship/Desktop/study_material/ForthCPU_Code/AX309_j1eforth/fpga/j1_isim_beh.exe
Fuse Memory Usage: 29064 KB
Fuse CPU Usage: 593 ms
