Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 06 Dec 2018 08:53:13 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 0448A580433
	for <like.xu@linux.intel.com>; Wed,  5 Dec 2018 05:43:46 -0800 (PST)
Received: from fmsmga105.fm.intel.com ([10.1.193.10])
  by orsmga005-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 05 Dec 2018 05:43:45 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3Ar34pRhUn4K0D/3EVCMkSokhPcZ/V8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYZReHtKdThVPEFb/W9+hDw7KP9fy4CSpYud6oizMrSNR0TRgLiM?=
 =?us-ascii?q?EbzUQLIfWuLgnFFsPsdDEwB89YVVVorDmROElRH9viNRWJ+iXhpTEdFQ/iOgVr?=
 =?us-ascii?q?O+/7BpDdj9it1+C15pbffxhEiCCybL9uLxi6txndutULioZ+N6g9zQfErGFVcO?=
 =?us-ascii?q?pM32NoIlyTnxf45siu+ZNo7jpdtfE8+cNeSKv2Z6s3Q6BWAzQgKGA1+dbktQLf?=
 =?us-ascii?q?QguV53sTSXsZnxxVCAXY9h76X5Pxsizntuph3SSRIMP7QawoVTmk8qxmUwHjhj?=
 =?us-ascii?q?sZODEl8WHXks1wg7xdoBK9vBx03orYbJiIOPZiYq/ReNUXTndDUMlMTSxMGoOy?=
 =?us-ascii?q?YZUTD+QPPuhYrpXyqVQBohWjHQmhBuHhxzBVinL4waE1zf8hHBra3Aw5Bd8CrG?=
 =?us-ascii?q?jYoMnoOKoUTOu7zLPIzTLGb/5OxTry8pLIchcnofqRW7xwcMzRxlQ0FwzfjlSb?=
 =?us-ascii?q?tIvoMCmP2eQXtGib6fFtVeW0i2I9sQ5xpyCvydk2iobXmo0VzVXE9T1kwIYpJN?=
 =?us-ascii?q?24TkF7bcS4H5tXsiGXLo17Sd4sTWFvvSY10LwGuZijcSgFzpQn2gTTa/udc4iH?=
 =?us-ascii?q?5B/oSeWfIS9giX57ZL6yhAy+/VW9xuD/TMW4zlhHoypfntXRtH0BzwLf5tWGR/?=
 =?us-ascii?q?dn/Uqs2SyD2x3R5+1YO0w4iKrWJp45zr4+iJUesljPEyrzlUjykKCbdFkr9+22?=
 =?us-ascii?q?5+nlfrrrpJqROoBohQ7lMKkjn8K/DOcmPgQSWWWQ5P6y26f5/ULjRbVHlv02nb?=
 =?us-ascii?q?fdsJDdPckboq+5AxRJ0oY48Rq/ADGm0MkCkXkANlJFdwqLj4nvO17QPPD1Femz?=
 =?us-ascii?q?j0ivnTtx2vzKI77sDo/TInXNkLrtZ6tx5kxExAo2199f5pZUCr8bIPL0X0/8rM?=
 =?us-ascii?q?XYAQE8Mwyp2uroFcty1p0AVmKLG6OWK6TSsUKO5u0zPeaMf4gZuDL8K/gm+fHi?=
 =?us-ascii?q?l3A4mUIFcKmt3JsXbm24H/t8L0WYZ3rsnskOEWMQsgUiS+zqjUaPUThUZ3a0UK?=
 =?us-ascii?q?I84Cw7BJihDYfZSYChmKaB0zujHp1KemBGDUiBEXPpd4WHRfgAci2TItJ6nzwA?=
 =?us-ascii?q?VLihTZIh1B60uA/7zbpnMvTb+ikCuZ3/09h14r6bqBcp6DYhD9iBy3rfCCZwn3?=
 =?us-ascii?q?gUXHkw26Zwp1E7zU2Mlq1xgvhdHNoU4OtVUwA8LtnFwulnTtz/RA/FLeqPU0us?=
 =?us-ascii?q?F9CvADUtSYAoztoTJkpwBdimywrOxjenGKM9kbuNC5optKXG0C/qOsx/xn3agb?=
 =?us-ascii?q?QnlEQsWcBVNGer1ZJ4okLKCovU1kyDko6scqIT2jOL832MhyLapUxdTUt5S6Dt?=
 =?us-ascii?q?W3cZaU3L69Pj6RWGB4ejFbk9ei5I2MKPLq8CPsXkkVhcAvLqKdjTZ2aZn2a2DA?=
 =?us-ascii?q?yPgLSWY9yuM0wZ3T7BAUke2y4J9HCNNBN2Ui6lonnCBT10U1z1akXn8PJWuHK/?=
 =?us-ascii?q?T0kkiQqNahsln4W4+1Y1mPWaRLtHwb8FkD0spzV9ABC22NeAT5K4qhZsZu13e9?=
 =?us-ascii?q?Qm/FdY3GPFukQpNYanNLximVcfbwkxp07y2g9fBYBJkMxsp3Qvmk46E6OT0Fpb?=
 =?us-ascii?q?e3u40Jb8N6fMLW+6qAquYK7fwF2Y0NuQ9qoV8/M+g1HiugizEQwl6XoxgPdP1H?=
 =?us-ascii?q?7Jz5zQCwxadZP3Xl0+5lAurrjAZS8V4JiS3Hh0PLO5uTjHw881Be0qjB2neoEM?=
 =?us-ascii?q?Y+u/CAbuHphCVICVI+swlg3sN0pcMQ=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0B7AgBD1QdchxHrdtBkH4F4gTFQaXMEM?=
 =?us-ascii?q?gqMZ4plSoMJjQeKbQNHGAEYCwmBS4YHIjcGDQEDAQEBAQEBAgETAQEBCgsJCBs?=
 =?us-ascii?q?OIwyCNgUCAxoBBoJeAQQCDy4BAQQKKQECAwECBgIBAUYIAwEkCicEARcdgn8Bg?=
 =?us-ascii?q?WkDFQECAgqZUCoCigeCH4J2AQEFgQUBKgEDAgxCgn8YggkDBYweF4F/gREBgly?=
 =?us-ascii?q?DUwECAoc5j3yQXAmCJIRfhiGEEyMQT5BQiQmEaYplAgQCBAUCDwWBXIF3MxoIG?=
 =?us-ascii?q?xWDJ4YIhRSFCAE2cgGBBiGJBVgBgR4BAQ?=
X-IPAS-Result: =?us-ascii?q?A0B7AgBD1QdchxHrdtBkH4F4gTFQaXMEMgqMZ4plSoMJjQe?=
 =?us-ascii?q?KbQNHGAEYCwmBS4YHIjcGDQEDAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxoBB?=
 =?us-ascii?q?oJeAQQCDy4BAQQKKQECAwECBgIBAUYIAwEkCicEARcdgn8BgWkDFQECAgqZUCo?=
 =?us-ascii?q?CigeCH4J2AQEFgQUBKgEDAgxCgn8YggkDBYweF4F/gREBglyDUwECAoc5j3yQX?=
 =?us-ascii?q?AmCJIRfhiGEEyMQT5BQiQmEaYplAgQCBAUCDwWBXIF3MxoIGxWDJ4YIhRSFCAE?=
 =?us-ascii?q?2cgGBBiGJBVgBgR4BAQ?=
X-IronPort-AV: E=Sophos;i="5.56,317,1539673200"; 
   d="scan'208";a="140867070"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 05 Dec 2018 05:43:45 -0800
Received: from localhost ([::1]:34573 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUXSq-0007Wu-Cl
	for like.xu@linux.intel.com; Wed, 05 Dec 2018 08:43:44 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:51399)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <aaron@os.amperecomputing.com>) id 1gUXSN-0007PB-CC
	for qemu-devel@nongnu.org; Wed, 05 Dec 2018 08:43:16 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <aaron@os.amperecomputing.com>) id 1gUXSM-0004Uq-FS
	for qemu-devel@nongnu.org; Wed, 05 Dec 2018 08:43:15 -0500
Received: from mail-eopbgr690133.outbound.protection.outlook.com
	([40.107.69.133]:62640
	helo=NAM04-CO1-obe.outbound.protection.outlook.com)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <aaron@os.amperecomputing.com>)
	id 1gUXSF-0004L6-UE; Wed, 05 Dec 2018 08:43:08 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=amperemail.onmicrosoft.com; s=selector1-os-amperecomputing-com;
	h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
	bh=IFtnHOPgCQZi6m35uK9PtxVFj12AuwN3qF4NFzvKbqk=;
	b=j5p/iNFkMBfWHVExGYqU6pj5g8STQr3R3kbOSz8SUJHFMMJcP4qryrFapFwSqbivSZdV8qTcVwyXZozKG7CEElL6b9kwSuC3Qvgll/Qsx3hsnUBQOli2EqpIs5EhIB+Zc287ndqsvZcs2qnM3g5Wvsn9It+88H/gc1Lf+FYMpfQ=
Received: from DM6PR01MB4825.prod.exchangelabs.com (20.177.218.222) by
	DM6PR01MB5180.prod.exchangelabs.com (20.176.122.13) with Microsoft SMTP
	Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
	15.20.1382.19; Wed, 5 Dec 2018 13:43:04 +0000
Received: from DM6PR01MB4825.prod.exchangelabs.com
	([fe80::9c7c:27c7:4cb7:f820]) by DM6PR01MB4825.prod.exchangelabs.com
	([fe80::9c7c:27c7:4cb7:f820%2]) with mapi id 15.20.1404.016;
	Wed, 5 Dec 2018 13:43:04 +0000
From: Aaron Lindsay <aaron@os.amperecomputing.com>
To: "qemu-arm@nongnu.org" <qemu-arm@nongnu.org>, Peter Maydell
	<peter.maydell@linaro.org>,
	Alistair Francis <alistair.francis@xilinx.com>, 
	Wei Huang <wei@redhat.com>,
	Peter Crosthwaite <crosthwaite.peter@gmail.com>, 
	Richard Henderson <richard.henderson@linaro.org>
Thread-Topic: [PATCH v9 00/14] More fully implement ARM PMUv3
Thread-Index: AQHUjKByd/idnSlI+0yghkDC2UDzLQ==
Date: Wed, 5 Dec 2018 13:43:04 +0000
Message-ID: <20181205134243.4791-1-aaron@os.amperecomputing.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-clientproxiedby: BN6PR12CA0032.namprd12.prod.outlook.com
	(2603:10b6:405:70::18) To DM6PR01MB4825.prod.exchangelabs.com
	(2603:10b6:5:6b::30)
authentication-results: spf=none (sender IP is )
	smtp.mailfrom=aaron@os.amperecomputing.com; 
x-ms-exchange-messagesentrepresentingtype: 1
x-originating-ip: [216.85.170.155]
x-ms-publictraffictype: Email
x-microsoft-exchange-diagnostics: 1; DM6PR01MB5180;
	6:u2tE0xk+/E5cZjbig3XgcgZwJ0GJArw4YUyOSR/8rugSPbWxBbEjRLNOPPsCBGB0v44Y5mPAvyFuJ85upqooMzhx2MniT2QEn6YqCK6eJmiA0FHZ5GzDdNPv68/U21+HzXoMFxx7wZg8mwfrEvHuYJ79iW8ssrmKf31ZPcjuVeJC7poxzhs2ejMNptMYVEuOt7MUxpg14qvBdYVGwY6MBgnWIKyvwlieVZd5k2Rp79LMVU6V5tfhsvXxlICp+Tep6LgLhDV5kn4lPVWx8q5wsLqMlFMlTxzviirioCiToo2JRsc388WvUGRAUKOGkiKSGGfMqAMQUbUAkj36Q/n952hxewvfcIM7vH4ZK7y7B9BgG1nb0QTSvTHQpEHAui7u0lY/lfFAXGkJCuo4J2DNGF6Z+STxuMf6/p2rOtpEOV/AcWfp52nXKuafuDxq+Ac9hoYiFK/8d7qId1ei6Ufhpw==;
	5:UR2JLYUf3z6Lb26yrLymMOPQdJReFCxtsmuRof5BbUb4wQmgecYJaX435Aqzz7hIraoQnaAJn6OVb+P2u5FmlyMvuBYrcKvbdr+8QnC9ezuUVLjPMXj9hO/4r0MjHHlC2XskN0vzaXWs0j4UHkncFSNVT1BoUXifqMxKg0rSC6E=;
	7:yA5brLnRC/dNr87o1VmNZ6Xx1zHGynMaGAKgjIgCG50fbaqbUsDZ8nhXp+NhyBFfpIggma/uPhCZiuiz6SI8KGxf23Erk9Hfr8mXkeih8MYTipumwq5+woTakL22PwJDoGBdOFcqP44JFtOu2ePTzA==
x-ms-office365-filtering-correlation-id: 835b54dc-22f8-43b3-cebf-08d65ab794c1
x-microsoft-antispam: BCL:0; PCL:0;
	RULEID:(2390098)(7020095)(4652040)(8989299)(5600074)(711020)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7153060)(7193020);
	SRVR:DM6PR01MB5180; 
x-ms-traffictypediagnostic: DM6PR01MB5180:
x-microsoft-antispam-prvs: <DM6PR01MB51807CC63040253A6CD527E88AA80@DM6PR01MB5180.prod.exchangelabs.com>
x-ms-exchange-senderadcheck: 1
x-exchange-antispam-report-cfa-test: BCL:0; PCL:0;
	RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(10201501046)(3002001)(93006095)(93001095)(3231455)(999002)(944501520)(52105112)(148016)(149066)(150057)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123562045)(20161123560045)(20161123564045)(201708071742011)(7699051)(76991095);
	SRVR:DM6PR01MB5180; BCL:0; PCL:0; RULEID:; SRVR:DM6PR01MB5180; 
x-forefront-prvs: 08770259B4
x-forefront-antispam-report: SFV:NSPM;
	SFS:(10019020)(396003)(366004)(39840400004)(136003)(346002)(376002)(199004)(189003)(6486002)(86362001)(53936002)(39060400002)(66066001)(71200400001)(71190400001)(14444005)(106356001)(25786009)(6116002)(3846002)(26005)(4326008)(256004)(966005)(8936002)(105586002)(6436002)(2501003)(186003)(2906002)(110136005)(81166006)(81156014)(107886003)(54906003)(52116002)(1076002)(8676002)(478600001)(316002)(14454004)(102836004)(2616005)(486006)(6306002)(476003)(68736007)(305945005)(5660300001)(386003)(6506007)(7736002)(6512007)(99286004)(97736004);
	DIR:OUT; SFP:1102; SCL:1; SRVR:DM6PR01MB5180;
	H:DM6PR01MB4825.prod.exchangelabs.com; FPR:; SPF:None; LANG:en;
	PTR:InfoNoRecords; A:0; MX:1; 
x-microsoft-antispam-message-info: bfERhw7RjlZMmdpZN55u4MrXZTknmuoYrq2OQ05QwwP/5dpNpUpU1ew3PAkHXFC8u4DUB872nTt535KobOiOds5GuN2niTw2ZFf0S6us21L6jIj2gtSvbaZINxQXznaOEA+KAvtlcixhtggnHnVea6njKd6zt1/UTiONC3DW2f/gqOGEnB7nxTjXXUi6Pct9WgRKfo63Rylt5u803IXqISKvbcAJEjglUHEkx76reY+CZK027RCTzNxikZNMNxbj5zpJ/FHGswGKj+RFNfxZkB8up5+thRAC3QLFzzhNYC1lml/9CU2qWN+IgK97Vu6yAqdoXRt97K2wRAXWXIj9Qbrvu3pe6Euxg6p9ogpbyCA=
spamdiagnosticoutput: 1:99
spamdiagnosticmetadata: NSPM
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: os.amperecomputing.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 835b54dc-22f8-43b3-cebf-08d65ab794c1
X-MS-Exchange-CrossTenant-originalarrivaltime: 05 Dec 2018 13:43:04.2623 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR01MB5180
X-detected-operating-system: by eggs.gnu.org: Windows 7 or 8 [fuzzy]
X-Received-From: 40.107.69.133
Subject: [Qemu-devel] [PATCH v9 00/14] More fully implement ARM PMUv3
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Aaron Lindsay <aaron@os.amperecomputing.com>,
	Michael Spradling <mspradli@codeaurora.org>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
	Digant Desai <digantd@codeaurora.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

The ARM PMU implementation currently contains a basic cycle counter, but
it is often useful to gather counts of other events, filter them based
on execution mode, and/or be notified on counter overflow. These patches
flesh out the implementations of various PMU registers including
PM[X]EVCNTR and PM[X]EVTYPER, add a struct definition to represent
arbitrary counter types, implement mode filtering, send interrupts on
counter overflow, and add instruction, cycle, and software increment
events.

Since v8 [1] I have made the following changes:
* Simplified if statements and corrected overflow bit clearing logic in
  counter overflow patch based on Richard's review
* Added FIELDs for ARMv8.1 PMUv3 variant and guard the definition of
  PMCEID2 and PMCEID3 based on ID_DFR0.PerfMon
* Added/fixed up a couple comments

[1] - https://lists.gnu.org/archive/html/qemu-devel/2018-11/msg04037.html

Aaron Lindsay (14):
  migration: Add post_save function to VMStateDescription
  target/arm: Reorganize PMCCNTR accesses
  target/arm: Swap PMU values before/after migrations
  target/arm: Filter cycle counter based on PMCCFILTR_EL0
  target/arm: Allow AArch32 access for PMCCFILTR
  target/arm: Implement PMOVSSET
  target/arm: Define FIELDs for ID_DFR0
  target/arm: Make PMCEID[01]_EL0 64 bit registers, add PMCEID[23]
  target/arm: Add array for supported PMU events, generate
    PMCEID[01]_EL0
  target/arm: Finish implementation of PM[X]EVCNTR and PM[X]EVTYPER
  target/arm: PMU: Add instruction and cycle events
  target/arm: PMU: Set PMCR.N to 4
  target/arm: Implement PMSWINC
  target/arm: Send interrupts on PMU counter overflow

 docs/devel/migration.rst    |   9 +-
 include/migration/vmstate.h |   1 +
 migration/vmstate.c         |  13 +-
 target/arm/cpu.c            |  28 +-
 target/arm/cpu.h            |  79 +++-
 target/arm/cpu64.c          |   4 -
 target/arm/helper.c         | 807 ++++++++++++++++++++++++++++++++----
 target/arm/machine.c        |  24 ++
 8 files changed, 860 insertions(+), 105 deletions(-)

--=20
2.19.1


