// Seed: 2726306012
module module_0 (
    output tri0 module_0,
    input wand id_1
    , id_7,
    output tri1 id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5
);
  wire id_8;
  assign module_1.id_23 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    output supply0 id_4,
    input wor id_5,
    input wor id_6
    , id_25,
    input supply1 id_7,
    output wire id_8,
    output supply1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    output wor id_14,
    input wire id_15,
    output supply0 id_16,
    input tri0 id_17,
    input tri1 id_18,
    input uwire id_19,
    output wor id_20,
    input wor id_21,
    output tri1 id_22,
    input tri1 id_23
);
  module_0 modCall_1 (
      id_20,
      id_1,
      id_2,
      id_19,
      id_22,
      id_18
  );
  wire [1 : 1 'b0] id_26;
endmodule
