Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b7a18962fad140b590719fc2c48fdcd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_sim_2_behav xil_defaultlib.design_1_sim_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_andgate_0_0
Compiling module xil_defaultlib.design_1_andgate_1_0
Compiling module xil_defaultlib.design_1_andgate_1_1
Compiling module xil_defaultlib.design_1_andgate_0_1
Compiling module xil_defaultlib.design_1_andgate_0_2
Compiling module xil_defaultlib.design_1_andgate_0_3
Compiling module xil_defaultlib.design_1_andgate_2_0
Compiling module xil_defaultlib.design_1_andgate_2_1
Compiling module xil_defaultlib.notgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_notgate_0_0
Compiling module xil_defaultlib.design_1_notgate_1_0
Compiling module xil_defaultlib.orgate(WIDTH=1)
Compiling module xil_defaultlib.design_1_orgate_0_0
Compiling module xil_defaultlib.design_1_orgate_1_0
Compiling module xil_defaultlib.design_1_orgate_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_sim_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_sim_2_behav
