--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PWM.twx PWM.ncd -o PWM.twr PWM.pcf

Design file:              PWM.ncd
Physical constraint file: PWM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
Duty_Cycle<0>|    3.404(R)|      SLOW  |   -1.282(R)|      FAST  |Clk_BUFGP         |   0.000|
Duty_Cycle<1>|    3.374(R)|      SLOW  |   -1.277(R)|      FAST  |Clk_BUFGP         |   0.000|
Duty_Cycle<2>|    2.829(R)|      SLOW  |   -0.902(R)|      FAST  |Clk_BUFGP         |   0.000|
Duty_Cycle<3>|    3.438(R)|      SLOW  |   -1.091(R)|      FAST  |Clk_BUFGP         |   0.000|
Duty_Cycle<4>|    3.252(R)|      SLOW  |   -0.684(R)|      FAST  |Clk_BUFGP         |   0.000|
Duty_Cycle<5>|    3.137(R)|      SLOW  |   -0.730(R)|      FAST  |Clk_BUFGP         |   0.000|
Duty_Cycle<6>|    3.517(R)|      SLOW  |   -1.149(R)|      FAST  |Clk_BUFGP         |   0.000|
Duty_Cycle<7>|    3.391(R)|      SLOW  |   -1.094(R)|      FAST  |Clk_BUFGP         |   0.000|
Enable       |    5.451(R)|      SLOW  |   -0.182(R)|      SLOW  |Clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Pwm_Out     |         7.527(R)|      SLOW  |         4.015(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.405|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 10 14:23:36 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



