// Seed: 333124818
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4
);
  assign id_0 = -1;
  logic id_6 = -1;
  assign id_6 = (1);
  assign module_1.id_8 = 0;
  wire id_7;
  wire id_8;
  always @(posedge 1, posedge id_1) begin : LABEL_0
    $unsigned(29);
    ;
  end
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output wand id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5,
    output uwire id_6,
    input uwire id_7,
    input uwire id_8,
    input wire id_9,
    input wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13,
    output supply1 id_14,
    input supply0 id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_15
  );
endmodule
