List of CLB Tiles
CLEL_L_X40Y95
CLEL_R_X40Y95
CLEL_L_X36Y63
CLEL_R_X36Y63
CLEM_X29Y106
CLEL_R_X29Y106
CLEL_L_X40Y86
CLEL_R_X40Y86
CLEM_X29Y81
CLEL_R_X29Y81
CLEM_X23Y105
CLEL_R_X23Y105
CLEM_X23Y126
CLEL_R_X23Y126
CLEM_X23Y205
CLEL_R_X23Y205
CLEM_X15Y102
CLEL_R_X15Y102
CLEM_X32Y96
CLEL_R_X32Y96

List of Congested Nets
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_buf_reg[33][4]_0[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_0[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_1[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/output_shift_1[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/quant_mul_result[43]_i_177__0_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_296__0_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_180__1_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/cfg_layer_typ_reg[0]_7
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_297__0_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_101__1_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[16]
Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_himul_result_0[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[15]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[14]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[12]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[9]
Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_himul_result_0[15]
Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_himul_result_0[12]
Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_himul_result_0[13]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[8]
Test_i/al_ultra96v2_0/inst/soc/accelerator/elw_unit/quant_unit_1/quant_himul_result_0[9]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[4]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[2]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_data[24]_i_216__0_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/elw_unit/quant_unit_1/mask[1]
Test_i/al_ultra96v2_0/inst/soc/cpu/iomem_wstrb[2]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/state_cnt_reg[4]_2
Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/kw_addr_0_0_reg[1]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[24]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_3_bram_7[29]
Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[2]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/RDATA_gstate_reg[0]_rep__0_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_0_bram_7[8]
Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/FSM_sequential_RDATA_imini_state_reg[2]_rep_6
Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/buf_b0_data_reg[47]_0[37]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_0/buf_b2_data031_in[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/Q[17]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/ibuf_0/buf_b2_data031_in[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/buf_b0_data_reg[47]_0[19]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b2_data[7]_i_7_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[0]_1
Test_i/al_ultra96v2_0/inst/soc/accelerator/ibuf_0/Q[16]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_0_bram_7[13]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/mem_reg_0_bram_7[5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b1_data[1]_i_2__1_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b1_data[1]_i_3_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b1_data[7]_i_6_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b1_data[23]_i_4__1_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/flow_ctrl/RDATA_ctrl/cfg_layer_typ_reg[0]_20
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b0_data2_in[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b1_data[0]_i_2__1_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b1_data[16]_i_2__1_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b1_data[16]_i_3_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b2_data[0]_i_4_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/config_regs/buf_b2_data[3]_i_4_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lpureg_1/isel[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lpureg_1/isel[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_to_mac_dat_1[4]_25[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lpureg_0/isel[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lpureg_0/isel[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_0/lut_data_3_reg[3]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_0/lut_data_3_reg[6]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lpureg_0/Q[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/FSM_sequential_state_reg[3]_0[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/FSM_sequential_state_reg[3]_0[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lpureg_0/mac_sum1_carry_i_9_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/FSM_sequential_state_reg[3]_0[2]
Test_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[30]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_to_mac_dat_1[2]_23[30]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_to_mac_dat_1[1]_22[30]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_data_7_reg[13]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_data_7_reg[12]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_data_7_reg[8]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/FSM_sequential_state_reg[3]_0[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_to_mac_dat_1[7]_28[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_to_mac_dat_1[3]_24[13]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_to_mac_dat_1[3]_24[15]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_0/wdata_2_reg[7][0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/FSM_sequential_state_reg[3]_0[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lpureg_1/Q[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lpureg_1/mac_sum1_carry_i_9__0_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_0/lut_data_7_reg[0]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/in12[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_0/lut_data_7_reg[6]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_0/lut_data_3_reg[7]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_0/lut_data_3_reg[5]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/Q[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/Q[4]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_0/Q[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_data_3_reg[10]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_to_mac_dat_1[1]_22[8]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_data_3_reg[14]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_data_3_reg[11]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/lut_1/lut_data_3_reg[15]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/Q[15]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/Q[14]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/Q[12]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/pu_0/mac_1/Q[8]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[2]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/O[0]
Test_i/axi_gpio_2/U0/gpio_core_1/gpio_io_t[25]
Test_i/axi_gpio_2/U0/gpio_core_1/gpio_io_t[22]
Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[0]_i_2_n_0
Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[0]_i_3_n_0
Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[0]_i_4_n_0
Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg
Test_i/axi_gpio_2/U0/gpio_core_1/reg2[6]
Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[9].reg1_reg
Test_i/axi_gpio_2/U0/gpio_core_1/reg2[9]
Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_7_in
Test_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_in
Test_i/axi_gpio_2/U0/gpio_core_1/gpio_Data_In[9]
Test_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[10].reg1_reg
Test_i/axi_gpio_2/U0/gpio_core_1/reg2[1]
Test_i/axi_gpio_2/U0/gpio_core_1/gpio_io_t[30]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_0/wdata_2_reg[7]_0[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/isel[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_0/Q[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_0/mac_sum1_carry_i_9__17_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/FSM_sequential_state_reg[3]_0[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_0_0/Q[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/wreg_0_0/wdata_2_reg[7]_0[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/Q[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lpureg_2/mac_sum1_carry_i_9__19_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/idata_2_reg[6][0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_2_reg[6][3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/idata_2_reg[6][0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/FSM_sequential_state_reg[3]_0[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_2/lut_to_mac_dat_2[6]_322[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_2/lut_to_mac_dat_2[5]_321[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_2/lut_to_mac_dat_2[5]_321[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/flut_val[0]_324[4]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/lut_data_3_reg[4]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/Q[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_2/lut_data_7_reg[7]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/Q[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/Q[5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_2/lut_data_7_reg[3]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_2/Q[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_2/lut_to_mac_dat_2[7]_323[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[4]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[2]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/O[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/flut_val[2]_326[4]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/flut_val[2]_326[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/flut_val[2]_326[2]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/lut_data_7_reg[7]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/Q[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/Q[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/Q[5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/lut_data_7_reg[3]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/lut_data_7_reg[2]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/lut_0/lut_data_7_reg[1]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_2/pu_0/mac_0/Q[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_0/Q[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lpureg_0/mac_sum1_carry_i_9__8_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_0/wreg_1_0/wdata_1_reg[7]_0[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_2_0/Q[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/idata_0_reg[6]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_6_reg[15]_i_1__14_n_13
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_6_reg[15]_i_1__14_n_15
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/O[5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/O[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][5]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][4]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6][0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/flut_val[2]_248[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/idata_2_reg[6]_2
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_6_reg[7]_i_1__14_n_9
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_6_reg[7]_i_1__14_n_10
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_6_reg[7]_i_1__14_n_13
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/lut_data_6_reg[7]_i_1__14_n_14
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_0/flut_val[2]_248[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_2/isel[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_2/isel[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/pu_odo_2[29]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/pu_odo_2[26]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/pu_odo_2[25]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/pu_odo_2[24]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/pu_odo_2[30]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_data_3_reg[30]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_data_3_reg[29]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_data_3_reg[28]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_data_7_reg[30]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[5]_243[30]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[4]_242[30]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[7]_245[26]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[7]_245[28]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/FSM_sequential_state_reg[3]_0[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_0/wdata_1_reg[7]_0[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/mac_2/Q[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_2/Q[0]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lpureg_2/mac_sum1_carry_i_9__16_n_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_data_7_reg[27]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[3]_241[21]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[5]_243[28]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_2/lut_2/lut_to_mac_dat_2[6]_244[26]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/wreg_0_0/Q[7]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6]_1
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/idata_1_reg[6]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/flut_val[1]_181[1]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_3_reg[1]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_7_reg[5]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_7_reg[3]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/flut_val[0]_180[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/flut_val[1]_181[3]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/lut_data_3_reg[3]_0
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/lut_0/flut_val[1]_181[6]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/Q[4]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/Q[2]
Test_i/al_ultra96v2_0/inst/soc/accelerator/pu_matrix/pu_array_1/pu_0/mac_0/Q[1]

