Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon Jan 18 17:11:31 2016
| Host              : graham-Latitude-E5500 running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file PS_PL_wrapper_timing_summary_routed.rpt -rpx PS_PL_wrapper_timing_summary_routed.rpx
| Design            : PS_PL_wrapper
| Device            : 7z010-clg225
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.251        0.000                      0                 8510        0.024        0.000                      0                 8510        9.056        0.000                       0                  3200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
PS_PL_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_PS_PL_clk_wiz_0_0    {0.000 10.306}     20.611          48.517          
  clkfbout_PS_PL_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
clk_fpga_0                      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PS_PL_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_PS_PL_clk_wiz_0_0          9.251        0.000                      0                 8510        0.024        0.000                      0                 8510        9.056        0.000                       0                  3195  
  clkfbout_PS_PL_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1
  To Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PS_PL_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                          
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PS_PL_clk_wiz_0_0
  To Clock:  clk_out1_PS_PL_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.812ns  (logic 4.149ns (38.372%)  route 6.663ns (61.628%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 22.148 - 20.611 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=23, routed)          1.634     5.800    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/ADDRC3
    SLICE_X4Y16          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     5.953 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.966     6.920    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.356     7.276 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=53, routed)          1.150     8.426    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/port_id[6]
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.358     8.784 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__10/O
                         net (fo=1, routed)           0.531     9.315    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__10
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.326     9.641 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=22, routed)          1.099    10.739    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/I2
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.148    10.887 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.901    11.788    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/I2
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.354    12.142 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.383    12.525    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/O5
    SLICE_X1Y19          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.536    22.148    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/clk
    SLICE_X1Y19                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop/C
                         clock pessimism              0.115    22.262    
                         clock uncertainty           -0.181    22.081    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)       -0.305    21.776    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/black_box2/pointer0_flop
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  9.251    

Slack (MET) :             9.303ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.945ns  (logic 3.337ns (30.489%)  route 7.608ns (69.511%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.110 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.971     6.149    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRA2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     6.273 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.511     6.784    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.124     6.908 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=72, routed)          4.147    11.054    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[1]
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.124    11.178 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22[0][4]_i_3/O
                         net (fo=1, routed)           0.000    11.178    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_pipe_34_22[0][4]_i_3
    SLICE_X33Y2          MUXF7 (Prop_muxf7_I0_O)      0.212    11.390 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22_reg[0][4]_i_2/O
                         net (fo=1, routed)           0.979    12.369    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_pipe_34_22_reg[0][4]_i_2
    SLICE_X26Y8          LUT6 (Prop_lut6_I5_O)        0.299    12.668 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22[0][4]_i_1/O
                         net (fo=1, routed)           0.000    12.668    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/unregy_join_6_1[4]
    SLICE_X26Y8          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.498    22.110    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/clk
    SLICE_X26Y8                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][4]/C
                         clock pessimism              0.014    22.124    
                         clock uncertainty           -0.181    21.943    
    SLICE_X26Y8          FDRE (Setup_fdre_C_D)        0.029    21.972    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][4]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -12.668    
  -------------------------------------------------------------------
                         slack                                  9.303    

Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.752ns  (logic 3.342ns (31.081%)  route 7.410ns (68.919%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.110 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.971     6.149    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRA2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     6.273 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.511     6.784    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.124     6.908 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=72, routed)          4.409    11.316    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[1]
    SLICE_X31Y1          LUT6 (Prop_lut6_I2_O)        0.124    11.440 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22[0][2]_i_4/O
                         net (fo=1, routed)           0.000    11.440    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_pipe_34_22[0][2]_i_4
    SLICE_X31Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    11.657 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22_reg[0][2]_i_2/O
                         net (fo=1, routed)           0.520    12.177    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_pipe_34_22_reg[0][2]_i_2
    SLICE_X26Y7          LUT6 (Prop_lut6_I5_O)        0.299    12.476 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22[0][2]_i_1/O
                         net (fo=1, routed)           0.000    12.476    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/unregy_join_6_1[2]
    SLICE_X26Y7          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.498    22.110    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/clk
    SLICE_X26Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][2]/C
                         clock pessimism              0.014    22.124    
                         clock uncertainty           -0.181    21.943    
    SLICE_X26Y7          FDRE (Setup_fdre_C_D)        0.029    21.972    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][2]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                  9.496    

Slack (MET) :             9.512ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.738ns  (logic 3.342ns (31.122%)  route 7.396ns (68.878%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.110 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.971     6.149    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRA2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     6.273 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.511     6.784    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].output_data.sy_kk_mux_lut/I2
    SLICE_X5Y6           LUT6 (Prop_lut6_I2_O)        0.124     6.908 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=72, routed)          4.095    11.002    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[1]
    SLICE_X31Y2          LUT6 (Prop_lut6_I2_O)        0.124    11.126 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22[0][3]_i_4/O
                         net (fo=1, routed)           0.000    11.126    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_pipe_34_22[0][3]_i_4
    SLICE_X31Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    11.343 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22_reg[0][3]_i_2/O
                         net (fo=1, routed)           0.820    12.163    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_pipe_34_22_reg[0][3]_i_2
    SLICE_X26Y7          LUT6 (Prop_lut6_I5_O)        0.299    12.462 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22[0][3]_i_1/O
                         net (fo=1, routed)           0.000    12.462    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/unregy_join_6_1[3]
    SLICE_X26Y7          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.498    22.110    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/clk
    SLICE_X26Y7                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][3]/C
                         clock pessimism              0.014    22.124    
                         clock uncertainty           -0.181    21.943    
    SLICE_X26Y7          FDRE (Setup_fdre_C_D)        0.031    21.974    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][3]
  -------------------------------------------------------------------
                         required time                         21.974    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  9.512    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 3.419ns (32.685%)  route 7.041ns (67.315%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 22.108 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.778     5.955    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     6.108 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.257     7.366    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.361     7.727 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=64, routed)          2.152     9.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.327    10.206 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__4/O
                         net (fo=10, routed)          1.139    11.345    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__4
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__7/O
                         net (fo=8, routed)           0.715    12.184    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_4
    SLICE_X25Y2          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.496    22.108    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.122    
                         clock uncertainty           -0.181    21.941    
    SLICE_X25Y2          FDRE (Setup_fdre_C_CE)      -0.205    21.736    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.736    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 3.419ns (32.685%)  route 7.041ns (67.315%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 22.108 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.778     5.955    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     6.108 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.257     7.366    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.361     7.727 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=64, routed)          2.152     9.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.327    10.206 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__4/O
                         net (fo=10, routed)          1.139    11.345    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__4
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__7/O
                         net (fo=8, routed)           0.715    12.184    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_4
    SLICE_X25Y2          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.496    22.108    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.122    
                         clock uncertainty           -0.181    21.941    
    SLICE_X25Y2          FDRE (Setup_fdre_C_CE)      -0.205    21.736    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.736    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 3.419ns (32.685%)  route 7.041ns (67.315%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 22.108 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.778     5.955    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     6.108 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.257     7.366    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.361     7.727 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=64, routed)          2.152     9.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.327    10.206 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__4/O
                         net (fo=10, routed)          1.139    11.345    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__4
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__7/O
                         net (fo=8, routed)           0.715    12.184    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_4
    SLICE_X25Y2          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.496    22.108    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.122    
                         clock uncertainty           -0.181    21.941    
    SLICE_X25Y2          FDRE (Setup_fdre_C_CE)      -0.205    21.736    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.736    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 3.419ns (32.685%)  route 7.041ns (67.315%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 22.108 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.778     5.955    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     6.108 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.257     7.366    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.361     7.727 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=64, routed)          2.152     9.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.327    10.206 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__4/O
                         net (fo=10, routed)          1.139    11.345    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__4
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__7/O
                         net (fo=8, routed)           0.715    12.184    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_4
    SLICE_X25Y2          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.496    22.108    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.122    
                         clock uncertainty           -0.181    21.941    
    SLICE_X25Y2          FDRE (Setup_fdre_C_CE)      -0.205    21.736    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.736    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 3.419ns (32.685%)  route 7.041ns (67.315%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 22.108 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.778     5.955    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRC2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     6.108 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.257     7.366    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.361     7.727 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=64, routed)          2.152     9.879    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[2]
    SLICE_X23Y10         LUT2 (Prop_lut2_I0_O)        0.327    10.206 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__4/O
                         net (fo=10, routed)          1.139    11.345    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__4
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    11.469 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__7/O
                         net (fo=8, routed)           0.715    12.184    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce1_out_4
    SLICE_X25Y2          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.496    22.108    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    22.122    
                         clock uncertainty           -0.181    21.941    
    SLICE_X25Y2          FDRE (Setup_fdre_C_CE)      -0.205    21.736    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem16/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.736    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.611ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@20.611ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 3.833ns (36.175%)  route 6.763ns (63.825%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.110 - 20.611 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.355ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.723     1.723    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     4.177 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=14, routed)          1.971     6.149    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRA2
    SLICE_X4Y6           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     6.297 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.875     7.172    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.356     7.528 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=75, routed)          3.126    10.654    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[0]
    SLICE_X33Y2          LUT6 (Prop_lut6_I4_O)        0.332    10.986 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22[0][5]_i_4/O
                         net (fo=1, routed)           0.000    10.986    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_pipe_34_22[0][5]_i_4
    SLICE_X33Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    11.231 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22_reg[0][5]_i_2/O
                         net (fo=1, routed)           0.790    12.021    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_pipe_34_22_reg[0][5]_i_2
    SLICE_X26Y8          LUT6 (Prop_lut6_I5_O)        0.298    12.319 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/pipe_34_22[0][5]_i_1/O
                         net (fo=1, routed)           0.000    12.319    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/unregy_join_6_1[5]
    SLICE_X26Y8          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                     20.611    20.611 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.611 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    22.099    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.921 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.520    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.611 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        1.498    22.110    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/clk
    SLICE_X26Y8                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][5]/C
                         clock pessimism              0.014    22.124    
                         clock uncertainty           -0.181    21.943    
    SLICE_X26Y8          FDRE (Setup_fdre_C_D)        0.031    21.974    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/inputselect/mux/pipe_34_22_reg[0][5]
  -------------------------------------------------------------------
                         required time                         21.974    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  9.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.206     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X16Y9          RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X16Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.206     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X16Y9          RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X16Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.206     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X16Y9          RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X16Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.206     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X16Y9          RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X16Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.206     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X16Y9          RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X16Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.206     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X16Y9          RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X16Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.206     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X16Y9          RAMS32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X16Y9          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.206     0.909    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X16Y9          RAMS32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.830     0.830    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y9                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X16Y9          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.661%)  route 0.196ns (51.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.558     0.558    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X21Y11                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.196     0.895    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/addsub/p_0_out[6]
    SLICE_X22Y11         LUT3 (Prop_lut3_I1_O)        0.045     0.940 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/addsub/fd_prim_array[6].bit_is_0.fdre_comp_i_1/O
                         net (fo=1, routed)           0.000     0.940    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[6]
    SLICE_X22Y11         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.826     0.826    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y11                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.821    
    SLICE_X22Y11         FDRE (Hold_fdre_C_D)         0.091     0.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/levelmonitor/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_0  {rise@0.000ns fall@10.306ns period=20.611ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.561     0.561    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=19, routed)          0.218     0.920    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X20Y0          RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3193, routed)        0.831     0.831    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X20Y0                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X20Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PS_PL_clk_wiz_0_0
Waveform:           { 0 10.3057 }
Period:             20.611
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y2      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y2      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X1Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y3      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB36_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     20.611  18.035   RAMB18_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     20.611  18.035   RAMB18_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.611  192.749  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                              
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                                 
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     10.306  9.056    SLICE_X6Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.306  9.056    SLICE_X8Y15      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK                                                              
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y7       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y7       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y7       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].large_spm.spm_ram/RAMS64E_C/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y7       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[0].large_spm.spm_ram/RAMS64E_D/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y6       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y6       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y6       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_C/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X6Y6       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_D/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X8Y7       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                   
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250     10.306  9.056    SLICE_X8Y7       PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PS_PL_clk_wiz_0_0
  To Clock:  clkfbout_PS_PL_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PS_PL_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                            
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    PS_PL_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                    
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y2  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  



