







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN76_INTERNAL_54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d6thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
































































































.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];

.visible .entry _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot0[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1415>;
.reg .f64 %fd<127>;
.reg .b64 %rd<1587>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1586, __local_depot0;
cvta.local.u64 %SP, %rd1586;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd40, %SP, 0;
cvta.to.local.u64 %rd2, %rd40;
mov.u32 %r1363, 0;
mov.pred %p4, 0;
@%p4 bra BB0_2;

BB0_1:
mul.wide.s32 %rd41, %r1363, 8;
add.s64 %rd42, %rd3, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd2, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r1363, %r1363, 1;
setp.lt.u32	%p5, %r1363, 27;
@%p5 bra BB0_1;

BB0_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r1365, %r142, %r143, %r144;
setp.ge.u32	%p6, %r1365, %r134;
@%p6 bra BB0_299;

ld.param.u32 %r146, [%rd1+108];
mul.lo.s32 %r4, %r1365, %r146;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1364, %r5, -1;
mov.u32 %r1366, 0;
setp.lt.s32	%p7, %r1364, 1;
@%p7 bra BB0_6;

mul.wide.s32 %rd45, %r5, 4;
add.s64 %rd1583, %rd2, %rd45;
mov.u32 %r1366, 0;

BB0_5:
ld.local.u32 %r148, [%rd1583+4];
rem.u32 %r149, %r1365, %r148;
ld.local.u32 %r150, [%rd1583+104];
mad.lo.s32 %r1366, %r150, %r149, %r1366;
div.u32 %r1365, %r1365, %r148;
add.s64 %rd1583, %rd1583, -4;
add.s32 %r1364, %r1364, -1;
setp.gt.s32	%p8, %r1364, 0;
@%p8 bra BB0_5;

BB0_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r151, [%rd2+108];
mad.lo.s32 %r15, %r151, %r1365, %r1366;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r135;
mov.f64 %fd125, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r135;
@%p9 bra BB0_8;

cvta.to.global.u64 %rd46, %rd8;
mad.lo.s32 %r152, %r16, %r136, %r4;
mul.wide.u32 %rd47, %r152, 8;
add.s64 %rd48, %rd46, %rd47;
ld.global.f64 %fd125, [%rd48];

BB0_8:
mov.u64 %rd1584, 0;
@%p9 bra BB0_10;

ld.local.u64 %rd50, [%rd2];
cvta.to.global.u64 %rd51, %rd50;
mad.lo.s32 %r153, %r16, %r137, %r15;
mul.wide.u32 %rd52, %r153, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.u64 %rd1584, [%rd53];

BB0_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd54, %r16;
mul.wide.s32 %rd55, %r16, 8;
mov.u64 %rd56, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd56, %rd55;
st.shared.f64 [%rd11], %fd125;
mov.u64 %rd57, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd57, %rd55;
st.shared.u64 [%rd12], %rd1584;
mov.u64 %rd58, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd58, %rd54;
st.shared.u8 [%rd13], %rs12;
setp.lt.u32	%p2, %r17, %r135;
mov.f64 %fd126, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r135;
@%p11 bra BB0_12;

cvta.to.global.u64 %rd59, %rd8;
mad.lo.s32 %r154, %r17, %r136, %r4;
mul.wide.u32 %rd60, %r154, 8;
add.s64 %rd61, %rd59, %rd60;
ld.global.f64 %fd126, [%rd61];

BB0_12:
mov.u64 %rd1585, 0;
@%p11 bra BB0_14;

ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd64, %rd63;
mad.lo.s32 %r155, %r17, %r137, %r15;
mul.wide.u32 %rd65, %r155, 8;
add.s64 %rd66, %rd64, %rd65;
ld.global.u64 %rd1585, [%rd66];

BB0_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.f64 [%rd11+8192], %fd126;
st.shared.u64 [%rd12+8192], %rd1585;
st.shared.u8 [%rd13+1024], %rs13;
bar.sync 0;
shl.b32 %r156, %r16, 1;
mul.wide.u32 %rd67, %r156, 8;
add.s64 %rd69, %rd56, %rd67;
ld.shared.f64 %fd5, [%rd69+8];
ld.shared.f64 %fd6, [%rd69];
setp.leu.f64	%p13, %fd6, %fd5;
@%p13 bra BB0_16;

cvt.u64.u32	%rd70, %r156;
add.s64 %rd72, %rd58, %rd70;
ld.shared.u8 %rs14, [%rd72];
mov.u32 %r1367, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB0_17;

BB0_16:
cvt.u64.u32	%rd73, %r156;
add.s64 %rd75, %rd58, %rd73;
ld.shared.u8 %rs15, [%rd75+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1367, 1, 0, %p15;

BB0_17:
and.b32 %r162, %r16, 1;
setp.ne.s32	%p16, %r1367, %r162;
@%p16 bra BB0_19;

add.s64 %rd78, %rd57, %rd67;
cvt.u64.u32	%rd79, %r156;
st.shared.f64 [%rd69], %fd5;
st.shared.f64 [%rd69+8], %fd6;
ld.shared.u64 %rd83, [%rd78];
ld.shared.u64 %rd84, [%rd78+8];
st.shared.u64 [%rd78], %rd84;
st.shared.u64 [%rd78+8], %rd83;
add.s64 %rd86, %rd58, %rd79;
ld.shared.u8 %rs16, [%rd86];
ld.shared.u8 %rs17, [%rd86+1];
st.shared.u8 [%rd86], %rs17;
st.shared.u8 [%rd86+1], %rs16;

BB0_19:
bar.sync 0;
sub.s32 %r22, %r156, %r162;
add.s32 %r168, %r22, 2;
mul.wide.u32 %rd87, %r168, 8;
add.s64 %rd89, %rd56, %rd87;
mul.wide.u32 %rd90, %r22, 8;
add.s64 %rd91, %rd56, %rd90;
ld.shared.f64 %fd7, [%rd89];
ld.shared.f64 %fd8, [%rd91];
setp.leu.f64	%p17, %fd8, %fd7;
@%p17 bra BB0_21;

cvt.u64.u32	%rd92, %r22;
add.s64 %rd94, %rd58, %rd92;
ld.shared.u8 %rs18, [%rd94];
mov.u32 %r1368, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB0_22;

BB0_21:
cvt.u64.u32	%rd95, %r168;
add.s64 %rd97, %rd58, %rd95;
ld.shared.u8 %rs19, [%rd97];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1368, 1, 0, %p19;

BB0_22:
bfe.u32 %r180, %r16, 1, 1;
setp.ne.s32	%p20, %r1368, %r180;
@%p20 bra BB0_24;

add.s64 %rd100, %rd57, %rd90;
add.s64 %rd102, %rd57, %rd87;
cvt.u64.u32	%rd103, %r22;
st.shared.f64 [%rd91], %fd7;
cvt.u64.u32	%rd107, %r168;
st.shared.f64 [%rd89], %fd8;
ld.shared.u64 %rd110, [%rd100];
ld.shared.u64 %rd111, [%rd102];
st.shared.u64 [%rd100], %rd111;
st.shared.u64 [%rd102], %rd110;
add.s64 %rd113, %rd58, %rd103;
ld.shared.u8 %rs20, [%rd113];
add.s64 %rd114, %rd58, %rd107;
ld.shared.u8 %rs21, [%rd114];
st.shared.u8 [%rd113], %rs21;
st.shared.u8 [%rd114], %rs20;

BB0_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd69+8];
ld.shared.f64 %fd10, [%rd69];
setp.leu.f64	%p21, %fd10, %fd9;
@%p21 bra BB0_26;

cvt.u64.u32	%rd118, %r156;
add.s64 %rd120, %rd58, %rd118;
ld.shared.u8 %rs22, [%rd120];
mov.u32 %r1369, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB0_27;

BB0_26:
cvt.u64.u32	%rd121, %r156;
add.s64 %rd123, %rd58, %rd121;
ld.shared.u8 %rs23, [%rd123+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1369, 1, 0, %p23;

BB0_27:
bfe.u32 %r195, %r16, 1, 1;
setp.ne.s32	%p24, %r1369, %r195;
@%p24 bra BB0_29;

cvt.u64.u32	%rd124, %r156;
st.shared.f64 [%rd69], %fd9;
st.shared.f64 [%rd69+8], %fd10;
add.s64 %rd129, %rd57, %rd67;
ld.shared.u64 %rd130, [%rd129];
ld.shared.u64 %rd131, [%rd129+8];
st.shared.u64 [%rd129], %rd131;
st.shared.u64 [%rd129+8], %rd130;
add.s64 %rd133, %rd58, %rd124;
ld.shared.u8 %rs24, [%rd133];
ld.shared.u8 %rs25, [%rd133+1];
st.shared.u8 [%rd133], %rs25;
st.shared.u8 [%rd133+1], %rs24;

BB0_29:
bar.sync 0;
and.b32 %r198, %r16, 3;
sub.s32 %r28, %r156, %r198;
add.s32 %r200, %r28, 4;
mul.wide.u32 %rd134, %r200, 8;
add.s64 %rd136, %rd56, %rd134;
mul.wide.u32 %rd137, %r28, 8;
add.s64 %rd138, %rd56, %rd137;
ld.shared.f64 %fd11, [%rd136];
ld.shared.f64 %fd12, [%rd138];
setp.leu.f64	%p25, %fd12, %fd11;
@%p25 bra BB0_31;

cvt.u64.u32	%rd139, %r28;
add.s64 %rd141, %rd58, %rd139;
ld.shared.u8 %rs26, [%rd141];
mov.u32 %r1370, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB0_32;

BB0_31:
cvt.u64.u32	%rd142, %r200;
add.s64 %rd144, %rd58, %rd142;
ld.shared.u8 %rs27, [%rd144];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1370, 1, 0, %p27;

BB0_32:
bfe.u32 %r212, %r16, 2, 1;
setp.ne.s32	%p28, %r1370, %r212;
@%p28 bra BB0_34;

add.s64 %rd147, %rd57, %rd137;
add.s64 %rd149, %rd57, %rd134;
cvt.u64.u32	%rd150, %r28;
st.shared.f64 [%rd138], %fd11;
cvt.u64.u32	%rd154, %r200;
st.shared.f64 [%rd136], %fd12;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd58, %rd150;
ld.shared.u8 %rs28, [%rd160];
add.s64 %rd161, %rd58, %rd154;
ld.shared.u8 %rs29, [%rd161];
st.shared.u8 [%rd160], %rs29;
st.shared.u8 [%rd161], %rs28;

BB0_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd89];
ld.shared.f64 %fd14, [%rd91];
setp.leu.f64	%p29, %fd14, %fd13;
@%p29 bra BB0_36;

cvt.u64.u32	%rd167, %r22;
add.s64 %rd169, %rd58, %rd167;
ld.shared.u8 %rs30, [%rd169];
mov.u32 %r1371, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB0_37;

BB0_36:
cvt.u64.u32	%rd170, %r168;
add.s64 %rd172, %rd58, %rd170;
ld.shared.u8 %rs31, [%rd172];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1371, 1, 0, %p31;

BB0_37:
bfe.u32 %r235, %r16, 2, 1;
setp.ne.s32	%p32, %r1371, %r235;
@%p32 bra BB0_39;

cvt.u64.u32	%rd173, %r22;
st.shared.f64 [%rd91], %fd13;
cvt.u64.u32	%rd177, %r168;
st.shared.f64 [%rd89], %fd14;
add.s64 %rd181, %rd57, %rd90;
ld.shared.u64 %rd182, [%rd181];
add.s64 %rd183, %rd57, %rd87;
ld.shared.u64 %rd184, [%rd183];
st.shared.u64 [%rd181], %rd184;
st.shared.u64 [%rd183], %rd182;
add.s64 %rd186, %rd58, %rd173;
ld.shared.u8 %rs32, [%rd186];
add.s64 %rd187, %rd58, %rd177;
ld.shared.u8 %rs33, [%rd187];
st.shared.u8 [%rd186], %rs33;
st.shared.u8 [%rd187], %rs32;

BB0_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd69+8];
ld.shared.f64 %fd16, [%rd69];
setp.leu.f64	%p33, %fd16, %fd15;
@%p33 bra BB0_41;

cvt.u64.u32	%rd191, %r156;
add.s64 %rd193, %rd58, %rd191;
ld.shared.u8 %rs34, [%rd193];
mov.u32 %r1372, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB0_42;

BB0_41:
cvt.u64.u32	%rd194, %r156;
add.s64 %rd196, %rd58, %rd194;
ld.shared.u8 %rs35, [%rd196+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1372, 1, 0, %p35;

BB0_42:
bfe.u32 %r249, %r16, 2, 1;
setp.ne.s32	%p36, %r1372, %r249;
@%p36 bra BB0_44;

cvt.u64.u32	%rd197, %r156;
st.shared.f64 [%rd69], %fd15;
st.shared.f64 [%rd69+8], %fd16;
add.s64 %rd202, %rd57, %rd67;
ld.shared.u64 %rd203, [%rd202];
ld.shared.u64 %rd204, [%rd202+8];
st.shared.u64 [%rd202], %rd204;
st.shared.u64 [%rd202+8], %rd203;
add.s64 %rd206, %rd58, %rd197;
ld.shared.u8 %rs36, [%rd206];
ld.shared.u8 %rs37, [%rd206+1];
st.shared.u8 [%rd206], %rs37;
st.shared.u8 [%rd206+1], %rs36;

BB0_44:
bar.sync 0;
and.b32 %r252, %r16, 7;
sub.s32 %r36, %r156, %r252;
add.s32 %r254, %r36, 8;
mul.wide.u32 %rd207, %r254, 8;
add.s64 %rd209, %rd56, %rd207;
mul.wide.u32 %rd210, %r36, 8;
add.s64 %rd211, %rd56, %rd210;
ld.shared.f64 %fd17, [%rd209];
ld.shared.f64 %fd18, [%rd211];
setp.leu.f64	%p37, %fd18, %fd17;
@%p37 bra BB0_46;

cvt.u64.u32	%rd212, %r36;
add.s64 %rd214, %rd58, %rd212;
ld.shared.u8 %rs38, [%rd214];
mov.u32 %r1373, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB0_47;

BB0_46:
cvt.u64.u32	%rd215, %r254;
add.s64 %rd217, %rd58, %rd215;
ld.shared.u8 %rs39, [%rd217];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1373, 1, 0, %p39;

BB0_47:
bfe.u32 %r266, %r16, 3, 1;
setp.ne.s32	%p40, %r1373, %r266;
@%p40 bra BB0_49;

add.s64 %rd220, %rd57, %rd210;
add.s64 %rd222, %rd57, %rd207;
cvt.u64.u32	%rd223, %r36;
st.shared.f64 [%rd211], %fd17;
cvt.u64.u32	%rd227, %r254;
st.shared.f64 [%rd209], %fd18;
ld.shared.u64 %rd230, [%rd220];
ld.shared.u64 %rd231, [%rd222];
st.shared.u64 [%rd220], %rd231;
st.shared.u64 [%rd222], %rd230;
add.s64 %rd233, %rd58, %rd223;
ld.shared.u8 %rs40, [%rd233];
add.s64 %rd234, %rd58, %rd227;
ld.shared.u8 %rs41, [%rd234];
st.shared.u8 [%rd233], %rs41;
st.shared.u8 [%rd234], %rs40;

BB0_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd136];
ld.shared.f64 %fd20, [%rd138];
setp.leu.f64	%p41, %fd20, %fd19;
@%p41 bra BB0_51;

cvt.u64.u32	%rd240, %r28;
add.s64 %rd242, %rd58, %rd240;
ld.shared.u8 %rs42, [%rd242];
mov.u32 %r1374, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB0_52;

BB0_51:
cvt.u64.u32	%rd243, %r200;
add.s64 %rd245, %rd58, %rd243;
ld.shared.u8 %rs43, [%rd245];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1374, 1, 0, %p43;

BB0_52:
bfe.u32 %r289, %r16, 3, 1;
setp.ne.s32	%p44, %r1374, %r289;
@%p44 bra BB0_54;

cvt.u64.u32	%rd246, %r28;
st.shared.f64 [%rd138], %fd19;
cvt.u64.u32	%rd250, %r200;
st.shared.f64 [%rd136], %fd20;
add.s64 %rd254, %rd57, %rd137;
ld.shared.u64 %rd255, [%rd254];
add.s64 %rd256, %rd57, %rd134;
ld.shared.u64 %rd257, [%rd256];
st.shared.u64 [%rd254], %rd257;
st.shared.u64 [%rd256], %rd255;
add.s64 %rd259, %rd58, %rd246;
ld.shared.u8 %rs44, [%rd259];
add.s64 %rd260, %rd58, %rd250;
ld.shared.u8 %rs45, [%rd260];
st.shared.u8 [%rd259], %rs45;
st.shared.u8 [%rd260], %rs44;

BB0_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd89];
ld.shared.f64 %fd22, [%rd91];
setp.leu.f64	%p45, %fd22, %fd21;
@%p45 bra BB0_56;

cvt.u64.u32	%rd266, %r22;
add.s64 %rd268, %rd58, %rd266;
ld.shared.u8 %rs46, [%rd268];
mov.u32 %r1375, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB0_57;

BB0_56:
cvt.u64.u32	%rd269, %r168;
add.s64 %rd271, %rd58, %rd269;
ld.shared.u8 %rs47, [%rd271];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1375, 1, 0, %p47;

BB0_57:
bfe.u32 %r311, %r16, 3, 1;
setp.ne.s32	%p48, %r1375, %r311;
@%p48 bra BB0_59;

mul.wide.u32 %rd1581, %r22, 8;
cvt.u64.u32	%rd272, %r22;
st.shared.f64 [%rd91], %fd21;
cvt.u64.u32	%rd276, %r168;
st.shared.f64 [%rd89], %fd22;
add.s64 %rd280, %rd57, %rd1581;
ld.shared.u64 %rd281, [%rd280];
add.s64 %rd282, %rd57, %rd87;
ld.shared.u64 %rd283, [%rd282];
st.shared.u64 [%rd280], %rd283;
st.shared.u64 [%rd282], %rd281;
add.s64 %rd285, %rd58, %rd272;
ld.shared.u8 %rs48, [%rd285];
add.s64 %rd286, %rd58, %rd276;
ld.shared.u8 %rs49, [%rd286];
st.shared.u8 [%rd285], %rs49;
st.shared.u8 [%rd286], %rs48;

BB0_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd69+8];
ld.shared.f64 %fd24, [%rd69];
setp.leu.f64	%p49, %fd24, %fd23;
@%p49 bra BB0_61;

cvt.u64.u32	%rd290, %r156;
add.s64 %rd292, %rd58, %rd290;
ld.shared.u8 %rs50, [%rd292];
mov.u32 %r1376, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB0_62;

BB0_61:
cvt.u64.u32	%rd293, %r156;
add.s64 %rd295, %rd58, %rd293;
ld.shared.u8 %rs51, [%rd295+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1376, 1, 0, %p51;

BB0_62:
bfe.u32 %r325, %r16, 3, 1;
setp.ne.s32	%p52, %r1376, %r325;
@%p52 bra BB0_64;

mul.wide.u32 %rd1580, %r156, 8;
cvt.u64.u32	%rd296, %r156;
st.shared.f64 [%rd69], %fd23;
st.shared.f64 [%rd69+8], %fd24;
add.s64 %rd301, %rd57, %rd1580;
ld.shared.u64 %rd302, [%rd301];
ld.shared.u64 %rd303, [%rd301+8];
st.shared.u64 [%rd301], %rd303;
st.shared.u64 [%rd301+8], %rd302;
add.s64 %rd305, %rd58, %rd296;
ld.shared.u8 %rs52, [%rd305];
ld.shared.u8 %rs53, [%rd305+1];
st.shared.u8 [%rd305], %rs53;
st.shared.u8 [%rd305+1], %rs52;

BB0_64:
bar.sync 0;
and.b32 %r328, %r16, 15;
sub.s32 %r46, %r156, %r328;
add.s32 %r330, %r46, 16;
mul.wide.u32 %rd306, %r330, 8;
add.s64 %rd308, %rd56, %rd306;
mul.wide.u32 %rd309, %r46, 8;
add.s64 %rd310, %rd56, %rd309;
ld.shared.f64 %fd25, [%rd308];
ld.shared.f64 %fd26, [%rd310];
setp.leu.f64	%p53, %fd26, %fd25;
@%p53 bra BB0_66;

cvt.u64.u32	%rd311, %r46;
add.s64 %rd313, %rd58, %rd311;
ld.shared.u8 %rs54, [%rd313];
mov.u32 %r1377, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB0_67;

BB0_66:
cvt.u64.u32	%rd314, %r330;
add.s64 %rd316, %rd58, %rd314;
ld.shared.u8 %rs55, [%rd316];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1377, 1, 0, %p55;

BB0_67:
bfe.u32 %r342, %r16, 4, 1;
setp.ne.s32	%p56, %r1377, %r342;
@%p56 bra BB0_69;

add.s64 %rd319, %rd57, %rd309;
add.s64 %rd321, %rd57, %rd306;
cvt.u64.u32	%rd322, %r46;
st.shared.f64 [%rd310], %fd25;
cvt.u64.u32	%rd326, %r330;
st.shared.f64 [%rd308], %fd26;
ld.shared.u64 %rd329, [%rd319];
ld.shared.u64 %rd330, [%rd321];
st.shared.u64 [%rd319], %rd330;
st.shared.u64 [%rd321], %rd329;
add.s64 %rd332, %rd58, %rd322;
ld.shared.u8 %rs56, [%rd332];
add.s64 %rd333, %rd58, %rd326;
ld.shared.u8 %rs57, [%rd333];
st.shared.u8 [%rd332], %rs57;
st.shared.u8 [%rd333], %rs56;

BB0_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd209];
ld.shared.f64 %fd28, [%rd211];
setp.leu.f64	%p57, %fd28, %fd27;
@%p57 bra BB0_71;

cvt.u64.u32	%rd339, %r36;
add.s64 %rd341, %rd58, %rd339;
ld.shared.u8 %rs58, [%rd341];
mov.u32 %r1378, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB0_72;

BB0_71:
cvt.u64.u32	%rd342, %r254;
add.s64 %rd344, %rd58, %rd342;
ld.shared.u8 %rs59, [%rd344];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1378, 1, 0, %p59;

BB0_72:
bfe.u32 %r365, %r16, 4, 1;
setp.ne.s32	%p60, %r1378, %r365;
@%p60 bra BB0_74;

mul.wide.u32 %rd1571, %r254, 8;
mul.wide.u32 %rd1570, %r36, 8;
cvt.u64.u32	%rd345, %r36;
st.shared.f64 [%rd211], %fd27;
cvt.u64.u32	%rd349, %r254;
st.shared.f64 [%rd209], %fd28;
add.s64 %rd353, %rd57, %rd1570;
ld.shared.u64 %rd354, [%rd353];
add.s64 %rd355, %rd57, %rd1571;
ld.shared.u64 %rd356, [%rd355];
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd355], %rd354;
add.s64 %rd358, %rd58, %rd345;
ld.shared.u8 %rs60, [%rd358];
add.s64 %rd359, %rd58, %rd349;
ld.shared.u8 %rs61, [%rd359];
st.shared.u8 [%rd358], %rs61;
st.shared.u8 [%rd359], %rs60;

BB0_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd136];
ld.shared.f64 %fd30, [%rd138];
setp.leu.f64	%p61, %fd30, %fd29;
@%p61 bra BB0_76;

cvt.u64.u32	%rd365, %r28;
add.s64 %rd367, %rd58, %rd365;
ld.shared.u8 %rs62, [%rd367];
mov.u32 %r1379, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB0_77;

BB0_76:
cvt.u64.u32	%rd368, %r200;
add.s64 %rd370, %rd58, %rd368;
ld.shared.u8 %rs63, [%rd370];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1379, 1, 0, %p63;

BB0_77:
bfe.u32 %r387, %r16, 4, 1;
setp.ne.s32	%p64, %r1379, %r387;
@%p64 bra BB0_79;

mul.wide.u32 %rd1569, %r200, 8;
mul.wide.u32 %rd1568, %r28, 8;
cvt.u64.u32	%rd371, %r28;
st.shared.f64 [%rd138], %fd29;
cvt.u64.u32	%rd375, %r200;
st.shared.f64 [%rd136], %fd30;
add.s64 %rd379, %rd57, %rd1568;
ld.shared.u64 %rd380, [%rd379];
add.s64 %rd381, %rd57, %rd1569;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd379], %rd382;
st.shared.u64 [%rd381], %rd380;
add.s64 %rd384, %rd58, %rd371;
ld.shared.u8 %rs64, [%rd384];
add.s64 %rd385, %rd58, %rd375;
ld.shared.u8 %rs65, [%rd385];
st.shared.u8 [%rd384], %rs65;
st.shared.u8 [%rd385], %rs64;

BB0_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd89];
ld.shared.f64 %fd32, [%rd91];
setp.leu.f64	%p65, %fd32, %fd31;
@%p65 bra BB0_81;

cvt.u64.u32	%rd391, %r22;
add.s64 %rd393, %rd58, %rd391;
ld.shared.u8 %rs66, [%rd393];
mov.u32 %r1380, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB0_82;

BB0_81:
cvt.u64.u32	%rd394, %r168;
add.s64 %rd396, %rd58, %rd394;
ld.shared.u8 %rs67, [%rd396];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1380, 1, 0, %p67;

BB0_82:
bfe.u32 %r409, %r16, 4, 1;
setp.ne.s32	%p68, %r1380, %r409;
@%p68 bra BB0_84;

mul.wide.u32 %rd1567, %r168, 8;
mul.wide.u32 %rd1566, %r22, 8;
cvt.u64.u32	%rd397, %r22;
st.shared.f64 [%rd91], %fd31;
cvt.u64.u32	%rd401, %r168;
st.shared.f64 [%rd89], %fd32;
add.s64 %rd405, %rd57, %rd1566;
ld.shared.u64 %rd406, [%rd405];
add.s64 %rd407, %rd57, %rd1567;
ld.shared.u64 %rd408, [%rd407];
st.shared.u64 [%rd405], %rd408;
st.shared.u64 [%rd407], %rd406;
add.s64 %rd410, %rd58, %rd397;
ld.shared.u8 %rs68, [%rd410];
add.s64 %rd411, %rd58, %rd401;
ld.shared.u8 %rs69, [%rd411];
st.shared.u8 [%rd410], %rs69;
st.shared.u8 [%rd411], %rs68;

BB0_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd69+8];
ld.shared.f64 %fd34, [%rd69];
setp.leu.f64	%p69, %fd34, %fd33;
@%p69 bra BB0_86;

cvt.u64.u32	%rd415, %r156;
add.s64 %rd417, %rd58, %rd415;
ld.shared.u8 %rs70, [%rd417];
mov.u32 %r1381, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB0_87;

BB0_86:
cvt.u64.u32	%rd418, %r156;
add.s64 %rd420, %rd58, %rd418;
ld.shared.u8 %rs71, [%rd420+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1381, 1, 0, %p71;

BB0_87:
bfe.u32 %r423, %r16, 4, 1;
setp.ne.s32	%p72, %r1381, %r423;
@%p72 bra BB0_89;

mul.wide.u32 %rd1565, %r156, 8;
cvt.u64.u32	%rd421, %r156;
st.shared.f64 [%rd69], %fd33;
st.shared.f64 [%rd69+8], %fd34;
add.s64 %rd426, %rd57, %rd1565;
ld.shared.u64 %rd427, [%rd426];
ld.shared.u64 %rd428, [%rd426+8];
st.shared.u64 [%rd426], %rd428;
st.shared.u64 [%rd426+8], %rd427;
add.s64 %rd430, %rd58, %rd421;
ld.shared.u8 %rs72, [%rd430];
ld.shared.u8 %rs73, [%rd430+1];
st.shared.u8 [%rd430], %rs73;
st.shared.u8 [%rd430+1], %rs72;

BB0_89:
bar.sync 0;
and.b32 %r426, %r16, 31;
sub.s32 %r58, %r156, %r426;
add.s32 %r428, %r58, 32;
mul.wide.u32 %rd431, %r428, 8;
add.s64 %rd433, %rd56, %rd431;
mul.wide.u32 %rd434, %r58, 8;
add.s64 %rd435, %rd56, %rd434;
ld.shared.f64 %fd35, [%rd433];
ld.shared.f64 %fd36, [%rd435];
setp.leu.f64	%p73, %fd36, %fd35;
@%p73 bra BB0_91;

cvt.u64.u32	%rd436, %r58;
add.s64 %rd438, %rd58, %rd436;
ld.shared.u8 %rs74, [%rd438];
mov.u32 %r1382, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB0_92;

BB0_91:
add.s32 %r1361, %r58, 32;
cvt.u64.u32	%rd439, %r1361;
add.s64 %rd441, %rd58, %rd439;
ld.shared.u8 %rs75, [%rd441];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1382, 1, 0, %p75;

BB0_92:
bfe.u32 %r440, %r16, 5, 1;
setp.ne.s32	%p76, %r1382, %r440;
@%p76 bra BB0_94;

add.s64 %rd1582, %rd56, %rd431;
add.s32 %r1362, %r58, 32;
mul.wide.u32 %rd1573, %r58, 8;
add.s64 %rd444, %rd57, %rd1573;
add.s64 %rd446, %rd57, %rd431;
cvt.u64.u32	%rd447, %r58;
st.shared.f64 [%rd435], %fd35;
cvt.u64.u32	%rd451, %r1362;
st.shared.f64 [%rd1582], %fd36;
ld.shared.u64 %rd454, [%rd444];
ld.shared.u64 %rd455, [%rd446];
st.shared.u64 [%rd444], %rd455;
st.shared.u64 [%rd446], %rd454;
add.s64 %rd457, %rd58, %rd447;
ld.shared.u8 %rs76, [%rd457];
add.s64 %rd458, %rd58, %rd451;
ld.shared.u8 %rs77, [%rd458];
st.shared.u8 [%rd457], %rs77;
st.shared.u8 [%rd458], %rs76;

BB0_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd308];
ld.shared.f64 %fd38, [%rd310];
setp.leu.f64	%p77, %fd38, %fd37;
@%p77 bra BB0_96;

cvt.u64.u32	%rd464, %r46;
add.s64 %rd466, %rd58, %rd464;
ld.shared.u8 %rs78, [%rd466];
mov.u32 %r1383, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB0_97;

BB0_96:
cvt.u64.u32	%rd467, %r330;
add.s64 %rd469, %rd58, %rd467;
ld.shared.u8 %rs79, [%rd469];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1383, 1, 0, %p79;

BB0_97:
bfe.u32 %r463, %r16, 5, 1;
setp.ne.s32	%p80, %r1383, %r463;
@%p80 bra BB0_99;

mul.wide.u32 %rd1572, %r330, 8;
mul.wide.u32 %rd1564, %r46, 8;
cvt.u64.u32	%rd470, %r46;
st.shared.f64 [%rd310], %fd37;
cvt.u64.u32	%rd474, %r330;
st.shared.f64 [%rd308], %fd38;
add.s64 %rd478, %rd57, %rd1564;
ld.shared.u64 %rd479, [%rd478];
add.s64 %rd480, %rd57, %rd1572;
ld.shared.u64 %rd481, [%rd480];
st.shared.u64 [%rd478], %rd481;
st.shared.u64 [%rd480], %rd479;
add.s64 %rd483, %rd58, %rd470;
ld.shared.u8 %rs80, [%rd483];
add.s64 %rd484, %rd58, %rd474;
ld.shared.u8 %rs81, [%rd484];
st.shared.u8 [%rd483], %rs81;
st.shared.u8 [%rd484], %rs80;

BB0_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd209];
ld.shared.f64 %fd40, [%rd211];
setp.leu.f64	%p81, %fd40, %fd39;
@%p81 bra BB0_101;

cvt.u64.u32	%rd490, %r36;
add.s64 %rd492, %rd58, %rd490;
ld.shared.u8 %rs82, [%rd492];
mov.u32 %r1384, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB0_102;

BB0_101:
cvt.u64.u32	%rd493, %r254;
add.s64 %rd495, %rd58, %rd493;
ld.shared.u8 %rs83, [%rd495];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1384, 1, 0, %p83;

BB0_102:
bfe.u32 %r485, %r16, 5, 1;
setp.ne.s32	%p84, %r1384, %r485;
@%p84 bra BB0_104;

mul.wide.u32 %rd1563, %r254, 8;
mul.wide.u32 %rd1562, %r36, 8;
cvt.u64.u32	%rd496, %r36;
st.shared.f64 [%rd211], %fd39;
cvt.u64.u32	%rd500, %r254;
st.shared.f64 [%rd209], %fd40;
add.s64 %rd504, %rd57, %rd1562;
ld.shared.u64 %rd505, [%rd504];
add.s64 %rd506, %rd57, %rd1563;
ld.shared.u64 %rd507, [%rd506];
st.shared.u64 [%rd504], %rd507;
st.shared.u64 [%rd506], %rd505;
add.s64 %rd509, %rd58, %rd496;
ld.shared.u8 %rs84, [%rd509];
add.s64 %rd510, %rd58, %rd500;
ld.shared.u8 %rs85, [%rd510];
st.shared.u8 [%rd509], %rs85;
st.shared.u8 [%rd510], %rs84;

BB0_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd136];
ld.shared.f64 %fd42, [%rd138];
setp.leu.f64	%p85, %fd42, %fd41;
@%p85 bra BB0_106;

cvt.u64.u32	%rd516, %r28;
add.s64 %rd518, %rd58, %rd516;
ld.shared.u8 %rs86, [%rd518];
mov.u32 %r1385, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB0_107;

BB0_106:
cvt.u64.u32	%rd519, %r200;
add.s64 %rd521, %rd58, %rd519;
ld.shared.u8 %rs87, [%rd521];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1385, 1, 0, %p87;

BB0_107:
bfe.u32 %r507, %r16, 5, 1;
setp.ne.s32	%p88, %r1385, %r507;
@%p88 bra BB0_109;

mul.wide.u32 %rd1561, %r200, 8;
mul.wide.u32 %rd1560, %r28, 8;
cvt.u64.u32	%rd522, %r28;
st.shared.f64 [%rd138], %fd41;
cvt.u64.u32	%rd526, %r200;
st.shared.f64 [%rd136], %fd42;
add.s64 %rd530, %rd57, %rd1560;
ld.shared.u64 %rd531, [%rd530];
add.s64 %rd532, %rd57, %rd1561;
ld.shared.u64 %rd533, [%rd532];
st.shared.u64 [%rd530], %rd533;
st.shared.u64 [%rd532], %rd531;
add.s64 %rd535, %rd58, %rd522;
ld.shared.u8 %rs88, [%rd535];
add.s64 %rd536, %rd58, %rd526;
ld.shared.u8 %rs89, [%rd536];
st.shared.u8 [%rd535], %rs89;
st.shared.u8 [%rd536], %rs88;

BB0_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd89];
ld.shared.f64 %fd44, [%rd91];
setp.leu.f64	%p89, %fd44, %fd43;
@%p89 bra BB0_111;

cvt.u64.u32	%rd542, %r22;
add.s64 %rd544, %rd58, %rd542;
ld.shared.u8 %rs90, [%rd544];
mov.u32 %r1386, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB0_112;

BB0_111:
cvt.u64.u32	%rd545, %r168;
add.s64 %rd547, %rd58, %rd545;
ld.shared.u8 %rs91, [%rd547];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1386, 1, 0, %p91;

BB0_112:
bfe.u32 %r529, %r16, 5, 1;
setp.ne.s32	%p92, %r1386, %r529;
@%p92 bra BB0_114;

mul.wide.u32 %rd1559, %r168, 8;
mul.wide.u32 %rd1558, %r22, 8;
cvt.u64.u32	%rd548, %r22;
st.shared.f64 [%rd91], %fd43;
cvt.u64.u32	%rd552, %r168;
st.shared.f64 [%rd89], %fd44;
add.s64 %rd556, %rd57, %rd1558;
ld.shared.u64 %rd557, [%rd556];
add.s64 %rd558, %rd57, %rd1559;
ld.shared.u64 %rd559, [%rd558];
st.shared.u64 [%rd556], %rd559;
st.shared.u64 [%rd558], %rd557;
add.s64 %rd561, %rd58, %rd548;
ld.shared.u8 %rs92, [%rd561];
add.s64 %rd562, %rd58, %rd552;
ld.shared.u8 %rs93, [%rd562];
st.shared.u8 [%rd561], %rs93;
st.shared.u8 [%rd562], %rs92;

BB0_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd69+8];
ld.shared.f64 %fd46, [%rd69];
setp.leu.f64	%p93, %fd46, %fd45;
@%p93 bra BB0_116;

cvt.u64.u32	%rd566, %r156;
add.s64 %rd568, %rd58, %rd566;
ld.shared.u8 %rs94, [%rd568];
mov.u32 %r1387, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB0_117;

BB0_116:
cvt.u64.u32	%rd569, %r156;
add.s64 %rd571, %rd58, %rd569;
ld.shared.u8 %rs95, [%rd571+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1387, 1, 0, %p95;

BB0_117:
bfe.u32 %r543, %r16, 5, 1;
setp.ne.s32	%p96, %r1387, %r543;
@%p96 bra BB0_119;

mul.wide.u32 %rd1557, %r156, 8;
cvt.u64.u32	%rd572, %r156;
st.shared.f64 [%rd69], %fd45;
st.shared.f64 [%rd69+8], %fd46;
add.s64 %rd577, %rd57, %rd1557;
ld.shared.u64 %rd578, [%rd577];
ld.shared.u64 %rd579, [%rd577+8];
st.shared.u64 [%rd577], %rd579;
st.shared.u64 [%rd577+8], %rd578;
add.s64 %rd581, %rd58, %rd572;
ld.shared.u8 %rs96, [%rd581];
ld.shared.u8 %rs97, [%rd581+1];
st.shared.u8 [%rd581], %rs97;
st.shared.u8 [%rd581+1], %rs96;

BB0_119:
bar.sync 0;
and.b32 %r546, %r16, 63;
sub.s32 %r72, %r156, %r546;
add.s32 %r548, %r72, 64;
mul.wide.u32 %rd582, %r548, 8;
add.s64 %rd584, %rd56, %rd582;
mul.wide.u32 %rd585, %r72, 8;
add.s64 %rd586, %rd56, %rd585;
ld.shared.f64 %fd47, [%rd584];
ld.shared.f64 %fd48, [%rd586];
setp.leu.f64	%p97, %fd48, %fd47;
@%p97 bra BB0_121;

cvt.u64.u32	%rd587, %r72;
add.s64 %rd589, %rd58, %rd587;
ld.shared.u8 %rs98, [%rd589];
mov.u32 %r1388, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB0_122;

BB0_121:
add.s32 %r1339, %r72, 64;
cvt.u64.u32	%rd590, %r1339;
add.s64 %rd592, %rd58, %rd590;
ld.shared.u8 %rs99, [%rd592];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1388, 1, 0, %p99;

BB0_122:
bfe.u32 %r560, %r16, 6, 1;
setp.ne.s32	%p100, %r1388, %r560;
@%p100 bra BB0_124;

add.s64 %rd1579, %rd56, %rd582;
mul.wide.u32 %rd1578, %r72, 8;
add.s32 %r1340, %r72, 64;
add.s64 %rd595, %rd57, %rd1578;
add.s64 %rd597, %rd57, %rd582;
cvt.u64.u32	%rd598, %r72;
st.shared.f64 [%rd586], %fd47;
cvt.u64.u32	%rd602, %r1340;
st.shared.f64 [%rd1579], %fd48;
ld.shared.u64 %rd605, [%rd595];
ld.shared.u64 %rd606, [%rd597];
st.shared.u64 [%rd595], %rd606;
st.shared.u64 [%rd597], %rd605;
add.s64 %rd608, %rd58, %rd598;
ld.shared.u8 %rs100, [%rd608];
add.s64 %rd609, %rd58, %rd602;
ld.shared.u8 %rs101, [%rd609];
st.shared.u8 [%rd608], %rs101;
st.shared.u8 [%rd609], %rs100;

BB0_124:
bar.sync 0;
add.s64 %rd1574, %rd56, %rd431;
ld.shared.f64 %fd49, [%rd1574];
ld.shared.f64 %fd50, [%rd435];
setp.leu.f64	%p101, %fd50, %fd49;
@%p101 bra BB0_126;

cvt.u64.u32	%rd615, %r58;
add.s64 %rd617, %rd58, %rd615;
ld.shared.u8 %rs102, [%rd617];
mov.u32 %r1389, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB0_127;

BB0_126:
add.s32 %r1337, %r58, 32;
cvt.u64.u32	%rd618, %r1337;
add.s64 %rd620, %rd58, %rd618;
ld.shared.u8 %rs103, [%rd620];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1389, 1, 0, %p103;

BB0_127:
bfe.u32 %r583, %r16, 6, 1;
setp.ne.s32	%p104, %r1389, %r583;
@%p104 bra BB0_129;

add.s64 %rd1576, %rd56, %rd431;
add.s32 %r1338, %r58, 32;
mul.wide.u32 %rd1550, %r58, 8;
cvt.u64.u32	%rd621, %r58;
st.shared.f64 [%rd435], %fd49;
cvt.u64.u32	%rd625, %r1338;
st.shared.f64 [%rd1576], %fd50;
add.s64 %rd629, %rd57, %rd1550;
ld.shared.u64 %rd630, [%rd629];
add.s64 %rd631, %rd57, %rd431;
ld.shared.u64 %rd632, [%rd631];
st.shared.u64 [%rd629], %rd632;
st.shared.u64 [%rd631], %rd630;
add.s64 %rd634, %rd58, %rd621;
ld.shared.u8 %rs104, [%rd634];
add.s64 %rd635, %rd58, %rd625;
ld.shared.u8 %rs105, [%rd635];
st.shared.u8 [%rd634], %rs105;
st.shared.u8 [%rd635], %rs104;

BB0_129:
bar.sync 0;
ld.shared.f64 %fd51, [%rd308];
ld.shared.f64 %fd52, [%rd310];
setp.leu.f64	%p105, %fd52, %fd51;
@%p105 bra BB0_131;

cvt.u64.u32	%rd641, %r46;
add.s64 %rd643, %rd58, %rd641;
ld.shared.u8 %rs106, [%rd643];
mov.u32 %r1390, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB0_132;

BB0_131:
cvt.u64.u32	%rd644, %r330;
add.s64 %rd646, %rd58, %rd644;
ld.shared.u8 %rs107, [%rd646];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1390, 1, 0, %p107;

BB0_132:
bfe.u32 %r605, %r16, 6, 1;
setp.ne.s32	%p108, %r1390, %r605;
@%p108 bra BB0_134;

mul.wide.u32 %rd1549, %r330, 8;
mul.wide.u32 %rd1548, %r46, 8;
cvt.u64.u32	%rd647, %r46;
st.shared.f64 [%rd310], %fd51;
cvt.u64.u32	%rd651, %r330;
st.shared.f64 [%rd308], %fd52;
add.s64 %rd655, %rd57, %rd1548;
ld.shared.u64 %rd656, [%rd655];
add.s64 %rd657, %rd57, %rd1549;
ld.shared.u64 %rd658, [%rd657];
st.shared.u64 [%rd655], %rd658;
st.shared.u64 [%rd657], %rd656;
add.s64 %rd660, %rd58, %rd647;
ld.shared.u8 %rs108, [%rd660];
add.s64 %rd661, %rd58, %rd651;
ld.shared.u8 %rs109, [%rd661];
st.shared.u8 [%rd660], %rs109;
st.shared.u8 [%rd661], %rs108;

BB0_134:
bar.sync 0;
ld.shared.f64 %fd53, [%rd209];
ld.shared.f64 %fd54, [%rd211];
setp.leu.f64	%p109, %fd54, %fd53;
@%p109 bra BB0_136;

cvt.u64.u32	%rd667, %r36;
add.s64 %rd669, %rd58, %rd667;
ld.shared.u8 %rs110, [%rd669];
mov.u32 %r1391, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB0_137;

BB0_136:
cvt.u64.u32	%rd670, %r254;
add.s64 %rd672, %rd58, %rd670;
ld.shared.u8 %rs111, [%rd672];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1391, 1, 0, %p111;

BB0_137:
bfe.u32 %r627, %r16, 6, 1;
setp.ne.s32	%p112, %r1391, %r627;
@%p112 bra BB0_139;

mul.wide.u32 %rd1547, %r254, 8;
mul.wide.u32 %rd1546, %r36, 8;
cvt.u64.u32	%rd673, %r36;
st.shared.f64 [%rd211], %fd53;
cvt.u64.u32	%rd677, %r254;
st.shared.f64 [%rd209], %fd54;
add.s64 %rd681, %rd57, %rd1546;
ld.shared.u64 %rd682, [%rd681];
add.s64 %rd683, %rd57, %rd1547;
ld.shared.u64 %rd684, [%rd683];
st.shared.u64 [%rd681], %rd684;
st.shared.u64 [%rd683], %rd682;
add.s64 %rd686, %rd58, %rd673;
ld.shared.u8 %rs112, [%rd686];
add.s64 %rd687, %rd58, %rd677;
ld.shared.u8 %rs113, [%rd687];
st.shared.u8 [%rd686], %rs113;
st.shared.u8 [%rd687], %rs112;

BB0_139:
bar.sync 0;
ld.shared.f64 %fd55, [%rd136];
ld.shared.f64 %fd56, [%rd138];
setp.leu.f64	%p113, %fd56, %fd55;
@%p113 bra BB0_141;

cvt.u64.u32	%rd693, %r28;
add.s64 %rd695, %rd58, %rd693;
ld.shared.u8 %rs114, [%rd695];
mov.u32 %r1392, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB0_142;

BB0_141:
cvt.u64.u32	%rd696, %r200;
add.s64 %rd698, %rd58, %rd696;
ld.shared.u8 %rs115, [%rd698];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1392, 1, 0, %p115;

BB0_142:
bfe.u32 %r649, %r16, 6, 1;
setp.ne.s32	%p116, %r1392, %r649;
@%p116 bra BB0_144;

mul.wide.u32 %rd1545, %r200, 8;
mul.wide.u32 %rd1544, %r28, 8;
cvt.u64.u32	%rd699, %r28;
st.shared.f64 [%rd138], %fd55;
cvt.u64.u32	%rd703, %r200;
st.shared.f64 [%rd136], %fd56;
add.s64 %rd707, %rd57, %rd1544;
ld.shared.u64 %rd708, [%rd707];
add.s64 %rd709, %rd57, %rd1545;
ld.shared.u64 %rd710, [%rd709];
st.shared.u64 [%rd707], %rd710;
st.shared.u64 [%rd709], %rd708;
add.s64 %rd712, %rd58, %rd699;
ld.shared.u8 %rs116, [%rd712];
add.s64 %rd713, %rd58, %rd703;
ld.shared.u8 %rs117, [%rd713];
st.shared.u8 [%rd712], %rs117;
st.shared.u8 [%rd713], %rs116;

BB0_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd89];
ld.shared.f64 %fd58, [%rd91];
setp.leu.f64	%p117, %fd58, %fd57;
@%p117 bra BB0_146;

cvt.u64.u32	%rd719, %r22;
add.s64 %rd721, %rd58, %rd719;
ld.shared.u8 %rs118, [%rd721];
mov.u32 %r1393, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB0_147;

BB0_146:
cvt.u64.u32	%rd722, %r168;
add.s64 %rd724, %rd58, %rd722;
ld.shared.u8 %rs119, [%rd724];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1393, 1, 0, %p119;

BB0_147:
bfe.u32 %r671, %r16, 6, 1;
setp.ne.s32	%p120, %r1393, %r671;
@%p120 bra BB0_149;

mul.wide.u32 %rd1543, %r168, 8;
mul.wide.u32 %rd1542, %r22, 8;
cvt.u64.u32	%rd725, %r22;
st.shared.f64 [%rd91], %fd57;
cvt.u64.u32	%rd729, %r168;
st.shared.f64 [%rd89], %fd58;
add.s64 %rd733, %rd57, %rd1542;
ld.shared.u64 %rd734, [%rd733];
add.s64 %rd735, %rd57, %rd1543;
ld.shared.u64 %rd736, [%rd735];
st.shared.u64 [%rd733], %rd736;
st.shared.u64 [%rd735], %rd734;
add.s64 %rd738, %rd58, %rd725;
ld.shared.u8 %rs120, [%rd738];
add.s64 %rd739, %rd58, %rd729;
ld.shared.u8 %rs121, [%rd739];
st.shared.u8 [%rd738], %rs121;
st.shared.u8 [%rd739], %rs120;

BB0_149:
bar.sync 0;
ld.shared.f64 %fd59, [%rd69+8];
ld.shared.f64 %fd60, [%rd69];
setp.leu.f64	%p121, %fd60, %fd59;
@%p121 bra BB0_151;

cvt.u64.u32	%rd743, %r156;
add.s64 %rd745, %rd58, %rd743;
ld.shared.u8 %rs122, [%rd745];
mov.u32 %r1394, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB0_152;

BB0_151:
cvt.u64.u32	%rd746, %r156;
add.s64 %rd748, %rd58, %rd746;
ld.shared.u8 %rs123, [%rd748+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1394, 1, 0, %p123;

BB0_152:
bfe.u32 %r685, %r16, 6, 1;
setp.ne.s32	%p124, %r1394, %r685;
@%p124 bra BB0_154;

mul.wide.u32 %rd1541, %r156, 8;
cvt.u64.u32	%rd749, %r156;
st.shared.f64 [%rd69], %fd59;
st.shared.f64 [%rd69+8], %fd60;
add.s64 %rd754, %rd57, %rd1541;
ld.shared.u64 %rd755, [%rd754];
ld.shared.u64 %rd756, [%rd754+8];
st.shared.u64 [%rd754], %rd756;
st.shared.u64 [%rd754+8], %rd755;
add.s64 %rd758, %rd58, %rd749;
ld.shared.u8 %rs124, [%rd758];
ld.shared.u8 %rs125, [%rd758+1];
st.shared.u8 [%rd758], %rs125;
st.shared.u8 [%rd758+1], %rs124;

BB0_154:
bar.sync 0;
and.b32 %r688, %r16, 127;
sub.s32 %r88, %r156, %r688;
add.s32 %r690, %r88, 128;
mul.wide.u32 %rd759, %r690, 8;
add.s64 %rd761, %rd56, %rd759;
mul.wide.u32 %rd762, %r88, 8;
add.s64 %rd763, %rd56, %rd762;
ld.shared.f64 %fd61, [%rd761];
ld.shared.f64 %fd62, [%rd763];
setp.leu.f64	%p125, %fd62, %fd61;
@%p125 bra BB0_156;

cvt.u64.u32	%rd764, %r88;
add.s64 %rd766, %rd58, %rd764;
ld.shared.u8 %rs126, [%rd766];
mov.u32 %r1395, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB0_157;

BB0_156:
add.s32 %r1299, %r88, 128;
cvt.u64.u32	%rd767, %r1299;
add.s64 %rd769, %rd58, %rd767;
ld.shared.u8 %rs127, [%rd769];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1395, 1, 0, %p127;

BB0_157:
bfe.u32 %r702, %r16, 7, 1;
setp.ne.s32	%p128, %r1395, %r702;
@%p128 bra BB0_159;

add.s64 %rd1540, %rd56, %rd759;
mul.wide.u32 %rd1539, %r88, 8;
add.s32 %r1316, %r88, 128;
add.s64 %rd772, %rd57, %rd1539;
add.s64 %rd774, %rd57, %rd759;
cvt.u64.u32	%rd775, %r88;
st.shared.f64 [%rd763], %fd61;
cvt.u64.u32	%rd779, %r1316;
st.shared.f64 [%rd1540], %fd62;
ld.shared.u64 %rd782, [%rd772];
ld.shared.u64 %rd783, [%rd774];
st.shared.u64 [%rd772], %rd783;
st.shared.u64 [%rd774], %rd782;
add.s64 %rd785, %rd58, %rd775;
ld.shared.u8 %rs128, [%rd785];
add.s64 %rd786, %rd58, %rd779;
ld.shared.u8 %rs129, [%rd786];
st.shared.u8 [%rd785], %rs129;
st.shared.u8 [%rd786], %rs128;

BB0_159:
bar.sync 0;
add.s64 %rd1577, %rd56, %rd582;
ld.shared.f64 %fd63, [%rd1577];
ld.shared.f64 %fd64, [%rd586];
setp.leu.f64	%p129, %fd64, %fd63;
@%p129 bra BB0_161;

cvt.u64.u32	%rd792, %r72;
add.s64 %rd794, %rd58, %rd792;
ld.shared.u8 %rs130, [%rd794];
mov.u32 %r1396, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB0_162;

BB0_161:
add.s32 %r1300, %r72, 64;
cvt.u64.u32	%rd795, %r1300;
add.s64 %rd797, %rd58, %rd795;
ld.shared.u8 %rs131, [%rd797];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1396, 1, 0, %p131;

BB0_162:
bfe.u32 %r725, %r16, 7, 1;
setp.ne.s32	%p132, %r1396, %r725;
@%p132 bra BB0_164;

add.s64 %rd1553, %rd56, %rd582;
mul.wide.u32 %rd1538, %r72, 8;
add.s32 %r1315, %r72, 64;
cvt.u64.u32	%rd798, %r72;
st.shared.f64 [%rd586], %fd63;
cvt.u64.u32	%rd802, %r1315;
st.shared.f64 [%rd1553], %fd64;
add.s64 %rd806, %rd57, %rd1538;
ld.shared.u64 %rd807, [%rd806];
add.s64 %rd808, %rd57, %rd582;
ld.shared.u64 %rd809, [%rd808];
st.shared.u64 [%rd806], %rd809;
st.shared.u64 [%rd808], %rd807;
add.s64 %rd811, %rd58, %rd798;
ld.shared.u8 %rs132, [%rd811];
add.s64 %rd812, %rd58, %rd802;
ld.shared.u8 %rs133, [%rd812];
st.shared.u8 [%rd811], %rs133;
st.shared.u8 [%rd812], %rs132;

BB0_164:
bar.sync 0;
add.s64 %rd1575, %rd56, %rd431;
ld.shared.f64 %fd65, [%rd1575];
ld.shared.f64 %fd66, [%rd435];
setp.leu.f64	%p133, %fd66, %fd65;
@%p133 bra BB0_166;

cvt.u64.u32	%rd818, %r58;
add.s64 %rd820, %rd58, %rd818;
ld.shared.u8 %rs134, [%rd820];
mov.u32 %r1397, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB0_167;

BB0_166:
add.s32 %r1301, %r58, 32;
cvt.u64.u32	%rd821, %r1301;
add.s64 %rd823, %rd58, %rd821;
ld.shared.u8 %rs135, [%rd823];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1397, 1, 0, %p135;

BB0_167:
bfe.u32 %r747, %r16, 7, 1;
setp.ne.s32	%p136, %r1397, %r747;
@%p136 bra BB0_169;

add.s64 %rd1556, %rd56, %rd431;
mul.wide.u32 %rd1537, %r58, 8;
add.s32 %r1314, %r58, 32;
cvt.u64.u32	%rd824, %r58;
st.shared.f64 [%rd435], %fd65;
cvt.u64.u32	%rd828, %r1314;
st.shared.f64 [%rd1556], %fd66;
add.s64 %rd832, %rd57, %rd1537;
ld.shared.u64 %rd833, [%rd832];
add.s64 %rd834, %rd57, %rd431;
ld.shared.u64 %rd835, [%rd834];
st.shared.u64 [%rd832], %rd835;
st.shared.u64 [%rd834], %rd833;
add.s64 %rd837, %rd58, %rd824;
ld.shared.u8 %rs136, [%rd837];
add.s64 %rd838, %rd58, %rd828;
ld.shared.u8 %rs137, [%rd838];
st.shared.u8 [%rd837], %rs137;
st.shared.u8 [%rd838], %rs136;

BB0_169:
bar.sync 0;
ld.shared.f64 %fd67, [%rd308];
ld.shared.f64 %fd68, [%rd310];
setp.leu.f64	%p137, %fd68, %fd67;
@%p137 bra BB0_171;

and.b32 %r1360, %r16, 15;
sub.s32 %r1359, %r156, %r1360;
cvt.u64.u32	%rd844, %r1359;
add.s64 %rd846, %rd58, %rd844;
ld.shared.u8 %rs138, [%rd846];
mov.u32 %r1398, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB0_172;

BB0_171:
and.b32 %r1343, %r16, 15;
sub.s32 %r1342, %r156, %r1343;
add.s32 %r1341, %r1342, 16;
cvt.u64.u32	%rd847, %r1341;
add.s64 %rd849, %rd58, %rd847;
ld.shared.u8 %rs139, [%rd849];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1398, 1, 0, %p139;

BB0_172:
bfe.u32 %r769, %r16, 7, 1;
setp.ne.s32	%p140, %r1398, %r769;
@%p140 bra BB0_174;

and.b32 %r1313, %r16, 15;
sub.s32 %r1312, %r156, %r1313;
add.s32 %r1311, %r1312, 16;
mul.wide.u32 %rd1536, %r1311, 8;
mul.wide.u32 %rd1535, %r1312, 8;
cvt.u64.u32	%rd850, %r1312;
st.shared.f64 [%rd310], %fd67;
cvt.u64.u32	%rd854, %r1311;
st.shared.f64 [%rd308], %fd68;
add.s64 %rd858, %rd57, %rd1535;
ld.shared.u64 %rd859, [%rd858];
add.s64 %rd860, %rd57, %rd1536;
ld.shared.u64 %rd861, [%rd860];
st.shared.u64 [%rd858], %rd861;
st.shared.u64 [%rd860], %rd859;
add.s64 %rd863, %rd58, %rd850;
ld.shared.u8 %rs140, [%rd863];
add.s64 %rd864, %rd58, %rd854;
ld.shared.u8 %rs141, [%rd864];
st.shared.u8 [%rd863], %rs141;
st.shared.u8 [%rd864], %rs140;

BB0_174:
bar.sync 0;
ld.shared.f64 %fd69, [%rd209];
ld.shared.f64 %fd70, [%rd211];
setp.leu.f64	%p141, %fd70, %fd69;
@%p141 bra BB0_176;

and.b32 %r1358, %r16, 7;
sub.s32 %r1357, %r156, %r1358;
cvt.u64.u32	%rd870, %r1357;
add.s64 %rd872, %rd58, %rd870;
ld.shared.u8 %rs142, [%rd872];
mov.u32 %r1399, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB0_177;

BB0_176:
and.b32 %r1346, %r16, 7;
sub.s32 %r1345, %r156, %r1346;
add.s32 %r1344, %r1345, 8;
cvt.u64.u32	%rd873, %r1344;
add.s64 %rd875, %rd58, %rd873;
ld.shared.u8 %rs143, [%rd875];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1399, 1, 0, %p143;

BB0_177:
bfe.u32 %r791, %r16, 7, 1;
setp.ne.s32	%p144, %r1399, %r791;
@%p144 bra BB0_179;

and.b32 %r1310, %r16, 7;
sub.s32 %r1309, %r156, %r1310;
add.s32 %r1308, %r1309, 8;
mul.wide.u32 %rd1534, %r1308, 8;
mul.wide.u32 %rd1533, %r1309, 8;
cvt.u64.u32	%rd876, %r1309;
st.shared.f64 [%rd211], %fd69;
cvt.u64.u32	%rd880, %r1308;
st.shared.f64 [%rd209], %fd70;
add.s64 %rd884, %rd57, %rd1533;
ld.shared.u64 %rd885, [%rd884];
add.s64 %rd886, %rd57, %rd1534;
ld.shared.u64 %rd887, [%rd886];
st.shared.u64 [%rd884], %rd887;
st.shared.u64 [%rd886], %rd885;
add.s64 %rd889, %rd58, %rd876;
ld.shared.u8 %rs144, [%rd889];
add.s64 %rd890, %rd58, %rd880;
ld.shared.u8 %rs145, [%rd890];
st.shared.u8 [%rd889], %rs145;
st.shared.u8 [%rd890], %rs144;

BB0_179:
bar.sync 0;
ld.shared.f64 %fd71, [%rd136];
ld.shared.f64 %fd72, [%rd138];
setp.leu.f64	%p145, %fd72, %fd71;
@%p145 bra BB0_181;

and.b32 %r1356, %r16, 3;
sub.s32 %r1355, %r156, %r1356;
cvt.u64.u32	%rd896, %r1355;
add.s64 %rd898, %rd58, %rd896;
ld.shared.u8 %rs146, [%rd898];
mov.u32 %r1400, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB0_182;

BB0_181:
and.b32 %r1349, %r16, 3;
sub.s32 %r1348, %r156, %r1349;
add.s32 %r1347, %r1348, 4;
cvt.u64.u32	%rd899, %r1347;
add.s64 %rd901, %rd58, %rd899;
ld.shared.u8 %rs147, [%rd901];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1400, 1, 0, %p147;

BB0_182:
bfe.u32 %r813, %r16, 7, 1;
setp.ne.s32	%p148, %r1400, %r813;
@%p148 bra BB0_184;

and.b32 %r1307, %r16, 3;
sub.s32 %r1306, %r156, %r1307;
add.s32 %r1305, %r1306, 4;
mul.wide.u32 %rd1532, %r1305, 8;
mul.wide.u32 %rd1531, %r1306, 8;
cvt.u64.u32	%rd902, %r1306;
st.shared.f64 [%rd138], %fd71;
cvt.u64.u32	%rd906, %r1305;
st.shared.f64 [%rd136], %fd72;
add.s64 %rd910, %rd57, %rd1531;
ld.shared.u64 %rd911, [%rd910];
add.s64 %rd912, %rd57, %rd1532;
ld.shared.u64 %rd913, [%rd912];
st.shared.u64 [%rd910], %rd913;
st.shared.u64 [%rd912], %rd911;
add.s64 %rd915, %rd58, %rd902;
ld.shared.u8 %rs148, [%rd915];
add.s64 %rd916, %rd58, %rd906;
ld.shared.u8 %rs149, [%rd916];
st.shared.u8 [%rd915], %rs149;
st.shared.u8 [%rd916], %rs148;

BB0_184:
bar.sync 0;
ld.shared.f64 %fd73, [%rd89];
ld.shared.f64 %fd74, [%rd91];
setp.leu.f64	%p149, %fd74, %fd73;
@%p149 bra BB0_186;

and.b32 %r1354, %r16, 1;
sub.s32 %r1353, %r156, %r1354;
cvt.u64.u32	%rd922, %r1353;
add.s64 %rd924, %rd58, %rd922;
ld.shared.u8 %rs150, [%rd924];
mov.u32 %r1401, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB0_187;

BB0_186:
and.b32 %r1352, %r16, 1;
sub.s32 %r1351, %r156, %r1352;
add.s32 %r1350, %r1351, 2;
cvt.u64.u32	%rd925, %r1350;
add.s64 %rd927, %rd58, %rd925;
ld.shared.u8 %rs151, [%rd927];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1401, 1, 0, %p151;

BB0_187:
bfe.u32 %r835, %r16, 7, 1;
setp.ne.s32	%p152, %r1401, %r835;
@%p152 bra BB0_189;

and.b32 %r1304, %r16, 1;
sub.s32 %r1303, %r156, %r1304;
add.s32 %r1302, %r1303, 2;
mul.wide.u32 %rd1530, %r1302, 8;
mul.wide.u32 %rd1529, %r1303, 8;
cvt.u64.u32	%rd928, %r1303;
st.shared.f64 [%rd91], %fd73;
cvt.u64.u32	%rd932, %r1302;
st.shared.f64 [%rd89], %fd74;
add.s64 %rd936, %rd57, %rd1529;
ld.shared.u64 %rd937, [%rd936];
add.s64 %rd938, %rd57, %rd1530;
ld.shared.u64 %rd939, [%rd938];
st.shared.u64 [%rd936], %rd939;
st.shared.u64 [%rd938], %rd937;
add.s64 %rd941, %rd58, %rd928;
ld.shared.u8 %rs152, [%rd941];
add.s64 %rd942, %rd58, %rd932;
ld.shared.u8 %rs153, [%rd942];
st.shared.u8 [%rd941], %rs153;
st.shared.u8 [%rd942], %rs152;

BB0_189:
bar.sync 0;
ld.shared.f64 %fd75, [%rd69+8];
ld.shared.f64 %fd76, [%rd69];
setp.leu.f64	%p153, %fd76, %fd75;
@%p153 bra BB0_191;

cvt.u64.u32	%rd946, %r156;
add.s64 %rd948, %rd58, %rd946;
ld.shared.u8 %rs154, [%rd948];
mov.u32 %r1402, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB0_192;

BB0_191:
cvt.u64.u32	%rd949, %r156;
add.s64 %rd951, %rd58, %rd949;
ld.shared.u8 %rs155, [%rd951+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1402, 1, 0, %p155;

BB0_192:
bfe.u32 %r849, %r16, 7, 1;
setp.ne.s32	%p156, %r1402, %r849;
@%p156 bra BB0_194;

mul.wide.u32 %rd1528, %r156, 8;
cvt.u64.u32	%rd952, %r156;
st.shared.f64 [%rd69], %fd75;
st.shared.f64 [%rd69+8], %fd76;
add.s64 %rd957, %rd57, %rd1528;
ld.shared.u64 %rd958, [%rd957];
ld.shared.u64 %rd959, [%rd957+8];
st.shared.u64 [%rd957], %rd959;
st.shared.u64 [%rd957+8], %rd958;
add.s64 %rd961, %rd58, %rd952;
ld.shared.u8 %rs156, [%rd961];
ld.shared.u8 %rs157, [%rd961+1];
st.shared.u8 [%rd961], %rs157;
st.shared.u8 [%rd961+1], %rs156;

BB0_194:
bar.sync 0;
and.b32 %r852, %r16, 255;
sub.s32 %r106, %r156, %r852;
add.s32 %r854, %r106, 256;
mul.wide.u32 %rd962, %r854, 8;
add.s64 %rd964, %rd56, %rd962;
mul.wide.u32 %rd965, %r106, 8;
add.s64 %rd966, %rd56, %rd965;
ld.shared.f64 %fd77, [%rd964];
ld.shared.f64 %fd78, [%rd966];
setp.leu.f64	%p157, %fd78, %fd77;
@%p157 bra BB0_196;

cvt.u64.u32	%rd967, %r106;
add.s64 %rd969, %rd58, %rd967;
ld.shared.u8 %rs158, [%rd969];
mov.u32 %r1403, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB0_197;

BB0_196:
add.s32 %r1275, %r106, 256;
cvt.u64.u32	%rd970, %r1275;
add.s64 %rd972, %rd58, %rd970;
ld.shared.u8 %rs159, [%rd972];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1403, 1, 0, %p159;

BB0_197:
bfe.u32 %r866, %r16, 8, 1;
setp.ne.s32	%p160, %r1403, %r866;
@%p160 bra BB0_199;

add.s32 %r1298, %r106, 256;
mul.wide.u32 %rd1525, %r1298, 8;
add.s64 %rd1524, %rd56, %rd1525;
mul.wide.u32 %rd1523, %r106, 8;
add.s64 %rd975, %rd57, %rd1523;
add.s64 %rd977, %rd57, %rd1525;
cvt.u64.u32	%rd978, %r106;
st.shared.f64 [%rd966], %fd77;
cvt.u64.u32	%rd982, %r1298;
st.shared.f64 [%rd1524], %fd78;
ld.shared.u64 %rd985, [%rd975];
ld.shared.u64 %rd986, [%rd977];
st.shared.u64 [%rd975], %rd986;
st.shared.u64 [%rd977], %rd985;
add.s64 %rd988, %rd58, %rd978;
ld.shared.u8 %rs160, [%rd988];
add.s64 %rd989, %rd58, %rd982;
ld.shared.u8 %rs161, [%rd989];
st.shared.u8 [%rd988], %rs161;
st.shared.u8 [%rd989], %rs160;

BB0_199:
bar.sync 0;
add.s64 %rd1526, %rd56, %rd759;
ld.shared.f64 %fd79, [%rd1526];
ld.shared.f64 %fd80, [%rd763];
setp.leu.f64	%p161, %fd80, %fd79;
@%p161 bra BB0_201;

cvt.u64.u32	%rd995, %r88;
add.s64 %rd997, %rd58, %rd995;
ld.shared.u8 %rs162, [%rd997];
mov.u32 %r1404, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB0_202;

BB0_201:
add.s32 %r1276, %r88, 128;
cvt.u64.u32	%rd998, %r1276;
add.s64 %rd1000, %rd58, %rd998;
ld.shared.u8 %rs163, [%rd1000];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1404, 1, 0, %p163;

BB0_202:
bfe.u32 %r889, %r16, 8, 1;
setp.ne.s32	%p164, %r1404, %r889;
@%p164 bra BB0_204;

add.s64 %rd1527, %rd56, %rd759;
mul.wide.u32 %rd1522, %r88, 8;
add.s32 %r1297, %r88, 128;
cvt.u64.u32	%rd1001, %r88;
st.shared.f64 [%rd763], %fd79;
cvt.u64.u32	%rd1005, %r1297;
st.shared.f64 [%rd1527], %fd80;
add.s64 %rd1009, %rd57, %rd1522;
ld.shared.u64 %rd1010, [%rd1009];
add.s64 %rd1011, %rd57, %rd759;
ld.shared.u64 %rd1012, [%rd1011];
st.shared.u64 [%rd1009], %rd1012;
st.shared.u64 [%rd1011], %rd1010;
add.s64 %rd1014, %rd58, %rd1001;
ld.shared.u8 %rs164, [%rd1014];
add.s64 %rd1015, %rd58, %rd1005;
ld.shared.u8 %rs165, [%rd1015];
st.shared.u8 [%rd1014], %rs165;
st.shared.u8 [%rd1015], %rs164;

BB0_204:
bar.sync 0;
add.s64 %rd1551, %rd56, %rd582;
ld.shared.f64 %fd81, [%rd1551];
ld.shared.f64 %fd82, [%rd586];
setp.leu.f64	%p165, %fd82, %fd81;
@%p165 bra BB0_206;

cvt.u64.u32	%rd1021, %r72;
add.s64 %rd1023, %rd58, %rd1021;
ld.shared.u8 %rs166, [%rd1023];
mov.u32 %r1405, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB0_207;

BB0_206:
add.s32 %r1277, %r72, 64;
cvt.u64.u32	%rd1024, %r1277;
add.s64 %rd1026, %rd58, %rd1024;
ld.shared.u8 %rs167, [%rd1026];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1405, 1, 0, %p167;

BB0_207:
bfe.u32 %r911, %r16, 8, 1;
setp.ne.s32	%p168, %r1405, %r911;
@%p168 bra BB0_209;

add.s64 %rd1552, %rd56, %rd582;
mul.wide.u32 %rd1521, %r72, 8;
add.s32 %r1296, %r72, 64;
cvt.u64.u32	%rd1027, %r72;
st.shared.f64 [%rd586], %fd81;
cvt.u64.u32	%rd1031, %r1296;
st.shared.f64 [%rd1552], %fd82;
add.s64 %rd1035, %rd57, %rd1521;
ld.shared.u64 %rd1036, [%rd1035];
add.s64 %rd1037, %rd57, %rd582;
ld.shared.u64 %rd1038, [%rd1037];
st.shared.u64 [%rd1035], %rd1038;
st.shared.u64 [%rd1037], %rd1036;
add.s64 %rd1040, %rd58, %rd1027;
ld.shared.u8 %rs168, [%rd1040];
add.s64 %rd1041, %rd58, %rd1031;
ld.shared.u8 %rs169, [%rd1041];
st.shared.u8 [%rd1040], %rs169;
st.shared.u8 [%rd1041], %rs168;

BB0_209:
bar.sync 0;
add.s64 %rd1554, %rd56, %rd431;
ld.shared.f64 %fd83, [%rd1554];
ld.shared.f64 %fd84, [%rd435];
setp.leu.f64	%p169, %fd84, %fd83;
@%p169 bra BB0_211;

cvt.u64.u32	%rd1047, %r58;
add.s64 %rd1049, %rd58, %rd1047;
ld.shared.u8 %rs170, [%rd1049];
mov.u32 %r1406, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB0_212;

BB0_211:
add.s32 %r1278, %r58, 32;
cvt.u64.u32	%rd1050, %r1278;
add.s64 %rd1052, %rd58, %rd1050;
ld.shared.u8 %rs171, [%rd1052];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1406, 1, 0, %p171;

BB0_212:
bfe.u32 %r933, %r16, 8, 1;
setp.ne.s32	%p172, %r1406, %r933;
@%p172 bra BB0_214;

add.s64 %rd1555, %rd56, %rd431;
mul.wide.u32 %rd1520, %r58, 8;
add.s32 %r1295, %r58, 32;
cvt.u64.u32	%rd1053, %r58;
st.shared.f64 [%rd435], %fd83;
cvt.u64.u32	%rd1057, %r1295;
st.shared.f64 [%rd1555], %fd84;
add.s64 %rd1061, %rd57, %rd1520;
ld.shared.u64 %rd1062, [%rd1061];
add.s64 %rd1063, %rd57, %rd431;
ld.shared.u64 %rd1064, [%rd1063];
st.shared.u64 [%rd1061], %rd1064;
st.shared.u64 [%rd1063], %rd1062;
add.s64 %rd1066, %rd58, %rd1053;
ld.shared.u8 %rs172, [%rd1066];
add.s64 %rd1067, %rd58, %rd1057;
ld.shared.u8 %rs173, [%rd1067];
st.shared.u8 [%rd1066], %rs173;
st.shared.u8 [%rd1067], %rs172;

BB0_214:
bar.sync 0;
ld.shared.f64 %fd85, [%rd308];
ld.shared.f64 %fd86, [%rd310];
setp.leu.f64	%p173, %fd86, %fd85;
@%p173 bra BB0_216;

and.b32 %r1318, %r16, 15;
sub.s32 %r1317, %r156, %r1318;
cvt.u64.u32	%rd1073, %r1317;
add.s64 %rd1075, %rd58, %rd1073;
ld.shared.u8 %rs174, [%rd1075];
mov.u32 %r1407, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB0_217;

BB0_216:
and.b32 %r1321, %r16, 15;
sub.s32 %r1320, %r156, %r1321;
add.s32 %r1319, %r1320, 16;
cvt.u64.u32	%rd1076, %r1319;
add.s64 %rd1078, %rd58, %rd1076;
ld.shared.u8 %rs175, [%rd1078];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1407, 1, 0, %p175;

BB0_217:
bfe.u32 %r955, %r16, 8, 1;
setp.ne.s32	%p176, %r1407, %r955;
@%p176 bra BB0_219;

and.b32 %r1294, %r16, 15;
sub.s32 %r1293, %r156, %r1294;
add.s32 %r1292, %r1293, 16;
mul.wide.u32 %rd1519, %r1292, 8;
mul.wide.u32 %rd1518, %r1293, 8;
cvt.u64.u32	%rd1079, %r1293;
st.shared.f64 [%rd310], %fd85;
cvt.u64.u32	%rd1083, %r1292;
st.shared.f64 [%rd308], %fd86;
add.s64 %rd1087, %rd57, %rd1518;
ld.shared.u64 %rd1088, [%rd1087];
add.s64 %rd1089, %rd57, %rd1519;
ld.shared.u64 %rd1090, [%rd1089];
st.shared.u64 [%rd1087], %rd1090;
st.shared.u64 [%rd1089], %rd1088;
add.s64 %rd1092, %rd58, %rd1079;
ld.shared.u8 %rs176, [%rd1092];
add.s64 %rd1093, %rd58, %rd1083;
ld.shared.u8 %rs177, [%rd1093];
st.shared.u8 [%rd1092], %rs177;
st.shared.u8 [%rd1093], %rs176;

BB0_219:
bar.sync 0;
ld.shared.f64 %fd87, [%rd209];
ld.shared.f64 %fd88, [%rd211];
setp.leu.f64	%p177, %fd88, %fd87;
@%p177 bra BB0_221;

and.b32 %r1323, %r16, 7;
sub.s32 %r1322, %r156, %r1323;
cvt.u64.u32	%rd1099, %r1322;
add.s64 %rd1101, %rd58, %rd1099;
ld.shared.u8 %rs178, [%rd1101];
mov.u32 %r1408, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB0_222;

BB0_221:
and.b32 %r1326, %r16, 7;
sub.s32 %r1325, %r156, %r1326;
add.s32 %r1324, %r1325, 8;
cvt.u64.u32	%rd1102, %r1324;
add.s64 %rd1104, %rd58, %rd1102;
ld.shared.u8 %rs179, [%rd1104];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1408, 1, 0, %p179;

BB0_222:
bfe.u32 %r977, %r16, 8, 1;
setp.ne.s32	%p180, %r1408, %r977;
@%p180 bra BB0_224;

and.b32 %r1291, %r16, 7;
sub.s32 %r1290, %r156, %r1291;
add.s32 %r1289, %r1290, 8;
mul.wide.u32 %rd1517, %r1289, 8;
mul.wide.u32 %rd1516, %r1290, 8;
cvt.u64.u32	%rd1105, %r1290;
st.shared.f64 [%rd211], %fd87;
cvt.u64.u32	%rd1109, %r1289;
st.shared.f64 [%rd209], %fd88;
add.s64 %rd1113, %rd57, %rd1516;
ld.shared.u64 %rd1114, [%rd1113];
add.s64 %rd1115, %rd57, %rd1517;
ld.shared.u64 %rd1116, [%rd1115];
st.shared.u64 [%rd1113], %rd1116;
st.shared.u64 [%rd1115], %rd1114;
add.s64 %rd1118, %rd58, %rd1105;
ld.shared.u8 %rs180, [%rd1118];
add.s64 %rd1119, %rd58, %rd1109;
ld.shared.u8 %rs181, [%rd1119];
st.shared.u8 [%rd1118], %rs181;
st.shared.u8 [%rd1119], %rs180;

BB0_224:
bar.sync 0;
ld.shared.f64 %fd89, [%rd136];
ld.shared.f64 %fd90, [%rd138];
setp.leu.f64	%p181, %fd90, %fd89;
@%p181 bra BB0_226;

and.b32 %r1328, %r16, 3;
sub.s32 %r1327, %r156, %r1328;
cvt.u64.u32	%rd1125, %r1327;
add.s64 %rd1127, %rd58, %rd1125;
ld.shared.u8 %rs182, [%rd1127];
mov.u32 %r1409, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB0_227;

BB0_226:
and.b32 %r1331, %r16, 3;
sub.s32 %r1330, %r156, %r1331;
add.s32 %r1329, %r1330, 4;
cvt.u64.u32	%rd1128, %r1329;
add.s64 %rd1130, %rd58, %rd1128;
ld.shared.u8 %rs183, [%rd1130];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1409, 1, 0, %p183;

BB0_227:
bfe.u32 %r999, %r16, 8, 1;
setp.ne.s32	%p184, %r1409, %r999;
@%p184 bra BB0_229;

and.b32 %r1288, %r16, 3;
sub.s32 %r1287, %r156, %r1288;
add.s32 %r1286, %r1287, 4;
mul.wide.u32 %rd1515, %r1286, 8;
mul.wide.u32 %rd1514, %r1287, 8;
cvt.u64.u32	%rd1131, %r1287;
st.shared.f64 [%rd138], %fd89;
cvt.u64.u32	%rd1135, %r1286;
st.shared.f64 [%rd136], %fd90;
add.s64 %rd1139, %rd57, %rd1514;
ld.shared.u64 %rd1140, [%rd1139];
add.s64 %rd1141, %rd57, %rd1515;
ld.shared.u64 %rd1142, [%rd1141];
st.shared.u64 [%rd1139], %rd1142;
st.shared.u64 [%rd1141], %rd1140;
add.s64 %rd1144, %rd58, %rd1131;
ld.shared.u8 %rs184, [%rd1144];
add.s64 %rd1145, %rd58, %rd1135;
ld.shared.u8 %rs185, [%rd1145];
st.shared.u8 [%rd1144], %rs185;
st.shared.u8 [%rd1145], %rs184;

BB0_229:
bar.sync 0;
ld.shared.f64 %fd91, [%rd89];
ld.shared.f64 %fd92, [%rd91];
setp.leu.f64	%p185, %fd92, %fd91;
@%p185 bra BB0_231;

and.b32 %r1333, %r16, 1;
sub.s32 %r1332, %r156, %r1333;
cvt.u64.u32	%rd1151, %r1332;
add.s64 %rd1153, %rd58, %rd1151;
ld.shared.u8 %rs186, [%rd1153];
mov.u32 %r1410, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB0_232;

BB0_231:
and.b32 %r1336, %r16, 1;
sub.s32 %r1335, %r156, %r1336;
add.s32 %r1334, %r1335, 2;
cvt.u64.u32	%rd1154, %r1334;
add.s64 %rd1156, %rd58, %rd1154;
ld.shared.u8 %rs187, [%rd1156];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1410, 1, 0, %p187;

BB0_232:
bfe.u32 %r1021, %r16, 8, 1;
setp.ne.s32	%p188, %r1410, %r1021;
@%p188 bra BB0_234;

and.b32 %r1285, %r16, 1;
sub.s32 %r1284, %r156, %r1285;
add.s32 %r1283, %r1284, 2;
mul.wide.u32 %rd1513, %r1283, 8;
mul.wide.u32 %rd1512, %r1284, 8;
cvt.u64.u32	%rd1157, %r1284;
st.shared.f64 [%rd91], %fd91;
cvt.u64.u32	%rd1161, %r1283;
st.shared.f64 [%rd89], %fd92;
add.s64 %rd1165, %rd57, %rd1512;
ld.shared.u64 %rd1166, [%rd1165];
add.s64 %rd1167, %rd57, %rd1513;
ld.shared.u64 %rd1168, [%rd1167];
st.shared.u64 [%rd1165], %rd1168;
st.shared.u64 [%rd1167], %rd1166;
add.s64 %rd1170, %rd58, %rd1157;
ld.shared.u8 %rs188, [%rd1170];
add.s64 %rd1171, %rd58, %rd1161;
ld.shared.u8 %rs189, [%rd1171];
st.shared.u8 [%rd1170], %rs189;
st.shared.u8 [%rd1171], %rs188;

BB0_234:
bar.sync 0;
ld.shared.f64 %fd93, [%rd69+8];
ld.shared.f64 %fd94, [%rd69];
setp.leu.f64	%p189, %fd94, %fd93;
@%p189 bra BB0_236;

cvt.u64.u32	%rd1175, %r156;
add.s64 %rd1177, %rd58, %rd1175;
ld.shared.u8 %rs190, [%rd1177];
mov.u32 %r1411, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB0_237;

BB0_236:
cvt.u64.u32	%rd1178, %r156;
add.s64 %rd1180, %rd58, %rd1178;
ld.shared.u8 %rs191, [%rd1180+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1411, 1, 0, %p191;

BB0_237:
bfe.u32 %r1035, %r16, 8, 1;
setp.ne.s32	%p192, %r1411, %r1035;
@%p192 bra BB0_239;

mul.wide.u32 %rd1511, %r156, 8;
cvt.u64.u32	%rd1181, %r156;
st.shared.f64 [%rd69], %fd93;
st.shared.f64 [%rd69+8], %fd94;
add.s64 %rd1186, %rd57, %rd1511;
ld.shared.u64 %rd1187, [%rd1186];
ld.shared.u64 %rd1188, [%rd1186+8];
st.shared.u64 [%rd1186], %rd1188;
st.shared.u64 [%rd1186+8], %rd1187;
add.s64 %rd1190, %rd58, %rd1181;
ld.shared.u8 %rs192, [%rd1190];
ld.shared.u8 %rs193, [%rd1190+1];
st.shared.u8 [%rd1190], %rs193;
st.shared.u8 [%rd1190+1], %rs192;

BB0_239:
mov.u32 %r1412, 512;

BB0_240:
bar.sync 0;
add.s32 %r1040, %r1412, -1;
and.b32 %r1041, %r1040, %r16;
sub.s32 %r1043, %r156, %r1041;
add.s32 %r1044, %r1043, %r1412;
cvt.u64.u32	%rd16, %r1044;
mul.wide.u32 %rd1191, %r1044, 8;
add.s64 %rd17, %rd56, %rd1191;
add.s64 %rd18, %rd58, %rd16;
cvt.u64.u32	%rd19, %r1043;
mul.wide.u32 %rd1194, %r1043, 8;
add.s64 %rd20, %rd56, %rd1194;
ld.shared.f64 %fd95, [%rd17];
ld.shared.f64 %fd96, [%rd20];
add.s64 %rd21, %rd58, %rd19;
setp.leu.f64	%p193, %fd96, %fd95;
@%p193 bra BB0_242;

ld.shared.u8 %rs194, [%rd21];
mov.u32 %r1413, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB0_243;

BB0_242:
ld.shared.u8 %rs195, [%rd18];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1413, 1, 0, %p195;

BB0_243:
bfe.u32 %r1047, %r16, 9, 1;
setp.ne.s32	%p196, %r1413, %r1047;
@%p196 bra BB0_245;

shl.b64 %rd1195, %rd16, 3;
add.s64 %rd1197, %rd57, %rd1195;
st.shared.f64 [%rd20], %fd95;
st.shared.f64 [%rd17], %fd96;
shl.b64 %rd1198, %rd19, 3;
add.s64 %rd1199, %rd57, %rd1198;
ld.shared.u64 %rd1200, [%rd1199];
ld.shared.u64 %rd1201, [%rd1197];
st.shared.u64 [%rd1199], %rd1201;
st.shared.u64 [%rd1197], %rd1200;
ld.shared.u8 %rs196, [%rd21];
ld.shared.u8 %rs197, [%rd18];
st.shared.u8 [%rd21], %rs197;
st.shared.u8 [%rd18], %rs196;

BB0_245:
shr.u32 %r128, %r1412, 1;
bar.sync 0;
add.s32 %r1048, %r128, -1;
and.b32 %r1050, %r1048, %r16;
sub.s32 %r1052, %r156, %r1050;
add.s32 %r1053, %r1052, %r128;
cvt.u64.u32	%rd22, %r1053;
mul.wide.u32 %rd1202, %r1053, 8;
add.s64 %rd23, %rd56, %rd1202;
add.s64 %rd24, %rd58, %rd22;
cvt.u64.u32	%rd25, %r1052;
mul.wide.u32 %rd1205, %r1052, 8;
add.s64 %rd26, %rd56, %rd1205;
ld.shared.f64 %fd97, [%rd23];
ld.shared.f64 %fd98, [%rd26];
add.s64 %rd27, %rd58, %rd25;
setp.leu.f64	%p197, %fd98, %fd97;
@%p197 bra BB0_247;

ld.shared.u8 %rs198, [%rd27];
mov.u32 %r1414, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB0_248;

BB0_247:
ld.shared.u8 %rs199, [%rd24];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1414, 1, 0, %p199;

BB0_248:
bfe.u32 %r1056, %r16, 9, 1;
setp.ne.s32	%p200, %r1414, %r1056;
@%p200 bra BB0_250;

shl.b64 %rd1206, %rd22, 3;
add.s64 %rd1208, %rd57, %rd1206;
st.shared.f64 [%rd26], %fd97;
st.shared.f64 [%rd23], %fd98;
shl.b64 %rd1209, %rd25, 3;
add.s64 %rd1210, %rd57, %rd1209;
ld.shared.u64 %rd1211, [%rd1210];
ld.shared.u64 %rd1212, [%rd1208];
st.shared.u64 [%rd1210], %rd1212;
st.shared.u64 [%rd1208], %rd1211;
ld.shared.u8 %rs200, [%rd27];
ld.shared.u8 %rs201, [%rd24];
st.shared.u8 [%rd27], %rs201;
st.shared.u8 [%rd24], %rs200;

BB0_250:
shr.u32 %r1412, %r1412, 2;
setp.ne.s32	%p201, %r1412, 0;
@%p201 bra BB0_240;

bar.sync 0;
and.b32 %r1057, %r16, 1023;
sub.s32 %r1058, %r156, %r1057;
add.s32 %r1059, %r1058, 1024;
cvt.u64.u32	%rd28, %r1059;
mul.wide.u32 %rd1213, %r1059, 8;
add.s64 %rd29, %rd56, %rd1213;
cvt.u64.u32	%rd30, %r1058;
mul.wide.u32 %rd1215, %r1058, 8;
add.s64 %rd31, %rd56, %rd1215;
ld.shared.f64 %fd99, [%rd29];
ld.shared.f64 %fd100, [%rd31];
add.s64 %rd32, %rd58, %rd30;
setp.leu.f64	%p202, %fd100, %fd99;
@%p202 bra BB0_253;

ld.shared.u8 %rs202, [%rd32];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB0_255;

BB0_253:
add.s64 %rd33, %rd58, %rd28;
ld.shared.u8 %rs1, [%rd33];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB0_255;

shl.b64 %rd1218, %rd28, 3;
add.s64 %rd1220, %rd57, %rd1218;
st.shared.f64 [%rd31], %fd99;
st.shared.f64 [%rd29], %fd100;
shl.b64 %rd1221, %rd30, 3;
add.s64 %rd1222, %rd57, %rd1221;
ld.shared.u64 %rd1223, [%rd1222];
ld.shared.u64 %rd1224, [%rd1220];
st.shared.u64 [%rd1222], %rd1224;
st.shared.u64 [%rd1220], %rd1223;
ld.shared.u8 %rs203, [%rd32];
st.shared.u8 [%rd32], %rs1;
st.shared.u8 [%rd33], %rs203;

BB0_255:
bar.sync 0;
and.b32 %r1061, %r16, 511;
sub.s32 %r1063, %r156, %r1061;
add.s32 %r1064, %r1063, 512;
cvt.u64.u32	%rd34, %r1064;
mul.wide.u32 %rd1225, %r1064, 8;
add.s64 %rd35, %rd56, %rd1225;
cvt.u64.u32	%rd36, %r1063;
mul.wide.u32 %rd1227, %r1063, 8;
add.s64 %rd37, %rd56, %rd1227;
ld.shared.f64 %fd101, [%rd35];
ld.shared.f64 %fd102, [%rd37];
add.s64 %rd38, %rd58, %rd36;
setp.leu.f64	%p205, %fd102, %fd101;
@%p205 bra BB0_257;

ld.shared.u8 %rs204, [%rd38];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB0_259;

BB0_257:
add.s64 %rd39, %rd58, %rd34;
ld.shared.u8 %rs2, [%rd39];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB0_259;

shl.b64 %rd1230, %rd34, 3;
add.s64 %rd1232, %rd57, %rd1230;
st.shared.f64 [%rd37], %fd101;
st.shared.f64 [%rd35], %fd102;
shl.b64 %rd1233, %rd36, 3;
add.s64 %rd1234, %rd57, %rd1233;
ld.shared.u64 %rd1235, [%rd1234];
ld.shared.u64 %rd1236, [%rd1232];
st.shared.u64 [%rd1234], %rd1236;
st.shared.u64 [%rd1232], %rd1235;
ld.shared.u8 %rs205, [%rd38];
st.shared.u8 [%rd38], %rs2;
st.shared.u8 [%rd39], %rs205;

BB0_259:
bar.sync 0;
add.s64 %rd1490, %rd56, %rd962;
ld.shared.f64 %fd103, [%rd1490];
ld.shared.f64 %fd104, [%rd966];
setp.leu.f64	%p208, %fd104, %fd103;
@%p208 bra BB0_261;

cvt.u64.u32	%rd1242, %r106;
add.s64 %rd1244, %rd58, %rd1242;
ld.shared.u8 %rs206, [%rd1244];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB0_263;

BB0_261:
add.s32 %r1279, %r106, 256;
cvt.u64.u32	%rd1245, %r1279;
add.s64 %rd1247, %rd58, %rd1245;
ld.shared.u8 %rs3, [%rd1247];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB0_263;

mul.wide.u32 %rd1507, %r106, 8;
add.s64 %rd1491, %rd56, %rd962;
cvt.u64.u32	%rd1248, %r106;
st.shared.f64 [%rd966], %fd103;
st.shared.f64 [%rd1491], %fd104;
add.s64 %rd1256, %rd57, %rd1507;
ld.shared.u64 %rd1257, [%rd1256];
add.s64 %rd1258, %rd57, %rd962;
ld.shared.u64 %rd1259, [%rd1258];
st.shared.u64 [%rd1256], %rd1259;
st.shared.u64 [%rd1258], %rd1257;
add.s64 %rd1261, %rd58, %rd1248;
ld.shared.u8 %rs207, [%rd1261];
st.shared.u8 [%rd1261], %rs3;
st.shared.u8 [%rd1247], %rs207;

BB0_263:
bar.sync 0;
add.s64 %rd1492, %rd56, %rd759;
ld.shared.f64 %fd105, [%rd1492];
ld.shared.f64 %fd106, [%rd763];
setp.leu.f64	%p211, %fd106, %fd105;
@%p211 bra BB0_265;

cvt.u64.u32	%rd1268, %r88;
add.s64 %rd1270, %rd58, %rd1268;
ld.shared.u8 %rs208, [%rd1270];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB0_267;

BB0_265:
add.s32 %r1280, %r88, 128;
cvt.u64.u32	%rd1271, %r1280;
add.s64 %rd1273, %rd58, %rd1271;
ld.shared.u8 %rs4, [%rd1273];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB0_267;

mul.wide.u32 %rd1508, %r88, 8;
add.s64 %rd1493, %rd56, %rd759;
cvt.u64.u32	%rd1274, %r88;
st.shared.f64 [%rd763], %fd105;
st.shared.f64 [%rd1493], %fd106;
add.s64 %rd1282, %rd57, %rd1508;
ld.shared.u64 %rd1283, [%rd1282];
add.s64 %rd1284, %rd57, %rd759;
ld.shared.u64 %rd1285, [%rd1284];
st.shared.u64 [%rd1282], %rd1285;
st.shared.u64 [%rd1284], %rd1283;
add.s64 %rd1287, %rd58, %rd1274;
ld.shared.u8 %rs209, [%rd1287];
st.shared.u8 [%rd1287], %rs4;
st.shared.u8 [%rd1273], %rs209;

BB0_267:
bar.sync 0;
add.s64 %rd1494, %rd56, %rd582;
ld.shared.f64 %fd107, [%rd1494];
ld.shared.f64 %fd108, [%rd586];
setp.leu.f64	%p214, %fd108, %fd107;
@%p214 bra BB0_269;

cvt.u64.u32	%rd1294, %r72;
add.s64 %rd1296, %rd58, %rd1294;
ld.shared.u8 %rs210, [%rd1296];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB0_271;

BB0_269:
add.s32 %r1281, %r72, 64;
cvt.u64.u32	%rd1297, %r1281;
add.s64 %rd1299, %rd58, %rd1297;
ld.shared.u8 %rs5, [%rd1299];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB0_271;

mul.wide.u32 %rd1509, %r72, 8;
add.s64 %rd1495, %rd56, %rd582;
cvt.u64.u32	%rd1300, %r72;
st.shared.f64 [%rd586], %fd107;
st.shared.f64 [%rd1495], %fd108;
add.s64 %rd1308, %rd57, %rd1509;
ld.shared.u64 %rd1309, [%rd1308];
add.s64 %rd1310, %rd57, %rd582;
ld.shared.u64 %rd1311, [%rd1310];
st.shared.u64 [%rd1308], %rd1311;
st.shared.u64 [%rd1310], %rd1309;
add.s64 %rd1313, %rd58, %rd1300;
ld.shared.u8 %rs211, [%rd1313];
st.shared.u8 [%rd1313], %rs5;
st.shared.u8 [%rd1299], %rs211;

BB0_271:
bar.sync 0;
add.s64 %rd1496, %rd56, %rd431;
ld.shared.f64 %fd109, [%rd1496];
ld.shared.f64 %fd110, [%rd435];
setp.leu.f64	%p217, %fd110, %fd109;
@%p217 bra BB0_273;

cvt.u64.u32	%rd1320, %r58;
add.s64 %rd1322, %rd58, %rd1320;
ld.shared.u8 %rs212, [%rd1322];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB0_275;

BB0_273:
add.s32 %r1282, %r58, 32;
cvt.u64.u32	%rd1323, %r1282;
add.s64 %rd1325, %rd58, %rd1323;
ld.shared.u8 %rs6, [%rd1325];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB0_275;

mul.wide.u32 %rd1510, %r58, 8;
add.s64 %rd1497, %rd56, %rd431;
cvt.u64.u32	%rd1326, %r58;
st.shared.f64 [%rd435], %fd109;
st.shared.f64 [%rd1497], %fd110;
add.s64 %rd1334, %rd57, %rd1510;
ld.shared.u64 %rd1335, [%rd1334];
add.s64 %rd1336, %rd57, %rd431;
ld.shared.u64 %rd1337, [%rd1336];
st.shared.u64 [%rd1334], %rd1337;
st.shared.u64 [%rd1336], %rd1335;
add.s64 %rd1339, %rd58, %rd1326;
ld.shared.u8 %rs213, [%rd1339];
st.shared.u8 [%rd1339], %rs6;
st.shared.u8 [%rd1325], %rs213;

BB0_275:
bar.sync 0;
ld.shared.f64 %fd111, [%rd308];
ld.shared.f64 %fd112, [%rd310];
setp.leu.f64	%p220, %fd112, %fd111;
@%p220 bra BB0_277;

and.b32 %r1274, %r16, 15;
sub.s32 %r1273, %r156, %r1274;
cvt.u64.u32	%rd1346, %r1273;
add.s64 %rd1348, %rd58, %rd1346;
ld.shared.u8 %rs214, [%rd1348];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB0_279;

BB0_277:
and.b32 %r1237, %r16, 15;
sub.s32 %r1236, %r156, %r1237;
add.s32 %r1235, %r1236, 16;
cvt.u64.u32	%rd1349, %r1235;
add.s64 %rd1351, %rd58, %rd1349;
ld.shared.u8 %rs7, [%rd1351];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB0_279;

and.b32 %r1240, %r16, 15;
sub.s32 %r1239, %r156, %r1240;
add.s32 %r1238, %r1239, 16;
mul.wide.u32 %rd1499, %r1238, 8;
mul.wide.u32 %rd1498, %r1239, 8;
cvt.u64.u32	%rd1352, %r1239;
st.shared.f64 [%rd310], %fd111;
st.shared.f64 [%rd308], %fd112;
add.s64 %rd1360, %rd57, %rd1498;
ld.shared.u64 %rd1361, [%rd1360];
add.s64 %rd1362, %rd57, %rd1499;
ld.shared.u64 %rd1363, [%rd1362];
st.shared.u64 [%rd1360], %rd1363;
st.shared.u64 [%rd1362], %rd1361;
add.s64 %rd1365, %rd58, %rd1352;
ld.shared.u8 %rs215, [%rd1365];
st.shared.u8 [%rd1365], %rs7;
st.shared.u8 [%rd1351], %rs215;

BB0_279:
bar.sync 0;
ld.shared.f64 %fd113, [%rd209];
ld.shared.f64 %fd114, [%rd211];
setp.leu.f64	%p223, %fd114, %fd113;
@%p223 bra BB0_281;

and.b32 %r1272, %r16, 7;
sub.s32 %r1271, %r156, %r1272;
cvt.u64.u32	%rd1372, %r1271;
add.s64 %rd1374, %rd58, %rd1372;
ld.shared.u8 %rs216, [%rd1374];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB0_283;

BB0_281:
and.b32 %r1243, %r16, 7;
sub.s32 %r1242, %r156, %r1243;
add.s32 %r1241, %r1242, 8;
cvt.u64.u32	%rd1375, %r1241;
add.s64 %rd1377, %rd58, %rd1375;
ld.shared.u8 %rs8, [%rd1377];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB0_283;

and.b32 %r1246, %r16, 7;
sub.s32 %r1245, %r156, %r1246;
add.s32 %r1244, %r1245, 8;
mul.wide.u32 %rd1501, %r1244, 8;
mul.wide.u32 %rd1500, %r1245, 8;
cvt.u64.u32	%rd1378, %r1245;
st.shared.f64 [%rd211], %fd113;
st.shared.f64 [%rd209], %fd114;
add.s64 %rd1386, %rd57, %rd1500;
ld.shared.u64 %rd1387, [%rd1386];
add.s64 %rd1388, %rd57, %rd1501;
ld.shared.u64 %rd1389, [%rd1388];
st.shared.u64 [%rd1386], %rd1389;
st.shared.u64 [%rd1388], %rd1387;
add.s64 %rd1391, %rd58, %rd1378;
ld.shared.u8 %rs217, [%rd1391];
st.shared.u8 [%rd1391], %rs8;
st.shared.u8 [%rd1377], %rs217;

BB0_283:
bar.sync 0;
ld.shared.f64 %fd115, [%rd136];
ld.shared.f64 %fd116, [%rd138];
setp.leu.f64	%p226, %fd116, %fd115;
@%p226 bra BB0_285;

and.b32 %r1270, %r16, 3;
sub.s32 %r1269, %r156, %r1270;
cvt.u64.u32	%rd1398, %r1269;
add.s64 %rd1400, %rd58, %rd1398;
ld.shared.u8 %rs218, [%rd1400];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB0_287;

BB0_285:
and.b32 %r1249, %r16, 3;
sub.s32 %r1248, %r156, %r1249;
add.s32 %r1247, %r1248, 4;
cvt.u64.u32	%rd1401, %r1247;
add.s64 %rd1403, %rd58, %rd1401;
ld.shared.u8 %rs9, [%rd1403];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB0_287;

and.b32 %r1252, %r16, 3;
sub.s32 %r1251, %r156, %r1252;
add.s32 %r1250, %r1251, 4;
mul.wide.u32 %rd1503, %r1250, 8;
mul.wide.u32 %rd1502, %r1251, 8;
cvt.u64.u32	%rd1404, %r1251;
st.shared.f64 [%rd138], %fd115;
st.shared.f64 [%rd136], %fd116;
add.s64 %rd1412, %rd57, %rd1502;
ld.shared.u64 %rd1413, [%rd1412];
add.s64 %rd1414, %rd57, %rd1503;
ld.shared.u64 %rd1415, [%rd1414];
st.shared.u64 [%rd1412], %rd1415;
st.shared.u64 [%rd1414], %rd1413;
add.s64 %rd1417, %rd58, %rd1404;
ld.shared.u8 %rs219, [%rd1417];
st.shared.u8 [%rd1417], %rs9;
st.shared.u8 [%rd1403], %rs219;

BB0_287:
bar.sync 0;
ld.shared.f64 %fd117, [%rd89];
ld.shared.f64 %fd118, [%rd91];
setp.leu.f64	%p229, %fd118, %fd117;
@%p229 bra BB0_289;

and.b32 %r1268, %r16, 1;
sub.s32 %r1267, %r156, %r1268;
cvt.u64.u32	%rd1424, %r1267;
add.s64 %rd1426, %rd58, %rd1424;
ld.shared.u8 %rs220, [%rd1426];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB0_291;

BB0_289:
and.b32 %r1255, %r16, 1;
sub.s32 %r1254, %r156, %r1255;
add.s32 %r1253, %r1254, 2;
cvt.u64.u32	%rd1427, %r1253;
add.s64 %rd1429, %rd58, %rd1427;
ld.shared.u8 %rs10, [%rd1429];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB0_291;

and.b32 %r1258, %r16, 1;
sub.s32 %r1257, %r156, %r1258;
add.s32 %r1256, %r1257, 2;
mul.wide.u32 %rd1505, %r1256, 8;
mul.wide.u32 %rd1504, %r1257, 8;
cvt.u64.u32	%rd1430, %r1257;
st.shared.f64 [%rd91], %fd117;
st.shared.f64 [%rd89], %fd118;
add.s64 %rd1438, %rd57, %rd1504;
ld.shared.u64 %rd1439, [%rd1438];
add.s64 %rd1440, %rd57, %rd1505;
ld.shared.u64 %rd1441, [%rd1440];
st.shared.u64 [%rd1438], %rd1441;
st.shared.u64 [%rd1440], %rd1439;
add.s64 %rd1443, %rd58, %rd1430;
ld.shared.u8 %rs221, [%rd1443];
st.shared.u8 [%rd1443], %rs10;
st.shared.u8 [%rd1429], %rs221;

BB0_291:
bar.sync 0;
ld.shared.f64 %fd119, [%rd69+8];
ld.shared.f64 %fd120, [%rd69];
setp.leu.f64	%p232, %fd120, %fd119;
@%p232 bra BB0_293;

cvt.u64.u32	%rd1448, %r156;
add.s64 %rd1450, %rd58, %rd1448;
ld.shared.u8 %rs222, [%rd1450];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB0_295;

BB0_293:
cvt.u64.u32	%rd1451, %r156;
add.s64 %rd1453, %rd58, %rd1451;
ld.shared.u8 %rs11, [%rd1453+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB0_295;

mul.wide.u32 %rd1506, %r156, 8;
st.shared.f64 [%rd69], %fd119;
st.shared.f64 [%rd69+8], %fd120;
add.s64 %rd1459, %rd57, %rd1506;
ld.shared.u64 %rd1460, [%rd1459];
ld.shared.u64 %rd1461, [%rd1459+8];
st.shared.u64 [%rd1459], %rd1461;
st.shared.u64 [%rd1459+8], %rd1460;
ld.shared.u8 %rs223, [%rd1453];
st.shared.u8 [%rd1453], %rs11;
st.shared.u8 [%rd1453+1], %rs223;

BB0_295:
ld.param.u32 %r1259, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1259;
bar.sync 0;
@!%p236 bra BB0_297;
bra.uni BB0_296;

BB0_296:
ld.param.u32 %r1266, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1265, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd123, [%rd11];
mad.lo.s32 %r1227, %r16, %r1265, %r4;
cvta.to.global.u64 %rd1467, %rd8;
mul.wide.u32 %rd1468, %r1227, 8;
add.s64 %rd1469, %rd1467, %rd1468;
st.global.f64 [%rd1469], %fd123;
ld.shared.u64 %rd1472, [%rd12];
ld.local.u64 %rd1473, [%rd2];
cvta.to.global.u64 %rd1474, %rd1473;
mad.lo.s32 %r1228, %r16, %r1266, %r15;
mul.wide.u32 %rd1475, %r1228, 8;
add.s64 %rd1476, %rd1474, %rd1475;
st.global.u64 [%rd1476], %rd1472;

BB0_297:
ld.param.u32 %r1261, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1260, %r16, 1024;
setp.ge.u32	%p237, %r1260, %r1261;
@%p237 bra BB0_299;

add.s32 %r1264, %r16, 1024;
ld.param.u32 %r1263, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1262, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd124, [%rd11+8192];
mad.lo.s32 %r1233, %r1264, %r1262, %r4;
cvta.to.global.u64 %rd1480, %rd8;
mul.wide.u32 %rd1481, %r1233, 8;
add.s64 %rd1482, %rd1480, %rd1481;
st.global.f64 [%rd1482], %fd124;
ld.shared.u64 %rd1485, [%rd12+8192];
ld.local.u64 %rd1486, [%rd2];
cvta.to.global.u64 %rd1487, %rd1486;
mad.lo.s32 %r1234, %r1264, %r1263, %r15;
mul.wide.u32 %rd1488, %r1234, 8;
add.s64 %rd1489, %rd1487, %rd1488;
st.global.u64 [%rd1489], %rd1485;

BB0_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot1[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1415>;
.reg .f64 %fd<127>;
.reg .b64 %rd<1587>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1586, __local_depot1;
cvta.local.u64 %SP, %rd1586;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd40, %SP, 0;
cvta.to.local.u64 %rd2, %rd40;
mov.u32 %r1363, 0;
mov.pred %p4, 0;
@%p4 bra BB1_2;

BB1_1:
mul.wide.s32 %rd41, %r1363, 8;
add.s64 %rd42, %rd3, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd2, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r1363, %r1363, 1;
setp.lt.u32	%p5, %r1363, 27;
@%p5 bra BB1_1;

BB1_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r1365, %r142, %r143, %r144;
setp.ge.u32	%p6, %r1365, %r134;
@%p6 bra BB1_299;

ld.param.u32 %r146, [%rd1+108];
mul.lo.s32 %r4, %r1365, %r146;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1364, %r5, -1;
mov.u32 %r1366, 0;
setp.lt.s32	%p7, %r1364, 1;
@%p7 bra BB1_6;

mul.wide.s32 %rd45, %r5, 4;
add.s64 %rd1583, %rd2, %rd45;
mov.u32 %r1366, 0;

BB1_5:
ld.local.u32 %r148, [%rd1583+4];
rem.u32 %r149, %r1365, %r148;
ld.local.u32 %r150, [%rd1583+104];
mad.lo.s32 %r1366, %r150, %r149, %r1366;
div.u32 %r1365, %r1365, %r148;
add.s64 %rd1583, %rd1583, -4;
add.s32 %r1364, %r1364, -1;
setp.gt.s32	%p8, %r1364, 0;
@%p8 bra BB1_5;

BB1_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r151, [%rd2+108];
mad.lo.s32 %r15, %r151, %r1365, %r1366;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r135;
mov.f64 %fd125, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r135;
@%p9 bra BB1_8;

cvta.to.global.u64 %rd46, %rd8;
mad.lo.s32 %r152, %r16, %r136, %r4;
mul.wide.u32 %rd47, %r152, 8;
add.s64 %rd48, %rd46, %rd47;
ld.global.f64 %fd125, [%rd48];

BB1_8:
mov.u64 %rd1584, 0;
@%p9 bra BB1_10;

ld.local.u64 %rd50, [%rd2];
cvta.to.global.u64 %rd51, %rd50;
mad.lo.s32 %r153, %r16, %r137, %r15;
mul.wide.u32 %rd52, %r153, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.u64 %rd1584, [%rd53];

BB1_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd54, %r16;
mul.wide.s32 %rd55, %r16, 8;
mov.u64 %rd56, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd56, %rd55;
st.shared.f64 [%rd11], %fd125;
mov.u64 %rd57, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd57, %rd55;
st.shared.u64 [%rd12], %rd1584;
mov.u64 %rd58, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd58, %rd54;
st.shared.u8 [%rd13], %rs12;
setp.lt.u32	%p2, %r17, %r135;
mov.f64 %fd126, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r135;
@%p11 bra BB1_12;

cvta.to.global.u64 %rd59, %rd8;
mad.lo.s32 %r154, %r17, %r136, %r4;
mul.wide.u32 %rd60, %r154, 8;
add.s64 %rd61, %rd59, %rd60;
ld.global.f64 %fd126, [%rd61];

BB1_12:
mov.u64 %rd1585, 0;
@%p11 bra BB1_14;

ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd64, %rd63;
mad.lo.s32 %r155, %r17, %r137, %r15;
mul.wide.u32 %rd65, %r155, 8;
add.s64 %rd66, %rd64, %rd65;
ld.global.u64 %rd1585, [%rd66];

BB1_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.f64 [%rd11+8192], %fd126;
st.shared.u64 [%rd12+8192], %rd1585;
st.shared.u8 [%rd13+1024], %rs13;
bar.sync 0;
shl.b32 %r156, %r16, 1;
mul.wide.u32 %rd67, %r156, 8;
add.s64 %rd69, %rd56, %rd67;
ld.shared.f64 %fd5, [%rd69+8];
ld.shared.f64 %fd6, [%rd69];
setp.geu.f64	%p13, %fd6, %fd5;
@%p13 bra BB1_16;

cvt.u64.u32	%rd70, %r156;
add.s64 %rd72, %rd58, %rd70;
ld.shared.u8 %rs14, [%rd72];
mov.u32 %r1367, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB1_17;

BB1_16:
cvt.u64.u32	%rd73, %r156;
add.s64 %rd75, %rd58, %rd73;
ld.shared.u8 %rs15, [%rd75+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1367, 1, 0, %p15;

BB1_17:
and.b32 %r162, %r16, 1;
setp.ne.s32	%p16, %r1367, %r162;
@%p16 bra BB1_19;

add.s64 %rd78, %rd57, %rd67;
cvt.u64.u32	%rd79, %r156;
st.shared.f64 [%rd69], %fd5;
st.shared.f64 [%rd69+8], %fd6;
ld.shared.u64 %rd83, [%rd78];
ld.shared.u64 %rd84, [%rd78+8];
st.shared.u64 [%rd78], %rd84;
st.shared.u64 [%rd78+8], %rd83;
add.s64 %rd86, %rd58, %rd79;
ld.shared.u8 %rs16, [%rd86];
ld.shared.u8 %rs17, [%rd86+1];
st.shared.u8 [%rd86], %rs17;
st.shared.u8 [%rd86+1], %rs16;

BB1_19:
bar.sync 0;
sub.s32 %r22, %r156, %r162;
add.s32 %r168, %r22, 2;
mul.wide.u32 %rd87, %r168, 8;
add.s64 %rd89, %rd56, %rd87;
mul.wide.u32 %rd90, %r22, 8;
add.s64 %rd91, %rd56, %rd90;
ld.shared.f64 %fd7, [%rd89];
ld.shared.f64 %fd8, [%rd91];
setp.geu.f64	%p17, %fd8, %fd7;
@%p17 bra BB1_21;

cvt.u64.u32	%rd92, %r22;
add.s64 %rd94, %rd58, %rd92;
ld.shared.u8 %rs18, [%rd94];
mov.u32 %r1368, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB1_22;

BB1_21:
cvt.u64.u32	%rd95, %r168;
add.s64 %rd97, %rd58, %rd95;
ld.shared.u8 %rs19, [%rd97];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1368, 1, 0, %p19;

BB1_22:
bfe.u32 %r180, %r16, 1, 1;
setp.ne.s32	%p20, %r1368, %r180;
@%p20 bra BB1_24;

add.s64 %rd100, %rd57, %rd90;
add.s64 %rd102, %rd57, %rd87;
cvt.u64.u32	%rd103, %r22;
st.shared.f64 [%rd91], %fd7;
cvt.u64.u32	%rd107, %r168;
st.shared.f64 [%rd89], %fd8;
ld.shared.u64 %rd110, [%rd100];
ld.shared.u64 %rd111, [%rd102];
st.shared.u64 [%rd100], %rd111;
st.shared.u64 [%rd102], %rd110;
add.s64 %rd113, %rd58, %rd103;
ld.shared.u8 %rs20, [%rd113];
add.s64 %rd114, %rd58, %rd107;
ld.shared.u8 %rs21, [%rd114];
st.shared.u8 [%rd113], %rs21;
st.shared.u8 [%rd114], %rs20;

BB1_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd69+8];
ld.shared.f64 %fd10, [%rd69];
setp.geu.f64	%p21, %fd10, %fd9;
@%p21 bra BB1_26;

cvt.u64.u32	%rd118, %r156;
add.s64 %rd120, %rd58, %rd118;
ld.shared.u8 %rs22, [%rd120];
mov.u32 %r1369, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB1_27;

BB1_26:
cvt.u64.u32	%rd121, %r156;
add.s64 %rd123, %rd58, %rd121;
ld.shared.u8 %rs23, [%rd123+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1369, 1, 0, %p23;

BB1_27:
bfe.u32 %r195, %r16, 1, 1;
setp.ne.s32	%p24, %r1369, %r195;
@%p24 bra BB1_29;

cvt.u64.u32	%rd124, %r156;
st.shared.f64 [%rd69], %fd9;
st.shared.f64 [%rd69+8], %fd10;
add.s64 %rd129, %rd57, %rd67;
ld.shared.u64 %rd130, [%rd129];
ld.shared.u64 %rd131, [%rd129+8];
st.shared.u64 [%rd129], %rd131;
st.shared.u64 [%rd129+8], %rd130;
add.s64 %rd133, %rd58, %rd124;
ld.shared.u8 %rs24, [%rd133];
ld.shared.u8 %rs25, [%rd133+1];
st.shared.u8 [%rd133], %rs25;
st.shared.u8 [%rd133+1], %rs24;

BB1_29:
bar.sync 0;
and.b32 %r198, %r16, 3;
sub.s32 %r28, %r156, %r198;
add.s32 %r200, %r28, 4;
mul.wide.u32 %rd134, %r200, 8;
add.s64 %rd136, %rd56, %rd134;
mul.wide.u32 %rd137, %r28, 8;
add.s64 %rd138, %rd56, %rd137;
ld.shared.f64 %fd11, [%rd136];
ld.shared.f64 %fd12, [%rd138];
setp.geu.f64	%p25, %fd12, %fd11;
@%p25 bra BB1_31;

cvt.u64.u32	%rd139, %r28;
add.s64 %rd141, %rd58, %rd139;
ld.shared.u8 %rs26, [%rd141];
mov.u32 %r1370, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB1_32;

BB1_31:
cvt.u64.u32	%rd142, %r200;
add.s64 %rd144, %rd58, %rd142;
ld.shared.u8 %rs27, [%rd144];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1370, 1, 0, %p27;

BB1_32:
bfe.u32 %r212, %r16, 2, 1;
setp.ne.s32	%p28, %r1370, %r212;
@%p28 bra BB1_34;

add.s64 %rd147, %rd57, %rd137;
add.s64 %rd149, %rd57, %rd134;
cvt.u64.u32	%rd150, %r28;
st.shared.f64 [%rd138], %fd11;
cvt.u64.u32	%rd154, %r200;
st.shared.f64 [%rd136], %fd12;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd58, %rd150;
ld.shared.u8 %rs28, [%rd160];
add.s64 %rd161, %rd58, %rd154;
ld.shared.u8 %rs29, [%rd161];
st.shared.u8 [%rd160], %rs29;
st.shared.u8 [%rd161], %rs28;

BB1_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd89];
ld.shared.f64 %fd14, [%rd91];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB1_36;

cvt.u64.u32	%rd167, %r22;
add.s64 %rd169, %rd58, %rd167;
ld.shared.u8 %rs30, [%rd169];
mov.u32 %r1371, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB1_37;

BB1_36:
cvt.u64.u32	%rd170, %r168;
add.s64 %rd172, %rd58, %rd170;
ld.shared.u8 %rs31, [%rd172];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1371, 1, 0, %p31;

BB1_37:
bfe.u32 %r235, %r16, 2, 1;
setp.ne.s32	%p32, %r1371, %r235;
@%p32 bra BB1_39;

cvt.u64.u32	%rd173, %r22;
st.shared.f64 [%rd91], %fd13;
cvt.u64.u32	%rd177, %r168;
st.shared.f64 [%rd89], %fd14;
add.s64 %rd181, %rd57, %rd90;
ld.shared.u64 %rd182, [%rd181];
add.s64 %rd183, %rd57, %rd87;
ld.shared.u64 %rd184, [%rd183];
st.shared.u64 [%rd181], %rd184;
st.shared.u64 [%rd183], %rd182;
add.s64 %rd186, %rd58, %rd173;
ld.shared.u8 %rs32, [%rd186];
add.s64 %rd187, %rd58, %rd177;
ld.shared.u8 %rs33, [%rd187];
st.shared.u8 [%rd186], %rs33;
st.shared.u8 [%rd187], %rs32;

BB1_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd69+8];
ld.shared.f64 %fd16, [%rd69];
setp.geu.f64	%p33, %fd16, %fd15;
@%p33 bra BB1_41;

cvt.u64.u32	%rd191, %r156;
add.s64 %rd193, %rd58, %rd191;
ld.shared.u8 %rs34, [%rd193];
mov.u32 %r1372, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB1_42;

BB1_41:
cvt.u64.u32	%rd194, %r156;
add.s64 %rd196, %rd58, %rd194;
ld.shared.u8 %rs35, [%rd196+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1372, 1, 0, %p35;

BB1_42:
bfe.u32 %r249, %r16, 2, 1;
setp.ne.s32	%p36, %r1372, %r249;
@%p36 bra BB1_44;

cvt.u64.u32	%rd197, %r156;
st.shared.f64 [%rd69], %fd15;
st.shared.f64 [%rd69+8], %fd16;
add.s64 %rd202, %rd57, %rd67;
ld.shared.u64 %rd203, [%rd202];
ld.shared.u64 %rd204, [%rd202+8];
st.shared.u64 [%rd202], %rd204;
st.shared.u64 [%rd202+8], %rd203;
add.s64 %rd206, %rd58, %rd197;
ld.shared.u8 %rs36, [%rd206];
ld.shared.u8 %rs37, [%rd206+1];
st.shared.u8 [%rd206], %rs37;
st.shared.u8 [%rd206+1], %rs36;

BB1_44:
bar.sync 0;
and.b32 %r252, %r16, 7;
sub.s32 %r36, %r156, %r252;
add.s32 %r254, %r36, 8;
mul.wide.u32 %rd207, %r254, 8;
add.s64 %rd209, %rd56, %rd207;
mul.wide.u32 %rd210, %r36, 8;
add.s64 %rd211, %rd56, %rd210;
ld.shared.f64 %fd17, [%rd209];
ld.shared.f64 %fd18, [%rd211];
setp.geu.f64	%p37, %fd18, %fd17;
@%p37 bra BB1_46;

cvt.u64.u32	%rd212, %r36;
add.s64 %rd214, %rd58, %rd212;
ld.shared.u8 %rs38, [%rd214];
mov.u32 %r1373, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB1_47;

BB1_46:
cvt.u64.u32	%rd215, %r254;
add.s64 %rd217, %rd58, %rd215;
ld.shared.u8 %rs39, [%rd217];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1373, 1, 0, %p39;

BB1_47:
bfe.u32 %r266, %r16, 3, 1;
setp.ne.s32	%p40, %r1373, %r266;
@%p40 bra BB1_49;

add.s64 %rd220, %rd57, %rd210;
add.s64 %rd222, %rd57, %rd207;
cvt.u64.u32	%rd223, %r36;
st.shared.f64 [%rd211], %fd17;
cvt.u64.u32	%rd227, %r254;
st.shared.f64 [%rd209], %fd18;
ld.shared.u64 %rd230, [%rd220];
ld.shared.u64 %rd231, [%rd222];
st.shared.u64 [%rd220], %rd231;
st.shared.u64 [%rd222], %rd230;
add.s64 %rd233, %rd58, %rd223;
ld.shared.u8 %rs40, [%rd233];
add.s64 %rd234, %rd58, %rd227;
ld.shared.u8 %rs41, [%rd234];
st.shared.u8 [%rd233], %rs41;
st.shared.u8 [%rd234], %rs40;

BB1_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd136];
ld.shared.f64 %fd20, [%rd138];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB1_51;

cvt.u64.u32	%rd240, %r28;
add.s64 %rd242, %rd58, %rd240;
ld.shared.u8 %rs42, [%rd242];
mov.u32 %r1374, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB1_52;

BB1_51:
cvt.u64.u32	%rd243, %r200;
add.s64 %rd245, %rd58, %rd243;
ld.shared.u8 %rs43, [%rd245];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1374, 1, 0, %p43;

BB1_52:
bfe.u32 %r289, %r16, 3, 1;
setp.ne.s32	%p44, %r1374, %r289;
@%p44 bra BB1_54;

cvt.u64.u32	%rd246, %r28;
st.shared.f64 [%rd138], %fd19;
cvt.u64.u32	%rd250, %r200;
st.shared.f64 [%rd136], %fd20;
add.s64 %rd254, %rd57, %rd137;
ld.shared.u64 %rd255, [%rd254];
add.s64 %rd256, %rd57, %rd134;
ld.shared.u64 %rd257, [%rd256];
st.shared.u64 [%rd254], %rd257;
st.shared.u64 [%rd256], %rd255;
add.s64 %rd259, %rd58, %rd246;
ld.shared.u8 %rs44, [%rd259];
add.s64 %rd260, %rd58, %rd250;
ld.shared.u8 %rs45, [%rd260];
st.shared.u8 [%rd259], %rs45;
st.shared.u8 [%rd260], %rs44;

BB1_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd89];
ld.shared.f64 %fd22, [%rd91];
setp.geu.f64	%p45, %fd22, %fd21;
@%p45 bra BB1_56;

cvt.u64.u32	%rd266, %r22;
add.s64 %rd268, %rd58, %rd266;
ld.shared.u8 %rs46, [%rd268];
mov.u32 %r1375, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB1_57;

BB1_56:
cvt.u64.u32	%rd269, %r168;
add.s64 %rd271, %rd58, %rd269;
ld.shared.u8 %rs47, [%rd271];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1375, 1, 0, %p47;

BB1_57:
bfe.u32 %r311, %r16, 3, 1;
setp.ne.s32	%p48, %r1375, %r311;
@%p48 bra BB1_59;

mul.wide.u32 %rd1581, %r22, 8;
cvt.u64.u32	%rd272, %r22;
st.shared.f64 [%rd91], %fd21;
cvt.u64.u32	%rd276, %r168;
st.shared.f64 [%rd89], %fd22;
add.s64 %rd280, %rd57, %rd1581;
ld.shared.u64 %rd281, [%rd280];
add.s64 %rd282, %rd57, %rd87;
ld.shared.u64 %rd283, [%rd282];
st.shared.u64 [%rd280], %rd283;
st.shared.u64 [%rd282], %rd281;
add.s64 %rd285, %rd58, %rd272;
ld.shared.u8 %rs48, [%rd285];
add.s64 %rd286, %rd58, %rd276;
ld.shared.u8 %rs49, [%rd286];
st.shared.u8 [%rd285], %rs49;
st.shared.u8 [%rd286], %rs48;

BB1_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd69+8];
ld.shared.f64 %fd24, [%rd69];
setp.geu.f64	%p49, %fd24, %fd23;
@%p49 bra BB1_61;

cvt.u64.u32	%rd290, %r156;
add.s64 %rd292, %rd58, %rd290;
ld.shared.u8 %rs50, [%rd292];
mov.u32 %r1376, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB1_62;

BB1_61:
cvt.u64.u32	%rd293, %r156;
add.s64 %rd295, %rd58, %rd293;
ld.shared.u8 %rs51, [%rd295+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1376, 1, 0, %p51;

BB1_62:
bfe.u32 %r325, %r16, 3, 1;
setp.ne.s32	%p52, %r1376, %r325;
@%p52 bra BB1_64;

mul.wide.u32 %rd1580, %r156, 8;
cvt.u64.u32	%rd296, %r156;
st.shared.f64 [%rd69], %fd23;
st.shared.f64 [%rd69+8], %fd24;
add.s64 %rd301, %rd57, %rd1580;
ld.shared.u64 %rd302, [%rd301];
ld.shared.u64 %rd303, [%rd301+8];
st.shared.u64 [%rd301], %rd303;
st.shared.u64 [%rd301+8], %rd302;
add.s64 %rd305, %rd58, %rd296;
ld.shared.u8 %rs52, [%rd305];
ld.shared.u8 %rs53, [%rd305+1];
st.shared.u8 [%rd305], %rs53;
st.shared.u8 [%rd305+1], %rs52;

BB1_64:
bar.sync 0;
and.b32 %r328, %r16, 15;
sub.s32 %r46, %r156, %r328;
add.s32 %r330, %r46, 16;
mul.wide.u32 %rd306, %r330, 8;
add.s64 %rd308, %rd56, %rd306;
mul.wide.u32 %rd309, %r46, 8;
add.s64 %rd310, %rd56, %rd309;
ld.shared.f64 %fd25, [%rd308];
ld.shared.f64 %fd26, [%rd310];
setp.geu.f64	%p53, %fd26, %fd25;
@%p53 bra BB1_66;

cvt.u64.u32	%rd311, %r46;
add.s64 %rd313, %rd58, %rd311;
ld.shared.u8 %rs54, [%rd313];
mov.u32 %r1377, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB1_67;

BB1_66:
cvt.u64.u32	%rd314, %r330;
add.s64 %rd316, %rd58, %rd314;
ld.shared.u8 %rs55, [%rd316];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1377, 1, 0, %p55;

BB1_67:
bfe.u32 %r342, %r16, 4, 1;
setp.ne.s32	%p56, %r1377, %r342;
@%p56 bra BB1_69;

add.s64 %rd319, %rd57, %rd309;
add.s64 %rd321, %rd57, %rd306;
cvt.u64.u32	%rd322, %r46;
st.shared.f64 [%rd310], %fd25;
cvt.u64.u32	%rd326, %r330;
st.shared.f64 [%rd308], %fd26;
ld.shared.u64 %rd329, [%rd319];
ld.shared.u64 %rd330, [%rd321];
st.shared.u64 [%rd319], %rd330;
st.shared.u64 [%rd321], %rd329;
add.s64 %rd332, %rd58, %rd322;
ld.shared.u8 %rs56, [%rd332];
add.s64 %rd333, %rd58, %rd326;
ld.shared.u8 %rs57, [%rd333];
st.shared.u8 [%rd332], %rs57;
st.shared.u8 [%rd333], %rs56;

BB1_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd209];
ld.shared.f64 %fd28, [%rd211];
setp.geu.f64	%p57, %fd28, %fd27;
@%p57 bra BB1_71;

cvt.u64.u32	%rd339, %r36;
add.s64 %rd341, %rd58, %rd339;
ld.shared.u8 %rs58, [%rd341];
mov.u32 %r1378, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB1_72;

BB1_71:
cvt.u64.u32	%rd342, %r254;
add.s64 %rd344, %rd58, %rd342;
ld.shared.u8 %rs59, [%rd344];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1378, 1, 0, %p59;

BB1_72:
bfe.u32 %r365, %r16, 4, 1;
setp.ne.s32	%p60, %r1378, %r365;
@%p60 bra BB1_74;

mul.wide.u32 %rd1571, %r254, 8;
mul.wide.u32 %rd1570, %r36, 8;
cvt.u64.u32	%rd345, %r36;
st.shared.f64 [%rd211], %fd27;
cvt.u64.u32	%rd349, %r254;
st.shared.f64 [%rd209], %fd28;
add.s64 %rd353, %rd57, %rd1570;
ld.shared.u64 %rd354, [%rd353];
add.s64 %rd355, %rd57, %rd1571;
ld.shared.u64 %rd356, [%rd355];
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd355], %rd354;
add.s64 %rd358, %rd58, %rd345;
ld.shared.u8 %rs60, [%rd358];
add.s64 %rd359, %rd58, %rd349;
ld.shared.u8 %rs61, [%rd359];
st.shared.u8 [%rd358], %rs61;
st.shared.u8 [%rd359], %rs60;

BB1_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd136];
ld.shared.f64 %fd30, [%rd138];
setp.geu.f64	%p61, %fd30, %fd29;
@%p61 bra BB1_76;

cvt.u64.u32	%rd365, %r28;
add.s64 %rd367, %rd58, %rd365;
ld.shared.u8 %rs62, [%rd367];
mov.u32 %r1379, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB1_77;

BB1_76:
cvt.u64.u32	%rd368, %r200;
add.s64 %rd370, %rd58, %rd368;
ld.shared.u8 %rs63, [%rd370];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1379, 1, 0, %p63;

BB1_77:
bfe.u32 %r387, %r16, 4, 1;
setp.ne.s32	%p64, %r1379, %r387;
@%p64 bra BB1_79;

mul.wide.u32 %rd1569, %r200, 8;
mul.wide.u32 %rd1568, %r28, 8;
cvt.u64.u32	%rd371, %r28;
st.shared.f64 [%rd138], %fd29;
cvt.u64.u32	%rd375, %r200;
st.shared.f64 [%rd136], %fd30;
add.s64 %rd379, %rd57, %rd1568;
ld.shared.u64 %rd380, [%rd379];
add.s64 %rd381, %rd57, %rd1569;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd379], %rd382;
st.shared.u64 [%rd381], %rd380;
add.s64 %rd384, %rd58, %rd371;
ld.shared.u8 %rs64, [%rd384];
add.s64 %rd385, %rd58, %rd375;
ld.shared.u8 %rs65, [%rd385];
st.shared.u8 [%rd384], %rs65;
st.shared.u8 [%rd385], %rs64;

BB1_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd89];
ld.shared.f64 %fd32, [%rd91];
setp.geu.f64	%p65, %fd32, %fd31;
@%p65 bra BB1_81;

cvt.u64.u32	%rd391, %r22;
add.s64 %rd393, %rd58, %rd391;
ld.shared.u8 %rs66, [%rd393];
mov.u32 %r1380, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB1_82;

BB1_81:
cvt.u64.u32	%rd394, %r168;
add.s64 %rd396, %rd58, %rd394;
ld.shared.u8 %rs67, [%rd396];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1380, 1, 0, %p67;

BB1_82:
bfe.u32 %r409, %r16, 4, 1;
setp.ne.s32	%p68, %r1380, %r409;
@%p68 bra BB1_84;

mul.wide.u32 %rd1567, %r168, 8;
mul.wide.u32 %rd1566, %r22, 8;
cvt.u64.u32	%rd397, %r22;
st.shared.f64 [%rd91], %fd31;
cvt.u64.u32	%rd401, %r168;
st.shared.f64 [%rd89], %fd32;
add.s64 %rd405, %rd57, %rd1566;
ld.shared.u64 %rd406, [%rd405];
add.s64 %rd407, %rd57, %rd1567;
ld.shared.u64 %rd408, [%rd407];
st.shared.u64 [%rd405], %rd408;
st.shared.u64 [%rd407], %rd406;
add.s64 %rd410, %rd58, %rd397;
ld.shared.u8 %rs68, [%rd410];
add.s64 %rd411, %rd58, %rd401;
ld.shared.u8 %rs69, [%rd411];
st.shared.u8 [%rd410], %rs69;
st.shared.u8 [%rd411], %rs68;

BB1_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd69+8];
ld.shared.f64 %fd34, [%rd69];
setp.geu.f64	%p69, %fd34, %fd33;
@%p69 bra BB1_86;

cvt.u64.u32	%rd415, %r156;
add.s64 %rd417, %rd58, %rd415;
ld.shared.u8 %rs70, [%rd417];
mov.u32 %r1381, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB1_87;

BB1_86:
cvt.u64.u32	%rd418, %r156;
add.s64 %rd420, %rd58, %rd418;
ld.shared.u8 %rs71, [%rd420+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1381, 1, 0, %p71;

BB1_87:
bfe.u32 %r423, %r16, 4, 1;
setp.ne.s32	%p72, %r1381, %r423;
@%p72 bra BB1_89;

mul.wide.u32 %rd1565, %r156, 8;
cvt.u64.u32	%rd421, %r156;
st.shared.f64 [%rd69], %fd33;
st.shared.f64 [%rd69+8], %fd34;
add.s64 %rd426, %rd57, %rd1565;
ld.shared.u64 %rd427, [%rd426];
ld.shared.u64 %rd428, [%rd426+8];
st.shared.u64 [%rd426], %rd428;
st.shared.u64 [%rd426+8], %rd427;
add.s64 %rd430, %rd58, %rd421;
ld.shared.u8 %rs72, [%rd430];
ld.shared.u8 %rs73, [%rd430+1];
st.shared.u8 [%rd430], %rs73;
st.shared.u8 [%rd430+1], %rs72;

BB1_89:
bar.sync 0;
and.b32 %r426, %r16, 31;
sub.s32 %r58, %r156, %r426;
add.s32 %r428, %r58, 32;
mul.wide.u32 %rd431, %r428, 8;
add.s64 %rd433, %rd56, %rd431;
mul.wide.u32 %rd434, %r58, 8;
add.s64 %rd435, %rd56, %rd434;
ld.shared.f64 %fd35, [%rd433];
ld.shared.f64 %fd36, [%rd435];
setp.geu.f64	%p73, %fd36, %fd35;
@%p73 bra BB1_91;

cvt.u64.u32	%rd436, %r58;
add.s64 %rd438, %rd58, %rd436;
ld.shared.u8 %rs74, [%rd438];
mov.u32 %r1382, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB1_92;

BB1_91:
add.s32 %r1361, %r58, 32;
cvt.u64.u32	%rd439, %r1361;
add.s64 %rd441, %rd58, %rd439;
ld.shared.u8 %rs75, [%rd441];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1382, 1, 0, %p75;

BB1_92:
bfe.u32 %r440, %r16, 5, 1;
setp.ne.s32	%p76, %r1382, %r440;
@%p76 bra BB1_94;

add.s64 %rd1582, %rd56, %rd431;
add.s32 %r1362, %r58, 32;
mul.wide.u32 %rd1573, %r58, 8;
add.s64 %rd444, %rd57, %rd1573;
add.s64 %rd446, %rd57, %rd431;
cvt.u64.u32	%rd447, %r58;
st.shared.f64 [%rd435], %fd35;
cvt.u64.u32	%rd451, %r1362;
st.shared.f64 [%rd1582], %fd36;
ld.shared.u64 %rd454, [%rd444];
ld.shared.u64 %rd455, [%rd446];
st.shared.u64 [%rd444], %rd455;
st.shared.u64 [%rd446], %rd454;
add.s64 %rd457, %rd58, %rd447;
ld.shared.u8 %rs76, [%rd457];
add.s64 %rd458, %rd58, %rd451;
ld.shared.u8 %rs77, [%rd458];
st.shared.u8 [%rd457], %rs77;
st.shared.u8 [%rd458], %rs76;

BB1_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd308];
ld.shared.f64 %fd38, [%rd310];
setp.geu.f64	%p77, %fd38, %fd37;
@%p77 bra BB1_96;

cvt.u64.u32	%rd464, %r46;
add.s64 %rd466, %rd58, %rd464;
ld.shared.u8 %rs78, [%rd466];
mov.u32 %r1383, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB1_97;

BB1_96:
cvt.u64.u32	%rd467, %r330;
add.s64 %rd469, %rd58, %rd467;
ld.shared.u8 %rs79, [%rd469];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1383, 1, 0, %p79;

BB1_97:
bfe.u32 %r463, %r16, 5, 1;
setp.ne.s32	%p80, %r1383, %r463;
@%p80 bra BB1_99;

mul.wide.u32 %rd1572, %r330, 8;
mul.wide.u32 %rd1564, %r46, 8;
cvt.u64.u32	%rd470, %r46;
st.shared.f64 [%rd310], %fd37;
cvt.u64.u32	%rd474, %r330;
st.shared.f64 [%rd308], %fd38;
add.s64 %rd478, %rd57, %rd1564;
ld.shared.u64 %rd479, [%rd478];
add.s64 %rd480, %rd57, %rd1572;
ld.shared.u64 %rd481, [%rd480];
st.shared.u64 [%rd478], %rd481;
st.shared.u64 [%rd480], %rd479;
add.s64 %rd483, %rd58, %rd470;
ld.shared.u8 %rs80, [%rd483];
add.s64 %rd484, %rd58, %rd474;
ld.shared.u8 %rs81, [%rd484];
st.shared.u8 [%rd483], %rs81;
st.shared.u8 [%rd484], %rs80;

BB1_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd209];
ld.shared.f64 %fd40, [%rd211];
setp.geu.f64	%p81, %fd40, %fd39;
@%p81 bra BB1_101;

cvt.u64.u32	%rd490, %r36;
add.s64 %rd492, %rd58, %rd490;
ld.shared.u8 %rs82, [%rd492];
mov.u32 %r1384, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB1_102;

BB1_101:
cvt.u64.u32	%rd493, %r254;
add.s64 %rd495, %rd58, %rd493;
ld.shared.u8 %rs83, [%rd495];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1384, 1, 0, %p83;

BB1_102:
bfe.u32 %r485, %r16, 5, 1;
setp.ne.s32	%p84, %r1384, %r485;
@%p84 bra BB1_104;

mul.wide.u32 %rd1563, %r254, 8;
mul.wide.u32 %rd1562, %r36, 8;
cvt.u64.u32	%rd496, %r36;
st.shared.f64 [%rd211], %fd39;
cvt.u64.u32	%rd500, %r254;
st.shared.f64 [%rd209], %fd40;
add.s64 %rd504, %rd57, %rd1562;
ld.shared.u64 %rd505, [%rd504];
add.s64 %rd506, %rd57, %rd1563;
ld.shared.u64 %rd507, [%rd506];
st.shared.u64 [%rd504], %rd507;
st.shared.u64 [%rd506], %rd505;
add.s64 %rd509, %rd58, %rd496;
ld.shared.u8 %rs84, [%rd509];
add.s64 %rd510, %rd58, %rd500;
ld.shared.u8 %rs85, [%rd510];
st.shared.u8 [%rd509], %rs85;
st.shared.u8 [%rd510], %rs84;

BB1_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd136];
ld.shared.f64 %fd42, [%rd138];
setp.geu.f64	%p85, %fd42, %fd41;
@%p85 bra BB1_106;

cvt.u64.u32	%rd516, %r28;
add.s64 %rd518, %rd58, %rd516;
ld.shared.u8 %rs86, [%rd518];
mov.u32 %r1385, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB1_107;

BB1_106:
cvt.u64.u32	%rd519, %r200;
add.s64 %rd521, %rd58, %rd519;
ld.shared.u8 %rs87, [%rd521];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1385, 1, 0, %p87;

BB1_107:
bfe.u32 %r507, %r16, 5, 1;
setp.ne.s32	%p88, %r1385, %r507;
@%p88 bra BB1_109;

mul.wide.u32 %rd1561, %r200, 8;
mul.wide.u32 %rd1560, %r28, 8;
cvt.u64.u32	%rd522, %r28;
st.shared.f64 [%rd138], %fd41;
cvt.u64.u32	%rd526, %r200;
st.shared.f64 [%rd136], %fd42;
add.s64 %rd530, %rd57, %rd1560;
ld.shared.u64 %rd531, [%rd530];
add.s64 %rd532, %rd57, %rd1561;
ld.shared.u64 %rd533, [%rd532];
st.shared.u64 [%rd530], %rd533;
st.shared.u64 [%rd532], %rd531;
add.s64 %rd535, %rd58, %rd522;
ld.shared.u8 %rs88, [%rd535];
add.s64 %rd536, %rd58, %rd526;
ld.shared.u8 %rs89, [%rd536];
st.shared.u8 [%rd535], %rs89;
st.shared.u8 [%rd536], %rs88;

BB1_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd89];
ld.shared.f64 %fd44, [%rd91];
setp.geu.f64	%p89, %fd44, %fd43;
@%p89 bra BB1_111;

cvt.u64.u32	%rd542, %r22;
add.s64 %rd544, %rd58, %rd542;
ld.shared.u8 %rs90, [%rd544];
mov.u32 %r1386, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB1_112;

BB1_111:
cvt.u64.u32	%rd545, %r168;
add.s64 %rd547, %rd58, %rd545;
ld.shared.u8 %rs91, [%rd547];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1386, 1, 0, %p91;

BB1_112:
bfe.u32 %r529, %r16, 5, 1;
setp.ne.s32	%p92, %r1386, %r529;
@%p92 bra BB1_114;

mul.wide.u32 %rd1559, %r168, 8;
mul.wide.u32 %rd1558, %r22, 8;
cvt.u64.u32	%rd548, %r22;
st.shared.f64 [%rd91], %fd43;
cvt.u64.u32	%rd552, %r168;
st.shared.f64 [%rd89], %fd44;
add.s64 %rd556, %rd57, %rd1558;
ld.shared.u64 %rd557, [%rd556];
add.s64 %rd558, %rd57, %rd1559;
ld.shared.u64 %rd559, [%rd558];
st.shared.u64 [%rd556], %rd559;
st.shared.u64 [%rd558], %rd557;
add.s64 %rd561, %rd58, %rd548;
ld.shared.u8 %rs92, [%rd561];
add.s64 %rd562, %rd58, %rd552;
ld.shared.u8 %rs93, [%rd562];
st.shared.u8 [%rd561], %rs93;
st.shared.u8 [%rd562], %rs92;

BB1_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd69+8];
ld.shared.f64 %fd46, [%rd69];
setp.geu.f64	%p93, %fd46, %fd45;
@%p93 bra BB1_116;

cvt.u64.u32	%rd566, %r156;
add.s64 %rd568, %rd58, %rd566;
ld.shared.u8 %rs94, [%rd568];
mov.u32 %r1387, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB1_117;

BB1_116:
cvt.u64.u32	%rd569, %r156;
add.s64 %rd571, %rd58, %rd569;
ld.shared.u8 %rs95, [%rd571+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1387, 1, 0, %p95;

BB1_117:
bfe.u32 %r543, %r16, 5, 1;
setp.ne.s32	%p96, %r1387, %r543;
@%p96 bra BB1_119;

mul.wide.u32 %rd1557, %r156, 8;
cvt.u64.u32	%rd572, %r156;
st.shared.f64 [%rd69], %fd45;
st.shared.f64 [%rd69+8], %fd46;
add.s64 %rd577, %rd57, %rd1557;
ld.shared.u64 %rd578, [%rd577];
ld.shared.u64 %rd579, [%rd577+8];
st.shared.u64 [%rd577], %rd579;
st.shared.u64 [%rd577+8], %rd578;
add.s64 %rd581, %rd58, %rd572;
ld.shared.u8 %rs96, [%rd581];
ld.shared.u8 %rs97, [%rd581+1];
st.shared.u8 [%rd581], %rs97;
st.shared.u8 [%rd581+1], %rs96;

BB1_119:
bar.sync 0;
and.b32 %r546, %r16, 63;
sub.s32 %r72, %r156, %r546;
add.s32 %r548, %r72, 64;
mul.wide.u32 %rd582, %r548, 8;
add.s64 %rd584, %rd56, %rd582;
mul.wide.u32 %rd585, %r72, 8;
add.s64 %rd586, %rd56, %rd585;
ld.shared.f64 %fd47, [%rd584];
ld.shared.f64 %fd48, [%rd586];
setp.geu.f64	%p97, %fd48, %fd47;
@%p97 bra BB1_121;

cvt.u64.u32	%rd587, %r72;
add.s64 %rd589, %rd58, %rd587;
ld.shared.u8 %rs98, [%rd589];
mov.u32 %r1388, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB1_122;

BB1_121:
add.s32 %r1339, %r72, 64;
cvt.u64.u32	%rd590, %r1339;
add.s64 %rd592, %rd58, %rd590;
ld.shared.u8 %rs99, [%rd592];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1388, 1, 0, %p99;

BB1_122:
bfe.u32 %r560, %r16, 6, 1;
setp.ne.s32	%p100, %r1388, %r560;
@%p100 bra BB1_124;

add.s64 %rd1579, %rd56, %rd582;
mul.wide.u32 %rd1578, %r72, 8;
add.s32 %r1340, %r72, 64;
add.s64 %rd595, %rd57, %rd1578;
add.s64 %rd597, %rd57, %rd582;
cvt.u64.u32	%rd598, %r72;
st.shared.f64 [%rd586], %fd47;
cvt.u64.u32	%rd602, %r1340;
st.shared.f64 [%rd1579], %fd48;
ld.shared.u64 %rd605, [%rd595];
ld.shared.u64 %rd606, [%rd597];
st.shared.u64 [%rd595], %rd606;
st.shared.u64 [%rd597], %rd605;
add.s64 %rd608, %rd58, %rd598;
ld.shared.u8 %rs100, [%rd608];
add.s64 %rd609, %rd58, %rd602;
ld.shared.u8 %rs101, [%rd609];
st.shared.u8 [%rd608], %rs101;
st.shared.u8 [%rd609], %rs100;

BB1_124:
bar.sync 0;
add.s64 %rd1574, %rd56, %rd431;
ld.shared.f64 %fd49, [%rd1574];
ld.shared.f64 %fd50, [%rd435];
setp.geu.f64	%p101, %fd50, %fd49;
@%p101 bra BB1_126;

cvt.u64.u32	%rd615, %r58;
add.s64 %rd617, %rd58, %rd615;
ld.shared.u8 %rs102, [%rd617];
mov.u32 %r1389, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB1_127;

BB1_126:
add.s32 %r1337, %r58, 32;
cvt.u64.u32	%rd618, %r1337;
add.s64 %rd620, %rd58, %rd618;
ld.shared.u8 %rs103, [%rd620];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1389, 1, 0, %p103;

BB1_127:
bfe.u32 %r583, %r16, 6, 1;
setp.ne.s32	%p104, %r1389, %r583;
@%p104 bra BB1_129;

add.s64 %rd1576, %rd56, %rd431;
add.s32 %r1338, %r58, 32;
mul.wide.u32 %rd1550, %r58, 8;
cvt.u64.u32	%rd621, %r58;
st.shared.f64 [%rd435], %fd49;
cvt.u64.u32	%rd625, %r1338;
st.shared.f64 [%rd1576], %fd50;
add.s64 %rd629, %rd57, %rd1550;
ld.shared.u64 %rd630, [%rd629];
add.s64 %rd631, %rd57, %rd431;
ld.shared.u64 %rd632, [%rd631];
st.shared.u64 [%rd629], %rd632;
st.shared.u64 [%rd631], %rd630;
add.s64 %rd634, %rd58, %rd621;
ld.shared.u8 %rs104, [%rd634];
add.s64 %rd635, %rd58, %rd625;
ld.shared.u8 %rs105, [%rd635];
st.shared.u8 [%rd634], %rs105;
st.shared.u8 [%rd635], %rs104;

BB1_129:
bar.sync 0;
ld.shared.f64 %fd51, [%rd308];
ld.shared.f64 %fd52, [%rd310];
setp.geu.f64	%p105, %fd52, %fd51;
@%p105 bra BB1_131;

cvt.u64.u32	%rd641, %r46;
add.s64 %rd643, %rd58, %rd641;
ld.shared.u8 %rs106, [%rd643];
mov.u32 %r1390, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB1_132;

BB1_131:
cvt.u64.u32	%rd644, %r330;
add.s64 %rd646, %rd58, %rd644;
ld.shared.u8 %rs107, [%rd646];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1390, 1, 0, %p107;

BB1_132:
bfe.u32 %r605, %r16, 6, 1;
setp.ne.s32	%p108, %r1390, %r605;
@%p108 bra BB1_134;

mul.wide.u32 %rd1549, %r330, 8;
mul.wide.u32 %rd1548, %r46, 8;
cvt.u64.u32	%rd647, %r46;
st.shared.f64 [%rd310], %fd51;
cvt.u64.u32	%rd651, %r330;
st.shared.f64 [%rd308], %fd52;
add.s64 %rd655, %rd57, %rd1548;
ld.shared.u64 %rd656, [%rd655];
add.s64 %rd657, %rd57, %rd1549;
ld.shared.u64 %rd658, [%rd657];
st.shared.u64 [%rd655], %rd658;
st.shared.u64 [%rd657], %rd656;
add.s64 %rd660, %rd58, %rd647;
ld.shared.u8 %rs108, [%rd660];
add.s64 %rd661, %rd58, %rd651;
ld.shared.u8 %rs109, [%rd661];
st.shared.u8 [%rd660], %rs109;
st.shared.u8 [%rd661], %rs108;

BB1_134:
bar.sync 0;
ld.shared.f64 %fd53, [%rd209];
ld.shared.f64 %fd54, [%rd211];
setp.geu.f64	%p109, %fd54, %fd53;
@%p109 bra BB1_136;

cvt.u64.u32	%rd667, %r36;
add.s64 %rd669, %rd58, %rd667;
ld.shared.u8 %rs110, [%rd669];
mov.u32 %r1391, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB1_137;

BB1_136:
cvt.u64.u32	%rd670, %r254;
add.s64 %rd672, %rd58, %rd670;
ld.shared.u8 %rs111, [%rd672];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1391, 1, 0, %p111;

BB1_137:
bfe.u32 %r627, %r16, 6, 1;
setp.ne.s32	%p112, %r1391, %r627;
@%p112 bra BB1_139;

mul.wide.u32 %rd1547, %r254, 8;
mul.wide.u32 %rd1546, %r36, 8;
cvt.u64.u32	%rd673, %r36;
st.shared.f64 [%rd211], %fd53;
cvt.u64.u32	%rd677, %r254;
st.shared.f64 [%rd209], %fd54;
add.s64 %rd681, %rd57, %rd1546;
ld.shared.u64 %rd682, [%rd681];
add.s64 %rd683, %rd57, %rd1547;
ld.shared.u64 %rd684, [%rd683];
st.shared.u64 [%rd681], %rd684;
st.shared.u64 [%rd683], %rd682;
add.s64 %rd686, %rd58, %rd673;
ld.shared.u8 %rs112, [%rd686];
add.s64 %rd687, %rd58, %rd677;
ld.shared.u8 %rs113, [%rd687];
st.shared.u8 [%rd686], %rs113;
st.shared.u8 [%rd687], %rs112;

BB1_139:
bar.sync 0;
ld.shared.f64 %fd55, [%rd136];
ld.shared.f64 %fd56, [%rd138];
setp.geu.f64	%p113, %fd56, %fd55;
@%p113 bra BB1_141;

cvt.u64.u32	%rd693, %r28;
add.s64 %rd695, %rd58, %rd693;
ld.shared.u8 %rs114, [%rd695];
mov.u32 %r1392, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB1_142;

BB1_141:
cvt.u64.u32	%rd696, %r200;
add.s64 %rd698, %rd58, %rd696;
ld.shared.u8 %rs115, [%rd698];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1392, 1, 0, %p115;

BB1_142:
bfe.u32 %r649, %r16, 6, 1;
setp.ne.s32	%p116, %r1392, %r649;
@%p116 bra BB1_144;

mul.wide.u32 %rd1545, %r200, 8;
mul.wide.u32 %rd1544, %r28, 8;
cvt.u64.u32	%rd699, %r28;
st.shared.f64 [%rd138], %fd55;
cvt.u64.u32	%rd703, %r200;
st.shared.f64 [%rd136], %fd56;
add.s64 %rd707, %rd57, %rd1544;
ld.shared.u64 %rd708, [%rd707];
add.s64 %rd709, %rd57, %rd1545;
ld.shared.u64 %rd710, [%rd709];
st.shared.u64 [%rd707], %rd710;
st.shared.u64 [%rd709], %rd708;
add.s64 %rd712, %rd58, %rd699;
ld.shared.u8 %rs116, [%rd712];
add.s64 %rd713, %rd58, %rd703;
ld.shared.u8 %rs117, [%rd713];
st.shared.u8 [%rd712], %rs117;
st.shared.u8 [%rd713], %rs116;

BB1_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd89];
ld.shared.f64 %fd58, [%rd91];
setp.geu.f64	%p117, %fd58, %fd57;
@%p117 bra BB1_146;

cvt.u64.u32	%rd719, %r22;
add.s64 %rd721, %rd58, %rd719;
ld.shared.u8 %rs118, [%rd721];
mov.u32 %r1393, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB1_147;

BB1_146:
cvt.u64.u32	%rd722, %r168;
add.s64 %rd724, %rd58, %rd722;
ld.shared.u8 %rs119, [%rd724];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1393, 1, 0, %p119;

BB1_147:
bfe.u32 %r671, %r16, 6, 1;
setp.ne.s32	%p120, %r1393, %r671;
@%p120 bra BB1_149;

mul.wide.u32 %rd1543, %r168, 8;
mul.wide.u32 %rd1542, %r22, 8;
cvt.u64.u32	%rd725, %r22;
st.shared.f64 [%rd91], %fd57;
cvt.u64.u32	%rd729, %r168;
st.shared.f64 [%rd89], %fd58;
add.s64 %rd733, %rd57, %rd1542;
ld.shared.u64 %rd734, [%rd733];
add.s64 %rd735, %rd57, %rd1543;
ld.shared.u64 %rd736, [%rd735];
st.shared.u64 [%rd733], %rd736;
st.shared.u64 [%rd735], %rd734;
add.s64 %rd738, %rd58, %rd725;
ld.shared.u8 %rs120, [%rd738];
add.s64 %rd739, %rd58, %rd729;
ld.shared.u8 %rs121, [%rd739];
st.shared.u8 [%rd738], %rs121;
st.shared.u8 [%rd739], %rs120;

BB1_149:
bar.sync 0;
ld.shared.f64 %fd59, [%rd69+8];
ld.shared.f64 %fd60, [%rd69];
setp.geu.f64	%p121, %fd60, %fd59;
@%p121 bra BB1_151;

cvt.u64.u32	%rd743, %r156;
add.s64 %rd745, %rd58, %rd743;
ld.shared.u8 %rs122, [%rd745];
mov.u32 %r1394, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB1_152;

BB1_151:
cvt.u64.u32	%rd746, %r156;
add.s64 %rd748, %rd58, %rd746;
ld.shared.u8 %rs123, [%rd748+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1394, 1, 0, %p123;

BB1_152:
bfe.u32 %r685, %r16, 6, 1;
setp.ne.s32	%p124, %r1394, %r685;
@%p124 bra BB1_154;

mul.wide.u32 %rd1541, %r156, 8;
cvt.u64.u32	%rd749, %r156;
st.shared.f64 [%rd69], %fd59;
st.shared.f64 [%rd69+8], %fd60;
add.s64 %rd754, %rd57, %rd1541;
ld.shared.u64 %rd755, [%rd754];
ld.shared.u64 %rd756, [%rd754+8];
st.shared.u64 [%rd754], %rd756;
st.shared.u64 [%rd754+8], %rd755;
add.s64 %rd758, %rd58, %rd749;
ld.shared.u8 %rs124, [%rd758];
ld.shared.u8 %rs125, [%rd758+1];
st.shared.u8 [%rd758], %rs125;
st.shared.u8 [%rd758+1], %rs124;

BB1_154:
bar.sync 0;
and.b32 %r688, %r16, 127;
sub.s32 %r88, %r156, %r688;
add.s32 %r690, %r88, 128;
mul.wide.u32 %rd759, %r690, 8;
add.s64 %rd761, %rd56, %rd759;
mul.wide.u32 %rd762, %r88, 8;
add.s64 %rd763, %rd56, %rd762;
ld.shared.f64 %fd61, [%rd761];
ld.shared.f64 %fd62, [%rd763];
setp.geu.f64	%p125, %fd62, %fd61;
@%p125 bra BB1_156;

cvt.u64.u32	%rd764, %r88;
add.s64 %rd766, %rd58, %rd764;
ld.shared.u8 %rs126, [%rd766];
mov.u32 %r1395, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB1_157;

BB1_156:
add.s32 %r1299, %r88, 128;
cvt.u64.u32	%rd767, %r1299;
add.s64 %rd769, %rd58, %rd767;
ld.shared.u8 %rs127, [%rd769];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1395, 1, 0, %p127;

BB1_157:
bfe.u32 %r702, %r16, 7, 1;
setp.ne.s32	%p128, %r1395, %r702;
@%p128 bra BB1_159;

add.s64 %rd1540, %rd56, %rd759;
mul.wide.u32 %rd1539, %r88, 8;
add.s32 %r1316, %r88, 128;
add.s64 %rd772, %rd57, %rd1539;
add.s64 %rd774, %rd57, %rd759;
cvt.u64.u32	%rd775, %r88;
st.shared.f64 [%rd763], %fd61;
cvt.u64.u32	%rd779, %r1316;
st.shared.f64 [%rd1540], %fd62;
ld.shared.u64 %rd782, [%rd772];
ld.shared.u64 %rd783, [%rd774];
st.shared.u64 [%rd772], %rd783;
st.shared.u64 [%rd774], %rd782;
add.s64 %rd785, %rd58, %rd775;
ld.shared.u8 %rs128, [%rd785];
add.s64 %rd786, %rd58, %rd779;
ld.shared.u8 %rs129, [%rd786];
st.shared.u8 [%rd785], %rs129;
st.shared.u8 [%rd786], %rs128;

BB1_159:
bar.sync 0;
add.s64 %rd1577, %rd56, %rd582;
ld.shared.f64 %fd63, [%rd1577];
ld.shared.f64 %fd64, [%rd586];
setp.geu.f64	%p129, %fd64, %fd63;
@%p129 bra BB1_161;

cvt.u64.u32	%rd792, %r72;
add.s64 %rd794, %rd58, %rd792;
ld.shared.u8 %rs130, [%rd794];
mov.u32 %r1396, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB1_162;

BB1_161:
add.s32 %r1300, %r72, 64;
cvt.u64.u32	%rd795, %r1300;
add.s64 %rd797, %rd58, %rd795;
ld.shared.u8 %rs131, [%rd797];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1396, 1, 0, %p131;

BB1_162:
bfe.u32 %r725, %r16, 7, 1;
setp.ne.s32	%p132, %r1396, %r725;
@%p132 bra BB1_164;

add.s64 %rd1553, %rd56, %rd582;
mul.wide.u32 %rd1538, %r72, 8;
add.s32 %r1315, %r72, 64;
cvt.u64.u32	%rd798, %r72;
st.shared.f64 [%rd586], %fd63;
cvt.u64.u32	%rd802, %r1315;
st.shared.f64 [%rd1553], %fd64;
add.s64 %rd806, %rd57, %rd1538;
ld.shared.u64 %rd807, [%rd806];
add.s64 %rd808, %rd57, %rd582;
ld.shared.u64 %rd809, [%rd808];
st.shared.u64 [%rd806], %rd809;
st.shared.u64 [%rd808], %rd807;
add.s64 %rd811, %rd58, %rd798;
ld.shared.u8 %rs132, [%rd811];
add.s64 %rd812, %rd58, %rd802;
ld.shared.u8 %rs133, [%rd812];
st.shared.u8 [%rd811], %rs133;
st.shared.u8 [%rd812], %rs132;

BB1_164:
bar.sync 0;
add.s64 %rd1575, %rd56, %rd431;
ld.shared.f64 %fd65, [%rd1575];
ld.shared.f64 %fd66, [%rd435];
setp.geu.f64	%p133, %fd66, %fd65;
@%p133 bra BB1_166;

cvt.u64.u32	%rd818, %r58;
add.s64 %rd820, %rd58, %rd818;
ld.shared.u8 %rs134, [%rd820];
mov.u32 %r1397, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB1_167;

BB1_166:
add.s32 %r1301, %r58, 32;
cvt.u64.u32	%rd821, %r1301;
add.s64 %rd823, %rd58, %rd821;
ld.shared.u8 %rs135, [%rd823];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1397, 1, 0, %p135;

BB1_167:
bfe.u32 %r747, %r16, 7, 1;
setp.ne.s32	%p136, %r1397, %r747;
@%p136 bra BB1_169;

add.s64 %rd1556, %rd56, %rd431;
mul.wide.u32 %rd1537, %r58, 8;
add.s32 %r1314, %r58, 32;
cvt.u64.u32	%rd824, %r58;
st.shared.f64 [%rd435], %fd65;
cvt.u64.u32	%rd828, %r1314;
st.shared.f64 [%rd1556], %fd66;
add.s64 %rd832, %rd57, %rd1537;
ld.shared.u64 %rd833, [%rd832];
add.s64 %rd834, %rd57, %rd431;
ld.shared.u64 %rd835, [%rd834];
st.shared.u64 [%rd832], %rd835;
st.shared.u64 [%rd834], %rd833;
add.s64 %rd837, %rd58, %rd824;
ld.shared.u8 %rs136, [%rd837];
add.s64 %rd838, %rd58, %rd828;
ld.shared.u8 %rs137, [%rd838];
st.shared.u8 [%rd837], %rs137;
st.shared.u8 [%rd838], %rs136;

BB1_169:
bar.sync 0;
ld.shared.f64 %fd67, [%rd308];
ld.shared.f64 %fd68, [%rd310];
setp.geu.f64	%p137, %fd68, %fd67;
@%p137 bra BB1_171;

and.b32 %r1360, %r16, 15;
sub.s32 %r1359, %r156, %r1360;
cvt.u64.u32	%rd844, %r1359;
add.s64 %rd846, %rd58, %rd844;
ld.shared.u8 %rs138, [%rd846];
mov.u32 %r1398, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB1_172;

BB1_171:
and.b32 %r1343, %r16, 15;
sub.s32 %r1342, %r156, %r1343;
add.s32 %r1341, %r1342, 16;
cvt.u64.u32	%rd847, %r1341;
add.s64 %rd849, %rd58, %rd847;
ld.shared.u8 %rs139, [%rd849];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1398, 1, 0, %p139;

BB1_172:
bfe.u32 %r769, %r16, 7, 1;
setp.ne.s32	%p140, %r1398, %r769;
@%p140 bra BB1_174;

and.b32 %r1313, %r16, 15;
sub.s32 %r1312, %r156, %r1313;
add.s32 %r1311, %r1312, 16;
mul.wide.u32 %rd1536, %r1311, 8;
mul.wide.u32 %rd1535, %r1312, 8;
cvt.u64.u32	%rd850, %r1312;
st.shared.f64 [%rd310], %fd67;
cvt.u64.u32	%rd854, %r1311;
st.shared.f64 [%rd308], %fd68;
add.s64 %rd858, %rd57, %rd1535;
ld.shared.u64 %rd859, [%rd858];
add.s64 %rd860, %rd57, %rd1536;
ld.shared.u64 %rd861, [%rd860];
st.shared.u64 [%rd858], %rd861;
st.shared.u64 [%rd860], %rd859;
add.s64 %rd863, %rd58, %rd850;
ld.shared.u8 %rs140, [%rd863];
add.s64 %rd864, %rd58, %rd854;
ld.shared.u8 %rs141, [%rd864];
st.shared.u8 [%rd863], %rs141;
st.shared.u8 [%rd864], %rs140;

BB1_174:
bar.sync 0;
ld.shared.f64 %fd69, [%rd209];
ld.shared.f64 %fd70, [%rd211];
setp.geu.f64	%p141, %fd70, %fd69;
@%p141 bra BB1_176;

and.b32 %r1358, %r16, 7;
sub.s32 %r1357, %r156, %r1358;
cvt.u64.u32	%rd870, %r1357;
add.s64 %rd872, %rd58, %rd870;
ld.shared.u8 %rs142, [%rd872];
mov.u32 %r1399, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB1_177;

BB1_176:
and.b32 %r1346, %r16, 7;
sub.s32 %r1345, %r156, %r1346;
add.s32 %r1344, %r1345, 8;
cvt.u64.u32	%rd873, %r1344;
add.s64 %rd875, %rd58, %rd873;
ld.shared.u8 %rs143, [%rd875];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1399, 1, 0, %p143;

BB1_177:
bfe.u32 %r791, %r16, 7, 1;
setp.ne.s32	%p144, %r1399, %r791;
@%p144 bra BB1_179;

and.b32 %r1310, %r16, 7;
sub.s32 %r1309, %r156, %r1310;
add.s32 %r1308, %r1309, 8;
mul.wide.u32 %rd1534, %r1308, 8;
mul.wide.u32 %rd1533, %r1309, 8;
cvt.u64.u32	%rd876, %r1309;
st.shared.f64 [%rd211], %fd69;
cvt.u64.u32	%rd880, %r1308;
st.shared.f64 [%rd209], %fd70;
add.s64 %rd884, %rd57, %rd1533;
ld.shared.u64 %rd885, [%rd884];
add.s64 %rd886, %rd57, %rd1534;
ld.shared.u64 %rd887, [%rd886];
st.shared.u64 [%rd884], %rd887;
st.shared.u64 [%rd886], %rd885;
add.s64 %rd889, %rd58, %rd876;
ld.shared.u8 %rs144, [%rd889];
add.s64 %rd890, %rd58, %rd880;
ld.shared.u8 %rs145, [%rd890];
st.shared.u8 [%rd889], %rs145;
st.shared.u8 [%rd890], %rs144;

BB1_179:
bar.sync 0;
ld.shared.f64 %fd71, [%rd136];
ld.shared.f64 %fd72, [%rd138];
setp.geu.f64	%p145, %fd72, %fd71;
@%p145 bra BB1_181;

and.b32 %r1356, %r16, 3;
sub.s32 %r1355, %r156, %r1356;
cvt.u64.u32	%rd896, %r1355;
add.s64 %rd898, %rd58, %rd896;
ld.shared.u8 %rs146, [%rd898];
mov.u32 %r1400, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB1_182;

BB1_181:
and.b32 %r1349, %r16, 3;
sub.s32 %r1348, %r156, %r1349;
add.s32 %r1347, %r1348, 4;
cvt.u64.u32	%rd899, %r1347;
add.s64 %rd901, %rd58, %rd899;
ld.shared.u8 %rs147, [%rd901];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1400, 1, 0, %p147;

BB1_182:
bfe.u32 %r813, %r16, 7, 1;
setp.ne.s32	%p148, %r1400, %r813;
@%p148 bra BB1_184;

and.b32 %r1307, %r16, 3;
sub.s32 %r1306, %r156, %r1307;
add.s32 %r1305, %r1306, 4;
mul.wide.u32 %rd1532, %r1305, 8;
mul.wide.u32 %rd1531, %r1306, 8;
cvt.u64.u32	%rd902, %r1306;
st.shared.f64 [%rd138], %fd71;
cvt.u64.u32	%rd906, %r1305;
st.shared.f64 [%rd136], %fd72;
add.s64 %rd910, %rd57, %rd1531;
ld.shared.u64 %rd911, [%rd910];
add.s64 %rd912, %rd57, %rd1532;
ld.shared.u64 %rd913, [%rd912];
st.shared.u64 [%rd910], %rd913;
st.shared.u64 [%rd912], %rd911;
add.s64 %rd915, %rd58, %rd902;
ld.shared.u8 %rs148, [%rd915];
add.s64 %rd916, %rd58, %rd906;
ld.shared.u8 %rs149, [%rd916];
st.shared.u8 [%rd915], %rs149;
st.shared.u8 [%rd916], %rs148;

BB1_184:
bar.sync 0;
ld.shared.f64 %fd73, [%rd89];
ld.shared.f64 %fd74, [%rd91];
setp.geu.f64	%p149, %fd74, %fd73;
@%p149 bra BB1_186;

and.b32 %r1354, %r16, 1;
sub.s32 %r1353, %r156, %r1354;
cvt.u64.u32	%rd922, %r1353;
add.s64 %rd924, %rd58, %rd922;
ld.shared.u8 %rs150, [%rd924];
mov.u32 %r1401, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB1_187;

BB1_186:
and.b32 %r1352, %r16, 1;
sub.s32 %r1351, %r156, %r1352;
add.s32 %r1350, %r1351, 2;
cvt.u64.u32	%rd925, %r1350;
add.s64 %rd927, %rd58, %rd925;
ld.shared.u8 %rs151, [%rd927];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1401, 1, 0, %p151;

BB1_187:
bfe.u32 %r835, %r16, 7, 1;
setp.ne.s32	%p152, %r1401, %r835;
@%p152 bra BB1_189;

and.b32 %r1304, %r16, 1;
sub.s32 %r1303, %r156, %r1304;
add.s32 %r1302, %r1303, 2;
mul.wide.u32 %rd1530, %r1302, 8;
mul.wide.u32 %rd1529, %r1303, 8;
cvt.u64.u32	%rd928, %r1303;
st.shared.f64 [%rd91], %fd73;
cvt.u64.u32	%rd932, %r1302;
st.shared.f64 [%rd89], %fd74;
add.s64 %rd936, %rd57, %rd1529;
ld.shared.u64 %rd937, [%rd936];
add.s64 %rd938, %rd57, %rd1530;
ld.shared.u64 %rd939, [%rd938];
st.shared.u64 [%rd936], %rd939;
st.shared.u64 [%rd938], %rd937;
add.s64 %rd941, %rd58, %rd928;
ld.shared.u8 %rs152, [%rd941];
add.s64 %rd942, %rd58, %rd932;
ld.shared.u8 %rs153, [%rd942];
st.shared.u8 [%rd941], %rs153;
st.shared.u8 [%rd942], %rs152;

BB1_189:
bar.sync 0;
ld.shared.f64 %fd75, [%rd69+8];
ld.shared.f64 %fd76, [%rd69];
setp.geu.f64	%p153, %fd76, %fd75;
@%p153 bra BB1_191;

cvt.u64.u32	%rd946, %r156;
add.s64 %rd948, %rd58, %rd946;
ld.shared.u8 %rs154, [%rd948];
mov.u32 %r1402, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB1_192;

BB1_191:
cvt.u64.u32	%rd949, %r156;
add.s64 %rd951, %rd58, %rd949;
ld.shared.u8 %rs155, [%rd951+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1402, 1, 0, %p155;

BB1_192:
bfe.u32 %r849, %r16, 7, 1;
setp.ne.s32	%p156, %r1402, %r849;
@%p156 bra BB1_194;

mul.wide.u32 %rd1528, %r156, 8;
cvt.u64.u32	%rd952, %r156;
st.shared.f64 [%rd69], %fd75;
st.shared.f64 [%rd69+8], %fd76;
add.s64 %rd957, %rd57, %rd1528;
ld.shared.u64 %rd958, [%rd957];
ld.shared.u64 %rd959, [%rd957+8];
st.shared.u64 [%rd957], %rd959;
st.shared.u64 [%rd957+8], %rd958;
add.s64 %rd961, %rd58, %rd952;
ld.shared.u8 %rs156, [%rd961];
ld.shared.u8 %rs157, [%rd961+1];
st.shared.u8 [%rd961], %rs157;
st.shared.u8 [%rd961+1], %rs156;

BB1_194:
bar.sync 0;
and.b32 %r852, %r16, 255;
sub.s32 %r106, %r156, %r852;
add.s32 %r854, %r106, 256;
mul.wide.u32 %rd962, %r854, 8;
add.s64 %rd964, %rd56, %rd962;
mul.wide.u32 %rd965, %r106, 8;
add.s64 %rd966, %rd56, %rd965;
ld.shared.f64 %fd77, [%rd964];
ld.shared.f64 %fd78, [%rd966];
setp.geu.f64	%p157, %fd78, %fd77;
@%p157 bra BB1_196;

cvt.u64.u32	%rd967, %r106;
add.s64 %rd969, %rd58, %rd967;
ld.shared.u8 %rs158, [%rd969];
mov.u32 %r1403, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB1_197;

BB1_196:
add.s32 %r1275, %r106, 256;
cvt.u64.u32	%rd970, %r1275;
add.s64 %rd972, %rd58, %rd970;
ld.shared.u8 %rs159, [%rd972];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1403, 1, 0, %p159;

BB1_197:
bfe.u32 %r866, %r16, 8, 1;
setp.ne.s32	%p160, %r1403, %r866;
@%p160 bra BB1_199;

add.s32 %r1298, %r106, 256;
mul.wide.u32 %rd1525, %r1298, 8;
add.s64 %rd1524, %rd56, %rd1525;
mul.wide.u32 %rd1523, %r106, 8;
add.s64 %rd975, %rd57, %rd1523;
add.s64 %rd977, %rd57, %rd1525;
cvt.u64.u32	%rd978, %r106;
st.shared.f64 [%rd966], %fd77;
cvt.u64.u32	%rd982, %r1298;
st.shared.f64 [%rd1524], %fd78;
ld.shared.u64 %rd985, [%rd975];
ld.shared.u64 %rd986, [%rd977];
st.shared.u64 [%rd975], %rd986;
st.shared.u64 [%rd977], %rd985;
add.s64 %rd988, %rd58, %rd978;
ld.shared.u8 %rs160, [%rd988];
add.s64 %rd989, %rd58, %rd982;
ld.shared.u8 %rs161, [%rd989];
st.shared.u8 [%rd988], %rs161;
st.shared.u8 [%rd989], %rs160;

BB1_199:
bar.sync 0;
add.s64 %rd1526, %rd56, %rd759;
ld.shared.f64 %fd79, [%rd1526];
ld.shared.f64 %fd80, [%rd763];
setp.geu.f64	%p161, %fd80, %fd79;
@%p161 bra BB1_201;

cvt.u64.u32	%rd995, %r88;
add.s64 %rd997, %rd58, %rd995;
ld.shared.u8 %rs162, [%rd997];
mov.u32 %r1404, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB1_202;

BB1_201:
add.s32 %r1276, %r88, 128;
cvt.u64.u32	%rd998, %r1276;
add.s64 %rd1000, %rd58, %rd998;
ld.shared.u8 %rs163, [%rd1000];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1404, 1, 0, %p163;

BB1_202:
bfe.u32 %r889, %r16, 8, 1;
setp.ne.s32	%p164, %r1404, %r889;
@%p164 bra BB1_204;

add.s64 %rd1527, %rd56, %rd759;
mul.wide.u32 %rd1522, %r88, 8;
add.s32 %r1297, %r88, 128;
cvt.u64.u32	%rd1001, %r88;
st.shared.f64 [%rd763], %fd79;
cvt.u64.u32	%rd1005, %r1297;
st.shared.f64 [%rd1527], %fd80;
add.s64 %rd1009, %rd57, %rd1522;
ld.shared.u64 %rd1010, [%rd1009];
add.s64 %rd1011, %rd57, %rd759;
ld.shared.u64 %rd1012, [%rd1011];
st.shared.u64 [%rd1009], %rd1012;
st.shared.u64 [%rd1011], %rd1010;
add.s64 %rd1014, %rd58, %rd1001;
ld.shared.u8 %rs164, [%rd1014];
add.s64 %rd1015, %rd58, %rd1005;
ld.shared.u8 %rs165, [%rd1015];
st.shared.u8 [%rd1014], %rs165;
st.shared.u8 [%rd1015], %rs164;

BB1_204:
bar.sync 0;
add.s64 %rd1551, %rd56, %rd582;
ld.shared.f64 %fd81, [%rd1551];
ld.shared.f64 %fd82, [%rd586];
setp.geu.f64	%p165, %fd82, %fd81;
@%p165 bra BB1_206;

cvt.u64.u32	%rd1021, %r72;
add.s64 %rd1023, %rd58, %rd1021;
ld.shared.u8 %rs166, [%rd1023];
mov.u32 %r1405, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB1_207;

BB1_206:
add.s32 %r1277, %r72, 64;
cvt.u64.u32	%rd1024, %r1277;
add.s64 %rd1026, %rd58, %rd1024;
ld.shared.u8 %rs167, [%rd1026];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1405, 1, 0, %p167;

BB1_207:
bfe.u32 %r911, %r16, 8, 1;
setp.ne.s32	%p168, %r1405, %r911;
@%p168 bra BB1_209;

add.s64 %rd1552, %rd56, %rd582;
mul.wide.u32 %rd1521, %r72, 8;
add.s32 %r1296, %r72, 64;
cvt.u64.u32	%rd1027, %r72;
st.shared.f64 [%rd586], %fd81;
cvt.u64.u32	%rd1031, %r1296;
st.shared.f64 [%rd1552], %fd82;
add.s64 %rd1035, %rd57, %rd1521;
ld.shared.u64 %rd1036, [%rd1035];
add.s64 %rd1037, %rd57, %rd582;
ld.shared.u64 %rd1038, [%rd1037];
st.shared.u64 [%rd1035], %rd1038;
st.shared.u64 [%rd1037], %rd1036;
add.s64 %rd1040, %rd58, %rd1027;
ld.shared.u8 %rs168, [%rd1040];
add.s64 %rd1041, %rd58, %rd1031;
ld.shared.u8 %rs169, [%rd1041];
st.shared.u8 [%rd1040], %rs169;
st.shared.u8 [%rd1041], %rs168;

BB1_209:
bar.sync 0;
add.s64 %rd1554, %rd56, %rd431;
ld.shared.f64 %fd83, [%rd1554];
ld.shared.f64 %fd84, [%rd435];
setp.geu.f64	%p169, %fd84, %fd83;
@%p169 bra BB1_211;

cvt.u64.u32	%rd1047, %r58;
add.s64 %rd1049, %rd58, %rd1047;
ld.shared.u8 %rs170, [%rd1049];
mov.u32 %r1406, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB1_212;

BB1_211:
add.s32 %r1278, %r58, 32;
cvt.u64.u32	%rd1050, %r1278;
add.s64 %rd1052, %rd58, %rd1050;
ld.shared.u8 %rs171, [%rd1052];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1406, 1, 0, %p171;

BB1_212:
bfe.u32 %r933, %r16, 8, 1;
setp.ne.s32	%p172, %r1406, %r933;
@%p172 bra BB1_214;

add.s64 %rd1555, %rd56, %rd431;
mul.wide.u32 %rd1520, %r58, 8;
add.s32 %r1295, %r58, 32;
cvt.u64.u32	%rd1053, %r58;
st.shared.f64 [%rd435], %fd83;
cvt.u64.u32	%rd1057, %r1295;
st.shared.f64 [%rd1555], %fd84;
add.s64 %rd1061, %rd57, %rd1520;
ld.shared.u64 %rd1062, [%rd1061];
add.s64 %rd1063, %rd57, %rd431;
ld.shared.u64 %rd1064, [%rd1063];
st.shared.u64 [%rd1061], %rd1064;
st.shared.u64 [%rd1063], %rd1062;
add.s64 %rd1066, %rd58, %rd1053;
ld.shared.u8 %rs172, [%rd1066];
add.s64 %rd1067, %rd58, %rd1057;
ld.shared.u8 %rs173, [%rd1067];
st.shared.u8 [%rd1066], %rs173;
st.shared.u8 [%rd1067], %rs172;

BB1_214:
bar.sync 0;
ld.shared.f64 %fd85, [%rd308];
ld.shared.f64 %fd86, [%rd310];
setp.geu.f64	%p173, %fd86, %fd85;
@%p173 bra BB1_216;

and.b32 %r1318, %r16, 15;
sub.s32 %r1317, %r156, %r1318;
cvt.u64.u32	%rd1073, %r1317;
add.s64 %rd1075, %rd58, %rd1073;
ld.shared.u8 %rs174, [%rd1075];
mov.u32 %r1407, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB1_217;

BB1_216:
and.b32 %r1321, %r16, 15;
sub.s32 %r1320, %r156, %r1321;
add.s32 %r1319, %r1320, 16;
cvt.u64.u32	%rd1076, %r1319;
add.s64 %rd1078, %rd58, %rd1076;
ld.shared.u8 %rs175, [%rd1078];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1407, 1, 0, %p175;

BB1_217:
bfe.u32 %r955, %r16, 8, 1;
setp.ne.s32	%p176, %r1407, %r955;
@%p176 bra BB1_219;

and.b32 %r1294, %r16, 15;
sub.s32 %r1293, %r156, %r1294;
add.s32 %r1292, %r1293, 16;
mul.wide.u32 %rd1519, %r1292, 8;
mul.wide.u32 %rd1518, %r1293, 8;
cvt.u64.u32	%rd1079, %r1293;
st.shared.f64 [%rd310], %fd85;
cvt.u64.u32	%rd1083, %r1292;
st.shared.f64 [%rd308], %fd86;
add.s64 %rd1087, %rd57, %rd1518;
ld.shared.u64 %rd1088, [%rd1087];
add.s64 %rd1089, %rd57, %rd1519;
ld.shared.u64 %rd1090, [%rd1089];
st.shared.u64 [%rd1087], %rd1090;
st.shared.u64 [%rd1089], %rd1088;
add.s64 %rd1092, %rd58, %rd1079;
ld.shared.u8 %rs176, [%rd1092];
add.s64 %rd1093, %rd58, %rd1083;
ld.shared.u8 %rs177, [%rd1093];
st.shared.u8 [%rd1092], %rs177;
st.shared.u8 [%rd1093], %rs176;

BB1_219:
bar.sync 0;
ld.shared.f64 %fd87, [%rd209];
ld.shared.f64 %fd88, [%rd211];
setp.geu.f64	%p177, %fd88, %fd87;
@%p177 bra BB1_221;

and.b32 %r1323, %r16, 7;
sub.s32 %r1322, %r156, %r1323;
cvt.u64.u32	%rd1099, %r1322;
add.s64 %rd1101, %rd58, %rd1099;
ld.shared.u8 %rs178, [%rd1101];
mov.u32 %r1408, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB1_222;

BB1_221:
and.b32 %r1326, %r16, 7;
sub.s32 %r1325, %r156, %r1326;
add.s32 %r1324, %r1325, 8;
cvt.u64.u32	%rd1102, %r1324;
add.s64 %rd1104, %rd58, %rd1102;
ld.shared.u8 %rs179, [%rd1104];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1408, 1, 0, %p179;

BB1_222:
bfe.u32 %r977, %r16, 8, 1;
setp.ne.s32	%p180, %r1408, %r977;
@%p180 bra BB1_224;

and.b32 %r1291, %r16, 7;
sub.s32 %r1290, %r156, %r1291;
add.s32 %r1289, %r1290, 8;
mul.wide.u32 %rd1517, %r1289, 8;
mul.wide.u32 %rd1516, %r1290, 8;
cvt.u64.u32	%rd1105, %r1290;
st.shared.f64 [%rd211], %fd87;
cvt.u64.u32	%rd1109, %r1289;
st.shared.f64 [%rd209], %fd88;
add.s64 %rd1113, %rd57, %rd1516;
ld.shared.u64 %rd1114, [%rd1113];
add.s64 %rd1115, %rd57, %rd1517;
ld.shared.u64 %rd1116, [%rd1115];
st.shared.u64 [%rd1113], %rd1116;
st.shared.u64 [%rd1115], %rd1114;
add.s64 %rd1118, %rd58, %rd1105;
ld.shared.u8 %rs180, [%rd1118];
add.s64 %rd1119, %rd58, %rd1109;
ld.shared.u8 %rs181, [%rd1119];
st.shared.u8 [%rd1118], %rs181;
st.shared.u8 [%rd1119], %rs180;

BB1_224:
bar.sync 0;
ld.shared.f64 %fd89, [%rd136];
ld.shared.f64 %fd90, [%rd138];
setp.geu.f64	%p181, %fd90, %fd89;
@%p181 bra BB1_226;

and.b32 %r1328, %r16, 3;
sub.s32 %r1327, %r156, %r1328;
cvt.u64.u32	%rd1125, %r1327;
add.s64 %rd1127, %rd58, %rd1125;
ld.shared.u8 %rs182, [%rd1127];
mov.u32 %r1409, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB1_227;

BB1_226:
and.b32 %r1331, %r16, 3;
sub.s32 %r1330, %r156, %r1331;
add.s32 %r1329, %r1330, 4;
cvt.u64.u32	%rd1128, %r1329;
add.s64 %rd1130, %rd58, %rd1128;
ld.shared.u8 %rs183, [%rd1130];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1409, 1, 0, %p183;

BB1_227:
bfe.u32 %r999, %r16, 8, 1;
setp.ne.s32	%p184, %r1409, %r999;
@%p184 bra BB1_229;

and.b32 %r1288, %r16, 3;
sub.s32 %r1287, %r156, %r1288;
add.s32 %r1286, %r1287, 4;
mul.wide.u32 %rd1515, %r1286, 8;
mul.wide.u32 %rd1514, %r1287, 8;
cvt.u64.u32	%rd1131, %r1287;
st.shared.f64 [%rd138], %fd89;
cvt.u64.u32	%rd1135, %r1286;
st.shared.f64 [%rd136], %fd90;
add.s64 %rd1139, %rd57, %rd1514;
ld.shared.u64 %rd1140, [%rd1139];
add.s64 %rd1141, %rd57, %rd1515;
ld.shared.u64 %rd1142, [%rd1141];
st.shared.u64 [%rd1139], %rd1142;
st.shared.u64 [%rd1141], %rd1140;
add.s64 %rd1144, %rd58, %rd1131;
ld.shared.u8 %rs184, [%rd1144];
add.s64 %rd1145, %rd58, %rd1135;
ld.shared.u8 %rs185, [%rd1145];
st.shared.u8 [%rd1144], %rs185;
st.shared.u8 [%rd1145], %rs184;

BB1_229:
bar.sync 0;
ld.shared.f64 %fd91, [%rd89];
ld.shared.f64 %fd92, [%rd91];
setp.geu.f64	%p185, %fd92, %fd91;
@%p185 bra BB1_231;

and.b32 %r1333, %r16, 1;
sub.s32 %r1332, %r156, %r1333;
cvt.u64.u32	%rd1151, %r1332;
add.s64 %rd1153, %rd58, %rd1151;
ld.shared.u8 %rs186, [%rd1153];
mov.u32 %r1410, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB1_232;

BB1_231:
and.b32 %r1336, %r16, 1;
sub.s32 %r1335, %r156, %r1336;
add.s32 %r1334, %r1335, 2;
cvt.u64.u32	%rd1154, %r1334;
add.s64 %rd1156, %rd58, %rd1154;
ld.shared.u8 %rs187, [%rd1156];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1410, 1, 0, %p187;

BB1_232:
bfe.u32 %r1021, %r16, 8, 1;
setp.ne.s32	%p188, %r1410, %r1021;
@%p188 bra BB1_234;

and.b32 %r1285, %r16, 1;
sub.s32 %r1284, %r156, %r1285;
add.s32 %r1283, %r1284, 2;
mul.wide.u32 %rd1513, %r1283, 8;
mul.wide.u32 %rd1512, %r1284, 8;
cvt.u64.u32	%rd1157, %r1284;
st.shared.f64 [%rd91], %fd91;
cvt.u64.u32	%rd1161, %r1283;
st.shared.f64 [%rd89], %fd92;
add.s64 %rd1165, %rd57, %rd1512;
ld.shared.u64 %rd1166, [%rd1165];
add.s64 %rd1167, %rd57, %rd1513;
ld.shared.u64 %rd1168, [%rd1167];
st.shared.u64 [%rd1165], %rd1168;
st.shared.u64 [%rd1167], %rd1166;
add.s64 %rd1170, %rd58, %rd1157;
ld.shared.u8 %rs188, [%rd1170];
add.s64 %rd1171, %rd58, %rd1161;
ld.shared.u8 %rs189, [%rd1171];
st.shared.u8 [%rd1170], %rs189;
st.shared.u8 [%rd1171], %rs188;

BB1_234:
bar.sync 0;
ld.shared.f64 %fd93, [%rd69+8];
ld.shared.f64 %fd94, [%rd69];
setp.geu.f64	%p189, %fd94, %fd93;
@%p189 bra BB1_236;

cvt.u64.u32	%rd1175, %r156;
add.s64 %rd1177, %rd58, %rd1175;
ld.shared.u8 %rs190, [%rd1177];
mov.u32 %r1411, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB1_237;

BB1_236:
cvt.u64.u32	%rd1178, %r156;
add.s64 %rd1180, %rd58, %rd1178;
ld.shared.u8 %rs191, [%rd1180+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1411, 1, 0, %p191;

BB1_237:
bfe.u32 %r1035, %r16, 8, 1;
setp.ne.s32	%p192, %r1411, %r1035;
@%p192 bra BB1_239;

mul.wide.u32 %rd1511, %r156, 8;
cvt.u64.u32	%rd1181, %r156;
st.shared.f64 [%rd69], %fd93;
st.shared.f64 [%rd69+8], %fd94;
add.s64 %rd1186, %rd57, %rd1511;
ld.shared.u64 %rd1187, [%rd1186];
ld.shared.u64 %rd1188, [%rd1186+8];
st.shared.u64 [%rd1186], %rd1188;
st.shared.u64 [%rd1186+8], %rd1187;
add.s64 %rd1190, %rd58, %rd1181;
ld.shared.u8 %rs192, [%rd1190];
ld.shared.u8 %rs193, [%rd1190+1];
st.shared.u8 [%rd1190], %rs193;
st.shared.u8 [%rd1190+1], %rs192;

BB1_239:
mov.u32 %r1412, 512;

BB1_240:
bar.sync 0;
add.s32 %r1040, %r1412, -1;
and.b32 %r1041, %r1040, %r16;
sub.s32 %r1043, %r156, %r1041;
add.s32 %r1044, %r1043, %r1412;
cvt.u64.u32	%rd16, %r1044;
mul.wide.u32 %rd1191, %r1044, 8;
add.s64 %rd17, %rd56, %rd1191;
add.s64 %rd18, %rd58, %rd16;
cvt.u64.u32	%rd19, %r1043;
mul.wide.u32 %rd1194, %r1043, 8;
add.s64 %rd20, %rd56, %rd1194;
ld.shared.f64 %fd95, [%rd17];
ld.shared.f64 %fd96, [%rd20];
add.s64 %rd21, %rd58, %rd19;
setp.geu.f64	%p193, %fd96, %fd95;
@%p193 bra BB1_242;

ld.shared.u8 %rs194, [%rd21];
mov.u32 %r1413, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB1_243;

BB1_242:
ld.shared.u8 %rs195, [%rd18];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1413, 1, 0, %p195;

BB1_243:
bfe.u32 %r1047, %r16, 9, 1;
setp.ne.s32	%p196, %r1413, %r1047;
@%p196 bra BB1_245;

shl.b64 %rd1195, %rd16, 3;
add.s64 %rd1197, %rd57, %rd1195;
st.shared.f64 [%rd20], %fd95;
st.shared.f64 [%rd17], %fd96;
shl.b64 %rd1198, %rd19, 3;
add.s64 %rd1199, %rd57, %rd1198;
ld.shared.u64 %rd1200, [%rd1199];
ld.shared.u64 %rd1201, [%rd1197];
st.shared.u64 [%rd1199], %rd1201;
st.shared.u64 [%rd1197], %rd1200;
ld.shared.u8 %rs196, [%rd21];
ld.shared.u8 %rs197, [%rd18];
st.shared.u8 [%rd21], %rs197;
st.shared.u8 [%rd18], %rs196;

BB1_245:
shr.u32 %r128, %r1412, 1;
bar.sync 0;
add.s32 %r1048, %r128, -1;
and.b32 %r1050, %r1048, %r16;
sub.s32 %r1052, %r156, %r1050;
add.s32 %r1053, %r1052, %r128;
cvt.u64.u32	%rd22, %r1053;
mul.wide.u32 %rd1202, %r1053, 8;
add.s64 %rd23, %rd56, %rd1202;
add.s64 %rd24, %rd58, %rd22;
cvt.u64.u32	%rd25, %r1052;
mul.wide.u32 %rd1205, %r1052, 8;
add.s64 %rd26, %rd56, %rd1205;
ld.shared.f64 %fd97, [%rd23];
ld.shared.f64 %fd98, [%rd26];
add.s64 %rd27, %rd58, %rd25;
setp.geu.f64	%p197, %fd98, %fd97;
@%p197 bra BB1_247;

ld.shared.u8 %rs198, [%rd27];
mov.u32 %r1414, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB1_248;

BB1_247:
ld.shared.u8 %rs199, [%rd24];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1414, 1, 0, %p199;

BB1_248:
bfe.u32 %r1056, %r16, 9, 1;
setp.ne.s32	%p200, %r1414, %r1056;
@%p200 bra BB1_250;

shl.b64 %rd1206, %rd22, 3;
add.s64 %rd1208, %rd57, %rd1206;
st.shared.f64 [%rd26], %fd97;
st.shared.f64 [%rd23], %fd98;
shl.b64 %rd1209, %rd25, 3;
add.s64 %rd1210, %rd57, %rd1209;
ld.shared.u64 %rd1211, [%rd1210];
ld.shared.u64 %rd1212, [%rd1208];
st.shared.u64 [%rd1210], %rd1212;
st.shared.u64 [%rd1208], %rd1211;
ld.shared.u8 %rs200, [%rd27];
ld.shared.u8 %rs201, [%rd24];
st.shared.u8 [%rd27], %rs201;
st.shared.u8 [%rd24], %rs200;

BB1_250:
shr.u32 %r1412, %r1412, 2;
setp.ne.s32	%p201, %r1412, 0;
@%p201 bra BB1_240;

bar.sync 0;
and.b32 %r1057, %r16, 1023;
sub.s32 %r1058, %r156, %r1057;
add.s32 %r1059, %r1058, 1024;
cvt.u64.u32	%rd28, %r1059;
mul.wide.u32 %rd1213, %r1059, 8;
add.s64 %rd29, %rd56, %rd1213;
cvt.u64.u32	%rd30, %r1058;
mul.wide.u32 %rd1215, %r1058, 8;
add.s64 %rd31, %rd56, %rd1215;
ld.shared.f64 %fd99, [%rd29];
ld.shared.f64 %fd100, [%rd31];
add.s64 %rd32, %rd58, %rd30;
setp.geu.f64	%p202, %fd100, %fd99;
@%p202 bra BB1_253;

ld.shared.u8 %rs202, [%rd32];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB1_255;

BB1_253:
add.s64 %rd33, %rd58, %rd28;
ld.shared.u8 %rs1, [%rd33];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB1_255;

shl.b64 %rd1218, %rd28, 3;
add.s64 %rd1220, %rd57, %rd1218;
st.shared.f64 [%rd31], %fd99;
st.shared.f64 [%rd29], %fd100;
shl.b64 %rd1221, %rd30, 3;
add.s64 %rd1222, %rd57, %rd1221;
ld.shared.u64 %rd1223, [%rd1222];
ld.shared.u64 %rd1224, [%rd1220];
st.shared.u64 [%rd1222], %rd1224;
st.shared.u64 [%rd1220], %rd1223;
ld.shared.u8 %rs203, [%rd32];
st.shared.u8 [%rd32], %rs1;
st.shared.u8 [%rd33], %rs203;

BB1_255:
bar.sync 0;
and.b32 %r1061, %r16, 511;
sub.s32 %r1063, %r156, %r1061;
add.s32 %r1064, %r1063, 512;
cvt.u64.u32	%rd34, %r1064;
mul.wide.u32 %rd1225, %r1064, 8;
add.s64 %rd35, %rd56, %rd1225;
cvt.u64.u32	%rd36, %r1063;
mul.wide.u32 %rd1227, %r1063, 8;
add.s64 %rd37, %rd56, %rd1227;
ld.shared.f64 %fd101, [%rd35];
ld.shared.f64 %fd102, [%rd37];
add.s64 %rd38, %rd58, %rd36;
setp.geu.f64	%p205, %fd102, %fd101;
@%p205 bra BB1_257;

ld.shared.u8 %rs204, [%rd38];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB1_259;

BB1_257:
add.s64 %rd39, %rd58, %rd34;
ld.shared.u8 %rs2, [%rd39];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB1_259;

shl.b64 %rd1230, %rd34, 3;
add.s64 %rd1232, %rd57, %rd1230;
st.shared.f64 [%rd37], %fd101;
st.shared.f64 [%rd35], %fd102;
shl.b64 %rd1233, %rd36, 3;
add.s64 %rd1234, %rd57, %rd1233;
ld.shared.u64 %rd1235, [%rd1234];
ld.shared.u64 %rd1236, [%rd1232];
st.shared.u64 [%rd1234], %rd1236;
st.shared.u64 [%rd1232], %rd1235;
ld.shared.u8 %rs205, [%rd38];
st.shared.u8 [%rd38], %rs2;
st.shared.u8 [%rd39], %rs205;

BB1_259:
bar.sync 0;
add.s64 %rd1490, %rd56, %rd962;
ld.shared.f64 %fd103, [%rd1490];
ld.shared.f64 %fd104, [%rd966];
setp.geu.f64	%p208, %fd104, %fd103;
@%p208 bra BB1_261;

cvt.u64.u32	%rd1242, %r106;
add.s64 %rd1244, %rd58, %rd1242;
ld.shared.u8 %rs206, [%rd1244];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB1_263;

BB1_261:
add.s32 %r1279, %r106, 256;
cvt.u64.u32	%rd1245, %r1279;
add.s64 %rd1247, %rd58, %rd1245;
ld.shared.u8 %rs3, [%rd1247];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB1_263;

mul.wide.u32 %rd1507, %r106, 8;
add.s64 %rd1491, %rd56, %rd962;
cvt.u64.u32	%rd1248, %r106;
st.shared.f64 [%rd966], %fd103;
st.shared.f64 [%rd1491], %fd104;
add.s64 %rd1256, %rd57, %rd1507;
ld.shared.u64 %rd1257, [%rd1256];
add.s64 %rd1258, %rd57, %rd962;
ld.shared.u64 %rd1259, [%rd1258];
st.shared.u64 [%rd1256], %rd1259;
st.shared.u64 [%rd1258], %rd1257;
add.s64 %rd1261, %rd58, %rd1248;
ld.shared.u8 %rs207, [%rd1261];
st.shared.u8 [%rd1261], %rs3;
st.shared.u8 [%rd1247], %rs207;

BB1_263:
bar.sync 0;
add.s64 %rd1492, %rd56, %rd759;
ld.shared.f64 %fd105, [%rd1492];
ld.shared.f64 %fd106, [%rd763];
setp.geu.f64	%p211, %fd106, %fd105;
@%p211 bra BB1_265;

cvt.u64.u32	%rd1268, %r88;
add.s64 %rd1270, %rd58, %rd1268;
ld.shared.u8 %rs208, [%rd1270];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB1_267;

BB1_265:
add.s32 %r1280, %r88, 128;
cvt.u64.u32	%rd1271, %r1280;
add.s64 %rd1273, %rd58, %rd1271;
ld.shared.u8 %rs4, [%rd1273];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB1_267;

mul.wide.u32 %rd1508, %r88, 8;
add.s64 %rd1493, %rd56, %rd759;
cvt.u64.u32	%rd1274, %r88;
st.shared.f64 [%rd763], %fd105;
st.shared.f64 [%rd1493], %fd106;
add.s64 %rd1282, %rd57, %rd1508;
ld.shared.u64 %rd1283, [%rd1282];
add.s64 %rd1284, %rd57, %rd759;
ld.shared.u64 %rd1285, [%rd1284];
st.shared.u64 [%rd1282], %rd1285;
st.shared.u64 [%rd1284], %rd1283;
add.s64 %rd1287, %rd58, %rd1274;
ld.shared.u8 %rs209, [%rd1287];
st.shared.u8 [%rd1287], %rs4;
st.shared.u8 [%rd1273], %rs209;

BB1_267:
bar.sync 0;
add.s64 %rd1494, %rd56, %rd582;
ld.shared.f64 %fd107, [%rd1494];
ld.shared.f64 %fd108, [%rd586];
setp.geu.f64	%p214, %fd108, %fd107;
@%p214 bra BB1_269;

cvt.u64.u32	%rd1294, %r72;
add.s64 %rd1296, %rd58, %rd1294;
ld.shared.u8 %rs210, [%rd1296];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB1_271;

BB1_269:
add.s32 %r1281, %r72, 64;
cvt.u64.u32	%rd1297, %r1281;
add.s64 %rd1299, %rd58, %rd1297;
ld.shared.u8 %rs5, [%rd1299];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB1_271;

mul.wide.u32 %rd1509, %r72, 8;
add.s64 %rd1495, %rd56, %rd582;
cvt.u64.u32	%rd1300, %r72;
st.shared.f64 [%rd586], %fd107;
st.shared.f64 [%rd1495], %fd108;
add.s64 %rd1308, %rd57, %rd1509;
ld.shared.u64 %rd1309, [%rd1308];
add.s64 %rd1310, %rd57, %rd582;
ld.shared.u64 %rd1311, [%rd1310];
st.shared.u64 [%rd1308], %rd1311;
st.shared.u64 [%rd1310], %rd1309;
add.s64 %rd1313, %rd58, %rd1300;
ld.shared.u8 %rs211, [%rd1313];
st.shared.u8 [%rd1313], %rs5;
st.shared.u8 [%rd1299], %rs211;

BB1_271:
bar.sync 0;
add.s64 %rd1496, %rd56, %rd431;
ld.shared.f64 %fd109, [%rd1496];
ld.shared.f64 %fd110, [%rd435];
setp.geu.f64	%p217, %fd110, %fd109;
@%p217 bra BB1_273;

cvt.u64.u32	%rd1320, %r58;
add.s64 %rd1322, %rd58, %rd1320;
ld.shared.u8 %rs212, [%rd1322];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB1_275;

BB1_273:
add.s32 %r1282, %r58, 32;
cvt.u64.u32	%rd1323, %r1282;
add.s64 %rd1325, %rd58, %rd1323;
ld.shared.u8 %rs6, [%rd1325];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB1_275;

mul.wide.u32 %rd1510, %r58, 8;
add.s64 %rd1497, %rd56, %rd431;
cvt.u64.u32	%rd1326, %r58;
st.shared.f64 [%rd435], %fd109;
st.shared.f64 [%rd1497], %fd110;
add.s64 %rd1334, %rd57, %rd1510;
ld.shared.u64 %rd1335, [%rd1334];
add.s64 %rd1336, %rd57, %rd431;
ld.shared.u64 %rd1337, [%rd1336];
st.shared.u64 [%rd1334], %rd1337;
st.shared.u64 [%rd1336], %rd1335;
add.s64 %rd1339, %rd58, %rd1326;
ld.shared.u8 %rs213, [%rd1339];
st.shared.u8 [%rd1339], %rs6;
st.shared.u8 [%rd1325], %rs213;

BB1_275:
bar.sync 0;
ld.shared.f64 %fd111, [%rd308];
ld.shared.f64 %fd112, [%rd310];
setp.geu.f64	%p220, %fd112, %fd111;
@%p220 bra BB1_277;

and.b32 %r1274, %r16, 15;
sub.s32 %r1273, %r156, %r1274;
cvt.u64.u32	%rd1346, %r1273;
add.s64 %rd1348, %rd58, %rd1346;
ld.shared.u8 %rs214, [%rd1348];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB1_279;

BB1_277:
and.b32 %r1237, %r16, 15;
sub.s32 %r1236, %r156, %r1237;
add.s32 %r1235, %r1236, 16;
cvt.u64.u32	%rd1349, %r1235;
add.s64 %rd1351, %rd58, %rd1349;
ld.shared.u8 %rs7, [%rd1351];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB1_279;

and.b32 %r1240, %r16, 15;
sub.s32 %r1239, %r156, %r1240;
add.s32 %r1238, %r1239, 16;
mul.wide.u32 %rd1499, %r1238, 8;
mul.wide.u32 %rd1498, %r1239, 8;
cvt.u64.u32	%rd1352, %r1239;
st.shared.f64 [%rd310], %fd111;
st.shared.f64 [%rd308], %fd112;
add.s64 %rd1360, %rd57, %rd1498;
ld.shared.u64 %rd1361, [%rd1360];
add.s64 %rd1362, %rd57, %rd1499;
ld.shared.u64 %rd1363, [%rd1362];
st.shared.u64 [%rd1360], %rd1363;
st.shared.u64 [%rd1362], %rd1361;
add.s64 %rd1365, %rd58, %rd1352;
ld.shared.u8 %rs215, [%rd1365];
st.shared.u8 [%rd1365], %rs7;
st.shared.u8 [%rd1351], %rs215;

BB1_279:
bar.sync 0;
ld.shared.f64 %fd113, [%rd209];
ld.shared.f64 %fd114, [%rd211];
setp.geu.f64	%p223, %fd114, %fd113;
@%p223 bra BB1_281;

and.b32 %r1272, %r16, 7;
sub.s32 %r1271, %r156, %r1272;
cvt.u64.u32	%rd1372, %r1271;
add.s64 %rd1374, %rd58, %rd1372;
ld.shared.u8 %rs216, [%rd1374];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB1_283;

BB1_281:
and.b32 %r1243, %r16, 7;
sub.s32 %r1242, %r156, %r1243;
add.s32 %r1241, %r1242, 8;
cvt.u64.u32	%rd1375, %r1241;
add.s64 %rd1377, %rd58, %rd1375;
ld.shared.u8 %rs8, [%rd1377];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB1_283;

and.b32 %r1246, %r16, 7;
sub.s32 %r1245, %r156, %r1246;
add.s32 %r1244, %r1245, 8;
mul.wide.u32 %rd1501, %r1244, 8;
mul.wide.u32 %rd1500, %r1245, 8;
cvt.u64.u32	%rd1378, %r1245;
st.shared.f64 [%rd211], %fd113;
st.shared.f64 [%rd209], %fd114;
add.s64 %rd1386, %rd57, %rd1500;
ld.shared.u64 %rd1387, [%rd1386];
add.s64 %rd1388, %rd57, %rd1501;
ld.shared.u64 %rd1389, [%rd1388];
st.shared.u64 [%rd1386], %rd1389;
st.shared.u64 [%rd1388], %rd1387;
add.s64 %rd1391, %rd58, %rd1378;
ld.shared.u8 %rs217, [%rd1391];
st.shared.u8 [%rd1391], %rs8;
st.shared.u8 [%rd1377], %rs217;

BB1_283:
bar.sync 0;
ld.shared.f64 %fd115, [%rd136];
ld.shared.f64 %fd116, [%rd138];
setp.geu.f64	%p226, %fd116, %fd115;
@%p226 bra BB1_285;

and.b32 %r1270, %r16, 3;
sub.s32 %r1269, %r156, %r1270;
cvt.u64.u32	%rd1398, %r1269;
add.s64 %rd1400, %rd58, %rd1398;
ld.shared.u8 %rs218, [%rd1400];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB1_287;

BB1_285:
and.b32 %r1249, %r16, 3;
sub.s32 %r1248, %r156, %r1249;
add.s32 %r1247, %r1248, 4;
cvt.u64.u32	%rd1401, %r1247;
add.s64 %rd1403, %rd58, %rd1401;
ld.shared.u8 %rs9, [%rd1403];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB1_287;

and.b32 %r1252, %r16, 3;
sub.s32 %r1251, %r156, %r1252;
add.s32 %r1250, %r1251, 4;
mul.wide.u32 %rd1503, %r1250, 8;
mul.wide.u32 %rd1502, %r1251, 8;
cvt.u64.u32	%rd1404, %r1251;
st.shared.f64 [%rd138], %fd115;
st.shared.f64 [%rd136], %fd116;
add.s64 %rd1412, %rd57, %rd1502;
ld.shared.u64 %rd1413, [%rd1412];
add.s64 %rd1414, %rd57, %rd1503;
ld.shared.u64 %rd1415, [%rd1414];
st.shared.u64 [%rd1412], %rd1415;
st.shared.u64 [%rd1414], %rd1413;
add.s64 %rd1417, %rd58, %rd1404;
ld.shared.u8 %rs219, [%rd1417];
st.shared.u8 [%rd1417], %rs9;
st.shared.u8 [%rd1403], %rs219;

BB1_287:
bar.sync 0;
ld.shared.f64 %fd117, [%rd89];
ld.shared.f64 %fd118, [%rd91];
setp.geu.f64	%p229, %fd118, %fd117;
@%p229 bra BB1_289;

and.b32 %r1268, %r16, 1;
sub.s32 %r1267, %r156, %r1268;
cvt.u64.u32	%rd1424, %r1267;
add.s64 %rd1426, %rd58, %rd1424;
ld.shared.u8 %rs220, [%rd1426];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB1_291;

BB1_289:
and.b32 %r1255, %r16, 1;
sub.s32 %r1254, %r156, %r1255;
add.s32 %r1253, %r1254, 2;
cvt.u64.u32	%rd1427, %r1253;
add.s64 %rd1429, %rd58, %rd1427;
ld.shared.u8 %rs10, [%rd1429];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB1_291;

and.b32 %r1258, %r16, 1;
sub.s32 %r1257, %r156, %r1258;
add.s32 %r1256, %r1257, 2;
mul.wide.u32 %rd1505, %r1256, 8;
mul.wide.u32 %rd1504, %r1257, 8;
cvt.u64.u32	%rd1430, %r1257;
st.shared.f64 [%rd91], %fd117;
st.shared.f64 [%rd89], %fd118;
add.s64 %rd1438, %rd57, %rd1504;
ld.shared.u64 %rd1439, [%rd1438];
add.s64 %rd1440, %rd57, %rd1505;
ld.shared.u64 %rd1441, [%rd1440];
st.shared.u64 [%rd1438], %rd1441;
st.shared.u64 [%rd1440], %rd1439;
add.s64 %rd1443, %rd58, %rd1430;
ld.shared.u8 %rs221, [%rd1443];
st.shared.u8 [%rd1443], %rs10;
st.shared.u8 [%rd1429], %rs221;

BB1_291:
bar.sync 0;
ld.shared.f64 %fd119, [%rd69+8];
ld.shared.f64 %fd120, [%rd69];
setp.geu.f64	%p232, %fd120, %fd119;
@%p232 bra BB1_293;

cvt.u64.u32	%rd1448, %r156;
add.s64 %rd1450, %rd58, %rd1448;
ld.shared.u8 %rs222, [%rd1450];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB1_295;

BB1_293:
cvt.u64.u32	%rd1451, %r156;
add.s64 %rd1453, %rd58, %rd1451;
ld.shared.u8 %rs11, [%rd1453+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB1_295;

mul.wide.u32 %rd1506, %r156, 8;
st.shared.f64 [%rd69], %fd119;
st.shared.f64 [%rd69+8], %fd120;
add.s64 %rd1459, %rd57, %rd1506;
ld.shared.u64 %rd1460, [%rd1459];
ld.shared.u64 %rd1461, [%rd1459+8];
st.shared.u64 [%rd1459], %rd1461;
st.shared.u64 [%rd1459+8], %rd1460;
ld.shared.u8 %rs223, [%rd1453];
st.shared.u8 [%rd1453], %rs11;
st.shared.u8 [%rd1453+1], %rs223;

BB1_295:
ld.param.u32 %r1259, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1259;
bar.sync 0;
@!%p236 bra BB1_297;
bra.uni BB1_296;

BB1_296:
ld.param.u32 %r1266, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1265, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd123, [%rd11];
mad.lo.s32 %r1227, %r16, %r1265, %r4;
cvta.to.global.u64 %rd1467, %rd8;
mul.wide.u32 %rd1468, %r1227, 8;
add.s64 %rd1469, %rd1467, %rd1468;
st.global.f64 [%rd1469], %fd123;
ld.shared.u64 %rd1472, [%rd12];
ld.local.u64 %rd1473, [%rd2];
cvta.to.global.u64 %rd1474, %rd1473;
mad.lo.s32 %r1228, %r16, %r1266, %r15;
mul.wide.u32 %rd1475, %r1228, 8;
add.s64 %rd1476, %rd1474, %rd1475;
st.global.u64 [%rd1476], %rd1472;

BB1_297:
ld.param.u32 %r1261, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1260, %r16, 1024;
setp.ge.u32	%p237, %r1260, %r1261;
@%p237 bra BB1_299;

add.s32 %r1264, %r16, 1024;
ld.param.u32 %r1263, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1262, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd124, [%rd11+8192];
mad.lo.s32 %r1233, %r1264, %r1262, %r4;
cvta.to.global.u64 %rd1480, %rd8;
mul.wide.u32 %rd1481, %r1233, 8;
add.s64 %rd1482, %rd1480, %rd1481;
st.global.f64 [%rd1482], %fd124;
ld.shared.u64 %rd1485, [%rd12+8192];
ld.local.u64 %rd1486, [%rd2];
cvta.to.global.u64 %rd1487, %rd1486;
mad.lo.s32 %r1234, %r1264, %r1263, %r15;
mul.wide.u32 %rd1488, %r1234, 8;
add.s64 %rd1489, %rd1487, %rd1488;
st.global.u64 [%rd1489], %rd1485;

BB1_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1363>;
.reg .f64 %fd<121>;
.reg .b64 %rd<1551>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1550, __local_depot2;
cvta.local.u64 %SP, %rd1550;
ld.param.u32 %r128, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r1314, 0;
mov.pred %p4, 0;
@%p4 bra BB2_2;

BB2_1:
mul.wide.s32 %rd17, %r1314, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r1314, %r1314, 1;
setp.lt.u32	%p5, %r1314, 27;
@%p5 bra BB2_1;

BB2_2:
mov.u32 %r133, %nctaid.y;
mov.u32 %r134, %ctaid.z;
mov.u32 %r135, %ctaid.y;
mad.lo.s32 %r136, %r133, %r134, %r135;
mov.u32 %r137, %nctaid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r1316, %r136, %r137, %r138;
setp.ge.u32	%p6, %r1316, %r128;
@%p6 bra BB2_283;

ld.param.u32 %r140, [%rd1+108];
mul.lo.s32 %r4, %r1316, %r140;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1315, %r5, -1;
mov.u32 %r1317, 0;
setp.lt.s32	%p7, %r1315, 1;
@%p7 bra BB2_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd1547, %rd2, %rd21;
mov.u32 %r1317, 0;

BB2_5:
ld.local.u32 %r142, [%rd1547+4];
rem.u32 %r143, %r1316, %r142;
ld.local.u32 %r144, [%rd1547+104];
mad.lo.s32 %r1317, %r144, %r143, %r1317;
div.u32 %r1316, %r1316, %r142;
add.s64 %rd1547, %rd1547, -4;
add.s32 %r1315, %r1315, -1;
setp.gt.s32	%p8, %r1315, 0;
@%p8 bra BB2_5;

BB2_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r145, [%rd2+108];
mad.lo.s32 %r15, %r145, %r1316, %r1317;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r129;
mov.f64 %fd119, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r129;
@%p9 bra BB2_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r146, %r16, %r130, %r4;
mul.wide.u32 %rd23, %r146, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd119, [%rd24];

BB2_8:
mov.u64 %rd1548, 0;
@%p9 bra BB2_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r147, %r16, %r131, %r15;
mul.wide.u32 %rd28, %r147, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd1548, [%rd29];

BB2_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd119;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd1548;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs11;
setp.lt.u32	%p2, %r17, %r129;
mov.f64 %fd120, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r129;
@%p11 bra BB2_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r148, %r17, %r130, %r4;
mul.wide.u32 %rd36, %r148, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd120, [%rd37];

BB2_12:
mov.u64 %rd1549, 0;
@%p11 bra BB2_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r149, %r17, %r131, %r15;
mul.wide.u32 %rd41, %r149, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd1549, [%rd42];

BB2_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.f64 [%rd11+4096], %fd120;
st.shared.u64 [%rd12+4096], %rd1549;
st.shared.u8 [%rd13+512], %rs12;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.leu.f64	%p13, %fd6, %fd5;
@%p13 bra BB2_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs13, [%rd48];
mov.u32 %r1318, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB2_17;

BB2_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs14, [%rd51+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1318, 1, 0, %p15;

BB2_17:
and.b32 %r156, %r16, 1;
setp.ne.s32	%p16, %r1318, %r156;
@%p16 bra BB2_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs15, [%rd62];
ld.shared.u8 %rs16, [%rd62+1];
st.shared.u8 [%rd62], %rs16;
st.shared.u8 [%rd62+1], %rs15;

BB2_19:
bar.sync 0;
sub.s32 %r23, %r18, %r156;
add.s32 %r162, %r23, 2;
mul.wide.u32 %rd63, %r162, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.leu.f64	%p17, %fd8, %fd7;
@%p17 bra BB2_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs17, [%rd70];
mov.u32 %r1319, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB2_22;

BB2_21:
cvt.u64.u32	%rd71, %r162;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs18, [%rd73];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1319, 1, 0, %p19;

BB2_22:
bfe.u32 %r174, %r16, 1, 1;
setp.ne.s32	%p20, %r1319, %r174;
@%p20 bra BB2_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r162;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs19, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs20, [%rd90];
st.shared.u8 [%rd89], %rs20;
st.shared.u8 [%rd90], %rs19;

BB2_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.leu.f64	%p21, %fd10, %fd9;
@%p21 bra BB2_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs21, [%rd96];
mov.u32 %r1320, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB2_27;

BB2_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs22, [%rd99+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1320, 1, 0, %p23;

BB2_27:
bfe.u32 %r189, %r16, 1, 1;
setp.ne.s32	%p24, %r1320, %r189;
@%p24 bra BB2_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs23, [%rd109];
ld.shared.u8 %rs24, [%rd109+1];
st.shared.u8 [%rd109], %rs24;
st.shared.u8 [%rd109+1], %rs23;

BB2_29:
bar.sync 0;
and.b32 %r192, %r16, 3;
sub.s32 %r29, %r18, %r192;
add.s32 %r194, %r29, 4;
mul.wide.u32 %rd110, %r194, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.leu.f64	%p25, %fd12, %fd11;
@%p25 bra BB2_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs25, [%rd117];
mov.u32 %r1321, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB2_32;

BB2_31:
cvt.u64.u32	%rd118, %r194;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs26, [%rd120];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1321, 1, 0, %p27;

BB2_32:
bfe.u32 %r206, %r16, 2, 1;
setp.ne.s32	%p28, %r1321, %r206;
@%p28 bra BB2_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r194;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs27, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs28, [%rd137];
st.shared.u8 [%rd136], %rs28;
st.shared.u8 [%rd137], %rs27;

BB2_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.leu.f64	%p29, %fd14, %fd13;
@%p29 bra BB2_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs29, [%rd145];
mov.u32 %r1322, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB2_37;

BB2_36:
cvt.u64.u32	%rd146, %r162;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs30, [%rd148];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1322, 1, 0, %p31;

BB2_37:
bfe.u32 %r229, %r16, 2, 1;
setp.ne.s32	%p32, %r1322, %r229;
@%p32 bra BB2_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r162;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs31, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs32, [%rd163];
st.shared.u8 [%rd162], %rs32;
st.shared.u8 [%rd163], %rs31;

BB2_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.leu.f64	%p33, %fd16, %fd15;
@%p33 bra BB2_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs33, [%rd169];
mov.u32 %r1323, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB2_42;

BB2_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs34, [%rd172+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1323, 1, 0, %p35;

BB2_42:
bfe.u32 %r243, %r16, 2, 1;
setp.ne.s32	%p36, %r1323, %r243;
@%p36 bra BB2_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs35, [%rd182];
ld.shared.u8 %rs36, [%rd182+1];
st.shared.u8 [%rd182], %rs36;
st.shared.u8 [%rd182+1], %rs35;

BB2_44:
bar.sync 0;
and.b32 %r246, %r16, 7;
sub.s32 %r37, %r18, %r246;
add.s32 %r248, %r37, 8;
mul.wide.u32 %rd183, %r248, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.leu.f64	%p37, %fd18, %fd17;
@%p37 bra BB2_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs37, [%rd190];
mov.u32 %r1324, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB2_47;

BB2_46:
cvt.u64.u32	%rd191, %r248;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs38, [%rd193];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1324, 1, 0, %p39;

BB2_47:
bfe.u32 %r260, %r16, 3, 1;
setp.ne.s32	%p40, %r1324, %r260;
@%p40 bra BB2_49;

add.s64 %rd196, %rd33, %rd186;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r248;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs39, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs40, [%rd210];
st.shared.u8 [%rd209], %rs40;
st.shared.u8 [%rd210], %rs39;

BB2_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.leu.f64	%p41, %fd20, %fd19;
@%p41 bra BB2_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs41, [%rd218];
mov.u32 %r1325, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB2_52;

BB2_51:
cvt.u64.u32	%rd219, %r194;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs42, [%rd221];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1325, 1, 0, %p43;

BB2_52:
bfe.u32 %r283, %r16, 3, 1;
setp.ne.s32	%p44, %r1325, %r283;
@%p44 bra BB2_54;

cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r194;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd113;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs43, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs44, [%rd236];
st.shared.u8 [%rd235], %rs44;
st.shared.u8 [%rd236], %rs43;

BB2_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.leu.f64	%p45, %fd22, %fd21;
@%p45 bra BB2_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs45, [%rd244];
mov.u32 %r1326, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB2_57;

BB2_56:
cvt.u64.u32	%rd245, %r162;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs46, [%rd247];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1326, 1, 0, %p47;

BB2_57:
bfe.u32 %r305, %r16, 3, 1;
setp.ne.s32	%p48, %r1326, %r305;
@%p48 bra BB2_59;

mul.wide.u32 %rd1533, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r162;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd1533;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs47, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs48, [%rd262];
st.shared.u8 [%rd261], %rs48;
st.shared.u8 [%rd262], %rs47;

BB2_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.leu.f64	%p49, %fd24, %fd23;
@%p49 bra BB2_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs49, [%rd268];
mov.u32 %r1327, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB2_62;

BB2_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs50, [%rd271+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1327, 1, 0, %p51;

BB2_62:
bfe.u32 %r319, %r16, 3, 1;
setp.ne.s32	%p52, %r1327, %r319;
@%p52 bra BB2_64;

mul.wide.u32 %rd1532, %r18, 8;
cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd1532;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs51, [%rd281];
ld.shared.u8 %rs52, [%rd281+1];
st.shared.u8 [%rd281], %rs52;
st.shared.u8 [%rd281+1], %rs51;

BB2_64:
bar.sync 0;
and.b32 %r322, %r16, 15;
sub.s32 %r47, %r18, %r322;
add.s32 %r324, %r47, 16;
mul.wide.u32 %rd282, %r324, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r47, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.leu.f64	%p53, %fd26, %fd25;
@%p53 bra BB2_66;

cvt.u64.u32	%rd287, %r47;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs53, [%rd289];
mov.u32 %r1328, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB2_67;

BB2_66:
cvt.u64.u32	%rd290, %r324;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs54, [%rd292];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1328, 1, 0, %p55;

BB2_67:
bfe.u32 %r336, %r16, 4, 1;
setp.ne.s32	%p56, %r1328, %r336;
@%p56 bra BB2_69;

mul.wide.u32 %rd1528, %r47, 8;
add.s64 %rd295, %rd33, %rd1528;
add.s64 %rd297, %rd33, %rd282;
cvt.u64.u32	%rd298, %r47;
st.shared.f64 [%rd286], %fd25;
cvt.u64.u32	%rd302, %r324;
st.shared.f64 [%rd284], %fd26;
ld.shared.u64 %rd305, [%rd295];
ld.shared.u64 %rd306, [%rd297];
st.shared.u64 [%rd295], %rd306;
st.shared.u64 [%rd297], %rd305;
add.s64 %rd308, %rd34, %rd298;
ld.shared.u8 %rs55, [%rd308];
add.s64 %rd309, %rd34, %rd302;
ld.shared.u8 %rs56, [%rd309];
st.shared.u8 [%rd308], %rs56;
st.shared.u8 [%rd309], %rs55;

BB2_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.leu.f64	%p57, %fd28, %fd27;
@%p57 bra BB2_71;

cvt.u64.u32	%rd315, %r37;
add.s64 %rd317, %rd34, %rd315;
ld.shared.u8 %rs57, [%rd317];
mov.u32 %r1329, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB2_72;

BB2_71:
cvt.u64.u32	%rd318, %r248;
add.s64 %rd320, %rd34, %rd318;
ld.shared.u8 %rs58, [%rd320];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1329, 1, 0, %p59;

BB2_72:
bfe.u32 %r359, %r16, 4, 1;
setp.ne.s32	%p60, %r1329, %r359;
@%p60 bra BB2_74;

mul.wide.u32 %rd1527, %r248, 8;
mul.wide.u32 %rd1526, %r37, 8;
cvt.u64.u32	%rd321, %r37;
st.shared.f64 [%rd187], %fd27;
cvt.u64.u32	%rd325, %r248;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd329, %rd33, %rd1526;
ld.shared.u64 %rd330, [%rd329];
add.s64 %rd331, %rd33, %rd1527;
ld.shared.u64 %rd332, [%rd331];
st.shared.u64 [%rd329], %rd332;
st.shared.u64 [%rd331], %rd330;
add.s64 %rd334, %rd34, %rd321;
ld.shared.u8 %rs59, [%rd334];
add.s64 %rd335, %rd34, %rd325;
ld.shared.u8 %rs60, [%rd335];
st.shared.u8 [%rd334], %rs60;
st.shared.u8 [%rd335], %rs59;

BB2_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.leu.f64	%p61, %fd30, %fd29;
@%p61 bra BB2_76;

cvt.u64.u32	%rd341, %r29;
add.s64 %rd343, %rd34, %rd341;
ld.shared.u8 %rs61, [%rd343];
mov.u32 %r1330, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB2_77;

BB2_76:
cvt.u64.u32	%rd344, %r194;
add.s64 %rd346, %rd34, %rd344;
ld.shared.u8 %rs62, [%rd346];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1330, 1, 0, %p63;

BB2_77:
bfe.u32 %r381, %r16, 4, 1;
setp.ne.s32	%p64, %r1330, %r381;
@%p64 bra BB2_79;

mul.wide.u32 %rd1525, %r29, 8;
cvt.u64.u32	%rd347, %r29;
st.shared.f64 [%rd114], %fd29;
cvt.u64.u32	%rd351, %r194;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd355, %rd33, %rd1525;
ld.shared.u64 %rd356, [%rd355];
add.s64 %rd357, %rd33, %rd110;
ld.shared.u64 %rd358, [%rd357];
st.shared.u64 [%rd355], %rd358;
st.shared.u64 [%rd357], %rd356;
add.s64 %rd360, %rd34, %rd347;
ld.shared.u8 %rs63, [%rd360];
add.s64 %rd361, %rd34, %rd351;
ld.shared.u8 %rs64, [%rd361];
st.shared.u8 [%rd360], %rs64;
st.shared.u8 [%rd361], %rs63;

BB2_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.leu.f64	%p65, %fd32, %fd31;
@%p65 bra BB2_81;

cvt.u64.u32	%rd367, %r23;
add.s64 %rd369, %rd34, %rd367;
ld.shared.u8 %rs65, [%rd369];
mov.u32 %r1331, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB2_82;

BB2_81:
cvt.u64.u32	%rd370, %r162;
add.s64 %rd372, %rd34, %rd370;
ld.shared.u8 %rs66, [%rd372];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1331, 1, 0, %p67;

BB2_82:
bfe.u32 %r403, %r16, 4, 1;
setp.ne.s32	%p68, %r1331, %r403;
@%p68 bra BB2_84;

mul.wide.u32 %rd1524, %r162, 8;
mul.wide.u32 %rd1523, %r23, 8;
cvt.u64.u32	%rd373, %r23;
st.shared.f64 [%rd67], %fd31;
cvt.u64.u32	%rd377, %r162;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd381, %rd33, %rd1523;
ld.shared.u64 %rd382, [%rd381];
add.s64 %rd383, %rd33, %rd1524;
ld.shared.u64 %rd384, [%rd383];
st.shared.u64 [%rd381], %rd384;
st.shared.u64 [%rd383], %rd382;
add.s64 %rd386, %rd34, %rd373;
ld.shared.u8 %rs67, [%rd386];
add.s64 %rd387, %rd34, %rd377;
ld.shared.u8 %rs68, [%rd387];
st.shared.u8 [%rd386], %rs68;
st.shared.u8 [%rd387], %rs67;

BB2_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.leu.f64	%p69, %fd34, %fd33;
@%p69 bra BB2_86;

cvt.u64.u32	%rd391, %r18;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u8 %rs69, [%rd393];
mov.u32 %r1332, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB2_87;

BB2_86:
cvt.u64.u32	%rd394, %r18;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u8 %rs70, [%rd396+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1332, 1, 0, %p71;

BB2_87:
bfe.u32 %r417, %r16, 4, 1;
setp.ne.s32	%p72, %r1332, %r417;
@%p72 bra BB2_89;

mul.wide.u32 %rd1522, %r18, 8;
cvt.u64.u32	%rd397, %r18;
st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd402, %rd33, %rd1522;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd34, %rd397;
ld.shared.u8 %rs71, [%rd406];
ld.shared.u8 %rs72, [%rd406+1];
st.shared.u8 [%rd406], %rs72;
st.shared.u8 [%rd406+1], %rs71;

BB2_89:
bar.sync 0;
and.b32 %r420, %r16, 31;
sub.s32 %r59, %r18, %r420;
add.s32 %r422, %r59, 32;
mul.wide.u32 %rd407, %r422, 8;
add.s64 %rd409, %rd32, %rd407;
mul.wide.u32 %rd410, %r59, 8;
add.s64 %rd411, %rd32, %rd410;
ld.shared.f64 %fd35, [%rd409];
ld.shared.f64 %fd36, [%rd411];
setp.leu.f64	%p73, %fd36, %fd35;
@%p73 bra BB2_91;

cvt.u64.u32	%rd412, %r59;
add.s64 %rd414, %rd34, %rd412;
ld.shared.u8 %rs73, [%rd414];
mov.u32 %r1333, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB2_92;

BB2_91:
add.s32 %r1288, %r59, 32;
cvt.u64.u32	%rd415, %r1288;
add.s64 %rd417, %rd34, %rd415;
ld.shared.u8 %rs74, [%rd417];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1333, 1, 0, %p75;

BB2_92:
bfe.u32 %r434, %r16, 5, 1;
setp.ne.s32	%p76, %r1333, %r434;
@%p76 bra BB2_94;

mul.wide.u32 %rd1521, %r59, 8;
add.s32 %r1295, %r59, 32;
add.s64 %rd420, %rd33, %rd1521;
add.s64 %rd422, %rd33, %rd407;
cvt.u64.u32	%rd423, %r59;
st.shared.f64 [%rd411], %fd35;
cvt.u64.u32	%rd427, %r1295;
st.shared.f64 [%rd409], %fd36;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd34, %rd423;
ld.shared.u8 %rs75, [%rd433];
add.s64 %rd434, %rd34, %rd427;
ld.shared.u8 %rs76, [%rd434];
st.shared.u8 [%rd433], %rs76;
st.shared.u8 [%rd434], %rs75;

BB2_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd284];
ld.shared.f64 %fd38, [%rd286];
setp.leu.f64	%p77, %fd38, %fd37;
@%p77 bra BB2_96;

cvt.u64.u32	%rd440, %r47;
add.s64 %rd442, %rd34, %rd440;
ld.shared.u8 %rs77, [%rd442];
mov.u32 %r1334, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB2_97;

BB2_96:
add.s32 %r1289, %r47, 16;
cvt.u64.u32	%rd443, %r1289;
add.s64 %rd445, %rd34, %rd443;
ld.shared.u8 %rs78, [%rd445];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1334, 1, 0, %p79;

BB2_97:
bfe.u32 %r457, %r16, 5, 1;
setp.ne.s32	%p80, %r1334, %r457;
@%p80 bra BB2_99;

add.s32 %r1294, %r47, 16;
mul.wide.u32 %rd1520, %r1294, 8;
mul.wide.u32 %rd1519, %r47, 8;
cvt.u64.u32	%rd446, %r47;
st.shared.f64 [%rd286], %fd37;
cvt.u64.u32	%rd450, %r1294;
st.shared.f64 [%rd284], %fd38;
add.s64 %rd454, %rd33, %rd1519;
ld.shared.u64 %rd455, [%rd454];
add.s64 %rd456, %rd33, %rd1520;
ld.shared.u64 %rd457, [%rd456];
st.shared.u64 [%rd454], %rd457;
st.shared.u64 [%rd456], %rd455;
add.s64 %rd459, %rd34, %rd446;
ld.shared.u8 %rs79, [%rd459];
add.s64 %rd460, %rd34, %rd450;
ld.shared.u8 %rs80, [%rd460];
st.shared.u8 [%rd459], %rs80;
st.shared.u8 [%rd460], %rs79;

BB2_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd185];
ld.shared.f64 %fd40, [%rd187];
setp.leu.f64	%p81, %fd40, %fd39;
@%p81 bra BB2_101;

cvt.u64.u32	%rd466, %r37;
add.s64 %rd468, %rd34, %rd466;
ld.shared.u8 %rs81, [%rd468];
mov.u32 %r1335, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB2_102;

BB2_101:
add.s32 %r1298, %r37, 8;
cvt.u64.u32	%rd469, %r1298;
add.s64 %rd471, %rd34, %rd469;
ld.shared.u8 %rs82, [%rd471];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1335, 1, 0, %p83;

BB2_102:
bfe.u32 %r479, %r16, 5, 1;
setp.ne.s32	%p84, %r1335, %r479;
@%p84 bra BB2_104;

add.s32 %r1293, %r37, 8;
mul.wide.u32 %rd1518, %r1293, 8;
mul.wide.u32 %rd1517, %r37, 8;
cvt.u64.u32	%rd472, %r37;
st.shared.f64 [%rd187], %fd39;
cvt.u64.u32	%rd476, %r1293;
st.shared.f64 [%rd185], %fd40;
add.s64 %rd480, %rd33, %rd1517;
ld.shared.u64 %rd481, [%rd480];
add.s64 %rd482, %rd33, %rd1518;
ld.shared.u64 %rd483, [%rd482];
st.shared.u64 [%rd480], %rd483;
st.shared.u64 [%rd482], %rd481;
add.s64 %rd485, %rd34, %rd472;
ld.shared.u8 %rs83, [%rd485];
add.s64 %rd486, %rd34, %rd476;
ld.shared.u8 %rs84, [%rd486];
st.shared.u8 [%rd485], %rs84;
st.shared.u8 [%rd486], %rs83;

BB2_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd112];
ld.shared.f64 %fd42, [%rd114];
setp.leu.f64	%p85, %fd42, %fd41;
@%p85 bra BB2_106;

cvt.u64.u32	%rd492, %r29;
add.s64 %rd494, %rd34, %rd492;
ld.shared.u8 %rs85, [%rd494];
mov.u32 %r1336, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB2_107;

BB2_106:
add.s32 %r1290, %r29, 4;
cvt.u64.u32	%rd495, %r1290;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u8 %rs86, [%rd497];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1336, 1, 0, %p87;

BB2_107:
bfe.u32 %r501, %r16, 5, 1;
setp.ne.s32	%p88, %r1336, %r501;
@%p88 bra BB2_109;

mul.wide.u32 %rd1516, %r29, 8;
add.s32 %r1292, %r29, 4;
cvt.u64.u32	%rd498, %r29;
st.shared.f64 [%rd114], %fd41;
cvt.u64.u32	%rd502, %r1292;
st.shared.f64 [%rd112], %fd42;
add.s64 %rd506, %rd33, %rd1516;
ld.shared.u64 %rd507, [%rd506];
add.s64 %rd508, %rd33, %rd110;
ld.shared.u64 %rd509, [%rd508];
st.shared.u64 [%rd506], %rd509;
st.shared.u64 [%rd508], %rd507;
add.s64 %rd511, %rd34, %rd498;
ld.shared.u8 %rs87, [%rd511];
add.s64 %rd512, %rd34, %rd502;
ld.shared.u8 %rs88, [%rd512];
st.shared.u8 [%rd511], %rs88;
st.shared.u8 [%rd512], %rs87;

BB2_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd65];
ld.shared.f64 %fd44, [%rd67];
setp.leu.f64	%p89, %fd44, %fd43;
@%p89 bra BB2_111;

cvt.u64.u32	%rd518, %r23;
add.s64 %rd520, %rd34, %rd518;
ld.shared.u8 %rs89, [%rd520];
mov.u32 %r1337, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB2_112;

BB2_111:
add.s32 %r1296, %r23, 2;
cvt.u64.u32	%rd521, %r1296;
add.s64 %rd523, %rd34, %rd521;
ld.shared.u8 %rs90, [%rd523];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1337, 1, 0, %p91;

BB2_112:
bfe.u32 %r523, %r16, 5, 1;
setp.ne.s32	%p92, %r1337, %r523;
@%p92 bra BB2_114;

add.s32 %r1291, %r23, 2;
mul.wide.u32 %rd1515, %r1291, 8;
mul.wide.u32 %rd1514, %r23, 8;
cvt.u64.u32	%rd524, %r23;
st.shared.f64 [%rd67], %fd43;
cvt.u64.u32	%rd528, %r1291;
st.shared.f64 [%rd65], %fd44;
add.s64 %rd532, %rd33, %rd1514;
ld.shared.u64 %rd533, [%rd532];
add.s64 %rd534, %rd33, %rd1515;
ld.shared.u64 %rd535, [%rd534];
st.shared.u64 [%rd532], %rd535;
st.shared.u64 [%rd534], %rd533;
add.s64 %rd537, %rd34, %rd524;
ld.shared.u8 %rs91, [%rd537];
add.s64 %rd538, %rd34, %rd528;
ld.shared.u8 %rs92, [%rd538];
st.shared.u8 [%rd537], %rs92;
st.shared.u8 [%rd538], %rs91;

BB2_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd45+8];
ld.shared.f64 %fd46, [%rd45];
setp.leu.f64	%p93, %fd46, %fd45;
@%p93 bra BB2_116;

cvt.u64.u32	%rd542, %r18;
add.s64 %rd544, %rd34, %rd542;
ld.shared.u8 %rs93, [%rd544];
mov.u32 %r1338, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB2_117;

BB2_116:
cvt.u64.u32	%rd545, %r18;
add.s64 %rd547, %rd34, %rd545;
ld.shared.u8 %rs94, [%rd547+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1338, 1, 0, %p95;

BB2_117:
bfe.u32 %r537, %r16, 5, 1;
setp.ne.s32	%p96, %r1338, %r537;
@%p96 bra BB2_119;

mul.wide.u32 %rd1513, %r18, 8;
cvt.u64.u32	%rd548, %r18;
st.shared.f64 [%rd45], %fd45;
st.shared.f64 [%rd45+8], %fd46;
add.s64 %rd553, %rd33, %rd1513;
ld.shared.u64 %rd554, [%rd553];
ld.shared.u64 %rd555, [%rd553+8];
st.shared.u64 [%rd553], %rd555;
st.shared.u64 [%rd553+8], %rd554;
add.s64 %rd557, %rd34, %rd548;
ld.shared.u8 %rs95, [%rd557];
ld.shared.u8 %rs96, [%rd557+1];
st.shared.u8 [%rd557], %rs96;
st.shared.u8 [%rd557+1], %rs95;

BB2_119:
bar.sync 0;
mov.u64 %rd1512, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r540, %r16, 63;
sub.s32 %r73, %r18, %r540;
add.s32 %r542, %r73, 64;
mul.wide.u32 %rd558, %r542, 8;
add.s64 %rd560, %rd1512, %rd558;
mul.wide.u32 %rd561, %r73, 8;
add.s64 %rd562, %rd1512, %rd561;
ld.shared.f64 %fd47, [%rd560];
ld.shared.f64 %fd48, [%rd562];
setp.leu.f64	%p97, %fd48, %fd47;
@%p97 bra BB2_121;

cvt.u64.u32	%rd563, %r73;
add.s64 %rd565, %rd34, %rd563;
ld.shared.u8 %rs97, [%rd565];
mov.u32 %r1339, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB2_122;

BB2_121:
add.s32 %r1304, %r73, 64;
cvt.u64.u32	%rd566, %r1304;
add.s64 %rd568, %rd34, %rd566;
ld.shared.u8 %rs98, [%rd568];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1339, 1, 0, %p99;

BB2_122:
bfe.u32 %r554, %r16, 6, 1;
setp.ne.s32	%p100, %r1339, %r554;
@%p100 bra BB2_124;

add.s32 %r1305, %r73, 64;
mul.wide.u32 %rd1534, %r1305, 8;
mul.wide.u32 %rd1508, %r73, 8;
add.s64 %rd571, %rd33, %rd1508;
add.s64 %rd573, %rd33, %rd1534;
cvt.u64.u32	%rd574, %r73;
st.shared.f64 [%rd562], %fd47;
cvt.u64.u32	%rd578, %r1305;
st.shared.f64 [%rd560], %fd48;
ld.shared.u64 %rd581, [%rd571];
ld.shared.u64 %rd582, [%rd573];
st.shared.u64 [%rd571], %rd582;
st.shared.u64 [%rd573], %rd581;
add.s64 %rd584, %rd34, %rd574;
ld.shared.u8 %rs99, [%rd584];
add.s64 %rd585, %rd34, %rd578;
ld.shared.u8 %rs100, [%rd585];
st.shared.u8 [%rd584], %rs100;
st.shared.u8 [%rd585], %rs99;

BB2_124:
bar.sync 0;
ld.shared.f64 %fd49, [%rd409];
ld.shared.f64 %fd50, [%rd411];
setp.leu.f64	%p101, %fd50, %fd49;
@%p101 bra BB2_126;

cvt.u64.u32	%rd591, %r59;
add.s64 %rd593, %rd34, %rd591;
ld.shared.u8 %rs101, [%rd593];
mov.u32 %r1340, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB2_127;

BB2_126:
add.s32 %r1274, %r59, 32;
cvt.u64.u32	%rd594, %r1274;
add.s64 %rd596, %rd34, %rd594;
ld.shared.u8 %rs102, [%rd596];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1340, 1, 0, %p103;

BB2_127:
bfe.u32 %r577, %r16, 6, 1;
setp.ne.s32	%p104, %r1340, %r577;
@%p104 bra BB2_129;

add.s32 %r1300, %r59, 32;
mul.wide.u32 %rd1529, %r1300, 8;
mul.wide.u32 %rd1507, %r59, 8;
add.s32 %r1281, %r59, 32;
cvt.u64.u32	%rd597, %r59;
st.shared.f64 [%rd411], %fd49;
cvt.u64.u32	%rd601, %r1281;
st.shared.f64 [%rd409], %fd50;
add.s64 %rd605, %rd33, %rd1507;
ld.shared.u64 %rd606, [%rd605];
add.s64 %rd607, %rd33, %rd1529;
ld.shared.u64 %rd608, [%rd607];
st.shared.u64 [%rd605], %rd608;
st.shared.u64 [%rd607], %rd606;
add.s64 %rd610, %rd34, %rd597;
ld.shared.u8 %rs103, [%rd610];
add.s64 %rd611, %rd34, %rd601;
ld.shared.u8 %rs104, [%rd611];
st.shared.u8 [%rd610], %rs104;
st.shared.u8 [%rd611], %rs103;

BB2_129:
bar.sync 0;
ld.shared.f64 %fd51, [%rd284];
ld.shared.f64 %fd52, [%rd286];
setp.leu.f64	%p105, %fd52, %fd51;
@%p105 bra BB2_131;

cvt.u64.u32	%rd617, %r47;
add.s64 %rd619, %rd34, %rd617;
ld.shared.u8 %rs105, [%rd619];
mov.u32 %r1341, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB2_132;

BB2_131:
add.s32 %r1275, %r47, 16;
cvt.u64.u32	%rd620, %r1275;
add.s64 %rd622, %rd34, %rd620;
ld.shared.u8 %rs106, [%rd622];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1341, 1, 0, %p107;

BB2_132:
bfe.u32 %r599, %r16, 6, 1;
setp.ne.s32	%p108, %r1341, %r599;
@%p108 bra BB2_134;

add.s32 %r1280, %r47, 16;
mul.wide.u32 %rd1506, %r1280, 8;
mul.wide.u32 %rd1505, %r47, 8;
cvt.u64.u32	%rd623, %r47;
st.shared.f64 [%rd286], %fd51;
cvt.u64.u32	%rd627, %r1280;
st.shared.f64 [%rd284], %fd52;
add.s64 %rd631, %rd33, %rd1505;
ld.shared.u64 %rd632, [%rd631];
add.s64 %rd633, %rd33, %rd1506;
ld.shared.u64 %rd634, [%rd633];
st.shared.u64 [%rd631], %rd634;
st.shared.u64 [%rd633], %rd632;
add.s64 %rd636, %rd34, %rd623;
ld.shared.u8 %rs107, [%rd636];
add.s64 %rd637, %rd34, %rd627;
ld.shared.u8 %rs108, [%rd637];
st.shared.u8 [%rd636], %rs108;
st.shared.u8 [%rd637], %rs107;

BB2_134:
bar.sync 0;
ld.shared.f64 %fd53, [%rd185];
ld.shared.f64 %fd54, [%rd187];
setp.leu.f64	%p109, %fd54, %fd53;
@%p109 bra BB2_136;

cvt.u64.u32	%rd643, %r37;
add.s64 %rd645, %rd34, %rd643;
ld.shared.u8 %rs109, [%rd645];
mov.u32 %r1342, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB2_137;

BB2_136:
add.s32 %r1299, %r37, 8;
cvt.u64.u32	%rd646, %r1299;
add.s64 %rd648, %rd34, %rd646;
ld.shared.u8 %rs110, [%rd648];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1342, 1, 0, %p111;

BB2_137:
bfe.u32 %r621, %r16, 6, 1;
setp.ne.s32	%p112, %r1342, %r621;
@%p112 bra BB2_139;

add.s32 %r1279, %r37, 8;
mul.wide.u32 %rd1504, %r1279, 8;
mul.wide.u32 %rd1503, %r37, 8;
cvt.u64.u32	%rd649, %r37;
st.shared.f64 [%rd187], %fd53;
cvt.u64.u32	%rd653, %r1279;
st.shared.f64 [%rd185], %fd54;
add.s64 %rd657, %rd33, %rd1503;
ld.shared.u64 %rd658, [%rd657];
add.s64 %rd659, %rd33, %rd1504;
ld.shared.u64 %rd660, [%rd659];
st.shared.u64 [%rd657], %rd660;
st.shared.u64 [%rd659], %rd658;
add.s64 %rd662, %rd34, %rd649;
ld.shared.u8 %rs111, [%rd662];
add.s64 %rd663, %rd34, %rd653;
ld.shared.u8 %rs112, [%rd663];
st.shared.u8 [%rd662], %rs112;
st.shared.u8 [%rd663], %rs111;

BB2_139:
bar.sync 0;
ld.shared.f64 %fd55, [%rd112];
ld.shared.f64 %fd56, [%rd114];
setp.leu.f64	%p113, %fd56, %fd55;
@%p113 bra BB2_141;

cvt.u64.u32	%rd669, %r29;
add.s64 %rd671, %rd34, %rd669;
ld.shared.u8 %rs113, [%rd671];
mov.u32 %r1343, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB2_142;

BB2_141:
add.s32 %r1276, %r29, 4;
cvt.u64.u32	%rd672, %r1276;
add.s64 %rd674, %rd34, %rd672;
ld.shared.u8 %rs114, [%rd674];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1343, 1, 0, %p115;

BB2_142:
bfe.u32 %r643, %r16, 6, 1;
setp.ne.s32	%p116, %r1343, %r643;
@%p116 bra BB2_144;

add.s32 %r1301, %r29, 4;
mul.wide.u32 %rd1530, %r1301, 8;
mul.wide.u32 %rd1502, %r29, 8;
add.s32 %r1278, %r29, 4;
cvt.u64.u32	%rd675, %r29;
st.shared.f64 [%rd114], %fd55;
cvt.u64.u32	%rd679, %r1278;
st.shared.f64 [%rd112], %fd56;
add.s64 %rd683, %rd33, %rd1502;
ld.shared.u64 %rd684, [%rd683];
add.s64 %rd685, %rd33, %rd1530;
ld.shared.u64 %rd686, [%rd685];
st.shared.u64 [%rd683], %rd686;
st.shared.u64 [%rd685], %rd684;
add.s64 %rd688, %rd34, %rd675;
ld.shared.u8 %rs115, [%rd688];
add.s64 %rd689, %rd34, %rd679;
ld.shared.u8 %rs116, [%rd689];
st.shared.u8 [%rd688], %rs116;
st.shared.u8 [%rd689], %rs115;

BB2_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd65];
ld.shared.f64 %fd58, [%rd67];
setp.leu.f64	%p117, %fd58, %fd57;
@%p117 bra BB2_146;

cvt.u64.u32	%rd695, %r23;
add.s64 %rd697, %rd34, %rd695;
ld.shared.u8 %rs117, [%rd697];
mov.u32 %r1344, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB2_147;

BB2_146:
add.s32 %r1297, %r23, 2;
cvt.u64.u32	%rd698, %r1297;
add.s64 %rd700, %rd34, %rd698;
ld.shared.u8 %rs118, [%rd700];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1344, 1, 0, %p119;

BB2_147:
bfe.u32 %r665, %r16, 6, 1;
setp.ne.s32	%p120, %r1344, %r665;
@%p120 bra BB2_149;

add.s32 %r1277, %r23, 2;
mul.wide.u32 %rd1501, %r1277, 8;
mul.wide.u32 %rd1500, %r23, 8;
cvt.u64.u32	%rd701, %r23;
st.shared.f64 [%rd67], %fd57;
cvt.u64.u32	%rd705, %r1277;
st.shared.f64 [%rd65], %fd58;
add.s64 %rd709, %rd33, %rd1500;
ld.shared.u64 %rd710, [%rd709];
add.s64 %rd711, %rd33, %rd1501;
ld.shared.u64 %rd712, [%rd711];
st.shared.u64 [%rd709], %rd712;
st.shared.u64 [%rd711], %rd710;
add.s64 %rd714, %rd34, %rd701;
ld.shared.u8 %rs119, [%rd714];
add.s64 %rd715, %rd34, %rd705;
ld.shared.u8 %rs120, [%rd715];
st.shared.u8 [%rd714], %rs120;
st.shared.u8 [%rd715], %rs119;

BB2_149:
bar.sync 0;
ld.shared.f64 %fd59, [%rd45+8];
ld.shared.f64 %fd60, [%rd45];
setp.leu.f64	%p121, %fd60, %fd59;
@%p121 bra BB2_151;

cvt.u64.u32	%rd719, %r18;
add.s64 %rd721, %rd34, %rd719;
ld.shared.u8 %rs121, [%rd721];
mov.u32 %r1345, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB2_152;

BB2_151:
cvt.u64.u32	%rd722, %r18;
add.s64 %rd724, %rd34, %rd722;
ld.shared.u8 %rs122, [%rd724+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1345, 1, 0, %p123;

BB2_152:
bfe.u32 %r679, %r16, 6, 1;
setp.ne.s32	%p124, %r1345, %r679;
@%p124 bra BB2_154;

mul.wide.u32 %rd1499, %r18, 8;
cvt.u64.u32	%rd725, %r18;
st.shared.f64 [%rd45], %fd59;
st.shared.f64 [%rd45+8], %fd60;
add.s64 %rd730, %rd33, %rd1499;
ld.shared.u64 %rd731, [%rd730];
ld.shared.u64 %rd732, [%rd730+8];
st.shared.u64 [%rd730], %rd732;
st.shared.u64 [%rd730+8], %rd731;
add.s64 %rd734, %rd34, %rd725;
ld.shared.u8 %rs123, [%rd734];
ld.shared.u8 %rs124, [%rd734+1];
st.shared.u8 [%rd734], %rs124;
st.shared.u8 [%rd734+1], %rs123;

BB2_154:
bar.sync 0;
mov.u64 %rd1498, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r682, %r16, 127;
sub.s32 %r89, %r18, %r682;
add.s32 %r684, %r89, 128;
mul.wide.u32 %rd735, %r684, 8;
add.s64 %rd737, %rd1498, %rd735;
mul.wide.u32 %rd738, %r89, 8;
add.s64 %rd739, %rd1498, %rd738;
ld.shared.f64 %fd61, [%rd737];
ld.shared.f64 %fd62, [%rd739];
setp.leu.f64	%p125, %fd62, %fd61;
@%p125 bra BB2_156;

cvt.u64.u32	%rd740, %r89;
add.s64 %rd742, %rd34, %rd740;
ld.shared.u8 %rs125, [%rd742];
mov.u32 %r1346, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB2_157;

BB2_156:
add.s32 %r1287, %r89, 128;
cvt.u64.u32	%rd743, %r1287;
add.s64 %rd745, %rd34, %rd743;
ld.shared.u8 %rs126, [%rd745];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1346, 1, 0, %p127;

BB2_157:
bfe.u32 %r696, %r16, 7, 1;
setp.ne.s32	%p128, %r1346, %r696;
@%p128 bra BB2_159;

add.s32 %r1286, %r89, 128;
mul.wide.u32 %rd1511, %r1286, 8;
mul.wide.u32 %rd1497, %r89, 8;
add.s64 %rd748, %rd33, %rd1497;
add.s64 %rd750, %rd33, %rd1511;
cvt.u64.u32	%rd751, %r89;
st.shared.f64 [%rd739], %fd61;
cvt.u64.u32	%rd755, %r1286;
st.shared.f64 [%rd737], %fd62;
ld.shared.u64 %rd758, [%rd748];
ld.shared.u64 %rd759, [%rd750];
st.shared.u64 [%rd748], %rd759;
st.shared.u64 [%rd750], %rd758;
add.s64 %rd761, %rd34, %rd751;
ld.shared.u8 %rs127, [%rd761];
add.s64 %rd762, %rd34, %rd755;
ld.shared.u8 %rs128, [%rd762];
st.shared.u8 [%rd761], %rs128;
st.shared.u8 [%rd762], %rs127;

BB2_159:
bar.sync 0;
ld.shared.f64 %fd63, [%rd560];
ld.shared.f64 %fd64, [%rd562];
setp.leu.f64	%p129, %fd64, %fd63;
@%p129 bra BB2_161;

cvt.u64.u32	%rd768, %r73;
add.s64 %rd770, %rd34, %rd768;
ld.shared.u8 %rs129, [%rd770];
mov.u32 %r1347, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB2_162;

BB2_161:
add.s32 %r1282, %r73, 64;
cvt.u64.u32	%rd771, %r1282;
add.s64 %rd773, %rd34, %rd771;
ld.shared.u8 %rs130, [%rd773];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1347, 1, 0, %p131;

BB2_162:
bfe.u32 %r719, %r16, 7, 1;
setp.ne.s32	%p132, %r1347, %r719;
@%p132 bra BB2_164;

add.s32 %r1285, %r73, 64;
mul.wide.u32 %rd1510, %r1285, 8;
mul.wide.u32 %rd1496, %r73, 8;
cvt.u64.u32	%rd774, %r73;
st.shared.f64 [%rd562], %fd63;
cvt.u64.u32	%rd778, %r1285;
st.shared.f64 [%rd560], %fd64;
add.s64 %rd782, %rd33, %rd1496;
ld.shared.u64 %rd783, [%rd782];
add.s64 %rd784, %rd33, %rd1510;
ld.shared.u64 %rd785, [%rd784];
st.shared.u64 [%rd782], %rd785;
st.shared.u64 [%rd784], %rd783;
add.s64 %rd787, %rd34, %rd774;
ld.shared.u8 %rs131, [%rd787];
add.s64 %rd788, %rd34, %rd778;
ld.shared.u8 %rs132, [%rd788];
st.shared.u8 [%rd787], %rs132;
st.shared.u8 [%rd788], %rs131;

BB2_164:
bar.sync 0;
ld.shared.f64 %fd65, [%rd409];
ld.shared.f64 %fd66, [%rd411];
setp.leu.f64	%p133, %fd66, %fd65;
@%p133 bra BB2_166;

cvt.u64.u32	%rd794, %r59;
add.s64 %rd796, %rd34, %rd794;
ld.shared.u8 %rs133, [%rd796];
mov.u32 %r1348, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB2_167;

BB2_166:
add.s32 %r1265, %r59, 32;
cvt.u64.u32	%rd797, %r1265;
add.s64 %rd799, %rd34, %rd797;
ld.shared.u8 %rs134, [%rd799];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1348, 1, 0, %p135;

BB2_167:
bfe.u32 %r741, %r16, 7, 1;
setp.ne.s32	%p136, %r1348, %r741;
@%p136 bra BB2_169;

add.s32 %r1273, %r59, 32;
mul.wide.u32 %rd1495, %r1273, 8;
mul.wide.u32 %rd1494, %r59, 8;
cvt.u64.u32	%rd800, %r59;
st.shared.f64 [%rd411], %fd65;
cvt.u64.u32	%rd804, %r1273;
st.shared.f64 [%rd409], %fd66;
add.s64 %rd808, %rd33, %rd1494;
ld.shared.u64 %rd809, [%rd808];
add.s64 %rd810, %rd33, %rd1495;
ld.shared.u64 %rd811, [%rd810];
st.shared.u64 [%rd808], %rd811;
st.shared.u64 [%rd810], %rd809;
add.s64 %rd813, %rd34, %rd800;
ld.shared.u8 %rs135, [%rd813];
add.s64 %rd814, %rd34, %rd804;
ld.shared.u8 %rs136, [%rd814];
st.shared.u8 [%rd813], %rs136;
st.shared.u8 [%rd814], %rs135;

BB2_169:
bar.sync 0;
ld.shared.f64 %fd67, [%rd284];
ld.shared.f64 %fd68, [%rd286];
setp.leu.f64	%p137, %fd68, %fd67;
@%p137 bra BB2_171;

cvt.u64.u32	%rd820, %r47;
add.s64 %rd822, %rd34, %rd820;
ld.shared.u8 %rs137, [%rd822];
mov.u32 %r1349, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB2_172;

BB2_171:
add.s32 %r1266, %r47, 16;
cvt.u64.u32	%rd823, %r1266;
add.s64 %rd825, %rd34, %rd823;
ld.shared.u8 %rs138, [%rd825];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1349, 1, 0, %p139;

BB2_172:
bfe.u32 %r763, %r16, 7, 1;
setp.ne.s32	%p140, %r1349, %r763;
@%p140 bra BB2_174;

add.s32 %r1272, %r47, 16;
mul.wide.u32 %rd1493, %r1272, 8;
mul.wide.u32 %rd1492, %r47, 8;
cvt.u64.u32	%rd826, %r47;
st.shared.f64 [%rd286], %fd67;
cvt.u64.u32	%rd830, %r1272;
st.shared.f64 [%rd284], %fd68;
add.s64 %rd834, %rd33, %rd1492;
ld.shared.u64 %rd835, [%rd834];
add.s64 %rd836, %rd33, %rd1493;
ld.shared.u64 %rd837, [%rd836];
st.shared.u64 [%rd834], %rd837;
st.shared.u64 [%rd836], %rd835;
add.s64 %rd839, %rd34, %rd826;
ld.shared.u8 %rs139, [%rd839];
add.s64 %rd840, %rd34, %rd830;
ld.shared.u8 %rs140, [%rd840];
st.shared.u8 [%rd839], %rs140;
st.shared.u8 [%rd840], %rs139;

BB2_174:
bar.sync 0;
ld.shared.f64 %fd69, [%rd185];
ld.shared.f64 %fd70, [%rd187];
setp.leu.f64	%p141, %fd70, %fd69;
@%p141 bra BB2_176;

cvt.u64.u32	%rd846, %r37;
add.s64 %rd848, %rd34, %rd846;
ld.shared.u8 %rs141, [%rd848];
mov.u32 %r1350, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB2_177;

BB2_176:
add.s32 %r1267, %r37, 8;
cvt.u64.u32	%rd849, %r1267;
add.s64 %rd851, %rd34, %rd849;
ld.shared.u8 %rs142, [%rd851];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1350, 1, 0, %p143;

BB2_177:
bfe.u32 %r785, %r16, 7, 1;
setp.ne.s32	%p144, %r1350, %r785;
@%p144 bra BB2_179;

add.s32 %r1271, %r37, 8;
mul.wide.u32 %rd1491, %r1271, 8;
mul.wide.u32 %rd1490, %r37, 8;
cvt.u64.u32	%rd852, %r37;
st.shared.f64 [%rd187], %fd69;
cvt.u64.u32	%rd856, %r1271;
st.shared.f64 [%rd185], %fd70;
add.s64 %rd860, %rd33, %rd1490;
ld.shared.u64 %rd861, [%rd860];
add.s64 %rd862, %rd33, %rd1491;
ld.shared.u64 %rd863, [%rd862];
st.shared.u64 [%rd860], %rd863;
st.shared.u64 [%rd862], %rd861;
add.s64 %rd865, %rd34, %rd852;
ld.shared.u8 %rs143, [%rd865];
add.s64 %rd866, %rd34, %rd856;
ld.shared.u8 %rs144, [%rd866];
st.shared.u8 [%rd865], %rs144;
st.shared.u8 [%rd866], %rs143;

BB2_179:
bar.sync 0;
ld.shared.f64 %fd71, [%rd112];
ld.shared.f64 %fd72, [%rd114];
setp.leu.f64	%p145, %fd72, %fd71;
@%p145 bra BB2_181;

cvt.u64.u32	%rd872, %r29;
add.s64 %rd874, %rd34, %rd872;
ld.shared.u8 %rs145, [%rd874];
mov.u32 %r1351, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB2_182;

BB2_181:
add.s32 %r1268, %r29, 4;
cvt.u64.u32	%rd875, %r1268;
add.s64 %rd877, %rd34, %rd875;
ld.shared.u8 %rs146, [%rd877];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1351, 1, 0, %p147;

BB2_182:
bfe.u32 %r807, %r16, 7, 1;
setp.ne.s32	%p148, %r1351, %r807;
@%p148 bra BB2_184;

add.s32 %r1284, %r29, 4;
mul.wide.u32 %rd1509, %r1284, 8;
mul.wide.u32 %rd1489, %r29, 8;
add.s32 %r1270, %r29, 4;
cvt.u64.u32	%rd878, %r29;
st.shared.f64 [%rd114], %fd71;
cvt.u64.u32	%rd882, %r1270;
st.shared.f64 [%rd112], %fd72;
add.s64 %rd886, %rd33, %rd1489;
ld.shared.u64 %rd887, [%rd886];
add.s64 %rd888, %rd33, %rd1509;
ld.shared.u64 %rd889, [%rd888];
st.shared.u64 [%rd886], %rd889;
st.shared.u64 [%rd888], %rd887;
add.s64 %rd891, %rd34, %rd878;
ld.shared.u8 %rs147, [%rd891];
add.s64 %rd892, %rd34, %rd882;
ld.shared.u8 %rs148, [%rd892];
st.shared.u8 [%rd891], %rs148;
st.shared.u8 [%rd892], %rs147;

BB2_184:
bar.sync 0;
ld.shared.f64 %fd73, [%rd65];
ld.shared.f64 %fd74, [%rd67];
setp.leu.f64	%p149, %fd74, %fd73;
@%p149 bra BB2_186;

cvt.u64.u32	%rd898, %r23;
add.s64 %rd900, %rd34, %rd898;
ld.shared.u8 %rs149, [%rd900];
mov.u32 %r1352, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB2_187;

BB2_186:
add.s32 %r1283, %r23, 2;
cvt.u64.u32	%rd901, %r1283;
add.s64 %rd903, %rd34, %rd901;
ld.shared.u8 %rs150, [%rd903];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1352, 1, 0, %p151;

BB2_187:
bfe.u32 %r829, %r16, 7, 1;
setp.ne.s32	%p152, %r1352, %r829;
@%p152 bra BB2_189;

add.s32 %r1269, %r23, 2;
mul.wide.u32 %rd1488, %r1269, 8;
mul.wide.u32 %rd1487, %r23, 8;
cvt.u64.u32	%rd904, %r23;
st.shared.f64 [%rd67], %fd73;
cvt.u64.u32	%rd908, %r1269;
st.shared.f64 [%rd65], %fd74;
add.s64 %rd912, %rd33, %rd1487;
ld.shared.u64 %rd913, [%rd912];
add.s64 %rd914, %rd33, %rd1488;
ld.shared.u64 %rd915, [%rd914];
st.shared.u64 [%rd912], %rd915;
st.shared.u64 [%rd914], %rd913;
add.s64 %rd917, %rd34, %rd904;
ld.shared.u8 %rs151, [%rd917];
add.s64 %rd918, %rd34, %rd908;
ld.shared.u8 %rs152, [%rd918];
st.shared.u8 [%rd917], %rs152;
st.shared.u8 [%rd918], %rs151;

BB2_189:
bar.sync 0;
ld.shared.f64 %fd75, [%rd45+8];
ld.shared.f64 %fd76, [%rd45];
setp.leu.f64	%p153, %fd76, %fd75;
@%p153 bra BB2_191;

cvt.u64.u32	%rd922, %r18;
add.s64 %rd924, %rd34, %rd922;
ld.shared.u8 %rs153, [%rd924];
mov.u32 %r1353, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB2_192;

BB2_191:
cvt.u64.u32	%rd925, %r18;
add.s64 %rd927, %rd34, %rd925;
ld.shared.u8 %rs154, [%rd927+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1353, 1, 0, %p155;

BB2_192:
bfe.u32 %r843, %r16, 7, 1;
setp.ne.s32	%p156, %r1353, %r843;
@%p156 bra BB2_194;

mul.wide.u32 %rd1486, %r18, 8;
cvt.u64.u32	%rd928, %r18;
st.shared.f64 [%rd45], %fd75;
st.shared.f64 [%rd45+8], %fd76;
add.s64 %rd933, %rd33, %rd1486;
ld.shared.u64 %rd934, [%rd933];
ld.shared.u64 %rd935, [%rd933+8];
st.shared.u64 [%rd933], %rd935;
st.shared.u64 [%rd933+8], %rd934;
add.s64 %rd937, %rd34, %rd928;
ld.shared.u8 %rs155, [%rd937];
ld.shared.u8 %rs156, [%rd937+1];
st.shared.u8 [%rd937], %rs156;
st.shared.u8 [%rd937+1], %rs155;

BB2_194:
bar.sync 0;
mov.u64 %rd1485, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r846, %r16, 255;
sub.s32 %r107, %r18, %r846;
add.s32 %r848, %r107, 256;
mul.wide.u32 %rd938, %r848, 8;
add.s64 %rd940, %rd1485, %rd938;
mul.wide.u32 %rd941, %r107, 8;
add.s64 %rd942, %rd1485, %rd941;
ld.shared.f64 %fd77, [%rd940];
ld.shared.f64 %fd78, [%rd942];
setp.leu.f64	%p157, %fd78, %fd77;
@%p157 bra BB2_196;

cvt.u64.u32	%rd943, %r107;
add.s64 %rd945, %rd34, %rd943;
ld.shared.u8 %rs157, [%rd945];
mov.u32 %r1354, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB2_197;

BB2_196:
add.s32 %r1302, %r107, 256;
cvt.u64.u32	%rd946, %r1302;
add.s64 %rd948, %rd34, %rd946;
ld.shared.u8 %rs158, [%rd948];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1354, 1, 0, %p159;

BB2_197:
mov.u32 %r1312, %tid.x;
bfe.u32 %r860, %r1312, 8, 1;
setp.ne.s32	%p160, %r1354, %r860;
@%p160 bra BB2_199;

mul.wide.u32 %rd1546, %r107, 8;
mov.u64 %rd1545, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1544, %rd1545, %rd1546;
add.s32 %r1303, %r107, 256;
mul.wide.u32 %rd1531, %r1303, 8;
mul.wide.u32 %rd1476, %r107, 8;
add.s64 %rd951, %rd33, %rd1476;
add.s64 %rd953, %rd33, %rd1531;
cvt.u64.u32	%rd954, %r107;
st.shared.f64 [%rd1544], %fd77;
cvt.u64.u32	%rd958, %r1303;
st.shared.f64 [%rd940], %fd78;
ld.shared.u64 %rd961, [%rd951];
ld.shared.u64 %rd962, [%rd953];
st.shared.u64 [%rd951], %rd962;
st.shared.u64 [%rd953], %rd961;
add.s64 %rd964, %rd34, %rd954;
ld.shared.u8 %rs159, [%rd964];
add.s64 %rd965, %rd34, %rd958;
ld.shared.u8 %rs160, [%rd965];
st.shared.u8 [%rd964], %rs160;
st.shared.u8 [%rd965], %rs159;

BB2_199:
bar.sync 0;
ld.shared.f64 %fd79, [%rd737];
ld.shared.f64 %fd80, [%rd739];
setp.leu.f64	%p161, %fd80, %fd79;
@%p161 bra BB2_201;

cvt.u64.u32	%rd971, %r89;
add.s64 %rd973, %rd34, %rd971;
ld.shared.u8 %rs161, [%rd973];
mov.u32 %r1355, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB2_202;

BB2_201:
add.s32 %r1257, %r89, 128;
cvt.u64.u32	%rd974, %r1257;
add.s64 %rd976, %rd34, %rd974;
ld.shared.u8 %rs162, [%rd976];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1355, 1, 0, %p163;

BB2_202:
mov.u32 %r1313, %tid.x;
bfe.u32 %r883, %r1313, 8, 1;
setp.ne.s32	%p164, %r1355, %r883;
@%p164 bra BB2_204;

add.s32 %r1259, %r89, 128;
mul.wide.u32 %rd1480, %r1259, 8;
mul.wide.u32 %rd1475, %r89, 8;
cvt.u64.u32	%rd977, %r89;
st.shared.f64 [%rd739], %fd79;
cvt.u64.u32	%rd981, %r1259;
st.shared.f64 [%rd737], %fd80;
add.s64 %rd985, %rd33, %rd1475;
ld.shared.u64 %rd986, [%rd985];
add.s64 %rd987, %rd33, %rd1480;
ld.shared.u64 %rd988, [%rd987];
st.shared.u64 [%rd985], %rd988;
st.shared.u64 [%rd987], %rd986;
add.s64 %rd990, %rd34, %rd977;
ld.shared.u8 %rs163, [%rd990];
add.s64 %rd991, %rd34, %rd981;
ld.shared.u8 %rs164, [%rd991];
st.shared.u8 [%rd990], %rs164;
st.shared.u8 [%rd991], %rs163;

BB2_204:
bar.sync 0;
ld.shared.f64 %fd81, [%rd560];
ld.shared.f64 %fd82, [%rd562];
setp.leu.f64	%p165, %fd82, %fd81;
@%p165 bra BB2_206;

cvt.u64.u32	%rd997, %r73;
add.s64 %rd999, %rd34, %rd997;
ld.shared.u8 %rs165, [%rd999];
mov.u32 %r1356, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB2_207;

BB2_206:
add.s32 %r1245, %r73, 64;
cvt.u64.u32	%rd1000, %r1245;
add.s64 %rd1002, %rd34, %rd1000;
ld.shared.u8 %rs166, [%rd1002];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1356, 1, 0, %p167;

BB2_207:
mov.u32 %r1309, %tid.x;
bfe.u32 %r905, %r1309, 8, 1;
setp.ne.s32	%p168, %r1356, %r905;
@%p168 bra BB2_209;

add.s32 %r1256, %r73, 64;
mul.wide.u32 %rd1474, %r1256, 8;
mul.wide.u32 %rd1473, %r73, 8;
cvt.u64.u32	%rd1003, %r73;
st.shared.f64 [%rd562], %fd81;
cvt.u64.u32	%rd1007, %r1256;
st.shared.f64 [%rd560], %fd82;
add.s64 %rd1011, %rd33, %rd1473;
ld.shared.u64 %rd1012, [%rd1011];
add.s64 %rd1013, %rd33, %rd1474;
ld.shared.u64 %rd1014, [%rd1013];
st.shared.u64 [%rd1011], %rd1014;
st.shared.u64 [%rd1013], %rd1012;
add.s64 %rd1016, %rd34, %rd1003;
ld.shared.u8 %rs167, [%rd1016];
add.s64 %rd1017, %rd34, %rd1007;
ld.shared.u8 %rs168, [%rd1017];
st.shared.u8 [%rd1016], %rs168;
st.shared.u8 [%rd1017], %rs167;

BB2_209:
bar.sync 0;
ld.shared.f64 %fd83, [%rd409];
ld.shared.f64 %fd84, [%rd411];
setp.leu.f64	%p169, %fd84, %fd83;
@%p169 bra BB2_211;

cvt.u64.u32	%rd1023, %r59;
add.s64 %rd1025, %rd34, %rd1023;
ld.shared.u8 %rs169, [%rd1025];
mov.u32 %r1357, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB2_212;

BB2_211:
add.s32 %r1246, %r59, 32;
cvt.u64.u32	%rd1026, %r1246;
add.s64 %rd1028, %rd34, %rd1026;
ld.shared.u8 %rs170, [%rd1028];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1357, 1, 0, %p171;

BB2_212:
mov.u32 %r1310, %tid.x;
bfe.u32 %r927, %r1310, 8, 1;
setp.ne.s32	%p172, %r1357, %r927;
@%p172 bra BB2_214;

add.s32 %r1255, %r59, 32;
mul.wide.u32 %rd1472, %r1255, 8;
mul.wide.u32 %rd1471, %r59, 8;
cvt.u64.u32	%rd1029, %r59;
st.shared.f64 [%rd411], %fd83;
cvt.u64.u32	%rd1033, %r1255;
st.shared.f64 [%rd409], %fd84;
add.s64 %rd1037, %rd33, %rd1471;
ld.shared.u64 %rd1038, [%rd1037];
add.s64 %rd1039, %rd33, %rd1472;
ld.shared.u64 %rd1040, [%rd1039];
st.shared.u64 [%rd1037], %rd1040;
st.shared.u64 [%rd1039], %rd1038;
add.s64 %rd1042, %rd34, %rd1029;
ld.shared.u8 %rs171, [%rd1042];
add.s64 %rd1043, %rd34, %rd1033;
ld.shared.u8 %rs172, [%rd1043];
st.shared.u8 [%rd1042], %rs172;
st.shared.u8 [%rd1043], %rs171;

BB2_214:
bar.sync 0;
ld.shared.f64 %fd85, [%rd284];
ld.shared.f64 %fd86, [%rd286];
setp.leu.f64	%p173, %fd86, %fd85;
@%p173 bra BB2_216;

cvt.u64.u32	%rd1049, %r47;
add.s64 %rd1051, %rd34, %rd1049;
ld.shared.u8 %rs173, [%rd1051];
mov.u32 %r1358, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB2_217;

BB2_216:
add.s32 %r1247, %r47, 16;
cvt.u64.u32	%rd1052, %r1247;
add.s64 %rd1054, %rd34, %rd1052;
ld.shared.u8 %rs174, [%rd1054];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1358, 1, 0, %p175;

BB2_217:
mov.u32 %r1311, %tid.x;
bfe.u32 %r949, %r1311, 8, 1;
setp.ne.s32	%p176, %r1358, %r949;
@%p176 bra BB2_219;

add.s32 %r1254, %r47, 16;
mul.wide.u32 %rd1470, %r1254, 8;
mul.wide.u32 %rd1469, %r47, 8;
cvt.u64.u32	%rd1055, %r47;
st.shared.f64 [%rd286], %fd85;
cvt.u64.u32	%rd1059, %r1254;
st.shared.f64 [%rd284], %fd86;
add.s64 %rd1063, %rd33, %rd1469;
ld.shared.u64 %rd1064, [%rd1063];
add.s64 %rd1065, %rd33, %rd1470;
ld.shared.u64 %rd1066, [%rd1065];
st.shared.u64 [%rd1063], %rd1066;
st.shared.u64 [%rd1065], %rd1064;
add.s64 %rd1068, %rd34, %rd1055;
ld.shared.u8 %rs175, [%rd1068];
add.s64 %rd1069, %rd34, %rd1059;
ld.shared.u8 %rs176, [%rd1069];
st.shared.u8 [%rd1068], %rs176;
st.shared.u8 [%rd1069], %rs175;

BB2_219:
bar.sync 0;
ld.shared.f64 %fd87, [%rd185];
ld.shared.f64 %fd88, [%rd187];
setp.leu.f64	%p177, %fd88, %fd87;
@%p177 bra BB2_221;

cvt.u64.u32	%rd1075, %r37;
add.s64 %rd1077, %rd34, %rd1075;
ld.shared.u8 %rs177, [%rd1077];
mov.u32 %r1359, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB2_222;

BB2_221:
add.s32 %r1248, %r37, 8;
cvt.u64.u32	%rd1078, %r1248;
add.s64 %rd1080, %rd34, %rd1078;
ld.shared.u8 %rs178, [%rd1080];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1359, 1, 0, %p179;

BB2_222:
mov.u32 %r1306, %tid.x;
bfe.u32 %r971, %r1306, 8, 1;
setp.ne.s32	%p180, %r1359, %r971;
@%p180 bra BB2_224;

add.s32 %r1253, %r37, 8;
mul.wide.u32 %rd1468, %r1253, 8;
mul.wide.u32 %rd1467, %r37, 8;
cvt.u64.u32	%rd1081, %r37;
st.shared.f64 [%rd187], %fd87;
cvt.u64.u32	%rd1085, %r1253;
st.shared.f64 [%rd185], %fd88;
add.s64 %rd1089, %rd33, %rd1467;
ld.shared.u64 %rd1090, [%rd1089];
add.s64 %rd1091, %rd33, %rd1468;
ld.shared.u64 %rd1092, [%rd1091];
st.shared.u64 [%rd1089], %rd1092;
st.shared.u64 [%rd1091], %rd1090;
add.s64 %rd1094, %rd34, %rd1081;
ld.shared.u8 %rs179, [%rd1094];
add.s64 %rd1095, %rd34, %rd1085;
ld.shared.u8 %rs180, [%rd1095];
st.shared.u8 [%rd1094], %rs180;
st.shared.u8 [%rd1095], %rs179;

BB2_224:
bar.sync 0;
ld.shared.f64 %fd89, [%rd112];
ld.shared.f64 %fd90, [%rd114];
setp.leu.f64	%p181, %fd90, %fd89;
@%p181 bra BB2_226;

cvt.u64.u32	%rd1101, %r29;
add.s64 %rd1103, %rd34, %rd1101;
ld.shared.u8 %rs181, [%rd1103];
mov.u32 %r1360, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB2_227;

BB2_226:
add.s32 %r1249, %r29, 4;
cvt.u64.u32	%rd1104, %r1249;
add.s64 %rd1106, %rd34, %rd1104;
ld.shared.u8 %rs182, [%rd1106];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1360, 1, 0, %p183;

BB2_227:
mov.u32 %r1307, %tid.x;
bfe.u32 %r993, %r1307, 8, 1;
setp.ne.s32	%p184, %r1360, %r993;
@%p184 bra BB2_229;

add.s32 %r1258, %r29, 4;
mul.wide.u32 %rd1479, %r1258, 8;
mul.wide.u32 %rd1466, %r29, 8;
add.s32 %r1252, %r29, 4;
cvt.u64.u32	%rd1107, %r29;
st.shared.f64 [%rd114], %fd89;
cvt.u64.u32	%rd1111, %r1252;
st.shared.f64 [%rd112], %fd90;
add.s64 %rd1115, %rd33, %rd1466;
ld.shared.u64 %rd1116, [%rd1115];
add.s64 %rd1117, %rd33, %rd1479;
ld.shared.u64 %rd1118, [%rd1117];
st.shared.u64 [%rd1115], %rd1118;
st.shared.u64 [%rd1117], %rd1116;
add.s64 %rd1120, %rd34, %rd1107;
ld.shared.u8 %rs183, [%rd1120];
add.s64 %rd1121, %rd34, %rd1111;
ld.shared.u8 %rs184, [%rd1121];
st.shared.u8 [%rd1120], %rs184;
st.shared.u8 [%rd1121], %rs183;

BB2_229:
bar.sync 0;
ld.shared.f64 %fd91, [%rd65];
ld.shared.f64 %fd92, [%rd67];
setp.leu.f64	%p185, %fd92, %fd91;
@%p185 bra BB2_231;

cvt.u64.u32	%rd1127, %r23;
add.s64 %rd1129, %rd34, %rd1127;
ld.shared.u8 %rs185, [%rd1129];
mov.u32 %r1361, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB2_232;

BB2_231:
add.s32 %r1250, %r23, 2;
cvt.u64.u32	%rd1130, %r1250;
add.s64 %rd1132, %rd34, %rd1130;
ld.shared.u8 %rs186, [%rd1132];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1361, 1, 0, %p187;

BB2_232:
mov.u32 %r1308, %tid.x;
bfe.u32 %r1015, %r1308, 8, 1;
setp.ne.s32	%p188, %r1361, %r1015;
@%p188 bra BB2_234;

add.s32 %r1251, %r23, 2;
mul.wide.u32 %rd1465, %r1251, 8;
mul.wide.u32 %rd1464, %r23, 8;
cvt.u64.u32	%rd1133, %r23;
st.shared.f64 [%rd67], %fd91;
cvt.u64.u32	%rd1137, %r1251;
st.shared.f64 [%rd65], %fd92;
add.s64 %rd1141, %rd33, %rd1464;
ld.shared.u64 %rd1142, [%rd1141];
add.s64 %rd1143, %rd33, %rd1465;
ld.shared.u64 %rd1144, [%rd1143];
st.shared.u64 [%rd1141], %rd1144;
st.shared.u64 [%rd1143], %rd1142;
add.s64 %rd1146, %rd34, %rd1133;
ld.shared.u8 %rs187, [%rd1146];
add.s64 %rd1147, %rd34, %rd1137;
ld.shared.u8 %rs188, [%rd1147];
st.shared.u8 [%rd1146], %rs188;
st.shared.u8 [%rd1147], %rs187;

BB2_234:
bar.sync 0;
ld.shared.f64 %fd93, [%rd45+8];
ld.shared.f64 %fd94, [%rd45];
setp.leu.f64	%p189, %fd94, %fd93;
@%p189 bra BB2_236;

cvt.u64.u32	%rd1151, %r18;
add.s64 %rd1153, %rd34, %rd1151;
ld.shared.u8 %rs189, [%rd1153];
mov.u32 %r1362, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB2_237;

BB2_236:
cvt.u64.u32	%rd1154, %r18;
add.s64 %rd1156, %rd34, %rd1154;
ld.shared.u8 %rs190, [%rd1156+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1362, 1, 0, %p191;

BB2_237:
mov.u32 %r1260, %tid.x;
bfe.u32 %r1029, %r1260, 8, 1;
setp.ne.s32	%p192, %r1362, %r1029;
@%p192 bra BB2_239;

mul.wide.u32 %rd1478, %r18, 8;
cvt.u64.u32	%rd1157, %r18;
st.shared.f64 [%rd45], %fd93;
st.shared.f64 [%rd45+8], %fd94;
add.s64 %rd1162, %rd33, %rd1478;
ld.shared.u64 %rd1163, [%rd1162];
ld.shared.u64 %rd1164, [%rd1162+8];
st.shared.u64 [%rd1162], %rd1164;
st.shared.u64 [%rd1162+8], %rd1163;
add.s64 %rd1166, %rd34, %rd1157;
ld.shared.u8 %rs191, [%rd1166];
ld.shared.u8 %rs192, [%rd1166+1];
st.shared.u8 [%rd1166], %rs192;
st.shared.u8 [%rd1166+1], %rs191;

BB2_239:
bar.sync 0;
mov.u32 %r1261, %tid.x;
mov.u64 %rd1463, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1032, %r1261, 511;
sub.s32 %r1033, %r18, %r1032;
add.s32 %r1034, %r1033, 512;
mul.wide.u32 %rd1167, %r1034, 8;
add.s64 %rd1169, %rd1463, %rd1167;
mul.wide.u32 %rd1170, %r1033, 8;
add.s64 %rd1171, %rd1463, %rd1170;
ld.shared.f64 %fd95, [%rd1169];
ld.shared.f64 %fd96, [%rd1171];
setp.leu.f64	%p193, %fd96, %fd95;
@%p193 bra BB2_241;

cvt.u64.u32	%rd1172, %r1033;
add.s64 %rd1174, %rd34, %rd1172;
ld.shared.u8 %rs193, [%rd1174];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB2_243;

BB2_241:
add.s32 %r1263, %r1033, 512;
cvt.u64.u32	%rd1175, %r1263;
add.s64 %rd1177, %rd34, %rd1175;
ld.shared.u8 %rs1, [%rd1177];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB2_243;

mul.wide.u32 %rd1537, %r1034, 8;
mov.u64 %rd1536, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1535, %rd1536, %rd1537;
mul.wide.u32 %rd1484, %r1033, 8;
mov.u64 %rd1483, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1482, %rd1483, %rd1484;
add.s32 %r1264, %r1033, 512;
mul.wide.u32 %rd1447, %r1264, 8;
mul.wide.u32 %rd1446, %r1033, 8;
cvt.u64.u32	%rd1178, %r1033;
st.shared.f64 [%rd1482], %fd95;
st.shared.f64 [%rd1535], %fd96;
add.s64 %rd1186, %rd33, %rd1446;
ld.shared.u64 %rd1187, [%rd1186];
add.s64 %rd1188, %rd33, %rd1447;
ld.shared.u64 %rd1189, [%rd1188];
st.shared.u64 [%rd1186], %rd1189;
st.shared.u64 [%rd1188], %rd1187;
add.s64 %rd1191, %rd34, %rd1178;
ld.shared.u8 %rs194, [%rd1191];
st.shared.u8 [%rd1191], %rs1;
st.shared.u8 [%rd1177], %rs194;

BB2_243:
bar.sync 0;
mul.wide.u32 %rd1543, %r107, 8;
mov.u64 %rd1542, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1541, %rd1542, %rd1543;
ld.shared.f64 %fd97, [%rd940];
ld.shared.f64 %fd98, [%rd1541];
setp.leu.f64	%p196, %fd98, %fd97;
@%p196 bra BB2_245;

cvt.u64.u32	%rd1198, %r107;
add.s64 %rd1200, %rd34, %rd1198;
ld.shared.u8 %rs195, [%rd1200];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB2_247;

BB2_245:
add.s32 %r1219, %r107, 256;
cvt.u64.u32	%rd1201, %r1219;
add.s64 %rd1203, %rd34, %rd1201;
ld.shared.u8 %rs2, [%rd1203];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB2_247;

mul.wide.u32 %rd1540, %r107, 8;
mov.u64 %rd1539, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1538, %rd1539, %rd1540;
mul.wide.u32 %rd1481, %r848, 8;
mul.wide.u32 %rd1448, %r107, 8;
cvt.u64.u32	%rd1204, %r107;
st.shared.f64 [%rd1538], %fd97;
st.shared.f64 [%rd940], %fd98;
add.s64 %rd1212, %rd33, %rd1448;
ld.shared.u64 %rd1213, [%rd1212];
add.s64 %rd1214, %rd33, %rd1481;
ld.shared.u64 %rd1215, [%rd1214];
st.shared.u64 [%rd1212], %rd1215;
st.shared.u64 [%rd1214], %rd1213;
add.s64 %rd1217, %rd34, %rd1204;
ld.shared.u8 %rs196, [%rd1217];
st.shared.u8 [%rd1217], %rs2;
st.shared.u8 [%rd1203], %rs196;

BB2_247:
bar.sync 0;
ld.shared.f64 %fd99, [%rd737];
ld.shared.f64 %fd100, [%rd739];
setp.leu.f64	%p199, %fd100, %fd99;
@%p199 bra BB2_249;

cvt.u64.u32	%rd1224, %r89;
add.s64 %rd1226, %rd34, %rd1224;
ld.shared.u8 %rs197, [%rd1226];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB2_251;

BB2_249:
add.s32 %r1220, %r89, 128;
cvt.u64.u32	%rd1227, %r1220;
add.s64 %rd1229, %rd34, %rd1227;
ld.shared.u8 %rs3, [%rd1229];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB2_251;

add.s32 %r1221, %r89, 128;
mul.wide.u32 %rd1450, %r1221, 8;
mul.wide.u32 %rd1449, %r89, 8;
cvt.u64.u32	%rd1230, %r89;
st.shared.f64 [%rd739], %fd99;
st.shared.f64 [%rd737], %fd100;
add.s64 %rd1238, %rd33, %rd1449;
ld.shared.u64 %rd1239, [%rd1238];
add.s64 %rd1240, %rd33, %rd1450;
ld.shared.u64 %rd1241, [%rd1240];
st.shared.u64 [%rd1238], %rd1241;
st.shared.u64 [%rd1240], %rd1239;
add.s64 %rd1243, %rd34, %rd1230;
ld.shared.u8 %rs198, [%rd1243];
st.shared.u8 [%rd1243], %rs3;
st.shared.u8 [%rd1229], %rs198;

BB2_251:
bar.sync 0;
ld.shared.f64 %fd101, [%rd560];
ld.shared.f64 %fd102, [%rd562];
setp.leu.f64	%p202, %fd102, %fd101;
@%p202 bra BB2_253;

cvt.u64.u32	%rd1250, %r73;
add.s64 %rd1252, %rd34, %rd1250;
ld.shared.u8 %rs199, [%rd1252];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB2_255;

BB2_253:
add.s32 %r1222, %r73, 64;
cvt.u64.u32	%rd1253, %r1222;
add.s64 %rd1255, %rd34, %rd1253;
ld.shared.u8 %rs4, [%rd1255];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB2_255;

add.s32 %r1223, %r73, 64;
mul.wide.u32 %rd1452, %r1223, 8;
mul.wide.u32 %rd1451, %r73, 8;
cvt.u64.u32	%rd1256, %r73;
st.shared.f64 [%rd562], %fd101;
st.shared.f64 [%rd560], %fd102;
add.s64 %rd1264, %rd33, %rd1451;
ld.shared.u64 %rd1265, [%rd1264];
add.s64 %rd1266, %rd33, %rd1452;
ld.shared.u64 %rd1267, [%rd1266];
st.shared.u64 [%rd1264], %rd1267;
st.shared.u64 [%rd1266], %rd1265;
add.s64 %rd1269, %rd34, %rd1256;
ld.shared.u8 %rs200, [%rd1269];
st.shared.u8 [%rd1269], %rs4;
st.shared.u8 [%rd1255], %rs200;

BB2_255:
bar.sync 0;
ld.shared.f64 %fd103, [%rd409];
ld.shared.f64 %fd104, [%rd411];
setp.leu.f64	%p205, %fd104, %fd103;
@%p205 bra BB2_257;

cvt.u64.u32	%rd1276, %r59;
add.s64 %rd1278, %rd34, %rd1276;
ld.shared.u8 %rs201, [%rd1278];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB2_259;

BB2_257:
add.s32 %r1224, %r59, 32;
cvt.u64.u32	%rd1279, %r1224;
add.s64 %rd1281, %rd34, %rd1279;
ld.shared.u8 %rs5, [%rd1281];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB2_259;

add.s32 %r1225, %r59, 32;
mul.wide.u32 %rd1454, %r1225, 8;
mul.wide.u32 %rd1453, %r59, 8;
cvt.u64.u32	%rd1282, %r59;
st.shared.f64 [%rd411], %fd103;
st.shared.f64 [%rd409], %fd104;
add.s64 %rd1290, %rd33, %rd1453;
ld.shared.u64 %rd1291, [%rd1290];
add.s64 %rd1292, %rd33, %rd1454;
ld.shared.u64 %rd1293, [%rd1292];
st.shared.u64 [%rd1290], %rd1293;
st.shared.u64 [%rd1292], %rd1291;
add.s64 %rd1295, %rd34, %rd1282;
ld.shared.u8 %rs202, [%rd1295];
st.shared.u8 [%rd1295], %rs5;
st.shared.u8 [%rd1281], %rs202;

BB2_259:
bar.sync 0;
ld.shared.f64 %fd105, [%rd284];
ld.shared.f64 %fd106, [%rd286];
setp.leu.f64	%p208, %fd106, %fd105;
@%p208 bra BB2_261;

cvt.u64.u32	%rd1302, %r47;
add.s64 %rd1304, %rd34, %rd1302;
ld.shared.u8 %rs203, [%rd1304];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB2_263;

BB2_261:
add.s32 %r1226, %r47, 16;
cvt.u64.u32	%rd1305, %r1226;
add.s64 %rd1307, %rd34, %rd1305;
ld.shared.u8 %rs6, [%rd1307];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB2_263;

add.s32 %r1227, %r47, 16;
mul.wide.u32 %rd1456, %r1227, 8;
mul.wide.u32 %rd1455, %r47, 8;
cvt.u64.u32	%rd1308, %r47;
st.shared.f64 [%rd286], %fd105;
st.shared.f64 [%rd284], %fd106;
add.s64 %rd1316, %rd33, %rd1455;
ld.shared.u64 %rd1317, [%rd1316];
add.s64 %rd1318, %rd33, %rd1456;
ld.shared.u64 %rd1319, [%rd1318];
st.shared.u64 [%rd1316], %rd1319;
st.shared.u64 [%rd1318], %rd1317;
add.s64 %rd1321, %rd34, %rd1308;
ld.shared.u8 %rs204, [%rd1321];
st.shared.u8 [%rd1321], %rs6;
st.shared.u8 [%rd1307], %rs204;

BB2_263:
bar.sync 0;
ld.shared.f64 %fd107, [%rd185];
ld.shared.f64 %fd108, [%rd187];
setp.leu.f64	%p211, %fd108, %fd107;
@%p211 bra BB2_265;

cvt.u64.u32	%rd1328, %r37;
add.s64 %rd1330, %rd34, %rd1328;
ld.shared.u8 %rs205, [%rd1330];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB2_267;

BB2_265:
add.s32 %r1228, %r37, 8;
cvt.u64.u32	%rd1331, %r1228;
add.s64 %rd1333, %rd34, %rd1331;
ld.shared.u8 %rs7, [%rd1333];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB2_267;

add.s32 %r1229, %r37, 8;
mul.wide.u32 %rd1458, %r1229, 8;
mul.wide.u32 %rd1457, %r37, 8;
cvt.u64.u32	%rd1334, %r37;
st.shared.f64 [%rd187], %fd107;
st.shared.f64 [%rd185], %fd108;
add.s64 %rd1342, %rd33, %rd1457;
ld.shared.u64 %rd1343, [%rd1342];
add.s64 %rd1344, %rd33, %rd1458;
ld.shared.u64 %rd1345, [%rd1344];
st.shared.u64 [%rd1342], %rd1345;
st.shared.u64 [%rd1344], %rd1343;
add.s64 %rd1347, %rd34, %rd1334;
ld.shared.u8 %rs206, [%rd1347];
st.shared.u8 [%rd1347], %rs7;
st.shared.u8 [%rd1333], %rs206;

BB2_267:
bar.sync 0;
ld.shared.f64 %fd109, [%rd112];
ld.shared.f64 %fd110, [%rd114];
setp.leu.f64	%p214, %fd110, %fd109;
@%p214 bra BB2_269;

cvt.u64.u32	%rd1354, %r29;
add.s64 %rd1356, %rd34, %rd1354;
ld.shared.u8 %rs207, [%rd1356];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB2_271;

BB2_269:
add.s32 %r1230, %r29, 4;
cvt.u64.u32	%rd1357, %r1230;
add.s64 %rd1359, %rd34, %rd1357;
ld.shared.u8 %rs8, [%rd1359];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB2_271;

add.s32 %r1231, %r29, 4;
mul.wide.u32 %rd1460, %r1231, 8;
mul.wide.u32 %rd1459, %r29, 8;
cvt.u64.u32	%rd1360, %r29;
st.shared.f64 [%rd114], %fd109;
st.shared.f64 [%rd112], %fd110;
add.s64 %rd1368, %rd33, %rd1459;
ld.shared.u64 %rd1369, [%rd1368];
add.s64 %rd1370, %rd33, %rd1460;
ld.shared.u64 %rd1371, [%rd1370];
st.shared.u64 [%rd1368], %rd1371;
st.shared.u64 [%rd1370], %rd1369;
add.s64 %rd1373, %rd34, %rd1360;
ld.shared.u8 %rs208, [%rd1373];
st.shared.u8 [%rd1373], %rs8;
st.shared.u8 [%rd1359], %rs208;

BB2_271:
bar.sync 0;
ld.shared.f64 %fd111, [%rd65];
ld.shared.f64 %fd112, [%rd67];
setp.leu.f64	%p217, %fd112, %fd111;
@%p217 bra BB2_273;

cvt.u64.u32	%rd1380, %r23;
add.s64 %rd1382, %rd34, %rd1380;
ld.shared.u8 %rs209, [%rd1382];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB2_275;

BB2_273:
add.s32 %r1232, %r23, 2;
cvt.u64.u32	%rd1383, %r1232;
add.s64 %rd1385, %rd34, %rd1383;
ld.shared.u8 %rs9, [%rd1385];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB2_275;

add.s32 %r1233, %r23, 2;
mul.wide.u32 %rd1462, %r1233, 8;
mul.wide.u32 %rd1461, %r23, 8;
cvt.u64.u32	%rd1386, %r23;
st.shared.f64 [%rd67], %fd111;
st.shared.f64 [%rd65], %fd112;
add.s64 %rd1394, %rd33, %rd1461;
ld.shared.u64 %rd1395, [%rd1394];
add.s64 %rd1396, %rd33, %rd1462;
ld.shared.u64 %rd1397, [%rd1396];
st.shared.u64 [%rd1394], %rd1397;
st.shared.u64 [%rd1396], %rd1395;
add.s64 %rd1399, %rd34, %rd1386;
ld.shared.u8 %rs210, [%rd1399];
st.shared.u8 [%rd1399], %rs9;
st.shared.u8 [%rd1385], %rs210;

BB2_275:
bar.sync 0;
ld.shared.f64 %fd113, [%rd45+8];
ld.shared.f64 %fd114, [%rd45];
setp.leu.f64	%p220, %fd114, %fd113;
@%p220 bra BB2_277;

cvt.u64.u32	%rd1404, %r18;
add.s64 %rd1406, %rd34, %rd1404;
ld.shared.u8 %rs211, [%rd1406];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB2_279;

BB2_277:
cvt.u64.u32	%rd1407, %r18;
add.s64 %rd1409, %rd34, %rd1407;
ld.shared.u8 %rs10, [%rd1409+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB2_279;

mul.wide.u32 %rd1477, %r18, 8;
st.shared.f64 [%rd45], %fd113;
st.shared.f64 [%rd45+8], %fd114;
add.s64 %rd1415, %rd33, %rd1477;
ld.shared.u64 %rd1416, [%rd1415];
ld.shared.u64 %rd1417, [%rd1415+8];
st.shared.u64 [%rd1415], %rd1417;
st.shared.u64 [%rd1415+8], %rd1416;
ld.shared.u8 %rs212, [%rd1409];
st.shared.u8 [%rd1409], %rs10;
st.shared.u8 [%rd1409+1], %rs212;

BB2_279:
ld.param.u32 %r1235, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1234, %tid.x;
setp.lt.u32	%p224, %r1234, %r1235;
bar.sync 0;
@!%p224 bra BB2_281;
bra.uni BB2_280;

BB2_280:
mov.u32 %r1262, %tid.x;
ld.param.u32 %r1244, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1243, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd117, [%rd11];
mad.lo.s32 %r1211, %r1262, %r1243, %r4;
cvta.to.global.u64 %rd1423, %rd8;
mul.wide.u32 %rd1424, %r1211, 8;
add.s64 %rd1425, %rd1423, %rd1424;
st.global.f64 [%rd1425], %fd117;
ld.shared.u64 %rd1428, [%rd12];
ld.local.u64 %rd1429, [%rd2];
cvta.to.global.u64 %rd1430, %rd1429;
mad.lo.s32 %r1212, %r1262, %r1244, %r15;
mul.wide.u32 %rd1431, %r1212, 8;
add.s64 %rd1432, %rd1430, %rd1431;
st.global.u64 [%rd1432], %rd1428;

BB2_281:
mov.u32 %r1238, %tid.x;
ld.param.u32 %r1237, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1236, %r1238, 512;
setp.ge.u32	%p225, %r1236, %r1237;
@%p225 bra BB2_283;

mov.u32 %r1242, %tid.x;
add.s32 %r1241, %r1242, 512;
ld.param.u32 %r1240, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1239, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd118, [%rd11+4096];
mad.lo.s32 %r1217, %r1241, %r1239, %r4;
cvta.to.global.u64 %rd1436, %rd8;
mul.wide.u32 %rd1437, %r1217, 8;
add.s64 %rd1438, %rd1436, %rd1437;
st.global.f64 [%rd1438], %fd118;
ld.shared.u64 %rd1441, [%rd12+4096];
ld.local.u64 %rd1442, [%rd2];
cvta.to.global.u64 %rd1443, %rd1442;
mad.lo.s32 %r1218, %r1241, %r1240, %r15;
mul.wide.u32 %rd1444, %r1218, 8;
add.s64 %rd1445, %rd1443, %rd1444;
st.global.u64 [%rd1445], %rd1441;

BB2_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot3[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1363>;
.reg .f64 %fd<121>;
.reg .b64 %rd<1551>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1550, __local_depot3;
cvta.local.u64 %SP, %rd1550;
ld.param.u32 %r128, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r1314, 0;
mov.pred %p4, 0;
@%p4 bra BB3_2;

BB3_1:
mul.wide.s32 %rd17, %r1314, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r1314, %r1314, 1;
setp.lt.u32	%p5, %r1314, 27;
@%p5 bra BB3_1;

BB3_2:
mov.u32 %r133, %nctaid.y;
mov.u32 %r134, %ctaid.z;
mov.u32 %r135, %ctaid.y;
mad.lo.s32 %r136, %r133, %r134, %r135;
mov.u32 %r137, %nctaid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r1316, %r136, %r137, %r138;
setp.ge.u32	%p6, %r1316, %r128;
@%p6 bra BB3_283;

ld.param.u32 %r140, [%rd1+108];
mul.lo.s32 %r4, %r1316, %r140;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1315, %r5, -1;
mov.u32 %r1317, 0;
setp.lt.s32	%p7, %r1315, 1;
@%p7 bra BB3_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd1547, %rd2, %rd21;
mov.u32 %r1317, 0;

BB3_5:
ld.local.u32 %r142, [%rd1547+4];
rem.u32 %r143, %r1316, %r142;
ld.local.u32 %r144, [%rd1547+104];
mad.lo.s32 %r1317, %r144, %r143, %r1317;
div.u32 %r1316, %r1316, %r142;
add.s64 %rd1547, %rd1547, -4;
add.s32 %r1315, %r1315, -1;
setp.gt.s32	%p8, %r1315, 0;
@%p8 bra BB3_5;

BB3_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r145, [%rd2+108];
mad.lo.s32 %r15, %r145, %r1316, %r1317;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r129;
mov.f64 %fd119, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r129;
@%p9 bra BB3_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r146, %r16, %r130, %r4;
mul.wide.u32 %rd23, %r146, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd119, [%rd24];

BB3_8:
mov.u64 %rd1548, 0;
@%p9 bra BB3_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r147, %r16, %r131, %r15;
mul.wide.u32 %rd28, %r147, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd1548, [%rd29];

BB3_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd119;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd1548;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs11;
setp.lt.u32	%p2, %r17, %r129;
mov.f64 %fd120, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r129;
@%p11 bra BB3_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r148, %r17, %r130, %r4;
mul.wide.u32 %rd36, %r148, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd120, [%rd37];

BB3_12:
mov.u64 %rd1549, 0;
@%p11 bra BB3_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r149, %r17, %r131, %r15;
mul.wide.u32 %rd41, %r149, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd1549, [%rd42];

BB3_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.f64 [%rd11+4096], %fd120;
st.shared.u64 [%rd12+4096], %rd1549;
st.shared.u8 [%rd13+512], %rs12;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.geu.f64	%p13, %fd6, %fd5;
@%p13 bra BB3_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs13, [%rd48];
mov.u32 %r1318, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB3_17;

BB3_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs14, [%rd51+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1318, 1, 0, %p15;

BB3_17:
and.b32 %r156, %r16, 1;
setp.ne.s32	%p16, %r1318, %r156;
@%p16 bra BB3_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs15, [%rd62];
ld.shared.u8 %rs16, [%rd62+1];
st.shared.u8 [%rd62], %rs16;
st.shared.u8 [%rd62+1], %rs15;

BB3_19:
bar.sync 0;
sub.s32 %r23, %r18, %r156;
add.s32 %r162, %r23, 2;
mul.wide.u32 %rd63, %r162, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.geu.f64	%p17, %fd8, %fd7;
@%p17 bra BB3_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs17, [%rd70];
mov.u32 %r1319, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB3_22;

BB3_21:
cvt.u64.u32	%rd71, %r162;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs18, [%rd73];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1319, 1, 0, %p19;

BB3_22:
bfe.u32 %r174, %r16, 1, 1;
setp.ne.s32	%p20, %r1319, %r174;
@%p20 bra BB3_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r162;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs19, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs20, [%rd90];
st.shared.u8 [%rd89], %rs20;
st.shared.u8 [%rd90], %rs19;

BB3_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.geu.f64	%p21, %fd10, %fd9;
@%p21 bra BB3_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs21, [%rd96];
mov.u32 %r1320, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB3_27;

BB3_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs22, [%rd99+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1320, 1, 0, %p23;

BB3_27:
bfe.u32 %r189, %r16, 1, 1;
setp.ne.s32	%p24, %r1320, %r189;
@%p24 bra BB3_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs23, [%rd109];
ld.shared.u8 %rs24, [%rd109+1];
st.shared.u8 [%rd109], %rs24;
st.shared.u8 [%rd109+1], %rs23;

BB3_29:
bar.sync 0;
and.b32 %r192, %r16, 3;
sub.s32 %r29, %r18, %r192;
add.s32 %r194, %r29, 4;
mul.wide.u32 %rd110, %r194, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.geu.f64	%p25, %fd12, %fd11;
@%p25 bra BB3_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs25, [%rd117];
mov.u32 %r1321, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB3_32;

BB3_31:
cvt.u64.u32	%rd118, %r194;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs26, [%rd120];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1321, 1, 0, %p27;

BB3_32:
bfe.u32 %r206, %r16, 2, 1;
setp.ne.s32	%p28, %r1321, %r206;
@%p28 bra BB3_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r194;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs27, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs28, [%rd137];
st.shared.u8 [%rd136], %rs28;
st.shared.u8 [%rd137], %rs27;

BB3_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB3_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs29, [%rd145];
mov.u32 %r1322, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB3_37;

BB3_36:
cvt.u64.u32	%rd146, %r162;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs30, [%rd148];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1322, 1, 0, %p31;

BB3_37:
bfe.u32 %r229, %r16, 2, 1;
setp.ne.s32	%p32, %r1322, %r229;
@%p32 bra BB3_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r162;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs31, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs32, [%rd163];
st.shared.u8 [%rd162], %rs32;
st.shared.u8 [%rd163], %rs31;

BB3_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.geu.f64	%p33, %fd16, %fd15;
@%p33 bra BB3_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs33, [%rd169];
mov.u32 %r1323, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB3_42;

BB3_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs34, [%rd172+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1323, 1, 0, %p35;

BB3_42:
bfe.u32 %r243, %r16, 2, 1;
setp.ne.s32	%p36, %r1323, %r243;
@%p36 bra BB3_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs35, [%rd182];
ld.shared.u8 %rs36, [%rd182+1];
st.shared.u8 [%rd182], %rs36;
st.shared.u8 [%rd182+1], %rs35;

BB3_44:
bar.sync 0;
and.b32 %r246, %r16, 7;
sub.s32 %r37, %r18, %r246;
add.s32 %r248, %r37, 8;
mul.wide.u32 %rd183, %r248, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.geu.f64	%p37, %fd18, %fd17;
@%p37 bra BB3_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs37, [%rd190];
mov.u32 %r1324, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB3_47;

BB3_46:
cvt.u64.u32	%rd191, %r248;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs38, [%rd193];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1324, 1, 0, %p39;

BB3_47:
bfe.u32 %r260, %r16, 3, 1;
setp.ne.s32	%p40, %r1324, %r260;
@%p40 bra BB3_49;

add.s64 %rd196, %rd33, %rd186;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r248;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs39, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs40, [%rd210];
st.shared.u8 [%rd209], %rs40;
st.shared.u8 [%rd210], %rs39;

BB3_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB3_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs41, [%rd218];
mov.u32 %r1325, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB3_52;

BB3_51:
cvt.u64.u32	%rd219, %r194;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs42, [%rd221];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1325, 1, 0, %p43;

BB3_52:
bfe.u32 %r283, %r16, 3, 1;
setp.ne.s32	%p44, %r1325, %r283;
@%p44 bra BB3_54;

cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r194;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd113;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs43, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs44, [%rd236];
st.shared.u8 [%rd235], %rs44;
st.shared.u8 [%rd236], %rs43;

BB3_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.geu.f64	%p45, %fd22, %fd21;
@%p45 bra BB3_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs45, [%rd244];
mov.u32 %r1326, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB3_57;

BB3_56:
cvt.u64.u32	%rd245, %r162;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs46, [%rd247];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1326, 1, 0, %p47;

BB3_57:
bfe.u32 %r305, %r16, 3, 1;
setp.ne.s32	%p48, %r1326, %r305;
@%p48 bra BB3_59;

mul.wide.u32 %rd1533, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r162;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd1533;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs47, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs48, [%rd262];
st.shared.u8 [%rd261], %rs48;
st.shared.u8 [%rd262], %rs47;

BB3_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.geu.f64	%p49, %fd24, %fd23;
@%p49 bra BB3_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs49, [%rd268];
mov.u32 %r1327, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB3_62;

BB3_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs50, [%rd271+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1327, 1, 0, %p51;

BB3_62:
bfe.u32 %r319, %r16, 3, 1;
setp.ne.s32	%p52, %r1327, %r319;
@%p52 bra BB3_64;

mul.wide.u32 %rd1532, %r18, 8;
cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd1532;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs51, [%rd281];
ld.shared.u8 %rs52, [%rd281+1];
st.shared.u8 [%rd281], %rs52;
st.shared.u8 [%rd281+1], %rs51;

BB3_64:
bar.sync 0;
and.b32 %r322, %r16, 15;
sub.s32 %r47, %r18, %r322;
add.s32 %r324, %r47, 16;
mul.wide.u32 %rd282, %r324, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r47, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.geu.f64	%p53, %fd26, %fd25;
@%p53 bra BB3_66;

cvt.u64.u32	%rd287, %r47;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs53, [%rd289];
mov.u32 %r1328, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB3_67;

BB3_66:
cvt.u64.u32	%rd290, %r324;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs54, [%rd292];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1328, 1, 0, %p55;

BB3_67:
bfe.u32 %r336, %r16, 4, 1;
setp.ne.s32	%p56, %r1328, %r336;
@%p56 bra BB3_69;

mul.wide.u32 %rd1528, %r47, 8;
add.s64 %rd295, %rd33, %rd1528;
add.s64 %rd297, %rd33, %rd282;
cvt.u64.u32	%rd298, %r47;
st.shared.f64 [%rd286], %fd25;
cvt.u64.u32	%rd302, %r324;
st.shared.f64 [%rd284], %fd26;
ld.shared.u64 %rd305, [%rd295];
ld.shared.u64 %rd306, [%rd297];
st.shared.u64 [%rd295], %rd306;
st.shared.u64 [%rd297], %rd305;
add.s64 %rd308, %rd34, %rd298;
ld.shared.u8 %rs55, [%rd308];
add.s64 %rd309, %rd34, %rd302;
ld.shared.u8 %rs56, [%rd309];
st.shared.u8 [%rd308], %rs56;
st.shared.u8 [%rd309], %rs55;

BB3_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.geu.f64	%p57, %fd28, %fd27;
@%p57 bra BB3_71;

cvt.u64.u32	%rd315, %r37;
add.s64 %rd317, %rd34, %rd315;
ld.shared.u8 %rs57, [%rd317];
mov.u32 %r1329, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB3_72;

BB3_71:
cvt.u64.u32	%rd318, %r248;
add.s64 %rd320, %rd34, %rd318;
ld.shared.u8 %rs58, [%rd320];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1329, 1, 0, %p59;

BB3_72:
bfe.u32 %r359, %r16, 4, 1;
setp.ne.s32	%p60, %r1329, %r359;
@%p60 bra BB3_74;

mul.wide.u32 %rd1527, %r248, 8;
mul.wide.u32 %rd1526, %r37, 8;
cvt.u64.u32	%rd321, %r37;
st.shared.f64 [%rd187], %fd27;
cvt.u64.u32	%rd325, %r248;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd329, %rd33, %rd1526;
ld.shared.u64 %rd330, [%rd329];
add.s64 %rd331, %rd33, %rd1527;
ld.shared.u64 %rd332, [%rd331];
st.shared.u64 [%rd329], %rd332;
st.shared.u64 [%rd331], %rd330;
add.s64 %rd334, %rd34, %rd321;
ld.shared.u8 %rs59, [%rd334];
add.s64 %rd335, %rd34, %rd325;
ld.shared.u8 %rs60, [%rd335];
st.shared.u8 [%rd334], %rs60;
st.shared.u8 [%rd335], %rs59;

BB3_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.geu.f64	%p61, %fd30, %fd29;
@%p61 bra BB3_76;

cvt.u64.u32	%rd341, %r29;
add.s64 %rd343, %rd34, %rd341;
ld.shared.u8 %rs61, [%rd343];
mov.u32 %r1330, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB3_77;

BB3_76:
cvt.u64.u32	%rd344, %r194;
add.s64 %rd346, %rd34, %rd344;
ld.shared.u8 %rs62, [%rd346];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1330, 1, 0, %p63;

BB3_77:
bfe.u32 %r381, %r16, 4, 1;
setp.ne.s32	%p64, %r1330, %r381;
@%p64 bra BB3_79;

mul.wide.u32 %rd1525, %r29, 8;
cvt.u64.u32	%rd347, %r29;
st.shared.f64 [%rd114], %fd29;
cvt.u64.u32	%rd351, %r194;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd355, %rd33, %rd1525;
ld.shared.u64 %rd356, [%rd355];
add.s64 %rd357, %rd33, %rd110;
ld.shared.u64 %rd358, [%rd357];
st.shared.u64 [%rd355], %rd358;
st.shared.u64 [%rd357], %rd356;
add.s64 %rd360, %rd34, %rd347;
ld.shared.u8 %rs63, [%rd360];
add.s64 %rd361, %rd34, %rd351;
ld.shared.u8 %rs64, [%rd361];
st.shared.u8 [%rd360], %rs64;
st.shared.u8 [%rd361], %rs63;

BB3_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.geu.f64	%p65, %fd32, %fd31;
@%p65 bra BB3_81;

cvt.u64.u32	%rd367, %r23;
add.s64 %rd369, %rd34, %rd367;
ld.shared.u8 %rs65, [%rd369];
mov.u32 %r1331, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB3_82;

BB3_81:
cvt.u64.u32	%rd370, %r162;
add.s64 %rd372, %rd34, %rd370;
ld.shared.u8 %rs66, [%rd372];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1331, 1, 0, %p67;

BB3_82:
bfe.u32 %r403, %r16, 4, 1;
setp.ne.s32	%p68, %r1331, %r403;
@%p68 bra BB3_84;

mul.wide.u32 %rd1524, %r162, 8;
mul.wide.u32 %rd1523, %r23, 8;
cvt.u64.u32	%rd373, %r23;
st.shared.f64 [%rd67], %fd31;
cvt.u64.u32	%rd377, %r162;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd381, %rd33, %rd1523;
ld.shared.u64 %rd382, [%rd381];
add.s64 %rd383, %rd33, %rd1524;
ld.shared.u64 %rd384, [%rd383];
st.shared.u64 [%rd381], %rd384;
st.shared.u64 [%rd383], %rd382;
add.s64 %rd386, %rd34, %rd373;
ld.shared.u8 %rs67, [%rd386];
add.s64 %rd387, %rd34, %rd377;
ld.shared.u8 %rs68, [%rd387];
st.shared.u8 [%rd386], %rs68;
st.shared.u8 [%rd387], %rs67;

BB3_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.geu.f64	%p69, %fd34, %fd33;
@%p69 bra BB3_86;

cvt.u64.u32	%rd391, %r18;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u8 %rs69, [%rd393];
mov.u32 %r1332, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB3_87;

BB3_86:
cvt.u64.u32	%rd394, %r18;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u8 %rs70, [%rd396+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1332, 1, 0, %p71;

BB3_87:
bfe.u32 %r417, %r16, 4, 1;
setp.ne.s32	%p72, %r1332, %r417;
@%p72 bra BB3_89;

mul.wide.u32 %rd1522, %r18, 8;
cvt.u64.u32	%rd397, %r18;
st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd402, %rd33, %rd1522;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd34, %rd397;
ld.shared.u8 %rs71, [%rd406];
ld.shared.u8 %rs72, [%rd406+1];
st.shared.u8 [%rd406], %rs72;
st.shared.u8 [%rd406+1], %rs71;

BB3_89:
bar.sync 0;
and.b32 %r420, %r16, 31;
sub.s32 %r59, %r18, %r420;
add.s32 %r422, %r59, 32;
mul.wide.u32 %rd407, %r422, 8;
add.s64 %rd409, %rd32, %rd407;
mul.wide.u32 %rd410, %r59, 8;
add.s64 %rd411, %rd32, %rd410;
ld.shared.f64 %fd35, [%rd409];
ld.shared.f64 %fd36, [%rd411];
setp.geu.f64	%p73, %fd36, %fd35;
@%p73 bra BB3_91;

cvt.u64.u32	%rd412, %r59;
add.s64 %rd414, %rd34, %rd412;
ld.shared.u8 %rs73, [%rd414];
mov.u32 %r1333, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB3_92;

BB3_91:
add.s32 %r1288, %r59, 32;
cvt.u64.u32	%rd415, %r1288;
add.s64 %rd417, %rd34, %rd415;
ld.shared.u8 %rs74, [%rd417];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1333, 1, 0, %p75;

BB3_92:
bfe.u32 %r434, %r16, 5, 1;
setp.ne.s32	%p76, %r1333, %r434;
@%p76 bra BB3_94;

mul.wide.u32 %rd1521, %r59, 8;
add.s32 %r1295, %r59, 32;
add.s64 %rd420, %rd33, %rd1521;
add.s64 %rd422, %rd33, %rd407;
cvt.u64.u32	%rd423, %r59;
st.shared.f64 [%rd411], %fd35;
cvt.u64.u32	%rd427, %r1295;
st.shared.f64 [%rd409], %fd36;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd34, %rd423;
ld.shared.u8 %rs75, [%rd433];
add.s64 %rd434, %rd34, %rd427;
ld.shared.u8 %rs76, [%rd434];
st.shared.u8 [%rd433], %rs76;
st.shared.u8 [%rd434], %rs75;

BB3_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd284];
ld.shared.f64 %fd38, [%rd286];
setp.geu.f64	%p77, %fd38, %fd37;
@%p77 bra BB3_96;

cvt.u64.u32	%rd440, %r47;
add.s64 %rd442, %rd34, %rd440;
ld.shared.u8 %rs77, [%rd442];
mov.u32 %r1334, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB3_97;

BB3_96:
add.s32 %r1289, %r47, 16;
cvt.u64.u32	%rd443, %r1289;
add.s64 %rd445, %rd34, %rd443;
ld.shared.u8 %rs78, [%rd445];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1334, 1, 0, %p79;

BB3_97:
bfe.u32 %r457, %r16, 5, 1;
setp.ne.s32	%p80, %r1334, %r457;
@%p80 bra BB3_99;

add.s32 %r1294, %r47, 16;
mul.wide.u32 %rd1520, %r1294, 8;
mul.wide.u32 %rd1519, %r47, 8;
cvt.u64.u32	%rd446, %r47;
st.shared.f64 [%rd286], %fd37;
cvt.u64.u32	%rd450, %r1294;
st.shared.f64 [%rd284], %fd38;
add.s64 %rd454, %rd33, %rd1519;
ld.shared.u64 %rd455, [%rd454];
add.s64 %rd456, %rd33, %rd1520;
ld.shared.u64 %rd457, [%rd456];
st.shared.u64 [%rd454], %rd457;
st.shared.u64 [%rd456], %rd455;
add.s64 %rd459, %rd34, %rd446;
ld.shared.u8 %rs79, [%rd459];
add.s64 %rd460, %rd34, %rd450;
ld.shared.u8 %rs80, [%rd460];
st.shared.u8 [%rd459], %rs80;
st.shared.u8 [%rd460], %rs79;

BB3_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd185];
ld.shared.f64 %fd40, [%rd187];
setp.geu.f64	%p81, %fd40, %fd39;
@%p81 bra BB3_101;

cvt.u64.u32	%rd466, %r37;
add.s64 %rd468, %rd34, %rd466;
ld.shared.u8 %rs81, [%rd468];
mov.u32 %r1335, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB3_102;

BB3_101:
add.s32 %r1298, %r37, 8;
cvt.u64.u32	%rd469, %r1298;
add.s64 %rd471, %rd34, %rd469;
ld.shared.u8 %rs82, [%rd471];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1335, 1, 0, %p83;

BB3_102:
bfe.u32 %r479, %r16, 5, 1;
setp.ne.s32	%p84, %r1335, %r479;
@%p84 bra BB3_104;

add.s32 %r1293, %r37, 8;
mul.wide.u32 %rd1518, %r1293, 8;
mul.wide.u32 %rd1517, %r37, 8;
cvt.u64.u32	%rd472, %r37;
st.shared.f64 [%rd187], %fd39;
cvt.u64.u32	%rd476, %r1293;
st.shared.f64 [%rd185], %fd40;
add.s64 %rd480, %rd33, %rd1517;
ld.shared.u64 %rd481, [%rd480];
add.s64 %rd482, %rd33, %rd1518;
ld.shared.u64 %rd483, [%rd482];
st.shared.u64 [%rd480], %rd483;
st.shared.u64 [%rd482], %rd481;
add.s64 %rd485, %rd34, %rd472;
ld.shared.u8 %rs83, [%rd485];
add.s64 %rd486, %rd34, %rd476;
ld.shared.u8 %rs84, [%rd486];
st.shared.u8 [%rd485], %rs84;
st.shared.u8 [%rd486], %rs83;

BB3_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd112];
ld.shared.f64 %fd42, [%rd114];
setp.geu.f64	%p85, %fd42, %fd41;
@%p85 bra BB3_106;

cvt.u64.u32	%rd492, %r29;
add.s64 %rd494, %rd34, %rd492;
ld.shared.u8 %rs85, [%rd494];
mov.u32 %r1336, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB3_107;

BB3_106:
add.s32 %r1290, %r29, 4;
cvt.u64.u32	%rd495, %r1290;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u8 %rs86, [%rd497];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1336, 1, 0, %p87;

BB3_107:
bfe.u32 %r501, %r16, 5, 1;
setp.ne.s32	%p88, %r1336, %r501;
@%p88 bra BB3_109;

mul.wide.u32 %rd1516, %r29, 8;
add.s32 %r1292, %r29, 4;
cvt.u64.u32	%rd498, %r29;
st.shared.f64 [%rd114], %fd41;
cvt.u64.u32	%rd502, %r1292;
st.shared.f64 [%rd112], %fd42;
add.s64 %rd506, %rd33, %rd1516;
ld.shared.u64 %rd507, [%rd506];
add.s64 %rd508, %rd33, %rd110;
ld.shared.u64 %rd509, [%rd508];
st.shared.u64 [%rd506], %rd509;
st.shared.u64 [%rd508], %rd507;
add.s64 %rd511, %rd34, %rd498;
ld.shared.u8 %rs87, [%rd511];
add.s64 %rd512, %rd34, %rd502;
ld.shared.u8 %rs88, [%rd512];
st.shared.u8 [%rd511], %rs88;
st.shared.u8 [%rd512], %rs87;

BB3_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd65];
ld.shared.f64 %fd44, [%rd67];
setp.geu.f64	%p89, %fd44, %fd43;
@%p89 bra BB3_111;

cvt.u64.u32	%rd518, %r23;
add.s64 %rd520, %rd34, %rd518;
ld.shared.u8 %rs89, [%rd520];
mov.u32 %r1337, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB3_112;

BB3_111:
add.s32 %r1296, %r23, 2;
cvt.u64.u32	%rd521, %r1296;
add.s64 %rd523, %rd34, %rd521;
ld.shared.u8 %rs90, [%rd523];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1337, 1, 0, %p91;

BB3_112:
bfe.u32 %r523, %r16, 5, 1;
setp.ne.s32	%p92, %r1337, %r523;
@%p92 bra BB3_114;

add.s32 %r1291, %r23, 2;
mul.wide.u32 %rd1515, %r1291, 8;
mul.wide.u32 %rd1514, %r23, 8;
cvt.u64.u32	%rd524, %r23;
st.shared.f64 [%rd67], %fd43;
cvt.u64.u32	%rd528, %r1291;
st.shared.f64 [%rd65], %fd44;
add.s64 %rd532, %rd33, %rd1514;
ld.shared.u64 %rd533, [%rd532];
add.s64 %rd534, %rd33, %rd1515;
ld.shared.u64 %rd535, [%rd534];
st.shared.u64 [%rd532], %rd535;
st.shared.u64 [%rd534], %rd533;
add.s64 %rd537, %rd34, %rd524;
ld.shared.u8 %rs91, [%rd537];
add.s64 %rd538, %rd34, %rd528;
ld.shared.u8 %rs92, [%rd538];
st.shared.u8 [%rd537], %rs92;
st.shared.u8 [%rd538], %rs91;

BB3_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd45+8];
ld.shared.f64 %fd46, [%rd45];
setp.geu.f64	%p93, %fd46, %fd45;
@%p93 bra BB3_116;

cvt.u64.u32	%rd542, %r18;
add.s64 %rd544, %rd34, %rd542;
ld.shared.u8 %rs93, [%rd544];
mov.u32 %r1338, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB3_117;

BB3_116:
cvt.u64.u32	%rd545, %r18;
add.s64 %rd547, %rd34, %rd545;
ld.shared.u8 %rs94, [%rd547+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1338, 1, 0, %p95;

BB3_117:
bfe.u32 %r537, %r16, 5, 1;
setp.ne.s32	%p96, %r1338, %r537;
@%p96 bra BB3_119;

mul.wide.u32 %rd1513, %r18, 8;
cvt.u64.u32	%rd548, %r18;
st.shared.f64 [%rd45], %fd45;
st.shared.f64 [%rd45+8], %fd46;
add.s64 %rd553, %rd33, %rd1513;
ld.shared.u64 %rd554, [%rd553];
ld.shared.u64 %rd555, [%rd553+8];
st.shared.u64 [%rd553], %rd555;
st.shared.u64 [%rd553+8], %rd554;
add.s64 %rd557, %rd34, %rd548;
ld.shared.u8 %rs95, [%rd557];
ld.shared.u8 %rs96, [%rd557+1];
st.shared.u8 [%rd557], %rs96;
st.shared.u8 [%rd557+1], %rs95;

BB3_119:
bar.sync 0;
mov.u64 %rd1512, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r540, %r16, 63;
sub.s32 %r73, %r18, %r540;
add.s32 %r542, %r73, 64;
mul.wide.u32 %rd558, %r542, 8;
add.s64 %rd560, %rd1512, %rd558;
mul.wide.u32 %rd561, %r73, 8;
add.s64 %rd562, %rd1512, %rd561;
ld.shared.f64 %fd47, [%rd560];
ld.shared.f64 %fd48, [%rd562];
setp.geu.f64	%p97, %fd48, %fd47;
@%p97 bra BB3_121;

cvt.u64.u32	%rd563, %r73;
add.s64 %rd565, %rd34, %rd563;
ld.shared.u8 %rs97, [%rd565];
mov.u32 %r1339, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB3_122;

BB3_121:
add.s32 %r1304, %r73, 64;
cvt.u64.u32	%rd566, %r1304;
add.s64 %rd568, %rd34, %rd566;
ld.shared.u8 %rs98, [%rd568];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1339, 1, 0, %p99;

BB3_122:
bfe.u32 %r554, %r16, 6, 1;
setp.ne.s32	%p100, %r1339, %r554;
@%p100 bra BB3_124;

add.s32 %r1305, %r73, 64;
mul.wide.u32 %rd1534, %r1305, 8;
mul.wide.u32 %rd1508, %r73, 8;
add.s64 %rd571, %rd33, %rd1508;
add.s64 %rd573, %rd33, %rd1534;
cvt.u64.u32	%rd574, %r73;
st.shared.f64 [%rd562], %fd47;
cvt.u64.u32	%rd578, %r1305;
st.shared.f64 [%rd560], %fd48;
ld.shared.u64 %rd581, [%rd571];
ld.shared.u64 %rd582, [%rd573];
st.shared.u64 [%rd571], %rd582;
st.shared.u64 [%rd573], %rd581;
add.s64 %rd584, %rd34, %rd574;
ld.shared.u8 %rs99, [%rd584];
add.s64 %rd585, %rd34, %rd578;
ld.shared.u8 %rs100, [%rd585];
st.shared.u8 [%rd584], %rs100;
st.shared.u8 [%rd585], %rs99;

BB3_124:
bar.sync 0;
ld.shared.f64 %fd49, [%rd409];
ld.shared.f64 %fd50, [%rd411];
setp.geu.f64	%p101, %fd50, %fd49;
@%p101 bra BB3_126;

cvt.u64.u32	%rd591, %r59;
add.s64 %rd593, %rd34, %rd591;
ld.shared.u8 %rs101, [%rd593];
mov.u32 %r1340, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB3_127;

BB3_126:
add.s32 %r1274, %r59, 32;
cvt.u64.u32	%rd594, %r1274;
add.s64 %rd596, %rd34, %rd594;
ld.shared.u8 %rs102, [%rd596];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1340, 1, 0, %p103;

BB3_127:
bfe.u32 %r577, %r16, 6, 1;
setp.ne.s32	%p104, %r1340, %r577;
@%p104 bra BB3_129;

add.s32 %r1300, %r59, 32;
mul.wide.u32 %rd1529, %r1300, 8;
mul.wide.u32 %rd1507, %r59, 8;
add.s32 %r1281, %r59, 32;
cvt.u64.u32	%rd597, %r59;
st.shared.f64 [%rd411], %fd49;
cvt.u64.u32	%rd601, %r1281;
st.shared.f64 [%rd409], %fd50;
add.s64 %rd605, %rd33, %rd1507;
ld.shared.u64 %rd606, [%rd605];
add.s64 %rd607, %rd33, %rd1529;
ld.shared.u64 %rd608, [%rd607];
st.shared.u64 [%rd605], %rd608;
st.shared.u64 [%rd607], %rd606;
add.s64 %rd610, %rd34, %rd597;
ld.shared.u8 %rs103, [%rd610];
add.s64 %rd611, %rd34, %rd601;
ld.shared.u8 %rs104, [%rd611];
st.shared.u8 [%rd610], %rs104;
st.shared.u8 [%rd611], %rs103;

BB3_129:
bar.sync 0;
ld.shared.f64 %fd51, [%rd284];
ld.shared.f64 %fd52, [%rd286];
setp.geu.f64	%p105, %fd52, %fd51;
@%p105 bra BB3_131;

cvt.u64.u32	%rd617, %r47;
add.s64 %rd619, %rd34, %rd617;
ld.shared.u8 %rs105, [%rd619];
mov.u32 %r1341, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB3_132;

BB3_131:
add.s32 %r1275, %r47, 16;
cvt.u64.u32	%rd620, %r1275;
add.s64 %rd622, %rd34, %rd620;
ld.shared.u8 %rs106, [%rd622];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1341, 1, 0, %p107;

BB3_132:
bfe.u32 %r599, %r16, 6, 1;
setp.ne.s32	%p108, %r1341, %r599;
@%p108 bra BB3_134;

add.s32 %r1280, %r47, 16;
mul.wide.u32 %rd1506, %r1280, 8;
mul.wide.u32 %rd1505, %r47, 8;
cvt.u64.u32	%rd623, %r47;
st.shared.f64 [%rd286], %fd51;
cvt.u64.u32	%rd627, %r1280;
st.shared.f64 [%rd284], %fd52;
add.s64 %rd631, %rd33, %rd1505;
ld.shared.u64 %rd632, [%rd631];
add.s64 %rd633, %rd33, %rd1506;
ld.shared.u64 %rd634, [%rd633];
st.shared.u64 [%rd631], %rd634;
st.shared.u64 [%rd633], %rd632;
add.s64 %rd636, %rd34, %rd623;
ld.shared.u8 %rs107, [%rd636];
add.s64 %rd637, %rd34, %rd627;
ld.shared.u8 %rs108, [%rd637];
st.shared.u8 [%rd636], %rs108;
st.shared.u8 [%rd637], %rs107;

BB3_134:
bar.sync 0;
ld.shared.f64 %fd53, [%rd185];
ld.shared.f64 %fd54, [%rd187];
setp.geu.f64	%p109, %fd54, %fd53;
@%p109 bra BB3_136;

cvt.u64.u32	%rd643, %r37;
add.s64 %rd645, %rd34, %rd643;
ld.shared.u8 %rs109, [%rd645];
mov.u32 %r1342, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB3_137;

BB3_136:
add.s32 %r1299, %r37, 8;
cvt.u64.u32	%rd646, %r1299;
add.s64 %rd648, %rd34, %rd646;
ld.shared.u8 %rs110, [%rd648];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1342, 1, 0, %p111;

BB3_137:
bfe.u32 %r621, %r16, 6, 1;
setp.ne.s32	%p112, %r1342, %r621;
@%p112 bra BB3_139;

add.s32 %r1279, %r37, 8;
mul.wide.u32 %rd1504, %r1279, 8;
mul.wide.u32 %rd1503, %r37, 8;
cvt.u64.u32	%rd649, %r37;
st.shared.f64 [%rd187], %fd53;
cvt.u64.u32	%rd653, %r1279;
st.shared.f64 [%rd185], %fd54;
add.s64 %rd657, %rd33, %rd1503;
ld.shared.u64 %rd658, [%rd657];
add.s64 %rd659, %rd33, %rd1504;
ld.shared.u64 %rd660, [%rd659];
st.shared.u64 [%rd657], %rd660;
st.shared.u64 [%rd659], %rd658;
add.s64 %rd662, %rd34, %rd649;
ld.shared.u8 %rs111, [%rd662];
add.s64 %rd663, %rd34, %rd653;
ld.shared.u8 %rs112, [%rd663];
st.shared.u8 [%rd662], %rs112;
st.shared.u8 [%rd663], %rs111;

BB3_139:
bar.sync 0;
ld.shared.f64 %fd55, [%rd112];
ld.shared.f64 %fd56, [%rd114];
setp.geu.f64	%p113, %fd56, %fd55;
@%p113 bra BB3_141;

cvt.u64.u32	%rd669, %r29;
add.s64 %rd671, %rd34, %rd669;
ld.shared.u8 %rs113, [%rd671];
mov.u32 %r1343, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB3_142;

BB3_141:
add.s32 %r1276, %r29, 4;
cvt.u64.u32	%rd672, %r1276;
add.s64 %rd674, %rd34, %rd672;
ld.shared.u8 %rs114, [%rd674];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1343, 1, 0, %p115;

BB3_142:
bfe.u32 %r643, %r16, 6, 1;
setp.ne.s32	%p116, %r1343, %r643;
@%p116 bra BB3_144;

add.s32 %r1301, %r29, 4;
mul.wide.u32 %rd1530, %r1301, 8;
mul.wide.u32 %rd1502, %r29, 8;
add.s32 %r1278, %r29, 4;
cvt.u64.u32	%rd675, %r29;
st.shared.f64 [%rd114], %fd55;
cvt.u64.u32	%rd679, %r1278;
st.shared.f64 [%rd112], %fd56;
add.s64 %rd683, %rd33, %rd1502;
ld.shared.u64 %rd684, [%rd683];
add.s64 %rd685, %rd33, %rd1530;
ld.shared.u64 %rd686, [%rd685];
st.shared.u64 [%rd683], %rd686;
st.shared.u64 [%rd685], %rd684;
add.s64 %rd688, %rd34, %rd675;
ld.shared.u8 %rs115, [%rd688];
add.s64 %rd689, %rd34, %rd679;
ld.shared.u8 %rs116, [%rd689];
st.shared.u8 [%rd688], %rs116;
st.shared.u8 [%rd689], %rs115;

BB3_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd65];
ld.shared.f64 %fd58, [%rd67];
setp.geu.f64	%p117, %fd58, %fd57;
@%p117 bra BB3_146;

cvt.u64.u32	%rd695, %r23;
add.s64 %rd697, %rd34, %rd695;
ld.shared.u8 %rs117, [%rd697];
mov.u32 %r1344, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB3_147;

BB3_146:
add.s32 %r1297, %r23, 2;
cvt.u64.u32	%rd698, %r1297;
add.s64 %rd700, %rd34, %rd698;
ld.shared.u8 %rs118, [%rd700];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1344, 1, 0, %p119;

BB3_147:
bfe.u32 %r665, %r16, 6, 1;
setp.ne.s32	%p120, %r1344, %r665;
@%p120 bra BB3_149;

add.s32 %r1277, %r23, 2;
mul.wide.u32 %rd1501, %r1277, 8;
mul.wide.u32 %rd1500, %r23, 8;
cvt.u64.u32	%rd701, %r23;
st.shared.f64 [%rd67], %fd57;
cvt.u64.u32	%rd705, %r1277;
st.shared.f64 [%rd65], %fd58;
add.s64 %rd709, %rd33, %rd1500;
ld.shared.u64 %rd710, [%rd709];
add.s64 %rd711, %rd33, %rd1501;
ld.shared.u64 %rd712, [%rd711];
st.shared.u64 [%rd709], %rd712;
st.shared.u64 [%rd711], %rd710;
add.s64 %rd714, %rd34, %rd701;
ld.shared.u8 %rs119, [%rd714];
add.s64 %rd715, %rd34, %rd705;
ld.shared.u8 %rs120, [%rd715];
st.shared.u8 [%rd714], %rs120;
st.shared.u8 [%rd715], %rs119;

BB3_149:
bar.sync 0;
ld.shared.f64 %fd59, [%rd45+8];
ld.shared.f64 %fd60, [%rd45];
setp.geu.f64	%p121, %fd60, %fd59;
@%p121 bra BB3_151;

cvt.u64.u32	%rd719, %r18;
add.s64 %rd721, %rd34, %rd719;
ld.shared.u8 %rs121, [%rd721];
mov.u32 %r1345, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB3_152;

BB3_151:
cvt.u64.u32	%rd722, %r18;
add.s64 %rd724, %rd34, %rd722;
ld.shared.u8 %rs122, [%rd724+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1345, 1, 0, %p123;

BB3_152:
bfe.u32 %r679, %r16, 6, 1;
setp.ne.s32	%p124, %r1345, %r679;
@%p124 bra BB3_154;

mul.wide.u32 %rd1499, %r18, 8;
cvt.u64.u32	%rd725, %r18;
st.shared.f64 [%rd45], %fd59;
st.shared.f64 [%rd45+8], %fd60;
add.s64 %rd730, %rd33, %rd1499;
ld.shared.u64 %rd731, [%rd730];
ld.shared.u64 %rd732, [%rd730+8];
st.shared.u64 [%rd730], %rd732;
st.shared.u64 [%rd730+8], %rd731;
add.s64 %rd734, %rd34, %rd725;
ld.shared.u8 %rs123, [%rd734];
ld.shared.u8 %rs124, [%rd734+1];
st.shared.u8 [%rd734], %rs124;
st.shared.u8 [%rd734+1], %rs123;

BB3_154:
bar.sync 0;
mov.u64 %rd1498, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r682, %r16, 127;
sub.s32 %r89, %r18, %r682;
add.s32 %r684, %r89, 128;
mul.wide.u32 %rd735, %r684, 8;
add.s64 %rd737, %rd1498, %rd735;
mul.wide.u32 %rd738, %r89, 8;
add.s64 %rd739, %rd1498, %rd738;
ld.shared.f64 %fd61, [%rd737];
ld.shared.f64 %fd62, [%rd739];
setp.geu.f64	%p125, %fd62, %fd61;
@%p125 bra BB3_156;

cvt.u64.u32	%rd740, %r89;
add.s64 %rd742, %rd34, %rd740;
ld.shared.u8 %rs125, [%rd742];
mov.u32 %r1346, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB3_157;

BB3_156:
add.s32 %r1287, %r89, 128;
cvt.u64.u32	%rd743, %r1287;
add.s64 %rd745, %rd34, %rd743;
ld.shared.u8 %rs126, [%rd745];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1346, 1, 0, %p127;

BB3_157:
bfe.u32 %r696, %r16, 7, 1;
setp.ne.s32	%p128, %r1346, %r696;
@%p128 bra BB3_159;

add.s32 %r1286, %r89, 128;
mul.wide.u32 %rd1511, %r1286, 8;
mul.wide.u32 %rd1497, %r89, 8;
add.s64 %rd748, %rd33, %rd1497;
add.s64 %rd750, %rd33, %rd1511;
cvt.u64.u32	%rd751, %r89;
st.shared.f64 [%rd739], %fd61;
cvt.u64.u32	%rd755, %r1286;
st.shared.f64 [%rd737], %fd62;
ld.shared.u64 %rd758, [%rd748];
ld.shared.u64 %rd759, [%rd750];
st.shared.u64 [%rd748], %rd759;
st.shared.u64 [%rd750], %rd758;
add.s64 %rd761, %rd34, %rd751;
ld.shared.u8 %rs127, [%rd761];
add.s64 %rd762, %rd34, %rd755;
ld.shared.u8 %rs128, [%rd762];
st.shared.u8 [%rd761], %rs128;
st.shared.u8 [%rd762], %rs127;

BB3_159:
bar.sync 0;
ld.shared.f64 %fd63, [%rd560];
ld.shared.f64 %fd64, [%rd562];
setp.geu.f64	%p129, %fd64, %fd63;
@%p129 bra BB3_161;

cvt.u64.u32	%rd768, %r73;
add.s64 %rd770, %rd34, %rd768;
ld.shared.u8 %rs129, [%rd770];
mov.u32 %r1347, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB3_162;

BB3_161:
add.s32 %r1282, %r73, 64;
cvt.u64.u32	%rd771, %r1282;
add.s64 %rd773, %rd34, %rd771;
ld.shared.u8 %rs130, [%rd773];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1347, 1, 0, %p131;

BB3_162:
bfe.u32 %r719, %r16, 7, 1;
setp.ne.s32	%p132, %r1347, %r719;
@%p132 bra BB3_164;

add.s32 %r1285, %r73, 64;
mul.wide.u32 %rd1510, %r1285, 8;
mul.wide.u32 %rd1496, %r73, 8;
cvt.u64.u32	%rd774, %r73;
st.shared.f64 [%rd562], %fd63;
cvt.u64.u32	%rd778, %r1285;
st.shared.f64 [%rd560], %fd64;
add.s64 %rd782, %rd33, %rd1496;
ld.shared.u64 %rd783, [%rd782];
add.s64 %rd784, %rd33, %rd1510;
ld.shared.u64 %rd785, [%rd784];
st.shared.u64 [%rd782], %rd785;
st.shared.u64 [%rd784], %rd783;
add.s64 %rd787, %rd34, %rd774;
ld.shared.u8 %rs131, [%rd787];
add.s64 %rd788, %rd34, %rd778;
ld.shared.u8 %rs132, [%rd788];
st.shared.u8 [%rd787], %rs132;
st.shared.u8 [%rd788], %rs131;

BB3_164:
bar.sync 0;
ld.shared.f64 %fd65, [%rd409];
ld.shared.f64 %fd66, [%rd411];
setp.geu.f64	%p133, %fd66, %fd65;
@%p133 bra BB3_166;

cvt.u64.u32	%rd794, %r59;
add.s64 %rd796, %rd34, %rd794;
ld.shared.u8 %rs133, [%rd796];
mov.u32 %r1348, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB3_167;

BB3_166:
add.s32 %r1265, %r59, 32;
cvt.u64.u32	%rd797, %r1265;
add.s64 %rd799, %rd34, %rd797;
ld.shared.u8 %rs134, [%rd799];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1348, 1, 0, %p135;

BB3_167:
bfe.u32 %r741, %r16, 7, 1;
setp.ne.s32	%p136, %r1348, %r741;
@%p136 bra BB3_169;

add.s32 %r1273, %r59, 32;
mul.wide.u32 %rd1495, %r1273, 8;
mul.wide.u32 %rd1494, %r59, 8;
cvt.u64.u32	%rd800, %r59;
st.shared.f64 [%rd411], %fd65;
cvt.u64.u32	%rd804, %r1273;
st.shared.f64 [%rd409], %fd66;
add.s64 %rd808, %rd33, %rd1494;
ld.shared.u64 %rd809, [%rd808];
add.s64 %rd810, %rd33, %rd1495;
ld.shared.u64 %rd811, [%rd810];
st.shared.u64 [%rd808], %rd811;
st.shared.u64 [%rd810], %rd809;
add.s64 %rd813, %rd34, %rd800;
ld.shared.u8 %rs135, [%rd813];
add.s64 %rd814, %rd34, %rd804;
ld.shared.u8 %rs136, [%rd814];
st.shared.u8 [%rd813], %rs136;
st.shared.u8 [%rd814], %rs135;

BB3_169:
bar.sync 0;
ld.shared.f64 %fd67, [%rd284];
ld.shared.f64 %fd68, [%rd286];
setp.geu.f64	%p137, %fd68, %fd67;
@%p137 bra BB3_171;

cvt.u64.u32	%rd820, %r47;
add.s64 %rd822, %rd34, %rd820;
ld.shared.u8 %rs137, [%rd822];
mov.u32 %r1349, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB3_172;

BB3_171:
add.s32 %r1266, %r47, 16;
cvt.u64.u32	%rd823, %r1266;
add.s64 %rd825, %rd34, %rd823;
ld.shared.u8 %rs138, [%rd825];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1349, 1, 0, %p139;

BB3_172:
bfe.u32 %r763, %r16, 7, 1;
setp.ne.s32	%p140, %r1349, %r763;
@%p140 bra BB3_174;

add.s32 %r1272, %r47, 16;
mul.wide.u32 %rd1493, %r1272, 8;
mul.wide.u32 %rd1492, %r47, 8;
cvt.u64.u32	%rd826, %r47;
st.shared.f64 [%rd286], %fd67;
cvt.u64.u32	%rd830, %r1272;
st.shared.f64 [%rd284], %fd68;
add.s64 %rd834, %rd33, %rd1492;
ld.shared.u64 %rd835, [%rd834];
add.s64 %rd836, %rd33, %rd1493;
ld.shared.u64 %rd837, [%rd836];
st.shared.u64 [%rd834], %rd837;
st.shared.u64 [%rd836], %rd835;
add.s64 %rd839, %rd34, %rd826;
ld.shared.u8 %rs139, [%rd839];
add.s64 %rd840, %rd34, %rd830;
ld.shared.u8 %rs140, [%rd840];
st.shared.u8 [%rd839], %rs140;
st.shared.u8 [%rd840], %rs139;

BB3_174:
bar.sync 0;
ld.shared.f64 %fd69, [%rd185];
ld.shared.f64 %fd70, [%rd187];
setp.geu.f64	%p141, %fd70, %fd69;
@%p141 bra BB3_176;

cvt.u64.u32	%rd846, %r37;
add.s64 %rd848, %rd34, %rd846;
ld.shared.u8 %rs141, [%rd848];
mov.u32 %r1350, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB3_177;

BB3_176:
add.s32 %r1267, %r37, 8;
cvt.u64.u32	%rd849, %r1267;
add.s64 %rd851, %rd34, %rd849;
ld.shared.u8 %rs142, [%rd851];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1350, 1, 0, %p143;

BB3_177:
bfe.u32 %r785, %r16, 7, 1;
setp.ne.s32	%p144, %r1350, %r785;
@%p144 bra BB3_179;

add.s32 %r1271, %r37, 8;
mul.wide.u32 %rd1491, %r1271, 8;
mul.wide.u32 %rd1490, %r37, 8;
cvt.u64.u32	%rd852, %r37;
st.shared.f64 [%rd187], %fd69;
cvt.u64.u32	%rd856, %r1271;
st.shared.f64 [%rd185], %fd70;
add.s64 %rd860, %rd33, %rd1490;
ld.shared.u64 %rd861, [%rd860];
add.s64 %rd862, %rd33, %rd1491;
ld.shared.u64 %rd863, [%rd862];
st.shared.u64 [%rd860], %rd863;
st.shared.u64 [%rd862], %rd861;
add.s64 %rd865, %rd34, %rd852;
ld.shared.u8 %rs143, [%rd865];
add.s64 %rd866, %rd34, %rd856;
ld.shared.u8 %rs144, [%rd866];
st.shared.u8 [%rd865], %rs144;
st.shared.u8 [%rd866], %rs143;

BB3_179:
bar.sync 0;
ld.shared.f64 %fd71, [%rd112];
ld.shared.f64 %fd72, [%rd114];
setp.geu.f64	%p145, %fd72, %fd71;
@%p145 bra BB3_181;

cvt.u64.u32	%rd872, %r29;
add.s64 %rd874, %rd34, %rd872;
ld.shared.u8 %rs145, [%rd874];
mov.u32 %r1351, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB3_182;

BB3_181:
add.s32 %r1268, %r29, 4;
cvt.u64.u32	%rd875, %r1268;
add.s64 %rd877, %rd34, %rd875;
ld.shared.u8 %rs146, [%rd877];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1351, 1, 0, %p147;

BB3_182:
bfe.u32 %r807, %r16, 7, 1;
setp.ne.s32	%p148, %r1351, %r807;
@%p148 bra BB3_184;

add.s32 %r1284, %r29, 4;
mul.wide.u32 %rd1509, %r1284, 8;
mul.wide.u32 %rd1489, %r29, 8;
add.s32 %r1270, %r29, 4;
cvt.u64.u32	%rd878, %r29;
st.shared.f64 [%rd114], %fd71;
cvt.u64.u32	%rd882, %r1270;
st.shared.f64 [%rd112], %fd72;
add.s64 %rd886, %rd33, %rd1489;
ld.shared.u64 %rd887, [%rd886];
add.s64 %rd888, %rd33, %rd1509;
ld.shared.u64 %rd889, [%rd888];
st.shared.u64 [%rd886], %rd889;
st.shared.u64 [%rd888], %rd887;
add.s64 %rd891, %rd34, %rd878;
ld.shared.u8 %rs147, [%rd891];
add.s64 %rd892, %rd34, %rd882;
ld.shared.u8 %rs148, [%rd892];
st.shared.u8 [%rd891], %rs148;
st.shared.u8 [%rd892], %rs147;

BB3_184:
bar.sync 0;
ld.shared.f64 %fd73, [%rd65];
ld.shared.f64 %fd74, [%rd67];
setp.geu.f64	%p149, %fd74, %fd73;
@%p149 bra BB3_186;

cvt.u64.u32	%rd898, %r23;
add.s64 %rd900, %rd34, %rd898;
ld.shared.u8 %rs149, [%rd900];
mov.u32 %r1352, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB3_187;

BB3_186:
add.s32 %r1283, %r23, 2;
cvt.u64.u32	%rd901, %r1283;
add.s64 %rd903, %rd34, %rd901;
ld.shared.u8 %rs150, [%rd903];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1352, 1, 0, %p151;

BB3_187:
bfe.u32 %r829, %r16, 7, 1;
setp.ne.s32	%p152, %r1352, %r829;
@%p152 bra BB3_189;

add.s32 %r1269, %r23, 2;
mul.wide.u32 %rd1488, %r1269, 8;
mul.wide.u32 %rd1487, %r23, 8;
cvt.u64.u32	%rd904, %r23;
st.shared.f64 [%rd67], %fd73;
cvt.u64.u32	%rd908, %r1269;
st.shared.f64 [%rd65], %fd74;
add.s64 %rd912, %rd33, %rd1487;
ld.shared.u64 %rd913, [%rd912];
add.s64 %rd914, %rd33, %rd1488;
ld.shared.u64 %rd915, [%rd914];
st.shared.u64 [%rd912], %rd915;
st.shared.u64 [%rd914], %rd913;
add.s64 %rd917, %rd34, %rd904;
ld.shared.u8 %rs151, [%rd917];
add.s64 %rd918, %rd34, %rd908;
ld.shared.u8 %rs152, [%rd918];
st.shared.u8 [%rd917], %rs152;
st.shared.u8 [%rd918], %rs151;

BB3_189:
bar.sync 0;
ld.shared.f64 %fd75, [%rd45+8];
ld.shared.f64 %fd76, [%rd45];
setp.geu.f64	%p153, %fd76, %fd75;
@%p153 bra BB3_191;

cvt.u64.u32	%rd922, %r18;
add.s64 %rd924, %rd34, %rd922;
ld.shared.u8 %rs153, [%rd924];
mov.u32 %r1353, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB3_192;

BB3_191:
cvt.u64.u32	%rd925, %r18;
add.s64 %rd927, %rd34, %rd925;
ld.shared.u8 %rs154, [%rd927+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1353, 1, 0, %p155;

BB3_192:
bfe.u32 %r843, %r16, 7, 1;
setp.ne.s32	%p156, %r1353, %r843;
@%p156 bra BB3_194;

mul.wide.u32 %rd1486, %r18, 8;
cvt.u64.u32	%rd928, %r18;
st.shared.f64 [%rd45], %fd75;
st.shared.f64 [%rd45+8], %fd76;
add.s64 %rd933, %rd33, %rd1486;
ld.shared.u64 %rd934, [%rd933];
ld.shared.u64 %rd935, [%rd933+8];
st.shared.u64 [%rd933], %rd935;
st.shared.u64 [%rd933+8], %rd934;
add.s64 %rd937, %rd34, %rd928;
ld.shared.u8 %rs155, [%rd937];
ld.shared.u8 %rs156, [%rd937+1];
st.shared.u8 [%rd937], %rs156;
st.shared.u8 [%rd937+1], %rs155;

BB3_194:
bar.sync 0;
mov.u64 %rd1485, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r846, %r16, 255;
sub.s32 %r107, %r18, %r846;
add.s32 %r848, %r107, 256;
mul.wide.u32 %rd938, %r848, 8;
add.s64 %rd940, %rd1485, %rd938;
mul.wide.u32 %rd941, %r107, 8;
add.s64 %rd942, %rd1485, %rd941;
ld.shared.f64 %fd77, [%rd940];
ld.shared.f64 %fd78, [%rd942];
setp.geu.f64	%p157, %fd78, %fd77;
@%p157 bra BB3_196;

cvt.u64.u32	%rd943, %r107;
add.s64 %rd945, %rd34, %rd943;
ld.shared.u8 %rs157, [%rd945];
mov.u32 %r1354, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB3_197;

BB3_196:
add.s32 %r1302, %r107, 256;
cvt.u64.u32	%rd946, %r1302;
add.s64 %rd948, %rd34, %rd946;
ld.shared.u8 %rs158, [%rd948];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1354, 1, 0, %p159;

BB3_197:
mov.u32 %r1312, %tid.x;
bfe.u32 %r860, %r1312, 8, 1;
setp.ne.s32	%p160, %r1354, %r860;
@%p160 bra BB3_199;

mul.wide.u32 %rd1546, %r107, 8;
mov.u64 %rd1545, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1544, %rd1545, %rd1546;
add.s32 %r1303, %r107, 256;
mul.wide.u32 %rd1531, %r1303, 8;
mul.wide.u32 %rd1476, %r107, 8;
add.s64 %rd951, %rd33, %rd1476;
add.s64 %rd953, %rd33, %rd1531;
cvt.u64.u32	%rd954, %r107;
st.shared.f64 [%rd1544], %fd77;
cvt.u64.u32	%rd958, %r1303;
st.shared.f64 [%rd940], %fd78;
ld.shared.u64 %rd961, [%rd951];
ld.shared.u64 %rd962, [%rd953];
st.shared.u64 [%rd951], %rd962;
st.shared.u64 [%rd953], %rd961;
add.s64 %rd964, %rd34, %rd954;
ld.shared.u8 %rs159, [%rd964];
add.s64 %rd965, %rd34, %rd958;
ld.shared.u8 %rs160, [%rd965];
st.shared.u8 [%rd964], %rs160;
st.shared.u8 [%rd965], %rs159;

BB3_199:
bar.sync 0;
ld.shared.f64 %fd79, [%rd737];
ld.shared.f64 %fd80, [%rd739];
setp.geu.f64	%p161, %fd80, %fd79;
@%p161 bra BB3_201;

cvt.u64.u32	%rd971, %r89;
add.s64 %rd973, %rd34, %rd971;
ld.shared.u8 %rs161, [%rd973];
mov.u32 %r1355, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB3_202;

BB3_201:
add.s32 %r1257, %r89, 128;
cvt.u64.u32	%rd974, %r1257;
add.s64 %rd976, %rd34, %rd974;
ld.shared.u8 %rs162, [%rd976];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1355, 1, 0, %p163;

BB3_202:
mov.u32 %r1313, %tid.x;
bfe.u32 %r883, %r1313, 8, 1;
setp.ne.s32	%p164, %r1355, %r883;
@%p164 bra BB3_204;

add.s32 %r1259, %r89, 128;
mul.wide.u32 %rd1480, %r1259, 8;
mul.wide.u32 %rd1475, %r89, 8;
cvt.u64.u32	%rd977, %r89;
st.shared.f64 [%rd739], %fd79;
cvt.u64.u32	%rd981, %r1259;
st.shared.f64 [%rd737], %fd80;
add.s64 %rd985, %rd33, %rd1475;
ld.shared.u64 %rd986, [%rd985];
add.s64 %rd987, %rd33, %rd1480;
ld.shared.u64 %rd988, [%rd987];
st.shared.u64 [%rd985], %rd988;
st.shared.u64 [%rd987], %rd986;
add.s64 %rd990, %rd34, %rd977;
ld.shared.u8 %rs163, [%rd990];
add.s64 %rd991, %rd34, %rd981;
ld.shared.u8 %rs164, [%rd991];
st.shared.u8 [%rd990], %rs164;
st.shared.u8 [%rd991], %rs163;

BB3_204:
bar.sync 0;
ld.shared.f64 %fd81, [%rd560];
ld.shared.f64 %fd82, [%rd562];
setp.geu.f64	%p165, %fd82, %fd81;
@%p165 bra BB3_206;

cvt.u64.u32	%rd997, %r73;
add.s64 %rd999, %rd34, %rd997;
ld.shared.u8 %rs165, [%rd999];
mov.u32 %r1356, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB3_207;

BB3_206:
add.s32 %r1245, %r73, 64;
cvt.u64.u32	%rd1000, %r1245;
add.s64 %rd1002, %rd34, %rd1000;
ld.shared.u8 %rs166, [%rd1002];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1356, 1, 0, %p167;

BB3_207:
mov.u32 %r1309, %tid.x;
bfe.u32 %r905, %r1309, 8, 1;
setp.ne.s32	%p168, %r1356, %r905;
@%p168 bra BB3_209;

add.s32 %r1256, %r73, 64;
mul.wide.u32 %rd1474, %r1256, 8;
mul.wide.u32 %rd1473, %r73, 8;
cvt.u64.u32	%rd1003, %r73;
st.shared.f64 [%rd562], %fd81;
cvt.u64.u32	%rd1007, %r1256;
st.shared.f64 [%rd560], %fd82;
add.s64 %rd1011, %rd33, %rd1473;
ld.shared.u64 %rd1012, [%rd1011];
add.s64 %rd1013, %rd33, %rd1474;
ld.shared.u64 %rd1014, [%rd1013];
st.shared.u64 [%rd1011], %rd1014;
st.shared.u64 [%rd1013], %rd1012;
add.s64 %rd1016, %rd34, %rd1003;
ld.shared.u8 %rs167, [%rd1016];
add.s64 %rd1017, %rd34, %rd1007;
ld.shared.u8 %rs168, [%rd1017];
st.shared.u8 [%rd1016], %rs168;
st.shared.u8 [%rd1017], %rs167;

BB3_209:
bar.sync 0;
ld.shared.f64 %fd83, [%rd409];
ld.shared.f64 %fd84, [%rd411];
setp.geu.f64	%p169, %fd84, %fd83;
@%p169 bra BB3_211;

cvt.u64.u32	%rd1023, %r59;
add.s64 %rd1025, %rd34, %rd1023;
ld.shared.u8 %rs169, [%rd1025];
mov.u32 %r1357, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB3_212;

BB3_211:
add.s32 %r1246, %r59, 32;
cvt.u64.u32	%rd1026, %r1246;
add.s64 %rd1028, %rd34, %rd1026;
ld.shared.u8 %rs170, [%rd1028];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1357, 1, 0, %p171;

BB3_212:
mov.u32 %r1310, %tid.x;
bfe.u32 %r927, %r1310, 8, 1;
setp.ne.s32	%p172, %r1357, %r927;
@%p172 bra BB3_214;

add.s32 %r1255, %r59, 32;
mul.wide.u32 %rd1472, %r1255, 8;
mul.wide.u32 %rd1471, %r59, 8;
cvt.u64.u32	%rd1029, %r59;
st.shared.f64 [%rd411], %fd83;
cvt.u64.u32	%rd1033, %r1255;
st.shared.f64 [%rd409], %fd84;
add.s64 %rd1037, %rd33, %rd1471;
ld.shared.u64 %rd1038, [%rd1037];
add.s64 %rd1039, %rd33, %rd1472;
ld.shared.u64 %rd1040, [%rd1039];
st.shared.u64 [%rd1037], %rd1040;
st.shared.u64 [%rd1039], %rd1038;
add.s64 %rd1042, %rd34, %rd1029;
ld.shared.u8 %rs171, [%rd1042];
add.s64 %rd1043, %rd34, %rd1033;
ld.shared.u8 %rs172, [%rd1043];
st.shared.u8 [%rd1042], %rs172;
st.shared.u8 [%rd1043], %rs171;

BB3_214:
bar.sync 0;
ld.shared.f64 %fd85, [%rd284];
ld.shared.f64 %fd86, [%rd286];
setp.geu.f64	%p173, %fd86, %fd85;
@%p173 bra BB3_216;

cvt.u64.u32	%rd1049, %r47;
add.s64 %rd1051, %rd34, %rd1049;
ld.shared.u8 %rs173, [%rd1051];
mov.u32 %r1358, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB3_217;

BB3_216:
add.s32 %r1247, %r47, 16;
cvt.u64.u32	%rd1052, %r1247;
add.s64 %rd1054, %rd34, %rd1052;
ld.shared.u8 %rs174, [%rd1054];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1358, 1, 0, %p175;

BB3_217:
mov.u32 %r1311, %tid.x;
bfe.u32 %r949, %r1311, 8, 1;
setp.ne.s32	%p176, %r1358, %r949;
@%p176 bra BB3_219;

add.s32 %r1254, %r47, 16;
mul.wide.u32 %rd1470, %r1254, 8;
mul.wide.u32 %rd1469, %r47, 8;
cvt.u64.u32	%rd1055, %r47;
st.shared.f64 [%rd286], %fd85;
cvt.u64.u32	%rd1059, %r1254;
st.shared.f64 [%rd284], %fd86;
add.s64 %rd1063, %rd33, %rd1469;
ld.shared.u64 %rd1064, [%rd1063];
add.s64 %rd1065, %rd33, %rd1470;
ld.shared.u64 %rd1066, [%rd1065];
st.shared.u64 [%rd1063], %rd1066;
st.shared.u64 [%rd1065], %rd1064;
add.s64 %rd1068, %rd34, %rd1055;
ld.shared.u8 %rs175, [%rd1068];
add.s64 %rd1069, %rd34, %rd1059;
ld.shared.u8 %rs176, [%rd1069];
st.shared.u8 [%rd1068], %rs176;
st.shared.u8 [%rd1069], %rs175;

BB3_219:
bar.sync 0;
ld.shared.f64 %fd87, [%rd185];
ld.shared.f64 %fd88, [%rd187];
setp.geu.f64	%p177, %fd88, %fd87;
@%p177 bra BB3_221;

cvt.u64.u32	%rd1075, %r37;
add.s64 %rd1077, %rd34, %rd1075;
ld.shared.u8 %rs177, [%rd1077];
mov.u32 %r1359, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB3_222;

BB3_221:
add.s32 %r1248, %r37, 8;
cvt.u64.u32	%rd1078, %r1248;
add.s64 %rd1080, %rd34, %rd1078;
ld.shared.u8 %rs178, [%rd1080];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1359, 1, 0, %p179;

BB3_222:
mov.u32 %r1306, %tid.x;
bfe.u32 %r971, %r1306, 8, 1;
setp.ne.s32	%p180, %r1359, %r971;
@%p180 bra BB3_224;

add.s32 %r1253, %r37, 8;
mul.wide.u32 %rd1468, %r1253, 8;
mul.wide.u32 %rd1467, %r37, 8;
cvt.u64.u32	%rd1081, %r37;
st.shared.f64 [%rd187], %fd87;
cvt.u64.u32	%rd1085, %r1253;
st.shared.f64 [%rd185], %fd88;
add.s64 %rd1089, %rd33, %rd1467;
ld.shared.u64 %rd1090, [%rd1089];
add.s64 %rd1091, %rd33, %rd1468;
ld.shared.u64 %rd1092, [%rd1091];
st.shared.u64 [%rd1089], %rd1092;
st.shared.u64 [%rd1091], %rd1090;
add.s64 %rd1094, %rd34, %rd1081;
ld.shared.u8 %rs179, [%rd1094];
add.s64 %rd1095, %rd34, %rd1085;
ld.shared.u8 %rs180, [%rd1095];
st.shared.u8 [%rd1094], %rs180;
st.shared.u8 [%rd1095], %rs179;

BB3_224:
bar.sync 0;
ld.shared.f64 %fd89, [%rd112];
ld.shared.f64 %fd90, [%rd114];
setp.geu.f64	%p181, %fd90, %fd89;
@%p181 bra BB3_226;

cvt.u64.u32	%rd1101, %r29;
add.s64 %rd1103, %rd34, %rd1101;
ld.shared.u8 %rs181, [%rd1103];
mov.u32 %r1360, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB3_227;

BB3_226:
add.s32 %r1249, %r29, 4;
cvt.u64.u32	%rd1104, %r1249;
add.s64 %rd1106, %rd34, %rd1104;
ld.shared.u8 %rs182, [%rd1106];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1360, 1, 0, %p183;

BB3_227:
mov.u32 %r1307, %tid.x;
bfe.u32 %r993, %r1307, 8, 1;
setp.ne.s32	%p184, %r1360, %r993;
@%p184 bra BB3_229;

add.s32 %r1258, %r29, 4;
mul.wide.u32 %rd1479, %r1258, 8;
mul.wide.u32 %rd1466, %r29, 8;
add.s32 %r1252, %r29, 4;
cvt.u64.u32	%rd1107, %r29;
st.shared.f64 [%rd114], %fd89;
cvt.u64.u32	%rd1111, %r1252;
st.shared.f64 [%rd112], %fd90;
add.s64 %rd1115, %rd33, %rd1466;
ld.shared.u64 %rd1116, [%rd1115];
add.s64 %rd1117, %rd33, %rd1479;
ld.shared.u64 %rd1118, [%rd1117];
st.shared.u64 [%rd1115], %rd1118;
st.shared.u64 [%rd1117], %rd1116;
add.s64 %rd1120, %rd34, %rd1107;
ld.shared.u8 %rs183, [%rd1120];
add.s64 %rd1121, %rd34, %rd1111;
ld.shared.u8 %rs184, [%rd1121];
st.shared.u8 [%rd1120], %rs184;
st.shared.u8 [%rd1121], %rs183;

BB3_229:
bar.sync 0;
ld.shared.f64 %fd91, [%rd65];
ld.shared.f64 %fd92, [%rd67];
setp.geu.f64	%p185, %fd92, %fd91;
@%p185 bra BB3_231;

cvt.u64.u32	%rd1127, %r23;
add.s64 %rd1129, %rd34, %rd1127;
ld.shared.u8 %rs185, [%rd1129];
mov.u32 %r1361, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB3_232;

BB3_231:
add.s32 %r1250, %r23, 2;
cvt.u64.u32	%rd1130, %r1250;
add.s64 %rd1132, %rd34, %rd1130;
ld.shared.u8 %rs186, [%rd1132];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1361, 1, 0, %p187;

BB3_232:
mov.u32 %r1308, %tid.x;
bfe.u32 %r1015, %r1308, 8, 1;
setp.ne.s32	%p188, %r1361, %r1015;
@%p188 bra BB3_234;

add.s32 %r1251, %r23, 2;
mul.wide.u32 %rd1465, %r1251, 8;
mul.wide.u32 %rd1464, %r23, 8;
cvt.u64.u32	%rd1133, %r23;
st.shared.f64 [%rd67], %fd91;
cvt.u64.u32	%rd1137, %r1251;
st.shared.f64 [%rd65], %fd92;
add.s64 %rd1141, %rd33, %rd1464;
ld.shared.u64 %rd1142, [%rd1141];
add.s64 %rd1143, %rd33, %rd1465;
ld.shared.u64 %rd1144, [%rd1143];
st.shared.u64 [%rd1141], %rd1144;
st.shared.u64 [%rd1143], %rd1142;
add.s64 %rd1146, %rd34, %rd1133;
ld.shared.u8 %rs187, [%rd1146];
add.s64 %rd1147, %rd34, %rd1137;
ld.shared.u8 %rs188, [%rd1147];
st.shared.u8 [%rd1146], %rs188;
st.shared.u8 [%rd1147], %rs187;

BB3_234:
bar.sync 0;
ld.shared.f64 %fd93, [%rd45+8];
ld.shared.f64 %fd94, [%rd45];
setp.geu.f64	%p189, %fd94, %fd93;
@%p189 bra BB3_236;

cvt.u64.u32	%rd1151, %r18;
add.s64 %rd1153, %rd34, %rd1151;
ld.shared.u8 %rs189, [%rd1153];
mov.u32 %r1362, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB3_237;

BB3_236:
cvt.u64.u32	%rd1154, %r18;
add.s64 %rd1156, %rd34, %rd1154;
ld.shared.u8 %rs190, [%rd1156+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1362, 1, 0, %p191;

BB3_237:
mov.u32 %r1260, %tid.x;
bfe.u32 %r1029, %r1260, 8, 1;
setp.ne.s32	%p192, %r1362, %r1029;
@%p192 bra BB3_239;

mul.wide.u32 %rd1478, %r18, 8;
cvt.u64.u32	%rd1157, %r18;
st.shared.f64 [%rd45], %fd93;
st.shared.f64 [%rd45+8], %fd94;
add.s64 %rd1162, %rd33, %rd1478;
ld.shared.u64 %rd1163, [%rd1162];
ld.shared.u64 %rd1164, [%rd1162+8];
st.shared.u64 [%rd1162], %rd1164;
st.shared.u64 [%rd1162+8], %rd1163;
add.s64 %rd1166, %rd34, %rd1157;
ld.shared.u8 %rs191, [%rd1166];
ld.shared.u8 %rs192, [%rd1166+1];
st.shared.u8 [%rd1166], %rs192;
st.shared.u8 [%rd1166+1], %rs191;

BB3_239:
bar.sync 0;
mov.u32 %r1261, %tid.x;
mov.u64 %rd1463, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1032, %r1261, 511;
sub.s32 %r1033, %r18, %r1032;
add.s32 %r1034, %r1033, 512;
mul.wide.u32 %rd1167, %r1034, 8;
add.s64 %rd1169, %rd1463, %rd1167;
mul.wide.u32 %rd1170, %r1033, 8;
add.s64 %rd1171, %rd1463, %rd1170;
ld.shared.f64 %fd95, [%rd1169];
ld.shared.f64 %fd96, [%rd1171];
setp.geu.f64	%p193, %fd96, %fd95;
@%p193 bra BB3_241;

cvt.u64.u32	%rd1172, %r1033;
add.s64 %rd1174, %rd34, %rd1172;
ld.shared.u8 %rs193, [%rd1174];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB3_243;

BB3_241:
add.s32 %r1263, %r1033, 512;
cvt.u64.u32	%rd1175, %r1263;
add.s64 %rd1177, %rd34, %rd1175;
ld.shared.u8 %rs1, [%rd1177];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB3_243;

mul.wide.u32 %rd1537, %r1034, 8;
mov.u64 %rd1536, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1535, %rd1536, %rd1537;
mul.wide.u32 %rd1484, %r1033, 8;
mov.u64 %rd1483, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1482, %rd1483, %rd1484;
add.s32 %r1264, %r1033, 512;
mul.wide.u32 %rd1447, %r1264, 8;
mul.wide.u32 %rd1446, %r1033, 8;
cvt.u64.u32	%rd1178, %r1033;
st.shared.f64 [%rd1482], %fd95;
st.shared.f64 [%rd1535], %fd96;
add.s64 %rd1186, %rd33, %rd1446;
ld.shared.u64 %rd1187, [%rd1186];
add.s64 %rd1188, %rd33, %rd1447;
ld.shared.u64 %rd1189, [%rd1188];
st.shared.u64 [%rd1186], %rd1189;
st.shared.u64 [%rd1188], %rd1187;
add.s64 %rd1191, %rd34, %rd1178;
ld.shared.u8 %rs194, [%rd1191];
st.shared.u8 [%rd1191], %rs1;
st.shared.u8 [%rd1177], %rs194;

BB3_243:
bar.sync 0;
mul.wide.u32 %rd1543, %r107, 8;
mov.u64 %rd1542, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1541, %rd1542, %rd1543;
ld.shared.f64 %fd97, [%rd940];
ld.shared.f64 %fd98, [%rd1541];
setp.geu.f64	%p196, %fd98, %fd97;
@%p196 bra BB3_245;

cvt.u64.u32	%rd1198, %r107;
add.s64 %rd1200, %rd34, %rd1198;
ld.shared.u8 %rs195, [%rd1200];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB3_247;

BB3_245:
add.s32 %r1219, %r107, 256;
cvt.u64.u32	%rd1201, %r1219;
add.s64 %rd1203, %rd34, %rd1201;
ld.shared.u8 %rs2, [%rd1203];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB3_247;

mul.wide.u32 %rd1540, %r107, 8;
mov.u64 %rd1539, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1538, %rd1539, %rd1540;
mul.wide.u32 %rd1481, %r848, 8;
mul.wide.u32 %rd1448, %r107, 8;
cvt.u64.u32	%rd1204, %r107;
st.shared.f64 [%rd1538], %fd97;
st.shared.f64 [%rd940], %fd98;
add.s64 %rd1212, %rd33, %rd1448;
ld.shared.u64 %rd1213, [%rd1212];
add.s64 %rd1214, %rd33, %rd1481;
ld.shared.u64 %rd1215, [%rd1214];
st.shared.u64 [%rd1212], %rd1215;
st.shared.u64 [%rd1214], %rd1213;
add.s64 %rd1217, %rd34, %rd1204;
ld.shared.u8 %rs196, [%rd1217];
st.shared.u8 [%rd1217], %rs2;
st.shared.u8 [%rd1203], %rs196;

BB3_247:
bar.sync 0;
ld.shared.f64 %fd99, [%rd737];
ld.shared.f64 %fd100, [%rd739];
setp.geu.f64	%p199, %fd100, %fd99;
@%p199 bra BB3_249;

cvt.u64.u32	%rd1224, %r89;
add.s64 %rd1226, %rd34, %rd1224;
ld.shared.u8 %rs197, [%rd1226];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB3_251;

BB3_249:
add.s32 %r1220, %r89, 128;
cvt.u64.u32	%rd1227, %r1220;
add.s64 %rd1229, %rd34, %rd1227;
ld.shared.u8 %rs3, [%rd1229];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB3_251;

add.s32 %r1221, %r89, 128;
mul.wide.u32 %rd1450, %r1221, 8;
mul.wide.u32 %rd1449, %r89, 8;
cvt.u64.u32	%rd1230, %r89;
st.shared.f64 [%rd739], %fd99;
st.shared.f64 [%rd737], %fd100;
add.s64 %rd1238, %rd33, %rd1449;
ld.shared.u64 %rd1239, [%rd1238];
add.s64 %rd1240, %rd33, %rd1450;
ld.shared.u64 %rd1241, [%rd1240];
st.shared.u64 [%rd1238], %rd1241;
st.shared.u64 [%rd1240], %rd1239;
add.s64 %rd1243, %rd34, %rd1230;
ld.shared.u8 %rs198, [%rd1243];
st.shared.u8 [%rd1243], %rs3;
st.shared.u8 [%rd1229], %rs198;

BB3_251:
bar.sync 0;
ld.shared.f64 %fd101, [%rd560];
ld.shared.f64 %fd102, [%rd562];
setp.geu.f64	%p202, %fd102, %fd101;
@%p202 bra BB3_253;

cvt.u64.u32	%rd1250, %r73;
add.s64 %rd1252, %rd34, %rd1250;
ld.shared.u8 %rs199, [%rd1252];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB3_255;

BB3_253:
add.s32 %r1222, %r73, 64;
cvt.u64.u32	%rd1253, %r1222;
add.s64 %rd1255, %rd34, %rd1253;
ld.shared.u8 %rs4, [%rd1255];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB3_255;

add.s32 %r1223, %r73, 64;
mul.wide.u32 %rd1452, %r1223, 8;
mul.wide.u32 %rd1451, %r73, 8;
cvt.u64.u32	%rd1256, %r73;
st.shared.f64 [%rd562], %fd101;
st.shared.f64 [%rd560], %fd102;
add.s64 %rd1264, %rd33, %rd1451;
ld.shared.u64 %rd1265, [%rd1264];
add.s64 %rd1266, %rd33, %rd1452;
ld.shared.u64 %rd1267, [%rd1266];
st.shared.u64 [%rd1264], %rd1267;
st.shared.u64 [%rd1266], %rd1265;
add.s64 %rd1269, %rd34, %rd1256;
ld.shared.u8 %rs200, [%rd1269];
st.shared.u8 [%rd1269], %rs4;
st.shared.u8 [%rd1255], %rs200;

BB3_255:
bar.sync 0;
ld.shared.f64 %fd103, [%rd409];
ld.shared.f64 %fd104, [%rd411];
setp.geu.f64	%p205, %fd104, %fd103;
@%p205 bra BB3_257;

cvt.u64.u32	%rd1276, %r59;
add.s64 %rd1278, %rd34, %rd1276;
ld.shared.u8 %rs201, [%rd1278];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB3_259;

BB3_257:
add.s32 %r1224, %r59, 32;
cvt.u64.u32	%rd1279, %r1224;
add.s64 %rd1281, %rd34, %rd1279;
ld.shared.u8 %rs5, [%rd1281];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB3_259;

add.s32 %r1225, %r59, 32;
mul.wide.u32 %rd1454, %r1225, 8;
mul.wide.u32 %rd1453, %r59, 8;
cvt.u64.u32	%rd1282, %r59;
st.shared.f64 [%rd411], %fd103;
st.shared.f64 [%rd409], %fd104;
add.s64 %rd1290, %rd33, %rd1453;
ld.shared.u64 %rd1291, [%rd1290];
add.s64 %rd1292, %rd33, %rd1454;
ld.shared.u64 %rd1293, [%rd1292];
st.shared.u64 [%rd1290], %rd1293;
st.shared.u64 [%rd1292], %rd1291;
add.s64 %rd1295, %rd34, %rd1282;
ld.shared.u8 %rs202, [%rd1295];
st.shared.u8 [%rd1295], %rs5;
st.shared.u8 [%rd1281], %rs202;

BB3_259:
bar.sync 0;
ld.shared.f64 %fd105, [%rd284];
ld.shared.f64 %fd106, [%rd286];
setp.geu.f64	%p208, %fd106, %fd105;
@%p208 bra BB3_261;

cvt.u64.u32	%rd1302, %r47;
add.s64 %rd1304, %rd34, %rd1302;
ld.shared.u8 %rs203, [%rd1304];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB3_263;

BB3_261:
add.s32 %r1226, %r47, 16;
cvt.u64.u32	%rd1305, %r1226;
add.s64 %rd1307, %rd34, %rd1305;
ld.shared.u8 %rs6, [%rd1307];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB3_263;

add.s32 %r1227, %r47, 16;
mul.wide.u32 %rd1456, %r1227, 8;
mul.wide.u32 %rd1455, %r47, 8;
cvt.u64.u32	%rd1308, %r47;
st.shared.f64 [%rd286], %fd105;
st.shared.f64 [%rd284], %fd106;
add.s64 %rd1316, %rd33, %rd1455;
ld.shared.u64 %rd1317, [%rd1316];
add.s64 %rd1318, %rd33, %rd1456;
ld.shared.u64 %rd1319, [%rd1318];
st.shared.u64 [%rd1316], %rd1319;
st.shared.u64 [%rd1318], %rd1317;
add.s64 %rd1321, %rd34, %rd1308;
ld.shared.u8 %rs204, [%rd1321];
st.shared.u8 [%rd1321], %rs6;
st.shared.u8 [%rd1307], %rs204;

BB3_263:
bar.sync 0;
ld.shared.f64 %fd107, [%rd185];
ld.shared.f64 %fd108, [%rd187];
setp.geu.f64	%p211, %fd108, %fd107;
@%p211 bra BB3_265;

cvt.u64.u32	%rd1328, %r37;
add.s64 %rd1330, %rd34, %rd1328;
ld.shared.u8 %rs205, [%rd1330];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB3_267;

BB3_265:
add.s32 %r1228, %r37, 8;
cvt.u64.u32	%rd1331, %r1228;
add.s64 %rd1333, %rd34, %rd1331;
ld.shared.u8 %rs7, [%rd1333];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB3_267;

add.s32 %r1229, %r37, 8;
mul.wide.u32 %rd1458, %r1229, 8;
mul.wide.u32 %rd1457, %r37, 8;
cvt.u64.u32	%rd1334, %r37;
st.shared.f64 [%rd187], %fd107;
st.shared.f64 [%rd185], %fd108;
add.s64 %rd1342, %rd33, %rd1457;
ld.shared.u64 %rd1343, [%rd1342];
add.s64 %rd1344, %rd33, %rd1458;
ld.shared.u64 %rd1345, [%rd1344];
st.shared.u64 [%rd1342], %rd1345;
st.shared.u64 [%rd1344], %rd1343;
add.s64 %rd1347, %rd34, %rd1334;
ld.shared.u8 %rs206, [%rd1347];
st.shared.u8 [%rd1347], %rs7;
st.shared.u8 [%rd1333], %rs206;

BB3_267:
bar.sync 0;
ld.shared.f64 %fd109, [%rd112];
ld.shared.f64 %fd110, [%rd114];
setp.geu.f64	%p214, %fd110, %fd109;
@%p214 bra BB3_269;

cvt.u64.u32	%rd1354, %r29;
add.s64 %rd1356, %rd34, %rd1354;
ld.shared.u8 %rs207, [%rd1356];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB3_271;

BB3_269:
add.s32 %r1230, %r29, 4;
cvt.u64.u32	%rd1357, %r1230;
add.s64 %rd1359, %rd34, %rd1357;
ld.shared.u8 %rs8, [%rd1359];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB3_271;

add.s32 %r1231, %r29, 4;
mul.wide.u32 %rd1460, %r1231, 8;
mul.wide.u32 %rd1459, %r29, 8;
cvt.u64.u32	%rd1360, %r29;
st.shared.f64 [%rd114], %fd109;
st.shared.f64 [%rd112], %fd110;
add.s64 %rd1368, %rd33, %rd1459;
ld.shared.u64 %rd1369, [%rd1368];
add.s64 %rd1370, %rd33, %rd1460;
ld.shared.u64 %rd1371, [%rd1370];
st.shared.u64 [%rd1368], %rd1371;
st.shared.u64 [%rd1370], %rd1369;
add.s64 %rd1373, %rd34, %rd1360;
ld.shared.u8 %rs208, [%rd1373];
st.shared.u8 [%rd1373], %rs8;
st.shared.u8 [%rd1359], %rs208;

BB3_271:
bar.sync 0;
ld.shared.f64 %fd111, [%rd65];
ld.shared.f64 %fd112, [%rd67];
setp.geu.f64	%p217, %fd112, %fd111;
@%p217 bra BB3_273;

cvt.u64.u32	%rd1380, %r23;
add.s64 %rd1382, %rd34, %rd1380;
ld.shared.u8 %rs209, [%rd1382];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB3_275;

BB3_273:
add.s32 %r1232, %r23, 2;
cvt.u64.u32	%rd1383, %r1232;
add.s64 %rd1385, %rd34, %rd1383;
ld.shared.u8 %rs9, [%rd1385];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB3_275;

add.s32 %r1233, %r23, 2;
mul.wide.u32 %rd1462, %r1233, 8;
mul.wide.u32 %rd1461, %r23, 8;
cvt.u64.u32	%rd1386, %r23;
st.shared.f64 [%rd67], %fd111;
st.shared.f64 [%rd65], %fd112;
add.s64 %rd1394, %rd33, %rd1461;
ld.shared.u64 %rd1395, [%rd1394];
add.s64 %rd1396, %rd33, %rd1462;
ld.shared.u64 %rd1397, [%rd1396];
st.shared.u64 [%rd1394], %rd1397;
st.shared.u64 [%rd1396], %rd1395;
add.s64 %rd1399, %rd34, %rd1386;
ld.shared.u8 %rs210, [%rd1399];
st.shared.u8 [%rd1399], %rs9;
st.shared.u8 [%rd1385], %rs210;

BB3_275:
bar.sync 0;
ld.shared.f64 %fd113, [%rd45+8];
ld.shared.f64 %fd114, [%rd45];
setp.geu.f64	%p220, %fd114, %fd113;
@%p220 bra BB3_277;

cvt.u64.u32	%rd1404, %r18;
add.s64 %rd1406, %rd34, %rd1404;
ld.shared.u8 %rs211, [%rd1406];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB3_279;

BB3_277:
cvt.u64.u32	%rd1407, %r18;
add.s64 %rd1409, %rd34, %rd1407;
ld.shared.u8 %rs10, [%rd1409+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB3_279;

mul.wide.u32 %rd1477, %r18, 8;
st.shared.f64 [%rd45], %fd113;
st.shared.f64 [%rd45+8], %fd114;
add.s64 %rd1415, %rd33, %rd1477;
ld.shared.u64 %rd1416, [%rd1415];
ld.shared.u64 %rd1417, [%rd1415+8];
st.shared.u64 [%rd1415], %rd1417;
st.shared.u64 [%rd1415+8], %rd1416;
ld.shared.u8 %rs212, [%rd1409];
st.shared.u8 [%rd1409], %rs10;
st.shared.u8 [%rd1409+1], %rs212;

BB3_279:
ld.param.u32 %r1235, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1234, %tid.x;
setp.lt.u32	%p224, %r1234, %r1235;
bar.sync 0;
@!%p224 bra BB3_281;
bra.uni BB3_280;

BB3_280:
mov.u32 %r1262, %tid.x;
ld.param.u32 %r1244, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1243, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd117, [%rd11];
mad.lo.s32 %r1211, %r1262, %r1243, %r4;
cvta.to.global.u64 %rd1423, %rd8;
mul.wide.u32 %rd1424, %r1211, 8;
add.s64 %rd1425, %rd1423, %rd1424;
st.global.f64 [%rd1425], %fd117;
ld.shared.u64 %rd1428, [%rd12];
ld.local.u64 %rd1429, [%rd2];
cvta.to.global.u64 %rd1430, %rd1429;
mad.lo.s32 %r1212, %r1262, %r1244, %r15;
mul.wide.u32 %rd1431, %r1212, 8;
add.s64 %rd1432, %rd1430, %rd1431;
st.global.u64 [%rd1432], %rd1428;

BB3_281:
mov.u32 %r1238, %tid.x;
ld.param.u32 %r1237, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1236, %r1238, 512;
setp.ge.u32	%p225, %r1236, %r1237;
@%p225 bra BB3_283;

mov.u32 %r1242, %tid.x;
add.s32 %r1241, %r1242, 512;
ld.param.u32 %r1240, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1239, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd118, [%rd11+4096];
mad.lo.s32 %r1217, %r1241, %r1239, %r4;
cvta.to.global.u64 %rd1436, %rd8;
mul.wide.u32 %rd1437, %r1217, 8;
add.s64 %rd1438, %rd1436, %rd1437;
st.global.f64 [%rd1438], %fd118;
ld.shared.u64 %rd1441, [%rd12+4096];
ld.local.u64 %rd1442, [%rd2];
cvta.to.global.u64 %rd1443, %rd1442;
mad.lo.s32 %r1218, %r1241, %r1240, %r15;
mul.wide.u32 %rd1444, %r1218, 8;
add.s64 %rd1445, %rd1443, %rd1444;
st.global.u64 [%rd1445], %rd1441;

BB3_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot4[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<108>;
.reg .b32 %r<678>;
.reg .f64 %fd<67>;
.reg .b64 %rd<798>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd797, __local_depot4;
cvta.local.u64 %SP, %rd797;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r653, 0;
mov.pred %p4, 0;
@%p4 bra BB4_2;

BB4_1:
mul.wide.s32 %rd17, %r653, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r653, %r653, 1;
setp.lt.u32	%p5, %r653, 27;
@%p5 bra BB4_1;

BB4_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r655, %r82, %r83, %r84;
setp.ge.u32	%p6, %r655, %r74;
@%p6 bra BB4_151;

ld.param.u32 %r86, [%rd1+108];
mul.lo.s32 %r4, %r655, %r86;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r654, %r5, -1;
mov.u32 %r656, 0;
setp.lt.s32	%p7, %r654, 1;
@%p7 bra BB4_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd794, %rd2, %rd21;
mov.u32 %r656, 0;

BB4_5:
ld.local.u32 %r88, [%rd794+4];
rem.u32 %r89, %r655, %r88;
ld.local.u32 %r90, [%rd794+104];
mad.lo.s32 %r656, %r90, %r89, %r656;
div.u32 %r655, %r655, %r88;
add.s64 %rd794, %rd794, -4;
add.s32 %r654, %r654, -1;
setp.gt.s32	%p8, %r654, 0;
@%p8 bra BB4_5;

BB4_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r91, [%rd2+108];
mad.lo.s32 %r15, %r91, %r655, %r656;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r75;
@%p9 bra BB4_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r92, %r16, %r76, %r4;
mul.wide.u32 %rd23, %r92, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd65, [%rd24];

BB4_8:
mov.u64 %rd795, 0;
@%p9 bra BB4_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r93, %r16, %r77, %r15;
mul.wide.u32 %rd28, %r93, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd795, [%rd29];

BB4_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd65;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd795;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs8;
setp.lt.u32	%p2, %r17, %r75;
mov.f64 %fd66, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r75;
@%p11 bra BB4_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r94, %r17, %r76, %r4;
mul.wide.u32 %rd36, %r94, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd66, [%rd37];

BB4_12:
mov.u64 %rd796, 0;
@%p11 bra BB4_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r95, %r17, %r77, %r15;
mul.wide.u32 %rd41, %r95, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd796, [%rd42];

BB4_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.f64 [%rd11+512], %fd66;
st.shared.u64 [%rd12+512], %rd796;
st.shared.u8 [%rd13+64], %rs9;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.leu.f64	%p13, %fd6, %fd5;
@%p13 bra BB4_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs10, [%rd48];
mov.u32 %r657, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB4_17;

BB4_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs11, [%rd51+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r657, 1, 0, %p15;

BB4_17:
and.b32 %r102, %r16, 1;
setp.ne.s32	%p16, %r657, %r102;
@%p16 bra BB4_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs12, [%rd62];
ld.shared.u8 %rs13, [%rd62+1];
st.shared.u8 [%rd62], %rs13;
st.shared.u8 [%rd62+1], %rs12;

BB4_19:
bar.sync 0;
sub.s32 %r23, %r18, %r102;
add.s32 %r108, %r23, 2;
mul.wide.u32 %rd63, %r108, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.leu.f64	%p17, %fd8, %fd7;
@%p17 bra BB4_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs14, [%rd70];
mov.u32 %r658, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB4_22;

BB4_21:
cvt.u64.u32	%rd71, %r108;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs15, [%rd73];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r658, 1, 0, %p19;

BB4_22:
bfe.u32 %r120, %r16, 1, 1;
setp.ne.s32	%p20, %r658, %r120;
@%p20 bra BB4_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r108;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs16, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs17, [%rd90];
st.shared.u8 [%rd89], %rs17;
st.shared.u8 [%rd90], %rs16;

BB4_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.leu.f64	%p21, %fd10, %fd9;
@%p21 bra BB4_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs18, [%rd96];
mov.u32 %r659, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB4_27;

BB4_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs19, [%rd99+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r659, 1, 0, %p23;

BB4_27:
bfe.u32 %r135, %r16, 1, 1;
setp.ne.s32	%p24, %r659, %r135;
@%p24 bra BB4_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs20, [%rd109];
ld.shared.u8 %rs21, [%rd109+1];
st.shared.u8 [%rd109], %rs21;
st.shared.u8 [%rd109+1], %rs20;

BB4_29:
bar.sync 0;
and.b32 %r138, %r16, 3;
sub.s32 %r29, %r18, %r138;
add.s32 %r140, %r29, 4;
mul.wide.u32 %rd110, %r140, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.leu.f64	%p25, %fd12, %fd11;
@%p25 bra BB4_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs22, [%rd117];
mov.u32 %r660, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB4_32;

BB4_31:
cvt.u64.u32	%rd118, %r140;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs23, [%rd120];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r660, 1, 0, %p27;

BB4_32:
bfe.u32 %r152, %r16, 2, 1;
setp.ne.s32	%p28, %r660, %r152;
@%p28 bra BB4_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r140;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs24, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs25, [%rd137];
st.shared.u8 [%rd136], %rs25;
st.shared.u8 [%rd137], %rs24;

BB4_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.leu.f64	%p29, %fd14, %fd13;
@%p29 bra BB4_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs26, [%rd145];
mov.u32 %r661, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB4_37;

BB4_36:
cvt.u64.u32	%rd146, %r108;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs27, [%rd148];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r661, 1, 0, %p31;

BB4_37:
bfe.u32 %r175, %r16, 2, 1;
setp.ne.s32	%p32, %r661, %r175;
@%p32 bra BB4_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r108;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs28, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs29, [%rd163];
st.shared.u8 [%rd162], %rs29;
st.shared.u8 [%rd163], %rs28;

BB4_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.leu.f64	%p33, %fd16, %fd15;
@%p33 bra BB4_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs30, [%rd169];
mov.u32 %r662, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB4_42;

BB4_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs31, [%rd172+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r662, 1, 0, %p35;

BB4_42:
bfe.u32 %r189, %r16, 2, 1;
setp.ne.s32	%p36, %r662, %r189;
@%p36 bra BB4_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs32, [%rd182];
ld.shared.u8 %rs33, [%rd182+1];
st.shared.u8 [%rd182], %rs33;
st.shared.u8 [%rd182+1], %rs32;

BB4_44:
bar.sync 0;
and.b32 %r192, %r16, 7;
sub.s32 %r37, %r18, %r192;
add.s32 %r194, %r37, 8;
mul.wide.u32 %rd183, %r194, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.leu.f64	%p37, %fd18, %fd17;
@%p37 bra BB4_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs34, [%rd190];
mov.u32 %r663, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB4_47;

BB4_46:
cvt.u64.u32	%rd191, %r194;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs35, [%rd193];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r663, 1, 0, %p39;

BB4_47:
bfe.u32 %r206, %r16, 3, 1;
setp.ne.s32	%p40, %r663, %r206;
@%p40 bra BB4_49;

add.s64 %rd196, %rd33, %rd186;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r194;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs36, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs37, [%rd210];
st.shared.u8 [%rd209], %rs37;
st.shared.u8 [%rd210], %rs36;

BB4_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.leu.f64	%p41, %fd20, %fd19;
@%p41 bra BB4_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs38, [%rd218];
mov.u32 %r664, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB4_52;

BB4_51:
cvt.u64.u32	%rd219, %r140;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs39, [%rd221];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r664, 1, 0, %p43;

BB4_52:
bfe.u32 %r229, %r16, 3, 1;
setp.ne.s32	%p44, %r664, %r229;
@%p44 bra BB4_54;

cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r140;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd113;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs40, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs41, [%rd236];
st.shared.u8 [%rd235], %rs41;
st.shared.u8 [%rd236], %rs40;

BB4_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.leu.f64	%p45, %fd22, %fd21;
@%p45 bra BB4_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs42, [%rd244];
mov.u32 %r665, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB4_57;

BB4_56:
cvt.u64.u32	%rd245, %r108;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs43, [%rd247];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r665, 1, 0, %p47;

BB4_57:
bfe.u32 %r251, %r16, 3, 1;
setp.ne.s32	%p48, %r665, %r251;
@%p48 bra BB4_59;

mul.wide.u32 %rd793, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r108;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd793;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs44, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs45, [%rd262];
st.shared.u8 [%rd261], %rs45;
st.shared.u8 [%rd262], %rs44;

BB4_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.leu.f64	%p49, %fd24, %fd23;
@%p49 bra BB4_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs46, [%rd268];
mov.u32 %r666, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB4_62;

BB4_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs47, [%rd271+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r666, 1, 0, %p51;

BB4_62:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p52, %r666, %r265;
@%p52 bra BB4_64;

mul.wide.u32 %rd792, %r18, 8;
cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd792;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs48, [%rd281];
ld.shared.u8 %rs49, [%rd281+1];
st.shared.u8 [%rd281], %rs49;
st.shared.u8 [%rd281+1], %rs48;

BB4_64:
bar.sync 0;
and.b32 %r268, %r16, 15;
sub.s32 %r47, %r18, %r268;
add.s32 %r270, %r47, 16;
mul.wide.u32 %rd282, %r270, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r47, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.leu.f64	%p53, %fd26, %fd25;
@%p53 bra BB4_66;

cvt.u64.u32	%rd287, %r47;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs50, [%rd289];
mov.u32 %r667, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB4_67;

BB4_66:
cvt.u64.u32	%rd290, %r270;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs51, [%rd292];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r667, 1, 0, %p55;

BB4_67:
bfe.u32 %r282, %r16, 4, 1;
setp.ne.s32	%p56, %r667, %r282;
@%p56 bra BB4_69;

mul.wide.u32 %rd791, %r47, 8;
add.s64 %rd295, %rd33, %rd791;
add.s64 %rd297, %rd33, %rd282;
cvt.u64.u32	%rd298, %r47;
st.shared.f64 [%rd286], %fd25;
cvt.u64.u32	%rd302, %r270;
st.shared.f64 [%rd284], %fd26;
ld.shared.u64 %rd305, [%rd295];
ld.shared.u64 %rd306, [%rd297];
st.shared.u64 [%rd295], %rd306;
st.shared.u64 [%rd297], %rd305;
add.s64 %rd308, %rd34, %rd298;
ld.shared.u8 %rs52, [%rd308];
add.s64 %rd309, %rd34, %rd302;
ld.shared.u8 %rs53, [%rd309];
st.shared.u8 [%rd308], %rs53;
st.shared.u8 [%rd309], %rs52;

BB4_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.leu.f64	%p57, %fd28, %fd27;
@%p57 bra BB4_71;

cvt.u64.u32	%rd315, %r37;
add.s64 %rd317, %rd34, %rd315;
ld.shared.u8 %rs54, [%rd317];
mov.u32 %r668, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB4_72;

BB4_71:
cvt.u64.u32	%rd318, %r194;
add.s64 %rd320, %rd34, %rd318;
ld.shared.u8 %rs55, [%rd320];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r668, 1, 0, %p59;

BB4_72:
bfe.u32 %r305, %r16, 4, 1;
setp.ne.s32	%p60, %r668, %r305;
@%p60 bra BB4_74;

mul.wide.u32 %rd790, %r37, 8;
cvt.u64.u32	%rd321, %r37;
st.shared.f64 [%rd187], %fd27;
cvt.u64.u32	%rd325, %r194;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd329, %rd33, %rd790;
ld.shared.u64 %rd330, [%rd329];
add.s64 %rd331, %rd33, %rd183;
ld.shared.u64 %rd332, [%rd331];
st.shared.u64 [%rd329], %rd332;
st.shared.u64 [%rd331], %rd330;
add.s64 %rd334, %rd34, %rd321;
ld.shared.u8 %rs56, [%rd334];
add.s64 %rd335, %rd34, %rd325;
ld.shared.u8 %rs57, [%rd335];
st.shared.u8 [%rd334], %rs57;
st.shared.u8 [%rd335], %rs56;

BB4_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.leu.f64	%p61, %fd30, %fd29;
@%p61 bra BB4_76;

cvt.u64.u32	%rd341, %r29;
add.s64 %rd343, %rd34, %rd341;
ld.shared.u8 %rs58, [%rd343];
mov.u32 %r669, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB4_77;

BB4_76:
add.s32 %r649, %r29, 4;
cvt.u64.u32	%rd344, %r649;
add.s64 %rd346, %rd34, %rd344;
ld.shared.u8 %rs59, [%rd346];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r669, 1, 0, %p63;

BB4_77:
bfe.u32 %r327, %r16, 4, 1;
setp.ne.s32	%p64, %r669, %r327;
@%p64 bra BB4_79;

add.s32 %r652, %r29, 4;
mul.wide.u32 %rd789, %r652, 8;
mul.wide.u32 %rd788, %r29, 8;
cvt.u64.u32	%rd347, %r29;
st.shared.f64 [%rd114], %fd29;
cvt.u64.u32	%rd351, %r652;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd355, %rd33, %rd788;
ld.shared.u64 %rd356, [%rd355];
add.s64 %rd357, %rd33, %rd789;
ld.shared.u64 %rd358, [%rd357];
st.shared.u64 [%rd355], %rd358;
st.shared.u64 [%rd357], %rd356;
add.s64 %rd360, %rd34, %rd347;
ld.shared.u8 %rs60, [%rd360];
add.s64 %rd361, %rd34, %rd351;
ld.shared.u8 %rs61, [%rd361];
st.shared.u8 [%rd360], %rs61;
st.shared.u8 [%rd361], %rs60;

BB4_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.leu.f64	%p65, %fd32, %fd31;
@%p65 bra BB4_81;

cvt.u64.u32	%rd367, %r23;
add.s64 %rd369, %rd34, %rd367;
ld.shared.u8 %rs62, [%rd369];
mov.u32 %r670, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB4_82;

BB4_81:
add.s32 %r650, %r23, 2;
cvt.u64.u32	%rd370, %r650;
add.s64 %rd372, %rd34, %rd370;
ld.shared.u8 %rs63, [%rd372];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r670, 1, 0, %p67;

BB4_82:
bfe.u32 %r349, %r16, 4, 1;
setp.ne.s32	%p68, %r670, %r349;
@%p68 bra BB4_84;

mul.wide.u32 %rd787, %r23, 8;
add.s32 %r651, %r23, 2;
cvt.u64.u32	%rd373, %r23;
st.shared.f64 [%rd67], %fd31;
cvt.u64.u32	%rd377, %r651;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd381, %rd33, %rd787;
ld.shared.u64 %rd382, [%rd381];
add.s64 %rd383, %rd33, %rd63;
ld.shared.u64 %rd384, [%rd383];
st.shared.u64 [%rd381], %rd384;
st.shared.u64 [%rd383], %rd382;
add.s64 %rd386, %rd34, %rd373;
ld.shared.u8 %rs64, [%rd386];
add.s64 %rd387, %rd34, %rd377;
ld.shared.u8 %rs65, [%rd387];
st.shared.u8 [%rd386], %rs65;
st.shared.u8 [%rd387], %rs64;

BB4_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.leu.f64	%p69, %fd34, %fd33;
@%p69 bra BB4_86;

cvt.u64.u32	%rd391, %r18;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u8 %rs66, [%rd393];
mov.u32 %r671, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB4_87;

BB4_86:
cvt.u64.u32	%rd394, %r18;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u8 %rs67, [%rd396+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r671, 1, 0, %p71;

BB4_87:
bfe.u32 %r363, %r16, 4, 1;
setp.ne.s32	%p72, %r671, %r363;
@%p72 bra BB4_89;

mul.wide.u32 %rd786, %r18, 8;
cvt.u64.u32	%rd397, %r18;
st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd402, %rd33, %rd786;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd34, %rd397;
ld.shared.u8 %rs68, [%rd406];
ld.shared.u8 %rs69, [%rd406+1];
st.shared.u8 [%rd406], %rs69;
st.shared.u8 [%rd406+1], %rs68;

BB4_89:
bar.sync 0;
and.b32 %r366, %r16, 31;
sub.s32 %r59, %r18, %r366;
add.s32 %r368, %r59, 32;
mul.wide.u32 %rd407, %r368, 8;
add.s64 %rd409, %rd32, %rd407;
mul.wide.u32 %rd410, %r59, 8;
add.s64 %rd411, %rd32, %rd410;
ld.shared.f64 %fd35, [%rd409];
ld.shared.f64 %fd36, [%rd411];
setp.leu.f64	%p73, %fd36, %fd35;
@%p73 bra BB4_91;

cvt.u64.u32	%rd412, %r59;
add.s64 %rd414, %rd34, %rd412;
ld.shared.u8 %rs70, [%rd414];
mov.u32 %r672, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB4_92;

BB4_91:
cvt.u64.u32	%rd415, %r368;
add.s64 %rd417, %rd34, %rd415;
ld.shared.u8 %rs71, [%rd417];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r672, 1, 0, %p75;

BB4_92:
bfe.u32 %r380, %r16, 5, 1;
setp.ne.s32	%p76, %r672, %r380;
@%p76 bra BB4_94;

mul.wide.u32 %rd781, %r59, 8;
add.s64 %rd420, %rd33, %rd781;
add.s64 %rd422, %rd33, %rd407;
cvt.u64.u32	%rd423, %r59;
st.shared.f64 [%rd411], %fd35;
cvt.u64.u32	%rd427, %r368;
st.shared.f64 [%rd409], %fd36;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd34, %rd423;
ld.shared.u8 %rs72, [%rd433];
add.s64 %rd434, %rd34, %rd427;
ld.shared.u8 %rs73, [%rd434];
st.shared.u8 [%rd433], %rs73;
st.shared.u8 [%rd434], %rs72;

BB4_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd284];
ld.shared.f64 %fd38, [%rd286];
setp.leu.f64	%p77, %fd38, %fd37;
@%p77 bra BB4_96;

cvt.u64.u32	%rd440, %r47;
add.s64 %rd442, %rd34, %rd440;
ld.shared.u8 %rs74, [%rd442];
mov.u32 %r673, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB4_97;

BB4_96:
add.s32 %r636, %r47, 16;
cvt.u64.u32	%rd443, %r636;
add.s64 %rd445, %rd34, %rd443;
ld.shared.u8 %rs75, [%rd445];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r673, 1, 0, %p79;

BB4_97:
bfe.u32 %r403, %r16, 5, 1;
setp.ne.s32	%p80, %r673, %r403;
@%p80 bra BB4_99;

add.s32 %r647, %r47, 16;
mul.wide.u32 %rd782, %r647, 8;
mul.wide.u32 %rd780, %r47, 8;
add.s32 %r644, %r47, 16;
cvt.u64.u32	%rd446, %r47;
st.shared.f64 [%rd286], %fd37;
cvt.u64.u32	%rd450, %r644;
st.shared.f64 [%rd284], %fd38;
add.s64 %rd454, %rd33, %rd780;
ld.shared.u64 %rd455, [%rd454];
add.s64 %rd456, %rd33, %rd782;
ld.shared.u64 %rd457, [%rd456];
st.shared.u64 [%rd454], %rd457;
st.shared.u64 [%rd456], %rd455;
add.s64 %rd459, %rd34, %rd446;
ld.shared.u8 %rs76, [%rd459];
add.s64 %rd460, %rd34, %rd450;
ld.shared.u8 %rs77, [%rd460];
st.shared.u8 [%rd459], %rs77;
st.shared.u8 [%rd460], %rs76;

BB4_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd185];
ld.shared.f64 %fd40, [%rd187];
setp.leu.f64	%p81, %fd40, %fd39;
@%p81 bra BB4_101;

cvt.u64.u32	%rd466, %r37;
add.s64 %rd468, %rd34, %rd466;
ld.shared.u8 %rs78, [%rd468];
mov.u32 %r674, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB4_102;

BB4_101:
add.s32 %r637, %r37, 8;
cvt.u64.u32	%rd469, %r637;
add.s64 %rd471, %rd34, %rd469;
ld.shared.u8 %rs79, [%rd471];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r674, 1, 0, %p83;

BB4_102:
bfe.u32 %r425, %r16, 5, 1;
setp.ne.s32	%p84, %r674, %r425;
@%p84 bra BB4_104;

add.s32 %r643, %r37, 8;
mul.wide.u32 %rd779, %r643, 8;
mul.wide.u32 %rd778, %r37, 8;
cvt.u64.u32	%rd472, %r37;
st.shared.f64 [%rd187], %fd39;
cvt.u64.u32	%rd476, %r643;
st.shared.f64 [%rd185], %fd40;
add.s64 %rd480, %rd33, %rd778;
ld.shared.u64 %rd481, [%rd480];
add.s64 %rd482, %rd33, %rd779;
ld.shared.u64 %rd483, [%rd482];
st.shared.u64 [%rd480], %rd483;
st.shared.u64 [%rd482], %rd481;
add.s64 %rd485, %rd34, %rd472;
ld.shared.u8 %rs80, [%rd485];
add.s64 %rd486, %rd34, %rd476;
ld.shared.u8 %rs81, [%rd486];
st.shared.u8 [%rd485], %rs81;
st.shared.u8 [%rd486], %rs80;

BB4_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd112];
ld.shared.f64 %fd42, [%rd114];
setp.leu.f64	%p85, %fd42, %fd41;
@%p85 bra BB4_106;

cvt.u64.u32	%rd492, %r29;
add.s64 %rd494, %rd34, %rd492;
ld.shared.u8 %rs82, [%rd494];
mov.u32 %r675, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB4_107;

BB4_106:
add.s32 %r638, %r29, 4;
cvt.u64.u32	%rd495, %r638;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u8 %rs83, [%rd497];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r675, 1, 0, %p87;

BB4_107:
bfe.u32 %r447, %r16, 5, 1;
setp.ne.s32	%p88, %r675, %r447;
@%p88 bra BB4_109;

add.s32 %r642, %r29, 4;
mul.wide.u32 %rd777, %r642, 8;
mul.wide.u32 %rd776, %r29, 8;
cvt.u64.u32	%rd498, %r29;
st.shared.f64 [%rd114], %fd41;
cvt.u64.u32	%rd502, %r642;
st.shared.f64 [%rd112], %fd42;
add.s64 %rd506, %rd33, %rd776;
ld.shared.u64 %rd507, [%rd506];
add.s64 %rd508, %rd33, %rd777;
ld.shared.u64 %rd509, [%rd508];
st.shared.u64 [%rd506], %rd509;
st.shared.u64 [%rd508], %rd507;
add.s64 %rd511, %rd34, %rd498;
ld.shared.u8 %rs84, [%rd511];
add.s64 %rd512, %rd34, %rd502;
ld.shared.u8 %rs85, [%rd512];
st.shared.u8 [%rd511], %rs85;
st.shared.u8 [%rd512], %rs84;

BB4_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd65];
ld.shared.f64 %fd44, [%rd67];
setp.leu.f64	%p89, %fd44, %fd43;
@%p89 bra BB4_111;

cvt.u64.u32	%rd518, %r23;
add.s64 %rd520, %rd34, %rd518;
ld.shared.u8 %rs86, [%rd520];
mov.u32 %r676, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB4_112;

BB4_111:
add.s32 %r639, %r23, 2;
cvt.u64.u32	%rd521, %r639;
add.s64 %rd523, %rd34, %rd521;
ld.shared.u8 %rs87, [%rd523];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r676, 1, 0, %p91;

BB4_112:
bfe.u32 %r469, %r16, 5, 1;
setp.ne.s32	%p92, %r676, %r469;
@%p92 bra BB4_114;

add.s32 %r641, %r23, 2;
mul.wide.u32 %rd775, %r641, 8;
mul.wide.u32 %rd774, %r23, 8;
cvt.u64.u32	%rd524, %r23;
st.shared.f64 [%rd67], %fd43;
cvt.u64.u32	%rd528, %r641;
st.shared.f64 [%rd65], %fd44;
add.s64 %rd532, %rd33, %rd774;
ld.shared.u64 %rd533, [%rd532];
add.s64 %rd534, %rd33, %rd775;
ld.shared.u64 %rd535, [%rd534];
st.shared.u64 [%rd532], %rd535;
st.shared.u64 [%rd534], %rd533;
add.s64 %rd537, %rd34, %rd524;
ld.shared.u8 %rs88, [%rd537];
add.s64 %rd538, %rd34, %rd528;
ld.shared.u8 %rs89, [%rd538];
st.shared.u8 [%rd537], %rs89;
st.shared.u8 [%rd538], %rs88;

BB4_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd45+8];
ld.shared.f64 %fd46, [%rd45];
setp.leu.f64	%p93, %fd46, %fd45;
@%p93 bra BB4_116;

cvt.u64.u32	%rd542, %r18;
add.s64 %rd544, %rd34, %rd542;
ld.shared.u8 %rs90, [%rd544];
mov.u32 %r677, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB4_117;

BB4_116:
cvt.u64.u32	%rd545, %r18;
add.s64 %rd547, %rd34, %rd545;
ld.shared.u8 %rs91, [%rd547+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r677, 1, 0, %p95;

BB4_117:
bfe.u32 %r483, %r16, 5, 1;
setp.ne.s32	%p96, %r677, %r483;
@%p96 bra BB4_119;

mul.wide.u32 %rd773, %r18, 8;
cvt.u64.u32	%rd548, %r18;
st.shared.f64 [%rd45], %fd45;
st.shared.f64 [%rd45+8], %fd46;
add.s64 %rd553, %rd33, %rd773;
ld.shared.u64 %rd554, [%rd553];
ld.shared.u64 %rd555, [%rd553+8];
st.shared.u64 [%rd553], %rd555;
st.shared.u64 [%rd553+8], %rd554;
add.s64 %rd557, %rd34, %rd548;
ld.shared.u8 %rs92, [%rd557];
ld.shared.u8 %rs93, [%rd557+1];
st.shared.u8 [%rd557], %rs93;
st.shared.u8 [%rd557+1], %rs92;

BB4_119:
bar.sync 0;
mov.u64 %rd772, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r486, %r16, 63;
sub.s32 %r487, %r18, %r486;
add.s32 %r488, %r487, 64;
mul.wide.u32 %rd558, %r488, 8;
add.s64 %rd560, %rd772, %rd558;
mul.wide.u32 %rd561, %r487, 8;
add.s64 %rd562, %rd772, %rd561;
ld.shared.f64 %fd47, [%rd560];
ld.shared.f64 %fd48, [%rd562];
setp.leu.f64	%p97, %fd48, %fd47;
@%p97 bra BB4_121;

cvt.u64.u32	%rd563, %r487;
add.s64 %rd565, %rd34, %rd563;
ld.shared.u8 %rs94, [%rd565];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB4_123;

BB4_121:
add.s32 %r648, %r487, 64;
cvt.u64.u32	%rd566, %r648;
add.s64 %rd568, %rd34, %rd566;
ld.shared.u8 %rs1, [%rd568];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB4_123;

mul.wide.u32 %rd785, %r487, 8;
mov.u64 %rd784, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd783, %rd784, %rd785;
mul.wide.u32 %rd760, %r488, 8;
mul.wide.u32 %rd759, %r487, 8;
cvt.u64.u32	%rd569, %r487;
st.shared.f64 [%rd783], %fd47;
st.shared.f64 [%rd560], %fd48;
add.s64 %rd577, %rd33, %rd759;
ld.shared.u64 %rd578, [%rd577];
add.s64 %rd579, %rd33, %rd760;
ld.shared.u64 %rd580, [%rd579];
st.shared.u64 [%rd577], %rd580;
st.shared.u64 [%rd579], %rd578;
add.s64 %rd582, %rd34, %rd569;
ld.shared.u8 %rs95, [%rd582];
st.shared.u8 [%rd582], %rs1;
st.shared.u8 [%rd568], %rs95;

BB4_123:
bar.sync 0;
ld.shared.f64 %fd49, [%rd409];
ld.shared.f64 %fd50, [%rd411];
setp.leu.f64	%p100, %fd50, %fd49;
@%p100 bra BB4_125;

cvt.u64.u32	%rd589, %r59;
add.s64 %rd591, %rd34, %rd589;
ld.shared.u8 %rs96, [%rd591];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB4_127;

BB4_125:
add.s32 %r616, %r59, 32;
cvt.u64.u32	%rd592, %r616;
add.s64 %rd594, %rd34, %rd592;
ld.shared.u8 %rs2, [%rd594];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB4_127;

add.s32 %r617, %r59, 32;
mul.wide.u32 %rd762, %r617, 8;
mul.wide.u32 %rd761, %r59, 8;
cvt.u64.u32	%rd595, %r59;
st.shared.f64 [%rd411], %fd49;
st.shared.f64 [%rd409], %fd50;
add.s64 %rd603, %rd33, %rd761;
ld.shared.u64 %rd604, [%rd603];
add.s64 %rd605, %rd33, %rd762;
ld.shared.u64 %rd606, [%rd605];
st.shared.u64 [%rd603], %rd606;
st.shared.u64 [%rd605], %rd604;
add.s64 %rd608, %rd34, %rd595;
ld.shared.u8 %rs97, [%rd608];
st.shared.u8 [%rd608], %rs2;
st.shared.u8 [%rd594], %rs97;

BB4_127:
bar.sync 0;
ld.shared.f64 %fd51, [%rd284];
ld.shared.f64 %fd52, [%rd286];
setp.leu.f64	%p103, %fd52, %fd51;
@%p103 bra BB4_129;

cvt.u64.u32	%rd615, %r47;
add.s64 %rd617, %rd34, %rd615;
ld.shared.u8 %rs98, [%rd617];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB4_131;

BB4_129:
add.s32 %r618, %r47, 16;
cvt.u64.u32	%rd618, %r618;
add.s64 %rd620, %rd34, %rd618;
ld.shared.u8 %rs3, [%rd620];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB4_131;

add.s32 %r619, %r47, 16;
mul.wide.u32 %rd764, %r619, 8;
mul.wide.u32 %rd763, %r47, 8;
cvt.u64.u32	%rd621, %r47;
st.shared.f64 [%rd286], %fd51;
st.shared.f64 [%rd284], %fd52;
add.s64 %rd629, %rd33, %rd763;
ld.shared.u64 %rd630, [%rd629];
add.s64 %rd631, %rd33, %rd764;
ld.shared.u64 %rd632, [%rd631];
st.shared.u64 [%rd629], %rd632;
st.shared.u64 [%rd631], %rd630;
add.s64 %rd634, %rd34, %rd621;
ld.shared.u8 %rs99, [%rd634];
st.shared.u8 [%rd634], %rs3;
st.shared.u8 [%rd620], %rs99;

BB4_131:
bar.sync 0;
ld.shared.f64 %fd53, [%rd185];
ld.shared.f64 %fd54, [%rd187];
setp.leu.f64	%p106, %fd54, %fd53;
@%p106 bra BB4_133;

cvt.u64.u32	%rd641, %r37;
add.s64 %rd643, %rd34, %rd641;
ld.shared.u8 %rs100, [%rd643];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB4_135;

BB4_133:
add.s32 %r620, %r37, 8;
cvt.u64.u32	%rd644, %r620;
add.s64 %rd646, %rd34, %rd644;
ld.shared.u8 %rs4, [%rd646];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB4_135;

add.s32 %r621, %r37, 8;
mul.wide.u32 %rd766, %r621, 8;
mul.wide.u32 %rd765, %r37, 8;
cvt.u64.u32	%rd647, %r37;
st.shared.f64 [%rd187], %fd53;
st.shared.f64 [%rd185], %fd54;
add.s64 %rd655, %rd33, %rd765;
ld.shared.u64 %rd656, [%rd655];
add.s64 %rd657, %rd33, %rd766;
ld.shared.u64 %rd658, [%rd657];
st.shared.u64 [%rd655], %rd658;
st.shared.u64 [%rd657], %rd656;
add.s64 %rd660, %rd34, %rd647;
ld.shared.u8 %rs101, [%rd660];
st.shared.u8 [%rd660], %rs4;
st.shared.u8 [%rd646], %rs101;

BB4_135:
bar.sync 0;
ld.shared.f64 %fd55, [%rd112];
ld.shared.f64 %fd56, [%rd114];
setp.leu.f64	%p109, %fd56, %fd55;
@%p109 bra BB4_137;

cvt.u64.u32	%rd667, %r29;
add.s64 %rd669, %rd34, %rd667;
ld.shared.u8 %rs102, [%rd669];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB4_139;

BB4_137:
add.s32 %r622, %r29, 4;
cvt.u64.u32	%rd670, %r622;
add.s64 %rd672, %rd34, %rd670;
ld.shared.u8 %rs5, [%rd672];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB4_139;

add.s32 %r623, %r29, 4;
mul.wide.u32 %rd768, %r623, 8;
mul.wide.u32 %rd767, %r29, 8;
cvt.u64.u32	%rd673, %r29;
st.shared.f64 [%rd114], %fd55;
st.shared.f64 [%rd112], %fd56;
add.s64 %rd681, %rd33, %rd767;
ld.shared.u64 %rd682, [%rd681];
add.s64 %rd683, %rd33, %rd768;
ld.shared.u64 %rd684, [%rd683];
st.shared.u64 [%rd681], %rd684;
st.shared.u64 [%rd683], %rd682;
add.s64 %rd686, %rd34, %rd673;
ld.shared.u8 %rs103, [%rd686];
st.shared.u8 [%rd686], %rs5;
st.shared.u8 [%rd672], %rs103;

BB4_139:
bar.sync 0;
ld.shared.f64 %fd57, [%rd65];
ld.shared.f64 %fd58, [%rd67];
setp.leu.f64	%p112, %fd58, %fd57;
@%p112 bra BB4_141;

cvt.u64.u32	%rd693, %r23;
add.s64 %rd695, %rd34, %rd693;
ld.shared.u8 %rs104, [%rd695];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB4_143;

BB4_141:
add.s32 %r624, %r23, 2;
cvt.u64.u32	%rd696, %r624;
add.s64 %rd698, %rd34, %rd696;
ld.shared.u8 %rs6, [%rd698];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB4_143;

add.s32 %r625, %r23, 2;
mul.wide.u32 %rd770, %r625, 8;
mul.wide.u32 %rd769, %r23, 8;
cvt.u64.u32	%rd699, %r23;
st.shared.f64 [%rd67], %fd57;
st.shared.f64 [%rd65], %fd58;
add.s64 %rd707, %rd33, %rd769;
ld.shared.u64 %rd708, [%rd707];
add.s64 %rd709, %rd33, %rd770;
ld.shared.u64 %rd710, [%rd709];
st.shared.u64 [%rd707], %rd710;
st.shared.u64 [%rd709], %rd708;
add.s64 %rd712, %rd34, %rd699;
ld.shared.u8 %rs105, [%rd712];
st.shared.u8 [%rd712], %rs6;
st.shared.u8 [%rd698], %rs105;

BB4_143:
bar.sync 0;
ld.shared.f64 %fd59, [%rd45+8];
ld.shared.f64 %fd60, [%rd45];
setp.leu.f64	%p115, %fd60, %fd59;
@%p115 bra BB4_145;

cvt.u64.u32	%rd717, %r18;
add.s64 %rd719, %rd34, %rd717;
ld.shared.u8 %rs106, [%rd719];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB4_147;

BB4_145:
cvt.u64.u32	%rd720, %r18;
add.s64 %rd722, %rd34, %rd720;
ld.shared.u8 %rs7, [%rd722+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB4_147;

mov.u32 %r627, %tid.x;
shl.b32 %r626, %r627, 1;
mul.wide.u32 %rd771, %r626, 8;
st.shared.f64 [%rd45], %fd59;
st.shared.f64 [%rd45+8], %fd60;
add.s64 %rd728, %rd33, %rd771;
ld.shared.u64 %rd729, [%rd728];
ld.shared.u64 %rd730, [%rd728+8];
st.shared.u64 [%rd728], %rd730;
st.shared.u64 [%rd728+8], %rd729;
ld.shared.u8 %rs107, [%rd722];
st.shared.u8 [%rd722], %rs7;
st.shared.u8 [%rd722+1], %rs107;

BB4_147:
ld.param.u32 %r640, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p120, %r16, %r640;
bar.sync 0;
@!%p120 bra BB4_149;
bra.uni BB4_148;

BB4_148:
ld.param.u32 %r646, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r635, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r634, %tid.x;
ld.shared.f64 %fd63, [%rd11];
mad.lo.s32 %r608, %r634, %r635, %r4;
cvta.to.global.u64 %rd736, %rd8;
mul.wide.u32 %rd737, %r608, 8;
add.s64 %rd738, %rd736, %rd737;
st.global.f64 [%rd738], %fd63;
ld.shared.u64 %rd741, [%rd12];
ld.local.u64 %rd742, [%rd2];
cvta.to.global.u64 %rd743, %rd742;
mad.lo.s32 %r609, %r634, %r646, %r15;
mul.wide.u32 %rd744, %r609, 8;
add.s64 %rd745, %rd743, %rd744;
st.global.u64 [%rd745], %rd741;

BB4_149:
mov.u32 %r630, %tid.x;
ld.param.u32 %r629, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r628, %r630, 64;
setp.ge.u32	%p119, %r628, %r629;
@%p119 bra BB4_151;

ld.param.u32 %r645, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r633, %tid.x;
add.s32 %r632, %r633, 64;
ld.param.u32 %r631, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd64, [%rd11+512];
mad.lo.s32 %r614, %r632, %r631, %r4;
cvta.to.global.u64 %rd749, %rd8;
mul.wide.u32 %rd750, %r614, 8;
add.s64 %rd751, %rd749, %rd750;
st.global.f64 [%rd751], %fd64;
ld.shared.u64 %rd754, [%rd12+512];
ld.local.u64 %rd755, [%rd2];
cvta.to.global.u64 %rd756, %rd755;
mad.lo.s32 %r615, %r632, %r645, %r15;
mul.wide.u32 %rd757, %r615, 8;
add.s64 %rd758, %rd756, %rd757;
st.global.u64 [%rd758], %rd754;

BB4_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<108>;
.reg .b32 %r<678>;
.reg .f64 %fd<67>;
.reg .b64 %rd<798>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd797, __local_depot5;
cvta.local.u64 %SP, %rd797;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r653, 0;
mov.pred %p4, 0;
@%p4 bra BB5_2;

BB5_1:
mul.wide.s32 %rd17, %r653, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r653, %r653, 1;
setp.lt.u32	%p5, %r653, 27;
@%p5 bra BB5_1;

BB5_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r655, %r82, %r83, %r84;
setp.ge.u32	%p6, %r655, %r74;
@%p6 bra BB5_151;

ld.param.u32 %r86, [%rd1+108];
mul.lo.s32 %r4, %r655, %r86;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r654, %r5, -1;
mov.u32 %r656, 0;
setp.lt.s32	%p7, %r654, 1;
@%p7 bra BB5_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd794, %rd2, %rd21;
mov.u32 %r656, 0;

BB5_5:
ld.local.u32 %r88, [%rd794+4];
rem.u32 %r89, %r655, %r88;
ld.local.u32 %r90, [%rd794+104];
mad.lo.s32 %r656, %r90, %r89, %r656;
div.u32 %r655, %r655, %r88;
add.s64 %rd794, %rd794, -4;
add.s32 %r654, %r654, -1;
setp.gt.s32	%p8, %r654, 0;
@%p8 bra BB5_5;

BB5_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r91, [%rd2+108];
mad.lo.s32 %r15, %r91, %r655, %r656;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r75;
@%p9 bra BB5_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r92, %r16, %r76, %r4;
mul.wide.u32 %rd23, %r92, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd65, [%rd24];

BB5_8:
mov.u64 %rd795, 0;
@%p9 bra BB5_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r93, %r16, %r77, %r15;
mul.wide.u32 %rd28, %r93, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd795, [%rd29];

BB5_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd65;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd795;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs8;
setp.lt.u32	%p2, %r17, %r75;
mov.f64 %fd66, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r75;
@%p11 bra BB5_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r94, %r17, %r76, %r4;
mul.wide.u32 %rd36, %r94, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd66, [%rd37];

BB5_12:
mov.u64 %rd796, 0;
@%p11 bra BB5_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r95, %r17, %r77, %r15;
mul.wide.u32 %rd41, %r95, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd796, [%rd42];

BB5_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.f64 [%rd11+512], %fd66;
st.shared.u64 [%rd12+512], %rd796;
st.shared.u8 [%rd13+64], %rs9;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.geu.f64	%p13, %fd6, %fd5;
@%p13 bra BB5_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs10, [%rd48];
mov.u32 %r657, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB5_17;

BB5_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs11, [%rd51+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r657, 1, 0, %p15;

BB5_17:
and.b32 %r102, %r16, 1;
setp.ne.s32	%p16, %r657, %r102;
@%p16 bra BB5_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs12, [%rd62];
ld.shared.u8 %rs13, [%rd62+1];
st.shared.u8 [%rd62], %rs13;
st.shared.u8 [%rd62+1], %rs12;

BB5_19:
bar.sync 0;
sub.s32 %r23, %r18, %r102;
add.s32 %r108, %r23, 2;
mul.wide.u32 %rd63, %r108, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.geu.f64	%p17, %fd8, %fd7;
@%p17 bra BB5_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs14, [%rd70];
mov.u32 %r658, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB5_22;

BB5_21:
cvt.u64.u32	%rd71, %r108;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs15, [%rd73];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r658, 1, 0, %p19;

BB5_22:
bfe.u32 %r120, %r16, 1, 1;
setp.ne.s32	%p20, %r658, %r120;
@%p20 bra BB5_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r108;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs16, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs17, [%rd90];
st.shared.u8 [%rd89], %rs17;
st.shared.u8 [%rd90], %rs16;

BB5_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.geu.f64	%p21, %fd10, %fd9;
@%p21 bra BB5_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs18, [%rd96];
mov.u32 %r659, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB5_27;

BB5_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs19, [%rd99+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r659, 1, 0, %p23;

BB5_27:
bfe.u32 %r135, %r16, 1, 1;
setp.ne.s32	%p24, %r659, %r135;
@%p24 bra BB5_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs20, [%rd109];
ld.shared.u8 %rs21, [%rd109+1];
st.shared.u8 [%rd109], %rs21;
st.shared.u8 [%rd109+1], %rs20;

BB5_29:
bar.sync 0;
and.b32 %r138, %r16, 3;
sub.s32 %r29, %r18, %r138;
add.s32 %r140, %r29, 4;
mul.wide.u32 %rd110, %r140, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.geu.f64	%p25, %fd12, %fd11;
@%p25 bra BB5_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs22, [%rd117];
mov.u32 %r660, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB5_32;

BB5_31:
cvt.u64.u32	%rd118, %r140;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs23, [%rd120];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r660, 1, 0, %p27;

BB5_32:
bfe.u32 %r152, %r16, 2, 1;
setp.ne.s32	%p28, %r660, %r152;
@%p28 bra BB5_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r140;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs24, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs25, [%rd137];
st.shared.u8 [%rd136], %rs25;
st.shared.u8 [%rd137], %rs24;

BB5_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB5_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs26, [%rd145];
mov.u32 %r661, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB5_37;

BB5_36:
cvt.u64.u32	%rd146, %r108;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs27, [%rd148];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r661, 1, 0, %p31;

BB5_37:
bfe.u32 %r175, %r16, 2, 1;
setp.ne.s32	%p32, %r661, %r175;
@%p32 bra BB5_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r108;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs28, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs29, [%rd163];
st.shared.u8 [%rd162], %rs29;
st.shared.u8 [%rd163], %rs28;

BB5_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.geu.f64	%p33, %fd16, %fd15;
@%p33 bra BB5_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs30, [%rd169];
mov.u32 %r662, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB5_42;

BB5_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs31, [%rd172+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r662, 1, 0, %p35;

BB5_42:
bfe.u32 %r189, %r16, 2, 1;
setp.ne.s32	%p36, %r662, %r189;
@%p36 bra BB5_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs32, [%rd182];
ld.shared.u8 %rs33, [%rd182+1];
st.shared.u8 [%rd182], %rs33;
st.shared.u8 [%rd182+1], %rs32;

BB5_44:
bar.sync 0;
and.b32 %r192, %r16, 7;
sub.s32 %r37, %r18, %r192;
add.s32 %r194, %r37, 8;
mul.wide.u32 %rd183, %r194, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.geu.f64	%p37, %fd18, %fd17;
@%p37 bra BB5_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs34, [%rd190];
mov.u32 %r663, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB5_47;

BB5_46:
cvt.u64.u32	%rd191, %r194;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs35, [%rd193];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r663, 1, 0, %p39;

BB5_47:
bfe.u32 %r206, %r16, 3, 1;
setp.ne.s32	%p40, %r663, %r206;
@%p40 bra BB5_49;

add.s64 %rd196, %rd33, %rd186;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r194;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs36, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs37, [%rd210];
st.shared.u8 [%rd209], %rs37;
st.shared.u8 [%rd210], %rs36;

BB5_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB5_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs38, [%rd218];
mov.u32 %r664, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB5_52;

BB5_51:
cvt.u64.u32	%rd219, %r140;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs39, [%rd221];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r664, 1, 0, %p43;

BB5_52:
bfe.u32 %r229, %r16, 3, 1;
setp.ne.s32	%p44, %r664, %r229;
@%p44 bra BB5_54;

cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r140;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd113;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs40, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs41, [%rd236];
st.shared.u8 [%rd235], %rs41;
st.shared.u8 [%rd236], %rs40;

BB5_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.geu.f64	%p45, %fd22, %fd21;
@%p45 bra BB5_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs42, [%rd244];
mov.u32 %r665, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB5_57;

BB5_56:
cvt.u64.u32	%rd245, %r108;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs43, [%rd247];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r665, 1, 0, %p47;

BB5_57:
bfe.u32 %r251, %r16, 3, 1;
setp.ne.s32	%p48, %r665, %r251;
@%p48 bra BB5_59;

mul.wide.u32 %rd793, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r108;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd793;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs44, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs45, [%rd262];
st.shared.u8 [%rd261], %rs45;
st.shared.u8 [%rd262], %rs44;

BB5_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.geu.f64	%p49, %fd24, %fd23;
@%p49 bra BB5_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs46, [%rd268];
mov.u32 %r666, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB5_62;

BB5_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs47, [%rd271+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r666, 1, 0, %p51;

BB5_62:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p52, %r666, %r265;
@%p52 bra BB5_64;

mul.wide.u32 %rd792, %r18, 8;
cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd792;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs48, [%rd281];
ld.shared.u8 %rs49, [%rd281+1];
st.shared.u8 [%rd281], %rs49;
st.shared.u8 [%rd281+1], %rs48;

BB5_64:
bar.sync 0;
and.b32 %r268, %r16, 15;
sub.s32 %r47, %r18, %r268;
add.s32 %r270, %r47, 16;
mul.wide.u32 %rd282, %r270, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r47, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.geu.f64	%p53, %fd26, %fd25;
@%p53 bra BB5_66;

cvt.u64.u32	%rd287, %r47;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs50, [%rd289];
mov.u32 %r667, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB5_67;

BB5_66:
cvt.u64.u32	%rd290, %r270;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs51, [%rd292];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r667, 1, 0, %p55;

BB5_67:
bfe.u32 %r282, %r16, 4, 1;
setp.ne.s32	%p56, %r667, %r282;
@%p56 bra BB5_69;

mul.wide.u32 %rd791, %r47, 8;
add.s64 %rd295, %rd33, %rd791;
add.s64 %rd297, %rd33, %rd282;
cvt.u64.u32	%rd298, %r47;
st.shared.f64 [%rd286], %fd25;
cvt.u64.u32	%rd302, %r270;
st.shared.f64 [%rd284], %fd26;
ld.shared.u64 %rd305, [%rd295];
ld.shared.u64 %rd306, [%rd297];
st.shared.u64 [%rd295], %rd306;
st.shared.u64 [%rd297], %rd305;
add.s64 %rd308, %rd34, %rd298;
ld.shared.u8 %rs52, [%rd308];
add.s64 %rd309, %rd34, %rd302;
ld.shared.u8 %rs53, [%rd309];
st.shared.u8 [%rd308], %rs53;
st.shared.u8 [%rd309], %rs52;

BB5_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.geu.f64	%p57, %fd28, %fd27;
@%p57 bra BB5_71;

cvt.u64.u32	%rd315, %r37;
add.s64 %rd317, %rd34, %rd315;
ld.shared.u8 %rs54, [%rd317];
mov.u32 %r668, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB5_72;

BB5_71:
cvt.u64.u32	%rd318, %r194;
add.s64 %rd320, %rd34, %rd318;
ld.shared.u8 %rs55, [%rd320];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r668, 1, 0, %p59;

BB5_72:
bfe.u32 %r305, %r16, 4, 1;
setp.ne.s32	%p60, %r668, %r305;
@%p60 bra BB5_74;

mul.wide.u32 %rd790, %r37, 8;
cvt.u64.u32	%rd321, %r37;
st.shared.f64 [%rd187], %fd27;
cvt.u64.u32	%rd325, %r194;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd329, %rd33, %rd790;
ld.shared.u64 %rd330, [%rd329];
add.s64 %rd331, %rd33, %rd183;
ld.shared.u64 %rd332, [%rd331];
st.shared.u64 [%rd329], %rd332;
st.shared.u64 [%rd331], %rd330;
add.s64 %rd334, %rd34, %rd321;
ld.shared.u8 %rs56, [%rd334];
add.s64 %rd335, %rd34, %rd325;
ld.shared.u8 %rs57, [%rd335];
st.shared.u8 [%rd334], %rs57;
st.shared.u8 [%rd335], %rs56;

BB5_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.geu.f64	%p61, %fd30, %fd29;
@%p61 bra BB5_76;

cvt.u64.u32	%rd341, %r29;
add.s64 %rd343, %rd34, %rd341;
ld.shared.u8 %rs58, [%rd343];
mov.u32 %r669, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB5_77;

BB5_76:
add.s32 %r649, %r29, 4;
cvt.u64.u32	%rd344, %r649;
add.s64 %rd346, %rd34, %rd344;
ld.shared.u8 %rs59, [%rd346];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r669, 1, 0, %p63;

BB5_77:
bfe.u32 %r327, %r16, 4, 1;
setp.ne.s32	%p64, %r669, %r327;
@%p64 bra BB5_79;

add.s32 %r652, %r29, 4;
mul.wide.u32 %rd789, %r652, 8;
mul.wide.u32 %rd788, %r29, 8;
cvt.u64.u32	%rd347, %r29;
st.shared.f64 [%rd114], %fd29;
cvt.u64.u32	%rd351, %r652;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd355, %rd33, %rd788;
ld.shared.u64 %rd356, [%rd355];
add.s64 %rd357, %rd33, %rd789;
ld.shared.u64 %rd358, [%rd357];
st.shared.u64 [%rd355], %rd358;
st.shared.u64 [%rd357], %rd356;
add.s64 %rd360, %rd34, %rd347;
ld.shared.u8 %rs60, [%rd360];
add.s64 %rd361, %rd34, %rd351;
ld.shared.u8 %rs61, [%rd361];
st.shared.u8 [%rd360], %rs61;
st.shared.u8 [%rd361], %rs60;

BB5_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.geu.f64	%p65, %fd32, %fd31;
@%p65 bra BB5_81;

cvt.u64.u32	%rd367, %r23;
add.s64 %rd369, %rd34, %rd367;
ld.shared.u8 %rs62, [%rd369];
mov.u32 %r670, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB5_82;

BB5_81:
add.s32 %r650, %r23, 2;
cvt.u64.u32	%rd370, %r650;
add.s64 %rd372, %rd34, %rd370;
ld.shared.u8 %rs63, [%rd372];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r670, 1, 0, %p67;

BB5_82:
bfe.u32 %r349, %r16, 4, 1;
setp.ne.s32	%p68, %r670, %r349;
@%p68 bra BB5_84;

mul.wide.u32 %rd787, %r23, 8;
add.s32 %r651, %r23, 2;
cvt.u64.u32	%rd373, %r23;
st.shared.f64 [%rd67], %fd31;
cvt.u64.u32	%rd377, %r651;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd381, %rd33, %rd787;
ld.shared.u64 %rd382, [%rd381];
add.s64 %rd383, %rd33, %rd63;
ld.shared.u64 %rd384, [%rd383];
st.shared.u64 [%rd381], %rd384;
st.shared.u64 [%rd383], %rd382;
add.s64 %rd386, %rd34, %rd373;
ld.shared.u8 %rs64, [%rd386];
add.s64 %rd387, %rd34, %rd377;
ld.shared.u8 %rs65, [%rd387];
st.shared.u8 [%rd386], %rs65;
st.shared.u8 [%rd387], %rs64;

BB5_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.geu.f64	%p69, %fd34, %fd33;
@%p69 bra BB5_86;

cvt.u64.u32	%rd391, %r18;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u8 %rs66, [%rd393];
mov.u32 %r671, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB5_87;

BB5_86:
cvt.u64.u32	%rd394, %r18;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u8 %rs67, [%rd396+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r671, 1, 0, %p71;

BB5_87:
bfe.u32 %r363, %r16, 4, 1;
setp.ne.s32	%p72, %r671, %r363;
@%p72 bra BB5_89;

mul.wide.u32 %rd786, %r18, 8;
cvt.u64.u32	%rd397, %r18;
st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd402, %rd33, %rd786;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd34, %rd397;
ld.shared.u8 %rs68, [%rd406];
ld.shared.u8 %rs69, [%rd406+1];
st.shared.u8 [%rd406], %rs69;
st.shared.u8 [%rd406+1], %rs68;

BB5_89:
bar.sync 0;
and.b32 %r366, %r16, 31;
sub.s32 %r59, %r18, %r366;
add.s32 %r368, %r59, 32;
mul.wide.u32 %rd407, %r368, 8;
add.s64 %rd409, %rd32, %rd407;
mul.wide.u32 %rd410, %r59, 8;
add.s64 %rd411, %rd32, %rd410;
ld.shared.f64 %fd35, [%rd409];
ld.shared.f64 %fd36, [%rd411];
setp.geu.f64	%p73, %fd36, %fd35;
@%p73 bra BB5_91;

cvt.u64.u32	%rd412, %r59;
add.s64 %rd414, %rd34, %rd412;
ld.shared.u8 %rs70, [%rd414];
mov.u32 %r672, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB5_92;

BB5_91:
cvt.u64.u32	%rd415, %r368;
add.s64 %rd417, %rd34, %rd415;
ld.shared.u8 %rs71, [%rd417];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r672, 1, 0, %p75;

BB5_92:
bfe.u32 %r380, %r16, 5, 1;
setp.ne.s32	%p76, %r672, %r380;
@%p76 bra BB5_94;

mul.wide.u32 %rd781, %r59, 8;
add.s64 %rd420, %rd33, %rd781;
add.s64 %rd422, %rd33, %rd407;
cvt.u64.u32	%rd423, %r59;
st.shared.f64 [%rd411], %fd35;
cvt.u64.u32	%rd427, %r368;
st.shared.f64 [%rd409], %fd36;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd34, %rd423;
ld.shared.u8 %rs72, [%rd433];
add.s64 %rd434, %rd34, %rd427;
ld.shared.u8 %rs73, [%rd434];
st.shared.u8 [%rd433], %rs73;
st.shared.u8 [%rd434], %rs72;

BB5_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd284];
ld.shared.f64 %fd38, [%rd286];
setp.geu.f64	%p77, %fd38, %fd37;
@%p77 bra BB5_96;

cvt.u64.u32	%rd440, %r47;
add.s64 %rd442, %rd34, %rd440;
ld.shared.u8 %rs74, [%rd442];
mov.u32 %r673, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB5_97;

BB5_96:
add.s32 %r636, %r47, 16;
cvt.u64.u32	%rd443, %r636;
add.s64 %rd445, %rd34, %rd443;
ld.shared.u8 %rs75, [%rd445];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r673, 1, 0, %p79;

BB5_97:
bfe.u32 %r403, %r16, 5, 1;
setp.ne.s32	%p80, %r673, %r403;
@%p80 bra BB5_99;

add.s32 %r647, %r47, 16;
mul.wide.u32 %rd782, %r647, 8;
mul.wide.u32 %rd780, %r47, 8;
add.s32 %r644, %r47, 16;
cvt.u64.u32	%rd446, %r47;
st.shared.f64 [%rd286], %fd37;
cvt.u64.u32	%rd450, %r644;
st.shared.f64 [%rd284], %fd38;
add.s64 %rd454, %rd33, %rd780;
ld.shared.u64 %rd455, [%rd454];
add.s64 %rd456, %rd33, %rd782;
ld.shared.u64 %rd457, [%rd456];
st.shared.u64 [%rd454], %rd457;
st.shared.u64 [%rd456], %rd455;
add.s64 %rd459, %rd34, %rd446;
ld.shared.u8 %rs76, [%rd459];
add.s64 %rd460, %rd34, %rd450;
ld.shared.u8 %rs77, [%rd460];
st.shared.u8 [%rd459], %rs77;
st.shared.u8 [%rd460], %rs76;

BB5_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd185];
ld.shared.f64 %fd40, [%rd187];
setp.geu.f64	%p81, %fd40, %fd39;
@%p81 bra BB5_101;

cvt.u64.u32	%rd466, %r37;
add.s64 %rd468, %rd34, %rd466;
ld.shared.u8 %rs78, [%rd468];
mov.u32 %r674, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB5_102;

BB5_101:
add.s32 %r637, %r37, 8;
cvt.u64.u32	%rd469, %r637;
add.s64 %rd471, %rd34, %rd469;
ld.shared.u8 %rs79, [%rd471];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r674, 1, 0, %p83;

BB5_102:
bfe.u32 %r425, %r16, 5, 1;
setp.ne.s32	%p84, %r674, %r425;
@%p84 bra BB5_104;

add.s32 %r643, %r37, 8;
mul.wide.u32 %rd779, %r643, 8;
mul.wide.u32 %rd778, %r37, 8;
cvt.u64.u32	%rd472, %r37;
st.shared.f64 [%rd187], %fd39;
cvt.u64.u32	%rd476, %r643;
st.shared.f64 [%rd185], %fd40;
add.s64 %rd480, %rd33, %rd778;
ld.shared.u64 %rd481, [%rd480];
add.s64 %rd482, %rd33, %rd779;
ld.shared.u64 %rd483, [%rd482];
st.shared.u64 [%rd480], %rd483;
st.shared.u64 [%rd482], %rd481;
add.s64 %rd485, %rd34, %rd472;
ld.shared.u8 %rs80, [%rd485];
add.s64 %rd486, %rd34, %rd476;
ld.shared.u8 %rs81, [%rd486];
st.shared.u8 [%rd485], %rs81;
st.shared.u8 [%rd486], %rs80;

BB5_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd112];
ld.shared.f64 %fd42, [%rd114];
setp.geu.f64	%p85, %fd42, %fd41;
@%p85 bra BB5_106;

cvt.u64.u32	%rd492, %r29;
add.s64 %rd494, %rd34, %rd492;
ld.shared.u8 %rs82, [%rd494];
mov.u32 %r675, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB5_107;

BB5_106:
add.s32 %r638, %r29, 4;
cvt.u64.u32	%rd495, %r638;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u8 %rs83, [%rd497];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r675, 1, 0, %p87;

BB5_107:
bfe.u32 %r447, %r16, 5, 1;
setp.ne.s32	%p88, %r675, %r447;
@%p88 bra BB5_109;

add.s32 %r642, %r29, 4;
mul.wide.u32 %rd777, %r642, 8;
mul.wide.u32 %rd776, %r29, 8;
cvt.u64.u32	%rd498, %r29;
st.shared.f64 [%rd114], %fd41;
cvt.u64.u32	%rd502, %r642;
st.shared.f64 [%rd112], %fd42;
add.s64 %rd506, %rd33, %rd776;
ld.shared.u64 %rd507, [%rd506];
add.s64 %rd508, %rd33, %rd777;
ld.shared.u64 %rd509, [%rd508];
st.shared.u64 [%rd506], %rd509;
st.shared.u64 [%rd508], %rd507;
add.s64 %rd511, %rd34, %rd498;
ld.shared.u8 %rs84, [%rd511];
add.s64 %rd512, %rd34, %rd502;
ld.shared.u8 %rs85, [%rd512];
st.shared.u8 [%rd511], %rs85;
st.shared.u8 [%rd512], %rs84;

BB5_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd65];
ld.shared.f64 %fd44, [%rd67];
setp.geu.f64	%p89, %fd44, %fd43;
@%p89 bra BB5_111;

cvt.u64.u32	%rd518, %r23;
add.s64 %rd520, %rd34, %rd518;
ld.shared.u8 %rs86, [%rd520];
mov.u32 %r676, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB5_112;

BB5_111:
add.s32 %r639, %r23, 2;
cvt.u64.u32	%rd521, %r639;
add.s64 %rd523, %rd34, %rd521;
ld.shared.u8 %rs87, [%rd523];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r676, 1, 0, %p91;

BB5_112:
bfe.u32 %r469, %r16, 5, 1;
setp.ne.s32	%p92, %r676, %r469;
@%p92 bra BB5_114;

add.s32 %r641, %r23, 2;
mul.wide.u32 %rd775, %r641, 8;
mul.wide.u32 %rd774, %r23, 8;
cvt.u64.u32	%rd524, %r23;
st.shared.f64 [%rd67], %fd43;
cvt.u64.u32	%rd528, %r641;
st.shared.f64 [%rd65], %fd44;
add.s64 %rd532, %rd33, %rd774;
ld.shared.u64 %rd533, [%rd532];
add.s64 %rd534, %rd33, %rd775;
ld.shared.u64 %rd535, [%rd534];
st.shared.u64 [%rd532], %rd535;
st.shared.u64 [%rd534], %rd533;
add.s64 %rd537, %rd34, %rd524;
ld.shared.u8 %rs88, [%rd537];
add.s64 %rd538, %rd34, %rd528;
ld.shared.u8 %rs89, [%rd538];
st.shared.u8 [%rd537], %rs89;
st.shared.u8 [%rd538], %rs88;

BB5_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd45+8];
ld.shared.f64 %fd46, [%rd45];
setp.geu.f64	%p93, %fd46, %fd45;
@%p93 bra BB5_116;

cvt.u64.u32	%rd542, %r18;
add.s64 %rd544, %rd34, %rd542;
ld.shared.u8 %rs90, [%rd544];
mov.u32 %r677, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB5_117;

BB5_116:
cvt.u64.u32	%rd545, %r18;
add.s64 %rd547, %rd34, %rd545;
ld.shared.u8 %rs91, [%rd547+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r677, 1, 0, %p95;

BB5_117:
bfe.u32 %r483, %r16, 5, 1;
setp.ne.s32	%p96, %r677, %r483;
@%p96 bra BB5_119;

mul.wide.u32 %rd773, %r18, 8;
cvt.u64.u32	%rd548, %r18;
st.shared.f64 [%rd45], %fd45;
st.shared.f64 [%rd45+8], %fd46;
add.s64 %rd553, %rd33, %rd773;
ld.shared.u64 %rd554, [%rd553];
ld.shared.u64 %rd555, [%rd553+8];
st.shared.u64 [%rd553], %rd555;
st.shared.u64 [%rd553+8], %rd554;
add.s64 %rd557, %rd34, %rd548;
ld.shared.u8 %rs92, [%rd557];
ld.shared.u8 %rs93, [%rd557+1];
st.shared.u8 [%rd557], %rs93;
st.shared.u8 [%rd557+1], %rs92;

BB5_119:
bar.sync 0;
mov.u64 %rd772, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r486, %r16, 63;
sub.s32 %r487, %r18, %r486;
add.s32 %r488, %r487, 64;
mul.wide.u32 %rd558, %r488, 8;
add.s64 %rd560, %rd772, %rd558;
mul.wide.u32 %rd561, %r487, 8;
add.s64 %rd562, %rd772, %rd561;
ld.shared.f64 %fd47, [%rd560];
ld.shared.f64 %fd48, [%rd562];
setp.geu.f64	%p97, %fd48, %fd47;
@%p97 bra BB5_121;

cvt.u64.u32	%rd563, %r487;
add.s64 %rd565, %rd34, %rd563;
ld.shared.u8 %rs94, [%rd565];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB5_123;

BB5_121:
add.s32 %r648, %r487, 64;
cvt.u64.u32	%rd566, %r648;
add.s64 %rd568, %rd34, %rd566;
ld.shared.u8 %rs1, [%rd568];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB5_123;

mul.wide.u32 %rd785, %r487, 8;
mov.u64 %rd784, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd783, %rd784, %rd785;
mul.wide.u32 %rd760, %r488, 8;
mul.wide.u32 %rd759, %r487, 8;
cvt.u64.u32	%rd569, %r487;
st.shared.f64 [%rd783], %fd47;
st.shared.f64 [%rd560], %fd48;
add.s64 %rd577, %rd33, %rd759;
ld.shared.u64 %rd578, [%rd577];
add.s64 %rd579, %rd33, %rd760;
ld.shared.u64 %rd580, [%rd579];
st.shared.u64 [%rd577], %rd580;
st.shared.u64 [%rd579], %rd578;
add.s64 %rd582, %rd34, %rd569;
ld.shared.u8 %rs95, [%rd582];
st.shared.u8 [%rd582], %rs1;
st.shared.u8 [%rd568], %rs95;

BB5_123:
bar.sync 0;
ld.shared.f64 %fd49, [%rd409];
ld.shared.f64 %fd50, [%rd411];
setp.geu.f64	%p100, %fd50, %fd49;
@%p100 bra BB5_125;

cvt.u64.u32	%rd589, %r59;
add.s64 %rd591, %rd34, %rd589;
ld.shared.u8 %rs96, [%rd591];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB5_127;

BB5_125:
add.s32 %r616, %r59, 32;
cvt.u64.u32	%rd592, %r616;
add.s64 %rd594, %rd34, %rd592;
ld.shared.u8 %rs2, [%rd594];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB5_127;

add.s32 %r617, %r59, 32;
mul.wide.u32 %rd762, %r617, 8;
mul.wide.u32 %rd761, %r59, 8;
cvt.u64.u32	%rd595, %r59;
st.shared.f64 [%rd411], %fd49;
st.shared.f64 [%rd409], %fd50;
add.s64 %rd603, %rd33, %rd761;
ld.shared.u64 %rd604, [%rd603];
add.s64 %rd605, %rd33, %rd762;
ld.shared.u64 %rd606, [%rd605];
st.shared.u64 [%rd603], %rd606;
st.shared.u64 [%rd605], %rd604;
add.s64 %rd608, %rd34, %rd595;
ld.shared.u8 %rs97, [%rd608];
st.shared.u8 [%rd608], %rs2;
st.shared.u8 [%rd594], %rs97;

BB5_127:
bar.sync 0;
ld.shared.f64 %fd51, [%rd284];
ld.shared.f64 %fd52, [%rd286];
setp.geu.f64	%p103, %fd52, %fd51;
@%p103 bra BB5_129;

cvt.u64.u32	%rd615, %r47;
add.s64 %rd617, %rd34, %rd615;
ld.shared.u8 %rs98, [%rd617];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB5_131;

BB5_129:
add.s32 %r618, %r47, 16;
cvt.u64.u32	%rd618, %r618;
add.s64 %rd620, %rd34, %rd618;
ld.shared.u8 %rs3, [%rd620];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB5_131;

add.s32 %r619, %r47, 16;
mul.wide.u32 %rd764, %r619, 8;
mul.wide.u32 %rd763, %r47, 8;
cvt.u64.u32	%rd621, %r47;
st.shared.f64 [%rd286], %fd51;
st.shared.f64 [%rd284], %fd52;
add.s64 %rd629, %rd33, %rd763;
ld.shared.u64 %rd630, [%rd629];
add.s64 %rd631, %rd33, %rd764;
ld.shared.u64 %rd632, [%rd631];
st.shared.u64 [%rd629], %rd632;
st.shared.u64 [%rd631], %rd630;
add.s64 %rd634, %rd34, %rd621;
ld.shared.u8 %rs99, [%rd634];
st.shared.u8 [%rd634], %rs3;
st.shared.u8 [%rd620], %rs99;

BB5_131:
bar.sync 0;
ld.shared.f64 %fd53, [%rd185];
ld.shared.f64 %fd54, [%rd187];
setp.geu.f64	%p106, %fd54, %fd53;
@%p106 bra BB5_133;

cvt.u64.u32	%rd641, %r37;
add.s64 %rd643, %rd34, %rd641;
ld.shared.u8 %rs100, [%rd643];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB5_135;

BB5_133:
add.s32 %r620, %r37, 8;
cvt.u64.u32	%rd644, %r620;
add.s64 %rd646, %rd34, %rd644;
ld.shared.u8 %rs4, [%rd646];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB5_135;

add.s32 %r621, %r37, 8;
mul.wide.u32 %rd766, %r621, 8;
mul.wide.u32 %rd765, %r37, 8;
cvt.u64.u32	%rd647, %r37;
st.shared.f64 [%rd187], %fd53;
st.shared.f64 [%rd185], %fd54;
add.s64 %rd655, %rd33, %rd765;
ld.shared.u64 %rd656, [%rd655];
add.s64 %rd657, %rd33, %rd766;
ld.shared.u64 %rd658, [%rd657];
st.shared.u64 [%rd655], %rd658;
st.shared.u64 [%rd657], %rd656;
add.s64 %rd660, %rd34, %rd647;
ld.shared.u8 %rs101, [%rd660];
st.shared.u8 [%rd660], %rs4;
st.shared.u8 [%rd646], %rs101;

BB5_135:
bar.sync 0;
ld.shared.f64 %fd55, [%rd112];
ld.shared.f64 %fd56, [%rd114];
setp.geu.f64	%p109, %fd56, %fd55;
@%p109 bra BB5_137;

cvt.u64.u32	%rd667, %r29;
add.s64 %rd669, %rd34, %rd667;
ld.shared.u8 %rs102, [%rd669];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB5_139;

BB5_137:
add.s32 %r622, %r29, 4;
cvt.u64.u32	%rd670, %r622;
add.s64 %rd672, %rd34, %rd670;
ld.shared.u8 %rs5, [%rd672];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB5_139;

add.s32 %r623, %r29, 4;
mul.wide.u32 %rd768, %r623, 8;
mul.wide.u32 %rd767, %r29, 8;
cvt.u64.u32	%rd673, %r29;
st.shared.f64 [%rd114], %fd55;
st.shared.f64 [%rd112], %fd56;
add.s64 %rd681, %rd33, %rd767;
ld.shared.u64 %rd682, [%rd681];
add.s64 %rd683, %rd33, %rd768;
ld.shared.u64 %rd684, [%rd683];
st.shared.u64 [%rd681], %rd684;
st.shared.u64 [%rd683], %rd682;
add.s64 %rd686, %rd34, %rd673;
ld.shared.u8 %rs103, [%rd686];
st.shared.u8 [%rd686], %rs5;
st.shared.u8 [%rd672], %rs103;

BB5_139:
bar.sync 0;
ld.shared.f64 %fd57, [%rd65];
ld.shared.f64 %fd58, [%rd67];
setp.geu.f64	%p112, %fd58, %fd57;
@%p112 bra BB5_141;

cvt.u64.u32	%rd693, %r23;
add.s64 %rd695, %rd34, %rd693;
ld.shared.u8 %rs104, [%rd695];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB5_143;

BB5_141:
add.s32 %r624, %r23, 2;
cvt.u64.u32	%rd696, %r624;
add.s64 %rd698, %rd34, %rd696;
ld.shared.u8 %rs6, [%rd698];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB5_143;

add.s32 %r625, %r23, 2;
mul.wide.u32 %rd770, %r625, 8;
mul.wide.u32 %rd769, %r23, 8;
cvt.u64.u32	%rd699, %r23;
st.shared.f64 [%rd67], %fd57;
st.shared.f64 [%rd65], %fd58;
add.s64 %rd707, %rd33, %rd769;
ld.shared.u64 %rd708, [%rd707];
add.s64 %rd709, %rd33, %rd770;
ld.shared.u64 %rd710, [%rd709];
st.shared.u64 [%rd707], %rd710;
st.shared.u64 [%rd709], %rd708;
add.s64 %rd712, %rd34, %rd699;
ld.shared.u8 %rs105, [%rd712];
st.shared.u8 [%rd712], %rs6;
st.shared.u8 [%rd698], %rs105;

BB5_143:
bar.sync 0;
ld.shared.f64 %fd59, [%rd45+8];
ld.shared.f64 %fd60, [%rd45];
setp.geu.f64	%p115, %fd60, %fd59;
@%p115 bra BB5_145;

cvt.u64.u32	%rd717, %r18;
add.s64 %rd719, %rd34, %rd717;
ld.shared.u8 %rs106, [%rd719];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB5_147;

BB5_145:
cvt.u64.u32	%rd720, %r18;
add.s64 %rd722, %rd34, %rd720;
ld.shared.u8 %rs7, [%rd722+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB5_147;

mov.u32 %r627, %tid.x;
shl.b32 %r626, %r627, 1;
mul.wide.u32 %rd771, %r626, 8;
st.shared.f64 [%rd45], %fd59;
st.shared.f64 [%rd45+8], %fd60;
add.s64 %rd728, %rd33, %rd771;
ld.shared.u64 %rd729, [%rd728];
ld.shared.u64 %rd730, [%rd728+8];
st.shared.u64 [%rd728], %rd730;
st.shared.u64 [%rd728+8], %rd729;
ld.shared.u8 %rs107, [%rd722];
st.shared.u8 [%rd722], %rs7;
st.shared.u8 [%rd722+1], %rs107;

BB5_147:
ld.param.u32 %r640, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p120, %r16, %r640;
bar.sync 0;
@!%p120 bra BB5_149;
bra.uni BB5_148;

BB5_148:
ld.param.u32 %r646, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r635, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r634, %tid.x;
ld.shared.f64 %fd63, [%rd11];
mad.lo.s32 %r608, %r634, %r635, %r4;
cvta.to.global.u64 %rd736, %rd8;
mul.wide.u32 %rd737, %r608, 8;
add.s64 %rd738, %rd736, %rd737;
st.global.f64 [%rd738], %fd63;
ld.shared.u64 %rd741, [%rd12];
ld.local.u64 %rd742, [%rd2];
cvta.to.global.u64 %rd743, %rd742;
mad.lo.s32 %r609, %r634, %r646, %r15;
mul.wide.u32 %rd744, %r609, 8;
add.s64 %rd745, %rd743, %rd744;
st.global.u64 [%rd745], %rd741;

BB5_149:
mov.u32 %r630, %tid.x;
ld.param.u32 %r629, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r628, %r630, 64;
setp.ge.u32	%p119, %r628, %r629;
@%p119 bra BB5_151;

ld.param.u32 %r645, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r633, %tid.x;
add.s32 %r632, %r633, 64;
ld.param.u32 %r631, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd64, [%rd11+512];
mad.lo.s32 %r614, %r632, %r631, %r4;
cvta.to.global.u64 %rd749, %rd8;
mul.wide.u32 %rd750, %r614, 8;
add.s64 %rd751, %rd749, %rd750;
st.global.f64 [%rd751], %fd64;
ld.shared.u64 %rd754, [%rd12+512];
ld.local.u64 %rd755, [%rd2];
cvta.to.global.u64 %rd756, %rd755;
mad.lo.s32 %r615, %r632, %r645, %r15;
mul.wide.u32 %rd757, %r615, 8;
add.s64 %rd758, %rd756, %rd757;
st.global.u64 [%rd758], %rd754;

BB5_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<355>;
.reg .f64 %fd<41>;
.reg .b64 %rd<444>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd443, __local_depot6;
cvta.local.u64 %SP, %rd443;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r341, 0;
mov.pred %p4, 0;
@%p4 bra BB6_2;

BB6_1:
mul.wide.s32 %rd17, %r341, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r341, %r341, 1;
setp.lt.u32	%p5, %r341, 27;
@%p5 bra BB6_1;

BB6_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r343, %r56, %r57, %r58;
setp.ge.u32	%p6, %r343, %r48;
@%p6 bra BB6_88;

ld.param.u32 %r60, [%rd1+108];
mul.lo.s32 %r4, %r343, %r60;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r342, %r5, -1;
mov.u32 %r344, 0;
setp.lt.s32	%p7, %r342, 1;
@%p7 bra BB6_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd440, %rd2, %rd21;
mov.u32 %r344, 0;

BB6_5:
ld.local.u32 %r62, [%rd440+4];
rem.u32 %r63, %r343, %r62;
ld.local.u32 %r64, [%rd440+104];
mad.lo.s32 %r344, %r64, %r63, %r344;
div.u32 %r343, %r343, %r62;
add.s64 %rd440, %rd440, -4;
add.s32 %r342, %r342, -1;
setp.gt.s32	%p8, %r342, 0;
@%p8 bra BB6_5;

BB6_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r65, [%rd2+108];
mad.lo.s32 %r15, %r65, %r343, %r344;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mov.f64 %fd39, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r49;
@%p9 bra BB6_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r66, %r16, %r50, %r4;
mul.wide.u32 %rd23, %r66, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd39, [%rd24];

BB6_8:
mov.u64 %rd441, 0;
@%p9 bra BB6_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r67, %r16, %r51, %r15;
mul.wide.u32 %rd28, %r67, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd441, [%rd29];

BB6_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd39;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd441;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs6;
setp.lt.u32	%p2, %r17, %r49;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r49;
@%p11 bra BB6_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r68, %r17, %r50, %r4;
mul.wide.u32 %rd36, %r68, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd40, [%rd37];

BB6_12:
mov.u64 %rd442, 0;
@%p11 bra BB6_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r69, %r17, %r51, %r15;
mul.wide.u32 %rd41, %r69, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd442, [%rd42];

BB6_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.f64 [%rd11+128], %fd40;
st.shared.u64 [%rd12+128], %rd442;
st.shared.u8 [%rd13+16], %rs7;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.leu.f64	%p13, %fd6, %fd5;
@%p13 bra BB6_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs8, [%rd48];
mov.u32 %r345, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB6_17;

BB6_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs9, [%rd51+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r345, 1, 0, %p15;

BB6_17:
and.b32 %r76, %r16, 1;
setp.ne.s32	%p16, %r345, %r76;
@%p16 bra BB6_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs10, [%rd62];
ld.shared.u8 %rs11, [%rd62+1];
st.shared.u8 [%rd62], %rs11;
st.shared.u8 [%rd62+1], %rs10;

BB6_19:
bar.sync 0;
sub.s32 %r23, %r18, %r76;
add.s32 %r82, %r23, 2;
mul.wide.u32 %rd63, %r82, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.leu.f64	%p17, %fd8, %fd7;
@%p17 bra BB6_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs12, [%rd70];
mov.u32 %r346, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB6_22;

BB6_21:
cvt.u64.u32	%rd71, %r82;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs13, [%rd73];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r346, 1, 0, %p19;

BB6_22:
bfe.u32 %r94, %r16, 1, 1;
setp.ne.s32	%p20, %r346, %r94;
@%p20 bra BB6_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r82;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs14, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs15, [%rd90];
st.shared.u8 [%rd89], %rs15;
st.shared.u8 [%rd90], %rs14;

BB6_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.leu.f64	%p21, %fd10, %fd9;
@%p21 bra BB6_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs16, [%rd96];
mov.u32 %r347, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB6_27;

BB6_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs17, [%rd99+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r347, 1, 0, %p23;

BB6_27:
bfe.u32 %r109, %r16, 1, 1;
setp.ne.s32	%p24, %r347, %r109;
@%p24 bra BB6_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs18, [%rd109];
ld.shared.u8 %rs19, [%rd109+1];
st.shared.u8 [%rd109], %rs19;
st.shared.u8 [%rd109+1], %rs18;

BB6_29:
bar.sync 0;
and.b32 %r112, %r16, 3;
sub.s32 %r29, %r18, %r112;
add.s32 %r114, %r29, 4;
mul.wide.u32 %rd110, %r114, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.leu.f64	%p25, %fd12, %fd11;
@%p25 bra BB6_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs20, [%rd117];
mov.u32 %r348, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB6_32;

BB6_31:
cvt.u64.u32	%rd118, %r114;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs21, [%rd120];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r348, 1, 0, %p27;

BB6_32:
bfe.u32 %r126, %r16, 2, 1;
setp.ne.s32	%p28, %r348, %r126;
@%p28 bra BB6_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r114;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs22, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs23, [%rd137];
st.shared.u8 [%rd136], %rs23;
st.shared.u8 [%rd137], %rs22;

BB6_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.leu.f64	%p29, %fd14, %fd13;
@%p29 bra BB6_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs24, [%rd145];
mov.u32 %r349, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB6_37;

BB6_36:
cvt.u64.u32	%rd146, %r82;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs25, [%rd148];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r349, 1, 0, %p31;

BB6_37:
bfe.u32 %r149, %r16, 2, 1;
setp.ne.s32	%p32, %r349, %r149;
@%p32 bra BB6_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r82;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs26, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs27, [%rd163];
st.shared.u8 [%rd162], %rs27;
st.shared.u8 [%rd163], %rs26;

BB6_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.leu.f64	%p33, %fd16, %fd15;
@%p33 bra BB6_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs28, [%rd169];
mov.u32 %r350, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB6_42;

BB6_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs29, [%rd172+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r350, 1, 0, %p35;

BB6_42:
bfe.u32 %r163, %r16, 2, 1;
setp.ne.s32	%p36, %r350, %r163;
@%p36 bra BB6_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs30, [%rd182];
ld.shared.u8 %rs31, [%rd182+1];
st.shared.u8 [%rd182], %rs31;
st.shared.u8 [%rd182+1], %rs30;

BB6_44:
bar.sync 0;
and.b32 %r166, %r16, 7;
sub.s32 %r37, %r18, %r166;
add.s32 %r168, %r37, 8;
mul.wide.u32 %rd183, %r168, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.leu.f64	%p37, %fd18, %fd17;
@%p37 bra BB6_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs32, [%rd190];
mov.u32 %r351, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB6_47;

BB6_46:
cvt.u64.u32	%rd191, %r168;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs33, [%rd193];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r351, 1, 0, %p39;

BB6_47:
bfe.u32 %r180, %r16, 3, 1;
setp.ne.s32	%p40, %r351, %r180;
@%p40 bra BB6_49;

mul.wide.u32 %rd439, %r37, 8;
add.s64 %rd196, %rd33, %rd439;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r168;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs34, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs35, [%rd210];
st.shared.u8 [%rd209], %rs35;
st.shared.u8 [%rd210], %rs34;

BB6_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.leu.f64	%p41, %fd20, %fd19;
@%p41 bra BB6_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs36, [%rd218];
mov.u32 %r352, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB6_52;

BB6_51:
cvt.u64.u32	%rd219, %r114;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs37, [%rd221];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r352, 1, 0, %p43;

BB6_52:
bfe.u32 %r203, %r16, 3, 1;
setp.ne.s32	%p44, %r352, %r203;
@%p44 bra BB6_54;

mul.wide.u32 %rd438, %r29, 8;
cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r114;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd438;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs38, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs39, [%rd236];
st.shared.u8 [%rd235], %rs39;
st.shared.u8 [%rd236], %rs38;

BB6_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.leu.f64	%p45, %fd22, %fd21;
@%p45 bra BB6_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs40, [%rd244];
mov.u32 %r353, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB6_57;

BB6_56:
cvt.u64.u32	%rd245, %r82;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs41, [%rd247];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r353, 1, 0, %p47;

BB6_57:
bfe.u32 %r225, %r16, 3, 1;
setp.ne.s32	%p48, %r353, %r225;
@%p48 bra BB6_59;

mul.wide.u32 %rd437, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r82;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd437;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs42, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs43, [%rd262];
st.shared.u8 [%rd261], %rs43;
st.shared.u8 [%rd262], %rs42;

BB6_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.leu.f64	%p49, %fd24, %fd23;
@%p49 bra BB6_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs44, [%rd268];
mov.u32 %r354, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB6_62;

BB6_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs45, [%rd271+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r354, 1, 0, %p51;

BB6_62:
bfe.u32 %r239, %r16, 3, 1;
setp.ne.s32	%p52, %r354, %r239;
@%p52 bra BB6_64;

cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd43;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs46, [%rd281];
ld.shared.u8 %rs47, [%rd281+1];
st.shared.u8 [%rd281], %rs47;
st.shared.u8 [%rd281+1], %rs46;

BB6_64:
bar.sync 0;
and.b32 %r242, %r16, 15;
sub.s32 %r243, %r18, %r242;
add.s32 %r244, %r243, 16;
mul.wide.u32 %rd282, %r244, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r243, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.leu.f64	%p53, %fd26, %fd25;
@%p53 bra BB6_66;

cvt.u64.u32	%rd287, %r243;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs48, [%rd289];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB6_68;

BB6_66:
cvt.u64.u32	%rd290, %r244;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs1, [%rd292];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB6_68;

mul.wide.u32 %rd432, %r244, 8;
mul.wide.u32 %rd431, %r243, 8;
cvt.u64.u32	%rd293, %r243;
st.shared.f64 [%rd286], %fd25;
st.shared.f64 [%rd284], %fd26;
add.s64 %rd301, %rd33, %rd431;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd33, %rd432;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd34, %rd293;
ld.shared.u8 %rs49, [%rd306];
st.shared.u8 [%rd306], %rs1;
st.shared.u8 [%rd292], %rs49;

BB6_68:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.leu.f64	%p56, %fd28, %fd27;
@%p56 bra BB6_70;

cvt.u64.u32	%rd313, %r37;
add.s64 %rd315, %rd34, %rd313;
ld.shared.u8 %rs50, [%rd315];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB6_72;

BB6_70:
add.s32 %r334, %r37, 8;
cvt.u64.u32	%rd316, %r334;
add.s64 %rd318, %rd34, %rd316;
ld.shared.u8 %rs2, [%rd318];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB6_72;

mul.wide.u32 %rd433, %r37, 8;
cvt.u64.u32	%rd319, %r37;
st.shared.f64 [%rd187], %fd27;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd327, %rd33, %rd433;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd33, %rd183;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd34, %rd319;
ld.shared.u8 %rs51, [%rd332];
st.shared.u8 [%rd332], %rs2;
st.shared.u8 [%rd318], %rs51;

BB6_72:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.leu.f64	%p59, %fd30, %fd29;
@%p59 bra BB6_74;

cvt.u64.u32	%rd339, %r29;
add.s64 %rd341, %rd34, %rd339;
ld.shared.u8 %rs52, [%rd341];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB6_76;

BB6_74:
add.s32 %r335, %r29, 4;
cvt.u64.u32	%rd342, %r335;
add.s64 %rd344, %rd34, %rd342;
ld.shared.u8 %rs3, [%rd344];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB6_76;

mul.wide.u32 %rd434, %r29, 8;
cvt.u64.u32	%rd345, %r29;
st.shared.f64 [%rd114], %fd29;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd353, %rd33, %rd434;
ld.shared.u64 %rd354, [%rd353];
add.s64 %rd355, %rd33, %rd110;
ld.shared.u64 %rd356, [%rd355];
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd355], %rd354;
add.s64 %rd358, %rd34, %rd345;
ld.shared.u8 %rs53, [%rd358];
st.shared.u8 [%rd358], %rs3;
st.shared.u8 [%rd344], %rs53;

BB6_76:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.leu.f64	%p62, %fd32, %fd31;
@%p62 bra BB6_78;

cvt.u64.u32	%rd365, %r23;
add.s64 %rd367, %rd34, %rd365;
ld.shared.u8 %rs54, [%rd367];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB6_80;

BB6_78:
add.s32 %r336, %r23, 2;
cvt.u64.u32	%rd368, %r336;
add.s64 %rd370, %rd34, %rd368;
ld.shared.u8 %rs4, [%rd370];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB6_80;

add.s32 %r337, %r23, 2;
mul.wide.u32 %rd436, %r337, 8;
mul.wide.u32 %rd435, %r23, 8;
cvt.u64.u32	%rd371, %r23;
st.shared.f64 [%rd67], %fd31;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd379, %rd33, %rd435;
ld.shared.u64 %rd380, [%rd379];
add.s64 %rd381, %rd33, %rd436;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd379], %rd382;
st.shared.u64 [%rd381], %rd380;
add.s64 %rd384, %rd34, %rd371;
ld.shared.u8 %rs55, [%rd384];
st.shared.u8 [%rd384], %rs4;
st.shared.u8 [%rd370], %rs55;

BB6_80:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.leu.f64	%p65, %fd34, %fd33;
@%p65 bra BB6_82;

cvt.u64.u32	%rd389, %r18;
add.s64 %rd391, %rd34, %rd389;
ld.shared.u8 %rs56, [%rd391];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB6_84;

BB6_82:
cvt.u64.u32	%rd392, %r18;
add.s64 %rd394, %rd34, %rd392;
ld.shared.u8 %rs5, [%rd394+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB6_84;

st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd400, %rd33, %rd43;
ld.shared.u64 %rd401, [%rd400];
ld.shared.u64 %rd402, [%rd400+8];
st.shared.u64 [%rd400], %rd402;
st.shared.u64 [%rd400+8], %rd401;
ld.shared.u8 %rs57, [%rd394];
st.shared.u8 [%rd394], %rs5;
st.shared.u8 [%rd394+1], %rs57;

BB6_84:
bar.sync 0;
@!%p1 bra BB6_86;
bra.uni BB6_85;

BB6_85:
ld.param.u32 %r339, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd37, [%rd11];
mad.lo.s32 %r326, %r16, %r339, %r4;
cvta.to.global.u64 %rd408, %rd8;
mul.wide.u32 %rd409, %r326, 8;
add.s64 %rd410, %rd408, %rd409;
st.global.f64 [%rd410], %fd37;
ld.shared.u64 %rd413, [%rd12];
ld.local.u64 %rd414, [%rd2];
cvta.to.global.u64 %rd415, %rd414;
mad.lo.s32 %r327, %r16, %r51, %r15;
mul.wide.u32 %rd416, %r327, 8;
add.s64 %rd417, %rd415, %rd416;
st.global.u64 [%rd417], %rd413;

BB6_86:
@%p11 bra BB6_88;

add.s32 %r340, %r16, 16;
ld.param.u32 %r338, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd38, [%rd11+128];
mad.lo.s32 %r332, %r340, %r338, %r4;
cvta.to.global.u64 %rd421, %rd8;
mul.wide.u32 %rd422, %r332, 8;
add.s64 %rd423, %rd421, %rd422;
st.global.f64 [%rd423], %fd38;
ld.shared.u64 %rd426, [%rd12+128];
ld.local.u64 %rd427, [%rd2];
cvta.to.global.u64 %rd428, %rd427;
mad.lo.s32 %r333, %r340, %r51, %r15;
mul.wide.u32 %rd429, %r333, 8;
add.s64 %rd430, %rd428, %rd429;
st.global.u64 [%rd430], %rd426;

BB6_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<355>;
.reg .f64 %fd<41>;
.reg .b64 %rd<444>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd443, __local_depot7;
cvta.local.u64 %SP, %rd443;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r341, 0;
mov.pred %p4, 0;
@%p4 bra BB7_2;

BB7_1:
mul.wide.s32 %rd17, %r341, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r341, %r341, 1;
setp.lt.u32	%p5, %r341, 27;
@%p5 bra BB7_1;

BB7_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r343, %r56, %r57, %r58;
setp.ge.u32	%p6, %r343, %r48;
@%p6 bra BB7_88;

ld.param.u32 %r60, [%rd1+108];
mul.lo.s32 %r4, %r343, %r60;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r342, %r5, -1;
mov.u32 %r344, 0;
setp.lt.s32	%p7, %r342, 1;
@%p7 bra BB7_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd440, %rd2, %rd21;
mov.u32 %r344, 0;

BB7_5:
ld.local.u32 %r62, [%rd440+4];
rem.u32 %r63, %r343, %r62;
ld.local.u32 %r64, [%rd440+104];
mad.lo.s32 %r344, %r64, %r63, %r344;
div.u32 %r343, %r343, %r62;
add.s64 %rd440, %rd440, -4;
add.s32 %r342, %r342, -1;
setp.gt.s32	%p8, %r342, 0;
@%p8 bra BB7_5;

BB7_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r65, [%rd2+108];
mad.lo.s32 %r15, %r65, %r343, %r344;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mov.f64 %fd39, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r49;
@%p9 bra BB7_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r66, %r16, %r50, %r4;
mul.wide.u32 %rd23, %r66, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd39, [%rd24];

BB7_8:
mov.u64 %rd441, 0;
@%p9 bra BB7_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r67, %r16, %r51, %r15;
mul.wide.u32 %rd28, %r67, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd441, [%rd29];

BB7_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd39;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd441;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs6;
setp.lt.u32	%p2, %r17, %r49;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r49;
@%p11 bra BB7_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r68, %r17, %r50, %r4;
mul.wide.u32 %rd36, %r68, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd40, [%rd37];

BB7_12:
mov.u64 %rd442, 0;
@%p11 bra BB7_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r69, %r17, %r51, %r15;
mul.wide.u32 %rd41, %r69, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd442, [%rd42];

BB7_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.f64 [%rd11+128], %fd40;
st.shared.u64 [%rd12+128], %rd442;
st.shared.u8 [%rd13+16], %rs7;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.geu.f64	%p13, %fd6, %fd5;
@%p13 bra BB7_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs8, [%rd48];
mov.u32 %r345, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB7_17;

BB7_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs9, [%rd51+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r345, 1, 0, %p15;

BB7_17:
and.b32 %r76, %r16, 1;
setp.ne.s32	%p16, %r345, %r76;
@%p16 bra BB7_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs10, [%rd62];
ld.shared.u8 %rs11, [%rd62+1];
st.shared.u8 [%rd62], %rs11;
st.shared.u8 [%rd62+1], %rs10;

BB7_19:
bar.sync 0;
sub.s32 %r23, %r18, %r76;
add.s32 %r82, %r23, 2;
mul.wide.u32 %rd63, %r82, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.geu.f64	%p17, %fd8, %fd7;
@%p17 bra BB7_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs12, [%rd70];
mov.u32 %r346, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB7_22;

BB7_21:
cvt.u64.u32	%rd71, %r82;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs13, [%rd73];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r346, 1, 0, %p19;

BB7_22:
bfe.u32 %r94, %r16, 1, 1;
setp.ne.s32	%p20, %r346, %r94;
@%p20 bra BB7_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r82;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs14, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs15, [%rd90];
st.shared.u8 [%rd89], %rs15;
st.shared.u8 [%rd90], %rs14;

BB7_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.geu.f64	%p21, %fd10, %fd9;
@%p21 bra BB7_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs16, [%rd96];
mov.u32 %r347, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB7_27;

BB7_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs17, [%rd99+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r347, 1, 0, %p23;

BB7_27:
bfe.u32 %r109, %r16, 1, 1;
setp.ne.s32	%p24, %r347, %r109;
@%p24 bra BB7_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs18, [%rd109];
ld.shared.u8 %rs19, [%rd109+1];
st.shared.u8 [%rd109], %rs19;
st.shared.u8 [%rd109+1], %rs18;

BB7_29:
bar.sync 0;
and.b32 %r112, %r16, 3;
sub.s32 %r29, %r18, %r112;
add.s32 %r114, %r29, 4;
mul.wide.u32 %rd110, %r114, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.geu.f64	%p25, %fd12, %fd11;
@%p25 bra BB7_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs20, [%rd117];
mov.u32 %r348, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB7_32;

BB7_31:
cvt.u64.u32	%rd118, %r114;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs21, [%rd120];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r348, 1, 0, %p27;

BB7_32:
bfe.u32 %r126, %r16, 2, 1;
setp.ne.s32	%p28, %r348, %r126;
@%p28 bra BB7_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r114;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs22, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs23, [%rd137];
st.shared.u8 [%rd136], %rs23;
st.shared.u8 [%rd137], %rs22;

BB7_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB7_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs24, [%rd145];
mov.u32 %r349, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB7_37;

BB7_36:
cvt.u64.u32	%rd146, %r82;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs25, [%rd148];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r349, 1, 0, %p31;

BB7_37:
bfe.u32 %r149, %r16, 2, 1;
setp.ne.s32	%p32, %r349, %r149;
@%p32 bra BB7_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r82;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs26, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs27, [%rd163];
st.shared.u8 [%rd162], %rs27;
st.shared.u8 [%rd163], %rs26;

BB7_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.geu.f64	%p33, %fd16, %fd15;
@%p33 bra BB7_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs28, [%rd169];
mov.u32 %r350, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB7_42;

BB7_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs29, [%rd172+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r350, 1, 0, %p35;

BB7_42:
bfe.u32 %r163, %r16, 2, 1;
setp.ne.s32	%p36, %r350, %r163;
@%p36 bra BB7_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs30, [%rd182];
ld.shared.u8 %rs31, [%rd182+1];
st.shared.u8 [%rd182], %rs31;
st.shared.u8 [%rd182+1], %rs30;

BB7_44:
bar.sync 0;
and.b32 %r166, %r16, 7;
sub.s32 %r37, %r18, %r166;
add.s32 %r168, %r37, 8;
mul.wide.u32 %rd183, %r168, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.geu.f64	%p37, %fd18, %fd17;
@%p37 bra BB7_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs32, [%rd190];
mov.u32 %r351, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB7_47;

BB7_46:
cvt.u64.u32	%rd191, %r168;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs33, [%rd193];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r351, 1, 0, %p39;

BB7_47:
bfe.u32 %r180, %r16, 3, 1;
setp.ne.s32	%p40, %r351, %r180;
@%p40 bra BB7_49;

mul.wide.u32 %rd439, %r37, 8;
add.s64 %rd196, %rd33, %rd439;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r168;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs34, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs35, [%rd210];
st.shared.u8 [%rd209], %rs35;
st.shared.u8 [%rd210], %rs34;

BB7_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB7_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs36, [%rd218];
mov.u32 %r352, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB7_52;

BB7_51:
cvt.u64.u32	%rd219, %r114;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs37, [%rd221];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r352, 1, 0, %p43;

BB7_52:
bfe.u32 %r203, %r16, 3, 1;
setp.ne.s32	%p44, %r352, %r203;
@%p44 bra BB7_54;

mul.wide.u32 %rd438, %r29, 8;
cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r114;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd438;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs38, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs39, [%rd236];
st.shared.u8 [%rd235], %rs39;
st.shared.u8 [%rd236], %rs38;

BB7_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.geu.f64	%p45, %fd22, %fd21;
@%p45 bra BB7_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs40, [%rd244];
mov.u32 %r353, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB7_57;

BB7_56:
cvt.u64.u32	%rd245, %r82;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs41, [%rd247];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r353, 1, 0, %p47;

BB7_57:
bfe.u32 %r225, %r16, 3, 1;
setp.ne.s32	%p48, %r353, %r225;
@%p48 bra BB7_59;

mul.wide.u32 %rd437, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r82;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd437;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs42, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs43, [%rd262];
st.shared.u8 [%rd261], %rs43;
st.shared.u8 [%rd262], %rs42;

BB7_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.geu.f64	%p49, %fd24, %fd23;
@%p49 bra BB7_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs44, [%rd268];
mov.u32 %r354, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB7_62;

BB7_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs45, [%rd271+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r354, 1, 0, %p51;

BB7_62:
bfe.u32 %r239, %r16, 3, 1;
setp.ne.s32	%p52, %r354, %r239;
@%p52 bra BB7_64;

cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd43;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs46, [%rd281];
ld.shared.u8 %rs47, [%rd281+1];
st.shared.u8 [%rd281], %rs47;
st.shared.u8 [%rd281+1], %rs46;

BB7_64:
bar.sync 0;
and.b32 %r242, %r16, 15;
sub.s32 %r243, %r18, %r242;
add.s32 %r244, %r243, 16;
mul.wide.u32 %rd282, %r244, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r243, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.geu.f64	%p53, %fd26, %fd25;
@%p53 bra BB7_66;

cvt.u64.u32	%rd287, %r243;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs48, [%rd289];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB7_68;

BB7_66:
cvt.u64.u32	%rd290, %r244;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs1, [%rd292];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB7_68;

mul.wide.u32 %rd432, %r244, 8;
mul.wide.u32 %rd431, %r243, 8;
cvt.u64.u32	%rd293, %r243;
st.shared.f64 [%rd286], %fd25;
st.shared.f64 [%rd284], %fd26;
add.s64 %rd301, %rd33, %rd431;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd33, %rd432;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd34, %rd293;
ld.shared.u8 %rs49, [%rd306];
st.shared.u8 [%rd306], %rs1;
st.shared.u8 [%rd292], %rs49;

BB7_68:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.geu.f64	%p56, %fd28, %fd27;
@%p56 bra BB7_70;

cvt.u64.u32	%rd313, %r37;
add.s64 %rd315, %rd34, %rd313;
ld.shared.u8 %rs50, [%rd315];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB7_72;

BB7_70:
add.s32 %r334, %r37, 8;
cvt.u64.u32	%rd316, %r334;
add.s64 %rd318, %rd34, %rd316;
ld.shared.u8 %rs2, [%rd318];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB7_72;

mul.wide.u32 %rd433, %r37, 8;
cvt.u64.u32	%rd319, %r37;
st.shared.f64 [%rd187], %fd27;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd327, %rd33, %rd433;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd33, %rd183;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd34, %rd319;
ld.shared.u8 %rs51, [%rd332];
st.shared.u8 [%rd332], %rs2;
st.shared.u8 [%rd318], %rs51;

BB7_72:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.geu.f64	%p59, %fd30, %fd29;
@%p59 bra BB7_74;

cvt.u64.u32	%rd339, %r29;
add.s64 %rd341, %rd34, %rd339;
ld.shared.u8 %rs52, [%rd341];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB7_76;

BB7_74:
add.s32 %r335, %r29, 4;
cvt.u64.u32	%rd342, %r335;
add.s64 %rd344, %rd34, %rd342;
ld.shared.u8 %rs3, [%rd344];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB7_76;

mul.wide.u32 %rd434, %r29, 8;
cvt.u64.u32	%rd345, %r29;
st.shared.f64 [%rd114], %fd29;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd353, %rd33, %rd434;
ld.shared.u64 %rd354, [%rd353];
add.s64 %rd355, %rd33, %rd110;
ld.shared.u64 %rd356, [%rd355];
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd355], %rd354;
add.s64 %rd358, %rd34, %rd345;
ld.shared.u8 %rs53, [%rd358];
st.shared.u8 [%rd358], %rs3;
st.shared.u8 [%rd344], %rs53;

BB7_76:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.geu.f64	%p62, %fd32, %fd31;
@%p62 bra BB7_78;

cvt.u64.u32	%rd365, %r23;
add.s64 %rd367, %rd34, %rd365;
ld.shared.u8 %rs54, [%rd367];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB7_80;

BB7_78:
add.s32 %r336, %r23, 2;
cvt.u64.u32	%rd368, %r336;
add.s64 %rd370, %rd34, %rd368;
ld.shared.u8 %rs4, [%rd370];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB7_80;

add.s32 %r337, %r23, 2;
mul.wide.u32 %rd436, %r337, 8;
mul.wide.u32 %rd435, %r23, 8;
cvt.u64.u32	%rd371, %r23;
st.shared.f64 [%rd67], %fd31;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd379, %rd33, %rd435;
ld.shared.u64 %rd380, [%rd379];
add.s64 %rd381, %rd33, %rd436;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd379], %rd382;
st.shared.u64 [%rd381], %rd380;
add.s64 %rd384, %rd34, %rd371;
ld.shared.u8 %rs55, [%rd384];
st.shared.u8 [%rd384], %rs4;
st.shared.u8 [%rd370], %rs55;

BB7_80:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.geu.f64	%p65, %fd34, %fd33;
@%p65 bra BB7_82;

cvt.u64.u32	%rd389, %r18;
add.s64 %rd391, %rd34, %rd389;
ld.shared.u8 %rs56, [%rd391];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB7_84;

BB7_82:
cvt.u64.u32	%rd392, %r18;
add.s64 %rd394, %rd34, %rd392;
ld.shared.u8 %rs5, [%rd394+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB7_84;

st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd400, %rd33, %rd43;
ld.shared.u64 %rd401, [%rd400];
ld.shared.u64 %rd402, [%rd400+8];
st.shared.u64 [%rd400], %rd402;
st.shared.u64 [%rd400+8], %rd401;
ld.shared.u8 %rs57, [%rd394];
st.shared.u8 [%rd394], %rs5;
st.shared.u8 [%rd394+1], %rs57;

BB7_84:
bar.sync 0;
@!%p1 bra BB7_86;
bra.uni BB7_85;

BB7_85:
ld.param.u32 %r339, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd37, [%rd11];
mad.lo.s32 %r326, %r16, %r339, %r4;
cvta.to.global.u64 %rd408, %rd8;
mul.wide.u32 %rd409, %r326, 8;
add.s64 %rd410, %rd408, %rd409;
st.global.f64 [%rd410], %fd37;
ld.shared.u64 %rd413, [%rd12];
ld.local.u64 %rd414, [%rd2];
cvta.to.global.u64 %rd415, %rd414;
mad.lo.s32 %r327, %r16, %r51, %r15;
mul.wide.u32 %rd416, %r327, 8;
add.s64 %rd417, %rd415, %rd416;
st.global.u64 [%rd417], %rd413;

BB7_86:
@%p11 bra BB7_88;

add.s32 %r340, %r16, 16;
ld.param.u32 %r338, [_Z20bitonicSortKVInPlaceIdlLin2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd38, [%rd11+128];
mad.lo.s32 %r332, %r340, %r338, %r4;
cvta.to.global.u64 %rd421, %rd8;
mul.wide.u32 %rd422, %r332, 8;
add.s64 %rd423, %rd421, %rd422;
st.global.f64 [%rd423], %fd38;
ld.shared.u64 %rd426, [%rd12+128];
ld.local.u64 %rd427, [%rd2];
cvta.to.global.u64 %rd428, %rd427;
mad.lo.s32 %r333, %r340, %r51, %r15;
mul.wide.u32 %rd429, %r333, 8;
add.s64 %rd430, %rd428, %rd429;
st.global.u64 [%rd430], %rd426;

BB7_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot8[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1420>;
.reg .f64 %fd<127>;
.reg .b64 %rd<1587>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1586, __local_depot8;
cvta.local.u64 %SP, %rd1586;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd40, %SP, 0;
cvta.to.local.u64 %rd2, %rd40;
mov.u32 %r1368, 0;
mov.pred %p4, 0;
@%p4 bra BB8_2;

BB8_1:
mul.wide.s32 %rd41, %r1368, 8;
add.s64 %rd42, %rd3, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd2, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r1368, %r1368, 1;
setp.lt.u32	%p5, %r1368, 27;
@%p5 bra BB8_1;

BB8_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r1370, %r142, %r143, %r144;
setp.ge.u32	%p6, %r1370, %r134;
@%p6 bra BB8_299;

ld.param.u32 %r146, [%rd1+12];
ld.param.u32 %r147, [%rd1+112];
rem.u32 %r148, %r1370, %r146;
mul.lo.s32 %r149, %r147, %r148;
div.u32 %r150, %r1370, %r146;
ld.param.u32 %r151, [%rd1+108];
mad.lo.s32 %r4, %r151, %r150, %r149;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1369, %r5, -1;
mov.u32 %r1371, 0;
setp.lt.s32	%p7, %r1369, 1;
@%p7 bra BB8_6;

mul.wide.s32 %rd45, %r5, 4;
add.s64 %rd1583, %rd2, %rd45;
mov.u32 %r1371, 0;

BB8_5:
ld.local.u32 %r153, [%rd1583+4];
rem.u32 %r154, %r1370, %r153;
ld.local.u32 %r155, [%rd1583+104];
mad.lo.s32 %r1371, %r155, %r154, %r1371;
div.u32 %r1370, %r1370, %r153;
add.s64 %rd1583, %rd1583, -4;
add.s32 %r1369, %r1369, -1;
setp.gt.s32	%p8, %r1369, 0;
@%p8 bra BB8_5;

BB8_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r156, [%rd2+108];
mad.lo.s32 %r15, %r156, %r1370, %r1371;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r135;
mov.f64 %fd125, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r135;
@%p9 bra BB8_8;

cvta.to.global.u64 %rd46, %rd8;
mad.lo.s32 %r157, %r16, %r136, %r4;
mul.wide.u32 %rd47, %r157, 8;
add.s64 %rd48, %rd46, %rd47;
ld.global.f64 %fd125, [%rd48];

BB8_8:
mov.u64 %rd1584, 0;
@%p9 bra BB8_10;

ld.local.u64 %rd50, [%rd2];
cvta.to.global.u64 %rd51, %rd50;
mad.lo.s32 %r158, %r16, %r137, %r15;
mul.wide.u32 %rd52, %r158, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.u64 %rd1584, [%rd53];

BB8_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd54, %r16;
mul.wide.s32 %rd55, %r16, 8;
mov.u64 %rd56, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd56, %rd55;
st.shared.f64 [%rd11], %fd125;
mov.u64 %rd57, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd57, %rd55;
st.shared.u64 [%rd12], %rd1584;
mov.u64 %rd58, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd58, %rd54;
st.shared.u8 [%rd13], %rs12;
setp.lt.u32	%p2, %r17, %r135;
mov.f64 %fd126, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r135;
@%p11 bra BB8_12;

cvta.to.global.u64 %rd59, %rd8;
mad.lo.s32 %r159, %r17, %r136, %r4;
mul.wide.u32 %rd60, %r159, 8;
add.s64 %rd61, %rd59, %rd60;
ld.global.f64 %fd126, [%rd61];

BB8_12:
mov.u64 %rd1585, 0;
@%p11 bra BB8_14;

ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd64, %rd63;
mad.lo.s32 %r160, %r17, %r137, %r15;
mul.wide.u32 %rd65, %r160, 8;
add.s64 %rd66, %rd64, %rd65;
ld.global.u64 %rd1585, [%rd66];

BB8_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.f64 [%rd11+8192], %fd126;
st.shared.u64 [%rd12+8192], %rd1585;
st.shared.u8 [%rd13+1024], %rs13;
bar.sync 0;
shl.b32 %r161, %r16, 1;
mul.wide.u32 %rd67, %r161, 8;
add.s64 %rd69, %rd56, %rd67;
ld.shared.f64 %fd5, [%rd69+8];
ld.shared.f64 %fd6, [%rd69];
setp.leu.f64	%p13, %fd6, %fd5;
@%p13 bra BB8_16;

cvt.u64.u32	%rd70, %r161;
add.s64 %rd72, %rd58, %rd70;
ld.shared.u8 %rs14, [%rd72];
mov.u32 %r1372, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB8_17;

BB8_16:
cvt.u64.u32	%rd73, %r161;
add.s64 %rd75, %rd58, %rd73;
ld.shared.u8 %rs15, [%rd75+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1372, 1, 0, %p15;

BB8_17:
and.b32 %r167, %r16, 1;
setp.ne.s32	%p16, %r1372, %r167;
@%p16 bra BB8_19;

add.s64 %rd78, %rd57, %rd67;
cvt.u64.u32	%rd79, %r161;
st.shared.f64 [%rd69], %fd5;
st.shared.f64 [%rd69+8], %fd6;
ld.shared.u64 %rd83, [%rd78];
ld.shared.u64 %rd84, [%rd78+8];
st.shared.u64 [%rd78], %rd84;
st.shared.u64 [%rd78+8], %rd83;
add.s64 %rd86, %rd58, %rd79;
ld.shared.u8 %rs16, [%rd86];
ld.shared.u8 %rs17, [%rd86+1];
st.shared.u8 [%rd86], %rs17;
st.shared.u8 [%rd86+1], %rs16;

BB8_19:
bar.sync 0;
sub.s32 %r22, %r161, %r167;
add.s32 %r173, %r22, 2;
mul.wide.u32 %rd87, %r173, 8;
add.s64 %rd89, %rd56, %rd87;
mul.wide.u32 %rd90, %r22, 8;
add.s64 %rd91, %rd56, %rd90;
ld.shared.f64 %fd7, [%rd89];
ld.shared.f64 %fd8, [%rd91];
setp.leu.f64	%p17, %fd8, %fd7;
@%p17 bra BB8_21;

cvt.u64.u32	%rd92, %r22;
add.s64 %rd94, %rd58, %rd92;
ld.shared.u8 %rs18, [%rd94];
mov.u32 %r1373, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB8_22;

BB8_21:
cvt.u64.u32	%rd95, %r173;
add.s64 %rd97, %rd58, %rd95;
ld.shared.u8 %rs19, [%rd97];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1373, 1, 0, %p19;

BB8_22:
bfe.u32 %r185, %r16, 1, 1;
setp.ne.s32	%p20, %r1373, %r185;
@%p20 bra BB8_24;

add.s64 %rd100, %rd57, %rd90;
add.s64 %rd102, %rd57, %rd87;
cvt.u64.u32	%rd103, %r22;
st.shared.f64 [%rd91], %fd7;
cvt.u64.u32	%rd107, %r173;
st.shared.f64 [%rd89], %fd8;
ld.shared.u64 %rd110, [%rd100];
ld.shared.u64 %rd111, [%rd102];
st.shared.u64 [%rd100], %rd111;
st.shared.u64 [%rd102], %rd110;
add.s64 %rd113, %rd58, %rd103;
ld.shared.u8 %rs20, [%rd113];
add.s64 %rd114, %rd58, %rd107;
ld.shared.u8 %rs21, [%rd114];
st.shared.u8 [%rd113], %rs21;
st.shared.u8 [%rd114], %rs20;

BB8_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd69+8];
ld.shared.f64 %fd10, [%rd69];
setp.leu.f64	%p21, %fd10, %fd9;
@%p21 bra BB8_26;

cvt.u64.u32	%rd118, %r161;
add.s64 %rd120, %rd58, %rd118;
ld.shared.u8 %rs22, [%rd120];
mov.u32 %r1374, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB8_27;

BB8_26:
cvt.u64.u32	%rd121, %r161;
add.s64 %rd123, %rd58, %rd121;
ld.shared.u8 %rs23, [%rd123+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1374, 1, 0, %p23;

BB8_27:
bfe.u32 %r200, %r16, 1, 1;
setp.ne.s32	%p24, %r1374, %r200;
@%p24 bra BB8_29;

cvt.u64.u32	%rd124, %r161;
st.shared.f64 [%rd69], %fd9;
st.shared.f64 [%rd69+8], %fd10;
add.s64 %rd129, %rd57, %rd67;
ld.shared.u64 %rd130, [%rd129];
ld.shared.u64 %rd131, [%rd129+8];
st.shared.u64 [%rd129], %rd131;
st.shared.u64 [%rd129+8], %rd130;
add.s64 %rd133, %rd58, %rd124;
ld.shared.u8 %rs24, [%rd133];
ld.shared.u8 %rs25, [%rd133+1];
st.shared.u8 [%rd133], %rs25;
st.shared.u8 [%rd133+1], %rs24;

BB8_29:
bar.sync 0;
and.b32 %r203, %r16, 3;
sub.s32 %r28, %r161, %r203;
add.s32 %r205, %r28, 4;
mul.wide.u32 %rd134, %r205, 8;
add.s64 %rd136, %rd56, %rd134;
mul.wide.u32 %rd137, %r28, 8;
add.s64 %rd138, %rd56, %rd137;
ld.shared.f64 %fd11, [%rd136];
ld.shared.f64 %fd12, [%rd138];
setp.leu.f64	%p25, %fd12, %fd11;
@%p25 bra BB8_31;

cvt.u64.u32	%rd139, %r28;
add.s64 %rd141, %rd58, %rd139;
ld.shared.u8 %rs26, [%rd141];
mov.u32 %r1375, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB8_32;

BB8_31:
cvt.u64.u32	%rd142, %r205;
add.s64 %rd144, %rd58, %rd142;
ld.shared.u8 %rs27, [%rd144];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1375, 1, 0, %p27;

BB8_32:
bfe.u32 %r217, %r16, 2, 1;
setp.ne.s32	%p28, %r1375, %r217;
@%p28 bra BB8_34;

add.s64 %rd147, %rd57, %rd137;
add.s64 %rd149, %rd57, %rd134;
cvt.u64.u32	%rd150, %r28;
st.shared.f64 [%rd138], %fd11;
cvt.u64.u32	%rd154, %r205;
st.shared.f64 [%rd136], %fd12;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd58, %rd150;
ld.shared.u8 %rs28, [%rd160];
add.s64 %rd161, %rd58, %rd154;
ld.shared.u8 %rs29, [%rd161];
st.shared.u8 [%rd160], %rs29;
st.shared.u8 [%rd161], %rs28;

BB8_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd89];
ld.shared.f64 %fd14, [%rd91];
setp.leu.f64	%p29, %fd14, %fd13;
@%p29 bra BB8_36;

cvt.u64.u32	%rd167, %r22;
add.s64 %rd169, %rd58, %rd167;
ld.shared.u8 %rs30, [%rd169];
mov.u32 %r1376, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB8_37;

BB8_36:
cvt.u64.u32	%rd170, %r173;
add.s64 %rd172, %rd58, %rd170;
ld.shared.u8 %rs31, [%rd172];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1376, 1, 0, %p31;

BB8_37:
bfe.u32 %r240, %r16, 2, 1;
setp.ne.s32	%p32, %r1376, %r240;
@%p32 bra BB8_39;

cvt.u64.u32	%rd173, %r22;
st.shared.f64 [%rd91], %fd13;
cvt.u64.u32	%rd177, %r173;
st.shared.f64 [%rd89], %fd14;
add.s64 %rd181, %rd57, %rd90;
ld.shared.u64 %rd182, [%rd181];
add.s64 %rd183, %rd57, %rd87;
ld.shared.u64 %rd184, [%rd183];
st.shared.u64 [%rd181], %rd184;
st.shared.u64 [%rd183], %rd182;
add.s64 %rd186, %rd58, %rd173;
ld.shared.u8 %rs32, [%rd186];
add.s64 %rd187, %rd58, %rd177;
ld.shared.u8 %rs33, [%rd187];
st.shared.u8 [%rd186], %rs33;
st.shared.u8 [%rd187], %rs32;

BB8_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd69+8];
ld.shared.f64 %fd16, [%rd69];
setp.leu.f64	%p33, %fd16, %fd15;
@%p33 bra BB8_41;

cvt.u64.u32	%rd191, %r161;
add.s64 %rd193, %rd58, %rd191;
ld.shared.u8 %rs34, [%rd193];
mov.u32 %r1377, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB8_42;

BB8_41:
cvt.u64.u32	%rd194, %r161;
add.s64 %rd196, %rd58, %rd194;
ld.shared.u8 %rs35, [%rd196+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1377, 1, 0, %p35;

BB8_42:
bfe.u32 %r254, %r16, 2, 1;
setp.ne.s32	%p36, %r1377, %r254;
@%p36 bra BB8_44;

cvt.u64.u32	%rd197, %r161;
st.shared.f64 [%rd69], %fd15;
st.shared.f64 [%rd69+8], %fd16;
add.s64 %rd202, %rd57, %rd67;
ld.shared.u64 %rd203, [%rd202];
ld.shared.u64 %rd204, [%rd202+8];
st.shared.u64 [%rd202], %rd204;
st.shared.u64 [%rd202+8], %rd203;
add.s64 %rd206, %rd58, %rd197;
ld.shared.u8 %rs36, [%rd206];
ld.shared.u8 %rs37, [%rd206+1];
st.shared.u8 [%rd206], %rs37;
st.shared.u8 [%rd206+1], %rs36;

BB8_44:
bar.sync 0;
and.b32 %r257, %r16, 7;
sub.s32 %r36, %r161, %r257;
add.s32 %r259, %r36, 8;
mul.wide.u32 %rd207, %r259, 8;
add.s64 %rd209, %rd56, %rd207;
mul.wide.u32 %rd210, %r36, 8;
add.s64 %rd211, %rd56, %rd210;
ld.shared.f64 %fd17, [%rd209];
ld.shared.f64 %fd18, [%rd211];
setp.leu.f64	%p37, %fd18, %fd17;
@%p37 bra BB8_46;

cvt.u64.u32	%rd212, %r36;
add.s64 %rd214, %rd58, %rd212;
ld.shared.u8 %rs38, [%rd214];
mov.u32 %r1378, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB8_47;

BB8_46:
cvt.u64.u32	%rd215, %r259;
add.s64 %rd217, %rd58, %rd215;
ld.shared.u8 %rs39, [%rd217];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1378, 1, 0, %p39;

BB8_47:
bfe.u32 %r271, %r16, 3, 1;
setp.ne.s32	%p40, %r1378, %r271;
@%p40 bra BB8_49;

add.s64 %rd220, %rd57, %rd210;
add.s64 %rd222, %rd57, %rd207;
cvt.u64.u32	%rd223, %r36;
st.shared.f64 [%rd211], %fd17;
cvt.u64.u32	%rd227, %r259;
st.shared.f64 [%rd209], %fd18;
ld.shared.u64 %rd230, [%rd220];
ld.shared.u64 %rd231, [%rd222];
st.shared.u64 [%rd220], %rd231;
st.shared.u64 [%rd222], %rd230;
add.s64 %rd233, %rd58, %rd223;
ld.shared.u8 %rs40, [%rd233];
add.s64 %rd234, %rd58, %rd227;
ld.shared.u8 %rs41, [%rd234];
st.shared.u8 [%rd233], %rs41;
st.shared.u8 [%rd234], %rs40;

BB8_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd136];
ld.shared.f64 %fd20, [%rd138];
setp.leu.f64	%p41, %fd20, %fd19;
@%p41 bra BB8_51;

cvt.u64.u32	%rd240, %r28;
add.s64 %rd242, %rd58, %rd240;
ld.shared.u8 %rs42, [%rd242];
mov.u32 %r1379, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB8_52;

BB8_51:
cvt.u64.u32	%rd243, %r205;
add.s64 %rd245, %rd58, %rd243;
ld.shared.u8 %rs43, [%rd245];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1379, 1, 0, %p43;

BB8_52:
bfe.u32 %r294, %r16, 3, 1;
setp.ne.s32	%p44, %r1379, %r294;
@%p44 bra BB8_54;

cvt.u64.u32	%rd246, %r28;
st.shared.f64 [%rd138], %fd19;
cvt.u64.u32	%rd250, %r205;
st.shared.f64 [%rd136], %fd20;
add.s64 %rd254, %rd57, %rd137;
ld.shared.u64 %rd255, [%rd254];
add.s64 %rd256, %rd57, %rd134;
ld.shared.u64 %rd257, [%rd256];
st.shared.u64 [%rd254], %rd257;
st.shared.u64 [%rd256], %rd255;
add.s64 %rd259, %rd58, %rd246;
ld.shared.u8 %rs44, [%rd259];
add.s64 %rd260, %rd58, %rd250;
ld.shared.u8 %rs45, [%rd260];
st.shared.u8 [%rd259], %rs45;
st.shared.u8 [%rd260], %rs44;

BB8_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd89];
ld.shared.f64 %fd22, [%rd91];
setp.leu.f64	%p45, %fd22, %fd21;
@%p45 bra BB8_56;

cvt.u64.u32	%rd266, %r22;
add.s64 %rd268, %rd58, %rd266;
ld.shared.u8 %rs46, [%rd268];
mov.u32 %r1380, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB8_57;

BB8_56:
cvt.u64.u32	%rd269, %r173;
add.s64 %rd271, %rd58, %rd269;
ld.shared.u8 %rs47, [%rd271];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1380, 1, 0, %p47;

BB8_57:
bfe.u32 %r316, %r16, 3, 1;
setp.ne.s32	%p48, %r1380, %r316;
@%p48 bra BB8_59;

mul.wide.u32 %rd1581, %r22, 8;
cvt.u64.u32	%rd272, %r22;
st.shared.f64 [%rd91], %fd21;
cvt.u64.u32	%rd276, %r173;
st.shared.f64 [%rd89], %fd22;
add.s64 %rd280, %rd57, %rd1581;
ld.shared.u64 %rd281, [%rd280];
add.s64 %rd282, %rd57, %rd87;
ld.shared.u64 %rd283, [%rd282];
st.shared.u64 [%rd280], %rd283;
st.shared.u64 [%rd282], %rd281;
add.s64 %rd285, %rd58, %rd272;
ld.shared.u8 %rs48, [%rd285];
add.s64 %rd286, %rd58, %rd276;
ld.shared.u8 %rs49, [%rd286];
st.shared.u8 [%rd285], %rs49;
st.shared.u8 [%rd286], %rs48;

BB8_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd69+8];
ld.shared.f64 %fd24, [%rd69];
setp.leu.f64	%p49, %fd24, %fd23;
@%p49 bra BB8_61;

cvt.u64.u32	%rd290, %r161;
add.s64 %rd292, %rd58, %rd290;
ld.shared.u8 %rs50, [%rd292];
mov.u32 %r1381, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB8_62;

BB8_61:
cvt.u64.u32	%rd293, %r161;
add.s64 %rd295, %rd58, %rd293;
ld.shared.u8 %rs51, [%rd295+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1381, 1, 0, %p51;

BB8_62:
bfe.u32 %r330, %r16, 3, 1;
setp.ne.s32	%p52, %r1381, %r330;
@%p52 bra BB8_64;

mul.wide.u32 %rd1580, %r161, 8;
cvt.u64.u32	%rd296, %r161;
st.shared.f64 [%rd69], %fd23;
st.shared.f64 [%rd69+8], %fd24;
add.s64 %rd301, %rd57, %rd1580;
ld.shared.u64 %rd302, [%rd301];
ld.shared.u64 %rd303, [%rd301+8];
st.shared.u64 [%rd301], %rd303;
st.shared.u64 [%rd301+8], %rd302;
add.s64 %rd305, %rd58, %rd296;
ld.shared.u8 %rs52, [%rd305];
ld.shared.u8 %rs53, [%rd305+1];
st.shared.u8 [%rd305], %rs53;
st.shared.u8 [%rd305+1], %rs52;

BB8_64:
bar.sync 0;
and.b32 %r333, %r16, 15;
sub.s32 %r46, %r161, %r333;
add.s32 %r335, %r46, 16;
mul.wide.u32 %rd306, %r335, 8;
add.s64 %rd308, %rd56, %rd306;
mul.wide.u32 %rd309, %r46, 8;
add.s64 %rd310, %rd56, %rd309;
ld.shared.f64 %fd25, [%rd308];
ld.shared.f64 %fd26, [%rd310];
setp.leu.f64	%p53, %fd26, %fd25;
@%p53 bra BB8_66;

cvt.u64.u32	%rd311, %r46;
add.s64 %rd313, %rd58, %rd311;
ld.shared.u8 %rs54, [%rd313];
mov.u32 %r1382, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB8_67;

BB8_66:
cvt.u64.u32	%rd314, %r335;
add.s64 %rd316, %rd58, %rd314;
ld.shared.u8 %rs55, [%rd316];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1382, 1, 0, %p55;

BB8_67:
bfe.u32 %r347, %r16, 4, 1;
setp.ne.s32	%p56, %r1382, %r347;
@%p56 bra BB8_69;

add.s64 %rd319, %rd57, %rd309;
add.s64 %rd321, %rd57, %rd306;
cvt.u64.u32	%rd322, %r46;
st.shared.f64 [%rd310], %fd25;
cvt.u64.u32	%rd326, %r335;
st.shared.f64 [%rd308], %fd26;
ld.shared.u64 %rd329, [%rd319];
ld.shared.u64 %rd330, [%rd321];
st.shared.u64 [%rd319], %rd330;
st.shared.u64 [%rd321], %rd329;
add.s64 %rd332, %rd58, %rd322;
ld.shared.u8 %rs56, [%rd332];
add.s64 %rd333, %rd58, %rd326;
ld.shared.u8 %rs57, [%rd333];
st.shared.u8 [%rd332], %rs57;
st.shared.u8 [%rd333], %rs56;

BB8_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd209];
ld.shared.f64 %fd28, [%rd211];
setp.leu.f64	%p57, %fd28, %fd27;
@%p57 bra BB8_71;

cvt.u64.u32	%rd339, %r36;
add.s64 %rd341, %rd58, %rd339;
ld.shared.u8 %rs58, [%rd341];
mov.u32 %r1383, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB8_72;

BB8_71:
cvt.u64.u32	%rd342, %r259;
add.s64 %rd344, %rd58, %rd342;
ld.shared.u8 %rs59, [%rd344];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1383, 1, 0, %p59;

BB8_72:
bfe.u32 %r370, %r16, 4, 1;
setp.ne.s32	%p60, %r1383, %r370;
@%p60 bra BB8_74;

mul.wide.u32 %rd1571, %r259, 8;
mul.wide.u32 %rd1570, %r36, 8;
cvt.u64.u32	%rd345, %r36;
st.shared.f64 [%rd211], %fd27;
cvt.u64.u32	%rd349, %r259;
st.shared.f64 [%rd209], %fd28;
add.s64 %rd353, %rd57, %rd1570;
ld.shared.u64 %rd354, [%rd353];
add.s64 %rd355, %rd57, %rd1571;
ld.shared.u64 %rd356, [%rd355];
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd355], %rd354;
add.s64 %rd358, %rd58, %rd345;
ld.shared.u8 %rs60, [%rd358];
add.s64 %rd359, %rd58, %rd349;
ld.shared.u8 %rs61, [%rd359];
st.shared.u8 [%rd358], %rs61;
st.shared.u8 [%rd359], %rs60;

BB8_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd136];
ld.shared.f64 %fd30, [%rd138];
setp.leu.f64	%p61, %fd30, %fd29;
@%p61 bra BB8_76;

cvt.u64.u32	%rd365, %r28;
add.s64 %rd367, %rd58, %rd365;
ld.shared.u8 %rs62, [%rd367];
mov.u32 %r1384, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB8_77;

BB8_76:
cvt.u64.u32	%rd368, %r205;
add.s64 %rd370, %rd58, %rd368;
ld.shared.u8 %rs63, [%rd370];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1384, 1, 0, %p63;

BB8_77:
bfe.u32 %r392, %r16, 4, 1;
setp.ne.s32	%p64, %r1384, %r392;
@%p64 bra BB8_79;

mul.wide.u32 %rd1569, %r205, 8;
mul.wide.u32 %rd1568, %r28, 8;
cvt.u64.u32	%rd371, %r28;
st.shared.f64 [%rd138], %fd29;
cvt.u64.u32	%rd375, %r205;
st.shared.f64 [%rd136], %fd30;
add.s64 %rd379, %rd57, %rd1568;
ld.shared.u64 %rd380, [%rd379];
add.s64 %rd381, %rd57, %rd1569;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd379], %rd382;
st.shared.u64 [%rd381], %rd380;
add.s64 %rd384, %rd58, %rd371;
ld.shared.u8 %rs64, [%rd384];
add.s64 %rd385, %rd58, %rd375;
ld.shared.u8 %rs65, [%rd385];
st.shared.u8 [%rd384], %rs65;
st.shared.u8 [%rd385], %rs64;

BB8_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd89];
ld.shared.f64 %fd32, [%rd91];
setp.leu.f64	%p65, %fd32, %fd31;
@%p65 bra BB8_81;

cvt.u64.u32	%rd391, %r22;
add.s64 %rd393, %rd58, %rd391;
ld.shared.u8 %rs66, [%rd393];
mov.u32 %r1385, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB8_82;

BB8_81:
cvt.u64.u32	%rd394, %r173;
add.s64 %rd396, %rd58, %rd394;
ld.shared.u8 %rs67, [%rd396];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1385, 1, 0, %p67;

BB8_82:
bfe.u32 %r414, %r16, 4, 1;
setp.ne.s32	%p68, %r1385, %r414;
@%p68 bra BB8_84;

mul.wide.u32 %rd1567, %r173, 8;
mul.wide.u32 %rd1566, %r22, 8;
cvt.u64.u32	%rd397, %r22;
st.shared.f64 [%rd91], %fd31;
cvt.u64.u32	%rd401, %r173;
st.shared.f64 [%rd89], %fd32;
add.s64 %rd405, %rd57, %rd1566;
ld.shared.u64 %rd406, [%rd405];
add.s64 %rd407, %rd57, %rd1567;
ld.shared.u64 %rd408, [%rd407];
st.shared.u64 [%rd405], %rd408;
st.shared.u64 [%rd407], %rd406;
add.s64 %rd410, %rd58, %rd397;
ld.shared.u8 %rs68, [%rd410];
add.s64 %rd411, %rd58, %rd401;
ld.shared.u8 %rs69, [%rd411];
st.shared.u8 [%rd410], %rs69;
st.shared.u8 [%rd411], %rs68;

BB8_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd69+8];
ld.shared.f64 %fd34, [%rd69];
setp.leu.f64	%p69, %fd34, %fd33;
@%p69 bra BB8_86;

cvt.u64.u32	%rd415, %r161;
add.s64 %rd417, %rd58, %rd415;
ld.shared.u8 %rs70, [%rd417];
mov.u32 %r1386, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB8_87;

BB8_86:
cvt.u64.u32	%rd418, %r161;
add.s64 %rd420, %rd58, %rd418;
ld.shared.u8 %rs71, [%rd420+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1386, 1, 0, %p71;

BB8_87:
bfe.u32 %r428, %r16, 4, 1;
setp.ne.s32	%p72, %r1386, %r428;
@%p72 bra BB8_89;

mul.wide.u32 %rd1565, %r161, 8;
cvt.u64.u32	%rd421, %r161;
st.shared.f64 [%rd69], %fd33;
st.shared.f64 [%rd69+8], %fd34;
add.s64 %rd426, %rd57, %rd1565;
ld.shared.u64 %rd427, [%rd426];
ld.shared.u64 %rd428, [%rd426+8];
st.shared.u64 [%rd426], %rd428;
st.shared.u64 [%rd426+8], %rd427;
add.s64 %rd430, %rd58, %rd421;
ld.shared.u8 %rs72, [%rd430];
ld.shared.u8 %rs73, [%rd430+1];
st.shared.u8 [%rd430], %rs73;
st.shared.u8 [%rd430+1], %rs72;

BB8_89:
bar.sync 0;
and.b32 %r431, %r16, 31;
sub.s32 %r58, %r161, %r431;
add.s32 %r433, %r58, 32;
mul.wide.u32 %rd431, %r433, 8;
add.s64 %rd433, %rd56, %rd431;
mul.wide.u32 %rd434, %r58, 8;
add.s64 %rd435, %rd56, %rd434;
ld.shared.f64 %fd35, [%rd433];
ld.shared.f64 %fd36, [%rd435];
setp.leu.f64	%p73, %fd36, %fd35;
@%p73 bra BB8_91;

cvt.u64.u32	%rd436, %r58;
add.s64 %rd438, %rd58, %rd436;
ld.shared.u8 %rs74, [%rd438];
mov.u32 %r1387, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB8_92;

BB8_91:
add.s32 %r1366, %r58, 32;
cvt.u64.u32	%rd439, %r1366;
add.s64 %rd441, %rd58, %rd439;
ld.shared.u8 %rs75, [%rd441];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1387, 1, 0, %p75;

BB8_92:
bfe.u32 %r445, %r16, 5, 1;
setp.ne.s32	%p76, %r1387, %r445;
@%p76 bra BB8_94;

add.s64 %rd1582, %rd56, %rd431;
add.s32 %r1367, %r58, 32;
mul.wide.u32 %rd1573, %r58, 8;
add.s64 %rd444, %rd57, %rd1573;
add.s64 %rd446, %rd57, %rd431;
cvt.u64.u32	%rd447, %r58;
st.shared.f64 [%rd435], %fd35;
cvt.u64.u32	%rd451, %r1367;
st.shared.f64 [%rd1582], %fd36;
ld.shared.u64 %rd454, [%rd444];
ld.shared.u64 %rd455, [%rd446];
st.shared.u64 [%rd444], %rd455;
st.shared.u64 [%rd446], %rd454;
add.s64 %rd457, %rd58, %rd447;
ld.shared.u8 %rs76, [%rd457];
add.s64 %rd458, %rd58, %rd451;
ld.shared.u8 %rs77, [%rd458];
st.shared.u8 [%rd457], %rs77;
st.shared.u8 [%rd458], %rs76;

BB8_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd308];
ld.shared.f64 %fd38, [%rd310];
setp.leu.f64	%p77, %fd38, %fd37;
@%p77 bra BB8_96;

cvt.u64.u32	%rd464, %r46;
add.s64 %rd466, %rd58, %rd464;
ld.shared.u8 %rs78, [%rd466];
mov.u32 %r1388, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB8_97;

BB8_96:
cvt.u64.u32	%rd467, %r335;
add.s64 %rd469, %rd58, %rd467;
ld.shared.u8 %rs79, [%rd469];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1388, 1, 0, %p79;

BB8_97:
bfe.u32 %r468, %r16, 5, 1;
setp.ne.s32	%p80, %r1388, %r468;
@%p80 bra BB8_99;

mul.wide.u32 %rd1572, %r335, 8;
mul.wide.u32 %rd1564, %r46, 8;
cvt.u64.u32	%rd470, %r46;
st.shared.f64 [%rd310], %fd37;
cvt.u64.u32	%rd474, %r335;
st.shared.f64 [%rd308], %fd38;
add.s64 %rd478, %rd57, %rd1564;
ld.shared.u64 %rd479, [%rd478];
add.s64 %rd480, %rd57, %rd1572;
ld.shared.u64 %rd481, [%rd480];
st.shared.u64 [%rd478], %rd481;
st.shared.u64 [%rd480], %rd479;
add.s64 %rd483, %rd58, %rd470;
ld.shared.u8 %rs80, [%rd483];
add.s64 %rd484, %rd58, %rd474;
ld.shared.u8 %rs81, [%rd484];
st.shared.u8 [%rd483], %rs81;
st.shared.u8 [%rd484], %rs80;

BB8_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd209];
ld.shared.f64 %fd40, [%rd211];
setp.leu.f64	%p81, %fd40, %fd39;
@%p81 bra BB8_101;

cvt.u64.u32	%rd490, %r36;
add.s64 %rd492, %rd58, %rd490;
ld.shared.u8 %rs82, [%rd492];
mov.u32 %r1389, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB8_102;

BB8_101:
cvt.u64.u32	%rd493, %r259;
add.s64 %rd495, %rd58, %rd493;
ld.shared.u8 %rs83, [%rd495];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1389, 1, 0, %p83;

BB8_102:
bfe.u32 %r490, %r16, 5, 1;
setp.ne.s32	%p84, %r1389, %r490;
@%p84 bra BB8_104;

mul.wide.u32 %rd1563, %r259, 8;
mul.wide.u32 %rd1562, %r36, 8;
cvt.u64.u32	%rd496, %r36;
st.shared.f64 [%rd211], %fd39;
cvt.u64.u32	%rd500, %r259;
st.shared.f64 [%rd209], %fd40;
add.s64 %rd504, %rd57, %rd1562;
ld.shared.u64 %rd505, [%rd504];
add.s64 %rd506, %rd57, %rd1563;
ld.shared.u64 %rd507, [%rd506];
st.shared.u64 [%rd504], %rd507;
st.shared.u64 [%rd506], %rd505;
add.s64 %rd509, %rd58, %rd496;
ld.shared.u8 %rs84, [%rd509];
add.s64 %rd510, %rd58, %rd500;
ld.shared.u8 %rs85, [%rd510];
st.shared.u8 [%rd509], %rs85;
st.shared.u8 [%rd510], %rs84;

BB8_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd136];
ld.shared.f64 %fd42, [%rd138];
setp.leu.f64	%p85, %fd42, %fd41;
@%p85 bra BB8_106;

cvt.u64.u32	%rd516, %r28;
add.s64 %rd518, %rd58, %rd516;
ld.shared.u8 %rs86, [%rd518];
mov.u32 %r1390, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB8_107;

BB8_106:
cvt.u64.u32	%rd519, %r205;
add.s64 %rd521, %rd58, %rd519;
ld.shared.u8 %rs87, [%rd521];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1390, 1, 0, %p87;

BB8_107:
bfe.u32 %r512, %r16, 5, 1;
setp.ne.s32	%p88, %r1390, %r512;
@%p88 bra BB8_109;

mul.wide.u32 %rd1561, %r205, 8;
mul.wide.u32 %rd1560, %r28, 8;
cvt.u64.u32	%rd522, %r28;
st.shared.f64 [%rd138], %fd41;
cvt.u64.u32	%rd526, %r205;
st.shared.f64 [%rd136], %fd42;
add.s64 %rd530, %rd57, %rd1560;
ld.shared.u64 %rd531, [%rd530];
add.s64 %rd532, %rd57, %rd1561;
ld.shared.u64 %rd533, [%rd532];
st.shared.u64 [%rd530], %rd533;
st.shared.u64 [%rd532], %rd531;
add.s64 %rd535, %rd58, %rd522;
ld.shared.u8 %rs88, [%rd535];
add.s64 %rd536, %rd58, %rd526;
ld.shared.u8 %rs89, [%rd536];
st.shared.u8 [%rd535], %rs89;
st.shared.u8 [%rd536], %rs88;

BB8_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd89];
ld.shared.f64 %fd44, [%rd91];
setp.leu.f64	%p89, %fd44, %fd43;
@%p89 bra BB8_111;

cvt.u64.u32	%rd542, %r22;
add.s64 %rd544, %rd58, %rd542;
ld.shared.u8 %rs90, [%rd544];
mov.u32 %r1391, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB8_112;

BB8_111:
cvt.u64.u32	%rd545, %r173;
add.s64 %rd547, %rd58, %rd545;
ld.shared.u8 %rs91, [%rd547];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1391, 1, 0, %p91;

BB8_112:
bfe.u32 %r534, %r16, 5, 1;
setp.ne.s32	%p92, %r1391, %r534;
@%p92 bra BB8_114;

mul.wide.u32 %rd1559, %r173, 8;
mul.wide.u32 %rd1558, %r22, 8;
cvt.u64.u32	%rd548, %r22;
st.shared.f64 [%rd91], %fd43;
cvt.u64.u32	%rd552, %r173;
st.shared.f64 [%rd89], %fd44;
add.s64 %rd556, %rd57, %rd1558;
ld.shared.u64 %rd557, [%rd556];
add.s64 %rd558, %rd57, %rd1559;
ld.shared.u64 %rd559, [%rd558];
st.shared.u64 [%rd556], %rd559;
st.shared.u64 [%rd558], %rd557;
add.s64 %rd561, %rd58, %rd548;
ld.shared.u8 %rs92, [%rd561];
add.s64 %rd562, %rd58, %rd552;
ld.shared.u8 %rs93, [%rd562];
st.shared.u8 [%rd561], %rs93;
st.shared.u8 [%rd562], %rs92;

BB8_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd69+8];
ld.shared.f64 %fd46, [%rd69];
setp.leu.f64	%p93, %fd46, %fd45;
@%p93 bra BB8_116;

cvt.u64.u32	%rd566, %r161;
add.s64 %rd568, %rd58, %rd566;
ld.shared.u8 %rs94, [%rd568];
mov.u32 %r1392, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB8_117;

BB8_116:
cvt.u64.u32	%rd569, %r161;
add.s64 %rd571, %rd58, %rd569;
ld.shared.u8 %rs95, [%rd571+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1392, 1, 0, %p95;

BB8_117:
bfe.u32 %r548, %r16, 5, 1;
setp.ne.s32	%p96, %r1392, %r548;
@%p96 bra BB8_119;

mul.wide.u32 %rd1557, %r161, 8;
cvt.u64.u32	%rd572, %r161;
st.shared.f64 [%rd69], %fd45;
st.shared.f64 [%rd69+8], %fd46;
add.s64 %rd577, %rd57, %rd1557;
ld.shared.u64 %rd578, [%rd577];
ld.shared.u64 %rd579, [%rd577+8];
st.shared.u64 [%rd577], %rd579;
st.shared.u64 [%rd577+8], %rd578;
add.s64 %rd581, %rd58, %rd572;
ld.shared.u8 %rs96, [%rd581];
ld.shared.u8 %rs97, [%rd581+1];
st.shared.u8 [%rd581], %rs97;
st.shared.u8 [%rd581+1], %rs96;

BB8_119:
bar.sync 0;
and.b32 %r551, %r16, 63;
sub.s32 %r72, %r161, %r551;
add.s32 %r553, %r72, 64;
mul.wide.u32 %rd582, %r553, 8;
add.s64 %rd584, %rd56, %rd582;
mul.wide.u32 %rd585, %r72, 8;
add.s64 %rd586, %rd56, %rd585;
ld.shared.f64 %fd47, [%rd584];
ld.shared.f64 %fd48, [%rd586];
setp.leu.f64	%p97, %fd48, %fd47;
@%p97 bra BB8_121;

cvt.u64.u32	%rd587, %r72;
add.s64 %rd589, %rd58, %rd587;
ld.shared.u8 %rs98, [%rd589];
mov.u32 %r1393, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB8_122;

BB8_121:
add.s32 %r1344, %r72, 64;
cvt.u64.u32	%rd590, %r1344;
add.s64 %rd592, %rd58, %rd590;
ld.shared.u8 %rs99, [%rd592];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1393, 1, 0, %p99;

BB8_122:
bfe.u32 %r565, %r16, 6, 1;
setp.ne.s32	%p100, %r1393, %r565;
@%p100 bra BB8_124;

add.s64 %rd1579, %rd56, %rd582;
mul.wide.u32 %rd1578, %r72, 8;
add.s32 %r1345, %r72, 64;
add.s64 %rd595, %rd57, %rd1578;
add.s64 %rd597, %rd57, %rd582;
cvt.u64.u32	%rd598, %r72;
st.shared.f64 [%rd586], %fd47;
cvt.u64.u32	%rd602, %r1345;
st.shared.f64 [%rd1579], %fd48;
ld.shared.u64 %rd605, [%rd595];
ld.shared.u64 %rd606, [%rd597];
st.shared.u64 [%rd595], %rd606;
st.shared.u64 [%rd597], %rd605;
add.s64 %rd608, %rd58, %rd598;
ld.shared.u8 %rs100, [%rd608];
add.s64 %rd609, %rd58, %rd602;
ld.shared.u8 %rs101, [%rd609];
st.shared.u8 [%rd608], %rs101;
st.shared.u8 [%rd609], %rs100;

BB8_124:
bar.sync 0;
add.s64 %rd1574, %rd56, %rd431;
ld.shared.f64 %fd49, [%rd1574];
ld.shared.f64 %fd50, [%rd435];
setp.leu.f64	%p101, %fd50, %fd49;
@%p101 bra BB8_126;

cvt.u64.u32	%rd615, %r58;
add.s64 %rd617, %rd58, %rd615;
ld.shared.u8 %rs102, [%rd617];
mov.u32 %r1394, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB8_127;

BB8_126:
add.s32 %r1342, %r58, 32;
cvt.u64.u32	%rd618, %r1342;
add.s64 %rd620, %rd58, %rd618;
ld.shared.u8 %rs103, [%rd620];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1394, 1, 0, %p103;

BB8_127:
bfe.u32 %r588, %r16, 6, 1;
setp.ne.s32	%p104, %r1394, %r588;
@%p104 bra BB8_129;

add.s64 %rd1576, %rd56, %rd431;
add.s32 %r1343, %r58, 32;
mul.wide.u32 %rd1550, %r58, 8;
cvt.u64.u32	%rd621, %r58;
st.shared.f64 [%rd435], %fd49;
cvt.u64.u32	%rd625, %r1343;
st.shared.f64 [%rd1576], %fd50;
add.s64 %rd629, %rd57, %rd1550;
ld.shared.u64 %rd630, [%rd629];
add.s64 %rd631, %rd57, %rd431;
ld.shared.u64 %rd632, [%rd631];
st.shared.u64 [%rd629], %rd632;
st.shared.u64 [%rd631], %rd630;
add.s64 %rd634, %rd58, %rd621;
ld.shared.u8 %rs104, [%rd634];
add.s64 %rd635, %rd58, %rd625;
ld.shared.u8 %rs105, [%rd635];
st.shared.u8 [%rd634], %rs105;
st.shared.u8 [%rd635], %rs104;

BB8_129:
bar.sync 0;
ld.shared.f64 %fd51, [%rd308];
ld.shared.f64 %fd52, [%rd310];
setp.leu.f64	%p105, %fd52, %fd51;
@%p105 bra BB8_131;

cvt.u64.u32	%rd641, %r46;
add.s64 %rd643, %rd58, %rd641;
ld.shared.u8 %rs106, [%rd643];
mov.u32 %r1395, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB8_132;

BB8_131:
cvt.u64.u32	%rd644, %r335;
add.s64 %rd646, %rd58, %rd644;
ld.shared.u8 %rs107, [%rd646];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1395, 1, 0, %p107;

BB8_132:
bfe.u32 %r610, %r16, 6, 1;
setp.ne.s32	%p108, %r1395, %r610;
@%p108 bra BB8_134;

mul.wide.u32 %rd1549, %r335, 8;
mul.wide.u32 %rd1548, %r46, 8;
cvt.u64.u32	%rd647, %r46;
st.shared.f64 [%rd310], %fd51;
cvt.u64.u32	%rd651, %r335;
st.shared.f64 [%rd308], %fd52;
add.s64 %rd655, %rd57, %rd1548;
ld.shared.u64 %rd656, [%rd655];
add.s64 %rd657, %rd57, %rd1549;
ld.shared.u64 %rd658, [%rd657];
st.shared.u64 [%rd655], %rd658;
st.shared.u64 [%rd657], %rd656;
add.s64 %rd660, %rd58, %rd647;
ld.shared.u8 %rs108, [%rd660];
add.s64 %rd661, %rd58, %rd651;
ld.shared.u8 %rs109, [%rd661];
st.shared.u8 [%rd660], %rs109;
st.shared.u8 [%rd661], %rs108;

BB8_134:
bar.sync 0;
ld.shared.f64 %fd53, [%rd209];
ld.shared.f64 %fd54, [%rd211];
setp.leu.f64	%p109, %fd54, %fd53;
@%p109 bra BB8_136;

cvt.u64.u32	%rd667, %r36;
add.s64 %rd669, %rd58, %rd667;
ld.shared.u8 %rs110, [%rd669];
mov.u32 %r1396, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB8_137;

BB8_136:
cvt.u64.u32	%rd670, %r259;
add.s64 %rd672, %rd58, %rd670;
ld.shared.u8 %rs111, [%rd672];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1396, 1, 0, %p111;

BB8_137:
bfe.u32 %r632, %r16, 6, 1;
setp.ne.s32	%p112, %r1396, %r632;
@%p112 bra BB8_139;

mul.wide.u32 %rd1547, %r259, 8;
mul.wide.u32 %rd1546, %r36, 8;
cvt.u64.u32	%rd673, %r36;
st.shared.f64 [%rd211], %fd53;
cvt.u64.u32	%rd677, %r259;
st.shared.f64 [%rd209], %fd54;
add.s64 %rd681, %rd57, %rd1546;
ld.shared.u64 %rd682, [%rd681];
add.s64 %rd683, %rd57, %rd1547;
ld.shared.u64 %rd684, [%rd683];
st.shared.u64 [%rd681], %rd684;
st.shared.u64 [%rd683], %rd682;
add.s64 %rd686, %rd58, %rd673;
ld.shared.u8 %rs112, [%rd686];
add.s64 %rd687, %rd58, %rd677;
ld.shared.u8 %rs113, [%rd687];
st.shared.u8 [%rd686], %rs113;
st.shared.u8 [%rd687], %rs112;

BB8_139:
bar.sync 0;
ld.shared.f64 %fd55, [%rd136];
ld.shared.f64 %fd56, [%rd138];
setp.leu.f64	%p113, %fd56, %fd55;
@%p113 bra BB8_141;

cvt.u64.u32	%rd693, %r28;
add.s64 %rd695, %rd58, %rd693;
ld.shared.u8 %rs114, [%rd695];
mov.u32 %r1397, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB8_142;

BB8_141:
cvt.u64.u32	%rd696, %r205;
add.s64 %rd698, %rd58, %rd696;
ld.shared.u8 %rs115, [%rd698];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1397, 1, 0, %p115;

BB8_142:
bfe.u32 %r654, %r16, 6, 1;
setp.ne.s32	%p116, %r1397, %r654;
@%p116 bra BB8_144;

mul.wide.u32 %rd1545, %r205, 8;
mul.wide.u32 %rd1544, %r28, 8;
cvt.u64.u32	%rd699, %r28;
st.shared.f64 [%rd138], %fd55;
cvt.u64.u32	%rd703, %r205;
st.shared.f64 [%rd136], %fd56;
add.s64 %rd707, %rd57, %rd1544;
ld.shared.u64 %rd708, [%rd707];
add.s64 %rd709, %rd57, %rd1545;
ld.shared.u64 %rd710, [%rd709];
st.shared.u64 [%rd707], %rd710;
st.shared.u64 [%rd709], %rd708;
add.s64 %rd712, %rd58, %rd699;
ld.shared.u8 %rs116, [%rd712];
add.s64 %rd713, %rd58, %rd703;
ld.shared.u8 %rs117, [%rd713];
st.shared.u8 [%rd712], %rs117;
st.shared.u8 [%rd713], %rs116;

BB8_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd89];
ld.shared.f64 %fd58, [%rd91];
setp.leu.f64	%p117, %fd58, %fd57;
@%p117 bra BB8_146;

cvt.u64.u32	%rd719, %r22;
add.s64 %rd721, %rd58, %rd719;
ld.shared.u8 %rs118, [%rd721];
mov.u32 %r1398, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB8_147;

BB8_146:
cvt.u64.u32	%rd722, %r173;
add.s64 %rd724, %rd58, %rd722;
ld.shared.u8 %rs119, [%rd724];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1398, 1, 0, %p119;

BB8_147:
bfe.u32 %r676, %r16, 6, 1;
setp.ne.s32	%p120, %r1398, %r676;
@%p120 bra BB8_149;

mul.wide.u32 %rd1543, %r173, 8;
mul.wide.u32 %rd1542, %r22, 8;
cvt.u64.u32	%rd725, %r22;
st.shared.f64 [%rd91], %fd57;
cvt.u64.u32	%rd729, %r173;
st.shared.f64 [%rd89], %fd58;
add.s64 %rd733, %rd57, %rd1542;
ld.shared.u64 %rd734, [%rd733];
add.s64 %rd735, %rd57, %rd1543;
ld.shared.u64 %rd736, [%rd735];
st.shared.u64 [%rd733], %rd736;
st.shared.u64 [%rd735], %rd734;
add.s64 %rd738, %rd58, %rd725;
ld.shared.u8 %rs120, [%rd738];
add.s64 %rd739, %rd58, %rd729;
ld.shared.u8 %rs121, [%rd739];
st.shared.u8 [%rd738], %rs121;
st.shared.u8 [%rd739], %rs120;

BB8_149:
bar.sync 0;
ld.shared.f64 %fd59, [%rd69+8];
ld.shared.f64 %fd60, [%rd69];
setp.leu.f64	%p121, %fd60, %fd59;
@%p121 bra BB8_151;

cvt.u64.u32	%rd743, %r161;
add.s64 %rd745, %rd58, %rd743;
ld.shared.u8 %rs122, [%rd745];
mov.u32 %r1399, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB8_152;

BB8_151:
cvt.u64.u32	%rd746, %r161;
add.s64 %rd748, %rd58, %rd746;
ld.shared.u8 %rs123, [%rd748+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1399, 1, 0, %p123;

BB8_152:
bfe.u32 %r690, %r16, 6, 1;
setp.ne.s32	%p124, %r1399, %r690;
@%p124 bra BB8_154;

mul.wide.u32 %rd1541, %r161, 8;
cvt.u64.u32	%rd749, %r161;
st.shared.f64 [%rd69], %fd59;
st.shared.f64 [%rd69+8], %fd60;
add.s64 %rd754, %rd57, %rd1541;
ld.shared.u64 %rd755, [%rd754];
ld.shared.u64 %rd756, [%rd754+8];
st.shared.u64 [%rd754], %rd756;
st.shared.u64 [%rd754+8], %rd755;
add.s64 %rd758, %rd58, %rd749;
ld.shared.u8 %rs124, [%rd758];
ld.shared.u8 %rs125, [%rd758+1];
st.shared.u8 [%rd758], %rs125;
st.shared.u8 [%rd758+1], %rs124;

BB8_154:
bar.sync 0;
and.b32 %r693, %r16, 127;
sub.s32 %r88, %r161, %r693;
add.s32 %r695, %r88, 128;
mul.wide.u32 %rd759, %r695, 8;
add.s64 %rd761, %rd56, %rd759;
mul.wide.u32 %rd762, %r88, 8;
add.s64 %rd763, %rd56, %rd762;
ld.shared.f64 %fd61, [%rd761];
ld.shared.f64 %fd62, [%rd763];
setp.leu.f64	%p125, %fd62, %fd61;
@%p125 bra BB8_156;

cvt.u64.u32	%rd764, %r88;
add.s64 %rd766, %rd58, %rd764;
ld.shared.u8 %rs126, [%rd766];
mov.u32 %r1400, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB8_157;

BB8_156:
add.s32 %r1304, %r88, 128;
cvt.u64.u32	%rd767, %r1304;
add.s64 %rd769, %rd58, %rd767;
ld.shared.u8 %rs127, [%rd769];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1400, 1, 0, %p127;

BB8_157:
bfe.u32 %r707, %r16, 7, 1;
setp.ne.s32	%p128, %r1400, %r707;
@%p128 bra BB8_159;

add.s64 %rd1540, %rd56, %rd759;
mul.wide.u32 %rd1539, %r88, 8;
add.s32 %r1321, %r88, 128;
add.s64 %rd772, %rd57, %rd1539;
add.s64 %rd774, %rd57, %rd759;
cvt.u64.u32	%rd775, %r88;
st.shared.f64 [%rd763], %fd61;
cvt.u64.u32	%rd779, %r1321;
st.shared.f64 [%rd1540], %fd62;
ld.shared.u64 %rd782, [%rd772];
ld.shared.u64 %rd783, [%rd774];
st.shared.u64 [%rd772], %rd783;
st.shared.u64 [%rd774], %rd782;
add.s64 %rd785, %rd58, %rd775;
ld.shared.u8 %rs128, [%rd785];
add.s64 %rd786, %rd58, %rd779;
ld.shared.u8 %rs129, [%rd786];
st.shared.u8 [%rd785], %rs129;
st.shared.u8 [%rd786], %rs128;

BB8_159:
bar.sync 0;
add.s64 %rd1577, %rd56, %rd582;
ld.shared.f64 %fd63, [%rd1577];
ld.shared.f64 %fd64, [%rd586];
setp.leu.f64	%p129, %fd64, %fd63;
@%p129 bra BB8_161;

cvt.u64.u32	%rd792, %r72;
add.s64 %rd794, %rd58, %rd792;
ld.shared.u8 %rs130, [%rd794];
mov.u32 %r1401, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB8_162;

BB8_161:
add.s32 %r1305, %r72, 64;
cvt.u64.u32	%rd795, %r1305;
add.s64 %rd797, %rd58, %rd795;
ld.shared.u8 %rs131, [%rd797];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1401, 1, 0, %p131;

BB8_162:
bfe.u32 %r730, %r16, 7, 1;
setp.ne.s32	%p132, %r1401, %r730;
@%p132 bra BB8_164;

add.s64 %rd1553, %rd56, %rd582;
mul.wide.u32 %rd1538, %r72, 8;
add.s32 %r1320, %r72, 64;
cvt.u64.u32	%rd798, %r72;
st.shared.f64 [%rd586], %fd63;
cvt.u64.u32	%rd802, %r1320;
st.shared.f64 [%rd1553], %fd64;
add.s64 %rd806, %rd57, %rd1538;
ld.shared.u64 %rd807, [%rd806];
add.s64 %rd808, %rd57, %rd582;
ld.shared.u64 %rd809, [%rd808];
st.shared.u64 [%rd806], %rd809;
st.shared.u64 [%rd808], %rd807;
add.s64 %rd811, %rd58, %rd798;
ld.shared.u8 %rs132, [%rd811];
add.s64 %rd812, %rd58, %rd802;
ld.shared.u8 %rs133, [%rd812];
st.shared.u8 [%rd811], %rs133;
st.shared.u8 [%rd812], %rs132;

BB8_164:
bar.sync 0;
add.s64 %rd1575, %rd56, %rd431;
ld.shared.f64 %fd65, [%rd1575];
ld.shared.f64 %fd66, [%rd435];
setp.leu.f64	%p133, %fd66, %fd65;
@%p133 bra BB8_166;

cvt.u64.u32	%rd818, %r58;
add.s64 %rd820, %rd58, %rd818;
ld.shared.u8 %rs134, [%rd820];
mov.u32 %r1402, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB8_167;

BB8_166:
add.s32 %r1306, %r58, 32;
cvt.u64.u32	%rd821, %r1306;
add.s64 %rd823, %rd58, %rd821;
ld.shared.u8 %rs135, [%rd823];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1402, 1, 0, %p135;

BB8_167:
bfe.u32 %r752, %r16, 7, 1;
setp.ne.s32	%p136, %r1402, %r752;
@%p136 bra BB8_169;

add.s64 %rd1556, %rd56, %rd431;
mul.wide.u32 %rd1537, %r58, 8;
add.s32 %r1319, %r58, 32;
cvt.u64.u32	%rd824, %r58;
st.shared.f64 [%rd435], %fd65;
cvt.u64.u32	%rd828, %r1319;
st.shared.f64 [%rd1556], %fd66;
add.s64 %rd832, %rd57, %rd1537;
ld.shared.u64 %rd833, [%rd832];
add.s64 %rd834, %rd57, %rd431;
ld.shared.u64 %rd835, [%rd834];
st.shared.u64 [%rd832], %rd835;
st.shared.u64 [%rd834], %rd833;
add.s64 %rd837, %rd58, %rd824;
ld.shared.u8 %rs136, [%rd837];
add.s64 %rd838, %rd58, %rd828;
ld.shared.u8 %rs137, [%rd838];
st.shared.u8 [%rd837], %rs137;
st.shared.u8 [%rd838], %rs136;

BB8_169:
bar.sync 0;
ld.shared.f64 %fd67, [%rd308];
ld.shared.f64 %fd68, [%rd310];
setp.leu.f64	%p137, %fd68, %fd67;
@%p137 bra BB8_171;

and.b32 %r1365, %r16, 15;
sub.s32 %r1364, %r161, %r1365;
cvt.u64.u32	%rd844, %r1364;
add.s64 %rd846, %rd58, %rd844;
ld.shared.u8 %rs138, [%rd846];
mov.u32 %r1403, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB8_172;

BB8_171:
and.b32 %r1348, %r16, 15;
sub.s32 %r1347, %r161, %r1348;
add.s32 %r1346, %r1347, 16;
cvt.u64.u32	%rd847, %r1346;
add.s64 %rd849, %rd58, %rd847;
ld.shared.u8 %rs139, [%rd849];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1403, 1, 0, %p139;

BB8_172:
bfe.u32 %r774, %r16, 7, 1;
setp.ne.s32	%p140, %r1403, %r774;
@%p140 bra BB8_174;

and.b32 %r1318, %r16, 15;
sub.s32 %r1317, %r161, %r1318;
add.s32 %r1316, %r1317, 16;
mul.wide.u32 %rd1536, %r1316, 8;
mul.wide.u32 %rd1535, %r1317, 8;
cvt.u64.u32	%rd850, %r1317;
st.shared.f64 [%rd310], %fd67;
cvt.u64.u32	%rd854, %r1316;
st.shared.f64 [%rd308], %fd68;
add.s64 %rd858, %rd57, %rd1535;
ld.shared.u64 %rd859, [%rd858];
add.s64 %rd860, %rd57, %rd1536;
ld.shared.u64 %rd861, [%rd860];
st.shared.u64 [%rd858], %rd861;
st.shared.u64 [%rd860], %rd859;
add.s64 %rd863, %rd58, %rd850;
ld.shared.u8 %rs140, [%rd863];
add.s64 %rd864, %rd58, %rd854;
ld.shared.u8 %rs141, [%rd864];
st.shared.u8 [%rd863], %rs141;
st.shared.u8 [%rd864], %rs140;

BB8_174:
bar.sync 0;
ld.shared.f64 %fd69, [%rd209];
ld.shared.f64 %fd70, [%rd211];
setp.leu.f64	%p141, %fd70, %fd69;
@%p141 bra BB8_176;

and.b32 %r1363, %r16, 7;
sub.s32 %r1362, %r161, %r1363;
cvt.u64.u32	%rd870, %r1362;
add.s64 %rd872, %rd58, %rd870;
ld.shared.u8 %rs142, [%rd872];
mov.u32 %r1404, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB8_177;

BB8_176:
and.b32 %r1351, %r16, 7;
sub.s32 %r1350, %r161, %r1351;
add.s32 %r1349, %r1350, 8;
cvt.u64.u32	%rd873, %r1349;
add.s64 %rd875, %rd58, %rd873;
ld.shared.u8 %rs143, [%rd875];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1404, 1, 0, %p143;

BB8_177:
bfe.u32 %r796, %r16, 7, 1;
setp.ne.s32	%p144, %r1404, %r796;
@%p144 bra BB8_179;

and.b32 %r1315, %r16, 7;
sub.s32 %r1314, %r161, %r1315;
add.s32 %r1313, %r1314, 8;
mul.wide.u32 %rd1534, %r1313, 8;
mul.wide.u32 %rd1533, %r1314, 8;
cvt.u64.u32	%rd876, %r1314;
st.shared.f64 [%rd211], %fd69;
cvt.u64.u32	%rd880, %r1313;
st.shared.f64 [%rd209], %fd70;
add.s64 %rd884, %rd57, %rd1533;
ld.shared.u64 %rd885, [%rd884];
add.s64 %rd886, %rd57, %rd1534;
ld.shared.u64 %rd887, [%rd886];
st.shared.u64 [%rd884], %rd887;
st.shared.u64 [%rd886], %rd885;
add.s64 %rd889, %rd58, %rd876;
ld.shared.u8 %rs144, [%rd889];
add.s64 %rd890, %rd58, %rd880;
ld.shared.u8 %rs145, [%rd890];
st.shared.u8 [%rd889], %rs145;
st.shared.u8 [%rd890], %rs144;

BB8_179:
bar.sync 0;
ld.shared.f64 %fd71, [%rd136];
ld.shared.f64 %fd72, [%rd138];
setp.leu.f64	%p145, %fd72, %fd71;
@%p145 bra BB8_181;

and.b32 %r1361, %r16, 3;
sub.s32 %r1360, %r161, %r1361;
cvt.u64.u32	%rd896, %r1360;
add.s64 %rd898, %rd58, %rd896;
ld.shared.u8 %rs146, [%rd898];
mov.u32 %r1405, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB8_182;

BB8_181:
and.b32 %r1354, %r16, 3;
sub.s32 %r1353, %r161, %r1354;
add.s32 %r1352, %r1353, 4;
cvt.u64.u32	%rd899, %r1352;
add.s64 %rd901, %rd58, %rd899;
ld.shared.u8 %rs147, [%rd901];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1405, 1, 0, %p147;

BB8_182:
bfe.u32 %r818, %r16, 7, 1;
setp.ne.s32	%p148, %r1405, %r818;
@%p148 bra BB8_184;

and.b32 %r1312, %r16, 3;
sub.s32 %r1311, %r161, %r1312;
add.s32 %r1310, %r1311, 4;
mul.wide.u32 %rd1532, %r1310, 8;
mul.wide.u32 %rd1531, %r1311, 8;
cvt.u64.u32	%rd902, %r1311;
st.shared.f64 [%rd138], %fd71;
cvt.u64.u32	%rd906, %r1310;
st.shared.f64 [%rd136], %fd72;
add.s64 %rd910, %rd57, %rd1531;
ld.shared.u64 %rd911, [%rd910];
add.s64 %rd912, %rd57, %rd1532;
ld.shared.u64 %rd913, [%rd912];
st.shared.u64 [%rd910], %rd913;
st.shared.u64 [%rd912], %rd911;
add.s64 %rd915, %rd58, %rd902;
ld.shared.u8 %rs148, [%rd915];
add.s64 %rd916, %rd58, %rd906;
ld.shared.u8 %rs149, [%rd916];
st.shared.u8 [%rd915], %rs149;
st.shared.u8 [%rd916], %rs148;

BB8_184:
bar.sync 0;
ld.shared.f64 %fd73, [%rd89];
ld.shared.f64 %fd74, [%rd91];
setp.leu.f64	%p149, %fd74, %fd73;
@%p149 bra BB8_186;

and.b32 %r1359, %r16, 1;
sub.s32 %r1358, %r161, %r1359;
cvt.u64.u32	%rd922, %r1358;
add.s64 %rd924, %rd58, %rd922;
ld.shared.u8 %rs150, [%rd924];
mov.u32 %r1406, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB8_187;

BB8_186:
and.b32 %r1357, %r16, 1;
sub.s32 %r1356, %r161, %r1357;
add.s32 %r1355, %r1356, 2;
cvt.u64.u32	%rd925, %r1355;
add.s64 %rd927, %rd58, %rd925;
ld.shared.u8 %rs151, [%rd927];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1406, 1, 0, %p151;

BB8_187:
bfe.u32 %r840, %r16, 7, 1;
setp.ne.s32	%p152, %r1406, %r840;
@%p152 bra BB8_189;

and.b32 %r1309, %r16, 1;
sub.s32 %r1308, %r161, %r1309;
add.s32 %r1307, %r1308, 2;
mul.wide.u32 %rd1530, %r1307, 8;
mul.wide.u32 %rd1529, %r1308, 8;
cvt.u64.u32	%rd928, %r1308;
st.shared.f64 [%rd91], %fd73;
cvt.u64.u32	%rd932, %r1307;
st.shared.f64 [%rd89], %fd74;
add.s64 %rd936, %rd57, %rd1529;
ld.shared.u64 %rd937, [%rd936];
add.s64 %rd938, %rd57, %rd1530;
ld.shared.u64 %rd939, [%rd938];
st.shared.u64 [%rd936], %rd939;
st.shared.u64 [%rd938], %rd937;
add.s64 %rd941, %rd58, %rd928;
ld.shared.u8 %rs152, [%rd941];
add.s64 %rd942, %rd58, %rd932;
ld.shared.u8 %rs153, [%rd942];
st.shared.u8 [%rd941], %rs153;
st.shared.u8 [%rd942], %rs152;

BB8_189:
bar.sync 0;
ld.shared.f64 %fd75, [%rd69+8];
ld.shared.f64 %fd76, [%rd69];
setp.leu.f64	%p153, %fd76, %fd75;
@%p153 bra BB8_191;

cvt.u64.u32	%rd946, %r161;
add.s64 %rd948, %rd58, %rd946;
ld.shared.u8 %rs154, [%rd948];
mov.u32 %r1407, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB8_192;

BB8_191:
cvt.u64.u32	%rd949, %r161;
add.s64 %rd951, %rd58, %rd949;
ld.shared.u8 %rs155, [%rd951+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1407, 1, 0, %p155;

BB8_192:
bfe.u32 %r854, %r16, 7, 1;
setp.ne.s32	%p156, %r1407, %r854;
@%p156 bra BB8_194;

mul.wide.u32 %rd1528, %r161, 8;
cvt.u64.u32	%rd952, %r161;
st.shared.f64 [%rd69], %fd75;
st.shared.f64 [%rd69+8], %fd76;
add.s64 %rd957, %rd57, %rd1528;
ld.shared.u64 %rd958, [%rd957];
ld.shared.u64 %rd959, [%rd957+8];
st.shared.u64 [%rd957], %rd959;
st.shared.u64 [%rd957+8], %rd958;
add.s64 %rd961, %rd58, %rd952;
ld.shared.u8 %rs156, [%rd961];
ld.shared.u8 %rs157, [%rd961+1];
st.shared.u8 [%rd961], %rs157;
st.shared.u8 [%rd961+1], %rs156;

BB8_194:
bar.sync 0;
and.b32 %r857, %r16, 255;
sub.s32 %r106, %r161, %r857;
add.s32 %r859, %r106, 256;
mul.wide.u32 %rd962, %r859, 8;
add.s64 %rd964, %rd56, %rd962;
mul.wide.u32 %rd965, %r106, 8;
add.s64 %rd966, %rd56, %rd965;
ld.shared.f64 %fd77, [%rd964];
ld.shared.f64 %fd78, [%rd966];
setp.leu.f64	%p157, %fd78, %fd77;
@%p157 bra BB8_196;

cvt.u64.u32	%rd967, %r106;
add.s64 %rd969, %rd58, %rd967;
ld.shared.u8 %rs158, [%rd969];
mov.u32 %r1408, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB8_197;

BB8_196:
add.s32 %r1280, %r106, 256;
cvt.u64.u32	%rd970, %r1280;
add.s64 %rd972, %rd58, %rd970;
ld.shared.u8 %rs159, [%rd972];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1408, 1, 0, %p159;

BB8_197:
bfe.u32 %r871, %r16, 8, 1;
setp.ne.s32	%p160, %r1408, %r871;
@%p160 bra BB8_199;

add.s32 %r1303, %r106, 256;
mul.wide.u32 %rd1525, %r1303, 8;
add.s64 %rd1524, %rd56, %rd1525;
mul.wide.u32 %rd1523, %r106, 8;
add.s64 %rd975, %rd57, %rd1523;
add.s64 %rd977, %rd57, %rd1525;
cvt.u64.u32	%rd978, %r106;
st.shared.f64 [%rd966], %fd77;
cvt.u64.u32	%rd982, %r1303;
st.shared.f64 [%rd1524], %fd78;
ld.shared.u64 %rd985, [%rd975];
ld.shared.u64 %rd986, [%rd977];
st.shared.u64 [%rd975], %rd986;
st.shared.u64 [%rd977], %rd985;
add.s64 %rd988, %rd58, %rd978;
ld.shared.u8 %rs160, [%rd988];
add.s64 %rd989, %rd58, %rd982;
ld.shared.u8 %rs161, [%rd989];
st.shared.u8 [%rd988], %rs161;
st.shared.u8 [%rd989], %rs160;

BB8_199:
bar.sync 0;
add.s64 %rd1526, %rd56, %rd759;
ld.shared.f64 %fd79, [%rd1526];
ld.shared.f64 %fd80, [%rd763];
setp.leu.f64	%p161, %fd80, %fd79;
@%p161 bra BB8_201;

cvt.u64.u32	%rd995, %r88;
add.s64 %rd997, %rd58, %rd995;
ld.shared.u8 %rs162, [%rd997];
mov.u32 %r1409, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB8_202;

BB8_201:
add.s32 %r1281, %r88, 128;
cvt.u64.u32	%rd998, %r1281;
add.s64 %rd1000, %rd58, %rd998;
ld.shared.u8 %rs163, [%rd1000];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1409, 1, 0, %p163;

BB8_202:
bfe.u32 %r894, %r16, 8, 1;
setp.ne.s32	%p164, %r1409, %r894;
@%p164 bra BB8_204;

add.s64 %rd1527, %rd56, %rd759;
mul.wide.u32 %rd1522, %r88, 8;
add.s32 %r1302, %r88, 128;
cvt.u64.u32	%rd1001, %r88;
st.shared.f64 [%rd763], %fd79;
cvt.u64.u32	%rd1005, %r1302;
st.shared.f64 [%rd1527], %fd80;
add.s64 %rd1009, %rd57, %rd1522;
ld.shared.u64 %rd1010, [%rd1009];
add.s64 %rd1011, %rd57, %rd759;
ld.shared.u64 %rd1012, [%rd1011];
st.shared.u64 [%rd1009], %rd1012;
st.shared.u64 [%rd1011], %rd1010;
add.s64 %rd1014, %rd58, %rd1001;
ld.shared.u8 %rs164, [%rd1014];
add.s64 %rd1015, %rd58, %rd1005;
ld.shared.u8 %rs165, [%rd1015];
st.shared.u8 [%rd1014], %rs165;
st.shared.u8 [%rd1015], %rs164;

BB8_204:
bar.sync 0;
add.s64 %rd1551, %rd56, %rd582;
ld.shared.f64 %fd81, [%rd1551];
ld.shared.f64 %fd82, [%rd586];
setp.leu.f64	%p165, %fd82, %fd81;
@%p165 bra BB8_206;

cvt.u64.u32	%rd1021, %r72;
add.s64 %rd1023, %rd58, %rd1021;
ld.shared.u8 %rs166, [%rd1023];
mov.u32 %r1410, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB8_207;

BB8_206:
add.s32 %r1282, %r72, 64;
cvt.u64.u32	%rd1024, %r1282;
add.s64 %rd1026, %rd58, %rd1024;
ld.shared.u8 %rs167, [%rd1026];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1410, 1, 0, %p167;

BB8_207:
bfe.u32 %r916, %r16, 8, 1;
setp.ne.s32	%p168, %r1410, %r916;
@%p168 bra BB8_209;

add.s64 %rd1552, %rd56, %rd582;
mul.wide.u32 %rd1521, %r72, 8;
add.s32 %r1301, %r72, 64;
cvt.u64.u32	%rd1027, %r72;
st.shared.f64 [%rd586], %fd81;
cvt.u64.u32	%rd1031, %r1301;
st.shared.f64 [%rd1552], %fd82;
add.s64 %rd1035, %rd57, %rd1521;
ld.shared.u64 %rd1036, [%rd1035];
add.s64 %rd1037, %rd57, %rd582;
ld.shared.u64 %rd1038, [%rd1037];
st.shared.u64 [%rd1035], %rd1038;
st.shared.u64 [%rd1037], %rd1036;
add.s64 %rd1040, %rd58, %rd1027;
ld.shared.u8 %rs168, [%rd1040];
add.s64 %rd1041, %rd58, %rd1031;
ld.shared.u8 %rs169, [%rd1041];
st.shared.u8 [%rd1040], %rs169;
st.shared.u8 [%rd1041], %rs168;

BB8_209:
bar.sync 0;
add.s64 %rd1554, %rd56, %rd431;
ld.shared.f64 %fd83, [%rd1554];
ld.shared.f64 %fd84, [%rd435];
setp.leu.f64	%p169, %fd84, %fd83;
@%p169 bra BB8_211;

cvt.u64.u32	%rd1047, %r58;
add.s64 %rd1049, %rd58, %rd1047;
ld.shared.u8 %rs170, [%rd1049];
mov.u32 %r1411, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB8_212;

BB8_211:
add.s32 %r1283, %r58, 32;
cvt.u64.u32	%rd1050, %r1283;
add.s64 %rd1052, %rd58, %rd1050;
ld.shared.u8 %rs171, [%rd1052];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1411, 1, 0, %p171;

BB8_212:
bfe.u32 %r938, %r16, 8, 1;
setp.ne.s32	%p172, %r1411, %r938;
@%p172 bra BB8_214;

add.s64 %rd1555, %rd56, %rd431;
mul.wide.u32 %rd1520, %r58, 8;
add.s32 %r1300, %r58, 32;
cvt.u64.u32	%rd1053, %r58;
st.shared.f64 [%rd435], %fd83;
cvt.u64.u32	%rd1057, %r1300;
st.shared.f64 [%rd1555], %fd84;
add.s64 %rd1061, %rd57, %rd1520;
ld.shared.u64 %rd1062, [%rd1061];
add.s64 %rd1063, %rd57, %rd431;
ld.shared.u64 %rd1064, [%rd1063];
st.shared.u64 [%rd1061], %rd1064;
st.shared.u64 [%rd1063], %rd1062;
add.s64 %rd1066, %rd58, %rd1053;
ld.shared.u8 %rs172, [%rd1066];
add.s64 %rd1067, %rd58, %rd1057;
ld.shared.u8 %rs173, [%rd1067];
st.shared.u8 [%rd1066], %rs173;
st.shared.u8 [%rd1067], %rs172;

BB8_214:
bar.sync 0;
ld.shared.f64 %fd85, [%rd308];
ld.shared.f64 %fd86, [%rd310];
setp.leu.f64	%p173, %fd86, %fd85;
@%p173 bra BB8_216;

and.b32 %r1323, %r16, 15;
sub.s32 %r1322, %r161, %r1323;
cvt.u64.u32	%rd1073, %r1322;
add.s64 %rd1075, %rd58, %rd1073;
ld.shared.u8 %rs174, [%rd1075];
mov.u32 %r1412, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB8_217;

BB8_216:
and.b32 %r1326, %r16, 15;
sub.s32 %r1325, %r161, %r1326;
add.s32 %r1324, %r1325, 16;
cvt.u64.u32	%rd1076, %r1324;
add.s64 %rd1078, %rd58, %rd1076;
ld.shared.u8 %rs175, [%rd1078];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1412, 1, 0, %p175;

BB8_217:
bfe.u32 %r960, %r16, 8, 1;
setp.ne.s32	%p176, %r1412, %r960;
@%p176 bra BB8_219;

and.b32 %r1299, %r16, 15;
sub.s32 %r1298, %r161, %r1299;
add.s32 %r1297, %r1298, 16;
mul.wide.u32 %rd1519, %r1297, 8;
mul.wide.u32 %rd1518, %r1298, 8;
cvt.u64.u32	%rd1079, %r1298;
st.shared.f64 [%rd310], %fd85;
cvt.u64.u32	%rd1083, %r1297;
st.shared.f64 [%rd308], %fd86;
add.s64 %rd1087, %rd57, %rd1518;
ld.shared.u64 %rd1088, [%rd1087];
add.s64 %rd1089, %rd57, %rd1519;
ld.shared.u64 %rd1090, [%rd1089];
st.shared.u64 [%rd1087], %rd1090;
st.shared.u64 [%rd1089], %rd1088;
add.s64 %rd1092, %rd58, %rd1079;
ld.shared.u8 %rs176, [%rd1092];
add.s64 %rd1093, %rd58, %rd1083;
ld.shared.u8 %rs177, [%rd1093];
st.shared.u8 [%rd1092], %rs177;
st.shared.u8 [%rd1093], %rs176;

BB8_219:
bar.sync 0;
ld.shared.f64 %fd87, [%rd209];
ld.shared.f64 %fd88, [%rd211];
setp.leu.f64	%p177, %fd88, %fd87;
@%p177 bra BB8_221;

and.b32 %r1328, %r16, 7;
sub.s32 %r1327, %r161, %r1328;
cvt.u64.u32	%rd1099, %r1327;
add.s64 %rd1101, %rd58, %rd1099;
ld.shared.u8 %rs178, [%rd1101];
mov.u32 %r1413, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB8_222;

BB8_221:
and.b32 %r1331, %r16, 7;
sub.s32 %r1330, %r161, %r1331;
add.s32 %r1329, %r1330, 8;
cvt.u64.u32	%rd1102, %r1329;
add.s64 %rd1104, %rd58, %rd1102;
ld.shared.u8 %rs179, [%rd1104];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1413, 1, 0, %p179;

BB8_222:
bfe.u32 %r982, %r16, 8, 1;
setp.ne.s32	%p180, %r1413, %r982;
@%p180 bra BB8_224;

and.b32 %r1296, %r16, 7;
sub.s32 %r1295, %r161, %r1296;
add.s32 %r1294, %r1295, 8;
mul.wide.u32 %rd1517, %r1294, 8;
mul.wide.u32 %rd1516, %r1295, 8;
cvt.u64.u32	%rd1105, %r1295;
st.shared.f64 [%rd211], %fd87;
cvt.u64.u32	%rd1109, %r1294;
st.shared.f64 [%rd209], %fd88;
add.s64 %rd1113, %rd57, %rd1516;
ld.shared.u64 %rd1114, [%rd1113];
add.s64 %rd1115, %rd57, %rd1517;
ld.shared.u64 %rd1116, [%rd1115];
st.shared.u64 [%rd1113], %rd1116;
st.shared.u64 [%rd1115], %rd1114;
add.s64 %rd1118, %rd58, %rd1105;
ld.shared.u8 %rs180, [%rd1118];
add.s64 %rd1119, %rd58, %rd1109;
ld.shared.u8 %rs181, [%rd1119];
st.shared.u8 [%rd1118], %rs181;
st.shared.u8 [%rd1119], %rs180;

BB8_224:
bar.sync 0;
ld.shared.f64 %fd89, [%rd136];
ld.shared.f64 %fd90, [%rd138];
setp.leu.f64	%p181, %fd90, %fd89;
@%p181 bra BB8_226;

and.b32 %r1333, %r16, 3;
sub.s32 %r1332, %r161, %r1333;
cvt.u64.u32	%rd1125, %r1332;
add.s64 %rd1127, %rd58, %rd1125;
ld.shared.u8 %rs182, [%rd1127];
mov.u32 %r1414, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB8_227;

BB8_226:
and.b32 %r1336, %r16, 3;
sub.s32 %r1335, %r161, %r1336;
add.s32 %r1334, %r1335, 4;
cvt.u64.u32	%rd1128, %r1334;
add.s64 %rd1130, %rd58, %rd1128;
ld.shared.u8 %rs183, [%rd1130];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1414, 1, 0, %p183;

BB8_227:
bfe.u32 %r1004, %r16, 8, 1;
setp.ne.s32	%p184, %r1414, %r1004;
@%p184 bra BB8_229;

and.b32 %r1293, %r16, 3;
sub.s32 %r1292, %r161, %r1293;
add.s32 %r1291, %r1292, 4;
mul.wide.u32 %rd1515, %r1291, 8;
mul.wide.u32 %rd1514, %r1292, 8;
cvt.u64.u32	%rd1131, %r1292;
st.shared.f64 [%rd138], %fd89;
cvt.u64.u32	%rd1135, %r1291;
st.shared.f64 [%rd136], %fd90;
add.s64 %rd1139, %rd57, %rd1514;
ld.shared.u64 %rd1140, [%rd1139];
add.s64 %rd1141, %rd57, %rd1515;
ld.shared.u64 %rd1142, [%rd1141];
st.shared.u64 [%rd1139], %rd1142;
st.shared.u64 [%rd1141], %rd1140;
add.s64 %rd1144, %rd58, %rd1131;
ld.shared.u8 %rs184, [%rd1144];
add.s64 %rd1145, %rd58, %rd1135;
ld.shared.u8 %rs185, [%rd1145];
st.shared.u8 [%rd1144], %rs185;
st.shared.u8 [%rd1145], %rs184;

BB8_229:
bar.sync 0;
ld.shared.f64 %fd91, [%rd89];
ld.shared.f64 %fd92, [%rd91];
setp.leu.f64	%p185, %fd92, %fd91;
@%p185 bra BB8_231;

and.b32 %r1338, %r16, 1;
sub.s32 %r1337, %r161, %r1338;
cvt.u64.u32	%rd1151, %r1337;
add.s64 %rd1153, %rd58, %rd1151;
ld.shared.u8 %rs186, [%rd1153];
mov.u32 %r1415, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB8_232;

BB8_231:
and.b32 %r1341, %r16, 1;
sub.s32 %r1340, %r161, %r1341;
add.s32 %r1339, %r1340, 2;
cvt.u64.u32	%rd1154, %r1339;
add.s64 %rd1156, %rd58, %rd1154;
ld.shared.u8 %rs187, [%rd1156];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1415, 1, 0, %p187;

BB8_232:
bfe.u32 %r1026, %r16, 8, 1;
setp.ne.s32	%p188, %r1415, %r1026;
@%p188 bra BB8_234;

and.b32 %r1290, %r16, 1;
sub.s32 %r1289, %r161, %r1290;
add.s32 %r1288, %r1289, 2;
mul.wide.u32 %rd1513, %r1288, 8;
mul.wide.u32 %rd1512, %r1289, 8;
cvt.u64.u32	%rd1157, %r1289;
st.shared.f64 [%rd91], %fd91;
cvt.u64.u32	%rd1161, %r1288;
st.shared.f64 [%rd89], %fd92;
add.s64 %rd1165, %rd57, %rd1512;
ld.shared.u64 %rd1166, [%rd1165];
add.s64 %rd1167, %rd57, %rd1513;
ld.shared.u64 %rd1168, [%rd1167];
st.shared.u64 [%rd1165], %rd1168;
st.shared.u64 [%rd1167], %rd1166;
add.s64 %rd1170, %rd58, %rd1157;
ld.shared.u8 %rs188, [%rd1170];
add.s64 %rd1171, %rd58, %rd1161;
ld.shared.u8 %rs189, [%rd1171];
st.shared.u8 [%rd1170], %rs189;
st.shared.u8 [%rd1171], %rs188;

BB8_234:
bar.sync 0;
ld.shared.f64 %fd93, [%rd69+8];
ld.shared.f64 %fd94, [%rd69];
setp.leu.f64	%p189, %fd94, %fd93;
@%p189 bra BB8_236;

cvt.u64.u32	%rd1175, %r161;
add.s64 %rd1177, %rd58, %rd1175;
ld.shared.u8 %rs190, [%rd1177];
mov.u32 %r1416, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB8_237;

BB8_236:
cvt.u64.u32	%rd1178, %r161;
add.s64 %rd1180, %rd58, %rd1178;
ld.shared.u8 %rs191, [%rd1180+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1416, 1, 0, %p191;

BB8_237:
bfe.u32 %r1040, %r16, 8, 1;
setp.ne.s32	%p192, %r1416, %r1040;
@%p192 bra BB8_239;

mul.wide.u32 %rd1511, %r161, 8;
cvt.u64.u32	%rd1181, %r161;
st.shared.f64 [%rd69], %fd93;
st.shared.f64 [%rd69+8], %fd94;
add.s64 %rd1186, %rd57, %rd1511;
ld.shared.u64 %rd1187, [%rd1186];
ld.shared.u64 %rd1188, [%rd1186+8];
st.shared.u64 [%rd1186], %rd1188;
st.shared.u64 [%rd1186+8], %rd1187;
add.s64 %rd1190, %rd58, %rd1181;
ld.shared.u8 %rs192, [%rd1190];
ld.shared.u8 %rs193, [%rd1190+1];
st.shared.u8 [%rd1190], %rs193;
st.shared.u8 [%rd1190+1], %rs192;

BB8_239:
mov.u32 %r1417, 512;

BB8_240:
bar.sync 0;
add.s32 %r1045, %r1417, -1;
and.b32 %r1046, %r1045, %r16;
sub.s32 %r1048, %r161, %r1046;
add.s32 %r1049, %r1048, %r1417;
cvt.u64.u32	%rd16, %r1049;
mul.wide.u32 %rd1191, %r1049, 8;
add.s64 %rd17, %rd56, %rd1191;
add.s64 %rd18, %rd58, %rd16;
cvt.u64.u32	%rd19, %r1048;
mul.wide.u32 %rd1194, %r1048, 8;
add.s64 %rd20, %rd56, %rd1194;
ld.shared.f64 %fd95, [%rd17];
ld.shared.f64 %fd96, [%rd20];
add.s64 %rd21, %rd58, %rd19;
setp.leu.f64	%p193, %fd96, %fd95;
@%p193 bra BB8_242;

ld.shared.u8 %rs194, [%rd21];
mov.u32 %r1418, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB8_243;

BB8_242:
ld.shared.u8 %rs195, [%rd18];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1418, 1, 0, %p195;

BB8_243:
bfe.u32 %r1052, %r16, 9, 1;
setp.ne.s32	%p196, %r1418, %r1052;
@%p196 bra BB8_245;

shl.b64 %rd1195, %rd16, 3;
add.s64 %rd1197, %rd57, %rd1195;
st.shared.f64 [%rd20], %fd95;
st.shared.f64 [%rd17], %fd96;
shl.b64 %rd1198, %rd19, 3;
add.s64 %rd1199, %rd57, %rd1198;
ld.shared.u64 %rd1200, [%rd1199];
ld.shared.u64 %rd1201, [%rd1197];
st.shared.u64 [%rd1199], %rd1201;
st.shared.u64 [%rd1197], %rd1200;
ld.shared.u8 %rs196, [%rd21];
ld.shared.u8 %rs197, [%rd18];
st.shared.u8 [%rd21], %rs197;
st.shared.u8 [%rd18], %rs196;

BB8_245:
shr.u32 %r128, %r1417, 1;
bar.sync 0;
add.s32 %r1053, %r128, -1;
and.b32 %r1055, %r1053, %r16;
sub.s32 %r1057, %r161, %r1055;
add.s32 %r1058, %r1057, %r128;
cvt.u64.u32	%rd22, %r1058;
mul.wide.u32 %rd1202, %r1058, 8;
add.s64 %rd23, %rd56, %rd1202;
add.s64 %rd24, %rd58, %rd22;
cvt.u64.u32	%rd25, %r1057;
mul.wide.u32 %rd1205, %r1057, 8;
add.s64 %rd26, %rd56, %rd1205;
ld.shared.f64 %fd97, [%rd23];
ld.shared.f64 %fd98, [%rd26];
add.s64 %rd27, %rd58, %rd25;
setp.leu.f64	%p197, %fd98, %fd97;
@%p197 bra BB8_247;

ld.shared.u8 %rs198, [%rd27];
mov.u32 %r1419, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB8_248;

BB8_247:
ld.shared.u8 %rs199, [%rd24];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1419, 1, 0, %p199;

BB8_248:
bfe.u32 %r1061, %r16, 9, 1;
setp.ne.s32	%p200, %r1419, %r1061;
@%p200 bra BB8_250;

shl.b64 %rd1206, %rd22, 3;
add.s64 %rd1208, %rd57, %rd1206;
st.shared.f64 [%rd26], %fd97;
st.shared.f64 [%rd23], %fd98;
shl.b64 %rd1209, %rd25, 3;
add.s64 %rd1210, %rd57, %rd1209;
ld.shared.u64 %rd1211, [%rd1210];
ld.shared.u64 %rd1212, [%rd1208];
st.shared.u64 [%rd1210], %rd1212;
st.shared.u64 [%rd1208], %rd1211;
ld.shared.u8 %rs200, [%rd27];
ld.shared.u8 %rs201, [%rd24];
st.shared.u8 [%rd27], %rs201;
st.shared.u8 [%rd24], %rs200;

BB8_250:
shr.u32 %r1417, %r1417, 2;
setp.ne.s32	%p201, %r1417, 0;
@%p201 bra BB8_240;

bar.sync 0;
and.b32 %r1062, %r16, 1023;
sub.s32 %r1063, %r161, %r1062;
add.s32 %r1064, %r1063, 1024;
cvt.u64.u32	%rd28, %r1064;
mul.wide.u32 %rd1213, %r1064, 8;
add.s64 %rd29, %rd56, %rd1213;
cvt.u64.u32	%rd30, %r1063;
mul.wide.u32 %rd1215, %r1063, 8;
add.s64 %rd31, %rd56, %rd1215;
ld.shared.f64 %fd99, [%rd29];
ld.shared.f64 %fd100, [%rd31];
add.s64 %rd32, %rd58, %rd30;
setp.leu.f64	%p202, %fd100, %fd99;
@%p202 bra BB8_253;

ld.shared.u8 %rs202, [%rd32];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB8_255;

BB8_253:
add.s64 %rd33, %rd58, %rd28;
ld.shared.u8 %rs1, [%rd33];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB8_255;

shl.b64 %rd1218, %rd28, 3;
add.s64 %rd1220, %rd57, %rd1218;
st.shared.f64 [%rd31], %fd99;
st.shared.f64 [%rd29], %fd100;
shl.b64 %rd1221, %rd30, 3;
add.s64 %rd1222, %rd57, %rd1221;
ld.shared.u64 %rd1223, [%rd1222];
ld.shared.u64 %rd1224, [%rd1220];
st.shared.u64 [%rd1222], %rd1224;
st.shared.u64 [%rd1220], %rd1223;
ld.shared.u8 %rs203, [%rd32];
st.shared.u8 [%rd32], %rs1;
st.shared.u8 [%rd33], %rs203;

BB8_255:
bar.sync 0;
and.b32 %r1066, %r16, 511;
sub.s32 %r1068, %r161, %r1066;
add.s32 %r1069, %r1068, 512;
cvt.u64.u32	%rd34, %r1069;
mul.wide.u32 %rd1225, %r1069, 8;
add.s64 %rd35, %rd56, %rd1225;
cvt.u64.u32	%rd36, %r1068;
mul.wide.u32 %rd1227, %r1068, 8;
add.s64 %rd37, %rd56, %rd1227;
ld.shared.f64 %fd101, [%rd35];
ld.shared.f64 %fd102, [%rd37];
add.s64 %rd38, %rd58, %rd36;
setp.leu.f64	%p205, %fd102, %fd101;
@%p205 bra BB8_257;

ld.shared.u8 %rs204, [%rd38];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB8_259;

BB8_257:
add.s64 %rd39, %rd58, %rd34;
ld.shared.u8 %rs2, [%rd39];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB8_259;

shl.b64 %rd1230, %rd34, 3;
add.s64 %rd1232, %rd57, %rd1230;
st.shared.f64 [%rd37], %fd101;
st.shared.f64 [%rd35], %fd102;
shl.b64 %rd1233, %rd36, 3;
add.s64 %rd1234, %rd57, %rd1233;
ld.shared.u64 %rd1235, [%rd1234];
ld.shared.u64 %rd1236, [%rd1232];
st.shared.u64 [%rd1234], %rd1236;
st.shared.u64 [%rd1232], %rd1235;
ld.shared.u8 %rs205, [%rd38];
st.shared.u8 [%rd38], %rs2;
st.shared.u8 [%rd39], %rs205;

BB8_259:
bar.sync 0;
add.s64 %rd1490, %rd56, %rd962;
ld.shared.f64 %fd103, [%rd1490];
ld.shared.f64 %fd104, [%rd966];
setp.leu.f64	%p208, %fd104, %fd103;
@%p208 bra BB8_261;

cvt.u64.u32	%rd1242, %r106;
add.s64 %rd1244, %rd58, %rd1242;
ld.shared.u8 %rs206, [%rd1244];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB8_263;

BB8_261:
add.s32 %r1284, %r106, 256;
cvt.u64.u32	%rd1245, %r1284;
add.s64 %rd1247, %rd58, %rd1245;
ld.shared.u8 %rs3, [%rd1247];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB8_263;

mul.wide.u32 %rd1507, %r106, 8;
add.s64 %rd1491, %rd56, %rd962;
cvt.u64.u32	%rd1248, %r106;
st.shared.f64 [%rd966], %fd103;
st.shared.f64 [%rd1491], %fd104;
add.s64 %rd1256, %rd57, %rd1507;
ld.shared.u64 %rd1257, [%rd1256];
add.s64 %rd1258, %rd57, %rd962;
ld.shared.u64 %rd1259, [%rd1258];
st.shared.u64 [%rd1256], %rd1259;
st.shared.u64 [%rd1258], %rd1257;
add.s64 %rd1261, %rd58, %rd1248;
ld.shared.u8 %rs207, [%rd1261];
st.shared.u8 [%rd1261], %rs3;
st.shared.u8 [%rd1247], %rs207;

BB8_263:
bar.sync 0;
add.s64 %rd1492, %rd56, %rd759;
ld.shared.f64 %fd105, [%rd1492];
ld.shared.f64 %fd106, [%rd763];
setp.leu.f64	%p211, %fd106, %fd105;
@%p211 bra BB8_265;

cvt.u64.u32	%rd1268, %r88;
add.s64 %rd1270, %rd58, %rd1268;
ld.shared.u8 %rs208, [%rd1270];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB8_267;

BB8_265:
add.s32 %r1285, %r88, 128;
cvt.u64.u32	%rd1271, %r1285;
add.s64 %rd1273, %rd58, %rd1271;
ld.shared.u8 %rs4, [%rd1273];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB8_267;

mul.wide.u32 %rd1508, %r88, 8;
add.s64 %rd1493, %rd56, %rd759;
cvt.u64.u32	%rd1274, %r88;
st.shared.f64 [%rd763], %fd105;
st.shared.f64 [%rd1493], %fd106;
add.s64 %rd1282, %rd57, %rd1508;
ld.shared.u64 %rd1283, [%rd1282];
add.s64 %rd1284, %rd57, %rd759;
ld.shared.u64 %rd1285, [%rd1284];
st.shared.u64 [%rd1282], %rd1285;
st.shared.u64 [%rd1284], %rd1283;
add.s64 %rd1287, %rd58, %rd1274;
ld.shared.u8 %rs209, [%rd1287];
st.shared.u8 [%rd1287], %rs4;
st.shared.u8 [%rd1273], %rs209;

BB8_267:
bar.sync 0;
add.s64 %rd1494, %rd56, %rd582;
ld.shared.f64 %fd107, [%rd1494];
ld.shared.f64 %fd108, [%rd586];
setp.leu.f64	%p214, %fd108, %fd107;
@%p214 bra BB8_269;

cvt.u64.u32	%rd1294, %r72;
add.s64 %rd1296, %rd58, %rd1294;
ld.shared.u8 %rs210, [%rd1296];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB8_271;

BB8_269:
add.s32 %r1286, %r72, 64;
cvt.u64.u32	%rd1297, %r1286;
add.s64 %rd1299, %rd58, %rd1297;
ld.shared.u8 %rs5, [%rd1299];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB8_271;

mul.wide.u32 %rd1509, %r72, 8;
add.s64 %rd1495, %rd56, %rd582;
cvt.u64.u32	%rd1300, %r72;
st.shared.f64 [%rd586], %fd107;
st.shared.f64 [%rd1495], %fd108;
add.s64 %rd1308, %rd57, %rd1509;
ld.shared.u64 %rd1309, [%rd1308];
add.s64 %rd1310, %rd57, %rd582;
ld.shared.u64 %rd1311, [%rd1310];
st.shared.u64 [%rd1308], %rd1311;
st.shared.u64 [%rd1310], %rd1309;
add.s64 %rd1313, %rd58, %rd1300;
ld.shared.u8 %rs211, [%rd1313];
st.shared.u8 [%rd1313], %rs5;
st.shared.u8 [%rd1299], %rs211;

BB8_271:
bar.sync 0;
add.s64 %rd1496, %rd56, %rd431;
ld.shared.f64 %fd109, [%rd1496];
ld.shared.f64 %fd110, [%rd435];
setp.leu.f64	%p217, %fd110, %fd109;
@%p217 bra BB8_273;

cvt.u64.u32	%rd1320, %r58;
add.s64 %rd1322, %rd58, %rd1320;
ld.shared.u8 %rs212, [%rd1322];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB8_275;

BB8_273:
add.s32 %r1287, %r58, 32;
cvt.u64.u32	%rd1323, %r1287;
add.s64 %rd1325, %rd58, %rd1323;
ld.shared.u8 %rs6, [%rd1325];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB8_275;

mul.wide.u32 %rd1510, %r58, 8;
add.s64 %rd1497, %rd56, %rd431;
cvt.u64.u32	%rd1326, %r58;
st.shared.f64 [%rd435], %fd109;
st.shared.f64 [%rd1497], %fd110;
add.s64 %rd1334, %rd57, %rd1510;
ld.shared.u64 %rd1335, [%rd1334];
add.s64 %rd1336, %rd57, %rd431;
ld.shared.u64 %rd1337, [%rd1336];
st.shared.u64 [%rd1334], %rd1337;
st.shared.u64 [%rd1336], %rd1335;
add.s64 %rd1339, %rd58, %rd1326;
ld.shared.u8 %rs213, [%rd1339];
st.shared.u8 [%rd1339], %rs6;
st.shared.u8 [%rd1325], %rs213;

BB8_275:
bar.sync 0;
ld.shared.f64 %fd111, [%rd308];
ld.shared.f64 %fd112, [%rd310];
setp.leu.f64	%p220, %fd112, %fd111;
@%p220 bra BB8_277;

and.b32 %r1279, %r16, 15;
sub.s32 %r1278, %r161, %r1279;
cvt.u64.u32	%rd1346, %r1278;
add.s64 %rd1348, %rd58, %rd1346;
ld.shared.u8 %rs214, [%rd1348];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB8_279;

BB8_277:
and.b32 %r1242, %r16, 15;
sub.s32 %r1241, %r161, %r1242;
add.s32 %r1240, %r1241, 16;
cvt.u64.u32	%rd1349, %r1240;
add.s64 %rd1351, %rd58, %rd1349;
ld.shared.u8 %rs7, [%rd1351];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB8_279;

and.b32 %r1245, %r16, 15;
sub.s32 %r1244, %r161, %r1245;
add.s32 %r1243, %r1244, 16;
mul.wide.u32 %rd1499, %r1243, 8;
mul.wide.u32 %rd1498, %r1244, 8;
cvt.u64.u32	%rd1352, %r1244;
st.shared.f64 [%rd310], %fd111;
st.shared.f64 [%rd308], %fd112;
add.s64 %rd1360, %rd57, %rd1498;
ld.shared.u64 %rd1361, [%rd1360];
add.s64 %rd1362, %rd57, %rd1499;
ld.shared.u64 %rd1363, [%rd1362];
st.shared.u64 [%rd1360], %rd1363;
st.shared.u64 [%rd1362], %rd1361;
add.s64 %rd1365, %rd58, %rd1352;
ld.shared.u8 %rs215, [%rd1365];
st.shared.u8 [%rd1365], %rs7;
st.shared.u8 [%rd1351], %rs215;

BB8_279:
bar.sync 0;
ld.shared.f64 %fd113, [%rd209];
ld.shared.f64 %fd114, [%rd211];
setp.leu.f64	%p223, %fd114, %fd113;
@%p223 bra BB8_281;

and.b32 %r1277, %r16, 7;
sub.s32 %r1276, %r161, %r1277;
cvt.u64.u32	%rd1372, %r1276;
add.s64 %rd1374, %rd58, %rd1372;
ld.shared.u8 %rs216, [%rd1374];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB8_283;

BB8_281:
and.b32 %r1248, %r16, 7;
sub.s32 %r1247, %r161, %r1248;
add.s32 %r1246, %r1247, 8;
cvt.u64.u32	%rd1375, %r1246;
add.s64 %rd1377, %rd58, %rd1375;
ld.shared.u8 %rs8, [%rd1377];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB8_283;

and.b32 %r1251, %r16, 7;
sub.s32 %r1250, %r161, %r1251;
add.s32 %r1249, %r1250, 8;
mul.wide.u32 %rd1501, %r1249, 8;
mul.wide.u32 %rd1500, %r1250, 8;
cvt.u64.u32	%rd1378, %r1250;
st.shared.f64 [%rd211], %fd113;
st.shared.f64 [%rd209], %fd114;
add.s64 %rd1386, %rd57, %rd1500;
ld.shared.u64 %rd1387, [%rd1386];
add.s64 %rd1388, %rd57, %rd1501;
ld.shared.u64 %rd1389, [%rd1388];
st.shared.u64 [%rd1386], %rd1389;
st.shared.u64 [%rd1388], %rd1387;
add.s64 %rd1391, %rd58, %rd1378;
ld.shared.u8 %rs217, [%rd1391];
st.shared.u8 [%rd1391], %rs8;
st.shared.u8 [%rd1377], %rs217;

BB8_283:
bar.sync 0;
ld.shared.f64 %fd115, [%rd136];
ld.shared.f64 %fd116, [%rd138];
setp.leu.f64	%p226, %fd116, %fd115;
@%p226 bra BB8_285;

and.b32 %r1275, %r16, 3;
sub.s32 %r1274, %r161, %r1275;
cvt.u64.u32	%rd1398, %r1274;
add.s64 %rd1400, %rd58, %rd1398;
ld.shared.u8 %rs218, [%rd1400];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB8_287;

BB8_285:
and.b32 %r1254, %r16, 3;
sub.s32 %r1253, %r161, %r1254;
add.s32 %r1252, %r1253, 4;
cvt.u64.u32	%rd1401, %r1252;
add.s64 %rd1403, %rd58, %rd1401;
ld.shared.u8 %rs9, [%rd1403];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB8_287;

and.b32 %r1257, %r16, 3;
sub.s32 %r1256, %r161, %r1257;
add.s32 %r1255, %r1256, 4;
mul.wide.u32 %rd1503, %r1255, 8;
mul.wide.u32 %rd1502, %r1256, 8;
cvt.u64.u32	%rd1404, %r1256;
st.shared.f64 [%rd138], %fd115;
st.shared.f64 [%rd136], %fd116;
add.s64 %rd1412, %rd57, %rd1502;
ld.shared.u64 %rd1413, [%rd1412];
add.s64 %rd1414, %rd57, %rd1503;
ld.shared.u64 %rd1415, [%rd1414];
st.shared.u64 [%rd1412], %rd1415;
st.shared.u64 [%rd1414], %rd1413;
add.s64 %rd1417, %rd58, %rd1404;
ld.shared.u8 %rs219, [%rd1417];
st.shared.u8 [%rd1417], %rs9;
st.shared.u8 [%rd1403], %rs219;

BB8_287:
bar.sync 0;
ld.shared.f64 %fd117, [%rd89];
ld.shared.f64 %fd118, [%rd91];
setp.leu.f64	%p229, %fd118, %fd117;
@%p229 bra BB8_289;

and.b32 %r1273, %r16, 1;
sub.s32 %r1272, %r161, %r1273;
cvt.u64.u32	%rd1424, %r1272;
add.s64 %rd1426, %rd58, %rd1424;
ld.shared.u8 %rs220, [%rd1426];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB8_291;

BB8_289:
and.b32 %r1260, %r16, 1;
sub.s32 %r1259, %r161, %r1260;
add.s32 %r1258, %r1259, 2;
cvt.u64.u32	%rd1427, %r1258;
add.s64 %rd1429, %rd58, %rd1427;
ld.shared.u8 %rs10, [%rd1429];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB8_291;

and.b32 %r1263, %r16, 1;
sub.s32 %r1262, %r161, %r1263;
add.s32 %r1261, %r1262, 2;
mul.wide.u32 %rd1505, %r1261, 8;
mul.wide.u32 %rd1504, %r1262, 8;
cvt.u64.u32	%rd1430, %r1262;
st.shared.f64 [%rd91], %fd117;
st.shared.f64 [%rd89], %fd118;
add.s64 %rd1438, %rd57, %rd1504;
ld.shared.u64 %rd1439, [%rd1438];
add.s64 %rd1440, %rd57, %rd1505;
ld.shared.u64 %rd1441, [%rd1440];
st.shared.u64 [%rd1438], %rd1441;
st.shared.u64 [%rd1440], %rd1439;
add.s64 %rd1443, %rd58, %rd1430;
ld.shared.u8 %rs221, [%rd1443];
st.shared.u8 [%rd1443], %rs10;
st.shared.u8 [%rd1429], %rs221;

BB8_291:
bar.sync 0;
ld.shared.f64 %fd119, [%rd69+8];
ld.shared.f64 %fd120, [%rd69];
setp.leu.f64	%p232, %fd120, %fd119;
@%p232 bra BB8_293;

cvt.u64.u32	%rd1448, %r161;
add.s64 %rd1450, %rd58, %rd1448;
ld.shared.u8 %rs222, [%rd1450];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB8_295;

BB8_293:
cvt.u64.u32	%rd1451, %r161;
add.s64 %rd1453, %rd58, %rd1451;
ld.shared.u8 %rs11, [%rd1453+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB8_295;

mul.wide.u32 %rd1506, %r161, 8;
st.shared.f64 [%rd69], %fd119;
st.shared.f64 [%rd69+8], %fd120;
add.s64 %rd1459, %rd57, %rd1506;
ld.shared.u64 %rd1460, [%rd1459];
ld.shared.u64 %rd1461, [%rd1459+8];
st.shared.u64 [%rd1459], %rd1461;
st.shared.u64 [%rd1459+8], %rd1460;
ld.shared.u8 %rs223, [%rd1453];
st.shared.u8 [%rd1453], %rs11;
st.shared.u8 [%rd1453+1], %rs223;

BB8_295:
ld.param.u32 %r1264, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1264;
bar.sync 0;
@!%p236 bra BB8_297;
bra.uni BB8_296;

BB8_296:
ld.param.u32 %r1271, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1270, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd123, [%rd11];
mad.lo.s32 %r1232, %r16, %r1270, %r4;
cvta.to.global.u64 %rd1467, %rd8;
mul.wide.u32 %rd1468, %r1232, 8;
add.s64 %rd1469, %rd1467, %rd1468;
st.global.f64 [%rd1469], %fd123;
ld.shared.u64 %rd1472, [%rd12];
ld.local.u64 %rd1473, [%rd2];
cvta.to.global.u64 %rd1474, %rd1473;
mad.lo.s32 %r1233, %r16, %r1271, %r15;
mul.wide.u32 %rd1475, %r1233, 8;
add.s64 %rd1476, %rd1474, %rd1475;
st.global.u64 [%rd1476], %rd1472;

BB8_297:
ld.param.u32 %r1266, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1265, %r16, 1024;
setp.ge.u32	%p237, %r1265, %r1266;
@%p237 bra BB8_299;

add.s32 %r1269, %r16, 1024;
ld.param.u32 %r1268, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1267, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd124, [%rd11+8192];
mad.lo.s32 %r1238, %r1269, %r1267, %r4;
cvta.to.global.u64 %rd1480, %rd8;
mul.wide.u32 %rd1481, %r1238, 8;
add.s64 %rd1482, %rd1480, %rd1481;
st.global.f64 [%rd1482], %fd124;
ld.shared.u64 %rd1485, [%rd12+8192];
ld.local.u64 %rd1486, [%rd2];
cvta.to.global.u64 %rd1487, %rd1486;
mad.lo.s32 %r1239, %r1269, %r1268, %r15;
mul.wide.u32 %rd1488, %r1239, 8;
add.s64 %rd1489, %rd1487, %rd1488;
st.global.u64 [%rd1489], %rd1485;

BB8_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot9[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1420>;
.reg .f64 %fd<127>;
.reg .b64 %rd<1587>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1586, __local_depot9;
cvta.local.u64 %SP, %rd1586;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd40, %SP, 0;
cvta.to.local.u64 %rd2, %rd40;
mov.u32 %r1368, 0;
mov.pred %p4, 0;
@%p4 bra BB9_2;

BB9_1:
mul.wide.s32 %rd41, %r1368, 8;
add.s64 %rd42, %rd3, %rd41;
ld.param.u64 %rd43, [%rd42];
add.s64 %rd44, %rd2, %rd41;
st.local.u64 [%rd44], %rd43;
add.s32 %r1368, %r1368, 1;
setp.lt.u32	%p5, %r1368, 27;
@%p5 bra BB9_1;

BB9_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r1370, %r142, %r143, %r144;
setp.ge.u32	%p6, %r1370, %r134;
@%p6 bra BB9_299;

ld.param.u32 %r146, [%rd1+12];
ld.param.u32 %r147, [%rd1+112];
rem.u32 %r148, %r1370, %r146;
mul.lo.s32 %r149, %r147, %r148;
div.u32 %r150, %r1370, %r146;
ld.param.u32 %r151, [%rd1+108];
mad.lo.s32 %r4, %r151, %r150, %r149;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1369, %r5, -1;
mov.u32 %r1371, 0;
setp.lt.s32	%p7, %r1369, 1;
@%p7 bra BB9_6;

mul.wide.s32 %rd45, %r5, 4;
add.s64 %rd1583, %rd2, %rd45;
mov.u32 %r1371, 0;

BB9_5:
ld.local.u32 %r153, [%rd1583+4];
rem.u32 %r154, %r1370, %r153;
ld.local.u32 %r155, [%rd1583+104];
mad.lo.s32 %r1371, %r155, %r154, %r1371;
div.u32 %r1370, %r1370, %r153;
add.s64 %rd1583, %rd1583, -4;
add.s32 %r1369, %r1369, -1;
setp.gt.s32	%p8, %r1369, 0;
@%p8 bra BB9_5;

BB9_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r156, [%rd2+108];
mad.lo.s32 %r15, %r156, %r1370, %r1371;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r135;
mov.f64 %fd125, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r135;
@%p9 bra BB9_8;

cvta.to.global.u64 %rd46, %rd8;
mad.lo.s32 %r157, %r16, %r136, %r4;
mul.wide.u32 %rd47, %r157, 8;
add.s64 %rd48, %rd46, %rd47;
ld.global.f64 %fd125, [%rd48];

BB9_8:
mov.u64 %rd1584, 0;
@%p9 bra BB9_10;

ld.local.u64 %rd50, [%rd2];
cvta.to.global.u64 %rd51, %rd50;
mad.lo.s32 %r158, %r16, %r137, %r15;
mul.wide.u32 %rd52, %r158, 8;
add.s64 %rd53, %rd51, %rd52;
ld.global.u64 %rd1584, [%rd53];

BB9_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd54, %r16;
mul.wide.s32 %rd55, %r16, 8;
mov.u64 %rd56, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd56, %rd55;
st.shared.f64 [%rd11], %fd125;
mov.u64 %rd57, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd57, %rd55;
st.shared.u64 [%rd12], %rd1584;
mov.u64 %rd58, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd58, %rd54;
st.shared.u8 [%rd13], %rs12;
setp.lt.u32	%p2, %r17, %r135;
mov.f64 %fd126, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r135;
@%p11 bra BB9_12;

cvta.to.global.u64 %rd59, %rd8;
mad.lo.s32 %r159, %r17, %r136, %r4;
mul.wide.u32 %rd60, %r159, 8;
add.s64 %rd61, %rd59, %rd60;
ld.global.f64 %fd126, [%rd61];

BB9_12:
mov.u64 %rd1585, 0;
@%p11 bra BB9_14;

ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd64, %rd63;
mad.lo.s32 %r160, %r17, %r137, %r15;
mul.wide.u32 %rd65, %r160, 8;
add.s64 %rd66, %rd64, %rd65;
ld.global.u64 %rd1585, [%rd66];

BB9_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.f64 [%rd11+8192], %fd126;
st.shared.u64 [%rd12+8192], %rd1585;
st.shared.u8 [%rd13+1024], %rs13;
bar.sync 0;
shl.b32 %r161, %r16, 1;
mul.wide.u32 %rd67, %r161, 8;
add.s64 %rd69, %rd56, %rd67;
ld.shared.f64 %fd5, [%rd69+8];
ld.shared.f64 %fd6, [%rd69];
setp.geu.f64	%p13, %fd6, %fd5;
@%p13 bra BB9_16;

cvt.u64.u32	%rd70, %r161;
add.s64 %rd72, %rd58, %rd70;
ld.shared.u8 %rs14, [%rd72];
mov.u32 %r1372, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB9_17;

BB9_16:
cvt.u64.u32	%rd73, %r161;
add.s64 %rd75, %rd58, %rd73;
ld.shared.u8 %rs15, [%rd75+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1372, 1, 0, %p15;

BB9_17:
and.b32 %r167, %r16, 1;
setp.ne.s32	%p16, %r1372, %r167;
@%p16 bra BB9_19;

add.s64 %rd78, %rd57, %rd67;
cvt.u64.u32	%rd79, %r161;
st.shared.f64 [%rd69], %fd5;
st.shared.f64 [%rd69+8], %fd6;
ld.shared.u64 %rd83, [%rd78];
ld.shared.u64 %rd84, [%rd78+8];
st.shared.u64 [%rd78], %rd84;
st.shared.u64 [%rd78+8], %rd83;
add.s64 %rd86, %rd58, %rd79;
ld.shared.u8 %rs16, [%rd86];
ld.shared.u8 %rs17, [%rd86+1];
st.shared.u8 [%rd86], %rs17;
st.shared.u8 [%rd86+1], %rs16;

BB9_19:
bar.sync 0;
sub.s32 %r22, %r161, %r167;
add.s32 %r173, %r22, 2;
mul.wide.u32 %rd87, %r173, 8;
add.s64 %rd89, %rd56, %rd87;
mul.wide.u32 %rd90, %r22, 8;
add.s64 %rd91, %rd56, %rd90;
ld.shared.f64 %fd7, [%rd89];
ld.shared.f64 %fd8, [%rd91];
setp.geu.f64	%p17, %fd8, %fd7;
@%p17 bra BB9_21;

cvt.u64.u32	%rd92, %r22;
add.s64 %rd94, %rd58, %rd92;
ld.shared.u8 %rs18, [%rd94];
mov.u32 %r1373, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB9_22;

BB9_21:
cvt.u64.u32	%rd95, %r173;
add.s64 %rd97, %rd58, %rd95;
ld.shared.u8 %rs19, [%rd97];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1373, 1, 0, %p19;

BB9_22:
bfe.u32 %r185, %r16, 1, 1;
setp.ne.s32	%p20, %r1373, %r185;
@%p20 bra BB9_24;

add.s64 %rd100, %rd57, %rd90;
add.s64 %rd102, %rd57, %rd87;
cvt.u64.u32	%rd103, %r22;
st.shared.f64 [%rd91], %fd7;
cvt.u64.u32	%rd107, %r173;
st.shared.f64 [%rd89], %fd8;
ld.shared.u64 %rd110, [%rd100];
ld.shared.u64 %rd111, [%rd102];
st.shared.u64 [%rd100], %rd111;
st.shared.u64 [%rd102], %rd110;
add.s64 %rd113, %rd58, %rd103;
ld.shared.u8 %rs20, [%rd113];
add.s64 %rd114, %rd58, %rd107;
ld.shared.u8 %rs21, [%rd114];
st.shared.u8 [%rd113], %rs21;
st.shared.u8 [%rd114], %rs20;

BB9_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd69+8];
ld.shared.f64 %fd10, [%rd69];
setp.geu.f64	%p21, %fd10, %fd9;
@%p21 bra BB9_26;

cvt.u64.u32	%rd118, %r161;
add.s64 %rd120, %rd58, %rd118;
ld.shared.u8 %rs22, [%rd120];
mov.u32 %r1374, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB9_27;

BB9_26:
cvt.u64.u32	%rd121, %r161;
add.s64 %rd123, %rd58, %rd121;
ld.shared.u8 %rs23, [%rd123+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1374, 1, 0, %p23;

BB9_27:
bfe.u32 %r200, %r16, 1, 1;
setp.ne.s32	%p24, %r1374, %r200;
@%p24 bra BB9_29;

cvt.u64.u32	%rd124, %r161;
st.shared.f64 [%rd69], %fd9;
st.shared.f64 [%rd69+8], %fd10;
add.s64 %rd129, %rd57, %rd67;
ld.shared.u64 %rd130, [%rd129];
ld.shared.u64 %rd131, [%rd129+8];
st.shared.u64 [%rd129], %rd131;
st.shared.u64 [%rd129+8], %rd130;
add.s64 %rd133, %rd58, %rd124;
ld.shared.u8 %rs24, [%rd133];
ld.shared.u8 %rs25, [%rd133+1];
st.shared.u8 [%rd133], %rs25;
st.shared.u8 [%rd133+1], %rs24;

BB9_29:
bar.sync 0;
and.b32 %r203, %r16, 3;
sub.s32 %r28, %r161, %r203;
add.s32 %r205, %r28, 4;
mul.wide.u32 %rd134, %r205, 8;
add.s64 %rd136, %rd56, %rd134;
mul.wide.u32 %rd137, %r28, 8;
add.s64 %rd138, %rd56, %rd137;
ld.shared.f64 %fd11, [%rd136];
ld.shared.f64 %fd12, [%rd138];
setp.geu.f64	%p25, %fd12, %fd11;
@%p25 bra BB9_31;

cvt.u64.u32	%rd139, %r28;
add.s64 %rd141, %rd58, %rd139;
ld.shared.u8 %rs26, [%rd141];
mov.u32 %r1375, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB9_32;

BB9_31:
cvt.u64.u32	%rd142, %r205;
add.s64 %rd144, %rd58, %rd142;
ld.shared.u8 %rs27, [%rd144];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1375, 1, 0, %p27;

BB9_32:
bfe.u32 %r217, %r16, 2, 1;
setp.ne.s32	%p28, %r1375, %r217;
@%p28 bra BB9_34;

add.s64 %rd147, %rd57, %rd137;
add.s64 %rd149, %rd57, %rd134;
cvt.u64.u32	%rd150, %r28;
st.shared.f64 [%rd138], %fd11;
cvt.u64.u32	%rd154, %r205;
st.shared.f64 [%rd136], %fd12;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd58, %rd150;
ld.shared.u8 %rs28, [%rd160];
add.s64 %rd161, %rd58, %rd154;
ld.shared.u8 %rs29, [%rd161];
st.shared.u8 [%rd160], %rs29;
st.shared.u8 [%rd161], %rs28;

BB9_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd89];
ld.shared.f64 %fd14, [%rd91];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB9_36;

cvt.u64.u32	%rd167, %r22;
add.s64 %rd169, %rd58, %rd167;
ld.shared.u8 %rs30, [%rd169];
mov.u32 %r1376, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB9_37;

BB9_36:
cvt.u64.u32	%rd170, %r173;
add.s64 %rd172, %rd58, %rd170;
ld.shared.u8 %rs31, [%rd172];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1376, 1, 0, %p31;

BB9_37:
bfe.u32 %r240, %r16, 2, 1;
setp.ne.s32	%p32, %r1376, %r240;
@%p32 bra BB9_39;

cvt.u64.u32	%rd173, %r22;
st.shared.f64 [%rd91], %fd13;
cvt.u64.u32	%rd177, %r173;
st.shared.f64 [%rd89], %fd14;
add.s64 %rd181, %rd57, %rd90;
ld.shared.u64 %rd182, [%rd181];
add.s64 %rd183, %rd57, %rd87;
ld.shared.u64 %rd184, [%rd183];
st.shared.u64 [%rd181], %rd184;
st.shared.u64 [%rd183], %rd182;
add.s64 %rd186, %rd58, %rd173;
ld.shared.u8 %rs32, [%rd186];
add.s64 %rd187, %rd58, %rd177;
ld.shared.u8 %rs33, [%rd187];
st.shared.u8 [%rd186], %rs33;
st.shared.u8 [%rd187], %rs32;

BB9_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd69+8];
ld.shared.f64 %fd16, [%rd69];
setp.geu.f64	%p33, %fd16, %fd15;
@%p33 bra BB9_41;

cvt.u64.u32	%rd191, %r161;
add.s64 %rd193, %rd58, %rd191;
ld.shared.u8 %rs34, [%rd193];
mov.u32 %r1377, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB9_42;

BB9_41:
cvt.u64.u32	%rd194, %r161;
add.s64 %rd196, %rd58, %rd194;
ld.shared.u8 %rs35, [%rd196+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1377, 1, 0, %p35;

BB9_42:
bfe.u32 %r254, %r16, 2, 1;
setp.ne.s32	%p36, %r1377, %r254;
@%p36 bra BB9_44;

cvt.u64.u32	%rd197, %r161;
st.shared.f64 [%rd69], %fd15;
st.shared.f64 [%rd69+8], %fd16;
add.s64 %rd202, %rd57, %rd67;
ld.shared.u64 %rd203, [%rd202];
ld.shared.u64 %rd204, [%rd202+8];
st.shared.u64 [%rd202], %rd204;
st.shared.u64 [%rd202+8], %rd203;
add.s64 %rd206, %rd58, %rd197;
ld.shared.u8 %rs36, [%rd206];
ld.shared.u8 %rs37, [%rd206+1];
st.shared.u8 [%rd206], %rs37;
st.shared.u8 [%rd206+1], %rs36;

BB9_44:
bar.sync 0;
and.b32 %r257, %r16, 7;
sub.s32 %r36, %r161, %r257;
add.s32 %r259, %r36, 8;
mul.wide.u32 %rd207, %r259, 8;
add.s64 %rd209, %rd56, %rd207;
mul.wide.u32 %rd210, %r36, 8;
add.s64 %rd211, %rd56, %rd210;
ld.shared.f64 %fd17, [%rd209];
ld.shared.f64 %fd18, [%rd211];
setp.geu.f64	%p37, %fd18, %fd17;
@%p37 bra BB9_46;

cvt.u64.u32	%rd212, %r36;
add.s64 %rd214, %rd58, %rd212;
ld.shared.u8 %rs38, [%rd214];
mov.u32 %r1378, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB9_47;

BB9_46:
cvt.u64.u32	%rd215, %r259;
add.s64 %rd217, %rd58, %rd215;
ld.shared.u8 %rs39, [%rd217];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1378, 1, 0, %p39;

BB9_47:
bfe.u32 %r271, %r16, 3, 1;
setp.ne.s32	%p40, %r1378, %r271;
@%p40 bra BB9_49;

add.s64 %rd220, %rd57, %rd210;
add.s64 %rd222, %rd57, %rd207;
cvt.u64.u32	%rd223, %r36;
st.shared.f64 [%rd211], %fd17;
cvt.u64.u32	%rd227, %r259;
st.shared.f64 [%rd209], %fd18;
ld.shared.u64 %rd230, [%rd220];
ld.shared.u64 %rd231, [%rd222];
st.shared.u64 [%rd220], %rd231;
st.shared.u64 [%rd222], %rd230;
add.s64 %rd233, %rd58, %rd223;
ld.shared.u8 %rs40, [%rd233];
add.s64 %rd234, %rd58, %rd227;
ld.shared.u8 %rs41, [%rd234];
st.shared.u8 [%rd233], %rs41;
st.shared.u8 [%rd234], %rs40;

BB9_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd136];
ld.shared.f64 %fd20, [%rd138];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB9_51;

cvt.u64.u32	%rd240, %r28;
add.s64 %rd242, %rd58, %rd240;
ld.shared.u8 %rs42, [%rd242];
mov.u32 %r1379, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB9_52;

BB9_51:
cvt.u64.u32	%rd243, %r205;
add.s64 %rd245, %rd58, %rd243;
ld.shared.u8 %rs43, [%rd245];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1379, 1, 0, %p43;

BB9_52:
bfe.u32 %r294, %r16, 3, 1;
setp.ne.s32	%p44, %r1379, %r294;
@%p44 bra BB9_54;

cvt.u64.u32	%rd246, %r28;
st.shared.f64 [%rd138], %fd19;
cvt.u64.u32	%rd250, %r205;
st.shared.f64 [%rd136], %fd20;
add.s64 %rd254, %rd57, %rd137;
ld.shared.u64 %rd255, [%rd254];
add.s64 %rd256, %rd57, %rd134;
ld.shared.u64 %rd257, [%rd256];
st.shared.u64 [%rd254], %rd257;
st.shared.u64 [%rd256], %rd255;
add.s64 %rd259, %rd58, %rd246;
ld.shared.u8 %rs44, [%rd259];
add.s64 %rd260, %rd58, %rd250;
ld.shared.u8 %rs45, [%rd260];
st.shared.u8 [%rd259], %rs45;
st.shared.u8 [%rd260], %rs44;

BB9_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd89];
ld.shared.f64 %fd22, [%rd91];
setp.geu.f64	%p45, %fd22, %fd21;
@%p45 bra BB9_56;

cvt.u64.u32	%rd266, %r22;
add.s64 %rd268, %rd58, %rd266;
ld.shared.u8 %rs46, [%rd268];
mov.u32 %r1380, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB9_57;

BB9_56:
cvt.u64.u32	%rd269, %r173;
add.s64 %rd271, %rd58, %rd269;
ld.shared.u8 %rs47, [%rd271];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1380, 1, 0, %p47;

BB9_57:
bfe.u32 %r316, %r16, 3, 1;
setp.ne.s32	%p48, %r1380, %r316;
@%p48 bra BB9_59;

mul.wide.u32 %rd1581, %r22, 8;
cvt.u64.u32	%rd272, %r22;
st.shared.f64 [%rd91], %fd21;
cvt.u64.u32	%rd276, %r173;
st.shared.f64 [%rd89], %fd22;
add.s64 %rd280, %rd57, %rd1581;
ld.shared.u64 %rd281, [%rd280];
add.s64 %rd282, %rd57, %rd87;
ld.shared.u64 %rd283, [%rd282];
st.shared.u64 [%rd280], %rd283;
st.shared.u64 [%rd282], %rd281;
add.s64 %rd285, %rd58, %rd272;
ld.shared.u8 %rs48, [%rd285];
add.s64 %rd286, %rd58, %rd276;
ld.shared.u8 %rs49, [%rd286];
st.shared.u8 [%rd285], %rs49;
st.shared.u8 [%rd286], %rs48;

BB9_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd69+8];
ld.shared.f64 %fd24, [%rd69];
setp.geu.f64	%p49, %fd24, %fd23;
@%p49 bra BB9_61;

cvt.u64.u32	%rd290, %r161;
add.s64 %rd292, %rd58, %rd290;
ld.shared.u8 %rs50, [%rd292];
mov.u32 %r1381, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB9_62;

BB9_61:
cvt.u64.u32	%rd293, %r161;
add.s64 %rd295, %rd58, %rd293;
ld.shared.u8 %rs51, [%rd295+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1381, 1, 0, %p51;

BB9_62:
bfe.u32 %r330, %r16, 3, 1;
setp.ne.s32	%p52, %r1381, %r330;
@%p52 bra BB9_64;

mul.wide.u32 %rd1580, %r161, 8;
cvt.u64.u32	%rd296, %r161;
st.shared.f64 [%rd69], %fd23;
st.shared.f64 [%rd69+8], %fd24;
add.s64 %rd301, %rd57, %rd1580;
ld.shared.u64 %rd302, [%rd301];
ld.shared.u64 %rd303, [%rd301+8];
st.shared.u64 [%rd301], %rd303;
st.shared.u64 [%rd301+8], %rd302;
add.s64 %rd305, %rd58, %rd296;
ld.shared.u8 %rs52, [%rd305];
ld.shared.u8 %rs53, [%rd305+1];
st.shared.u8 [%rd305], %rs53;
st.shared.u8 [%rd305+1], %rs52;

BB9_64:
bar.sync 0;
and.b32 %r333, %r16, 15;
sub.s32 %r46, %r161, %r333;
add.s32 %r335, %r46, 16;
mul.wide.u32 %rd306, %r335, 8;
add.s64 %rd308, %rd56, %rd306;
mul.wide.u32 %rd309, %r46, 8;
add.s64 %rd310, %rd56, %rd309;
ld.shared.f64 %fd25, [%rd308];
ld.shared.f64 %fd26, [%rd310];
setp.geu.f64	%p53, %fd26, %fd25;
@%p53 bra BB9_66;

cvt.u64.u32	%rd311, %r46;
add.s64 %rd313, %rd58, %rd311;
ld.shared.u8 %rs54, [%rd313];
mov.u32 %r1382, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB9_67;

BB9_66:
cvt.u64.u32	%rd314, %r335;
add.s64 %rd316, %rd58, %rd314;
ld.shared.u8 %rs55, [%rd316];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1382, 1, 0, %p55;

BB9_67:
bfe.u32 %r347, %r16, 4, 1;
setp.ne.s32	%p56, %r1382, %r347;
@%p56 bra BB9_69;

add.s64 %rd319, %rd57, %rd309;
add.s64 %rd321, %rd57, %rd306;
cvt.u64.u32	%rd322, %r46;
st.shared.f64 [%rd310], %fd25;
cvt.u64.u32	%rd326, %r335;
st.shared.f64 [%rd308], %fd26;
ld.shared.u64 %rd329, [%rd319];
ld.shared.u64 %rd330, [%rd321];
st.shared.u64 [%rd319], %rd330;
st.shared.u64 [%rd321], %rd329;
add.s64 %rd332, %rd58, %rd322;
ld.shared.u8 %rs56, [%rd332];
add.s64 %rd333, %rd58, %rd326;
ld.shared.u8 %rs57, [%rd333];
st.shared.u8 [%rd332], %rs57;
st.shared.u8 [%rd333], %rs56;

BB9_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd209];
ld.shared.f64 %fd28, [%rd211];
setp.geu.f64	%p57, %fd28, %fd27;
@%p57 bra BB9_71;

cvt.u64.u32	%rd339, %r36;
add.s64 %rd341, %rd58, %rd339;
ld.shared.u8 %rs58, [%rd341];
mov.u32 %r1383, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB9_72;

BB9_71:
cvt.u64.u32	%rd342, %r259;
add.s64 %rd344, %rd58, %rd342;
ld.shared.u8 %rs59, [%rd344];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1383, 1, 0, %p59;

BB9_72:
bfe.u32 %r370, %r16, 4, 1;
setp.ne.s32	%p60, %r1383, %r370;
@%p60 bra BB9_74;

mul.wide.u32 %rd1571, %r259, 8;
mul.wide.u32 %rd1570, %r36, 8;
cvt.u64.u32	%rd345, %r36;
st.shared.f64 [%rd211], %fd27;
cvt.u64.u32	%rd349, %r259;
st.shared.f64 [%rd209], %fd28;
add.s64 %rd353, %rd57, %rd1570;
ld.shared.u64 %rd354, [%rd353];
add.s64 %rd355, %rd57, %rd1571;
ld.shared.u64 %rd356, [%rd355];
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd355], %rd354;
add.s64 %rd358, %rd58, %rd345;
ld.shared.u8 %rs60, [%rd358];
add.s64 %rd359, %rd58, %rd349;
ld.shared.u8 %rs61, [%rd359];
st.shared.u8 [%rd358], %rs61;
st.shared.u8 [%rd359], %rs60;

BB9_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd136];
ld.shared.f64 %fd30, [%rd138];
setp.geu.f64	%p61, %fd30, %fd29;
@%p61 bra BB9_76;

cvt.u64.u32	%rd365, %r28;
add.s64 %rd367, %rd58, %rd365;
ld.shared.u8 %rs62, [%rd367];
mov.u32 %r1384, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB9_77;

BB9_76:
cvt.u64.u32	%rd368, %r205;
add.s64 %rd370, %rd58, %rd368;
ld.shared.u8 %rs63, [%rd370];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1384, 1, 0, %p63;

BB9_77:
bfe.u32 %r392, %r16, 4, 1;
setp.ne.s32	%p64, %r1384, %r392;
@%p64 bra BB9_79;

mul.wide.u32 %rd1569, %r205, 8;
mul.wide.u32 %rd1568, %r28, 8;
cvt.u64.u32	%rd371, %r28;
st.shared.f64 [%rd138], %fd29;
cvt.u64.u32	%rd375, %r205;
st.shared.f64 [%rd136], %fd30;
add.s64 %rd379, %rd57, %rd1568;
ld.shared.u64 %rd380, [%rd379];
add.s64 %rd381, %rd57, %rd1569;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd379], %rd382;
st.shared.u64 [%rd381], %rd380;
add.s64 %rd384, %rd58, %rd371;
ld.shared.u8 %rs64, [%rd384];
add.s64 %rd385, %rd58, %rd375;
ld.shared.u8 %rs65, [%rd385];
st.shared.u8 [%rd384], %rs65;
st.shared.u8 [%rd385], %rs64;

BB9_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd89];
ld.shared.f64 %fd32, [%rd91];
setp.geu.f64	%p65, %fd32, %fd31;
@%p65 bra BB9_81;

cvt.u64.u32	%rd391, %r22;
add.s64 %rd393, %rd58, %rd391;
ld.shared.u8 %rs66, [%rd393];
mov.u32 %r1385, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB9_82;

BB9_81:
cvt.u64.u32	%rd394, %r173;
add.s64 %rd396, %rd58, %rd394;
ld.shared.u8 %rs67, [%rd396];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1385, 1, 0, %p67;

BB9_82:
bfe.u32 %r414, %r16, 4, 1;
setp.ne.s32	%p68, %r1385, %r414;
@%p68 bra BB9_84;

mul.wide.u32 %rd1567, %r173, 8;
mul.wide.u32 %rd1566, %r22, 8;
cvt.u64.u32	%rd397, %r22;
st.shared.f64 [%rd91], %fd31;
cvt.u64.u32	%rd401, %r173;
st.shared.f64 [%rd89], %fd32;
add.s64 %rd405, %rd57, %rd1566;
ld.shared.u64 %rd406, [%rd405];
add.s64 %rd407, %rd57, %rd1567;
ld.shared.u64 %rd408, [%rd407];
st.shared.u64 [%rd405], %rd408;
st.shared.u64 [%rd407], %rd406;
add.s64 %rd410, %rd58, %rd397;
ld.shared.u8 %rs68, [%rd410];
add.s64 %rd411, %rd58, %rd401;
ld.shared.u8 %rs69, [%rd411];
st.shared.u8 [%rd410], %rs69;
st.shared.u8 [%rd411], %rs68;

BB9_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd69+8];
ld.shared.f64 %fd34, [%rd69];
setp.geu.f64	%p69, %fd34, %fd33;
@%p69 bra BB9_86;

cvt.u64.u32	%rd415, %r161;
add.s64 %rd417, %rd58, %rd415;
ld.shared.u8 %rs70, [%rd417];
mov.u32 %r1386, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB9_87;

BB9_86:
cvt.u64.u32	%rd418, %r161;
add.s64 %rd420, %rd58, %rd418;
ld.shared.u8 %rs71, [%rd420+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1386, 1, 0, %p71;

BB9_87:
bfe.u32 %r428, %r16, 4, 1;
setp.ne.s32	%p72, %r1386, %r428;
@%p72 bra BB9_89;

mul.wide.u32 %rd1565, %r161, 8;
cvt.u64.u32	%rd421, %r161;
st.shared.f64 [%rd69], %fd33;
st.shared.f64 [%rd69+8], %fd34;
add.s64 %rd426, %rd57, %rd1565;
ld.shared.u64 %rd427, [%rd426];
ld.shared.u64 %rd428, [%rd426+8];
st.shared.u64 [%rd426], %rd428;
st.shared.u64 [%rd426+8], %rd427;
add.s64 %rd430, %rd58, %rd421;
ld.shared.u8 %rs72, [%rd430];
ld.shared.u8 %rs73, [%rd430+1];
st.shared.u8 [%rd430], %rs73;
st.shared.u8 [%rd430+1], %rs72;

BB9_89:
bar.sync 0;
and.b32 %r431, %r16, 31;
sub.s32 %r58, %r161, %r431;
add.s32 %r433, %r58, 32;
mul.wide.u32 %rd431, %r433, 8;
add.s64 %rd433, %rd56, %rd431;
mul.wide.u32 %rd434, %r58, 8;
add.s64 %rd435, %rd56, %rd434;
ld.shared.f64 %fd35, [%rd433];
ld.shared.f64 %fd36, [%rd435];
setp.geu.f64	%p73, %fd36, %fd35;
@%p73 bra BB9_91;

cvt.u64.u32	%rd436, %r58;
add.s64 %rd438, %rd58, %rd436;
ld.shared.u8 %rs74, [%rd438];
mov.u32 %r1387, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB9_92;

BB9_91:
add.s32 %r1366, %r58, 32;
cvt.u64.u32	%rd439, %r1366;
add.s64 %rd441, %rd58, %rd439;
ld.shared.u8 %rs75, [%rd441];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1387, 1, 0, %p75;

BB9_92:
bfe.u32 %r445, %r16, 5, 1;
setp.ne.s32	%p76, %r1387, %r445;
@%p76 bra BB9_94;

add.s64 %rd1582, %rd56, %rd431;
add.s32 %r1367, %r58, 32;
mul.wide.u32 %rd1573, %r58, 8;
add.s64 %rd444, %rd57, %rd1573;
add.s64 %rd446, %rd57, %rd431;
cvt.u64.u32	%rd447, %r58;
st.shared.f64 [%rd435], %fd35;
cvt.u64.u32	%rd451, %r1367;
st.shared.f64 [%rd1582], %fd36;
ld.shared.u64 %rd454, [%rd444];
ld.shared.u64 %rd455, [%rd446];
st.shared.u64 [%rd444], %rd455;
st.shared.u64 [%rd446], %rd454;
add.s64 %rd457, %rd58, %rd447;
ld.shared.u8 %rs76, [%rd457];
add.s64 %rd458, %rd58, %rd451;
ld.shared.u8 %rs77, [%rd458];
st.shared.u8 [%rd457], %rs77;
st.shared.u8 [%rd458], %rs76;

BB9_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd308];
ld.shared.f64 %fd38, [%rd310];
setp.geu.f64	%p77, %fd38, %fd37;
@%p77 bra BB9_96;

cvt.u64.u32	%rd464, %r46;
add.s64 %rd466, %rd58, %rd464;
ld.shared.u8 %rs78, [%rd466];
mov.u32 %r1388, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB9_97;

BB9_96:
cvt.u64.u32	%rd467, %r335;
add.s64 %rd469, %rd58, %rd467;
ld.shared.u8 %rs79, [%rd469];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1388, 1, 0, %p79;

BB9_97:
bfe.u32 %r468, %r16, 5, 1;
setp.ne.s32	%p80, %r1388, %r468;
@%p80 bra BB9_99;

mul.wide.u32 %rd1572, %r335, 8;
mul.wide.u32 %rd1564, %r46, 8;
cvt.u64.u32	%rd470, %r46;
st.shared.f64 [%rd310], %fd37;
cvt.u64.u32	%rd474, %r335;
st.shared.f64 [%rd308], %fd38;
add.s64 %rd478, %rd57, %rd1564;
ld.shared.u64 %rd479, [%rd478];
add.s64 %rd480, %rd57, %rd1572;
ld.shared.u64 %rd481, [%rd480];
st.shared.u64 [%rd478], %rd481;
st.shared.u64 [%rd480], %rd479;
add.s64 %rd483, %rd58, %rd470;
ld.shared.u8 %rs80, [%rd483];
add.s64 %rd484, %rd58, %rd474;
ld.shared.u8 %rs81, [%rd484];
st.shared.u8 [%rd483], %rs81;
st.shared.u8 [%rd484], %rs80;

BB9_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd209];
ld.shared.f64 %fd40, [%rd211];
setp.geu.f64	%p81, %fd40, %fd39;
@%p81 bra BB9_101;

cvt.u64.u32	%rd490, %r36;
add.s64 %rd492, %rd58, %rd490;
ld.shared.u8 %rs82, [%rd492];
mov.u32 %r1389, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB9_102;

BB9_101:
cvt.u64.u32	%rd493, %r259;
add.s64 %rd495, %rd58, %rd493;
ld.shared.u8 %rs83, [%rd495];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1389, 1, 0, %p83;

BB9_102:
bfe.u32 %r490, %r16, 5, 1;
setp.ne.s32	%p84, %r1389, %r490;
@%p84 bra BB9_104;

mul.wide.u32 %rd1563, %r259, 8;
mul.wide.u32 %rd1562, %r36, 8;
cvt.u64.u32	%rd496, %r36;
st.shared.f64 [%rd211], %fd39;
cvt.u64.u32	%rd500, %r259;
st.shared.f64 [%rd209], %fd40;
add.s64 %rd504, %rd57, %rd1562;
ld.shared.u64 %rd505, [%rd504];
add.s64 %rd506, %rd57, %rd1563;
ld.shared.u64 %rd507, [%rd506];
st.shared.u64 [%rd504], %rd507;
st.shared.u64 [%rd506], %rd505;
add.s64 %rd509, %rd58, %rd496;
ld.shared.u8 %rs84, [%rd509];
add.s64 %rd510, %rd58, %rd500;
ld.shared.u8 %rs85, [%rd510];
st.shared.u8 [%rd509], %rs85;
st.shared.u8 [%rd510], %rs84;

BB9_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd136];
ld.shared.f64 %fd42, [%rd138];
setp.geu.f64	%p85, %fd42, %fd41;
@%p85 bra BB9_106;

cvt.u64.u32	%rd516, %r28;
add.s64 %rd518, %rd58, %rd516;
ld.shared.u8 %rs86, [%rd518];
mov.u32 %r1390, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB9_107;

BB9_106:
cvt.u64.u32	%rd519, %r205;
add.s64 %rd521, %rd58, %rd519;
ld.shared.u8 %rs87, [%rd521];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1390, 1, 0, %p87;

BB9_107:
bfe.u32 %r512, %r16, 5, 1;
setp.ne.s32	%p88, %r1390, %r512;
@%p88 bra BB9_109;

mul.wide.u32 %rd1561, %r205, 8;
mul.wide.u32 %rd1560, %r28, 8;
cvt.u64.u32	%rd522, %r28;
st.shared.f64 [%rd138], %fd41;
cvt.u64.u32	%rd526, %r205;
st.shared.f64 [%rd136], %fd42;
add.s64 %rd530, %rd57, %rd1560;
ld.shared.u64 %rd531, [%rd530];
add.s64 %rd532, %rd57, %rd1561;
ld.shared.u64 %rd533, [%rd532];
st.shared.u64 [%rd530], %rd533;
st.shared.u64 [%rd532], %rd531;
add.s64 %rd535, %rd58, %rd522;
ld.shared.u8 %rs88, [%rd535];
add.s64 %rd536, %rd58, %rd526;
ld.shared.u8 %rs89, [%rd536];
st.shared.u8 [%rd535], %rs89;
st.shared.u8 [%rd536], %rs88;

BB9_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd89];
ld.shared.f64 %fd44, [%rd91];
setp.geu.f64	%p89, %fd44, %fd43;
@%p89 bra BB9_111;

cvt.u64.u32	%rd542, %r22;
add.s64 %rd544, %rd58, %rd542;
ld.shared.u8 %rs90, [%rd544];
mov.u32 %r1391, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB9_112;

BB9_111:
cvt.u64.u32	%rd545, %r173;
add.s64 %rd547, %rd58, %rd545;
ld.shared.u8 %rs91, [%rd547];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1391, 1, 0, %p91;

BB9_112:
bfe.u32 %r534, %r16, 5, 1;
setp.ne.s32	%p92, %r1391, %r534;
@%p92 bra BB9_114;

mul.wide.u32 %rd1559, %r173, 8;
mul.wide.u32 %rd1558, %r22, 8;
cvt.u64.u32	%rd548, %r22;
st.shared.f64 [%rd91], %fd43;
cvt.u64.u32	%rd552, %r173;
st.shared.f64 [%rd89], %fd44;
add.s64 %rd556, %rd57, %rd1558;
ld.shared.u64 %rd557, [%rd556];
add.s64 %rd558, %rd57, %rd1559;
ld.shared.u64 %rd559, [%rd558];
st.shared.u64 [%rd556], %rd559;
st.shared.u64 [%rd558], %rd557;
add.s64 %rd561, %rd58, %rd548;
ld.shared.u8 %rs92, [%rd561];
add.s64 %rd562, %rd58, %rd552;
ld.shared.u8 %rs93, [%rd562];
st.shared.u8 [%rd561], %rs93;
st.shared.u8 [%rd562], %rs92;

BB9_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd69+8];
ld.shared.f64 %fd46, [%rd69];
setp.geu.f64	%p93, %fd46, %fd45;
@%p93 bra BB9_116;

cvt.u64.u32	%rd566, %r161;
add.s64 %rd568, %rd58, %rd566;
ld.shared.u8 %rs94, [%rd568];
mov.u32 %r1392, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB9_117;

BB9_116:
cvt.u64.u32	%rd569, %r161;
add.s64 %rd571, %rd58, %rd569;
ld.shared.u8 %rs95, [%rd571+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1392, 1, 0, %p95;

BB9_117:
bfe.u32 %r548, %r16, 5, 1;
setp.ne.s32	%p96, %r1392, %r548;
@%p96 bra BB9_119;

mul.wide.u32 %rd1557, %r161, 8;
cvt.u64.u32	%rd572, %r161;
st.shared.f64 [%rd69], %fd45;
st.shared.f64 [%rd69+8], %fd46;
add.s64 %rd577, %rd57, %rd1557;
ld.shared.u64 %rd578, [%rd577];
ld.shared.u64 %rd579, [%rd577+8];
st.shared.u64 [%rd577], %rd579;
st.shared.u64 [%rd577+8], %rd578;
add.s64 %rd581, %rd58, %rd572;
ld.shared.u8 %rs96, [%rd581];
ld.shared.u8 %rs97, [%rd581+1];
st.shared.u8 [%rd581], %rs97;
st.shared.u8 [%rd581+1], %rs96;

BB9_119:
bar.sync 0;
and.b32 %r551, %r16, 63;
sub.s32 %r72, %r161, %r551;
add.s32 %r553, %r72, 64;
mul.wide.u32 %rd582, %r553, 8;
add.s64 %rd584, %rd56, %rd582;
mul.wide.u32 %rd585, %r72, 8;
add.s64 %rd586, %rd56, %rd585;
ld.shared.f64 %fd47, [%rd584];
ld.shared.f64 %fd48, [%rd586];
setp.geu.f64	%p97, %fd48, %fd47;
@%p97 bra BB9_121;

cvt.u64.u32	%rd587, %r72;
add.s64 %rd589, %rd58, %rd587;
ld.shared.u8 %rs98, [%rd589];
mov.u32 %r1393, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB9_122;

BB9_121:
add.s32 %r1344, %r72, 64;
cvt.u64.u32	%rd590, %r1344;
add.s64 %rd592, %rd58, %rd590;
ld.shared.u8 %rs99, [%rd592];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1393, 1, 0, %p99;

BB9_122:
bfe.u32 %r565, %r16, 6, 1;
setp.ne.s32	%p100, %r1393, %r565;
@%p100 bra BB9_124;

add.s64 %rd1579, %rd56, %rd582;
mul.wide.u32 %rd1578, %r72, 8;
add.s32 %r1345, %r72, 64;
add.s64 %rd595, %rd57, %rd1578;
add.s64 %rd597, %rd57, %rd582;
cvt.u64.u32	%rd598, %r72;
st.shared.f64 [%rd586], %fd47;
cvt.u64.u32	%rd602, %r1345;
st.shared.f64 [%rd1579], %fd48;
ld.shared.u64 %rd605, [%rd595];
ld.shared.u64 %rd606, [%rd597];
st.shared.u64 [%rd595], %rd606;
st.shared.u64 [%rd597], %rd605;
add.s64 %rd608, %rd58, %rd598;
ld.shared.u8 %rs100, [%rd608];
add.s64 %rd609, %rd58, %rd602;
ld.shared.u8 %rs101, [%rd609];
st.shared.u8 [%rd608], %rs101;
st.shared.u8 [%rd609], %rs100;

BB9_124:
bar.sync 0;
add.s64 %rd1574, %rd56, %rd431;
ld.shared.f64 %fd49, [%rd1574];
ld.shared.f64 %fd50, [%rd435];
setp.geu.f64	%p101, %fd50, %fd49;
@%p101 bra BB9_126;

cvt.u64.u32	%rd615, %r58;
add.s64 %rd617, %rd58, %rd615;
ld.shared.u8 %rs102, [%rd617];
mov.u32 %r1394, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB9_127;

BB9_126:
add.s32 %r1342, %r58, 32;
cvt.u64.u32	%rd618, %r1342;
add.s64 %rd620, %rd58, %rd618;
ld.shared.u8 %rs103, [%rd620];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1394, 1, 0, %p103;

BB9_127:
bfe.u32 %r588, %r16, 6, 1;
setp.ne.s32	%p104, %r1394, %r588;
@%p104 bra BB9_129;

add.s64 %rd1576, %rd56, %rd431;
add.s32 %r1343, %r58, 32;
mul.wide.u32 %rd1550, %r58, 8;
cvt.u64.u32	%rd621, %r58;
st.shared.f64 [%rd435], %fd49;
cvt.u64.u32	%rd625, %r1343;
st.shared.f64 [%rd1576], %fd50;
add.s64 %rd629, %rd57, %rd1550;
ld.shared.u64 %rd630, [%rd629];
add.s64 %rd631, %rd57, %rd431;
ld.shared.u64 %rd632, [%rd631];
st.shared.u64 [%rd629], %rd632;
st.shared.u64 [%rd631], %rd630;
add.s64 %rd634, %rd58, %rd621;
ld.shared.u8 %rs104, [%rd634];
add.s64 %rd635, %rd58, %rd625;
ld.shared.u8 %rs105, [%rd635];
st.shared.u8 [%rd634], %rs105;
st.shared.u8 [%rd635], %rs104;

BB9_129:
bar.sync 0;
ld.shared.f64 %fd51, [%rd308];
ld.shared.f64 %fd52, [%rd310];
setp.geu.f64	%p105, %fd52, %fd51;
@%p105 bra BB9_131;

cvt.u64.u32	%rd641, %r46;
add.s64 %rd643, %rd58, %rd641;
ld.shared.u8 %rs106, [%rd643];
mov.u32 %r1395, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB9_132;

BB9_131:
cvt.u64.u32	%rd644, %r335;
add.s64 %rd646, %rd58, %rd644;
ld.shared.u8 %rs107, [%rd646];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1395, 1, 0, %p107;

BB9_132:
bfe.u32 %r610, %r16, 6, 1;
setp.ne.s32	%p108, %r1395, %r610;
@%p108 bra BB9_134;

mul.wide.u32 %rd1549, %r335, 8;
mul.wide.u32 %rd1548, %r46, 8;
cvt.u64.u32	%rd647, %r46;
st.shared.f64 [%rd310], %fd51;
cvt.u64.u32	%rd651, %r335;
st.shared.f64 [%rd308], %fd52;
add.s64 %rd655, %rd57, %rd1548;
ld.shared.u64 %rd656, [%rd655];
add.s64 %rd657, %rd57, %rd1549;
ld.shared.u64 %rd658, [%rd657];
st.shared.u64 [%rd655], %rd658;
st.shared.u64 [%rd657], %rd656;
add.s64 %rd660, %rd58, %rd647;
ld.shared.u8 %rs108, [%rd660];
add.s64 %rd661, %rd58, %rd651;
ld.shared.u8 %rs109, [%rd661];
st.shared.u8 [%rd660], %rs109;
st.shared.u8 [%rd661], %rs108;

BB9_134:
bar.sync 0;
ld.shared.f64 %fd53, [%rd209];
ld.shared.f64 %fd54, [%rd211];
setp.geu.f64	%p109, %fd54, %fd53;
@%p109 bra BB9_136;

cvt.u64.u32	%rd667, %r36;
add.s64 %rd669, %rd58, %rd667;
ld.shared.u8 %rs110, [%rd669];
mov.u32 %r1396, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB9_137;

BB9_136:
cvt.u64.u32	%rd670, %r259;
add.s64 %rd672, %rd58, %rd670;
ld.shared.u8 %rs111, [%rd672];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1396, 1, 0, %p111;

BB9_137:
bfe.u32 %r632, %r16, 6, 1;
setp.ne.s32	%p112, %r1396, %r632;
@%p112 bra BB9_139;

mul.wide.u32 %rd1547, %r259, 8;
mul.wide.u32 %rd1546, %r36, 8;
cvt.u64.u32	%rd673, %r36;
st.shared.f64 [%rd211], %fd53;
cvt.u64.u32	%rd677, %r259;
st.shared.f64 [%rd209], %fd54;
add.s64 %rd681, %rd57, %rd1546;
ld.shared.u64 %rd682, [%rd681];
add.s64 %rd683, %rd57, %rd1547;
ld.shared.u64 %rd684, [%rd683];
st.shared.u64 [%rd681], %rd684;
st.shared.u64 [%rd683], %rd682;
add.s64 %rd686, %rd58, %rd673;
ld.shared.u8 %rs112, [%rd686];
add.s64 %rd687, %rd58, %rd677;
ld.shared.u8 %rs113, [%rd687];
st.shared.u8 [%rd686], %rs113;
st.shared.u8 [%rd687], %rs112;

BB9_139:
bar.sync 0;
ld.shared.f64 %fd55, [%rd136];
ld.shared.f64 %fd56, [%rd138];
setp.geu.f64	%p113, %fd56, %fd55;
@%p113 bra BB9_141;

cvt.u64.u32	%rd693, %r28;
add.s64 %rd695, %rd58, %rd693;
ld.shared.u8 %rs114, [%rd695];
mov.u32 %r1397, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB9_142;

BB9_141:
cvt.u64.u32	%rd696, %r205;
add.s64 %rd698, %rd58, %rd696;
ld.shared.u8 %rs115, [%rd698];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1397, 1, 0, %p115;

BB9_142:
bfe.u32 %r654, %r16, 6, 1;
setp.ne.s32	%p116, %r1397, %r654;
@%p116 bra BB9_144;

mul.wide.u32 %rd1545, %r205, 8;
mul.wide.u32 %rd1544, %r28, 8;
cvt.u64.u32	%rd699, %r28;
st.shared.f64 [%rd138], %fd55;
cvt.u64.u32	%rd703, %r205;
st.shared.f64 [%rd136], %fd56;
add.s64 %rd707, %rd57, %rd1544;
ld.shared.u64 %rd708, [%rd707];
add.s64 %rd709, %rd57, %rd1545;
ld.shared.u64 %rd710, [%rd709];
st.shared.u64 [%rd707], %rd710;
st.shared.u64 [%rd709], %rd708;
add.s64 %rd712, %rd58, %rd699;
ld.shared.u8 %rs116, [%rd712];
add.s64 %rd713, %rd58, %rd703;
ld.shared.u8 %rs117, [%rd713];
st.shared.u8 [%rd712], %rs117;
st.shared.u8 [%rd713], %rs116;

BB9_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd89];
ld.shared.f64 %fd58, [%rd91];
setp.geu.f64	%p117, %fd58, %fd57;
@%p117 bra BB9_146;

cvt.u64.u32	%rd719, %r22;
add.s64 %rd721, %rd58, %rd719;
ld.shared.u8 %rs118, [%rd721];
mov.u32 %r1398, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB9_147;

BB9_146:
cvt.u64.u32	%rd722, %r173;
add.s64 %rd724, %rd58, %rd722;
ld.shared.u8 %rs119, [%rd724];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1398, 1, 0, %p119;

BB9_147:
bfe.u32 %r676, %r16, 6, 1;
setp.ne.s32	%p120, %r1398, %r676;
@%p120 bra BB9_149;

mul.wide.u32 %rd1543, %r173, 8;
mul.wide.u32 %rd1542, %r22, 8;
cvt.u64.u32	%rd725, %r22;
st.shared.f64 [%rd91], %fd57;
cvt.u64.u32	%rd729, %r173;
st.shared.f64 [%rd89], %fd58;
add.s64 %rd733, %rd57, %rd1542;
ld.shared.u64 %rd734, [%rd733];
add.s64 %rd735, %rd57, %rd1543;
ld.shared.u64 %rd736, [%rd735];
st.shared.u64 [%rd733], %rd736;
st.shared.u64 [%rd735], %rd734;
add.s64 %rd738, %rd58, %rd725;
ld.shared.u8 %rs120, [%rd738];
add.s64 %rd739, %rd58, %rd729;
ld.shared.u8 %rs121, [%rd739];
st.shared.u8 [%rd738], %rs121;
st.shared.u8 [%rd739], %rs120;

BB9_149:
bar.sync 0;
ld.shared.f64 %fd59, [%rd69+8];
ld.shared.f64 %fd60, [%rd69];
setp.geu.f64	%p121, %fd60, %fd59;
@%p121 bra BB9_151;

cvt.u64.u32	%rd743, %r161;
add.s64 %rd745, %rd58, %rd743;
ld.shared.u8 %rs122, [%rd745];
mov.u32 %r1399, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB9_152;

BB9_151:
cvt.u64.u32	%rd746, %r161;
add.s64 %rd748, %rd58, %rd746;
ld.shared.u8 %rs123, [%rd748+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1399, 1, 0, %p123;

BB9_152:
bfe.u32 %r690, %r16, 6, 1;
setp.ne.s32	%p124, %r1399, %r690;
@%p124 bra BB9_154;

mul.wide.u32 %rd1541, %r161, 8;
cvt.u64.u32	%rd749, %r161;
st.shared.f64 [%rd69], %fd59;
st.shared.f64 [%rd69+8], %fd60;
add.s64 %rd754, %rd57, %rd1541;
ld.shared.u64 %rd755, [%rd754];
ld.shared.u64 %rd756, [%rd754+8];
st.shared.u64 [%rd754], %rd756;
st.shared.u64 [%rd754+8], %rd755;
add.s64 %rd758, %rd58, %rd749;
ld.shared.u8 %rs124, [%rd758];
ld.shared.u8 %rs125, [%rd758+1];
st.shared.u8 [%rd758], %rs125;
st.shared.u8 [%rd758+1], %rs124;

BB9_154:
bar.sync 0;
and.b32 %r693, %r16, 127;
sub.s32 %r88, %r161, %r693;
add.s32 %r695, %r88, 128;
mul.wide.u32 %rd759, %r695, 8;
add.s64 %rd761, %rd56, %rd759;
mul.wide.u32 %rd762, %r88, 8;
add.s64 %rd763, %rd56, %rd762;
ld.shared.f64 %fd61, [%rd761];
ld.shared.f64 %fd62, [%rd763];
setp.geu.f64	%p125, %fd62, %fd61;
@%p125 bra BB9_156;

cvt.u64.u32	%rd764, %r88;
add.s64 %rd766, %rd58, %rd764;
ld.shared.u8 %rs126, [%rd766];
mov.u32 %r1400, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB9_157;

BB9_156:
add.s32 %r1304, %r88, 128;
cvt.u64.u32	%rd767, %r1304;
add.s64 %rd769, %rd58, %rd767;
ld.shared.u8 %rs127, [%rd769];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1400, 1, 0, %p127;

BB9_157:
bfe.u32 %r707, %r16, 7, 1;
setp.ne.s32	%p128, %r1400, %r707;
@%p128 bra BB9_159;

add.s64 %rd1540, %rd56, %rd759;
mul.wide.u32 %rd1539, %r88, 8;
add.s32 %r1321, %r88, 128;
add.s64 %rd772, %rd57, %rd1539;
add.s64 %rd774, %rd57, %rd759;
cvt.u64.u32	%rd775, %r88;
st.shared.f64 [%rd763], %fd61;
cvt.u64.u32	%rd779, %r1321;
st.shared.f64 [%rd1540], %fd62;
ld.shared.u64 %rd782, [%rd772];
ld.shared.u64 %rd783, [%rd774];
st.shared.u64 [%rd772], %rd783;
st.shared.u64 [%rd774], %rd782;
add.s64 %rd785, %rd58, %rd775;
ld.shared.u8 %rs128, [%rd785];
add.s64 %rd786, %rd58, %rd779;
ld.shared.u8 %rs129, [%rd786];
st.shared.u8 [%rd785], %rs129;
st.shared.u8 [%rd786], %rs128;

BB9_159:
bar.sync 0;
add.s64 %rd1577, %rd56, %rd582;
ld.shared.f64 %fd63, [%rd1577];
ld.shared.f64 %fd64, [%rd586];
setp.geu.f64	%p129, %fd64, %fd63;
@%p129 bra BB9_161;

cvt.u64.u32	%rd792, %r72;
add.s64 %rd794, %rd58, %rd792;
ld.shared.u8 %rs130, [%rd794];
mov.u32 %r1401, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB9_162;

BB9_161:
add.s32 %r1305, %r72, 64;
cvt.u64.u32	%rd795, %r1305;
add.s64 %rd797, %rd58, %rd795;
ld.shared.u8 %rs131, [%rd797];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1401, 1, 0, %p131;

BB9_162:
bfe.u32 %r730, %r16, 7, 1;
setp.ne.s32	%p132, %r1401, %r730;
@%p132 bra BB9_164;

add.s64 %rd1553, %rd56, %rd582;
mul.wide.u32 %rd1538, %r72, 8;
add.s32 %r1320, %r72, 64;
cvt.u64.u32	%rd798, %r72;
st.shared.f64 [%rd586], %fd63;
cvt.u64.u32	%rd802, %r1320;
st.shared.f64 [%rd1553], %fd64;
add.s64 %rd806, %rd57, %rd1538;
ld.shared.u64 %rd807, [%rd806];
add.s64 %rd808, %rd57, %rd582;
ld.shared.u64 %rd809, [%rd808];
st.shared.u64 [%rd806], %rd809;
st.shared.u64 [%rd808], %rd807;
add.s64 %rd811, %rd58, %rd798;
ld.shared.u8 %rs132, [%rd811];
add.s64 %rd812, %rd58, %rd802;
ld.shared.u8 %rs133, [%rd812];
st.shared.u8 [%rd811], %rs133;
st.shared.u8 [%rd812], %rs132;

BB9_164:
bar.sync 0;
add.s64 %rd1575, %rd56, %rd431;
ld.shared.f64 %fd65, [%rd1575];
ld.shared.f64 %fd66, [%rd435];
setp.geu.f64	%p133, %fd66, %fd65;
@%p133 bra BB9_166;

cvt.u64.u32	%rd818, %r58;
add.s64 %rd820, %rd58, %rd818;
ld.shared.u8 %rs134, [%rd820];
mov.u32 %r1402, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB9_167;

BB9_166:
add.s32 %r1306, %r58, 32;
cvt.u64.u32	%rd821, %r1306;
add.s64 %rd823, %rd58, %rd821;
ld.shared.u8 %rs135, [%rd823];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1402, 1, 0, %p135;

BB9_167:
bfe.u32 %r752, %r16, 7, 1;
setp.ne.s32	%p136, %r1402, %r752;
@%p136 bra BB9_169;

add.s64 %rd1556, %rd56, %rd431;
mul.wide.u32 %rd1537, %r58, 8;
add.s32 %r1319, %r58, 32;
cvt.u64.u32	%rd824, %r58;
st.shared.f64 [%rd435], %fd65;
cvt.u64.u32	%rd828, %r1319;
st.shared.f64 [%rd1556], %fd66;
add.s64 %rd832, %rd57, %rd1537;
ld.shared.u64 %rd833, [%rd832];
add.s64 %rd834, %rd57, %rd431;
ld.shared.u64 %rd835, [%rd834];
st.shared.u64 [%rd832], %rd835;
st.shared.u64 [%rd834], %rd833;
add.s64 %rd837, %rd58, %rd824;
ld.shared.u8 %rs136, [%rd837];
add.s64 %rd838, %rd58, %rd828;
ld.shared.u8 %rs137, [%rd838];
st.shared.u8 [%rd837], %rs137;
st.shared.u8 [%rd838], %rs136;

BB9_169:
bar.sync 0;
ld.shared.f64 %fd67, [%rd308];
ld.shared.f64 %fd68, [%rd310];
setp.geu.f64	%p137, %fd68, %fd67;
@%p137 bra BB9_171;

and.b32 %r1365, %r16, 15;
sub.s32 %r1364, %r161, %r1365;
cvt.u64.u32	%rd844, %r1364;
add.s64 %rd846, %rd58, %rd844;
ld.shared.u8 %rs138, [%rd846];
mov.u32 %r1403, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB9_172;

BB9_171:
and.b32 %r1348, %r16, 15;
sub.s32 %r1347, %r161, %r1348;
add.s32 %r1346, %r1347, 16;
cvt.u64.u32	%rd847, %r1346;
add.s64 %rd849, %rd58, %rd847;
ld.shared.u8 %rs139, [%rd849];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1403, 1, 0, %p139;

BB9_172:
bfe.u32 %r774, %r16, 7, 1;
setp.ne.s32	%p140, %r1403, %r774;
@%p140 bra BB9_174;

and.b32 %r1318, %r16, 15;
sub.s32 %r1317, %r161, %r1318;
add.s32 %r1316, %r1317, 16;
mul.wide.u32 %rd1536, %r1316, 8;
mul.wide.u32 %rd1535, %r1317, 8;
cvt.u64.u32	%rd850, %r1317;
st.shared.f64 [%rd310], %fd67;
cvt.u64.u32	%rd854, %r1316;
st.shared.f64 [%rd308], %fd68;
add.s64 %rd858, %rd57, %rd1535;
ld.shared.u64 %rd859, [%rd858];
add.s64 %rd860, %rd57, %rd1536;
ld.shared.u64 %rd861, [%rd860];
st.shared.u64 [%rd858], %rd861;
st.shared.u64 [%rd860], %rd859;
add.s64 %rd863, %rd58, %rd850;
ld.shared.u8 %rs140, [%rd863];
add.s64 %rd864, %rd58, %rd854;
ld.shared.u8 %rs141, [%rd864];
st.shared.u8 [%rd863], %rs141;
st.shared.u8 [%rd864], %rs140;

BB9_174:
bar.sync 0;
ld.shared.f64 %fd69, [%rd209];
ld.shared.f64 %fd70, [%rd211];
setp.geu.f64	%p141, %fd70, %fd69;
@%p141 bra BB9_176;

and.b32 %r1363, %r16, 7;
sub.s32 %r1362, %r161, %r1363;
cvt.u64.u32	%rd870, %r1362;
add.s64 %rd872, %rd58, %rd870;
ld.shared.u8 %rs142, [%rd872];
mov.u32 %r1404, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB9_177;

BB9_176:
and.b32 %r1351, %r16, 7;
sub.s32 %r1350, %r161, %r1351;
add.s32 %r1349, %r1350, 8;
cvt.u64.u32	%rd873, %r1349;
add.s64 %rd875, %rd58, %rd873;
ld.shared.u8 %rs143, [%rd875];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1404, 1, 0, %p143;

BB9_177:
bfe.u32 %r796, %r16, 7, 1;
setp.ne.s32	%p144, %r1404, %r796;
@%p144 bra BB9_179;

and.b32 %r1315, %r16, 7;
sub.s32 %r1314, %r161, %r1315;
add.s32 %r1313, %r1314, 8;
mul.wide.u32 %rd1534, %r1313, 8;
mul.wide.u32 %rd1533, %r1314, 8;
cvt.u64.u32	%rd876, %r1314;
st.shared.f64 [%rd211], %fd69;
cvt.u64.u32	%rd880, %r1313;
st.shared.f64 [%rd209], %fd70;
add.s64 %rd884, %rd57, %rd1533;
ld.shared.u64 %rd885, [%rd884];
add.s64 %rd886, %rd57, %rd1534;
ld.shared.u64 %rd887, [%rd886];
st.shared.u64 [%rd884], %rd887;
st.shared.u64 [%rd886], %rd885;
add.s64 %rd889, %rd58, %rd876;
ld.shared.u8 %rs144, [%rd889];
add.s64 %rd890, %rd58, %rd880;
ld.shared.u8 %rs145, [%rd890];
st.shared.u8 [%rd889], %rs145;
st.shared.u8 [%rd890], %rs144;

BB9_179:
bar.sync 0;
ld.shared.f64 %fd71, [%rd136];
ld.shared.f64 %fd72, [%rd138];
setp.geu.f64	%p145, %fd72, %fd71;
@%p145 bra BB9_181;

and.b32 %r1361, %r16, 3;
sub.s32 %r1360, %r161, %r1361;
cvt.u64.u32	%rd896, %r1360;
add.s64 %rd898, %rd58, %rd896;
ld.shared.u8 %rs146, [%rd898];
mov.u32 %r1405, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB9_182;

BB9_181:
and.b32 %r1354, %r16, 3;
sub.s32 %r1353, %r161, %r1354;
add.s32 %r1352, %r1353, 4;
cvt.u64.u32	%rd899, %r1352;
add.s64 %rd901, %rd58, %rd899;
ld.shared.u8 %rs147, [%rd901];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1405, 1, 0, %p147;

BB9_182:
bfe.u32 %r818, %r16, 7, 1;
setp.ne.s32	%p148, %r1405, %r818;
@%p148 bra BB9_184;

and.b32 %r1312, %r16, 3;
sub.s32 %r1311, %r161, %r1312;
add.s32 %r1310, %r1311, 4;
mul.wide.u32 %rd1532, %r1310, 8;
mul.wide.u32 %rd1531, %r1311, 8;
cvt.u64.u32	%rd902, %r1311;
st.shared.f64 [%rd138], %fd71;
cvt.u64.u32	%rd906, %r1310;
st.shared.f64 [%rd136], %fd72;
add.s64 %rd910, %rd57, %rd1531;
ld.shared.u64 %rd911, [%rd910];
add.s64 %rd912, %rd57, %rd1532;
ld.shared.u64 %rd913, [%rd912];
st.shared.u64 [%rd910], %rd913;
st.shared.u64 [%rd912], %rd911;
add.s64 %rd915, %rd58, %rd902;
ld.shared.u8 %rs148, [%rd915];
add.s64 %rd916, %rd58, %rd906;
ld.shared.u8 %rs149, [%rd916];
st.shared.u8 [%rd915], %rs149;
st.shared.u8 [%rd916], %rs148;

BB9_184:
bar.sync 0;
ld.shared.f64 %fd73, [%rd89];
ld.shared.f64 %fd74, [%rd91];
setp.geu.f64	%p149, %fd74, %fd73;
@%p149 bra BB9_186;

and.b32 %r1359, %r16, 1;
sub.s32 %r1358, %r161, %r1359;
cvt.u64.u32	%rd922, %r1358;
add.s64 %rd924, %rd58, %rd922;
ld.shared.u8 %rs150, [%rd924];
mov.u32 %r1406, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB9_187;

BB9_186:
and.b32 %r1357, %r16, 1;
sub.s32 %r1356, %r161, %r1357;
add.s32 %r1355, %r1356, 2;
cvt.u64.u32	%rd925, %r1355;
add.s64 %rd927, %rd58, %rd925;
ld.shared.u8 %rs151, [%rd927];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1406, 1, 0, %p151;

BB9_187:
bfe.u32 %r840, %r16, 7, 1;
setp.ne.s32	%p152, %r1406, %r840;
@%p152 bra BB9_189;

and.b32 %r1309, %r16, 1;
sub.s32 %r1308, %r161, %r1309;
add.s32 %r1307, %r1308, 2;
mul.wide.u32 %rd1530, %r1307, 8;
mul.wide.u32 %rd1529, %r1308, 8;
cvt.u64.u32	%rd928, %r1308;
st.shared.f64 [%rd91], %fd73;
cvt.u64.u32	%rd932, %r1307;
st.shared.f64 [%rd89], %fd74;
add.s64 %rd936, %rd57, %rd1529;
ld.shared.u64 %rd937, [%rd936];
add.s64 %rd938, %rd57, %rd1530;
ld.shared.u64 %rd939, [%rd938];
st.shared.u64 [%rd936], %rd939;
st.shared.u64 [%rd938], %rd937;
add.s64 %rd941, %rd58, %rd928;
ld.shared.u8 %rs152, [%rd941];
add.s64 %rd942, %rd58, %rd932;
ld.shared.u8 %rs153, [%rd942];
st.shared.u8 [%rd941], %rs153;
st.shared.u8 [%rd942], %rs152;

BB9_189:
bar.sync 0;
ld.shared.f64 %fd75, [%rd69+8];
ld.shared.f64 %fd76, [%rd69];
setp.geu.f64	%p153, %fd76, %fd75;
@%p153 bra BB9_191;

cvt.u64.u32	%rd946, %r161;
add.s64 %rd948, %rd58, %rd946;
ld.shared.u8 %rs154, [%rd948];
mov.u32 %r1407, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB9_192;

BB9_191:
cvt.u64.u32	%rd949, %r161;
add.s64 %rd951, %rd58, %rd949;
ld.shared.u8 %rs155, [%rd951+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1407, 1, 0, %p155;

BB9_192:
bfe.u32 %r854, %r16, 7, 1;
setp.ne.s32	%p156, %r1407, %r854;
@%p156 bra BB9_194;

mul.wide.u32 %rd1528, %r161, 8;
cvt.u64.u32	%rd952, %r161;
st.shared.f64 [%rd69], %fd75;
st.shared.f64 [%rd69+8], %fd76;
add.s64 %rd957, %rd57, %rd1528;
ld.shared.u64 %rd958, [%rd957];
ld.shared.u64 %rd959, [%rd957+8];
st.shared.u64 [%rd957], %rd959;
st.shared.u64 [%rd957+8], %rd958;
add.s64 %rd961, %rd58, %rd952;
ld.shared.u8 %rs156, [%rd961];
ld.shared.u8 %rs157, [%rd961+1];
st.shared.u8 [%rd961], %rs157;
st.shared.u8 [%rd961+1], %rs156;

BB9_194:
bar.sync 0;
and.b32 %r857, %r16, 255;
sub.s32 %r106, %r161, %r857;
add.s32 %r859, %r106, 256;
mul.wide.u32 %rd962, %r859, 8;
add.s64 %rd964, %rd56, %rd962;
mul.wide.u32 %rd965, %r106, 8;
add.s64 %rd966, %rd56, %rd965;
ld.shared.f64 %fd77, [%rd964];
ld.shared.f64 %fd78, [%rd966];
setp.geu.f64	%p157, %fd78, %fd77;
@%p157 bra BB9_196;

cvt.u64.u32	%rd967, %r106;
add.s64 %rd969, %rd58, %rd967;
ld.shared.u8 %rs158, [%rd969];
mov.u32 %r1408, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB9_197;

BB9_196:
add.s32 %r1280, %r106, 256;
cvt.u64.u32	%rd970, %r1280;
add.s64 %rd972, %rd58, %rd970;
ld.shared.u8 %rs159, [%rd972];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1408, 1, 0, %p159;

BB9_197:
bfe.u32 %r871, %r16, 8, 1;
setp.ne.s32	%p160, %r1408, %r871;
@%p160 bra BB9_199;

add.s32 %r1303, %r106, 256;
mul.wide.u32 %rd1525, %r1303, 8;
add.s64 %rd1524, %rd56, %rd1525;
mul.wide.u32 %rd1523, %r106, 8;
add.s64 %rd975, %rd57, %rd1523;
add.s64 %rd977, %rd57, %rd1525;
cvt.u64.u32	%rd978, %r106;
st.shared.f64 [%rd966], %fd77;
cvt.u64.u32	%rd982, %r1303;
st.shared.f64 [%rd1524], %fd78;
ld.shared.u64 %rd985, [%rd975];
ld.shared.u64 %rd986, [%rd977];
st.shared.u64 [%rd975], %rd986;
st.shared.u64 [%rd977], %rd985;
add.s64 %rd988, %rd58, %rd978;
ld.shared.u8 %rs160, [%rd988];
add.s64 %rd989, %rd58, %rd982;
ld.shared.u8 %rs161, [%rd989];
st.shared.u8 [%rd988], %rs161;
st.shared.u8 [%rd989], %rs160;

BB9_199:
bar.sync 0;
add.s64 %rd1526, %rd56, %rd759;
ld.shared.f64 %fd79, [%rd1526];
ld.shared.f64 %fd80, [%rd763];
setp.geu.f64	%p161, %fd80, %fd79;
@%p161 bra BB9_201;

cvt.u64.u32	%rd995, %r88;
add.s64 %rd997, %rd58, %rd995;
ld.shared.u8 %rs162, [%rd997];
mov.u32 %r1409, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB9_202;

BB9_201:
add.s32 %r1281, %r88, 128;
cvt.u64.u32	%rd998, %r1281;
add.s64 %rd1000, %rd58, %rd998;
ld.shared.u8 %rs163, [%rd1000];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1409, 1, 0, %p163;

BB9_202:
bfe.u32 %r894, %r16, 8, 1;
setp.ne.s32	%p164, %r1409, %r894;
@%p164 bra BB9_204;

add.s64 %rd1527, %rd56, %rd759;
mul.wide.u32 %rd1522, %r88, 8;
add.s32 %r1302, %r88, 128;
cvt.u64.u32	%rd1001, %r88;
st.shared.f64 [%rd763], %fd79;
cvt.u64.u32	%rd1005, %r1302;
st.shared.f64 [%rd1527], %fd80;
add.s64 %rd1009, %rd57, %rd1522;
ld.shared.u64 %rd1010, [%rd1009];
add.s64 %rd1011, %rd57, %rd759;
ld.shared.u64 %rd1012, [%rd1011];
st.shared.u64 [%rd1009], %rd1012;
st.shared.u64 [%rd1011], %rd1010;
add.s64 %rd1014, %rd58, %rd1001;
ld.shared.u8 %rs164, [%rd1014];
add.s64 %rd1015, %rd58, %rd1005;
ld.shared.u8 %rs165, [%rd1015];
st.shared.u8 [%rd1014], %rs165;
st.shared.u8 [%rd1015], %rs164;

BB9_204:
bar.sync 0;
add.s64 %rd1551, %rd56, %rd582;
ld.shared.f64 %fd81, [%rd1551];
ld.shared.f64 %fd82, [%rd586];
setp.geu.f64	%p165, %fd82, %fd81;
@%p165 bra BB9_206;

cvt.u64.u32	%rd1021, %r72;
add.s64 %rd1023, %rd58, %rd1021;
ld.shared.u8 %rs166, [%rd1023];
mov.u32 %r1410, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB9_207;

BB9_206:
add.s32 %r1282, %r72, 64;
cvt.u64.u32	%rd1024, %r1282;
add.s64 %rd1026, %rd58, %rd1024;
ld.shared.u8 %rs167, [%rd1026];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1410, 1, 0, %p167;

BB9_207:
bfe.u32 %r916, %r16, 8, 1;
setp.ne.s32	%p168, %r1410, %r916;
@%p168 bra BB9_209;

add.s64 %rd1552, %rd56, %rd582;
mul.wide.u32 %rd1521, %r72, 8;
add.s32 %r1301, %r72, 64;
cvt.u64.u32	%rd1027, %r72;
st.shared.f64 [%rd586], %fd81;
cvt.u64.u32	%rd1031, %r1301;
st.shared.f64 [%rd1552], %fd82;
add.s64 %rd1035, %rd57, %rd1521;
ld.shared.u64 %rd1036, [%rd1035];
add.s64 %rd1037, %rd57, %rd582;
ld.shared.u64 %rd1038, [%rd1037];
st.shared.u64 [%rd1035], %rd1038;
st.shared.u64 [%rd1037], %rd1036;
add.s64 %rd1040, %rd58, %rd1027;
ld.shared.u8 %rs168, [%rd1040];
add.s64 %rd1041, %rd58, %rd1031;
ld.shared.u8 %rs169, [%rd1041];
st.shared.u8 [%rd1040], %rs169;
st.shared.u8 [%rd1041], %rs168;

BB9_209:
bar.sync 0;
add.s64 %rd1554, %rd56, %rd431;
ld.shared.f64 %fd83, [%rd1554];
ld.shared.f64 %fd84, [%rd435];
setp.geu.f64	%p169, %fd84, %fd83;
@%p169 bra BB9_211;

cvt.u64.u32	%rd1047, %r58;
add.s64 %rd1049, %rd58, %rd1047;
ld.shared.u8 %rs170, [%rd1049];
mov.u32 %r1411, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB9_212;

BB9_211:
add.s32 %r1283, %r58, 32;
cvt.u64.u32	%rd1050, %r1283;
add.s64 %rd1052, %rd58, %rd1050;
ld.shared.u8 %rs171, [%rd1052];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1411, 1, 0, %p171;

BB9_212:
bfe.u32 %r938, %r16, 8, 1;
setp.ne.s32	%p172, %r1411, %r938;
@%p172 bra BB9_214;

add.s64 %rd1555, %rd56, %rd431;
mul.wide.u32 %rd1520, %r58, 8;
add.s32 %r1300, %r58, 32;
cvt.u64.u32	%rd1053, %r58;
st.shared.f64 [%rd435], %fd83;
cvt.u64.u32	%rd1057, %r1300;
st.shared.f64 [%rd1555], %fd84;
add.s64 %rd1061, %rd57, %rd1520;
ld.shared.u64 %rd1062, [%rd1061];
add.s64 %rd1063, %rd57, %rd431;
ld.shared.u64 %rd1064, [%rd1063];
st.shared.u64 [%rd1061], %rd1064;
st.shared.u64 [%rd1063], %rd1062;
add.s64 %rd1066, %rd58, %rd1053;
ld.shared.u8 %rs172, [%rd1066];
add.s64 %rd1067, %rd58, %rd1057;
ld.shared.u8 %rs173, [%rd1067];
st.shared.u8 [%rd1066], %rs173;
st.shared.u8 [%rd1067], %rs172;

BB9_214:
bar.sync 0;
ld.shared.f64 %fd85, [%rd308];
ld.shared.f64 %fd86, [%rd310];
setp.geu.f64	%p173, %fd86, %fd85;
@%p173 bra BB9_216;

and.b32 %r1323, %r16, 15;
sub.s32 %r1322, %r161, %r1323;
cvt.u64.u32	%rd1073, %r1322;
add.s64 %rd1075, %rd58, %rd1073;
ld.shared.u8 %rs174, [%rd1075];
mov.u32 %r1412, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB9_217;

BB9_216:
and.b32 %r1326, %r16, 15;
sub.s32 %r1325, %r161, %r1326;
add.s32 %r1324, %r1325, 16;
cvt.u64.u32	%rd1076, %r1324;
add.s64 %rd1078, %rd58, %rd1076;
ld.shared.u8 %rs175, [%rd1078];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1412, 1, 0, %p175;

BB9_217:
bfe.u32 %r960, %r16, 8, 1;
setp.ne.s32	%p176, %r1412, %r960;
@%p176 bra BB9_219;

and.b32 %r1299, %r16, 15;
sub.s32 %r1298, %r161, %r1299;
add.s32 %r1297, %r1298, 16;
mul.wide.u32 %rd1519, %r1297, 8;
mul.wide.u32 %rd1518, %r1298, 8;
cvt.u64.u32	%rd1079, %r1298;
st.shared.f64 [%rd310], %fd85;
cvt.u64.u32	%rd1083, %r1297;
st.shared.f64 [%rd308], %fd86;
add.s64 %rd1087, %rd57, %rd1518;
ld.shared.u64 %rd1088, [%rd1087];
add.s64 %rd1089, %rd57, %rd1519;
ld.shared.u64 %rd1090, [%rd1089];
st.shared.u64 [%rd1087], %rd1090;
st.shared.u64 [%rd1089], %rd1088;
add.s64 %rd1092, %rd58, %rd1079;
ld.shared.u8 %rs176, [%rd1092];
add.s64 %rd1093, %rd58, %rd1083;
ld.shared.u8 %rs177, [%rd1093];
st.shared.u8 [%rd1092], %rs177;
st.shared.u8 [%rd1093], %rs176;

BB9_219:
bar.sync 0;
ld.shared.f64 %fd87, [%rd209];
ld.shared.f64 %fd88, [%rd211];
setp.geu.f64	%p177, %fd88, %fd87;
@%p177 bra BB9_221;

and.b32 %r1328, %r16, 7;
sub.s32 %r1327, %r161, %r1328;
cvt.u64.u32	%rd1099, %r1327;
add.s64 %rd1101, %rd58, %rd1099;
ld.shared.u8 %rs178, [%rd1101];
mov.u32 %r1413, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB9_222;

BB9_221:
and.b32 %r1331, %r16, 7;
sub.s32 %r1330, %r161, %r1331;
add.s32 %r1329, %r1330, 8;
cvt.u64.u32	%rd1102, %r1329;
add.s64 %rd1104, %rd58, %rd1102;
ld.shared.u8 %rs179, [%rd1104];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1413, 1, 0, %p179;

BB9_222:
bfe.u32 %r982, %r16, 8, 1;
setp.ne.s32	%p180, %r1413, %r982;
@%p180 bra BB9_224;

and.b32 %r1296, %r16, 7;
sub.s32 %r1295, %r161, %r1296;
add.s32 %r1294, %r1295, 8;
mul.wide.u32 %rd1517, %r1294, 8;
mul.wide.u32 %rd1516, %r1295, 8;
cvt.u64.u32	%rd1105, %r1295;
st.shared.f64 [%rd211], %fd87;
cvt.u64.u32	%rd1109, %r1294;
st.shared.f64 [%rd209], %fd88;
add.s64 %rd1113, %rd57, %rd1516;
ld.shared.u64 %rd1114, [%rd1113];
add.s64 %rd1115, %rd57, %rd1517;
ld.shared.u64 %rd1116, [%rd1115];
st.shared.u64 [%rd1113], %rd1116;
st.shared.u64 [%rd1115], %rd1114;
add.s64 %rd1118, %rd58, %rd1105;
ld.shared.u8 %rs180, [%rd1118];
add.s64 %rd1119, %rd58, %rd1109;
ld.shared.u8 %rs181, [%rd1119];
st.shared.u8 [%rd1118], %rs181;
st.shared.u8 [%rd1119], %rs180;

BB9_224:
bar.sync 0;
ld.shared.f64 %fd89, [%rd136];
ld.shared.f64 %fd90, [%rd138];
setp.geu.f64	%p181, %fd90, %fd89;
@%p181 bra BB9_226;

and.b32 %r1333, %r16, 3;
sub.s32 %r1332, %r161, %r1333;
cvt.u64.u32	%rd1125, %r1332;
add.s64 %rd1127, %rd58, %rd1125;
ld.shared.u8 %rs182, [%rd1127];
mov.u32 %r1414, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB9_227;

BB9_226:
and.b32 %r1336, %r16, 3;
sub.s32 %r1335, %r161, %r1336;
add.s32 %r1334, %r1335, 4;
cvt.u64.u32	%rd1128, %r1334;
add.s64 %rd1130, %rd58, %rd1128;
ld.shared.u8 %rs183, [%rd1130];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1414, 1, 0, %p183;

BB9_227:
bfe.u32 %r1004, %r16, 8, 1;
setp.ne.s32	%p184, %r1414, %r1004;
@%p184 bra BB9_229;

and.b32 %r1293, %r16, 3;
sub.s32 %r1292, %r161, %r1293;
add.s32 %r1291, %r1292, 4;
mul.wide.u32 %rd1515, %r1291, 8;
mul.wide.u32 %rd1514, %r1292, 8;
cvt.u64.u32	%rd1131, %r1292;
st.shared.f64 [%rd138], %fd89;
cvt.u64.u32	%rd1135, %r1291;
st.shared.f64 [%rd136], %fd90;
add.s64 %rd1139, %rd57, %rd1514;
ld.shared.u64 %rd1140, [%rd1139];
add.s64 %rd1141, %rd57, %rd1515;
ld.shared.u64 %rd1142, [%rd1141];
st.shared.u64 [%rd1139], %rd1142;
st.shared.u64 [%rd1141], %rd1140;
add.s64 %rd1144, %rd58, %rd1131;
ld.shared.u8 %rs184, [%rd1144];
add.s64 %rd1145, %rd58, %rd1135;
ld.shared.u8 %rs185, [%rd1145];
st.shared.u8 [%rd1144], %rs185;
st.shared.u8 [%rd1145], %rs184;

BB9_229:
bar.sync 0;
ld.shared.f64 %fd91, [%rd89];
ld.shared.f64 %fd92, [%rd91];
setp.geu.f64	%p185, %fd92, %fd91;
@%p185 bra BB9_231;

and.b32 %r1338, %r16, 1;
sub.s32 %r1337, %r161, %r1338;
cvt.u64.u32	%rd1151, %r1337;
add.s64 %rd1153, %rd58, %rd1151;
ld.shared.u8 %rs186, [%rd1153];
mov.u32 %r1415, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB9_232;

BB9_231:
and.b32 %r1341, %r16, 1;
sub.s32 %r1340, %r161, %r1341;
add.s32 %r1339, %r1340, 2;
cvt.u64.u32	%rd1154, %r1339;
add.s64 %rd1156, %rd58, %rd1154;
ld.shared.u8 %rs187, [%rd1156];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1415, 1, 0, %p187;

BB9_232:
bfe.u32 %r1026, %r16, 8, 1;
setp.ne.s32	%p188, %r1415, %r1026;
@%p188 bra BB9_234;

and.b32 %r1290, %r16, 1;
sub.s32 %r1289, %r161, %r1290;
add.s32 %r1288, %r1289, 2;
mul.wide.u32 %rd1513, %r1288, 8;
mul.wide.u32 %rd1512, %r1289, 8;
cvt.u64.u32	%rd1157, %r1289;
st.shared.f64 [%rd91], %fd91;
cvt.u64.u32	%rd1161, %r1288;
st.shared.f64 [%rd89], %fd92;
add.s64 %rd1165, %rd57, %rd1512;
ld.shared.u64 %rd1166, [%rd1165];
add.s64 %rd1167, %rd57, %rd1513;
ld.shared.u64 %rd1168, [%rd1167];
st.shared.u64 [%rd1165], %rd1168;
st.shared.u64 [%rd1167], %rd1166;
add.s64 %rd1170, %rd58, %rd1157;
ld.shared.u8 %rs188, [%rd1170];
add.s64 %rd1171, %rd58, %rd1161;
ld.shared.u8 %rs189, [%rd1171];
st.shared.u8 [%rd1170], %rs189;
st.shared.u8 [%rd1171], %rs188;

BB9_234:
bar.sync 0;
ld.shared.f64 %fd93, [%rd69+8];
ld.shared.f64 %fd94, [%rd69];
setp.geu.f64	%p189, %fd94, %fd93;
@%p189 bra BB9_236;

cvt.u64.u32	%rd1175, %r161;
add.s64 %rd1177, %rd58, %rd1175;
ld.shared.u8 %rs190, [%rd1177];
mov.u32 %r1416, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB9_237;

BB9_236:
cvt.u64.u32	%rd1178, %r161;
add.s64 %rd1180, %rd58, %rd1178;
ld.shared.u8 %rs191, [%rd1180+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1416, 1, 0, %p191;

BB9_237:
bfe.u32 %r1040, %r16, 8, 1;
setp.ne.s32	%p192, %r1416, %r1040;
@%p192 bra BB9_239;

mul.wide.u32 %rd1511, %r161, 8;
cvt.u64.u32	%rd1181, %r161;
st.shared.f64 [%rd69], %fd93;
st.shared.f64 [%rd69+8], %fd94;
add.s64 %rd1186, %rd57, %rd1511;
ld.shared.u64 %rd1187, [%rd1186];
ld.shared.u64 %rd1188, [%rd1186+8];
st.shared.u64 [%rd1186], %rd1188;
st.shared.u64 [%rd1186+8], %rd1187;
add.s64 %rd1190, %rd58, %rd1181;
ld.shared.u8 %rs192, [%rd1190];
ld.shared.u8 %rs193, [%rd1190+1];
st.shared.u8 [%rd1190], %rs193;
st.shared.u8 [%rd1190+1], %rs192;

BB9_239:
mov.u32 %r1417, 512;

BB9_240:
bar.sync 0;
add.s32 %r1045, %r1417, -1;
and.b32 %r1046, %r1045, %r16;
sub.s32 %r1048, %r161, %r1046;
add.s32 %r1049, %r1048, %r1417;
cvt.u64.u32	%rd16, %r1049;
mul.wide.u32 %rd1191, %r1049, 8;
add.s64 %rd17, %rd56, %rd1191;
add.s64 %rd18, %rd58, %rd16;
cvt.u64.u32	%rd19, %r1048;
mul.wide.u32 %rd1194, %r1048, 8;
add.s64 %rd20, %rd56, %rd1194;
ld.shared.f64 %fd95, [%rd17];
ld.shared.f64 %fd96, [%rd20];
add.s64 %rd21, %rd58, %rd19;
setp.geu.f64	%p193, %fd96, %fd95;
@%p193 bra BB9_242;

ld.shared.u8 %rs194, [%rd21];
mov.u32 %r1418, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB9_243;

BB9_242:
ld.shared.u8 %rs195, [%rd18];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1418, 1, 0, %p195;

BB9_243:
bfe.u32 %r1052, %r16, 9, 1;
setp.ne.s32	%p196, %r1418, %r1052;
@%p196 bra BB9_245;

shl.b64 %rd1195, %rd16, 3;
add.s64 %rd1197, %rd57, %rd1195;
st.shared.f64 [%rd20], %fd95;
st.shared.f64 [%rd17], %fd96;
shl.b64 %rd1198, %rd19, 3;
add.s64 %rd1199, %rd57, %rd1198;
ld.shared.u64 %rd1200, [%rd1199];
ld.shared.u64 %rd1201, [%rd1197];
st.shared.u64 [%rd1199], %rd1201;
st.shared.u64 [%rd1197], %rd1200;
ld.shared.u8 %rs196, [%rd21];
ld.shared.u8 %rs197, [%rd18];
st.shared.u8 [%rd21], %rs197;
st.shared.u8 [%rd18], %rs196;

BB9_245:
shr.u32 %r128, %r1417, 1;
bar.sync 0;
add.s32 %r1053, %r128, -1;
and.b32 %r1055, %r1053, %r16;
sub.s32 %r1057, %r161, %r1055;
add.s32 %r1058, %r1057, %r128;
cvt.u64.u32	%rd22, %r1058;
mul.wide.u32 %rd1202, %r1058, 8;
add.s64 %rd23, %rd56, %rd1202;
add.s64 %rd24, %rd58, %rd22;
cvt.u64.u32	%rd25, %r1057;
mul.wide.u32 %rd1205, %r1057, 8;
add.s64 %rd26, %rd56, %rd1205;
ld.shared.f64 %fd97, [%rd23];
ld.shared.f64 %fd98, [%rd26];
add.s64 %rd27, %rd58, %rd25;
setp.geu.f64	%p197, %fd98, %fd97;
@%p197 bra BB9_247;

ld.shared.u8 %rs198, [%rd27];
mov.u32 %r1419, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB9_248;

BB9_247:
ld.shared.u8 %rs199, [%rd24];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1419, 1, 0, %p199;

BB9_248:
bfe.u32 %r1061, %r16, 9, 1;
setp.ne.s32	%p200, %r1419, %r1061;
@%p200 bra BB9_250;

shl.b64 %rd1206, %rd22, 3;
add.s64 %rd1208, %rd57, %rd1206;
st.shared.f64 [%rd26], %fd97;
st.shared.f64 [%rd23], %fd98;
shl.b64 %rd1209, %rd25, 3;
add.s64 %rd1210, %rd57, %rd1209;
ld.shared.u64 %rd1211, [%rd1210];
ld.shared.u64 %rd1212, [%rd1208];
st.shared.u64 [%rd1210], %rd1212;
st.shared.u64 [%rd1208], %rd1211;
ld.shared.u8 %rs200, [%rd27];
ld.shared.u8 %rs201, [%rd24];
st.shared.u8 [%rd27], %rs201;
st.shared.u8 [%rd24], %rs200;

BB9_250:
shr.u32 %r1417, %r1417, 2;
setp.ne.s32	%p201, %r1417, 0;
@%p201 bra BB9_240;

bar.sync 0;
and.b32 %r1062, %r16, 1023;
sub.s32 %r1063, %r161, %r1062;
add.s32 %r1064, %r1063, 1024;
cvt.u64.u32	%rd28, %r1064;
mul.wide.u32 %rd1213, %r1064, 8;
add.s64 %rd29, %rd56, %rd1213;
cvt.u64.u32	%rd30, %r1063;
mul.wide.u32 %rd1215, %r1063, 8;
add.s64 %rd31, %rd56, %rd1215;
ld.shared.f64 %fd99, [%rd29];
ld.shared.f64 %fd100, [%rd31];
add.s64 %rd32, %rd58, %rd30;
setp.geu.f64	%p202, %fd100, %fd99;
@%p202 bra BB9_253;

ld.shared.u8 %rs202, [%rd32];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB9_255;

BB9_253:
add.s64 %rd33, %rd58, %rd28;
ld.shared.u8 %rs1, [%rd33];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB9_255;

shl.b64 %rd1218, %rd28, 3;
add.s64 %rd1220, %rd57, %rd1218;
st.shared.f64 [%rd31], %fd99;
st.shared.f64 [%rd29], %fd100;
shl.b64 %rd1221, %rd30, 3;
add.s64 %rd1222, %rd57, %rd1221;
ld.shared.u64 %rd1223, [%rd1222];
ld.shared.u64 %rd1224, [%rd1220];
st.shared.u64 [%rd1222], %rd1224;
st.shared.u64 [%rd1220], %rd1223;
ld.shared.u8 %rs203, [%rd32];
st.shared.u8 [%rd32], %rs1;
st.shared.u8 [%rd33], %rs203;

BB9_255:
bar.sync 0;
and.b32 %r1066, %r16, 511;
sub.s32 %r1068, %r161, %r1066;
add.s32 %r1069, %r1068, 512;
cvt.u64.u32	%rd34, %r1069;
mul.wide.u32 %rd1225, %r1069, 8;
add.s64 %rd35, %rd56, %rd1225;
cvt.u64.u32	%rd36, %r1068;
mul.wide.u32 %rd1227, %r1068, 8;
add.s64 %rd37, %rd56, %rd1227;
ld.shared.f64 %fd101, [%rd35];
ld.shared.f64 %fd102, [%rd37];
add.s64 %rd38, %rd58, %rd36;
setp.geu.f64	%p205, %fd102, %fd101;
@%p205 bra BB9_257;

ld.shared.u8 %rs204, [%rd38];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB9_259;

BB9_257:
add.s64 %rd39, %rd58, %rd34;
ld.shared.u8 %rs2, [%rd39];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB9_259;

shl.b64 %rd1230, %rd34, 3;
add.s64 %rd1232, %rd57, %rd1230;
st.shared.f64 [%rd37], %fd101;
st.shared.f64 [%rd35], %fd102;
shl.b64 %rd1233, %rd36, 3;
add.s64 %rd1234, %rd57, %rd1233;
ld.shared.u64 %rd1235, [%rd1234];
ld.shared.u64 %rd1236, [%rd1232];
st.shared.u64 [%rd1234], %rd1236;
st.shared.u64 [%rd1232], %rd1235;
ld.shared.u8 %rs205, [%rd38];
st.shared.u8 [%rd38], %rs2;
st.shared.u8 [%rd39], %rs205;

BB9_259:
bar.sync 0;
add.s64 %rd1490, %rd56, %rd962;
ld.shared.f64 %fd103, [%rd1490];
ld.shared.f64 %fd104, [%rd966];
setp.geu.f64	%p208, %fd104, %fd103;
@%p208 bra BB9_261;

cvt.u64.u32	%rd1242, %r106;
add.s64 %rd1244, %rd58, %rd1242;
ld.shared.u8 %rs206, [%rd1244];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB9_263;

BB9_261:
add.s32 %r1284, %r106, 256;
cvt.u64.u32	%rd1245, %r1284;
add.s64 %rd1247, %rd58, %rd1245;
ld.shared.u8 %rs3, [%rd1247];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB9_263;

mul.wide.u32 %rd1507, %r106, 8;
add.s64 %rd1491, %rd56, %rd962;
cvt.u64.u32	%rd1248, %r106;
st.shared.f64 [%rd966], %fd103;
st.shared.f64 [%rd1491], %fd104;
add.s64 %rd1256, %rd57, %rd1507;
ld.shared.u64 %rd1257, [%rd1256];
add.s64 %rd1258, %rd57, %rd962;
ld.shared.u64 %rd1259, [%rd1258];
st.shared.u64 [%rd1256], %rd1259;
st.shared.u64 [%rd1258], %rd1257;
add.s64 %rd1261, %rd58, %rd1248;
ld.shared.u8 %rs207, [%rd1261];
st.shared.u8 [%rd1261], %rs3;
st.shared.u8 [%rd1247], %rs207;

BB9_263:
bar.sync 0;
add.s64 %rd1492, %rd56, %rd759;
ld.shared.f64 %fd105, [%rd1492];
ld.shared.f64 %fd106, [%rd763];
setp.geu.f64	%p211, %fd106, %fd105;
@%p211 bra BB9_265;

cvt.u64.u32	%rd1268, %r88;
add.s64 %rd1270, %rd58, %rd1268;
ld.shared.u8 %rs208, [%rd1270];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB9_267;

BB9_265:
add.s32 %r1285, %r88, 128;
cvt.u64.u32	%rd1271, %r1285;
add.s64 %rd1273, %rd58, %rd1271;
ld.shared.u8 %rs4, [%rd1273];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB9_267;

mul.wide.u32 %rd1508, %r88, 8;
add.s64 %rd1493, %rd56, %rd759;
cvt.u64.u32	%rd1274, %r88;
st.shared.f64 [%rd763], %fd105;
st.shared.f64 [%rd1493], %fd106;
add.s64 %rd1282, %rd57, %rd1508;
ld.shared.u64 %rd1283, [%rd1282];
add.s64 %rd1284, %rd57, %rd759;
ld.shared.u64 %rd1285, [%rd1284];
st.shared.u64 [%rd1282], %rd1285;
st.shared.u64 [%rd1284], %rd1283;
add.s64 %rd1287, %rd58, %rd1274;
ld.shared.u8 %rs209, [%rd1287];
st.shared.u8 [%rd1287], %rs4;
st.shared.u8 [%rd1273], %rs209;

BB9_267:
bar.sync 0;
add.s64 %rd1494, %rd56, %rd582;
ld.shared.f64 %fd107, [%rd1494];
ld.shared.f64 %fd108, [%rd586];
setp.geu.f64	%p214, %fd108, %fd107;
@%p214 bra BB9_269;

cvt.u64.u32	%rd1294, %r72;
add.s64 %rd1296, %rd58, %rd1294;
ld.shared.u8 %rs210, [%rd1296];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB9_271;

BB9_269:
add.s32 %r1286, %r72, 64;
cvt.u64.u32	%rd1297, %r1286;
add.s64 %rd1299, %rd58, %rd1297;
ld.shared.u8 %rs5, [%rd1299];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB9_271;

mul.wide.u32 %rd1509, %r72, 8;
add.s64 %rd1495, %rd56, %rd582;
cvt.u64.u32	%rd1300, %r72;
st.shared.f64 [%rd586], %fd107;
st.shared.f64 [%rd1495], %fd108;
add.s64 %rd1308, %rd57, %rd1509;
ld.shared.u64 %rd1309, [%rd1308];
add.s64 %rd1310, %rd57, %rd582;
ld.shared.u64 %rd1311, [%rd1310];
st.shared.u64 [%rd1308], %rd1311;
st.shared.u64 [%rd1310], %rd1309;
add.s64 %rd1313, %rd58, %rd1300;
ld.shared.u8 %rs211, [%rd1313];
st.shared.u8 [%rd1313], %rs5;
st.shared.u8 [%rd1299], %rs211;

BB9_271:
bar.sync 0;
add.s64 %rd1496, %rd56, %rd431;
ld.shared.f64 %fd109, [%rd1496];
ld.shared.f64 %fd110, [%rd435];
setp.geu.f64	%p217, %fd110, %fd109;
@%p217 bra BB9_273;

cvt.u64.u32	%rd1320, %r58;
add.s64 %rd1322, %rd58, %rd1320;
ld.shared.u8 %rs212, [%rd1322];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB9_275;

BB9_273:
add.s32 %r1287, %r58, 32;
cvt.u64.u32	%rd1323, %r1287;
add.s64 %rd1325, %rd58, %rd1323;
ld.shared.u8 %rs6, [%rd1325];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB9_275;

mul.wide.u32 %rd1510, %r58, 8;
add.s64 %rd1497, %rd56, %rd431;
cvt.u64.u32	%rd1326, %r58;
st.shared.f64 [%rd435], %fd109;
st.shared.f64 [%rd1497], %fd110;
add.s64 %rd1334, %rd57, %rd1510;
ld.shared.u64 %rd1335, [%rd1334];
add.s64 %rd1336, %rd57, %rd431;
ld.shared.u64 %rd1337, [%rd1336];
st.shared.u64 [%rd1334], %rd1337;
st.shared.u64 [%rd1336], %rd1335;
add.s64 %rd1339, %rd58, %rd1326;
ld.shared.u8 %rs213, [%rd1339];
st.shared.u8 [%rd1339], %rs6;
st.shared.u8 [%rd1325], %rs213;

BB9_275:
bar.sync 0;
ld.shared.f64 %fd111, [%rd308];
ld.shared.f64 %fd112, [%rd310];
setp.geu.f64	%p220, %fd112, %fd111;
@%p220 bra BB9_277;

and.b32 %r1279, %r16, 15;
sub.s32 %r1278, %r161, %r1279;
cvt.u64.u32	%rd1346, %r1278;
add.s64 %rd1348, %rd58, %rd1346;
ld.shared.u8 %rs214, [%rd1348];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB9_279;

BB9_277:
and.b32 %r1242, %r16, 15;
sub.s32 %r1241, %r161, %r1242;
add.s32 %r1240, %r1241, 16;
cvt.u64.u32	%rd1349, %r1240;
add.s64 %rd1351, %rd58, %rd1349;
ld.shared.u8 %rs7, [%rd1351];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB9_279;

and.b32 %r1245, %r16, 15;
sub.s32 %r1244, %r161, %r1245;
add.s32 %r1243, %r1244, 16;
mul.wide.u32 %rd1499, %r1243, 8;
mul.wide.u32 %rd1498, %r1244, 8;
cvt.u64.u32	%rd1352, %r1244;
st.shared.f64 [%rd310], %fd111;
st.shared.f64 [%rd308], %fd112;
add.s64 %rd1360, %rd57, %rd1498;
ld.shared.u64 %rd1361, [%rd1360];
add.s64 %rd1362, %rd57, %rd1499;
ld.shared.u64 %rd1363, [%rd1362];
st.shared.u64 [%rd1360], %rd1363;
st.shared.u64 [%rd1362], %rd1361;
add.s64 %rd1365, %rd58, %rd1352;
ld.shared.u8 %rs215, [%rd1365];
st.shared.u8 [%rd1365], %rs7;
st.shared.u8 [%rd1351], %rs215;

BB9_279:
bar.sync 0;
ld.shared.f64 %fd113, [%rd209];
ld.shared.f64 %fd114, [%rd211];
setp.geu.f64	%p223, %fd114, %fd113;
@%p223 bra BB9_281;

and.b32 %r1277, %r16, 7;
sub.s32 %r1276, %r161, %r1277;
cvt.u64.u32	%rd1372, %r1276;
add.s64 %rd1374, %rd58, %rd1372;
ld.shared.u8 %rs216, [%rd1374];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB9_283;

BB9_281:
and.b32 %r1248, %r16, 7;
sub.s32 %r1247, %r161, %r1248;
add.s32 %r1246, %r1247, 8;
cvt.u64.u32	%rd1375, %r1246;
add.s64 %rd1377, %rd58, %rd1375;
ld.shared.u8 %rs8, [%rd1377];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB9_283;

and.b32 %r1251, %r16, 7;
sub.s32 %r1250, %r161, %r1251;
add.s32 %r1249, %r1250, 8;
mul.wide.u32 %rd1501, %r1249, 8;
mul.wide.u32 %rd1500, %r1250, 8;
cvt.u64.u32	%rd1378, %r1250;
st.shared.f64 [%rd211], %fd113;
st.shared.f64 [%rd209], %fd114;
add.s64 %rd1386, %rd57, %rd1500;
ld.shared.u64 %rd1387, [%rd1386];
add.s64 %rd1388, %rd57, %rd1501;
ld.shared.u64 %rd1389, [%rd1388];
st.shared.u64 [%rd1386], %rd1389;
st.shared.u64 [%rd1388], %rd1387;
add.s64 %rd1391, %rd58, %rd1378;
ld.shared.u8 %rs217, [%rd1391];
st.shared.u8 [%rd1391], %rs8;
st.shared.u8 [%rd1377], %rs217;

BB9_283:
bar.sync 0;
ld.shared.f64 %fd115, [%rd136];
ld.shared.f64 %fd116, [%rd138];
setp.geu.f64	%p226, %fd116, %fd115;
@%p226 bra BB9_285;

and.b32 %r1275, %r16, 3;
sub.s32 %r1274, %r161, %r1275;
cvt.u64.u32	%rd1398, %r1274;
add.s64 %rd1400, %rd58, %rd1398;
ld.shared.u8 %rs218, [%rd1400];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB9_287;

BB9_285:
and.b32 %r1254, %r16, 3;
sub.s32 %r1253, %r161, %r1254;
add.s32 %r1252, %r1253, 4;
cvt.u64.u32	%rd1401, %r1252;
add.s64 %rd1403, %rd58, %rd1401;
ld.shared.u8 %rs9, [%rd1403];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB9_287;

and.b32 %r1257, %r16, 3;
sub.s32 %r1256, %r161, %r1257;
add.s32 %r1255, %r1256, 4;
mul.wide.u32 %rd1503, %r1255, 8;
mul.wide.u32 %rd1502, %r1256, 8;
cvt.u64.u32	%rd1404, %r1256;
st.shared.f64 [%rd138], %fd115;
st.shared.f64 [%rd136], %fd116;
add.s64 %rd1412, %rd57, %rd1502;
ld.shared.u64 %rd1413, [%rd1412];
add.s64 %rd1414, %rd57, %rd1503;
ld.shared.u64 %rd1415, [%rd1414];
st.shared.u64 [%rd1412], %rd1415;
st.shared.u64 [%rd1414], %rd1413;
add.s64 %rd1417, %rd58, %rd1404;
ld.shared.u8 %rs219, [%rd1417];
st.shared.u8 [%rd1417], %rs9;
st.shared.u8 [%rd1403], %rs219;

BB9_287:
bar.sync 0;
ld.shared.f64 %fd117, [%rd89];
ld.shared.f64 %fd118, [%rd91];
setp.geu.f64	%p229, %fd118, %fd117;
@%p229 bra BB9_289;

and.b32 %r1273, %r16, 1;
sub.s32 %r1272, %r161, %r1273;
cvt.u64.u32	%rd1424, %r1272;
add.s64 %rd1426, %rd58, %rd1424;
ld.shared.u8 %rs220, [%rd1426];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB9_291;

BB9_289:
and.b32 %r1260, %r16, 1;
sub.s32 %r1259, %r161, %r1260;
add.s32 %r1258, %r1259, 2;
cvt.u64.u32	%rd1427, %r1258;
add.s64 %rd1429, %rd58, %rd1427;
ld.shared.u8 %rs10, [%rd1429];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB9_291;

and.b32 %r1263, %r16, 1;
sub.s32 %r1262, %r161, %r1263;
add.s32 %r1261, %r1262, 2;
mul.wide.u32 %rd1505, %r1261, 8;
mul.wide.u32 %rd1504, %r1262, 8;
cvt.u64.u32	%rd1430, %r1262;
st.shared.f64 [%rd91], %fd117;
st.shared.f64 [%rd89], %fd118;
add.s64 %rd1438, %rd57, %rd1504;
ld.shared.u64 %rd1439, [%rd1438];
add.s64 %rd1440, %rd57, %rd1505;
ld.shared.u64 %rd1441, [%rd1440];
st.shared.u64 [%rd1438], %rd1441;
st.shared.u64 [%rd1440], %rd1439;
add.s64 %rd1443, %rd58, %rd1430;
ld.shared.u8 %rs221, [%rd1443];
st.shared.u8 [%rd1443], %rs10;
st.shared.u8 [%rd1429], %rs221;

BB9_291:
bar.sync 0;
ld.shared.f64 %fd119, [%rd69+8];
ld.shared.f64 %fd120, [%rd69];
setp.geu.f64	%p232, %fd120, %fd119;
@%p232 bra BB9_293;

cvt.u64.u32	%rd1448, %r161;
add.s64 %rd1450, %rd58, %rd1448;
ld.shared.u8 %rs222, [%rd1450];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB9_295;

BB9_293:
cvt.u64.u32	%rd1451, %r161;
add.s64 %rd1453, %rd58, %rd1451;
ld.shared.u8 %rs11, [%rd1453+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB9_295;

mul.wide.u32 %rd1506, %r161, 8;
st.shared.f64 [%rd69], %fd119;
st.shared.f64 [%rd69+8], %fd120;
add.s64 %rd1459, %rd57, %rd1506;
ld.shared.u64 %rd1460, [%rd1459];
ld.shared.u64 %rd1461, [%rd1459+8];
st.shared.u64 [%rd1459], %rd1461;
st.shared.u64 [%rd1459+8], %rd1460;
ld.shared.u8 %rs223, [%rd1453];
st.shared.u8 [%rd1453], %rs11;
st.shared.u8 [%rd1453+1], %rs223;

BB9_295:
ld.param.u32 %r1264, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1264;
bar.sync 0;
@!%p236 bra BB9_297;
bra.uni BB9_296;

BB9_296:
ld.param.u32 %r1271, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1270, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd123, [%rd11];
mad.lo.s32 %r1232, %r16, %r1270, %r4;
cvta.to.global.u64 %rd1467, %rd8;
mul.wide.u32 %rd1468, %r1232, 8;
add.s64 %rd1469, %rd1467, %rd1468;
st.global.f64 [%rd1469], %fd123;
ld.shared.u64 %rd1472, [%rd12];
ld.local.u64 %rd1473, [%rd2];
cvta.to.global.u64 %rd1474, %rd1473;
mad.lo.s32 %r1233, %r16, %r1271, %r15;
mul.wide.u32 %rd1475, %r1233, 8;
add.s64 %rd1476, %rd1474, %rd1475;
st.global.u64 [%rd1476], %rd1472;

BB9_297:
ld.param.u32 %r1266, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1265, %r16, 1024;
setp.ge.u32	%p237, %r1265, %r1266;
@%p237 bra BB9_299;

add.s32 %r1269, %r16, 1024;
ld.param.u32 %r1268, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1267, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd124, [%rd11+8192];
mad.lo.s32 %r1238, %r1269, %r1267, %r4;
cvta.to.global.u64 %rd1480, %rd8;
mul.wide.u32 %rd1481, %r1238, 8;
add.s64 %rd1482, %rd1480, %rd1481;
st.global.f64 [%rd1482], %fd124;
ld.shared.u64 %rd1485, [%rd12+8192];
ld.local.u64 %rd1486, [%rd2];
cvta.to.global.u64 %rd1487, %rd1486;
mad.lo.s32 %r1239, %r1269, %r1268, %r15;
mul.wide.u32 %rd1488, %r1239, 8;
add.s64 %rd1489, %rd1487, %rd1488;
st.global.u64 [%rd1489], %rd1485;

BB9_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot10[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1368>;
.reg .f64 %fd<121>;
.reg .b64 %rd<1551>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1550, __local_depot10;
cvta.local.u64 %SP, %rd1550;
ld.param.u32 %r128, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r1319, 0;
mov.pred %p4, 0;
@%p4 bra BB10_2;

BB10_1:
mul.wide.s32 %rd17, %r1319, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r1319, %r1319, 1;
setp.lt.u32	%p5, %r1319, 27;
@%p5 bra BB10_1;

BB10_2:
mov.u32 %r133, %nctaid.y;
mov.u32 %r134, %ctaid.z;
mov.u32 %r135, %ctaid.y;
mad.lo.s32 %r136, %r133, %r134, %r135;
mov.u32 %r137, %nctaid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r1321, %r136, %r137, %r138;
setp.ge.u32	%p6, %r1321, %r128;
@%p6 bra BB10_283;

ld.param.u32 %r140, [%rd1+12];
ld.param.u32 %r141, [%rd1+112];
rem.u32 %r142, %r1321, %r140;
mul.lo.s32 %r143, %r141, %r142;
div.u32 %r144, %r1321, %r140;
ld.param.u32 %r145, [%rd1+108];
mad.lo.s32 %r4, %r145, %r144, %r143;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1320, %r5, -1;
mov.u32 %r1322, 0;
setp.lt.s32	%p7, %r1320, 1;
@%p7 bra BB10_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd1547, %rd2, %rd21;
mov.u32 %r1322, 0;

BB10_5:
ld.local.u32 %r147, [%rd1547+4];
rem.u32 %r148, %r1321, %r147;
ld.local.u32 %r149, [%rd1547+104];
mad.lo.s32 %r1322, %r149, %r148, %r1322;
div.u32 %r1321, %r1321, %r147;
add.s64 %rd1547, %rd1547, -4;
add.s32 %r1320, %r1320, -1;
setp.gt.s32	%p8, %r1320, 0;
@%p8 bra BB10_5;

BB10_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r150, [%rd2+108];
mad.lo.s32 %r15, %r150, %r1321, %r1322;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r129;
mov.f64 %fd119, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r129;
@%p9 bra BB10_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r151, %r16, %r130, %r4;
mul.wide.u32 %rd23, %r151, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd119, [%rd24];

BB10_8:
mov.u64 %rd1548, 0;
@%p9 bra BB10_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r152, %r16, %r131, %r15;
mul.wide.u32 %rd28, %r152, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd1548, [%rd29];

BB10_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd119;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd1548;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs11;
setp.lt.u32	%p2, %r17, %r129;
mov.f64 %fd120, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r129;
@%p11 bra BB10_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r153, %r17, %r130, %r4;
mul.wide.u32 %rd36, %r153, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd120, [%rd37];

BB10_12:
mov.u64 %rd1549, 0;
@%p11 bra BB10_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r154, %r17, %r131, %r15;
mul.wide.u32 %rd41, %r154, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd1549, [%rd42];

BB10_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.f64 [%rd11+4096], %fd120;
st.shared.u64 [%rd12+4096], %rd1549;
st.shared.u8 [%rd13+512], %rs12;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.leu.f64	%p13, %fd6, %fd5;
@%p13 bra BB10_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs13, [%rd48];
mov.u32 %r1323, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB10_17;

BB10_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs14, [%rd51+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1323, 1, 0, %p15;

BB10_17:
and.b32 %r161, %r16, 1;
setp.ne.s32	%p16, %r1323, %r161;
@%p16 bra BB10_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs15, [%rd62];
ld.shared.u8 %rs16, [%rd62+1];
st.shared.u8 [%rd62], %rs16;
st.shared.u8 [%rd62+1], %rs15;

BB10_19:
bar.sync 0;
sub.s32 %r23, %r18, %r161;
add.s32 %r167, %r23, 2;
mul.wide.u32 %rd63, %r167, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.leu.f64	%p17, %fd8, %fd7;
@%p17 bra BB10_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs17, [%rd70];
mov.u32 %r1324, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB10_22;

BB10_21:
cvt.u64.u32	%rd71, %r167;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs18, [%rd73];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1324, 1, 0, %p19;

BB10_22:
bfe.u32 %r179, %r16, 1, 1;
setp.ne.s32	%p20, %r1324, %r179;
@%p20 bra BB10_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r167;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs19, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs20, [%rd90];
st.shared.u8 [%rd89], %rs20;
st.shared.u8 [%rd90], %rs19;

BB10_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.leu.f64	%p21, %fd10, %fd9;
@%p21 bra BB10_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs21, [%rd96];
mov.u32 %r1325, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB10_27;

BB10_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs22, [%rd99+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1325, 1, 0, %p23;

BB10_27:
bfe.u32 %r194, %r16, 1, 1;
setp.ne.s32	%p24, %r1325, %r194;
@%p24 bra BB10_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs23, [%rd109];
ld.shared.u8 %rs24, [%rd109+1];
st.shared.u8 [%rd109], %rs24;
st.shared.u8 [%rd109+1], %rs23;

BB10_29:
bar.sync 0;
and.b32 %r197, %r16, 3;
sub.s32 %r29, %r18, %r197;
add.s32 %r199, %r29, 4;
mul.wide.u32 %rd110, %r199, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.leu.f64	%p25, %fd12, %fd11;
@%p25 bra BB10_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs25, [%rd117];
mov.u32 %r1326, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB10_32;

BB10_31:
cvt.u64.u32	%rd118, %r199;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs26, [%rd120];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1326, 1, 0, %p27;

BB10_32:
bfe.u32 %r211, %r16, 2, 1;
setp.ne.s32	%p28, %r1326, %r211;
@%p28 bra BB10_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r199;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs27, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs28, [%rd137];
st.shared.u8 [%rd136], %rs28;
st.shared.u8 [%rd137], %rs27;

BB10_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.leu.f64	%p29, %fd14, %fd13;
@%p29 bra BB10_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs29, [%rd145];
mov.u32 %r1327, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB10_37;

BB10_36:
cvt.u64.u32	%rd146, %r167;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs30, [%rd148];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1327, 1, 0, %p31;

BB10_37:
bfe.u32 %r234, %r16, 2, 1;
setp.ne.s32	%p32, %r1327, %r234;
@%p32 bra BB10_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r167;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs31, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs32, [%rd163];
st.shared.u8 [%rd162], %rs32;
st.shared.u8 [%rd163], %rs31;

BB10_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.leu.f64	%p33, %fd16, %fd15;
@%p33 bra BB10_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs33, [%rd169];
mov.u32 %r1328, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB10_42;

BB10_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs34, [%rd172+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1328, 1, 0, %p35;

BB10_42:
bfe.u32 %r248, %r16, 2, 1;
setp.ne.s32	%p36, %r1328, %r248;
@%p36 bra BB10_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs35, [%rd182];
ld.shared.u8 %rs36, [%rd182+1];
st.shared.u8 [%rd182], %rs36;
st.shared.u8 [%rd182+1], %rs35;

BB10_44:
bar.sync 0;
and.b32 %r251, %r16, 7;
sub.s32 %r37, %r18, %r251;
add.s32 %r253, %r37, 8;
mul.wide.u32 %rd183, %r253, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.leu.f64	%p37, %fd18, %fd17;
@%p37 bra BB10_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs37, [%rd190];
mov.u32 %r1329, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB10_47;

BB10_46:
cvt.u64.u32	%rd191, %r253;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs38, [%rd193];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1329, 1, 0, %p39;

BB10_47:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p40, %r1329, %r265;
@%p40 bra BB10_49;

add.s64 %rd196, %rd33, %rd186;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r253;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs39, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs40, [%rd210];
st.shared.u8 [%rd209], %rs40;
st.shared.u8 [%rd210], %rs39;

BB10_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.leu.f64	%p41, %fd20, %fd19;
@%p41 bra BB10_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs41, [%rd218];
mov.u32 %r1330, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB10_52;

BB10_51:
cvt.u64.u32	%rd219, %r199;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs42, [%rd221];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1330, 1, 0, %p43;

BB10_52:
bfe.u32 %r288, %r16, 3, 1;
setp.ne.s32	%p44, %r1330, %r288;
@%p44 bra BB10_54;

cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r199;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd113;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs43, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs44, [%rd236];
st.shared.u8 [%rd235], %rs44;
st.shared.u8 [%rd236], %rs43;

BB10_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.leu.f64	%p45, %fd22, %fd21;
@%p45 bra BB10_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs45, [%rd244];
mov.u32 %r1331, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB10_57;

BB10_56:
cvt.u64.u32	%rd245, %r167;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs46, [%rd247];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1331, 1, 0, %p47;

BB10_57:
bfe.u32 %r310, %r16, 3, 1;
setp.ne.s32	%p48, %r1331, %r310;
@%p48 bra BB10_59;

mul.wide.u32 %rd1533, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r167;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd1533;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs47, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs48, [%rd262];
st.shared.u8 [%rd261], %rs48;
st.shared.u8 [%rd262], %rs47;

BB10_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.leu.f64	%p49, %fd24, %fd23;
@%p49 bra BB10_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs49, [%rd268];
mov.u32 %r1332, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB10_62;

BB10_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs50, [%rd271+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1332, 1, 0, %p51;

BB10_62:
bfe.u32 %r324, %r16, 3, 1;
setp.ne.s32	%p52, %r1332, %r324;
@%p52 bra BB10_64;

mul.wide.u32 %rd1532, %r18, 8;
cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd1532;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs51, [%rd281];
ld.shared.u8 %rs52, [%rd281+1];
st.shared.u8 [%rd281], %rs52;
st.shared.u8 [%rd281+1], %rs51;

BB10_64:
bar.sync 0;
and.b32 %r327, %r16, 15;
sub.s32 %r47, %r18, %r327;
add.s32 %r329, %r47, 16;
mul.wide.u32 %rd282, %r329, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r47, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.leu.f64	%p53, %fd26, %fd25;
@%p53 bra BB10_66;

cvt.u64.u32	%rd287, %r47;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs53, [%rd289];
mov.u32 %r1333, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB10_67;

BB10_66:
cvt.u64.u32	%rd290, %r329;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs54, [%rd292];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1333, 1, 0, %p55;

BB10_67:
bfe.u32 %r341, %r16, 4, 1;
setp.ne.s32	%p56, %r1333, %r341;
@%p56 bra BB10_69;

mul.wide.u32 %rd1528, %r47, 8;
add.s64 %rd295, %rd33, %rd1528;
add.s64 %rd297, %rd33, %rd282;
cvt.u64.u32	%rd298, %r47;
st.shared.f64 [%rd286], %fd25;
cvt.u64.u32	%rd302, %r329;
st.shared.f64 [%rd284], %fd26;
ld.shared.u64 %rd305, [%rd295];
ld.shared.u64 %rd306, [%rd297];
st.shared.u64 [%rd295], %rd306;
st.shared.u64 [%rd297], %rd305;
add.s64 %rd308, %rd34, %rd298;
ld.shared.u8 %rs55, [%rd308];
add.s64 %rd309, %rd34, %rd302;
ld.shared.u8 %rs56, [%rd309];
st.shared.u8 [%rd308], %rs56;
st.shared.u8 [%rd309], %rs55;

BB10_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.leu.f64	%p57, %fd28, %fd27;
@%p57 bra BB10_71;

cvt.u64.u32	%rd315, %r37;
add.s64 %rd317, %rd34, %rd315;
ld.shared.u8 %rs57, [%rd317];
mov.u32 %r1334, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB10_72;

BB10_71:
cvt.u64.u32	%rd318, %r253;
add.s64 %rd320, %rd34, %rd318;
ld.shared.u8 %rs58, [%rd320];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1334, 1, 0, %p59;

BB10_72:
bfe.u32 %r364, %r16, 4, 1;
setp.ne.s32	%p60, %r1334, %r364;
@%p60 bra BB10_74;

mul.wide.u32 %rd1527, %r253, 8;
mul.wide.u32 %rd1526, %r37, 8;
cvt.u64.u32	%rd321, %r37;
st.shared.f64 [%rd187], %fd27;
cvt.u64.u32	%rd325, %r253;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd329, %rd33, %rd1526;
ld.shared.u64 %rd330, [%rd329];
add.s64 %rd331, %rd33, %rd1527;
ld.shared.u64 %rd332, [%rd331];
st.shared.u64 [%rd329], %rd332;
st.shared.u64 [%rd331], %rd330;
add.s64 %rd334, %rd34, %rd321;
ld.shared.u8 %rs59, [%rd334];
add.s64 %rd335, %rd34, %rd325;
ld.shared.u8 %rs60, [%rd335];
st.shared.u8 [%rd334], %rs60;
st.shared.u8 [%rd335], %rs59;

BB10_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.leu.f64	%p61, %fd30, %fd29;
@%p61 bra BB10_76;

cvt.u64.u32	%rd341, %r29;
add.s64 %rd343, %rd34, %rd341;
ld.shared.u8 %rs61, [%rd343];
mov.u32 %r1335, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB10_77;

BB10_76:
cvt.u64.u32	%rd344, %r199;
add.s64 %rd346, %rd34, %rd344;
ld.shared.u8 %rs62, [%rd346];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1335, 1, 0, %p63;

BB10_77:
bfe.u32 %r386, %r16, 4, 1;
setp.ne.s32	%p64, %r1335, %r386;
@%p64 bra BB10_79;

mul.wide.u32 %rd1525, %r29, 8;
cvt.u64.u32	%rd347, %r29;
st.shared.f64 [%rd114], %fd29;
cvt.u64.u32	%rd351, %r199;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd355, %rd33, %rd1525;
ld.shared.u64 %rd356, [%rd355];
add.s64 %rd357, %rd33, %rd110;
ld.shared.u64 %rd358, [%rd357];
st.shared.u64 [%rd355], %rd358;
st.shared.u64 [%rd357], %rd356;
add.s64 %rd360, %rd34, %rd347;
ld.shared.u8 %rs63, [%rd360];
add.s64 %rd361, %rd34, %rd351;
ld.shared.u8 %rs64, [%rd361];
st.shared.u8 [%rd360], %rs64;
st.shared.u8 [%rd361], %rs63;

BB10_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.leu.f64	%p65, %fd32, %fd31;
@%p65 bra BB10_81;

cvt.u64.u32	%rd367, %r23;
add.s64 %rd369, %rd34, %rd367;
ld.shared.u8 %rs65, [%rd369];
mov.u32 %r1336, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB10_82;

BB10_81:
cvt.u64.u32	%rd370, %r167;
add.s64 %rd372, %rd34, %rd370;
ld.shared.u8 %rs66, [%rd372];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1336, 1, 0, %p67;

BB10_82:
bfe.u32 %r408, %r16, 4, 1;
setp.ne.s32	%p68, %r1336, %r408;
@%p68 bra BB10_84;

mul.wide.u32 %rd1524, %r167, 8;
mul.wide.u32 %rd1523, %r23, 8;
cvt.u64.u32	%rd373, %r23;
st.shared.f64 [%rd67], %fd31;
cvt.u64.u32	%rd377, %r167;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd381, %rd33, %rd1523;
ld.shared.u64 %rd382, [%rd381];
add.s64 %rd383, %rd33, %rd1524;
ld.shared.u64 %rd384, [%rd383];
st.shared.u64 [%rd381], %rd384;
st.shared.u64 [%rd383], %rd382;
add.s64 %rd386, %rd34, %rd373;
ld.shared.u8 %rs67, [%rd386];
add.s64 %rd387, %rd34, %rd377;
ld.shared.u8 %rs68, [%rd387];
st.shared.u8 [%rd386], %rs68;
st.shared.u8 [%rd387], %rs67;

BB10_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.leu.f64	%p69, %fd34, %fd33;
@%p69 bra BB10_86;

cvt.u64.u32	%rd391, %r18;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u8 %rs69, [%rd393];
mov.u32 %r1337, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB10_87;

BB10_86:
cvt.u64.u32	%rd394, %r18;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u8 %rs70, [%rd396+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1337, 1, 0, %p71;

BB10_87:
bfe.u32 %r422, %r16, 4, 1;
setp.ne.s32	%p72, %r1337, %r422;
@%p72 bra BB10_89;

mul.wide.u32 %rd1522, %r18, 8;
cvt.u64.u32	%rd397, %r18;
st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd402, %rd33, %rd1522;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd34, %rd397;
ld.shared.u8 %rs71, [%rd406];
ld.shared.u8 %rs72, [%rd406+1];
st.shared.u8 [%rd406], %rs72;
st.shared.u8 [%rd406+1], %rs71;

BB10_89:
bar.sync 0;
and.b32 %r425, %r16, 31;
sub.s32 %r59, %r18, %r425;
add.s32 %r427, %r59, 32;
mul.wide.u32 %rd407, %r427, 8;
add.s64 %rd409, %rd32, %rd407;
mul.wide.u32 %rd410, %r59, 8;
add.s64 %rd411, %rd32, %rd410;
ld.shared.f64 %fd35, [%rd409];
ld.shared.f64 %fd36, [%rd411];
setp.leu.f64	%p73, %fd36, %fd35;
@%p73 bra BB10_91;

cvt.u64.u32	%rd412, %r59;
add.s64 %rd414, %rd34, %rd412;
ld.shared.u8 %rs73, [%rd414];
mov.u32 %r1338, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB10_92;

BB10_91:
add.s32 %r1293, %r59, 32;
cvt.u64.u32	%rd415, %r1293;
add.s64 %rd417, %rd34, %rd415;
ld.shared.u8 %rs74, [%rd417];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1338, 1, 0, %p75;

BB10_92:
bfe.u32 %r439, %r16, 5, 1;
setp.ne.s32	%p76, %r1338, %r439;
@%p76 bra BB10_94;

mul.wide.u32 %rd1521, %r59, 8;
add.s32 %r1300, %r59, 32;
add.s64 %rd420, %rd33, %rd1521;
add.s64 %rd422, %rd33, %rd407;
cvt.u64.u32	%rd423, %r59;
st.shared.f64 [%rd411], %fd35;
cvt.u64.u32	%rd427, %r1300;
st.shared.f64 [%rd409], %fd36;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd34, %rd423;
ld.shared.u8 %rs75, [%rd433];
add.s64 %rd434, %rd34, %rd427;
ld.shared.u8 %rs76, [%rd434];
st.shared.u8 [%rd433], %rs76;
st.shared.u8 [%rd434], %rs75;

BB10_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd284];
ld.shared.f64 %fd38, [%rd286];
setp.leu.f64	%p77, %fd38, %fd37;
@%p77 bra BB10_96;

cvt.u64.u32	%rd440, %r47;
add.s64 %rd442, %rd34, %rd440;
ld.shared.u8 %rs77, [%rd442];
mov.u32 %r1339, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB10_97;

BB10_96:
add.s32 %r1294, %r47, 16;
cvt.u64.u32	%rd443, %r1294;
add.s64 %rd445, %rd34, %rd443;
ld.shared.u8 %rs78, [%rd445];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1339, 1, 0, %p79;

BB10_97:
bfe.u32 %r462, %r16, 5, 1;
setp.ne.s32	%p80, %r1339, %r462;
@%p80 bra BB10_99;

add.s32 %r1299, %r47, 16;
mul.wide.u32 %rd1520, %r1299, 8;
mul.wide.u32 %rd1519, %r47, 8;
cvt.u64.u32	%rd446, %r47;
st.shared.f64 [%rd286], %fd37;
cvt.u64.u32	%rd450, %r1299;
st.shared.f64 [%rd284], %fd38;
add.s64 %rd454, %rd33, %rd1519;
ld.shared.u64 %rd455, [%rd454];
add.s64 %rd456, %rd33, %rd1520;
ld.shared.u64 %rd457, [%rd456];
st.shared.u64 [%rd454], %rd457;
st.shared.u64 [%rd456], %rd455;
add.s64 %rd459, %rd34, %rd446;
ld.shared.u8 %rs79, [%rd459];
add.s64 %rd460, %rd34, %rd450;
ld.shared.u8 %rs80, [%rd460];
st.shared.u8 [%rd459], %rs80;
st.shared.u8 [%rd460], %rs79;

BB10_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd185];
ld.shared.f64 %fd40, [%rd187];
setp.leu.f64	%p81, %fd40, %fd39;
@%p81 bra BB10_101;

cvt.u64.u32	%rd466, %r37;
add.s64 %rd468, %rd34, %rd466;
ld.shared.u8 %rs81, [%rd468];
mov.u32 %r1340, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB10_102;

BB10_101:
add.s32 %r1303, %r37, 8;
cvt.u64.u32	%rd469, %r1303;
add.s64 %rd471, %rd34, %rd469;
ld.shared.u8 %rs82, [%rd471];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1340, 1, 0, %p83;

BB10_102:
bfe.u32 %r484, %r16, 5, 1;
setp.ne.s32	%p84, %r1340, %r484;
@%p84 bra BB10_104;

add.s32 %r1298, %r37, 8;
mul.wide.u32 %rd1518, %r1298, 8;
mul.wide.u32 %rd1517, %r37, 8;
cvt.u64.u32	%rd472, %r37;
st.shared.f64 [%rd187], %fd39;
cvt.u64.u32	%rd476, %r1298;
st.shared.f64 [%rd185], %fd40;
add.s64 %rd480, %rd33, %rd1517;
ld.shared.u64 %rd481, [%rd480];
add.s64 %rd482, %rd33, %rd1518;
ld.shared.u64 %rd483, [%rd482];
st.shared.u64 [%rd480], %rd483;
st.shared.u64 [%rd482], %rd481;
add.s64 %rd485, %rd34, %rd472;
ld.shared.u8 %rs83, [%rd485];
add.s64 %rd486, %rd34, %rd476;
ld.shared.u8 %rs84, [%rd486];
st.shared.u8 [%rd485], %rs84;
st.shared.u8 [%rd486], %rs83;

BB10_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd112];
ld.shared.f64 %fd42, [%rd114];
setp.leu.f64	%p85, %fd42, %fd41;
@%p85 bra BB10_106;

cvt.u64.u32	%rd492, %r29;
add.s64 %rd494, %rd34, %rd492;
ld.shared.u8 %rs85, [%rd494];
mov.u32 %r1341, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB10_107;

BB10_106:
add.s32 %r1295, %r29, 4;
cvt.u64.u32	%rd495, %r1295;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u8 %rs86, [%rd497];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1341, 1, 0, %p87;

BB10_107:
bfe.u32 %r506, %r16, 5, 1;
setp.ne.s32	%p88, %r1341, %r506;
@%p88 bra BB10_109;

mul.wide.u32 %rd1516, %r29, 8;
add.s32 %r1297, %r29, 4;
cvt.u64.u32	%rd498, %r29;
st.shared.f64 [%rd114], %fd41;
cvt.u64.u32	%rd502, %r1297;
st.shared.f64 [%rd112], %fd42;
add.s64 %rd506, %rd33, %rd1516;
ld.shared.u64 %rd507, [%rd506];
add.s64 %rd508, %rd33, %rd110;
ld.shared.u64 %rd509, [%rd508];
st.shared.u64 [%rd506], %rd509;
st.shared.u64 [%rd508], %rd507;
add.s64 %rd511, %rd34, %rd498;
ld.shared.u8 %rs87, [%rd511];
add.s64 %rd512, %rd34, %rd502;
ld.shared.u8 %rs88, [%rd512];
st.shared.u8 [%rd511], %rs88;
st.shared.u8 [%rd512], %rs87;

BB10_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd65];
ld.shared.f64 %fd44, [%rd67];
setp.leu.f64	%p89, %fd44, %fd43;
@%p89 bra BB10_111;

cvt.u64.u32	%rd518, %r23;
add.s64 %rd520, %rd34, %rd518;
ld.shared.u8 %rs89, [%rd520];
mov.u32 %r1342, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB10_112;

BB10_111:
add.s32 %r1301, %r23, 2;
cvt.u64.u32	%rd521, %r1301;
add.s64 %rd523, %rd34, %rd521;
ld.shared.u8 %rs90, [%rd523];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1342, 1, 0, %p91;

BB10_112:
bfe.u32 %r528, %r16, 5, 1;
setp.ne.s32	%p92, %r1342, %r528;
@%p92 bra BB10_114;

add.s32 %r1296, %r23, 2;
mul.wide.u32 %rd1515, %r1296, 8;
mul.wide.u32 %rd1514, %r23, 8;
cvt.u64.u32	%rd524, %r23;
st.shared.f64 [%rd67], %fd43;
cvt.u64.u32	%rd528, %r1296;
st.shared.f64 [%rd65], %fd44;
add.s64 %rd532, %rd33, %rd1514;
ld.shared.u64 %rd533, [%rd532];
add.s64 %rd534, %rd33, %rd1515;
ld.shared.u64 %rd535, [%rd534];
st.shared.u64 [%rd532], %rd535;
st.shared.u64 [%rd534], %rd533;
add.s64 %rd537, %rd34, %rd524;
ld.shared.u8 %rs91, [%rd537];
add.s64 %rd538, %rd34, %rd528;
ld.shared.u8 %rs92, [%rd538];
st.shared.u8 [%rd537], %rs92;
st.shared.u8 [%rd538], %rs91;

BB10_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd45+8];
ld.shared.f64 %fd46, [%rd45];
setp.leu.f64	%p93, %fd46, %fd45;
@%p93 bra BB10_116;

cvt.u64.u32	%rd542, %r18;
add.s64 %rd544, %rd34, %rd542;
ld.shared.u8 %rs93, [%rd544];
mov.u32 %r1343, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB10_117;

BB10_116:
cvt.u64.u32	%rd545, %r18;
add.s64 %rd547, %rd34, %rd545;
ld.shared.u8 %rs94, [%rd547+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1343, 1, 0, %p95;

BB10_117:
bfe.u32 %r542, %r16, 5, 1;
setp.ne.s32	%p96, %r1343, %r542;
@%p96 bra BB10_119;

mul.wide.u32 %rd1513, %r18, 8;
cvt.u64.u32	%rd548, %r18;
st.shared.f64 [%rd45], %fd45;
st.shared.f64 [%rd45+8], %fd46;
add.s64 %rd553, %rd33, %rd1513;
ld.shared.u64 %rd554, [%rd553];
ld.shared.u64 %rd555, [%rd553+8];
st.shared.u64 [%rd553], %rd555;
st.shared.u64 [%rd553+8], %rd554;
add.s64 %rd557, %rd34, %rd548;
ld.shared.u8 %rs95, [%rd557];
ld.shared.u8 %rs96, [%rd557+1];
st.shared.u8 [%rd557], %rs96;
st.shared.u8 [%rd557+1], %rs95;

BB10_119:
bar.sync 0;
mov.u64 %rd1512, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r545, %r16, 63;
sub.s32 %r73, %r18, %r545;
add.s32 %r547, %r73, 64;
mul.wide.u32 %rd558, %r547, 8;
add.s64 %rd560, %rd1512, %rd558;
mul.wide.u32 %rd561, %r73, 8;
add.s64 %rd562, %rd1512, %rd561;
ld.shared.f64 %fd47, [%rd560];
ld.shared.f64 %fd48, [%rd562];
setp.leu.f64	%p97, %fd48, %fd47;
@%p97 bra BB10_121;

cvt.u64.u32	%rd563, %r73;
add.s64 %rd565, %rd34, %rd563;
ld.shared.u8 %rs97, [%rd565];
mov.u32 %r1344, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB10_122;

BB10_121:
add.s32 %r1309, %r73, 64;
cvt.u64.u32	%rd566, %r1309;
add.s64 %rd568, %rd34, %rd566;
ld.shared.u8 %rs98, [%rd568];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1344, 1, 0, %p99;

BB10_122:
bfe.u32 %r559, %r16, 6, 1;
setp.ne.s32	%p100, %r1344, %r559;
@%p100 bra BB10_124;

add.s32 %r1310, %r73, 64;
mul.wide.u32 %rd1534, %r1310, 8;
mul.wide.u32 %rd1508, %r73, 8;
add.s64 %rd571, %rd33, %rd1508;
add.s64 %rd573, %rd33, %rd1534;
cvt.u64.u32	%rd574, %r73;
st.shared.f64 [%rd562], %fd47;
cvt.u64.u32	%rd578, %r1310;
st.shared.f64 [%rd560], %fd48;
ld.shared.u64 %rd581, [%rd571];
ld.shared.u64 %rd582, [%rd573];
st.shared.u64 [%rd571], %rd582;
st.shared.u64 [%rd573], %rd581;
add.s64 %rd584, %rd34, %rd574;
ld.shared.u8 %rs99, [%rd584];
add.s64 %rd585, %rd34, %rd578;
ld.shared.u8 %rs100, [%rd585];
st.shared.u8 [%rd584], %rs100;
st.shared.u8 [%rd585], %rs99;

BB10_124:
bar.sync 0;
ld.shared.f64 %fd49, [%rd409];
ld.shared.f64 %fd50, [%rd411];
setp.leu.f64	%p101, %fd50, %fd49;
@%p101 bra BB10_126;

cvt.u64.u32	%rd591, %r59;
add.s64 %rd593, %rd34, %rd591;
ld.shared.u8 %rs101, [%rd593];
mov.u32 %r1345, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB10_127;

BB10_126:
add.s32 %r1279, %r59, 32;
cvt.u64.u32	%rd594, %r1279;
add.s64 %rd596, %rd34, %rd594;
ld.shared.u8 %rs102, [%rd596];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1345, 1, 0, %p103;

BB10_127:
bfe.u32 %r582, %r16, 6, 1;
setp.ne.s32	%p104, %r1345, %r582;
@%p104 bra BB10_129;

add.s32 %r1305, %r59, 32;
mul.wide.u32 %rd1529, %r1305, 8;
mul.wide.u32 %rd1507, %r59, 8;
add.s32 %r1286, %r59, 32;
cvt.u64.u32	%rd597, %r59;
st.shared.f64 [%rd411], %fd49;
cvt.u64.u32	%rd601, %r1286;
st.shared.f64 [%rd409], %fd50;
add.s64 %rd605, %rd33, %rd1507;
ld.shared.u64 %rd606, [%rd605];
add.s64 %rd607, %rd33, %rd1529;
ld.shared.u64 %rd608, [%rd607];
st.shared.u64 [%rd605], %rd608;
st.shared.u64 [%rd607], %rd606;
add.s64 %rd610, %rd34, %rd597;
ld.shared.u8 %rs103, [%rd610];
add.s64 %rd611, %rd34, %rd601;
ld.shared.u8 %rs104, [%rd611];
st.shared.u8 [%rd610], %rs104;
st.shared.u8 [%rd611], %rs103;

BB10_129:
bar.sync 0;
ld.shared.f64 %fd51, [%rd284];
ld.shared.f64 %fd52, [%rd286];
setp.leu.f64	%p105, %fd52, %fd51;
@%p105 bra BB10_131;

cvt.u64.u32	%rd617, %r47;
add.s64 %rd619, %rd34, %rd617;
ld.shared.u8 %rs105, [%rd619];
mov.u32 %r1346, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB10_132;

BB10_131:
add.s32 %r1280, %r47, 16;
cvt.u64.u32	%rd620, %r1280;
add.s64 %rd622, %rd34, %rd620;
ld.shared.u8 %rs106, [%rd622];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1346, 1, 0, %p107;

BB10_132:
bfe.u32 %r604, %r16, 6, 1;
setp.ne.s32	%p108, %r1346, %r604;
@%p108 bra BB10_134;

add.s32 %r1285, %r47, 16;
mul.wide.u32 %rd1506, %r1285, 8;
mul.wide.u32 %rd1505, %r47, 8;
cvt.u64.u32	%rd623, %r47;
st.shared.f64 [%rd286], %fd51;
cvt.u64.u32	%rd627, %r1285;
st.shared.f64 [%rd284], %fd52;
add.s64 %rd631, %rd33, %rd1505;
ld.shared.u64 %rd632, [%rd631];
add.s64 %rd633, %rd33, %rd1506;
ld.shared.u64 %rd634, [%rd633];
st.shared.u64 [%rd631], %rd634;
st.shared.u64 [%rd633], %rd632;
add.s64 %rd636, %rd34, %rd623;
ld.shared.u8 %rs107, [%rd636];
add.s64 %rd637, %rd34, %rd627;
ld.shared.u8 %rs108, [%rd637];
st.shared.u8 [%rd636], %rs108;
st.shared.u8 [%rd637], %rs107;

BB10_134:
bar.sync 0;
ld.shared.f64 %fd53, [%rd185];
ld.shared.f64 %fd54, [%rd187];
setp.leu.f64	%p109, %fd54, %fd53;
@%p109 bra BB10_136;

cvt.u64.u32	%rd643, %r37;
add.s64 %rd645, %rd34, %rd643;
ld.shared.u8 %rs109, [%rd645];
mov.u32 %r1347, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB10_137;

BB10_136:
add.s32 %r1304, %r37, 8;
cvt.u64.u32	%rd646, %r1304;
add.s64 %rd648, %rd34, %rd646;
ld.shared.u8 %rs110, [%rd648];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1347, 1, 0, %p111;

BB10_137:
bfe.u32 %r626, %r16, 6, 1;
setp.ne.s32	%p112, %r1347, %r626;
@%p112 bra BB10_139;

add.s32 %r1284, %r37, 8;
mul.wide.u32 %rd1504, %r1284, 8;
mul.wide.u32 %rd1503, %r37, 8;
cvt.u64.u32	%rd649, %r37;
st.shared.f64 [%rd187], %fd53;
cvt.u64.u32	%rd653, %r1284;
st.shared.f64 [%rd185], %fd54;
add.s64 %rd657, %rd33, %rd1503;
ld.shared.u64 %rd658, [%rd657];
add.s64 %rd659, %rd33, %rd1504;
ld.shared.u64 %rd660, [%rd659];
st.shared.u64 [%rd657], %rd660;
st.shared.u64 [%rd659], %rd658;
add.s64 %rd662, %rd34, %rd649;
ld.shared.u8 %rs111, [%rd662];
add.s64 %rd663, %rd34, %rd653;
ld.shared.u8 %rs112, [%rd663];
st.shared.u8 [%rd662], %rs112;
st.shared.u8 [%rd663], %rs111;

BB10_139:
bar.sync 0;
ld.shared.f64 %fd55, [%rd112];
ld.shared.f64 %fd56, [%rd114];
setp.leu.f64	%p113, %fd56, %fd55;
@%p113 bra BB10_141;

cvt.u64.u32	%rd669, %r29;
add.s64 %rd671, %rd34, %rd669;
ld.shared.u8 %rs113, [%rd671];
mov.u32 %r1348, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB10_142;

BB10_141:
add.s32 %r1281, %r29, 4;
cvt.u64.u32	%rd672, %r1281;
add.s64 %rd674, %rd34, %rd672;
ld.shared.u8 %rs114, [%rd674];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1348, 1, 0, %p115;

BB10_142:
bfe.u32 %r648, %r16, 6, 1;
setp.ne.s32	%p116, %r1348, %r648;
@%p116 bra BB10_144;

add.s32 %r1306, %r29, 4;
mul.wide.u32 %rd1530, %r1306, 8;
mul.wide.u32 %rd1502, %r29, 8;
add.s32 %r1283, %r29, 4;
cvt.u64.u32	%rd675, %r29;
st.shared.f64 [%rd114], %fd55;
cvt.u64.u32	%rd679, %r1283;
st.shared.f64 [%rd112], %fd56;
add.s64 %rd683, %rd33, %rd1502;
ld.shared.u64 %rd684, [%rd683];
add.s64 %rd685, %rd33, %rd1530;
ld.shared.u64 %rd686, [%rd685];
st.shared.u64 [%rd683], %rd686;
st.shared.u64 [%rd685], %rd684;
add.s64 %rd688, %rd34, %rd675;
ld.shared.u8 %rs115, [%rd688];
add.s64 %rd689, %rd34, %rd679;
ld.shared.u8 %rs116, [%rd689];
st.shared.u8 [%rd688], %rs116;
st.shared.u8 [%rd689], %rs115;

BB10_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd65];
ld.shared.f64 %fd58, [%rd67];
setp.leu.f64	%p117, %fd58, %fd57;
@%p117 bra BB10_146;

cvt.u64.u32	%rd695, %r23;
add.s64 %rd697, %rd34, %rd695;
ld.shared.u8 %rs117, [%rd697];
mov.u32 %r1349, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB10_147;

BB10_146:
add.s32 %r1302, %r23, 2;
cvt.u64.u32	%rd698, %r1302;
add.s64 %rd700, %rd34, %rd698;
ld.shared.u8 %rs118, [%rd700];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1349, 1, 0, %p119;

BB10_147:
bfe.u32 %r670, %r16, 6, 1;
setp.ne.s32	%p120, %r1349, %r670;
@%p120 bra BB10_149;

add.s32 %r1282, %r23, 2;
mul.wide.u32 %rd1501, %r1282, 8;
mul.wide.u32 %rd1500, %r23, 8;
cvt.u64.u32	%rd701, %r23;
st.shared.f64 [%rd67], %fd57;
cvt.u64.u32	%rd705, %r1282;
st.shared.f64 [%rd65], %fd58;
add.s64 %rd709, %rd33, %rd1500;
ld.shared.u64 %rd710, [%rd709];
add.s64 %rd711, %rd33, %rd1501;
ld.shared.u64 %rd712, [%rd711];
st.shared.u64 [%rd709], %rd712;
st.shared.u64 [%rd711], %rd710;
add.s64 %rd714, %rd34, %rd701;
ld.shared.u8 %rs119, [%rd714];
add.s64 %rd715, %rd34, %rd705;
ld.shared.u8 %rs120, [%rd715];
st.shared.u8 [%rd714], %rs120;
st.shared.u8 [%rd715], %rs119;

BB10_149:
bar.sync 0;
ld.shared.f64 %fd59, [%rd45+8];
ld.shared.f64 %fd60, [%rd45];
setp.leu.f64	%p121, %fd60, %fd59;
@%p121 bra BB10_151;

cvt.u64.u32	%rd719, %r18;
add.s64 %rd721, %rd34, %rd719;
ld.shared.u8 %rs121, [%rd721];
mov.u32 %r1350, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB10_152;

BB10_151:
cvt.u64.u32	%rd722, %r18;
add.s64 %rd724, %rd34, %rd722;
ld.shared.u8 %rs122, [%rd724+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1350, 1, 0, %p123;

BB10_152:
bfe.u32 %r684, %r16, 6, 1;
setp.ne.s32	%p124, %r1350, %r684;
@%p124 bra BB10_154;

mul.wide.u32 %rd1499, %r18, 8;
cvt.u64.u32	%rd725, %r18;
st.shared.f64 [%rd45], %fd59;
st.shared.f64 [%rd45+8], %fd60;
add.s64 %rd730, %rd33, %rd1499;
ld.shared.u64 %rd731, [%rd730];
ld.shared.u64 %rd732, [%rd730+8];
st.shared.u64 [%rd730], %rd732;
st.shared.u64 [%rd730+8], %rd731;
add.s64 %rd734, %rd34, %rd725;
ld.shared.u8 %rs123, [%rd734];
ld.shared.u8 %rs124, [%rd734+1];
st.shared.u8 [%rd734], %rs124;
st.shared.u8 [%rd734+1], %rs123;

BB10_154:
bar.sync 0;
mov.u64 %rd1498, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r687, %r16, 127;
sub.s32 %r89, %r18, %r687;
add.s32 %r689, %r89, 128;
mul.wide.u32 %rd735, %r689, 8;
add.s64 %rd737, %rd1498, %rd735;
mul.wide.u32 %rd738, %r89, 8;
add.s64 %rd739, %rd1498, %rd738;
ld.shared.f64 %fd61, [%rd737];
ld.shared.f64 %fd62, [%rd739];
setp.leu.f64	%p125, %fd62, %fd61;
@%p125 bra BB10_156;

cvt.u64.u32	%rd740, %r89;
add.s64 %rd742, %rd34, %rd740;
ld.shared.u8 %rs125, [%rd742];
mov.u32 %r1351, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB10_157;

BB10_156:
add.s32 %r1292, %r89, 128;
cvt.u64.u32	%rd743, %r1292;
add.s64 %rd745, %rd34, %rd743;
ld.shared.u8 %rs126, [%rd745];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1351, 1, 0, %p127;

BB10_157:
bfe.u32 %r701, %r16, 7, 1;
setp.ne.s32	%p128, %r1351, %r701;
@%p128 bra BB10_159;

add.s32 %r1291, %r89, 128;
mul.wide.u32 %rd1511, %r1291, 8;
mul.wide.u32 %rd1497, %r89, 8;
add.s64 %rd748, %rd33, %rd1497;
add.s64 %rd750, %rd33, %rd1511;
cvt.u64.u32	%rd751, %r89;
st.shared.f64 [%rd739], %fd61;
cvt.u64.u32	%rd755, %r1291;
st.shared.f64 [%rd737], %fd62;
ld.shared.u64 %rd758, [%rd748];
ld.shared.u64 %rd759, [%rd750];
st.shared.u64 [%rd748], %rd759;
st.shared.u64 [%rd750], %rd758;
add.s64 %rd761, %rd34, %rd751;
ld.shared.u8 %rs127, [%rd761];
add.s64 %rd762, %rd34, %rd755;
ld.shared.u8 %rs128, [%rd762];
st.shared.u8 [%rd761], %rs128;
st.shared.u8 [%rd762], %rs127;

BB10_159:
bar.sync 0;
ld.shared.f64 %fd63, [%rd560];
ld.shared.f64 %fd64, [%rd562];
setp.leu.f64	%p129, %fd64, %fd63;
@%p129 bra BB10_161;

cvt.u64.u32	%rd768, %r73;
add.s64 %rd770, %rd34, %rd768;
ld.shared.u8 %rs129, [%rd770];
mov.u32 %r1352, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB10_162;

BB10_161:
add.s32 %r1287, %r73, 64;
cvt.u64.u32	%rd771, %r1287;
add.s64 %rd773, %rd34, %rd771;
ld.shared.u8 %rs130, [%rd773];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1352, 1, 0, %p131;

BB10_162:
bfe.u32 %r724, %r16, 7, 1;
setp.ne.s32	%p132, %r1352, %r724;
@%p132 bra BB10_164;

add.s32 %r1290, %r73, 64;
mul.wide.u32 %rd1510, %r1290, 8;
mul.wide.u32 %rd1496, %r73, 8;
cvt.u64.u32	%rd774, %r73;
st.shared.f64 [%rd562], %fd63;
cvt.u64.u32	%rd778, %r1290;
st.shared.f64 [%rd560], %fd64;
add.s64 %rd782, %rd33, %rd1496;
ld.shared.u64 %rd783, [%rd782];
add.s64 %rd784, %rd33, %rd1510;
ld.shared.u64 %rd785, [%rd784];
st.shared.u64 [%rd782], %rd785;
st.shared.u64 [%rd784], %rd783;
add.s64 %rd787, %rd34, %rd774;
ld.shared.u8 %rs131, [%rd787];
add.s64 %rd788, %rd34, %rd778;
ld.shared.u8 %rs132, [%rd788];
st.shared.u8 [%rd787], %rs132;
st.shared.u8 [%rd788], %rs131;

BB10_164:
bar.sync 0;
ld.shared.f64 %fd65, [%rd409];
ld.shared.f64 %fd66, [%rd411];
setp.leu.f64	%p133, %fd66, %fd65;
@%p133 bra BB10_166;

cvt.u64.u32	%rd794, %r59;
add.s64 %rd796, %rd34, %rd794;
ld.shared.u8 %rs133, [%rd796];
mov.u32 %r1353, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB10_167;

BB10_166:
add.s32 %r1270, %r59, 32;
cvt.u64.u32	%rd797, %r1270;
add.s64 %rd799, %rd34, %rd797;
ld.shared.u8 %rs134, [%rd799];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1353, 1, 0, %p135;

BB10_167:
bfe.u32 %r746, %r16, 7, 1;
setp.ne.s32	%p136, %r1353, %r746;
@%p136 bra BB10_169;

add.s32 %r1278, %r59, 32;
mul.wide.u32 %rd1495, %r1278, 8;
mul.wide.u32 %rd1494, %r59, 8;
cvt.u64.u32	%rd800, %r59;
st.shared.f64 [%rd411], %fd65;
cvt.u64.u32	%rd804, %r1278;
st.shared.f64 [%rd409], %fd66;
add.s64 %rd808, %rd33, %rd1494;
ld.shared.u64 %rd809, [%rd808];
add.s64 %rd810, %rd33, %rd1495;
ld.shared.u64 %rd811, [%rd810];
st.shared.u64 [%rd808], %rd811;
st.shared.u64 [%rd810], %rd809;
add.s64 %rd813, %rd34, %rd800;
ld.shared.u8 %rs135, [%rd813];
add.s64 %rd814, %rd34, %rd804;
ld.shared.u8 %rs136, [%rd814];
st.shared.u8 [%rd813], %rs136;
st.shared.u8 [%rd814], %rs135;

BB10_169:
bar.sync 0;
ld.shared.f64 %fd67, [%rd284];
ld.shared.f64 %fd68, [%rd286];
setp.leu.f64	%p137, %fd68, %fd67;
@%p137 bra BB10_171;

cvt.u64.u32	%rd820, %r47;
add.s64 %rd822, %rd34, %rd820;
ld.shared.u8 %rs137, [%rd822];
mov.u32 %r1354, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB10_172;

BB10_171:
add.s32 %r1271, %r47, 16;
cvt.u64.u32	%rd823, %r1271;
add.s64 %rd825, %rd34, %rd823;
ld.shared.u8 %rs138, [%rd825];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1354, 1, 0, %p139;

BB10_172:
bfe.u32 %r768, %r16, 7, 1;
setp.ne.s32	%p140, %r1354, %r768;
@%p140 bra BB10_174;

add.s32 %r1277, %r47, 16;
mul.wide.u32 %rd1493, %r1277, 8;
mul.wide.u32 %rd1492, %r47, 8;
cvt.u64.u32	%rd826, %r47;
st.shared.f64 [%rd286], %fd67;
cvt.u64.u32	%rd830, %r1277;
st.shared.f64 [%rd284], %fd68;
add.s64 %rd834, %rd33, %rd1492;
ld.shared.u64 %rd835, [%rd834];
add.s64 %rd836, %rd33, %rd1493;
ld.shared.u64 %rd837, [%rd836];
st.shared.u64 [%rd834], %rd837;
st.shared.u64 [%rd836], %rd835;
add.s64 %rd839, %rd34, %rd826;
ld.shared.u8 %rs139, [%rd839];
add.s64 %rd840, %rd34, %rd830;
ld.shared.u8 %rs140, [%rd840];
st.shared.u8 [%rd839], %rs140;
st.shared.u8 [%rd840], %rs139;

BB10_174:
bar.sync 0;
ld.shared.f64 %fd69, [%rd185];
ld.shared.f64 %fd70, [%rd187];
setp.leu.f64	%p141, %fd70, %fd69;
@%p141 bra BB10_176;

cvt.u64.u32	%rd846, %r37;
add.s64 %rd848, %rd34, %rd846;
ld.shared.u8 %rs141, [%rd848];
mov.u32 %r1355, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB10_177;

BB10_176:
add.s32 %r1272, %r37, 8;
cvt.u64.u32	%rd849, %r1272;
add.s64 %rd851, %rd34, %rd849;
ld.shared.u8 %rs142, [%rd851];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1355, 1, 0, %p143;

BB10_177:
bfe.u32 %r790, %r16, 7, 1;
setp.ne.s32	%p144, %r1355, %r790;
@%p144 bra BB10_179;

add.s32 %r1276, %r37, 8;
mul.wide.u32 %rd1491, %r1276, 8;
mul.wide.u32 %rd1490, %r37, 8;
cvt.u64.u32	%rd852, %r37;
st.shared.f64 [%rd187], %fd69;
cvt.u64.u32	%rd856, %r1276;
st.shared.f64 [%rd185], %fd70;
add.s64 %rd860, %rd33, %rd1490;
ld.shared.u64 %rd861, [%rd860];
add.s64 %rd862, %rd33, %rd1491;
ld.shared.u64 %rd863, [%rd862];
st.shared.u64 [%rd860], %rd863;
st.shared.u64 [%rd862], %rd861;
add.s64 %rd865, %rd34, %rd852;
ld.shared.u8 %rs143, [%rd865];
add.s64 %rd866, %rd34, %rd856;
ld.shared.u8 %rs144, [%rd866];
st.shared.u8 [%rd865], %rs144;
st.shared.u8 [%rd866], %rs143;

BB10_179:
bar.sync 0;
ld.shared.f64 %fd71, [%rd112];
ld.shared.f64 %fd72, [%rd114];
setp.leu.f64	%p145, %fd72, %fd71;
@%p145 bra BB10_181;

cvt.u64.u32	%rd872, %r29;
add.s64 %rd874, %rd34, %rd872;
ld.shared.u8 %rs145, [%rd874];
mov.u32 %r1356, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB10_182;

BB10_181:
add.s32 %r1273, %r29, 4;
cvt.u64.u32	%rd875, %r1273;
add.s64 %rd877, %rd34, %rd875;
ld.shared.u8 %rs146, [%rd877];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1356, 1, 0, %p147;

BB10_182:
bfe.u32 %r812, %r16, 7, 1;
setp.ne.s32	%p148, %r1356, %r812;
@%p148 bra BB10_184;

add.s32 %r1289, %r29, 4;
mul.wide.u32 %rd1509, %r1289, 8;
mul.wide.u32 %rd1489, %r29, 8;
add.s32 %r1275, %r29, 4;
cvt.u64.u32	%rd878, %r29;
st.shared.f64 [%rd114], %fd71;
cvt.u64.u32	%rd882, %r1275;
st.shared.f64 [%rd112], %fd72;
add.s64 %rd886, %rd33, %rd1489;
ld.shared.u64 %rd887, [%rd886];
add.s64 %rd888, %rd33, %rd1509;
ld.shared.u64 %rd889, [%rd888];
st.shared.u64 [%rd886], %rd889;
st.shared.u64 [%rd888], %rd887;
add.s64 %rd891, %rd34, %rd878;
ld.shared.u8 %rs147, [%rd891];
add.s64 %rd892, %rd34, %rd882;
ld.shared.u8 %rs148, [%rd892];
st.shared.u8 [%rd891], %rs148;
st.shared.u8 [%rd892], %rs147;

BB10_184:
bar.sync 0;
ld.shared.f64 %fd73, [%rd65];
ld.shared.f64 %fd74, [%rd67];
setp.leu.f64	%p149, %fd74, %fd73;
@%p149 bra BB10_186;

cvt.u64.u32	%rd898, %r23;
add.s64 %rd900, %rd34, %rd898;
ld.shared.u8 %rs149, [%rd900];
mov.u32 %r1357, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB10_187;

BB10_186:
add.s32 %r1288, %r23, 2;
cvt.u64.u32	%rd901, %r1288;
add.s64 %rd903, %rd34, %rd901;
ld.shared.u8 %rs150, [%rd903];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1357, 1, 0, %p151;

BB10_187:
bfe.u32 %r834, %r16, 7, 1;
setp.ne.s32	%p152, %r1357, %r834;
@%p152 bra BB10_189;

add.s32 %r1274, %r23, 2;
mul.wide.u32 %rd1488, %r1274, 8;
mul.wide.u32 %rd1487, %r23, 8;
cvt.u64.u32	%rd904, %r23;
st.shared.f64 [%rd67], %fd73;
cvt.u64.u32	%rd908, %r1274;
st.shared.f64 [%rd65], %fd74;
add.s64 %rd912, %rd33, %rd1487;
ld.shared.u64 %rd913, [%rd912];
add.s64 %rd914, %rd33, %rd1488;
ld.shared.u64 %rd915, [%rd914];
st.shared.u64 [%rd912], %rd915;
st.shared.u64 [%rd914], %rd913;
add.s64 %rd917, %rd34, %rd904;
ld.shared.u8 %rs151, [%rd917];
add.s64 %rd918, %rd34, %rd908;
ld.shared.u8 %rs152, [%rd918];
st.shared.u8 [%rd917], %rs152;
st.shared.u8 [%rd918], %rs151;

BB10_189:
bar.sync 0;
ld.shared.f64 %fd75, [%rd45+8];
ld.shared.f64 %fd76, [%rd45];
setp.leu.f64	%p153, %fd76, %fd75;
@%p153 bra BB10_191;

cvt.u64.u32	%rd922, %r18;
add.s64 %rd924, %rd34, %rd922;
ld.shared.u8 %rs153, [%rd924];
mov.u32 %r1358, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB10_192;

BB10_191:
cvt.u64.u32	%rd925, %r18;
add.s64 %rd927, %rd34, %rd925;
ld.shared.u8 %rs154, [%rd927+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1358, 1, 0, %p155;

BB10_192:
bfe.u32 %r848, %r16, 7, 1;
setp.ne.s32	%p156, %r1358, %r848;
@%p156 bra BB10_194;

mul.wide.u32 %rd1486, %r18, 8;
cvt.u64.u32	%rd928, %r18;
st.shared.f64 [%rd45], %fd75;
st.shared.f64 [%rd45+8], %fd76;
add.s64 %rd933, %rd33, %rd1486;
ld.shared.u64 %rd934, [%rd933];
ld.shared.u64 %rd935, [%rd933+8];
st.shared.u64 [%rd933], %rd935;
st.shared.u64 [%rd933+8], %rd934;
add.s64 %rd937, %rd34, %rd928;
ld.shared.u8 %rs155, [%rd937];
ld.shared.u8 %rs156, [%rd937+1];
st.shared.u8 [%rd937], %rs156;
st.shared.u8 [%rd937+1], %rs155;

BB10_194:
bar.sync 0;
mov.u64 %rd1485, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r851, %r16, 255;
sub.s32 %r107, %r18, %r851;
add.s32 %r853, %r107, 256;
mul.wide.u32 %rd938, %r853, 8;
add.s64 %rd940, %rd1485, %rd938;
mul.wide.u32 %rd941, %r107, 8;
add.s64 %rd942, %rd1485, %rd941;
ld.shared.f64 %fd77, [%rd940];
ld.shared.f64 %fd78, [%rd942];
setp.leu.f64	%p157, %fd78, %fd77;
@%p157 bra BB10_196;

cvt.u64.u32	%rd943, %r107;
add.s64 %rd945, %rd34, %rd943;
ld.shared.u8 %rs157, [%rd945];
mov.u32 %r1359, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB10_197;

BB10_196:
add.s32 %r1307, %r107, 256;
cvt.u64.u32	%rd946, %r1307;
add.s64 %rd948, %rd34, %rd946;
ld.shared.u8 %rs158, [%rd948];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1359, 1, 0, %p159;

BB10_197:
mov.u32 %r1317, %tid.x;
bfe.u32 %r865, %r1317, 8, 1;
setp.ne.s32	%p160, %r1359, %r865;
@%p160 bra BB10_199;

mul.wide.u32 %rd1546, %r107, 8;
mov.u64 %rd1545, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1544, %rd1545, %rd1546;
add.s32 %r1308, %r107, 256;
mul.wide.u32 %rd1531, %r1308, 8;
mul.wide.u32 %rd1476, %r107, 8;
add.s64 %rd951, %rd33, %rd1476;
add.s64 %rd953, %rd33, %rd1531;
cvt.u64.u32	%rd954, %r107;
st.shared.f64 [%rd1544], %fd77;
cvt.u64.u32	%rd958, %r1308;
st.shared.f64 [%rd940], %fd78;
ld.shared.u64 %rd961, [%rd951];
ld.shared.u64 %rd962, [%rd953];
st.shared.u64 [%rd951], %rd962;
st.shared.u64 [%rd953], %rd961;
add.s64 %rd964, %rd34, %rd954;
ld.shared.u8 %rs159, [%rd964];
add.s64 %rd965, %rd34, %rd958;
ld.shared.u8 %rs160, [%rd965];
st.shared.u8 [%rd964], %rs160;
st.shared.u8 [%rd965], %rs159;

BB10_199:
bar.sync 0;
ld.shared.f64 %fd79, [%rd737];
ld.shared.f64 %fd80, [%rd739];
setp.leu.f64	%p161, %fd80, %fd79;
@%p161 bra BB10_201;

cvt.u64.u32	%rd971, %r89;
add.s64 %rd973, %rd34, %rd971;
ld.shared.u8 %rs161, [%rd973];
mov.u32 %r1360, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB10_202;

BB10_201:
add.s32 %r1262, %r89, 128;
cvt.u64.u32	%rd974, %r1262;
add.s64 %rd976, %rd34, %rd974;
ld.shared.u8 %rs162, [%rd976];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1360, 1, 0, %p163;

BB10_202:
mov.u32 %r1318, %tid.x;
bfe.u32 %r888, %r1318, 8, 1;
setp.ne.s32	%p164, %r1360, %r888;
@%p164 bra BB10_204;

add.s32 %r1264, %r89, 128;
mul.wide.u32 %rd1480, %r1264, 8;
mul.wide.u32 %rd1475, %r89, 8;
cvt.u64.u32	%rd977, %r89;
st.shared.f64 [%rd739], %fd79;
cvt.u64.u32	%rd981, %r1264;
st.shared.f64 [%rd737], %fd80;
add.s64 %rd985, %rd33, %rd1475;
ld.shared.u64 %rd986, [%rd985];
add.s64 %rd987, %rd33, %rd1480;
ld.shared.u64 %rd988, [%rd987];
st.shared.u64 [%rd985], %rd988;
st.shared.u64 [%rd987], %rd986;
add.s64 %rd990, %rd34, %rd977;
ld.shared.u8 %rs163, [%rd990];
add.s64 %rd991, %rd34, %rd981;
ld.shared.u8 %rs164, [%rd991];
st.shared.u8 [%rd990], %rs164;
st.shared.u8 [%rd991], %rs163;

BB10_204:
bar.sync 0;
ld.shared.f64 %fd81, [%rd560];
ld.shared.f64 %fd82, [%rd562];
setp.leu.f64	%p165, %fd82, %fd81;
@%p165 bra BB10_206;

cvt.u64.u32	%rd997, %r73;
add.s64 %rd999, %rd34, %rd997;
ld.shared.u8 %rs165, [%rd999];
mov.u32 %r1361, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB10_207;

BB10_206:
add.s32 %r1250, %r73, 64;
cvt.u64.u32	%rd1000, %r1250;
add.s64 %rd1002, %rd34, %rd1000;
ld.shared.u8 %rs166, [%rd1002];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1361, 1, 0, %p167;

BB10_207:
mov.u32 %r1314, %tid.x;
bfe.u32 %r910, %r1314, 8, 1;
setp.ne.s32	%p168, %r1361, %r910;
@%p168 bra BB10_209;

add.s32 %r1261, %r73, 64;
mul.wide.u32 %rd1474, %r1261, 8;
mul.wide.u32 %rd1473, %r73, 8;
cvt.u64.u32	%rd1003, %r73;
st.shared.f64 [%rd562], %fd81;
cvt.u64.u32	%rd1007, %r1261;
st.shared.f64 [%rd560], %fd82;
add.s64 %rd1011, %rd33, %rd1473;
ld.shared.u64 %rd1012, [%rd1011];
add.s64 %rd1013, %rd33, %rd1474;
ld.shared.u64 %rd1014, [%rd1013];
st.shared.u64 [%rd1011], %rd1014;
st.shared.u64 [%rd1013], %rd1012;
add.s64 %rd1016, %rd34, %rd1003;
ld.shared.u8 %rs167, [%rd1016];
add.s64 %rd1017, %rd34, %rd1007;
ld.shared.u8 %rs168, [%rd1017];
st.shared.u8 [%rd1016], %rs168;
st.shared.u8 [%rd1017], %rs167;

BB10_209:
bar.sync 0;
ld.shared.f64 %fd83, [%rd409];
ld.shared.f64 %fd84, [%rd411];
setp.leu.f64	%p169, %fd84, %fd83;
@%p169 bra BB10_211;

cvt.u64.u32	%rd1023, %r59;
add.s64 %rd1025, %rd34, %rd1023;
ld.shared.u8 %rs169, [%rd1025];
mov.u32 %r1362, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB10_212;

BB10_211:
add.s32 %r1251, %r59, 32;
cvt.u64.u32	%rd1026, %r1251;
add.s64 %rd1028, %rd34, %rd1026;
ld.shared.u8 %rs170, [%rd1028];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1362, 1, 0, %p171;

BB10_212:
mov.u32 %r1315, %tid.x;
bfe.u32 %r932, %r1315, 8, 1;
setp.ne.s32	%p172, %r1362, %r932;
@%p172 bra BB10_214;

add.s32 %r1260, %r59, 32;
mul.wide.u32 %rd1472, %r1260, 8;
mul.wide.u32 %rd1471, %r59, 8;
cvt.u64.u32	%rd1029, %r59;
st.shared.f64 [%rd411], %fd83;
cvt.u64.u32	%rd1033, %r1260;
st.shared.f64 [%rd409], %fd84;
add.s64 %rd1037, %rd33, %rd1471;
ld.shared.u64 %rd1038, [%rd1037];
add.s64 %rd1039, %rd33, %rd1472;
ld.shared.u64 %rd1040, [%rd1039];
st.shared.u64 [%rd1037], %rd1040;
st.shared.u64 [%rd1039], %rd1038;
add.s64 %rd1042, %rd34, %rd1029;
ld.shared.u8 %rs171, [%rd1042];
add.s64 %rd1043, %rd34, %rd1033;
ld.shared.u8 %rs172, [%rd1043];
st.shared.u8 [%rd1042], %rs172;
st.shared.u8 [%rd1043], %rs171;

BB10_214:
bar.sync 0;
ld.shared.f64 %fd85, [%rd284];
ld.shared.f64 %fd86, [%rd286];
setp.leu.f64	%p173, %fd86, %fd85;
@%p173 bra BB10_216;

cvt.u64.u32	%rd1049, %r47;
add.s64 %rd1051, %rd34, %rd1049;
ld.shared.u8 %rs173, [%rd1051];
mov.u32 %r1363, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB10_217;

BB10_216:
add.s32 %r1252, %r47, 16;
cvt.u64.u32	%rd1052, %r1252;
add.s64 %rd1054, %rd34, %rd1052;
ld.shared.u8 %rs174, [%rd1054];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1363, 1, 0, %p175;

BB10_217:
mov.u32 %r1316, %tid.x;
bfe.u32 %r954, %r1316, 8, 1;
setp.ne.s32	%p176, %r1363, %r954;
@%p176 bra BB10_219;

add.s32 %r1259, %r47, 16;
mul.wide.u32 %rd1470, %r1259, 8;
mul.wide.u32 %rd1469, %r47, 8;
cvt.u64.u32	%rd1055, %r47;
st.shared.f64 [%rd286], %fd85;
cvt.u64.u32	%rd1059, %r1259;
st.shared.f64 [%rd284], %fd86;
add.s64 %rd1063, %rd33, %rd1469;
ld.shared.u64 %rd1064, [%rd1063];
add.s64 %rd1065, %rd33, %rd1470;
ld.shared.u64 %rd1066, [%rd1065];
st.shared.u64 [%rd1063], %rd1066;
st.shared.u64 [%rd1065], %rd1064;
add.s64 %rd1068, %rd34, %rd1055;
ld.shared.u8 %rs175, [%rd1068];
add.s64 %rd1069, %rd34, %rd1059;
ld.shared.u8 %rs176, [%rd1069];
st.shared.u8 [%rd1068], %rs176;
st.shared.u8 [%rd1069], %rs175;

BB10_219:
bar.sync 0;
ld.shared.f64 %fd87, [%rd185];
ld.shared.f64 %fd88, [%rd187];
setp.leu.f64	%p177, %fd88, %fd87;
@%p177 bra BB10_221;

cvt.u64.u32	%rd1075, %r37;
add.s64 %rd1077, %rd34, %rd1075;
ld.shared.u8 %rs177, [%rd1077];
mov.u32 %r1364, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB10_222;

BB10_221:
add.s32 %r1253, %r37, 8;
cvt.u64.u32	%rd1078, %r1253;
add.s64 %rd1080, %rd34, %rd1078;
ld.shared.u8 %rs178, [%rd1080];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1364, 1, 0, %p179;

BB10_222:
mov.u32 %r1311, %tid.x;
bfe.u32 %r976, %r1311, 8, 1;
setp.ne.s32	%p180, %r1364, %r976;
@%p180 bra BB10_224;

add.s32 %r1258, %r37, 8;
mul.wide.u32 %rd1468, %r1258, 8;
mul.wide.u32 %rd1467, %r37, 8;
cvt.u64.u32	%rd1081, %r37;
st.shared.f64 [%rd187], %fd87;
cvt.u64.u32	%rd1085, %r1258;
st.shared.f64 [%rd185], %fd88;
add.s64 %rd1089, %rd33, %rd1467;
ld.shared.u64 %rd1090, [%rd1089];
add.s64 %rd1091, %rd33, %rd1468;
ld.shared.u64 %rd1092, [%rd1091];
st.shared.u64 [%rd1089], %rd1092;
st.shared.u64 [%rd1091], %rd1090;
add.s64 %rd1094, %rd34, %rd1081;
ld.shared.u8 %rs179, [%rd1094];
add.s64 %rd1095, %rd34, %rd1085;
ld.shared.u8 %rs180, [%rd1095];
st.shared.u8 [%rd1094], %rs180;
st.shared.u8 [%rd1095], %rs179;

BB10_224:
bar.sync 0;
ld.shared.f64 %fd89, [%rd112];
ld.shared.f64 %fd90, [%rd114];
setp.leu.f64	%p181, %fd90, %fd89;
@%p181 bra BB10_226;

cvt.u64.u32	%rd1101, %r29;
add.s64 %rd1103, %rd34, %rd1101;
ld.shared.u8 %rs181, [%rd1103];
mov.u32 %r1365, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB10_227;

BB10_226:
add.s32 %r1254, %r29, 4;
cvt.u64.u32	%rd1104, %r1254;
add.s64 %rd1106, %rd34, %rd1104;
ld.shared.u8 %rs182, [%rd1106];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1365, 1, 0, %p183;

BB10_227:
mov.u32 %r1312, %tid.x;
bfe.u32 %r998, %r1312, 8, 1;
setp.ne.s32	%p184, %r1365, %r998;
@%p184 bra BB10_229;

add.s32 %r1263, %r29, 4;
mul.wide.u32 %rd1479, %r1263, 8;
mul.wide.u32 %rd1466, %r29, 8;
add.s32 %r1257, %r29, 4;
cvt.u64.u32	%rd1107, %r29;
st.shared.f64 [%rd114], %fd89;
cvt.u64.u32	%rd1111, %r1257;
st.shared.f64 [%rd112], %fd90;
add.s64 %rd1115, %rd33, %rd1466;
ld.shared.u64 %rd1116, [%rd1115];
add.s64 %rd1117, %rd33, %rd1479;
ld.shared.u64 %rd1118, [%rd1117];
st.shared.u64 [%rd1115], %rd1118;
st.shared.u64 [%rd1117], %rd1116;
add.s64 %rd1120, %rd34, %rd1107;
ld.shared.u8 %rs183, [%rd1120];
add.s64 %rd1121, %rd34, %rd1111;
ld.shared.u8 %rs184, [%rd1121];
st.shared.u8 [%rd1120], %rs184;
st.shared.u8 [%rd1121], %rs183;

BB10_229:
bar.sync 0;
ld.shared.f64 %fd91, [%rd65];
ld.shared.f64 %fd92, [%rd67];
setp.leu.f64	%p185, %fd92, %fd91;
@%p185 bra BB10_231;

cvt.u64.u32	%rd1127, %r23;
add.s64 %rd1129, %rd34, %rd1127;
ld.shared.u8 %rs185, [%rd1129];
mov.u32 %r1366, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB10_232;

BB10_231:
add.s32 %r1255, %r23, 2;
cvt.u64.u32	%rd1130, %r1255;
add.s64 %rd1132, %rd34, %rd1130;
ld.shared.u8 %rs186, [%rd1132];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1366, 1, 0, %p187;

BB10_232:
mov.u32 %r1313, %tid.x;
bfe.u32 %r1020, %r1313, 8, 1;
setp.ne.s32	%p188, %r1366, %r1020;
@%p188 bra BB10_234;

add.s32 %r1256, %r23, 2;
mul.wide.u32 %rd1465, %r1256, 8;
mul.wide.u32 %rd1464, %r23, 8;
cvt.u64.u32	%rd1133, %r23;
st.shared.f64 [%rd67], %fd91;
cvt.u64.u32	%rd1137, %r1256;
st.shared.f64 [%rd65], %fd92;
add.s64 %rd1141, %rd33, %rd1464;
ld.shared.u64 %rd1142, [%rd1141];
add.s64 %rd1143, %rd33, %rd1465;
ld.shared.u64 %rd1144, [%rd1143];
st.shared.u64 [%rd1141], %rd1144;
st.shared.u64 [%rd1143], %rd1142;
add.s64 %rd1146, %rd34, %rd1133;
ld.shared.u8 %rs187, [%rd1146];
add.s64 %rd1147, %rd34, %rd1137;
ld.shared.u8 %rs188, [%rd1147];
st.shared.u8 [%rd1146], %rs188;
st.shared.u8 [%rd1147], %rs187;

BB10_234:
bar.sync 0;
ld.shared.f64 %fd93, [%rd45+8];
ld.shared.f64 %fd94, [%rd45];
setp.leu.f64	%p189, %fd94, %fd93;
@%p189 bra BB10_236;

cvt.u64.u32	%rd1151, %r18;
add.s64 %rd1153, %rd34, %rd1151;
ld.shared.u8 %rs189, [%rd1153];
mov.u32 %r1367, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB10_237;

BB10_236:
cvt.u64.u32	%rd1154, %r18;
add.s64 %rd1156, %rd34, %rd1154;
ld.shared.u8 %rs190, [%rd1156+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1367, 1, 0, %p191;

BB10_237:
mov.u32 %r1265, %tid.x;
bfe.u32 %r1034, %r1265, 8, 1;
setp.ne.s32	%p192, %r1367, %r1034;
@%p192 bra BB10_239;

mul.wide.u32 %rd1478, %r18, 8;
cvt.u64.u32	%rd1157, %r18;
st.shared.f64 [%rd45], %fd93;
st.shared.f64 [%rd45+8], %fd94;
add.s64 %rd1162, %rd33, %rd1478;
ld.shared.u64 %rd1163, [%rd1162];
ld.shared.u64 %rd1164, [%rd1162+8];
st.shared.u64 [%rd1162], %rd1164;
st.shared.u64 [%rd1162+8], %rd1163;
add.s64 %rd1166, %rd34, %rd1157;
ld.shared.u8 %rs191, [%rd1166];
ld.shared.u8 %rs192, [%rd1166+1];
st.shared.u8 [%rd1166], %rs192;
st.shared.u8 [%rd1166+1], %rs191;

BB10_239:
bar.sync 0;
mov.u32 %r1266, %tid.x;
mov.u64 %rd1463, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1037, %r1266, 511;
sub.s32 %r1038, %r18, %r1037;
add.s32 %r1039, %r1038, 512;
mul.wide.u32 %rd1167, %r1039, 8;
add.s64 %rd1169, %rd1463, %rd1167;
mul.wide.u32 %rd1170, %r1038, 8;
add.s64 %rd1171, %rd1463, %rd1170;
ld.shared.f64 %fd95, [%rd1169];
ld.shared.f64 %fd96, [%rd1171];
setp.leu.f64	%p193, %fd96, %fd95;
@%p193 bra BB10_241;

cvt.u64.u32	%rd1172, %r1038;
add.s64 %rd1174, %rd34, %rd1172;
ld.shared.u8 %rs193, [%rd1174];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB10_243;

BB10_241:
add.s32 %r1268, %r1038, 512;
cvt.u64.u32	%rd1175, %r1268;
add.s64 %rd1177, %rd34, %rd1175;
ld.shared.u8 %rs1, [%rd1177];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB10_243;

mul.wide.u32 %rd1537, %r1039, 8;
mov.u64 %rd1536, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1535, %rd1536, %rd1537;
mul.wide.u32 %rd1484, %r1038, 8;
mov.u64 %rd1483, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1482, %rd1483, %rd1484;
add.s32 %r1269, %r1038, 512;
mul.wide.u32 %rd1447, %r1269, 8;
mul.wide.u32 %rd1446, %r1038, 8;
cvt.u64.u32	%rd1178, %r1038;
st.shared.f64 [%rd1482], %fd95;
st.shared.f64 [%rd1535], %fd96;
add.s64 %rd1186, %rd33, %rd1446;
ld.shared.u64 %rd1187, [%rd1186];
add.s64 %rd1188, %rd33, %rd1447;
ld.shared.u64 %rd1189, [%rd1188];
st.shared.u64 [%rd1186], %rd1189;
st.shared.u64 [%rd1188], %rd1187;
add.s64 %rd1191, %rd34, %rd1178;
ld.shared.u8 %rs194, [%rd1191];
st.shared.u8 [%rd1191], %rs1;
st.shared.u8 [%rd1177], %rs194;

BB10_243:
bar.sync 0;
mul.wide.u32 %rd1543, %r107, 8;
mov.u64 %rd1542, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1541, %rd1542, %rd1543;
ld.shared.f64 %fd97, [%rd940];
ld.shared.f64 %fd98, [%rd1541];
setp.leu.f64	%p196, %fd98, %fd97;
@%p196 bra BB10_245;

cvt.u64.u32	%rd1198, %r107;
add.s64 %rd1200, %rd34, %rd1198;
ld.shared.u8 %rs195, [%rd1200];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB10_247;

BB10_245:
add.s32 %r1224, %r107, 256;
cvt.u64.u32	%rd1201, %r1224;
add.s64 %rd1203, %rd34, %rd1201;
ld.shared.u8 %rs2, [%rd1203];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB10_247;

mul.wide.u32 %rd1540, %r107, 8;
mov.u64 %rd1539, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1538, %rd1539, %rd1540;
mul.wide.u32 %rd1481, %r853, 8;
mul.wide.u32 %rd1448, %r107, 8;
cvt.u64.u32	%rd1204, %r107;
st.shared.f64 [%rd1538], %fd97;
st.shared.f64 [%rd940], %fd98;
add.s64 %rd1212, %rd33, %rd1448;
ld.shared.u64 %rd1213, [%rd1212];
add.s64 %rd1214, %rd33, %rd1481;
ld.shared.u64 %rd1215, [%rd1214];
st.shared.u64 [%rd1212], %rd1215;
st.shared.u64 [%rd1214], %rd1213;
add.s64 %rd1217, %rd34, %rd1204;
ld.shared.u8 %rs196, [%rd1217];
st.shared.u8 [%rd1217], %rs2;
st.shared.u8 [%rd1203], %rs196;

BB10_247:
bar.sync 0;
ld.shared.f64 %fd99, [%rd737];
ld.shared.f64 %fd100, [%rd739];
setp.leu.f64	%p199, %fd100, %fd99;
@%p199 bra BB10_249;

cvt.u64.u32	%rd1224, %r89;
add.s64 %rd1226, %rd34, %rd1224;
ld.shared.u8 %rs197, [%rd1226];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB10_251;

BB10_249:
add.s32 %r1225, %r89, 128;
cvt.u64.u32	%rd1227, %r1225;
add.s64 %rd1229, %rd34, %rd1227;
ld.shared.u8 %rs3, [%rd1229];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB10_251;

add.s32 %r1226, %r89, 128;
mul.wide.u32 %rd1450, %r1226, 8;
mul.wide.u32 %rd1449, %r89, 8;
cvt.u64.u32	%rd1230, %r89;
st.shared.f64 [%rd739], %fd99;
st.shared.f64 [%rd737], %fd100;
add.s64 %rd1238, %rd33, %rd1449;
ld.shared.u64 %rd1239, [%rd1238];
add.s64 %rd1240, %rd33, %rd1450;
ld.shared.u64 %rd1241, [%rd1240];
st.shared.u64 [%rd1238], %rd1241;
st.shared.u64 [%rd1240], %rd1239;
add.s64 %rd1243, %rd34, %rd1230;
ld.shared.u8 %rs198, [%rd1243];
st.shared.u8 [%rd1243], %rs3;
st.shared.u8 [%rd1229], %rs198;

BB10_251:
bar.sync 0;
ld.shared.f64 %fd101, [%rd560];
ld.shared.f64 %fd102, [%rd562];
setp.leu.f64	%p202, %fd102, %fd101;
@%p202 bra BB10_253;

cvt.u64.u32	%rd1250, %r73;
add.s64 %rd1252, %rd34, %rd1250;
ld.shared.u8 %rs199, [%rd1252];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB10_255;

BB10_253:
add.s32 %r1227, %r73, 64;
cvt.u64.u32	%rd1253, %r1227;
add.s64 %rd1255, %rd34, %rd1253;
ld.shared.u8 %rs4, [%rd1255];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB10_255;

add.s32 %r1228, %r73, 64;
mul.wide.u32 %rd1452, %r1228, 8;
mul.wide.u32 %rd1451, %r73, 8;
cvt.u64.u32	%rd1256, %r73;
st.shared.f64 [%rd562], %fd101;
st.shared.f64 [%rd560], %fd102;
add.s64 %rd1264, %rd33, %rd1451;
ld.shared.u64 %rd1265, [%rd1264];
add.s64 %rd1266, %rd33, %rd1452;
ld.shared.u64 %rd1267, [%rd1266];
st.shared.u64 [%rd1264], %rd1267;
st.shared.u64 [%rd1266], %rd1265;
add.s64 %rd1269, %rd34, %rd1256;
ld.shared.u8 %rs200, [%rd1269];
st.shared.u8 [%rd1269], %rs4;
st.shared.u8 [%rd1255], %rs200;

BB10_255:
bar.sync 0;
ld.shared.f64 %fd103, [%rd409];
ld.shared.f64 %fd104, [%rd411];
setp.leu.f64	%p205, %fd104, %fd103;
@%p205 bra BB10_257;

cvt.u64.u32	%rd1276, %r59;
add.s64 %rd1278, %rd34, %rd1276;
ld.shared.u8 %rs201, [%rd1278];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB10_259;

BB10_257:
add.s32 %r1229, %r59, 32;
cvt.u64.u32	%rd1279, %r1229;
add.s64 %rd1281, %rd34, %rd1279;
ld.shared.u8 %rs5, [%rd1281];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB10_259;

add.s32 %r1230, %r59, 32;
mul.wide.u32 %rd1454, %r1230, 8;
mul.wide.u32 %rd1453, %r59, 8;
cvt.u64.u32	%rd1282, %r59;
st.shared.f64 [%rd411], %fd103;
st.shared.f64 [%rd409], %fd104;
add.s64 %rd1290, %rd33, %rd1453;
ld.shared.u64 %rd1291, [%rd1290];
add.s64 %rd1292, %rd33, %rd1454;
ld.shared.u64 %rd1293, [%rd1292];
st.shared.u64 [%rd1290], %rd1293;
st.shared.u64 [%rd1292], %rd1291;
add.s64 %rd1295, %rd34, %rd1282;
ld.shared.u8 %rs202, [%rd1295];
st.shared.u8 [%rd1295], %rs5;
st.shared.u8 [%rd1281], %rs202;

BB10_259:
bar.sync 0;
ld.shared.f64 %fd105, [%rd284];
ld.shared.f64 %fd106, [%rd286];
setp.leu.f64	%p208, %fd106, %fd105;
@%p208 bra BB10_261;

cvt.u64.u32	%rd1302, %r47;
add.s64 %rd1304, %rd34, %rd1302;
ld.shared.u8 %rs203, [%rd1304];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB10_263;

BB10_261:
add.s32 %r1231, %r47, 16;
cvt.u64.u32	%rd1305, %r1231;
add.s64 %rd1307, %rd34, %rd1305;
ld.shared.u8 %rs6, [%rd1307];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB10_263;

add.s32 %r1232, %r47, 16;
mul.wide.u32 %rd1456, %r1232, 8;
mul.wide.u32 %rd1455, %r47, 8;
cvt.u64.u32	%rd1308, %r47;
st.shared.f64 [%rd286], %fd105;
st.shared.f64 [%rd284], %fd106;
add.s64 %rd1316, %rd33, %rd1455;
ld.shared.u64 %rd1317, [%rd1316];
add.s64 %rd1318, %rd33, %rd1456;
ld.shared.u64 %rd1319, [%rd1318];
st.shared.u64 [%rd1316], %rd1319;
st.shared.u64 [%rd1318], %rd1317;
add.s64 %rd1321, %rd34, %rd1308;
ld.shared.u8 %rs204, [%rd1321];
st.shared.u8 [%rd1321], %rs6;
st.shared.u8 [%rd1307], %rs204;

BB10_263:
bar.sync 0;
ld.shared.f64 %fd107, [%rd185];
ld.shared.f64 %fd108, [%rd187];
setp.leu.f64	%p211, %fd108, %fd107;
@%p211 bra BB10_265;

cvt.u64.u32	%rd1328, %r37;
add.s64 %rd1330, %rd34, %rd1328;
ld.shared.u8 %rs205, [%rd1330];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB10_267;

BB10_265:
add.s32 %r1233, %r37, 8;
cvt.u64.u32	%rd1331, %r1233;
add.s64 %rd1333, %rd34, %rd1331;
ld.shared.u8 %rs7, [%rd1333];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB10_267;

add.s32 %r1234, %r37, 8;
mul.wide.u32 %rd1458, %r1234, 8;
mul.wide.u32 %rd1457, %r37, 8;
cvt.u64.u32	%rd1334, %r37;
st.shared.f64 [%rd187], %fd107;
st.shared.f64 [%rd185], %fd108;
add.s64 %rd1342, %rd33, %rd1457;
ld.shared.u64 %rd1343, [%rd1342];
add.s64 %rd1344, %rd33, %rd1458;
ld.shared.u64 %rd1345, [%rd1344];
st.shared.u64 [%rd1342], %rd1345;
st.shared.u64 [%rd1344], %rd1343;
add.s64 %rd1347, %rd34, %rd1334;
ld.shared.u8 %rs206, [%rd1347];
st.shared.u8 [%rd1347], %rs7;
st.shared.u8 [%rd1333], %rs206;

BB10_267:
bar.sync 0;
ld.shared.f64 %fd109, [%rd112];
ld.shared.f64 %fd110, [%rd114];
setp.leu.f64	%p214, %fd110, %fd109;
@%p214 bra BB10_269;

cvt.u64.u32	%rd1354, %r29;
add.s64 %rd1356, %rd34, %rd1354;
ld.shared.u8 %rs207, [%rd1356];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB10_271;

BB10_269:
add.s32 %r1235, %r29, 4;
cvt.u64.u32	%rd1357, %r1235;
add.s64 %rd1359, %rd34, %rd1357;
ld.shared.u8 %rs8, [%rd1359];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB10_271;

add.s32 %r1236, %r29, 4;
mul.wide.u32 %rd1460, %r1236, 8;
mul.wide.u32 %rd1459, %r29, 8;
cvt.u64.u32	%rd1360, %r29;
st.shared.f64 [%rd114], %fd109;
st.shared.f64 [%rd112], %fd110;
add.s64 %rd1368, %rd33, %rd1459;
ld.shared.u64 %rd1369, [%rd1368];
add.s64 %rd1370, %rd33, %rd1460;
ld.shared.u64 %rd1371, [%rd1370];
st.shared.u64 [%rd1368], %rd1371;
st.shared.u64 [%rd1370], %rd1369;
add.s64 %rd1373, %rd34, %rd1360;
ld.shared.u8 %rs208, [%rd1373];
st.shared.u8 [%rd1373], %rs8;
st.shared.u8 [%rd1359], %rs208;

BB10_271:
bar.sync 0;
ld.shared.f64 %fd111, [%rd65];
ld.shared.f64 %fd112, [%rd67];
setp.leu.f64	%p217, %fd112, %fd111;
@%p217 bra BB10_273;

cvt.u64.u32	%rd1380, %r23;
add.s64 %rd1382, %rd34, %rd1380;
ld.shared.u8 %rs209, [%rd1382];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB10_275;

BB10_273:
add.s32 %r1237, %r23, 2;
cvt.u64.u32	%rd1383, %r1237;
add.s64 %rd1385, %rd34, %rd1383;
ld.shared.u8 %rs9, [%rd1385];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB10_275;

add.s32 %r1238, %r23, 2;
mul.wide.u32 %rd1462, %r1238, 8;
mul.wide.u32 %rd1461, %r23, 8;
cvt.u64.u32	%rd1386, %r23;
st.shared.f64 [%rd67], %fd111;
st.shared.f64 [%rd65], %fd112;
add.s64 %rd1394, %rd33, %rd1461;
ld.shared.u64 %rd1395, [%rd1394];
add.s64 %rd1396, %rd33, %rd1462;
ld.shared.u64 %rd1397, [%rd1396];
st.shared.u64 [%rd1394], %rd1397;
st.shared.u64 [%rd1396], %rd1395;
add.s64 %rd1399, %rd34, %rd1386;
ld.shared.u8 %rs210, [%rd1399];
st.shared.u8 [%rd1399], %rs9;
st.shared.u8 [%rd1385], %rs210;

BB10_275:
bar.sync 0;
ld.shared.f64 %fd113, [%rd45+8];
ld.shared.f64 %fd114, [%rd45];
setp.leu.f64	%p220, %fd114, %fd113;
@%p220 bra BB10_277;

cvt.u64.u32	%rd1404, %r18;
add.s64 %rd1406, %rd34, %rd1404;
ld.shared.u8 %rs211, [%rd1406];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB10_279;

BB10_277:
cvt.u64.u32	%rd1407, %r18;
add.s64 %rd1409, %rd34, %rd1407;
ld.shared.u8 %rs10, [%rd1409+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB10_279;

mul.wide.u32 %rd1477, %r18, 8;
st.shared.f64 [%rd45], %fd113;
st.shared.f64 [%rd45+8], %fd114;
add.s64 %rd1415, %rd33, %rd1477;
ld.shared.u64 %rd1416, [%rd1415];
ld.shared.u64 %rd1417, [%rd1415+8];
st.shared.u64 [%rd1415], %rd1417;
st.shared.u64 [%rd1415+8], %rd1416;
ld.shared.u8 %rs212, [%rd1409];
st.shared.u8 [%rd1409], %rs10;
st.shared.u8 [%rd1409+1], %rs212;

BB10_279:
ld.param.u32 %r1240, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1239, %tid.x;
setp.lt.u32	%p224, %r1239, %r1240;
bar.sync 0;
@!%p224 bra BB10_281;
bra.uni BB10_280;

BB10_280:
mov.u32 %r1267, %tid.x;
ld.param.u32 %r1249, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1248, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd117, [%rd11];
mad.lo.s32 %r1216, %r1267, %r1248, %r4;
cvta.to.global.u64 %rd1423, %rd8;
mul.wide.u32 %rd1424, %r1216, 8;
add.s64 %rd1425, %rd1423, %rd1424;
st.global.f64 [%rd1425], %fd117;
ld.shared.u64 %rd1428, [%rd12];
ld.local.u64 %rd1429, [%rd2];
cvta.to.global.u64 %rd1430, %rd1429;
mad.lo.s32 %r1217, %r1267, %r1249, %r15;
mul.wide.u32 %rd1431, %r1217, 8;
add.s64 %rd1432, %rd1430, %rd1431;
st.global.u64 [%rd1432], %rd1428;

BB10_281:
mov.u32 %r1243, %tid.x;
ld.param.u32 %r1242, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1241, %r1243, 512;
setp.ge.u32	%p225, %r1241, %r1242;
@%p225 bra BB10_283;

mov.u32 %r1247, %tid.x;
add.s32 %r1246, %r1247, 512;
ld.param.u32 %r1245, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1244, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd118, [%rd11+4096];
mad.lo.s32 %r1222, %r1246, %r1244, %r4;
cvta.to.global.u64 %rd1436, %rd8;
mul.wide.u32 %rd1437, %r1222, 8;
add.s64 %rd1438, %rd1436, %rd1437;
st.global.f64 [%rd1438], %fd118;
ld.shared.u64 %rd1441, [%rd12+4096];
ld.local.u64 %rd1442, [%rd2];
cvta.to.global.u64 %rd1443, %rd1442;
mad.lo.s32 %r1223, %r1246, %r1245, %r15;
mul.wide.u32 %rd1444, %r1223, 8;
add.s64 %rd1445, %rd1443, %rd1444;
st.global.u64 [%rd1445], %rd1441;

BB10_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1368>;
.reg .f64 %fd<121>;
.reg .b64 %rd<1551>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1550, __local_depot11;
cvta.local.u64 %SP, %rd1550;
ld.param.u32 %r128, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r1319, 0;
mov.pred %p4, 0;
@%p4 bra BB11_2;

BB11_1:
mul.wide.s32 %rd17, %r1319, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r1319, %r1319, 1;
setp.lt.u32	%p5, %r1319, 27;
@%p5 bra BB11_1;

BB11_2:
mov.u32 %r133, %nctaid.y;
mov.u32 %r134, %ctaid.z;
mov.u32 %r135, %ctaid.y;
mad.lo.s32 %r136, %r133, %r134, %r135;
mov.u32 %r137, %nctaid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r1321, %r136, %r137, %r138;
setp.ge.u32	%p6, %r1321, %r128;
@%p6 bra BB11_283;

ld.param.u32 %r140, [%rd1+12];
ld.param.u32 %r141, [%rd1+112];
rem.u32 %r142, %r1321, %r140;
mul.lo.s32 %r143, %r141, %r142;
div.u32 %r144, %r1321, %r140;
ld.param.u32 %r145, [%rd1+108];
mad.lo.s32 %r4, %r145, %r144, %r143;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1320, %r5, -1;
mov.u32 %r1322, 0;
setp.lt.s32	%p7, %r1320, 1;
@%p7 bra BB11_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd1547, %rd2, %rd21;
mov.u32 %r1322, 0;

BB11_5:
ld.local.u32 %r147, [%rd1547+4];
rem.u32 %r148, %r1321, %r147;
ld.local.u32 %r149, [%rd1547+104];
mad.lo.s32 %r1322, %r149, %r148, %r1322;
div.u32 %r1321, %r1321, %r147;
add.s64 %rd1547, %rd1547, -4;
add.s32 %r1320, %r1320, -1;
setp.gt.s32	%p8, %r1320, 0;
@%p8 bra BB11_5;

BB11_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r150, [%rd2+108];
mad.lo.s32 %r15, %r150, %r1321, %r1322;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r129;
mov.f64 %fd119, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r129;
@%p9 bra BB11_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r151, %r16, %r130, %r4;
mul.wide.u32 %rd23, %r151, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd119, [%rd24];

BB11_8:
mov.u64 %rd1548, 0;
@%p9 bra BB11_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r152, %r16, %r131, %r15;
mul.wide.u32 %rd28, %r152, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd1548, [%rd29];

BB11_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd119;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd1548;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs11;
setp.lt.u32	%p2, %r17, %r129;
mov.f64 %fd120, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r129;
@%p11 bra BB11_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r153, %r17, %r130, %r4;
mul.wide.u32 %rd36, %r153, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd120, [%rd37];

BB11_12:
mov.u64 %rd1549, 0;
@%p11 bra BB11_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r154, %r17, %r131, %r15;
mul.wide.u32 %rd41, %r154, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd1549, [%rd42];

BB11_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.f64 [%rd11+4096], %fd120;
st.shared.u64 [%rd12+4096], %rd1549;
st.shared.u8 [%rd13+512], %rs12;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.geu.f64	%p13, %fd6, %fd5;
@%p13 bra BB11_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs13, [%rd48];
mov.u32 %r1323, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB11_17;

BB11_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs14, [%rd51+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1323, 1, 0, %p15;

BB11_17:
and.b32 %r161, %r16, 1;
setp.ne.s32	%p16, %r1323, %r161;
@%p16 bra BB11_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs15, [%rd62];
ld.shared.u8 %rs16, [%rd62+1];
st.shared.u8 [%rd62], %rs16;
st.shared.u8 [%rd62+1], %rs15;

BB11_19:
bar.sync 0;
sub.s32 %r23, %r18, %r161;
add.s32 %r167, %r23, 2;
mul.wide.u32 %rd63, %r167, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.geu.f64	%p17, %fd8, %fd7;
@%p17 bra BB11_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs17, [%rd70];
mov.u32 %r1324, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB11_22;

BB11_21:
cvt.u64.u32	%rd71, %r167;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs18, [%rd73];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1324, 1, 0, %p19;

BB11_22:
bfe.u32 %r179, %r16, 1, 1;
setp.ne.s32	%p20, %r1324, %r179;
@%p20 bra BB11_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r167;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs19, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs20, [%rd90];
st.shared.u8 [%rd89], %rs20;
st.shared.u8 [%rd90], %rs19;

BB11_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.geu.f64	%p21, %fd10, %fd9;
@%p21 bra BB11_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs21, [%rd96];
mov.u32 %r1325, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB11_27;

BB11_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs22, [%rd99+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1325, 1, 0, %p23;

BB11_27:
bfe.u32 %r194, %r16, 1, 1;
setp.ne.s32	%p24, %r1325, %r194;
@%p24 bra BB11_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs23, [%rd109];
ld.shared.u8 %rs24, [%rd109+1];
st.shared.u8 [%rd109], %rs24;
st.shared.u8 [%rd109+1], %rs23;

BB11_29:
bar.sync 0;
and.b32 %r197, %r16, 3;
sub.s32 %r29, %r18, %r197;
add.s32 %r199, %r29, 4;
mul.wide.u32 %rd110, %r199, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.geu.f64	%p25, %fd12, %fd11;
@%p25 bra BB11_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs25, [%rd117];
mov.u32 %r1326, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB11_32;

BB11_31:
cvt.u64.u32	%rd118, %r199;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs26, [%rd120];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1326, 1, 0, %p27;

BB11_32:
bfe.u32 %r211, %r16, 2, 1;
setp.ne.s32	%p28, %r1326, %r211;
@%p28 bra BB11_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r199;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs27, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs28, [%rd137];
st.shared.u8 [%rd136], %rs28;
st.shared.u8 [%rd137], %rs27;

BB11_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB11_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs29, [%rd145];
mov.u32 %r1327, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB11_37;

BB11_36:
cvt.u64.u32	%rd146, %r167;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs30, [%rd148];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1327, 1, 0, %p31;

BB11_37:
bfe.u32 %r234, %r16, 2, 1;
setp.ne.s32	%p32, %r1327, %r234;
@%p32 bra BB11_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r167;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs31, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs32, [%rd163];
st.shared.u8 [%rd162], %rs32;
st.shared.u8 [%rd163], %rs31;

BB11_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.geu.f64	%p33, %fd16, %fd15;
@%p33 bra BB11_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs33, [%rd169];
mov.u32 %r1328, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB11_42;

BB11_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs34, [%rd172+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1328, 1, 0, %p35;

BB11_42:
bfe.u32 %r248, %r16, 2, 1;
setp.ne.s32	%p36, %r1328, %r248;
@%p36 bra BB11_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs35, [%rd182];
ld.shared.u8 %rs36, [%rd182+1];
st.shared.u8 [%rd182], %rs36;
st.shared.u8 [%rd182+1], %rs35;

BB11_44:
bar.sync 0;
and.b32 %r251, %r16, 7;
sub.s32 %r37, %r18, %r251;
add.s32 %r253, %r37, 8;
mul.wide.u32 %rd183, %r253, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.geu.f64	%p37, %fd18, %fd17;
@%p37 bra BB11_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs37, [%rd190];
mov.u32 %r1329, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB11_47;

BB11_46:
cvt.u64.u32	%rd191, %r253;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs38, [%rd193];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1329, 1, 0, %p39;

BB11_47:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p40, %r1329, %r265;
@%p40 bra BB11_49;

add.s64 %rd196, %rd33, %rd186;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r253;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs39, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs40, [%rd210];
st.shared.u8 [%rd209], %rs40;
st.shared.u8 [%rd210], %rs39;

BB11_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB11_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs41, [%rd218];
mov.u32 %r1330, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB11_52;

BB11_51:
cvt.u64.u32	%rd219, %r199;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs42, [%rd221];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1330, 1, 0, %p43;

BB11_52:
bfe.u32 %r288, %r16, 3, 1;
setp.ne.s32	%p44, %r1330, %r288;
@%p44 bra BB11_54;

cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r199;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd113;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs43, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs44, [%rd236];
st.shared.u8 [%rd235], %rs44;
st.shared.u8 [%rd236], %rs43;

BB11_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.geu.f64	%p45, %fd22, %fd21;
@%p45 bra BB11_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs45, [%rd244];
mov.u32 %r1331, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB11_57;

BB11_56:
cvt.u64.u32	%rd245, %r167;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs46, [%rd247];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1331, 1, 0, %p47;

BB11_57:
bfe.u32 %r310, %r16, 3, 1;
setp.ne.s32	%p48, %r1331, %r310;
@%p48 bra BB11_59;

mul.wide.u32 %rd1533, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r167;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd1533;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs47, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs48, [%rd262];
st.shared.u8 [%rd261], %rs48;
st.shared.u8 [%rd262], %rs47;

BB11_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.geu.f64	%p49, %fd24, %fd23;
@%p49 bra BB11_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs49, [%rd268];
mov.u32 %r1332, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB11_62;

BB11_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs50, [%rd271+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1332, 1, 0, %p51;

BB11_62:
bfe.u32 %r324, %r16, 3, 1;
setp.ne.s32	%p52, %r1332, %r324;
@%p52 bra BB11_64;

mul.wide.u32 %rd1532, %r18, 8;
cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd1532;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs51, [%rd281];
ld.shared.u8 %rs52, [%rd281+1];
st.shared.u8 [%rd281], %rs52;
st.shared.u8 [%rd281+1], %rs51;

BB11_64:
bar.sync 0;
and.b32 %r327, %r16, 15;
sub.s32 %r47, %r18, %r327;
add.s32 %r329, %r47, 16;
mul.wide.u32 %rd282, %r329, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r47, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.geu.f64	%p53, %fd26, %fd25;
@%p53 bra BB11_66;

cvt.u64.u32	%rd287, %r47;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs53, [%rd289];
mov.u32 %r1333, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB11_67;

BB11_66:
cvt.u64.u32	%rd290, %r329;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs54, [%rd292];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1333, 1, 0, %p55;

BB11_67:
bfe.u32 %r341, %r16, 4, 1;
setp.ne.s32	%p56, %r1333, %r341;
@%p56 bra BB11_69;

mul.wide.u32 %rd1528, %r47, 8;
add.s64 %rd295, %rd33, %rd1528;
add.s64 %rd297, %rd33, %rd282;
cvt.u64.u32	%rd298, %r47;
st.shared.f64 [%rd286], %fd25;
cvt.u64.u32	%rd302, %r329;
st.shared.f64 [%rd284], %fd26;
ld.shared.u64 %rd305, [%rd295];
ld.shared.u64 %rd306, [%rd297];
st.shared.u64 [%rd295], %rd306;
st.shared.u64 [%rd297], %rd305;
add.s64 %rd308, %rd34, %rd298;
ld.shared.u8 %rs55, [%rd308];
add.s64 %rd309, %rd34, %rd302;
ld.shared.u8 %rs56, [%rd309];
st.shared.u8 [%rd308], %rs56;
st.shared.u8 [%rd309], %rs55;

BB11_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.geu.f64	%p57, %fd28, %fd27;
@%p57 bra BB11_71;

cvt.u64.u32	%rd315, %r37;
add.s64 %rd317, %rd34, %rd315;
ld.shared.u8 %rs57, [%rd317];
mov.u32 %r1334, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB11_72;

BB11_71:
cvt.u64.u32	%rd318, %r253;
add.s64 %rd320, %rd34, %rd318;
ld.shared.u8 %rs58, [%rd320];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1334, 1, 0, %p59;

BB11_72:
bfe.u32 %r364, %r16, 4, 1;
setp.ne.s32	%p60, %r1334, %r364;
@%p60 bra BB11_74;

mul.wide.u32 %rd1527, %r253, 8;
mul.wide.u32 %rd1526, %r37, 8;
cvt.u64.u32	%rd321, %r37;
st.shared.f64 [%rd187], %fd27;
cvt.u64.u32	%rd325, %r253;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd329, %rd33, %rd1526;
ld.shared.u64 %rd330, [%rd329];
add.s64 %rd331, %rd33, %rd1527;
ld.shared.u64 %rd332, [%rd331];
st.shared.u64 [%rd329], %rd332;
st.shared.u64 [%rd331], %rd330;
add.s64 %rd334, %rd34, %rd321;
ld.shared.u8 %rs59, [%rd334];
add.s64 %rd335, %rd34, %rd325;
ld.shared.u8 %rs60, [%rd335];
st.shared.u8 [%rd334], %rs60;
st.shared.u8 [%rd335], %rs59;

BB11_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.geu.f64	%p61, %fd30, %fd29;
@%p61 bra BB11_76;

cvt.u64.u32	%rd341, %r29;
add.s64 %rd343, %rd34, %rd341;
ld.shared.u8 %rs61, [%rd343];
mov.u32 %r1335, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB11_77;

BB11_76:
cvt.u64.u32	%rd344, %r199;
add.s64 %rd346, %rd34, %rd344;
ld.shared.u8 %rs62, [%rd346];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1335, 1, 0, %p63;

BB11_77:
bfe.u32 %r386, %r16, 4, 1;
setp.ne.s32	%p64, %r1335, %r386;
@%p64 bra BB11_79;

mul.wide.u32 %rd1525, %r29, 8;
cvt.u64.u32	%rd347, %r29;
st.shared.f64 [%rd114], %fd29;
cvt.u64.u32	%rd351, %r199;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd355, %rd33, %rd1525;
ld.shared.u64 %rd356, [%rd355];
add.s64 %rd357, %rd33, %rd110;
ld.shared.u64 %rd358, [%rd357];
st.shared.u64 [%rd355], %rd358;
st.shared.u64 [%rd357], %rd356;
add.s64 %rd360, %rd34, %rd347;
ld.shared.u8 %rs63, [%rd360];
add.s64 %rd361, %rd34, %rd351;
ld.shared.u8 %rs64, [%rd361];
st.shared.u8 [%rd360], %rs64;
st.shared.u8 [%rd361], %rs63;

BB11_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.geu.f64	%p65, %fd32, %fd31;
@%p65 bra BB11_81;

cvt.u64.u32	%rd367, %r23;
add.s64 %rd369, %rd34, %rd367;
ld.shared.u8 %rs65, [%rd369];
mov.u32 %r1336, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB11_82;

BB11_81:
cvt.u64.u32	%rd370, %r167;
add.s64 %rd372, %rd34, %rd370;
ld.shared.u8 %rs66, [%rd372];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1336, 1, 0, %p67;

BB11_82:
bfe.u32 %r408, %r16, 4, 1;
setp.ne.s32	%p68, %r1336, %r408;
@%p68 bra BB11_84;

mul.wide.u32 %rd1524, %r167, 8;
mul.wide.u32 %rd1523, %r23, 8;
cvt.u64.u32	%rd373, %r23;
st.shared.f64 [%rd67], %fd31;
cvt.u64.u32	%rd377, %r167;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd381, %rd33, %rd1523;
ld.shared.u64 %rd382, [%rd381];
add.s64 %rd383, %rd33, %rd1524;
ld.shared.u64 %rd384, [%rd383];
st.shared.u64 [%rd381], %rd384;
st.shared.u64 [%rd383], %rd382;
add.s64 %rd386, %rd34, %rd373;
ld.shared.u8 %rs67, [%rd386];
add.s64 %rd387, %rd34, %rd377;
ld.shared.u8 %rs68, [%rd387];
st.shared.u8 [%rd386], %rs68;
st.shared.u8 [%rd387], %rs67;

BB11_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.geu.f64	%p69, %fd34, %fd33;
@%p69 bra BB11_86;

cvt.u64.u32	%rd391, %r18;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u8 %rs69, [%rd393];
mov.u32 %r1337, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB11_87;

BB11_86:
cvt.u64.u32	%rd394, %r18;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u8 %rs70, [%rd396+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1337, 1, 0, %p71;

BB11_87:
bfe.u32 %r422, %r16, 4, 1;
setp.ne.s32	%p72, %r1337, %r422;
@%p72 bra BB11_89;

mul.wide.u32 %rd1522, %r18, 8;
cvt.u64.u32	%rd397, %r18;
st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd402, %rd33, %rd1522;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd34, %rd397;
ld.shared.u8 %rs71, [%rd406];
ld.shared.u8 %rs72, [%rd406+1];
st.shared.u8 [%rd406], %rs72;
st.shared.u8 [%rd406+1], %rs71;

BB11_89:
bar.sync 0;
and.b32 %r425, %r16, 31;
sub.s32 %r59, %r18, %r425;
add.s32 %r427, %r59, 32;
mul.wide.u32 %rd407, %r427, 8;
add.s64 %rd409, %rd32, %rd407;
mul.wide.u32 %rd410, %r59, 8;
add.s64 %rd411, %rd32, %rd410;
ld.shared.f64 %fd35, [%rd409];
ld.shared.f64 %fd36, [%rd411];
setp.geu.f64	%p73, %fd36, %fd35;
@%p73 bra BB11_91;

cvt.u64.u32	%rd412, %r59;
add.s64 %rd414, %rd34, %rd412;
ld.shared.u8 %rs73, [%rd414];
mov.u32 %r1338, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB11_92;

BB11_91:
add.s32 %r1293, %r59, 32;
cvt.u64.u32	%rd415, %r1293;
add.s64 %rd417, %rd34, %rd415;
ld.shared.u8 %rs74, [%rd417];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1338, 1, 0, %p75;

BB11_92:
bfe.u32 %r439, %r16, 5, 1;
setp.ne.s32	%p76, %r1338, %r439;
@%p76 bra BB11_94;

mul.wide.u32 %rd1521, %r59, 8;
add.s32 %r1300, %r59, 32;
add.s64 %rd420, %rd33, %rd1521;
add.s64 %rd422, %rd33, %rd407;
cvt.u64.u32	%rd423, %r59;
st.shared.f64 [%rd411], %fd35;
cvt.u64.u32	%rd427, %r1300;
st.shared.f64 [%rd409], %fd36;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd34, %rd423;
ld.shared.u8 %rs75, [%rd433];
add.s64 %rd434, %rd34, %rd427;
ld.shared.u8 %rs76, [%rd434];
st.shared.u8 [%rd433], %rs76;
st.shared.u8 [%rd434], %rs75;

BB11_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd284];
ld.shared.f64 %fd38, [%rd286];
setp.geu.f64	%p77, %fd38, %fd37;
@%p77 bra BB11_96;

cvt.u64.u32	%rd440, %r47;
add.s64 %rd442, %rd34, %rd440;
ld.shared.u8 %rs77, [%rd442];
mov.u32 %r1339, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB11_97;

BB11_96:
add.s32 %r1294, %r47, 16;
cvt.u64.u32	%rd443, %r1294;
add.s64 %rd445, %rd34, %rd443;
ld.shared.u8 %rs78, [%rd445];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1339, 1, 0, %p79;

BB11_97:
bfe.u32 %r462, %r16, 5, 1;
setp.ne.s32	%p80, %r1339, %r462;
@%p80 bra BB11_99;

add.s32 %r1299, %r47, 16;
mul.wide.u32 %rd1520, %r1299, 8;
mul.wide.u32 %rd1519, %r47, 8;
cvt.u64.u32	%rd446, %r47;
st.shared.f64 [%rd286], %fd37;
cvt.u64.u32	%rd450, %r1299;
st.shared.f64 [%rd284], %fd38;
add.s64 %rd454, %rd33, %rd1519;
ld.shared.u64 %rd455, [%rd454];
add.s64 %rd456, %rd33, %rd1520;
ld.shared.u64 %rd457, [%rd456];
st.shared.u64 [%rd454], %rd457;
st.shared.u64 [%rd456], %rd455;
add.s64 %rd459, %rd34, %rd446;
ld.shared.u8 %rs79, [%rd459];
add.s64 %rd460, %rd34, %rd450;
ld.shared.u8 %rs80, [%rd460];
st.shared.u8 [%rd459], %rs80;
st.shared.u8 [%rd460], %rs79;

BB11_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd185];
ld.shared.f64 %fd40, [%rd187];
setp.geu.f64	%p81, %fd40, %fd39;
@%p81 bra BB11_101;

cvt.u64.u32	%rd466, %r37;
add.s64 %rd468, %rd34, %rd466;
ld.shared.u8 %rs81, [%rd468];
mov.u32 %r1340, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB11_102;

BB11_101:
add.s32 %r1303, %r37, 8;
cvt.u64.u32	%rd469, %r1303;
add.s64 %rd471, %rd34, %rd469;
ld.shared.u8 %rs82, [%rd471];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1340, 1, 0, %p83;

BB11_102:
bfe.u32 %r484, %r16, 5, 1;
setp.ne.s32	%p84, %r1340, %r484;
@%p84 bra BB11_104;

add.s32 %r1298, %r37, 8;
mul.wide.u32 %rd1518, %r1298, 8;
mul.wide.u32 %rd1517, %r37, 8;
cvt.u64.u32	%rd472, %r37;
st.shared.f64 [%rd187], %fd39;
cvt.u64.u32	%rd476, %r1298;
st.shared.f64 [%rd185], %fd40;
add.s64 %rd480, %rd33, %rd1517;
ld.shared.u64 %rd481, [%rd480];
add.s64 %rd482, %rd33, %rd1518;
ld.shared.u64 %rd483, [%rd482];
st.shared.u64 [%rd480], %rd483;
st.shared.u64 [%rd482], %rd481;
add.s64 %rd485, %rd34, %rd472;
ld.shared.u8 %rs83, [%rd485];
add.s64 %rd486, %rd34, %rd476;
ld.shared.u8 %rs84, [%rd486];
st.shared.u8 [%rd485], %rs84;
st.shared.u8 [%rd486], %rs83;

BB11_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd112];
ld.shared.f64 %fd42, [%rd114];
setp.geu.f64	%p85, %fd42, %fd41;
@%p85 bra BB11_106;

cvt.u64.u32	%rd492, %r29;
add.s64 %rd494, %rd34, %rd492;
ld.shared.u8 %rs85, [%rd494];
mov.u32 %r1341, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB11_107;

BB11_106:
add.s32 %r1295, %r29, 4;
cvt.u64.u32	%rd495, %r1295;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u8 %rs86, [%rd497];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1341, 1, 0, %p87;

BB11_107:
bfe.u32 %r506, %r16, 5, 1;
setp.ne.s32	%p88, %r1341, %r506;
@%p88 bra BB11_109;

mul.wide.u32 %rd1516, %r29, 8;
add.s32 %r1297, %r29, 4;
cvt.u64.u32	%rd498, %r29;
st.shared.f64 [%rd114], %fd41;
cvt.u64.u32	%rd502, %r1297;
st.shared.f64 [%rd112], %fd42;
add.s64 %rd506, %rd33, %rd1516;
ld.shared.u64 %rd507, [%rd506];
add.s64 %rd508, %rd33, %rd110;
ld.shared.u64 %rd509, [%rd508];
st.shared.u64 [%rd506], %rd509;
st.shared.u64 [%rd508], %rd507;
add.s64 %rd511, %rd34, %rd498;
ld.shared.u8 %rs87, [%rd511];
add.s64 %rd512, %rd34, %rd502;
ld.shared.u8 %rs88, [%rd512];
st.shared.u8 [%rd511], %rs88;
st.shared.u8 [%rd512], %rs87;

BB11_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd65];
ld.shared.f64 %fd44, [%rd67];
setp.geu.f64	%p89, %fd44, %fd43;
@%p89 bra BB11_111;

cvt.u64.u32	%rd518, %r23;
add.s64 %rd520, %rd34, %rd518;
ld.shared.u8 %rs89, [%rd520];
mov.u32 %r1342, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB11_112;

BB11_111:
add.s32 %r1301, %r23, 2;
cvt.u64.u32	%rd521, %r1301;
add.s64 %rd523, %rd34, %rd521;
ld.shared.u8 %rs90, [%rd523];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1342, 1, 0, %p91;

BB11_112:
bfe.u32 %r528, %r16, 5, 1;
setp.ne.s32	%p92, %r1342, %r528;
@%p92 bra BB11_114;

add.s32 %r1296, %r23, 2;
mul.wide.u32 %rd1515, %r1296, 8;
mul.wide.u32 %rd1514, %r23, 8;
cvt.u64.u32	%rd524, %r23;
st.shared.f64 [%rd67], %fd43;
cvt.u64.u32	%rd528, %r1296;
st.shared.f64 [%rd65], %fd44;
add.s64 %rd532, %rd33, %rd1514;
ld.shared.u64 %rd533, [%rd532];
add.s64 %rd534, %rd33, %rd1515;
ld.shared.u64 %rd535, [%rd534];
st.shared.u64 [%rd532], %rd535;
st.shared.u64 [%rd534], %rd533;
add.s64 %rd537, %rd34, %rd524;
ld.shared.u8 %rs91, [%rd537];
add.s64 %rd538, %rd34, %rd528;
ld.shared.u8 %rs92, [%rd538];
st.shared.u8 [%rd537], %rs92;
st.shared.u8 [%rd538], %rs91;

BB11_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd45+8];
ld.shared.f64 %fd46, [%rd45];
setp.geu.f64	%p93, %fd46, %fd45;
@%p93 bra BB11_116;

cvt.u64.u32	%rd542, %r18;
add.s64 %rd544, %rd34, %rd542;
ld.shared.u8 %rs93, [%rd544];
mov.u32 %r1343, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB11_117;

BB11_116:
cvt.u64.u32	%rd545, %r18;
add.s64 %rd547, %rd34, %rd545;
ld.shared.u8 %rs94, [%rd547+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1343, 1, 0, %p95;

BB11_117:
bfe.u32 %r542, %r16, 5, 1;
setp.ne.s32	%p96, %r1343, %r542;
@%p96 bra BB11_119;

mul.wide.u32 %rd1513, %r18, 8;
cvt.u64.u32	%rd548, %r18;
st.shared.f64 [%rd45], %fd45;
st.shared.f64 [%rd45+8], %fd46;
add.s64 %rd553, %rd33, %rd1513;
ld.shared.u64 %rd554, [%rd553];
ld.shared.u64 %rd555, [%rd553+8];
st.shared.u64 [%rd553], %rd555;
st.shared.u64 [%rd553+8], %rd554;
add.s64 %rd557, %rd34, %rd548;
ld.shared.u8 %rs95, [%rd557];
ld.shared.u8 %rs96, [%rd557+1];
st.shared.u8 [%rd557], %rs96;
st.shared.u8 [%rd557+1], %rs95;

BB11_119:
bar.sync 0;
mov.u64 %rd1512, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r545, %r16, 63;
sub.s32 %r73, %r18, %r545;
add.s32 %r547, %r73, 64;
mul.wide.u32 %rd558, %r547, 8;
add.s64 %rd560, %rd1512, %rd558;
mul.wide.u32 %rd561, %r73, 8;
add.s64 %rd562, %rd1512, %rd561;
ld.shared.f64 %fd47, [%rd560];
ld.shared.f64 %fd48, [%rd562];
setp.geu.f64	%p97, %fd48, %fd47;
@%p97 bra BB11_121;

cvt.u64.u32	%rd563, %r73;
add.s64 %rd565, %rd34, %rd563;
ld.shared.u8 %rs97, [%rd565];
mov.u32 %r1344, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB11_122;

BB11_121:
add.s32 %r1309, %r73, 64;
cvt.u64.u32	%rd566, %r1309;
add.s64 %rd568, %rd34, %rd566;
ld.shared.u8 %rs98, [%rd568];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1344, 1, 0, %p99;

BB11_122:
bfe.u32 %r559, %r16, 6, 1;
setp.ne.s32	%p100, %r1344, %r559;
@%p100 bra BB11_124;

add.s32 %r1310, %r73, 64;
mul.wide.u32 %rd1534, %r1310, 8;
mul.wide.u32 %rd1508, %r73, 8;
add.s64 %rd571, %rd33, %rd1508;
add.s64 %rd573, %rd33, %rd1534;
cvt.u64.u32	%rd574, %r73;
st.shared.f64 [%rd562], %fd47;
cvt.u64.u32	%rd578, %r1310;
st.shared.f64 [%rd560], %fd48;
ld.shared.u64 %rd581, [%rd571];
ld.shared.u64 %rd582, [%rd573];
st.shared.u64 [%rd571], %rd582;
st.shared.u64 [%rd573], %rd581;
add.s64 %rd584, %rd34, %rd574;
ld.shared.u8 %rs99, [%rd584];
add.s64 %rd585, %rd34, %rd578;
ld.shared.u8 %rs100, [%rd585];
st.shared.u8 [%rd584], %rs100;
st.shared.u8 [%rd585], %rs99;

BB11_124:
bar.sync 0;
ld.shared.f64 %fd49, [%rd409];
ld.shared.f64 %fd50, [%rd411];
setp.geu.f64	%p101, %fd50, %fd49;
@%p101 bra BB11_126;

cvt.u64.u32	%rd591, %r59;
add.s64 %rd593, %rd34, %rd591;
ld.shared.u8 %rs101, [%rd593];
mov.u32 %r1345, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB11_127;

BB11_126:
add.s32 %r1279, %r59, 32;
cvt.u64.u32	%rd594, %r1279;
add.s64 %rd596, %rd34, %rd594;
ld.shared.u8 %rs102, [%rd596];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1345, 1, 0, %p103;

BB11_127:
bfe.u32 %r582, %r16, 6, 1;
setp.ne.s32	%p104, %r1345, %r582;
@%p104 bra BB11_129;

add.s32 %r1305, %r59, 32;
mul.wide.u32 %rd1529, %r1305, 8;
mul.wide.u32 %rd1507, %r59, 8;
add.s32 %r1286, %r59, 32;
cvt.u64.u32	%rd597, %r59;
st.shared.f64 [%rd411], %fd49;
cvt.u64.u32	%rd601, %r1286;
st.shared.f64 [%rd409], %fd50;
add.s64 %rd605, %rd33, %rd1507;
ld.shared.u64 %rd606, [%rd605];
add.s64 %rd607, %rd33, %rd1529;
ld.shared.u64 %rd608, [%rd607];
st.shared.u64 [%rd605], %rd608;
st.shared.u64 [%rd607], %rd606;
add.s64 %rd610, %rd34, %rd597;
ld.shared.u8 %rs103, [%rd610];
add.s64 %rd611, %rd34, %rd601;
ld.shared.u8 %rs104, [%rd611];
st.shared.u8 [%rd610], %rs104;
st.shared.u8 [%rd611], %rs103;

BB11_129:
bar.sync 0;
ld.shared.f64 %fd51, [%rd284];
ld.shared.f64 %fd52, [%rd286];
setp.geu.f64	%p105, %fd52, %fd51;
@%p105 bra BB11_131;

cvt.u64.u32	%rd617, %r47;
add.s64 %rd619, %rd34, %rd617;
ld.shared.u8 %rs105, [%rd619];
mov.u32 %r1346, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB11_132;

BB11_131:
add.s32 %r1280, %r47, 16;
cvt.u64.u32	%rd620, %r1280;
add.s64 %rd622, %rd34, %rd620;
ld.shared.u8 %rs106, [%rd622];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1346, 1, 0, %p107;

BB11_132:
bfe.u32 %r604, %r16, 6, 1;
setp.ne.s32	%p108, %r1346, %r604;
@%p108 bra BB11_134;

add.s32 %r1285, %r47, 16;
mul.wide.u32 %rd1506, %r1285, 8;
mul.wide.u32 %rd1505, %r47, 8;
cvt.u64.u32	%rd623, %r47;
st.shared.f64 [%rd286], %fd51;
cvt.u64.u32	%rd627, %r1285;
st.shared.f64 [%rd284], %fd52;
add.s64 %rd631, %rd33, %rd1505;
ld.shared.u64 %rd632, [%rd631];
add.s64 %rd633, %rd33, %rd1506;
ld.shared.u64 %rd634, [%rd633];
st.shared.u64 [%rd631], %rd634;
st.shared.u64 [%rd633], %rd632;
add.s64 %rd636, %rd34, %rd623;
ld.shared.u8 %rs107, [%rd636];
add.s64 %rd637, %rd34, %rd627;
ld.shared.u8 %rs108, [%rd637];
st.shared.u8 [%rd636], %rs108;
st.shared.u8 [%rd637], %rs107;

BB11_134:
bar.sync 0;
ld.shared.f64 %fd53, [%rd185];
ld.shared.f64 %fd54, [%rd187];
setp.geu.f64	%p109, %fd54, %fd53;
@%p109 bra BB11_136;

cvt.u64.u32	%rd643, %r37;
add.s64 %rd645, %rd34, %rd643;
ld.shared.u8 %rs109, [%rd645];
mov.u32 %r1347, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB11_137;

BB11_136:
add.s32 %r1304, %r37, 8;
cvt.u64.u32	%rd646, %r1304;
add.s64 %rd648, %rd34, %rd646;
ld.shared.u8 %rs110, [%rd648];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1347, 1, 0, %p111;

BB11_137:
bfe.u32 %r626, %r16, 6, 1;
setp.ne.s32	%p112, %r1347, %r626;
@%p112 bra BB11_139;

add.s32 %r1284, %r37, 8;
mul.wide.u32 %rd1504, %r1284, 8;
mul.wide.u32 %rd1503, %r37, 8;
cvt.u64.u32	%rd649, %r37;
st.shared.f64 [%rd187], %fd53;
cvt.u64.u32	%rd653, %r1284;
st.shared.f64 [%rd185], %fd54;
add.s64 %rd657, %rd33, %rd1503;
ld.shared.u64 %rd658, [%rd657];
add.s64 %rd659, %rd33, %rd1504;
ld.shared.u64 %rd660, [%rd659];
st.shared.u64 [%rd657], %rd660;
st.shared.u64 [%rd659], %rd658;
add.s64 %rd662, %rd34, %rd649;
ld.shared.u8 %rs111, [%rd662];
add.s64 %rd663, %rd34, %rd653;
ld.shared.u8 %rs112, [%rd663];
st.shared.u8 [%rd662], %rs112;
st.shared.u8 [%rd663], %rs111;

BB11_139:
bar.sync 0;
ld.shared.f64 %fd55, [%rd112];
ld.shared.f64 %fd56, [%rd114];
setp.geu.f64	%p113, %fd56, %fd55;
@%p113 bra BB11_141;

cvt.u64.u32	%rd669, %r29;
add.s64 %rd671, %rd34, %rd669;
ld.shared.u8 %rs113, [%rd671];
mov.u32 %r1348, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB11_142;

BB11_141:
add.s32 %r1281, %r29, 4;
cvt.u64.u32	%rd672, %r1281;
add.s64 %rd674, %rd34, %rd672;
ld.shared.u8 %rs114, [%rd674];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1348, 1, 0, %p115;

BB11_142:
bfe.u32 %r648, %r16, 6, 1;
setp.ne.s32	%p116, %r1348, %r648;
@%p116 bra BB11_144;

add.s32 %r1306, %r29, 4;
mul.wide.u32 %rd1530, %r1306, 8;
mul.wide.u32 %rd1502, %r29, 8;
add.s32 %r1283, %r29, 4;
cvt.u64.u32	%rd675, %r29;
st.shared.f64 [%rd114], %fd55;
cvt.u64.u32	%rd679, %r1283;
st.shared.f64 [%rd112], %fd56;
add.s64 %rd683, %rd33, %rd1502;
ld.shared.u64 %rd684, [%rd683];
add.s64 %rd685, %rd33, %rd1530;
ld.shared.u64 %rd686, [%rd685];
st.shared.u64 [%rd683], %rd686;
st.shared.u64 [%rd685], %rd684;
add.s64 %rd688, %rd34, %rd675;
ld.shared.u8 %rs115, [%rd688];
add.s64 %rd689, %rd34, %rd679;
ld.shared.u8 %rs116, [%rd689];
st.shared.u8 [%rd688], %rs116;
st.shared.u8 [%rd689], %rs115;

BB11_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd65];
ld.shared.f64 %fd58, [%rd67];
setp.geu.f64	%p117, %fd58, %fd57;
@%p117 bra BB11_146;

cvt.u64.u32	%rd695, %r23;
add.s64 %rd697, %rd34, %rd695;
ld.shared.u8 %rs117, [%rd697];
mov.u32 %r1349, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB11_147;

BB11_146:
add.s32 %r1302, %r23, 2;
cvt.u64.u32	%rd698, %r1302;
add.s64 %rd700, %rd34, %rd698;
ld.shared.u8 %rs118, [%rd700];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1349, 1, 0, %p119;

BB11_147:
bfe.u32 %r670, %r16, 6, 1;
setp.ne.s32	%p120, %r1349, %r670;
@%p120 bra BB11_149;

add.s32 %r1282, %r23, 2;
mul.wide.u32 %rd1501, %r1282, 8;
mul.wide.u32 %rd1500, %r23, 8;
cvt.u64.u32	%rd701, %r23;
st.shared.f64 [%rd67], %fd57;
cvt.u64.u32	%rd705, %r1282;
st.shared.f64 [%rd65], %fd58;
add.s64 %rd709, %rd33, %rd1500;
ld.shared.u64 %rd710, [%rd709];
add.s64 %rd711, %rd33, %rd1501;
ld.shared.u64 %rd712, [%rd711];
st.shared.u64 [%rd709], %rd712;
st.shared.u64 [%rd711], %rd710;
add.s64 %rd714, %rd34, %rd701;
ld.shared.u8 %rs119, [%rd714];
add.s64 %rd715, %rd34, %rd705;
ld.shared.u8 %rs120, [%rd715];
st.shared.u8 [%rd714], %rs120;
st.shared.u8 [%rd715], %rs119;

BB11_149:
bar.sync 0;
ld.shared.f64 %fd59, [%rd45+8];
ld.shared.f64 %fd60, [%rd45];
setp.geu.f64	%p121, %fd60, %fd59;
@%p121 bra BB11_151;

cvt.u64.u32	%rd719, %r18;
add.s64 %rd721, %rd34, %rd719;
ld.shared.u8 %rs121, [%rd721];
mov.u32 %r1350, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB11_152;

BB11_151:
cvt.u64.u32	%rd722, %r18;
add.s64 %rd724, %rd34, %rd722;
ld.shared.u8 %rs122, [%rd724+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1350, 1, 0, %p123;

BB11_152:
bfe.u32 %r684, %r16, 6, 1;
setp.ne.s32	%p124, %r1350, %r684;
@%p124 bra BB11_154;

mul.wide.u32 %rd1499, %r18, 8;
cvt.u64.u32	%rd725, %r18;
st.shared.f64 [%rd45], %fd59;
st.shared.f64 [%rd45+8], %fd60;
add.s64 %rd730, %rd33, %rd1499;
ld.shared.u64 %rd731, [%rd730];
ld.shared.u64 %rd732, [%rd730+8];
st.shared.u64 [%rd730], %rd732;
st.shared.u64 [%rd730+8], %rd731;
add.s64 %rd734, %rd34, %rd725;
ld.shared.u8 %rs123, [%rd734];
ld.shared.u8 %rs124, [%rd734+1];
st.shared.u8 [%rd734], %rs124;
st.shared.u8 [%rd734+1], %rs123;

BB11_154:
bar.sync 0;
mov.u64 %rd1498, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r687, %r16, 127;
sub.s32 %r89, %r18, %r687;
add.s32 %r689, %r89, 128;
mul.wide.u32 %rd735, %r689, 8;
add.s64 %rd737, %rd1498, %rd735;
mul.wide.u32 %rd738, %r89, 8;
add.s64 %rd739, %rd1498, %rd738;
ld.shared.f64 %fd61, [%rd737];
ld.shared.f64 %fd62, [%rd739];
setp.geu.f64	%p125, %fd62, %fd61;
@%p125 bra BB11_156;

cvt.u64.u32	%rd740, %r89;
add.s64 %rd742, %rd34, %rd740;
ld.shared.u8 %rs125, [%rd742];
mov.u32 %r1351, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB11_157;

BB11_156:
add.s32 %r1292, %r89, 128;
cvt.u64.u32	%rd743, %r1292;
add.s64 %rd745, %rd34, %rd743;
ld.shared.u8 %rs126, [%rd745];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1351, 1, 0, %p127;

BB11_157:
bfe.u32 %r701, %r16, 7, 1;
setp.ne.s32	%p128, %r1351, %r701;
@%p128 bra BB11_159;

add.s32 %r1291, %r89, 128;
mul.wide.u32 %rd1511, %r1291, 8;
mul.wide.u32 %rd1497, %r89, 8;
add.s64 %rd748, %rd33, %rd1497;
add.s64 %rd750, %rd33, %rd1511;
cvt.u64.u32	%rd751, %r89;
st.shared.f64 [%rd739], %fd61;
cvt.u64.u32	%rd755, %r1291;
st.shared.f64 [%rd737], %fd62;
ld.shared.u64 %rd758, [%rd748];
ld.shared.u64 %rd759, [%rd750];
st.shared.u64 [%rd748], %rd759;
st.shared.u64 [%rd750], %rd758;
add.s64 %rd761, %rd34, %rd751;
ld.shared.u8 %rs127, [%rd761];
add.s64 %rd762, %rd34, %rd755;
ld.shared.u8 %rs128, [%rd762];
st.shared.u8 [%rd761], %rs128;
st.shared.u8 [%rd762], %rs127;

BB11_159:
bar.sync 0;
ld.shared.f64 %fd63, [%rd560];
ld.shared.f64 %fd64, [%rd562];
setp.geu.f64	%p129, %fd64, %fd63;
@%p129 bra BB11_161;

cvt.u64.u32	%rd768, %r73;
add.s64 %rd770, %rd34, %rd768;
ld.shared.u8 %rs129, [%rd770];
mov.u32 %r1352, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB11_162;

BB11_161:
add.s32 %r1287, %r73, 64;
cvt.u64.u32	%rd771, %r1287;
add.s64 %rd773, %rd34, %rd771;
ld.shared.u8 %rs130, [%rd773];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1352, 1, 0, %p131;

BB11_162:
bfe.u32 %r724, %r16, 7, 1;
setp.ne.s32	%p132, %r1352, %r724;
@%p132 bra BB11_164;

add.s32 %r1290, %r73, 64;
mul.wide.u32 %rd1510, %r1290, 8;
mul.wide.u32 %rd1496, %r73, 8;
cvt.u64.u32	%rd774, %r73;
st.shared.f64 [%rd562], %fd63;
cvt.u64.u32	%rd778, %r1290;
st.shared.f64 [%rd560], %fd64;
add.s64 %rd782, %rd33, %rd1496;
ld.shared.u64 %rd783, [%rd782];
add.s64 %rd784, %rd33, %rd1510;
ld.shared.u64 %rd785, [%rd784];
st.shared.u64 [%rd782], %rd785;
st.shared.u64 [%rd784], %rd783;
add.s64 %rd787, %rd34, %rd774;
ld.shared.u8 %rs131, [%rd787];
add.s64 %rd788, %rd34, %rd778;
ld.shared.u8 %rs132, [%rd788];
st.shared.u8 [%rd787], %rs132;
st.shared.u8 [%rd788], %rs131;

BB11_164:
bar.sync 0;
ld.shared.f64 %fd65, [%rd409];
ld.shared.f64 %fd66, [%rd411];
setp.geu.f64	%p133, %fd66, %fd65;
@%p133 bra BB11_166;

cvt.u64.u32	%rd794, %r59;
add.s64 %rd796, %rd34, %rd794;
ld.shared.u8 %rs133, [%rd796];
mov.u32 %r1353, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB11_167;

BB11_166:
add.s32 %r1270, %r59, 32;
cvt.u64.u32	%rd797, %r1270;
add.s64 %rd799, %rd34, %rd797;
ld.shared.u8 %rs134, [%rd799];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1353, 1, 0, %p135;

BB11_167:
bfe.u32 %r746, %r16, 7, 1;
setp.ne.s32	%p136, %r1353, %r746;
@%p136 bra BB11_169;

add.s32 %r1278, %r59, 32;
mul.wide.u32 %rd1495, %r1278, 8;
mul.wide.u32 %rd1494, %r59, 8;
cvt.u64.u32	%rd800, %r59;
st.shared.f64 [%rd411], %fd65;
cvt.u64.u32	%rd804, %r1278;
st.shared.f64 [%rd409], %fd66;
add.s64 %rd808, %rd33, %rd1494;
ld.shared.u64 %rd809, [%rd808];
add.s64 %rd810, %rd33, %rd1495;
ld.shared.u64 %rd811, [%rd810];
st.shared.u64 [%rd808], %rd811;
st.shared.u64 [%rd810], %rd809;
add.s64 %rd813, %rd34, %rd800;
ld.shared.u8 %rs135, [%rd813];
add.s64 %rd814, %rd34, %rd804;
ld.shared.u8 %rs136, [%rd814];
st.shared.u8 [%rd813], %rs136;
st.shared.u8 [%rd814], %rs135;

BB11_169:
bar.sync 0;
ld.shared.f64 %fd67, [%rd284];
ld.shared.f64 %fd68, [%rd286];
setp.geu.f64	%p137, %fd68, %fd67;
@%p137 bra BB11_171;

cvt.u64.u32	%rd820, %r47;
add.s64 %rd822, %rd34, %rd820;
ld.shared.u8 %rs137, [%rd822];
mov.u32 %r1354, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB11_172;

BB11_171:
add.s32 %r1271, %r47, 16;
cvt.u64.u32	%rd823, %r1271;
add.s64 %rd825, %rd34, %rd823;
ld.shared.u8 %rs138, [%rd825];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1354, 1, 0, %p139;

BB11_172:
bfe.u32 %r768, %r16, 7, 1;
setp.ne.s32	%p140, %r1354, %r768;
@%p140 bra BB11_174;

add.s32 %r1277, %r47, 16;
mul.wide.u32 %rd1493, %r1277, 8;
mul.wide.u32 %rd1492, %r47, 8;
cvt.u64.u32	%rd826, %r47;
st.shared.f64 [%rd286], %fd67;
cvt.u64.u32	%rd830, %r1277;
st.shared.f64 [%rd284], %fd68;
add.s64 %rd834, %rd33, %rd1492;
ld.shared.u64 %rd835, [%rd834];
add.s64 %rd836, %rd33, %rd1493;
ld.shared.u64 %rd837, [%rd836];
st.shared.u64 [%rd834], %rd837;
st.shared.u64 [%rd836], %rd835;
add.s64 %rd839, %rd34, %rd826;
ld.shared.u8 %rs139, [%rd839];
add.s64 %rd840, %rd34, %rd830;
ld.shared.u8 %rs140, [%rd840];
st.shared.u8 [%rd839], %rs140;
st.shared.u8 [%rd840], %rs139;

BB11_174:
bar.sync 0;
ld.shared.f64 %fd69, [%rd185];
ld.shared.f64 %fd70, [%rd187];
setp.geu.f64	%p141, %fd70, %fd69;
@%p141 bra BB11_176;

cvt.u64.u32	%rd846, %r37;
add.s64 %rd848, %rd34, %rd846;
ld.shared.u8 %rs141, [%rd848];
mov.u32 %r1355, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB11_177;

BB11_176:
add.s32 %r1272, %r37, 8;
cvt.u64.u32	%rd849, %r1272;
add.s64 %rd851, %rd34, %rd849;
ld.shared.u8 %rs142, [%rd851];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1355, 1, 0, %p143;

BB11_177:
bfe.u32 %r790, %r16, 7, 1;
setp.ne.s32	%p144, %r1355, %r790;
@%p144 bra BB11_179;

add.s32 %r1276, %r37, 8;
mul.wide.u32 %rd1491, %r1276, 8;
mul.wide.u32 %rd1490, %r37, 8;
cvt.u64.u32	%rd852, %r37;
st.shared.f64 [%rd187], %fd69;
cvt.u64.u32	%rd856, %r1276;
st.shared.f64 [%rd185], %fd70;
add.s64 %rd860, %rd33, %rd1490;
ld.shared.u64 %rd861, [%rd860];
add.s64 %rd862, %rd33, %rd1491;
ld.shared.u64 %rd863, [%rd862];
st.shared.u64 [%rd860], %rd863;
st.shared.u64 [%rd862], %rd861;
add.s64 %rd865, %rd34, %rd852;
ld.shared.u8 %rs143, [%rd865];
add.s64 %rd866, %rd34, %rd856;
ld.shared.u8 %rs144, [%rd866];
st.shared.u8 [%rd865], %rs144;
st.shared.u8 [%rd866], %rs143;

BB11_179:
bar.sync 0;
ld.shared.f64 %fd71, [%rd112];
ld.shared.f64 %fd72, [%rd114];
setp.geu.f64	%p145, %fd72, %fd71;
@%p145 bra BB11_181;

cvt.u64.u32	%rd872, %r29;
add.s64 %rd874, %rd34, %rd872;
ld.shared.u8 %rs145, [%rd874];
mov.u32 %r1356, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB11_182;

BB11_181:
add.s32 %r1273, %r29, 4;
cvt.u64.u32	%rd875, %r1273;
add.s64 %rd877, %rd34, %rd875;
ld.shared.u8 %rs146, [%rd877];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1356, 1, 0, %p147;

BB11_182:
bfe.u32 %r812, %r16, 7, 1;
setp.ne.s32	%p148, %r1356, %r812;
@%p148 bra BB11_184;

add.s32 %r1289, %r29, 4;
mul.wide.u32 %rd1509, %r1289, 8;
mul.wide.u32 %rd1489, %r29, 8;
add.s32 %r1275, %r29, 4;
cvt.u64.u32	%rd878, %r29;
st.shared.f64 [%rd114], %fd71;
cvt.u64.u32	%rd882, %r1275;
st.shared.f64 [%rd112], %fd72;
add.s64 %rd886, %rd33, %rd1489;
ld.shared.u64 %rd887, [%rd886];
add.s64 %rd888, %rd33, %rd1509;
ld.shared.u64 %rd889, [%rd888];
st.shared.u64 [%rd886], %rd889;
st.shared.u64 [%rd888], %rd887;
add.s64 %rd891, %rd34, %rd878;
ld.shared.u8 %rs147, [%rd891];
add.s64 %rd892, %rd34, %rd882;
ld.shared.u8 %rs148, [%rd892];
st.shared.u8 [%rd891], %rs148;
st.shared.u8 [%rd892], %rs147;

BB11_184:
bar.sync 0;
ld.shared.f64 %fd73, [%rd65];
ld.shared.f64 %fd74, [%rd67];
setp.geu.f64	%p149, %fd74, %fd73;
@%p149 bra BB11_186;

cvt.u64.u32	%rd898, %r23;
add.s64 %rd900, %rd34, %rd898;
ld.shared.u8 %rs149, [%rd900];
mov.u32 %r1357, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB11_187;

BB11_186:
add.s32 %r1288, %r23, 2;
cvt.u64.u32	%rd901, %r1288;
add.s64 %rd903, %rd34, %rd901;
ld.shared.u8 %rs150, [%rd903];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1357, 1, 0, %p151;

BB11_187:
bfe.u32 %r834, %r16, 7, 1;
setp.ne.s32	%p152, %r1357, %r834;
@%p152 bra BB11_189;

add.s32 %r1274, %r23, 2;
mul.wide.u32 %rd1488, %r1274, 8;
mul.wide.u32 %rd1487, %r23, 8;
cvt.u64.u32	%rd904, %r23;
st.shared.f64 [%rd67], %fd73;
cvt.u64.u32	%rd908, %r1274;
st.shared.f64 [%rd65], %fd74;
add.s64 %rd912, %rd33, %rd1487;
ld.shared.u64 %rd913, [%rd912];
add.s64 %rd914, %rd33, %rd1488;
ld.shared.u64 %rd915, [%rd914];
st.shared.u64 [%rd912], %rd915;
st.shared.u64 [%rd914], %rd913;
add.s64 %rd917, %rd34, %rd904;
ld.shared.u8 %rs151, [%rd917];
add.s64 %rd918, %rd34, %rd908;
ld.shared.u8 %rs152, [%rd918];
st.shared.u8 [%rd917], %rs152;
st.shared.u8 [%rd918], %rs151;

BB11_189:
bar.sync 0;
ld.shared.f64 %fd75, [%rd45+8];
ld.shared.f64 %fd76, [%rd45];
setp.geu.f64	%p153, %fd76, %fd75;
@%p153 bra BB11_191;

cvt.u64.u32	%rd922, %r18;
add.s64 %rd924, %rd34, %rd922;
ld.shared.u8 %rs153, [%rd924];
mov.u32 %r1358, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB11_192;

BB11_191:
cvt.u64.u32	%rd925, %r18;
add.s64 %rd927, %rd34, %rd925;
ld.shared.u8 %rs154, [%rd927+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1358, 1, 0, %p155;

BB11_192:
bfe.u32 %r848, %r16, 7, 1;
setp.ne.s32	%p156, %r1358, %r848;
@%p156 bra BB11_194;

mul.wide.u32 %rd1486, %r18, 8;
cvt.u64.u32	%rd928, %r18;
st.shared.f64 [%rd45], %fd75;
st.shared.f64 [%rd45+8], %fd76;
add.s64 %rd933, %rd33, %rd1486;
ld.shared.u64 %rd934, [%rd933];
ld.shared.u64 %rd935, [%rd933+8];
st.shared.u64 [%rd933], %rd935;
st.shared.u64 [%rd933+8], %rd934;
add.s64 %rd937, %rd34, %rd928;
ld.shared.u8 %rs155, [%rd937];
ld.shared.u8 %rs156, [%rd937+1];
st.shared.u8 [%rd937], %rs156;
st.shared.u8 [%rd937+1], %rs155;

BB11_194:
bar.sync 0;
mov.u64 %rd1485, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r851, %r16, 255;
sub.s32 %r107, %r18, %r851;
add.s32 %r853, %r107, 256;
mul.wide.u32 %rd938, %r853, 8;
add.s64 %rd940, %rd1485, %rd938;
mul.wide.u32 %rd941, %r107, 8;
add.s64 %rd942, %rd1485, %rd941;
ld.shared.f64 %fd77, [%rd940];
ld.shared.f64 %fd78, [%rd942];
setp.geu.f64	%p157, %fd78, %fd77;
@%p157 bra BB11_196;

cvt.u64.u32	%rd943, %r107;
add.s64 %rd945, %rd34, %rd943;
ld.shared.u8 %rs157, [%rd945];
mov.u32 %r1359, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB11_197;

BB11_196:
add.s32 %r1307, %r107, 256;
cvt.u64.u32	%rd946, %r1307;
add.s64 %rd948, %rd34, %rd946;
ld.shared.u8 %rs158, [%rd948];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1359, 1, 0, %p159;

BB11_197:
mov.u32 %r1317, %tid.x;
bfe.u32 %r865, %r1317, 8, 1;
setp.ne.s32	%p160, %r1359, %r865;
@%p160 bra BB11_199;

mul.wide.u32 %rd1546, %r107, 8;
mov.u64 %rd1545, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1544, %rd1545, %rd1546;
add.s32 %r1308, %r107, 256;
mul.wide.u32 %rd1531, %r1308, 8;
mul.wide.u32 %rd1476, %r107, 8;
add.s64 %rd951, %rd33, %rd1476;
add.s64 %rd953, %rd33, %rd1531;
cvt.u64.u32	%rd954, %r107;
st.shared.f64 [%rd1544], %fd77;
cvt.u64.u32	%rd958, %r1308;
st.shared.f64 [%rd940], %fd78;
ld.shared.u64 %rd961, [%rd951];
ld.shared.u64 %rd962, [%rd953];
st.shared.u64 [%rd951], %rd962;
st.shared.u64 [%rd953], %rd961;
add.s64 %rd964, %rd34, %rd954;
ld.shared.u8 %rs159, [%rd964];
add.s64 %rd965, %rd34, %rd958;
ld.shared.u8 %rs160, [%rd965];
st.shared.u8 [%rd964], %rs160;
st.shared.u8 [%rd965], %rs159;

BB11_199:
bar.sync 0;
ld.shared.f64 %fd79, [%rd737];
ld.shared.f64 %fd80, [%rd739];
setp.geu.f64	%p161, %fd80, %fd79;
@%p161 bra BB11_201;

cvt.u64.u32	%rd971, %r89;
add.s64 %rd973, %rd34, %rd971;
ld.shared.u8 %rs161, [%rd973];
mov.u32 %r1360, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB11_202;

BB11_201:
add.s32 %r1262, %r89, 128;
cvt.u64.u32	%rd974, %r1262;
add.s64 %rd976, %rd34, %rd974;
ld.shared.u8 %rs162, [%rd976];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1360, 1, 0, %p163;

BB11_202:
mov.u32 %r1318, %tid.x;
bfe.u32 %r888, %r1318, 8, 1;
setp.ne.s32	%p164, %r1360, %r888;
@%p164 bra BB11_204;

add.s32 %r1264, %r89, 128;
mul.wide.u32 %rd1480, %r1264, 8;
mul.wide.u32 %rd1475, %r89, 8;
cvt.u64.u32	%rd977, %r89;
st.shared.f64 [%rd739], %fd79;
cvt.u64.u32	%rd981, %r1264;
st.shared.f64 [%rd737], %fd80;
add.s64 %rd985, %rd33, %rd1475;
ld.shared.u64 %rd986, [%rd985];
add.s64 %rd987, %rd33, %rd1480;
ld.shared.u64 %rd988, [%rd987];
st.shared.u64 [%rd985], %rd988;
st.shared.u64 [%rd987], %rd986;
add.s64 %rd990, %rd34, %rd977;
ld.shared.u8 %rs163, [%rd990];
add.s64 %rd991, %rd34, %rd981;
ld.shared.u8 %rs164, [%rd991];
st.shared.u8 [%rd990], %rs164;
st.shared.u8 [%rd991], %rs163;

BB11_204:
bar.sync 0;
ld.shared.f64 %fd81, [%rd560];
ld.shared.f64 %fd82, [%rd562];
setp.geu.f64	%p165, %fd82, %fd81;
@%p165 bra BB11_206;

cvt.u64.u32	%rd997, %r73;
add.s64 %rd999, %rd34, %rd997;
ld.shared.u8 %rs165, [%rd999];
mov.u32 %r1361, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB11_207;

BB11_206:
add.s32 %r1250, %r73, 64;
cvt.u64.u32	%rd1000, %r1250;
add.s64 %rd1002, %rd34, %rd1000;
ld.shared.u8 %rs166, [%rd1002];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1361, 1, 0, %p167;

BB11_207:
mov.u32 %r1314, %tid.x;
bfe.u32 %r910, %r1314, 8, 1;
setp.ne.s32	%p168, %r1361, %r910;
@%p168 bra BB11_209;

add.s32 %r1261, %r73, 64;
mul.wide.u32 %rd1474, %r1261, 8;
mul.wide.u32 %rd1473, %r73, 8;
cvt.u64.u32	%rd1003, %r73;
st.shared.f64 [%rd562], %fd81;
cvt.u64.u32	%rd1007, %r1261;
st.shared.f64 [%rd560], %fd82;
add.s64 %rd1011, %rd33, %rd1473;
ld.shared.u64 %rd1012, [%rd1011];
add.s64 %rd1013, %rd33, %rd1474;
ld.shared.u64 %rd1014, [%rd1013];
st.shared.u64 [%rd1011], %rd1014;
st.shared.u64 [%rd1013], %rd1012;
add.s64 %rd1016, %rd34, %rd1003;
ld.shared.u8 %rs167, [%rd1016];
add.s64 %rd1017, %rd34, %rd1007;
ld.shared.u8 %rs168, [%rd1017];
st.shared.u8 [%rd1016], %rs168;
st.shared.u8 [%rd1017], %rs167;

BB11_209:
bar.sync 0;
ld.shared.f64 %fd83, [%rd409];
ld.shared.f64 %fd84, [%rd411];
setp.geu.f64	%p169, %fd84, %fd83;
@%p169 bra BB11_211;

cvt.u64.u32	%rd1023, %r59;
add.s64 %rd1025, %rd34, %rd1023;
ld.shared.u8 %rs169, [%rd1025];
mov.u32 %r1362, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB11_212;

BB11_211:
add.s32 %r1251, %r59, 32;
cvt.u64.u32	%rd1026, %r1251;
add.s64 %rd1028, %rd34, %rd1026;
ld.shared.u8 %rs170, [%rd1028];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1362, 1, 0, %p171;

BB11_212:
mov.u32 %r1315, %tid.x;
bfe.u32 %r932, %r1315, 8, 1;
setp.ne.s32	%p172, %r1362, %r932;
@%p172 bra BB11_214;

add.s32 %r1260, %r59, 32;
mul.wide.u32 %rd1472, %r1260, 8;
mul.wide.u32 %rd1471, %r59, 8;
cvt.u64.u32	%rd1029, %r59;
st.shared.f64 [%rd411], %fd83;
cvt.u64.u32	%rd1033, %r1260;
st.shared.f64 [%rd409], %fd84;
add.s64 %rd1037, %rd33, %rd1471;
ld.shared.u64 %rd1038, [%rd1037];
add.s64 %rd1039, %rd33, %rd1472;
ld.shared.u64 %rd1040, [%rd1039];
st.shared.u64 [%rd1037], %rd1040;
st.shared.u64 [%rd1039], %rd1038;
add.s64 %rd1042, %rd34, %rd1029;
ld.shared.u8 %rs171, [%rd1042];
add.s64 %rd1043, %rd34, %rd1033;
ld.shared.u8 %rs172, [%rd1043];
st.shared.u8 [%rd1042], %rs172;
st.shared.u8 [%rd1043], %rs171;

BB11_214:
bar.sync 0;
ld.shared.f64 %fd85, [%rd284];
ld.shared.f64 %fd86, [%rd286];
setp.geu.f64	%p173, %fd86, %fd85;
@%p173 bra BB11_216;

cvt.u64.u32	%rd1049, %r47;
add.s64 %rd1051, %rd34, %rd1049;
ld.shared.u8 %rs173, [%rd1051];
mov.u32 %r1363, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB11_217;

BB11_216:
add.s32 %r1252, %r47, 16;
cvt.u64.u32	%rd1052, %r1252;
add.s64 %rd1054, %rd34, %rd1052;
ld.shared.u8 %rs174, [%rd1054];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1363, 1, 0, %p175;

BB11_217:
mov.u32 %r1316, %tid.x;
bfe.u32 %r954, %r1316, 8, 1;
setp.ne.s32	%p176, %r1363, %r954;
@%p176 bra BB11_219;

add.s32 %r1259, %r47, 16;
mul.wide.u32 %rd1470, %r1259, 8;
mul.wide.u32 %rd1469, %r47, 8;
cvt.u64.u32	%rd1055, %r47;
st.shared.f64 [%rd286], %fd85;
cvt.u64.u32	%rd1059, %r1259;
st.shared.f64 [%rd284], %fd86;
add.s64 %rd1063, %rd33, %rd1469;
ld.shared.u64 %rd1064, [%rd1063];
add.s64 %rd1065, %rd33, %rd1470;
ld.shared.u64 %rd1066, [%rd1065];
st.shared.u64 [%rd1063], %rd1066;
st.shared.u64 [%rd1065], %rd1064;
add.s64 %rd1068, %rd34, %rd1055;
ld.shared.u8 %rs175, [%rd1068];
add.s64 %rd1069, %rd34, %rd1059;
ld.shared.u8 %rs176, [%rd1069];
st.shared.u8 [%rd1068], %rs176;
st.shared.u8 [%rd1069], %rs175;

BB11_219:
bar.sync 0;
ld.shared.f64 %fd87, [%rd185];
ld.shared.f64 %fd88, [%rd187];
setp.geu.f64	%p177, %fd88, %fd87;
@%p177 bra BB11_221;

cvt.u64.u32	%rd1075, %r37;
add.s64 %rd1077, %rd34, %rd1075;
ld.shared.u8 %rs177, [%rd1077];
mov.u32 %r1364, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB11_222;

BB11_221:
add.s32 %r1253, %r37, 8;
cvt.u64.u32	%rd1078, %r1253;
add.s64 %rd1080, %rd34, %rd1078;
ld.shared.u8 %rs178, [%rd1080];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1364, 1, 0, %p179;

BB11_222:
mov.u32 %r1311, %tid.x;
bfe.u32 %r976, %r1311, 8, 1;
setp.ne.s32	%p180, %r1364, %r976;
@%p180 bra BB11_224;

add.s32 %r1258, %r37, 8;
mul.wide.u32 %rd1468, %r1258, 8;
mul.wide.u32 %rd1467, %r37, 8;
cvt.u64.u32	%rd1081, %r37;
st.shared.f64 [%rd187], %fd87;
cvt.u64.u32	%rd1085, %r1258;
st.shared.f64 [%rd185], %fd88;
add.s64 %rd1089, %rd33, %rd1467;
ld.shared.u64 %rd1090, [%rd1089];
add.s64 %rd1091, %rd33, %rd1468;
ld.shared.u64 %rd1092, [%rd1091];
st.shared.u64 [%rd1089], %rd1092;
st.shared.u64 [%rd1091], %rd1090;
add.s64 %rd1094, %rd34, %rd1081;
ld.shared.u8 %rs179, [%rd1094];
add.s64 %rd1095, %rd34, %rd1085;
ld.shared.u8 %rs180, [%rd1095];
st.shared.u8 [%rd1094], %rs180;
st.shared.u8 [%rd1095], %rs179;

BB11_224:
bar.sync 0;
ld.shared.f64 %fd89, [%rd112];
ld.shared.f64 %fd90, [%rd114];
setp.geu.f64	%p181, %fd90, %fd89;
@%p181 bra BB11_226;

cvt.u64.u32	%rd1101, %r29;
add.s64 %rd1103, %rd34, %rd1101;
ld.shared.u8 %rs181, [%rd1103];
mov.u32 %r1365, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB11_227;

BB11_226:
add.s32 %r1254, %r29, 4;
cvt.u64.u32	%rd1104, %r1254;
add.s64 %rd1106, %rd34, %rd1104;
ld.shared.u8 %rs182, [%rd1106];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1365, 1, 0, %p183;

BB11_227:
mov.u32 %r1312, %tid.x;
bfe.u32 %r998, %r1312, 8, 1;
setp.ne.s32	%p184, %r1365, %r998;
@%p184 bra BB11_229;

add.s32 %r1263, %r29, 4;
mul.wide.u32 %rd1479, %r1263, 8;
mul.wide.u32 %rd1466, %r29, 8;
add.s32 %r1257, %r29, 4;
cvt.u64.u32	%rd1107, %r29;
st.shared.f64 [%rd114], %fd89;
cvt.u64.u32	%rd1111, %r1257;
st.shared.f64 [%rd112], %fd90;
add.s64 %rd1115, %rd33, %rd1466;
ld.shared.u64 %rd1116, [%rd1115];
add.s64 %rd1117, %rd33, %rd1479;
ld.shared.u64 %rd1118, [%rd1117];
st.shared.u64 [%rd1115], %rd1118;
st.shared.u64 [%rd1117], %rd1116;
add.s64 %rd1120, %rd34, %rd1107;
ld.shared.u8 %rs183, [%rd1120];
add.s64 %rd1121, %rd34, %rd1111;
ld.shared.u8 %rs184, [%rd1121];
st.shared.u8 [%rd1120], %rs184;
st.shared.u8 [%rd1121], %rs183;

BB11_229:
bar.sync 0;
ld.shared.f64 %fd91, [%rd65];
ld.shared.f64 %fd92, [%rd67];
setp.geu.f64	%p185, %fd92, %fd91;
@%p185 bra BB11_231;

cvt.u64.u32	%rd1127, %r23;
add.s64 %rd1129, %rd34, %rd1127;
ld.shared.u8 %rs185, [%rd1129];
mov.u32 %r1366, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB11_232;

BB11_231:
add.s32 %r1255, %r23, 2;
cvt.u64.u32	%rd1130, %r1255;
add.s64 %rd1132, %rd34, %rd1130;
ld.shared.u8 %rs186, [%rd1132];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1366, 1, 0, %p187;

BB11_232:
mov.u32 %r1313, %tid.x;
bfe.u32 %r1020, %r1313, 8, 1;
setp.ne.s32	%p188, %r1366, %r1020;
@%p188 bra BB11_234;

add.s32 %r1256, %r23, 2;
mul.wide.u32 %rd1465, %r1256, 8;
mul.wide.u32 %rd1464, %r23, 8;
cvt.u64.u32	%rd1133, %r23;
st.shared.f64 [%rd67], %fd91;
cvt.u64.u32	%rd1137, %r1256;
st.shared.f64 [%rd65], %fd92;
add.s64 %rd1141, %rd33, %rd1464;
ld.shared.u64 %rd1142, [%rd1141];
add.s64 %rd1143, %rd33, %rd1465;
ld.shared.u64 %rd1144, [%rd1143];
st.shared.u64 [%rd1141], %rd1144;
st.shared.u64 [%rd1143], %rd1142;
add.s64 %rd1146, %rd34, %rd1133;
ld.shared.u8 %rs187, [%rd1146];
add.s64 %rd1147, %rd34, %rd1137;
ld.shared.u8 %rs188, [%rd1147];
st.shared.u8 [%rd1146], %rs188;
st.shared.u8 [%rd1147], %rs187;

BB11_234:
bar.sync 0;
ld.shared.f64 %fd93, [%rd45+8];
ld.shared.f64 %fd94, [%rd45];
setp.geu.f64	%p189, %fd94, %fd93;
@%p189 bra BB11_236;

cvt.u64.u32	%rd1151, %r18;
add.s64 %rd1153, %rd34, %rd1151;
ld.shared.u8 %rs189, [%rd1153];
mov.u32 %r1367, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB11_237;

BB11_236:
cvt.u64.u32	%rd1154, %r18;
add.s64 %rd1156, %rd34, %rd1154;
ld.shared.u8 %rs190, [%rd1156+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1367, 1, 0, %p191;

BB11_237:
mov.u32 %r1265, %tid.x;
bfe.u32 %r1034, %r1265, 8, 1;
setp.ne.s32	%p192, %r1367, %r1034;
@%p192 bra BB11_239;

mul.wide.u32 %rd1478, %r18, 8;
cvt.u64.u32	%rd1157, %r18;
st.shared.f64 [%rd45], %fd93;
st.shared.f64 [%rd45+8], %fd94;
add.s64 %rd1162, %rd33, %rd1478;
ld.shared.u64 %rd1163, [%rd1162];
ld.shared.u64 %rd1164, [%rd1162+8];
st.shared.u64 [%rd1162], %rd1164;
st.shared.u64 [%rd1162+8], %rd1163;
add.s64 %rd1166, %rd34, %rd1157;
ld.shared.u8 %rs191, [%rd1166];
ld.shared.u8 %rs192, [%rd1166+1];
st.shared.u8 [%rd1166], %rs192;
st.shared.u8 [%rd1166+1], %rs191;

BB11_239:
bar.sync 0;
mov.u32 %r1266, %tid.x;
mov.u64 %rd1463, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1037, %r1266, 511;
sub.s32 %r1038, %r18, %r1037;
add.s32 %r1039, %r1038, 512;
mul.wide.u32 %rd1167, %r1039, 8;
add.s64 %rd1169, %rd1463, %rd1167;
mul.wide.u32 %rd1170, %r1038, 8;
add.s64 %rd1171, %rd1463, %rd1170;
ld.shared.f64 %fd95, [%rd1169];
ld.shared.f64 %fd96, [%rd1171];
setp.geu.f64	%p193, %fd96, %fd95;
@%p193 bra BB11_241;

cvt.u64.u32	%rd1172, %r1038;
add.s64 %rd1174, %rd34, %rd1172;
ld.shared.u8 %rs193, [%rd1174];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB11_243;

BB11_241:
add.s32 %r1268, %r1038, 512;
cvt.u64.u32	%rd1175, %r1268;
add.s64 %rd1177, %rd34, %rd1175;
ld.shared.u8 %rs1, [%rd1177];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB11_243;

mul.wide.u32 %rd1537, %r1039, 8;
mov.u64 %rd1536, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1535, %rd1536, %rd1537;
mul.wide.u32 %rd1484, %r1038, 8;
mov.u64 %rd1483, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1482, %rd1483, %rd1484;
add.s32 %r1269, %r1038, 512;
mul.wide.u32 %rd1447, %r1269, 8;
mul.wide.u32 %rd1446, %r1038, 8;
cvt.u64.u32	%rd1178, %r1038;
st.shared.f64 [%rd1482], %fd95;
st.shared.f64 [%rd1535], %fd96;
add.s64 %rd1186, %rd33, %rd1446;
ld.shared.u64 %rd1187, [%rd1186];
add.s64 %rd1188, %rd33, %rd1447;
ld.shared.u64 %rd1189, [%rd1188];
st.shared.u64 [%rd1186], %rd1189;
st.shared.u64 [%rd1188], %rd1187;
add.s64 %rd1191, %rd34, %rd1178;
ld.shared.u8 %rs194, [%rd1191];
st.shared.u8 [%rd1191], %rs1;
st.shared.u8 [%rd1177], %rs194;

BB11_243:
bar.sync 0;
mul.wide.u32 %rd1543, %r107, 8;
mov.u64 %rd1542, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1541, %rd1542, %rd1543;
ld.shared.f64 %fd97, [%rd940];
ld.shared.f64 %fd98, [%rd1541];
setp.geu.f64	%p196, %fd98, %fd97;
@%p196 bra BB11_245;

cvt.u64.u32	%rd1198, %r107;
add.s64 %rd1200, %rd34, %rd1198;
ld.shared.u8 %rs195, [%rd1200];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB11_247;

BB11_245:
add.s32 %r1224, %r107, 256;
cvt.u64.u32	%rd1201, %r1224;
add.s64 %rd1203, %rd34, %rd1201;
ld.shared.u8 %rs2, [%rd1203];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB11_247;

mul.wide.u32 %rd1540, %r107, 8;
mov.u64 %rd1539, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1538, %rd1539, %rd1540;
mul.wide.u32 %rd1481, %r853, 8;
mul.wide.u32 %rd1448, %r107, 8;
cvt.u64.u32	%rd1204, %r107;
st.shared.f64 [%rd1538], %fd97;
st.shared.f64 [%rd940], %fd98;
add.s64 %rd1212, %rd33, %rd1448;
ld.shared.u64 %rd1213, [%rd1212];
add.s64 %rd1214, %rd33, %rd1481;
ld.shared.u64 %rd1215, [%rd1214];
st.shared.u64 [%rd1212], %rd1215;
st.shared.u64 [%rd1214], %rd1213;
add.s64 %rd1217, %rd34, %rd1204;
ld.shared.u8 %rs196, [%rd1217];
st.shared.u8 [%rd1217], %rs2;
st.shared.u8 [%rd1203], %rs196;

BB11_247:
bar.sync 0;
ld.shared.f64 %fd99, [%rd737];
ld.shared.f64 %fd100, [%rd739];
setp.geu.f64	%p199, %fd100, %fd99;
@%p199 bra BB11_249;

cvt.u64.u32	%rd1224, %r89;
add.s64 %rd1226, %rd34, %rd1224;
ld.shared.u8 %rs197, [%rd1226];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB11_251;

BB11_249:
add.s32 %r1225, %r89, 128;
cvt.u64.u32	%rd1227, %r1225;
add.s64 %rd1229, %rd34, %rd1227;
ld.shared.u8 %rs3, [%rd1229];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB11_251;

add.s32 %r1226, %r89, 128;
mul.wide.u32 %rd1450, %r1226, 8;
mul.wide.u32 %rd1449, %r89, 8;
cvt.u64.u32	%rd1230, %r89;
st.shared.f64 [%rd739], %fd99;
st.shared.f64 [%rd737], %fd100;
add.s64 %rd1238, %rd33, %rd1449;
ld.shared.u64 %rd1239, [%rd1238];
add.s64 %rd1240, %rd33, %rd1450;
ld.shared.u64 %rd1241, [%rd1240];
st.shared.u64 [%rd1238], %rd1241;
st.shared.u64 [%rd1240], %rd1239;
add.s64 %rd1243, %rd34, %rd1230;
ld.shared.u8 %rs198, [%rd1243];
st.shared.u8 [%rd1243], %rs3;
st.shared.u8 [%rd1229], %rs198;

BB11_251:
bar.sync 0;
ld.shared.f64 %fd101, [%rd560];
ld.shared.f64 %fd102, [%rd562];
setp.geu.f64	%p202, %fd102, %fd101;
@%p202 bra BB11_253;

cvt.u64.u32	%rd1250, %r73;
add.s64 %rd1252, %rd34, %rd1250;
ld.shared.u8 %rs199, [%rd1252];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB11_255;

BB11_253:
add.s32 %r1227, %r73, 64;
cvt.u64.u32	%rd1253, %r1227;
add.s64 %rd1255, %rd34, %rd1253;
ld.shared.u8 %rs4, [%rd1255];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB11_255;

add.s32 %r1228, %r73, 64;
mul.wide.u32 %rd1452, %r1228, 8;
mul.wide.u32 %rd1451, %r73, 8;
cvt.u64.u32	%rd1256, %r73;
st.shared.f64 [%rd562], %fd101;
st.shared.f64 [%rd560], %fd102;
add.s64 %rd1264, %rd33, %rd1451;
ld.shared.u64 %rd1265, [%rd1264];
add.s64 %rd1266, %rd33, %rd1452;
ld.shared.u64 %rd1267, [%rd1266];
st.shared.u64 [%rd1264], %rd1267;
st.shared.u64 [%rd1266], %rd1265;
add.s64 %rd1269, %rd34, %rd1256;
ld.shared.u8 %rs200, [%rd1269];
st.shared.u8 [%rd1269], %rs4;
st.shared.u8 [%rd1255], %rs200;

BB11_255:
bar.sync 0;
ld.shared.f64 %fd103, [%rd409];
ld.shared.f64 %fd104, [%rd411];
setp.geu.f64	%p205, %fd104, %fd103;
@%p205 bra BB11_257;

cvt.u64.u32	%rd1276, %r59;
add.s64 %rd1278, %rd34, %rd1276;
ld.shared.u8 %rs201, [%rd1278];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB11_259;

BB11_257:
add.s32 %r1229, %r59, 32;
cvt.u64.u32	%rd1279, %r1229;
add.s64 %rd1281, %rd34, %rd1279;
ld.shared.u8 %rs5, [%rd1281];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB11_259;

add.s32 %r1230, %r59, 32;
mul.wide.u32 %rd1454, %r1230, 8;
mul.wide.u32 %rd1453, %r59, 8;
cvt.u64.u32	%rd1282, %r59;
st.shared.f64 [%rd411], %fd103;
st.shared.f64 [%rd409], %fd104;
add.s64 %rd1290, %rd33, %rd1453;
ld.shared.u64 %rd1291, [%rd1290];
add.s64 %rd1292, %rd33, %rd1454;
ld.shared.u64 %rd1293, [%rd1292];
st.shared.u64 [%rd1290], %rd1293;
st.shared.u64 [%rd1292], %rd1291;
add.s64 %rd1295, %rd34, %rd1282;
ld.shared.u8 %rs202, [%rd1295];
st.shared.u8 [%rd1295], %rs5;
st.shared.u8 [%rd1281], %rs202;

BB11_259:
bar.sync 0;
ld.shared.f64 %fd105, [%rd284];
ld.shared.f64 %fd106, [%rd286];
setp.geu.f64	%p208, %fd106, %fd105;
@%p208 bra BB11_261;

cvt.u64.u32	%rd1302, %r47;
add.s64 %rd1304, %rd34, %rd1302;
ld.shared.u8 %rs203, [%rd1304];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB11_263;

BB11_261:
add.s32 %r1231, %r47, 16;
cvt.u64.u32	%rd1305, %r1231;
add.s64 %rd1307, %rd34, %rd1305;
ld.shared.u8 %rs6, [%rd1307];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB11_263;

add.s32 %r1232, %r47, 16;
mul.wide.u32 %rd1456, %r1232, 8;
mul.wide.u32 %rd1455, %r47, 8;
cvt.u64.u32	%rd1308, %r47;
st.shared.f64 [%rd286], %fd105;
st.shared.f64 [%rd284], %fd106;
add.s64 %rd1316, %rd33, %rd1455;
ld.shared.u64 %rd1317, [%rd1316];
add.s64 %rd1318, %rd33, %rd1456;
ld.shared.u64 %rd1319, [%rd1318];
st.shared.u64 [%rd1316], %rd1319;
st.shared.u64 [%rd1318], %rd1317;
add.s64 %rd1321, %rd34, %rd1308;
ld.shared.u8 %rs204, [%rd1321];
st.shared.u8 [%rd1321], %rs6;
st.shared.u8 [%rd1307], %rs204;

BB11_263:
bar.sync 0;
ld.shared.f64 %fd107, [%rd185];
ld.shared.f64 %fd108, [%rd187];
setp.geu.f64	%p211, %fd108, %fd107;
@%p211 bra BB11_265;

cvt.u64.u32	%rd1328, %r37;
add.s64 %rd1330, %rd34, %rd1328;
ld.shared.u8 %rs205, [%rd1330];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB11_267;

BB11_265:
add.s32 %r1233, %r37, 8;
cvt.u64.u32	%rd1331, %r1233;
add.s64 %rd1333, %rd34, %rd1331;
ld.shared.u8 %rs7, [%rd1333];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB11_267;

add.s32 %r1234, %r37, 8;
mul.wide.u32 %rd1458, %r1234, 8;
mul.wide.u32 %rd1457, %r37, 8;
cvt.u64.u32	%rd1334, %r37;
st.shared.f64 [%rd187], %fd107;
st.shared.f64 [%rd185], %fd108;
add.s64 %rd1342, %rd33, %rd1457;
ld.shared.u64 %rd1343, [%rd1342];
add.s64 %rd1344, %rd33, %rd1458;
ld.shared.u64 %rd1345, [%rd1344];
st.shared.u64 [%rd1342], %rd1345;
st.shared.u64 [%rd1344], %rd1343;
add.s64 %rd1347, %rd34, %rd1334;
ld.shared.u8 %rs206, [%rd1347];
st.shared.u8 [%rd1347], %rs7;
st.shared.u8 [%rd1333], %rs206;

BB11_267:
bar.sync 0;
ld.shared.f64 %fd109, [%rd112];
ld.shared.f64 %fd110, [%rd114];
setp.geu.f64	%p214, %fd110, %fd109;
@%p214 bra BB11_269;

cvt.u64.u32	%rd1354, %r29;
add.s64 %rd1356, %rd34, %rd1354;
ld.shared.u8 %rs207, [%rd1356];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB11_271;

BB11_269:
add.s32 %r1235, %r29, 4;
cvt.u64.u32	%rd1357, %r1235;
add.s64 %rd1359, %rd34, %rd1357;
ld.shared.u8 %rs8, [%rd1359];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB11_271;

add.s32 %r1236, %r29, 4;
mul.wide.u32 %rd1460, %r1236, 8;
mul.wide.u32 %rd1459, %r29, 8;
cvt.u64.u32	%rd1360, %r29;
st.shared.f64 [%rd114], %fd109;
st.shared.f64 [%rd112], %fd110;
add.s64 %rd1368, %rd33, %rd1459;
ld.shared.u64 %rd1369, [%rd1368];
add.s64 %rd1370, %rd33, %rd1460;
ld.shared.u64 %rd1371, [%rd1370];
st.shared.u64 [%rd1368], %rd1371;
st.shared.u64 [%rd1370], %rd1369;
add.s64 %rd1373, %rd34, %rd1360;
ld.shared.u8 %rs208, [%rd1373];
st.shared.u8 [%rd1373], %rs8;
st.shared.u8 [%rd1359], %rs208;

BB11_271:
bar.sync 0;
ld.shared.f64 %fd111, [%rd65];
ld.shared.f64 %fd112, [%rd67];
setp.geu.f64	%p217, %fd112, %fd111;
@%p217 bra BB11_273;

cvt.u64.u32	%rd1380, %r23;
add.s64 %rd1382, %rd34, %rd1380;
ld.shared.u8 %rs209, [%rd1382];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB11_275;

BB11_273:
add.s32 %r1237, %r23, 2;
cvt.u64.u32	%rd1383, %r1237;
add.s64 %rd1385, %rd34, %rd1383;
ld.shared.u8 %rs9, [%rd1385];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB11_275;

add.s32 %r1238, %r23, 2;
mul.wide.u32 %rd1462, %r1238, 8;
mul.wide.u32 %rd1461, %r23, 8;
cvt.u64.u32	%rd1386, %r23;
st.shared.f64 [%rd67], %fd111;
st.shared.f64 [%rd65], %fd112;
add.s64 %rd1394, %rd33, %rd1461;
ld.shared.u64 %rd1395, [%rd1394];
add.s64 %rd1396, %rd33, %rd1462;
ld.shared.u64 %rd1397, [%rd1396];
st.shared.u64 [%rd1394], %rd1397;
st.shared.u64 [%rd1396], %rd1395;
add.s64 %rd1399, %rd34, %rd1386;
ld.shared.u8 %rs210, [%rd1399];
st.shared.u8 [%rd1399], %rs9;
st.shared.u8 [%rd1385], %rs210;

BB11_275:
bar.sync 0;
ld.shared.f64 %fd113, [%rd45+8];
ld.shared.f64 %fd114, [%rd45];
setp.geu.f64	%p220, %fd114, %fd113;
@%p220 bra BB11_277;

cvt.u64.u32	%rd1404, %r18;
add.s64 %rd1406, %rd34, %rd1404;
ld.shared.u8 %rs211, [%rd1406];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB11_279;

BB11_277:
cvt.u64.u32	%rd1407, %r18;
add.s64 %rd1409, %rd34, %rd1407;
ld.shared.u8 %rs10, [%rd1409+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB11_279;

mul.wide.u32 %rd1477, %r18, 8;
st.shared.f64 [%rd45], %fd113;
st.shared.f64 [%rd45+8], %fd114;
add.s64 %rd1415, %rd33, %rd1477;
ld.shared.u64 %rd1416, [%rd1415];
ld.shared.u64 %rd1417, [%rd1415+8];
st.shared.u64 [%rd1415], %rd1417;
st.shared.u64 [%rd1415+8], %rd1416;
ld.shared.u8 %rs212, [%rd1409];
st.shared.u8 [%rd1409], %rs10;
st.shared.u8 [%rd1409+1], %rs212;

BB11_279:
ld.param.u32 %r1240, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1239, %tid.x;
setp.lt.u32	%p224, %r1239, %r1240;
bar.sync 0;
@!%p224 bra BB11_281;
bra.uni BB11_280;

BB11_280:
mov.u32 %r1267, %tid.x;
ld.param.u32 %r1249, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1248, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd117, [%rd11];
mad.lo.s32 %r1216, %r1267, %r1248, %r4;
cvta.to.global.u64 %rd1423, %rd8;
mul.wide.u32 %rd1424, %r1216, 8;
add.s64 %rd1425, %rd1423, %rd1424;
st.global.f64 [%rd1425], %fd117;
ld.shared.u64 %rd1428, [%rd12];
ld.local.u64 %rd1429, [%rd2];
cvta.to.global.u64 %rd1430, %rd1429;
mad.lo.s32 %r1217, %r1267, %r1249, %r15;
mul.wide.u32 %rd1431, %r1217, 8;
add.s64 %rd1432, %rd1430, %rd1431;
st.global.u64 [%rd1432], %rd1428;

BB11_281:
mov.u32 %r1243, %tid.x;
ld.param.u32 %r1242, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1241, %r1243, 512;
setp.ge.u32	%p225, %r1241, %r1242;
@%p225 bra BB11_283;

mov.u32 %r1247, %tid.x;
add.s32 %r1246, %r1247, 512;
ld.param.u32 %r1245, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1244, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd118, [%rd11+4096];
mad.lo.s32 %r1222, %r1246, %r1244, %r4;
cvta.to.global.u64 %rd1436, %rd8;
mul.wide.u32 %rd1437, %r1222, 8;
add.s64 %rd1438, %rd1436, %rd1437;
st.global.f64 [%rd1438], %fd118;
ld.shared.u64 %rd1441, [%rd12+4096];
ld.local.u64 %rd1442, [%rd2];
cvta.to.global.u64 %rd1443, %rd1442;
mad.lo.s32 %r1223, %r1246, %r1245, %r15;
mul.wide.u32 %rd1444, %r1223, 8;
add.s64 %rd1445, %rd1443, %rd1444;
st.global.u64 [%rd1445], %rd1441;

BB11_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot12[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<108>;
.reg .b32 %r<683>;
.reg .f64 %fd<67>;
.reg .b64 %rd<798>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd797, __local_depot12;
cvta.local.u64 %SP, %rd797;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r658, 0;
mov.pred %p4, 0;
@%p4 bra BB12_2;

BB12_1:
mul.wide.s32 %rd17, %r658, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r658, %r658, 1;
setp.lt.u32	%p5, %r658, 27;
@%p5 bra BB12_1;

BB12_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r660, %r82, %r83, %r84;
setp.ge.u32	%p6, %r660, %r74;
@%p6 bra BB12_151;

ld.param.u32 %r86, [%rd1+12];
ld.param.u32 %r87, [%rd1+112];
rem.u32 %r88, %r660, %r86;
mul.lo.s32 %r89, %r87, %r88;
div.u32 %r90, %r660, %r86;
ld.param.u32 %r91, [%rd1+108];
mad.lo.s32 %r4, %r91, %r90, %r89;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r659, %r5, -1;
mov.u32 %r661, 0;
setp.lt.s32	%p7, %r659, 1;
@%p7 bra BB12_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd794, %rd2, %rd21;
mov.u32 %r661, 0;

BB12_5:
ld.local.u32 %r93, [%rd794+4];
rem.u32 %r94, %r660, %r93;
ld.local.u32 %r95, [%rd794+104];
mad.lo.s32 %r661, %r95, %r94, %r661;
div.u32 %r660, %r660, %r93;
add.s64 %rd794, %rd794, -4;
add.s32 %r659, %r659, -1;
setp.gt.s32	%p8, %r659, 0;
@%p8 bra BB12_5;

BB12_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r96, [%rd2+108];
mad.lo.s32 %r15, %r96, %r660, %r661;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r75;
@%p9 bra BB12_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r97, %r16, %r76, %r4;
mul.wide.u32 %rd23, %r97, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd65, [%rd24];

BB12_8:
mov.u64 %rd795, 0;
@%p9 bra BB12_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r98, %r16, %r77, %r15;
mul.wide.u32 %rd28, %r98, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd795, [%rd29];

BB12_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd65;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd795;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs8;
setp.lt.u32	%p2, %r17, %r75;
mov.f64 %fd66, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r75;
@%p11 bra BB12_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r99, %r17, %r76, %r4;
mul.wide.u32 %rd36, %r99, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd66, [%rd37];

BB12_12:
mov.u64 %rd796, 0;
@%p11 bra BB12_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r100, %r17, %r77, %r15;
mul.wide.u32 %rd41, %r100, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd796, [%rd42];

BB12_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.f64 [%rd11+512], %fd66;
st.shared.u64 [%rd12+512], %rd796;
st.shared.u8 [%rd13+64], %rs9;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.leu.f64	%p13, %fd6, %fd5;
@%p13 bra BB12_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs10, [%rd48];
mov.u32 %r662, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB12_17;

BB12_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs11, [%rd51+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r662, 1, 0, %p15;

BB12_17:
and.b32 %r107, %r16, 1;
setp.ne.s32	%p16, %r662, %r107;
@%p16 bra BB12_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs12, [%rd62];
ld.shared.u8 %rs13, [%rd62+1];
st.shared.u8 [%rd62], %rs13;
st.shared.u8 [%rd62+1], %rs12;

BB12_19:
bar.sync 0;
sub.s32 %r23, %r18, %r107;
add.s32 %r113, %r23, 2;
mul.wide.u32 %rd63, %r113, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.leu.f64	%p17, %fd8, %fd7;
@%p17 bra BB12_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs14, [%rd70];
mov.u32 %r663, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB12_22;

BB12_21:
cvt.u64.u32	%rd71, %r113;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs15, [%rd73];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r663, 1, 0, %p19;

BB12_22:
bfe.u32 %r125, %r16, 1, 1;
setp.ne.s32	%p20, %r663, %r125;
@%p20 bra BB12_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r113;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs16, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs17, [%rd90];
st.shared.u8 [%rd89], %rs17;
st.shared.u8 [%rd90], %rs16;

BB12_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.leu.f64	%p21, %fd10, %fd9;
@%p21 bra BB12_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs18, [%rd96];
mov.u32 %r664, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB12_27;

BB12_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs19, [%rd99+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r664, 1, 0, %p23;

BB12_27:
bfe.u32 %r140, %r16, 1, 1;
setp.ne.s32	%p24, %r664, %r140;
@%p24 bra BB12_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs20, [%rd109];
ld.shared.u8 %rs21, [%rd109+1];
st.shared.u8 [%rd109], %rs21;
st.shared.u8 [%rd109+1], %rs20;

BB12_29:
bar.sync 0;
and.b32 %r143, %r16, 3;
sub.s32 %r29, %r18, %r143;
add.s32 %r145, %r29, 4;
mul.wide.u32 %rd110, %r145, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.leu.f64	%p25, %fd12, %fd11;
@%p25 bra BB12_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs22, [%rd117];
mov.u32 %r665, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB12_32;

BB12_31:
cvt.u64.u32	%rd118, %r145;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs23, [%rd120];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r665, 1, 0, %p27;

BB12_32:
bfe.u32 %r157, %r16, 2, 1;
setp.ne.s32	%p28, %r665, %r157;
@%p28 bra BB12_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r145;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs24, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs25, [%rd137];
st.shared.u8 [%rd136], %rs25;
st.shared.u8 [%rd137], %rs24;

BB12_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.leu.f64	%p29, %fd14, %fd13;
@%p29 bra BB12_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs26, [%rd145];
mov.u32 %r666, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB12_37;

BB12_36:
cvt.u64.u32	%rd146, %r113;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs27, [%rd148];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r666, 1, 0, %p31;

BB12_37:
bfe.u32 %r180, %r16, 2, 1;
setp.ne.s32	%p32, %r666, %r180;
@%p32 bra BB12_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r113;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs28, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs29, [%rd163];
st.shared.u8 [%rd162], %rs29;
st.shared.u8 [%rd163], %rs28;

BB12_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.leu.f64	%p33, %fd16, %fd15;
@%p33 bra BB12_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs30, [%rd169];
mov.u32 %r667, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB12_42;

BB12_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs31, [%rd172+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r667, 1, 0, %p35;

BB12_42:
bfe.u32 %r194, %r16, 2, 1;
setp.ne.s32	%p36, %r667, %r194;
@%p36 bra BB12_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs32, [%rd182];
ld.shared.u8 %rs33, [%rd182+1];
st.shared.u8 [%rd182], %rs33;
st.shared.u8 [%rd182+1], %rs32;

BB12_44:
bar.sync 0;
and.b32 %r197, %r16, 7;
sub.s32 %r37, %r18, %r197;
add.s32 %r199, %r37, 8;
mul.wide.u32 %rd183, %r199, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.leu.f64	%p37, %fd18, %fd17;
@%p37 bra BB12_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs34, [%rd190];
mov.u32 %r668, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB12_47;

BB12_46:
cvt.u64.u32	%rd191, %r199;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs35, [%rd193];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r668, 1, 0, %p39;

BB12_47:
bfe.u32 %r211, %r16, 3, 1;
setp.ne.s32	%p40, %r668, %r211;
@%p40 bra BB12_49;

add.s64 %rd196, %rd33, %rd186;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r199;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs36, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs37, [%rd210];
st.shared.u8 [%rd209], %rs37;
st.shared.u8 [%rd210], %rs36;

BB12_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.leu.f64	%p41, %fd20, %fd19;
@%p41 bra BB12_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs38, [%rd218];
mov.u32 %r669, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB12_52;

BB12_51:
cvt.u64.u32	%rd219, %r145;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs39, [%rd221];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r669, 1, 0, %p43;

BB12_52:
bfe.u32 %r234, %r16, 3, 1;
setp.ne.s32	%p44, %r669, %r234;
@%p44 bra BB12_54;

cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r145;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd113;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs40, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs41, [%rd236];
st.shared.u8 [%rd235], %rs41;
st.shared.u8 [%rd236], %rs40;

BB12_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.leu.f64	%p45, %fd22, %fd21;
@%p45 bra BB12_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs42, [%rd244];
mov.u32 %r670, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB12_57;

BB12_56:
cvt.u64.u32	%rd245, %r113;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs43, [%rd247];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r670, 1, 0, %p47;

BB12_57:
bfe.u32 %r256, %r16, 3, 1;
setp.ne.s32	%p48, %r670, %r256;
@%p48 bra BB12_59;

mul.wide.u32 %rd793, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r113;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd793;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs44, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs45, [%rd262];
st.shared.u8 [%rd261], %rs45;
st.shared.u8 [%rd262], %rs44;

BB12_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.leu.f64	%p49, %fd24, %fd23;
@%p49 bra BB12_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs46, [%rd268];
mov.u32 %r671, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB12_62;

BB12_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs47, [%rd271+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r671, 1, 0, %p51;

BB12_62:
bfe.u32 %r270, %r16, 3, 1;
setp.ne.s32	%p52, %r671, %r270;
@%p52 bra BB12_64;

mul.wide.u32 %rd792, %r18, 8;
cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd792;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs48, [%rd281];
ld.shared.u8 %rs49, [%rd281+1];
st.shared.u8 [%rd281], %rs49;
st.shared.u8 [%rd281+1], %rs48;

BB12_64:
bar.sync 0;
and.b32 %r273, %r16, 15;
sub.s32 %r47, %r18, %r273;
add.s32 %r275, %r47, 16;
mul.wide.u32 %rd282, %r275, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r47, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.leu.f64	%p53, %fd26, %fd25;
@%p53 bra BB12_66;

cvt.u64.u32	%rd287, %r47;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs50, [%rd289];
mov.u32 %r672, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB12_67;

BB12_66:
cvt.u64.u32	%rd290, %r275;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs51, [%rd292];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r672, 1, 0, %p55;

BB12_67:
bfe.u32 %r287, %r16, 4, 1;
setp.ne.s32	%p56, %r672, %r287;
@%p56 bra BB12_69;

mul.wide.u32 %rd791, %r47, 8;
add.s64 %rd295, %rd33, %rd791;
add.s64 %rd297, %rd33, %rd282;
cvt.u64.u32	%rd298, %r47;
st.shared.f64 [%rd286], %fd25;
cvt.u64.u32	%rd302, %r275;
st.shared.f64 [%rd284], %fd26;
ld.shared.u64 %rd305, [%rd295];
ld.shared.u64 %rd306, [%rd297];
st.shared.u64 [%rd295], %rd306;
st.shared.u64 [%rd297], %rd305;
add.s64 %rd308, %rd34, %rd298;
ld.shared.u8 %rs52, [%rd308];
add.s64 %rd309, %rd34, %rd302;
ld.shared.u8 %rs53, [%rd309];
st.shared.u8 [%rd308], %rs53;
st.shared.u8 [%rd309], %rs52;

BB12_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.leu.f64	%p57, %fd28, %fd27;
@%p57 bra BB12_71;

cvt.u64.u32	%rd315, %r37;
add.s64 %rd317, %rd34, %rd315;
ld.shared.u8 %rs54, [%rd317];
mov.u32 %r673, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB12_72;

BB12_71:
cvt.u64.u32	%rd318, %r199;
add.s64 %rd320, %rd34, %rd318;
ld.shared.u8 %rs55, [%rd320];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r673, 1, 0, %p59;

BB12_72:
bfe.u32 %r310, %r16, 4, 1;
setp.ne.s32	%p60, %r673, %r310;
@%p60 bra BB12_74;

mul.wide.u32 %rd790, %r37, 8;
cvt.u64.u32	%rd321, %r37;
st.shared.f64 [%rd187], %fd27;
cvt.u64.u32	%rd325, %r199;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd329, %rd33, %rd790;
ld.shared.u64 %rd330, [%rd329];
add.s64 %rd331, %rd33, %rd183;
ld.shared.u64 %rd332, [%rd331];
st.shared.u64 [%rd329], %rd332;
st.shared.u64 [%rd331], %rd330;
add.s64 %rd334, %rd34, %rd321;
ld.shared.u8 %rs56, [%rd334];
add.s64 %rd335, %rd34, %rd325;
ld.shared.u8 %rs57, [%rd335];
st.shared.u8 [%rd334], %rs57;
st.shared.u8 [%rd335], %rs56;

BB12_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.leu.f64	%p61, %fd30, %fd29;
@%p61 bra BB12_76;

cvt.u64.u32	%rd341, %r29;
add.s64 %rd343, %rd34, %rd341;
ld.shared.u8 %rs58, [%rd343];
mov.u32 %r674, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB12_77;

BB12_76:
add.s32 %r654, %r29, 4;
cvt.u64.u32	%rd344, %r654;
add.s64 %rd346, %rd34, %rd344;
ld.shared.u8 %rs59, [%rd346];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r674, 1, 0, %p63;

BB12_77:
bfe.u32 %r332, %r16, 4, 1;
setp.ne.s32	%p64, %r674, %r332;
@%p64 bra BB12_79;

add.s32 %r657, %r29, 4;
mul.wide.u32 %rd789, %r657, 8;
mul.wide.u32 %rd788, %r29, 8;
cvt.u64.u32	%rd347, %r29;
st.shared.f64 [%rd114], %fd29;
cvt.u64.u32	%rd351, %r657;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd355, %rd33, %rd788;
ld.shared.u64 %rd356, [%rd355];
add.s64 %rd357, %rd33, %rd789;
ld.shared.u64 %rd358, [%rd357];
st.shared.u64 [%rd355], %rd358;
st.shared.u64 [%rd357], %rd356;
add.s64 %rd360, %rd34, %rd347;
ld.shared.u8 %rs60, [%rd360];
add.s64 %rd361, %rd34, %rd351;
ld.shared.u8 %rs61, [%rd361];
st.shared.u8 [%rd360], %rs61;
st.shared.u8 [%rd361], %rs60;

BB12_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.leu.f64	%p65, %fd32, %fd31;
@%p65 bra BB12_81;

cvt.u64.u32	%rd367, %r23;
add.s64 %rd369, %rd34, %rd367;
ld.shared.u8 %rs62, [%rd369];
mov.u32 %r675, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB12_82;

BB12_81:
add.s32 %r655, %r23, 2;
cvt.u64.u32	%rd370, %r655;
add.s64 %rd372, %rd34, %rd370;
ld.shared.u8 %rs63, [%rd372];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r675, 1, 0, %p67;

BB12_82:
bfe.u32 %r354, %r16, 4, 1;
setp.ne.s32	%p68, %r675, %r354;
@%p68 bra BB12_84;

mul.wide.u32 %rd787, %r23, 8;
add.s32 %r656, %r23, 2;
cvt.u64.u32	%rd373, %r23;
st.shared.f64 [%rd67], %fd31;
cvt.u64.u32	%rd377, %r656;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd381, %rd33, %rd787;
ld.shared.u64 %rd382, [%rd381];
add.s64 %rd383, %rd33, %rd63;
ld.shared.u64 %rd384, [%rd383];
st.shared.u64 [%rd381], %rd384;
st.shared.u64 [%rd383], %rd382;
add.s64 %rd386, %rd34, %rd373;
ld.shared.u8 %rs64, [%rd386];
add.s64 %rd387, %rd34, %rd377;
ld.shared.u8 %rs65, [%rd387];
st.shared.u8 [%rd386], %rs65;
st.shared.u8 [%rd387], %rs64;

BB12_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.leu.f64	%p69, %fd34, %fd33;
@%p69 bra BB12_86;

cvt.u64.u32	%rd391, %r18;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u8 %rs66, [%rd393];
mov.u32 %r676, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB12_87;

BB12_86:
cvt.u64.u32	%rd394, %r18;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u8 %rs67, [%rd396+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r676, 1, 0, %p71;

BB12_87:
bfe.u32 %r368, %r16, 4, 1;
setp.ne.s32	%p72, %r676, %r368;
@%p72 bra BB12_89;

mul.wide.u32 %rd786, %r18, 8;
cvt.u64.u32	%rd397, %r18;
st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd402, %rd33, %rd786;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd34, %rd397;
ld.shared.u8 %rs68, [%rd406];
ld.shared.u8 %rs69, [%rd406+1];
st.shared.u8 [%rd406], %rs69;
st.shared.u8 [%rd406+1], %rs68;

BB12_89:
bar.sync 0;
and.b32 %r371, %r16, 31;
sub.s32 %r59, %r18, %r371;
add.s32 %r373, %r59, 32;
mul.wide.u32 %rd407, %r373, 8;
add.s64 %rd409, %rd32, %rd407;
mul.wide.u32 %rd410, %r59, 8;
add.s64 %rd411, %rd32, %rd410;
ld.shared.f64 %fd35, [%rd409];
ld.shared.f64 %fd36, [%rd411];
setp.leu.f64	%p73, %fd36, %fd35;
@%p73 bra BB12_91;

cvt.u64.u32	%rd412, %r59;
add.s64 %rd414, %rd34, %rd412;
ld.shared.u8 %rs70, [%rd414];
mov.u32 %r677, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB12_92;

BB12_91:
cvt.u64.u32	%rd415, %r373;
add.s64 %rd417, %rd34, %rd415;
ld.shared.u8 %rs71, [%rd417];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r677, 1, 0, %p75;

BB12_92:
bfe.u32 %r385, %r16, 5, 1;
setp.ne.s32	%p76, %r677, %r385;
@%p76 bra BB12_94;

mul.wide.u32 %rd781, %r59, 8;
add.s64 %rd420, %rd33, %rd781;
add.s64 %rd422, %rd33, %rd407;
cvt.u64.u32	%rd423, %r59;
st.shared.f64 [%rd411], %fd35;
cvt.u64.u32	%rd427, %r373;
st.shared.f64 [%rd409], %fd36;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd34, %rd423;
ld.shared.u8 %rs72, [%rd433];
add.s64 %rd434, %rd34, %rd427;
ld.shared.u8 %rs73, [%rd434];
st.shared.u8 [%rd433], %rs73;
st.shared.u8 [%rd434], %rs72;

BB12_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd284];
ld.shared.f64 %fd38, [%rd286];
setp.leu.f64	%p77, %fd38, %fd37;
@%p77 bra BB12_96;

cvt.u64.u32	%rd440, %r47;
add.s64 %rd442, %rd34, %rd440;
ld.shared.u8 %rs74, [%rd442];
mov.u32 %r678, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB12_97;

BB12_96:
add.s32 %r641, %r47, 16;
cvt.u64.u32	%rd443, %r641;
add.s64 %rd445, %rd34, %rd443;
ld.shared.u8 %rs75, [%rd445];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r678, 1, 0, %p79;

BB12_97:
bfe.u32 %r408, %r16, 5, 1;
setp.ne.s32	%p80, %r678, %r408;
@%p80 bra BB12_99;

add.s32 %r652, %r47, 16;
mul.wide.u32 %rd782, %r652, 8;
mul.wide.u32 %rd780, %r47, 8;
add.s32 %r649, %r47, 16;
cvt.u64.u32	%rd446, %r47;
st.shared.f64 [%rd286], %fd37;
cvt.u64.u32	%rd450, %r649;
st.shared.f64 [%rd284], %fd38;
add.s64 %rd454, %rd33, %rd780;
ld.shared.u64 %rd455, [%rd454];
add.s64 %rd456, %rd33, %rd782;
ld.shared.u64 %rd457, [%rd456];
st.shared.u64 [%rd454], %rd457;
st.shared.u64 [%rd456], %rd455;
add.s64 %rd459, %rd34, %rd446;
ld.shared.u8 %rs76, [%rd459];
add.s64 %rd460, %rd34, %rd450;
ld.shared.u8 %rs77, [%rd460];
st.shared.u8 [%rd459], %rs77;
st.shared.u8 [%rd460], %rs76;

BB12_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd185];
ld.shared.f64 %fd40, [%rd187];
setp.leu.f64	%p81, %fd40, %fd39;
@%p81 bra BB12_101;

cvt.u64.u32	%rd466, %r37;
add.s64 %rd468, %rd34, %rd466;
ld.shared.u8 %rs78, [%rd468];
mov.u32 %r679, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB12_102;

BB12_101:
add.s32 %r642, %r37, 8;
cvt.u64.u32	%rd469, %r642;
add.s64 %rd471, %rd34, %rd469;
ld.shared.u8 %rs79, [%rd471];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r679, 1, 0, %p83;

BB12_102:
bfe.u32 %r430, %r16, 5, 1;
setp.ne.s32	%p84, %r679, %r430;
@%p84 bra BB12_104;

add.s32 %r648, %r37, 8;
mul.wide.u32 %rd779, %r648, 8;
mul.wide.u32 %rd778, %r37, 8;
cvt.u64.u32	%rd472, %r37;
st.shared.f64 [%rd187], %fd39;
cvt.u64.u32	%rd476, %r648;
st.shared.f64 [%rd185], %fd40;
add.s64 %rd480, %rd33, %rd778;
ld.shared.u64 %rd481, [%rd480];
add.s64 %rd482, %rd33, %rd779;
ld.shared.u64 %rd483, [%rd482];
st.shared.u64 [%rd480], %rd483;
st.shared.u64 [%rd482], %rd481;
add.s64 %rd485, %rd34, %rd472;
ld.shared.u8 %rs80, [%rd485];
add.s64 %rd486, %rd34, %rd476;
ld.shared.u8 %rs81, [%rd486];
st.shared.u8 [%rd485], %rs81;
st.shared.u8 [%rd486], %rs80;

BB12_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd112];
ld.shared.f64 %fd42, [%rd114];
setp.leu.f64	%p85, %fd42, %fd41;
@%p85 bra BB12_106;

cvt.u64.u32	%rd492, %r29;
add.s64 %rd494, %rd34, %rd492;
ld.shared.u8 %rs82, [%rd494];
mov.u32 %r680, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB12_107;

BB12_106:
add.s32 %r643, %r29, 4;
cvt.u64.u32	%rd495, %r643;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u8 %rs83, [%rd497];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r680, 1, 0, %p87;

BB12_107:
bfe.u32 %r452, %r16, 5, 1;
setp.ne.s32	%p88, %r680, %r452;
@%p88 bra BB12_109;

add.s32 %r647, %r29, 4;
mul.wide.u32 %rd777, %r647, 8;
mul.wide.u32 %rd776, %r29, 8;
cvt.u64.u32	%rd498, %r29;
st.shared.f64 [%rd114], %fd41;
cvt.u64.u32	%rd502, %r647;
st.shared.f64 [%rd112], %fd42;
add.s64 %rd506, %rd33, %rd776;
ld.shared.u64 %rd507, [%rd506];
add.s64 %rd508, %rd33, %rd777;
ld.shared.u64 %rd509, [%rd508];
st.shared.u64 [%rd506], %rd509;
st.shared.u64 [%rd508], %rd507;
add.s64 %rd511, %rd34, %rd498;
ld.shared.u8 %rs84, [%rd511];
add.s64 %rd512, %rd34, %rd502;
ld.shared.u8 %rs85, [%rd512];
st.shared.u8 [%rd511], %rs85;
st.shared.u8 [%rd512], %rs84;

BB12_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd65];
ld.shared.f64 %fd44, [%rd67];
setp.leu.f64	%p89, %fd44, %fd43;
@%p89 bra BB12_111;

cvt.u64.u32	%rd518, %r23;
add.s64 %rd520, %rd34, %rd518;
ld.shared.u8 %rs86, [%rd520];
mov.u32 %r681, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB12_112;

BB12_111:
add.s32 %r644, %r23, 2;
cvt.u64.u32	%rd521, %r644;
add.s64 %rd523, %rd34, %rd521;
ld.shared.u8 %rs87, [%rd523];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r681, 1, 0, %p91;

BB12_112:
bfe.u32 %r474, %r16, 5, 1;
setp.ne.s32	%p92, %r681, %r474;
@%p92 bra BB12_114;

add.s32 %r646, %r23, 2;
mul.wide.u32 %rd775, %r646, 8;
mul.wide.u32 %rd774, %r23, 8;
cvt.u64.u32	%rd524, %r23;
st.shared.f64 [%rd67], %fd43;
cvt.u64.u32	%rd528, %r646;
st.shared.f64 [%rd65], %fd44;
add.s64 %rd532, %rd33, %rd774;
ld.shared.u64 %rd533, [%rd532];
add.s64 %rd534, %rd33, %rd775;
ld.shared.u64 %rd535, [%rd534];
st.shared.u64 [%rd532], %rd535;
st.shared.u64 [%rd534], %rd533;
add.s64 %rd537, %rd34, %rd524;
ld.shared.u8 %rs88, [%rd537];
add.s64 %rd538, %rd34, %rd528;
ld.shared.u8 %rs89, [%rd538];
st.shared.u8 [%rd537], %rs89;
st.shared.u8 [%rd538], %rs88;

BB12_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd45+8];
ld.shared.f64 %fd46, [%rd45];
setp.leu.f64	%p93, %fd46, %fd45;
@%p93 bra BB12_116;

cvt.u64.u32	%rd542, %r18;
add.s64 %rd544, %rd34, %rd542;
ld.shared.u8 %rs90, [%rd544];
mov.u32 %r682, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB12_117;

BB12_116:
cvt.u64.u32	%rd545, %r18;
add.s64 %rd547, %rd34, %rd545;
ld.shared.u8 %rs91, [%rd547+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r682, 1, 0, %p95;

BB12_117:
bfe.u32 %r488, %r16, 5, 1;
setp.ne.s32	%p96, %r682, %r488;
@%p96 bra BB12_119;

mul.wide.u32 %rd773, %r18, 8;
cvt.u64.u32	%rd548, %r18;
st.shared.f64 [%rd45], %fd45;
st.shared.f64 [%rd45+8], %fd46;
add.s64 %rd553, %rd33, %rd773;
ld.shared.u64 %rd554, [%rd553];
ld.shared.u64 %rd555, [%rd553+8];
st.shared.u64 [%rd553], %rd555;
st.shared.u64 [%rd553+8], %rd554;
add.s64 %rd557, %rd34, %rd548;
ld.shared.u8 %rs92, [%rd557];
ld.shared.u8 %rs93, [%rd557+1];
st.shared.u8 [%rd557], %rs93;
st.shared.u8 [%rd557+1], %rs92;

BB12_119:
bar.sync 0;
mov.u64 %rd772, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r491, %r16, 63;
sub.s32 %r492, %r18, %r491;
add.s32 %r493, %r492, 64;
mul.wide.u32 %rd558, %r493, 8;
add.s64 %rd560, %rd772, %rd558;
mul.wide.u32 %rd561, %r492, 8;
add.s64 %rd562, %rd772, %rd561;
ld.shared.f64 %fd47, [%rd560];
ld.shared.f64 %fd48, [%rd562];
setp.leu.f64	%p97, %fd48, %fd47;
@%p97 bra BB12_121;

cvt.u64.u32	%rd563, %r492;
add.s64 %rd565, %rd34, %rd563;
ld.shared.u8 %rs94, [%rd565];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB12_123;

BB12_121:
add.s32 %r653, %r492, 64;
cvt.u64.u32	%rd566, %r653;
add.s64 %rd568, %rd34, %rd566;
ld.shared.u8 %rs1, [%rd568];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB12_123;

mul.wide.u32 %rd785, %r492, 8;
mov.u64 %rd784, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd783, %rd784, %rd785;
mul.wide.u32 %rd760, %r493, 8;
mul.wide.u32 %rd759, %r492, 8;
cvt.u64.u32	%rd569, %r492;
st.shared.f64 [%rd783], %fd47;
st.shared.f64 [%rd560], %fd48;
add.s64 %rd577, %rd33, %rd759;
ld.shared.u64 %rd578, [%rd577];
add.s64 %rd579, %rd33, %rd760;
ld.shared.u64 %rd580, [%rd579];
st.shared.u64 [%rd577], %rd580;
st.shared.u64 [%rd579], %rd578;
add.s64 %rd582, %rd34, %rd569;
ld.shared.u8 %rs95, [%rd582];
st.shared.u8 [%rd582], %rs1;
st.shared.u8 [%rd568], %rs95;

BB12_123:
bar.sync 0;
ld.shared.f64 %fd49, [%rd409];
ld.shared.f64 %fd50, [%rd411];
setp.leu.f64	%p100, %fd50, %fd49;
@%p100 bra BB12_125;

cvt.u64.u32	%rd589, %r59;
add.s64 %rd591, %rd34, %rd589;
ld.shared.u8 %rs96, [%rd591];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB12_127;

BB12_125:
add.s32 %r621, %r59, 32;
cvt.u64.u32	%rd592, %r621;
add.s64 %rd594, %rd34, %rd592;
ld.shared.u8 %rs2, [%rd594];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB12_127;

add.s32 %r622, %r59, 32;
mul.wide.u32 %rd762, %r622, 8;
mul.wide.u32 %rd761, %r59, 8;
cvt.u64.u32	%rd595, %r59;
st.shared.f64 [%rd411], %fd49;
st.shared.f64 [%rd409], %fd50;
add.s64 %rd603, %rd33, %rd761;
ld.shared.u64 %rd604, [%rd603];
add.s64 %rd605, %rd33, %rd762;
ld.shared.u64 %rd606, [%rd605];
st.shared.u64 [%rd603], %rd606;
st.shared.u64 [%rd605], %rd604;
add.s64 %rd608, %rd34, %rd595;
ld.shared.u8 %rs97, [%rd608];
st.shared.u8 [%rd608], %rs2;
st.shared.u8 [%rd594], %rs97;

BB12_127:
bar.sync 0;
ld.shared.f64 %fd51, [%rd284];
ld.shared.f64 %fd52, [%rd286];
setp.leu.f64	%p103, %fd52, %fd51;
@%p103 bra BB12_129;

cvt.u64.u32	%rd615, %r47;
add.s64 %rd617, %rd34, %rd615;
ld.shared.u8 %rs98, [%rd617];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB12_131;

BB12_129:
add.s32 %r623, %r47, 16;
cvt.u64.u32	%rd618, %r623;
add.s64 %rd620, %rd34, %rd618;
ld.shared.u8 %rs3, [%rd620];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB12_131;

add.s32 %r624, %r47, 16;
mul.wide.u32 %rd764, %r624, 8;
mul.wide.u32 %rd763, %r47, 8;
cvt.u64.u32	%rd621, %r47;
st.shared.f64 [%rd286], %fd51;
st.shared.f64 [%rd284], %fd52;
add.s64 %rd629, %rd33, %rd763;
ld.shared.u64 %rd630, [%rd629];
add.s64 %rd631, %rd33, %rd764;
ld.shared.u64 %rd632, [%rd631];
st.shared.u64 [%rd629], %rd632;
st.shared.u64 [%rd631], %rd630;
add.s64 %rd634, %rd34, %rd621;
ld.shared.u8 %rs99, [%rd634];
st.shared.u8 [%rd634], %rs3;
st.shared.u8 [%rd620], %rs99;

BB12_131:
bar.sync 0;
ld.shared.f64 %fd53, [%rd185];
ld.shared.f64 %fd54, [%rd187];
setp.leu.f64	%p106, %fd54, %fd53;
@%p106 bra BB12_133;

cvt.u64.u32	%rd641, %r37;
add.s64 %rd643, %rd34, %rd641;
ld.shared.u8 %rs100, [%rd643];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB12_135;

BB12_133:
add.s32 %r625, %r37, 8;
cvt.u64.u32	%rd644, %r625;
add.s64 %rd646, %rd34, %rd644;
ld.shared.u8 %rs4, [%rd646];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB12_135;

add.s32 %r626, %r37, 8;
mul.wide.u32 %rd766, %r626, 8;
mul.wide.u32 %rd765, %r37, 8;
cvt.u64.u32	%rd647, %r37;
st.shared.f64 [%rd187], %fd53;
st.shared.f64 [%rd185], %fd54;
add.s64 %rd655, %rd33, %rd765;
ld.shared.u64 %rd656, [%rd655];
add.s64 %rd657, %rd33, %rd766;
ld.shared.u64 %rd658, [%rd657];
st.shared.u64 [%rd655], %rd658;
st.shared.u64 [%rd657], %rd656;
add.s64 %rd660, %rd34, %rd647;
ld.shared.u8 %rs101, [%rd660];
st.shared.u8 [%rd660], %rs4;
st.shared.u8 [%rd646], %rs101;

BB12_135:
bar.sync 0;
ld.shared.f64 %fd55, [%rd112];
ld.shared.f64 %fd56, [%rd114];
setp.leu.f64	%p109, %fd56, %fd55;
@%p109 bra BB12_137;

cvt.u64.u32	%rd667, %r29;
add.s64 %rd669, %rd34, %rd667;
ld.shared.u8 %rs102, [%rd669];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB12_139;

BB12_137:
add.s32 %r627, %r29, 4;
cvt.u64.u32	%rd670, %r627;
add.s64 %rd672, %rd34, %rd670;
ld.shared.u8 %rs5, [%rd672];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB12_139;

add.s32 %r628, %r29, 4;
mul.wide.u32 %rd768, %r628, 8;
mul.wide.u32 %rd767, %r29, 8;
cvt.u64.u32	%rd673, %r29;
st.shared.f64 [%rd114], %fd55;
st.shared.f64 [%rd112], %fd56;
add.s64 %rd681, %rd33, %rd767;
ld.shared.u64 %rd682, [%rd681];
add.s64 %rd683, %rd33, %rd768;
ld.shared.u64 %rd684, [%rd683];
st.shared.u64 [%rd681], %rd684;
st.shared.u64 [%rd683], %rd682;
add.s64 %rd686, %rd34, %rd673;
ld.shared.u8 %rs103, [%rd686];
st.shared.u8 [%rd686], %rs5;
st.shared.u8 [%rd672], %rs103;

BB12_139:
bar.sync 0;
ld.shared.f64 %fd57, [%rd65];
ld.shared.f64 %fd58, [%rd67];
setp.leu.f64	%p112, %fd58, %fd57;
@%p112 bra BB12_141;

cvt.u64.u32	%rd693, %r23;
add.s64 %rd695, %rd34, %rd693;
ld.shared.u8 %rs104, [%rd695];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB12_143;

BB12_141:
add.s32 %r629, %r23, 2;
cvt.u64.u32	%rd696, %r629;
add.s64 %rd698, %rd34, %rd696;
ld.shared.u8 %rs6, [%rd698];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB12_143;

add.s32 %r630, %r23, 2;
mul.wide.u32 %rd770, %r630, 8;
mul.wide.u32 %rd769, %r23, 8;
cvt.u64.u32	%rd699, %r23;
st.shared.f64 [%rd67], %fd57;
st.shared.f64 [%rd65], %fd58;
add.s64 %rd707, %rd33, %rd769;
ld.shared.u64 %rd708, [%rd707];
add.s64 %rd709, %rd33, %rd770;
ld.shared.u64 %rd710, [%rd709];
st.shared.u64 [%rd707], %rd710;
st.shared.u64 [%rd709], %rd708;
add.s64 %rd712, %rd34, %rd699;
ld.shared.u8 %rs105, [%rd712];
st.shared.u8 [%rd712], %rs6;
st.shared.u8 [%rd698], %rs105;

BB12_143:
bar.sync 0;
ld.shared.f64 %fd59, [%rd45+8];
ld.shared.f64 %fd60, [%rd45];
setp.leu.f64	%p115, %fd60, %fd59;
@%p115 bra BB12_145;

cvt.u64.u32	%rd717, %r18;
add.s64 %rd719, %rd34, %rd717;
ld.shared.u8 %rs106, [%rd719];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB12_147;

BB12_145:
cvt.u64.u32	%rd720, %r18;
add.s64 %rd722, %rd34, %rd720;
ld.shared.u8 %rs7, [%rd722+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB12_147;

mov.u32 %r632, %tid.x;
shl.b32 %r631, %r632, 1;
mul.wide.u32 %rd771, %r631, 8;
st.shared.f64 [%rd45], %fd59;
st.shared.f64 [%rd45+8], %fd60;
add.s64 %rd728, %rd33, %rd771;
ld.shared.u64 %rd729, [%rd728];
ld.shared.u64 %rd730, [%rd728+8];
st.shared.u64 [%rd728], %rd730;
st.shared.u64 [%rd728+8], %rd729;
ld.shared.u8 %rs107, [%rd722];
st.shared.u8 [%rd722], %rs7;
st.shared.u8 [%rd722+1], %rs107;

BB12_147:
ld.param.u32 %r645, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p120, %r16, %r645;
bar.sync 0;
@!%p120 bra BB12_149;
bra.uni BB12_148;

BB12_148:
ld.param.u32 %r651, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r640, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r639, %tid.x;
ld.shared.f64 %fd63, [%rd11];
mad.lo.s32 %r613, %r639, %r640, %r4;
cvta.to.global.u64 %rd736, %rd8;
mul.wide.u32 %rd737, %r613, 8;
add.s64 %rd738, %rd736, %rd737;
st.global.f64 [%rd738], %fd63;
ld.shared.u64 %rd741, [%rd12];
ld.local.u64 %rd742, [%rd2];
cvta.to.global.u64 %rd743, %rd742;
mad.lo.s32 %r614, %r639, %r651, %r15;
mul.wide.u32 %rd744, %r614, 8;
add.s64 %rd745, %rd743, %rd744;
st.global.u64 [%rd745], %rd741;

BB12_149:
mov.u32 %r635, %tid.x;
ld.param.u32 %r634, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r633, %r635, 64;
setp.ge.u32	%p119, %r633, %r634;
@%p119 bra BB12_151;

ld.param.u32 %r650, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r638, %tid.x;
add.s32 %r637, %r638, 64;
ld.param.u32 %r636, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd64, [%rd11+512];
mad.lo.s32 %r619, %r637, %r636, %r4;
cvta.to.global.u64 %rd749, %rd8;
mul.wide.u32 %rd750, %r619, 8;
add.s64 %rd751, %rd749, %rd750;
st.global.f64 [%rd751], %fd64;
ld.shared.u64 %rd754, [%rd12+512];
ld.local.u64 %rd755, [%rd2];
cvta.to.global.u64 %rd756, %rd755;
mad.lo.s32 %r620, %r637, %r650, %r15;
mul.wide.u32 %rd757, %r620, 8;
add.s64 %rd758, %rd756, %rd757;
st.global.u64 [%rd758], %rd754;

BB12_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot13[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<108>;
.reg .b32 %r<683>;
.reg .f64 %fd<67>;
.reg .b64 %rd<798>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd797, __local_depot13;
cvta.local.u64 %SP, %rd797;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r658, 0;
mov.pred %p4, 0;
@%p4 bra BB13_2;

BB13_1:
mul.wide.s32 %rd17, %r658, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r658, %r658, 1;
setp.lt.u32	%p5, %r658, 27;
@%p5 bra BB13_1;

BB13_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r660, %r82, %r83, %r84;
setp.ge.u32	%p6, %r660, %r74;
@%p6 bra BB13_151;

ld.param.u32 %r86, [%rd1+12];
ld.param.u32 %r87, [%rd1+112];
rem.u32 %r88, %r660, %r86;
mul.lo.s32 %r89, %r87, %r88;
div.u32 %r90, %r660, %r86;
ld.param.u32 %r91, [%rd1+108];
mad.lo.s32 %r4, %r91, %r90, %r89;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r659, %r5, -1;
mov.u32 %r661, 0;
setp.lt.s32	%p7, %r659, 1;
@%p7 bra BB13_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd794, %rd2, %rd21;
mov.u32 %r661, 0;

BB13_5:
ld.local.u32 %r93, [%rd794+4];
rem.u32 %r94, %r660, %r93;
ld.local.u32 %r95, [%rd794+104];
mad.lo.s32 %r661, %r95, %r94, %r661;
div.u32 %r660, %r660, %r93;
add.s64 %rd794, %rd794, -4;
add.s32 %r659, %r659, -1;
setp.gt.s32	%p8, %r659, 0;
@%p8 bra BB13_5;

BB13_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r96, [%rd2+108];
mad.lo.s32 %r15, %r96, %r660, %r661;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r75;
@%p9 bra BB13_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r97, %r16, %r76, %r4;
mul.wide.u32 %rd23, %r97, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd65, [%rd24];

BB13_8:
mov.u64 %rd795, 0;
@%p9 bra BB13_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r98, %r16, %r77, %r15;
mul.wide.u32 %rd28, %r98, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd795, [%rd29];

BB13_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd65;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd795;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs8;
setp.lt.u32	%p2, %r17, %r75;
mov.f64 %fd66, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r75;
@%p11 bra BB13_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r99, %r17, %r76, %r4;
mul.wide.u32 %rd36, %r99, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd66, [%rd37];

BB13_12:
mov.u64 %rd796, 0;
@%p11 bra BB13_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r100, %r17, %r77, %r15;
mul.wide.u32 %rd41, %r100, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd796, [%rd42];

BB13_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.f64 [%rd11+512], %fd66;
st.shared.u64 [%rd12+512], %rd796;
st.shared.u8 [%rd13+64], %rs9;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.geu.f64	%p13, %fd6, %fd5;
@%p13 bra BB13_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs10, [%rd48];
mov.u32 %r662, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB13_17;

BB13_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs11, [%rd51+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r662, 1, 0, %p15;

BB13_17:
and.b32 %r107, %r16, 1;
setp.ne.s32	%p16, %r662, %r107;
@%p16 bra BB13_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs12, [%rd62];
ld.shared.u8 %rs13, [%rd62+1];
st.shared.u8 [%rd62], %rs13;
st.shared.u8 [%rd62+1], %rs12;

BB13_19:
bar.sync 0;
sub.s32 %r23, %r18, %r107;
add.s32 %r113, %r23, 2;
mul.wide.u32 %rd63, %r113, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.geu.f64	%p17, %fd8, %fd7;
@%p17 bra BB13_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs14, [%rd70];
mov.u32 %r663, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB13_22;

BB13_21:
cvt.u64.u32	%rd71, %r113;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs15, [%rd73];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r663, 1, 0, %p19;

BB13_22:
bfe.u32 %r125, %r16, 1, 1;
setp.ne.s32	%p20, %r663, %r125;
@%p20 bra BB13_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r113;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs16, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs17, [%rd90];
st.shared.u8 [%rd89], %rs17;
st.shared.u8 [%rd90], %rs16;

BB13_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.geu.f64	%p21, %fd10, %fd9;
@%p21 bra BB13_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs18, [%rd96];
mov.u32 %r664, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB13_27;

BB13_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs19, [%rd99+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r664, 1, 0, %p23;

BB13_27:
bfe.u32 %r140, %r16, 1, 1;
setp.ne.s32	%p24, %r664, %r140;
@%p24 bra BB13_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs20, [%rd109];
ld.shared.u8 %rs21, [%rd109+1];
st.shared.u8 [%rd109], %rs21;
st.shared.u8 [%rd109+1], %rs20;

BB13_29:
bar.sync 0;
and.b32 %r143, %r16, 3;
sub.s32 %r29, %r18, %r143;
add.s32 %r145, %r29, 4;
mul.wide.u32 %rd110, %r145, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.geu.f64	%p25, %fd12, %fd11;
@%p25 bra BB13_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs22, [%rd117];
mov.u32 %r665, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB13_32;

BB13_31:
cvt.u64.u32	%rd118, %r145;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs23, [%rd120];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r665, 1, 0, %p27;

BB13_32:
bfe.u32 %r157, %r16, 2, 1;
setp.ne.s32	%p28, %r665, %r157;
@%p28 bra BB13_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r145;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs24, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs25, [%rd137];
st.shared.u8 [%rd136], %rs25;
st.shared.u8 [%rd137], %rs24;

BB13_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB13_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs26, [%rd145];
mov.u32 %r666, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB13_37;

BB13_36:
cvt.u64.u32	%rd146, %r113;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs27, [%rd148];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r666, 1, 0, %p31;

BB13_37:
bfe.u32 %r180, %r16, 2, 1;
setp.ne.s32	%p32, %r666, %r180;
@%p32 bra BB13_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r113;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs28, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs29, [%rd163];
st.shared.u8 [%rd162], %rs29;
st.shared.u8 [%rd163], %rs28;

BB13_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.geu.f64	%p33, %fd16, %fd15;
@%p33 bra BB13_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs30, [%rd169];
mov.u32 %r667, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB13_42;

BB13_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs31, [%rd172+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r667, 1, 0, %p35;

BB13_42:
bfe.u32 %r194, %r16, 2, 1;
setp.ne.s32	%p36, %r667, %r194;
@%p36 bra BB13_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs32, [%rd182];
ld.shared.u8 %rs33, [%rd182+1];
st.shared.u8 [%rd182], %rs33;
st.shared.u8 [%rd182+1], %rs32;

BB13_44:
bar.sync 0;
and.b32 %r197, %r16, 7;
sub.s32 %r37, %r18, %r197;
add.s32 %r199, %r37, 8;
mul.wide.u32 %rd183, %r199, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.geu.f64	%p37, %fd18, %fd17;
@%p37 bra BB13_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs34, [%rd190];
mov.u32 %r668, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB13_47;

BB13_46:
cvt.u64.u32	%rd191, %r199;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs35, [%rd193];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r668, 1, 0, %p39;

BB13_47:
bfe.u32 %r211, %r16, 3, 1;
setp.ne.s32	%p40, %r668, %r211;
@%p40 bra BB13_49;

add.s64 %rd196, %rd33, %rd186;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r199;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs36, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs37, [%rd210];
st.shared.u8 [%rd209], %rs37;
st.shared.u8 [%rd210], %rs36;

BB13_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB13_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs38, [%rd218];
mov.u32 %r669, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB13_52;

BB13_51:
cvt.u64.u32	%rd219, %r145;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs39, [%rd221];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r669, 1, 0, %p43;

BB13_52:
bfe.u32 %r234, %r16, 3, 1;
setp.ne.s32	%p44, %r669, %r234;
@%p44 bra BB13_54;

cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r145;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd113;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs40, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs41, [%rd236];
st.shared.u8 [%rd235], %rs41;
st.shared.u8 [%rd236], %rs40;

BB13_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.geu.f64	%p45, %fd22, %fd21;
@%p45 bra BB13_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs42, [%rd244];
mov.u32 %r670, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB13_57;

BB13_56:
cvt.u64.u32	%rd245, %r113;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs43, [%rd247];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r670, 1, 0, %p47;

BB13_57:
bfe.u32 %r256, %r16, 3, 1;
setp.ne.s32	%p48, %r670, %r256;
@%p48 bra BB13_59;

mul.wide.u32 %rd793, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r113;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd793;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs44, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs45, [%rd262];
st.shared.u8 [%rd261], %rs45;
st.shared.u8 [%rd262], %rs44;

BB13_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.geu.f64	%p49, %fd24, %fd23;
@%p49 bra BB13_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs46, [%rd268];
mov.u32 %r671, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB13_62;

BB13_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs47, [%rd271+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r671, 1, 0, %p51;

BB13_62:
bfe.u32 %r270, %r16, 3, 1;
setp.ne.s32	%p52, %r671, %r270;
@%p52 bra BB13_64;

mul.wide.u32 %rd792, %r18, 8;
cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd792;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs48, [%rd281];
ld.shared.u8 %rs49, [%rd281+1];
st.shared.u8 [%rd281], %rs49;
st.shared.u8 [%rd281+1], %rs48;

BB13_64:
bar.sync 0;
and.b32 %r273, %r16, 15;
sub.s32 %r47, %r18, %r273;
add.s32 %r275, %r47, 16;
mul.wide.u32 %rd282, %r275, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r47, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.geu.f64	%p53, %fd26, %fd25;
@%p53 bra BB13_66;

cvt.u64.u32	%rd287, %r47;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs50, [%rd289];
mov.u32 %r672, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB13_67;

BB13_66:
cvt.u64.u32	%rd290, %r275;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs51, [%rd292];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r672, 1, 0, %p55;

BB13_67:
bfe.u32 %r287, %r16, 4, 1;
setp.ne.s32	%p56, %r672, %r287;
@%p56 bra BB13_69;

mul.wide.u32 %rd791, %r47, 8;
add.s64 %rd295, %rd33, %rd791;
add.s64 %rd297, %rd33, %rd282;
cvt.u64.u32	%rd298, %r47;
st.shared.f64 [%rd286], %fd25;
cvt.u64.u32	%rd302, %r275;
st.shared.f64 [%rd284], %fd26;
ld.shared.u64 %rd305, [%rd295];
ld.shared.u64 %rd306, [%rd297];
st.shared.u64 [%rd295], %rd306;
st.shared.u64 [%rd297], %rd305;
add.s64 %rd308, %rd34, %rd298;
ld.shared.u8 %rs52, [%rd308];
add.s64 %rd309, %rd34, %rd302;
ld.shared.u8 %rs53, [%rd309];
st.shared.u8 [%rd308], %rs53;
st.shared.u8 [%rd309], %rs52;

BB13_69:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.geu.f64	%p57, %fd28, %fd27;
@%p57 bra BB13_71;

cvt.u64.u32	%rd315, %r37;
add.s64 %rd317, %rd34, %rd315;
ld.shared.u8 %rs54, [%rd317];
mov.u32 %r673, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB13_72;

BB13_71:
cvt.u64.u32	%rd318, %r199;
add.s64 %rd320, %rd34, %rd318;
ld.shared.u8 %rs55, [%rd320];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r673, 1, 0, %p59;

BB13_72:
bfe.u32 %r310, %r16, 4, 1;
setp.ne.s32	%p60, %r673, %r310;
@%p60 bra BB13_74;

mul.wide.u32 %rd790, %r37, 8;
cvt.u64.u32	%rd321, %r37;
st.shared.f64 [%rd187], %fd27;
cvt.u64.u32	%rd325, %r199;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd329, %rd33, %rd790;
ld.shared.u64 %rd330, [%rd329];
add.s64 %rd331, %rd33, %rd183;
ld.shared.u64 %rd332, [%rd331];
st.shared.u64 [%rd329], %rd332;
st.shared.u64 [%rd331], %rd330;
add.s64 %rd334, %rd34, %rd321;
ld.shared.u8 %rs56, [%rd334];
add.s64 %rd335, %rd34, %rd325;
ld.shared.u8 %rs57, [%rd335];
st.shared.u8 [%rd334], %rs57;
st.shared.u8 [%rd335], %rs56;

BB13_74:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.geu.f64	%p61, %fd30, %fd29;
@%p61 bra BB13_76;

cvt.u64.u32	%rd341, %r29;
add.s64 %rd343, %rd34, %rd341;
ld.shared.u8 %rs58, [%rd343];
mov.u32 %r674, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB13_77;

BB13_76:
add.s32 %r654, %r29, 4;
cvt.u64.u32	%rd344, %r654;
add.s64 %rd346, %rd34, %rd344;
ld.shared.u8 %rs59, [%rd346];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r674, 1, 0, %p63;

BB13_77:
bfe.u32 %r332, %r16, 4, 1;
setp.ne.s32	%p64, %r674, %r332;
@%p64 bra BB13_79;

add.s32 %r657, %r29, 4;
mul.wide.u32 %rd789, %r657, 8;
mul.wide.u32 %rd788, %r29, 8;
cvt.u64.u32	%rd347, %r29;
st.shared.f64 [%rd114], %fd29;
cvt.u64.u32	%rd351, %r657;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd355, %rd33, %rd788;
ld.shared.u64 %rd356, [%rd355];
add.s64 %rd357, %rd33, %rd789;
ld.shared.u64 %rd358, [%rd357];
st.shared.u64 [%rd355], %rd358;
st.shared.u64 [%rd357], %rd356;
add.s64 %rd360, %rd34, %rd347;
ld.shared.u8 %rs60, [%rd360];
add.s64 %rd361, %rd34, %rd351;
ld.shared.u8 %rs61, [%rd361];
st.shared.u8 [%rd360], %rs61;
st.shared.u8 [%rd361], %rs60;

BB13_79:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.geu.f64	%p65, %fd32, %fd31;
@%p65 bra BB13_81;

cvt.u64.u32	%rd367, %r23;
add.s64 %rd369, %rd34, %rd367;
ld.shared.u8 %rs62, [%rd369];
mov.u32 %r675, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB13_82;

BB13_81:
add.s32 %r655, %r23, 2;
cvt.u64.u32	%rd370, %r655;
add.s64 %rd372, %rd34, %rd370;
ld.shared.u8 %rs63, [%rd372];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r675, 1, 0, %p67;

BB13_82:
bfe.u32 %r354, %r16, 4, 1;
setp.ne.s32	%p68, %r675, %r354;
@%p68 bra BB13_84;

mul.wide.u32 %rd787, %r23, 8;
add.s32 %r656, %r23, 2;
cvt.u64.u32	%rd373, %r23;
st.shared.f64 [%rd67], %fd31;
cvt.u64.u32	%rd377, %r656;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd381, %rd33, %rd787;
ld.shared.u64 %rd382, [%rd381];
add.s64 %rd383, %rd33, %rd63;
ld.shared.u64 %rd384, [%rd383];
st.shared.u64 [%rd381], %rd384;
st.shared.u64 [%rd383], %rd382;
add.s64 %rd386, %rd34, %rd373;
ld.shared.u8 %rs64, [%rd386];
add.s64 %rd387, %rd34, %rd377;
ld.shared.u8 %rs65, [%rd387];
st.shared.u8 [%rd386], %rs65;
st.shared.u8 [%rd387], %rs64;

BB13_84:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.geu.f64	%p69, %fd34, %fd33;
@%p69 bra BB13_86;

cvt.u64.u32	%rd391, %r18;
add.s64 %rd393, %rd34, %rd391;
ld.shared.u8 %rs66, [%rd393];
mov.u32 %r676, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB13_87;

BB13_86:
cvt.u64.u32	%rd394, %r18;
add.s64 %rd396, %rd34, %rd394;
ld.shared.u8 %rs67, [%rd396+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r676, 1, 0, %p71;

BB13_87:
bfe.u32 %r368, %r16, 4, 1;
setp.ne.s32	%p72, %r676, %r368;
@%p72 bra BB13_89;

mul.wide.u32 %rd786, %r18, 8;
cvt.u64.u32	%rd397, %r18;
st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd402, %rd33, %rd786;
ld.shared.u64 %rd403, [%rd402];
ld.shared.u64 %rd404, [%rd402+8];
st.shared.u64 [%rd402], %rd404;
st.shared.u64 [%rd402+8], %rd403;
add.s64 %rd406, %rd34, %rd397;
ld.shared.u8 %rs68, [%rd406];
ld.shared.u8 %rs69, [%rd406+1];
st.shared.u8 [%rd406], %rs69;
st.shared.u8 [%rd406+1], %rs68;

BB13_89:
bar.sync 0;
and.b32 %r371, %r16, 31;
sub.s32 %r59, %r18, %r371;
add.s32 %r373, %r59, 32;
mul.wide.u32 %rd407, %r373, 8;
add.s64 %rd409, %rd32, %rd407;
mul.wide.u32 %rd410, %r59, 8;
add.s64 %rd411, %rd32, %rd410;
ld.shared.f64 %fd35, [%rd409];
ld.shared.f64 %fd36, [%rd411];
setp.geu.f64	%p73, %fd36, %fd35;
@%p73 bra BB13_91;

cvt.u64.u32	%rd412, %r59;
add.s64 %rd414, %rd34, %rd412;
ld.shared.u8 %rs70, [%rd414];
mov.u32 %r677, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB13_92;

BB13_91:
cvt.u64.u32	%rd415, %r373;
add.s64 %rd417, %rd34, %rd415;
ld.shared.u8 %rs71, [%rd417];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r677, 1, 0, %p75;

BB13_92:
bfe.u32 %r385, %r16, 5, 1;
setp.ne.s32	%p76, %r677, %r385;
@%p76 bra BB13_94;

mul.wide.u32 %rd781, %r59, 8;
add.s64 %rd420, %rd33, %rd781;
add.s64 %rd422, %rd33, %rd407;
cvt.u64.u32	%rd423, %r59;
st.shared.f64 [%rd411], %fd35;
cvt.u64.u32	%rd427, %r373;
st.shared.f64 [%rd409], %fd36;
ld.shared.u64 %rd430, [%rd420];
ld.shared.u64 %rd431, [%rd422];
st.shared.u64 [%rd420], %rd431;
st.shared.u64 [%rd422], %rd430;
add.s64 %rd433, %rd34, %rd423;
ld.shared.u8 %rs72, [%rd433];
add.s64 %rd434, %rd34, %rd427;
ld.shared.u8 %rs73, [%rd434];
st.shared.u8 [%rd433], %rs73;
st.shared.u8 [%rd434], %rs72;

BB13_94:
bar.sync 0;
ld.shared.f64 %fd37, [%rd284];
ld.shared.f64 %fd38, [%rd286];
setp.geu.f64	%p77, %fd38, %fd37;
@%p77 bra BB13_96;

cvt.u64.u32	%rd440, %r47;
add.s64 %rd442, %rd34, %rd440;
ld.shared.u8 %rs74, [%rd442];
mov.u32 %r678, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB13_97;

BB13_96:
add.s32 %r641, %r47, 16;
cvt.u64.u32	%rd443, %r641;
add.s64 %rd445, %rd34, %rd443;
ld.shared.u8 %rs75, [%rd445];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r678, 1, 0, %p79;

BB13_97:
bfe.u32 %r408, %r16, 5, 1;
setp.ne.s32	%p80, %r678, %r408;
@%p80 bra BB13_99;

add.s32 %r652, %r47, 16;
mul.wide.u32 %rd782, %r652, 8;
mul.wide.u32 %rd780, %r47, 8;
add.s32 %r649, %r47, 16;
cvt.u64.u32	%rd446, %r47;
st.shared.f64 [%rd286], %fd37;
cvt.u64.u32	%rd450, %r649;
st.shared.f64 [%rd284], %fd38;
add.s64 %rd454, %rd33, %rd780;
ld.shared.u64 %rd455, [%rd454];
add.s64 %rd456, %rd33, %rd782;
ld.shared.u64 %rd457, [%rd456];
st.shared.u64 [%rd454], %rd457;
st.shared.u64 [%rd456], %rd455;
add.s64 %rd459, %rd34, %rd446;
ld.shared.u8 %rs76, [%rd459];
add.s64 %rd460, %rd34, %rd450;
ld.shared.u8 %rs77, [%rd460];
st.shared.u8 [%rd459], %rs77;
st.shared.u8 [%rd460], %rs76;

BB13_99:
bar.sync 0;
ld.shared.f64 %fd39, [%rd185];
ld.shared.f64 %fd40, [%rd187];
setp.geu.f64	%p81, %fd40, %fd39;
@%p81 bra BB13_101;

cvt.u64.u32	%rd466, %r37;
add.s64 %rd468, %rd34, %rd466;
ld.shared.u8 %rs78, [%rd468];
mov.u32 %r679, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB13_102;

BB13_101:
add.s32 %r642, %r37, 8;
cvt.u64.u32	%rd469, %r642;
add.s64 %rd471, %rd34, %rd469;
ld.shared.u8 %rs79, [%rd471];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r679, 1, 0, %p83;

BB13_102:
bfe.u32 %r430, %r16, 5, 1;
setp.ne.s32	%p84, %r679, %r430;
@%p84 bra BB13_104;

add.s32 %r648, %r37, 8;
mul.wide.u32 %rd779, %r648, 8;
mul.wide.u32 %rd778, %r37, 8;
cvt.u64.u32	%rd472, %r37;
st.shared.f64 [%rd187], %fd39;
cvt.u64.u32	%rd476, %r648;
st.shared.f64 [%rd185], %fd40;
add.s64 %rd480, %rd33, %rd778;
ld.shared.u64 %rd481, [%rd480];
add.s64 %rd482, %rd33, %rd779;
ld.shared.u64 %rd483, [%rd482];
st.shared.u64 [%rd480], %rd483;
st.shared.u64 [%rd482], %rd481;
add.s64 %rd485, %rd34, %rd472;
ld.shared.u8 %rs80, [%rd485];
add.s64 %rd486, %rd34, %rd476;
ld.shared.u8 %rs81, [%rd486];
st.shared.u8 [%rd485], %rs81;
st.shared.u8 [%rd486], %rs80;

BB13_104:
bar.sync 0;
ld.shared.f64 %fd41, [%rd112];
ld.shared.f64 %fd42, [%rd114];
setp.geu.f64	%p85, %fd42, %fd41;
@%p85 bra BB13_106;

cvt.u64.u32	%rd492, %r29;
add.s64 %rd494, %rd34, %rd492;
ld.shared.u8 %rs82, [%rd494];
mov.u32 %r680, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB13_107;

BB13_106:
add.s32 %r643, %r29, 4;
cvt.u64.u32	%rd495, %r643;
add.s64 %rd497, %rd34, %rd495;
ld.shared.u8 %rs83, [%rd497];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r680, 1, 0, %p87;

BB13_107:
bfe.u32 %r452, %r16, 5, 1;
setp.ne.s32	%p88, %r680, %r452;
@%p88 bra BB13_109;

add.s32 %r647, %r29, 4;
mul.wide.u32 %rd777, %r647, 8;
mul.wide.u32 %rd776, %r29, 8;
cvt.u64.u32	%rd498, %r29;
st.shared.f64 [%rd114], %fd41;
cvt.u64.u32	%rd502, %r647;
st.shared.f64 [%rd112], %fd42;
add.s64 %rd506, %rd33, %rd776;
ld.shared.u64 %rd507, [%rd506];
add.s64 %rd508, %rd33, %rd777;
ld.shared.u64 %rd509, [%rd508];
st.shared.u64 [%rd506], %rd509;
st.shared.u64 [%rd508], %rd507;
add.s64 %rd511, %rd34, %rd498;
ld.shared.u8 %rs84, [%rd511];
add.s64 %rd512, %rd34, %rd502;
ld.shared.u8 %rs85, [%rd512];
st.shared.u8 [%rd511], %rs85;
st.shared.u8 [%rd512], %rs84;

BB13_109:
bar.sync 0;
ld.shared.f64 %fd43, [%rd65];
ld.shared.f64 %fd44, [%rd67];
setp.geu.f64	%p89, %fd44, %fd43;
@%p89 bra BB13_111;

cvt.u64.u32	%rd518, %r23;
add.s64 %rd520, %rd34, %rd518;
ld.shared.u8 %rs86, [%rd520];
mov.u32 %r681, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB13_112;

BB13_111:
add.s32 %r644, %r23, 2;
cvt.u64.u32	%rd521, %r644;
add.s64 %rd523, %rd34, %rd521;
ld.shared.u8 %rs87, [%rd523];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r681, 1, 0, %p91;

BB13_112:
bfe.u32 %r474, %r16, 5, 1;
setp.ne.s32	%p92, %r681, %r474;
@%p92 bra BB13_114;

add.s32 %r646, %r23, 2;
mul.wide.u32 %rd775, %r646, 8;
mul.wide.u32 %rd774, %r23, 8;
cvt.u64.u32	%rd524, %r23;
st.shared.f64 [%rd67], %fd43;
cvt.u64.u32	%rd528, %r646;
st.shared.f64 [%rd65], %fd44;
add.s64 %rd532, %rd33, %rd774;
ld.shared.u64 %rd533, [%rd532];
add.s64 %rd534, %rd33, %rd775;
ld.shared.u64 %rd535, [%rd534];
st.shared.u64 [%rd532], %rd535;
st.shared.u64 [%rd534], %rd533;
add.s64 %rd537, %rd34, %rd524;
ld.shared.u8 %rs88, [%rd537];
add.s64 %rd538, %rd34, %rd528;
ld.shared.u8 %rs89, [%rd538];
st.shared.u8 [%rd537], %rs89;
st.shared.u8 [%rd538], %rs88;

BB13_114:
bar.sync 0;
ld.shared.f64 %fd45, [%rd45+8];
ld.shared.f64 %fd46, [%rd45];
setp.geu.f64	%p93, %fd46, %fd45;
@%p93 bra BB13_116;

cvt.u64.u32	%rd542, %r18;
add.s64 %rd544, %rd34, %rd542;
ld.shared.u8 %rs90, [%rd544];
mov.u32 %r682, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB13_117;

BB13_116:
cvt.u64.u32	%rd545, %r18;
add.s64 %rd547, %rd34, %rd545;
ld.shared.u8 %rs91, [%rd547+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r682, 1, 0, %p95;

BB13_117:
bfe.u32 %r488, %r16, 5, 1;
setp.ne.s32	%p96, %r682, %r488;
@%p96 bra BB13_119;

mul.wide.u32 %rd773, %r18, 8;
cvt.u64.u32	%rd548, %r18;
st.shared.f64 [%rd45], %fd45;
st.shared.f64 [%rd45+8], %fd46;
add.s64 %rd553, %rd33, %rd773;
ld.shared.u64 %rd554, [%rd553];
ld.shared.u64 %rd555, [%rd553+8];
st.shared.u64 [%rd553], %rd555;
st.shared.u64 [%rd553+8], %rd554;
add.s64 %rd557, %rd34, %rd548;
ld.shared.u8 %rs92, [%rd557];
ld.shared.u8 %rs93, [%rd557+1];
st.shared.u8 [%rd557], %rs93;
st.shared.u8 [%rd557+1], %rs92;

BB13_119:
bar.sync 0;
mov.u64 %rd772, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r491, %r16, 63;
sub.s32 %r492, %r18, %r491;
add.s32 %r493, %r492, 64;
mul.wide.u32 %rd558, %r493, 8;
add.s64 %rd560, %rd772, %rd558;
mul.wide.u32 %rd561, %r492, 8;
add.s64 %rd562, %rd772, %rd561;
ld.shared.f64 %fd47, [%rd560];
ld.shared.f64 %fd48, [%rd562];
setp.geu.f64	%p97, %fd48, %fd47;
@%p97 bra BB13_121;

cvt.u64.u32	%rd563, %r492;
add.s64 %rd565, %rd34, %rd563;
ld.shared.u8 %rs94, [%rd565];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB13_123;

BB13_121:
add.s32 %r653, %r492, 64;
cvt.u64.u32	%rd566, %r653;
add.s64 %rd568, %rd34, %rd566;
ld.shared.u8 %rs1, [%rd568];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB13_123;

mul.wide.u32 %rd785, %r492, 8;
mov.u64 %rd784, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd783, %rd784, %rd785;
mul.wide.u32 %rd760, %r493, 8;
mul.wide.u32 %rd759, %r492, 8;
cvt.u64.u32	%rd569, %r492;
st.shared.f64 [%rd783], %fd47;
st.shared.f64 [%rd560], %fd48;
add.s64 %rd577, %rd33, %rd759;
ld.shared.u64 %rd578, [%rd577];
add.s64 %rd579, %rd33, %rd760;
ld.shared.u64 %rd580, [%rd579];
st.shared.u64 [%rd577], %rd580;
st.shared.u64 [%rd579], %rd578;
add.s64 %rd582, %rd34, %rd569;
ld.shared.u8 %rs95, [%rd582];
st.shared.u8 [%rd582], %rs1;
st.shared.u8 [%rd568], %rs95;

BB13_123:
bar.sync 0;
ld.shared.f64 %fd49, [%rd409];
ld.shared.f64 %fd50, [%rd411];
setp.geu.f64	%p100, %fd50, %fd49;
@%p100 bra BB13_125;

cvt.u64.u32	%rd589, %r59;
add.s64 %rd591, %rd34, %rd589;
ld.shared.u8 %rs96, [%rd591];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB13_127;

BB13_125:
add.s32 %r621, %r59, 32;
cvt.u64.u32	%rd592, %r621;
add.s64 %rd594, %rd34, %rd592;
ld.shared.u8 %rs2, [%rd594];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB13_127;

add.s32 %r622, %r59, 32;
mul.wide.u32 %rd762, %r622, 8;
mul.wide.u32 %rd761, %r59, 8;
cvt.u64.u32	%rd595, %r59;
st.shared.f64 [%rd411], %fd49;
st.shared.f64 [%rd409], %fd50;
add.s64 %rd603, %rd33, %rd761;
ld.shared.u64 %rd604, [%rd603];
add.s64 %rd605, %rd33, %rd762;
ld.shared.u64 %rd606, [%rd605];
st.shared.u64 [%rd603], %rd606;
st.shared.u64 [%rd605], %rd604;
add.s64 %rd608, %rd34, %rd595;
ld.shared.u8 %rs97, [%rd608];
st.shared.u8 [%rd608], %rs2;
st.shared.u8 [%rd594], %rs97;

BB13_127:
bar.sync 0;
ld.shared.f64 %fd51, [%rd284];
ld.shared.f64 %fd52, [%rd286];
setp.geu.f64	%p103, %fd52, %fd51;
@%p103 bra BB13_129;

cvt.u64.u32	%rd615, %r47;
add.s64 %rd617, %rd34, %rd615;
ld.shared.u8 %rs98, [%rd617];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB13_131;

BB13_129:
add.s32 %r623, %r47, 16;
cvt.u64.u32	%rd618, %r623;
add.s64 %rd620, %rd34, %rd618;
ld.shared.u8 %rs3, [%rd620];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB13_131;

add.s32 %r624, %r47, 16;
mul.wide.u32 %rd764, %r624, 8;
mul.wide.u32 %rd763, %r47, 8;
cvt.u64.u32	%rd621, %r47;
st.shared.f64 [%rd286], %fd51;
st.shared.f64 [%rd284], %fd52;
add.s64 %rd629, %rd33, %rd763;
ld.shared.u64 %rd630, [%rd629];
add.s64 %rd631, %rd33, %rd764;
ld.shared.u64 %rd632, [%rd631];
st.shared.u64 [%rd629], %rd632;
st.shared.u64 [%rd631], %rd630;
add.s64 %rd634, %rd34, %rd621;
ld.shared.u8 %rs99, [%rd634];
st.shared.u8 [%rd634], %rs3;
st.shared.u8 [%rd620], %rs99;

BB13_131:
bar.sync 0;
ld.shared.f64 %fd53, [%rd185];
ld.shared.f64 %fd54, [%rd187];
setp.geu.f64	%p106, %fd54, %fd53;
@%p106 bra BB13_133;

cvt.u64.u32	%rd641, %r37;
add.s64 %rd643, %rd34, %rd641;
ld.shared.u8 %rs100, [%rd643];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB13_135;

BB13_133:
add.s32 %r625, %r37, 8;
cvt.u64.u32	%rd644, %r625;
add.s64 %rd646, %rd34, %rd644;
ld.shared.u8 %rs4, [%rd646];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB13_135;

add.s32 %r626, %r37, 8;
mul.wide.u32 %rd766, %r626, 8;
mul.wide.u32 %rd765, %r37, 8;
cvt.u64.u32	%rd647, %r37;
st.shared.f64 [%rd187], %fd53;
st.shared.f64 [%rd185], %fd54;
add.s64 %rd655, %rd33, %rd765;
ld.shared.u64 %rd656, [%rd655];
add.s64 %rd657, %rd33, %rd766;
ld.shared.u64 %rd658, [%rd657];
st.shared.u64 [%rd655], %rd658;
st.shared.u64 [%rd657], %rd656;
add.s64 %rd660, %rd34, %rd647;
ld.shared.u8 %rs101, [%rd660];
st.shared.u8 [%rd660], %rs4;
st.shared.u8 [%rd646], %rs101;

BB13_135:
bar.sync 0;
ld.shared.f64 %fd55, [%rd112];
ld.shared.f64 %fd56, [%rd114];
setp.geu.f64	%p109, %fd56, %fd55;
@%p109 bra BB13_137;

cvt.u64.u32	%rd667, %r29;
add.s64 %rd669, %rd34, %rd667;
ld.shared.u8 %rs102, [%rd669];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB13_139;

BB13_137:
add.s32 %r627, %r29, 4;
cvt.u64.u32	%rd670, %r627;
add.s64 %rd672, %rd34, %rd670;
ld.shared.u8 %rs5, [%rd672];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB13_139;

add.s32 %r628, %r29, 4;
mul.wide.u32 %rd768, %r628, 8;
mul.wide.u32 %rd767, %r29, 8;
cvt.u64.u32	%rd673, %r29;
st.shared.f64 [%rd114], %fd55;
st.shared.f64 [%rd112], %fd56;
add.s64 %rd681, %rd33, %rd767;
ld.shared.u64 %rd682, [%rd681];
add.s64 %rd683, %rd33, %rd768;
ld.shared.u64 %rd684, [%rd683];
st.shared.u64 [%rd681], %rd684;
st.shared.u64 [%rd683], %rd682;
add.s64 %rd686, %rd34, %rd673;
ld.shared.u8 %rs103, [%rd686];
st.shared.u8 [%rd686], %rs5;
st.shared.u8 [%rd672], %rs103;

BB13_139:
bar.sync 0;
ld.shared.f64 %fd57, [%rd65];
ld.shared.f64 %fd58, [%rd67];
setp.geu.f64	%p112, %fd58, %fd57;
@%p112 bra BB13_141;

cvt.u64.u32	%rd693, %r23;
add.s64 %rd695, %rd34, %rd693;
ld.shared.u8 %rs104, [%rd695];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB13_143;

BB13_141:
add.s32 %r629, %r23, 2;
cvt.u64.u32	%rd696, %r629;
add.s64 %rd698, %rd34, %rd696;
ld.shared.u8 %rs6, [%rd698];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB13_143;

add.s32 %r630, %r23, 2;
mul.wide.u32 %rd770, %r630, 8;
mul.wide.u32 %rd769, %r23, 8;
cvt.u64.u32	%rd699, %r23;
st.shared.f64 [%rd67], %fd57;
st.shared.f64 [%rd65], %fd58;
add.s64 %rd707, %rd33, %rd769;
ld.shared.u64 %rd708, [%rd707];
add.s64 %rd709, %rd33, %rd770;
ld.shared.u64 %rd710, [%rd709];
st.shared.u64 [%rd707], %rd710;
st.shared.u64 [%rd709], %rd708;
add.s64 %rd712, %rd34, %rd699;
ld.shared.u8 %rs105, [%rd712];
st.shared.u8 [%rd712], %rs6;
st.shared.u8 [%rd698], %rs105;

BB13_143:
bar.sync 0;
ld.shared.f64 %fd59, [%rd45+8];
ld.shared.f64 %fd60, [%rd45];
setp.geu.f64	%p115, %fd60, %fd59;
@%p115 bra BB13_145;

cvt.u64.u32	%rd717, %r18;
add.s64 %rd719, %rd34, %rd717;
ld.shared.u8 %rs106, [%rd719];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB13_147;

BB13_145:
cvt.u64.u32	%rd720, %r18;
add.s64 %rd722, %rd34, %rd720;
ld.shared.u8 %rs7, [%rd722+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB13_147;

mov.u32 %r632, %tid.x;
shl.b32 %r631, %r632, 1;
mul.wide.u32 %rd771, %r631, 8;
st.shared.f64 [%rd45], %fd59;
st.shared.f64 [%rd45+8], %fd60;
add.s64 %rd728, %rd33, %rd771;
ld.shared.u64 %rd729, [%rd728];
ld.shared.u64 %rd730, [%rd728+8];
st.shared.u64 [%rd728], %rd730;
st.shared.u64 [%rd728+8], %rd729;
ld.shared.u8 %rs107, [%rd722];
st.shared.u8 [%rd722], %rs7;
st.shared.u8 [%rd722+1], %rs107;

BB13_147:
ld.param.u32 %r645, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p120, %r16, %r645;
bar.sync 0;
@!%p120 bra BB13_149;
bra.uni BB13_148;

BB13_148:
ld.param.u32 %r651, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r640, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r639, %tid.x;
ld.shared.f64 %fd63, [%rd11];
mad.lo.s32 %r613, %r639, %r640, %r4;
cvta.to.global.u64 %rd736, %rd8;
mul.wide.u32 %rd737, %r613, 8;
add.s64 %rd738, %rd736, %rd737;
st.global.f64 [%rd738], %fd63;
ld.shared.u64 %rd741, [%rd12];
ld.local.u64 %rd742, [%rd2];
cvta.to.global.u64 %rd743, %rd742;
mad.lo.s32 %r614, %r639, %r651, %r15;
mul.wide.u32 %rd744, %r614, 8;
add.s64 %rd745, %rd743, %rd744;
st.global.u64 [%rd745], %rd741;

BB13_149:
mov.u32 %r635, %tid.x;
ld.param.u32 %r634, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r633, %r635, 64;
setp.ge.u32	%p119, %r633, %r634;
@%p119 bra BB13_151;

ld.param.u32 %r650, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r638, %tid.x;
add.s32 %r637, %r638, 64;
ld.param.u32 %r636, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd64, [%rd11+512];
mad.lo.s32 %r619, %r637, %r636, %r4;
cvta.to.global.u64 %rd749, %rd8;
mul.wide.u32 %rd750, %r619, 8;
add.s64 %rd751, %rd749, %rd750;
st.global.f64 [%rd751], %fd64;
ld.shared.u64 %rd754, [%rd12+512];
ld.local.u64 %rd755, [%rd2];
cvta.to.global.u64 %rd756, %rd755;
mad.lo.s32 %r620, %r637, %r650, %r15;
mul.wide.u32 %rd757, %r620, 8;
add.s64 %rd758, %rd756, %rd757;
st.global.u64 [%rd758], %rd754;

BB13_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot14[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<360>;
.reg .f64 %fd<41>;
.reg .b64 %rd<444>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd443, __local_depot14;
cvta.local.u64 %SP, %rd443;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r346, 0;
mov.pred %p4, 0;
@%p4 bra BB14_2;

BB14_1:
mul.wide.s32 %rd17, %r346, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r346, %r346, 1;
setp.lt.u32	%p5, %r346, 27;
@%p5 bra BB14_1;

BB14_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r348, %r56, %r57, %r58;
setp.ge.u32	%p6, %r348, %r48;
@%p6 bra BB14_88;

ld.param.u32 %r60, [%rd1+12];
ld.param.u32 %r61, [%rd1+112];
rem.u32 %r62, %r348, %r60;
mul.lo.s32 %r63, %r61, %r62;
div.u32 %r64, %r348, %r60;
ld.param.u32 %r65, [%rd1+108];
mad.lo.s32 %r4, %r65, %r64, %r63;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r347, %r5, -1;
mov.u32 %r349, 0;
setp.lt.s32	%p7, %r347, 1;
@%p7 bra BB14_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd440, %rd2, %rd21;
mov.u32 %r349, 0;

BB14_5:
ld.local.u32 %r67, [%rd440+4];
rem.u32 %r68, %r348, %r67;
ld.local.u32 %r69, [%rd440+104];
mad.lo.s32 %r349, %r69, %r68, %r349;
div.u32 %r348, %r348, %r67;
add.s64 %rd440, %rd440, -4;
add.s32 %r347, %r347, -1;
setp.gt.s32	%p8, %r347, 0;
@%p8 bra BB14_5;

BB14_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r15, %r70, %r348, %r349;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mov.f64 %fd39, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r49;
@%p9 bra BB14_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r71, %r16, %r50, %r4;
mul.wide.u32 %rd23, %r71, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd39, [%rd24];

BB14_8:
mov.u64 %rd441, 0;
@%p9 bra BB14_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r72, %r16, %r51, %r15;
mul.wide.u32 %rd28, %r72, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd441, [%rd29];

BB14_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd39;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd441;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs6;
setp.lt.u32	%p2, %r17, %r49;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r49;
@%p11 bra BB14_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r73, %r17, %r50, %r4;
mul.wide.u32 %rd36, %r73, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd40, [%rd37];

BB14_12:
mov.u64 %rd442, 0;
@%p11 bra BB14_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r74, %r17, %r51, %r15;
mul.wide.u32 %rd41, %r74, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd442, [%rd42];

BB14_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.f64 [%rd11+128], %fd40;
st.shared.u64 [%rd12+128], %rd442;
st.shared.u8 [%rd13+16], %rs7;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.leu.f64	%p13, %fd6, %fd5;
@%p13 bra BB14_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs8, [%rd48];
mov.u32 %r350, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB14_17;

BB14_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs9, [%rd51+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r350, 1, 0, %p15;

BB14_17:
and.b32 %r81, %r16, 1;
setp.ne.s32	%p16, %r350, %r81;
@%p16 bra BB14_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs10, [%rd62];
ld.shared.u8 %rs11, [%rd62+1];
st.shared.u8 [%rd62], %rs11;
st.shared.u8 [%rd62+1], %rs10;

BB14_19:
bar.sync 0;
sub.s32 %r23, %r18, %r81;
add.s32 %r87, %r23, 2;
mul.wide.u32 %rd63, %r87, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.leu.f64	%p17, %fd8, %fd7;
@%p17 bra BB14_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs12, [%rd70];
mov.u32 %r351, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB14_22;

BB14_21:
cvt.u64.u32	%rd71, %r87;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs13, [%rd73];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r351, 1, 0, %p19;

BB14_22:
bfe.u32 %r99, %r16, 1, 1;
setp.ne.s32	%p20, %r351, %r99;
@%p20 bra BB14_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r87;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs14, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs15, [%rd90];
st.shared.u8 [%rd89], %rs15;
st.shared.u8 [%rd90], %rs14;

BB14_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.leu.f64	%p21, %fd10, %fd9;
@%p21 bra BB14_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs16, [%rd96];
mov.u32 %r352, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB14_27;

BB14_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs17, [%rd99+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r352, 1, 0, %p23;

BB14_27:
bfe.u32 %r114, %r16, 1, 1;
setp.ne.s32	%p24, %r352, %r114;
@%p24 bra BB14_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs18, [%rd109];
ld.shared.u8 %rs19, [%rd109+1];
st.shared.u8 [%rd109], %rs19;
st.shared.u8 [%rd109+1], %rs18;

BB14_29:
bar.sync 0;
and.b32 %r117, %r16, 3;
sub.s32 %r29, %r18, %r117;
add.s32 %r119, %r29, 4;
mul.wide.u32 %rd110, %r119, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.leu.f64	%p25, %fd12, %fd11;
@%p25 bra BB14_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs20, [%rd117];
mov.u32 %r353, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB14_32;

BB14_31:
cvt.u64.u32	%rd118, %r119;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs21, [%rd120];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r353, 1, 0, %p27;

BB14_32:
bfe.u32 %r131, %r16, 2, 1;
setp.ne.s32	%p28, %r353, %r131;
@%p28 bra BB14_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r119;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs22, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs23, [%rd137];
st.shared.u8 [%rd136], %rs23;
st.shared.u8 [%rd137], %rs22;

BB14_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.leu.f64	%p29, %fd14, %fd13;
@%p29 bra BB14_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs24, [%rd145];
mov.u32 %r354, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB14_37;

BB14_36:
cvt.u64.u32	%rd146, %r87;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs25, [%rd148];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r354, 1, 0, %p31;

BB14_37:
bfe.u32 %r154, %r16, 2, 1;
setp.ne.s32	%p32, %r354, %r154;
@%p32 bra BB14_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r87;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs26, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs27, [%rd163];
st.shared.u8 [%rd162], %rs27;
st.shared.u8 [%rd163], %rs26;

BB14_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.leu.f64	%p33, %fd16, %fd15;
@%p33 bra BB14_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs28, [%rd169];
mov.u32 %r355, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB14_42;

BB14_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs29, [%rd172+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r355, 1, 0, %p35;

BB14_42:
bfe.u32 %r168, %r16, 2, 1;
setp.ne.s32	%p36, %r355, %r168;
@%p36 bra BB14_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs30, [%rd182];
ld.shared.u8 %rs31, [%rd182+1];
st.shared.u8 [%rd182], %rs31;
st.shared.u8 [%rd182+1], %rs30;

BB14_44:
bar.sync 0;
and.b32 %r171, %r16, 7;
sub.s32 %r37, %r18, %r171;
add.s32 %r173, %r37, 8;
mul.wide.u32 %rd183, %r173, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.leu.f64	%p37, %fd18, %fd17;
@%p37 bra BB14_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs32, [%rd190];
mov.u32 %r356, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB14_47;

BB14_46:
cvt.u64.u32	%rd191, %r173;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs33, [%rd193];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r356, 1, 0, %p39;

BB14_47:
bfe.u32 %r185, %r16, 3, 1;
setp.ne.s32	%p40, %r356, %r185;
@%p40 bra BB14_49;

mul.wide.u32 %rd439, %r37, 8;
add.s64 %rd196, %rd33, %rd439;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r173;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs34, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs35, [%rd210];
st.shared.u8 [%rd209], %rs35;
st.shared.u8 [%rd210], %rs34;

BB14_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.leu.f64	%p41, %fd20, %fd19;
@%p41 bra BB14_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs36, [%rd218];
mov.u32 %r357, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB14_52;

BB14_51:
cvt.u64.u32	%rd219, %r119;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs37, [%rd221];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r357, 1, 0, %p43;

BB14_52:
bfe.u32 %r208, %r16, 3, 1;
setp.ne.s32	%p44, %r357, %r208;
@%p44 bra BB14_54;

mul.wide.u32 %rd438, %r29, 8;
cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r119;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd438;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs38, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs39, [%rd236];
st.shared.u8 [%rd235], %rs39;
st.shared.u8 [%rd236], %rs38;

BB14_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.leu.f64	%p45, %fd22, %fd21;
@%p45 bra BB14_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs40, [%rd244];
mov.u32 %r358, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB14_57;

BB14_56:
cvt.u64.u32	%rd245, %r87;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs41, [%rd247];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r358, 1, 0, %p47;

BB14_57:
bfe.u32 %r230, %r16, 3, 1;
setp.ne.s32	%p48, %r358, %r230;
@%p48 bra BB14_59;

mul.wide.u32 %rd437, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r87;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd437;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs42, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs43, [%rd262];
st.shared.u8 [%rd261], %rs43;
st.shared.u8 [%rd262], %rs42;

BB14_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.leu.f64	%p49, %fd24, %fd23;
@%p49 bra BB14_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs44, [%rd268];
mov.u32 %r359, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB14_62;

BB14_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs45, [%rd271+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r359, 1, 0, %p51;

BB14_62:
bfe.u32 %r244, %r16, 3, 1;
setp.ne.s32	%p52, %r359, %r244;
@%p52 bra BB14_64;

cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd43;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs46, [%rd281];
ld.shared.u8 %rs47, [%rd281+1];
st.shared.u8 [%rd281], %rs47;
st.shared.u8 [%rd281+1], %rs46;

BB14_64:
bar.sync 0;
and.b32 %r247, %r16, 15;
sub.s32 %r248, %r18, %r247;
add.s32 %r249, %r248, 16;
mul.wide.u32 %rd282, %r249, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r248, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.leu.f64	%p53, %fd26, %fd25;
@%p53 bra BB14_66;

cvt.u64.u32	%rd287, %r248;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs48, [%rd289];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB14_68;

BB14_66:
cvt.u64.u32	%rd290, %r249;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs1, [%rd292];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB14_68;

mul.wide.u32 %rd432, %r249, 8;
mul.wide.u32 %rd431, %r248, 8;
cvt.u64.u32	%rd293, %r248;
st.shared.f64 [%rd286], %fd25;
st.shared.f64 [%rd284], %fd26;
add.s64 %rd301, %rd33, %rd431;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd33, %rd432;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd34, %rd293;
ld.shared.u8 %rs49, [%rd306];
st.shared.u8 [%rd306], %rs1;
st.shared.u8 [%rd292], %rs49;

BB14_68:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.leu.f64	%p56, %fd28, %fd27;
@%p56 bra BB14_70;

cvt.u64.u32	%rd313, %r37;
add.s64 %rd315, %rd34, %rd313;
ld.shared.u8 %rs50, [%rd315];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB14_72;

BB14_70:
add.s32 %r339, %r37, 8;
cvt.u64.u32	%rd316, %r339;
add.s64 %rd318, %rd34, %rd316;
ld.shared.u8 %rs2, [%rd318];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB14_72;

mul.wide.u32 %rd433, %r37, 8;
cvt.u64.u32	%rd319, %r37;
st.shared.f64 [%rd187], %fd27;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd327, %rd33, %rd433;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd33, %rd183;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd34, %rd319;
ld.shared.u8 %rs51, [%rd332];
st.shared.u8 [%rd332], %rs2;
st.shared.u8 [%rd318], %rs51;

BB14_72:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.leu.f64	%p59, %fd30, %fd29;
@%p59 bra BB14_74;

cvt.u64.u32	%rd339, %r29;
add.s64 %rd341, %rd34, %rd339;
ld.shared.u8 %rs52, [%rd341];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB14_76;

BB14_74:
add.s32 %r340, %r29, 4;
cvt.u64.u32	%rd342, %r340;
add.s64 %rd344, %rd34, %rd342;
ld.shared.u8 %rs3, [%rd344];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB14_76;

mul.wide.u32 %rd434, %r29, 8;
cvt.u64.u32	%rd345, %r29;
st.shared.f64 [%rd114], %fd29;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd353, %rd33, %rd434;
ld.shared.u64 %rd354, [%rd353];
add.s64 %rd355, %rd33, %rd110;
ld.shared.u64 %rd356, [%rd355];
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd355], %rd354;
add.s64 %rd358, %rd34, %rd345;
ld.shared.u8 %rs53, [%rd358];
st.shared.u8 [%rd358], %rs3;
st.shared.u8 [%rd344], %rs53;

BB14_76:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.leu.f64	%p62, %fd32, %fd31;
@%p62 bra BB14_78;

cvt.u64.u32	%rd365, %r23;
add.s64 %rd367, %rd34, %rd365;
ld.shared.u8 %rs54, [%rd367];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB14_80;

BB14_78:
add.s32 %r341, %r23, 2;
cvt.u64.u32	%rd368, %r341;
add.s64 %rd370, %rd34, %rd368;
ld.shared.u8 %rs4, [%rd370];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB14_80;

add.s32 %r342, %r23, 2;
mul.wide.u32 %rd436, %r342, 8;
mul.wide.u32 %rd435, %r23, 8;
cvt.u64.u32	%rd371, %r23;
st.shared.f64 [%rd67], %fd31;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd379, %rd33, %rd435;
ld.shared.u64 %rd380, [%rd379];
add.s64 %rd381, %rd33, %rd436;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd379], %rd382;
st.shared.u64 [%rd381], %rd380;
add.s64 %rd384, %rd34, %rd371;
ld.shared.u8 %rs55, [%rd384];
st.shared.u8 [%rd384], %rs4;
st.shared.u8 [%rd370], %rs55;

BB14_80:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.leu.f64	%p65, %fd34, %fd33;
@%p65 bra BB14_82;

cvt.u64.u32	%rd389, %r18;
add.s64 %rd391, %rd34, %rd389;
ld.shared.u8 %rs56, [%rd391];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB14_84;

BB14_82:
cvt.u64.u32	%rd392, %r18;
add.s64 %rd394, %rd34, %rd392;
ld.shared.u8 %rs5, [%rd394+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB14_84;

st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd400, %rd33, %rd43;
ld.shared.u64 %rd401, [%rd400];
ld.shared.u64 %rd402, [%rd400+8];
st.shared.u64 [%rd400], %rd402;
st.shared.u64 [%rd400+8], %rd401;
ld.shared.u8 %rs57, [%rd394];
st.shared.u8 [%rd394], %rs5;
st.shared.u8 [%rd394+1], %rs57;

BB14_84:
bar.sync 0;
@!%p1 bra BB14_86;
bra.uni BB14_85;

BB14_85:
ld.param.u32 %r344, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd37, [%rd11];
mad.lo.s32 %r331, %r16, %r344, %r4;
cvta.to.global.u64 %rd408, %rd8;
mul.wide.u32 %rd409, %r331, 8;
add.s64 %rd410, %rd408, %rd409;
st.global.f64 [%rd410], %fd37;
ld.shared.u64 %rd413, [%rd12];
ld.local.u64 %rd414, [%rd2];
cvta.to.global.u64 %rd415, %rd414;
mad.lo.s32 %r332, %r16, %r51, %r15;
mul.wide.u32 %rd416, %r332, 8;
add.s64 %rd417, %rd415, %rd416;
st.global.u64 [%rd417], %rd413;

BB14_86:
@%p11 bra BB14_88;

add.s32 %r345, %r16, 16;
ld.param.u32 %r343, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd38, [%rd11+128];
mad.lo.s32 %r337, %r345, %r343, %r4;
cvta.to.global.u64 %rd421, %rd8;
mul.wide.u32 %rd422, %r337, 8;
add.s64 %rd423, %rd421, %rd422;
st.global.f64 [%rd423], %fd38;
ld.shared.u64 %rd426, [%rd12+128];
ld.local.u64 %rd427, [%rd2];
cvta.to.global.u64 %rd428, %rd427;
mad.lo.s32 %r338, %r345, %r51, %r15;
mul.wide.u32 %rd429, %r338, 8;
add.s64 %rd430, %rd428, %rd429;
st.global.u64 [%rd430], %rd426;

BB14_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<360>;
.reg .f64 %fd<41>;
.reg .b64 %rd<444>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd443, __local_depot15;
cvta.local.u64 %SP, %rd443;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd16, %SP, 0;
cvta.to.local.u64 %rd2, %rd16;
mov.u32 %r346, 0;
mov.pred %p4, 0;
@%p4 bra BB15_2;

BB15_1:
mul.wide.s32 %rd17, %r346, 8;
add.s64 %rd18, %rd3, %rd17;
ld.param.u64 %rd19, [%rd18];
add.s64 %rd20, %rd2, %rd17;
st.local.u64 [%rd20], %rd19;
add.s32 %r346, %r346, 1;
setp.lt.u32	%p5, %r346, 27;
@%p5 bra BB15_1;

BB15_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r348, %r56, %r57, %r58;
setp.ge.u32	%p6, %r348, %r48;
@%p6 bra BB15_88;

ld.param.u32 %r60, [%rd1+12];
ld.param.u32 %r61, [%rd1+112];
rem.u32 %r62, %r348, %r60;
mul.lo.s32 %r63, %r61, %r62;
div.u32 %r64, %r348, %r60;
ld.param.u32 %r65, [%rd1+108];
mad.lo.s32 %r4, %r65, %r64, %r63;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r347, %r5, -1;
mov.u32 %r349, 0;
setp.lt.s32	%p7, %r347, 1;
@%p7 bra BB15_6;

mul.wide.s32 %rd21, %r5, 4;
add.s64 %rd440, %rd2, %rd21;
mov.u32 %r349, 0;

BB15_5:
ld.local.u32 %r67, [%rd440+4];
rem.u32 %r68, %r348, %r67;
ld.local.u32 %r69, [%rd440+104];
mad.lo.s32 %r349, %r69, %r68, %r349;
div.u32 %r348, %r348, %r67;
add.s64 %rd440, %rd440, -4;
add.s32 %r347, %r347, -1;
setp.gt.s32	%p8, %r347, 0;
@%p8 bra BB15_5;

BB15_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r15, %r70, %r348, %r349;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mov.f64 %fd39, 0d0000000000000000;
setp.ge.u32	%p9, %r16, %r49;
@%p9 bra BB15_8;

cvta.to.global.u64 %rd22, %rd8;
mad.lo.s32 %r71, %r16, %r50, %r4;
mul.wide.u32 %rd23, %r71, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd39, [%rd24];

BB15_8:
mov.u64 %rd441, 0;
@%p9 bra BB15_10;

ld.local.u64 %rd26, [%rd2];
cvta.to.global.u64 %rd27, %rd26;
mad.lo.s32 %r72, %r16, %r51, %r15;
mul.wide.u32 %rd28, %r72, 8;
add.s64 %rd29, %rd27, %rd28;
ld.global.u64 %rd441, [%rd29];

BB15_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd30, %r16;
mul.wide.s32 %rd31, %r16, 8;
mov.u64 %rd32, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd11, %rd32, %rd31;
st.shared.f64 [%rd11], %fd39;
mov.u64 %rd33, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd12, %rd33, %rd31;
st.shared.u64 [%rd12], %rd441;
mov.u64 %rd34, _Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd13, %rd34, %rd30;
st.shared.u8 [%rd13], %rs6;
setp.lt.u32	%p2, %r17, %r49;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.u32	%p11, %r17, %r49;
@%p11 bra BB15_12;

cvta.to.global.u64 %rd35, %rd8;
mad.lo.s32 %r73, %r17, %r50, %r4;
mul.wide.u32 %rd36, %r73, 8;
add.s64 %rd37, %rd35, %rd36;
ld.global.f64 %fd40, [%rd37];

BB15_12:
mov.u64 %rd442, 0;
@%p11 bra BB15_14;

ld.local.u64 %rd39, [%rd2];
cvta.to.global.u64 %rd40, %rd39;
mad.lo.s32 %r74, %r17, %r51, %r15;
mul.wide.u32 %rd41, %r74, 8;
add.s64 %rd42, %rd40, %rd41;
ld.global.u64 %rd442, [%rd42];

BB15_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.f64 [%rd11+128], %fd40;
st.shared.u64 [%rd12+128], %rd442;
st.shared.u8 [%rd13+16], %rs7;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd43, %r18, 8;
add.s64 %rd45, %rd32, %rd43;
ld.shared.f64 %fd5, [%rd45+8];
ld.shared.f64 %fd6, [%rd45];
setp.geu.f64	%p13, %fd6, %fd5;
@%p13 bra BB15_16;

cvt.u64.u32	%rd46, %r18;
add.s64 %rd48, %rd34, %rd46;
ld.shared.u8 %rs8, [%rd48];
mov.u32 %r350, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB15_17;

BB15_16:
cvt.u64.u32	%rd49, %r18;
add.s64 %rd51, %rd34, %rd49;
ld.shared.u8 %rs9, [%rd51+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r350, 1, 0, %p15;

BB15_17:
and.b32 %r81, %r16, 1;
setp.ne.s32	%p16, %r350, %r81;
@%p16 bra BB15_19;

add.s64 %rd54, %rd33, %rd43;
cvt.u64.u32	%rd55, %r18;
st.shared.f64 [%rd45], %fd5;
st.shared.f64 [%rd45+8], %fd6;
ld.shared.u64 %rd59, [%rd54];
ld.shared.u64 %rd60, [%rd54+8];
st.shared.u64 [%rd54], %rd60;
st.shared.u64 [%rd54+8], %rd59;
add.s64 %rd62, %rd34, %rd55;
ld.shared.u8 %rs10, [%rd62];
ld.shared.u8 %rs11, [%rd62+1];
st.shared.u8 [%rd62], %rs11;
st.shared.u8 [%rd62+1], %rs10;

BB15_19:
bar.sync 0;
sub.s32 %r23, %r18, %r81;
add.s32 %r87, %r23, 2;
mul.wide.u32 %rd63, %r87, 8;
add.s64 %rd65, %rd32, %rd63;
mul.wide.u32 %rd66, %r23, 8;
add.s64 %rd67, %rd32, %rd66;
ld.shared.f64 %fd7, [%rd65];
ld.shared.f64 %fd8, [%rd67];
setp.geu.f64	%p17, %fd8, %fd7;
@%p17 bra BB15_21;

cvt.u64.u32	%rd68, %r23;
add.s64 %rd70, %rd34, %rd68;
ld.shared.u8 %rs12, [%rd70];
mov.u32 %r351, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB15_22;

BB15_21:
cvt.u64.u32	%rd71, %r87;
add.s64 %rd73, %rd34, %rd71;
ld.shared.u8 %rs13, [%rd73];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r351, 1, 0, %p19;

BB15_22:
bfe.u32 %r99, %r16, 1, 1;
setp.ne.s32	%p20, %r351, %r99;
@%p20 bra BB15_24;

add.s64 %rd76, %rd33, %rd66;
add.s64 %rd78, %rd33, %rd63;
cvt.u64.u32	%rd79, %r23;
st.shared.f64 [%rd67], %fd7;
cvt.u64.u32	%rd83, %r87;
st.shared.f64 [%rd65], %fd8;
ld.shared.u64 %rd86, [%rd76];
ld.shared.u64 %rd87, [%rd78];
st.shared.u64 [%rd76], %rd87;
st.shared.u64 [%rd78], %rd86;
add.s64 %rd89, %rd34, %rd79;
ld.shared.u8 %rs14, [%rd89];
add.s64 %rd90, %rd34, %rd83;
ld.shared.u8 %rs15, [%rd90];
st.shared.u8 [%rd89], %rs15;
st.shared.u8 [%rd90], %rs14;

BB15_24:
bar.sync 0;
ld.shared.f64 %fd9, [%rd45+8];
ld.shared.f64 %fd10, [%rd45];
setp.geu.f64	%p21, %fd10, %fd9;
@%p21 bra BB15_26;

cvt.u64.u32	%rd94, %r18;
add.s64 %rd96, %rd34, %rd94;
ld.shared.u8 %rs16, [%rd96];
mov.u32 %r352, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB15_27;

BB15_26:
cvt.u64.u32	%rd97, %r18;
add.s64 %rd99, %rd34, %rd97;
ld.shared.u8 %rs17, [%rd99+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r352, 1, 0, %p23;

BB15_27:
bfe.u32 %r114, %r16, 1, 1;
setp.ne.s32	%p24, %r352, %r114;
@%p24 bra BB15_29;

cvt.u64.u32	%rd100, %r18;
st.shared.f64 [%rd45], %fd9;
st.shared.f64 [%rd45+8], %fd10;
add.s64 %rd105, %rd33, %rd43;
ld.shared.u64 %rd106, [%rd105];
ld.shared.u64 %rd107, [%rd105+8];
st.shared.u64 [%rd105], %rd107;
st.shared.u64 [%rd105+8], %rd106;
add.s64 %rd109, %rd34, %rd100;
ld.shared.u8 %rs18, [%rd109];
ld.shared.u8 %rs19, [%rd109+1];
st.shared.u8 [%rd109], %rs19;
st.shared.u8 [%rd109+1], %rs18;

BB15_29:
bar.sync 0;
and.b32 %r117, %r16, 3;
sub.s32 %r29, %r18, %r117;
add.s32 %r119, %r29, 4;
mul.wide.u32 %rd110, %r119, 8;
add.s64 %rd112, %rd32, %rd110;
mul.wide.u32 %rd113, %r29, 8;
add.s64 %rd114, %rd32, %rd113;
ld.shared.f64 %fd11, [%rd112];
ld.shared.f64 %fd12, [%rd114];
setp.geu.f64	%p25, %fd12, %fd11;
@%p25 bra BB15_31;

cvt.u64.u32	%rd115, %r29;
add.s64 %rd117, %rd34, %rd115;
ld.shared.u8 %rs20, [%rd117];
mov.u32 %r353, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB15_32;

BB15_31:
cvt.u64.u32	%rd118, %r119;
add.s64 %rd120, %rd34, %rd118;
ld.shared.u8 %rs21, [%rd120];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r353, 1, 0, %p27;

BB15_32:
bfe.u32 %r131, %r16, 2, 1;
setp.ne.s32	%p28, %r353, %r131;
@%p28 bra BB15_34;

add.s64 %rd123, %rd33, %rd113;
add.s64 %rd125, %rd33, %rd110;
cvt.u64.u32	%rd126, %r29;
st.shared.f64 [%rd114], %fd11;
cvt.u64.u32	%rd130, %r119;
st.shared.f64 [%rd112], %fd12;
ld.shared.u64 %rd133, [%rd123];
ld.shared.u64 %rd134, [%rd125];
st.shared.u64 [%rd123], %rd134;
st.shared.u64 [%rd125], %rd133;
add.s64 %rd136, %rd34, %rd126;
ld.shared.u8 %rs22, [%rd136];
add.s64 %rd137, %rd34, %rd130;
ld.shared.u8 %rs23, [%rd137];
st.shared.u8 [%rd136], %rs23;
st.shared.u8 [%rd137], %rs22;

BB15_34:
bar.sync 0;
ld.shared.f64 %fd13, [%rd65];
ld.shared.f64 %fd14, [%rd67];
setp.geu.f64	%p29, %fd14, %fd13;
@%p29 bra BB15_36;

cvt.u64.u32	%rd143, %r23;
add.s64 %rd145, %rd34, %rd143;
ld.shared.u8 %rs24, [%rd145];
mov.u32 %r354, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB15_37;

BB15_36:
cvt.u64.u32	%rd146, %r87;
add.s64 %rd148, %rd34, %rd146;
ld.shared.u8 %rs25, [%rd148];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r354, 1, 0, %p31;

BB15_37:
bfe.u32 %r154, %r16, 2, 1;
setp.ne.s32	%p32, %r354, %r154;
@%p32 bra BB15_39;

cvt.u64.u32	%rd149, %r23;
st.shared.f64 [%rd67], %fd13;
cvt.u64.u32	%rd153, %r87;
st.shared.f64 [%rd65], %fd14;
add.s64 %rd157, %rd33, %rd66;
ld.shared.u64 %rd158, [%rd157];
add.s64 %rd159, %rd33, %rd63;
ld.shared.u64 %rd160, [%rd159];
st.shared.u64 [%rd157], %rd160;
st.shared.u64 [%rd159], %rd158;
add.s64 %rd162, %rd34, %rd149;
ld.shared.u8 %rs26, [%rd162];
add.s64 %rd163, %rd34, %rd153;
ld.shared.u8 %rs27, [%rd163];
st.shared.u8 [%rd162], %rs27;
st.shared.u8 [%rd163], %rs26;

BB15_39:
bar.sync 0;
ld.shared.f64 %fd15, [%rd45+8];
ld.shared.f64 %fd16, [%rd45];
setp.geu.f64	%p33, %fd16, %fd15;
@%p33 bra BB15_41;

cvt.u64.u32	%rd167, %r18;
add.s64 %rd169, %rd34, %rd167;
ld.shared.u8 %rs28, [%rd169];
mov.u32 %r355, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB15_42;

BB15_41:
cvt.u64.u32	%rd170, %r18;
add.s64 %rd172, %rd34, %rd170;
ld.shared.u8 %rs29, [%rd172+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r355, 1, 0, %p35;

BB15_42:
bfe.u32 %r168, %r16, 2, 1;
setp.ne.s32	%p36, %r355, %r168;
@%p36 bra BB15_44;

cvt.u64.u32	%rd173, %r18;
st.shared.f64 [%rd45], %fd15;
st.shared.f64 [%rd45+8], %fd16;
add.s64 %rd178, %rd33, %rd43;
ld.shared.u64 %rd179, [%rd178];
ld.shared.u64 %rd180, [%rd178+8];
st.shared.u64 [%rd178], %rd180;
st.shared.u64 [%rd178+8], %rd179;
add.s64 %rd182, %rd34, %rd173;
ld.shared.u8 %rs30, [%rd182];
ld.shared.u8 %rs31, [%rd182+1];
st.shared.u8 [%rd182], %rs31;
st.shared.u8 [%rd182+1], %rs30;

BB15_44:
bar.sync 0;
and.b32 %r171, %r16, 7;
sub.s32 %r37, %r18, %r171;
add.s32 %r173, %r37, 8;
mul.wide.u32 %rd183, %r173, 8;
add.s64 %rd185, %rd32, %rd183;
mul.wide.u32 %rd186, %r37, 8;
add.s64 %rd187, %rd32, %rd186;
ld.shared.f64 %fd17, [%rd185];
ld.shared.f64 %fd18, [%rd187];
setp.geu.f64	%p37, %fd18, %fd17;
@%p37 bra BB15_46;

cvt.u64.u32	%rd188, %r37;
add.s64 %rd190, %rd34, %rd188;
ld.shared.u8 %rs32, [%rd190];
mov.u32 %r356, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB15_47;

BB15_46:
cvt.u64.u32	%rd191, %r173;
add.s64 %rd193, %rd34, %rd191;
ld.shared.u8 %rs33, [%rd193];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r356, 1, 0, %p39;

BB15_47:
bfe.u32 %r185, %r16, 3, 1;
setp.ne.s32	%p40, %r356, %r185;
@%p40 bra BB15_49;

mul.wide.u32 %rd439, %r37, 8;
add.s64 %rd196, %rd33, %rd439;
add.s64 %rd198, %rd33, %rd183;
cvt.u64.u32	%rd199, %r37;
st.shared.f64 [%rd187], %fd17;
cvt.u64.u32	%rd203, %r173;
st.shared.f64 [%rd185], %fd18;
ld.shared.u64 %rd206, [%rd196];
ld.shared.u64 %rd207, [%rd198];
st.shared.u64 [%rd196], %rd207;
st.shared.u64 [%rd198], %rd206;
add.s64 %rd209, %rd34, %rd199;
ld.shared.u8 %rs34, [%rd209];
add.s64 %rd210, %rd34, %rd203;
ld.shared.u8 %rs35, [%rd210];
st.shared.u8 [%rd209], %rs35;
st.shared.u8 [%rd210], %rs34;

BB15_49:
bar.sync 0;
ld.shared.f64 %fd19, [%rd112];
ld.shared.f64 %fd20, [%rd114];
setp.geu.f64	%p41, %fd20, %fd19;
@%p41 bra BB15_51;

cvt.u64.u32	%rd216, %r29;
add.s64 %rd218, %rd34, %rd216;
ld.shared.u8 %rs36, [%rd218];
mov.u32 %r357, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB15_52;

BB15_51:
cvt.u64.u32	%rd219, %r119;
add.s64 %rd221, %rd34, %rd219;
ld.shared.u8 %rs37, [%rd221];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r357, 1, 0, %p43;

BB15_52:
bfe.u32 %r208, %r16, 3, 1;
setp.ne.s32	%p44, %r357, %r208;
@%p44 bra BB15_54;

mul.wide.u32 %rd438, %r29, 8;
cvt.u64.u32	%rd222, %r29;
st.shared.f64 [%rd114], %fd19;
cvt.u64.u32	%rd226, %r119;
st.shared.f64 [%rd112], %fd20;
add.s64 %rd230, %rd33, %rd438;
ld.shared.u64 %rd231, [%rd230];
add.s64 %rd232, %rd33, %rd110;
ld.shared.u64 %rd233, [%rd232];
st.shared.u64 [%rd230], %rd233;
st.shared.u64 [%rd232], %rd231;
add.s64 %rd235, %rd34, %rd222;
ld.shared.u8 %rs38, [%rd235];
add.s64 %rd236, %rd34, %rd226;
ld.shared.u8 %rs39, [%rd236];
st.shared.u8 [%rd235], %rs39;
st.shared.u8 [%rd236], %rs38;

BB15_54:
bar.sync 0;
ld.shared.f64 %fd21, [%rd65];
ld.shared.f64 %fd22, [%rd67];
setp.geu.f64	%p45, %fd22, %fd21;
@%p45 bra BB15_56;

cvt.u64.u32	%rd242, %r23;
add.s64 %rd244, %rd34, %rd242;
ld.shared.u8 %rs40, [%rd244];
mov.u32 %r358, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB15_57;

BB15_56:
cvt.u64.u32	%rd245, %r87;
add.s64 %rd247, %rd34, %rd245;
ld.shared.u8 %rs41, [%rd247];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r358, 1, 0, %p47;

BB15_57:
bfe.u32 %r230, %r16, 3, 1;
setp.ne.s32	%p48, %r358, %r230;
@%p48 bra BB15_59;

mul.wide.u32 %rd437, %r23, 8;
cvt.u64.u32	%rd248, %r23;
st.shared.f64 [%rd67], %fd21;
cvt.u64.u32	%rd252, %r87;
st.shared.f64 [%rd65], %fd22;
add.s64 %rd256, %rd33, %rd437;
ld.shared.u64 %rd257, [%rd256];
add.s64 %rd258, %rd33, %rd63;
ld.shared.u64 %rd259, [%rd258];
st.shared.u64 [%rd256], %rd259;
st.shared.u64 [%rd258], %rd257;
add.s64 %rd261, %rd34, %rd248;
ld.shared.u8 %rs42, [%rd261];
add.s64 %rd262, %rd34, %rd252;
ld.shared.u8 %rs43, [%rd262];
st.shared.u8 [%rd261], %rs43;
st.shared.u8 [%rd262], %rs42;

BB15_59:
bar.sync 0;
ld.shared.f64 %fd23, [%rd45+8];
ld.shared.f64 %fd24, [%rd45];
setp.geu.f64	%p49, %fd24, %fd23;
@%p49 bra BB15_61;

cvt.u64.u32	%rd266, %r18;
add.s64 %rd268, %rd34, %rd266;
ld.shared.u8 %rs44, [%rd268];
mov.u32 %r359, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB15_62;

BB15_61:
cvt.u64.u32	%rd269, %r18;
add.s64 %rd271, %rd34, %rd269;
ld.shared.u8 %rs45, [%rd271+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r359, 1, 0, %p51;

BB15_62:
bfe.u32 %r244, %r16, 3, 1;
setp.ne.s32	%p52, %r359, %r244;
@%p52 bra BB15_64;

cvt.u64.u32	%rd272, %r18;
st.shared.f64 [%rd45], %fd23;
st.shared.f64 [%rd45+8], %fd24;
add.s64 %rd277, %rd33, %rd43;
ld.shared.u64 %rd278, [%rd277];
ld.shared.u64 %rd279, [%rd277+8];
st.shared.u64 [%rd277], %rd279;
st.shared.u64 [%rd277+8], %rd278;
add.s64 %rd281, %rd34, %rd272;
ld.shared.u8 %rs46, [%rd281];
ld.shared.u8 %rs47, [%rd281+1];
st.shared.u8 [%rd281], %rs47;
st.shared.u8 [%rd281+1], %rs46;

BB15_64:
bar.sync 0;
and.b32 %r247, %r16, 15;
sub.s32 %r248, %r18, %r247;
add.s32 %r249, %r248, 16;
mul.wide.u32 %rd282, %r249, 8;
add.s64 %rd284, %rd32, %rd282;
mul.wide.u32 %rd285, %r248, 8;
add.s64 %rd286, %rd32, %rd285;
ld.shared.f64 %fd25, [%rd284];
ld.shared.f64 %fd26, [%rd286];
setp.geu.f64	%p53, %fd26, %fd25;
@%p53 bra BB15_66;

cvt.u64.u32	%rd287, %r248;
add.s64 %rd289, %rd34, %rd287;
ld.shared.u8 %rs48, [%rd289];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB15_68;

BB15_66:
cvt.u64.u32	%rd290, %r249;
add.s64 %rd292, %rd34, %rd290;
ld.shared.u8 %rs1, [%rd292];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB15_68;

mul.wide.u32 %rd432, %r249, 8;
mul.wide.u32 %rd431, %r248, 8;
cvt.u64.u32	%rd293, %r248;
st.shared.f64 [%rd286], %fd25;
st.shared.f64 [%rd284], %fd26;
add.s64 %rd301, %rd33, %rd431;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd33, %rd432;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd34, %rd293;
ld.shared.u8 %rs49, [%rd306];
st.shared.u8 [%rd306], %rs1;
st.shared.u8 [%rd292], %rs49;

BB15_68:
bar.sync 0;
ld.shared.f64 %fd27, [%rd185];
ld.shared.f64 %fd28, [%rd187];
setp.geu.f64	%p56, %fd28, %fd27;
@%p56 bra BB15_70;

cvt.u64.u32	%rd313, %r37;
add.s64 %rd315, %rd34, %rd313;
ld.shared.u8 %rs50, [%rd315];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB15_72;

BB15_70:
add.s32 %r339, %r37, 8;
cvt.u64.u32	%rd316, %r339;
add.s64 %rd318, %rd34, %rd316;
ld.shared.u8 %rs2, [%rd318];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB15_72;

mul.wide.u32 %rd433, %r37, 8;
cvt.u64.u32	%rd319, %r37;
st.shared.f64 [%rd187], %fd27;
st.shared.f64 [%rd185], %fd28;
add.s64 %rd327, %rd33, %rd433;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd33, %rd183;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd34, %rd319;
ld.shared.u8 %rs51, [%rd332];
st.shared.u8 [%rd332], %rs2;
st.shared.u8 [%rd318], %rs51;

BB15_72:
bar.sync 0;
ld.shared.f64 %fd29, [%rd112];
ld.shared.f64 %fd30, [%rd114];
setp.geu.f64	%p59, %fd30, %fd29;
@%p59 bra BB15_74;

cvt.u64.u32	%rd339, %r29;
add.s64 %rd341, %rd34, %rd339;
ld.shared.u8 %rs52, [%rd341];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB15_76;

BB15_74:
add.s32 %r340, %r29, 4;
cvt.u64.u32	%rd342, %r340;
add.s64 %rd344, %rd34, %rd342;
ld.shared.u8 %rs3, [%rd344];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB15_76;

mul.wide.u32 %rd434, %r29, 8;
cvt.u64.u32	%rd345, %r29;
st.shared.f64 [%rd114], %fd29;
st.shared.f64 [%rd112], %fd30;
add.s64 %rd353, %rd33, %rd434;
ld.shared.u64 %rd354, [%rd353];
add.s64 %rd355, %rd33, %rd110;
ld.shared.u64 %rd356, [%rd355];
st.shared.u64 [%rd353], %rd356;
st.shared.u64 [%rd355], %rd354;
add.s64 %rd358, %rd34, %rd345;
ld.shared.u8 %rs53, [%rd358];
st.shared.u8 [%rd358], %rs3;
st.shared.u8 [%rd344], %rs53;

BB15_76:
bar.sync 0;
ld.shared.f64 %fd31, [%rd65];
ld.shared.f64 %fd32, [%rd67];
setp.geu.f64	%p62, %fd32, %fd31;
@%p62 bra BB15_78;

cvt.u64.u32	%rd365, %r23;
add.s64 %rd367, %rd34, %rd365;
ld.shared.u8 %rs54, [%rd367];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB15_80;

BB15_78:
add.s32 %r341, %r23, 2;
cvt.u64.u32	%rd368, %r341;
add.s64 %rd370, %rd34, %rd368;
ld.shared.u8 %rs4, [%rd370];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB15_80;

add.s32 %r342, %r23, 2;
mul.wide.u32 %rd436, %r342, 8;
mul.wide.u32 %rd435, %r23, 8;
cvt.u64.u32	%rd371, %r23;
st.shared.f64 [%rd67], %fd31;
st.shared.f64 [%rd65], %fd32;
add.s64 %rd379, %rd33, %rd435;
ld.shared.u64 %rd380, [%rd379];
add.s64 %rd381, %rd33, %rd436;
ld.shared.u64 %rd382, [%rd381];
st.shared.u64 [%rd379], %rd382;
st.shared.u64 [%rd381], %rd380;
add.s64 %rd384, %rd34, %rd371;
ld.shared.u8 %rs55, [%rd384];
st.shared.u8 [%rd384], %rs4;
st.shared.u8 [%rd370], %rs55;

BB15_80:
bar.sync 0;
ld.shared.f64 %fd33, [%rd45+8];
ld.shared.f64 %fd34, [%rd45];
setp.geu.f64	%p65, %fd34, %fd33;
@%p65 bra BB15_82;

cvt.u64.u32	%rd389, %r18;
add.s64 %rd391, %rd34, %rd389;
ld.shared.u8 %rs56, [%rd391];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB15_84;

BB15_82:
cvt.u64.u32	%rd392, %r18;
add.s64 %rd394, %rd34, %rd392;
ld.shared.u8 %rs5, [%rd394+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB15_84;

st.shared.f64 [%rd45], %fd33;
st.shared.f64 [%rd45+8], %fd34;
add.s64 %rd400, %rd33, %rd43;
ld.shared.u64 %rd401, [%rd400];
ld.shared.u64 %rd402, [%rd400+8];
st.shared.u64 [%rd400], %rd402;
st.shared.u64 [%rd400+8], %rd401;
ld.shared.u8 %rs57, [%rd394];
st.shared.u8 [%rd394], %rs5;
st.shared.u8 [%rd394+1], %rs57;

BB15_84:
bar.sync 0;
@!%p1 bra BB15_86;
bra.uni BB15_85;

BB15_85:
ld.param.u32 %r344, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd37, [%rd11];
mad.lo.s32 %r331, %r16, %r344, %r4;
cvta.to.global.u64 %rd408, %rd8;
mul.wide.u32 %rd409, %r331, 8;
add.s64 %rd410, %rd408, %rd409;
st.global.f64 [%rd410], %fd37;
ld.shared.u64 %rd413, [%rd12];
ld.local.u64 %rd414, [%rd2];
cvta.to.global.u64 %rd415, %rd414;
mad.lo.s32 %r332, %r16, %r51, %r15;
mul.wide.u32 %rd416, %r332, 8;
add.s64 %rd417, %rd415, %rd416;
st.global.u64 [%rd417], %rd413;

BB15_86:
@%p11 bra BB15_88;

add.s32 %r345, %r16, 16;
ld.param.u32 %r343, [_Z20bitonicSortKVInPlaceIdlLi2ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd38, [%rd11+128];
mad.lo.s32 %r337, %r345, %r343, %r4;
cvta.to.global.u64 %rd421, %rd8;
mul.wide.u32 %rd422, %r337, 8;
add.s64 %rd423, %rd421, %rd422;
st.global.f64 [%rd423], %fd38;
ld.shared.u64 %rd426, [%rd12+128];
ld.local.u64 %rd427, [%rd2];
cvta.to.global.u64 %rd428, %rd427;
mad.lo.s32 %r338, %r345, %r51, %r15;
mul.wide.u32 %rd429, %r338, 8;
add.s64 %rd430, %rd428, %rd429;
st.global.u64 [%rd430], %rd426;

BB15_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot16[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<242>;
.reg .b16 %rs<224>;
.reg .b32 %r<1433>;
.reg .f64 %fd<127>;
.reg .b64 %rd<1608>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1607, __local_depot16;
cvta.local.u64 %SP, %rd1607;
ld.param.u32 %r146, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r147, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r148, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r149, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd45, %SP, 0;
cvta.to.local.u64 %rd2, %rd45;
add.u64 %rd46, %SP, 216;
cvta.to.local.u64 %rd3, %rd46;
mov.u32 %r1365, 0;
mov.pred %p4, 0;
@%p4 bra BB16_2;

BB16_1:
mul.wide.s32 %rd47, %r1365, 8;
add.s64 %rd48, %rd4, %rd47;
ld.param.u64 %rd49, [%rd48];
add.s64 %rd50, %rd2, %rd47;
st.local.u64 [%rd50], %rd49;
add.s32 %r1365, %r1365, 1;
setp.lt.u32	%p5, %r1365, 27;
@%p5 bra BB16_1;

BB16_2:
mov.u32 %r1366, 0;
@%p4 bra BB16_4;

BB16_3:
mul.wide.s32 %rd51, %r1366, 8;
add.s64 %rd52, %rd1, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd3, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r1366, %r1366, 1;
setp.lt.u32	%p7, %r1366, 27;
@%p7 bra BB16_3;

BB16_4:
mov.u32 %r152, %nctaid.y;
mov.u32 %r153, %ctaid.z;
mov.u32 %r154, %ctaid.y;
mad.lo.s32 %r155, %r152, %r153, %r154;
mov.u32 %r156, %nctaid.x;
mov.u32 %r157, %ctaid.x;
mad.lo.s32 %r5, %r155, %r156, %r157;
setp.ge.u32	%p8, %r5, %r146;
@%p8 bra BB16_304;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1367, %r6, -1;
mov.u32 %r158, 0;
setp.lt.s32	%p9, %r1367, 1;
mov.u32 %r1376, %r5;
mov.u32 %r1383, %r158;
@%p9 bra BB16_8;

mul.wide.s32 %rd55, %r6, 4;
add.s64 %rd1603, %rd2, %rd55;
mov.u32 %r1384, 0;
mov.u32 %r1377, %r5;

BB16_7:
ld.local.u32 %r160, [%rd1603+4];
rem.u32 %r161, %r1377, %r160;
ld.local.u32 %r162, [%rd1603+104];
mad.lo.s32 %r1384, %r162, %r161, %r1384;
div.u32 %r1377, %r1377, %r160;
add.s64 %rd1603, %rd1603, -4;
add.s32 %r1367, %r1367, -1;
setp.gt.s32	%p10, %r1367, 0;
mov.u32 %r1372, %r1377;
mov.u32 %r1376, %r1372;
mov.u32 %r1378, %r1384;
mov.u32 %r1383, %r1378;
@%p10 bra BB16_7;

BB16_8:
mov.u32 %r15, %r1383;
mov.u32 %r14, %r1376;
ld.local.u32 %r164, [%rd2+108];
mad.lo.s32 %r16, %r164, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1368, %r17, -1;
setp.lt.s32	%p11, %r1368, 1;
mov.u32 %r1374, %r5;
mov.u32 %r1381, %r158;
@%p11 bra BB16_11;

mul.wide.s32 %rd56, %r17, 4;
add.s64 %rd1604, %rd3, %rd56;
mov.u32 %r1382, 0;
mov.u32 %r1375, %r5;

BB16_10:
ld.local.u32 %r166, [%rd1604+4];
rem.u32 %r167, %r1375, %r166;
ld.local.u32 %r168, [%rd1604+104];
mad.lo.s32 %r1382, %r168, %r167, %r1382;
div.u32 %r1375, %r1375, %r166;
add.s64 %rd1604, %rd1604, -4;
add.s32 %r1368, %r1368, -1;
setp.gt.s32	%p12, %r1368, 0;
mov.u32 %r1374, %r1375;
mov.u32 %r1381, %r1382;
@%p12 bra BB16_10;

BB16_11:
ld.local.u32 %r169, [%rd3+108];
mad.lo.s32 %r27, %r169, %r1374, %r1381;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 1024;
setp.lt.u32	%p1, %r28, %r147;
mov.f64 %fd125, 0d0000000000000000;
setp.ge.u32	%p13, %r28, %r147;
@%p13 bra BB16_13;

ld.local.u64 %rd57, [%rd2];
cvta.to.global.u64 %rd58, %rd57;
mad.lo.s32 %r170, %r28, %r148, %r16;
mul.wide.u32 %rd59, %r170, 8;
add.s64 %rd60, %rd58, %rd59;
ld.global.f64 %fd125, [%rd60];

BB16_13:
mov.u64 %rd1605, 0;
@%p13 bra BB16_15;

ld.local.u64 %rd62, [%rd3];
cvta.to.global.u64 %rd63, %rd62;
mad.lo.s32 %r171, %r28, %r149, %r27;
mul.wide.u32 %rd64, %r171, 8;
add.s64 %rd65, %rd63, %rd64;
ld.global.u64 %rd1605, [%rd65];

BB16_15:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd66, %r28;
mul.wide.s32 %rd67, %r28, 8;
mov.u64 %rd68, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd68, %rd67;
st.shared.f64 [%rd16], %fd125;
mov.u64 %rd69, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd69, %rd67;
st.shared.u64 [%rd17], %rd1605;
mov.u64 %rd70, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd70, %rd66;
st.shared.u8 [%rd18], %rs12;
setp.lt.u32	%p2, %r29, %r147;
mov.f64 %fd126, 0d0000000000000000;
setp.ge.u32	%p15, %r29, %r147;
@%p15 bra BB16_17;

ld.local.u64 %rd71, [%rd2];
cvta.to.global.u64 %rd72, %rd71;
mad.lo.s32 %r172, %r29, %r148, %r16;
mul.wide.u32 %rd73, %r172, 8;
add.s64 %rd74, %rd72, %rd73;
ld.global.f64 %fd126, [%rd74];

BB16_17:
mov.u64 %rd1606, 0;
@%p15 bra BB16_19;

ld.local.u64 %rd76, [%rd3];
cvta.to.global.u64 %rd77, %rd76;
mad.lo.s32 %r173, %r29, %r149, %r27;
mul.wide.u32 %rd78, %r173, 8;
add.s64 %rd79, %rd77, %rd78;
ld.global.u64 %rd1606, [%rd79];

BB16_19:
selp.u16	%rs13, 1, 0, %p2;
st.shared.f64 [%rd16+8192], %fd126;
st.shared.u64 [%rd17+8192], %rd1606;
st.shared.u8 [%rd18+1024], %rs13;
bar.sync 0;
shl.b32 %r174, %r28, 1;
mul.wide.u32 %rd80, %r174, 8;
add.s64 %rd82, %rd68, %rd80;
ld.shared.f64 %fd5, [%rd82+8];
ld.shared.f64 %fd6, [%rd82];
setp.leu.f64	%p17, %fd6, %fd5;
@%p17 bra BB16_21;

cvt.u64.u32	%rd83, %r174;
add.s64 %rd85, %rd70, %rd83;
ld.shared.u8 %rs14, [%rd85];
mov.u32 %r1385, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB16_22;

BB16_21:
cvt.u64.u32	%rd86, %r174;
add.s64 %rd88, %rd70, %rd86;
ld.shared.u8 %rs15, [%rd88+1];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r1385, 1, 0, %p19;

BB16_22:
and.b32 %r180, %r28, 1;
setp.ne.s32	%p20, %r1385, %r180;
@%p20 bra BB16_24;

add.s64 %rd91, %rd69, %rd80;
cvt.u64.u32	%rd92, %r174;
st.shared.f64 [%rd82], %fd5;
st.shared.f64 [%rd82+8], %fd6;
ld.shared.u64 %rd96, [%rd91];
ld.shared.u64 %rd97, [%rd91+8];
st.shared.u64 [%rd91], %rd97;
st.shared.u64 [%rd91+8], %rd96;
add.s64 %rd99, %rd70, %rd92;
ld.shared.u8 %rs16, [%rd99];
ld.shared.u8 %rs17, [%rd99+1];
st.shared.u8 [%rd99], %rs17;
st.shared.u8 [%rd99+1], %rs16;

BB16_24:
bar.sync 0;
sub.s32 %r34, %r174, %r180;
add.s32 %r186, %r34, 2;
mul.wide.u32 %rd100, %r186, 8;
add.s64 %rd102, %rd68, %rd100;
mul.wide.u32 %rd103, %r34, 8;
add.s64 %rd104, %rd68, %rd103;
ld.shared.f64 %fd7, [%rd102];
ld.shared.f64 %fd8, [%rd104];
setp.leu.f64	%p21, %fd8, %fd7;
@%p21 bra BB16_26;

cvt.u64.u32	%rd105, %r34;
add.s64 %rd107, %rd70, %rd105;
ld.shared.u8 %rs18, [%rd107];
mov.u32 %r1386, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB16_27;

BB16_26:
cvt.u64.u32	%rd108, %r186;
add.s64 %rd110, %rd70, %rd108;
ld.shared.u8 %rs19, [%rd110];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r1386, 1, 0, %p23;

BB16_27:
bfe.u32 %r198, %r28, 1, 1;
setp.ne.s32	%p24, %r1386, %r198;
@%p24 bra BB16_29;

add.s64 %rd113, %rd69, %rd103;
add.s64 %rd115, %rd69, %rd100;
cvt.u64.u32	%rd116, %r34;
st.shared.f64 [%rd104], %fd7;
cvt.u64.u32	%rd120, %r186;
st.shared.f64 [%rd102], %fd8;
ld.shared.u64 %rd123, [%rd113];
ld.shared.u64 %rd124, [%rd115];
st.shared.u64 [%rd113], %rd124;
st.shared.u64 [%rd115], %rd123;
add.s64 %rd126, %rd70, %rd116;
ld.shared.u8 %rs20, [%rd126];
add.s64 %rd127, %rd70, %rd120;
ld.shared.u8 %rs21, [%rd127];
st.shared.u8 [%rd126], %rs21;
st.shared.u8 [%rd127], %rs20;

BB16_29:
bar.sync 0;
ld.shared.f64 %fd9, [%rd82+8];
ld.shared.f64 %fd10, [%rd82];
setp.leu.f64	%p25, %fd10, %fd9;
@%p25 bra BB16_31;

cvt.u64.u32	%rd131, %r174;
add.s64 %rd133, %rd70, %rd131;
ld.shared.u8 %rs22, [%rd133];
mov.u32 %r1387, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB16_32;

BB16_31:
cvt.u64.u32	%rd134, %r174;
add.s64 %rd136, %rd70, %rd134;
ld.shared.u8 %rs23, [%rd136+1];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r1387, 1, 0, %p27;

BB16_32:
bfe.u32 %r213, %r28, 1, 1;
setp.ne.s32	%p28, %r1387, %r213;
@%p28 bra BB16_34;

cvt.u64.u32	%rd137, %r174;
st.shared.f64 [%rd82], %fd9;
st.shared.f64 [%rd82+8], %fd10;
add.s64 %rd142, %rd69, %rd80;
ld.shared.u64 %rd143, [%rd142];
ld.shared.u64 %rd144, [%rd142+8];
st.shared.u64 [%rd142], %rd144;
st.shared.u64 [%rd142+8], %rd143;
add.s64 %rd146, %rd70, %rd137;
ld.shared.u8 %rs24, [%rd146];
ld.shared.u8 %rs25, [%rd146+1];
st.shared.u8 [%rd146], %rs25;
st.shared.u8 [%rd146+1], %rs24;

BB16_34:
bar.sync 0;
and.b32 %r216, %r28, 3;
sub.s32 %r40, %r174, %r216;
add.s32 %r218, %r40, 4;
mul.wide.u32 %rd147, %r218, 8;
add.s64 %rd149, %rd68, %rd147;
mul.wide.u32 %rd150, %r40, 8;
add.s64 %rd151, %rd68, %rd150;
ld.shared.f64 %fd11, [%rd149];
ld.shared.f64 %fd12, [%rd151];
setp.leu.f64	%p29, %fd12, %fd11;
@%p29 bra BB16_36;

cvt.u64.u32	%rd152, %r40;
add.s64 %rd154, %rd70, %rd152;
ld.shared.u8 %rs26, [%rd154];
mov.u32 %r1388, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB16_37;

BB16_36:
cvt.u64.u32	%rd155, %r218;
add.s64 %rd157, %rd70, %rd155;
ld.shared.u8 %rs27, [%rd157];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r1388, 1, 0, %p31;

BB16_37:
bfe.u32 %r230, %r28, 2, 1;
setp.ne.s32	%p32, %r1388, %r230;
@%p32 bra BB16_39;

add.s64 %rd160, %rd69, %rd150;
add.s64 %rd162, %rd69, %rd147;
cvt.u64.u32	%rd163, %r40;
st.shared.f64 [%rd151], %fd11;
cvt.u64.u32	%rd167, %r218;
st.shared.f64 [%rd149], %fd12;
ld.shared.u64 %rd170, [%rd160];
ld.shared.u64 %rd171, [%rd162];
st.shared.u64 [%rd160], %rd171;
st.shared.u64 [%rd162], %rd170;
add.s64 %rd173, %rd70, %rd163;
ld.shared.u8 %rs28, [%rd173];
add.s64 %rd174, %rd70, %rd167;
ld.shared.u8 %rs29, [%rd174];
st.shared.u8 [%rd173], %rs29;
st.shared.u8 [%rd174], %rs28;

BB16_39:
bar.sync 0;
ld.shared.f64 %fd13, [%rd102];
ld.shared.f64 %fd14, [%rd104];
setp.leu.f64	%p33, %fd14, %fd13;
@%p33 bra BB16_41;

cvt.u64.u32	%rd180, %r34;
add.s64 %rd182, %rd70, %rd180;
ld.shared.u8 %rs30, [%rd182];
mov.u32 %r1389, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB16_42;

BB16_41:
cvt.u64.u32	%rd183, %r186;
add.s64 %rd185, %rd70, %rd183;
ld.shared.u8 %rs31, [%rd185];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r1389, 1, 0, %p35;

BB16_42:
bfe.u32 %r253, %r28, 2, 1;
setp.ne.s32	%p36, %r1389, %r253;
@%p36 bra BB16_44;

cvt.u64.u32	%rd186, %r34;
st.shared.f64 [%rd104], %fd13;
cvt.u64.u32	%rd190, %r186;
st.shared.f64 [%rd102], %fd14;
add.s64 %rd194, %rd69, %rd103;
ld.shared.u64 %rd195, [%rd194];
add.s64 %rd196, %rd69, %rd100;
ld.shared.u64 %rd197, [%rd196];
st.shared.u64 [%rd194], %rd197;
st.shared.u64 [%rd196], %rd195;
add.s64 %rd199, %rd70, %rd186;
ld.shared.u8 %rs32, [%rd199];
add.s64 %rd200, %rd70, %rd190;
ld.shared.u8 %rs33, [%rd200];
st.shared.u8 [%rd199], %rs33;
st.shared.u8 [%rd200], %rs32;

BB16_44:
bar.sync 0;
ld.shared.f64 %fd15, [%rd82+8];
ld.shared.f64 %fd16, [%rd82];
setp.leu.f64	%p37, %fd16, %fd15;
@%p37 bra BB16_46;

cvt.u64.u32	%rd204, %r174;
add.s64 %rd206, %rd70, %rd204;
ld.shared.u8 %rs34, [%rd206];
mov.u32 %r1390, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB16_47;

BB16_46:
cvt.u64.u32	%rd207, %r174;
add.s64 %rd209, %rd70, %rd207;
ld.shared.u8 %rs35, [%rd209+1];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r1390, 1, 0, %p39;

BB16_47:
bfe.u32 %r267, %r28, 2, 1;
setp.ne.s32	%p40, %r1390, %r267;
@%p40 bra BB16_49;

cvt.u64.u32	%rd210, %r174;
st.shared.f64 [%rd82], %fd15;
st.shared.f64 [%rd82+8], %fd16;
add.s64 %rd215, %rd69, %rd80;
ld.shared.u64 %rd216, [%rd215];
ld.shared.u64 %rd217, [%rd215+8];
st.shared.u64 [%rd215], %rd217;
st.shared.u64 [%rd215+8], %rd216;
add.s64 %rd219, %rd70, %rd210;
ld.shared.u8 %rs36, [%rd219];
ld.shared.u8 %rs37, [%rd219+1];
st.shared.u8 [%rd219], %rs37;
st.shared.u8 [%rd219+1], %rs36;

BB16_49:
bar.sync 0;
and.b32 %r270, %r28, 7;
sub.s32 %r48, %r174, %r270;
add.s32 %r272, %r48, 8;
mul.wide.u32 %rd220, %r272, 8;
add.s64 %rd222, %rd68, %rd220;
mul.wide.u32 %rd223, %r48, 8;
add.s64 %rd224, %rd68, %rd223;
ld.shared.f64 %fd17, [%rd222];
ld.shared.f64 %fd18, [%rd224];
setp.leu.f64	%p41, %fd18, %fd17;
@%p41 bra BB16_51;

cvt.u64.u32	%rd225, %r48;
add.s64 %rd227, %rd70, %rd225;
ld.shared.u8 %rs38, [%rd227];
mov.u32 %r1391, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB16_52;

BB16_51:
cvt.u64.u32	%rd228, %r272;
add.s64 %rd230, %rd70, %rd228;
ld.shared.u8 %rs39, [%rd230];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r1391, 1, 0, %p43;

BB16_52:
bfe.u32 %r284, %r28, 3, 1;
setp.ne.s32	%p44, %r1391, %r284;
@%p44 bra BB16_54;

add.s64 %rd233, %rd69, %rd223;
add.s64 %rd235, %rd69, %rd220;
cvt.u64.u32	%rd236, %r48;
st.shared.f64 [%rd224], %fd17;
cvt.u64.u32	%rd240, %r272;
st.shared.f64 [%rd222], %fd18;
ld.shared.u64 %rd243, [%rd233];
ld.shared.u64 %rd244, [%rd235];
st.shared.u64 [%rd233], %rd244;
st.shared.u64 [%rd235], %rd243;
add.s64 %rd246, %rd70, %rd236;
ld.shared.u8 %rs40, [%rd246];
add.s64 %rd247, %rd70, %rd240;
ld.shared.u8 %rs41, [%rd247];
st.shared.u8 [%rd246], %rs41;
st.shared.u8 [%rd247], %rs40;

BB16_54:
bar.sync 0;
ld.shared.f64 %fd19, [%rd149];
ld.shared.f64 %fd20, [%rd151];
setp.leu.f64	%p45, %fd20, %fd19;
@%p45 bra BB16_56;

cvt.u64.u32	%rd253, %r40;
add.s64 %rd255, %rd70, %rd253;
ld.shared.u8 %rs42, [%rd255];
mov.u32 %r1392, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB16_57;

BB16_56:
cvt.u64.u32	%rd256, %r218;
add.s64 %rd258, %rd70, %rd256;
ld.shared.u8 %rs43, [%rd258];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r1392, 1, 0, %p47;

BB16_57:
bfe.u32 %r307, %r28, 3, 1;
setp.ne.s32	%p48, %r1392, %r307;
@%p48 bra BB16_59;

cvt.u64.u32	%rd259, %r40;
st.shared.f64 [%rd151], %fd19;
cvt.u64.u32	%rd263, %r218;
st.shared.f64 [%rd149], %fd20;
add.s64 %rd267, %rd69, %rd150;
ld.shared.u64 %rd268, [%rd267];
add.s64 %rd269, %rd69, %rd147;
ld.shared.u64 %rd270, [%rd269];
st.shared.u64 [%rd267], %rd270;
st.shared.u64 [%rd269], %rd268;
add.s64 %rd272, %rd70, %rd259;
ld.shared.u8 %rs44, [%rd272];
add.s64 %rd273, %rd70, %rd263;
ld.shared.u8 %rs45, [%rd273];
st.shared.u8 [%rd272], %rs45;
st.shared.u8 [%rd273], %rs44;

BB16_59:
bar.sync 0;
ld.shared.f64 %fd21, [%rd102];
ld.shared.f64 %fd22, [%rd104];
setp.leu.f64	%p49, %fd22, %fd21;
@%p49 bra BB16_61;

cvt.u64.u32	%rd279, %r34;
add.s64 %rd281, %rd70, %rd279;
ld.shared.u8 %rs46, [%rd281];
mov.u32 %r1393, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB16_62;

BB16_61:
cvt.u64.u32	%rd282, %r186;
add.s64 %rd284, %rd70, %rd282;
ld.shared.u8 %rs47, [%rd284];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r1393, 1, 0, %p51;

BB16_62:
bfe.u32 %r329, %r28, 3, 1;
setp.ne.s32	%p52, %r1393, %r329;
@%p52 bra BB16_64;

mul.wide.u32 %rd1599, %r34, 8;
cvt.u64.u32	%rd285, %r34;
st.shared.f64 [%rd104], %fd21;
cvt.u64.u32	%rd289, %r186;
st.shared.f64 [%rd102], %fd22;
add.s64 %rd293, %rd69, %rd1599;
ld.shared.u64 %rd294, [%rd293];
add.s64 %rd295, %rd69, %rd100;
ld.shared.u64 %rd296, [%rd295];
st.shared.u64 [%rd293], %rd296;
st.shared.u64 [%rd295], %rd294;
add.s64 %rd298, %rd70, %rd285;
ld.shared.u8 %rs48, [%rd298];
add.s64 %rd299, %rd70, %rd289;
ld.shared.u8 %rs49, [%rd299];
st.shared.u8 [%rd298], %rs49;
st.shared.u8 [%rd299], %rs48;

BB16_64:
bar.sync 0;
ld.shared.f64 %fd23, [%rd82+8];
ld.shared.f64 %fd24, [%rd82];
setp.leu.f64	%p53, %fd24, %fd23;
@%p53 bra BB16_66;

cvt.u64.u32	%rd303, %r174;
add.s64 %rd305, %rd70, %rd303;
ld.shared.u8 %rs50, [%rd305];
mov.u32 %r1394, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB16_67;

BB16_66:
cvt.u64.u32	%rd306, %r174;
add.s64 %rd308, %rd70, %rd306;
ld.shared.u8 %rs51, [%rd308+1];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r1394, 1, 0, %p55;

BB16_67:
bfe.u32 %r343, %r28, 3, 1;
setp.ne.s32	%p56, %r1394, %r343;
@%p56 bra BB16_69;

mul.wide.u32 %rd1598, %r174, 8;
cvt.u64.u32	%rd309, %r174;
st.shared.f64 [%rd82], %fd23;
st.shared.f64 [%rd82+8], %fd24;
add.s64 %rd314, %rd69, %rd1598;
ld.shared.u64 %rd315, [%rd314];
ld.shared.u64 %rd316, [%rd314+8];
st.shared.u64 [%rd314], %rd316;
st.shared.u64 [%rd314+8], %rd315;
add.s64 %rd318, %rd70, %rd309;
ld.shared.u8 %rs52, [%rd318];
ld.shared.u8 %rs53, [%rd318+1];
st.shared.u8 [%rd318], %rs53;
st.shared.u8 [%rd318+1], %rs52;

BB16_69:
bar.sync 0;
and.b32 %r346, %r28, 15;
sub.s32 %r58, %r174, %r346;
add.s32 %r348, %r58, 16;
mul.wide.u32 %rd319, %r348, 8;
add.s64 %rd321, %rd68, %rd319;
mul.wide.u32 %rd322, %r58, 8;
add.s64 %rd323, %rd68, %rd322;
ld.shared.f64 %fd25, [%rd321];
ld.shared.f64 %fd26, [%rd323];
setp.leu.f64	%p57, %fd26, %fd25;
@%p57 bra BB16_71;

cvt.u64.u32	%rd324, %r58;
add.s64 %rd326, %rd70, %rd324;
ld.shared.u8 %rs54, [%rd326];
mov.u32 %r1395, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB16_72;

BB16_71:
cvt.u64.u32	%rd327, %r348;
add.s64 %rd329, %rd70, %rd327;
ld.shared.u8 %rs55, [%rd329];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r1395, 1, 0, %p59;

BB16_72:
bfe.u32 %r360, %r28, 4, 1;
setp.ne.s32	%p60, %r1395, %r360;
@%p60 bra BB16_74;

add.s64 %rd332, %rd69, %rd322;
add.s64 %rd334, %rd69, %rd319;
cvt.u64.u32	%rd335, %r58;
st.shared.f64 [%rd323], %fd25;
cvt.u64.u32	%rd339, %r348;
st.shared.f64 [%rd321], %fd26;
ld.shared.u64 %rd342, [%rd332];
ld.shared.u64 %rd343, [%rd334];
st.shared.u64 [%rd332], %rd343;
st.shared.u64 [%rd334], %rd342;
add.s64 %rd345, %rd70, %rd335;
ld.shared.u8 %rs56, [%rd345];
add.s64 %rd346, %rd70, %rd339;
ld.shared.u8 %rs57, [%rd346];
st.shared.u8 [%rd345], %rs57;
st.shared.u8 [%rd346], %rs56;

BB16_74:
bar.sync 0;
ld.shared.f64 %fd27, [%rd222];
ld.shared.f64 %fd28, [%rd224];
setp.leu.f64	%p61, %fd28, %fd27;
@%p61 bra BB16_76;

cvt.u64.u32	%rd352, %r48;
add.s64 %rd354, %rd70, %rd352;
ld.shared.u8 %rs58, [%rd354];
mov.u32 %r1396, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB16_77;

BB16_76:
cvt.u64.u32	%rd355, %r272;
add.s64 %rd357, %rd70, %rd355;
ld.shared.u8 %rs59, [%rd357];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r1396, 1, 0, %p63;

BB16_77:
bfe.u32 %r383, %r28, 4, 1;
setp.ne.s32	%p64, %r1396, %r383;
@%p64 bra BB16_79;

mul.wide.u32 %rd1588, %r272, 8;
mul.wide.u32 %rd1587, %r48, 8;
cvt.u64.u32	%rd358, %r48;
st.shared.f64 [%rd224], %fd27;
cvt.u64.u32	%rd362, %r272;
st.shared.f64 [%rd222], %fd28;
add.s64 %rd366, %rd69, %rd1587;
ld.shared.u64 %rd367, [%rd366];
add.s64 %rd368, %rd69, %rd1588;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd366], %rd369;
st.shared.u64 [%rd368], %rd367;
add.s64 %rd371, %rd70, %rd358;
ld.shared.u8 %rs60, [%rd371];
add.s64 %rd372, %rd70, %rd362;
ld.shared.u8 %rs61, [%rd372];
st.shared.u8 [%rd371], %rs61;
st.shared.u8 [%rd372], %rs60;

BB16_79:
bar.sync 0;
ld.shared.f64 %fd29, [%rd149];
ld.shared.f64 %fd30, [%rd151];
setp.leu.f64	%p65, %fd30, %fd29;
@%p65 bra BB16_81;

cvt.u64.u32	%rd378, %r40;
add.s64 %rd380, %rd70, %rd378;
ld.shared.u8 %rs62, [%rd380];
mov.u32 %r1397, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB16_82;

BB16_81:
cvt.u64.u32	%rd381, %r218;
add.s64 %rd383, %rd70, %rd381;
ld.shared.u8 %rs63, [%rd383];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r1397, 1, 0, %p67;

BB16_82:
bfe.u32 %r405, %r28, 4, 1;
setp.ne.s32	%p68, %r1397, %r405;
@%p68 bra BB16_84;

mul.wide.u32 %rd1586, %r218, 8;
mul.wide.u32 %rd1585, %r40, 8;
cvt.u64.u32	%rd384, %r40;
st.shared.f64 [%rd151], %fd29;
cvt.u64.u32	%rd388, %r218;
st.shared.f64 [%rd149], %fd30;
add.s64 %rd392, %rd69, %rd1585;
ld.shared.u64 %rd393, [%rd392];
add.s64 %rd394, %rd69, %rd1586;
ld.shared.u64 %rd395, [%rd394];
st.shared.u64 [%rd392], %rd395;
st.shared.u64 [%rd394], %rd393;
add.s64 %rd397, %rd70, %rd384;
ld.shared.u8 %rs64, [%rd397];
add.s64 %rd398, %rd70, %rd388;
ld.shared.u8 %rs65, [%rd398];
st.shared.u8 [%rd397], %rs65;
st.shared.u8 [%rd398], %rs64;

BB16_84:
bar.sync 0;
ld.shared.f64 %fd31, [%rd102];
ld.shared.f64 %fd32, [%rd104];
setp.leu.f64	%p69, %fd32, %fd31;
@%p69 bra BB16_86;

cvt.u64.u32	%rd404, %r34;
add.s64 %rd406, %rd70, %rd404;
ld.shared.u8 %rs66, [%rd406];
mov.u32 %r1398, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB16_87;

BB16_86:
cvt.u64.u32	%rd407, %r186;
add.s64 %rd409, %rd70, %rd407;
ld.shared.u8 %rs67, [%rd409];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r1398, 1, 0, %p71;

BB16_87:
bfe.u32 %r427, %r28, 4, 1;
setp.ne.s32	%p72, %r1398, %r427;
@%p72 bra BB16_89;

mul.wide.u32 %rd1584, %r186, 8;
mul.wide.u32 %rd1583, %r34, 8;
cvt.u64.u32	%rd410, %r34;
st.shared.f64 [%rd104], %fd31;
cvt.u64.u32	%rd414, %r186;
st.shared.f64 [%rd102], %fd32;
add.s64 %rd418, %rd69, %rd1583;
ld.shared.u64 %rd419, [%rd418];
add.s64 %rd420, %rd69, %rd1584;
ld.shared.u64 %rd421, [%rd420];
st.shared.u64 [%rd418], %rd421;
st.shared.u64 [%rd420], %rd419;
add.s64 %rd423, %rd70, %rd410;
ld.shared.u8 %rs68, [%rd423];
add.s64 %rd424, %rd70, %rd414;
ld.shared.u8 %rs69, [%rd424];
st.shared.u8 [%rd423], %rs69;
st.shared.u8 [%rd424], %rs68;

BB16_89:
bar.sync 0;
ld.shared.f64 %fd33, [%rd82+8];
ld.shared.f64 %fd34, [%rd82];
setp.leu.f64	%p73, %fd34, %fd33;
@%p73 bra BB16_91;

cvt.u64.u32	%rd428, %r174;
add.s64 %rd430, %rd70, %rd428;
ld.shared.u8 %rs70, [%rd430];
mov.u32 %r1399, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB16_92;

BB16_91:
cvt.u64.u32	%rd431, %r174;
add.s64 %rd433, %rd70, %rd431;
ld.shared.u8 %rs71, [%rd433+1];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r1399, 1, 0, %p75;

BB16_92:
bfe.u32 %r441, %r28, 4, 1;
setp.ne.s32	%p76, %r1399, %r441;
@%p76 bra BB16_94;

mul.wide.u32 %rd1582, %r174, 8;
cvt.u64.u32	%rd434, %r174;
st.shared.f64 [%rd82], %fd33;
st.shared.f64 [%rd82+8], %fd34;
add.s64 %rd439, %rd69, %rd1582;
ld.shared.u64 %rd440, [%rd439];
ld.shared.u64 %rd441, [%rd439+8];
st.shared.u64 [%rd439], %rd441;
st.shared.u64 [%rd439+8], %rd440;
add.s64 %rd443, %rd70, %rd434;
ld.shared.u8 %rs72, [%rd443];
ld.shared.u8 %rs73, [%rd443+1];
st.shared.u8 [%rd443], %rs73;
st.shared.u8 [%rd443+1], %rs72;

BB16_94:
bar.sync 0;
and.b32 %r444, %r28, 31;
sub.s32 %r70, %r174, %r444;
add.s32 %r446, %r70, 32;
mul.wide.u32 %rd444, %r446, 8;
add.s64 %rd446, %rd68, %rd444;
mul.wide.u32 %rd447, %r70, 8;
add.s64 %rd448, %rd68, %rd447;
ld.shared.f64 %fd35, [%rd446];
ld.shared.f64 %fd36, [%rd448];
setp.leu.f64	%p77, %fd36, %fd35;
@%p77 bra BB16_96;

cvt.u64.u32	%rd449, %r70;
add.s64 %rd451, %rd70, %rd449;
ld.shared.u8 %rs74, [%rd451];
mov.u32 %r1400, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB16_97;

BB16_96:
cvt.u64.u32	%rd452, %r446;
add.s64 %rd454, %rd70, %rd452;
ld.shared.u8 %rs75, [%rd454];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r1400, 1, 0, %p79;

BB16_97:
bfe.u32 %r458, %r28, 5, 1;
setp.ne.s32	%p80, %r1400, %r458;
@%p80 bra BB16_99;

add.s64 %rd1602, %rd68, %rd444;
add.s32 %r1343, %r70, 32;
mul.wide.u32 %rd1589, %r70, 8;
add.s64 %rd457, %rd69, %rd1589;
add.s64 %rd459, %rd69, %rd444;
cvt.u64.u32	%rd460, %r70;
st.shared.f64 [%rd448], %fd35;
cvt.u64.u32	%rd464, %r1343;
st.shared.f64 [%rd1602], %fd36;
ld.shared.u64 %rd467, [%rd457];
ld.shared.u64 %rd468, [%rd459];
st.shared.u64 [%rd457], %rd468;
st.shared.u64 [%rd459], %rd467;
add.s64 %rd470, %rd70, %rd460;
ld.shared.u8 %rs76, [%rd470];
add.s64 %rd471, %rd70, %rd464;
ld.shared.u8 %rs77, [%rd471];
st.shared.u8 [%rd470], %rs77;
st.shared.u8 [%rd471], %rs76;

BB16_99:
bar.sync 0;
add.s64 %rd1600, %rd68, %rd319;
ld.shared.f64 %fd37, [%rd1600];
ld.shared.f64 %fd38, [%rd323];
setp.leu.f64	%p81, %fd38, %fd37;
@%p81 bra BB16_101;

cvt.u64.u32	%rd477, %r58;
add.s64 %rd479, %rd70, %rd477;
ld.shared.u8 %rs78, [%rd479];
mov.u32 %r1401, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB16_102;

BB16_101:
add.s32 %r1363, %r58, 16;
cvt.u64.u32	%rd480, %r1363;
add.s64 %rd482, %rd70, %rd480;
ld.shared.u8 %rs79, [%rd482];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r1401, 1, 0, %p83;

BB16_102:
bfe.u32 %r481, %r28, 5, 1;
setp.ne.s32	%p84, %r1401, %r481;
@%p84 bra BB16_104;

add.s64 %rd1601, %rd68, %rd319;
add.s32 %r1364, %r58, 16;
mul.wide.u32 %rd1581, %r58, 8;
cvt.u64.u32	%rd483, %r58;
st.shared.f64 [%rd323], %fd37;
cvt.u64.u32	%rd487, %r1364;
st.shared.f64 [%rd1601], %fd38;
add.s64 %rd491, %rd69, %rd1581;
ld.shared.u64 %rd492, [%rd491];
add.s64 %rd493, %rd69, %rd319;
ld.shared.u64 %rd494, [%rd493];
st.shared.u64 [%rd491], %rd494;
st.shared.u64 [%rd493], %rd492;
add.s64 %rd496, %rd70, %rd483;
ld.shared.u8 %rs80, [%rd496];
add.s64 %rd497, %rd70, %rd487;
ld.shared.u8 %rs81, [%rd497];
st.shared.u8 [%rd496], %rs81;
st.shared.u8 [%rd497], %rs80;

BB16_104:
bar.sync 0;
ld.shared.f64 %fd39, [%rd222];
ld.shared.f64 %fd40, [%rd224];
setp.leu.f64	%p85, %fd40, %fd39;
@%p85 bra BB16_106;

cvt.u64.u32	%rd503, %r48;
add.s64 %rd505, %rd70, %rd503;
ld.shared.u8 %rs82, [%rd505];
mov.u32 %r1402, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB16_107;

BB16_106:
cvt.u64.u32	%rd506, %r272;
add.s64 %rd508, %rd70, %rd506;
ld.shared.u8 %rs83, [%rd508];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r1402, 1, 0, %p87;

BB16_107:
bfe.u32 %r503, %r28, 5, 1;
setp.ne.s32	%p88, %r1402, %r503;
@%p88 bra BB16_109;

mul.wide.u32 %rd1580, %r272, 8;
mul.wide.u32 %rd1579, %r48, 8;
cvt.u64.u32	%rd509, %r48;
st.shared.f64 [%rd224], %fd39;
cvt.u64.u32	%rd513, %r272;
st.shared.f64 [%rd222], %fd40;
add.s64 %rd517, %rd69, %rd1579;
ld.shared.u64 %rd518, [%rd517];
add.s64 %rd519, %rd69, %rd1580;
ld.shared.u64 %rd520, [%rd519];
st.shared.u64 [%rd517], %rd520;
st.shared.u64 [%rd519], %rd518;
add.s64 %rd522, %rd70, %rd509;
ld.shared.u8 %rs84, [%rd522];
add.s64 %rd523, %rd70, %rd513;
ld.shared.u8 %rs85, [%rd523];
st.shared.u8 [%rd522], %rs85;
st.shared.u8 [%rd523], %rs84;

BB16_109:
bar.sync 0;
ld.shared.f64 %fd41, [%rd149];
ld.shared.f64 %fd42, [%rd151];
setp.leu.f64	%p89, %fd42, %fd41;
@%p89 bra BB16_111;

cvt.u64.u32	%rd529, %r40;
add.s64 %rd531, %rd70, %rd529;
ld.shared.u8 %rs86, [%rd531];
mov.u32 %r1403, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB16_112;

BB16_111:
cvt.u64.u32	%rd532, %r218;
add.s64 %rd534, %rd70, %rd532;
ld.shared.u8 %rs87, [%rd534];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r1403, 1, 0, %p91;

BB16_112:
bfe.u32 %r525, %r28, 5, 1;
setp.ne.s32	%p92, %r1403, %r525;
@%p92 bra BB16_114;

mul.wide.u32 %rd1578, %r218, 8;
mul.wide.u32 %rd1577, %r40, 8;
cvt.u64.u32	%rd535, %r40;
st.shared.f64 [%rd151], %fd41;
cvt.u64.u32	%rd539, %r218;
st.shared.f64 [%rd149], %fd42;
add.s64 %rd543, %rd69, %rd1577;
ld.shared.u64 %rd544, [%rd543];
add.s64 %rd545, %rd69, %rd1578;
ld.shared.u64 %rd546, [%rd545];
st.shared.u64 [%rd543], %rd546;
st.shared.u64 [%rd545], %rd544;
add.s64 %rd548, %rd70, %rd535;
ld.shared.u8 %rs88, [%rd548];
add.s64 %rd549, %rd70, %rd539;
ld.shared.u8 %rs89, [%rd549];
st.shared.u8 [%rd548], %rs89;
st.shared.u8 [%rd549], %rs88;

BB16_114:
bar.sync 0;
ld.shared.f64 %fd43, [%rd102];
ld.shared.f64 %fd44, [%rd104];
setp.leu.f64	%p93, %fd44, %fd43;
@%p93 bra BB16_116;

cvt.u64.u32	%rd555, %r34;
add.s64 %rd557, %rd70, %rd555;
ld.shared.u8 %rs90, [%rd557];
mov.u32 %r1404, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB16_117;

BB16_116:
cvt.u64.u32	%rd558, %r186;
add.s64 %rd560, %rd70, %rd558;
ld.shared.u8 %rs91, [%rd560];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r1404, 1, 0, %p95;

BB16_117:
bfe.u32 %r547, %r28, 5, 1;
setp.ne.s32	%p96, %r1404, %r547;
@%p96 bra BB16_119;

mul.wide.u32 %rd1576, %r186, 8;
mul.wide.u32 %rd1575, %r34, 8;
cvt.u64.u32	%rd561, %r34;
st.shared.f64 [%rd104], %fd43;
cvt.u64.u32	%rd565, %r186;
st.shared.f64 [%rd102], %fd44;
add.s64 %rd569, %rd69, %rd1575;
ld.shared.u64 %rd570, [%rd569];
add.s64 %rd571, %rd69, %rd1576;
ld.shared.u64 %rd572, [%rd571];
st.shared.u64 [%rd569], %rd572;
st.shared.u64 [%rd571], %rd570;
add.s64 %rd574, %rd70, %rd561;
ld.shared.u8 %rs92, [%rd574];
add.s64 %rd575, %rd70, %rd565;
ld.shared.u8 %rs93, [%rd575];
st.shared.u8 [%rd574], %rs93;
st.shared.u8 [%rd575], %rs92;

BB16_119:
bar.sync 0;
ld.shared.f64 %fd45, [%rd82+8];
ld.shared.f64 %fd46, [%rd82];
setp.leu.f64	%p97, %fd46, %fd45;
@%p97 bra BB16_121;

cvt.u64.u32	%rd579, %r174;
add.s64 %rd581, %rd70, %rd579;
ld.shared.u8 %rs94, [%rd581];
mov.u32 %r1405, 1;
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB16_122;

BB16_121:
cvt.u64.u32	%rd582, %r174;
add.s64 %rd584, %rd70, %rd582;
ld.shared.u8 %rs95, [%rd584+1];
setp.eq.s16	%p99, %rs95, 0;
selp.u32	%r1405, 1, 0, %p99;

BB16_122:
bfe.u32 %r561, %r28, 5, 1;
setp.ne.s32	%p100, %r1405, %r561;
@%p100 bra BB16_124;

mul.wide.u32 %rd1574, %r174, 8;
cvt.u64.u32	%rd585, %r174;
st.shared.f64 [%rd82], %fd45;
st.shared.f64 [%rd82+8], %fd46;
add.s64 %rd590, %rd69, %rd1574;
ld.shared.u64 %rd591, [%rd590];
ld.shared.u64 %rd592, [%rd590+8];
st.shared.u64 [%rd590], %rd592;
st.shared.u64 [%rd590+8], %rd591;
add.s64 %rd594, %rd70, %rd585;
ld.shared.u8 %rs96, [%rd594];
ld.shared.u8 %rs97, [%rd594+1];
st.shared.u8 [%rd594], %rs97;
st.shared.u8 [%rd594+1], %rs96;

BB16_124:
bar.sync 0;
and.b32 %r564, %r28, 63;
sub.s32 %r84, %r174, %r564;
add.s32 %r566, %r84, 64;
mul.wide.u32 %rd595, %r566, 8;
add.s64 %rd597, %rd68, %rd595;
mul.wide.u32 %rd598, %r84, 8;
add.s64 %rd599, %rd68, %rd598;
ld.shared.f64 %fd47, [%rd597];
ld.shared.f64 %fd48, [%rd599];
setp.leu.f64	%p101, %fd48, %fd47;
@%p101 bra BB16_126;

cvt.u64.u32	%rd600, %r84;
add.s64 %rd602, %rd70, %rd600;
ld.shared.u8 %rs98, [%rd602];
mov.u32 %r1406, 1;
setp.ne.s16	%p102, %rs98, 0;
@%p102 bra BB16_127;

BB16_126:
add.s32 %r1346, %r84, 64;
cvt.u64.u32	%rd603, %r1346;
add.s64 %rd605, %rd70, %rd603;
ld.shared.u8 %rs99, [%rd605];
setp.eq.s16	%p103, %rs99, 0;
selp.u32	%r1406, 1, 0, %p103;

BB16_127:
bfe.u32 %r578, %r28, 6, 1;
setp.ne.s32	%p104, %r1406, %r578;
@%p104 bra BB16_129;

add.s64 %rd1597, %rd68, %rd595;
add.s32 %r1347, %r84, 64;
mul.wide.u32 %rd1564, %r84, 8;
add.s64 %rd608, %rd69, %rd1564;
add.s64 %rd610, %rd69, %rd595;
cvt.u64.u32	%rd611, %r84;
st.shared.f64 [%rd599], %fd47;
cvt.u64.u32	%rd615, %r1347;
st.shared.f64 [%rd1597], %fd48;
ld.shared.u64 %rd618, [%rd608];
ld.shared.u64 %rd619, [%rd610];
st.shared.u64 [%rd608], %rd619;
st.shared.u64 [%rd610], %rd618;
add.s64 %rd621, %rd70, %rd611;
ld.shared.u8 %rs100, [%rd621];
add.s64 %rd622, %rd70, %rd615;
ld.shared.u8 %rs101, [%rd622];
st.shared.u8 [%rd621], %rs101;
st.shared.u8 [%rd622], %rs100;

BB16_129:
bar.sync 0;
add.s64 %rd1590, %rd68, %rd444;
ld.shared.f64 %fd49, [%rd1590];
ld.shared.f64 %fd50, [%rd448];
setp.leu.f64	%p105, %fd50, %fd49;
@%p105 bra BB16_131;

cvt.u64.u32	%rd628, %r70;
add.s64 %rd630, %rd70, %rd628;
ld.shared.u8 %rs102, [%rd630];
mov.u32 %r1407, 1;
setp.ne.s16	%p106, %rs102, 0;
@%p106 bra BB16_132;

BB16_131:
add.s32 %r1341, %r70, 32;
cvt.u64.u32	%rd631, %r1341;
add.s64 %rd633, %rd70, %rd631;
ld.shared.u8 %rs103, [%rd633];
setp.eq.s16	%p107, %rs103, 0;
selp.u32	%r1407, 1, 0, %p107;

BB16_132:
bfe.u32 %r601, %r28, 6, 1;
setp.ne.s32	%p108, %r1407, %r601;
@%p108 bra BB16_134;

add.s64 %rd1592, %rd68, %rd444;
add.s32 %r1342, %r70, 32;
mul.wide.u32 %rd1563, %r70, 8;
cvt.u64.u32	%rd634, %r70;
st.shared.f64 [%rd448], %fd49;
cvt.u64.u32	%rd638, %r1342;
st.shared.f64 [%rd1592], %fd50;
add.s64 %rd642, %rd69, %rd1563;
ld.shared.u64 %rd643, [%rd642];
add.s64 %rd644, %rd69, %rd444;
ld.shared.u64 %rd645, [%rd644];
st.shared.u64 [%rd642], %rd645;
st.shared.u64 [%rd644], %rd643;
add.s64 %rd647, %rd70, %rd634;
ld.shared.u8 %rs104, [%rd647];
add.s64 %rd648, %rd70, %rd638;
ld.shared.u8 %rs105, [%rd648];
st.shared.u8 [%rd647], %rs105;
st.shared.u8 [%rd648], %rs104;

BB16_134:
bar.sync 0;
add.s64 %rd1593, %rd68, %rd319;
ld.shared.f64 %fd51, [%rd1593];
ld.shared.f64 %fd52, [%rd323];
setp.leu.f64	%p109, %fd52, %fd51;
@%p109 bra BB16_136;

cvt.u64.u32	%rd654, %r58;
add.s64 %rd656, %rd70, %rd654;
ld.shared.u8 %rs106, [%rd656];
mov.u32 %r1408, 1;
setp.ne.s16	%p110, %rs106, 0;
@%p110 bra BB16_137;

BB16_136:
add.s32 %r1344, %r58, 16;
cvt.u64.u32	%rd657, %r1344;
add.s64 %rd659, %rd70, %rd657;
ld.shared.u8 %rs107, [%rd659];
setp.eq.s16	%p111, %rs107, 0;
selp.u32	%r1408, 1, 0, %p111;

BB16_137:
bfe.u32 %r623, %r28, 6, 1;
setp.ne.s32	%p112, %r1408, %r623;
@%p112 bra BB16_139;

add.s64 %rd1595, %rd68, %rd319;
add.s32 %r1345, %r58, 16;
mul.wide.u32 %rd1562, %r58, 8;
cvt.u64.u32	%rd660, %r58;
st.shared.f64 [%rd323], %fd51;
cvt.u64.u32	%rd664, %r1345;
st.shared.f64 [%rd1595], %fd52;
add.s64 %rd668, %rd69, %rd1562;
ld.shared.u64 %rd669, [%rd668];
add.s64 %rd670, %rd69, %rd319;
ld.shared.u64 %rd671, [%rd670];
st.shared.u64 [%rd668], %rd671;
st.shared.u64 [%rd670], %rd669;
add.s64 %rd673, %rd70, %rd660;
ld.shared.u8 %rs108, [%rd673];
add.s64 %rd674, %rd70, %rd664;
ld.shared.u8 %rs109, [%rd674];
st.shared.u8 [%rd673], %rs109;
st.shared.u8 [%rd674], %rs108;

BB16_139:
bar.sync 0;
ld.shared.f64 %fd53, [%rd222];
ld.shared.f64 %fd54, [%rd224];
setp.leu.f64	%p113, %fd54, %fd53;
@%p113 bra BB16_141;

cvt.u64.u32	%rd680, %r48;
add.s64 %rd682, %rd70, %rd680;
ld.shared.u8 %rs110, [%rd682];
mov.u32 %r1409, 1;
setp.ne.s16	%p114, %rs110, 0;
@%p114 bra BB16_142;

BB16_141:
cvt.u64.u32	%rd683, %r272;
add.s64 %rd685, %rd70, %rd683;
ld.shared.u8 %rs111, [%rd685];
setp.eq.s16	%p115, %rs111, 0;
selp.u32	%r1409, 1, 0, %p115;

BB16_142:
bfe.u32 %r645, %r28, 6, 1;
setp.ne.s32	%p116, %r1409, %r645;
@%p116 bra BB16_144;

mul.wide.u32 %rd1561, %r272, 8;
mul.wide.u32 %rd1560, %r48, 8;
cvt.u64.u32	%rd686, %r48;
st.shared.f64 [%rd224], %fd53;
cvt.u64.u32	%rd690, %r272;
st.shared.f64 [%rd222], %fd54;
add.s64 %rd694, %rd69, %rd1560;
ld.shared.u64 %rd695, [%rd694];
add.s64 %rd696, %rd69, %rd1561;
ld.shared.u64 %rd697, [%rd696];
st.shared.u64 [%rd694], %rd697;
st.shared.u64 [%rd696], %rd695;
add.s64 %rd699, %rd70, %rd686;
ld.shared.u8 %rs112, [%rd699];
add.s64 %rd700, %rd70, %rd690;
ld.shared.u8 %rs113, [%rd700];
st.shared.u8 [%rd699], %rs113;
st.shared.u8 [%rd700], %rs112;

BB16_144:
bar.sync 0;
ld.shared.f64 %fd55, [%rd149];
ld.shared.f64 %fd56, [%rd151];
setp.leu.f64	%p117, %fd56, %fd55;
@%p117 bra BB16_146;

cvt.u64.u32	%rd706, %r40;
add.s64 %rd708, %rd70, %rd706;
ld.shared.u8 %rs114, [%rd708];
mov.u32 %r1410, 1;
setp.ne.s16	%p118, %rs114, 0;
@%p118 bra BB16_147;

BB16_146:
cvt.u64.u32	%rd709, %r218;
add.s64 %rd711, %rd70, %rd709;
ld.shared.u8 %rs115, [%rd711];
setp.eq.s16	%p119, %rs115, 0;
selp.u32	%r1410, 1, 0, %p119;

BB16_147:
bfe.u32 %r667, %r28, 6, 1;
setp.ne.s32	%p120, %r1410, %r667;
@%p120 bra BB16_149;

mul.wide.u32 %rd1559, %r218, 8;
mul.wide.u32 %rd1558, %r40, 8;
cvt.u64.u32	%rd712, %r40;
st.shared.f64 [%rd151], %fd55;
cvt.u64.u32	%rd716, %r218;
st.shared.f64 [%rd149], %fd56;
add.s64 %rd720, %rd69, %rd1558;
ld.shared.u64 %rd721, [%rd720];
add.s64 %rd722, %rd69, %rd1559;
ld.shared.u64 %rd723, [%rd722];
st.shared.u64 [%rd720], %rd723;
st.shared.u64 [%rd722], %rd721;
add.s64 %rd725, %rd70, %rd712;
ld.shared.u8 %rs116, [%rd725];
add.s64 %rd726, %rd70, %rd716;
ld.shared.u8 %rs117, [%rd726];
st.shared.u8 [%rd725], %rs117;
st.shared.u8 [%rd726], %rs116;

BB16_149:
bar.sync 0;
ld.shared.f64 %fd57, [%rd102];
ld.shared.f64 %fd58, [%rd104];
setp.leu.f64	%p121, %fd58, %fd57;
@%p121 bra BB16_151;

cvt.u64.u32	%rd732, %r34;
add.s64 %rd734, %rd70, %rd732;
ld.shared.u8 %rs118, [%rd734];
mov.u32 %r1411, 1;
setp.ne.s16	%p122, %rs118, 0;
@%p122 bra BB16_152;

BB16_151:
cvt.u64.u32	%rd735, %r186;
add.s64 %rd737, %rd70, %rd735;
ld.shared.u8 %rs119, [%rd737];
setp.eq.s16	%p123, %rs119, 0;
selp.u32	%r1411, 1, 0, %p123;

BB16_152:
bfe.u32 %r689, %r28, 6, 1;
setp.ne.s32	%p124, %r1411, %r689;
@%p124 bra BB16_154;

mul.wide.u32 %rd1557, %r186, 8;
mul.wide.u32 %rd1556, %r34, 8;
cvt.u64.u32	%rd738, %r34;
st.shared.f64 [%rd104], %fd57;
cvt.u64.u32	%rd742, %r186;
st.shared.f64 [%rd102], %fd58;
add.s64 %rd746, %rd69, %rd1556;
ld.shared.u64 %rd747, [%rd746];
add.s64 %rd748, %rd69, %rd1557;
ld.shared.u64 %rd749, [%rd748];
st.shared.u64 [%rd746], %rd749;
st.shared.u64 [%rd748], %rd747;
add.s64 %rd751, %rd70, %rd738;
ld.shared.u8 %rs120, [%rd751];
add.s64 %rd752, %rd70, %rd742;
ld.shared.u8 %rs121, [%rd752];
st.shared.u8 [%rd751], %rs121;
st.shared.u8 [%rd752], %rs120;

BB16_154:
bar.sync 0;
ld.shared.f64 %fd59, [%rd82+8];
ld.shared.f64 %fd60, [%rd82];
setp.leu.f64	%p125, %fd60, %fd59;
@%p125 bra BB16_156;

cvt.u64.u32	%rd756, %r174;
add.s64 %rd758, %rd70, %rd756;
ld.shared.u8 %rs122, [%rd758];
mov.u32 %r1412, 1;
setp.ne.s16	%p126, %rs122, 0;
@%p126 bra BB16_157;

BB16_156:
cvt.u64.u32	%rd759, %r174;
add.s64 %rd761, %rd70, %rd759;
ld.shared.u8 %rs123, [%rd761+1];
setp.eq.s16	%p127, %rs123, 0;
selp.u32	%r1412, 1, 0, %p127;

BB16_157:
bfe.u32 %r703, %r28, 6, 1;
setp.ne.s32	%p128, %r1412, %r703;
@%p128 bra BB16_159;

mul.wide.u32 %rd1555, %r174, 8;
cvt.u64.u32	%rd762, %r174;
st.shared.f64 [%rd82], %fd59;
st.shared.f64 [%rd82+8], %fd60;
add.s64 %rd767, %rd69, %rd1555;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
add.s64 %rd771, %rd70, %rd762;
ld.shared.u8 %rs124, [%rd771];
ld.shared.u8 %rs125, [%rd771+1];
st.shared.u8 [%rd771], %rs125;
st.shared.u8 [%rd771+1], %rs124;

BB16_159:
bar.sync 0;
and.b32 %r706, %r28, 127;
sub.s32 %r100, %r174, %r706;
add.s32 %r708, %r100, 128;
mul.wide.u32 %rd772, %r708, 8;
add.s64 %rd774, %rd68, %rd772;
mul.wide.u32 %rd775, %r100, 8;
add.s64 %rd776, %rd68, %rd775;
ld.shared.f64 %fd61, [%rd774];
ld.shared.f64 %fd62, [%rd776];
setp.leu.f64	%p129, %fd62, %fd61;
@%p129 bra BB16_161;

cvt.u64.u32	%rd777, %r100;
add.s64 %rd779, %rd70, %rd777;
ld.shared.u8 %rs126, [%rd779];
mov.u32 %r1413, 1;
setp.ne.s16	%p130, %rs126, 0;
@%p130 bra BB16_162;

BB16_161:
add.s32 %r1309, %r100, 128;
cvt.u64.u32	%rd780, %r1309;
add.s64 %rd782, %rd70, %rd780;
ld.shared.u8 %rs127, [%rd782];
setp.eq.s16	%p131, %rs127, 0;
selp.u32	%r1413, 1, 0, %p131;

BB16_162:
bfe.u32 %r720, %r28, 7, 1;
setp.ne.s32	%p132, %r1413, %r720;
@%p132 bra BB16_164;

add.s64 %rd1554, %rd68, %rd772;
mul.wide.u32 %rd1553, %r100, 8;
add.s32 %r1325, %r100, 128;
add.s64 %rd785, %rd69, %rd1553;
add.s64 %rd787, %rd69, %rd772;
cvt.u64.u32	%rd788, %r100;
st.shared.f64 [%rd776], %fd61;
cvt.u64.u32	%rd792, %r1325;
st.shared.f64 [%rd1554], %fd62;
ld.shared.u64 %rd795, [%rd785];
ld.shared.u64 %rd796, [%rd787];
st.shared.u64 [%rd785], %rd796;
st.shared.u64 [%rd787], %rd795;
add.s64 %rd798, %rd70, %rd788;
ld.shared.u8 %rs128, [%rd798];
add.s64 %rd799, %rd70, %rd792;
ld.shared.u8 %rs129, [%rd799];
st.shared.u8 [%rd798], %rs129;
st.shared.u8 [%rd799], %rs128;

BB16_164:
bar.sync 0;
add.s64 %rd1596, %rd68, %rd595;
ld.shared.f64 %fd63, [%rd1596];
ld.shared.f64 %fd64, [%rd599];
setp.leu.f64	%p133, %fd64, %fd63;
@%p133 bra BB16_166;

cvt.u64.u32	%rd805, %r84;
add.s64 %rd807, %rd70, %rd805;
ld.shared.u8 %rs130, [%rd807];
mov.u32 %r1414, 1;
setp.ne.s16	%p134, %rs130, 0;
@%p134 bra BB16_167;

BB16_166:
add.s32 %r1310, %r84, 64;
cvt.u64.u32	%rd808, %r1310;
add.s64 %rd810, %rd70, %rd808;
ld.shared.u8 %rs131, [%rd810];
setp.eq.s16	%p135, %rs131, 0;
selp.u32	%r1414, 1, 0, %p135;

BB16_167:
bfe.u32 %r743, %r28, 7, 1;
setp.ne.s32	%p136, %r1414, %r743;
@%p136 bra BB16_169;

add.s64 %rd1567, %rd68, %rd595;
mul.wide.u32 %rd1552, %r84, 8;
add.s32 %r1324, %r84, 64;
cvt.u64.u32	%rd811, %r84;
st.shared.f64 [%rd599], %fd63;
cvt.u64.u32	%rd815, %r1324;
st.shared.f64 [%rd1567], %fd64;
add.s64 %rd819, %rd69, %rd1552;
ld.shared.u64 %rd820, [%rd819];
add.s64 %rd821, %rd69, %rd595;
ld.shared.u64 %rd822, [%rd821];
st.shared.u64 [%rd819], %rd822;
st.shared.u64 [%rd821], %rd820;
add.s64 %rd824, %rd70, %rd811;
ld.shared.u8 %rs132, [%rd824];
add.s64 %rd825, %rd70, %rd815;
ld.shared.u8 %rs133, [%rd825];
st.shared.u8 [%rd824], %rs133;
st.shared.u8 [%rd825], %rs132;

BB16_169:
bar.sync 0;
add.s64 %rd1591, %rd68, %rd444;
ld.shared.f64 %fd65, [%rd1591];
ld.shared.f64 %fd66, [%rd448];
setp.leu.f64	%p137, %fd66, %fd65;
@%p137 bra BB16_171;

cvt.u64.u32	%rd831, %r70;
add.s64 %rd833, %rd70, %rd831;
ld.shared.u8 %rs134, [%rd833];
mov.u32 %r1415, 1;
setp.ne.s16	%p138, %rs134, 0;
@%p138 bra BB16_172;

BB16_171:
add.s32 %r1311, %r70, 32;
cvt.u64.u32	%rd834, %r1311;
add.s64 %rd836, %rd70, %rd834;
ld.shared.u8 %rs135, [%rd836];
setp.eq.s16	%p139, %rs135, 0;
selp.u32	%r1415, 1, 0, %p139;

BB16_172:
bfe.u32 %r765, %r28, 7, 1;
setp.ne.s32	%p140, %r1415, %r765;
@%p140 bra BB16_174;

add.s64 %rd1570, %rd68, %rd444;
mul.wide.u32 %rd1551, %r70, 8;
add.s32 %r1323, %r70, 32;
cvt.u64.u32	%rd837, %r70;
st.shared.f64 [%rd448], %fd65;
cvt.u64.u32	%rd841, %r1323;
st.shared.f64 [%rd1570], %fd66;
add.s64 %rd845, %rd69, %rd1551;
ld.shared.u64 %rd846, [%rd845];
add.s64 %rd847, %rd69, %rd444;
ld.shared.u64 %rd848, [%rd847];
st.shared.u64 [%rd845], %rd848;
st.shared.u64 [%rd847], %rd846;
add.s64 %rd850, %rd70, %rd837;
ld.shared.u8 %rs136, [%rd850];
add.s64 %rd851, %rd70, %rd841;
ld.shared.u8 %rs137, [%rd851];
st.shared.u8 [%rd850], %rs137;
st.shared.u8 [%rd851], %rs136;

BB16_174:
bar.sync 0;
add.s64 %rd1594, %rd68, %rd319;
ld.shared.f64 %fd67, [%rd1594];
ld.shared.f64 %fd68, [%rd323];
setp.leu.f64	%p141, %fd68, %fd67;
@%p141 bra BB16_176;

cvt.u64.u32	%rd857, %r58;
add.s64 %rd859, %rd70, %rd857;
ld.shared.u8 %rs138, [%rd859];
mov.u32 %r1416, 1;
setp.ne.s16	%p142, %rs138, 0;
@%p142 bra BB16_177;

BB16_176:
add.s32 %r1312, %r58, 16;
cvt.u64.u32	%rd860, %r1312;
add.s64 %rd862, %rd70, %rd860;
ld.shared.u8 %rs139, [%rd862];
setp.eq.s16	%p143, %rs139, 0;
selp.u32	%r1416, 1, 0, %p143;

BB16_177:
bfe.u32 %r787, %r28, 7, 1;
setp.ne.s32	%p144, %r1416, %r787;
@%p144 bra BB16_179;

add.s64 %rd1573, %rd68, %rd319;
mul.wide.u32 %rd1550, %r58, 8;
add.s32 %r1322, %r58, 16;
cvt.u64.u32	%rd863, %r58;
st.shared.f64 [%rd323], %fd67;
cvt.u64.u32	%rd867, %r1322;
st.shared.f64 [%rd1573], %fd68;
add.s64 %rd871, %rd69, %rd1550;
ld.shared.u64 %rd872, [%rd871];
add.s64 %rd873, %rd69, %rd319;
ld.shared.u64 %rd874, [%rd873];
st.shared.u64 [%rd871], %rd874;
st.shared.u64 [%rd873], %rd872;
add.s64 %rd876, %rd70, %rd863;
ld.shared.u8 %rs140, [%rd876];
add.s64 %rd877, %rd70, %rd867;
ld.shared.u8 %rs141, [%rd877];
st.shared.u8 [%rd876], %rs141;
st.shared.u8 [%rd877], %rs140;

BB16_179:
bar.sync 0;
ld.shared.f64 %fd69, [%rd222];
ld.shared.f64 %fd70, [%rd224];
setp.leu.f64	%p145, %fd70, %fd69;
@%p145 bra BB16_181;

and.b32 %r1362, %r28, 7;
sub.s32 %r1361, %r174, %r1362;
cvt.u64.u32	%rd883, %r1361;
add.s64 %rd885, %rd70, %rd883;
ld.shared.u8 %rs142, [%rd885];
mov.u32 %r1417, 1;
setp.ne.s16	%p146, %rs142, 0;
@%p146 bra BB16_182;

BB16_181:
and.b32 %r1350, %r28, 7;
sub.s32 %r1349, %r174, %r1350;
add.s32 %r1348, %r1349, 8;
cvt.u64.u32	%rd886, %r1348;
add.s64 %rd888, %rd70, %rd886;
ld.shared.u8 %rs143, [%rd888];
setp.eq.s16	%p147, %rs143, 0;
selp.u32	%r1417, 1, 0, %p147;

BB16_182:
bfe.u32 %r809, %r28, 7, 1;
setp.ne.s32	%p148, %r1417, %r809;
@%p148 bra BB16_184;

and.b32 %r1321, %r28, 7;
sub.s32 %r1320, %r174, %r1321;
add.s32 %r1319, %r1320, 8;
mul.wide.u32 %rd1549, %r1319, 8;
mul.wide.u32 %rd1548, %r1320, 8;
cvt.u64.u32	%rd889, %r1320;
st.shared.f64 [%rd224], %fd69;
cvt.u64.u32	%rd893, %r1319;
st.shared.f64 [%rd222], %fd70;
add.s64 %rd897, %rd69, %rd1548;
ld.shared.u64 %rd898, [%rd897];
add.s64 %rd899, %rd69, %rd1549;
ld.shared.u64 %rd900, [%rd899];
st.shared.u64 [%rd897], %rd900;
st.shared.u64 [%rd899], %rd898;
add.s64 %rd902, %rd70, %rd889;
ld.shared.u8 %rs144, [%rd902];
add.s64 %rd903, %rd70, %rd893;
ld.shared.u8 %rs145, [%rd903];
st.shared.u8 [%rd902], %rs145;
st.shared.u8 [%rd903], %rs144;

BB16_184:
bar.sync 0;
ld.shared.f64 %fd71, [%rd149];
ld.shared.f64 %fd72, [%rd151];
setp.leu.f64	%p149, %fd72, %fd71;
@%p149 bra BB16_186;

and.b32 %r1360, %r28, 3;
sub.s32 %r1359, %r174, %r1360;
cvt.u64.u32	%rd909, %r1359;
add.s64 %rd911, %rd70, %rd909;
ld.shared.u8 %rs146, [%rd911];
mov.u32 %r1418, 1;
setp.ne.s16	%p150, %rs146, 0;
@%p150 bra BB16_187;

BB16_186:
and.b32 %r1353, %r28, 3;
sub.s32 %r1352, %r174, %r1353;
add.s32 %r1351, %r1352, 4;
cvt.u64.u32	%rd912, %r1351;
add.s64 %rd914, %rd70, %rd912;
ld.shared.u8 %rs147, [%rd914];
setp.eq.s16	%p151, %rs147, 0;
selp.u32	%r1418, 1, 0, %p151;

BB16_187:
bfe.u32 %r831, %r28, 7, 1;
setp.ne.s32	%p152, %r1418, %r831;
@%p152 bra BB16_189;

and.b32 %r1318, %r28, 3;
sub.s32 %r1317, %r174, %r1318;
add.s32 %r1316, %r1317, 4;
mul.wide.u32 %rd1547, %r1316, 8;
mul.wide.u32 %rd1546, %r1317, 8;
cvt.u64.u32	%rd915, %r1317;
st.shared.f64 [%rd151], %fd71;
cvt.u64.u32	%rd919, %r1316;
st.shared.f64 [%rd149], %fd72;
add.s64 %rd923, %rd69, %rd1546;
ld.shared.u64 %rd924, [%rd923];
add.s64 %rd925, %rd69, %rd1547;
ld.shared.u64 %rd926, [%rd925];
st.shared.u64 [%rd923], %rd926;
st.shared.u64 [%rd925], %rd924;
add.s64 %rd928, %rd70, %rd915;
ld.shared.u8 %rs148, [%rd928];
add.s64 %rd929, %rd70, %rd919;
ld.shared.u8 %rs149, [%rd929];
st.shared.u8 [%rd928], %rs149;
st.shared.u8 [%rd929], %rs148;

BB16_189:
bar.sync 0;
ld.shared.f64 %fd73, [%rd102];
ld.shared.f64 %fd74, [%rd104];
setp.leu.f64	%p153, %fd74, %fd73;
@%p153 bra BB16_191;

and.b32 %r1358, %r28, 1;
sub.s32 %r1357, %r174, %r1358;
cvt.u64.u32	%rd935, %r1357;
add.s64 %rd937, %rd70, %rd935;
ld.shared.u8 %rs150, [%rd937];
mov.u32 %r1419, 1;
setp.ne.s16	%p154, %rs150, 0;
@%p154 bra BB16_192;

BB16_191:
and.b32 %r1356, %r28, 1;
sub.s32 %r1355, %r174, %r1356;
add.s32 %r1354, %r1355, 2;
cvt.u64.u32	%rd938, %r1354;
add.s64 %rd940, %rd70, %rd938;
ld.shared.u8 %rs151, [%rd940];
setp.eq.s16	%p155, %rs151, 0;
selp.u32	%r1419, 1, 0, %p155;

BB16_192:
bfe.u32 %r853, %r28, 7, 1;
setp.ne.s32	%p156, %r1419, %r853;
@%p156 bra BB16_194;

and.b32 %r1315, %r28, 1;
sub.s32 %r1314, %r174, %r1315;
add.s32 %r1313, %r1314, 2;
mul.wide.u32 %rd1545, %r1313, 8;
mul.wide.u32 %rd1544, %r1314, 8;
cvt.u64.u32	%rd941, %r1314;
st.shared.f64 [%rd104], %fd73;
cvt.u64.u32	%rd945, %r1313;
st.shared.f64 [%rd102], %fd74;
add.s64 %rd949, %rd69, %rd1544;
ld.shared.u64 %rd950, [%rd949];
add.s64 %rd951, %rd69, %rd1545;
ld.shared.u64 %rd952, [%rd951];
st.shared.u64 [%rd949], %rd952;
st.shared.u64 [%rd951], %rd950;
add.s64 %rd954, %rd70, %rd941;
ld.shared.u8 %rs152, [%rd954];
add.s64 %rd955, %rd70, %rd945;
ld.shared.u8 %rs153, [%rd955];
st.shared.u8 [%rd954], %rs153;
st.shared.u8 [%rd955], %rs152;

BB16_194:
bar.sync 0;
ld.shared.f64 %fd75, [%rd82+8];
ld.shared.f64 %fd76, [%rd82];
setp.leu.f64	%p157, %fd76, %fd75;
@%p157 bra BB16_196;

cvt.u64.u32	%rd959, %r174;
add.s64 %rd961, %rd70, %rd959;
ld.shared.u8 %rs154, [%rd961];
mov.u32 %r1420, 1;
setp.ne.s16	%p158, %rs154, 0;
@%p158 bra BB16_197;

BB16_196:
cvt.u64.u32	%rd962, %r174;
add.s64 %rd964, %rd70, %rd962;
ld.shared.u8 %rs155, [%rd964+1];
setp.eq.s16	%p159, %rs155, 0;
selp.u32	%r1420, 1, 0, %p159;

BB16_197:
bfe.u32 %r867, %r28, 7, 1;
setp.ne.s32	%p160, %r1420, %r867;
@%p160 bra BB16_199;

mul.wide.u32 %rd1543, %r174, 8;
cvt.u64.u32	%rd965, %r174;
st.shared.f64 [%rd82], %fd75;
st.shared.f64 [%rd82+8], %fd76;
add.s64 %rd970, %rd69, %rd1543;
ld.shared.u64 %rd971, [%rd970];
ld.shared.u64 %rd972, [%rd970+8];
st.shared.u64 [%rd970], %rd972;
st.shared.u64 [%rd970+8], %rd971;
add.s64 %rd974, %rd70, %rd965;
ld.shared.u8 %rs156, [%rd974];
ld.shared.u8 %rs157, [%rd974+1];
st.shared.u8 [%rd974], %rs157;
st.shared.u8 [%rd974+1], %rs156;

BB16_199:
bar.sync 0;
and.b32 %r870, %r28, 255;
sub.s32 %r118, %r174, %r870;
add.s32 %r872, %r118, 256;
mul.wide.u32 %rd975, %r872, 8;
add.s64 %rd977, %rd68, %rd975;
mul.wide.u32 %rd978, %r118, 8;
add.s64 %rd979, %rd68, %rd978;
ld.shared.f64 %fd77, [%rd977];
ld.shared.f64 %fd78, [%rd979];
setp.leu.f64	%p161, %fd78, %fd77;
@%p161 bra BB16_201;

cvt.u64.u32	%rd980, %r118;
add.s64 %rd982, %rd70, %rd980;
ld.shared.u8 %rs158, [%rd982];
mov.u32 %r1421, 1;
setp.ne.s16	%p162, %rs158, 0;
@%p162 bra BB16_202;

BB16_201:
add.s32 %r1285, %r118, 256;
cvt.u64.u32	%rd983, %r1285;
add.s64 %rd985, %rd70, %rd983;
ld.shared.u8 %rs159, [%rd985];
setp.eq.s16	%p163, %rs159, 0;
selp.u32	%r1421, 1, 0, %p163;

BB16_202:
bfe.u32 %r884, %r28, 8, 1;
setp.ne.s32	%p164, %r1421, %r884;
@%p164 bra BB16_204;

add.s32 %r1308, %r118, 256;
mul.wide.u32 %rd1540, %r1308, 8;
add.s64 %rd1539, %rd68, %rd1540;
mul.wide.u32 %rd1538, %r118, 8;
add.s64 %rd988, %rd69, %rd1538;
add.s64 %rd990, %rd69, %rd1540;
cvt.u64.u32	%rd991, %r118;
st.shared.f64 [%rd979], %fd77;
cvt.u64.u32	%rd995, %r1308;
st.shared.f64 [%rd1539], %fd78;
ld.shared.u64 %rd998, [%rd988];
ld.shared.u64 %rd999, [%rd990];
st.shared.u64 [%rd988], %rd999;
st.shared.u64 [%rd990], %rd998;
add.s64 %rd1001, %rd70, %rd991;
ld.shared.u8 %rs160, [%rd1001];
add.s64 %rd1002, %rd70, %rd995;
ld.shared.u8 %rs161, [%rd1002];
st.shared.u8 [%rd1001], %rs161;
st.shared.u8 [%rd1002], %rs160;

BB16_204:
bar.sync 0;
add.s64 %rd1541, %rd68, %rd772;
ld.shared.f64 %fd79, [%rd1541];
ld.shared.f64 %fd80, [%rd776];
setp.leu.f64	%p165, %fd80, %fd79;
@%p165 bra BB16_206;

cvt.u64.u32	%rd1008, %r100;
add.s64 %rd1010, %rd70, %rd1008;
ld.shared.u8 %rs162, [%rd1010];
mov.u32 %r1422, 1;
setp.ne.s16	%p166, %rs162, 0;
@%p166 bra BB16_207;

BB16_206:
add.s32 %r1286, %r100, 128;
cvt.u64.u32	%rd1011, %r1286;
add.s64 %rd1013, %rd70, %rd1011;
ld.shared.u8 %rs163, [%rd1013];
setp.eq.s16	%p167, %rs163, 0;
selp.u32	%r1422, 1, 0, %p167;

BB16_207:
bfe.u32 %r907, %r28, 8, 1;
setp.ne.s32	%p168, %r1422, %r907;
@%p168 bra BB16_209;

add.s64 %rd1542, %rd68, %rd772;
mul.wide.u32 %rd1537, %r100, 8;
add.s32 %r1307, %r100, 128;
cvt.u64.u32	%rd1014, %r100;
st.shared.f64 [%rd776], %fd79;
cvt.u64.u32	%rd1018, %r1307;
st.shared.f64 [%rd1542], %fd80;
add.s64 %rd1022, %rd69, %rd1537;
ld.shared.u64 %rd1023, [%rd1022];
add.s64 %rd1024, %rd69, %rd772;
ld.shared.u64 %rd1025, [%rd1024];
st.shared.u64 [%rd1022], %rd1025;
st.shared.u64 [%rd1024], %rd1023;
add.s64 %rd1027, %rd70, %rd1014;
ld.shared.u8 %rs164, [%rd1027];
add.s64 %rd1028, %rd70, %rd1018;
ld.shared.u8 %rs165, [%rd1028];
st.shared.u8 [%rd1027], %rs165;
st.shared.u8 [%rd1028], %rs164;

BB16_209:
bar.sync 0;
add.s64 %rd1565, %rd68, %rd595;
ld.shared.f64 %fd81, [%rd1565];
ld.shared.f64 %fd82, [%rd599];
setp.leu.f64	%p169, %fd82, %fd81;
@%p169 bra BB16_211;

cvt.u64.u32	%rd1034, %r84;
add.s64 %rd1036, %rd70, %rd1034;
ld.shared.u8 %rs166, [%rd1036];
mov.u32 %r1423, 1;
setp.ne.s16	%p170, %rs166, 0;
@%p170 bra BB16_212;

BB16_211:
add.s32 %r1287, %r84, 64;
cvt.u64.u32	%rd1037, %r1287;
add.s64 %rd1039, %rd70, %rd1037;
ld.shared.u8 %rs167, [%rd1039];
setp.eq.s16	%p171, %rs167, 0;
selp.u32	%r1423, 1, 0, %p171;

BB16_212:
bfe.u32 %r929, %r28, 8, 1;
setp.ne.s32	%p172, %r1423, %r929;
@%p172 bra BB16_214;

add.s64 %rd1566, %rd68, %rd595;
mul.wide.u32 %rd1536, %r84, 8;
add.s32 %r1306, %r84, 64;
cvt.u64.u32	%rd1040, %r84;
st.shared.f64 [%rd599], %fd81;
cvt.u64.u32	%rd1044, %r1306;
st.shared.f64 [%rd1566], %fd82;
add.s64 %rd1048, %rd69, %rd1536;
ld.shared.u64 %rd1049, [%rd1048];
add.s64 %rd1050, %rd69, %rd595;
ld.shared.u64 %rd1051, [%rd1050];
st.shared.u64 [%rd1048], %rd1051;
st.shared.u64 [%rd1050], %rd1049;
add.s64 %rd1053, %rd70, %rd1040;
ld.shared.u8 %rs168, [%rd1053];
add.s64 %rd1054, %rd70, %rd1044;
ld.shared.u8 %rs169, [%rd1054];
st.shared.u8 [%rd1053], %rs169;
st.shared.u8 [%rd1054], %rs168;

BB16_214:
bar.sync 0;
add.s64 %rd1568, %rd68, %rd444;
ld.shared.f64 %fd83, [%rd1568];
ld.shared.f64 %fd84, [%rd448];
setp.leu.f64	%p173, %fd84, %fd83;
@%p173 bra BB16_216;

cvt.u64.u32	%rd1060, %r70;
add.s64 %rd1062, %rd70, %rd1060;
ld.shared.u8 %rs170, [%rd1062];
mov.u32 %r1424, 1;
setp.ne.s16	%p174, %rs170, 0;
@%p174 bra BB16_217;

BB16_216:
add.s32 %r1288, %r70, 32;
cvt.u64.u32	%rd1063, %r1288;
add.s64 %rd1065, %rd70, %rd1063;
ld.shared.u8 %rs171, [%rd1065];
setp.eq.s16	%p175, %rs171, 0;
selp.u32	%r1424, 1, 0, %p175;

BB16_217:
bfe.u32 %r951, %r28, 8, 1;
setp.ne.s32	%p176, %r1424, %r951;
@%p176 bra BB16_219;

add.s64 %rd1569, %rd68, %rd444;
mul.wide.u32 %rd1535, %r70, 8;
add.s32 %r1305, %r70, 32;
cvt.u64.u32	%rd1066, %r70;
st.shared.f64 [%rd448], %fd83;
cvt.u64.u32	%rd1070, %r1305;
st.shared.f64 [%rd1569], %fd84;
add.s64 %rd1074, %rd69, %rd1535;
ld.shared.u64 %rd1075, [%rd1074];
add.s64 %rd1076, %rd69, %rd444;
ld.shared.u64 %rd1077, [%rd1076];
st.shared.u64 [%rd1074], %rd1077;
st.shared.u64 [%rd1076], %rd1075;
add.s64 %rd1079, %rd70, %rd1066;
ld.shared.u8 %rs172, [%rd1079];
add.s64 %rd1080, %rd70, %rd1070;
ld.shared.u8 %rs173, [%rd1080];
st.shared.u8 [%rd1079], %rs173;
st.shared.u8 [%rd1080], %rs172;

BB16_219:
bar.sync 0;
add.s64 %rd1571, %rd68, %rd319;
ld.shared.f64 %fd85, [%rd1571];
ld.shared.f64 %fd86, [%rd323];
setp.leu.f64	%p177, %fd86, %fd85;
@%p177 bra BB16_221;

cvt.u64.u32	%rd1086, %r58;
add.s64 %rd1088, %rd70, %rd1086;
ld.shared.u8 %rs174, [%rd1088];
mov.u32 %r1425, 1;
setp.ne.s16	%p178, %rs174, 0;
@%p178 bra BB16_222;

BB16_221:
add.s32 %r1289, %r58, 16;
cvt.u64.u32	%rd1089, %r1289;
add.s64 %rd1091, %rd70, %rd1089;
ld.shared.u8 %rs175, [%rd1091];
setp.eq.s16	%p179, %rs175, 0;
selp.u32	%r1425, 1, 0, %p179;

BB16_222:
bfe.u32 %r973, %r28, 8, 1;
setp.ne.s32	%p180, %r1425, %r973;
@%p180 bra BB16_224;

add.s64 %rd1572, %rd68, %rd319;
mul.wide.u32 %rd1534, %r58, 8;
add.s32 %r1304, %r58, 16;
cvt.u64.u32	%rd1092, %r58;
st.shared.f64 [%rd323], %fd85;
cvt.u64.u32	%rd1096, %r1304;
st.shared.f64 [%rd1572], %fd86;
add.s64 %rd1100, %rd69, %rd1534;
ld.shared.u64 %rd1101, [%rd1100];
add.s64 %rd1102, %rd69, %rd319;
ld.shared.u64 %rd1103, [%rd1102];
st.shared.u64 [%rd1100], %rd1103;
st.shared.u64 [%rd1102], %rd1101;
add.s64 %rd1105, %rd70, %rd1092;
ld.shared.u8 %rs176, [%rd1105];
add.s64 %rd1106, %rd70, %rd1096;
ld.shared.u8 %rs177, [%rd1106];
st.shared.u8 [%rd1105], %rs177;
st.shared.u8 [%rd1106], %rs176;

BB16_224:
bar.sync 0;
ld.shared.f64 %fd87, [%rd222];
ld.shared.f64 %fd88, [%rd224];
setp.leu.f64	%p181, %fd88, %fd87;
@%p181 bra BB16_226;

and.b32 %r1327, %r28, 7;
sub.s32 %r1326, %r174, %r1327;
cvt.u64.u32	%rd1112, %r1326;
add.s64 %rd1114, %rd70, %rd1112;
ld.shared.u8 %rs178, [%rd1114];
mov.u32 %r1426, 1;
setp.ne.s16	%p182, %rs178, 0;
@%p182 bra BB16_227;

BB16_226:
and.b32 %r1330, %r28, 7;
sub.s32 %r1329, %r174, %r1330;
add.s32 %r1328, %r1329, 8;
cvt.u64.u32	%rd1115, %r1328;
add.s64 %rd1117, %rd70, %rd1115;
ld.shared.u8 %rs179, [%rd1117];
setp.eq.s16	%p183, %rs179, 0;
selp.u32	%r1426, 1, 0, %p183;

BB16_227:
bfe.u32 %r995, %r28, 8, 1;
setp.ne.s32	%p184, %r1426, %r995;
@%p184 bra BB16_229;

and.b32 %r1303, %r28, 7;
sub.s32 %r1302, %r174, %r1303;
add.s32 %r1301, %r1302, 8;
mul.wide.u32 %rd1533, %r1301, 8;
mul.wide.u32 %rd1532, %r1302, 8;
cvt.u64.u32	%rd1118, %r1302;
st.shared.f64 [%rd224], %fd87;
cvt.u64.u32	%rd1122, %r1301;
st.shared.f64 [%rd222], %fd88;
add.s64 %rd1126, %rd69, %rd1532;
ld.shared.u64 %rd1127, [%rd1126];
add.s64 %rd1128, %rd69, %rd1533;
ld.shared.u64 %rd1129, [%rd1128];
st.shared.u64 [%rd1126], %rd1129;
st.shared.u64 [%rd1128], %rd1127;
add.s64 %rd1131, %rd70, %rd1118;
ld.shared.u8 %rs180, [%rd1131];
add.s64 %rd1132, %rd70, %rd1122;
ld.shared.u8 %rs181, [%rd1132];
st.shared.u8 [%rd1131], %rs181;
st.shared.u8 [%rd1132], %rs180;

BB16_229:
bar.sync 0;
ld.shared.f64 %fd89, [%rd149];
ld.shared.f64 %fd90, [%rd151];
setp.leu.f64	%p185, %fd90, %fd89;
@%p185 bra BB16_231;

and.b32 %r1332, %r28, 3;
sub.s32 %r1331, %r174, %r1332;
cvt.u64.u32	%rd1138, %r1331;
add.s64 %rd1140, %rd70, %rd1138;
ld.shared.u8 %rs182, [%rd1140];
mov.u32 %r1427, 1;
setp.ne.s16	%p186, %rs182, 0;
@%p186 bra BB16_232;

BB16_231:
and.b32 %r1335, %r28, 3;
sub.s32 %r1334, %r174, %r1335;
add.s32 %r1333, %r1334, 4;
cvt.u64.u32	%rd1141, %r1333;
add.s64 %rd1143, %rd70, %rd1141;
ld.shared.u8 %rs183, [%rd1143];
setp.eq.s16	%p187, %rs183, 0;
selp.u32	%r1427, 1, 0, %p187;

BB16_232:
bfe.u32 %r1017, %r28, 8, 1;
setp.ne.s32	%p188, %r1427, %r1017;
@%p188 bra BB16_234;

and.b32 %r1300, %r28, 3;
sub.s32 %r1299, %r174, %r1300;
add.s32 %r1298, %r1299, 4;
mul.wide.u32 %rd1531, %r1298, 8;
mul.wide.u32 %rd1530, %r1299, 8;
cvt.u64.u32	%rd1144, %r1299;
st.shared.f64 [%rd151], %fd89;
cvt.u64.u32	%rd1148, %r1298;
st.shared.f64 [%rd149], %fd90;
add.s64 %rd1152, %rd69, %rd1530;
ld.shared.u64 %rd1153, [%rd1152];
add.s64 %rd1154, %rd69, %rd1531;
ld.shared.u64 %rd1155, [%rd1154];
st.shared.u64 [%rd1152], %rd1155;
st.shared.u64 [%rd1154], %rd1153;
add.s64 %rd1157, %rd70, %rd1144;
ld.shared.u8 %rs184, [%rd1157];
add.s64 %rd1158, %rd70, %rd1148;
ld.shared.u8 %rs185, [%rd1158];
st.shared.u8 [%rd1157], %rs185;
st.shared.u8 [%rd1158], %rs184;

BB16_234:
bar.sync 0;
ld.shared.f64 %fd91, [%rd102];
ld.shared.f64 %fd92, [%rd104];
setp.leu.f64	%p189, %fd92, %fd91;
@%p189 bra BB16_236;

and.b32 %r1337, %r28, 1;
sub.s32 %r1336, %r174, %r1337;
cvt.u64.u32	%rd1164, %r1336;
add.s64 %rd1166, %rd70, %rd1164;
ld.shared.u8 %rs186, [%rd1166];
mov.u32 %r1428, 1;
setp.ne.s16	%p190, %rs186, 0;
@%p190 bra BB16_237;

BB16_236:
and.b32 %r1340, %r28, 1;
sub.s32 %r1339, %r174, %r1340;
add.s32 %r1338, %r1339, 2;
cvt.u64.u32	%rd1167, %r1338;
add.s64 %rd1169, %rd70, %rd1167;
ld.shared.u8 %rs187, [%rd1169];
setp.eq.s16	%p191, %rs187, 0;
selp.u32	%r1428, 1, 0, %p191;

BB16_237:
bfe.u32 %r1039, %r28, 8, 1;
setp.ne.s32	%p192, %r1428, %r1039;
@%p192 bra BB16_239;

and.b32 %r1297, %r28, 1;
sub.s32 %r1296, %r174, %r1297;
add.s32 %r1295, %r1296, 2;
mul.wide.u32 %rd1529, %r1295, 8;
mul.wide.u32 %rd1528, %r1296, 8;
cvt.u64.u32	%rd1170, %r1296;
st.shared.f64 [%rd104], %fd91;
cvt.u64.u32	%rd1174, %r1295;
st.shared.f64 [%rd102], %fd92;
add.s64 %rd1178, %rd69, %rd1528;
ld.shared.u64 %rd1179, [%rd1178];
add.s64 %rd1180, %rd69, %rd1529;
ld.shared.u64 %rd1181, [%rd1180];
st.shared.u64 [%rd1178], %rd1181;
st.shared.u64 [%rd1180], %rd1179;
add.s64 %rd1183, %rd70, %rd1170;
ld.shared.u8 %rs188, [%rd1183];
add.s64 %rd1184, %rd70, %rd1174;
ld.shared.u8 %rs189, [%rd1184];
st.shared.u8 [%rd1183], %rs189;
st.shared.u8 [%rd1184], %rs188;

BB16_239:
bar.sync 0;
ld.shared.f64 %fd93, [%rd82+8];
ld.shared.f64 %fd94, [%rd82];
setp.leu.f64	%p193, %fd94, %fd93;
@%p193 bra BB16_241;

cvt.u64.u32	%rd1188, %r174;
add.s64 %rd1190, %rd70, %rd1188;
ld.shared.u8 %rs190, [%rd1190];
mov.u32 %r1429, 1;
setp.ne.s16	%p194, %rs190, 0;
@%p194 bra BB16_242;

BB16_241:
cvt.u64.u32	%rd1191, %r174;
add.s64 %rd1193, %rd70, %rd1191;
ld.shared.u8 %rs191, [%rd1193+1];
setp.eq.s16	%p195, %rs191, 0;
selp.u32	%r1429, 1, 0, %p195;

BB16_242:
bfe.u32 %r1053, %r28, 8, 1;
setp.ne.s32	%p196, %r1429, %r1053;
@%p196 bra BB16_244;

mul.wide.u32 %rd1527, %r174, 8;
cvt.u64.u32	%rd1194, %r174;
st.shared.f64 [%rd82], %fd93;
st.shared.f64 [%rd82+8], %fd94;
add.s64 %rd1199, %rd69, %rd1527;
ld.shared.u64 %rd1200, [%rd1199];
ld.shared.u64 %rd1201, [%rd1199+8];
st.shared.u64 [%rd1199], %rd1201;
st.shared.u64 [%rd1199+8], %rd1200;
add.s64 %rd1203, %rd70, %rd1194;
ld.shared.u8 %rs192, [%rd1203];
ld.shared.u8 %rs193, [%rd1203+1];
st.shared.u8 [%rd1203], %rs193;
st.shared.u8 [%rd1203+1], %rs192;

BB16_244:
mov.u32 %r1430, 512;

BB16_245:
bar.sync 0;
add.s32 %r1058, %r1430, -1;
and.b32 %r1059, %r1058, %r28;
sub.s32 %r1061, %r174, %r1059;
add.s32 %r1062, %r1061, %r1430;
cvt.u64.u32	%rd21, %r1062;
mul.wide.u32 %rd1204, %r1062, 8;
add.s64 %rd22, %rd68, %rd1204;
add.s64 %rd23, %rd70, %rd21;
cvt.u64.u32	%rd24, %r1061;
mul.wide.u32 %rd1207, %r1061, 8;
add.s64 %rd25, %rd68, %rd1207;
ld.shared.f64 %fd95, [%rd22];
ld.shared.f64 %fd96, [%rd25];
add.s64 %rd26, %rd70, %rd24;
setp.leu.f64	%p197, %fd96, %fd95;
@%p197 bra BB16_247;

ld.shared.u8 %rs194, [%rd26];
mov.u32 %r1431, 1;
setp.ne.s16	%p198, %rs194, 0;
@%p198 bra BB16_248;

BB16_247:
ld.shared.u8 %rs195, [%rd23];
setp.eq.s16	%p199, %rs195, 0;
selp.u32	%r1431, 1, 0, %p199;

BB16_248:
bfe.u32 %r1065, %r28, 9, 1;
setp.ne.s32	%p200, %r1431, %r1065;
@%p200 bra BB16_250;

shl.b64 %rd1208, %rd21, 3;
add.s64 %rd1210, %rd69, %rd1208;
st.shared.f64 [%rd25], %fd95;
st.shared.f64 [%rd22], %fd96;
shl.b64 %rd1211, %rd24, 3;
add.s64 %rd1212, %rd69, %rd1211;
ld.shared.u64 %rd1213, [%rd1212];
ld.shared.u64 %rd1214, [%rd1210];
st.shared.u64 [%rd1212], %rd1214;
st.shared.u64 [%rd1210], %rd1213;
ld.shared.u8 %rs196, [%rd26];
ld.shared.u8 %rs197, [%rd23];
st.shared.u8 [%rd26], %rs197;
st.shared.u8 [%rd23], %rs196;

BB16_250:
shr.u32 %r140, %r1430, 1;
bar.sync 0;
add.s32 %r1066, %r140, -1;
and.b32 %r1068, %r1066, %r28;
sub.s32 %r1070, %r174, %r1068;
add.s32 %r1071, %r1070, %r140;
cvt.u64.u32	%rd27, %r1071;
mul.wide.u32 %rd1215, %r1071, 8;
add.s64 %rd28, %rd68, %rd1215;
add.s64 %rd29, %rd70, %rd27;
cvt.u64.u32	%rd30, %r1070;
mul.wide.u32 %rd1218, %r1070, 8;
add.s64 %rd31, %rd68, %rd1218;
ld.shared.f64 %fd97, [%rd28];
ld.shared.f64 %fd98, [%rd31];
add.s64 %rd32, %rd70, %rd30;
setp.leu.f64	%p201, %fd98, %fd97;
@%p201 bra BB16_252;

ld.shared.u8 %rs198, [%rd32];
mov.u32 %r1432, 1;
setp.ne.s16	%p202, %rs198, 0;
@%p202 bra BB16_253;

BB16_252:
ld.shared.u8 %rs199, [%rd29];
setp.eq.s16	%p203, %rs199, 0;
selp.u32	%r1432, 1, 0, %p203;

BB16_253:
bfe.u32 %r1074, %r28, 9, 1;
setp.ne.s32	%p204, %r1432, %r1074;
@%p204 bra BB16_255;

shl.b64 %rd1219, %rd27, 3;
add.s64 %rd1221, %rd69, %rd1219;
st.shared.f64 [%rd31], %fd97;
st.shared.f64 [%rd28], %fd98;
shl.b64 %rd1222, %rd30, 3;
add.s64 %rd1223, %rd69, %rd1222;
ld.shared.u64 %rd1224, [%rd1223];
ld.shared.u64 %rd1225, [%rd1221];
st.shared.u64 [%rd1223], %rd1225;
st.shared.u64 [%rd1221], %rd1224;
ld.shared.u8 %rs200, [%rd32];
ld.shared.u8 %rs201, [%rd29];
st.shared.u8 [%rd32], %rs201;
st.shared.u8 [%rd29], %rs200;

BB16_255:
shr.u32 %r1430, %r1430, 2;
setp.ne.s32	%p205, %r1430, 0;
@%p205 bra BB16_245;

bar.sync 0;
and.b32 %r1075, %r28, 1023;
sub.s32 %r1076, %r174, %r1075;
add.s32 %r1077, %r1076, 1024;
cvt.u64.u32	%rd33, %r1077;
mul.wide.u32 %rd1226, %r1077, 8;
add.s64 %rd34, %rd68, %rd1226;
cvt.u64.u32	%rd35, %r1076;
mul.wide.u32 %rd1228, %r1076, 8;
add.s64 %rd36, %rd68, %rd1228;
ld.shared.f64 %fd99, [%rd34];
ld.shared.f64 %fd100, [%rd36];
add.s64 %rd37, %rd70, %rd35;
setp.leu.f64	%p206, %fd100, %fd99;
@%p206 bra BB16_258;

ld.shared.u8 %rs202, [%rd37];
setp.ne.s16	%p207, %rs202, 0;
@%p207 bra BB16_260;

BB16_258:
add.s64 %rd38, %rd70, %rd33;
ld.shared.u8 %rs1, [%rd38];
setp.eq.s16	%p208, %rs1, 0;
@%p208 bra BB16_260;

shl.b64 %rd1231, %rd33, 3;
add.s64 %rd1233, %rd69, %rd1231;
st.shared.f64 [%rd36], %fd99;
st.shared.f64 [%rd34], %fd100;
shl.b64 %rd1234, %rd35, 3;
add.s64 %rd1235, %rd69, %rd1234;
ld.shared.u64 %rd1236, [%rd1235];
ld.shared.u64 %rd1237, [%rd1233];
st.shared.u64 [%rd1235], %rd1237;
st.shared.u64 [%rd1233], %rd1236;
ld.shared.u8 %rs203, [%rd37];
st.shared.u8 [%rd37], %rs1;
st.shared.u8 [%rd38], %rs203;

BB16_260:
bar.sync 0;
and.b32 %r1079, %r28, 511;
sub.s32 %r1081, %r174, %r1079;
add.s32 %r1082, %r1081, 512;
cvt.u64.u32	%rd39, %r1082;
mul.wide.u32 %rd1238, %r1082, 8;
add.s64 %rd40, %rd68, %rd1238;
cvt.u64.u32	%rd41, %r1081;
mul.wide.u32 %rd1240, %r1081, 8;
add.s64 %rd42, %rd68, %rd1240;
ld.shared.f64 %fd101, [%rd40];
ld.shared.f64 %fd102, [%rd42];
add.s64 %rd43, %rd70, %rd41;
setp.leu.f64	%p209, %fd102, %fd101;
@%p209 bra BB16_262;

ld.shared.u8 %rs204, [%rd43];
setp.ne.s16	%p210, %rs204, 0;
@%p210 bra BB16_264;

BB16_262:
add.s64 %rd44, %rd70, %rd39;
ld.shared.u8 %rs2, [%rd44];
setp.eq.s16	%p211, %rs2, 0;
@%p211 bra BB16_264;

shl.b64 %rd1243, %rd39, 3;
add.s64 %rd1245, %rd69, %rd1243;
st.shared.f64 [%rd42], %fd101;
st.shared.f64 [%rd40], %fd102;
shl.b64 %rd1246, %rd41, 3;
add.s64 %rd1247, %rd69, %rd1246;
ld.shared.u64 %rd1248, [%rd1247];
ld.shared.u64 %rd1249, [%rd1245];
st.shared.u64 [%rd1247], %rd1249;
st.shared.u64 [%rd1245], %rd1248;
ld.shared.u8 %rs205, [%rd43];
st.shared.u8 [%rd43], %rs2;
st.shared.u8 [%rd44], %rs205;

BB16_264:
bar.sync 0;
add.s64 %rd1505, %rd68, %rd975;
ld.shared.f64 %fd103, [%rd1505];
ld.shared.f64 %fd104, [%rd979];
setp.leu.f64	%p212, %fd104, %fd103;
@%p212 bra BB16_266;

cvt.u64.u32	%rd1255, %r118;
add.s64 %rd1257, %rd70, %rd1255;
ld.shared.u8 %rs206, [%rd1257];
setp.ne.s16	%p213, %rs206, 0;
@%p213 bra BB16_268;

BB16_266:
add.s32 %r1290, %r118, 256;
cvt.u64.u32	%rd1258, %r1290;
add.s64 %rd1260, %rd70, %rd1258;
ld.shared.u8 %rs3, [%rd1260];
setp.eq.s16	%p214, %rs3, 0;
@%p214 bra BB16_268;

mul.wide.u32 %rd1522, %r118, 8;
add.s64 %rd1506, %rd68, %rd975;
cvt.u64.u32	%rd1261, %r118;
st.shared.f64 [%rd979], %fd103;
st.shared.f64 [%rd1506], %fd104;
add.s64 %rd1269, %rd69, %rd1522;
ld.shared.u64 %rd1270, [%rd1269];
add.s64 %rd1271, %rd69, %rd975;
ld.shared.u64 %rd1272, [%rd1271];
st.shared.u64 [%rd1269], %rd1272;
st.shared.u64 [%rd1271], %rd1270;
add.s64 %rd1274, %rd70, %rd1261;
ld.shared.u8 %rs207, [%rd1274];
st.shared.u8 [%rd1274], %rs3;
st.shared.u8 [%rd1260], %rs207;

BB16_268:
bar.sync 0;
add.s64 %rd1507, %rd68, %rd772;
ld.shared.f64 %fd105, [%rd1507];
ld.shared.f64 %fd106, [%rd776];
setp.leu.f64	%p215, %fd106, %fd105;
@%p215 bra BB16_270;

cvt.u64.u32	%rd1281, %r100;
add.s64 %rd1283, %rd70, %rd1281;
ld.shared.u8 %rs208, [%rd1283];
setp.ne.s16	%p216, %rs208, 0;
@%p216 bra BB16_272;

BB16_270:
add.s32 %r1291, %r100, 128;
cvt.u64.u32	%rd1284, %r1291;
add.s64 %rd1286, %rd70, %rd1284;
ld.shared.u8 %rs4, [%rd1286];
setp.eq.s16	%p217, %rs4, 0;
@%p217 bra BB16_272;

mul.wide.u32 %rd1523, %r100, 8;
add.s64 %rd1508, %rd68, %rd772;
cvt.u64.u32	%rd1287, %r100;
st.shared.f64 [%rd776], %fd105;
st.shared.f64 [%rd1508], %fd106;
add.s64 %rd1295, %rd69, %rd1523;
ld.shared.u64 %rd1296, [%rd1295];
add.s64 %rd1297, %rd69, %rd772;
ld.shared.u64 %rd1298, [%rd1297];
st.shared.u64 [%rd1295], %rd1298;
st.shared.u64 [%rd1297], %rd1296;
add.s64 %rd1300, %rd70, %rd1287;
ld.shared.u8 %rs209, [%rd1300];
st.shared.u8 [%rd1300], %rs4;
st.shared.u8 [%rd1286], %rs209;

BB16_272:
bar.sync 0;
add.s64 %rd1509, %rd68, %rd595;
ld.shared.f64 %fd107, [%rd1509];
ld.shared.f64 %fd108, [%rd599];
setp.leu.f64	%p218, %fd108, %fd107;
@%p218 bra BB16_274;

cvt.u64.u32	%rd1307, %r84;
add.s64 %rd1309, %rd70, %rd1307;
ld.shared.u8 %rs210, [%rd1309];
setp.ne.s16	%p219, %rs210, 0;
@%p219 bra BB16_276;

BB16_274:
add.s32 %r1292, %r84, 64;
cvt.u64.u32	%rd1310, %r1292;
add.s64 %rd1312, %rd70, %rd1310;
ld.shared.u8 %rs5, [%rd1312];
setp.eq.s16	%p220, %rs5, 0;
@%p220 bra BB16_276;

mul.wide.u32 %rd1524, %r84, 8;
add.s64 %rd1510, %rd68, %rd595;
cvt.u64.u32	%rd1313, %r84;
st.shared.f64 [%rd599], %fd107;
st.shared.f64 [%rd1510], %fd108;
add.s64 %rd1321, %rd69, %rd1524;
ld.shared.u64 %rd1322, [%rd1321];
add.s64 %rd1323, %rd69, %rd595;
ld.shared.u64 %rd1324, [%rd1323];
st.shared.u64 [%rd1321], %rd1324;
st.shared.u64 [%rd1323], %rd1322;
add.s64 %rd1326, %rd70, %rd1313;
ld.shared.u8 %rs211, [%rd1326];
st.shared.u8 [%rd1326], %rs5;
st.shared.u8 [%rd1312], %rs211;

BB16_276:
bar.sync 0;
add.s64 %rd1511, %rd68, %rd444;
ld.shared.f64 %fd109, [%rd1511];
ld.shared.f64 %fd110, [%rd448];
setp.leu.f64	%p221, %fd110, %fd109;
@%p221 bra BB16_278;

cvt.u64.u32	%rd1333, %r70;
add.s64 %rd1335, %rd70, %rd1333;
ld.shared.u8 %rs212, [%rd1335];
setp.ne.s16	%p222, %rs212, 0;
@%p222 bra BB16_280;

BB16_278:
add.s32 %r1293, %r70, 32;
cvt.u64.u32	%rd1336, %r1293;
add.s64 %rd1338, %rd70, %rd1336;
ld.shared.u8 %rs6, [%rd1338];
setp.eq.s16	%p223, %rs6, 0;
@%p223 bra BB16_280;

mul.wide.u32 %rd1525, %r70, 8;
add.s64 %rd1512, %rd68, %rd444;
cvt.u64.u32	%rd1339, %r70;
st.shared.f64 [%rd448], %fd109;
st.shared.f64 [%rd1512], %fd110;
add.s64 %rd1347, %rd69, %rd1525;
ld.shared.u64 %rd1348, [%rd1347];
add.s64 %rd1349, %rd69, %rd444;
ld.shared.u64 %rd1350, [%rd1349];
st.shared.u64 [%rd1347], %rd1350;
st.shared.u64 [%rd1349], %rd1348;
add.s64 %rd1352, %rd70, %rd1339;
ld.shared.u8 %rs213, [%rd1352];
st.shared.u8 [%rd1352], %rs6;
st.shared.u8 [%rd1338], %rs213;

BB16_280:
bar.sync 0;
add.s64 %rd1513, %rd68, %rd319;
ld.shared.f64 %fd111, [%rd1513];
ld.shared.f64 %fd112, [%rd323];
setp.leu.f64	%p224, %fd112, %fd111;
@%p224 bra BB16_282;

cvt.u64.u32	%rd1359, %r58;
add.s64 %rd1361, %rd70, %rd1359;
ld.shared.u8 %rs214, [%rd1361];
setp.ne.s16	%p225, %rs214, 0;
@%p225 bra BB16_284;

BB16_282:
add.s32 %r1294, %r58, 16;
cvt.u64.u32	%rd1362, %r1294;
add.s64 %rd1364, %rd70, %rd1362;
ld.shared.u8 %rs7, [%rd1364];
setp.eq.s16	%p226, %rs7, 0;
@%p226 bra BB16_284;

mul.wide.u32 %rd1526, %r58, 8;
add.s64 %rd1514, %rd68, %rd319;
cvt.u64.u32	%rd1365, %r58;
st.shared.f64 [%rd323], %fd111;
st.shared.f64 [%rd1514], %fd112;
add.s64 %rd1373, %rd69, %rd1526;
ld.shared.u64 %rd1374, [%rd1373];
add.s64 %rd1375, %rd69, %rd319;
ld.shared.u64 %rd1376, [%rd1375];
st.shared.u64 [%rd1373], %rd1376;
st.shared.u64 [%rd1375], %rd1374;
add.s64 %rd1378, %rd70, %rd1365;
ld.shared.u8 %rs215, [%rd1378];
st.shared.u8 [%rd1378], %rs7;
st.shared.u8 [%rd1364], %rs215;

BB16_284:
bar.sync 0;
ld.shared.f64 %fd113, [%rd222];
ld.shared.f64 %fd114, [%rd224];
setp.leu.f64	%p227, %fd114, %fd113;
@%p227 bra BB16_286;

and.b32 %r1284, %r28, 7;
sub.s32 %r1283, %r174, %r1284;
cvt.u64.u32	%rd1385, %r1283;
add.s64 %rd1387, %rd70, %rd1385;
ld.shared.u8 %rs216, [%rd1387];
setp.ne.s16	%p228, %rs216, 0;
@%p228 bra BB16_288;

BB16_286:
and.b32 %r1255, %r28, 7;
sub.s32 %r1254, %r174, %r1255;
add.s32 %r1253, %r1254, 8;
cvt.u64.u32	%rd1388, %r1253;
add.s64 %rd1390, %rd70, %rd1388;
ld.shared.u8 %rs8, [%rd1390];
setp.eq.s16	%p229, %rs8, 0;
@%p229 bra BB16_288;

and.b32 %r1258, %r28, 7;
sub.s32 %r1257, %r174, %r1258;
add.s32 %r1256, %r1257, 8;
mul.wide.u32 %rd1516, %r1256, 8;
mul.wide.u32 %rd1515, %r1257, 8;
cvt.u64.u32	%rd1391, %r1257;
st.shared.f64 [%rd224], %fd113;
st.shared.f64 [%rd222], %fd114;
add.s64 %rd1399, %rd69, %rd1515;
ld.shared.u64 %rd1400, [%rd1399];
add.s64 %rd1401, %rd69, %rd1516;
ld.shared.u64 %rd1402, [%rd1401];
st.shared.u64 [%rd1399], %rd1402;
st.shared.u64 [%rd1401], %rd1400;
add.s64 %rd1404, %rd70, %rd1391;
ld.shared.u8 %rs217, [%rd1404];
st.shared.u8 [%rd1404], %rs8;
st.shared.u8 [%rd1390], %rs217;

BB16_288:
bar.sync 0;
ld.shared.f64 %fd115, [%rd149];
ld.shared.f64 %fd116, [%rd151];
setp.leu.f64	%p230, %fd116, %fd115;
@%p230 bra BB16_290;

and.b32 %r1282, %r28, 3;
sub.s32 %r1281, %r174, %r1282;
cvt.u64.u32	%rd1411, %r1281;
add.s64 %rd1413, %rd70, %rd1411;
ld.shared.u8 %rs218, [%rd1413];
setp.ne.s16	%p231, %rs218, 0;
@%p231 bra BB16_292;

BB16_290:
and.b32 %r1261, %r28, 3;
sub.s32 %r1260, %r174, %r1261;
add.s32 %r1259, %r1260, 4;
cvt.u64.u32	%rd1414, %r1259;
add.s64 %rd1416, %rd70, %rd1414;
ld.shared.u8 %rs9, [%rd1416];
setp.eq.s16	%p232, %rs9, 0;
@%p232 bra BB16_292;

and.b32 %r1264, %r28, 3;
sub.s32 %r1263, %r174, %r1264;
add.s32 %r1262, %r1263, 4;
mul.wide.u32 %rd1518, %r1262, 8;
mul.wide.u32 %rd1517, %r1263, 8;
cvt.u64.u32	%rd1417, %r1263;
st.shared.f64 [%rd151], %fd115;
st.shared.f64 [%rd149], %fd116;
add.s64 %rd1425, %rd69, %rd1517;
ld.shared.u64 %rd1426, [%rd1425];
add.s64 %rd1427, %rd69, %rd1518;
ld.shared.u64 %rd1428, [%rd1427];
st.shared.u64 [%rd1425], %rd1428;
st.shared.u64 [%rd1427], %rd1426;
add.s64 %rd1430, %rd70, %rd1417;
ld.shared.u8 %rs219, [%rd1430];
st.shared.u8 [%rd1430], %rs9;
st.shared.u8 [%rd1416], %rs219;

BB16_292:
bar.sync 0;
ld.shared.f64 %fd117, [%rd102];
ld.shared.f64 %fd118, [%rd104];
setp.leu.f64	%p233, %fd118, %fd117;
@%p233 bra BB16_294;

and.b32 %r1280, %r28, 1;
sub.s32 %r1279, %r174, %r1280;
cvt.u64.u32	%rd1437, %r1279;
add.s64 %rd1439, %rd70, %rd1437;
ld.shared.u8 %rs220, [%rd1439];
setp.ne.s16	%p234, %rs220, 0;
@%p234 bra BB16_296;

BB16_294:
and.b32 %r1267, %r28, 1;
sub.s32 %r1266, %r174, %r1267;
add.s32 %r1265, %r1266, 2;
cvt.u64.u32	%rd1440, %r1265;
add.s64 %rd1442, %rd70, %rd1440;
ld.shared.u8 %rs10, [%rd1442];
setp.eq.s16	%p235, %rs10, 0;
@%p235 bra BB16_296;

and.b32 %r1270, %r28, 1;
sub.s32 %r1269, %r174, %r1270;
add.s32 %r1268, %r1269, 2;
mul.wide.u32 %rd1520, %r1268, 8;
mul.wide.u32 %rd1519, %r1269, 8;
cvt.u64.u32	%rd1443, %r1269;
st.shared.f64 [%rd104], %fd117;
st.shared.f64 [%rd102], %fd118;
add.s64 %rd1451, %rd69, %rd1519;
ld.shared.u64 %rd1452, [%rd1451];
add.s64 %rd1453, %rd69, %rd1520;
ld.shared.u64 %rd1454, [%rd1453];
st.shared.u64 [%rd1451], %rd1454;
st.shared.u64 [%rd1453], %rd1452;
add.s64 %rd1456, %rd70, %rd1443;
ld.shared.u8 %rs221, [%rd1456];
st.shared.u8 [%rd1456], %rs10;
st.shared.u8 [%rd1442], %rs221;

BB16_296:
bar.sync 0;
ld.shared.f64 %fd119, [%rd82+8];
ld.shared.f64 %fd120, [%rd82];
setp.leu.f64	%p236, %fd120, %fd119;
@%p236 bra BB16_298;

cvt.u64.u32	%rd1461, %r174;
add.s64 %rd1463, %rd70, %rd1461;
ld.shared.u8 %rs222, [%rd1463];
setp.ne.s16	%p237, %rs222, 0;
@%p237 bra BB16_300;

BB16_298:
cvt.u64.u32	%rd1464, %r174;
add.s64 %rd1466, %rd70, %rd1464;
ld.shared.u8 %rs11, [%rd1466+1];
setp.eq.s16	%p238, %rs11, 0;
@%p238 bra BB16_300;

mul.wide.u32 %rd1521, %r174, 8;
st.shared.f64 [%rd82], %fd119;
st.shared.f64 [%rd82+8], %fd120;
add.s64 %rd1472, %rd69, %rd1521;
ld.shared.u64 %rd1473, [%rd1472];
ld.shared.u64 %rd1474, [%rd1472+8];
st.shared.u64 [%rd1472], %rd1474;
st.shared.u64 [%rd1472+8], %rd1473;
ld.shared.u8 %rs223, [%rd1466];
st.shared.u8 [%rd1466], %rs11;
st.shared.u8 [%rd1466+1], %rs223;

BB16_300:
ld.param.u32 %r1271, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p240, %r28, %r1271;
bar.sync 0;
@!%p240 bra BB16_302;
bra.uni BB16_301;

BB16_301:
ld.param.u32 %r1278, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1277, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd123, [%rd16];
ld.local.u64 %rd1480, [%rd2];
cvta.to.global.u64 %rd1481, %rd1480;
mad.lo.s32 %r1245, %r28, %r1277, %r16;
mul.wide.u32 %rd1482, %r1245, 8;
add.s64 %rd1483, %rd1481, %rd1482;
st.global.f64 [%rd1483], %fd123;
ld.shared.u64 %rd1486, [%rd17];
ld.local.u64 %rd1487, [%rd3];
cvta.to.global.u64 %rd1488, %rd1487;
mad.lo.s32 %r1246, %r28, %r1278, %r27;
mul.wide.u32 %rd1489, %r1246, 8;
add.s64 %rd1490, %rd1488, %rd1489;
st.global.u64 [%rd1490], %rd1486;

BB16_302:
ld.param.u32 %r1273, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1272, %r28, 1024;
setp.ge.u32	%p241, %r1272, %r1273;
@%p241 bra BB16_304;

add.s32 %r1276, %r28, 1024;
ld.param.u32 %r1275, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1274, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd124, [%rd16+8192];
ld.local.u64 %rd1494, [%rd2];
cvta.to.global.u64 %rd1495, %rd1494;
mad.lo.s32 %r1251, %r1276, %r1274, %r16;
mul.wide.u32 %rd1496, %r1251, 8;
add.s64 %rd1497, %rd1495, %rd1496;
st.global.f64 [%rd1497], %fd124;
ld.shared.u64 %rd1500, [%rd17+8192];
ld.local.u64 %rd1501, [%rd3];
cvta.to.global.u64 %rd1502, %rd1501;
mad.lo.s32 %r1252, %r1276, %r1275, %r27;
mul.wide.u32 %rd1503, %r1252, 8;
add.s64 %rd1504, %rd1502, %rd1503;
st.global.u64 [%rd1504], %rd1500;

BB16_304:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot17[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<242>;
.reg .b16 %rs<224>;
.reg .b32 %r<1433>;
.reg .f64 %fd<127>;
.reg .b64 %rd<1608>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1607, __local_depot17;
cvta.local.u64 %SP, %rd1607;
ld.param.u32 %r146, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r147, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r148, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r149, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd45, %SP, 0;
cvta.to.local.u64 %rd2, %rd45;
add.u64 %rd46, %SP, 216;
cvta.to.local.u64 %rd3, %rd46;
mov.u32 %r1365, 0;
mov.pred %p4, 0;
@%p4 bra BB17_2;

BB17_1:
mul.wide.s32 %rd47, %r1365, 8;
add.s64 %rd48, %rd4, %rd47;
ld.param.u64 %rd49, [%rd48];
add.s64 %rd50, %rd2, %rd47;
st.local.u64 [%rd50], %rd49;
add.s32 %r1365, %r1365, 1;
setp.lt.u32	%p5, %r1365, 27;
@%p5 bra BB17_1;

BB17_2:
mov.u32 %r1366, 0;
@%p4 bra BB17_4;

BB17_3:
mul.wide.s32 %rd51, %r1366, 8;
add.s64 %rd52, %rd1, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd3, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r1366, %r1366, 1;
setp.lt.u32	%p7, %r1366, 27;
@%p7 bra BB17_3;

BB17_4:
mov.u32 %r152, %nctaid.y;
mov.u32 %r153, %ctaid.z;
mov.u32 %r154, %ctaid.y;
mad.lo.s32 %r155, %r152, %r153, %r154;
mov.u32 %r156, %nctaid.x;
mov.u32 %r157, %ctaid.x;
mad.lo.s32 %r5, %r155, %r156, %r157;
setp.ge.u32	%p8, %r5, %r146;
@%p8 bra BB17_304;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1367, %r6, -1;
mov.u32 %r158, 0;
setp.lt.s32	%p9, %r1367, 1;
mov.u32 %r1376, %r5;
mov.u32 %r1383, %r158;
@%p9 bra BB17_8;

mul.wide.s32 %rd55, %r6, 4;
add.s64 %rd1603, %rd2, %rd55;
mov.u32 %r1384, 0;
mov.u32 %r1377, %r5;

BB17_7:
ld.local.u32 %r160, [%rd1603+4];
rem.u32 %r161, %r1377, %r160;
ld.local.u32 %r162, [%rd1603+104];
mad.lo.s32 %r1384, %r162, %r161, %r1384;
div.u32 %r1377, %r1377, %r160;
add.s64 %rd1603, %rd1603, -4;
add.s32 %r1367, %r1367, -1;
setp.gt.s32	%p10, %r1367, 0;
mov.u32 %r1372, %r1377;
mov.u32 %r1376, %r1372;
mov.u32 %r1378, %r1384;
mov.u32 %r1383, %r1378;
@%p10 bra BB17_7;

BB17_8:
mov.u32 %r15, %r1383;
mov.u32 %r14, %r1376;
ld.local.u32 %r164, [%rd2+108];
mad.lo.s32 %r16, %r164, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1368, %r17, -1;
setp.lt.s32	%p11, %r1368, 1;
mov.u32 %r1374, %r5;
mov.u32 %r1381, %r158;
@%p11 bra BB17_11;

mul.wide.s32 %rd56, %r17, 4;
add.s64 %rd1604, %rd3, %rd56;
mov.u32 %r1382, 0;
mov.u32 %r1375, %r5;

BB17_10:
ld.local.u32 %r166, [%rd1604+4];
rem.u32 %r167, %r1375, %r166;
ld.local.u32 %r168, [%rd1604+104];
mad.lo.s32 %r1382, %r168, %r167, %r1382;
div.u32 %r1375, %r1375, %r166;
add.s64 %rd1604, %rd1604, -4;
add.s32 %r1368, %r1368, -1;
setp.gt.s32	%p12, %r1368, 0;
mov.u32 %r1374, %r1375;
mov.u32 %r1381, %r1382;
@%p12 bra BB17_10;

BB17_11:
ld.local.u32 %r169, [%rd3+108];
mad.lo.s32 %r27, %r169, %r1374, %r1381;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 1024;
setp.lt.u32	%p1, %r28, %r147;
mov.f64 %fd125, 0d0000000000000000;
setp.ge.u32	%p13, %r28, %r147;
@%p13 bra BB17_13;

ld.local.u64 %rd57, [%rd2];
cvta.to.global.u64 %rd58, %rd57;
mad.lo.s32 %r170, %r28, %r148, %r16;
mul.wide.u32 %rd59, %r170, 8;
add.s64 %rd60, %rd58, %rd59;
ld.global.f64 %fd125, [%rd60];

BB17_13:
mov.u64 %rd1605, 0;
@%p13 bra BB17_15;

ld.local.u64 %rd62, [%rd3];
cvta.to.global.u64 %rd63, %rd62;
mad.lo.s32 %r171, %r28, %r149, %r27;
mul.wide.u32 %rd64, %r171, 8;
add.s64 %rd65, %rd63, %rd64;
ld.global.u64 %rd1605, [%rd65];

BB17_15:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd66, %r28;
mul.wide.s32 %rd67, %r28, 8;
mov.u64 %rd68, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd68, %rd67;
st.shared.f64 [%rd16], %fd125;
mov.u64 %rd69, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd69, %rd67;
st.shared.u64 [%rd17], %rd1605;
mov.u64 %rd70, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd70, %rd66;
st.shared.u8 [%rd18], %rs12;
setp.lt.u32	%p2, %r29, %r147;
mov.f64 %fd126, 0d0000000000000000;
setp.ge.u32	%p15, %r29, %r147;
@%p15 bra BB17_17;

ld.local.u64 %rd71, [%rd2];
cvta.to.global.u64 %rd72, %rd71;
mad.lo.s32 %r172, %r29, %r148, %r16;
mul.wide.u32 %rd73, %r172, 8;
add.s64 %rd74, %rd72, %rd73;
ld.global.f64 %fd126, [%rd74];

BB17_17:
mov.u64 %rd1606, 0;
@%p15 bra BB17_19;

ld.local.u64 %rd76, [%rd3];
cvta.to.global.u64 %rd77, %rd76;
mad.lo.s32 %r173, %r29, %r149, %r27;
mul.wide.u32 %rd78, %r173, 8;
add.s64 %rd79, %rd77, %rd78;
ld.global.u64 %rd1606, [%rd79];

BB17_19:
selp.u16	%rs13, 1, 0, %p2;
st.shared.f64 [%rd16+8192], %fd126;
st.shared.u64 [%rd17+8192], %rd1606;
st.shared.u8 [%rd18+1024], %rs13;
bar.sync 0;
shl.b32 %r174, %r28, 1;
mul.wide.u32 %rd80, %r174, 8;
add.s64 %rd82, %rd68, %rd80;
ld.shared.f64 %fd5, [%rd82+8];
ld.shared.f64 %fd6, [%rd82];
setp.geu.f64	%p17, %fd6, %fd5;
@%p17 bra BB17_21;

cvt.u64.u32	%rd83, %r174;
add.s64 %rd85, %rd70, %rd83;
ld.shared.u8 %rs14, [%rd85];
mov.u32 %r1385, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB17_22;

BB17_21:
cvt.u64.u32	%rd86, %r174;
add.s64 %rd88, %rd70, %rd86;
ld.shared.u8 %rs15, [%rd88+1];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r1385, 1, 0, %p19;

BB17_22:
and.b32 %r180, %r28, 1;
setp.ne.s32	%p20, %r1385, %r180;
@%p20 bra BB17_24;

add.s64 %rd91, %rd69, %rd80;
cvt.u64.u32	%rd92, %r174;
st.shared.f64 [%rd82], %fd5;
st.shared.f64 [%rd82+8], %fd6;
ld.shared.u64 %rd96, [%rd91];
ld.shared.u64 %rd97, [%rd91+8];
st.shared.u64 [%rd91], %rd97;
st.shared.u64 [%rd91+8], %rd96;
add.s64 %rd99, %rd70, %rd92;
ld.shared.u8 %rs16, [%rd99];
ld.shared.u8 %rs17, [%rd99+1];
st.shared.u8 [%rd99], %rs17;
st.shared.u8 [%rd99+1], %rs16;

BB17_24:
bar.sync 0;
sub.s32 %r34, %r174, %r180;
add.s32 %r186, %r34, 2;
mul.wide.u32 %rd100, %r186, 8;
add.s64 %rd102, %rd68, %rd100;
mul.wide.u32 %rd103, %r34, 8;
add.s64 %rd104, %rd68, %rd103;
ld.shared.f64 %fd7, [%rd102];
ld.shared.f64 %fd8, [%rd104];
setp.geu.f64	%p21, %fd8, %fd7;
@%p21 bra BB17_26;

cvt.u64.u32	%rd105, %r34;
add.s64 %rd107, %rd70, %rd105;
ld.shared.u8 %rs18, [%rd107];
mov.u32 %r1386, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB17_27;

BB17_26:
cvt.u64.u32	%rd108, %r186;
add.s64 %rd110, %rd70, %rd108;
ld.shared.u8 %rs19, [%rd110];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r1386, 1, 0, %p23;

BB17_27:
bfe.u32 %r198, %r28, 1, 1;
setp.ne.s32	%p24, %r1386, %r198;
@%p24 bra BB17_29;

add.s64 %rd113, %rd69, %rd103;
add.s64 %rd115, %rd69, %rd100;
cvt.u64.u32	%rd116, %r34;
st.shared.f64 [%rd104], %fd7;
cvt.u64.u32	%rd120, %r186;
st.shared.f64 [%rd102], %fd8;
ld.shared.u64 %rd123, [%rd113];
ld.shared.u64 %rd124, [%rd115];
st.shared.u64 [%rd113], %rd124;
st.shared.u64 [%rd115], %rd123;
add.s64 %rd126, %rd70, %rd116;
ld.shared.u8 %rs20, [%rd126];
add.s64 %rd127, %rd70, %rd120;
ld.shared.u8 %rs21, [%rd127];
st.shared.u8 [%rd126], %rs21;
st.shared.u8 [%rd127], %rs20;

BB17_29:
bar.sync 0;
ld.shared.f64 %fd9, [%rd82+8];
ld.shared.f64 %fd10, [%rd82];
setp.geu.f64	%p25, %fd10, %fd9;
@%p25 bra BB17_31;

cvt.u64.u32	%rd131, %r174;
add.s64 %rd133, %rd70, %rd131;
ld.shared.u8 %rs22, [%rd133];
mov.u32 %r1387, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB17_32;

BB17_31:
cvt.u64.u32	%rd134, %r174;
add.s64 %rd136, %rd70, %rd134;
ld.shared.u8 %rs23, [%rd136+1];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r1387, 1, 0, %p27;

BB17_32:
bfe.u32 %r213, %r28, 1, 1;
setp.ne.s32	%p28, %r1387, %r213;
@%p28 bra BB17_34;

cvt.u64.u32	%rd137, %r174;
st.shared.f64 [%rd82], %fd9;
st.shared.f64 [%rd82+8], %fd10;
add.s64 %rd142, %rd69, %rd80;
ld.shared.u64 %rd143, [%rd142];
ld.shared.u64 %rd144, [%rd142+8];
st.shared.u64 [%rd142], %rd144;
st.shared.u64 [%rd142+8], %rd143;
add.s64 %rd146, %rd70, %rd137;
ld.shared.u8 %rs24, [%rd146];
ld.shared.u8 %rs25, [%rd146+1];
st.shared.u8 [%rd146], %rs25;
st.shared.u8 [%rd146+1], %rs24;

BB17_34:
bar.sync 0;
and.b32 %r216, %r28, 3;
sub.s32 %r40, %r174, %r216;
add.s32 %r218, %r40, 4;
mul.wide.u32 %rd147, %r218, 8;
add.s64 %rd149, %rd68, %rd147;
mul.wide.u32 %rd150, %r40, 8;
add.s64 %rd151, %rd68, %rd150;
ld.shared.f64 %fd11, [%rd149];
ld.shared.f64 %fd12, [%rd151];
setp.geu.f64	%p29, %fd12, %fd11;
@%p29 bra BB17_36;

cvt.u64.u32	%rd152, %r40;
add.s64 %rd154, %rd70, %rd152;
ld.shared.u8 %rs26, [%rd154];
mov.u32 %r1388, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB17_37;

BB17_36:
cvt.u64.u32	%rd155, %r218;
add.s64 %rd157, %rd70, %rd155;
ld.shared.u8 %rs27, [%rd157];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r1388, 1, 0, %p31;

BB17_37:
bfe.u32 %r230, %r28, 2, 1;
setp.ne.s32	%p32, %r1388, %r230;
@%p32 bra BB17_39;

add.s64 %rd160, %rd69, %rd150;
add.s64 %rd162, %rd69, %rd147;
cvt.u64.u32	%rd163, %r40;
st.shared.f64 [%rd151], %fd11;
cvt.u64.u32	%rd167, %r218;
st.shared.f64 [%rd149], %fd12;
ld.shared.u64 %rd170, [%rd160];
ld.shared.u64 %rd171, [%rd162];
st.shared.u64 [%rd160], %rd171;
st.shared.u64 [%rd162], %rd170;
add.s64 %rd173, %rd70, %rd163;
ld.shared.u8 %rs28, [%rd173];
add.s64 %rd174, %rd70, %rd167;
ld.shared.u8 %rs29, [%rd174];
st.shared.u8 [%rd173], %rs29;
st.shared.u8 [%rd174], %rs28;

BB17_39:
bar.sync 0;
ld.shared.f64 %fd13, [%rd102];
ld.shared.f64 %fd14, [%rd104];
setp.geu.f64	%p33, %fd14, %fd13;
@%p33 bra BB17_41;

cvt.u64.u32	%rd180, %r34;
add.s64 %rd182, %rd70, %rd180;
ld.shared.u8 %rs30, [%rd182];
mov.u32 %r1389, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB17_42;

BB17_41:
cvt.u64.u32	%rd183, %r186;
add.s64 %rd185, %rd70, %rd183;
ld.shared.u8 %rs31, [%rd185];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r1389, 1, 0, %p35;

BB17_42:
bfe.u32 %r253, %r28, 2, 1;
setp.ne.s32	%p36, %r1389, %r253;
@%p36 bra BB17_44;

cvt.u64.u32	%rd186, %r34;
st.shared.f64 [%rd104], %fd13;
cvt.u64.u32	%rd190, %r186;
st.shared.f64 [%rd102], %fd14;
add.s64 %rd194, %rd69, %rd103;
ld.shared.u64 %rd195, [%rd194];
add.s64 %rd196, %rd69, %rd100;
ld.shared.u64 %rd197, [%rd196];
st.shared.u64 [%rd194], %rd197;
st.shared.u64 [%rd196], %rd195;
add.s64 %rd199, %rd70, %rd186;
ld.shared.u8 %rs32, [%rd199];
add.s64 %rd200, %rd70, %rd190;
ld.shared.u8 %rs33, [%rd200];
st.shared.u8 [%rd199], %rs33;
st.shared.u8 [%rd200], %rs32;

BB17_44:
bar.sync 0;
ld.shared.f64 %fd15, [%rd82+8];
ld.shared.f64 %fd16, [%rd82];
setp.geu.f64	%p37, %fd16, %fd15;
@%p37 bra BB17_46;

cvt.u64.u32	%rd204, %r174;
add.s64 %rd206, %rd70, %rd204;
ld.shared.u8 %rs34, [%rd206];
mov.u32 %r1390, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB17_47;

BB17_46:
cvt.u64.u32	%rd207, %r174;
add.s64 %rd209, %rd70, %rd207;
ld.shared.u8 %rs35, [%rd209+1];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r1390, 1, 0, %p39;

BB17_47:
bfe.u32 %r267, %r28, 2, 1;
setp.ne.s32	%p40, %r1390, %r267;
@%p40 bra BB17_49;

cvt.u64.u32	%rd210, %r174;
st.shared.f64 [%rd82], %fd15;
st.shared.f64 [%rd82+8], %fd16;
add.s64 %rd215, %rd69, %rd80;
ld.shared.u64 %rd216, [%rd215];
ld.shared.u64 %rd217, [%rd215+8];
st.shared.u64 [%rd215], %rd217;
st.shared.u64 [%rd215+8], %rd216;
add.s64 %rd219, %rd70, %rd210;
ld.shared.u8 %rs36, [%rd219];
ld.shared.u8 %rs37, [%rd219+1];
st.shared.u8 [%rd219], %rs37;
st.shared.u8 [%rd219+1], %rs36;

BB17_49:
bar.sync 0;
and.b32 %r270, %r28, 7;
sub.s32 %r48, %r174, %r270;
add.s32 %r272, %r48, 8;
mul.wide.u32 %rd220, %r272, 8;
add.s64 %rd222, %rd68, %rd220;
mul.wide.u32 %rd223, %r48, 8;
add.s64 %rd224, %rd68, %rd223;
ld.shared.f64 %fd17, [%rd222];
ld.shared.f64 %fd18, [%rd224];
setp.geu.f64	%p41, %fd18, %fd17;
@%p41 bra BB17_51;

cvt.u64.u32	%rd225, %r48;
add.s64 %rd227, %rd70, %rd225;
ld.shared.u8 %rs38, [%rd227];
mov.u32 %r1391, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB17_52;

BB17_51:
cvt.u64.u32	%rd228, %r272;
add.s64 %rd230, %rd70, %rd228;
ld.shared.u8 %rs39, [%rd230];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r1391, 1, 0, %p43;

BB17_52:
bfe.u32 %r284, %r28, 3, 1;
setp.ne.s32	%p44, %r1391, %r284;
@%p44 bra BB17_54;

add.s64 %rd233, %rd69, %rd223;
add.s64 %rd235, %rd69, %rd220;
cvt.u64.u32	%rd236, %r48;
st.shared.f64 [%rd224], %fd17;
cvt.u64.u32	%rd240, %r272;
st.shared.f64 [%rd222], %fd18;
ld.shared.u64 %rd243, [%rd233];
ld.shared.u64 %rd244, [%rd235];
st.shared.u64 [%rd233], %rd244;
st.shared.u64 [%rd235], %rd243;
add.s64 %rd246, %rd70, %rd236;
ld.shared.u8 %rs40, [%rd246];
add.s64 %rd247, %rd70, %rd240;
ld.shared.u8 %rs41, [%rd247];
st.shared.u8 [%rd246], %rs41;
st.shared.u8 [%rd247], %rs40;

BB17_54:
bar.sync 0;
ld.shared.f64 %fd19, [%rd149];
ld.shared.f64 %fd20, [%rd151];
setp.geu.f64	%p45, %fd20, %fd19;
@%p45 bra BB17_56;

cvt.u64.u32	%rd253, %r40;
add.s64 %rd255, %rd70, %rd253;
ld.shared.u8 %rs42, [%rd255];
mov.u32 %r1392, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB17_57;

BB17_56:
cvt.u64.u32	%rd256, %r218;
add.s64 %rd258, %rd70, %rd256;
ld.shared.u8 %rs43, [%rd258];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r1392, 1, 0, %p47;

BB17_57:
bfe.u32 %r307, %r28, 3, 1;
setp.ne.s32	%p48, %r1392, %r307;
@%p48 bra BB17_59;

cvt.u64.u32	%rd259, %r40;
st.shared.f64 [%rd151], %fd19;
cvt.u64.u32	%rd263, %r218;
st.shared.f64 [%rd149], %fd20;
add.s64 %rd267, %rd69, %rd150;
ld.shared.u64 %rd268, [%rd267];
add.s64 %rd269, %rd69, %rd147;
ld.shared.u64 %rd270, [%rd269];
st.shared.u64 [%rd267], %rd270;
st.shared.u64 [%rd269], %rd268;
add.s64 %rd272, %rd70, %rd259;
ld.shared.u8 %rs44, [%rd272];
add.s64 %rd273, %rd70, %rd263;
ld.shared.u8 %rs45, [%rd273];
st.shared.u8 [%rd272], %rs45;
st.shared.u8 [%rd273], %rs44;

BB17_59:
bar.sync 0;
ld.shared.f64 %fd21, [%rd102];
ld.shared.f64 %fd22, [%rd104];
setp.geu.f64	%p49, %fd22, %fd21;
@%p49 bra BB17_61;

cvt.u64.u32	%rd279, %r34;
add.s64 %rd281, %rd70, %rd279;
ld.shared.u8 %rs46, [%rd281];
mov.u32 %r1393, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB17_62;

BB17_61:
cvt.u64.u32	%rd282, %r186;
add.s64 %rd284, %rd70, %rd282;
ld.shared.u8 %rs47, [%rd284];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r1393, 1, 0, %p51;

BB17_62:
bfe.u32 %r329, %r28, 3, 1;
setp.ne.s32	%p52, %r1393, %r329;
@%p52 bra BB17_64;

mul.wide.u32 %rd1599, %r34, 8;
cvt.u64.u32	%rd285, %r34;
st.shared.f64 [%rd104], %fd21;
cvt.u64.u32	%rd289, %r186;
st.shared.f64 [%rd102], %fd22;
add.s64 %rd293, %rd69, %rd1599;
ld.shared.u64 %rd294, [%rd293];
add.s64 %rd295, %rd69, %rd100;
ld.shared.u64 %rd296, [%rd295];
st.shared.u64 [%rd293], %rd296;
st.shared.u64 [%rd295], %rd294;
add.s64 %rd298, %rd70, %rd285;
ld.shared.u8 %rs48, [%rd298];
add.s64 %rd299, %rd70, %rd289;
ld.shared.u8 %rs49, [%rd299];
st.shared.u8 [%rd298], %rs49;
st.shared.u8 [%rd299], %rs48;

BB17_64:
bar.sync 0;
ld.shared.f64 %fd23, [%rd82+8];
ld.shared.f64 %fd24, [%rd82];
setp.geu.f64	%p53, %fd24, %fd23;
@%p53 bra BB17_66;

cvt.u64.u32	%rd303, %r174;
add.s64 %rd305, %rd70, %rd303;
ld.shared.u8 %rs50, [%rd305];
mov.u32 %r1394, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB17_67;

BB17_66:
cvt.u64.u32	%rd306, %r174;
add.s64 %rd308, %rd70, %rd306;
ld.shared.u8 %rs51, [%rd308+1];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r1394, 1, 0, %p55;

BB17_67:
bfe.u32 %r343, %r28, 3, 1;
setp.ne.s32	%p56, %r1394, %r343;
@%p56 bra BB17_69;

mul.wide.u32 %rd1598, %r174, 8;
cvt.u64.u32	%rd309, %r174;
st.shared.f64 [%rd82], %fd23;
st.shared.f64 [%rd82+8], %fd24;
add.s64 %rd314, %rd69, %rd1598;
ld.shared.u64 %rd315, [%rd314];
ld.shared.u64 %rd316, [%rd314+8];
st.shared.u64 [%rd314], %rd316;
st.shared.u64 [%rd314+8], %rd315;
add.s64 %rd318, %rd70, %rd309;
ld.shared.u8 %rs52, [%rd318];
ld.shared.u8 %rs53, [%rd318+1];
st.shared.u8 [%rd318], %rs53;
st.shared.u8 [%rd318+1], %rs52;

BB17_69:
bar.sync 0;
and.b32 %r346, %r28, 15;
sub.s32 %r58, %r174, %r346;
add.s32 %r348, %r58, 16;
mul.wide.u32 %rd319, %r348, 8;
add.s64 %rd321, %rd68, %rd319;
mul.wide.u32 %rd322, %r58, 8;
add.s64 %rd323, %rd68, %rd322;
ld.shared.f64 %fd25, [%rd321];
ld.shared.f64 %fd26, [%rd323];
setp.geu.f64	%p57, %fd26, %fd25;
@%p57 bra BB17_71;

cvt.u64.u32	%rd324, %r58;
add.s64 %rd326, %rd70, %rd324;
ld.shared.u8 %rs54, [%rd326];
mov.u32 %r1395, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB17_72;

BB17_71:
cvt.u64.u32	%rd327, %r348;
add.s64 %rd329, %rd70, %rd327;
ld.shared.u8 %rs55, [%rd329];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r1395, 1, 0, %p59;

BB17_72:
bfe.u32 %r360, %r28, 4, 1;
setp.ne.s32	%p60, %r1395, %r360;
@%p60 bra BB17_74;

add.s64 %rd332, %rd69, %rd322;
add.s64 %rd334, %rd69, %rd319;
cvt.u64.u32	%rd335, %r58;
st.shared.f64 [%rd323], %fd25;
cvt.u64.u32	%rd339, %r348;
st.shared.f64 [%rd321], %fd26;
ld.shared.u64 %rd342, [%rd332];
ld.shared.u64 %rd343, [%rd334];
st.shared.u64 [%rd332], %rd343;
st.shared.u64 [%rd334], %rd342;
add.s64 %rd345, %rd70, %rd335;
ld.shared.u8 %rs56, [%rd345];
add.s64 %rd346, %rd70, %rd339;
ld.shared.u8 %rs57, [%rd346];
st.shared.u8 [%rd345], %rs57;
st.shared.u8 [%rd346], %rs56;

BB17_74:
bar.sync 0;
ld.shared.f64 %fd27, [%rd222];
ld.shared.f64 %fd28, [%rd224];
setp.geu.f64	%p61, %fd28, %fd27;
@%p61 bra BB17_76;

cvt.u64.u32	%rd352, %r48;
add.s64 %rd354, %rd70, %rd352;
ld.shared.u8 %rs58, [%rd354];
mov.u32 %r1396, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB17_77;

BB17_76:
cvt.u64.u32	%rd355, %r272;
add.s64 %rd357, %rd70, %rd355;
ld.shared.u8 %rs59, [%rd357];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r1396, 1, 0, %p63;

BB17_77:
bfe.u32 %r383, %r28, 4, 1;
setp.ne.s32	%p64, %r1396, %r383;
@%p64 bra BB17_79;

mul.wide.u32 %rd1588, %r272, 8;
mul.wide.u32 %rd1587, %r48, 8;
cvt.u64.u32	%rd358, %r48;
st.shared.f64 [%rd224], %fd27;
cvt.u64.u32	%rd362, %r272;
st.shared.f64 [%rd222], %fd28;
add.s64 %rd366, %rd69, %rd1587;
ld.shared.u64 %rd367, [%rd366];
add.s64 %rd368, %rd69, %rd1588;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd366], %rd369;
st.shared.u64 [%rd368], %rd367;
add.s64 %rd371, %rd70, %rd358;
ld.shared.u8 %rs60, [%rd371];
add.s64 %rd372, %rd70, %rd362;
ld.shared.u8 %rs61, [%rd372];
st.shared.u8 [%rd371], %rs61;
st.shared.u8 [%rd372], %rs60;

BB17_79:
bar.sync 0;
ld.shared.f64 %fd29, [%rd149];
ld.shared.f64 %fd30, [%rd151];
setp.geu.f64	%p65, %fd30, %fd29;
@%p65 bra BB17_81;

cvt.u64.u32	%rd378, %r40;
add.s64 %rd380, %rd70, %rd378;
ld.shared.u8 %rs62, [%rd380];
mov.u32 %r1397, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB17_82;

BB17_81:
cvt.u64.u32	%rd381, %r218;
add.s64 %rd383, %rd70, %rd381;
ld.shared.u8 %rs63, [%rd383];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r1397, 1, 0, %p67;

BB17_82:
bfe.u32 %r405, %r28, 4, 1;
setp.ne.s32	%p68, %r1397, %r405;
@%p68 bra BB17_84;

mul.wide.u32 %rd1586, %r218, 8;
mul.wide.u32 %rd1585, %r40, 8;
cvt.u64.u32	%rd384, %r40;
st.shared.f64 [%rd151], %fd29;
cvt.u64.u32	%rd388, %r218;
st.shared.f64 [%rd149], %fd30;
add.s64 %rd392, %rd69, %rd1585;
ld.shared.u64 %rd393, [%rd392];
add.s64 %rd394, %rd69, %rd1586;
ld.shared.u64 %rd395, [%rd394];
st.shared.u64 [%rd392], %rd395;
st.shared.u64 [%rd394], %rd393;
add.s64 %rd397, %rd70, %rd384;
ld.shared.u8 %rs64, [%rd397];
add.s64 %rd398, %rd70, %rd388;
ld.shared.u8 %rs65, [%rd398];
st.shared.u8 [%rd397], %rs65;
st.shared.u8 [%rd398], %rs64;

BB17_84:
bar.sync 0;
ld.shared.f64 %fd31, [%rd102];
ld.shared.f64 %fd32, [%rd104];
setp.geu.f64	%p69, %fd32, %fd31;
@%p69 bra BB17_86;

cvt.u64.u32	%rd404, %r34;
add.s64 %rd406, %rd70, %rd404;
ld.shared.u8 %rs66, [%rd406];
mov.u32 %r1398, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB17_87;

BB17_86:
cvt.u64.u32	%rd407, %r186;
add.s64 %rd409, %rd70, %rd407;
ld.shared.u8 %rs67, [%rd409];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r1398, 1, 0, %p71;

BB17_87:
bfe.u32 %r427, %r28, 4, 1;
setp.ne.s32	%p72, %r1398, %r427;
@%p72 bra BB17_89;

mul.wide.u32 %rd1584, %r186, 8;
mul.wide.u32 %rd1583, %r34, 8;
cvt.u64.u32	%rd410, %r34;
st.shared.f64 [%rd104], %fd31;
cvt.u64.u32	%rd414, %r186;
st.shared.f64 [%rd102], %fd32;
add.s64 %rd418, %rd69, %rd1583;
ld.shared.u64 %rd419, [%rd418];
add.s64 %rd420, %rd69, %rd1584;
ld.shared.u64 %rd421, [%rd420];
st.shared.u64 [%rd418], %rd421;
st.shared.u64 [%rd420], %rd419;
add.s64 %rd423, %rd70, %rd410;
ld.shared.u8 %rs68, [%rd423];
add.s64 %rd424, %rd70, %rd414;
ld.shared.u8 %rs69, [%rd424];
st.shared.u8 [%rd423], %rs69;
st.shared.u8 [%rd424], %rs68;

BB17_89:
bar.sync 0;
ld.shared.f64 %fd33, [%rd82+8];
ld.shared.f64 %fd34, [%rd82];
setp.geu.f64	%p73, %fd34, %fd33;
@%p73 bra BB17_91;

cvt.u64.u32	%rd428, %r174;
add.s64 %rd430, %rd70, %rd428;
ld.shared.u8 %rs70, [%rd430];
mov.u32 %r1399, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB17_92;

BB17_91:
cvt.u64.u32	%rd431, %r174;
add.s64 %rd433, %rd70, %rd431;
ld.shared.u8 %rs71, [%rd433+1];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r1399, 1, 0, %p75;

BB17_92:
bfe.u32 %r441, %r28, 4, 1;
setp.ne.s32	%p76, %r1399, %r441;
@%p76 bra BB17_94;

mul.wide.u32 %rd1582, %r174, 8;
cvt.u64.u32	%rd434, %r174;
st.shared.f64 [%rd82], %fd33;
st.shared.f64 [%rd82+8], %fd34;
add.s64 %rd439, %rd69, %rd1582;
ld.shared.u64 %rd440, [%rd439];
ld.shared.u64 %rd441, [%rd439+8];
st.shared.u64 [%rd439], %rd441;
st.shared.u64 [%rd439+8], %rd440;
add.s64 %rd443, %rd70, %rd434;
ld.shared.u8 %rs72, [%rd443];
ld.shared.u8 %rs73, [%rd443+1];
st.shared.u8 [%rd443], %rs73;
st.shared.u8 [%rd443+1], %rs72;

BB17_94:
bar.sync 0;
and.b32 %r444, %r28, 31;
sub.s32 %r70, %r174, %r444;
add.s32 %r446, %r70, 32;
mul.wide.u32 %rd444, %r446, 8;
add.s64 %rd446, %rd68, %rd444;
mul.wide.u32 %rd447, %r70, 8;
add.s64 %rd448, %rd68, %rd447;
ld.shared.f64 %fd35, [%rd446];
ld.shared.f64 %fd36, [%rd448];
setp.geu.f64	%p77, %fd36, %fd35;
@%p77 bra BB17_96;

cvt.u64.u32	%rd449, %r70;
add.s64 %rd451, %rd70, %rd449;
ld.shared.u8 %rs74, [%rd451];
mov.u32 %r1400, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB17_97;

BB17_96:
cvt.u64.u32	%rd452, %r446;
add.s64 %rd454, %rd70, %rd452;
ld.shared.u8 %rs75, [%rd454];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r1400, 1, 0, %p79;

BB17_97:
bfe.u32 %r458, %r28, 5, 1;
setp.ne.s32	%p80, %r1400, %r458;
@%p80 bra BB17_99;

add.s64 %rd1602, %rd68, %rd444;
add.s32 %r1343, %r70, 32;
mul.wide.u32 %rd1589, %r70, 8;
add.s64 %rd457, %rd69, %rd1589;
add.s64 %rd459, %rd69, %rd444;
cvt.u64.u32	%rd460, %r70;
st.shared.f64 [%rd448], %fd35;
cvt.u64.u32	%rd464, %r1343;
st.shared.f64 [%rd1602], %fd36;
ld.shared.u64 %rd467, [%rd457];
ld.shared.u64 %rd468, [%rd459];
st.shared.u64 [%rd457], %rd468;
st.shared.u64 [%rd459], %rd467;
add.s64 %rd470, %rd70, %rd460;
ld.shared.u8 %rs76, [%rd470];
add.s64 %rd471, %rd70, %rd464;
ld.shared.u8 %rs77, [%rd471];
st.shared.u8 [%rd470], %rs77;
st.shared.u8 [%rd471], %rs76;

BB17_99:
bar.sync 0;
add.s64 %rd1600, %rd68, %rd319;
ld.shared.f64 %fd37, [%rd1600];
ld.shared.f64 %fd38, [%rd323];
setp.geu.f64	%p81, %fd38, %fd37;
@%p81 bra BB17_101;

cvt.u64.u32	%rd477, %r58;
add.s64 %rd479, %rd70, %rd477;
ld.shared.u8 %rs78, [%rd479];
mov.u32 %r1401, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB17_102;

BB17_101:
add.s32 %r1363, %r58, 16;
cvt.u64.u32	%rd480, %r1363;
add.s64 %rd482, %rd70, %rd480;
ld.shared.u8 %rs79, [%rd482];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r1401, 1, 0, %p83;

BB17_102:
bfe.u32 %r481, %r28, 5, 1;
setp.ne.s32	%p84, %r1401, %r481;
@%p84 bra BB17_104;

add.s64 %rd1601, %rd68, %rd319;
add.s32 %r1364, %r58, 16;
mul.wide.u32 %rd1581, %r58, 8;
cvt.u64.u32	%rd483, %r58;
st.shared.f64 [%rd323], %fd37;
cvt.u64.u32	%rd487, %r1364;
st.shared.f64 [%rd1601], %fd38;
add.s64 %rd491, %rd69, %rd1581;
ld.shared.u64 %rd492, [%rd491];
add.s64 %rd493, %rd69, %rd319;
ld.shared.u64 %rd494, [%rd493];
st.shared.u64 [%rd491], %rd494;
st.shared.u64 [%rd493], %rd492;
add.s64 %rd496, %rd70, %rd483;
ld.shared.u8 %rs80, [%rd496];
add.s64 %rd497, %rd70, %rd487;
ld.shared.u8 %rs81, [%rd497];
st.shared.u8 [%rd496], %rs81;
st.shared.u8 [%rd497], %rs80;

BB17_104:
bar.sync 0;
ld.shared.f64 %fd39, [%rd222];
ld.shared.f64 %fd40, [%rd224];
setp.geu.f64	%p85, %fd40, %fd39;
@%p85 bra BB17_106;

cvt.u64.u32	%rd503, %r48;
add.s64 %rd505, %rd70, %rd503;
ld.shared.u8 %rs82, [%rd505];
mov.u32 %r1402, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB17_107;

BB17_106:
cvt.u64.u32	%rd506, %r272;
add.s64 %rd508, %rd70, %rd506;
ld.shared.u8 %rs83, [%rd508];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r1402, 1, 0, %p87;

BB17_107:
bfe.u32 %r503, %r28, 5, 1;
setp.ne.s32	%p88, %r1402, %r503;
@%p88 bra BB17_109;

mul.wide.u32 %rd1580, %r272, 8;
mul.wide.u32 %rd1579, %r48, 8;
cvt.u64.u32	%rd509, %r48;
st.shared.f64 [%rd224], %fd39;
cvt.u64.u32	%rd513, %r272;
st.shared.f64 [%rd222], %fd40;
add.s64 %rd517, %rd69, %rd1579;
ld.shared.u64 %rd518, [%rd517];
add.s64 %rd519, %rd69, %rd1580;
ld.shared.u64 %rd520, [%rd519];
st.shared.u64 [%rd517], %rd520;
st.shared.u64 [%rd519], %rd518;
add.s64 %rd522, %rd70, %rd509;
ld.shared.u8 %rs84, [%rd522];
add.s64 %rd523, %rd70, %rd513;
ld.shared.u8 %rs85, [%rd523];
st.shared.u8 [%rd522], %rs85;
st.shared.u8 [%rd523], %rs84;

BB17_109:
bar.sync 0;
ld.shared.f64 %fd41, [%rd149];
ld.shared.f64 %fd42, [%rd151];
setp.geu.f64	%p89, %fd42, %fd41;
@%p89 bra BB17_111;

cvt.u64.u32	%rd529, %r40;
add.s64 %rd531, %rd70, %rd529;
ld.shared.u8 %rs86, [%rd531];
mov.u32 %r1403, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB17_112;

BB17_111:
cvt.u64.u32	%rd532, %r218;
add.s64 %rd534, %rd70, %rd532;
ld.shared.u8 %rs87, [%rd534];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r1403, 1, 0, %p91;

BB17_112:
bfe.u32 %r525, %r28, 5, 1;
setp.ne.s32	%p92, %r1403, %r525;
@%p92 bra BB17_114;

mul.wide.u32 %rd1578, %r218, 8;
mul.wide.u32 %rd1577, %r40, 8;
cvt.u64.u32	%rd535, %r40;
st.shared.f64 [%rd151], %fd41;
cvt.u64.u32	%rd539, %r218;
st.shared.f64 [%rd149], %fd42;
add.s64 %rd543, %rd69, %rd1577;
ld.shared.u64 %rd544, [%rd543];
add.s64 %rd545, %rd69, %rd1578;
ld.shared.u64 %rd546, [%rd545];
st.shared.u64 [%rd543], %rd546;
st.shared.u64 [%rd545], %rd544;
add.s64 %rd548, %rd70, %rd535;
ld.shared.u8 %rs88, [%rd548];
add.s64 %rd549, %rd70, %rd539;
ld.shared.u8 %rs89, [%rd549];
st.shared.u8 [%rd548], %rs89;
st.shared.u8 [%rd549], %rs88;

BB17_114:
bar.sync 0;
ld.shared.f64 %fd43, [%rd102];
ld.shared.f64 %fd44, [%rd104];
setp.geu.f64	%p93, %fd44, %fd43;
@%p93 bra BB17_116;

cvt.u64.u32	%rd555, %r34;
add.s64 %rd557, %rd70, %rd555;
ld.shared.u8 %rs90, [%rd557];
mov.u32 %r1404, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB17_117;

BB17_116:
cvt.u64.u32	%rd558, %r186;
add.s64 %rd560, %rd70, %rd558;
ld.shared.u8 %rs91, [%rd560];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r1404, 1, 0, %p95;

BB17_117:
bfe.u32 %r547, %r28, 5, 1;
setp.ne.s32	%p96, %r1404, %r547;
@%p96 bra BB17_119;

mul.wide.u32 %rd1576, %r186, 8;
mul.wide.u32 %rd1575, %r34, 8;
cvt.u64.u32	%rd561, %r34;
st.shared.f64 [%rd104], %fd43;
cvt.u64.u32	%rd565, %r186;
st.shared.f64 [%rd102], %fd44;
add.s64 %rd569, %rd69, %rd1575;
ld.shared.u64 %rd570, [%rd569];
add.s64 %rd571, %rd69, %rd1576;
ld.shared.u64 %rd572, [%rd571];
st.shared.u64 [%rd569], %rd572;
st.shared.u64 [%rd571], %rd570;
add.s64 %rd574, %rd70, %rd561;
ld.shared.u8 %rs92, [%rd574];
add.s64 %rd575, %rd70, %rd565;
ld.shared.u8 %rs93, [%rd575];
st.shared.u8 [%rd574], %rs93;
st.shared.u8 [%rd575], %rs92;

BB17_119:
bar.sync 0;
ld.shared.f64 %fd45, [%rd82+8];
ld.shared.f64 %fd46, [%rd82];
setp.geu.f64	%p97, %fd46, %fd45;
@%p97 bra BB17_121;

cvt.u64.u32	%rd579, %r174;
add.s64 %rd581, %rd70, %rd579;
ld.shared.u8 %rs94, [%rd581];
mov.u32 %r1405, 1;
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB17_122;

BB17_121:
cvt.u64.u32	%rd582, %r174;
add.s64 %rd584, %rd70, %rd582;
ld.shared.u8 %rs95, [%rd584+1];
setp.eq.s16	%p99, %rs95, 0;
selp.u32	%r1405, 1, 0, %p99;

BB17_122:
bfe.u32 %r561, %r28, 5, 1;
setp.ne.s32	%p100, %r1405, %r561;
@%p100 bra BB17_124;

mul.wide.u32 %rd1574, %r174, 8;
cvt.u64.u32	%rd585, %r174;
st.shared.f64 [%rd82], %fd45;
st.shared.f64 [%rd82+8], %fd46;
add.s64 %rd590, %rd69, %rd1574;
ld.shared.u64 %rd591, [%rd590];
ld.shared.u64 %rd592, [%rd590+8];
st.shared.u64 [%rd590], %rd592;
st.shared.u64 [%rd590+8], %rd591;
add.s64 %rd594, %rd70, %rd585;
ld.shared.u8 %rs96, [%rd594];
ld.shared.u8 %rs97, [%rd594+1];
st.shared.u8 [%rd594], %rs97;
st.shared.u8 [%rd594+1], %rs96;

BB17_124:
bar.sync 0;
and.b32 %r564, %r28, 63;
sub.s32 %r84, %r174, %r564;
add.s32 %r566, %r84, 64;
mul.wide.u32 %rd595, %r566, 8;
add.s64 %rd597, %rd68, %rd595;
mul.wide.u32 %rd598, %r84, 8;
add.s64 %rd599, %rd68, %rd598;
ld.shared.f64 %fd47, [%rd597];
ld.shared.f64 %fd48, [%rd599];
setp.geu.f64	%p101, %fd48, %fd47;
@%p101 bra BB17_126;

cvt.u64.u32	%rd600, %r84;
add.s64 %rd602, %rd70, %rd600;
ld.shared.u8 %rs98, [%rd602];
mov.u32 %r1406, 1;
setp.ne.s16	%p102, %rs98, 0;
@%p102 bra BB17_127;

BB17_126:
add.s32 %r1346, %r84, 64;
cvt.u64.u32	%rd603, %r1346;
add.s64 %rd605, %rd70, %rd603;
ld.shared.u8 %rs99, [%rd605];
setp.eq.s16	%p103, %rs99, 0;
selp.u32	%r1406, 1, 0, %p103;

BB17_127:
bfe.u32 %r578, %r28, 6, 1;
setp.ne.s32	%p104, %r1406, %r578;
@%p104 bra BB17_129;

add.s64 %rd1597, %rd68, %rd595;
add.s32 %r1347, %r84, 64;
mul.wide.u32 %rd1564, %r84, 8;
add.s64 %rd608, %rd69, %rd1564;
add.s64 %rd610, %rd69, %rd595;
cvt.u64.u32	%rd611, %r84;
st.shared.f64 [%rd599], %fd47;
cvt.u64.u32	%rd615, %r1347;
st.shared.f64 [%rd1597], %fd48;
ld.shared.u64 %rd618, [%rd608];
ld.shared.u64 %rd619, [%rd610];
st.shared.u64 [%rd608], %rd619;
st.shared.u64 [%rd610], %rd618;
add.s64 %rd621, %rd70, %rd611;
ld.shared.u8 %rs100, [%rd621];
add.s64 %rd622, %rd70, %rd615;
ld.shared.u8 %rs101, [%rd622];
st.shared.u8 [%rd621], %rs101;
st.shared.u8 [%rd622], %rs100;

BB17_129:
bar.sync 0;
add.s64 %rd1590, %rd68, %rd444;
ld.shared.f64 %fd49, [%rd1590];
ld.shared.f64 %fd50, [%rd448];
setp.geu.f64	%p105, %fd50, %fd49;
@%p105 bra BB17_131;

cvt.u64.u32	%rd628, %r70;
add.s64 %rd630, %rd70, %rd628;
ld.shared.u8 %rs102, [%rd630];
mov.u32 %r1407, 1;
setp.ne.s16	%p106, %rs102, 0;
@%p106 bra BB17_132;

BB17_131:
add.s32 %r1341, %r70, 32;
cvt.u64.u32	%rd631, %r1341;
add.s64 %rd633, %rd70, %rd631;
ld.shared.u8 %rs103, [%rd633];
setp.eq.s16	%p107, %rs103, 0;
selp.u32	%r1407, 1, 0, %p107;

BB17_132:
bfe.u32 %r601, %r28, 6, 1;
setp.ne.s32	%p108, %r1407, %r601;
@%p108 bra BB17_134;

add.s64 %rd1592, %rd68, %rd444;
add.s32 %r1342, %r70, 32;
mul.wide.u32 %rd1563, %r70, 8;
cvt.u64.u32	%rd634, %r70;
st.shared.f64 [%rd448], %fd49;
cvt.u64.u32	%rd638, %r1342;
st.shared.f64 [%rd1592], %fd50;
add.s64 %rd642, %rd69, %rd1563;
ld.shared.u64 %rd643, [%rd642];
add.s64 %rd644, %rd69, %rd444;
ld.shared.u64 %rd645, [%rd644];
st.shared.u64 [%rd642], %rd645;
st.shared.u64 [%rd644], %rd643;
add.s64 %rd647, %rd70, %rd634;
ld.shared.u8 %rs104, [%rd647];
add.s64 %rd648, %rd70, %rd638;
ld.shared.u8 %rs105, [%rd648];
st.shared.u8 [%rd647], %rs105;
st.shared.u8 [%rd648], %rs104;

BB17_134:
bar.sync 0;
add.s64 %rd1593, %rd68, %rd319;
ld.shared.f64 %fd51, [%rd1593];
ld.shared.f64 %fd52, [%rd323];
setp.geu.f64	%p109, %fd52, %fd51;
@%p109 bra BB17_136;

cvt.u64.u32	%rd654, %r58;
add.s64 %rd656, %rd70, %rd654;
ld.shared.u8 %rs106, [%rd656];
mov.u32 %r1408, 1;
setp.ne.s16	%p110, %rs106, 0;
@%p110 bra BB17_137;

BB17_136:
add.s32 %r1344, %r58, 16;
cvt.u64.u32	%rd657, %r1344;
add.s64 %rd659, %rd70, %rd657;
ld.shared.u8 %rs107, [%rd659];
setp.eq.s16	%p111, %rs107, 0;
selp.u32	%r1408, 1, 0, %p111;

BB17_137:
bfe.u32 %r623, %r28, 6, 1;
setp.ne.s32	%p112, %r1408, %r623;
@%p112 bra BB17_139;

add.s64 %rd1595, %rd68, %rd319;
add.s32 %r1345, %r58, 16;
mul.wide.u32 %rd1562, %r58, 8;
cvt.u64.u32	%rd660, %r58;
st.shared.f64 [%rd323], %fd51;
cvt.u64.u32	%rd664, %r1345;
st.shared.f64 [%rd1595], %fd52;
add.s64 %rd668, %rd69, %rd1562;
ld.shared.u64 %rd669, [%rd668];
add.s64 %rd670, %rd69, %rd319;
ld.shared.u64 %rd671, [%rd670];
st.shared.u64 [%rd668], %rd671;
st.shared.u64 [%rd670], %rd669;
add.s64 %rd673, %rd70, %rd660;
ld.shared.u8 %rs108, [%rd673];
add.s64 %rd674, %rd70, %rd664;
ld.shared.u8 %rs109, [%rd674];
st.shared.u8 [%rd673], %rs109;
st.shared.u8 [%rd674], %rs108;

BB17_139:
bar.sync 0;
ld.shared.f64 %fd53, [%rd222];
ld.shared.f64 %fd54, [%rd224];
setp.geu.f64	%p113, %fd54, %fd53;
@%p113 bra BB17_141;

cvt.u64.u32	%rd680, %r48;
add.s64 %rd682, %rd70, %rd680;
ld.shared.u8 %rs110, [%rd682];
mov.u32 %r1409, 1;
setp.ne.s16	%p114, %rs110, 0;
@%p114 bra BB17_142;

BB17_141:
cvt.u64.u32	%rd683, %r272;
add.s64 %rd685, %rd70, %rd683;
ld.shared.u8 %rs111, [%rd685];
setp.eq.s16	%p115, %rs111, 0;
selp.u32	%r1409, 1, 0, %p115;

BB17_142:
bfe.u32 %r645, %r28, 6, 1;
setp.ne.s32	%p116, %r1409, %r645;
@%p116 bra BB17_144;

mul.wide.u32 %rd1561, %r272, 8;
mul.wide.u32 %rd1560, %r48, 8;
cvt.u64.u32	%rd686, %r48;
st.shared.f64 [%rd224], %fd53;
cvt.u64.u32	%rd690, %r272;
st.shared.f64 [%rd222], %fd54;
add.s64 %rd694, %rd69, %rd1560;
ld.shared.u64 %rd695, [%rd694];
add.s64 %rd696, %rd69, %rd1561;
ld.shared.u64 %rd697, [%rd696];
st.shared.u64 [%rd694], %rd697;
st.shared.u64 [%rd696], %rd695;
add.s64 %rd699, %rd70, %rd686;
ld.shared.u8 %rs112, [%rd699];
add.s64 %rd700, %rd70, %rd690;
ld.shared.u8 %rs113, [%rd700];
st.shared.u8 [%rd699], %rs113;
st.shared.u8 [%rd700], %rs112;

BB17_144:
bar.sync 0;
ld.shared.f64 %fd55, [%rd149];
ld.shared.f64 %fd56, [%rd151];
setp.geu.f64	%p117, %fd56, %fd55;
@%p117 bra BB17_146;

cvt.u64.u32	%rd706, %r40;
add.s64 %rd708, %rd70, %rd706;
ld.shared.u8 %rs114, [%rd708];
mov.u32 %r1410, 1;
setp.ne.s16	%p118, %rs114, 0;
@%p118 bra BB17_147;

BB17_146:
cvt.u64.u32	%rd709, %r218;
add.s64 %rd711, %rd70, %rd709;
ld.shared.u8 %rs115, [%rd711];
setp.eq.s16	%p119, %rs115, 0;
selp.u32	%r1410, 1, 0, %p119;

BB17_147:
bfe.u32 %r667, %r28, 6, 1;
setp.ne.s32	%p120, %r1410, %r667;
@%p120 bra BB17_149;

mul.wide.u32 %rd1559, %r218, 8;
mul.wide.u32 %rd1558, %r40, 8;
cvt.u64.u32	%rd712, %r40;
st.shared.f64 [%rd151], %fd55;
cvt.u64.u32	%rd716, %r218;
st.shared.f64 [%rd149], %fd56;
add.s64 %rd720, %rd69, %rd1558;
ld.shared.u64 %rd721, [%rd720];
add.s64 %rd722, %rd69, %rd1559;
ld.shared.u64 %rd723, [%rd722];
st.shared.u64 [%rd720], %rd723;
st.shared.u64 [%rd722], %rd721;
add.s64 %rd725, %rd70, %rd712;
ld.shared.u8 %rs116, [%rd725];
add.s64 %rd726, %rd70, %rd716;
ld.shared.u8 %rs117, [%rd726];
st.shared.u8 [%rd725], %rs117;
st.shared.u8 [%rd726], %rs116;

BB17_149:
bar.sync 0;
ld.shared.f64 %fd57, [%rd102];
ld.shared.f64 %fd58, [%rd104];
setp.geu.f64	%p121, %fd58, %fd57;
@%p121 bra BB17_151;

cvt.u64.u32	%rd732, %r34;
add.s64 %rd734, %rd70, %rd732;
ld.shared.u8 %rs118, [%rd734];
mov.u32 %r1411, 1;
setp.ne.s16	%p122, %rs118, 0;
@%p122 bra BB17_152;

BB17_151:
cvt.u64.u32	%rd735, %r186;
add.s64 %rd737, %rd70, %rd735;
ld.shared.u8 %rs119, [%rd737];
setp.eq.s16	%p123, %rs119, 0;
selp.u32	%r1411, 1, 0, %p123;

BB17_152:
bfe.u32 %r689, %r28, 6, 1;
setp.ne.s32	%p124, %r1411, %r689;
@%p124 bra BB17_154;

mul.wide.u32 %rd1557, %r186, 8;
mul.wide.u32 %rd1556, %r34, 8;
cvt.u64.u32	%rd738, %r34;
st.shared.f64 [%rd104], %fd57;
cvt.u64.u32	%rd742, %r186;
st.shared.f64 [%rd102], %fd58;
add.s64 %rd746, %rd69, %rd1556;
ld.shared.u64 %rd747, [%rd746];
add.s64 %rd748, %rd69, %rd1557;
ld.shared.u64 %rd749, [%rd748];
st.shared.u64 [%rd746], %rd749;
st.shared.u64 [%rd748], %rd747;
add.s64 %rd751, %rd70, %rd738;
ld.shared.u8 %rs120, [%rd751];
add.s64 %rd752, %rd70, %rd742;
ld.shared.u8 %rs121, [%rd752];
st.shared.u8 [%rd751], %rs121;
st.shared.u8 [%rd752], %rs120;

BB17_154:
bar.sync 0;
ld.shared.f64 %fd59, [%rd82+8];
ld.shared.f64 %fd60, [%rd82];
setp.geu.f64	%p125, %fd60, %fd59;
@%p125 bra BB17_156;

cvt.u64.u32	%rd756, %r174;
add.s64 %rd758, %rd70, %rd756;
ld.shared.u8 %rs122, [%rd758];
mov.u32 %r1412, 1;
setp.ne.s16	%p126, %rs122, 0;
@%p126 bra BB17_157;

BB17_156:
cvt.u64.u32	%rd759, %r174;
add.s64 %rd761, %rd70, %rd759;
ld.shared.u8 %rs123, [%rd761+1];
setp.eq.s16	%p127, %rs123, 0;
selp.u32	%r1412, 1, 0, %p127;

BB17_157:
bfe.u32 %r703, %r28, 6, 1;
setp.ne.s32	%p128, %r1412, %r703;
@%p128 bra BB17_159;

mul.wide.u32 %rd1555, %r174, 8;
cvt.u64.u32	%rd762, %r174;
st.shared.f64 [%rd82], %fd59;
st.shared.f64 [%rd82+8], %fd60;
add.s64 %rd767, %rd69, %rd1555;
ld.shared.u64 %rd768, [%rd767];
ld.shared.u64 %rd769, [%rd767+8];
st.shared.u64 [%rd767], %rd769;
st.shared.u64 [%rd767+8], %rd768;
add.s64 %rd771, %rd70, %rd762;
ld.shared.u8 %rs124, [%rd771];
ld.shared.u8 %rs125, [%rd771+1];
st.shared.u8 [%rd771], %rs125;
st.shared.u8 [%rd771+1], %rs124;

BB17_159:
bar.sync 0;
and.b32 %r706, %r28, 127;
sub.s32 %r100, %r174, %r706;
add.s32 %r708, %r100, 128;
mul.wide.u32 %rd772, %r708, 8;
add.s64 %rd774, %rd68, %rd772;
mul.wide.u32 %rd775, %r100, 8;
add.s64 %rd776, %rd68, %rd775;
ld.shared.f64 %fd61, [%rd774];
ld.shared.f64 %fd62, [%rd776];
setp.geu.f64	%p129, %fd62, %fd61;
@%p129 bra BB17_161;

cvt.u64.u32	%rd777, %r100;
add.s64 %rd779, %rd70, %rd777;
ld.shared.u8 %rs126, [%rd779];
mov.u32 %r1413, 1;
setp.ne.s16	%p130, %rs126, 0;
@%p130 bra BB17_162;

BB17_161:
add.s32 %r1309, %r100, 128;
cvt.u64.u32	%rd780, %r1309;
add.s64 %rd782, %rd70, %rd780;
ld.shared.u8 %rs127, [%rd782];
setp.eq.s16	%p131, %rs127, 0;
selp.u32	%r1413, 1, 0, %p131;

BB17_162:
bfe.u32 %r720, %r28, 7, 1;
setp.ne.s32	%p132, %r1413, %r720;
@%p132 bra BB17_164;

add.s64 %rd1554, %rd68, %rd772;
mul.wide.u32 %rd1553, %r100, 8;
add.s32 %r1325, %r100, 128;
add.s64 %rd785, %rd69, %rd1553;
add.s64 %rd787, %rd69, %rd772;
cvt.u64.u32	%rd788, %r100;
st.shared.f64 [%rd776], %fd61;
cvt.u64.u32	%rd792, %r1325;
st.shared.f64 [%rd1554], %fd62;
ld.shared.u64 %rd795, [%rd785];
ld.shared.u64 %rd796, [%rd787];
st.shared.u64 [%rd785], %rd796;
st.shared.u64 [%rd787], %rd795;
add.s64 %rd798, %rd70, %rd788;
ld.shared.u8 %rs128, [%rd798];
add.s64 %rd799, %rd70, %rd792;
ld.shared.u8 %rs129, [%rd799];
st.shared.u8 [%rd798], %rs129;
st.shared.u8 [%rd799], %rs128;

BB17_164:
bar.sync 0;
add.s64 %rd1596, %rd68, %rd595;
ld.shared.f64 %fd63, [%rd1596];
ld.shared.f64 %fd64, [%rd599];
setp.geu.f64	%p133, %fd64, %fd63;
@%p133 bra BB17_166;

cvt.u64.u32	%rd805, %r84;
add.s64 %rd807, %rd70, %rd805;
ld.shared.u8 %rs130, [%rd807];
mov.u32 %r1414, 1;
setp.ne.s16	%p134, %rs130, 0;
@%p134 bra BB17_167;

BB17_166:
add.s32 %r1310, %r84, 64;
cvt.u64.u32	%rd808, %r1310;
add.s64 %rd810, %rd70, %rd808;
ld.shared.u8 %rs131, [%rd810];
setp.eq.s16	%p135, %rs131, 0;
selp.u32	%r1414, 1, 0, %p135;

BB17_167:
bfe.u32 %r743, %r28, 7, 1;
setp.ne.s32	%p136, %r1414, %r743;
@%p136 bra BB17_169;

add.s64 %rd1567, %rd68, %rd595;
mul.wide.u32 %rd1552, %r84, 8;
add.s32 %r1324, %r84, 64;
cvt.u64.u32	%rd811, %r84;
st.shared.f64 [%rd599], %fd63;
cvt.u64.u32	%rd815, %r1324;
st.shared.f64 [%rd1567], %fd64;
add.s64 %rd819, %rd69, %rd1552;
ld.shared.u64 %rd820, [%rd819];
add.s64 %rd821, %rd69, %rd595;
ld.shared.u64 %rd822, [%rd821];
st.shared.u64 [%rd819], %rd822;
st.shared.u64 [%rd821], %rd820;
add.s64 %rd824, %rd70, %rd811;
ld.shared.u8 %rs132, [%rd824];
add.s64 %rd825, %rd70, %rd815;
ld.shared.u8 %rs133, [%rd825];
st.shared.u8 [%rd824], %rs133;
st.shared.u8 [%rd825], %rs132;

BB17_169:
bar.sync 0;
add.s64 %rd1591, %rd68, %rd444;
ld.shared.f64 %fd65, [%rd1591];
ld.shared.f64 %fd66, [%rd448];
setp.geu.f64	%p137, %fd66, %fd65;
@%p137 bra BB17_171;

cvt.u64.u32	%rd831, %r70;
add.s64 %rd833, %rd70, %rd831;
ld.shared.u8 %rs134, [%rd833];
mov.u32 %r1415, 1;
setp.ne.s16	%p138, %rs134, 0;
@%p138 bra BB17_172;

BB17_171:
add.s32 %r1311, %r70, 32;
cvt.u64.u32	%rd834, %r1311;
add.s64 %rd836, %rd70, %rd834;
ld.shared.u8 %rs135, [%rd836];
setp.eq.s16	%p139, %rs135, 0;
selp.u32	%r1415, 1, 0, %p139;

BB17_172:
bfe.u32 %r765, %r28, 7, 1;
setp.ne.s32	%p140, %r1415, %r765;
@%p140 bra BB17_174;

add.s64 %rd1570, %rd68, %rd444;
mul.wide.u32 %rd1551, %r70, 8;
add.s32 %r1323, %r70, 32;
cvt.u64.u32	%rd837, %r70;
st.shared.f64 [%rd448], %fd65;
cvt.u64.u32	%rd841, %r1323;
st.shared.f64 [%rd1570], %fd66;
add.s64 %rd845, %rd69, %rd1551;
ld.shared.u64 %rd846, [%rd845];
add.s64 %rd847, %rd69, %rd444;
ld.shared.u64 %rd848, [%rd847];
st.shared.u64 [%rd845], %rd848;
st.shared.u64 [%rd847], %rd846;
add.s64 %rd850, %rd70, %rd837;
ld.shared.u8 %rs136, [%rd850];
add.s64 %rd851, %rd70, %rd841;
ld.shared.u8 %rs137, [%rd851];
st.shared.u8 [%rd850], %rs137;
st.shared.u8 [%rd851], %rs136;

BB17_174:
bar.sync 0;
add.s64 %rd1594, %rd68, %rd319;
ld.shared.f64 %fd67, [%rd1594];
ld.shared.f64 %fd68, [%rd323];
setp.geu.f64	%p141, %fd68, %fd67;
@%p141 bra BB17_176;

cvt.u64.u32	%rd857, %r58;
add.s64 %rd859, %rd70, %rd857;
ld.shared.u8 %rs138, [%rd859];
mov.u32 %r1416, 1;
setp.ne.s16	%p142, %rs138, 0;
@%p142 bra BB17_177;

BB17_176:
add.s32 %r1312, %r58, 16;
cvt.u64.u32	%rd860, %r1312;
add.s64 %rd862, %rd70, %rd860;
ld.shared.u8 %rs139, [%rd862];
setp.eq.s16	%p143, %rs139, 0;
selp.u32	%r1416, 1, 0, %p143;

BB17_177:
bfe.u32 %r787, %r28, 7, 1;
setp.ne.s32	%p144, %r1416, %r787;
@%p144 bra BB17_179;

add.s64 %rd1573, %rd68, %rd319;
mul.wide.u32 %rd1550, %r58, 8;
add.s32 %r1322, %r58, 16;
cvt.u64.u32	%rd863, %r58;
st.shared.f64 [%rd323], %fd67;
cvt.u64.u32	%rd867, %r1322;
st.shared.f64 [%rd1573], %fd68;
add.s64 %rd871, %rd69, %rd1550;
ld.shared.u64 %rd872, [%rd871];
add.s64 %rd873, %rd69, %rd319;
ld.shared.u64 %rd874, [%rd873];
st.shared.u64 [%rd871], %rd874;
st.shared.u64 [%rd873], %rd872;
add.s64 %rd876, %rd70, %rd863;
ld.shared.u8 %rs140, [%rd876];
add.s64 %rd877, %rd70, %rd867;
ld.shared.u8 %rs141, [%rd877];
st.shared.u8 [%rd876], %rs141;
st.shared.u8 [%rd877], %rs140;

BB17_179:
bar.sync 0;
ld.shared.f64 %fd69, [%rd222];
ld.shared.f64 %fd70, [%rd224];
setp.geu.f64	%p145, %fd70, %fd69;
@%p145 bra BB17_181;

and.b32 %r1362, %r28, 7;
sub.s32 %r1361, %r174, %r1362;
cvt.u64.u32	%rd883, %r1361;
add.s64 %rd885, %rd70, %rd883;
ld.shared.u8 %rs142, [%rd885];
mov.u32 %r1417, 1;
setp.ne.s16	%p146, %rs142, 0;
@%p146 bra BB17_182;

BB17_181:
and.b32 %r1350, %r28, 7;
sub.s32 %r1349, %r174, %r1350;
add.s32 %r1348, %r1349, 8;
cvt.u64.u32	%rd886, %r1348;
add.s64 %rd888, %rd70, %rd886;
ld.shared.u8 %rs143, [%rd888];
setp.eq.s16	%p147, %rs143, 0;
selp.u32	%r1417, 1, 0, %p147;

BB17_182:
bfe.u32 %r809, %r28, 7, 1;
setp.ne.s32	%p148, %r1417, %r809;
@%p148 bra BB17_184;

and.b32 %r1321, %r28, 7;
sub.s32 %r1320, %r174, %r1321;
add.s32 %r1319, %r1320, 8;
mul.wide.u32 %rd1549, %r1319, 8;
mul.wide.u32 %rd1548, %r1320, 8;
cvt.u64.u32	%rd889, %r1320;
st.shared.f64 [%rd224], %fd69;
cvt.u64.u32	%rd893, %r1319;
st.shared.f64 [%rd222], %fd70;
add.s64 %rd897, %rd69, %rd1548;
ld.shared.u64 %rd898, [%rd897];
add.s64 %rd899, %rd69, %rd1549;
ld.shared.u64 %rd900, [%rd899];
st.shared.u64 [%rd897], %rd900;
st.shared.u64 [%rd899], %rd898;
add.s64 %rd902, %rd70, %rd889;
ld.shared.u8 %rs144, [%rd902];
add.s64 %rd903, %rd70, %rd893;
ld.shared.u8 %rs145, [%rd903];
st.shared.u8 [%rd902], %rs145;
st.shared.u8 [%rd903], %rs144;

BB17_184:
bar.sync 0;
ld.shared.f64 %fd71, [%rd149];
ld.shared.f64 %fd72, [%rd151];
setp.geu.f64	%p149, %fd72, %fd71;
@%p149 bra BB17_186;

and.b32 %r1360, %r28, 3;
sub.s32 %r1359, %r174, %r1360;
cvt.u64.u32	%rd909, %r1359;
add.s64 %rd911, %rd70, %rd909;
ld.shared.u8 %rs146, [%rd911];
mov.u32 %r1418, 1;
setp.ne.s16	%p150, %rs146, 0;
@%p150 bra BB17_187;

BB17_186:
and.b32 %r1353, %r28, 3;
sub.s32 %r1352, %r174, %r1353;
add.s32 %r1351, %r1352, 4;
cvt.u64.u32	%rd912, %r1351;
add.s64 %rd914, %rd70, %rd912;
ld.shared.u8 %rs147, [%rd914];
setp.eq.s16	%p151, %rs147, 0;
selp.u32	%r1418, 1, 0, %p151;

BB17_187:
bfe.u32 %r831, %r28, 7, 1;
setp.ne.s32	%p152, %r1418, %r831;
@%p152 bra BB17_189;

and.b32 %r1318, %r28, 3;
sub.s32 %r1317, %r174, %r1318;
add.s32 %r1316, %r1317, 4;
mul.wide.u32 %rd1547, %r1316, 8;
mul.wide.u32 %rd1546, %r1317, 8;
cvt.u64.u32	%rd915, %r1317;
st.shared.f64 [%rd151], %fd71;
cvt.u64.u32	%rd919, %r1316;
st.shared.f64 [%rd149], %fd72;
add.s64 %rd923, %rd69, %rd1546;
ld.shared.u64 %rd924, [%rd923];
add.s64 %rd925, %rd69, %rd1547;
ld.shared.u64 %rd926, [%rd925];
st.shared.u64 [%rd923], %rd926;
st.shared.u64 [%rd925], %rd924;
add.s64 %rd928, %rd70, %rd915;
ld.shared.u8 %rs148, [%rd928];
add.s64 %rd929, %rd70, %rd919;
ld.shared.u8 %rs149, [%rd929];
st.shared.u8 [%rd928], %rs149;
st.shared.u8 [%rd929], %rs148;

BB17_189:
bar.sync 0;
ld.shared.f64 %fd73, [%rd102];
ld.shared.f64 %fd74, [%rd104];
setp.geu.f64	%p153, %fd74, %fd73;
@%p153 bra BB17_191;

and.b32 %r1358, %r28, 1;
sub.s32 %r1357, %r174, %r1358;
cvt.u64.u32	%rd935, %r1357;
add.s64 %rd937, %rd70, %rd935;
ld.shared.u8 %rs150, [%rd937];
mov.u32 %r1419, 1;
setp.ne.s16	%p154, %rs150, 0;
@%p154 bra BB17_192;

BB17_191:
and.b32 %r1356, %r28, 1;
sub.s32 %r1355, %r174, %r1356;
add.s32 %r1354, %r1355, 2;
cvt.u64.u32	%rd938, %r1354;
add.s64 %rd940, %rd70, %rd938;
ld.shared.u8 %rs151, [%rd940];
setp.eq.s16	%p155, %rs151, 0;
selp.u32	%r1419, 1, 0, %p155;

BB17_192:
bfe.u32 %r853, %r28, 7, 1;
setp.ne.s32	%p156, %r1419, %r853;
@%p156 bra BB17_194;

and.b32 %r1315, %r28, 1;
sub.s32 %r1314, %r174, %r1315;
add.s32 %r1313, %r1314, 2;
mul.wide.u32 %rd1545, %r1313, 8;
mul.wide.u32 %rd1544, %r1314, 8;
cvt.u64.u32	%rd941, %r1314;
st.shared.f64 [%rd104], %fd73;
cvt.u64.u32	%rd945, %r1313;
st.shared.f64 [%rd102], %fd74;
add.s64 %rd949, %rd69, %rd1544;
ld.shared.u64 %rd950, [%rd949];
add.s64 %rd951, %rd69, %rd1545;
ld.shared.u64 %rd952, [%rd951];
st.shared.u64 [%rd949], %rd952;
st.shared.u64 [%rd951], %rd950;
add.s64 %rd954, %rd70, %rd941;
ld.shared.u8 %rs152, [%rd954];
add.s64 %rd955, %rd70, %rd945;
ld.shared.u8 %rs153, [%rd955];
st.shared.u8 [%rd954], %rs153;
st.shared.u8 [%rd955], %rs152;

BB17_194:
bar.sync 0;
ld.shared.f64 %fd75, [%rd82+8];
ld.shared.f64 %fd76, [%rd82];
setp.geu.f64	%p157, %fd76, %fd75;
@%p157 bra BB17_196;

cvt.u64.u32	%rd959, %r174;
add.s64 %rd961, %rd70, %rd959;
ld.shared.u8 %rs154, [%rd961];
mov.u32 %r1420, 1;
setp.ne.s16	%p158, %rs154, 0;
@%p158 bra BB17_197;

BB17_196:
cvt.u64.u32	%rd962, %r174;
add.s64 %rd964, %rd70, %rd962;
ld.shared.u8 %rs155, [%rd964+1];
setp.eq.s16	%p159, %rs155, 0;
selp.u32	%r1420, 1, 0, %p159;

BB17_197:
bfe.u32 %r867, %r28, 7, 1;
setp.ne.s32	%p160, %r1420, %r867;
@%p160 bra BB17_199;

mul.wide.u32 %rd1543, %r174, 8;
cvt.u64.u32	%rd965, %r174;
st.shared.f64 [%rd82], %fd75;
st.shared.f64 [%rd82+8], %fd76;
add.s64 %rd970, %rd69, %rd1543;
ld.shared.u64 %rd971, [%rd970];
ld.shared.u64 %rd972, [%rd970+8];
st.shared.u64 [%rd970], %rd972;
st.shared.u64 [%rd970+8], %rd971;
add.s64 %rd974, %rd70, %rd965;
ld.shared.u8 %rs156, [%rd974];
ld.shared.u8 %rs157, [%rd974+1];
st.shared.u8 [%rd974], %rs157;
st.shared.u8 [%rd974+1], %rs156;

BB17_199:
bar.sync 0;
and.b32 %r870, %r28, 255;
sub.s32 %r118, %r174, %r870;
add.s32 %r872, %r118, 256;
mul.wide.u32 %rd975, %r872, 8;
add.s64 %rd977, %rd68, %rd975;
mul.wide.u32 %rd978, %r118, 8;
add.s64 %rd979, %rd68, %rd978;
ld.shared.f64 %fd77, [%rd977];
ld.shared.f64 %fd78, [%rd979];
setp.geu.f64	%p161, %fd78, %fd77;
@%p161 bra BB17_201;

cvt.u64.u32	%rd980, %r118;
add.s64 %rd982, %rd70, %rd980;
ld.shared.u8 %rs158, [%rd982];
mov.u32 %r1421, 1;
setp.ne.s16	%p162, %rs158, 0;
@%p162 bra BB17_202;

BB17_201:
add.s32 %r1285, %r118, 256;
cvt.u64.u32	%rd983, %r1285;
add.s64 %rd985, %rd70, %rd983;
ld.shared.u8 %rs159, [%rd985];
setp.eq.s16	%p163, %rs159, 0;
selp.u32	%r1421, 1, 0, %p163;

BB17_202:
bfe.u32 %r884, %r28, 8, 1;
setp.ne.s32	%p164, %r1421, %r884;
@%p164 bra BB17_204;

add.s32 %r1308, %r118, 256;
mul.wide.u32 %rd1540, %r1308, 8;
add.s64 %rd1539, %rd68, %rd1540;
mul.wide.u32 %rd1538, %r118, 8;
add.s64 %rd988, %rd69, %rd1538;
add.s64 %rd990, %rd69, %rd1540;
cvt.u64.u32	%rd991, %r118;
st.shared.f64 [%rd979], %fd77;
cvt.u64.u32	%rd995, %r1308;
st.shared.f64 [%rd1539], %fd78;
ld.shared.u64 %rd998, [%rd988];
ld.shared.u64 %rd999, [%rd990];
st.shared.u64 [%rd988], %rd999;
st.shared.u64 [%rd990], %rd998;
add.s64 %rd1001, %rd70, %rd991;
ld.shared.u8 %rs160, [%rd1001];
add.s64 %rd1002, %rd70, %rd995;
ld.shared.u8 %rs161, [%rd1002];
st.shared.u8 [%rd1001], %rs161;
st.shared.u8 [%rd1002], %rs160;

BB17_204:
bar.sync 0;
add.s64 %rd1541, %rd68, %rd772;
ld.shared.f64 %fd79, [%rd1541];
ld.shared.f64 %fd80, [%rd776];
setp.geu.f64	%p165, %fd80, %fd79;
@%p165 bra BB17_206;

cvt.u64.u32	%rd1008, %r100;
add.s64 %rd1010, %rd70, %rd1008;
ld.shared.u8 %rs162, [%rd1010];
mov.u32 %r1422, 1;
setp.ne.s16	%p166, %rs162, 0;
@%p166 bra BB17_207;

BB17_206:
add.s32 %r1286, %r100, 128;
cvt.u64.u32	%rd1011, %r1286;
add.s64 %rd1013, %rd70, %rd1011;
ld.shared.u8 %rs163, [%rd1013];
setp.eq.s16	%p167, %rs163, 0;
selp.u32	%r1422, 1, 0, %p167;

BB17_207:
bfe.u32 %r907, %r28, 8, 1;
setp.ne.s32	%p168, %r1422, %r907;
@%p168 bra BB17_209;

add.s64 %rd1542, %rd68, %rd772;
mul.wide.u32 %rd1537, %r100, 8;
add.s32 %r1307, %r100, 128;
cvt.u64.u32	%rd1014, %r100;
st.shared.f64 [%rd776], %fd79;
cvt.u64.u32	%rd1018, %r1307;
st.shared.f64 [%rd1542], %fd80;
add.s64 %rd1022, %rd69, %rd1537;
ld.shared.u64 %rd1023, [%rd1022];
add.s64 %rd1024, %rd69, %rd772;
ld.shared.u64 %rd1025, [%rd1024];
st.shared.u64 [%rd1022], %rd1025;
st.shared.u64 [%rd1024], %rd1023;
add.s64 %rd1027, %rd70, %rd1014;
ld.shared.u8 %rs164, [%rd1027];
add.s64 %rd1028, %rd70, %rd1018;
ld.shared.u8 %rs165, [%rd1028];
st.shared.u8 [%rd1027], %rs165;
st.shared.u8 [%rd1028], %rs164;

BB17_209:
bar.sync 0;
add.s64 %rd1565, %rd68, %rd595;
ld.shared.f64 %fd81, [%rd1565];
ld.shared.f64 %fd82, [%rd599];
setp.geu.f64	%p169, %fd82, %fd81;
@%p169 bra BB17_211;

cvt.u64.u32	%rd1034, %r84;
add.s64 %rd1036, %rd70, %rd1034;
ld.shared.u8 %rs166, [%rd1036];
mov.u32 %r1423, 1;
setp.ne.s16	%p170, %rs166, 0;
@%p170 bra BB17_212;

BB17_211:
add.s32 %r1287, %r84, 64;
cvt.u64.u32	%rd1037, %r1287;
add.s64 %rd1039, %rd70, %rd1037;
ld.shared.u8 %rs167, [%rd1039];
setp.eq.s16	%p171, %rs167, 0;
selp.u32	%r1423, 1, 0, %p171;

BB17_212:
bfe.u32 %r929, %r28, 8, 1;
setp.ne.s32	%p172, %r1423, %r929;
@%p172 bra BB17_214;

add.s64 %rd1566, %rd68, %rd595;
mul.wide.u32 %rd1536, %r84, 8;
add.s32 %r1306, %r84, 64;
cvt.u64.u32	%rd1040, %r84;
st.shared.f64 [%rd599], %fd81;
cvt.u64.u32	%rd1044, %r1306;
st.shared.f64 [%rd1566], %fd82;
add.s64 %rd1048, %rd69, %rd1536;
ld.shared.u64 %rd1049, [%rd1048];
add.s64 %rd1050, %rd69, %rd595;
ld.shared.u64 %rd1051, [%rd1050];
st.shared.u64 [%rd1048], %rd1051;
st.shared.u64 [%rd1050], %rd1049;
add.s64 %rd1053, %rd70, %rd1040;
ld.shared.u8 %rs168, [%rd1053];
add.s64 %rd1054, %rd70, %rd1044;
ld.shared.u8 %rs169, [%rd1054];
st.shared.u8 [%rd1053], %rs169;
st.shared.u8 [%rd1054], %rs168;

BB17_214:
bar.sync 0;
add.s64 %rd1568, %rd68, %rd444;
ld.shared.f64 %fd83, [%rd1568];
ld.shared.f64 %fd84, [%rd448];
setp.geu.f64	%p173, %fd84, %fd83;
@%p173 bra BB17_216;

cvt.u64.u32	%rd1060, %r70;
add.s64 %rd1062, %rd70, %rd1060;
ld.shared.u8 %rs170, [%rd1062];
mov.u32 %r1424, 1;
setp.ne.s16	%p174, %rs170, 0;
@%p174 bra BB17_217;

BB17_216:
add.s32 %r1288, %r70, 32;
cvt.u64.u32	%rd1063, %r1288;
add.s64 %rd1065, %rd70, %rd1063;
ld.shared.u8 %rs171, [%rd1065];
setp.eq.s16	%p175, %rs171, 0;
selp.u32	%r1424, 1, 0, %p175;

BB17_217:
bfe.u32 %r951, %r28, 8, 1;
setp.ne.s32	%p176, %r1424, %r951;
@%p176 bra BB17_219;

add.s64 %rd1569, %rd68, %rd444;
mul.wide.u32 %rd1535, %r70, 8;
add.s32 %r1305, %r70, 32;
cvt.u64.u32	%rd1066, %r70;
st.shared.f64 [%rd448], %fd83;
cvt.u64.u32	%rd1070, %r1305;
st.shared.f64 [%rd1569], %fd84;
add.s64 %rd1074, %rd69, %rd1535;
ld.shared.u64 %rd1075, [%rd1074];
add.s64 %rd1076, %rd69, %rd444;
ld.shared.u64 %rd1077, [%rd1076];
st.shared.u64 [%rd1074], %rd1077;
st.shared.u64 [%rd1076], %rd1075;
add.s64 %rd1079, %rd70, %rd1066;
ld.shared.u8 %rs172, [%rd1079];
add.s64 %rd1080, %rd70, %rd1070;
ld.shared.u8 %rs173, [%rd1080];
st.shared.u8 [%rd1079], %rs173;
st.shared.u8 [%rd1080], %rs172;

BB17_219:
bar.sync 0;
add.s64 %rd1571, %rd68, %rd319;
ld.shared.f64 %fd85, [%rd1571];
ld.shared.f64 %fd86, [%rd323];
setp.geu.f64	%p177, %fd86, %fd85;
@%p177 bra BB17_221;

cvt.u64.u32	%rd1086, %r58;
add.s64 %rd1088, %rd70, %rd1086;
ld.shared.u8 %rs174, [%rd1088];
mov.u32 %r1425, 1;
setp.ne.s16	%p178, %rs174, 0;
@%p178 bra BB17_222;

BB17_221:
add.s32 %r1289, %r58, 16;
cvt.u64.u32	%rd1089, %r1289;
add.s64 %rd1091, %rd70, %rd1089;
ld.shared.u8 %rs175, [%rd1091];
setp.eq.s16	%p179, %rs175, 0;
selp.u32	%r1425, 1, 0, %p179;

BB17_222:
bfe.u32 %r973, %r28, 8, 1;
setp.ne.s32	%p180, %r1425, %r973;
@%p180 bra BB17_224;

add.s64 %rd1572, %rd68, %rd319;
mul.wide.u32 %rd1534, %r58, 8;
add.s32 %r1304, %r58, 16;
cvt.u64.u32	%rd1092, %r58;
st.shared.f64 [%rd323], %fd85;
cvt.u64.u32	%rd1096, %r1304;
st.shared.f64 [%rd1572], %fd86;
add.s64 %rd1100, %rd69, %rd1534;
ld.shared.u64 %rd1101, [%rd1100];
add.s64 %rd1102, %rd69, %rd319;
ld.shared.u64 %rd1103, [%rd1102];
st.shared.u64 [%rd1100], %rd1103;
st.shared.u64 [%rd1102], %rd1101;
add.s64 %rd1105, %rd70, %rd1092;
ld.shared.u8 %rs176, [%rd1105];
add.s64 %rd1106, %rd70, %rd1096;
ld.shared.u8 %rs177, [%rd1106];
st.shared.u8 [%rd1105], %rs177;
st.shared.u8 [%rd1106], %rs176;

BB17_224:
bar.sync 0;
ld.shared.f64 %fd87, [%rd222];
ld.shared.f64 %fd88, [%rd224];
setp.geu.f64	%p181, %fd88, %fd87;
@%p181 bra BB17_226;

and.b32 %r1327, %r28, 7;
sub.s32 %r1326, %r174, %r1327;
cvt.u64.u32	%rd1112, %r1326;
add.s64 %rd1114, %rd70, %rd1112;
ld.shared.u8 %rs178, [%rd1114];
mov.u32 %r1426, 1;
setp.ne.s16	%p182, %rs178, 0;
@%p182 bra BB17_227;

BB17_226:
and.b32 %r1330, %r28, 7;
sub.s32 %r1329, %r174, %r1330;
add.s32 %r1328, %r1329, 8;
cvt.u64.u32	%rd1115, %r1328;
add.s64 %rd1117, %rd70, %rd1115;
ld.shared.u8 %rs179, [%rd1117];
setp.eq.s16	%p183, %rs179, 0;
selp.u32	%r1426, 1, 0, %p183;

BB17_227:
bfe.u32 %r995, %r28, 8, 1;
setp.ne.s32	%p184, %r1426, %r995;
@%p184 bra BB17_229;

and.b32 %r1303, %r28, 7;
sub.s32 %r1302, %r174, %r1303;
add.s32 %r1301, %r1302, 8;
mul.wide.u32 %rd1533, %r1301, 8;
mul.wide.u32 %rd1532, %r1302, 8;
cvt.u64.u32	%rd1118, %r1302;
st.shared.f64 [%rd224], %fd87;
cvt.u64.u32	%rd1122, %r1301;
st.shared.f64 [%rd222], %fd88;
add.s64 %rd1126, %rd69, %rd1532;
ld.shared.u64 %rd1127, [%rd1126];
add.s64 %rd1128, %rd69, %rd1533;
ld.shared.u64 %rd1129, [%rd1128];
st.shared.u64 [%rd1126], %rd1129;
st.shared.u64 [%rd1128], %rd1127;
add.s64 %rd1131, %rd70, %rd1118;
ld.shared.u8 %rs180, [%rd1131];
add.s64 %rd1132, %rd70, %rd1122;
ld.shared.u8 %rs181, [%rd1132];
st.shared.u8 [%rd1131], %rs181;
st.shared.u8 [%rd1132], %rs180;

BB17_229:
bar.sync 0;
ld.shared.f64 %fd89, [%rd149];
ld.shared.f64 %fd90, [%rd151];
setp.geu.f64	%p185, %fd90, %fd89;
@%p185 bra BB17_231;

and.b32 %r1332, %r28, 3;
sub.s32 %r1331, %r174, %r1332;
cvt.u64.u32	%rd1138, %r1331;
add.s64 %rd1140, %rd70, %rd1138;
ld.shared.u8 %rs182, [%rd1140];
mov.u32 %r1427, 1;
setp.ne.s16	%p186, %rs182, 0;
@%p186 bra BB17_232;

BB17_231:
and.b32 %r1335, %r28, 3;
sub.s32 %r1334, %r174, %r1335;
add.s32 %r1333, %r1334, 4;
cvt.u64.u32	%rd1141, %r1333;
add.s64 %rd1143, %rd70, %rd1141;
ld.shared.u8 %rs183, [%rd1143];
setp.eq.s16	%p187, %rs183, 0;
selp.u32	%r1427, 1, 0, %p187;

BB17_232:
bfe.u32 %r1017, %r28, 8, 1;
setp.ne.s32	%p188, %r1427, %r1017;
@%p188 bra BB17_234;

and.b32 %r1300, %r28, 3;
sub.s32 %r1299, %r174, %r1300;
add.s32 %r1298, %r1299, 4;
mul.wide.u32 %rd1531, %r1298, 8;
mul.wide.u32 %rd1530, %r1299, 8;
cvt.u64.u32	%rd1144, %r1299;
st.shared.f64 [%rd151], %fd89;
cvt.u64.u32	%rd1148, %r1298;
st.shared.f64 [%rd149], %fd90;
add.s64 %rd1152, %rd69, %rd1530;
ld.shared.u64 %rd1153, [%rd1152];
add.s64 %rd1154, %rd69, %rd1531;
ld.shared.u64 %rd1155, [%rd1154];
st.shared.u64 [%rd1152], %rd1155;
st.shared.u64 [%rd1154], %rd1153;
add.s64 %rd1157, %rd70, %rd1144;
ld.shared.u8 %rs184, [%rd1157];
add.s64 %rd1158, %rd70, %rd1148;
ld.shared.u8 %rs185, [%rd1158];
st.shared.u8 [%rd1157], %rs185;
st.shared.u8 [%rd1158], %rs184;

BB17_234:
bar.sync 0;
ld.shared.f64 %fd91, [%rd102];
ld.shared.f64 %fd92, [%rd104];
setp.geu.f64	%p189, %fd92, %fd91;
@%p189 bra BB17_236;

and.b32 %r1337, %r28, 1;
sub.s32 %r1336, %r174, %r1337;
cvt.u64.u32	%rd1164, %r1336;
add.s64 %rd1166, %rd70, %rd1164;
ld.shared.u8 %rs186, [%rd1166];
mov.u32 %r1428, 1;
setp.ne.s16	%p190, %rs186, 0;
@%p190 bra BB17_237;

BB17_236:
and.b32 %r1340, %r28, 1;
sub.s32 %r1339, %r174, %r1340;
add.s32 %r1338, %r1339, 2;
cvt.u64.u32	%rd1167, %r1338;
add.s64 %rd1169, %rd70, %rd1167;
ld.shared.u8 %rs187, [%rd1169];
setp.eq.s16	%p191, %rs187, 0;
selp.u32	%r1428, 1, 0, %p191;

BB17_237:
bfe.u32 %r1039, %r28, 8, 1;
setp.ne.s32	%p192, %r1428, %r1039;
@%p192 bra BB17_239;

and.b32 %r1297, %r28, 1;
sub.s32 %r1296, %r174, %r1297;
add.s32 %r1295, %r1296, 2;
mul.wide.u32 %rd1529, %r1295, 8;
mul.wide.u32 %rd1528, %r1296, 8;
cvt.u64.u32	%rd1170, %r1296;
st.shared.f64 [%rd104], %fd91;
cvt.u64.u32	%rd1174, %r1295;
st.shared.f64 [%rd102], %fd92;
add.s64 %rd1178, %rd69, %rd1528;
ld.shared.u64 %rd1179, [%rd1178];
add.s64 %rd1180, %rd69, %rd1529;
ld.shared.u64 %rd1181, [%rd1180];
st.shared.u64 [%rd1178], %rd1181;
st.shared.u64 [%rd1180], %rd1179;
add.s64 %rd1183, %rd70, %rd1170;
ld.shared.u8 %rs188, [%rd1183];
add.s64 %rd1184, %rd70, %rd1174;
ld.shared.u8 %rs189, [%rd1184];
st.shared.u8 [%rd1183], %rs189;
st.shared.u8 [%rd1184], %rs188;

BB17_239:
bar.sync 0;
ld.shared.f64 %fd93, [%rd82+8];
ld.shared.f64 %fd94, [%rd82];
setp.geu.f64	%p193, %fd94, %fd93;
@%p193 bra BB17_241;

cvt.u64.u32	%rd1188, %r174;
add.s64 %rd1190, %rd70, %rd1188;
ld.shared.u8 %rs190, [%rd1190];
mov.u32 %r1429, 1;
setp.ne.s16	%p194, %rs190, 0;
@%p194 bra BB17_242;

BB17_241:
cvt.u64.u32	%rd1191, %r174;
add.s64 %rd1193, %rd70, %rd1191;
ld.shared.u8 %rs191, [%rd1193+1];
setp.eq.s16	%p195, %rs191, 0;
selp.u32	%r1429, 1, 0, %p195;

BB17_242:
bfe.u32 %r1053, %r28, 8, 1;
setp.ne.s32	%p196, %r1429, %r1053;
@%p196 bra BB17_244;

mul.wide.u32 %rd1527, %r174, 8;
cvt.u64.u32	%rd1194, %r174;
st.shared.f64 [%rd82], %fd93;
st.shared.f64 [%rd82+8], %fd94;
add.s64 %rd1199, %rd69, %rd1527;
ld.shared.u64 %rd1200, [%rd1199];
ld.shared.u64 %rd1201, [%rd1199+8];
st.shared.u64 [%rd1199], %rd1201;
st.shared.u64 [%rd1199+8], %rd1200;
add.s64 %rd1203, %rd70, %rd1194;
ld.shared.u8 %rs192, [%rd1203];
ld.shared.u8 %rs193, [%rd1203+1];
st.shared.u8 [%rd1203], %rs193;
st.shared.u8 [%rd1203+1], %rs192;

BB17_244:
mov.u32 %r1430, 512;

BB17_245:
bar.sync 0;
add.s32 %r1058, %r1430, -1;
and.b32 %r1059, %r1058, %r28;
sub.s32 %r1061, %r174, %r1059;
add.s32 %r1062, %r1061, %r1430;
cvt.u64.u32	%rd21, %r1062;
mul.wide.u32 %rd1204, %r1062, 8;
add.s64 %rd22, %rd68, %rd1204;
add.s64 %rd23, %rd70, %rd21;
cvt.u64.u32	%rd24, %r1061;
mul.wide.u32 %rd1207, %r1061, 8;
add.s64 %rd25, %rd68, %rd1207;
ld.shared.f64 %fd95, [%rd22];
ld.shared.f64 %fd96, [%rd25];
add.s64 %rd26, %rd70, %rd24;
setp.geu.f64	%p197, %fd96, %fd95;
@%p197 bra BB17_247;

ld.shared.u8 %rs194, [%rd26];
mov.u32 %r1431, 1;
setp.ne.s16	%p198, %rs194, 0;
@%p198 bra BB17_248;

BB17_247:
ld.shared.u8 %rs195, [%rd23];
setp.eq.s16	%p199, %rs195, 0;
selp.u32	%r1431, 1, 0, %p199;

BB17_248:
bfe.u32 %r1065, %r28, 9, 1;
setp.ne.s32	%p200, %r1431, %r1065;
@%p200 bra BB17_250;

shl.b64 %rd1208, %rd21, 3;
add.s64 %rd1210, %rd69, %rd1208;
st.shared.f64 [%rd25], %fd95;
st.shared.f64 [%rd22], %fd96;
shl.b64 %rd1211, %rd24, 3;
add.s64 %rd1212, %rd69, %rd1211;
ld.shared.u64 %rd1213, [%rd1212];
ld.shared.u64 %rd1214, [%rd1210];
st.shared.u64 [%rd1212], %rd1214;
st.shared.u64 [%rd1210], %rd1213;
ld.shared.u8 %rs196, [%rd26];
ld.shared.u8 %rs197, [%rd23];
st.shared.u8 [%rd26], %rs197;
st.shared.u8 [%rd23], %rs196;

BB17_250:
shr.u32 %r140, %r1430, 1;
bar.sync 0;
add.s32 %r1066, %r140, -1;
and.b32 %r1068, %r1066, %r28;
sub.s32 %r1070, %r174, %r1068;
add.s32 %r1071, %r1070, %r140;
cvt.u64.u32	%rd27, %r1071;
mul.wide.u32 %rd1215, %r1071, 8;
add.s64 %rd28, %rd68, %rd1215;
add.s64 %rd29, %rd70, %rd27;
cvt.u64.u32	%rd30, %r1070;
mul.wide.u32 %rd1218, %r1070, 8;
add.s64 %rd31, %rd68, %rd1218;
ld.shared.f64 %fd97, [%rd28];
ld.shared.f64 %fd98, [%rd31];
add.s64 %rd32, %rd70, %rd30;
setp.geu.f64	%p201, %fd98, %fd97;
@%p201 bra BB17_252;

ld.shared.u8 %rs198, [%rd32];
mov.u32 %r1432, 1;
setp.ne.s16	%p202, %rs198, 0;
@%p202 bra BB17_253;

BB17_252:
ld.shared.u8 %rs199, [%rd29];
setp.eq.s16	%p203, %rs199, 0;
selp.u32	%r1432, 1, 0, %p203;

BB17_253:
bfe.u32 %r1074, %r28, 9, 1;
setp.ne.s32	%p204, %r1432, %r1074;
@%p204 bra BB17_255;

shl.b64 %rd1219, %rd27, 3;
add.s64 %rd1221, %rd69, %rd1219;
st.shared.f64 [%rd31], %fd97;
st.shared.f64 [%rd28], %fd98;
shl.b64 %rd1222, %rd30, 3;
add.s64 %rd1223, %rd69, %rd1222;
ld.shared.u64 %rd1224, [%rd1223];
ld.shared.u64 %rd1225, [%rd1221];
st.shared.u64 [%rd1223], %rd1225;
st.shared.u64 [%rd1221], %rd1224;
ld.shared.u8 %rs200, [%rd32];
ld.shared.u8 %rs201, [%rd29];
st.shared.u8 [%rd32], %rs201;
st.shared.u8 [%rd29], %rs200;

BB17_255:
shr.u32 %r1430, %r1430, 2;
setp.ne.s32	%p205, %r1430, 0;
@%p205 bra BB17_245;

bar.sync 0;
and.b32 %r1075, %r28, 1023;
sub.s32 %r1076, %r174, %r1075;
add.s32 %r1077, %r1076, 1024;
cvt.u64.u32	%rd33, %r1077;
mul.wide.u32 %rd1226, %r1077, 8;
add.s64 %rd34, %rd68, %rd1226;
cvt.u64.u32	%rd35, %r1076;
mul.wide.u32 %rd1228, %r1076, 8;
add.s64 %rd36, %rd68, %rd1228;
ld.shared.f64 %fd99, [%rd34];
ld.shared.f64 %fd100, [%rd36];
add.s64 %rd37, %rd70, %rd35;
setp.geu.f64	%p206, %fd100, %fd99;
@%p206 bra BB17_258;

ld.shared.u8 %rs202, [%rd37];
setp.ne.s16	%p207, %rs202, 0;
@%p207 bra BB17_260;

BB17_258:
add.s64 %rd38, %rd70, %rd33;
ld.shared.u8 %rs1, [%rd38];
setp.eq.s16	%p208, %rs1, 0;
@%p208 bra BB17_260;

shl.b64 %rd1231, %rd33, 3;
add.s64 %rd1233, %rd69, %rd1231;
st.shared.f64 [%rd36], %fd99;
st.shared.f64 [%rd34], %fd100;
shl.b64 %rd1234, %rd35, 3;
add.s64 %rd1235, %rd69, %rd1234;
ld.shared.u64 %rd1236, [%rd1235];
ld.shared.u64 %rd1237, [%rd1233];
st.shared.u64 [%rd1235], %rd1237;
st.shared.u64 [%rd1233], %rd1236;
ld.shared.u8 %rs203, [%rd37];
st.shared.u8 [%rd37], %rs1;
st.shared.u8 [%rd38], %rs203;

BB17_260:
bar.sync 0;
and.b32 %r1079, %r28, 511;
sub.s32 %r1081, %r174, %r1079;
add.s32 %r1082, %r1081, 512;
cvt.u64.u32	%rd39, %r1082;
mul.wide.u32 %rd1238, %r1082, 8;
add.s64 %rd40, %rd68, %rd1238;
cvt.u64.u32	%rd41, %r1081;
mul.wide.u32 %rd1240, %r1081, 8;
add.s64 %rd42, %rd68, %rd1240;
ld.shared.f64 %fd101, [%rd40];
ld.shared.f64 %fd102, [%rd42];
add.s64 %rd43, %rd70, %rd41;
setp.geu.f64	%p209, %fd102, %fd101;
@%p209 bra BB17_262;

ld.shared.u8 %rs204, [%rd43];
setp.ne.s16	%p210, %rs204, 0;
@%p210 bra BB17_264;

BB17_262:
add.s64 %rd44, %rd70, %rd39;
ld.shared.u8 %rs2, [%rd44];
setp.eq.s16	%p211, %rs2, 0;
@%p211 bra BB17_264;

shl.b64 %rd1243, %rd39, 3;
add.s64 %rd1245, %rd69, %rd1243;
st.shared.f64 [%rd42], %fd101;
st.shared.f64 [%rd40], %fd102;
shl.b64 %rd1246, %rd41, 3;
add.s64 %rd1247, %rd69, %rd1246;
ld.shared.u64 %rd1248, [%rd1247];
ld.shared.u64 %rd1249, [%rd1245];
st.shared.u64 [%rd1247], %rd1249;
st.shared.u64 [%rd1245], %rd1248;
ld.shared.u8 %rs205, [%rd43];
st.shared.u8 [%rd43], %rs2;
st.shared.u8 [%rd44], %rs205;

BB17_264:
bar.sync 0;
add.s64 %rd1505, %rd68, %rd975;
ld.shared.f64 %fd103, [%rd1505];
ld.shared.f64 %fd104, [%rd979];
setp.geu.f64	%p212, %fd104, %fd103;
@%p212 bra BB17_266;

cvt.u64.u32	%rd1255, %r118;
add.s64 %rd1257, %rd70, %rd1255;
ld.shared.u8 %rs206, [%rd1257];
setp.ne.s16	%p213, %rs206, 0;
@%p213 bra BB17_268;

BB17_266:
add.s32 %r1290, %r118, 256;
cvt.u64.u32	%rd1258, %r1290;
add.s64 %rd1260, %rd70, %rd1258;
ld.shared.u8 %rs3, [%rd1260];
setp.eq.s16	%p214, %rs3, 0;
@%p214 bra BB17_268;

mul.wide.u32 %rd1522, %r118, 8;
add.s64 %rd1506, %rd68, %rd975;
cvt.u64.u32	%rd1261, %r118;
st.shared.f64 [%rd979], %fd103;
st.shared.f64 [%rd1506], %fd104;
add.s64 %rd1269, %rd69, %rd1522;
ld.shared.u64 %rd1270, [%rd1269];
add.s64 %rd1271, %rd69, %rd975;
ld.shared.u64 %rd1272, [%rd1271];
st.shared.u64 [%rd1269], %rd1272;
st.shared.u64 [%rd1271], %rd1270;
add.s64 %rd1274, %rd70, %rd1261;
ld.shared.u8 %rs207, [%rd1274];
st.shared.u8 [%rd1274], %rs3;
st.shared.u8 [%rd1260], %rs207;

BB17_268:
bar.sync 0;
add.s64 %rd1507, %rd68, %rd772;
ld.shared.f64 %fd105, [%rd1507];
ld.shared.f64 %fd106, [%rd776];
setp.geu.f64	%p215, %fd106, %fd105;
@%p215 bra BB17_270;

cvt.u64.u32	%rd1281, %r100;
add.s64 %rd1283, %rd70, %rd1281;
ld.shared.u8 %rs208, [%rd1283];
setp.ne.s16	%p216, %rs208, 0;
@%p216 bra BB17_272;

BB17_270:
add.s32 %r1291, %r100, 128;
cvt.u64.u32	%rd1284, %r1291;
add.s64 %rd1286, %rd70, %rd1284;
ld.shared.u8 %rs4, [%rd1286];
setp.eq.s16	%p217, %rs4, 0;
@%p217 bra BB17_272;

mul.wide.u32 %rd1523, %r100, 8;
add.s64 %rd1508, %rd68, %rd772;
cvt.u64.u32	%rd1287, %r100;
st.shared.f64 [%rd776], %fd105;
st.shared.f64 [%rd1508], %fd106;
add.s64 %rd1295, %rd69, %rd1523;
ld.shared.u64 %rd1296, [%rd1295];
add.s64 %rd1297, %rd69, %rd772;
ld.shared.u64 %rd1298, [%rd1297];
st.shared.u64 [%rd1295], %rd1298;
st.shared.u64 [%rd1297], %rd1296;
add.s64 %rd1300, %rd70, %rd1287;
ld.shared.u8 %rs209, [%rd1300];
st.shared.u8 [%rd1300], %rs4;
st.shared.u8 [%rd1286], %rs209;

BB17_272:
bar.sync 0;
add.s64 %rd1509, %rd68, %rd595;
ld.shared.f64 %fd107, [%rd1509];
ld.shared.f64 %fd108, [%rd599];
setp.geu.f64	%p218, %fd108, %fd107;
@%p218 bra BB17_274;

cvt.u64.u32	%rd1307, %r84;
add.s64 %rd1309, %rd70, %rd1307;
ld.shared.u8 %rs210, [%rd1309];
setp.ne.s16	%p219, %rs210, 0;
@%p219 bra BB17_276;

BB17_274:
add.s32 %r1292, %r84, 64;
cvt.u64.u32	%rd1310, %r1292;
add.s64 %rd1312, %rd70, %rd1310;
ld.shared.u8 %rs5, [%rd1312];
setp.eq.s16	%p220, %rs5, 0;
@%p220 bra BB17_276;

mul.wide.u32 %rd1524, %r84, 8;
add.s64 %rd1510, %rd68, %rd595;
cvt.u64.u32	%rd1313, %r84;
st.shared.f64 [%rd599], %fd107;
st.shared.f64 [%rd1510], %fd108;
add.s64 %rd1321, %rd69, %rd1524;
ld.shared.u64 %rd1322, [%rd1321];
add.s64 %rd1323, %rd69, %rd595;
ld.shared.u64 %rd1324, [%rd1323];
st.shared.u64 [%rd1321], %rd1324;
st.shared.u64 [%rd1323], %rd1322;
add.s64 %rd1326, %rd70, %rd1313;
ld.shared.u8 %rs211, [%rd1326];
st.shared.u8 [%rd1326], %rs5;
st.shared.u8 [%rd1312], %rs211;

BB17_276:
bar.sync 0;
add.s64 %rd1511, %rd68, %rd444;
ld.shared.f64 %fd109, [%rd1511];
ld.shared.f64 %fd110, [%rd448];
setp.geu.f64	%p221, %fd110, %fd109;
@%p221 bra BB17_278;

cvt.u64.u32	%rd1333, %r70;
add.s64 %rd1335, %rd70, %rd1333;
ld.shared.u8 %rs212, [%rd1335];
setp.ne.s16	%p222, %rs212, 0;
@%p222 bra BB17_280;

BB17_278:
add.s32 %r1293, %r70, 32;
cvt.u64.u32	%rd1336, %r1293;
add.s64 %rd1338, %rd70, %rd1336;
ld.shared.u8 %rs6, [%rd1338];
setp.eq.s16	%p223, %rs6, 0;
@%p223 bra BB17_280;

mul.wide.u32 %rd1525, %r70, 8;
add.s64 %rd1512, %rd68, %rd444;
cvt.u64.u32	%rd1339, %r70;
st.shared.f64 [%rd448], %fd109;
st.shared.f64 [%rd1512], %fd110;
add.s64 %rd1347, %rd69, %rd1525;
ld.shared.u64 %rd1348, [%rd1347];
add.s64 %rd1349, %rd69, %rd444;
ld.shared.u64 %rd1350, [%rd1349];
st.shared.u64 [%rd1347], %rd1350;
st.shared.u64 [%rd1349], %rd1348;
add.s64 %rd1352, %rd70, %rd1339;
ld.shared.u8 %rs213, [%rd1352];
st.shared.u8 [%rd1352], %rs6;
st.shared.u8 [%rd1338], %rs213;

BB17_280:
bar.sync 0;
add.s64 %rd1513, %rd68, %rd319;
ld.shared.f64 %fd111, [%rd1513];
ld.shared.f64 %fd112, [%rd323];
setp.geu.f64	%p224, %fd112, %fd111;
@%p224 bra BB17_282;

cvt.u64.u32	%rd1359, %r58;
add.s64 %rd1361, %rd70, %rd1359;
ld.shared.u8 %rs214, [%rd1361];
setp.ne.s16	%p225, %rs214, 0;
@%p225 bra BB17_284;

BB17_282:
add.s32 %r1294, %r58, 16;
cvt.u64.u32	%rd1362, %r1294;
add.s64 %rd1364, %rd70, %rd1362;
ld.shared.u8 %rs7, [%rd1364];
setp.eq.s16	%p226, %rs7, 0;
@%p226 bra BB17_284;

mul.wide.u32 %rd1526, %r58, 8;
add.s64 %rd1514, %rd68, %rd319;
cvt.u64.u32	%rd1365, %r58;
st.shared.f64 [%rd323], %fd111;
st.shared.f64 [%rd1514], %fd112;
add.s64 %rd1373, %rd69, %rd1526;
ld.shared.u64 %rd1374, [%rd1373];
add.s64 %rd1375, %rd69, %rd319;
ld.shared.u64 %rd1376, [%rd1375];
st.shared.u64 [%rd1373], %rd1376;
st.shared.u64 [%rd1375], %rd1374;
add.s64 %rd1378, %rd70, %rd1365;
ld.shared.u8 %rs215, [%rd1378];
st.shared.u8 [%rd1378], %rs7;
st.shared.u8 [%rd1364], %rs215;

BB17_284:
bar.sync 0;
ld.shared.f64 %fd113, [%rd222];
ld.shared.f64 %fd114, [%rd224];
setp.geu.f64	%p227, %fd114, %fd113;
@%p227 bra BB17_286;

and.b32 %r1284, %r28, 7;
sub.s32 %r1283, %r174, %r1284;
cvt.u64.u32	%rd1385, %r1283;
add.s64 %rd1387, %rd70, %rd1385;
ld.shared.u8 %rs216, [%rd1387];
setp.ne.s16	%p228, %rs216, 0;
@%p228 bra BB17_288;

BB17_286:
and.b32 %r1255, %r28, 7;
sub.s32 %r1254, %r174, %r1255;
add.s32 %r1253, %r1254, 8;
cvt.u64.u32	%rd1388, %r1253;
add.s64 %rd1390, %rd70, %rd1388;
ld.shared.u8 %rs8, [%rd1390];
setp.eq.s16	%p229, %rs8, 0;
@%p229 bra BB17_288;

and.b32 %r1258, %r28, 7;
sub.s32 %r1257, %r174, %r1258;
add.s32 %r1256, %r1257, 8;
mul.wide.u32 %rd1516, %r1256, 8;
mul.wide.u32 %rd1515, %r1257, 8;
cvt.u64.u32	%rd1391, %r1257;
st.shared.f64 [%rd224], %fd113;
st.shared.f64 [%rd222], %fd114;
add.s64 %rd1399, %rd69, %rd1515;
ld.shared.u64 %rd1400, [%rd1399];
add.s64 %rd1401, %rd69, %rd1516;
ld.shared.u64 %rd1402, [%rd1401];
st.shared.u64 [%rd1399], %rd1402;
st.shared.u64 [%rd1401], %rd1400;
add.s64 %rd1404, %rd70, %rd1391;
ld.shared.u8 %rs217, [%rd1404];
st.shared.u8 [%rd1404], %rs8;
st.shared.u8 [%rd1390], %rs217;

BB17_288:
bar.sync 0;
ld.shared.f64 %fd115, [%rd149];
ld.shared.f64 %fd116, [%rd151];
setp.geu.f64	%p230, %fd116, %fd115;
@%p230 bra BB17_290;

and.b32 %r1282, %r28, 3;
sub.s32 %r1281, %r174, %r1282;
cvt.u64.u32	%rd1411, %r1281;
add.s64 %rd1413, %rd70, %rd1411;
ld.shared.u8 %rs218, [%rd1413];
setp.ne.s16	%p231, %rs218, 0;
@%p231 bra BB17_292;

BB17_290:
and.b32 %r1261, %r28, 3;
sub.s32 %r1260, %r174, %r1261;
add.s32 %r1259, %r1260, 4;
cvt.u64.u32	%rd1414, %r1259;
add.s64 %rd1416, %rd70, %rd1414;
ld.shared.u8 %rs9, [%rd1416];
setp.eq.s16	%p232, %rs9, 0;
@%p232 bra BB17_292;

and.b32 %r1264, %r28, 3;
sub.s32 %r1263, %r174, %r1264;
add.s32 %r1262, %r1263, 4;
mul.wide.u32 %rd1518, %r1262, 8;
mul.wide.u32 %rd1517, %r1263, 8;
cvt.u64.u32	%rd1417, %r1263;
st.shared.f64 [%rd151], %fd115;
st.shared.f64 [%rd149], %fd116;
add.s64 %rd1425, %rd69, %rd1517;
ld.shared.u64 %rd1426, [%rd1425];
add.s64 %rd1427, %rd69, %rd1518;
ld.shared.u64 %rd1428, [%rd1427];
st.shared.u64 [%rd1425], %rd1428;
st.shared.u64 [%rd1427], %rd1426;
add.s64 %rd1430, %rd70, %rd1417;
ld.shared.u8 %rs219, [%rd1430];
st.shared.u8 [%rd1430], %rs9;
st.shared.u8 [%rd1416], %rs219;

BB17_292:
bar.sync 0;
ld.shared.f64 %fd117, [%rd102];
ld.shared.f64 %fd118, [%rd104];
setp.geu.f64	%p233, %fd118, %fd117;
@%p233 bra BB17_294;

and.b32 %r1280, %r28, 1;
sub.s32 %r1279, %r174, %r1280;
cvt.u64.u32	%rd1437, %r1279;
add.s64 %rd1439, %rd70, %rd1437;
ld.shared.u8 %rs220, [%rd1439];
setp.ne.s16	%p234, %rs220, 0;
@%p234 bra BB17_296;

BB17_294:
and.b32 %r1267, %r28, 1;
sub.s32 %r1266, %r174, %r1267;
add.s32 %r1265, %r1266, 2;
cvt.u64.u32	%rd1440, %r1265;
add.s64 %rd1442, %rd70, %rd1440;
ld.shared.u8 %rs10, [%rd1442];
setp.eq.s16	%p235, %rs10, 0;
@%p235 bra BB17_296;

and.b32 %r1270, %r28, 1;
sub.s32 %r1269, %r174, %r1270;
add.s32 %r1268, %r1269, 2;
mul.wide.u32 %rd1520, %r1268, 8;
mul.wide.u32 %rd1519, %r1269, 8;
cvt.u64.u32	%rd1443, %r1269;
st.shared.f64 [%rd104], %fd117;
st.shared.f64 [%rd102], %fd118;
add.s64 %rd1451, %rd69, %rd1519;
ld.shared.u64 %rd1452, [%rd1451];
add.s64 %rd1453, %rd69, %rd1520;
ld.shared.u64 %rd1454, [%rd1453];
st.shared.u64 [%rd1451], %rd1454;
st.shared.u64 [%rd1453], %rd1452;
add.s64 %rd1456, %rd70, %rd1443;
ld.shared.u8 %rs221, [%rd1456];
st.shared.u8 [%rd1456], %rs10;
st.shared.u8 [%rd1442], %rs221;

BB17_296:
bar.sync 0;
ld.shared.f64 %fd119, [%rd82+8];
ld.shared.f64 %fd120, [%rd82];
setp.geu.f64	%p236, %fd120, %fd119;
@%p236 bra BB17_298;

cvt.u64.u32	%rd1461, %r174;
add.s64 %rd1463, %rd70, %rd1461;
ld.shared.u8 %rs222, [%rd1463];
setp.ne.s16	%p237, %rs222, 0;
@%p237 bra BB17_300;

BB17_298:
cvt.u64.u32	%rd1464, %r174;
add.s64 %rd1466, %rd70, %rd1464;
ld.shared.u8 %rs11, [%rd1466+1];
setp.eq.s16	%p238, %rs11, 0;
@%p238 bra BB17_300;

mul.wide.u32 %rd1521, %r174, 8;
st.shared.f64 [%rd82], %fd119;
st.shared.f64 [%rd82+8], %fd120;
add.s64 %rd1472, %rd69, %rd1521;
ld.shared.u64 %rd1473, [%rd1472];
ld.shared.u64 %rd1474, [%rd1472+8];
st.shared.u64 [%rd1472], %rd1474;
st.shared.u64 [%rd1472+8], %rd1473;
ld.shared.u8 %rs223, [%rd1466];
st.shared.u8 [%rd1466], %rs11;
st.shared.u8 [%rd1466+1], %rs223;

BB17_300:
ld.param.u32 %r1271, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p240, %r28, %r1271;
bar.sync 0;
@!%p240 bra BB17_302;
bra.uni BB17_301;

BB17_301:
ld.param.u32 %r1278, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1277, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd123, [%rd16];
ld.local.u64 %rd1480, [%rd2];
cvta.to.global.u64 %rd1481, %rd1480;
mad.lo.s32 %r1245, %r28, %r1277, %r16;
mul.wide.u32 %rd1482, %r1245, 8;
add.s64 %rd1483, %rd1481, %rd1482;
st.global.f64 [%rd1483], %fd123;
ld.shared.u64 %rd1486, [%rd17];
ld.local.u64 %rd1487, [%rd3];
cvta.to.global.u64 %rd1488, %rd1487;
mad.lo.s32 %r1246, %r28, %r1278, %r27;
mul.wide.u32 %rd1489, %r1246, 8;
add.s64 %rd1490, %rd1488, %rd1489;
st.global.u64 [%rd1490], %rd1486;

BB17_302:
ld.param.u32 %r1273, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1272, %r28, 1024;
setp.ge.u32	%p241, %r1272, %r1273;
@%p241 bra BB17_304;

add.s32 %r1276, %r28, 1024;
ld.param.u32 %r1275, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1274, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd124, [%rd16+8192];
ld.local.u64 %rd1494, [%rd2];
cvta.to.global.u64 %rd1495, %rd1494;
mad.lo.s32 %r1251, %r1276, %r1274, %r16;
mul.wide.u32 %rd1496, %r1251, 8;
add.s64 %rd1497, %rd1495, %rd1496;
st.global.f64 [%rd1497], %fd124;
ld.shared.u64 %rd1500, [%rd17+8192];
ld.local.u64 %rd1501, [%rd3];
cvta.to.global.u64 %rd1502, %rd1501;
mad.lo.s32 %r1252, %r1276, %r1275, %r27;
mul.wide.u32 %rd1503, %r1252, 8;
add.s64 %rd1504, %rd1502, %rd1503;
st.global.u64 [%rd1504], %rd1500;

BB17_304:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot18[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<213>;
.reg .b32 %r<1397>;
.reg .f64 %fd<121>;
.reg .b64 %rd<1567>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1566, __local_depot18;
cvta.local.u64 %SP, %rd1566;
ld.param.u32 %r140, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r141, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r142, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r143, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r1332, 0;
mov.pred %p4, 0;
@%p4 bra BB18_2;

BB18_1:
mul.wide.s32 %rd23, %r1332, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r1332, %r1332, 1;
setp.lt.u32	%p5, %r1332, 27;
@%p5 bra BB18_1;

BB18_2:
mov.u32 %r1333, 0;
@%p4 bra BB18_4;

BB18_3:
mul.wide.s32 %rd27, %r1333, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r1333, %r1333, 1;
setp.lt.u32	%p7, %r1333, 27;
@%p7 bra BB18_3;

BB18_4:
mov.u32 %r146, %nctaid.y;
mov.u32 %r147, %ctaid.z;
mov.u32 %r148, %ctaid.y;
mad.lo.s32 %r149, %r146, %r147, %r148;
mov.u32 %r150, %nctaid.x;
mov.u32 %r151, %ctaid.x;
mad.lo.s32 %r5, %r149, %r150, %r151;
setp.ge.u32	%p8, %r5, %r140;
@%p8 bra BB18_288;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1334, %r6, -1;
mov.u32 %r152, 0;
setp.lt.s32	%p9, %r1334, 1;
mov.u32 %r1343, %r5;
mov.u32 %r1350, %r152;
@%p9 bra BB18_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd1562, %rd2, %rd31;
mov.u32 %r1351, 0;
mov.u32 %r1344, %r5;

BB18_7:
ld.local.u32 %r154, [%rd1562+4];
rem.u32 %r155, %r1344, %r154;
ld.local.u32 %r156, [%rd1562+104];
mad.lo.s32 %r1351, %r156, %r155, %r1351;
div.u32 %r1344, %r1344, %r154;
add.s64 %rd1562, %rd1562, -4;
add.s32 %r1334, %r1334, -1;
setp.gt.s32	%p10, %r1334, 0;
mov.u32 %r1339, %r1344;
mov.u32 %r1343, %r1339;
mov.u32 %r1345, %r1351;
mov.u32 %r1350, %r1345;
@%p10 bra BB18_7;

BB18_8:
mov.u32 %r15, %r1350;
mov.u32 %r14, %r1343;
ld.local.u32 %r158, [%rd2+108];
mad.lo.s32 %r16, %r158, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1335, %r17, -1;
setp.lt.s32	%p11, %r1335, 1;
mov.u32 %r1341, %r5;
mov.u32 %r1348, %r152;
@%p11 bra BB18_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd1563, %rd3, %rd32;
mov.u32 %r1349, 0;
mov.u32 %r1342, %r5;

BB18_10:
ld.local.u32 %r160, [%rd1563+4];
rem.u32 %r161, %r1342, %r160;
ld.local.u32 %r162, [%rd1563+104];
mad.lo.s32 %r1349, %r162, %r161, %r1349;
div.u32 %r1342, %r1342, %r160;
add.s64 %rd1563, %rd1563, -4;
add.s32 %r1335, %r1335, -1;
setp.gt.s32	%p12, %r1335, 0;
mov.u32 %r1341, %r1342;
mov.u32 %r1348, %r1349;
@%p12 bra BB18_10;

BB18_11:
ld.local.u32 %r163, [%rd3+108];
mad.lo.s32 %r27, %r163, %r1341, %r1348;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 512;
setp.lt.u32	%p1, %r28, %r141;
mov.f64 %fd119, 0d0000000000000000;
setp.ge.u32	%p13, %r28, %r141;
@%p13 bra BB18_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r164, %r28, %r142, %r16;
mul.wide.u32 %rd35, %r164, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd119, [%rd36];

BB18_13:
mov.u64 %rd1564, 0;
@%p13 bra BB18_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r165, %r28, %r143, %r27;
mul.wide.u32 %rd40, %r165, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd1564, [%rd41];

BB18_15:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.f64 [%rd16], %fd119;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd45, %rd43;
st.shared.u64 [%rd17], %rd1564;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd46, %rd42;
st.shared.u8 [%rd18], %rs11;
setp.lt.u32	%p2, %r29, %r141;
mov.f64 %fd120, 0d0000000000000000;
setp.ge.u32	%p15, %r29, %r141;
@%p15 bra BB18_17;

ld.local.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd48, %rd47;
mad.lo.s32 %r166, %r29, %r142, %r16;
mul.wide.u32 %rd49, %r166, 8;
add.s64 %rd50, %rd48, %rd49;
ld.global.f64 %fd120, [%rd50];

BB18_17:
mov.u64 %rd1565, 0;
@%p15 bra BB18_19;

ld.local.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd53, %rd52;
mad.lo.s32 %r167, %r29, %r143, %r27;
mul.wide.u32 %rd54, %r167, 8;
add.s64 %rd55, %rd53, %rd54;
ld.global.u64 %rd1565, [%rd55];

BB18_19:
selp.u16	%rs12, 1, 0, %p2;
st.shared.f64 [%rd16+4096], %fd120;
st.shared.u64 [%rd17+4096], %rd1565;
st.shared.u8 [%rd18+512], %rs12;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd56, %r30, 8;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f64 %fd5, [%rd58+8];
ld.shared.f64 %fd6, [%rd58];
setp.leu.f64	%p17, %fd6, %fd5;
@%p17 bra BB18_21;

cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd46, %rd59;
ld.shared.u8 %rs13, [%rd61];
mov.u32 %r1352, 1;
setp.ne.s16	%p18, %rs13, 0;
@%p18 bra BB18_22;

BB18_21:
cvt.u64.u32	%rd62, %r30;
add.s64 %rd64, %rd46, %rd62;
ld.shared.u8 %rs14, [%rd64+1];
setp.eq.s16	%p19, %rs14, 0;
selp.u32	%r1352, 1, 0, %p19;

BB18_22:
and.b32 %r174, %r28, 1;
setp.ne.s32	%p20, %r1352, %r174;
@%p20 bra BB18_24;

add.s64 %rd67, %rd45, %rd56;
cvt.u64.u32	%rd68, %r30;
st.shared.f64 [%rd58], %fd5;
st.shared.f64 [%rd58+8], %fd6;
ld.shared.u64 %rd72, [%rd67];
ld.shared.u64 %rd73, [%rd67+8];
st.shared.u64 [%rd67], %rd73;
st.shared.u64 [%rd67+8], %rd72;
add.s64 %rd75, %rd46, %rd68;
ld.shared.u8 %rs15, [%rd75];
ld.shared.u8 %rs16, [%rd75+1];
st.shared.u8 [%rd75], %rs16;
st.shared.u8 [%rd75+1], %rs15;

BB18_24:
bar.sync 0;
sub.s32 %r35, %r30, %r174;
add.s32 %r180, %r35, 2;
mul.wide.u32 %rd76, %r180, 8;
add.s64 %rd78, %rd44, %rd76;
mul.wide.u32 %rd79, %r35, 8;
add.s64 %rd80, %rd44, %rd79;
ld.shared.f64 %fd7, [%rd78];
ld.shared.f64 %fd8, [%rd80];
setp.leu.f64	%p21, %fd8, %fd7;
@%p21 bra BB18_26;

cvt.u64.u32	%rd81, %r35;
add.s64 %rd83, %rd46, %rd81;
ld.shared.u8 %rs17, [%rd83];
mov.u32 %r1353, 1;
setp.ne.s16	%p22, %rs17, 0;
@%p22 bra BB18_27;

BB18_26:
cvt.u64.u32	%rd84, %r180;
add.s64 %rd86, %rd46, %rd84;
ld.shared.u8 %rs18, [%rd86];
setp.eq.s16	%p23, %rs18, 0;
selp.u32	%r1353, 1, 0, %p23;

BB18_27:
bfe.u32 %r192, %r28, 1, 1;
setp.ne.s32	%p24, %r1353, %r192;
@%p24 bra BB18_29;

add.s64 %rd89, %rd45, %rd79;
add.s64 %rd91, %rd45, %rd76;
cvt.u64.u32	%rd92, %r35;
st.shared.f64 [%rd80], %fd7;
cvt.u64.u32	%rd96, %r180;
st.shared.f64 [%rd78], %fd8;
ld.shared.u64 %rd99, [%rd89];
ld.shared.u64 %rd100, [%rd91];
st.shared.u64 [%rd89], %rd100;
st.shared.u64 [%rd91], %rd99;
add.s64 %rd102, %rd46, %rd92;
ld.shared.u8 %rs19, [%rd102];
add.s64 %rd103, %rd46, %rd96;
ld.shared.u8 %rs20, [%rd103];
st.shared.u8 [%rd102], %rs20;
st.shared.u8 [%rd103], %rs19;

BB18_29:
bar.sync 0;
ld.shared.f64 %fd9, [%rd58+8];
ld.shared.f64 %fd10, [%rd58];
setp.leu.f64	%p25, %fd10, %fd9;
@%p25 bra BB18_31;

cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd46, %rd107;
ld.shared.u8 %rs21, [%rd109];
mov.u32 %r1354, 1;
setp.ne.s16	%p26, %rs21, 0;
@%p26 bra BB18_32;

BB18_31:
cvt.u64.u32	%rd110, %r30;
add.s64 %rd112, %rd46, %rd110;
ld.shared.u8 %rs22, [%rd112+1];
setp.eq.s16	%p27, %rs22, 0;
selp.u32	%r1354, 1, 0, %p27;

BB18_32:
bfe.u32 %r207, %r28, 1, 1;
setp.ne.s32	%p28, %r1354, %r207;
@%p28 bra BB18_34;

cvt.u64.u32	%rd113, %r30;
st.shared.f64 [%rd58], %fd9;
st.shared.f64 [%rd58+8], %fd10;
add.s64 %rd118, %rd45, %rd56;
ld.shared.u64 %rd119, [%rd118];
ld.shared.u64 %rd120, [%rd118+8];
st.shared.u64 [%rd118], %rd120;
st.shared.u64 [%rd118+8], %rd119;
add.s64 %rd122, %rd46, %rd113;
ld.shared.u8 %rs23, [%rd122];
ld.shared.u8 %rs24, [%rd122+1];
st.shared.u8 [%rd122], %rs24;
st.shared.u8 [%rd122+1], %rs23;

BB18_34:
bar.sync 0;
and.b32 %r210, %r28, 3;
sub.s32 %r41, %r30, %r210;
add.s32 %r212, %r41, 4;
mul.wide.u32 %rd123, %r212, 8;
add.s64 %rd125, %rd44, %rd123;
mul.wide.u32 %rd126, %r41, 8;
add.s64 %rd127, %rd44, %rd126;
ld.shared.f64 %fd11, [%rd125];
ld.shared.f64 %fd12, [%rd127];
setp.leu.f64	%p29, %fd12, %fd11;
@%p29 bra BB18_36;

cvt.u64.u32	%rd128, %r41;
add.s64 %rd130, %rd46, %rd128;
ld.shared.u8 %rs25, [%rd130];
mov.u32 %r1355, 1;
setp.ne.s16	%p30, %rs25, 0;
@%p30 bra BB18_37;

BB18_36:
cvt.u64.u32	%rd131, %r212;
add.s64 %rd133, %rd46, %rd131;
ld.shared.u8 %rs26, [%rd133];
setp.eq.s16	%p31, %rs26, 0;
selp.u32	%r1355, 1, 0, %p31;

BB18_37:
bfe.u32 %r224, %r28, 2, 1;
setp.ne.s32	%p32, %r1355, %r224;
@%p32 bra BB18_39;

add.s64 %rd136, %rd45, %rd126;
add.s64 %rd138, %rd45, %rd123;
cvt.u64.u32	%rd139, %r41;
st.shared.f64 [%rd127], %fd11;
cvt.u64.u32	%rd143, %r212;
st.shared.f64 [%rd125], %fd12;
ld.shared.u64 %rd146, [%rd136];
ld.shared.u64 %rd147, [%rd138];
st.shared.u64 [%rd136], %rd147;
st.shared.u64 [%rd138], %rd146;
add.s64 %rd149, %rd46, %rd139;
ld.shared.u8 %rs27, [%rd149];
add.s64 %rd150, %rd46, %rd143;
ld.shared.u8 %rs28, [%rd150];
st.shared.u8 [%rd149], %rs28;
st.shared.u8 [%rd150], %rs27;

BB18_39:
bar.sync 0;
ld.shared.f64 %fd13, [%rd78];
ld.shared.f64 %fd14, [%rd80];
setp.leu.f64	%p33, %fd14, %fd13;
@%p33 bra BB18_41;

cvt.u64.u32	%rd156, %r35;
add.s64 %rd158, %rd46, %rd156;
ld.shared.u8 %rs29, [%rd158];
mov.u32 %r1356, 1;
setp.ne.s16	%p34, %rs29, 0;
@%p34 bra BB18_42;

BB18_41:
cvt.u64.u32	%rd159, %r180;
add.s64 %rd161, %rd46, %rd159;
ld.shared.u8 %rs30, [%rd161];
setp.eq.s16	%p35, %rs30, 0;
selp.u32	%r1356, 1, 0, %p35;

BB18_42:
bfe.u32 %r247, %r28, 2, 1;
setp.ne.s32	%p36, %r1356, %r247;
@%p36 bra BB18_44;

cvt.u64.u32	%rd162, %r35;
st.shared.f64 [%rd80], %fd13;
cvt.u64.u32	%rd166, %r180;
st.shared.f64 [%rd78], %fd14;
add.s64 %rd170, %rd45, %rd79;
ld.shared.u64 %rd171, [%rd170];
add.s64 %rd172, %rd45, %rd76;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd172], %rd171;
add.s64 %rd175, %rd46, %rd162;
ld.shared.u8 %rs31, [%rd175];
add.s64 %rd176, %rd46, %rd166;
ld.shared.u8 %rs32, [%rd176];
st.shared.u8 [%rd175], %rs32;
st.shared.u8 [%rd176], %rs31;

BB18_44:
bar.sync 0;
ld.shared.f64 %fd15, [%rd58+8];
ld.shared.f64 %fd16, [%rd58];
setp.leu.f64	%p37, %fd16, %fd15;
@%p37 bra BB18_46;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd46, %rd180;
ld.shared.u8 %rs33, [%rd182];
mov.u32 %r1357, 1;
setp.ne.s16	%p38, %rs33, 0;
@%p38 bra BB18_47;

BB18_46:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd46, %rd183;
ld.shared.u8 %rs34, [%rd185+1];
setp.eq.s16	%p39, %rs34, 0;
selp.u32	%r1357, 1, 0, %p39;

BB18_47:
bfe.u32 %r261, %r28, 2, 1;
setp.ne.s32	%p40, %r1357, %r261;
@%p40 bra BB18_49;

cvt.u64.u32	%rd186, %r30;
st.shared.f64 [%rd58], %fd15;
st.shared.f64 [%rd58+8], %fd16;
add.s64 %rd191, %rd45, %rd56;
ld.shared.u64 %rd192, [%rd191];
ld.shared.u64 %rd193, [%rd191+8];
st.shared.u64 [%rd191], %rd193;
st.shared.u64 [%rd191+8], %rd192;
add.s64 %rd195, %rd46, %rd186;
ld.shared.u8 %rs35, [%rd195];
ld.shared.u8 %rs36, [%rd195+1];
st.shared.u8 [%rd195], %rs36;
st.shared.u8 [%rd195+1], %rs35;

BB18_49:
bar.sync 0;
and.b32 %r264, %r28, 7;
sub.s32 %r49, %r30, %r264;
add.s32 %r266, %r49, 8;
mul.wide.u32 %rd196, %r266, 8;
add.s64 %rd198, %rd44, %rd196;
mul.wide.u32 %rd199, %r49, 8;
add.s64 %rd200, %rd44, %rd199;
ld.shared.f64 %fd17, [%rd198];
ld.shared.f64 %fd18, [%rd200];
setp.leu.f64	%p41, %fd18, %fd17;
@%p41 bra BB18_51;

cvt.u64.u32	%rd201, %r49;
add.s64 %rd203, %rd46, %rd201;
ld.shared.u8 %rs37, [%rd203];
mov.u32 %r1358, 1;
setp.ne.s16	%p42, %rs37, 0;
@%p42 bra BB18_52;

BB18_51:
cvt.u64.u32	%rd204, %r266;
add.s64 %rd206, %rd46, %rd204;
ld.shared.u8 %rs38, [%rd206];
setp.eq.s16	%p43, %rs38, 0;
selp.u32	%r1358, 1, 0, %p43;

BB18_52:
bfe.u32 %r278, %r28, 3, 1;
setp.ne.s32	%p44, %r1358, %r278;
@%p44 bra BB18_54;

add.s64 %rd209, %rd45, %rd199;
add.s64 %rd211, %rd45, %rd196;
cvt.u64.u32	%rd212, %r49;
st.shared.f64 [%rd200], %fd17;
cvt.u64.u32	%rd216, %r266;
st.shared.f64 [%rd198], %fd18;
ld.shared.u64 %rd219, [%rd209];
ld.shared.u64 %rd220, [%rd211];
st.shared.u64 [%rd209], %rd220;
st.shared.u64 [%rd211], %rd219;
add.s64 %rd222, %rd46, %rd212;
ld.shared.u8 %rs39, [%rd222];
add.s64 %rd223, %rd46, %rd216;
ld.shared.u8 %rs40, [%rd223];
st.shared.u8 [%rd222], %rs40;
st.shared.u8 [%rd223], %rs39;

BB18_54:
bar.sync 0;
ld.shared.f64 %fd19, [%rd125];
ld.shared.f64 %fd20, [%rd127];
setp.leu.f64	%p45, %fd20, %fd19;
@%p45 bra BB18_56;

cvt.u64.u32	%rd229, %r41;
add.s64 %rd231, %rd46, %rd229;
ld.shared.u8 %rs41, [%rd231];
mov.u32 %r1359, 1;
setp.ne.s16	%p46, %rs41, 0;
@%p46 bra BB18_57;

BB18_56:
cvt.u64.u32	%rd232, %r212;
add.s64 %rd234, %rd46, %rd232;
ld.shared.u8 %rs42, [%rd234];
setp.eq.s16	%p47, %rs42, 0;
selp.u32	%r1359, 1, 0, %p47;

BB18_57:
bfe.u32 %r301, %r28, 3, 1;
setp.ne.s32	%p48, %r1359, %r301;
@%p48 bra BB18_59;

cvt.u64.u32	%rd235, %r41;
st.shared.f64 [%rd127], %fd19;
cvt.u64.u32	%rd239, %r212;
st.shared.f64 [%rd125], %fd20;
add.s64 %rd243, %rd45, %rd126;
ld.shared.u64 %rd244, [%rd243];
add.s64 %rd245, %rd45, %rd123;
ld.shared.u64 %rd246, [%rd245];
st.shared.u64 [%rd243], %rd246;
st.shared.u64 [%rd245], %rd244;
add.s64 %rd248, %rd46, %rd235;
ld.shared.u8 %rs43, [%rd248];
add.s64 %rd249, %rd46, %rd239;
ld.shared.u8 %rs44, [%rd249];
st.shared.u8 [%rd248], %rs44;
st.shared.u8 [%rd249], %rs43;

BB18_59:
bar.sync 0;
ld.shared.f64 %fd21, [%rd78];
ld.shared.f64 %fd22, [%rd80];
setp.leu.f64	%p49, %fd22, %fd21;
@%p49 bra BB18_61;

cvt.u64.u32	%rd255, %r35;
add.s64 %rd257, %rd46, %rd255;
ld.shared.u8 %rs45, [%rd257];
mov.u32 %r1360, 1;
setp.ne.s16	%p50, %rs45, 0;
@%p50 bra BB18_62;

BB18_61:
cvt.u64.u32	%rd258, %r180;
add.s64 %rd260, %rd46, %rd258;
ld.shared.u8 %rs46, [%rd260];
setp.eq.s16	%p51, %rs46, 0;
selp.u32	%r1360, 1, 0, %p51;

BB18_62:
bfe.u32 %r323, %r28, 3, 1;
setp.ne.s32	%p52, %r1360, %r323;
@%p52 bra BB18_64;

mul.wide.u32 %rd1548, %r35, 8;
cvt.u64.u32	%rd261, %r35;
st.shared.f64 [%rd80], %fd21;
cvt.u64.u32	%rd265, %r180;
st.shared.f64 [%rd78], %fd22;
add.s64 %rd269, %rd45, %rd1548;
ld.shared.u64 %rd270, [%rd269];
add.s64 %rd271, %rd45, %rd76;
ld.shared.u64 %rd272, [%rd271];
st.shared.u64 [%rd269], %rd272;
st.shared.u64 [%rd271], %rd270;
add.s64 %rd274, %rd46, %rd261;
ld.shared.u8 %rs47, [%rd274];
add.s64 %rd275, %rd46, %rd265;
ld.shared.u8 %rs48, [%rd275];
st.shared.u8 [%rd274], %rs48;
st.shared.u8 [%rd275], %rs47;

BB18_64:
bar.sync 0;
ld.shared.f64 %fd23, [%rd58+8];
ld.shared.f64 %fd24, [%rd58];
setp.leu.f64	%p53, %fd24, %fd23;
@%p53 bra BB18_66;

cvt.u64.u32	%rd279, %r30;
add.s64 %rd281, %rd46, %rd279;
ld.shared.u8 %rs49, [%rd281];
mov.u32 %r1361, 1;
setp.ne.s16	%p54, %rs49, 0;
@%p54 bra BB18_67;

BB18_66:
cvt.u64.u32	%rd282, %r30;
add.s64 %rd284, %rd46, %rd282;
ld.shared.u8 %rs50, [%rd284+1];
setp.eq.s16	%p55, %rs50, 0;
selp.u32	%r1361, 1, 0, %p55;

BB18_67:
bfe.u32 %r337, %r28, 3, 1;
setp.ne.s32	%p56, %r1361, %r337;
@%p56 bra BB18_69;

mul.wide.u32 %rd1547, %r30, 8;
cvt.u64.u32	%rd285, %r30;
st.shared.f64 [%rd58], %fd23;
st.shared.f64 [%rd58+8], %fd24;
add.s64 %rd290, %rd45, %rd1547;
ld.shared.u64 %rd291, [%rd290];
ld.shared.u64 %rd292, [%rd290+8];
st.shared.u64 [%rd290], %rd292;
st.shared.u64 [%rd290+8], %rd291;
add.s64 %rd294, %rd46, %rd285;
ld.shared.u8 %rs51, [%rd294];
ld.shared.u8 %rs52, [%rd294+1];
st.shared.u8 [%rd294], %rs52;
st.shared.u8 [%rd294+1], %rs51;

BB18_69:
bar.sync 0;
and.b32 %r340, %r28, 15;
sub.s32 %r59, %r30, %r340;
add.s32 %r342, %r59, 16;
mul.wide.u32 %rd295, %r342, 8;
add.s64 %rd297, %rd44, %rd295;
mul.wide.u32 %rd298, %r59, 8;
add.s64 %rd299, %rd44, %rd298;
ld.shared.f64 %fd25, [%rd297];
ld.shared.f64 %fd26, [%rd299];
setp.leu.f64	%p57, %fd26, %fd25;
@%p57 bra BB18_71;

cvt.u64.u32	%rd300, %r59;
add.s64 %rd302, %rd46, %rd300;
ld.shared.u8 %rs53, [%rd302];
mov.u32 %r1362, 1;
setp.ne.s16	%p58, %rs53, 0;
@%p58 bra BB18_72;

BB18_71:
cvt.u64.u32	%rd303, %r342;
add.s64 %rd305, %rd46, %rd303;
ld.shared.u8 %rs54, [%rd305];
setp.eq.s16	%p59, %rs54, 0;
selp.u32	%r1362, 1, 0, %p59;

BB18_72:
bfe.u32 %r354, %r28, 4, 1;
setp.ne.s32	%p60, %r1362, %r354;
@%p60 bra BB18_74;

mul.wide.u32 %rd1543, %r59, 8;
add.s64 %rd308, %rd45, %rd1543;
add.s64 %rd310, %rd45, %rd295;
cvt.u64.u32	%rd311, %r59;
st.shared.f64 [%rd299], %fd25;
cvt.u64.u32	%rd315, %r342;
st.shared.f64 [%rd297], %fd26;
ld.shared.u64 %rd318, [%rd308];
ld.shared.u64 %rd319, [%rd310];
st.shared.u64 [%rd308], %rd319;
st.shared.u64 [%rd310], %rd318;
add.s64 %rd321, %rd46, %rd311;
ld.shared.u8 %rs55, [%rd321];
add.s64 %rd322, %rd46, %rd315;
ld.shared.u8 %rs56, [%rd322];
st.shared.u8 [%rd321], %rs56;
st.shared.u8 [%rd322], %rs55;

BB18_74:
bar.sync 0;
ld.shared.f64 %fd27, [%rd198];
ld.shared.f64 %fd28, [%rd200];
setp.leu.f64	%p61, %fd28, %fd27;
@%p61 bra BB18_76;

cvt.u64.u32	%rd328, %r49;
add.s64 %rd330, %rd46, %rd328;
ld.shared.u8 %rs57, [%rd330];
mov.u32 %r1363, 1;
setp.ne.s16	%p62, %rs57, 0;
@%p62 bra BB18_77;

BB18_76:
cvt.u64.u32	%rd331, %r266;
add.s64 %rd333, %rd46, %rd331;
ld.shared.u8 %rs58, [%rd333];
setp.eq.s16	%p63, %rs58, 0;
selp.u32	%r1363, 1, 0, %p63;

BB18_77:
bfe.u32 %r377, %r28, 4, 1;
setp.ne.s32	%p64, %r1363, %r377;
@%p64 bra BB18_79;

mul.wide.u32 %rd1542, %r266, 8;
mul.wide.u32 %rd1541, %r49, 8;
cvt.u64.u32	%rd334, %r49;
st.shared.f64 [%rd200], %fd27;
cvt.u64.u32	%rd338, %r266;
st.shared.f64 [%rd198], %fd28;
add.s64 %rd342, %rd45, %rd1541;
ld.shared.u64 %rd343, [%rd342];
add.s64 %rd344, %rd45, %rd1542;
ld.shared.u64 %rd345, [%rd344];
st.shared.u64 [%rd342], %rd345;
st.shared.u64 [%rd344], %rd343;
add.s64 %rd347, %rd46, %rd334;
ld.shared.u8 %rs59, [%rd347];
add.s64 %rd348, %rd46, %rd338;
ld.shared.u8 %rs60, [%rd348];
st.shared.u8 [%rd347], %rs60;
st.shared.u8 [%rd348], %rs59;

BB18_79:
bar.sync 0;
ld.shared.f64 %fd29, [%rd125];
ld.shared.f64 %fd30, [%rd127];
setp.leu.f64	%p65, %fd30, %fd29;
@%p65 bra BB18_81;

cvt.u64.u32	%rd354, %r41;
add.s64 %rd356, %rd46, %rd354;
ld.shared.u8 %rs61, [%rd356];
mov.u32 %r1364, 1;
setp.ne.s16	%p66, %rs61, 0;
@%p66 bra BB18_82;

BB18_81:
cvt.u64.u32	%rd357, %r212;
add.s64 %rd359, %rd46, %rd357;
ld.shared.u8 %rs62, [%rd359];
setp.eq.s16	%p67, %rs62, 0;
selp.u32	%r1364, 1, 0, %p67;

BB18_82:
bfe.u32 %r399, %r28, 4, 1;
setp.ne.s32	%p68, %r1364, %r399;
@%p68 bra BB18_84;

mul.wide.u32 %rd1540, %r41, 8;
cvt.u64.u32	%rd360, %r41;
st.shared.f64 [%rd127], %fd29;
cvt.u64.u32	%rd364, %r212;
st.shared.f64 [%rd125], %fd30;
add.s64 %rd368, %rd45, %rd1540;
ld.shared.u64 %rd369, [%rd368];
add.s64 %rd370, %rd45, %rd123;
ld.shared.u64 %rd371, [%rd370];
st.shared.u64 [%rd368], %rd371;
st.shared.u64 [%rd370], %rd369;
add.s64 %rd373, %rd46, %rd360;
ld.shared.u8 %rs63, [%rd373];
add.s64 %rd374, %rd46, %rd364;
ld.shared.u8 %rs64, [%rd374];
st.shared.u8 [%rd373], %rs64;
st.shared.u8 [%rd374], %rs63;

BB18_84:
bar.sync 0;
ld.shared.f64 %fd31, [%rd78];
ld.shared.f64 %fd32, [%rd80];
setp.leu.f64	%p69, %fd32, %fd31;
@%p69 bra BB18_86;

cvt.u64.u32	%rd380, %r35;
add.s64 %rd382, %rd46, %rd380;
ld.shared.u8 %rs65, [%rd382];
mov.u32 %r1365, 1;
setp.ne.s16	%p70, %rs65, 0;
@%p70 bra BB18_87;

BB18_86:
cvt.u64.u32	%rd383, %r180;
add.s64 %rd385, %rd46, %rd383;
ld.shared.u8 %rs66, [%rd385];
setp.eq.s16	%p71, %rs66, 0;
selp.u32	%r1365, 1, 0, %p71;

BB18_87:
bfe.u32 %r421, %r28, 4, 1;
setp.ne.s32	%p72, %r1365, %r421;
@%p72 bra BB18_89;

mul.wide.u32 %rd1539, %r180, 8;
mul.wide.u32 %rd1538, %r35, 8;
cvt.u64.u32	%rd386, %r35;
st.shared.f64 [%rd80], %fd31;
cvt.u64.u32	%rd390, %r180;
st.shared.f64 [%rd78], %fd32;
add.s64 %rd394, %rd45, %rd1538;
ld.shared.u64 %rd395, [%rd394];
add.s64 %rd396, %rd45, %rd1539;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd394], %rd397;
st.shared.u64 [%rd396], %rd395;
add.s64 %rd399, %rd46, %rd386;
ld.shared.u8 %rs67, [%rd399];
add.s64 %rd400, %rd46, %rd390;
ld.shared.u8 %rs68, [%rd400];
st.shared.u8 [%rd399], %rs68;
st.shared.u8 [%rd400], %rs67;

BB18_89:
bar.sync 0;
ld.shared.f64 %fd33, [%rd58+8];
ld.shared.f64 %fd34, [%rd58];
setp.leu.f64	%p73, %fd34, %fd33;
@%p73 bra BB18_91;

cvt.u64.u32	%rd404, %r30;
add.s64 %rd406, %rd46, %rd404;
ld.shared.u8 %rs69, [%rd406];
mov.u32 %r1366, 1;
setp.ne.s16	%p74, %rs69, 0;
@%p74 bra BB18_92;

BB18_91:
cvt.u64.u32	%rd407, %r30;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u8 %rs70, [%rd409+1];
setp.eq.s16	%p75, %rs70, 0;
selp.u32	%r1366, 1, 0, %p75;

BB18_92:
bfe.u32 %r435, %r28, 4, 1;
setp.ne.s32	%p76, %r1366, %r435;
@%p76 bra BB18_94;

mul.wide.u32 %rd1537, %r30, 8;
cvt.u64.u32	%rd410, %r30;
st.shared.f64 [%rd58], %fd33;
st.shared.f64 [%rd58+8], %fd34;
add.s64 %rd415, %rd45, %rd1537;
ld.shared.u64 %rd416, [%rd415];
ld.shared.u64 %rd417, [%rd415+8];
st.shared.u64 [%rd415], %rd417;
st.shared.u64 [%rd415+8], %rd416;
add.s64 %rd419, %rd46, %rd410;
ld.shared.u8 %rs71, [%rd419];
ld.shared.u8 %rs72, [%rd419+1];
st.shared.u8 [%rd419], %rs72;
st.shared.u8 [%rd419+1], %rs71;

BB18_94:
bar.sync 0;
and.b32 %r438, %r28, 31;
sub.s32 %r71, %r30, %r438;
add.s32 %r440, %r71, 32;
mul.wide.u32 %rd420, %r440, 8;
add.s64 %rd422, %rd44, %rd420;
mul.wide.u32 %rd423, %r71, 8;
add.s64 %rd424, %rd44, %rd423;
ld.shared.f64 %fd35, [%rd422];
ld.shared.f64 %fd36, [%rd424];
setp.leu.f64	%p77, %fd36, %fd35;
@%p77 bra BB18_96;

cvt.u64.u32	%rd425, %r71;
add.s64 %rd427, %rd46, %rd425;
ld.shared.u8 %rs73, [%rd427];
mov.u32 %r1367, 1;
setp.ne.s16	%p78, %rs73, 0;
@%p78 bra BB18_97;

BB18_96:
add.s32 %r1306, %r71, 32;
cvt.u64.u32	%rd428, %r1306;
add.s64 %rd430, %rd46, %rd428;
ld.shared.u8 %rs74, [%rd430];
setp.eq.s16	%p79, %rs74, 0;
selp.u32	%r1367, 1, 0, %p79;

BB18_97:
bfe.u32 %r452, %r28, 5, 1;
setp.ne.s32	%p80, %r1367, %r452;
@%p80 bra BB18_99;

mul.wide.u32 %rd1536, %r71, 8;
add.s32 %r1313, %r71, 32;
add.s64 %rd433, %rd45, %rd1536;
add.s64 %rd435, %rd45, %rd420;
cvt.u64.u32	%rd436, %r71;
st.shared.f64 [%rd424], %fd35;
cvt.u64.u32	%rd440, %r1313;
st.shared.f64 [%rd422], %fd36;
ld.shared.u64 %rd443, [%rd433];
ld.shared.u64 %rd444, [%rd435];
st.shared.u64 [%rd433], %rd444;
st.shared.u64 [%rd435], %rd443;
add.s64 %rd446, %rd46, %rd436;
ld.shared.u8 %rs75, [%rd446];
add.s64 %rd447, %rd46, %rd440;
ld.shared.u8 %rs76, [%rd447];
st.shared.u8 [%rd446], %rs76;
st.shared.u8 [%rd447], %rs75;

BB18_99:
bar.sync 0;
ld.shared.f64 %fd37, [%rd297];
ld.shared.f64 %fd38, [%rd299];
setp.leu.f64	%p81, %fd38, %fd37;
@%p81 bra BB18_101;

cvt.u64.u32	%rd453, %r59;
add.s64 %rd455, %rd46, %rd453;
ld.shared.u8 %rs77, [%rd455];
mov.u32 %r1368, 1;
setp.ne.s16	%p82, %rs77, 0;
@%p82 bra BB18_102;

BB18_101:
add.s32 %r1307, %r59, 16;
cvt.u64.u32	%rd456, %r1307;
add.s64 %rd458, %rd46, %rd456;
ld.shared.u8 %rs78, [%rd458];
setp.eq.s16	%p83, %rs78, 0;
selp.u32	%r1368, 1, 0, %p83;

BB18_102:
bfe.u32 %r475, %r28, 5, 1;
setp.ne.s32	%p84, %r1368, %r475;
@%p84 bra BB18_104;

add.s32 %r1312, %r59, 16;
mul.wide.u32 %rd1535, %r1312, 8;
mul.wide.u32 %rd1534, %r59, 8;
cvt.u64.u32	%rd459, %r59;
st.shared.f64 [%rd299], %fd37;
cvt.u64.u32	%rd463, %r1312;
st.shared.f64 [%rd297], %fd38;
add.s64 %rd467, %rd45, %rd1534;
ld.shared.u64 %rd468, [%rd467];
add.s64 %rd469, %rd45, %rd1535;
ld.shared.u64 %rd470, [%rd469];
st.shared.u64 [%rd467], %rd470;
st.shared.u64 [%rd469], %rd468;
add.s64 %rd472, %rd46, %rd459;
ld.shared.u8 %rs79, [%rd472];
add.s64 %rd473, %rd46, %rd463;
ld.shared.u8 %rs80, [%rd473];
st.shared.u8 [%rd472], %rs80;
st.shared.u8 [%rd473], %rs79;

BB18_104:
bar.sync 0;
ld.shared.f64 %fd39, [%rd198];
ld.shared.f64 %fd40, [%rd200];
setp.leu.f64	%p85, %fd40, %fd39;
@%p85 bra BB18_106;

cvt.u64.u32	%rd479, %r49;
add.s64 %rd481, %rd46, %rd479;
ld.shared.u8 %rs81, [%rd481];
mov.u32 %r1369, 1;
setp.ne.s16	%p86, %rs81, 0;
@%p86 bra BB18_107;

BB18_106:
add.s32 %r1316, %r49, 8;
cvt.u64.u32	%rd482, %r1316;
add.s64 %rd484, %rd46, %rd482;
ld.shared.u8 %rs82, [%rd484];
setp.eq.s16	%p87, %rs82, 0;
selp.u32	%r1369, 1, 0, %p87;

BB18_107:
bfe.u32 %r497, %r28, 5, 1;
setp.ne.s32	%p88, %r1369, %r497;
@%p88 bra BB18_109;

add.s32 %r1311, %r49, 8;
mul.wide.u32 %rd1533, %r1311, 8;
mul.wide.u32 %rd1532, %r49, 8;
cvt.u64.u32	%rd485, %r49;
st.shared.f64 [%rd200], %fd39;
cvt.u64.u32	%rd489, %r1311;
st.shared.f64 [%rd198], %fd40;
add.s64 %rd493, %rd45, %rd1532;
ld.shared.u64 %rd494, [%rd493];
add.s64 %rd495, %rd45, %rd1533;
ld.shared.u64 %rd496, [%rd495];
st.shared.u64 [%rd493], %rd496;
st.shared.u64 [%rd495], %rd494;
add.s64 %rd498, %rd46, %rd485;
ld.shared.u8 %rs83, [%rd498];
add.s64 %rd499, %rd46, %rd489;
ld.shared.u8 %rs84, [%rd499];
st.shared.u8 [%rd498], %rs84;
st.shared.u8 [%rd499], %rs83;

BB18_109:
bar.sync 0;
ld.shared.f64 %fd41, [%rd125];
ld.shared.f64 %fd42, [%rd127];
setp.leu.f64	%p89, %fd42, %fd41;
@%p89 bra BB18_111;

cvt.u64.u32	%rd505, %r41;
add.s64 %rd507, %rd46, %rd505;
ld.shared.u8 %rs85, [%rd507];
mov.u32 %r1370, 1;
setp.ne.s16	%p90, %rs85, 0;
@%p90 bra BB18_112;

BB18_111:
add.s32 %r1308, %r41, 4;
cvt.u64.u32	%rd508, %r1308;
add.s64 %rd510, %rd46, %rd508;
ld.shared.u8 %rs86, [%rd510];
setp.eq.s16	%p91, %rs86, 0;
selp.u32	%r1370, 1, 0, %p91;

BB18_112:
bfe.u32 %r519, %r28, 5, 1;
setp.ne.s32	%p92, %r1370, %r519;
@%p92 bra BB18_114;

mul.wide.u32 %rd1531, %r41, 8;
add.s32 %r1310, %r41, 4;
cvt.u64.u32	%rd511, %r41;
st.shared.f64 [%rd127], %fd41;
cvt.u64.u32	%rd515, %r1310;
st.shared.f64 [%rd125], %fd42;
add.s64 %rd519, %rd45, %rd1531;
ld.shared.u64 %rd520, [%rd519];
add.s64 %rd521, %rd45, %rd123;
ld.shared.u64 %rd522, [%rd521];
st.shared.u64 [%rd519], %rd522;
st.shared.u64 [%rd521], %rd520;
add.s64 %rd524, %rd46, %rd511;
ld.shared.u8 %rs87, [%rd524];
add.s64 %rd525, %rd46, %rd515;
ld.shared.u8 %rs88, [%rd525];
st.shared.u8 [%rd524], %rs88;
st.shared.u8 [%rd525], %rs87;

BB18_114:
bar.sync 0;
ld.shared.f64 %fd43, [%rd78];
ld.shared.f64 %fd44, [%rd80];
setp.leu.f64	%p93, %fd44, %fd43;
@%p93 bra BB18_116;

cvt.u64.u32	%rd531, %r35;
add.s64 %rd533, %rd46, %rd531;
ld.shared.u8 %rs89, [%rd533];
mov.u32 %r1371, 1;
setp.ne.s16	%p94, %rs89, 0;
@%p94 bra BB18_117;

BB18_116:
add.s32 %r1314, %r35, 2;
cvt.u64.u32	%rd534, %r1314;
add.s64 %rd536, %rd46, %rd534;
ld.shared.u8 %rs90, [%rd536];
setp.eq.s16	%p95, %rs90, 0;
selp.u32	%r1371, 1, 0, %p95;

BB18_117:
bfe.u32 %r541, %r28, 5, 1;
setp.ne.s32	%p96, %r1371, %r541;
@%p96 bra BB18_119;

add.s32 %r1309, %r35, 2;
mul.wide.u32 %rd1530, %r1309, 8;
mul.wide.u32 %rd1529, %r35, 8;
cvt.u64.u32	%rd537, %r35;
st.shared.f64 [%rd80], %fd43;
cvt.u64.u32	%rd541, %r1309;
st.shared.f64 [%rd78], %fd44;
add.s64 %rd545, %rd45, %rd1529;
ld.shared.u64 %rd546, [%rd545];
add.s64 %rd547, %rd45, %rd1530;
ld.shared.u64 %rd548, [%rd547];
st.shared.u64 [%rd545], %rd548;
st.shared.u64 [%rd547], %rd546;
add.s64 %rd550, %rd46, %rd537;
ld.shared.u8 %rs91, [%rd550];
add.s64 %rd551, %rd46, %rd541;
ld.shared.u8 %rs92, [%rd551];
st.shared.u8 [%rd550], %rs92;
st.shared.u8 [%rd551], %rs91;

BB18_119:
bar.sync 0;
ld.shared.f64 %fd45, [%rd58+8];
ld.shared.f64 %fd46, [%rd58];
setp.leu.f64	%p97, %fd46, %fd45;
@%p97 bra BB18_121;

cvt.u64.u32	%rd555, %r30;
add.s64 %rd557, %rd46, %rd555;
ld.shared.u8 %rs93, [%rd557];
mov.u32 %r1372, 1;
setp.ne.s16	%p98, %rs93, 0;
@%p98 bra BB18_122;

BB18_121:
cvt.u64.u32	%rd558, %r30;
add.s64 %rd560, %rd46, %rd558;
ld.shared.u8 %rs94, [%rd560+1];
setp.eq.s16	%p99, %rs94, 0;
selp.u32	%r1372, 1, 0, %p99;

BB18_122:
bfe.u32 %r555, %r28, 5, 1;
setp.ne.s32	%p100, %r1372, %r555;
@%p100 bra BB18_124;

mul.wide.u32 %rd1528, %r30, 8;
cvt.u64.u32	%rd561, %r30;
st.shared.f64 [%rd58], %fd45;
st.shared.f64 [%rd58+8], %fd46;
add.s64 %rd566, %rd45, %rd1528;
ld.shared.u64 %rd567, [%rd566];
ld.shared.u64 %rd568, [%rd566+8];
st.shared.u64 [%rd566], %rd568;
st.shared.u64 [%rd566+8], %rd567;
add.s64 %rd570, %rd46, %rd561;
ld.shared.u8 %rs95, [%rd570];
ld.shared.u8 %rs96, [%rd570+1];
st.shared.u8 [%rd570], %rs96;
st.shared.u8 [%rd570+1], %rs95;

BB18_124:
bar.sync 0;
mov.u64 %rd1527, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r558, %r28, 63;
sub.s32 %r85, %r30, %r558;
add.s32 %r560, %r85, 64;
mul.wide.u32 %rd571, %r560, 8;
add.s64 %rd573, %rd1527, %rd571;
mul.wide.u32 %rd574, %r85, 8;
add.s64 %rd575, %rd1527, %rd574;
ld.shared.f64 %fd47, [%rd573];
ld.shared.f64 %fd48, [%rd575];
setp.leu.f64	%p101, %fd48, %fd47;
@%p101 bra BB18_126;

cvt.u64.u32	%rd576, %r85;
add.s64 %rd578, %rd46, %rd576;
ld.shared.u8 %rs97, [%rd578];
mov.u32 %r1373, 1;
setp.ne.s16	%p102, %rs97, 0;
@%p102 bra BB18_127;

BB18_126:
add.s32 %r1322, %r85, 64;
cvt.u64.u32	%rd579, %r1322;
add.s64 %rd581, %rd46, %rd579;
ld.shared.u8 %rs98, [%rd581];
setp.eq.s16	%p103, %rs98, 0;
selp.u32	%r1373, 1, 0, %p103;

BB18_127:
bfe.u32 %r572, %r28, 6, 1;
setp.ne.s32	%p104, %r1373, %r572;
@%p104 bra BB18_129;

add.s32 %r1323, %r85, 64;
mul.wide.u32 %rd1549, %r1323, 8;
mul.wide.u32 %rd1523, %r85, 8;
add.s64 %rd584, %rd45, %rd1523;
add.s64 %rd586, %rd45, %rd1549;
cvt.u64.u32	%rd587, %r85;
st.shared.f64 [%rd575], %fd47;
cvt.u64.u32	%rd591, %r1323;
st.shared.f64 [%rd573], %fd48;
ld.shared.u64 %rd594, [%rd584];
ld.shared.u64 %rd595, [%rd586];
st.shared.u64 [%rd584], %rd595;
st.shared.u64 [%rd586], %rd594;
add.s64 %rd597, %rd46, %rd587;
ld.shared.u8 %rs99, [%rd597];
add.s64 %rd598, %rd46, %rd591;
ld.shared.u8 %rs100, [%rd598];
st.shared.u8 [%rd597], %rs100;
st.shared.u8 [%rd598], %rs99;

BB18_129:
bar.sync 0;
ld.shared.f64 %fd49, [%rd422];
ld.shared.f64 %fd50, [%rd424];
setp.leu.f64	%p105, %fd50, %fd49;
@%p105 bra BB18_131;

cvt.u64.u32	%rd604, %r71;
add.s64 %rd606, %rd46, %rd604;
ld.shared.u8 %rs101, [%rd606];
mov.u32 %r1374, 1;
setp.ne.s16	%p106, %rs101, 0;
@%p106 bra BB18_132;

BB18_131:
add.s32 %r1292, %r71, 32;
cvt.u64.u32	%rd607, %r1292;
add.s64 %rd609, %rd46, %rd607;
ld.shared.u8 %rs102, [%rd609];
setp.eq.s16	%p107, %rs102, 0;
selp.u32	%r1374, 1, 0, %p107;

BB18_132:
bfe.u32 %r595, %r28, 6, 1;
setp.ne.s32	%p108, %r1374, %r595;
@%p108 bra BB18_134;

add.s32 %r1318, %r71, 32;
mul.wide.u32 %rd1544, %r1318, 8;
mul.wide.u32 %rd1522, %r71, 8;
add.s32 %r1299, %r71, 32;
cvt.u64.u32	%rd610, %r71;
st.shared.f64 [%rd424], %fd49;
cvt.u64.u32	%rd614, %r1299;
st.shared.f64 [%rd422], %fd50;
add.s64 %rd618, %rd45, %rd1522;
ld.shared.u64 %rd619, [%rd618];
add.s64 %rd620, %rd45, %rd1544;
ld.shared.u64 %rd621, [%rd620];
st.shared.u64 [%rd618], %rd621;
st.shared.u64 [%rd620], %rd619;
add.s64 %rd623, %rd46, %rd610;
ld.shared.u8 %rs103, [%rd623];
add.s64 %rd624, %rd46, %rd614;
ld.shared.u8 %rs104, [%rd624];
st.shared.u8 [%rd623], %rs104;
st.shared.u8 [%rd624], %rs103;

BB18_134:
bar.sync 0;
ld.shared.f64 %fd51, [%rd297];
ld.shared.f64 %fd52, [%rd299];
setp.leu.f64	%p109, %fd52, %fd51;
@%p109 bra BB18_136;

cvt.u64.u32	%rd630, %r59;
add.s64 %rd632, %rd46, %rd630;
ld.shared.u8 %rs105, [%rd632];
mov.u32 %r1375, 1;
setp.ne.s16	%p110, %rs105, 0;
@%p110 bra BB18_137;

BB18_136:
add.s32 %r1293, %r59, 16;
cvt.u64.u32	%rd633, %r1293;
add.s64 %rd635, %rd46, %rd633;
ld.shared.u8 %rs106, [%rd635];
setp.eq.s16	%p111, %rs106, 0;
selp.u32	%r1375, 1, 0, %p111;

BB18_137:
bfe.u32 %r617, %r28, 6, 1;
setp.ne.s32	%p112, %r1375, %r617;
@%p112 bra BB18_139;

add.s32 %r1298, %r59, 16;
mul.wide.u32 %rd1521, %r1298, 8;
mul.wide.u32 %rd1520, %r59, 8;
cvt.u64.u32	%rd636, %r59;
st.shared.f64 [%rd299], %fd51;
cvt.u64.u32	%rd640, %r1298;
st.shared.f64 [%rd297], %fd52;
add.s64 %rd644, %rd45, %rd1520;
ld.shared.u64 %rd645, [%rd644];
add.s64 %rd646, %rd45, %rd1521;
ld.shared.u64 %rd647, [%rd646];
st.shared.u64 [%rd644], %rd647;
st.shared.u64 [%rd646], %rd645;
add.s64 %rd649, %rd46, %rd636;
ld.shared.u8 %rs107, [%rd649];
add.s64 %rd650, %rd46, %rd640;
ld.shared.u8 %rs108, [%rd650];
st.shared.u8 [%rd649], %rs108;
st.shared.u8 [%rd650], %rs107;

BB18_139:
bar.sync 0;
ld.shared.f64 %fd53, [%rd198];
ld.shared.f64 %fd54, [%rd200];
setp.leu.f64	%p113, %fd54, %fd53;
@%p113 bra BB18_141;

cvt.u64.u32	%rd656, %r49;
add.s64 %rd658, %rd46, %rd656;
ld.shared.u8 %rs109, [%rd658];
mov.u32 %r1376, 1;
setp.ne.s16	%p114, %rs109, 0;
@%p114 bra BB18_142;

BB18_141:
add.s32 %r1317, %r49, 8;
cvt.u64.u32	%rd659, %r1317;
add.s64 %rd661, %rd46, %rd659;
ld.shared.u8 %rs110, [%rd661];
setp.eq.s16	%p115, %rs110, 0;
selp.u32	%r1376, 1, 0, %p115;

BB18_142:
bfe.u32 %r639, %r28, 6, 1;
setp.ne.s32	%p116, %r1376, %r639;
@%p116 bra BB18_144;

add.s32 %r1297, %r49, 8;
mul.wide.u32 %rd1519, %r1297, 8;
mul.wide.u32 %rd1518, %r49, 8;
cvt.u64.u32	%rd662, %r49;
st.shared.f64 [%rd200], %fd53;
cvt.u64.u32	%rd666, %r1297;
st.shared.f64 [%rd198], %fd54;
add.s64 %rd670, %rd45, %rd1518;
ld.shared.u64 %rd671, [%rd670];
add.s64 %rd672, %rd45, %rd1519;
ld.shared.u64 %rd673, [%rd672];
st.shared.u64 [%rd670], %rd673;
st.shared.u64 [%rd672], %rd671;
add.s64 %rd675, %rd46, %rd662;
ld.shared.u8 %rs111, [%rd675];
add.s64 %rd676, %rd46, %rd666;
ld.shared.u8 %rs112, [%rd676];
st.shared.u8 [%rd675], %rs112;
st.shared.u8 [%rd676], %rs111;

BB18_144:
bar.sync 0;
ld.shared.f64 %fd55, [%rd125];
ld.shared.f64 %fd56, [%rd127];
setp.leu.f64	%p117, %fd56, %fd55;
@%p117 bra BB18_146;

cvt.u64.u32	%rd682, %r41;
add.s64 %rd684, %rd46, %rd682;
ld.shared.u8 %rs113, [%rd684];
mov.u32 %r1377, 1;
setp.ne.s16	%p118, %rs113, 0;
@%p118 bra BB18_147;

BB18_146:
add.s32 %r1294, %r41, 4;
cvt.u64.u32	%rd685, %r1294;
add.s64 %rd687, %rd46, %rd685;
ld.shared.u8 %rs114, [%rd687];
setp.eq.s16	%p119, %rs114, 0;
selp.u32	%r1377, 1, 0, %p119;

BB18_147:
bfe.u32 %r661, %r28, 6, 1;
setp.ne.s32	%p120, %r1377, %r661;
@%p120 bra BB18_149;

add.s32 %r1319, %r41, 4;
mul.wide.u32 %rd1545, %r1319, 8;
mul.wide.u32 %rd1517, %r41, 8;
add.s32 %r1296, %r41, 4;
cvt.u64.u32	%rd688, %r41;
st.shared.f64 [%rd127], %fd55;
cvt.u64.u32	%rd692, %r1296;
st.shared.f64 [%rd125], %fd56;
add.s64 %rd696, %rd45, %rd1517;
ld.shared.u64 %rd697, [%rd696];
add.s64 %rd698, %rd45, %rd1545;
ld.shared.u64 %rd699, [%rd698];
st.shared.u64 [%rd696], %rd699;
st.shared.u64 [%rd698], %rd697;
add.s64 %rd701, %rd46, %rd688;
ld.shared.u8 %rs115, [%rd701];
add.s64 %rd702, %rd46, %rd692;
ld.shared.u8 %rs116, [%rd702];
st.shared.u8 [%rd701], %rs116;
st.shared.u8 [%rd702], %rs115;

BB18_149:
bar.sync 0;
ld.shared.f64 %fd57, [%rd78];
ld.shared.f64 %fd58, [%rd80];
setp.leu.f64	%p121, %fd58, %fd57;
@%p121 bra BB18_151;

cvt.u64.u32	%rd708, %r35;
add.s64 %rd710, %rd46, %rd708;
ld.shared.u8 %rs117, [%rd710];
mov.u32 %r1378, 1;
setp.ne.s16	%p122, %rs117, 0;
@%p122 bra BB18_152;

BB18_151:
add.s32 %r1315, %r35, 2;
cvt.u64.u32	%rd711, %r1315;
add.s64 %rd713, %rd46, %rd711;
ld.shared.u8 %rs118, [%rd713];
setp.eq.s16	%p123, %rs118, 0;
selp.u32	%r1378, 1, 0, %p123;

BB18_152:
bfe.u32 %r683, %r28, 6, 1;
setp.ne.s32	%p124, %r1378, %r683;
@%p124 bra BB18_154;

add.s32 %r1295, %r35, 2;
mul.wide.u32 %rd1516, %r1295, 8;
mul.wide.u32 %rd1515, %r35, 8;
cvt.u64.u32	%rd714, %r35;
st.shared.f64 [%rd80], %fd57;
cvt.u64.u32	%rd718, %r1295;
st.shared.f64 [%rd78], %fd58;
add.s64 %rd722, %rd45, %rd1515;
ld.shared.u64 %rd723, [%rd722];
add.s64 %rd724, %rd45, %rd1516;
ld.shared.u64 %rd725, [%rd724];
st.shared.u64 [%rd722], %rd725;
st.shared.u64 [%rd724], %rd723;
add.s64 %rd727, %rd46, %rd714;
ld.shared.u8 %rs119, [%rd727];
add.s64 %rd728, %rd46, %rd718;
ld.shared.u8 %rs120, [%rd728];
st.shared.u8 [%rd727], %rs120;
st.shared.u8 [%rd728], %rs119;

BB18_154:
bar.sync 0;
ld.shared.f64 %fd59, [%rd58+8];
ld.shared.f64 %fd60, [%rd58];
setp.leu.f64	%p125, %fd60, %fd59;
@%p125 bra BB18_156;

cvt.u64.u32	%rd732, %r30;
add.s64 %rd734, %rd46, %rd732;
ld.shared.u8 %rs121, [%rd734];
mov.u32 %r1379, 1;
setp.ne.s16	%p126, %rs121, 0;
@%p126 bra BB18_157;

BB18_156:
cvt.u64.u32	%rd735, %r30;
add.s64 %rd737, %rd46, %rd735;
ld.shared.u8 %rs122, [%rd737+1];
setp.eq.s16	%p127, %rs122, 0;
selp.u32	%r1379, 1, 0, %p127;

BB18_157:
bfe.u32 %r697, %r28, 6, 1;
setp.ne.s32	%p128, %r1379, %r697;
@%p128 bra BB18_159;

mul.wide.u32 %rd1514, %r30, 8;
cvt.u64.u32	%rd738, %r30;
st.shared.f64 [%rd58], %fd59;
st.shared.f64 [%rd58+8], %fd60;
add.s64 %rd743, %rd45, %rd1514;
ld.shared.u64 %rd744, [%rd743];
ld.shared.u64 %rd745, [%rd743+8];
st.shared.u64 [%rd743], %rd745;
st.shared.u64 [%rd743+8], %rd744;
add.s64 %rd747, %rd46, %rd738;
ld.shared.u8 %rs123, [%rd747];
ld.shared.u8 %rs124, [%rd747+1];
st.shared.u8 [%rd747], %rs124;
st.shared.u8 [%rd747+1], %rs123;

BB18_159:
bar.sync 0;
mov.u64 %rd1513, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r700, %r28, 127;
sub.s32 %r101, %r30, %r700;
add.s32 %r702, %r101, 128;
mul.wide.u32 %rd748, %r702, 8;
add.s64 %rd750, %rd1513, %rd748;
mul.wide.u32 %rd751, %r101, 8;
add.s64 %rd752, %rd1513, %rd751;
ld.shared.f64 %fd61, [%rd750];
ld.shared.f64 %fd62, [%rd752];
setp.leu.f64	%p129, %fd62, %fd61;
@%p129 bra BB18_161;

cvt.u64.u32	%rd753, %r101;
add.s64 %rd755, %rd46, %rd753;
ld.shared.u8 %rs125, [%rd755];
mov.u32 %r1380, 1;
setp.ne.s16	%p130, %rs125, 0;
@%p130 bra BB18_162;

BB18_161:
add.s32 %r1305, %r101, 128;
cvt.u64.u32	%rd756, %r1305;
add.s64 %rd758, %rd46, %rd756;
ld.shared.u8 %rs126, [%rd758];
setp.eq.s16	%p131, %rs126, 0;
selp.u32	%r1380, 1, 0, %p131;

BB18_162:
bfe.u32 %r714, %r28, 7, 1;
setp.ne.s32	%p132, %r1380, %r714;
@%p132 bra BB18_164;

add.s32 %r1304, %r101, 128;
mul.wide.u32 %rd1526, %r1304, 8;
mul.wide.u32 %rd1512, %r101, 8;
add.s64 %rd761, %rd45, %rd1512;
add.s64 %rd763, %rd45, %rd1526;
cvt.u64.u32	%rd764, %r101;
st.shared.f64 [%rd752], %fd61;
cvt.u64.u32	%rd768, %r1304;
st.shared.f64 [%rd750], %fd62;
ld.shared.u64 %rd771, [%rd761];
ld.shared.u64 %rd772, [%rd763];
st.shared.u64 [%rd761], %rd772;
st.shared.u64 [%rd763], %rd771;
add.s64 %rd774, %rd46, %rd764;
ld.shared.u8 %rs127, [%rd774];
add.s64 %rd775, %rd46, %rd768;
ld.shared.u8 %rs128, [%rd775];
st.shared.u8 [%rd774], %rs128;
st.shared.u8 [%rd775], %rs127;

BB18_164:
bar.sync 0;
ld.shared.f64 %fd63, [%rd573];
ld.shared.f64 %fd64, [%rd575];
setp.leu.f64	%p133, %fd64, %fd63;
@%p133 bra BB18_166;

cvt.u64.u32	%rd781, %r85;
add.s64 %rd783, %rd46, %rd781;
ld.shared.u8 %rs129, [%rd783];
mov.u32 %r1381, 1;
setp.ne.s16	%p134, %rs129, 0;
@%p134 bra BB18_167;

BB18_166:
add.s32 %r1300, %r85, 64;
cvt.u64.u32	%rd784, %r1300;
add.s64 %rd786, %rd46, %rd784;
ld.shared.u8 %rs130, [%rd786];
setp.eq.s16	%p135, %rs130, 0;
selp.u32	%r1381, 1, 0, %p135;

BB18_167:
bfe.u32 %r737, %r28, 7, 1;
setp.ne.s32	%p136, %r1381, %r737;
@%p136 bra BB18_169;

add.s32 %r1303, %r85, 64;
mul.wide.u32 %rd1525, %r1303, 8;
mul.wide.u32 %rd1511, %r85, 8;
cvt.u64.u32	%rd787, %r85;
st.shared.f64 [%rd575], %fd63;
cvt.u64.u32	%rd791, %r1303;
st.shared.f64 [%rd573], %fd64;
add.s64 %rd795, %rd45, %rd1511;
ld.shared.u64 %rd796, [%rd795];
add.s64 %rd797, %rd45, %rd1525;
ld.shared.u64 %rd798, [%rd797];
st.shared.u64 [%rd795], %rd798;
st.shared.u64 [%rd797], %rd796;
add.s64 %rd800, %rd46, %rd787;
ld.shared.u8 %rs131, [%rd800];
add.s64 %rd801, %rd46, %rd791;
ld.shared.u8 %rs132, [%rd801];
st.shared.u8 [%rd800], %rs132;
st.shared.u8 [%rd801], %rs131;

BB18_169:
bar.sync 0;
ld.shared.f64 %fd65, [%rd422];
ld.shared.f64 %fd66, [%rd424];
setp.leu.f64	%p137, %fd66, %fd65;
@%p137 bra BB18_171;

cvt.u64.u32	%rd807, %r71;
add.s64 %rd809, %rd46, %rd807;
ld.shared.u8 %rs133, [%rd809];
mov.u32 %r1382, 1;
setp.ne.s16	%p138, %rs133, 0;
@%p138 bra BB18_172;

BB18_171:
add.s32 %r1283, %r71, 32;
cvt.u64.u32	%rd810, %r1283;
add.s64 %rd812, %rd46, %rd810;
ld.shared.u8 %rs134, [%rd812];
setp.eq.s16	%p139, %rs134, 0;
selp.u32	%r1382, 1, 0, %p139;

BB18_172:
bfe.u32 %r759, %r28, 7, 1;
setp.ne.s32	%p140, %r1382, %r759;
@%p140 bra BB18_174;

add.s32 %r1291, %r71, 32;
mul.wide.u32 %rd1510, %r1291, 8;
mul.wide.u32 %rd1509, %r71, 8;
cvt.u64.u32	%rd813, %r71;
st.shared.f64 [%rd424], %fd65;
cvt.u64.u32	%rd817, %r1291;
st.shared.f64 [%rd422], %fd66;
add.s64 %rd821, %rd45, %rd1509;
ld.shared.u64 %rd822, [%rd821];
add.s64 %rd823, %rd45, %rd1510;
ld.shared.u64 %rd824, [%rd823];
st.shared.u64 [%rd821], %rd824;
st.shared.u64 [%rd823], %rd822;
add.s64 %rd826, %rd46, %rd813;
ld.shared.u8 %rs135, [%rd826];
add.s64 %rd827, %rd46, %rd817;
ld.shared.u8 %rs136, [%rd827];
st.shared.u8 [%rd826], %rs136;
st.shared.u8 [%rd827], %rs135;

BB18_174:
bar.sync 0;
ld.shared.f64 %fd67, [%rd297];
ld.shared.f64 %fd68, [%rd299];
setp.leu.f64	%p141, %fd68, %fd67;
@%p141 bra BB18_176;

cvt.u64.u32	%rd833, %r59;
add.s64 %rd835, %rd46, %rd833;
ld.shared.u8 %rs137, [%rd835];
mov.u32 %r1383, 1;
setp.ne.s16	%p142, %rs137, 0;
@%p142 bra BB18_177;

BB18_176:
add.s32 %r1284, %r59, 16;
cvt.u64.u32	%rd836, %r1284;
add.s64 %rd838, %rd46, %rd836;
ld.shared.u8 %rs138, [%rd838];
setp.eq.s16	%p143, %rs138, 0;
selp.u32	%r1383, 1, 0, %p143;

BB18_177:
bfe.u32 %r781, %r28, 7, 1;
setp.ne.s32	%p144, %r1383, %r781;
@%p144 bra BB18_179;

add.s32 %r1290, %r59, 16;
mul.wide.u32 %rd1508, %r1290, 8;
mul.wide.u32 %rd1507, %r59, 8;
cvt.u64.u32	%rd839, %r59;
st.shared.f64 [%rd299], %fd67;
cvt.u64.u32	%rd843, %r1290;
st.shared.f64 [%rd297], %fd68;
add.s64 %rd847, %rd45, %rd1507;
ld.shared.u64 %rd848, [%rd847];
add.s64 %rd849, %rd45, %rd1508;
ld.shared.u64 %rd850, [%rd849];
st.shared.u64 [%rd847], %rd850;
st.shared.u64 [%rd849], %rd848;
add.s64 %rd852, %rd46, %rd839;
ld.shared.u8 %rs139, [%rd852];
add.s64 %rd853, %rd46, %rd843;
ld.shared.u8 %rs140, [%rd853];
st.shared.u8 [%rd852], %rs140;
st.shared.u8 [%rd853], %rs139;

BB18_179:
bar.sync 0;
ld.shared.f64 %fd69, [%rd198];
ld.shared.f64 %fd70, [%rd200];
setp.leu.f64	%p145, %fd70, %fd69;
@%p145 bra BB18_181;

cvt.u64.u32	%rd859, %r49;
add.s64 %rd861, %rd46, %rd859;
ld.shared.u8 %rs141, [%rd861];
mov.u32 %r1384, 1;
setp.ne.s16	%p146, %rs141, 0;
@%p146 bra BB18_182;

BB18_181:
add.s32 %r1285, %r49, 8;
cvt.u64.u32	%rd862, %r1285;
add.s64 %rd864, %rd46, %rd862;
ld.shared.u8 %rs142, [%rd864];
setp.eq.s16	%p147, %rs142, 0;
selp.u32	%r1384, 1, 0, %p147;

BB18_182:
bfe.u32 %r803, %r28, 7, 1;
setp.ne.s32	%p148, %r1384, %r803;
@%p148 bra BB18_184;

add.s32 %r1289, %r49, 8;
mul.wide.u32 %rd1506, %r1289, 8;
mul.wide.u32 %rd1505, %r49, 8;
cvt.u64.u32	%rd865, %r49;
st.shared.f64 [%rd200], %fd69;
cvt.u64.u32	%rd869, %r1289;
st.shared.f64 [%rd198], %fd70;
add.s64 %rd873, %rd45, %rd1505;
ld.shared.u64 %rd874, [%rd873];
add.s64 %rd875, %rd45, %rd1506;
ld.shared.u64 %rd876, [%rd875];
st.shared.u64 [%rd873], %rd876;
st.shared.u64 [%rd875], %rd874;
add.s64 %rd878, %rd46, %rd865;
ld.shared.u8 %rs143, [%rd878];
add.s64 %rd879, %rd46, %rd869;
ld.shared.u8 %rs144, [%rd879];
st.shared.u8 [%rd878], %rs144;
st.shared.u8 [%rd879], %rs143;

BB18_184:
bar.sync 0;
ld.shared.f64 %fd71, [%rd125];
ld.shared.f64 %fd72, [%rd127];
setp.leu.f64	%p149, %fd72, %fd71;
@%p149 bra BB18_186;

cvt.u64.u32	%rd885, %r41;
add.s64 %rd887, %rd46, %rd885;
ld.shared.u8 %rs145, [%rd887];
mov.u32 %r1385, 1;
setp.ne.s16	%p150, %rs145, 0;
@%p150 bra BB18_187;

BB18_186:
add.s32 %r1286, %r41, 4;
cvt.u64.u32	%rd888, %r1286;
add.s64 %rd890, %rd46, %rd888;
ld.shared.u8 %rs146, [%rd890];
setp.eq.s16	%p151, %rs146, 0;
selp.u32	%r1385, 1, 0, %p151;

BB18_187:
bfe.u32 %r825, %r28, 7, 1;
setp.ne.s32	%p152, %r1385, %r825;
@%p152 bra BB18_189;

add.s32 %r1302, %r41, 4;
mul.wide.u32 %rd1524, %r1302, 8;
mul.wide.u32 %rd1504, %r41, 8;
add.s32 %r1288, %r41, 4;
cvt.u64.u32	%rd891, %r41;
st.shared.f64 [%rd127], %fd71;
cvt.u64.u32	%rd895, %r1288;
st.shared.f64 [%rd125], %fd72;
add.s64 %rd899, %rd45, %rd1504;
ld.shared.u64 %rd900, [%rd899];
add.s64 %rd901, %rd45, %rd1524;
ld.shared.u64 %rd902, [%rd901];
st.shared.u64 [%rd899], %rd902;
st.shared.u64 [%rd901], %rd900;
add.s64 %rd904, %rd46, %rd891;
ld.shared.u8 %rs147, [%rd904];
add.s64 %rd905, %rd46, %rd895;
ld.shared.u8 %rs148, [%rd905];
st.shared.u8 [%rd904], %rs148;
st.shared.u8 [%rd905], %rs147;

BB18_189:
bar.sync 0;
ld.shared.f64 %fd73, [%rd78];
ld.shared.f64 %fd74, [%rd80];
setp.leu.f64	%p153, %fd74, %fd73;
@%p153 bra BB18_191;

cvt.u64.u32	%rd911, %r35;
add.s64 %rd913, %rd46, %rd911;
ld.shared.u8 %rs149, [%rd913];
mov.u32 %r1386, 1;
setp.ne.s16	%p154, %rs149, 0;
@%p154 bra BB18_192;

BB18_191:
add.s32 %r1301, %r35, 2;
cvt.u64.u32	%rd914, %r1301;
add.s64 %rd916, %rd46, %rd914;
ld.shared.u8 %rs150, [%rd916];
setp.eq.s16	%p155, %rs150, 0;
selp.u32	%r1386, 1, 0, %p155;

BB18_192:
bfe.u32 %r847, %r28, 7, 1;
setp.ne.s32	%p156, %r1386, %r847;
@%p156 bra BB18_194;

add.s32 %r1287, %r35, 2;
mul.wide.u32 %rd1503, %r1287, 8;
mul.wide.u32 %rd1502, %r35, 8;
cvt.u64.u32	%rd917, %r35;
st.shared.f64 [%rd80], %fd73;
cvt.u64.u32	%rd921, %r1287;
st.shared.f64 [%rd78], %fd74;
add.s64 %rd925, %rd45, %rd1502;
ld.shared.u64 %rd926, [%rd925];
add.s64 %rd927, %rd45, %rd1503;
ld.shared.u64 %rd928, [%rd927];
st.shared.u64 [%rd925], %rd928;
st.shared.u64 [%rd927], %rd926;
add.s64 %rd930, %rd46, %rd917;
ld.shared.u8 %rs151, [%rd930];
add.s64 %rd931, %rd46, %rd921;
ld.shared.u8 %rs152, [%rd931];
st.shared.u8 [%rd930], %rs152;
st.shared.u8 [%rd931], %rs151;

BB18_194:
bar.sync 0;
ld.shared.f64 %fd75, [%rd58+8];
ld.shared.f64 %fd76, [%rd58];
setp.leu.f64	%p157, %fd76, %fd75;
@%p157 bra BB18_196;

cvt.u64.u32	%rd935, %r30;
add.s64 %rd937, %rd46, %rd935;
ld.shared.u8 %rs153, [%rd937];
mov.u32 %r1387, 1;
setp.ne.s16	%p158, %rs153, 0;
@%p158 bra BB18_197;

BB18_196:
cvt.u64.u32	%rd938, %r30;
add.s64 %rd940, %rd46, %rd938;
ld.shared.u8 %rs154, [%rd940+1];
setp.eq.s16	%p159, %rs154, 0;
selp.u32	%r1387, 1, 0, %p159;

BB18_197:
bfe.u32 %r861, %r28, 7, 1;
setp.ne.s32	%p160, %r1387, %r861;
@%p160 bra BB18_199;

mul.wide.u32 %rd1501, %r30, 8;
cvt.u64.u32	%rd941, %r30;
st.shared.f64 [%rd58], %fd75;
st.shared.f64 [%rd58+8], %fd76;
add.s64 %rd946, %rd45, %rd1501;
ld.shared.u64 %rd947, [%rd946];
ld.shared.u64 %rd948, [%rd946+8];
st.shared.u64 [%rd946], %rd948;
st.shared.u64 [%rd946+8], %rd947;
add.s64 %rd950, %rd46, %rd941;
ld.shared.u8 %rs155, [%rd950];
ld.shared.u8 %rs156, [%rd950+1];
st.shared.u8 [%rd950], %rs156;
st.shared.u8 [%rd950+1], %rs155;

BB18_199:
bar.sync 0;
mov.u64 %rd1500, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r864, %r28, 255;
sub.s32 %r119, %r30, %r864;
add.s32 %r866, %r119, 256;
mul.wide.u32 %rd951, %r866, 8;
add.s64 %rd953, %rd1500, %rd951;
mul.wide.u32 %rd954, %r119, 8;
add.s64 %rd955, %rd1500, %rd954;
ld.shared.f64 %fd77, [%rd953];
ld.shared.f64 %fd78, [%rd955];
setp.leu.f64	%p161, %fd78, %fd77;
@%p161 bra BB18_201;

cvt.u64.u32	%rd956, %r119;
add.s64 %rd958, %rd46, %rd956;
ld.shared.u8 %rs157, [%rd958];
mov.u32 %r1388, 1;
setp.ne.s16	%p162, %rs157, 0;
@%p162 bra BB18_202;

BB18_201:
add.s32 %r1320, %r119, 256;
cvt.u64.u32	%rd959, %r1320;
add.s64 %rd961, %rd46, %rd959;
ld.shared.u8 %rs158, [%rd961];
setp.eq.s16	%p163, %rs158, 0;
selp.u32	%r1388, 1, 0, %p163;

BB18_202:
mov.u32 %r1330, %tid.x;
bfe.u32 %r878, %r1330, 8, 1;
setp.ne.s32	%p164, %r1388, %r878;
@%p164 bra BB18_204;

mul.wide.u32 %rd1561, %r119, 8;
mov.u64 %rd1560, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1559, %rd1560, %rd1561;
add.s32 %r1321, %r119, 256;
mul.wide.u32 %rd1546, %r1321, 8;
mul.wide.u32 %rd1491, %r119, 8;
add.s64 %rd964, %rd45, %rd1491;
add.s64 %rd966, %rd45, %rd1546;
cvt.u64.u32	%rd967, %r119;
st.shared.f64 [%rd1559], %fd77;
cvt.u64.u32	%rd971, %r1321;
st.shared.f64 [%rd953], %fd78;
ld.shared.u64 %rd974, [%rd964];
ld.shared.u64 %rd975, [%rd966];
st.shared.u64 [%rd964], %rd975;
st.shared.u64 [%rd966], %rd974;
add.s64 %rd977, %rd46, %rd967;
ld.shared.u8 %rs159, [%rd977];
add.s64 %rd978, %rd46, %rd971;
ld.shared.u8 %rs160, [%rd978];
st.shared.u8 [%rd977], %rs160;
st.shared.u8 [%rd978], %rs159;

BB18_204:
bar.sync 0;
ld.shared.f64 %fd79, [%rd750];
ld.shared.f64 %fd80, [%rd752];
setp.leu.f64	%p165, %fd80, %fd79;
@%p165 bra BB18_206;

cvt.u64.u32	%rd984, %r101;
add.s64 %rd986, %rd46, %rd984;
ld.shared.u8 %rs161, [%rd986];
mov.u32 %r1389, 1;
setp.ne.s16	%p166, %rs161, 0;
@%p166 bra BB18_207;

BB18_206:
add.s32 %r1275, %r101, 128;
cvt.u64.u32	%rd987, %r1275;
add.s64 %rd989, %rd46, %rd987;
ld.shared.u8 %rs162, [%rd989];
setp.eq.s16	%p167, %rs162, 0;
selp.u32	%r1389, 1, 0, %p167;

BB18_207:
mov.u32 %r1331, %tid.x;
bfe.u32 %r901, %r1331, 8, 1;
setp.ne.s32	%p168, %r1389, %r901;
@%p168 bra BB18_209;

add.s32 %r1277, %r101, 128;
mul.wide.u32 %rd1495, %r1277, 8;
mul.wide.u32 %rd1490, %r101, 8;
cvt.u64.u32	%rd990, %r101;
st.shared.f64 [%rd752], %fd79;
cvt.u64.u32	%rd994, %r1277;
st.shared.f64 [%rd750], %fd80;
add.s64 %rd998, %rd45, %rd1490;
ld.shared.u64 %rd999, [%rd998];
add.s64 %rd1000, %rd45, %rd1495;
ld.shared.u64 %rd1001, [%rd1000];
st.shared.u64 [%rd998], %rd1001;
st.shared.u64 [%rd1000], %rd999;
add.s64 %rd1003, %rd46, %rd990;
ld.shared.u8 %rs163, [%rd1003];
add.s64 %rd1004, %rd46, %rd994;
ld.shared.u8 %rs164, [%rd1004];
st.shared.u8 [%rd1003], %rs164;
st.shared.u8 [%rd1004], %rs163;

BB18_209:
bar.sync 0;
ld.shared.f64 %fd81, [%rd573];
ld.shared.f64 %fd82, [%rd575];
setp.leu.f64	%p169, %fd82, %fd81;
@%p169 bra BB18_211;

cvt.u64.u32	%rd1010, %r85;
add.s64 %rd1012, %rd46, %rd1010;
ld.shared.u8 %rs165, [%rd1012];
mov.u32 %r1390, 1;
setp.ne.s16	%p170, %rs165, 0;
@%p170 bra BB18_212;

BB18_211:
add.s32 %r1263, %r85, 64;
cvt.u64.u32	%rd1013, %r1263;
add.s64 %rd1015, %rd46, %rd1013;
ld.shared.u8 %rs166, [%rd1015];
setp.eq.s16	%p171, %rs166, 0;
selp.u32	%r1390, 1, 0, %p171;

BB18_212:
mov.u32 %r1327, %tid.x;
bfe.u32 %r923, %r1327, 8, 1;
setp.ne.s32	%p172, %r1390, %r923;
@%p172 bra BB18_214;

add.s32 %r1274, %r85, 64;
mul.wide.u32 %rd1489, %r1274, 8;
mul.wide.u32 %rd1488, %r85, 8;
cvt.u64.u32	%rd1016, %r85;
st.shared.f64 [%rd575], %fd81;
cvt.u64.u32	%rd1020, %r1274;
st.shared.f64 [%rd573], %fd82;
add.s64 %rd1024, %rd45, %rd1488;
ld.shared.u64 %rd1025, [%rd1024];
add.s64 %rd1026, %rd45, %rd1489;
ld.shared.u64 %rd1027, [%rd1026];
st.shared.u64 [%rd1024], %rd1027;
st.shared.u64 [%rd1026], %rd1025;
add.s64 %rd1029, %rd46, %rd1016;
ld.shared.u8 %rs167, [%rd1029];
add.s64 %rd1030, %rd46, %rd1020;
ld.shared.u8 %rs168, [%rd1030];
st.shared.u8 [%rd1029], %rs168;
st.shared.u8 [%rd1030], %rs167;

BB18_214:
bar.sync 0;
ld.shared.f64 %fd83, [%rd422];
ld.shared.f64 %fd84, [%rd424];
setp.leu.f64	%p173, %fd84, %fd83;
@%p173 bra BB18_216;

cvt.u64.u32	%rd1036, %r71;
add.s64 %rd1038, %rd46, %rd1036;
ld.shared.u8 %rs169, [%rd1038];
mov.u32 %r1391, 1;
setp.ne.s16	%p174, %rs169, 0;
@%p174 bra BB18_217;

BB18_216:
add.s32 %r1264, %r71, 32;
cvt.u64.u32	%rd1039, %r1264;
add.s64 %rd1041, %rd46, %rd1039;
ld.shared.u8 %rs170, [%rd1041];
setp.eq.s16	%p175, %rs170, 0;
selp.u32	%r1391, 1, 0, %p175;

BB18_217:
mov.u32 %r1328, %tid.x;
bfe.u32 %r945, %r1328, 8, 1;
setp.ne.s32	%p176, %r1391, %r945;
@%p176 bra BB18_219;

add.s32 %r1273, %r71, 32;
mul.wide.u32 %rd1487, %r1273, 8;
mul.wide.u32 %rd1486, %r71, 8;
cvt.u64.u32	%rd1042, %r71;
st.shared.f64 [%rd424], %fd83;
cvt.u64.u32	%rd1046, %r1273;
st.shared.f64 [%rd422], %fd84;
add.s64 %rd1050, %rd45, %rd1486;
ld.shared.u64 %rd1051, [%rd1050];
add.s64 %rd1052, %rd45, %rd1487;
ld.shared.u64 %rd1053, [%rd1052];
st.shared.u64 [%rd1050], %rd1053;
st.shared.u64 [%rd1052], %rd1051;
add.s64 %rd1055, %rd46, %rd1042;
ld.shared.u8 %rs171, [%rd1055];
add.s64 %rd1056, %rd46, %rd1046;
ld.shared.u8 %rs172, [%rd1056];
st.shared.u8 [%rd1055], %rs172;
st.shared.u8 [%rd1056], %rs171;

BB18_219:
bar.sync 0;
ld.shared.f64 %fd85, [%rd297];
ld.shared.f64 %fd86, [%rd299];
setp.leu.f64	%p177, %fd86, %fd85;
@%p177 bra BB18_221;

cvt.u64.u32	%rd1062, %r59;
add.s64 %rd1064, %rd46, %rd1062;
ld.shared.u8 %rs173, [%rd1064];
mov.u32 %r1392, 1;
setp.ne.s16	%p178, %rs173, 0;
@%p178 bra BB18_222;

BB18_221:
add.s32 %r1265, %r59, 16;
cvt.u64.u32	%rd1065, %r1265;
add.s64 %rd1067, %rd46, %rd1065;
ld.shared.u8 %rs174, [%rd1067];
setp.eq.s16	%p179, %rs174, 0;
selp.u32	%r1392, 1, 0, %p179;

BB18_222:
mov.u32 %r1329, %tid.x;
bfe.u32 %r967, %r1329, 8, 1;
setp.ne.s32	%p180, %r1392, %r967;
@%p180 bra BB18_224;

add.s32 %r1272, %r59, 16;
mul.wide.u32 %rd1485, %r1272, 8;
mul.wide.u32 %rd1484, %r59, 8;
cvt.u64.u32	%rd1068, %r59;
st.shared.f64 [%rd299], %fd85;
cvt.u64.u32	%rd1072, %r1272;
st.shared.f64 [%rd297], %fd86;
add.s64 %rd1076, %rd45, %rd1484;
ld.shared.u64 %rd1077, [%rd1076];
add.s64 %rd1078, %rd45, %rd1485;
ld.shared.u64 %rd1079, [%rd1078];
st.shared.u64 [%rd1076], %rd1079;
st.shared.u64 [%rd1078], %rd1077;
add.s64 %rd1081, %rd46, %rd1068;
ld.shared.u8 %rs175, [%rd1081];
add.s64 %rd1082, %rd46, %rd1072;
ld.shared.u8 %rs176, [%rd1082];
st.shared.u8 [%rd1081], %rs176;
st.shared.u8 [%rd1082], %rs175;

BB18_224:
bar.sync 0;
ld.shared.f64 %fd87, [%rd198];
ld.shared.f64 %fd88, [%rd200];
setp.leu.f64	%p181, %fd88, %fd87;
@%p181 bra BB18_226;

cvt.u64.u32	%rd1088, %r49;
add.s64 %rd1090, %rd46, %rd1088;
ld.shared.u8 %rs177, [%rd1090];
mov.u32 %r1393, 1;
setp.ne.s16	%p182, %rs177, 0;
@%p182 bra BB18_227;

BB18_226:
add.s32 %r1266, %r49, 8;
cvt.u64.u32	%rd1091, %r1266;
add.s64 %rd1093, %rd46, %rd1091;
ld.shared.u8 %rs178, [%rd1093];
setp.eq.s16	%p183, %rs178, 0;
selp.u32	%r1393, 1, 0, %p183;

BB18_227:
mov.u32 %r1324, %tid.x;
bfe.u32 %r989, %r1324, 8, 1;
setp.ne.s32	%p184, %r1393, %r989;
@%p184 bra BB18_229;

add.s32 %r1271, %r49, 8;
mul.wide.u32 %rd1483, %r1271, 8;
mul.wide.u32 %rd1482, %r49, 8;
cvt.u64.u32	%rd1094, %r49;
st.shared.f64 [%rd200], %fd87;
cvt.u64.u32	%rd1098, %r1271;
st.shared.f64 [%rd198], %fd88;
add.s64 %rd1102, %rd45, %rd1482;
ld.shared.u64 %rd1103, [%rd1102];
add.s64 %rd1104, %rd45, %rd1483;
ld.shared.u64 %rd1105, [%rd1104];
st.shared.u64 [%rd1102], %rd1105;
st.shared.u64 [%rd1104], %rd1103;
add.s64 %rd1107, %rd46, %rd1094;
ld.shared.u8 %rs179, [%rd1107];
add.s64 %rd1108, %rd46, %rd1098;
ld.shared.u8 %rs180, [%rd1108];
st.shared.u8 [%rd1107], %rs180;
st.shared.u8 [%rd1108], %rs179;

BB18_229:
bar.sync 0;
ld.shared.f64 %fd89, [%rd125];
ld.shared.f64 %fd90, [%rd127];
setp.leu.f64	%p185, %fd90, %fd89;
@%p185 bra BB18_231;

cvt.u64.u32	%rd1114, %r41;
add.s64 %rd1116, %rd46, %rd1114;
ld.shared.u8 %rs181, [%rd1116];
mov.u32 %r1394, 1;
setp.ne.s16	%p186, %rs181, 0;
@%p186 bra BB18_232;

BB18_231:
add.s32 %r1267, %r41, 4;
cvt.u64.u32	%rd1117, %r1267;
add.s64 %rd1119, %rd46, %rd1117;
ld.shared.u8 %rs182, [%rd1119];
setp.eq.s16	%p187, %rs182, 0;
selp.u32	%r1394, 1, 0, %p187;

BB18_232:
mov.u32 %r1325, %tid.x;
bfe.u32 %r1011, %r1325, 8, 1;
setp.ne.s32	%p188, %r1394, %r1011;
@%p188 bra BB18_234;

add.s32 %r1276, %r41, 4;
mul.wide.u32 %rd1494, %r1276, 8;
mul.wide.u32 %rd1481, %r41, 8;
add.s32 %r1270, %r41, 4;
cvt.u64.u32	%rd1120, %r41;
st.shared.f64 [%rd127], %fd89;
cvt.u64.u32	%rd1124, %r1270;
st.shared.f64 [%rd125], %fd90;
add.s64 %rd1128, %rd45, %rd1481;
ld.shared.u64 %rd1129, [%rd1128];
add.s64 %rd1130, %rd45, %rd1494;
ld.shared.u64 %rd1131, [%rd1130];
st.shared.u64 [%rd1128], %rd1131;
st.shared.u64 [%rd1130], %rd1129;
add.s64 %rd1133, %rd46, %rd1120;
ld.shared.u8 %rs183, [%rd1133];
add.s64 %rd1134, %rd46, %rd1124;
ld.shared.u8 %rs184, [%rd1134];
st.shared.u8 [%rd1133], %rs184;
st.shared.u8 [%rd1134], %rs183;

BB18_234:
bar.sync 0;
ld.shared.f64 %fd91, [%rd78];
ld.shared.f64 %fd92, [%rd80];
setp.leu.f64	%p189, %fd92, %fd91;
@%p189 bra BB18_236;

cvt.u64.u32	%rd1140, %r35;
add.s64 %rd1142, %rd46, %rd1140;
ld.shared.u8 %rs185, [%rd1142];
mov.u32 %r1395, 1;
setp.ne.s16	%p190, %rs185, 0;
@%p190 bra BB18_237;

BB18_236:
add.s32 %r1268, %r35, 2;
cvt.u64.u32	%rd1143, %r1268;
add.s64 %rd1145, %rd46, %rd1143;
ld.shared.u8 %rs186, [%rd1145];
setp.eq.s16	%p191, %rs186, 0;
selp.u32	%r1395, 1, 0, %p191;

BB18_237:
mov.u32 %r1326, %tid.x;
bfe.u32 %r1033, %r1326, 8, 1;
setp.ne.s32	%p192, %r1395, %r1033;
@%p192 bra BB18_239;

add.s32 %r1269, %r35, 2;
mul.wide.u32 %rd1480, %r1269, 8;
mul.wide.u32 %rd1479, %r35, 8;
cvt.u64.u32	%rd1146, %r35;
st.shared.f64 [%rd80], %fd91;
cvt.u64.u32	%rd1150, %r1269;
st.shared.f64 [%rd78], %fd92;
add.s64 %rd1154, %rd45, %rd1479;
ld.shared.u64 %rd1155, [%rd1154];
add.s64 %rd1156, %rd45, %rd1480;
ld.shared.u64 %rd1157, [%rd1156];
st.shared.u64 [%rd1154], %rd1157;
st.shared.u64 [%rd1156], %rd1155;
add.s64 %rd1159, %rd46, %rd1146;
ld.shared.u8 %rs187, [%rd1159];
add.s64 %rd1160, %rd46, %rd1150;
ld.shared.u8 %rs188, [%rd1160];
st.shared.u8 [%rd1159], %rs188;
st.shared.u8 [%rd1160], %rs187;

BB18_239:
bar.sync 0;
ld.shared.f64 %fd93, [%rd58+8];
ld.shared.f64 %fd94, [%rd58];
setp.leu.f64	%p193, %fd94, %fd93;
@%p193 bra BB18_241;

cvt.u64.u32	%rd1164, %r30;
add.s64 %rd1166, %rd46, %rd1164;
ld.shared.u8 %rs189, [%rd1166];
mov.u32 %r1396, 1;
setp.ne.s16	%p194, %rs189, 0;
@%p194 bra BB18_242;

BB18_241:
cvt.u64.u32	%rd1167, %r30;
add.s64 %rd1169, %rd46, %rd1167;
ld.shared.u8 %rs190, [%rd1169+1];
setp.eq.s16	%p195, %rs190, 0;
selp.u32	%r1396, 1, 0, %p195;

BB18_242:
mov.u32 %r1278, %tid.x;
bfe.u32 %r1047, %r1278, 8, 1;
setp.ne.s32	%p196, %r1396, %r1047;
@%p196 bra BB18_244;

mul.wide.u32 %rd1493, %r30, 8;
cvt.u64.u32	%rd1170, %r30;
st.shared.f64 [%rd58], %fd93;
st.shared.f64 [%rd58+8], %fd94;
add.s64 %rd1175, %rd45, %rd1493;
ld.shared.u64 %rd1176, [%rd1175];
ld.shared.u64 %rd1177, [%rd1175+8];
st.shared.u64 [%rd1175], %rd1177;
st.shared.u64 [%rd1175+8], %rd1176;
add.s64 %rd1179, %rd46, %rd1170;
ld.shared.u8 %rs191, [%rd1179];
ld.shared.u8 %rs192, [%rd1179+1];
st.shared.u8 [%rd1179], %rs192;
st.shared.u8 [%rd1179+1], %rs191;

BB18_244:
bar.sync 0;
mov.u32 %r1279, %tid.x;
mov.u64 %rd1478, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1050, %r1279, 511;
sub.s32 %r1051, %r30, %r1050;
add.s32 %r1052, %r1051, 512;
mul.wide.u32 %rd1180, %r1052, 8;
add.s64 %rd1182, %rd1478, %rd1180;
mul.wide.u32 %rd1183, %r1051, 8;
add.s64 %rd1184, %rd1478, %rd1183;
ld.shared.f64 %fd95, [%rd1182];
ld.shared.f64 %fd96, [%rd1184];
setp.leu.f64	%p197, %fd96, %fd95;
@%p197 bra BB18_246;

cvt.u64.u32	%rd1185, %r1051;
add.s64 %rd1187, %rd46, %rd1185;
ld.shared.u8 %rs193, [%rd1187];
setp.ne.s16	%p198, %rs193, 0;
@%p198 bra BB18_248;

BB18_246:
add.s32 %r1281, %r1051, 512;
cvt.u64.u32	%rd1188, %r1281;
add.s64 %rd1190, %rd46, %rd1188;
ld.shared.u8 %rs1, [%rd1190];
setp.eq.s16	%p199, %rs1, 0;
@%p199 bra BB18_248;

mul.wide.u32 %rd1552, %r1052, 8;
mov.u64 %rd1551, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1550, %rd1551, %rd1552;
mul.wide.u32 %rd1499, %r1051, 8;
mov.u64 %rd1498, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1497, %rd1498, %rd1499;
add.s32 %r1282, %r1051, 512;
mul.wide.u32 %rd1462, %r1282, 8;
mul.wide.u32 %rd1461, %r1051, 8;
cvt.u64.u32	%rd1191, %r1051;
st.shared.f64 [%rd1497], %fd95;
st.shared.f64 [%rd1550], %fd96;
add.s64 %rd1199, %rd45, %rd1461;
ld.shared.u64 %rd1200, [%rd1199];
add.s64 %rd1201, %rd45, %rd1462;
ld.shared.u64 %rd1202, [%rd1201];
st.shared.u64 [%rd1199], %rd1202;
st.shared.u64 [%rd1201], %rd1200;
add.s64 %rd1204, %rd46, %rd1191;
ld.shared.u8 %rs194, [%rd1204];
st.shared.u8 [%rd1204], %rs1;
st.shared.u8 [%rd1190], %rs194;

BB18_248:
bar.sync 0;
mul.wide.u32 %rd1558, %r119, 8;
mov.u64 %rd1557, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1556, %rd1557, %rd1558;
ld.shared.f64 %fd97, [%rd953];
ld.shared.f64 %fd98, [%rd1556];
setp.leu.f64	%p200, %fd98, %fd97;
@%p200 bra BB18_250;

cvt.u64.u32	%rd1211, %r119;
add.s64 %rd1213, %rd46, %rd1211;
ld.shared.u8 %rs195, [%rd1213];
setp.ne.s16	%p201, %rs195, 0;
@%p201 bra BB18_252;

BB18_250:
add.s32 %r1237, %r119, 256;
cvt.u64.u32	%rd1214, %r1237;
add.s64 %rd1216, %rd46, %rd1214;
ld.shared.u8 %rs2, [%rd1216];
setp.eq.s16	%p202, %rs2, 0;
@%p202 bra BB18_252;

mul.wide.u32 %rd1555, %r119, 8;
mov.u64 %rd1554, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1553, %rd1554, %rd1555;
mul.wide.u32 %rd1496, %r866, 8;
mul.wide.u32 %rd1463, %r119, 8;
cvt.u64.u32	%rd1217, %r119;
st.shared.f64 [%rd1553], %fd97;
st.shared.f64 [%rd953], %fd98;
add.s64 %rd1225, %rd45, %rd1463;
ld.shared.u64 %rd1226, [%rd1225];
add.s64 %rd1227, %rd45, %rd1496;
ld.shared.u64 %rd1228, [%rd1227];
st.shared.u64 [%rd1225], %rd1228;
st.shared.u64 [%rd1227], %rd1226;
add.s64 %rd1230, %rd46, %rd1217;
ld.shared.u8 %rs196, [%rd1230];
st.shared.u8 [%rd1230], %rs2;
st.shared.u8 [%rd1216], %rs196;

BB18_252:
bar.sync 0;
ld.shared.f64 %fd99, [%rd750];
ld.shared.f64 %fd100, [%rd752];
setp.leu.f64	%p203, %fd100, %fd99;
@%p203 bra BB18_254;

cvt.u64.u32	%rd1237, %r101;
add.s64 %rd1239, %rd46, %rd1237;
ld.shared.u8 %rs197, [%rd1239];
setp.ne.s16	%p204, %rs197, 0;
@%p204 bra BB18_256;

BB18_254:
add.s32 %r1238, %r101, 128;
cvt.u64.u32	%rd1240, %r1238;
add.s64 %rd1242, %rd46, %rd1240;
ld.shared.u8 %rs3, [%rd1242];
setp.eq.s16	%p205, %rs3, 0;
@%p205 bra BB18_256;

add.s32 %r1239, %r101, 128;
mul.wide.u32 %rd1465, %r1239, 8;
mul.wide.u32 %rd1464, %r101, 8;
cvt.u64.u32	%rd1243, %r101;
st.shared.f64 [%rd752], %fd99;
st.shared.f64 [%rd750], %fd100;
add.s64 %rd1251, %rd45, %rd1464;
ld.shared.u64 %rd1252, [%rd1251];
add.s64 %rd1253, %rd45, %rd1465;
ld.shared.u64 %rd1254, [%rd1253];
st.shared.u64 [%rd1251], %rd1254;
st.shared.u64 [%rd1253], %rd1252;
add.s64 %rd1256, %rd46, %rd1243;
ld.shared.u8 %rs198, [%rd1256];
st.shared.u8 [%rd1256], %rs3;
st.shared.u8 [%rd1242], %rs198;

BB18_256:
bar.sync 0;
ld.shared.f64 %fd101, [%rd573];
ld.shared.f64 %fd102, [%rd575];
setp.leu.f64	%p206, %fd102, %fd101;
@%p206 bra BB18_258;

cvt.u64.u32	%rd1263, %r85;
add.s64 %rd1265, %rd46, %rd1263;
ld.shared.u8 %rs199, [%rd1265];
setp.ne.s16	%p207, %rs199, 0;
@%p207 bra BB18_260;

BB18_258:
add.s32 %r1240, %r85, 64;
cvt.u64.u32	%rd1266, %r1240;
add.s64 %rd1268, %rd46, %rd1266;
ld.shared.u8 %rs4, [%rd1268];
setp.eq.s16	%p208, %rs4, 0;
@%p208 bra BB18_260;

add.s32 %r1241, %r85, 64;
mul.wide.u32 %rd1467, %r1241, 8;
mul.wide.u32 %rd1466, %r85, 8;
cvt.u64.u32	%rd1269, %r85;
st.shared.f64 [%rd575], %fd101;
st.shared.f64 [%rd573], %fd102;
add.s64 %rd1277, %rd45, %rd1466;
ld.shared.u64 %rd1278, [%rd1277];
add.s64 %rd1279, %rd45, %rd1467;
ld.shared.u64 %rd1280, [%rd1279];
st.shared.u64 [%rd1277], %rd1280;
st.shared.u64 [%rd1279], %rd1278;
add.s64 %rd1282, %rd46, %rd1269;
ld.shared.u8 %rs200, [%rd1282];
st.shared.u8 [%rd1282], %rs4;
st.shared.u8 [%rd1268], %rs200;

BB18_260:
bar.sync 0;
ld.shared.f64 %fd103, [%rd422];
ld.shared.f64 %fd104, [%rd424];
setp.leu.f64	%p209, %fd104, %fd103;
@%p209 bra BB18_262;

cvt.u64.u32	%rd1289, %r71;
add.s64 %rd1291, %rd46, %rd1289;
ld.shared.u8 %rs201, [%rd1291];
setp.ne.s16	%p210, %rs201, 0;
@%p210 bra BB18_264;

BB18_262:
add.s32 %r1242, %r71, 32;
cvt.u64.u32	%rd1292, %r1242;
add.s64 %rd1294, %rd46, %rd1292;
ld.shared.u8 %rs5, [%rd1294];
setp.eq.s16	%p211, %rs5, 0;
@%p211 bra BB18_264;

add.s32 %r1243, %r71, 32;
mul.wide.u32 %rd1469, %r1243, 8;
mul.wide.u32 %rd1468, %r71, 8;
cvt.u64.u32	%rd1295, %r71;
st.shared.f64 [%rd424], %fd103;
st.shared.f64 [%rd422], %fd104;
add.s64 %rd1303, %rd45, %rd1468;
ld.shared.u64 %rd1304, [%rd1303];
add.s64 %rd1305, %rd45, %rd1469;
ld.shared.u64 %rd1306, [%rd1305];
st.shared.u64 [%rd1303], %rd1306;
st.shared.u64 [%rd1305], %rd1304;
add.s64 %rd1308, %rd46, %rd1295;
ld.shared.u8 %rs202, [%rd1308];
st.shared.u8 [%rd1308], %rs5;
st.shared.u8 [%rd1294], %rs202;

BB18_264:
bar.sync 0;
ld.shared.f64 %fd105, [%rd297];
ld.shared.f64 %fd106, [%rd299];
setp.leu.f64	%p212, %fd106, %fd105;
@%p212 bra BB18_266;

cvt.u64.u32	%rd1315, %r59;
add.s64 %rd1317, %rd46, %rd1315;
ld.shared.u8 %rs203, [%rd1317];
setp.ne.s16	%p213, %rs203, 0;
@%p213 bra BB18_268;

BB18_266:
add.s32 %r1244, %r59, 16;
cvt.u64.u32	%rd1318, %r1244;
add.s64 %rd1320, %rd46, %rd1318;
ld.shared.u8 %rs6, [%rd1320];
setp.eq.s16	%p214, %rs6, 0;
@%p214 bra BB18_268;

add.s32 %r1245, %r59, 16;
mul.wide.u32 %rd1471, %r1245, 8;
mul.wide.u32 %rd1470, %r59, 8;
cvt.u64.u32	%rd1321, %r59;
st.shared.f64 [%rd299], %fd105;
st.shared.f64 [%rd297], %fd106;
add.s64 %rd1329, %rd45, %rd1470;
ld.shared.u64 %rd1330, [%rd1329];
add.s64 %rd1331, %rd45, %rd1471;
ld.shared.u64 %rd1332, [%rd1331];
st.shared.u64 [%rd1329], %rd1332;
st.shared.u64 [%rd1331], %rd1330;
add.s64 %rd1334, %rd46, %rd1321;
ld.shared.u8 %rs204, [%rd1334];
st.shared.u8 [%rd1334], %rs6;
st.shared.u8 [%rd1320], %rs204;

BB18_268:
bar.sync 0;
ld.shared.f64 %fd107, [%rd198];
ld.shared.f64 %fd108, [%rd200];
setp.leu.f64	%p215, %fd108, %fd107;
@%p215 bra BB18_270;

cvt.u64.u32	%rd1341, %r49;
add.s64 %rd1343, %rd46, %rd1341;
ld.shared.u8 %rs205, [%rd1343];
setp.ne.s16	%p216, %rs205, 0;
@%p216 bra BB18_272;

BB18_270:
add.s32 %r1246, %r49, 8;
cvt.u64.u32	%rd1344, %r1246;
add.s64 %rd1346, %rd46, %rd1344;
ld.shared.u8 %rs7, [%rd1346];
setp.eq.s16	%p217, %rs7, 0;
@%p217 bra BB18_272;

add.s32 %r1247, %r49, 8;
mul.wide.u32 %rd1473, %r1247, 8;
mul.wide.u32 %rd1472, %r49, 8;
cvt.u64.u32	%rd1347, %r49;
st.shared.f64 [%rd200], %fd107;
st.shared.f64 [%rd198], %fd108;
add.s64 %rd1355, %rd45, %rd1472;
ld.shared.u64 %rd1356, [%rd1355];
add.s64 %rd1357, %rd45, %rd1473;
ld.shared.u64 %rd1358, [%rd1357];
st.shared.u64 [%rd1355], %rd1358;
st.shared.u64 [%rd1357], %rd1356;
add.s64 %rd1360, %rd46, %rd1347;
ld.shared.u8 %rs206, [%rd1360];
st.shared.u8 [%rd1360], %rs7;
st.shared.u8 [%rd1346], %rs206;

BB18_272:
bar.sync 0;
ld.shared.f64 %fd109, [%rd125];
ld.shared.f64 %fd110, [%rd127];
setp.leu.f64	%p218, %fd110, %fd109;
@%p218 bra BB18_274;

cvt.u64.u32	%rd1367, %r41;
add.s64 %rd1369, %rd46, %rd1367;
ld.shared.u8 %rs207, [%rd1369];
setp.ne.s16	%p219, %rs207, 0;
@%p219 bra BB18_276;

BB18_274:
add.s32 %r1248, %r41, 4;
cvt.u64.u32	%rd1370, %r1248;
add.s64 %rd1372, %rd46, %rd1370;
ld.shared.u8 %rs8, [%rd1372];
setp.eq.s16	%p220, %rs8, 0;
@%p220 bra BB18_276;

add.s32 %r1249, %r41, 4;
mul.wide.u32 %rd1475, %r1249, 8;
mul.wide.u32 %rd1474, %r41, 8;
cvt.u64.u32	%rd1373, %r41;
st.shared.f64 [%rd127], %fd109;
st.shared.f64 [%rd125], %fd110;
add.s64 %rd1381, %rd45, %rd1474;
ld.shared.u64 %rd1382, [%rd1381];
add.s64 %rd1383, %rd45, %rd1475;
ld.shared.u64 %rd1384, [%rd1383];
st.shared.u64 [%rd1381], %rd1384;
st.shared.u64 [%rd1383], %rd1382;
add.s64 %rd1386, %rd46, %rd1373;
ld.shared.u8 %rs208, [%rd1386];
st.shared.u8 [%rd1386], %rs8;
st.shared.u8 [%rd1372], %rs208;

BB18_276:
bar.sync 0;
ld.shared.f64 %fd111, [%rd78];
ld.shared.f64 %fd112, [%rd80];
setp.leu.f64	%p221, %fd112, %fd111;
@%p221 bra BB18_278;

cvt.u64.u32	%rd1393, %r35;
add.s64 %rd1395, %rd46, %rd1393;
ld.shared.u8 %rs209, [%rd1395];
setp.ne.s16	%p222, %rs209, 0;
@%p222 bra BB18_280;

BB18_278:
add.s32 %r1250, %r35, 2;
cvt.u64.u32	%rd1396, %r1250;
add.s64 %rd1398, %rd46, %rd1396;
ld.shared.u8 %rs9, [%rd1398];
setp.eq.s16	%p223, %rs9, 0;
@%p223 bra BB18_280;

add.s32 %r1251, %r35, 2;
mul.wide.u32 %rd1477, %r1251, 8;
mul.wide.u32 %rd1476, %r35, 8;
cvt.u64.u32	%rd1399, %r35;
st.shared.f64 [%rd80], %fd111;
st.shared.f64 [%rd78], %fd112;
add.s64 %rd1407, %rd45, %rd1476;
ld.shared.u64 %rd1408, [%rd1407];
add.s64 %rd1409, %rd45, %rd1477;
ld.shared.u64 %rd1410, [%rd1409];
st.shared.u64 [%rd1407], %rd1410;
st.shared.u64 [%rd1409], %rd1408;
add.s64 %rd1412, %rd46, %rd1399;
ld.shared.u8 %rs210, [%rd1412];
st.shared.u8 [%rd1412], %rs9;
st.shared.u8 [%rd1398], %rs210;

BB18_280:
bar.sync 0;
ld.shared.f64 %fd113, [%rd58+8];
ld.shared.f64 %fd114, [%rd58];
setp.leu.f64	%p224, %fd114, %fd113;
@%p224 bra BB18_282;

cvt.u64.u32	%rd1417, %r30;
add.s64 %rd1419, %rd46, %rd1417;
ld.shared.u8 %rs211, [%rd1419];
setp.ne.s16	%p225, %rs211, 0;
@%p225 bra BB18_284;

BB18_282:
cvt.u64.u32	%rd1420, %r30;
add.s64 %rd1422, %rd46, %rd1420;
ld.shared.u8 %rs10, [%rd1422+1];
setp.eq.s16	%p226, %rs10, 0;
@%p226 bra BB18_284;

mul.wide.u32 %rd1492, %r30, 8;
st.shared.f64 [%rd58], %fd113;
st.shared.f64 [%rd58+8], %fd114;
add.s64 %rd1428, %rd45, %rd1492;
ld.shared.u64 %rd1429, [%rd1428];
ld.shared.u64 %rd1430, [%rd1428+8];
st.shared.u64 [%rd1428], %rd1430;
st.shared.u64 [%rd1428+8], %rd1429;
ld.shared.u8 %rs212, [%rd1422];
st.shared.u8 [%rd1422], %rs10;
st.shared.u8 [%rd1422+1], %rs212;

BB18_284:
ld.param.u32 %r1253, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1252, %tid.x;
setp.lt.u32	%p228, %r1252, %r1253;
bar.sync 0;
@!%p228 bra BB18_286;
bra.uni BB18_285;

BB18_285:
mov.u32 %r1280, %tid.x;
ld.param.u32 %r1262, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1261, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd117, [%rd16];
ld.local.u64 %rd1436, [%rd2];
cvta.to.global.u64 %rd1437, %rd1436;
mad.lo.s32 %r1229, %r1280, %r1261, %r16;
mul.wide.u32 %rd1438, %r1229, 8;
add.s64 %rd1439, %rd1437, %rd1438;
st.global.f64 [%rd1439], %fd117;
ld.shared.u64 %rd1442, [%rd17];
ld.local.u64 %rd1443, [%rd3];
cvta.to.global.u64 %rd1444, %rd1443;
mad.lo.s32 %r1230, %r1280, %r1262, %r27;
mul.wide.u32 %rd1445, %r1230, 8;
add.s64 %rd1446, %rd1444, %rd1445;
st.global.u64 [%rd1446], %rd1442;

BB18_286:
mov.u32 %r1256, %tid.x;
ld.param.u32 %r1255, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1254, %r1256, 512;
setp.ge.u32	%p229, %r1254, %r1255;
@%p229 bra BB18_288;

mov.u32 %r1260, %tid.x;
add.s32 %r1259, %r1260, 512;
ld.param.u32 %r1258, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1257, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd118, [%rd16+4096];
ld.local.u64 %rd1450, [%rd2];
cvta.to.global.u64 %rd1451, %rd1450;
mad.lo.s32 %r1235, %r1259, %r1257, %r16;
mul.wide.u32 %rd1452, %r1235, 8;
add.s64 %rd1453, %rd1451, %rd1452;
st.global.f64 [%rd1453], %fd118;
ld.shared.u64 %rd1456, [%rd17+4096];
ld.local.u64 %rd1457, [%rd3];
cvta.to.global.u64 %rd1458, %rd1457;
mad.lo.s32 %r1236, %r1259, %r1258, %r27;
mul.wide.u32 %rd1459, %r1236, 8;
add.s64 %rd1460, %rd1458, %rd1459;
st.global.u64 [%rd1460], %rd1456;

BB18_288:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot19[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<213>;
.reg .b32 %r<1397>;
.reg .f64 %fd<121>;
.reg .b64 %rd<1567>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1566, __local_depot19;
cvta.local.u64 %SP, %rd1566;
ld.param.u32 %r140, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r141, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r142, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r143, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r1332, 0;
mov.pred %p4, 0;
@%p4 bra BB19_2;

BB19_1:
mul.wide.s32 %rd23, %r1332, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r1332, %r1332, 1;
setp.lt.u32	%p5, %r1332, 27;
@%p5 bra BB19_1;

BB19_2:
mov.u32 %r1333, 0;
@%p4 bra BB19_4;

BB19_3:
mul.wide.s32 %rd27, %r1333, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r1333, %r1333, 1;
setp.lt.u32	%p7, %r1333, 27;
@%p7 bra BB19_3;

BB19_4:
mov.u32 %r146, %nctaid.y;
mov.u32 %r147, %ctaid.z;
mov.u32 %r148, %ctaid.y;
mad.lo.s32 %r149, %r146, %r147, %r148;
mov.u32 %r150, %nctaid.x;
mov.u32 %r151, %ctaid.x;
mad.lo.s32 %r5, %r149, %r150, %r151;
setp.ge.u32	%p8, %r5, %r140;
@%p8 bra BB19_288;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1334, %r6, -1;
mov.u32 %r152, 0;
setp.lt.s32	%p9, %r1334, 1;
mov.u32 %r1343, %r5;
mov.u32 %r1350, %r152;
@%p9 bra BB19_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd1562, %rd2, %rd31;
mov.u32 %r1351, 0;
mov.u32 %r1344, %r5;

BB19_7:
ld.local.u32 %r154, [%rd1562+4];
rem.u32 %r155, %r1344, %r154;
ld.local.u32 %r156, [%rd1562+104];
mad.lo.s32 %r1351, %r156, %r155, %r1351;
div.u32 %r1344, %r1344, %r154;
add.s64 %rd1562, %rd1562, -4;
add.s32 %r1334, %r1334, -1;
setp.gt.s32	%p10, %r1334, 0;
mov.u32 %r1339, %r1344;
mov.u32 %r1343, %r1339;
mov.u32 %r1345, %r1351;
mov.u32 %r1350, %r1345;
@%p10 bra BB19_7;

BB19_8:
mov.u32 %r15, %r1350;
mov.u32 %r14, %r1343;
ld.local.u32 %r158, [%rd2+108];
mad.lo.s32 %r16, %r158, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1335, %r17, -1;
setp.lt.s32	%p11, %r1335, 1;
mov.u32 %r1341, %r5;
mov.u32 %r1348, %r152;
@%p11 bra BB19_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd1563, %rd3, %rd32;
mov.u32 %r1349, 0;
mov.u32 %r1342, %r5;

BB19_10:
ld.local.u32 %r160, [%rd1563+4];
rem.u32 %r161, %r1342, %r160;
ld.local.u32 %r162, [%rd1563+104];
mad.lo.s32 %r1349, %r162, %r161, %r1349;
div.u32 %r1342, %r1342, %r160;
add.s64 %rd1563, %rd1563, -4;
add.s32 %r1335, %r1335, -1;
setp.gt.s32	%p12, %r1335, 0;
mov.u32 %r1341, %r1342;
mov.u32 %r1348, %r1349;
@%p12 bra BB19_10;

BB19_11:
ld.local.u32 %r163, [%rd3+108];
mad.lo.s32 %r27, %r163, %r1341, %r1348;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 512;
setp.lt.u32	%p1, %r28, %r141;
mov.f64 %fd119, 0d0000000000000000;
setp.ge.u32	%p13, %r28, %r141;
@%p13 bra BB19_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r164, %r28, %r142, %r16;
mul.wide.u32 %rd35, %r164, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd119, [%rd36];

BB19_13:
mov.u64 %rd1564, 0;
@%p13 bra BB19_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r165, %r28, %r143, %r27;
mul.wide.u32 %rd40, %r165, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd1564, [%rd41];

BB19_15:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.f64 [%rd16], %fd119;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd45, %rd43;
st.shared.u64 [%rd17], %rd1564;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd46, %rd42;
st.shared.u8 [%rd18], %rs11;
setp.lt.u32	%p2, %r29, %r141;
mov.f64 %fd120, 0d0000000000000000;
setp.ge.u32	%p15, %r29, %r141;
@%p15 bra BB19_17;

ld.local.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd48, %rd47;
mad.lo.s32 %r166, %r29, %r142, %r16;
mul.wide.u32 %rd49, %r166, 8;
add.s64 %rd50, %rd48, %rd49;
ld.global.f64 %fd120, [%rd50];

BB19_17:
mov.u64 %rd1565, 0;
@%p15 bra BB19_19;

ld.local.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd53, %rd52;
mad.lo.s32 %r167, %r29, %r143, %r27;
mul.wide.u32 %rd54, %r167, 8;
add.s64 %rd55, %rd53, %rd54;
ld.global.u64 %rd1565, [%rd55];

BB19_19:
selp.u16	%rs12, 1, 0, %p2;
st.shared.f64 [%rd16+4096], %fd120;
st.shared.u64 [%rd17+4096], %rd1565;
st.shared.u8 [%rd18+512], %rs12;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd56, %r30, 8;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f64 %fd5, [%rd58+8];
ld.shared.f64 %fd6, [%rd58];
setp.geu.f64	%p17, %fd6, %fd5;
@%p17 bra BB19_21;

cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd46, %rd59;
ld.shared.u8 %rs13, [%rd61];
mov.u32 %r1352, 1;
setp.ne.s16	%p18, %rs13, 0;
@%p18 bra BB19_22;

BB19_21:
cvt.u64.u32	%rd62, %r30;
add.s64 %rd64, %rd46, %rd62;
ld.shared.u8 %rs14, [%rd64+1];
setp.eq.s16	%p19, %rs14, 0;
selp.u32	%r1352, 1, 0, %p19;

BB19_22:
and.b32 %r174, %r28, 1;
setp.ne.s32	%p20, %r1352, %r174;
@%p20 bra BB19_24;

add.s64 %rd67, %rd45, %rd56;
cvt.u64.u32	%rd68, %r30;
st.shared.f64 [%rd58], %fd5;
st.shared.f64 [%rd58+8], %fd6;
ld.shared.u64 %rd72, [%rd67];
ld.shared.u64 %rd73, [%rd67+8];
st.shared.u64 [%rd67], %rd73;
st.shared.u64 [%rd67+8], %rd72;
add.s64 %rd75, %rd46, %rd68;
ld.shared.u8 %rs15, [%rd75];
ld.shared.u8 %rs16, [%rd75+1];
st.shared.u8 [%rd75], %rs16;
st.shared.u8 [%rd75+1], %rs15;

BB19_24:
bar.sync 0;
sub.s32 %r35, %r30, %r174;
add.s32 %r180, %r35, 2;
mul.wide.u32 %rd76, %r180, 8;
add.s64 %rd78, %rd44, %rd76;
mul.wide.u32 %rd79, %r35, 8;
add.s64 %rd80, %rd44, %rd79;
ld.shared.f64 %fd7, [%rd78];
ld.shared.f64 %fd8, [%rd80];
setp.geu.f64	%p21, %fd8, %fd7;
@%p21 bra BB19_26;

cvt.u64.u32	%rd81, %r35;
add.s64 %rd83, %rd46, %rd81;
ld.shared.u8 %rs17, [%rd83];
mov.u32 %r1353, 1;
setp.ne.s16	%p22, %rs17, 0;
@%p22 bra BB19_27;

BB19_26:
cvt.u64.u32	%rd84, %r180;
add.s64 %rd86, %rd46, %rd84;
ld.shared.u8 %rs18, [%rd86];
setp.eq.s16	%p23, %rs18, 0;
selp.u32	%r1353, 1, 0, %p23;

BB19_27:
bfe.u32 %r192, %r28, 1, 1;
setp.ne.s32	%p24, %r1353, %r192;
@%p24 bra BB19_29;

add.s64 %rd89, %rd45, %rd79;
add.s64 %rd91, %rd45, %rd76;
cvt.u64.u32	%rd92, %r35;
st.shared.f64 [%rd80], %fd7;
cvt.u64.u32	%rd96, %r180;
st.shared.f64 [%rd78], %fd8;
ld.shared.u64 %rd99, [%rd89];
ld.shared.u64 %rd100, [%rd91];
st.shared.u64 [%rd89], %rd100;
st.shared.u64 [%rd91], %rd99;
add.s64 %rd102, %rd46, %rd92;
ld.shared.u8 %rs19, [%rd102];
add.s64 %rd103, %rd46, %rd96;
ld.shared.u8 %rs20, [%rd103];
st.shared.u8 [%rd102], %rs20;
st.shared.u8 [%rd103], %rs19;

BB19_29:
bar.sync 0;
ld.shared.f64 %fd9, [%rd58+8];
ld.shared.f64 %fd10, [%rd58];
setp.geu.f64	%p25, %fd10, %fd9;
@%p25 bra BB19_31;

cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd46, %rd107;
ld.shared.u8 %rs21, [%rd109];
mov.u32 %r1354, 1;
setp.ne.s16	%p26, %rs21, 0;
@%p26 bra BB19_32;

BB19_31:
cvt.u64.u32	%rd110, %r30;
add.s64 %rd112, %rd46, %rd110;
ld.shared.u8 %rs22, [%rd112+1];
setp.eq.s16	%p27, %rs22, 0;
selp.u32	%r1354, 1, 0, %p27;

BB19_32:
bfe.u32 %r207, %r28, 1, 1;
setp.ne.s32	%p28, %r1354, %r207;
@%p28 bra BB19_34;

cvt.u64.u32	%rd113, %r30;
st.shared.f64 [%rd58], %fd9;
st.shared.f64 [%rd58+8], %fd10;
add.s64 %rd118, %rd45, %rd56;
ld.shared.u64 %rd119, [%rd118];
ld.shared.u64 %rd120, [%rd118+8];
st.shared.u64 [%rd118], %rd120;
st.shared.u64 [%rd118+8], %rd119;
add.s64 %rd122, %rd46, %rd113;
ld.shared.u8 %rs23, [%rd122];
ld.shared.u8 %rs24, [%rd122+1];
st.shared.u8 [%rd122], %rs24;
st.shared.u8 [%rd122+1], %rs23;

BB19_34:
bar.sync 0;
and.b32 %r210, %r28, 3;
sub.s32 %r41, %r30, %r210;
add.s32 %r212, %r41, 4;
mul.wide.u32 %rd123, %r212, 8;
add.s64 %rd125, %rd44, %rd123;
mul.wide.u32 %rd126, %r41, 8;
add.s64 %rd127, %rd44, %rd126;
ld.shared.f64 %fd11, [%rd125];
ld.shared.f64 %fd12, [%rd127];
setp.geu.f64	%p29, %fd12, %fd11;
@%p29 bra BB19_36;

cvt.u64.u32	%rd128, %r41;
add.s64 %rd130, %rd46, %rd128;
ld.shared.u8 %rs25, [%rd130];
mov.u32 %r1355, 1;
setp.ne.s16	%p30, %rs25, 0;
@%p30 bra BB19_37;

BB19_36:
cvt.u64.u32	%rd131, %r212;
add.s64 %rd133, %rd46, %rd131;
ld.shared.u8 %rs26, [%rd133];
setp.eq.s16	%p31, %rs26, 0;
selp.u32	%r1355, 1, 0, %p31;

BB19_37:
bfe.u32 %r224, %r28, 2, 1;
setp.ne.s32	%p32, %r1355, %r224;
@%p32 bra BB19_39;

add.s64 %rd136, %rd45, %rd126;
add.s64 %rd138, %rd45, %rd123;
cvt.u64.u32	%rd139, %r41;
st.shared.f64 [%rd127], %fd11;
cvt.u64.u32	%rd143, %r212;
st.shared.f64 [%rd125], %fd12;
ld.shared.u64 %rd146, [%rd136];
ld.shared.u64 %rd147, [%rd138];
st.shared.u64 [%rd136], %rd147;
st.shared.u64 [%rd138], %rd146;
add.s64 %rd149, %rd46, %rd139;
ld.shared.u8 %rs27, [%rd149];
add.s64 %rd150, %rd46, %rd143;
ld.shared.u8 %rs28, [%rd150];
st.shared.u8 [%rd149], %rs28;
st.shared.u8 [%rd150], %rs27;

BB19_39:
bar.sync 0;
ld.shared.f64 %fd13, [%rd78];
ld.shared.f64 %fd14, [%rd80];
setp.geu.f64	%p33, %fd14, %fd13;
@%p33 bra BB19_41;

cvt.u64.u32	%rd156, %r35;
add.s64 %rd158, %rd46, %rd156;
ld.shared.u8 %rs29, [%rd158];
mov.u32 %r1356, 1;
setp.ne.s16	%p34, %rs29, 0;
@%p34 bra BB19_42;

BB19_41:
cvt.u64.u32	%rd159, %r180;
add.s64 %rd161, %rd46, %rd159;
ld.shared.u8 %rs30, [%rd161];
setp.eq.s16	%p35, %rs30, 0;
selp.u32	%r1356, 1, 0, %p35;

BB19_42:
bfe.u32 %r247, %r28, 2, 1;
setp.ne.s32	%p36, %r1356, %r247;
@%p36 bra BB19_44;

cvt.u64.u32	%rd162, %r35;
st.shared.f64 [%rd80], %fd13;
cvt.u64.u32	%rd166, %r180;
st.shared.f64 [%rd78], %fd14;
add.s64 %rd170, %rd45, %rd79;
ld.shared.u64 %rd171, [%rd170];
add.s64 %rd172, %rd45, %rd76;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd172], %rd171;
add.s64 %rd175, %rd46, %rd162;
ld.shared.u8 %rs31, [%rd175];
add.s64 %rd176, %rd46, %rd166;
ld.shared.u8 %rs32, [%rd176];
st.shared.u8 [%rd175], %rs32;
st.shared.u8 [%rd176], %rs31;

BB19_44:
bar.sync 0;
ld.shared.f64 %fd15, [%rd58+8];
ld.shared.f64 %fd16, [%rd58];
setp.geu.f64	%p37, %fd16, %fd15;
@%p37 bra BB19_46;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd46, %rd180;
ld.shared.u8 %rs33, [%rd182];
mov.u32 %r1357, 1;
setp.ne.s16	%p38, %rs33, 0;
@%p38 bra BB19_47;

BB19_46:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd46, %rd183;
ld.shared.u8 %rs34, [%rd185+1];
setp.eq.s16	%p39, %rs34, 0;
selp.u32	%r1357, 1, 0, %p39;

BB19_47:
bfe.u32 %r261, %r28, 2, 1;
setp.ne.s32	%p40, %r1357, %r261;
@%p40 bra BB19_49;

cvt.u64.u32	%rd186, %r30;
st.shared.f64 [%rd58], %fd15;
st.shared.f64 [%rd58+8], %fd16;
add.s64 %rd191, %rd45, %rd56;
ld.shared.u64 %rd192, [%rd191];
ld.shared.u64 %rd193, [%rd191+8];
st.shared.u64 [%rd191], %rd193;
st.shared.u64 [%rd191+8], %rd192;
add.s64 %rd195, %rd46, %rd186;
ld.shared.u8 %rs35, [%rd195];
ld.shared.u8 %rs36, [%rd195+1];
st.shared.u8 [%rd195], %rs36;
st.shared.u8 [%rd195+1], %rs35;

BB19_49:
bar.sync 0;
and.b32 %r264, %r28, 7;
sub.s32 %r49, %r30, %r264;
add.s32 %r266, %r49, 8;
mul.wide.u32 %rd196, %r266, 8;
add.s64 %rd198, %rd44, %rd196;
mul.wide.u32 %rd199, %r49, 8;
add.s64 %rd200, %rd44, %rd199;
ld.shared.f64 %fd17, [%rd198];
ld.shared.f64 %fd18, [%rd200];
setp.geu.f64	%p41, %fd18, %fd17;
@%p41 bra BB19_51;

cvt.u64.u32	%rd201, %r49;
add.s64 %rd203, %rd46, %rd201;
ld.shared.u8 %rs37, [%rd203];
mov.u32 %r1358, 1;
setp.ne.s16	%p42, %rs37, 0;
@%p42 bra BB19_52;

BB19_51:
cvt.u64.u32	%rd204, %r266;
add.s64 %rd206, %rd46, %rd204;
ld.shared.u8 %rs38, [%rd206];
setp.eq.s16	%p43, %rs38, 0;
selp.u32	%r1358, 1, 0, %p43;

BB19_52:
bfe.u32 %r278, %r28, 3, 1;
setp.ne.s32	%p44, %r1358, %r278;
@%p44 bra BB19_54;

add.s64 %rd209, %rd45, %rd199;
add.s64 %rd211, %rd45, %rd196;
cvt.u64.u32	%rd212, %r49;
st.shared.f64 [%rd200], %fd17;
cvt.u64.u32	%rd216, %r266;
st.shared.f64 [%rd198], %fd18;
ld.shared.u64 %rd219, [%rd209];
ld.shared.u64 %rd220, [%rd211];
st.shared.u64 [%rd209], %rd220;
st.shared.u64 [%rd211], %rd219;
add.s64 %rd222, %rd46, %rd212;
ld.shared.u8 %rs39, [%rd222];
add.s64 %rd223, %rd46, %rd216;
ld.shared.u8 %rs40, [%rd223];
st.shared.u8 [%rd222], %rs40;
st.shared.u8 [%rd223], %rs39;

BB19_54:
bar.sync 0;
ld.shared.f64 %fd19, [%rd125];
ld.shared.f64 %fd20, [%rd127];
setp.geu.f64	%p45, %fd20, %fd19;
@%p45 bra BB19_56;

cvt.u64.u32	%rd229, %r41;
add.s64 %rd231, %rd46, %rd229;
ld.shared.u8 %rs41, [%rd231];
mov.u32 %r1359, 1;
setp.ne.s16	%p46, %rs41, 0;
@%p46 bra BB19_57;

BB19_56:
cvt.u64.u32	%rd232, %r212;
add.s64 %rd234, %rd46, %rd232;
ld.shared.u8 %rs42, [%rd234];
setp.eq.s16	%p47, %rs42, 0;
selp.u32	%r1359, 1, 0, %p47;

BB19_57:
bfe.u32 %r301, %r28, 3, 1;
setp.ne.s32	%p48, %r1359, %r301;
@%p48 bra BB19_59;

cvt.u64.u32	%rd235, %r41;
st.shared.f64 [%rd127], %fd19;
cvt.u64.u32	%rd239, %r212;
st.shared.f64 [%rd125], %fd20;
add.s64 %rd243, %rd45, %rd126;
ld.shared.u64 %rd244, [%rd243];
add.s64 %rd245, %rd45, %rd123;
ld.shared.u64 %rd246, [%rd245];
st.shared.u64 [%rd243], %rd246;
st.shared.u64 [%rd245], %rd244;
add.s64 %rd248, %rd46, %rd235;
ld.shared.u8 %rs43, [%rd248];
add.s64 %rd249, %rd46, %rd239;
ld.shared.u8 %rs44, [%rd249];
st.shared.u8 [%rd248], %rs44;
st.shared.u8 [%rd249], %rs43;

BB19_59:
bar.sync 0;
ld.shared.f64 %fd21, [%rd78];
ld.shared.f64 %fd22, [%rd80];
setp.geu.f64	%p49, %fd22, %fd21;
@%p49 bra BB19_61;

cvt.u64.u32	%rd255, %r35;
add.s64 %rd257, %rd46, %rd255;
ld.shared.u8 %rs45, [%rd257];
mov.u32 %r1360, 1;
setp.ne.s16	%p50, %rs45, 0;
@%p50 bra BB19_62;

BB19_61:
cvt.u64.u32	%rd258, %r180;
add.s64 %rd260, %rd46, %rd258;
ld.shared.u8 %rs46, [%rd260];
setp.eq.s16	%p51, %rs46, 0;
selp.u32	%r1360, 1, 0, %p51;

BB19_62:
bfe.u32 %r323, %r28, 3, 1;
setp.ne.s32	%p52, %r1360, %r323;
@%p52 bra BB19_64;

mul.wide.u32 %rd1548, %r35, 8;
cvt.u64.u32	%rd261, %r35;
st.shared.f64 [%rd80], %fd21;
cvt.u64.u32	%rd265, %r180;
st.shared.f64 [%rd78], %fd22;
add.s64 %rd269, %rd45, %rd1548;
ld.shared.u64 %rd270, [%rd269];
add.s64 %rd271, %rd45, %rd76;
ld.shared.u64 %rd272, [%rd271];
st.shared.u64 [%rd269], %rd272;
st.shared.u64 [%rd271], %rd270;
add.s64 %rd274, %rd46, %rd261;
ld.shared.u8 %rs47, [%rd274];
add.s64 %rd275, %rd46, %rd265;
ld.shared.u8 %rs48, [%rd275];
st.shared.u8 [%rd274], %rs48;
st.shared.u8 [%rd275], %rs47;

BB19_64:
bar.sync 0;
ld.shared.f64 %fd23, [%rd58+8];
ld.shared.f64 %fd24, [%rd58];
setp.geu.f64	%p53, %fd24, %fd23;
@%p53 bra BB19_66;

cvt.u64.u32	%rd279, %r30;
add.s64 %rd281, %rd46, %rd279;
ld.shared.u8 %rs49, [%rd281];
mov.u32 %r1361, 1;
setp.ne.s16	%p54, %rs49, 0;
@%p54 bra BB19_67;

BB19_66:
cvt.u64.u32	%rd282, %r30;
add.s64 %rd284, %rd46, %rd282;
ld.shared.u8 %rs50, [%rd284+1];
setp.eq.s16	%p55, %rs50, 0;
selp.u32	%r1361, 1, 0, %p55;

BB19_67:
bfe.u32 %r337, %r28, 3, 1;
setp.ne.s32	%p56, %r1361, %r337;
@%p56 bra BB19_69;

mul.wide.u32 %rd1547, %r30, 8;
cvt.u64.u32	%rd285, %r30;
st.shared.f64 [%rd58], %fd23;
st.shared.f64 [%rd58+8], %fd24;
add.s64 %rd290, %rd45, %rd1547;
ld.shared.u64 %rd291, [%rd290];
ld.shared.u64 %rd292, [%rd290+8];
st.shared.u64 [%rd290], %rd292;
st.shared.u64 [%rd290+8], %rd291;
add.s64 %rd294, %rd46, %rd285;
ld.shared.u8 %rs51, [%rd294];
ld.shared.u8 %rs52, [%rd294+1];
st.shared.u8 [%rd294], %rs52;
st.shared.u8 [%rd294+1], %rs51;

BB19_69:
bar.sync 0;
and.b32 %r340, %r28, 15;
sub.s32 %r59, %r30, %r340;
add.s32 %r342, %r59, 16;
mul.wide.u32 %rd295, %r342, 8;
add.s64 %rd297, %rd44, %rd295;
mul.wide.u32 %rd298, %r59, 8;
add.s64 %rd299, %rd44, %rd298;
ld.shared.f64 %fd25, [%rd297];
ld.shared.f64 %fd26, [%rd299];
setp.geu.f64	%p57, %fd26, %fd25;
@%p57 bra BB19_71;

cvt.u64.u32	%rd300, %r59;
add.s64 %rd302, %rd46, %rd300;
ld.shared.u8 %rs53, [%rd302];
mov.u32 %r1362, 1;
setp.ne.s16	%p58, %rs53, 0;
@%p58 bra BB19_72;

BB19_71:
cvt.u64.u32	%rd303, %r342;
add.s64 %rd305, %rd46, %rd303;
ld.shared.u8 %rs54, [%rd305];
setp.eq.s16	%p59, %rs54, 0;
selp.u32	%r1362, 1, 0, %p59;

BB19_72:
bfe.u32 %r354, %r28, 4, 1;
setp.ne.s32	%p60, %r1362, %r354;
@%p60 bra BB19_74;

mul.wide.u32 %rd1543, %r59, 8;
add.s64 %rd308, %rd45, %rd1543;
add.s64 %rd310, %rd45, %rd295;
cvt.u64.u32	%rd311, %r59;
st.shared.f64 [%rd299], %fd25;
cvt.u64.u32	%rd315, %r342;
st.shared.f64 [%rd297], %fd26;
ld.shared.u64 %rd318, [%rd308];
ld.shared.u64 %rd319, [%rd310];
st.shared.u64 [%rd308], %rd319;
st.shared.u64 [%rd310], %rd318;
add.s64 %rd321, %rd46, %rd311;
ld.shared.u8 %rs55, [%rd321];
add.s64 %rd322, %rd46, %rd315;
ld.shared.u8 %rs56, [%rd322];
st.shared.u8 [%rd321], %rs56;
st.shared.u8 [%rd322], %rs55;

BB19_74:
bar.sync 0;
ld.shared.f64 %fd27, [%rd198];
ld.shared.f64 %fd28, [%rd200];
setp.geu.f64	%p61, %fd28, %fd27;
@%p61 bra BB19_76;

cvt.u64.u32	%rd328, %r49;
add.s64 %rd330, %rd46, %rd328;
ld.shared.u8 %rs57, [%rd330];
mov.u32 %r1363, 1;
setp.ne.s16	%p62, %rs57, 0;
@%p62 bra BB19_77;

BB19_76:
cvt.u64.u32	%rd331, %r266;
add.s64 %rd333, %rd46, %rd331;
ld.shared.u8 %rs58, [%rd333];
setp.eq.s16	%p63, %rs58, 0;
selp.u32	%r1363, 1, 0, %p63;

BB19_77:
bfe.u32 %r377, %r28, 4, 1;
setp.ne.s32	%p64, %r1363, %r377;
@%p64 bra BB19_79;

mul.wide.u32 %rd1542, %r266, 8;
mul.wide.u32 %rd1541, %r49, 8;
cvt.u64.u32	%rd334, %r49;
st.shared.f64 [%rd200], %fd27;
cvt.u64.u32	%rd338, %r266;
st.shared.f64 [%rd198], %fd28;
add.s64 %rd342, %rd45, %rd1541;
ld.shared.u64 %rd343, [%rd342];
add.s64 %rd344, %rd45, %rd1542;
ld.shared.u64 %rd345, [%rd344];
st.shared.u64 [%rd342], %rd345;
st.shared.u64 [%rd344], %rd343;
add.s64 %rd347, %rd46, %rd334;
ld.shared.u8 %rs59, [%rd347];
add.s64 %rd348, %rd46, %rd338;
ld.shared.u8 %rs60, [%rd348];
st.shared.u8 [%rd347], %rs60;
st.shared.u8 [%rd348], %rs59;

BB19_79:
bar.sync 0;
ld.shared.f64 %fd29, [%rd125];
ld.shared.f64 %fd30, [%rd127];
setp.geu.f64	%p65, %fd30, %fd29;
@%p65 bra BB19_81;

cvt.u64.u32	%rd354, %r41;
add.s64 %rd356, %rd46, %rd354;
ld.shared.u8 %rs61, [%rd356];
mov.u32 %r1364, 1;
setp.ne.s16	%p66, %rs61, 0;
@%p66 bra BB19_82;

BB19_81:
cvt.u64.u32	%rd357, %r212;
add.s64 %rd359, %rd46, %rd357;
ld.shared.u8 %rs62, [%rd359];
setp.eq.s16	%p67, %rs62, 0;
selp.u32	%r1364, 1, 0, %p67;

BB19_82:
bfe.u32 %r399, %r28, 4, 1;
setp.ne.s32	%p68, %r1364, %r399;
@%p68 bra BB19_84;

mul.wide.u32 %rd1540, %r41, 8;
cvt.u64.u32	%rd360, %r41;
st.shared.f64 [%rd127], %fd29;
cvt.u64.u32	%rd364, %r212;
st.shared.f64 [%rd125], %fd30;
add.s64 %rd368, %rd45, %rd1540;
ld.shared.u64 %rd369, [%rd368];
add.s64 %rd370, %rd45, %rd123;
ld.shared.u64 %rd371, [%rd370];
st.shared.u64 [%rd368], %rd371;
st.shared.u64 [%rd370], %rd369;
add.s64 %rd373, %rd46, %rd360;
ld.shared.u8 %rs63, [%rd373];
add.s64 %rd374, %rd46, %rd364;
ld.shared.u8 %rs64, [%rd374];
st.shared.u8 [%rd373], %rs64;
st.shared.u8 [%rd374], %rs63;

BB19_84:
bar.sync 0;
ld.shared.f64 %fd31, [%rd78];
ld.shared.f64 %fd32, [%rd80];
setp.geu.f64	%p69, %fd32, %fd31;
@%p69 bra BB19_86;

cvt.u64.u32	%rd380, %r35;
add.s64 %rd382, %rd46, %rd380;
ld.shared.u8 %rs65, [%rd382];
mov.u32 %r1365, 1;
setp.ne.s16	%p70, %rs65, 0;
@%p70 bra BB19_87;

BB19_86:
cvt.u64.u32	%rd383, %r180;
add.s64 %rd385, %rd46, %rd383;
ld.shared.u8 %rs66, [%rd385];
setp.eq.s16	%p71, %rs66, 0;
selp.u32	%r1365, 1, 0, %p71;

BB19_87:
bfe.u32 %r421, %r28, 4, 1;
setp.ne.s32	%p72, %r1365, %r421;
@%p72 bra BB19_89;

mul.wide.u32 %rd1539, %r180, 8;
mul.wide.u32 %rd1538, %r35, 8;
cvt.u64.u32	%rd386, %r35;
st.shared.f64 [%rd80], %fd31;
cvt.u64.u32	%rd390, %r180;
st.shared.f64 [%rd78], %fd32;
add.s64 %rd394, %rd45, %rd1538;
ld.shared.u64 %rd395, [%rd394];
add.s64 %rd396, %rd45, %rd1539;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd394], %rd397;
st.shared.u64 [%rd396], %rd395;
add.s64 %rd399, %rd46, %rd386;
ld.shared.u8 %rs67, [%rd399];
add.s64 %rd400, %rd46, %rd390;
ld.shared.u8 %rs68, [%rd400];
st.shared.u8 [%rd399], %rs68;
st.shared.u8 [%rd400], %rs67;

BB19_89:
bar.sync 0;
ld.shared.f64 %fd33, [%rd58+8];
ld.shared.f64 %fd34, [%rd58];
setp.geu.f64	%p73, %fd34, %fd33;
@%p73 bra BB19_91;

cvt.u64.u32	%rd404, %r30;
add.s64 %rd406, %rd46, %rd404;
ld.shared.u8 %rs69, [%rd406];
mov.u32 %r1366, 1;
setp.ne.s16	%p74, %rs69, 0;
@%p74 bra BB19_92;

BB19_91:
cvt.u64.u32	%rd407, %r30;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u8 %rs70, [%rd409+1];
setp.eq.s16	%p75, %rs70, 0;
selp.u32	%r1366, 1, 0, %p75;

BB19_92:
bfe.u32 %r435, %r28, 4, 1;
setp.ne.s32	%p76, %r1366, %r435;
@%p76 bra BB19_94;

mul.wide.u32 %rd1537, %r30, 8;
cvt.u64.u32	%rd410, %r30;
st.shared.f64 [%rd58], %fd33;
st.shared.f64 [%rd58+8], %fd34;
add.s64 %rd415, %rd45, %rd1537;
ld.shared.u64 %rd416, [%rd415];
ld.shared.u64 %rd417, [%rd415+8];
st.shared.u64 [%rd415], %rd417;
st.shared.u64 [%rd415+8], %rd416;
add.s64 %rd419, %rd46, %rd410;
ld.shared.u8 %rs71, [%rd419];
ld.shared.u8 %rs72, [%rd419+1];
st.shared.u8 [%rd419], %rs72;
st.shared.u8 [%rd419+1], %rs71;

BB19_94:
bar.sync 0;
and.b32 %r438, %r28, 31;
sub.s32 %r71, %r30, %r438;
add.s32 %r440, %r71, 32;
mul.wide.u32 %rd420, %r440, 8;
add.s64 %rd422, %rd44, %rd420;
mul.wide.u32 %rd423, %r71, 8;
add.s64 %rd424, %rd44, %rd423;
ld.shared.f64 %fd35, [%rd422];
ld.shared.f64 %fd36, [%rd424];
setp.geu.f64	%p77, %fd36, %fd35;
@%p77 bra BB19_96;

cvt.u64.u32	%rd425, %r71;
add.s64 %rd427, %rd46, %rd425;
ld.shared.u8 %rs73, [%rd427];
mov.u32 %r1367, 1;
setp.ne.s16	%p78, %rs73, 0;
@%p78 bra BB19_97;

BB19_96:
add.s32 %r1306, %r71, 32;
cvt.u64.u32	%rd428, %r1306;
add.s64 %rd430, %rd46, %rd428;
ld.shared.u8 %rs74, [%rd430];
setp.eq.s16	%p79, %rs74, 0;
selp.u32	%r1367, 1, 0, %p79;

BB19_97:
bfe.u32 %r452, %r28, 5, 1;
setp.ne.s32	%p80, %r1367, %r452;
@%p80 bra BB19_99;

mul.wide.u32 %rd1536, %r71, 8;
add.s32 %r1313, %r71, 32;
add.s64 %rd433, %rd45, %rd1536;
add.s64 %rd435, %rd45, %rd420;
cvt.u64.u32	%rd436, %r71;
st.shared.f64 [%rd424], %fd35;
cvt.u64.u32	%rd440, %r1313;
st.shared.f64 [%rd422], %fd36;
ld.shared.u64 %rd443, [%rd433];
ld.shared.u64 %rd444, [%rd435];
st.shared.u64 [%rd433], %rd444;
st.shared.u64 [%rd435], %rd443;
add.s64 %rd446, %rd46, %rd436;
ld.shared.u8 %rs75, [%rd446];
add.s64 %rd447, %rd46, %rd440;
ld.shared.u8 %rs76, [%rd447];
st.shared.u8 [%rd446], %rs76;
st.shared.u8 [%rd447], %rs75;

BB19_99:
bar.sync 0;
ld.shared.f64 %fd37, [%rd297];
ld.shared.f64 %fd38, [%rd299];
setp.geu.f64	%p81, %fd38, %fd37;
@%p81 bra BB19_101;

cvt.u64.u32	%rd453, %r59;
add.s64 %rd455, %rd46, %rd453;
ld.shared.u8 %rs77, [%rd455];
mov.u32 %r1368, 1;
setp.ne.s16	%p82, %rs77, 0;
@%p82 bra BB19_102;

BB19_101:
add.s32 %r1307, %r59, 16;
cvt.u64.u32	%rd456, %r1307;
add.s64 %rd458, %rd46, %rd456;
ld.shared.u8 %rs78, [%rd458];
setp.eq.s16	%p83, %rs78, 0;
selp.u32	%r1368, 1, 0, %p83;

BB19_102:
bfe.u32 %r475, %r28, 5, 1;
setp.ne.s32	%p84, %r1368, %r475;
@%p84 bra BB19_104;

add.s32 %r1312, %r59, 16;
mul.wide.u32 %rd1535, %r1312, 8;
mul.wide.u32 %rd1534, %r59, 8;
cvt.u64.u32	%rd459, %r59;
st.shared.f64 [%rd299], %fd37;
cvt.u64.u32	%rd463, %r1312;
st.shared.f64 [%rd297], %fd38;
add.s64 %rd467, %rd45, %rd1534;
ld.shared.u64 %rd468, [%rd467];
add.s64 %rd469, %rd45, %rd1535;
ld.shared.u64 %rd470, [%rd469];
st.shared.u64 [%rd467], %rd470;
st.shared.u64 [%rd469], %rd468;
add.s64 %rd472, %rd46, %rd459;
ld.shared.u8 %rs79, [%rd472];
add.s64 %rd473, %rd46, %rd463;
ld.shared.u8 %rs80, [%rd473];
st.shared.u8 [%rd472], %rs80;
st.shared.u8 [%rd473], %rs79;

BB19_104:
bar.sync 0;
ld.shared.f64 %fd39, [%rd198];
ld.shared.f64 %fd40, [%rd200];
setp.geu.f64	%p85, %fd40, %fd39;
@%p85 bra BB19_106;

cvt.u64.u32	%rd479, %r49;
add.s64 %rd481, %rd46, %rd479;
ld.shared.u8 %rs81, [%rd481];
mov.u32 %r1369, 1;
setp.ne.s16	%p86, %rs81, 0;
@%p86 bra BB19_107;

BB19_106:
add.s32 %r1316, %r49, 8;
cvt.u64.u32	%rd482, %r1316;
add.s64 %rd484, %rd46, %rd482;
ld.shared.u8 %rs82, [%rd484];
setp.eq.s16	%p87, %rs82, 0;
selp.u32	%r1369, 1, 0, %p87;

BB19_107:
bfe.u32 %r497, %r28, 5, 1;
setp.ne.s32	%p88, %r1369, %r497;
@%p88 bra BB19_109;

add.s32 %r1311, %r49, 8;
mul.wide.u32 %rd1533, %r1311, 8;
mul.wide.u32 %rd1532, %r49, 8;
cvt.u64.u32	%rd485, %r49;
st.shared.f64 [%rd200], %fd39;
cvt.u64.u32	%rd489, %r1311;
st.shared.f64 [%rd198], %fd40;
add.s64 %rd493, %rd45, %rd1532;
ld.shared.u64 %rd494, [%rd493];
add.s64 %rd495, %rd45, %rd1533;
ld.shared.u64 %rd496, [%rd495];
st.shared.u64 [%rd493], %rd496;
st.shared.u64 [%rd495], %rd494;
add.s64 %rd498, %rd46, %rd485;
ld.shared.u8 %rs83, [%rd498];
add.s64 %rd499, %rd46, %rd489;
ld.shared.u8 %rs84, [%rd499];
st.shared.u8 [%rd498], %rs84;
st.shared.u8 [%rd499], %rs83;

BB19_109:
bar.sync 0;
ld.shared.f64 %fd41, [%rd125];
ld.shared.f64 %fd42, [%rd127];
setp.geu.f64	%p89, %fd42, %fd41;
@%p89 bra BB19_111;

cvt.u64.u32	%rd505, %r41;
add.s64 %rd507, %rd46, %rd505;
ld.shared.u8 %rs85, [%rd507];
mov.u32 %r1370, 1;
setp.ne.s16	%p90, %rs85, 0;
@%p90 bra BB19_112;

BB19_111:
add.s32 %r1308, %r41, 4;
cvt.u64.u32	%rd508, %r1308;
add.s64 %rd510, %rd46, %rd508;
ld.shared.u8 %rs86, [%rd510];
setp.eq.s16	%p91, %rs86, 0;
selp.u32	%r1370, 1, 0, %p91;

BB19_112:
bfe.u32 %r519, %r28, 5, 1;
setp.ne.s32	%p92, %r1370, %r519;
@%p92 bra BB19_114;

mul.wide.u32 %rd1531, %r41, 8;
add.s32 %r1310, %r41, 4;
cvt.u64.u32	%rd511, %r41;
st.shared.f64 [%rd127], %fd41;
cvt.u64.u32	%rd515, %r1310;
st.shared.f64 [%rd125], %fd42;
add.s64 %rd519, %rd45, %rd1531;
ld.shared.u64 %rd520, [%rd519];
add.s64 %rd521, %rd45, %rd123;
ld.shared.u64 %rd522, [%rd521];
st.shared.u64 [%rd519], %rd522;
st.shared.u64 [%rd521], %rd520;
add.s64 %rd524, %rd46, %rd511;
ld.shared.u8 %rs87, [%rd524];
add.s64 %rd525, %rd46, %rd515;
ld.shared.u8 %rs88, [%rd525];
st.shared.u8 [%rd524], %rs88;
st.shared.u8 [%rd525], %rs87;

BB19_114:
bar.sync 0;
ld.shared.f64 %fd43, [%rd78];
ld.shared.f64 %fd44, [%rd80];
setp.geu.f64	%p93, %fd44, %fd43;
@%p93 bra BB19_116;

cvt.u64.u32	%rd531, %r35;
add.s64 %rd533, %rd46, %rd531;
ld.shared.u8 %rs89, [%rd533];
mov.u32 %r1371, 1;
setp.ne.s16	%p94, %rs89, 0;
@%p94 bra BB19_117;

BB19_116:
add.s32 %r1314, %r35, 2;
cvt.u64.u32	%rd534, %r1314;
add.s64 %rd536, %rd46, %rd534;
ld.shared.u8 %rs90, [%rd536];
setp.eq.s16	%p95, %rs90, 0;
selp.u32	%r1371, 1, 0, %p95;

BB19_117:
bfe.u32 %r541, %r28, 5, 1;
setp.ne.s32	%p96, %r1371, %r541;
@%p96 bra BB19_119;

add.s32 %r1309, %r35, 2;
mul.wide.u32 %rd1530, %r1309, 8;
mul.wide.u32 %rd1529, %r35, 8;
cvt.u64.u32	%rd537, %r35;
st.shared.f64 [%rd80], %fd43;
cvt.u64.u32	%rd541, %r1309;
st.shared.f64 [%rd78], %fd44;
add.s64 %rd545, %rd45, %rd1529;
ld.shared.u64 %rd546, [%rd545];
add.s64 %rd547, %rd45, %rd1530;
ld.shared.u64 %rd548, [%rd547];
st.shared.u64 [%rd545], %rd548;
st.shared.u64 [%rd547], %rd546;
add.s64 %rd550, %rd46, %rd537;
ld.shared.u8 %rs91, [%rd550];
add.s64 %rd551, %rd46, %rd541;
ld.shared.u8 %rs92, [%rd551];
st.shared.u8 [%rd550], %rs92;
st.shared.u8 [%rd551], %rs91;

BB19_119:
bar.sync 0;
ld.shared.f64 %fd45, [%rd58+8];
ld.shared.f64 %fd46, [%rd58];
setp.geu.f64	%p97, %fd46, %fd45;
@%p97 bra BB19_121;

cvt.u64.u32	%rd555, %r30;
add.s64 %rd557, %rd46, %rd555;
ld.shared.u8 %rs93, [%rd557];
mov.u32 %r1372, 1;
setp.ne.s16	%p98, %rs93, 0;
@%p98 bra BB19_122;

BB19_121:
cvt.u64.u32	%rd558, %r30;
add.s64 %rd560, %rd46, %rd558;
ld.shared.u8 %rs94, [%rd560+1];
setp.eq.s16	%p99, %rs94, 0;
selp.u32	%r1372, 1, 0, %p99;

BB19_122:
bfe.u32 %r555, %r28, 5, 1;
setp.ne.s32	%p100, %r1372, %r555;
@%p100 bra BB19_124;

mul.wide.u32 %rd1528, %r30, 8;
cvt.u64.u32	%rd561, %r30;
st.shared.f64 [%rd58], %fd45;
st.shared.f64 [%rd58+8], %fd46;
add.s64 %rd566, %rd45, %rd1528;
ld.shared.u64 %rd567, [%rd566];
ld.shared.u64 %rd568, [%rd566+8];
st.shared.u64 [%rd566], %rd568;
st.shared.u64 [%rd566+8], %rd567;
add.s64 %rd570, %rd46, %rd561;
ld.shared.u8 %rs95, [%rd570];
ld.shared.u8 %rs96, [%rd570+1];
st.shared.u8 [%rd570], %rs96;
st.shared.u8 [%rd570+1], %rs95;

BB19_124:
bar.sync 0;
mov.u64 %rd1527, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r558, %r28, 63;
sub.s32 %r85, %r30, %r558;
add.s32 %r560, %r85, 64;
mul.wide.u32 %rd571, %r560, 8;
add.s64 %rd573, %rd1527, %rd571;
mul.wide.u32 %rd574, %r85, 8;
add.s64 %rd575, %rd1527, %rd574;
ld.shared.f64 %fd47, [%rd573];
ld.shared.f64 %fd48, [%rd575];
setp.geu.f64	%p101, %fd48, %fd47;
@%p101 bra BB19_126;

cvt.u64.u32	%rd576, %r85;
add.s64 %rd578, %rd46, %rd576;
ld.shared.u8 %rs97, [%rd578];
mov.u32 %r1373, 1;
setp.ne.s16	%p102, %rs97, 0;
@%p102 bra BB19_127;

BB19_126:
add.s32 %r1322, %r85, 64;
cvt.u64.u32	%rd579, %r1322;
add.s64 %rd581, %rd46, %rd579;
ld.shared.u8 %rs98, [%rd581];
setp.eq.s16	%p103, %rs98, 0;
selp.u32	%r1373, 1, 0, %p103;

BB19_127:
bfe.u32 %r572, %r28, 6, 1;
setp.ne.s32	%p104, %r1373, %r572;
@%p104 bra BB19_129;

add.s32 %r1323, %r85, 64;
mul.wide.u32 %rd1549, %r1323, 8;
mul.wide.u32 %rd1523, %r85, 8;
add.s64 %rd584, %rd45, %rd1523;
add.s64 %rd586, %rd45, %rd1549;
cvt.u64.u32	%rd587, %r85;
st.shared.f64 [%rd575], %fd47;
cvt.u64.u32	%rd591, %r1323;
st.shared.f64 [%rd573], %fd48;
ld.shared.u64 %rd594, [%rd584];
ld.shared.u64 %rd595, [%rd586];
st.shared.u64 [%rd584], %rd595;
st.shared.u64 [%rd586], %rd594;
add.s64 %rd597, %rd46, %rd587;
ld.shared.u8 %rs99, [%rd597];
add.s64 %rd598, %rd46, %rd591;
ld.shared.u8 %rs100, [%rd598];
st.shared.u8 [%rd597], %rs100;
st.shared.u8 [%rd598], %rs99;

BB19_129:
bar.sync 0;
ld.shared.f64 %fd49, [%rd422];
ld.shared.f64 %fd50, [%rd424];
setp.geu.f64	%p105, %fd50, %fd49;
@%p105 bra BB19_131;

cvt.u64.u32	%rd604, %r71;
add.s64 %rd606, %rd46, %rd604;
ld.shared.u8 %rs101, [%rd606];
mov.u32 %r1374, 1;
setp.ne.s16	%p106, %rs101, 0;
@%p106 bra BB19_132;

BB19_131:
add.s32 %r1292, %r71, 32;
cvt.u64.u32	%rd607, %r1292;
add.s64 %rd609, %rd46, %rd607;
ld.shared.u8 %rs102, [%rd609];
setp.eq.s16	%p107, %rs102, 0;
selp.u32	%r1374, 1, 0, %p107;

BB19_132:
bfe.u32 %r595, %r28, 6, 1;
setp.ne.s32	%p108, %r1374, %r595;
@%p108 bra BB19_134;

add.s32 %r1318, %r71, 32;
mul.wide.u32 %rd1544, %r1318, 8;
mul.wide.u32 %rd1522, %r71, 8;
add.s32 %r1299, %r71, 32;
cvt.u64.u32	%rd610, %r71;
st.shared.f64 [%rd424], %fd49;
cvt.u64.u32	%rd614, %r1299;
st.shared.f64 [%rd422], %fd50;
add.s64 %rd618, %rd45, %rd1522;
ld.shared.u64 %rd619, [%rd618];
add.s64 %rd620, %rd45, %rd1544;
ld.shared.u64 %rd621, [%rd620];
st.shared.u64 [%rd618], %rd621;
st.shared.u64 [%rd620], %rd619;
add.s64 %rd623, %rd46, %rd610;
ld.shared.u8 %rs103, [%rd623];
add.s64 %rd624, %rd46, %rd614;
ld.shared.u8 %rs104, [%rd624];
st.shared.u8 [%rd623], %rs104;
st.shared.u8 [%rd624], %rs103;

BB19_134:
bar.sync 0;
ld.shared.f64 %fd51, [%rd297];
ld.shared.f64 %fd52, [%rd299];
setp.geu.f64	%p109, %fd52, %fd51;
@%p109 bra BB19_136;

cvt.u64.u32	%rd630, %r59;
add.s64 %rd632, %rd46, %rd630;
ld.shared.u8 %rs105, [%rd632];
mov.u32 %r1375, 1;
setp.ne.s16	%p110, %rs105, 0;
@%p110 bra BB19_137;

BB19_136:
add.s32 %r1293, %r59, 16;
cvt.u64.u32	%rd633, %r1293;
add.s64 %rd635, %rd46, %rd633;
ld.shared.u8 %rs106, [%rd635];
setp.eq.s16	%p111, %rs106, 0;
selp.u32	%r1375, 1, 0, %p111;

BB19_137:
bfe.u32 %r617, %r28, 6, 1;
setp.ne.s32	%p112, %r1375, %r617;
@%p112 bra BB19_139;

add.s32 %r1298, %r59, 16;
mul.wide.u32 %rd1521, %r1298, 8;
mul.wide.u32 %rd1520, %r59, 8;
cvt.u64.u32	%rd636, %r59;
st.shared.f64 [%rd299], %fd51;
cvt.u64.u32	%rd640, %r1298;
st.shared.f64 [%rd297], %fd52;
add.s64 %rd644, %rd45, %rd1520;
ld.shared.u64 %rd645, [%rd644];
add.s64 %rd646, %rd45, %rd1521;
ld.shared.u64 %rd647, [%rd646];
st.shared.u64 [%rd644], %rd647;
st.shared.u64 [%rd646], %rd645;
add.s64 %rd649, %rd46, %rd636;
ld.shared.u8 %rs107, [%rd649];
add.s64 %rd650, %rd46, %rd640;
ld.shared.u8 %rs108, [%rd650];
st.shared.u8 [%rd649], %rs108;
st.shared.u8 [%rd650], %rs107;

BB19_139:
bar.sync 0;
ld.shared.f64 %fd53, [%rd198];
ld.shared.f64 %fd54, [%rd200];
setp.geu.f64	%p113, %fd54, %fd53;
@%p113 bra BB19_141;

cvt.u64.u32	%rd656, %r49;
add.s64 %rd658, %rd46, %rd656;
ld.shared.u8 %rs109, [%rd658];
mov.u32 %r1376, 1;
setp.ne.s16	%p114, %rs109, 0;
@%p114 bra BB19_142;

BB19_141:
add.s32 %r1317, %r49, 8;
cvt.u64.u32	%rd659, %r1317;
add.s64 %rd661, %rd46, %rd659;
ld.shared.u8 %rs110, [%rd661];
setp.eq.s16	%p115, %rs110, 0;
selp.u32	%r1376, 1, 0, %p115;

BB19_142:
bfe.u32 %r639, %r28, 6, 1;
setp.ne.s32	%p116, %r1376, %r639;
@%p116 bra BB19_144;

add.s32 %r1297, %r49, 8;
mul.wide.u32 %rd1519, %r1297, 8;
mul.wide.u32 %rd1518, %r49, 8;
cvt.u64.u32	%rd662, %r49;
st.shared.f64 [%rd200], %fd53;
cvt.u64.u32	%rd666, %r1297;
st.shared.f64 [%rd198], %fd54;
add.s64 %rd670, %rd45, %rd1518;
ld.shared.u64 %rd671, [%rd670];
add.s64 %rd672, %rd45, %rd1519;
ld.shared.u64 %rd673, [%rd672];
st.shared.u64 [%rd670], %rd673;
st.shared.u64 [%rd672], %rd671;
add.s64 %rd675, %rd46, %rd662;
ld.shared.u8 %rs111, [%rd675];
add.s64 %rd676, %rd46, %rd666;
ld.shared.u8 %rs112, [%rd676];
st.shared.u8 [%rd675], %rs112;
st.shared.u8 [%rd676], %rs111;

BB19_144:
bar.sync 0;
ld.shared.f64 %fd55, [%rd125];
ld.shared.f64 %fd56, [%rd127];
setp.geu.f64	%p117, %fd56, %fd55;
@%p117 bra BB19_146;

cvt.u64.u32	%rd682, %r41;
add.s64 %rd684, %rd46, %rd682;
ld.shared.u8 %rs113, [%rd684];
mov.u32 %r1377, 1;
setp.ne.s16	%p118, %rs113, 0;
@%p118 bra BB19_147;

BB19_146:
add.s32 %r1294, %r41, 4;
cvt.u64.u32	%rd685, %r1294;
add.s64 %rd687, %rd46, %rd685;
ld.shared.u8 %rs114, [%rd687];
setp.eq.s16	%p119, %rs114, 0;
selp.u32	%r1377, 1, 0, %p119;

BB19_147:
bfe.u32 %r661, %r28, 6, 1;
setp.ne.s32	%p120, %r1377, %r661;
@%p120 bra BB19_149;

add.s32 %r1319, %r41, 4;
mul.wide.u32 %rd1545, %r1319, 8;
mul.wide.u32 %rd1517, %r41, 8;
add.s32 %r1296, %r41, 4;
cvt.u64.u32	%rd688, %r41;
st.shared.f64 [%rd127], %fd55;
cvt.u64.u32	%rd692, %r1296;
st.shared.f64 [%rd125], %fd56;
add.s64 %rd696, %rd45, %rd1517;
ld.shared.u64 %rd697, [%rd696];
add.s64 %rd698, %rd45, %rd1545;
ld.shared.u64 %rd699, [%rd698];
st.shared.u64 [%rd696], %rd699;
st.shared.u64 [%rd698], %rd697;
add.s64 %rd701, %rd46, %rd688;
ld.shared.u8 %rs115, [%rd701];
add.s64 %rd702, %rd46, %rd692;
ld.shared.u8 %rs116, [%rd702];
st.shared.u8 [%rd701], %rs116;
st.shared.u8 [%rd702], %rs115;

BB19_149:
bar.sync 0;
ld.shared.f64 %fd57, [%rd78];
ld.shared.f64 %fd58, [%rd80];
setp.geu.f64	%p121, %fd58, %fd57;
@%p121 bra BB19_151;

cvt.u64.u32	%rd708, %r35;
add.s64 %rd710, %rd46, %rd708;
ld.shared.u8 %rs117, [%rd710];
mov.u32 %r1378, 1;
setp.ne.s16	%p122, %rs117, 0;
@%p122 bra BB19_152;

BB19_151:
add.s32 %r1315, %r35, 2;
cvt.u64.u32	%rd711, %r1315;
add.s64 %rd713, %rd46, %rd711;
ld.shared.u8 %rs118, [%rd713];
setp.eq.s16	%p123, %rs118, 0;
selp.u32	%r1378, 1, 0, %p123;

BB19_152:
bfe.u32 %r683, %r28, 6, 1;
setp.ne.s32	%p124, %r1378, %r683;
@%p124 bra BB19_154;

add.s32 %r1295, %r35, 2;
mul.wide.u32 %rd1516, %r1295, 8;
mul.wide.u32 %rd1515, %r35, 8;
cvt.u64.u32	%rd714, %r35;
st.shared.f64 [%rd80], %fd57;
cvt.u64.u32	%rd718, %r1295;
st.shared.f64 [%rd78], %fd58;
add.s64 %rd722, %rd45, %rd1515;
ld.shared.u64 %rd723, [%rd722];
add.s64 %rd724, %rd45, %rd1516;
ld.shared.u64 %rd725, [%rd724];
st.shared.u64 [%rd722], %rd725;
st.shared.u64 [%rd724], %rd723;
add.s64 %rd727, %rd46, %rd714;
ld.shared.u8 %rs119, [%rd727];
add.s64 %rd728, %rd46, %rd718;
ld.shared.u8 %rs120, [%rd728];
st.shared.u8 [%rd727], %rs120;
st.shared.u8 [%rd728], %rs119;

BB19_154:
bar.sync 0;
ld.shared.f64 %fd59, [%rd58+8];
ld.shared.f64 %fd60, [%rd58];
setp.geu.f64	%p125, %fd60, %fd59;
@%p125 bra BB19_156;

cvt.u64.u32	%rd732, %r30;
add.s64 %rd734, %rd46, %rd732;
ld.shared.u8 %rs121, [%rd734];
mov.u32 %r1379, 1;
setp.ne.s16	%p126, %rs121, 0;
@%p126 bra BB19_157;

BB19_156:
cvt.u64.u32	%rd735, %r30;
add.s64 %rd737, %rd46, %rd735;
ld.shared.u8 %rs122, [%rd737+1];
setp.eq.s16	%p127, %rs122, 0;
selp.u32	%r1379, 1, 0, %p127;

BB19_157:
bfe.u32 %r697, %r28, 6, 1;
setp.ne.s32	%p128, %r1379, %r697;
@%p128 bra BB19_159;

mul.wide.u32 %rd1514, %r30, 8;
cvt.u64.u32	%rd738, %r30;
st.shared.f64 [%rd58], %fd59;
st.shared.f64 [%rd58+8], %fd60;
add.s64 %rd743, %rd45, %rd1514;
ld.shared.u64 %rd744, [%rd743];
ld.shared.u64 %rd745, [%rd743+8];
st.shared.u64 [%rd743], %rd745;
st.shared.u64 [%rd743+8], %rd744;
add.s64 %rd747, %rd46, %rd738;
ld.shared.u8 %rs123, [%rd747];
ld.shared.u8 %rs124, [%rd747+1];
st.shared.u8 [%rd747], %rs124;
st.shared.u8 [%rd747+1], %rs123;

BB19_159:
bar.sync 0;
mov.u64 %rd1513, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r700, %r28, 127;
sub.s32 %r101, %r30, %r700;
add.s32 %r702, %r101, 128;
mul.wide.u32 %rd748, %r702, 8;
add.s64 %rd750, %rd1513, %rd748;
mul.wide.u32 %rd751, %r101, 8;
add.s64 %rd752, %rd1513, %rd751;
ld.shared.f64 %fd61, [%rd750];
ld.shared.f64 %fd62, [%rd752];
setp.geu.f64	%p129, %fd62, %fd61;
@%p129 bra BB19_161;

cvt.u64.u32	%rd753, %r101;
add.s64 %rd755, %rd46, %rd753;
ld.shared.u8 %rs125, [%rd755];
mov.u32 %r1380, 1;
setp.ne.s16	%p130, %rs125, 0;
@%p130 bra BB19_162;

BB19_161:
add.s32 %r1305, %r101, 128;
cvt.u64.u32	%rd756, %r1305;
add.s64 %rd758, %rd46, %rd756;
ld.shared.u8 %rs126, [%rd758];
setp.eq.s16	%p131, %rs126, 0;
selp.u32	%r1380, 1, 0, %p131;

BB19_162:
bfe.u32 %r714, %r28, 7, 1;
setp.ne.s32	%p132, %r1380, %r714;
@%p132 bra BB19_164;

add.s32 %r1304, %r101, 128;
mul.wide.u32 %rd1526, %r1304, 8;
mul.wide.u32 %rd1512, %r101, 8;
add.s64 %rd761, %rd45, %rd1512;
add.s64 %rd763, %rd45, %rd1526;
cvt.u64.u32	%rd764, %r101;
st.shared.f64 [%rd752], %fd61;
cvt.u64.u32	%rd768, %r1304;
st.shared.f64 [%rd750], %fd62;
ld.shared.u64 %rd771, [%rd761];
ld.shared.u64 %rd772, [%rd763];
st.shared.u64 [%rd761], %rd772;
st.shared.u64 [%rd763], %rd771;
add.s64 %rd774, %rd46, %rd764;
ld.shared.u8 %rs127, [%rd774];
add.s64 %rd775, %rd46, %rd768;
ld.shared.u8 %rs128, [%rd775];
st.shared.u8 [%rd774], %rs128;
st.shared.u8 [%rd775], %rs127;

BB19_164:
bar.sync 0;
ld.shared.f64 %fd63, [%rd573];
ld.shared.f64 %fd64, [%rd575];
setp.geu.f64	%p133, %fd64, %fd63;
@%p133 bra BB19_166;

cvt.u64.u32	%rd781, %r85;
add.s64 %rd783, %rd46, %rd781;
ld.shared.u8 %rs129, [%rd783];
mov.u32 %r1381, 1;
setp.ne.s16	%p134, %rs129, 0;
@%p134 bra BB19_167;

BB19_166:
add.s32 %r1300, %r85, 64;
cvt.u64.u32	%rd784, %r1300;
add.s64 %rd786, %rd46, %rd784;
ld.shared.u8 %rs130, [%rd786];
setp.eq.s16	%p135, %rs130, 0;
selp.u32	%r1381, 1, 0, %p135;

BB19_167:
bfe.u32 %r737, %r28, 7, 1;
setp.ne.s32	%p136, %r1381, %r737;
@%p136 bra BB19_169;

add.s32 %r1303, %r85, 64;
mul.wide.u32 %rd1525, %r1303, 8;
mul.wide.u32 %rd1511, %r85, 8;
cvt.u64.u32	%rd787, %r85;
st.shared.f64 [%rd575], %fd63;
cvt.u64.u32	%rd791, %r1303;
st.shared.f64 [%rd573], %fd64;
add.s64 %rd795, %rd45, %rd1511;
ld.shared.u64 %rd796, [%rd795];
add.s64 %rd797, %rd45, %rd1525;
ld.shared.u64 %rd798, [%rd797];
st.shared.u64 [%rd795], %rd798;
st.shared.u64 [%rd797], %rd796;
add.s64 %rd800, %rd46, %rd787;
ld.shared.u8 %rs131, [%rd800];
add.s64 %rd801, %rd46, %rd791;
ld.shared.u8 %rs132, [%rd801];
st.shared.u8 [%rd800], %rs132;
st.shared.u8 [%rd801], %rs131;

BB19_169:
bar.sync 0;
ld.shared.f64 %fd65, [%rd422];
ld.shared.f64 %fd66, [%rd424];
setp.geu.f64	%p137, %fd66, %fd65;
@%p137 bra BB19_171;

cvt.u64.u32	%rd807, %r71;
add.s64 %rd809, %rd46, %rd807;
ld.shared.u8 %rs133, [%rd809];
mov.u32 %r1382, 1;
setp.ne.s16	%p138, %rs133, 0;
@%p138 bra BB19_172;

BB19_171:
add.s32 %r1283, %r71, 32;
cvt.u64.u32	%rd810, %r1283;
add.s64 %rd812, %rd46, %rd810;
ld.shared.u8 %rs134, [%rd812];
setp.eq.s16	%p139, %rs134, 0;
selp.u32	%r1382, 1, 0, %p139;

BB19_172:
bfe.u32 %r759, %r28, 7, 1;
setp.ne.s32	%p140, %r1382, %r759;
@%p140 bra BB19_174;

add.s32 %r1291, %r71, 32;
mul.wide.u32 %rd1510, %r1291, 8;
mul.wide.u32 %rd1509, %r71, 8;
cvt.u64.u32	%rd813, %r71;
st.shared.f64 [%rd424], %fd65;
cvt.u64.u32	%rd817, %r1291;
st.shared.f64 [%rd422], %fd66;
add.s64 %rd821, %rd45, %rd1509;
ld.shared.u64 %rd822, [%rd821];
add.s64 %rd823, %rd45, %rd1510;
ld.shared.u64 %rd824, [%rd823];
st.shared.u64 [%rd821], %rd824;
st.shared.u64 [%rd823], %rd822;
add.s64 %rd826, %rd46, %rd813;
ld.shared.u8 %rs135, [%rd826];
add.s64 %rd827, %rd46, %rd817;
ld.shared.u8 %rs136, [%rd827];
st.shared.u8 [%rd826], %rs136;
st.shared.u8 [%rd827], %rs135;

BB19_174:
bar.sync 0;
ld.shared.f64 %fd67, [%rd297];
ld.shared.f64 %fd68, [%rd299];
setp.geu.f64	%p141, %fd68, %fd67;
@%p141 bra BB19_176;

cvt.u64.u32	%rd833, %r59;
add.s64 %rd835, %rd46, %rd833;
ld.shared.u8 %rs137, [%rd835];
mov.u32 %r1383, 1;
setp.ne.s16	%p142, %rs137, 0;
@%p142 bra BB19_177;

BB19_176:
add.s32 %r1284, %r59, 16;
cvt.u64.u32	%rd836, %r1284;
add.s64 %rd838, %rd46, %rd836;
ld.shared.u8 %rs138, [%rd838];
setp.eq.s16	%p143, %rs138, 0;
selp.u32	%r1383, 1, 0, %p143;

BB19_177:
bfe.u32 %r781, %r28, 7, 1;
setp.ne.s32	%p144, %r1383, %r781;
@%p144 bra BB19_179;

add.s32 %r1290, %r59, 16;
mul.wide.u32 %rd1508, %r1290, 8;
mul.wide.u32 %rd1507, %r59, 8;
cvt.u64.u32	%rd839, %r59;
st.shared.f64 [%rd299], %fd67;
cvt.u64.u32	%rd843, %r1290;
st.shared.f64 [%rd297], %fd68;
add.s64 %rd847, %rd45, %rd1507;
ld.shared.u64 %rd848, [%rd847];
add.s64 %rd849, %rd45, %rd1508;
ld.shared.u64 %rd850, [%rd849];
st.shared.u64 [%rd847], %rd850;
st.shared.u64 [%rd849], %rd848;
add.s64 %rd852, %rd46, %rd839;
ld.shared.u8 %rs139, [%rd852];
add.s64 %rd853, %rd46, %rd843;
ld.shared.u8 %rs140, [%rd853];
st.shared.u8 [%rd852], %rs140;
st.shared.u8 [%rd853], %rs139;

BB19_179:
bar.sync 0;
ld.shared.f64 %fd69, [%rd198];
ld.shared.f64 %fd70, [%rd200];
setp.geu.f64	%p145, %fd70, %fd69;
@%p145 bra BB19_181;

cvt.u64.u32	%rd859, %r49;
add.s64 %rd861, %rd46, %rd859;
ld.shared.u8 %rs141, [%rd861];
mov.u32 %r1384, 1;
setp.ne.s16	%p146, %rs141, 0;
@%p146 bra BB19_182;

BB19_181:
add.s32 %r1285, %r49, 8;
cvt.u64.u32	%rd862, %r1285;
add.s64 %rd864, %rd46, %rd862;
ld.shared.u8 %rs142, [%rd864];
setp.eq.s16	%p147, %rs142, 0;
selp.u32	%r1384, 1, 0, %p147;

BB19_182:
bfe.u32 %r803, %r28, 7, 1;
setp.ne.s32	%p148, %r1384, %r803;
@%p148 bra BB19_184;

add.s32 %r1289, %r49, 8;
mul.wide.u32 %rd1506, %r1289, 8;
mul.wide.u32 %rd1505, %r49, 8;
cvt.u64.u32	%rd865, %r49;
st.shared.f64 [%rd200], %fd69;
cvt.u64.u32	%rd869, %r1289;
st.shared.f64 [%rd198], %fd70;
add.s64 %rd873, %rd45, %rd1505;
ld.shared.u64 %rd874, [%rd873];
add.s64 %rd875, %rd45, %rd1506;
ld.shared.u64 %rd876, [%rd875];
st.shared.u64 [%rd873], %rd876;
st.shared.u64 [%rd875], %rd874;
add.s64 %rd878, %rd46, %rd865;
ld.shared.u8 %rs143, [%rd878];
add.s64 %rd879, %rd46, %rd869;
ld.shared.u8 %rs144, [%rd879];
st.shared.u8 [%rd878], %rs144;
st.shared.u8 [%rd879], %rs143;

BB19_184:
bar.sync 0;
ld.shared.f64 %fd71, [%rd125];
ld.shared.f64 %fd72, [%rd127];
setp.geu.f64	%p149, %fd72, %fd71;
@%p149 bra BB19_186;

cvt.u64.u32	%rd885, %r41;
add.s64 %rd887, %rd46, %rd885;
ld.shared.u8 %rs145, [%rd887];
mov.u32 %r1385, 1;
setp.ne.s16	%p150, %rs145, 0;
@%p150 bra BB19_187;

BB19_186:
add.s32 %r1286, %r41, 4;
cvt.u64.u32	%rd888, %r1286;
add.s64 %rd890, %rd46, %rd888;
ld.shared.u8 %rs146, [%rd890];
setp.eq.s16	%p151, %rs146, 0;
selp.u32	%r1385, 1, 0, %p151;

BB19_187:
bfe.u32 %r825, %r28, 7, 1;
setp.ne.s32	%p152, %r1385, %r825;
@%p152 bra BB19_189;

add.s32 %r1302, %r41, 4;
mul.wide.u32 %rd1524, %r1302, 8;
mul.wide.u32 %rd1504, %r41, 8;
add.s32 %r1288, %r41, 4;
cvt.u64.u32	%rd891, %r41;
st.shared.f64 [%rd127], %fd71;
cvt.u64.u32	%rd895, %r1288;
st.shared.f64 [%rd125], %fd72;
add.s64 %rd899, %rd45, %rd1504;
ld.shared.u64 %rd900, [%rd899];
add.s64 %rd901, %rd45, %rd1524;
ld.shared.u64 %rd902, [%rd901];
st.shared.u64 [%rd899], %rd902;
st.shared.u64 [%rd901], %rd900;
add.s64 %rd904, %rd46, %rd891;
ld.shared.u8 %rs147, [%rd904];
add.s64 %rd905, %rd46, %rd895;
ld.shared.u8 %rs148, [%rd905];
st.shared.u8 [%rd904], %rs148;
st.shared.u8 [%rd905], %rs147;

BB19_189:
bar.sync 0;
ld.shared.f64 %fd73, [%rd78];
ld.shared.f64 %fd74, [%rd80];
setp.geu.f64	%p153, %fd74, %fd73;
@%p153 bra BB19_191;

cvt.u64.u32	%rd911, %r35;
add.s64 %rd913, %rd46, %rd911;
ld.shared.u8 %rs149, [%rd913];
mov.u32 %r1386, 1;
setp.ne.s16	%p154, %rs149, 0;
@%p154 bra BB19_192;

BB19_191:
add.s32 %r1301, %r35, 2;
cvt.u64.u32	%rd914, %r1301;
add.s64 %rd916, %rd46, %rd914;
ld.shared.u8 %rs150, [%rd916];
setp.eq.s16	%p155, %rs150, 0;
selp.u32	%r1386, 1, 0, %p155;

BB19_192:
bfe.u32 %r847, %r28, 7, 1;
setp.ne.s32	%p156, %r1386, %r847;
@%p156 bra BB19_194;

add.s32 %r1287, %r35, 2;
mul.wide.u32 %rd1503, %r1287, 8;
mul.wide.u32 %rd1502, %r35, 8;
cvt.u64.u32	%rd917, %r35;
st.shared.f64 [%rd80], %fd73;
cvt.u64.u32	%rd921, %r1287;
st.shared.f64 [%rd78], %fd74;
add.s64 %rd925, %rd45, %rd1502;
ld.shared.u64 %rd926, [%rd925];
add.s64 %rd927, %rd45, %rd1503;
ld.shared.u64 %rd928, [%rd927];
st.shared.u64 [%rd925], %rd928;
st.shared.u64 [%rd927], %rd926;
add.s64 %rd930, %rd46, %rd917;
ld.shared.u8 %rs151, [%rd930];
add.s64 %rd931, %rd46, %rd921;
ld.shared.u8 %rs152, [%rd931];
st.shared.u8 [%rd930], %rs152;
st.shared.u8 [%rd931], %rs151;

BB19_194:
bar.sync 0;
ld.shared.f64 %fd75, [%rd58+8];
ld.shared.f64 %fd76, [%rd58];
setp.geu.f64	%p157, %fd76, %fd75;
@%p157 bra BB19_196;

cvt.u64.u32	%rd935, %r30;
add.s64 %rd937, %rd46, %rd935;
ld.shared.u8 %rs153, [%rd937];
mov.u32 %r1387, 1;
setp.ne.s16	%p158, %rs153, 0;
@%p158 bra BB19_197;

BB19_196:
cvt.u64.u32	%rd938, %r30;
add.s64 %rd940, %rd46, %rd938;
ld.shared.u8 %rs154, [%rd940+1];
setp.eq.s16	%p159, %rs154, 0;
selp.u32	%r1387, 1, 0, %p159;

BB19_197:
bfe.u32 %r861, %r28, 7, 1;
setp.ne.s32	%p160, %r1387, %r861;
@%p160 bra BB19_199;

mul.wide.u32 %rd1501, %r30, 8;
cvt.u64.u32	%rd941, %r30;
st.shared.f64 [%rd58], %fd75;
st.shared.f64 [%rd58+8], %fd76;
add.s64 %rd946, %rd45, %rd1501;
ld.shared.u64 %rd947, [%rd946];
ld.shared.u64 %rd948, [%rd946+8];
st.shared.u64 [%rd946], %rd948;
st.shared.u64 [%rd946+8], %rd947;
add.s64 %rd950, %rd46, %rd941;
ld.shared.u8 %rs155, [%rd950];
ld.shared.u8 %rs156, [%rd950+1];
st.shared.u8 [%rd950], %rs156;
st.shared.u8 [%rd950+1], %rs155;

BB19_199:
bar.sync 0;
mov.u64 %rd1500, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r864, %r28, 255;
sub.s32 %r119, %r30, %r864;
add.s32 %r866, %r119, 256;
mul.wide.u32 %rd951, %r866, 8;
add.s64 %rd953, %rd1500, %rd951;
mul.wide.u32 %rd954, %r119, 8;
add.s64 %rd955, %rd1500, %rd954;
ld.shared.f64 %fd77, [%rd953];
ld.shared.f64 %fd78, [%rd955];
setp.geu.f64	%p161, %fd78, %fd77;
@%p161 bra BB19_201;

cvt.u64.u32	%rd956, %r119;
add.s64 %rd958, %rd46, %rd956;
ld.shared.u8 %rs157, [%rd958];
mov.u32 %r1388, 1;
setp.ne.s16	%p162, %rs157, 0;
@%p162 bra BB19_202;

BB19_201:
add.s32 %r1320, %r119, 256;
cvt.u64.u32	%rd959, %r1320;
add.s64 %rd961, %rd46, %rd959;
ld.shared.u8 %rs158, [%rd961];
setp.eq.s16	%p163, %rs158, 0;
selp.u32	%r1388, 1, 0, %p163;

BB19_202:
mov.u32 %r1330, %tid.x;
bfe.u32 %r878, %r1330, 8, 1;
setp.ne.s32	%p164, %r1388, %r878;
@%p164 bra BB19_204;

mul.wide.u32 %rd1561, %r119, 8;
mov.u64 %rd1560, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1559, %rd1560, %rd1561;
add.s32 %r1321, %r119, 256;
mul.wide.u32 %rd1546, %r1321, 8;
mul.wide.u32 %rd1491, %r119, 8;
add.s64 %rd964, %rd45, %rd1491;
add.s64 %rd966, %rd45, %rd1546;
cvt.u64.u32	%rd967, %r119;
st.shared.f64 [%rd1559], %fd77;
cvt.u64.u32	%rd971, %r1321;
st.shared.f64 [%rd953], %fd78;
ld.shared.u64 %rd974, [%rd964];
ld.shared.u64 %rd975, [%rd966];
st.shared.u64 [%rd964], %rd975;
st.shared.u64 [%rd966], %rd974;
add.s64 %rd977, %rd46, %rd967;
ld.shared.u8 %rs159, [%rd977];
add.s64 %rd978, %rd46, %rd971;
ld.shared.u8 %rs160, [%rd978];
st.shared.u8 [%rd977], %rs160;
st.shared.u8 [%rd978], %rs159;

BB19_204:
bar.sync 0;
ld.shared.f64 %fd79, [%rd750];
ld.shared.f64 %fd80, [%rd752];
setp.geu.f64	%p165, %fd80, %fd79;
@%p165 bra BB19_206;

cvt.u64.u32	%rd984, %r101;
add.s64 %rd986, %rd46, %rd984;
ld.shared.u8 %rs161, [%rd986];
mov.u32 %r1389, 1;
setp.ne.s16	%p166, %rs161, 0;
@%p166 bra BB19_207;

BB19_206:
add.s32 %r1275, %r101, 128;
cvt.u64.u32	%rd987, %r1275;
add.s64 %rd989, %rd46, %rd987;
ld.shared.u8 %rs162, [%rd989];
setp.eq.s16	%p167, %rs162, 0;
selp.u32	%r1389, 1, 0, %p167;

BB19_207:
mov.u32 %r1331, %tid.x;
bfe.u32 %r901, %r1331, 8, 1;
setp.ne.s32	%p168, %r1389, %r901;
@%p168 bra BB19_209;

add.s32 %r1277, %r101, 128;
mul.wide.u32 %rd1495, %r1277, 8;
mul.wide.u32 %rd1490, %r101, 8;
cvt.u64.u32	%rd990, %r101;
st.shared.f64 [%rd752], %fd79;
cvt.u64.u32	%rd994, %r1277;
st.shared.f64 [%rd750], %fd80;
add.s64 %rd998, %rd45, %rd1490;
ld.shared.u64 %rd999, [%rd998];
add.s64 %rd1000, %rd45, %rd1495;
ld.shared.u64 %rd1001, [%rd1000];
st.shared.u64 [%rd998], %rd1001;
st.shared.u64 [%rd1000], %rd999;
add.s64 %rd1003, %rd46, %rd990;
ld.shared.u8 %rs163, [%rd1003];
add.s64 %rd1004, %rd46, %rd994;
ld.shared.u8 %rs164, [%rd1004];
st.shared.u8 [%rd1003], %rs164;
st.shared.u8 [%rd1004], %rs163;

BB19_209:
bar.sync 0;
ld.shared.f64 %fd81, [%rd573];
ld.shared.f64 %fd82, [%rd575];
setp.geu.f64	%p169, %fd82, %fd81;
@%p169 bra BB19_211;

cvt.u64.u32	%rd1010, %r85;
add.s64 %rd1012, %rd46, %rd1010;
ld.shared.u8 %rs165, [%rd1012];
mov.u32 %r1390, 1;
setp.ne.s16	%p170, %rs165, 0;
@%p170 bra BB19_212;

BB19_211:
add.s32 %r1263, %r85, 64;
cvt.u64.u32	%rd1013, %r1263;
add.s64 %rd1015, %rd46, %rd1013;
ld.shared.u8 %rs166, [%rd1015];
setp.eq.s16	%p171, %rs166, 0;
selp.u32	%r1390, 1, 0, %p171;

BB19_212:
mov.u32 %r1327, %tid.x;
bfe.u32 %r923, %r1327, 8, 1;
setp.ne.s32	%p172, %r1390, %r923;
@%p172 bra BB19_214;

add.s32 %r1274, %r85, 64;
mul.wide.u32 %rd1489, %r1274, 8;
mul.wide.u32 %rd1488, %r85, 8;
cvt.u64.u32	%rd1016, %r85;
st.shared.f64 [%rd575], %fd81;
cvt.u64.u32	%rd1020, %r1274;
st.shared.f64 [%rd573], %fd82;
add.s64 %rd1024, %rd45, %rd1488;
ld.shared.u64 %rd1025, [%rd1024];
add.s64 %rd1026, %rd45, %rd1489;
ld.shared.u64 %rd1027, [%rd1026];
st.shared.u64 [%rd1024], %rd1027;
st.shared.u64 [%rd1026], %rd1025;
add.s64 %rd1029, %rd46, %rd1016;
ld.shared.u8 %rs167, [%rd1029];
add.s64 %rd1030, %rd46, %rd1020;
ld.shared.u8 %rs168, [%rd1030];
st.shared.u8 [%rd1029], %rs168;
st.shared.u8 [%rd1030], %rs167;

BB19_214:
bar.sync 0;
ld.shared.f64 %fd83, [%rd422];
ld.shared.f64 %fd84, [%rd424];
setp.geu.f64	%p173, %fd84, %fd83;
@%p173 bra BB19_216;

cvt.u64.u32	%rd1036, %r71;
add.s64 %rd1038, %rd46, %rd1036;
ld.shared.u8 %rs169, [%rd1038];
mov.u32 %r1391, 1;
setp.ne.s16	%p174, %rs169, 0;
@%p174 bra BB19_217;

BB19_216:
add.s32 %r1264, %r71, 32;
cvt.u64.u32	%rd1039, %r1264;
add.s64 %rd1041, %rd46, %rd1039;
ld.shared.u8 %rs170, [%rd1041];
setp.eq.s16	%p175, %rs170, 0;
selp.u32	%r1391, 1, 0, %p175;

BB19_217:
mov.u32 %r1328, %tid.x;
bfe.u32 %r945, %r1328, 8, 1;
setp.ne.s32	%p176, %r1391, %r945;
@%p176 bra BB19_219;

add.s32 %r1273, %r71, 32;
mul.wide.u32 %rd1487, %r1273, 8;
mul.wide.u32 %rd1486, %r71, 8;
cvt.u64.u32	%rd1042, %r71;
st.shared.f64 [%rd424], %fd83;
cvt.u64.u32	%rd1046, %r1273;
st.shared.f64 [%rd422], %fd84;
add.s64 %rd1050, %rd45, %rd1486;
ld.shared.u64 %rd1051, [%rd1050];
add.s64 %rd1052, %rd45, %rd1487;
ld.shared.u64 %rd1053, [%rd1052];
st.shared.u64 [%rd1050], %rd1053;
st.shared.u64 [%rd1052], %rd1051;
add.s64 %rd1055, %rd46, %rd1042;
ld.shared.u8 %rs171, [%rd1055];
add.s64 %rd1056, %rd46, %rd1046;
ld.shared.u8 %rs172, [%rd1056];
st.shared.u8 [%rd1055], %rs172;
st.shared.u8 [%rd1056], %rs171;

BB19_219:
bar.sync 0;
ld.shared.f64 %fd85, [%rd297];
ld.shared.f64 %fd86, [%rd299];
setp.geu.f64	%p177, %fd86, %fd85;
@%p177 bra BB19_221;

cvt.u64.u32	%rd1062, %r59;
add.s64 %rd1064, %rd46, %rd1062;
ld.shared.u8 %rs173, [%rd1064];
mov.u32 %r1392, 1;
setp.ne.s16	%p178, %rs173, 0;
@%p178 bra BB19_222;

BB19_221:
add.s32 %r1265, %r59, 16;
cvt.u64.u32	%rd1065, %r1265;
add.s64 %rd1067, %rd46, %rd1065;
ld.shared.u8 %rs174, [%rd1067];
setp.eq.s16	%p179, %rs174, 0;
selp.u32	%r1392, 1, 0, %p179;

BB19_222:
mov.u32 %r1329, %tid.x;
bfe.u32 %r967, %r1329, 8, 1;
setp.ne.s32	%p180, %r1392, %r967;
@%p180 bra BB19_224;

add.s32 %r1272, %r59, 16;
mul.wide.u32 %rd1485, %r1272, 8;
mul.wide.u32 %rd1484, %r59, 8;
cvt.u64.u32	%rd1068, %r59;
st.shared.f64 [%rd299], %fd85;
cvt.u64.u32	%rd1072, %r1272;
st.shared.f64 [%rd297], %fd86;
add.s64 %rd1076, %rd45, %rd1484;
ld.shared.u64 %rd1077, [%rd1076];
add.s64 %rd1078, %rd45, %rd1485;
ld.shared.u64 %rd1079, [%rd1078];
st.shared.u64 [%rd1076], %rd1079;
st.shared.u64 [%rd1078], %rd1077;
add.s64 %rd1081, %rd46, %rd1068;
ld.shared.u8 %rs175, [%rd1081];
add.s64 %rd1082, %rd46, %rd1072;
ld.shared.u8 %rs176, [%rd1082];
st.shared.u8 [%rd1081], %rs176;
st.shared.u8 [%rd1082], %rs175;

BB19_224:
bar.sync 0;
ld.shared.f64 %fd87, [%rd198];
ld.shared.f64 %fd88, [%rd200];
setp.geu.f64	%p181, %fd88, %fd87;
@%p181 bra BB19_226;

cvt.u64.u32	%rd1088, %r49;
add.s64 %rd1090, %rd46, %rd1088;
ld.shared.u8 %rs177, [%rd1090];
mov.u32 %r1393, 1;
setp.ne.s16	%p182, %rs177, 0;
@%p182 bra BB19_227;

BB19_226:
add.s32 %r1266, %r49, 8;
cvt.u64.u32	%rd1091, %r1266;
add.s64 %rd1093, %rd46, %rd1091;
ld.shared.u8 %rs178, [%rd1093];
setp.eq.s16	%p183, %rs178, 0;
selp.u32	%r1393, 1, 0, %p183;

BB19_227:
mov.u32 %r1324, %tid.x;
bfe.u32 %r989, %r1324, 8, 1;
setp.ne.s32	%p184, %r1393, %r989;
@%p184 bra BB19_229;

add.s32 %r1271, %r49, 8;
mul.wide.u32 %rd1483, %r1271, 8;
mul.wide.u32 %rd1482, %r49, 8;
cvt.u64.u32	%rd1094, %r49;
st.shared.f64 [%rd200], %fd87;
cvt.u64.u32	%rd1098, %r1271;
st.shared.f64 [%rd198], %fd88;
add.s64 %rd1102, %rd45, %rd1482;
ld.shared.u64 %rd1103, [%rd1102];
add.s64 %rd1104, %rd45, %rd1483;
ld.shared.u64 %rd1105, [%rd1104];
st.shared.u64 [%rd1102], %rd1105;
st.shared.u64 [%rd1104], %rd1103;
add.s64 %rd1107, %rd46, %rd1094;
ld.shared.u8 %rs179, [%rd1107];
add.s64 %rd1108, %rd46, %rd1098;
ld.shared.u8 %rs180, [%rd1108];
st.shared.u8 [%rd1107], %rs180;
st.shared.u8 [%rd1108], %rs179;

BB19_229:
bar.sync 0;
ld.shared.f64 %fd89, [%rd125];
ld.shared.f64 %fd90, [%rd127];
setp.geu.f64	%p185, %fd90, %fd89;
@%p185 bra BB19_231;

cvt.u64.u32	%rd1114, %r41;
add.s64 %rd1116, %rd46, %rd1114;
ld.shared.u8 %rs181, [%rd1116];
mov.u32 %r1394, 1;
setp.ne.s16	%p186, %rs181, 0;
@%p186 bra BB19_232;

BB19_231:
add.s32 %r1267, %r41, 4;
cvt.u64.u32	%rd1117, %r1267;
add.s64 %rd1119, %rd46, %rd1117;
ld.shared.u8 %rs182, [%rd1119];
setp.eq.s16	%p187, %rs182, 0;
selp.u32	%r1394, 1, 0, %p187;

BB19_232:
mov.u32 %r1325, %tid.x;
bfe.u32 %r1011, %r1325, 8, 1;
setp.ne.s32	%p188, %r1394, %r1011;
@%p188 bra BB19_234;

add.s32 %r1276, %r41, 4;
mul.wide.u32 %rd1494, %r1276, 8;
mul.wide.u32 %rd1481, %r41, 8;
add.s32 %r1270, %r41, 4;
cvt.u64.u32	%rd1120, %r41;
st.shared.f64 [%rd127], %fd89;
cvt.u64.u32	%rd1124, %r1270;
st.shared.f64 [%rd125], %fd90;
add.s64 %rd1128, %rd45, %rd1481;
ld.shared.u64 %rd1129, [%rd1128];
add.s64 %rd1130, %rd45, %rd1494;
ld.shared.u64 %rd1131, [%rd1130];
st.shared.u64 [%rd1128], %rd1131;
st.shared.u64 [%rd1130], %rd1129;
add.s64 %rd1133, %rd46, %rd1120;
ld.shared.u8 %rs183, [%rd1133];
add.s64 %rd1134, %rd46, %rd1124;
ld.shared.u8 %rs184, [%rd1134];
st.shared.u8 [%rd1133], %rs184;
st.shared.u8 [%rd1134], %rs183;

BB19_234:
bar.sync 0;
ld.shared.f64 %fd91, [%rd78];
ld.shared.f64 %fd92, [%rd80];
setp.geu.f64	%p189, %fd92, %fd91;
@%p189 bra BB19_236;

cvt.u64.u32	%rd1140, %r35;
add.s64 %rd1142, %rd46, %rd1140;
ld.shared.u8 %rs185, [%rd1142];
mov.u32 %r1395, 1;
setp.ne.s16	%p190, %rs185, 0;
@%p190 bra BB19_237;

BB19_236:
add.s32 %r1268, %r35, 2;
cvt.u64.u32	%rd1143, %r1268;
add.s64 %rd1145, %rd46, %rd1143;
ld.shared.u8 %rs186, [%rd1145];
setp.eq.s16	%p191, %rs186, 0;
selp.u32	%r1395, 1, 0, %p191;

BB19_237:
mov.u32 %r1326, %tid.x;
bfe.u32 %r1033, %r1326, 8, 1;
setp.ne.s32	%p192, %r1395, %r1033;
@%p192 bra BB19_239;

add.s32 %r1269, %r35, 2;
mul.wide.u32 %rd1480, %r1269, 8;
mul.wide.u32 %rd1479, %r35, 8;
cvt.u64.u32	%rd1146, %r35;
st.shared.f64 [%rd80], %fd91;
cvt.u64.u32	%rd1150, %r1269;
st.shared.f64 [%rd78], %fd92;
add.s64 %rd1154, %rd45, %rd1479;
ld.shared.u64 %rd1155, [%rd1154];
add.s64 %rd1156, %rd45, %rd1480;
ld.shared.u64 %rd1157, [%rd1156];
st.shared.u64 [%rd1154], %rd1157;
st.shared.u64 [%rd1156], %rd1155;
add.s64 %rd1159, %rd46, %rd1146;
ld.shared.u8 %rs187, [%rd1159];
add.s64 %rd1160, %rd46, %rd1150;
ld.shared.u8 %rs188, [%rd1160];
st.shared.u8 [%rd1159], %rs188;
st.shared.u8 [%rd1160], %rs187;

BB19_239:
bar.sync 0;
ld.shared.f64 %fd93, [%rd58+8];
ld.shared.f64 %fd94, [%rd58];
setp.geu.f64	%p193, %fd94, %fd93;
@%p193 bra BB19_241;

cvt.u64.u32	%rd1164, %r30;
add.s64 %rd1166, %rd46, %rd1164;
ld.shared.u8 %rs189, [%rd1166];
mov.u32 %r1396, 1;
setp.ne.s16	%p194, %rs189, 0;
@%p194 bra BB19_242;

BB19_241:
cvt.u64.u32	%rd1167, %r30;
add.s64 %rd1169, %rd46, %rd1167;
ld.shared.u8 %rs190, [%rd1169+1];
setp.eq.s16	%p195, %rs190, 0;
selp.u32	%r1396, 1, 0, %p195;

BB19_242:
mov.u32 %r1278, %tid.x;
bfe.u32 %r1047, %r1278, 8, 1;
setp.ne.s32	%p196, %r1396, %r1047;
@%p196 bra BB19_244;

mul.wide.u32 %rd1493, %r30, 8;
cvt.u64.u32	%rd1170, %r30;
st.shared.f64 [%rd58], %fd93;
st.shared.f64 [%rd58+8], %fd94;
add.s64 %rd1175, %rd45, %rd1493;
ld.shared.u64 %rd1176, [%rd1175];
ld.shared.u64 %rd1177, [%rd1175+8];
st.shared.u64 [%rd1175], %rd1177;
st.shared.u64 [%rd1175+8], %rd1176;
add.s64 %rd1179, %rd46, %rd1170;
ld.shared.u8 %rs191, [%rd1179];
ld.shared.u8 %rs192, [%rd1179+1];
st.shared.u8 [%rd1179], %rs192;
st.shared.u8 [%rd1179+1], %rs191;

BB19_244:
bar.sync 0;
mov.u32 %r1279, %tid.x;
mov.u64 %rd1478, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1050, %r1279, 511;
sub.s32 %r1051, %r30, %r1050;
add.s32 %r1052, %r1051, 512;
mul.wide.u32 %rd1180, %r1052, 8;
add.s64 %rd1182, %rd1478, %rd1180;
mul.wide.u32 %rd1183, %r1051, 8;
add.s64 %rd1184, %rd1478, %rd1183;
ld.shared.f64 %fd95, [%rd1182];
ld.shared.f64 %fd96, [%rd1184];
setp.geu.f64	%p197, %fd96, %fd95;
@%p197 bra BB19_246;

cvt.u64.u32	%rd1185, %r1051;
add.s64 %rd1187, %rd46, %rd1185;
ld.shared.u8 %rs193, [%rd1187];
setp.ne.s16	%p198, %rs193, 0;
@%p198 bra BB19_248;

BB19_246:
add.s32 %r1281, %r1051, 512;
cvt.u64.u32	%rd1188, %r1281;
add.s64 %rd1190, %rd46, %rd1188;
ld.shared.u8 %rs1, [%rd1190];
setp.eq.s16	%p199, %rs1, 0;
@%p199 bra BB19_248;

mul.wide.u32 %rd1552, %r1052, 8;
mov.u64 %rd1551, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1550, %rd1551, %rd1552;
mul.wide.u32 %rd1499, %r1051, 8;
mov.u64 %rd1498, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1497, %rd1498, %rd1499;
add.s32 %r1282, %r1051, 512;
mul.wide.u32 %rd1462, %r1282, 8;
mul.wide.u32 %rd1461, %r1051, 8;
cvt.u64.u32	%rd1191, %r1051;
st.shared.f64 [%rd1497], %fd95;
st.shared.f64 [%rd1550], %fd96;
add.s64 %rd1199, %rd45, %rd1461;
ld.shared.u64 %rd1200, [%rd1199];
add.s64 %rd1201, %rd45, %rd1462;
ld.shared.u64 %rd1202, [%rd1201];
st.shared.u64 [%rd1199], %rd1202;
st.shared.u64 [%rd1201], %rd1200;
add.s64 %rd1204, %rd46, %rd1191;
ld.shared.u8 %rs194, [%rd1204];
st.shared.u8 [%rd1204], %rs1;
st.shared.u8 [%rd1190], %rs194;

BB19_248:
bar.sync 0;
mul.wide.u32 %rd1558, %r119, 8;
mov.u64 %rd1557, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1556, %rd1557, %rd1558;
ld.shared.f64 %fd97, [%rd953];
ld.shared.f64 %fd98, [%rd1556];
setp.geu.f64	%p200, %fd98, %fd97;
@%p200 bra BB19_250;

cvt.u64.u32	%rd1211, %r119;
add.s64 %rd1213, %rd46, %rd1211;
ld.shared.u8 %rs195, [%rd1213];
setp.ne.s16	%p201, %rs195, 0;
@%p201 bra BB19_252;

BB19_250:
add.s32 %r1237, %r119, 256;
cvt.u64.u32	%rd1214, %r1237;
add.s64 %rd1216, %rd46, %rd1214;
ld.shared.u8 %rs2, [%rd1216];
setp.eq.s16	%p202, %rs2, 0;
@%p202 bra BB19_252;

mul.wide.u32 %rd1555, %r119, 8;
mov.u64 %rd1554, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1553, %rd1554, %rd1555;
mul.wide.u32 %rd1496, %r866, 8;
mul.wide.u32 %rd1463, %r119, 8;
cvt.u64.u32	%rd1217, %r119;
st.shared.f64 [%rd1553], %fd97;
st.shared.f64 [%rd953], %fd98;
add.s64 %rd1225, %rd45, %rd1463;
ld.shared.u64 %rd1226, [%rd1225];
add.s64 %rd1227, %rd45, %rd1496;
ld.shared.u64 %rd1228, [%rd1227];
st.shared.u64 [%rd1225], %rd1228;
st.shared.u64 [%rd1227], %rd1226;
add.s64 %rd1230, %rd46, %rd1217;
ld.shared.u8 %rs196, [%rd1230];
st.shared.u8 [%rd1230], %rs2;
st.shared.u8 [%rd1216], %rs196;

BB19_252:
bar.sync 0;
ld.shared.f64 %fd99, [%rd750];
ld.shared.f64 %fd100, [%rd752];
setp.geu.f64	%p203, %fd100, %fd99;
@%p203 bra BB19_254;

cvt.u64.u32	%rd1237, %r101;
add.s64 %rd1239, %rd46, %rd1237;
ld.shared.u8 %rs197, [%rd1239];
setp.ne.s16	%p204, %rs197, 0;
@%p204 bra BB19_256;

BB19_254:
add.s32 %r1238, %r101, 128;
cvt.u64.u32	%rd1240, %r1238;
add.s64 %rd1242, %rd46, %rd1240;
ld.shared.u8 %rs3, [%rd1242];
setp.eq.s16	%p205, %rs3, 0;
@%p205 bra BB19_256;

add.s32 %r1239, %r101, 128;
mul.wide.u32 %rd1465, %r1239, 8;
mul.wide.u32 %rd1464, %r101, 8;
cvt.u64.u32	%rd1243, %r101;
st.shared.f64 [%rd752], %fd99;
st.shared.f64 [%rd750], %fd100;
add.s64 %rd1251, %rd45, %rd1464;
ld.shared.u64 %rd1252, [%rd1251];
add.s64 %rd1253, %rd45, %rd1465;
ld.shared.u64 %rd1254, [%rd1253];
st.shared.u64 [%rd1251], %rd1254;
st.shared.u64 [%rd1253], %rd1252;
add.s64 %rd1256, %rd46, %rd1243;
ld.shared.u8 %rs198, [%rd1256];
st.shared.u8 [%rd1256], %rs3;
st.shared.u8 [%rd1242], %rs198;

BB19_256:
bar.sync 0;
ld.shared.f64 %fd101, [%rd573];
ld.shared.f64 %fd102, [%rd575];
setp.geu.f64	%p206, %fd102, %fd101;
@%p206 bra BB19_258;

cvt.u64.u32	%rd1263, %r85;
add.s64 %rd1265, %rd46, %rd1263;
ld.shared.u8 %rs199, [%rd1265];
setp.ne.s16	%p207, %rs199, 0;
@%p207 bra BB19_260;

BB19_258:
add.s32 %r1240, %r85, 64;
cvt.u64.u32	%rd1266, %r1240;
add.s64 %rd1268, %rd46, %rd1266;
ld.shared.u8 %rs4, [%rd1268];
setp.eq.s16	%p208, %rs4, 0;
@%p208 bra BB19_260;

add.s32 %r1241, %r85, 64;
mul.wide.u32 %rd1467, %r1241, 8;
mul.wide.u32 %rd1466, %r85, 8;
cvt.u64.u32	%rd1269, %r85;
st.shared.f64 [%rd575], %fd101;
st.shared.f64 [%rd573], %fd102;
add.s64 %rd1277, %rd45, %rd1466;
ld.shared.u64 %rd1278, [%rd1277];
add.s64 %rd1279, %rd45, %rd1467;
ld.shared.u64 %rd1280, [%rd1279];
st.shared.u64 [%rd1277], %rd1280;
st.shared.u64 [%rd1279], %rd1278;
add.s64 %rd1282, %rd46, %rd1269;
ld.shared.u8 %rs200, [%rd1282];
st.shared.u8 [%rd1282], %rs4;
st.shared.u8 [%rd1268], %rs200;

BB19_260:
bar.sync 0;
ld.shared.f64 %fd103, [%rd422];
ld.shared.f64 %fd104, [%rd424];
setp.geu.f64	%p209, %fd104, %fd103;
@%p209 bra BB19_262;

cvt.u64.u32	%rd1289, %r71;
add.s64 %rd1291, %rd46, %rd1289;
ld.shared.u8 %rs201, [%rd1291];
setp.ne.s16	%p210, %rs201, 0;
@%p210 bra BB19_264;

BB19_262:
add.s32 %r1242, %r71, 32;
cvt.u64.u32	%rd1292, %r1242;
add.s64 %rd1294, %rd46, %rd1292;
ld.shared.u8 %rs5, [%rd1294];
setp.eq.s16	%p211, %rs5, 0;
@%p211 bra BB19_264;

add.s32 %r1243, %r71, 32;
mul.wide.u32 %rd1469, %r1243, 8;
mul.wide.u32 %rd1468, %r71, 8;
cvt.u64.u32	%rd1295, %r71;
st.shared.f64 [%rd424], %fd103;
st.shared.f64 [%rd422], %fd104;
add.s64 %rd1303, %rd45, %rd1468;
ld.shared.u64 %rd1304, [%rd1303];
add.s64 %rd1305, %rd45, %rd1469;
ld.shared.u64 %rd1306, [%rd1305];
st.shared.u64 [%rd1303], %rd1306;
st.shared.u64 [%rd1305], %rd1304;
add.s64 %rd1308, %rd46, %rd1295;
ld.shared.u8 %rs202, [%rd1308];
st.shared.u8 [%rd1308], %rs5;
st.shared.u8 [%rd1294], %rs202;

BB19_264:
bar.sync 0;
ld.shared.f64 %fd105, [%rd297];
ld.shared.f64 %fd106, [%rd299];
setp.geu.f64	%p212, %fd106, %fd105;
@%p212 bra BB19_266;

cvt.u64.u32	%rd1315, %r59;
add.s64 %rd1317, %rd46, %rd1315;
ld.shared.u8 %rs203, [%rd1317];
setp.ne.s16	%p213, %rs203, 0;
@%p213 bra BB19_268;

BB19_266:
add.s32 %r1244, %r59, 16;
cvt.u64.u32	%rd1318, %r1244;
add.s64 %rd1320, %rd46, %rd1318;
ld.shared.u8 %rs6, [%rd1320];
setp.eq.s16	%p214, %rs6, 0;
@%p214 bra BB19_268;

add.s32 %r1245, %r59, 16;
mul.wide.u32 %rd1471, %r1245, 8;
mul.wide.u32 %rd1470, %r59, 8;
cvt.u64.u32	%rd1321, %r59;
st.shared.f64 [%rd299], %fd105;
st.shared.f64 [%rd297], %fd106;
add.s64 %rd1329, %rd45, %rd1470;
ld.shared.u64 %rd1330, [%rd1329];
add.s64 %rd1331, %rd45, %rd1471;
ld.shared.u64 %rd1332, [%rd1331];
st.shared.u64 [%rd1329], %rd1332;
st.shared.u64 [%rd1331], %rd1330;
add.s64 %rd1334, %rd46, %rd1321;
ld.shared.u8 %rs204, [%rd1334];
st.shared.u8 [%rd1334], %rs6;
st.shared.u8 [%rd1320], %rs204;

BB19_268:
bar.sync 0;
ld.shared.f64 %fd107, [%rd198];
ld.shared.f64 %fd108, [%rd200];
setp.geu.f64	%p215, %fd108, %fd107;
@%p215 bra BB19_270;

cvt.u64.u32	%rd1341, %r49;
add.s64 %rd1343, %rd46, %rd1341;
ld.shared.u8 %rs205, [%rd1343];
setp.ne.s16	%p216, %rs205, 0;
@%p216 bra BB19_272;

BB19_270:
add.s32 %r1246, %r49, 8;
cvt.u64.u32	%rd1344, %r1246;
add.s64 %rd1346, %rd46, %rd1344;
ld.shared.u8 %rs7, [%rd1346];
setp.eq.s16	%p217, %rs7, 0;
@%p217 bra BB19_272;

add.s32 %r1247, %r49, 8;
mul.wide.u32 %rd1473, %r1247, 8;
mul.wide.u32 %rd1472, %r49, 8;
cvt.u64.u32	%rd1347, %r49;
st.shared.f64 [%rd200], %fd107;
st.shared.f64 [%rd198], %fd108;
add.s64 %rd1355, %rd45, %rd1472;
ld.shared.u64 %rd1356, [%rd1355];
add.s64 %rd1357, %rd45, %rd1473;
ld.shared.u64 %rd1358, [%rd1357];
st.shared.u64 [%rd1355], %rd1358;
st.shared.u64 [%rd1357], %rd1356;
add.s64 %rd1360, %rd46, %rd1347;
ld.shared.u8 %rs206, [%rd1360];
st.shared.u8 [%rd1360], %rs7;
st.shared.u8 [%rd1346], %rs206;

BB19_272:
bar.sync 0;
ld.shared.f64 %fd109, [%rd125];
ld.shared.f64 %fd110, [%rd127];
setp.geu.f64	%p218, %fd110, %fd109;
@%p218 bra BB19_274;

cvt.u64.u32	%rd1367, %r41;
add.s64 %rd1369, %rd46, %rd1367;
ld.shared.u8 %rs207, [%rd1369];
setp.ne.s16	%p219, %rs207, 0;
@%p219 bra BB19_276;

BB19_274:
add.s32 %r1248, %r41, 4;
cvt.u64.u32	%rd1370, %r1248;
add.s64 %rd1372, %rd46, %rd1370;
ld.shared.u8 %rs8, [%rd1372];
setp.eq.s16	%p220, %rs8, 0;
@%p220 bra BB19_276;

add.s32 %r1249, %r41, 4;
mul.wide.u32 %rd1475, %r1249, 8;
mul.wide.u32 %rd1474, %r41, 8;
cvt.u64.u32	%rd1373, %r41;
st.shared.f64 [%rd127], %fd109;
st.shared.f64 [%rd125], %fd110;
add.s64 %rd1381, %rd45, %rd1474;
ld.shared.u64 %rd1382, [%rd1381];
add.s64 %rd1383, %rd45, %rd1475;
ld.shared.u64 %rd1384, [%rd1383];
st.shared.u64 [%rd1381], %rd1384;
st.shared.u64 [%rd1383], %rd1382;
add.s64 %rd1386, %rd46, %rd1373;
ld.shared.u8 %rs208, [%rd1386];
st.shared.u8 [%rd1386], %rs8;
st.shared.u8 [%rd1372], %rs208;

BB19_276:
bar.sync 0;
ld.shared.f64 %fd111, [%rd78];
ld.shared.f64 %fd112, [%rd80];
setp.geu.f64	%p221, %fd112, %fd111;
@%p221 bra BB19_278;

cvt.u64.u32	%rd1393, %r35;
add.s64 %rd1395, %rd46, %rd1393;
ld.shared.u8 %rs209, [%rd1395];
setp.ne.s16	%p222, %rs209, 0;
@%p222 bra BB19_280;

BB19_278:
add.s32 %r1250, %r35, 2;
cvt.u64.u32	%rd1396, %r1250;
add.s64 %rd1398, %rd46, %rd1396;
ld.shared.u8 %rs9, [%rd1398];
setp.eq.s16	%p223, %rs9, 0;
@%p223 bra BB19_280;

add.s32 %r1251, %r35, 2;
mul.wide.u32 %rd1477, %r1251, 8;
mul.wide.u32 %rd1476, %r35, 8;
cvt.u64.u32	%rd1399, %r35;
st.shared.f64 [%rd80], %fd111;
st.shared.f64 [%rd78], %fd112;
add.s64 %rd1407, %rd45, %rd1476;
ld.shared.u64 %rd1408, [%rd1407];
add.s64 %rd1409, %rd45, %rd1477;
ld.shared.u64 %rd1410, [%rd1409];
st.shared.u64 [%rd1407], %rd1410;
st.shared.u64 [%rd1409], %rd1408;
add.s64 %rd1412, %rd46, %rd1399;
ld.shared.u8 %rs210, [%rd1412];
st.shared.u8 [%rd1412], %rs9;
st.shared.u8 [%rd1398], %rs210;

BB19_280:
bar.sync 0;
ld.shared.f64 %fd113, [%rd58+8];
ld.shared.f64 %fd114, [%rd58];
setp.geu.f64	%p224, %fd114, %fd113;
@%p224 bra BB19_282;

cvt.u64.u32	%rd1417, %r30;
add.s64 %rd1419, %rd46, %rd1417;
ld.shared.u8 %rs211, [%rd1419];
setp.ne.s16	%p225, %rs211, 0;
@%p225 bra BB19_284;

BB19_282:
cvt.u64.u32	%rd1420, %r30;
add.s64 %rd1422, %rd46, %rd1420;
ld.shared.u8 %rs10, [%rd1422+1];
setp.eq.s16	%p226, %rs10, 0;
@%p226 bra BB19_284;

mul.wide.u32 %rd1492, %r30, 8;
st.shared.f64 [%rd58], %fd113;
st.shared.f64 [%rd58+8], %fd114;
add.s64 %rd1428, %rd45, %rd1492;
ld.shared.u64 %rd1429, [%rd1428];
ld.shared.u64 %rd1430, [%rd1428+8];
st.shared.u64 [%rd1428], %rd1430;
st.shared.u64 [%rd1428+8], %rd1429;
ld.shared.u8 %rs212, [%rd1422];
st.shared.u8 [%rd1422], %rs10;
st.shared.u8 [%rd1422+1], %rs212;

BB19_284:
ld.param.u32 %r1253, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1252, %tid.x;
setp.lt.u32	%p228, %r1252, %r1253;
bar.sync 0;
@!%p228 bra BB19_286;
bra.uni BB19_285;

BB19_285:
mov.u32 %r1280, %tid.x;
ld.param.u32 %r1262, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1261, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd117, [%rd16];
ld.local.u64 %rd1436, [%rd2];
cvta.to.global.u64 %rd1437, %rd1436;
mad.lo.s32 %r1229, %r1280, %r1261, %r16;
mul.wide.u32 %rd1438, %r1229, 8;
add.s64 %rd1439, %rd1437, %rd1438;
st.global.f64 [%rd1439], %fd117;
ld.shared.u64 %rd1442, [%rd17];
ld.local.u64 %rd1443, [%rd3];
cvta.to.global.u64 %rd1444, %rd1443;
mad.lo.s32 %r1230, %r1280, %r1262, %r27;
mul.wide.u32 %rd1445, %r1230, 8;
add.s64 %rd1446, %rd1444, %rd1445;
st.global.u64 [%rd1446], %rd1442;

BB19_286:
mov.u32 %r1256, %tid.x;
ld.param.u32 %r1255, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1254, %r1256, 512;
setp.ge.u32	%p229, %r1254, %r1255;
@%p229 bra BB19_288;

mov.u32 %r1260, %tid.x;
add.s32 %r1259, %r1260, 512;
ld.param.u32 %r1258, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1257, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd118, [%rd16+4096];
ld.local.u64 %rd1450, [%rd2];
cvta.to.global.u64 %rd1451, %rd1450;
mad.lo.s32 %r1235, %r1259, %r1257, %r16;
mul.wide.u32 %rd1452, %r1235, 8;
add.s64 %rd1453, %rd1451, %rd1452;
st.global.f64 [%rd1453], %fd118;
ld.shared.u64 %rd1456, [%rd17+4096];
ld.local.u64 %rd1457, [%rd3];
cvta.to.global.u64 %rd1458, %rd1457;
mad.lo.s32 %r1236, %r1259, %r1258, %r27;
mul.wide.u32 %rd1459, %r1236, 8;
add.s64 %rd1460, %rd1458, %rd1459;
st.global.u64 [%rd1460], %rd1456;

BB19_288:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot20[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<125>;
.reg .b16 %rs<108>;
.reg .b32 %r<712>;
.reg .f64 %fd<67>;
.reg .b64 %rd<814>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd813, __local_depot20;
cvta.local.u64 %SP, %rd813;
ld.param.u32 %r86, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r87, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r88, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r89, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r671, 0;
mov.pred %p4, 0;
@%p4 bra BB20_2;

BB20_1:
mul.wide.s32 %rd23, %r671, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r671, %r671, 1;
setp.lt.u32	%p5, %r671, 27;
@%p5 bra BB20_1;

BB20_2:
mov.u32 %r672, 0;
@%p4 bra BB20_4;

BB20_3:
mul.wide.s32 %rd27, %r672, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r672, %r672, 1;
setp.lt.u32	%p7, %r672, 27;
@%p7 bra BB20_3;

BB20_4:
mov.u32 %r92, %nctaid.y;
mov.u32 %r93, %ctaid.z;
mov.u32 %r94, %ctaid.y;
mad.lo.s32 %r95, %r92, %r93, %r94;
mov.u32 %r96, %nctaid.x;
mov.u32 %r97, %ctaid.x;
mad.lo.s32 %r5, %r95, %r96, %r97;
setp.ge.u32	%p8, %r5, %r86;
@%p8 bra BB20_156;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r673, %r6, -1;
mov.u32 %r98, 0;
setp.lt.s32	%p9, %r673, 1;
mov.u32 %r682, %r5;
mov.u32 %r689, %r98;
@%p9 bra BB20_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd809, %rd2, %rd31;
mov.u32 %r690, 0;
mov.u32 %r683, %r5;

BB20_7:
ld.local.u32 %r100, [%rd809+4];
rem.u32 %r101, %r683, %r100;
ld.local.u32 %r102, [%rd809+104];
mad.lo.s32 %r690, %r102, %r101, %r690;
div.u32 %r683, %r683, %r100;
add.s64 %rd809, %rd809, -4;
add.s32 %r673, %r673, -1;
setp.gt.s32	%p10, %r673, 0;
mov.u32 %r678, %r683;
mov.u32 %r682, %r678;
mov.u32 %r684, %r690;
mov.u32 %r689, %r684;
@%p10 bra BB20_7;

BB20_8:
mov.u32 %r15, %r689;
mov.u32 %r14, %r682;
ld.local.u32 %r104, [%rd2+108];
mad.lo.s32 %r16, %r104, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r674, %r17, -1;
setp.lt.s32	%p11, %r674, 1;
mov.u32 %r680, %r5;
mov.u32 %r687, %r98;
@%p11 bra BB20_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd810, %rd3, %rd32;
mov.u32 %r688, 0;
mov.u32 %r681, %r5;

BB20_10:
ld.local.u32 %r106, [%rd810+4];
rem.u32 %r107, %r681, %r106;
ld.local.u32 %r108, [%rd810+104];
mad.lo.s32 %r688, %r108, %r107, %r688;
div.u32 %r681, %r681, %r106;
add.s64 %rd810, %rd810, -4;
add.s32 %r674, %r674, -1;
setp.gt.s32	%p12, %r674, 0;
mov.u32 %r680, %r681;
mov.u32 %r687, %r688;
@%p12 bra BB20_10;

BB20_11:
ld.local.u32 %r109, [%rd3+108];
mad.lo.s32 %r27, %r109, %r680, %r687;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 64;
setp.lt.u32	%p1, %r28, %r87;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.u32	%p13, %r28, %r87;
@%p13 bra BB20_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r110, %r28, %r88, %r16;
mul.wide.u32 %rd35, %r110, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd65, [%rd36];

BB20_13:
mov.u64 %rd811, 0;
@%p13 bra BB20_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r111, %r28, %r89, %r27;
mul.wide.u32 %rd40, %r111, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd811, [%rd41];

BB20_15:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.f64 [%rd16], %fd65;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd45, %rd43;
st.shared.u64 [%rd17], %rd811;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd46, %rd42;
st.shared.u8 [%rd18], %rs8;
setp.lt.u32	%p2, %r29, %r87;
mov.f64 %fd66, 0d0000000000000000;
setp.ge.u32	%p15, %r29, %r87;
@%p15 bra BB20_17;

ld.local.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd48, %rd47;
mad.lo.s32 %r112, %r29, %r88, %r16;
mul.wide.u32 %rd49, %r112, 8;
add.s64 %rd50, %rd48, %rd49;
ld.global.f64 %fd66, [%rd50];

BB20_17:
mov.u64 %rd812, 0;
@%p15 bra BB20_19;

ld.local.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd53, %rd52;
mad.lo.s32 %r113, %r29, %r89, %r27;
mul.wide.u32 %rd54, %r113, 8;
add.s64 %rd55, %rd53, %rd54;
ld.global.u64 %rd812, [%rd55];

BB20_19:
selp.u16	%rs9, 1, 0, %p2;
st.shared.f64 [%rd16+512], %fd66;
st.shared.u64 [%rd17+512], %rd812;
st.shared.u8 [%rd18+64], %rs9;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd56, %r30, 8;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f64 %fd5, [%rd58+8];
ld.shared.f64 %fd6, [%rd58];
setp.leu.f64	%p17, %fd6, %fd5;
@%p17 bra BB20_21;

cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd46, %rd59;
ld.shared.u8 %rs10, [%rd61];
mov.u32 %r691, 1;
setp.ne.s16	%p18, %rs10, 0;
@%p18 bra BB20_22;

BB20_21:
cvt.u64.u32	%rd62, %r30;
add.s64 %rd64, %rd46, %rd62;
ld.shared.u8 %rs11, [%rd64+1];
setp.eq.s16	%p19, %rs11, 0;
selp.u32	%r691, 1, 0, %p19;

BB20_22:
and.b32 %r120, %r28, 1;
setp.ne.s32	%p20, %r691, %r120;
@%p20 bra BB20_24;

add.s64 %rd67, %rd45, %rd56;
cvt.u64.u32	%rd68, %r30;
st.shared.f64 [%rd58], %fd5;
st.shared.f64 [%rd58+8], %fd6;
ld.shared.u64 %rd72, [%rd67];
ld.shared.u64 %rd73, [%rd67+8];
st.shared.u64 [%rd67], %rd73;
st.shared.u64 [%rd67+8], %rd72;
add.s64 %rd75, %rd46, %rd68;
ld.shared.u8 %rs12, [%rd75];
ld.shared.u8 %rs13, [%rd75+1];
st.shared.u8 [%rd75], %rs13;
st.shared.u8 [%rd75+1], %rs12;

BB20_24:
bar.sync 0;
sub.s32 %r35, %r30, %r120;
add.s32 %r126, %r35, 2;
mul.wide.u32 %rd76, %r126, 8;
add.s64 %rd78, %rd44, %rd76;
mul.wide.u32 %rd79, %r35, 8;
add.s64 %rd80, %rd44, %rd79;
ld.shared.f64 %fd7, [%rd78];
ld.shared.f64 %fd8, [%rd80];
setp.leu.f64	%p21, %fd8, %fd7;
@%p21 bra BB20_26;

cvt.u64.u32	%rd81, %r35;
add.s64 %rd83, %rd46, %rd81;
ld.shared.u8 %rs14, [%rd83];
mov.u32 %r692, 1;
setp.ne.s16	%p22, %rs14, 0;
@%p22 bra BB20_27;

BB20_26:
cvt.u64.u32	%rd84, %r126;
add.s64 %rd86, %rd46, %rd84;
ld.shared.u8 %rs15, [%rd86];
setp.eq.s16	%p23, %rs15, 0;
selp.u32	%r692, 1, 0, %p23;

BB20_27:
bfe.u32 %r138, %r28, 1, 1;
setp.ne.s32	%p24, %r692, %r138;
@%p24 bra BB20_29;

add.s64 %rd89, %rd45, %rd79;
add.s64 %rd91, %rd45, %rd76;
cvt.u64.u32	%rd92, %r35;
st.shared.f64 [%rd80], %fd7;
cvt.u64.u32	%rd96, %r126;
st.shared.f64 [%rd78], %fd8;
ld.shared.u64 %rd99, [%rd89];
ld.shared.u64 %rd100, [%rd91];
st.shared.u64 [%rd89], %rd100;
st.shared.u64 [%rd91], %rd99;
add.s64 %rd102, %rd46, %rd92;
ld.shared.u8 %rs16, [%rd102];
add.s64 %rd103, %rd46, %rd96;
ld.shared.u8 %rs17, [%rd103];
st.shared.u8 [%rd102], %rs17;
st.shared.u8 [%rd103], %rs16;

BB20_29:
bar.sync 0;
ld.shared.f64 %fd9, [%rd58+8];
ld.shared.f64 %fd10, [%rd58];
setp.leu.f64	%p25, %fd10, %fd9;
@%p25 bra BB20_31;

cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd46, %rd107;
ld.shared.u8 %rs18, [%rd109];
mov.u32 %r693, 1;
setp.ne.s16	%p26, %rs18, 0;
@%p26 bra BB20_32;

BB20_31:
cvt.u64.u32	%rd110, %r30;
add.s64 %rd112, %rd46, %rd110;
ld.shared.u8 %rs19, [%rd112+1];
setp.eq.s16	%p27, %rs19, 0;
selp.u32	%r693, 1, 0, %p27;

BB20_32:
bfe.u32 %r153, %r28, 1, 1;
setp.ne.s32	%p28, %r693, %r153;
@%p28 bra BB20_34;

cvt.u64.u32	%rd113, %r30;
st.shared.f64 [%rd58], %fd9;
st.shared.f64 [%rd58+8], %fd10;
add.s64 %rd118, %rd45, %rd56;
ld.shared.u64 %rd119, [%rd118];
ld.shared.u64 %rd120, [%rd118+8];
st.shared.u64 [%rd118], %rd120;
st.shared.u64 [%rd118+8], %rd119;
add.s64 %rd122, %rd46, %rd113;
ld.shared.u8 %rs20, [%rd122];
ld.shared.u8 %rs21, [%rd122+1];
st.shared.u8 [%rd122], %rs21;
st.shared.u8 [%rd122+1], %rs20;

BB20_34:
bar.sync 0;
and.b32 %r156, %r28, 3;
sub.s32 %r41, %r30, %r156;
add.s32 %r158, %r41, 4;
mul.wide.u32 %rd123, %r158, 8;
add.s64 %rd125, %rd44, %rd123;
mul.wide.u32 %rd126, %r41, 8;
add.s64 %rd127, %rd44, %rd126;
ld.shared.f64 %fd11, [%rd125];
ld.shared.f64 %fd12, [%rd127];
setp.leu.f64	%p29, %fd12, %fd11;
@%p29 bra BB20_36;

cvt.u64.u32	%rd128, %r41;
add.s64 %rd130, %rd46, %rd128;
ld.shared.u8 %rs22, [%rd130];
mov.u32 %r694, 1;
setp.ne.s16	%p30, %rs22, 0;
@%p30 bra BB20_37;

BB20_36:
cvt.u64.u32	%rd131, %r158;
add.s64 %rd133, %rd46, %rd131;
ld.shared.u8 %rs23, [%rd133];
setp.eq.s16	%p31, %rs23, 0;
selp.u32	%r694, 1, 0, %p31;

BB20_37:
bfe.u32 %r170, %r28, 2, 1;
setp.ne.s32	%p32, %r694, %r170;
@%p32 bra BB20_39;

add.s64 %rd136, %rd45, %rd126;
add.s64 %rd138, %rd45, %rd123;
cvt.u64.u32	%rd139, %r41;
st.shared.f64 [%rd127], %fd11;
cvt.u64.u32	%rd143, %r158;
st.shared.f64 [%rd125], %fd12;
ld.shared.u64 %rd146, [%rd136];
ld.shared.u64 %rd147, [%rd138];
st.shared.u64 [%rd136], %rd147;
st.shared.u64 [%rd138], %rd146;
add.s64 %rd149, %rd46, %rd139;
ld.shared.u8 %rs24, [%rd149];
add.s64 %rd150, %rd46, %rd143;
ld.shared.u8 %rs25, [%rd150];
st.shared.u8 [%rd149], %rs25;
st.shared.u8 [%rd150], %rs24;

BB20_39:
bar.sync 0;
ld.shared.f64 %fd13, [%rd78];
ld.shared.f64 %fd14, [%rd80];
setp.leu.f64	%p33, %fd14, %fd13;
@%p33 bra BB20_41;

cvt.u64.u32	%rd156, %r35;
add.s64 %rd158, %rd46, %rd156;
ld.shared.u8 %rs26, [%rd158];
mov.u32 %r695, 1;
setp.ne.s16	%p34, %rs26, 0;
@%p34 bra BB20_42;

BB20_41:
cvt.u64.u32	%rd159, %r126;
add.s64 %rd161, %rd46, %rd159;
ld.shared.u8 %rs27, [%rd161];
setp.eq.s16	%p35, %rs27, 0;
selp.u32	%r695, 1, 0, %p35;

BB20_42:
bfe.u32 %r193, %r28, 2, 1;
setp.ne.s32	%p36, %r695, %r193;
@%p36 bra BB20_44;

cvt.u64.u32	%rd162, %r35;
st.shared.f64 [%rd80], %fd13;
cvt.u64.u32	%rd166, %r126;
st.shared.f64 [%rd78], %fd14;
add.s64 %rd170, %rd45, %rd79;
ld.shared.u64 %rd171, [%rd170];
add.s64 %rd172, %rd45, %rd76;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd172], %rd171;
add.s64 %rd175, %rd46, %rd162;
ld.shared.u8 %rs28, [%rd175];
add.s64 %rd176, %rd46, %rd166;
ld.shared.u8 %rs29, [%rd176];
st.shared.u8 [%rd175], %rs29;
st.shared.u8 [%rd176], %rs28;

BB20_44:
bar.sync 0;
ld.shared.f64 %fd15, [%rd58+8];
ld.shared.f64 %fd16, [%rd58];
setp.leu.f64	%p37, %fd16, %fd15;
@%p37 bra BB20_46;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd46, %rd180;
ld.shared.u8 %rs30, [%rd182];
mov.u32 %r696, 1;
setp.ne.s16	%p38, %rs30, 0;
@%p38 bra BB20_47;

BB20_46:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd46, %rd183;
ld.shared.u8 %rs31, [%rd185+1];
setp.eq.s16	%p39, %rs31, 0;
selp.u32	%r696, 1, 0, %p39;

BB20_47:
bfe.u32 %r207, %r28, 2, 1;
setp.ne.s32	%p40, %r696, %r207;
@%p40 bra BB20_49;

cvt.u64.u32	%rd186, %r30;
st.shared.f64 [%rd58], %fd15;
st.shared.f64 [%rd58+8], %fd16;
add.s64 %rd191, %rd45, %rd56;
ld.shared.u64 %rd192, [%rd191];
ld.shared.u64 %rd193, [%rd191+8];
st.shared.u64 [%rd191], %rd193;
st.shared.u64 [%rd191+8], %rd192;
add.s64 %rd195, %rd46, %rd186;
ld.shared.u8 %rs32, [%rd195];
ld.shared.u8 %rs33, [%rd195+1];
st.shared.u8 [%rd195], %rs33;
st.shared.u8 [%rd195+1], %rs32;

BB20_49:
bar.sync 0;
and.b32 %r210, %r28, 7;
sub.s32 %r49, %r30, %r210;
add.s32 %r212, %r49, 8;
mul.wide.u32 %rd196, %r212, 8;
add.s64 %rd198, %rd44, %rd196;
mul.wide.u32 %rd199, %r49, 8;
add.s64 %rd200, %rd44, %rd199;
ld.shared.f64 %fd17, [%rd198];
ld.shared.f64 %fd18, [%rd200];
setp.leu.f64	%p41, %fd18, %fd17;
@%p41 bra BB20_51;

cvt.u64.u32	%rd201, %r49;
add.s64 %rd203, %rd46, %rd201;
ld.shared.u8 %rs34, [%rd203];
mov.u32 %r697, 1;
setp.ne.s16	%p42, %rs34, 0;
@%p42 bra BB20_52;

BB20_51:
cvt.u64.u32	%rd204, %r212;
add.s64 %rd206, %rd46, %rd204;
ld.shared.u8 %rs35, [%rd206];
setp.eq.s16	%p43, %rs35, 0;
selp.u32	%r697, 1, 0, %p43;

BB20_52:
bfe.u32 %r224, %r28, 3, 1;
setp.ne.s32	%p44, %r697, %r224;
@%p44 bra BB20_54;

add.s64 %rd209, %rd45, %rd199;
add.s64 %rd211, %rd45, %rd196;
cvt.u64.u32	%rd212, %r49;
st.shared.f64 [%rd200], %fd17;
cvt.u64.u32	%rd216, %r212;
st.shared.f64 [%rd198], %fd18;
ld.shared.u64 %rd219, [%rd209];
ld.shared.u64 %rd220, [%rd211];
st.shared.u64 [%rd209], %rd220;
st.shared.u64 [%rd211], %rd219;
add.s64 %rd222, %rd46, %rd212;
ld.shared.u8 %rs36, [%rd222];
add.s64 %rd223, %rd46, %rd216;
ld.shared.u8 %rs37, [%rd223];
st.shared.u8 [%rd222], %rs37;
st.shared.u8 [%rd223], %rs36;

BB20_54:
bar.sync 0;
ld.shared.f64 %fd19, [%rd125];
ld.shared.f64 %fd20, [%rd127];
setp.leu.f64	%p45, %fd20, %fd19;
@%p45 bra BB20_56;

cvt.u64.u32	%rd229, %r41;
add.s64 %rd231, %rd46, %rd229;
ld.shared.u8 %rs38, [%rd231];
mov.u32 %r698, 1;
setp.ne.s16	%p46, %rs38, 0;
@%p46 bra BB20_57;

BB20_56:
cvt.u64.u32	%rd232, %r158;
add.s64 %rd234, %rd46, %rd232;
ld.shared.u8 %rs39, [%rd234];
setp.eq.s16	%p47, %rs39, 0;
selp.u32	%r698, 1, 0, %p47;

BB20_57:
bfe.u32 %r247, %r28, 3, 1;
setp.ne.s32	%p48, %r698, %r247;
@%p48 bra BB20_59;

cvt.u64.u32	%rd235, %r41;
st.shared.f64 [%rd127], %fd19;
cvt.u64.u32	%rd239, %r158;
st.shared.f64 [%rd125], %fd20;
add.s64 %rd243, %rd45, %rd126;
ld.shared.u64 %rd244, [%rd243];
add.s64 %rd245, %rd45, %rd123;
ld.shared.u64 %rd246, [%rd245];
st.shared.u64 [%rd243], %rd246;
st.shared.u64 [%rd245], %rd244;
add.s64 %rd248, %rd46, %rd235;
ld.shared.u8 %rs40, [%rd248];
add.s64 %rd249, %rd46, %rd239;
ld.shared.u8 %rs41, [%rd249];
st.shared.u8 [%rd248], %rs41;
st.shared.u8 [%rd249], %rs40;

BB20_59:
bar.sync 0;
ld.shared.f64 %fd21, [%rd78];
ld.shared.f64 %fd22, [%rd80];
setp.leu.f64	%p49, %fd22, %fd21;
@%p49 bra BB20_61;

cvt.u64.u32	%rd255, %r35;
add.s64 %rd257, %rd46, %rd255;
ld.shared.u8 %rs42, [%rd257];
mov.u32 %r699, 1;
setp.ne.s16	%p50, %rs42, 0;
@%p50 bra BB20_62;

BB20_61:
cvt.u64.u32	%rd258, %r126;
add.s64 %rd260, %rd46, %rd258;
ld.shared.u8 %rs43, [%rd260];
setp.eq.s16	%p51, %rs43, 0;
selp.u32	%r699, 1, 0, %p51;

BB20_62:
bfe.u32 %r269, %r28, 3, 1;
setp.ne.s32	%p52, %r699, %r269;
@%p52 bra BB20_64;

mul.wide.u32 %rd808, %r35, 8;
cvt.u64.u32	%rd261, %r35;
st.shared.f64 [%rd80], %fd21;
cvt.u64.u32	%rd265, %r126;
st.shared.f64 [%rd78], %fd22;
add.s64 %rd269, %rd45, %rd808;
ld.shared.u64 %rd270, [%rd269];
add.s64 %rd271, %rd45, %rd76;
ld.shared.u64 %rd272, [%rd271];
st.shared.u64 [%rd269], %rd272;
st.shared.u64 [%rd271], %rd270;
add.s64 %rd274, %rd46, %rd261;
ld.shared.u8 %rs44, [%rd274];
add.s64 %rd275, %rd46, %rd265;
ld.shared.u8 %rs45, [%rd275];
st.shared.u8 [%rd274], %rs45;
st.shared.u8 [%rd275], %rs44;

BB20_64:
bar.sync 0;
ld.shared.f64 %fd23, [%rd58+8];
ld.shared.f64 %fd24, [%rd58];
setp.leu.f64	%p53, %fd24, %fd23;
@%p53 bra BB20_66;

cvt.u64.u32	%rd279, %r30;
add.s64 %rd281, %rd46, %rd279;
ld.shared.u8 %rs46, [%rd281];
mov.u32 %r700, 1;
setp.ne.s16	%p54, %rs46, 0;
@%p54 bra BB20_67;

BB20_66:
cvt.u64.u32	%rd282, %r30;
add.s64 %rd284, %rd46, %rd282;
ld.shared.u8 %rs47, [%rd284+1];
setp.eq.s16	%p55, %rs47, 0;
selp.u32	%r700, 1, 0, %p55;

BB20_67:
bfe.u32 %r283, %r28, 3, 1;
setp.ne.s32	%p56, %r700, %r283;
@%p56 bra BB20_69;

mul.wide.u32 %rd807, %r30, 8;
cvt.u64.u32	%rd285, %r30;
st.shared.f64 [%rd58], %fd23;
st.shared.f64 [%rd58+8], %fd24;
add.s64 %rd290, %rd45, %rd807;
ld.shared.u64 %rd291, [%rd290];
ld.shared.u64 %rd292, [%rd290+8];
st.shared.u64 [%rd290], %rd292;
st.shared.u64 [%rd290+8], %rd291;
add.s64 %rd294, %rd46, %rd285;
ld.shared.u8 %rs48, [%rd294];
ld.shared.u8 %rs49, [%rd294+1];
st.shared.u8 [%rd294], %rs49;
st.shared.u8 [%rd294+1], %rs48;

BB20_69:
bar.sync 0;
and.b32 %r286, %r28, 15;
sub.s32 %r59, %r30, %r286;
add.s32 %r288, %r59, 16;
mul.wide.u32 %rd295, %r288, 8;
add.s64 %rd297, %rd44, %rd295;
mul.wide.u32 %rd298, %r59, 8;
add.s64 %rd299, %rd44, %rd298;
ld.shared.f64 %fd25, [%rd297];
ld.shared.f64 %fd26, [%rd299];
setp.leu.f64	%p57, %fd26, %fd25;
@%p57 bra BB20_71;

cvt.u64.u32	%rd300, %r59;
add.s64 %rd302, %rd46, %rd300;
ld.shared.u8 %rs50, [%rd302];
mov.u32 %r701, 1;
setp.ne.s16	%p58, %rs50, 0;
@%p58 bra BB20_72;

BB20_71:
cvt.u64.u32	%rd303, %r288;
add.s64 %rd305, %rd46, %rd303;
ld.shared.u8 %rs51, [%rd305];
setp.eq.s16	%p59, %rs51, 0;
selp.u32	%r701, 1, 0, %p59;

BB20_72:
bfe.u32 %r300, %r28, 4, 1;
setp.ne.s32	%p60, %r701, %r300;
@%p60 bra BB20_74;

mul.wide.u32 %rd806, %r59, 8;
add.s64 %rd308, %rd45, %rd806;
add.s64 %rd310, %rd45, %rd295;
cvt.u64.u32	%rd311, %r59;
st.shared.f64 [%rd299], %fd25;
cvt.u64.u32	%rd315, %r288;
st.shared.f64 [%rd297], %fd26;
ld.shared.u64 %rd318, [%rd308];
ld.shared.u64 %rd319, [%rd310];
st.shared.u64 [%rd308], %rd319;
st.shared.u64 [%rd310], %rd318;
add.s64 %rd321, %rd46, %rd311;
ld.shared.u8 %rs52, [%rd321];
add.s64 %rd322, %rd46, %rd315;
ld.shared.u8 %rs53, [%rd322];
st.shared.u8 [%rd321], %rs53;
st.shared.u8 [%rd322], %rs52;

BB20_74:
bar.sync 0;
ld.shared.f64 %fd27, [%rd198];
ld.shared.f64 %fd28, [%rd200];
setp.leu.f64	%p61, %fd28, %fd27;
@%p61 bra BB20_76;

cvt.u64.u32	%rd328, %r49;
add.s64 %rd330, %rd46, %rd328;
ld.shared.u8 %rs54, [%rd330];
mov.u32 %r702, 1;
setp.ne.s16	%p62, %rs54, 0;
@%p62 bra BB20_77;

BB20_76:
cvt.u64.u32	%rd331, %r212;
add.s64 %rd333, %rd46, %rd331;
ld.shared.u8 %rs55, [%rd333];
setp.eq.s16	%p63, %rs55, 0;
selp.u32	%r702, 1, 0, %p63;

BB20_77:
bfe.u32 %r323, %r28, 4, 1;
setp.ne.s32	%p64, %r702, %r323;
@%p64 bra BB20_79;

mul.wide.u32 %rd805, %r49, 8;
cvt.u64.u32	%rd334, %r49;
st.shared.f64 [%rd200], %fd27;
cvt.u64.u32	%rd338, %r212;
st.shared.f64 [%rd198], %fd28;
add.s64 %rd342, %rd45, %rd805;
ld.shared.u64 %rd343, [%rd342];
add.s64 %rd344, %rd45, %rd196;
ld.shared.u64 %rd345, [%rd344];
st.shared.u64 [%rd342], %rd345;
st.shared.u64 [%rd344], %rd343;
add.s64 %rd347, %rd46, %rd334;
ld.shared.u8 %rs56, [%rd347];
add.s64 %rd348, %rd46, %rd338;
ld.shared.u8 %rs57, [%rd348];
st.shared.u8 [%rd347], %rs57;
st.shared.u8 [%rd348], %rs56;

BB20_79:
bar.sync 0;
ld.shared.f64 %fd29, [%rd125];
ld.shared.f64 %fd30, [%rd127];
setp.leu.f64	%p65, %fd30, %fd29;
@%p65 bra BB20_81;

cvt.u64.u32	%rd354, %r41;
add.s64 %rd356, %rd46, %rd354;
ld.shared.u8 %rs58, [%rd356];
mov.u32 %r703, 1;
setp.ne.s16	%p66, %rs58, 0;
@%p66 bra BB20_82;

BB20_81:
add.s32 %r667, %r41, 4;
cvt.u64.u32	%rd357, %r667;
add.s64 %rd359, %rd46, %rd357;
ld.shared.u8 %rs59, [%rd359];
setp.eq.s16	%p67, %rs59, 0;
selp.u32	%r703, 1, 0, %p67;

BB20_82:
bfe.u32 %r345, %r28, 4, 1;
setp.ne.s32	%p68, %r703, %r345;
@%p68 bra BB20_84;

add.s32 %r670, %r41, 4;
mul.wide.u32 %rd804, %r670, 8;
mul.wide.u32 %rd803, %r41, 8;
cvt.u64.u32	%rd360, %r41;
st.shared.f64 [%rd127], %fd29;
cvt.u64.u32	%rd364, %r670;
st.shared.f64 [%rd125], %fd30;
add.s64 %rd368, %rd45, %rd803;
ld.shared.u64 %rd369, [%rd368];
add.s64 %rd370, %rd45, %rd804;
ld.shared.u64 %rd371, [%rd370];
st.shared.u64 [%rd368], %rd371;
st.shared.u64 [%rd370], %rd369;
add.s64 %rd373, %rd46, %rd360;
ld.shared.u8 %rs60, [%rd373];
add.s64 %rd374, %rd46, %rd364;
ld.shared.u8 %rs61, [%rd374];
st.shared.u8 [%rd373], %rs61;
st.shared.u8 [%rd374], %rs60;

BB20_84:
bar.sync 0;
ld.shared.f64 %fd31, [%rd78];
ld.shared.f64 %fd32, [%rd80];
setp.leu.f64	%p69, %fd32, %fd31;
@%p69 bra BB20_86;

cvt.u64.u32	%rd380, %r35;
add.s64 %rd382, %rd46, %rd380;
ld.shared.u8 %rs62, [%rd382];
mov.u32 %r704, 1;
setp.ne.s16	%p70, %rs62, 0;
@%p70 bra BB20_87;

BB20_86:
add.s32 %r668, %r35, 2;
cvt.u64.u32	%rd383, %r668;
add.s64 %rd385, %rd46, %rd383;
ld.shared.u8 %rs63, [%rd385];
setp.eq.s16	%p71, %rs63, 0;
selp.u32	%r704, 1, 0, %p71;

BB20_87:
bfe.u32 %r367, %r28, 4, 1;
setp.ne.s32	%p72, %r704, %r367;
@%p72 bra BB20_89;

mul.wide.u32 %rd802, %r35, 8;
add.s32 %r669, %r35, 2;
cvt.u64.u32	%rd386, %r35;
st.shared.f64 [%rd80], %fd31;
cvt.u64.u32	%rd390, %r669;
st.shared.f64 [%rd78], %fd32;
add.s64 %rd394, %rd45, %rd802;
ld.shared.u64 %rd395, [%rd394];
add.s64 %rd396, %rd45, %rd76;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd394], %rd397;
st.shared.u64 [%rd396], %rd395;
add.s64 %rd399, %rd46, %rd386;
ld.shared.u8 %rs64, [%rd399];
add.s64 %rd400, %rd46, %rd390;
ld.shared.u8 %rs65, [%rd400];
st.shared.u8 [%rd399], %rs65;
st.shared.u8 [%rd400], %rs64;

BB20_89:
bar.sync 0;
ld.shared.f64 %fd33, [%rd58+8];
ld.shared.f64 %fd34, [%rd58];
setp.leu.f64	%p73, %fd34, %fd33;
@%p73 bra BB20_91;

cvt.u64.u32	%rd404, %r30;
add.s64 %rd406, %rd46, %rd404;
ld.shared.u8 %rs66, [%rd406];
mov.u32 %r705, 1;
setp.ne.s16	%p74, %rs66, 0;
@%p74 bra BB20_92;

BB20_91:
cvt.u64.u32	%rd407, %r30;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u8 %rs67, [%rd409+1];
setp.eq.s16	%p75, %rs67, 0;
selp.u32	%r705, 1, 0, %p75;

BB20_92:
bfe.u32 %r381, %r28, 4, 1;
setp.ne.s32	%p76, %r705, %r381;
@%p76 bra BB20_94;

mul.wide.u32 %rd801, %r30, 8;
cvt.u64.u32	%rd410, %r30;
st.shared.f64 [%rd58], %fd33;
st.shared.f64 [%rd58+8], %fd34;
add.s64 %rd415, %rd45, %rd801;
ld.shared.u64 %rd416, [%rd415];
ld.shared.u64 %rd417, [%rd415+8];
st.shared.u64 [%rd415], %rd417;
st.shared.u64 [%rd415+8], %rd416;
add.s64 %rd419, %rd46, %rd410;
ld.shared.u8 %rs68, [%rd419];
ld.shared.u8 %rs69, [%rd419+1];
st.shared.u8 [%rd419], %rs69;
st.shared.u8 [%rd419+1], %rs68;

BB20_94:
bar.sync 0;
and.b32 %r384, %r28, 31;
sub.s32 %r71, %r30, %r384;
add.s32 %r386, %r71, 32;
mul.wide.u32 %rd420, %r386, 8;
add.s64 %rd422, %rd44, %rd420;
mul.wide.u32 %rd423, %r71, 8;
add.s64 %rd424, %rd44, %rd423;
ld.shared.f64 %fd35, [%rd422];
ld.shared.f64 %fd36, [%rd424];
setp.leu.f64	%p77, %fd36, %fd35;
@%p77 bra BB20_96;

cvt.u64.u32	%rd425, %r71;
add.s64 %rd427, %rd46, %rd425;
ld.shared.u8 %rs70, [%rd427];
mov.u32 %r706, 1;
setp.ne.s16	%p78, %rs70, 0;
@%p78 bra BB20_97;

BB20_96:
cvt.u64.u32	%rd428, %r386;
add.s64 %rd430, %rd46, %rd428;
ld.shared.u8 %rs71, [%rd430];
setp.eq.s16	%p79, %rs71, 0;
selp.u32	%r706, 1, 0, %p79;

BB20_97:
bfe.u32 %r398, %r28, 5, 1;
setp.ne.s32	%p80, %r706, %r398;
@%p80 bra BB20_99;

mul.wide.u32 %rd796, %r71, 8;
add.s64 %rd433, %rd45, %rd796;
add.s64 %rd435, %rd45, %rd420;
cvt.u64.u32	%rd436, %r71;
st.shared.f64 [%rd424], %fd35;
cvt.u64.u32	%rd440, %r386;
st.shared.f64 [%rd422], %fd36;
ld.shared.u64 %rd443, [%rd433];
ld.shared.u64 %rd444, [%rd435];
st.shared.u64 [%rd433], %rd444;
st.shared.u64 [%rd435], %rd443;
add.s64 %rd446, %rd46, %rd436;
ld.shared.u8 %rs72, [%rd446];
add.s64 %rd447, %rd46, %rd440;
ld.shared.u8 %rs73, [%rd447];
st.shared.u8 [%rd446], %rs73;
st.shared.u8 [%rd447], %rs72;

BB20_99:
bar.sync 0;
ld.shared.f64 %fd37, [%rd297];
ld.shared.f64 %fd38, [%rd299];
setp.leu.f64	%p81, %fd38, %fd37;
@%p81 bra BB20_101;

cvt.u64.u32	%rd453, %r59;
add.s64 %rd455, %rd46, %rd453;
ld.shared.u8 %rs74, [%rd455];
mov.u32 %r707, 1;
setp.ne.s16	%p82, %rs74, 0;
@%p82 bra BB20_102;

BB20_101:
add.s32 %r654, %r59, 16;
cvt.u64.u32	%rd456, %r654;
add.s64 %rd458, %rd46, %rd456;
ld.shared.u8 %rs75, [%rd458];
setp.eq.s16	%p83, %rs75, 0;
selp.u32	%r707, 1, 0, %p83;

BB20_102:
bfe.u32 %r421, %r28, 5, 1;
setp.ne.s32	%p84, %r707, %r421;
@%p84 bra BB20_104;

add.s32 %r665, %r59, 16;
mul.wide.u32 %rd797, %r665, 8;
mul.wide.u32 %rd795, %r59, 8;
add.s32 %r662, %r59, 16;
cvt.u64.u32	%rd459, %r59;
st.shared.f64 [%rd299], %fd37;
cvt.u64.u32	%rd463, %r662;
st.shared.f64 [%rd297], %fd38;
add.s64 %rd467, %rd45, %rd795;
ld.shared.u64 %rd468, [%rd467];
add.s64 %rd469, %rd45, %rd797;
ld.shared.u64 %rd470, [%rd469];
st.shared.u64 [%rd467], %rd470;
st.shared.u64 [%rd469], %rd468;
add.s64 %rd472, %rd46, %rd459;
ld.shared.u8 %rs76, [%rd472];
add.s64 %rd473, %rd46, %rd463;
ld.shared.u8 %rs77, [%rd473];
st.shared.u8 [%rd472], %rs77;
st.shared.u8 [%rd473], %rs76;

BB20_104:
bar.sync 0;
ld.shared.f64 %fd39, [%rd198];
ld.shared.f64 %fd40, [%rd200];
setp.leu.f64	%p85, %fd40, %fd39;
@%p85 bra BB20_106;

cvt.u64.u32	%rd479, %r49;
add.s64 %rd481, %rd46, %rd479;
ld.shared.u8 %rs78, [%rd481];
mov.u32 %r708, 1;
setp.ne.s16	%p86, %rs78, 0;
@%p86 bra BB20_107;

BB20_106:
add.s32 %r655, %r49, 8;
cvt.u64.u32	%rd482, %r655;
add.s64 %rd484, %rd46, %rd482;
ld.shared.u8 %rs79, [%rd484];
setp.eq.s16	%p87, %rs79, 0;
selp.u32	%r708, 1, 0, %p87;

BB20_107:
bfe.u32 %r443, %r28, 5, 1;
setp.ne.s32	%p88, %r708, %r443;
@%p88 bra BB20_109;

add.s32 %r661, %r49, 8;
mul.wide.u32 %rd794, %r661, 8;
mul.wide.u32 %rd793, %r49, 8;
cvt.u64.u32	%rd485, %r49;
st.shared.f64 [%rd200], %fd39;
cvt.u64.u32	%rd489, %r661;
st.shared.f64 [%rd198], %fd40;
add.s64 %rd493, %rd45, %rd793;
ld.shared.u64 %rd494, [%rd493];
add.s64 %rd495, %rd45, %rd794;
ld.shared.u64 %rd496, [%rd495];
st.shared.u64 [%rd493], %rd496;
st.shared.u64 [%rd495], %rd494;
add.s64 %rd498, %rd46, %rd485;
ld.shared.u8 %rs80, [%rd498];
add.s64 %rd499, %rd46, %rd489;
ld.shared.u8 %rs81, [%rd499];
st.shared.u8 [%rd498], %rs81;
st.shared.u8 [%rd499], %rs80;

BB20_109:
bar.sync 0;
ld.shared.f64 %fd41, [%rd125];
ld.shared.f64 %fd42, [%rd127];
setp.leu.f64	%p89, %fd42, %fd41;
@%p89 bra BB20_111;

cvt.u64.u32	%rd505, %r41;
add.s64 %rd507, %rd46, %rd505;
ld.shared.u8 %rs82, [%rd507];
mov.u32 %r709, 1;
setp.ne.s16	%p90, %rs82, 0;
@%p90 bra BB20_112;

BB20_111:
add.s32 %r656, %r41, 4;
cvt.u64.u32	%rd508, %r656;
add.s64 %rd510, %rd46, %rd508;
ld.shared.u8 %rs83, [%rd510];
setp.eq.s16	%p91, %rs83, 0;
selp.u32	%r709, 1, 0, %p91;

BB20_112:
bfe.u32 %r465, %r28, 5, 1;
setp.ne.s32	%p92, %r709, %r465;
@%p92 bra BB20_114;

add.s32 %r660, %r41, 4;
mul.wide.u32 %rd792, %r660, 8;
mul.wide.u32 %rd791, %r41, 8;
cvt.u64.u32	%rd511, %r41;
st.shared.f64 [%rd127], %fd41;
cvt.u64.u32	%rd515, %r660;
st.shared.f64 [%rd125], %fd42;
add.s64 %rd519, %rd45, %rd791;
ld.shared.u64 %rd520, [%rd519];
add.s64 %rd521, %rd45, %rd792;
ld.shared.u64 %rd522, [%rd521];
st.shared.u64 [%rd519], %rd522;
st.shared.u64 [%rd521], %rd520;
add.s64 %rd524, %rd46, %rd511;
ld.shared.u8 %rs84, [%rd524];
add.s64 %rd525, %rd46, %rd515;
ld.shared.u8 %rs85, [%rd525];
st.shared.u8 [%rd524], %rs85;
st.shared.u8 [%rd525], %rs84;

BB20_114:
bar.sync 0;
ld.shared.f64 %fd43, [%rd78];
ld.shared.f64 %fd44, [%rd80];
setp.leu.f64	%p93, %fd44, %fd43;
@%p93 bra BB20_116;

cvt.u64.u32	%rd531, %r35;
add.s64 %rd533, %rd46, %rd531;
ld.shared.u8 %rs86, [%rd533];
mov.u32 %r710, 1;
setp.ne.s16	%p94, %rs86, 0;
@%p94 bra BB20_117;

BB20_116:
add.s32 %r657, %r35, 2;
cvt.u64.u32	%rd534, %r657;
add.s64 %rd536, %rd46, %rd534;
ld.shared.u8 %rs87, [%rd536];
setp.eq.s16	%p95, %rs87, 0;
selp.u32	%r710, 1, 0, %p95;

BB20_117:
bfe.u32 %r487, %r28, 5, 1;
setp.ne.s32	%p96, %r710, %r487;
@%p96 bra BB20_119;

add.s32 %r659, %r35, 2;
mul.wide.u32 %rd790, %r659, 8;
mul.wide.u32 %rd789, %r35, 8;
cvt.u64.u32	%rd537, %r35;
st.shared.f64 [%rd80], %fd43;
cvt.u64.u32	%rd541, %r659;
st.shared.f64 [%rd78], %fd44;
add.s64 %rd545, %rd45, %rd789;
ld.shared.u64 %rd546, [%rd545];
add.s64 %rd547, %rd45, %rd790;
ld.shared.u64 %rd548, [%rd547];
st.shared.u64 [%rd545], %rd548;
st.shared.u64 [%rd547], %rd546;
add.s64 %rd550, %rd46, %rd537;
ld.shared.u8 %rs88, [%rd550];
add.s64 %rd551, %rd46, %rd541;
ld.shared.u8 %rs89, [%rd551];
st.shared.u8 [%rd550], %rs89;
st.shared.u8 [%rd551], %rs88;

BB20_119:
bar.sync 0;
ld.shared.f64 %fd45, [%rd58+8];
ld.shared.f64 %fd46, [%rd58];
setp.leu.f64	%p97, %fd46, %fd45;
@%p97 bra BB20_121;

cvt.u64.u32	%rd555, %r30;
add.s64 %rd557, %rd46, %rd555;
ld.shared.u8 %rs90, [%rd557];
mov.u32 %r711, 1;
setp.ne.s16	%p98, %rs90, 0;
@%p98 bra BB20_122;

BB20_121:
cvt.u64.u32	%rd558, %r30;
add.s64 %rd560, %rd46, %rd558;
ld.shared.u8 %rs91, [%rd560+1];
setp.eq.s16	%p99, %rs91, 0;
selp.u32	%r711, 1, 0, %p99;

BB20_122:
bfe.u32 %r501, %r28, 5, 1;
setp.ne.s32	%p100, %r711, %r501;
@%p100 bra BB20_124;

mul.wide.u32 %rd788, %r30, 8;
cvt.u64.u32	%rd561, %r30;
st.shared.f64 [%rd58], %fd45;
st.shared.f64 [%rd58+8], %fd46;
add.s64 %rd566, %rd45, %rd788;
ld.shared.u64 %rd567, [%rd566];
ld.shared.u64 %rd568, [%rd566+8];
st.shared.u64 [%rd566], %rd568;
st.shared.u64 [%rd566+8], %rd567;
add.s64 %rd570, %rd46, %rd561;
ld.shared.u8 %rs92, [%rd570];
ld.shared.u8 %rs93, [%rd570+1];
st.shared.u8 [%rd570], %rs93;
st.shared.u8 [%rd570+1], %rs92;

BB20_124:
bar.sync 0;
mov.u64 %rd787, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r504, %r28, 63;
sub.s32 %r505, %r30, %r504;
add.s32 %r506, %r505, 64;
mul.wide.u32 %rd571, %r506, 8;
add.s64 %rd573, %rd787, %rd571;
mul.wide.u32 %rd574, %r505, 8;
add.s64 %rd575, %rd787, %rd574;
ld.shared.f64 %fd47, [%rd573];
ld.shared.f64 %fd48, [%rd575];
setp.leu.f64	%p101, %fd48, %fd47;
@%p101 bra BB20_126;

cvt.u64.u32	%rd576, %r505;
add.s64 %rd578, %rd46, %rd576;
ld.shared.u8 %rs94, [%rd578];
setp.ne.s16	%p102, %rs94, 0;
@%p102 bra BB20_128;

BB20_126:
add.s32 %r666, %r505, 64;
cvt.u64.u32	%rd579, %r666;
add.s64 %rd581, %rd46, %rd579;
ld.shared.u8 %rs1, [%rd581];
setp.eq.s16	%p103, %rs1, 0;
@%p103 bra BB20_128;

mul.wide.u32 %rd800, %r505, 8;
mov.u64 %rd799, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd798, %rd799, %rd800;
mul.wide.u32 %rd775, %r506, 8;
mul.wide.u32 %rd774, %r505, 8;
cvt.u64.u32	%rd582, %r505;
st.shared.f64 [%rd798], %fd47;
st.shared.f64 [%rd573], %fd48;
add.s64 %rd590, %rd45, %rd774;
ld.shared.u64 %rd591, [%rd590];
add.s64 %rd592, %rd45, %rd775;
ld.shared.u64 %rd593, [%rd592];
st.shared.u64 [%rd590], %rd593;
st.shared.u64 [%rd592], %rd591;
add.s64 %rd595, %rd46, %rd582;
ld.shared.u8 %rs95, [%rd595];
st.shared.u8 [%rd595], %rs1;
st.shared.u8 [%rd581], %rs95;

BB20_128:
bar.sync 0;
ld.shared.f64 %fd49, [%rd422];
ld.shared.f64 %fd50, [%rd424];
setp.leu.f64	%p104, %fd50, %fd49;
@%p104 bra BB20_130;

cvt.u64.u32	%rd602, %r71;
add.s64 %rd604, %rd46, %rd602;
ld.shared.u8 %rs96, [%rd604];
setp.ne.s16	%p105, %rs96, 0;
@%p105 bra BB20_132;

BB20_130:
add.s32 %r634, %r71, 32;
cvt.u64.u32	%rd605, %r634;
add.s64 %rd607, %rd46, %rd605;
ld.shared.u8 %rs2, [%rd607];
setp.eq.s16	%p106, %rs2, 0;
@%p106 bra BB20_132;

add.s32 %r635, %r71, 32;
mul.wide.u32 %rd777, %r635, 8;
mul.wide.u32 %rd776, %r71, 8;
cvt.u64.u32	%rd608, %r71;
st.shared.f64 [%rd424], %fd49;
st.shared.f64 [%rd422], %fd50;
add.s64 %rd616, %rd45, %rd776;
ld.shared.u64 %rd617, [%rd616];
add.s64 %rd618, %rd45, %rd777;
ld.shared.u64 %rd619, [%rd618];
st.shared.u64 [%rd616], %rd619;
st.shared.u64 [%rd618], %rd617;
add.s64 %rd621, %rd46, %rd608;
ld.shared.u8 %rs97, [%rd621];
st.shared.u8 [%rd621], %rs2;
st.shared.u8 [%rd607], %rs97;

BB20_132:
bar.sync 0;
ld.shared.f64 %fd51, [%rd297];
ld.shared.f64 %fd52, [%rd299];
setp.leu.f64	%p107, %fd52, %fd51;
@%p107 bra BB20_134;

cvt.u64.u32	%rd628, %r59;
add.s64 %rd630, %rd46, %rd628;
ld.shared.u8 %rs98, [%rd630];
setp.ne.s16	%p108, %rs98, 0;
@%p108 bra BB20_136;

BB20_134:
add.s32 %r636, %r59, 16;
cvt.u64.u32	%rd631, %r636;
add.s64 %rd633, %rd46, %rd631;
ld.shared.u8 %rs3, [%rd633];
setp.eq.s16	%p109, %rs3, 0;
@%p109 bra BB20_136;

add.s32 %r637, %r59, 16;
mul.wide.u32 %rd779, %r637, 8;
mul.wide.u32 %rd778, %r59, 8;
cvt.u64.u32	%rd634, %r59;
st.shared.f64 [%rd299], %fd51;
st.shared.f64 [%rd297], %fd52;
add.s64 %rd642, %rd45, %rd778;
ld.shared.u64 %rd643, [%rd642];
add.s64 %rd644, %rd45, %rd779;
ld.shared.u64 %rd645, [%rd644];
st.shared.u64 [%rd642], %rd645;
st.shared.u64 [%rd644], %rd643;
add.s64 %rd647, %rd46, %rd634;
ld.shared.u8 %rs99, [%rd647];
st.shared.u8 [%rd647], %rs3;
st.shared.u8 [%rd633], %rs99;

BB20_136:
bar.sync 0;
ld.shared.f64 %fd53, [%rd198];
ld.shared.f64 %fd54, [%rd200];
setp.leu.f64	%p110, %fd54, %fd53;
@%p110 bra BB20_138;

cvt.u64.u32	%rd654, %r49;
add.s64 %rd656, %rd46, %rd654;
ld.shared.u8 %rs100, [%rd656];
setp.ne.s16	%p111, %rs100, 0;
@%p111 bra BB20_140;

BB20_138:
add.s32 %r638, %r49, 8;
cvt.u64.u32	%rd657, %r638;
add.s64 %rd659, %rd46, %rd657;
ld.shared.u8 %rs4, [%rd659];
setp.eq.s16	%p112, %rs4, 0;
@%p112 bra BB20_140;

add.s32 %r639, %r49, 8;
mul.wide.u32 %rd781, %r639, 8;
mul.wide.u32 %rd780, %r49, 8;
cvt.u64.u32	%rd660, %r49;
st.shared.f64 [%rd200], %fd53;
st.shared.f64 [%rd198], %fd54;
add.s64 %rd668, %rd45, %rd780;
ld.shared.u64 %rd669, [%rd668];
add.s64 %rd670, %rd45, %rd781;
ld.shared.u64 %rd671, [%rd670];
st.shared.u64 [%rd668], %rd671;
st.shared.u64 [%rd670], %rd669;
add.s64 %rd673, %rd46, %rd660;
ld.shared.u8 %rs101, [%rd673];
st.shared.u8 [%rd673], %rs4;
st.shared.u8 [%rd659], %rs101;

BB20_140:
bar.sync 0;
ld.shared.f64 %fd55, [%rd125];
ld.shared.f64 %fd56, [%rd127];
setp.leu.f64	%p113, %fd56, %fd55;
@%p113 bra BB20_142;

cvt.u64.u32	%rd680, %r41;
add.s64 %rd682, %rd46, %rd680;
ld.shared.u8 %rs102, [%rd682];
setp.ne.s16	%p114, %rs102, 0;
@%p114 bra BB20_144;

BB20_142:
add.s32 %r640, %r41, 4;
cvt.u64.u32	%rd683, %r640;
add.s64 %rd685, %rd46, %rd683;
ld.shared.u8 %rs5, [%rd685];
setp.eq.s16	%p115, %rs5, 0;
@%p115 bra BB20_144;

add.s32 %r641, %r41, 4;
mul.wide.u32 %rd783, %r641, 8;
mul.wide.u32 %rd782, %r41, 8;
cvt.u64.u32	%rd686, %r41;
st.shared.f64 [%rd127], %fd55;
st.shared.f64 [%rd125], %fd56;
add.s64 %rd694, %rd45, %rd782;
ld.shared.u64 %rd695, [%rd694];
add.s64 %rd696, %rd45, %rd783;
ld.shared.u64 %rd697, [%rd696];
st.shared.u64 [%rd694], %rd697;
st.shared.u64 [%rd696], %rd695;
add.s64 %rd699, %rd46, %rd686;
ld.shared.u8 %rs103, [%rd699];
st.shared.u8 [%rd699], %rs5;
st.shared.u8 [%rd685], %rs103;

BB20_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd78];
ld.shared.f64 %fd58, [%rd80];
setp.leu.f64	%p116, %fd58, %fd57;
@%p116 bra BB20_146;

cvt.u64.u32	%rd706, %r35;
add.s64 %rd708, %rd46, %rd706;
ld.shared.u8 %rs104, [%rd708];
setp.ne.s16	%p117, %rs104, 0;
@%p117 bra BB20_148;

BB20_146:
add.s32 %r642, %r35, 2;
cvt.u64.u32	%rd709, %r642;
add.s64 %rd711, %rd46, %rd709;
ld.shared.u8 %rs6, [%rd711];
setp.eq.s16	%p118, %rs6, 0;
@%p118 bra BB20_148;

add.s32 %r643, %r35, 2;
mul.wide.u32 %rd785, %r643, 8;
mul.wide.u32 %rd784, %r35, 8;
cvt.u64.u32	%rd712, %r35;
st.shared.f64 [%rd80], %fd57;
st.shared.f64 [%rd78], %fd58;
add.s64 %rd720, %rd45, %rd784;
ld.shared.u64 %rd721, [%rd720];
add.s64 %rd722, %rd45, %rd785;
ld.shared.u64 %rd723, [%rd722];
st.shared.u64 [%rd720], %rd723;
st.shared.u64 [%rd722], %rd721;
add.s64 %rd725, %rd46, %rd712;
ld.shared.u8 %rs105, [%rd725];
st.shared.u8 [%rd725], %rs6;
st.shared.u8 [%rd711], %rs105;

BB20_148:
bar.sync 0;
ld.shared.f64 %fd59, [%rd58+8];
ld.shared.f64 %fd60, [%rd58];
setp.leu.f64	%p119, %fd60, %fd59;
@%p119 bra BB20_150;

cvt.u64.u32	%rd730, %r30;
add.s64 %rd732, %rd46, %rd730;
ld.shared.u8 %rs106, [%rd732];
setp.ne.s16	%p120, %rs106, 0;
@%p120 bra BB20_152;

BB20_150:
cvt.u64.u32	%rd733, %r30;
add.s64 %rd735, %rd46, %rd733;
ld.shared.u8 %rs7, [%rd735+1];
setp.eq.s16	%p121, %rs7, 0;
@%p121 bra BB20_152;

mov.u32 %r645, %tid.x;
shl.b32 %r644, %r645, 1;
mul.wide.u32 %rd786, %r644, 8;
st.shared.f64 [%rd58], %fd59;
st.shared.f64 [%rd58+8], %fd60;
add.s64 %rd741, %rd45, %rd786;
ld.shared.u64 %rd742, [%rd741];
ld.shared.u64 %rd743, [%rd741+8];
st.shared.u64 [%rd741], %rd743;
st.shared.u64 [%rd741+8], %rd742;
ld.shared.u8 %rs107, [%rd735];
st.shared.u8 [%rd735], %rs7;
st.shared.u8 [%rd735+1], %rs107;

BB20_152:
ld.param.u32 %r658, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p124, %r28, %r658;
bar.sync 0;
@!%p124 bra BB20_154;
bra.uni BB20_153;

BB20_153:
ld.param.u32 %r664, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r653, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r652, %tid.x;
ld.shared.f64 %fd63, [%rd16];
ld.local.u64 %rd749, [%rd2];
cvta.to.global.u64 %rd750, %rd749;
mad.lo.s32 %r626, %r652, %r653, %r16;
mul.wide.u32 %rd751, %r626, 8;
add.s64 %rd752, %rd750, %rd751;
st.global.f64 [%rd752], %fd63;
ld.shared.u64 %rd755, [%rd17];
ld.local.u64 %rd756, [%rd3];
cvta.to.global.u64 %rd757, %rd756;
mad.lo.s32 %r627, %r652, %r664, %r27;
mul.wide.u32 %rd758, %r627, 8;
add.s64 %rd759, %rd757, %rd758;
st.global.u64 [%rd759], %rd755;

BB20_154:
mov.u32 %r648, %tid.x;
ld.param.u32 %r647, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r646, %r648, 64;
setp.ge.u32	%p123, %r646, %r647;
@%p123 bra BB20_156;

ld.param.u32 %r663, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r651, %tid.x;
add.s32 %r650, %r651, 64;
ld.param.u32 %r649, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd64, [%rd16+512];
ld.local.u64 %rd763, [%rd2];
cvta.to.global.u64 %rd764, %rd763;
mad.lo.s32 %r632, %r650, %r649, %r16;
mul.wide.u32 %rd765, %r632, 8;
add.s64 %rd766, %rd764, %rd765;
st.global.f64 [%rd766], %fd64;
ld.shared.u64 %rd769, [%rd17+512];
ld.local.u64 %rd770, [%rd3];
cvta.to.global.u64 %rd771, %rd770;
mad.lo.s32 %r633, %r650, %r663, %r27;
mul.wide.u32 %rd772, %r633, 8;
add.s64 %rd773, %rd771, %rd772;
st.global.u64 [%rd773], %rd769;

BB20_156:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot21[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<125>;
.reg .b16 %rs<108>;
.reg .b32 %r<712>;
.reg .f64 %fd<67>;
.reg .b64 %rd<814>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd813, __local_depot21;
cvta.local.u64 %SP, %rd813;
ld.param.u32 %r86, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r87, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r88, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r89, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r671, 0;
mov.pred %p4, 0;
@%p4 bra BB21_2;

BB21_1:
mul.wide.s32 %rd23, %r671, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r671, %r671, 1;
setp.lt.u32	%p5, %r671, 27;
@%p5 bra BB21_1;

BB21_2:
mov.u32 %r672, 0;
@%p4 bra BB21_4;

BB21_3:
mul.wide.s32 %rd27, %r672, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r672, %r672, 1;
setp.lt.u32	%p7, %r672, 27;
@%p7 bra BB21_3;

BB21_4:
mov.u32 %r92, %nctaid.y;
mov.u32 %r93, %ctaid.z;
mov.u32 %r94, %ctaid.y;
mad.lo.s32 %r95, %r92, %r93, %r94;
mov.u32 %r96, %nctaid.x;
mov.u32 %r97, %ctaid.x;
mad.lo.s32 %r5, %r95, %r96, %r97;
setp.ge.u32	%p8, %r5, %r86;
@%p8 bra BB21_156;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r673, %r6, -1;
mov.u32 %r98, 0;
setp.lt.s32	%p9, %r673, 1;
mov.u32 %r682, %r5;
mov.u32 %r689, %r98;
@%p9 bra BB21_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd809, %rd2, %rd31;
mov.u32 %r690, 0;
mov.u32 %r683, %r5;

BB21_7:
ld.local.u32 %r100, [%rd809+4];
rem.u32 %r101, %r683, %r100;
ld.local.u32 %r102, [%rd809+104];
mad.lo.s32 %r690, %r102, %r101, %r690;
div.u32 %r683, %r683, %r100;
add.s64 %rd809, %rd809, -4;
add.s32 %r673, %r673, -1;
setp.gt.s32	%p10, %r673, 0;
mov.u32 %r678, %r683;
mov.u32 %r682, %r678;
mov.u32 %r684, %r690;
mov.u32 %r689, %r684;
@%p10 bra BB21_7;

BB21_8:
mov.u32 %r15, %r689;
mov.u32 %r14, %r682;
ld.local.u32 %r104, [%rd2+108];
mad.lo.s32 %r16, %r104, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r674, %r17, -1;
setp.lt.s32	%p11, %r674, 1;
mov.u32 %r680, %r5;
mov.u32 %r687, %r98;
@%p11 bra BB21_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd810, %rd3, %rd32;
mov.u32 %r688, 0;
mov.u32 %r681, %r5;

BB21_10:
ld.local.u32 %r106, [%rd810+4];
rem.u32 %r107, %r681, %r106;
ld.local.u32 %r108, [%rd810+104];
mad.lo.s32 %r688, %r108, %r107, %r688;
div.u32 %r681, %r681, %r106;
add.s64 %rd810, %rd810, -4;
add.s32 %r674, %r674, -1;
setp.gt.s32	%p12, %r674, 0;
mov.u32 %r680, %r681;
mov.u32 %r687, %r688;
@%p12 bra BB21_10;

BB21_11:
ld.local.u32 %r109, [%rd3+108];
mad.lo.s32 %r27, %r109, %r680, %r687;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 64;
setp.lt.u32	%p1, %r28, %r87;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.u32	%p13, %r28, %r87;
@%p13 bra BB21_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r110, %r28, %r88, %r16;
mul.wide.u32 %rd35, %r110, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd65, [%rd36];

BB21_13:
mov.u64 %rd811, 0;
@%p13 bra BB21_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r111, %r28, %r89, %r27;
mul.wide.u32 %rd40, %r111, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd811, [%rd41];

BB21_15:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.f64 [%rd16], %fd65;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd45, %rd43;
st.shared.u64 [%rd17], %rd811;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd46, %rd42;
st.shared.u8 [%rd18], %rs8;
setp.lt.u32	%p2, %r29, %r87;
mov.f64 %fd66, 0d0000000000000000;
setp.ge.u32	%p15, %r29, %r87;
@%p15 bra BB21_17;

ld.local.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd48, %rd47;
mad.lo.s32 %r112, %r29, %r88, %r16;
mul.wide.u32 %rd49, %r112, 8;
add.s64 %rd50, %rd48, %rd49;
ld.global.f64 %fd66, [%rd50];

BB21_17:
mov.u64 %rd812, 0;
@%p15 bra BB21_19;

ld.local.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd53, %rd52;
mad.lo.s32 %r113, %r29, %r89, %r27;
mul.wide.u32 %rd54, %r113, 8;
add.s64 %rd55, %rd53, %rd54;
ld.global.u64 %rd812, [%rd55];

BB21_19:
selp.u16	%rs9, 1, 0, %p2;
st.shared.f64 [%rd16+512], %fd66;
st.shared.u64 [%rd17+512], %rd812;
st.shared.u8 [%rd18+64], %rs9;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd56, %r30, 8;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f64 %fd5, [%rd58+8];
ld.shared.f64 %fd6, [%rd58];
setp.geu.f64	%p17, %fd6, %fd5;
@%p17 bra BB21_21;

cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd46, %rd59;
ld.shared.u8 %rs10, [%rd61];
mov.u32 %r691, 1;
setp.ne.s16	%p18, %rs10, 0;
@%p18 bra BB21_22;

BB21_21:
cvt.u64.u32	%rd62, %r30;
add.s64 %rd64, %rd46, %rd62;
ld.shared.u8 %rs11, [%rd64+1];
setp.eq.s16	%p19, %rs11, 0;
selp.u32	%r691, 1, 0, %p19;

BB21_22:
and.b32 %r120, %r28, 1;
setp.ne.s32	%p20, %r691, %r120;
@%p20 bra BB21_24;

add.s64 %rd67, %rd45, %rd56;
cvt.u64.u32	%rd68, %r30;
st.shared.f64 [%rd58], %fd5;
st.shared.f64 [%rd58+8], %fd6;
ld.shared.u64 %rd72, [%rd67];
ld.shared.u64 %rd73, [%rd67+8];
st.shared.u64 [%rd67], %rd73;
st.shared.u64 [%rd67+8], %rd72;
add.s64 %rd75, %rd46, %rd68;
ld.shared.u8 %rs12, [%rd75];
ld.shared.u8 %rs13, [%rd75+1];
st.shared.u8 [%rd75], %rs13;
st.shared.u8 [%rd75+1], %rs12;

BB21_24:
bar.sync 0;
sub.s32 %r35, %r30, %r120;
add.s32 %r126, %r35, 2;
mul.wide.u32 %rd76, %r126, 8;
add.s64 %rd78, %rd44, %rd76;
mul.wide.u32 %rd79, %r35, 8;
add.s64 %rd80, %rd44, %rd79;
ld.shared.f64 %fd7, [%rd78];
ld.shared.f64 %fd8, [%rd80];
setp.geu.f64	%p21, %fd8, %fd7;
@%p21 bra BB21_26;

cvt.u64.u32	%rd81, %r35;
add.s64 %rd83, %rd46, %rd81;
ld.shared.u8 %rs14, [%rd83];
mov.u32 %r692, 1;
setp.ne.s16	%p22, %rs14, 0;
@%p22 bra BB21_27;

BB21_26:
cvt.u64.u32	%rd84, %r126;
add.s64 %rd86, %rd46, %rd84;
ld.shared.u8 %rs15, [%rd86];
setp.eq.s16	%p23, %rs15, 0;
selp.u32	%r692, 1, 0, %p23;

BB21_27:
bfe.u32 %r138, %r28, 1, 1;
setp.ne.s32	%p24, %r692, %r138;
@%p24 bra BB21_29;

add.s64 %rd89, %rd45, %rd79;
add.s64 %rd91, %rd45, %rd76;
cvt.u64.u32	%rd92, %r35;
st.shared.f64 [%rd80], %fd7;
cvt.u64.u32	%rd96, %r126;
st.shared.f64 [%rd78], %fd8;
ld.shared.u64 %rd99, [%rd89];
ld.shared.u64 %rd100, [%rd91];
st.shared.u64 [%rd89], %rd100;
st.shared.u64 [%rd91], %rd99;
add.s64 %rd102, %rd46, %rd92;
ld.shared.u8 %rs16, [%rd102];
add.s64 %rd103, %rd46, %rd96;
ld.shared.u8 %rs17, [%rd103];
st.shared.u8 [%rd102], %rs17;
st.shared.u8 [%rd103], %rs16;

BB21_29:
bar.sync 0;
ld.shared.f64 %fd9, [%rd58+8];
ld.shared.f64 %fd10, [%rd58];
setp.geu.f64	%p25, %fd10, %fd9;
@%p25 bra BB21_31;

cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd46, %rd107;
ld.shared.u8 %rs18, [%rd109];
mov.u32 %r693, 1;
setp.ne.s16	%p26, %rs18, 0;
@%p26 bra BB21_32;

BB21_31:
cvt.u64.u32	%rd110, %r30;
add.s64 %rd112, %rd46, %rd110;
ld.shared.u8 %rs19, [%rd112+1];
setp.eq.s16	%p27, %rs19, 0;
selp.u32	%r693, 1, 0, %p27;

BB21_32:
bfe.u32 %r153, %r28, 1, 1;
setp.ne.s32	%p28, %r693, %r153;
@%p28 bra BB21_34;

cvt.u64.u32	%rd113, %r30;
st.shared.f64 [%rd58], %fd9;
st.shared.f64 [%rd58+8], %fd10;
add.s64 %rd118, %rd45, %rd56;
ld.shared.u64 %rd119, [%rd118];
ld.shared.u64 %rd120, [%rd118+8];
st.shared.u64 [%rd118], %rd120;
st.shared.u64 [%rd118+8], %rd119;
add.s64 %rd122, %rd46, %rd113;
ld.shared.u8 %rs20, [%rd122];
ld.shared.u8 %rs21, [%rd122+1];
st.shared.u8 [%rd122], %rs21;
st.shared.u8 [%rd122+1], %rs20;

BB21_34:
bar.sync 0;
and.b32 %r156, %r28, 3;
sub.s32 %r41, %r30, %r156;
add.s32 %r158, %r41, 4;
mul.wide.u32 %rd123, %r158, 8;
add.s64 %rd125, %rd44, %rd123;
mul.wide.u32 %rd126, %r41, 8;
add.s64 %rd127, %rd44, %rd126;
ld.shared.f64 %fd11, [%rd125];
ld.shared.f64 %fd12, [%rd127];
setp.geu.f64	%p29, %fd12, %fd11;
@%p29 bra BB21_36;

cvt.u64.u32	%rd128, %r41;
add.s64 %rd130, %rd46, %rd128;
ld.shared.u8 %rs22, [%rd130];
mov.u32 %r694, 1;
setp.ne.s16	%p30, %rs22, 0;
@%p30 bra BB21_37;

BB21_36:
cvt.u64.u32	%rd131, %r158;
add.s64 %rd133, %rd46, %rd131;
ld.shared.u8 %rs23, [%rd133];
setp.eq.s16	%p31, %rs23, 0;
selp.u32	%r694, 1, 0, %p31;

BB21_37:
bfe.u32 %r170, %r28, 2, 1;
setp.ne.s32	%p32, %r694, %r170;
@%p32 bra BB21_39;

add.s64 %rd136, %rd45, %rd126;
add.s64 %rd138, %rd45, %rd123;
cvt.u64.u32	%rd139, %r41;
st.shared.f64 [%rd127], %fd11;
cvt.u64.u32	%rd143, %r158;
st.shared.f64 [%rd125], %fd12;
ld.shared.u64 %rd146, [%rd136];
ld.shared.u64 %rd147, [%rd138];
st.shared.u64 [%rd136], %rd147;
st.shared.u64 [%rd138], %rd146;
add.s64 %rd149, %rd46, %rd139;
ld.shared.u8 %rs24, [%rd149];
add.s64 %rd150, %rd46, %rd143;
ld.shared.u8 %rs25, [%rd150];
st.shared.u8 [%rd149], %rs25;
st.shared.u8 [%rd150], %rs24;

BB21_39:
bar.sync 0;
ld.shared.f64 %fd13, [%rd78];
ld.shared.f64 %fd14, [%rd80];
setp.geu.f64	%p33, %fd14, %fd13;
@%p33 bra BB21_41;

cvt.u64.u32	%rd156, %r35;
add.s64 %rd158, %rd46, %rd156;
ld.shared.u8 %rs26, [%rd158];
mov.u32 %r695, 1;
setp.ne.s16	%p34, %rs26, 0;
@%p34 bra BB21_42;

BB21_41:
cvt.u64.u32	%rd159, %r126;
add.s64 %rd161, %rd46, %rd159;
ld.shared.u8 %rs27, [%rd161];
setp.eq.s16	%p35, %rs27, 0;
selp.u32	%r695, 1, 0, %p35;

BB21_42:
bfe.u32 %r193, %r28, 2, 1;
setp.ne.s32	%p36, %r695, %r193;
@%p36 bra BB21_44;

cvt.u64.u32	%rd162, %r35;
st.shared.f64 [%rd80], %fd13;
cvt.u64.u32	%rd166, %r126;
st.shared.f64 [%rd78], %fd14;
add.s64 %rd170, %rd45, %rd79;
ld.shared.u64 %rd171, [%rd170];
add.s64 %rd172, %rd45, %rd76;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd172], %rd171;
add.s64 %rd175, %rd46, %rd162;
ld.shared.u8 %rs28, [%rd175];
add.s64 %rd176, %rd46, %rd166;
ld.shared.u8 %rs29, [%rd176];
st.shared.u8 [%rd175], %rs29;
st.shared.u8 [%rd176], %rs28;

BB21_44:
bar.sync 0;
ld.shared.f64 %fd15, [%rd58+8];
ld.shared.f64 %fd16, [%rd58];
setp.geu.f64	%p37, %fd16, %fd15;
@%p37 bra BB21_46;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd46, %rd180;
ld.shared.u8 %rs30, [%rd182];
mov.u32 %r696, 1;
setp.ne.s16	%p38, %rs30, 0;
@%p38 bra BB21_47;

BB21_46:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd46, %rd183;
ld.shared.u8 %rs31, [%rd185+1];
setp.eq.s16	%p39, %rs31, 0;
selp.u32	%r696, 1, 0, %p39;

BB21_47:
bfe.u32 %r207, %r28, 2, 1;
setp.ne.s32	%p40, %r696, %r207;
@%p40 bra BB21_49;

cvt.u64.u32	%rd186, %r30;
st.shared.f64 [%rd58], %fd15;
st.shared.f64 [%rd58+8], %fd16;
add.s64 %rd191, %rd45, %rd56;
ld.shared.u64 %rd192, [%rd191];
ld.shared.u64 %rd193, [%rd191+8];
st.shared.u64 [%rd191], %rd193;
st.shared.u64 [%rd191+8], %rd192;
add.s64 %rd195, %rd46, %rd186;
ld.shared.u8 %rs32, [%rd195];
ld.shared.u8 %rs33, [%rd195+1];
st.shared.u8 [%rd195], %rs33;
st.shared.u8 [%rd195+1], %rs32;

BB21_49:
bar.sync 0;
and.b32 %r210, %r28, 7;
sub.s32 %r49, %r30, %r210;
add.s32 %r212, %r49, 8;
mul.wide.u32 %rd196, %r212, 8;
add.s64 %rd198, %rd44, %rd196;
mul.wide.u32 %rd199, %r49, 8;
add.s64 %rd200, %rd44, %rd199;
ld.shared.f64 %fd17, [%rd198];
ld.shared.f64 %fd18, [%rd200];
setp.geu.f64	%p41, %fd18, %fd17;
@%p41 bra BB21_51;

cvt.u64.u32	%rd201, %r49;
add.s64 %rd203, %rd46, %rd201;
ld.shared.u8 %rs34, [%rd203];
mov.u32 %r697, 1;
setp.ne.s16	%p42, %rs34, 0;
@%p42 bra BB21_52;

BB21_51:
cvt.u64.u32	%rd204, %r212;
add.s64 %rd206, %rd46, %rd204;
ld.shared.u8 %rs35, [%rd206];
setp.eq.s16	%p43, %rs35, 0;
selp.u32	%r697, 1, 0, %p43;

BB21_52:
bfe.u32 %r224, %r28, 3, 1;
setp.ne.s32	%p44, %r697, %r224;
@%p44 bra BB21_54;

add.s64 %rd209, %rd45, %rd199;
add.s64 %rd211, %rd45, %rd196;
cvt.u64.u32	%rd212, %r49;
st.shared.f64 [%rd200], %fd17;
cvt.u64.u32	%rd216, %r212;
st.shared.f64 [%rd198], %fd18;
ld.shared.u64 %rd219, [%rd209];
ld.shared.u64 %rd220, [%rd211];
st.shared.u64 [%rd209], %rd220;
st.shared.u64 [%rd211], %rd219;
add.s64 %rd222, %rd46, %rd212;
ld.shared.u8 %rs36, [%rd222];
add.s64 %rd223, %rd46, %rd216;
ld.shared.u8 %rs37, [%rd223];
st.shared.u8 [%rd222], %rs37;
st.shared.u8 [%rd223], %rs36;

BB21_54:
bar.sync 0;
ld.shared.f64 %fd19, [%rd125];
ld.shared.f64 %fd20, [%rd127];
setp.geu.f64	%p45, %fd20, %fd19;
@%p45 bra BB21_56;

cvt.u64.u32	%rd229, %r41;
add.s64 %rd231, %rd46, %rd229;
ld.shared.u8 %rs38, [%rd231];
mov.u32 %r698, 1;
setp.ne.s16	%p46, %rs38, 0;
@%p46 bra BB21_57;

BB21_56:
cvt.u64.u32	%rd232, %r158;
add.s64 %rd234, %rd46, %rd232;
ld.shared.u8 %rs39, [%rd234];
setp.eq.s16	%p47, %rs39, 0;
selp.u32	%r698, 1, 0, %p47;

BB21_57:
bfe.u32 %r247, %r28, 3, 1;
setp.ne.s32	%p48, %r698, %r247;
@%p48 bra BB21_59;

cvt.u64.u32	%rd235, %r41;
st.shared.f64 [%rd127], %fd19;
cvt.u64.u32	%rd239, %r158;
st.shared.f64 [%rd125], %fd20;
add.s64 %rd243, %rd45, %rd126;
ld.shared.u64 %rd244, [%rd243];
add.s64 %rd245, %rd45, %rd123;
ld.shared.u64 %rd246, [%rd245];
st.shared.u64 [%rd243], %rd246;
st.shared.u64 [%rd245], %rd244;
add.s64 %rd248, %rd46, %rd235;
ld.shared.u8 %rs40, [%rd248];
add.s64 %rd249, %rd46, %rd239;
ld.shared.u8 %rs41, [%rd249];
st.shared.u8 [%rd248], %rs41;
st.shared.u8 [%rd249], %rs40;

BB21_59:
bar.sync 0;
ld.shared.f64 %fd21, [%rd78];
ld.shared.f64 %fd22, [%rd80];
setp.geu.f64	%p49, %fd22, %fd21;
@%p49 bra BB21_61;

cvt.u64.u32	%rd255, %r35;
add.s64 %rd257, %rd46, %rd255;
ld.shared.u8 %rs42, [%rd257];
mov.u32 %r699, 1;
setp.ne.s16	%p50, %rs42, 0;
@%p50 bra BB21_62;

BB21_61:
cvt.u64.u32	%rd258, %r126;
add.s64 %rd260, %rd46, %rd258;
ld.shared.u8 %rs43, [%rd260];
setp.eq.s16	%p51, %rs43, 0;
selp.u32	%r699, 1, 0, %p51;

BB21_62:
bfe.u32 %r269, %r28, 3, 1;
setp.ne.s32	%p52, %r699, %r269;
@%p52 bra BB21_64;

mul.wide.u32 %rd808, %r35, 8;
cvt.u64.u32	%rd261, %r35;
st.shared.f64 [%rd80], %fd21;
cvt.u64.u32	%rd265, %r126;
st.shared.f64 [%rd78], %fd22;
add.s64 %rd269, %rd45, %rd808;
ld.shared.u64 %rd270, [%rd269];
add.s64 %rd271, %rd45, %rd76;
ld.shared.u64 %rd272, [%rd271];
st.shared.u64 [%rd269], %rd272;
st.shared.u64 [%rd271], %rd270;
add.s64 %rd274, %rd46, %rd261;
ld.shared.u8 %rs44, [%rd274];
add.s64 %rd275, %rd46, %rd265;
ld.shared.u8 %rs45, [%rd275];
st.shared.u8 [%rd274], %rs45;
st.shared.u8 [%rd275], %rs44;

BB21_64:
bar.sync 0;
ld.shared.f64 %fd23, [%rd58+8];
ld.shared.f64 %fd24, [%rd58];
setp.geu.f64	%p53, %fd24, %fd23;
@%p53 bra BB21_66;

cvt.u64.u32	%rd279, %r30;
add.s64 %rd281, %rd46, %rd279;
ld.shared.u8 %rs46, [%rd281];
mov.u32 %r700, 1;
setp.ne.s16	%p54, %rs46, 0;
@%p54 bra BB21_67;

BB21_66:
cvt.u64.u32	%rd282, %r30;
add.s64 %rd284, %rd46, %rd282;
ld.shared.u8 %rs47, [%rd284+1];
setp.eq.s16	%p55, %rs47, 0;
selp.u32	%r700, 1, 0, %p55;

BB21_67:
bfe.u32 %r283, %r28, 3, 1;
setp.ne.s32	%p56, %r700, %r283;
@%p56 bra BB21_69;

mul.wide.u32 %rd807, %r30, 8;
cvt.u64.u32	%rd285, %r30;
st.shared.f64 [%rd58], %fd23;
st.shared.f64 [%rd58+8], %fd24;
add.s64 %rd290, %rd45, %rd807;
ld.shared.u64 %rd291, [%rd290];
ld.shared.u64 %rd292, [%rd290+8];
st.shared.u64 [%rd290], %rd292;
st.shared.u64 [%rd290+8], %rd291;
add.s64 %rd294, %rd46, %rd285;
ld.shared.u8 %rs48, [%rd294];
ld.shared.u8 %rs49, [%rd294+1];
st.shared.u8 [%rd294], %rs49;
st.shared.u8 [%rd294+1], %rs48;

BB21_69:
bar.sync 0;
and.b32 %r286, %r28, 15;
sub.s32 %r59, %r30, %r286;
add.s32 %r288, %r59, 16;
mul.wide.u32 %rd295, %r288, 8;
add.s64 %rd297, %rd44, %rd295;
mul.wide.u32 %rd298, %r59, 8;
add.s64 %rd299, %rd44, %rd298;
ld.shared.f64 %fd25, [%rd297];
ld.shared.f64 %fd26, [%rd299];
setp.geu.f64	%p57, %fd26, %fd25;
@%p57 bra BB21_71;

cvt.u64.u32	%rd300, %r59;
add.s64 %rd302, %rd46, %rd300;
ld.shared.u8 %rs50, [%rd302];
mov.u32 %r701, 1;
setp.ne.s16	%p58, %rs50, 0;
@%p58 bra BB21_72;

BB21_71:
cvt.u64.u32	%rd303, %r288;
add.s64 %rd305, %rd46, %rd303;
ld.shared.u8 %rs51, [%rd305];
setp.eq.s16	%p59, %rs51, 0;
selp.u32	%r701, 1, 0, %p59;

BB21_72:
bfe.u32 %r300, %r28, 4, 1;
setp.ne.s32	%p60, %r701, %r300;
@%p60 bra BB21_74;

mul.wide.u32 %rd806, %r59, 8;
add.s64 %rd308, %rd45, %rd806;
add.s64 %rd310, %rd45, %rd295;
cvt.u64.u32	%rd311, %r59;
st.shared.f64 [%rd299], %fd25;
cvt.u64.u32	%rd315, %r288;
st.shared.f64 [%rd297], %fd26;
ld.shared.u64 %rd318, [%rd308];
ld.shared.u64 %rd319, [%rd310];
st.shared.u64 [%rd308], %rd319;
st.shared.u64 [%rd310], %rd318;
add.s64 %rd321, %rd46, %rd311;
ld.shared.u8 %rs52, [%rd321];
add.s64 %rd322, %rd46, %rd315;
ld.shared.u8 %rs53, [%rd322];
st.shared.u8 [%rd321], %rs53;
st.shared.u8 [%rd322], %rs52;

BB21_74:
bar.sync 0;
ld.shared.f64 %fd27, [%rd198];
ld.shared.f64 %fd28, [%rd200];
setp.geu.f64	%p61, %fd28, %fd27;
@%p61 bra BB21_76;

cvt.u64.u32	%rd328, %r49;
add.s64 %rd330, %rd46, %rd328;
ld.shared.u8 %rs54, [%rd330];
mov.u32 %r702, 1;
setp.ne.s16	%p62, %rs54, 0;
@%p62 bra BB21_77;

BB21_76:
cvt.u64.u32	%rd331, %r212;
add.s64 %rd333, %rd46, %rd331;
ld.shared.u8 %rs55, [%rd333];
setp.eq.s16	%p63, %rs55, 0;
selp.u32	%r702, 1, 0, %p63;

BB21_77:
bfe.u32 %r323, %r28, 4, 1;
setp.ne.s32	%p64, %r702, %r323;
@%p64 bra BB21_79;

mul.wide.u32 %rd805, %r49, 8;
cvt.u64.u32	%rd334, %r49;
st.shared.f64 [%rd200], %fd27;
cvt.u64.u32	%rd338, %r212;
st.shared.f64 [%rd198], %fd28;
add.s64 %rd342, %rd45, %rd805;
ld.shared.u64 %rd343, [%rd342];
add.s64 %rd344, %rd45, %rd196;
ld.shared.u64 %rd345, [%rd344];
st.shared.u64 [%rd342], %rd345;
st.shared.u64 [%rd344], %rd343;
add.s64 %rd347, %rd46, %rd334;
ld.shared.u8 %rs56, [%rd347];
add.s64 %rd348, %rd46, %rd338;
ld.shared.u8 %rs57, [%rd348];
st.shared.u8 [%rd347], %rs57;
st.shared.u8 [%rd348], %rs56;

BB21_79:
bar.sync 0;
ld.shared.f64 %fd29, [%rd125];
ld.shared.f64 %fd30, [%rd127];
setp.geu.f64	%p65, %fd30, %fd29;
@%p65 bra BB21_81;

cvt.u64.u32	%rd354, %r41;
add.s64 %rd356, %rd46, %rd354;
ld.shared.u8 %rs58, [%rd356];
mov.u32 %r703, 1;
setp.ne.s16	%p66, %rs58, 0;
@%p66 bra BB21_82;

BB21_81:
add.s32 %r667, %r41, 4;
cvt.u64.u32	%rd357, %r667;
add.s64 %rd359, %rd46, %rd357;
ld.shared.u8 %rs59, [%rd359];
setp.eq.s16	%p67, %rs59, 0;
selp.u32	%r703, 1, 0, %p67;

BB21_82:
bfe.u32 %r345, %r28, 4, 1;
setp.ne.s32	%p68, %r703, %r345;
@%p68 bra BB21_84;

add.s32 %r670, %r41, 4;
mul.wide.u32 %rd804, %r670, 8;
mul.wide.u32 %rd803, %r41, 8;
cvt.u64.u32	%rd360, %r41;
st.shared.f64 [%rd127], %fd29;
cvt.u64.u32	%rd364, %r670;
st.shared.f64 [%rd125], %fd30;
add.s64 %rd368, %rd45, %rd803;
ld.shared.u64 %rd369, [%rd368];
add.s64 %rd370, %rd45, %rd804;
ld.shared.u64 %rd371, [%rd370];
st.shared.u64 [%rd368], %rd371;
st.shared.u64 [%rd370], %rd369;
add.s64 %rd373, %rd46, %rd360;
ld.shared.u8 %rs60, [%rd373];
add.s64 %rd374, %rd46, %rd364;
ld.shared.u8 %rs61, [%rd374];
st.shared.u8 [%rd373], %rs61;
st.shared.u8 [%rd374], %rs60;

BB21_84:
bar.sync 0;
ld.shared.f64 %fd31, [%rd78];
ld.shared.f64 %fd32, [%rd80];
setp.geu.f64	%p69, %fd32, %fd31;
@%p69 bra BB21_86;

cvt.u64.u32	%rd380, %r35;
add.s64 %rd382, %rd46, %rd380;
ld.shared.u8 %rs62, [%rd382];
mov.u32 %r704, 1;
setp.ne.s16	%p70, %rs62, 0;
@%p70 bra BB21_87;

BB21_86:
add.s32 %r668, %r35, 2;
cvt.u64.u32	%rd383, %r668;
add.s64 %rd385, %rd46, %rd383;
ld.shared.u8 %rs63, [%rd385];
setp.eq.s16	%p71, %rs63, 0;
selp.u32	%r704, 1, 0, %p71;

BB21_87:
bfe.u32 %r367, %r28, 4, 1;
setp.ne.s32	%p72, %r704, %r367;
@%p72 bra BB21_89;

mul.wide.u32 %rd802, %r35, 8;
add.s32 %r669, %r35, 2;
cvt.u64.u32	%rd386, %r35;
st.shared.f64 [%rd80], %fd31;
cvt.u64.u32	%rd390, %r669;
st.shared.f64 [%rd78], %fd32;
add.s64 %rd394, %rd45, %rd802;
ld.shared.u64 %rd395, [%rd394];
add.s64 %rd396, %rd45, %rd76;
ld.shared.u64 %rd397, [%rd396];
st.shared.u64 [%rd394], %rd397;
st.shared.u64 [%rd396], %rd395;
add.s64 %rd399, %rd46, %rd386;
ld.shared.u8 %rs64, [%rd399];
add.s64 %rd400, %rd46, %rd390;
ld.shared.u8 %rs65, [%rd400];
st.shared.u8 [%rd399], %rs65;
st.shared.u8 [%rd400], %rs64;

BB21_89:
bar.sync 0;
ld.shared.f64 %fd33, [%rd58+8];
ld.shared.f64 %fd34, [%rd58];
setp.geu.f64	%p73, %fd34, %fd33;
@%p73 bra BB21_91;

cvt.u64.u32	%rd404, %r30;
add.s64 %rd406, %rd46, %rd404;
ld.shared.u8 %rs66, [%rd406];
mov.u32 %r705, 1;
setp.ne.s16	%p74, %rs66, 0;
@%p74 bra BB21_92;

BB21_91:
cvt.u64.u32	%rd407, %r30;
add.s64 %rd409, %rd46, %rd407;
ld.shared.u8 %rs67, [%rd409+1];
setp.eq.s16	%p75, %rs67, 0;
selp.u32	%r705, 1, 0, %p75;

BB21_92:
bfe.u32 %r381, %r28, 4, 1;
setp.ne.s32	%p76, %r705, %r381;
@%p76 bra BB21_94;

mul.wide.u32 %rd801, %r30, 8;
cvt.u64.u32	%rd410, %r30;
st.shared.f64 [%rd58], %fd33;
st.shared.f64 [%rd58+8], %fd34;
add.s64 %rd415, %rd45, %rd801;
ld.shared.u64 %rd416, [%rd415];
ld.shared.u64 %rd417, [%rd415+8];
st.shared.u64 [%rd415], %rd417;
st.shared.u64 [%rd415+8], %rd416;
add.s64 %rd419, %rd46, %rd410;
ld.shared.u8 %rs68, [%rd419];
ld.shared.u8 %rs69, [%rd419+1];
st.shared.u8 [%rd419], %rs69;
st.shared.u8 [%rd419+1], %rs68;

BB21_94:
bar.sync 0;
and.b32 %r384, %r28, 31;
sub.s32 %r71, %r30, %r384;
add.s32 %r386, %r71, 32;
mul.wide.u32 %rd420, %r386, 8;
add.s64 %rd422, %rd44, %rd420;
mul.wide.u32 %rd423, %r71, 8;
add.s64 %rd424, %rd44, %rd423;
ld.shared.f64 %fd35, [%rd422];
ld.shared.f64 %fd36, [%rd424];
setp.geu.f64	%p77, %fd36, %fd35;
@%p77 bra BB21_96;

cvt.u64.u32	%rd425, %r71;
add.s64 %rd427, %rd46, %rd425;
ld.shared.u8 %rs70, [%rd427];
mov.u32 %r706, 1;
setp.ne.s16	%p78, %rs70, 0;
@%p78 bra BB21_97;

BB21_96:
cvt.u64.u32	%rd428, %r386;
add.s64 %rd430, %rd46, %rd428;
ld.shared.u8 %rs71, [%rd430];
setp.eq.s16	%p79, %rs71, 0;
selp.u32	%r706, 1, 0, %p79;

BB21_97:
bfe.u32 %r398, %r28, 5, 1;
setp.ne.s32	%p80, %r706, %r398;
@%p80 bra BB21_99;

mul.wide.u32 %rd796, %r71, 8;
add.s64 %rd433, %rd45, %rd796;
add.s64 %rd435, %rd45, %rd420;
cvt.u64.u32	%rd436, %r71;
st.shared.f64 [%rd424], %fd35;
cvt.u64.u32	%rd440, %r386;
st.shared.f64 [%rd422], %fd36;
ld.shared.u64 %rd443, [%rd433];
ld.shared.u64 %rd444, [%rd435];
st.shared.u64 [%rd433], %rd444;
st.shared.u64 [%rd435], %rd443;
add.s64 %rd446, %rd46, %rd436;
ld.shared.u8 %rs72, [%rd446];
add.s64 %rd447, %rd46, %rd440;
ld.shared.u8 %rs73, [%rd447];
st.shared.u8 [%rd446], %rs73;
st.shared.u8 [%rd447], %rs72;

BB21_99:
bar.sync 0;
ld.shared.f64 %fd37, [%rd297];
ld.shared.f64 %fd38, [%rd299];
setp.geu.f64	%p81, %fd38, %fd37;
@%p81 bra BB21_101;

cvt.u64.u32	%rd453, %r59;
add.s64 %rd455, %rd46, %rd453;
ld.shared.u8 %rs74, [%rd455];
mov.u32 %r707, 1;
setp.ne.s16	%p82, %rs74, 0;
@%p82 bra BB21_102;

BB21_101:
add.s32 %r654, %r59, 16;
cvt.u64.u32	%rd456, %r654;
add.s64 %rd458, %rd46, %rd456;
ld.shared.u8 %rs75, [%rd458];
setp.eq.s16	%p83, %rs75, 0;
selp.u32	%r707, 1, 0, %p83;

BB21_102:
bfe.u32 %r421, %r28, 5, 1;
setp.ne.s32	%p84, %r707, %r421;
@%p84 bra BB21_104;

add.s32 %r665, %r59, 16;
mul.wide.u32 %rd797, %r665, 8;
mul.wide.u32 %rd795, %r59, 8;
add.s32 %r662, %r59, 16;
cvt.u64.u32	%rd459, %r59;
st.shared.f64 [%rd299], %fd37;
cvt.u64.u32	%rd463, %r662;
st.shared.f64 [%rd297], %fd38;
add.s64 %rd467, %rd45, %rd795;
ld.shared.u64 %rd468, [%rd467];
add.s64 %rd469, %rd45, %rd797;
ld.shared.u64 %rd470, [%rd469];
st.shared.u64 [%rd467], %rd470;
st.shared.u64 [%rd469], %rd468;
add.s64 %rd472, %rd46, %rd459;
ld.shared.u8 %rs76, [%rd472];
add.s64 %rd473, %rd46, %rd463;
ld.shared.u8 %rs77, [%rd473];
st.shared.u8 [%rd472], %rs77;
st.shared.u8 [%rd473], %rs76;

BB21_104:
bar.sync 0;
ld.shared.f64 %fd39, [%rd198];
ld.shared.f64 %fd40, [%rd200];
setp.geu.f64	%p85, %fd40, %fd39;
@%p85 bra BB21_106;

cvt.u64.u32	%rd479, %r49;
add.s64 %rd481, %rd46, %rd479;
ld.shared.u8 %rs78, [%rd481];
mov.u32 %r708, 1;
setp.ne.s16	%p86, %rs78, 0;
@%p86 bra BB21_107;

BB21_106:
add.s32 %r655, %r49, 8;
cvt.u64.u32	%rd482, %r655;
add.s64 %rd484, %rd46, %rd482;
ld.shared.u8 %rs79, [%rd484];
setp.eq.s16	%p87, %rs79, 0;
selp.u32	%r708, 1, 0, %p87;

BB21_107:
bfe.u32 %r443, %r28, 5, 1;
setp.ne.s32	%p88, %r708, %r443;
@%p88 bra BB21_109;

add.s32 %r661, %r49, 8;
mul.wide.u32 %rd794, %r661, 8;
mul.wide.u32 %rd793, %r49, 8;
cvt.u64.u32	%rd485, %r49;
st.shared.f64 [%rd200], %fd39;
cvt.u64.u32	%rd489, %r661;
st.shared.f64 [%rd198], %fd40;
add.s64 %rd493, %rd45, %rd793;
ld.shared.u64 %rd494, [%rd493];
add.s64 %rd495, %rd45, %rd794;
ld.shared.u64 %rd496, [%rd495];
st.shared.u64 [%rd493], %rd496;
st.shared.u64 [%rd495], %rd494;
add.s64 %rd498, %rd46, %rd485;
ld.shared.u8 %rs80, [%rd498];
add.s64 %rd499, %rd46, %rd489;
ld.shared.u8 %rs81, [%rd499];
st.shared.u8 [%rd498], %rs81;
st.shared.u8 [%rd499], %rs80;

BB21_109:
bar.sync 0;
ld.shared.f64 %fd41, [%rd125];
ld.shared.f64 %fd42, [%rd127];
setp.geu.f64	%p89, %fd42, %fd41;
@%p89 bra BB21_111;

cvt.u64.u32	%rd505, %r41;
add.s64 %rd507, %rd46, %rd505;
ld.shared.u8 %rs82, [%rd507];
mov.u32 %r709, 1;
setp.ne.s16	%p90, %rs82, 0;
@%p90 bra BB21_112;

BB21_111:
add.s32 %r656, %r41, 4;
cvt.u64.u32	%rd508, %r656;
add.s64 %rd510, %rd46, %rd508;
ld.shared.u8 %rs83, [%rd510];
setp.eq.s16	%p91, %rs83, 0;
selp.u32	%r709, 1, 0, %p91;

BB21_112:
bfe.u32 %r465, %r28, 5, 1;
setp.ne.s32	%p92, %r709, %r465;
@%p92 bra BB21_114;

add.s32 %r660, %r41, 4;
mul.wide.u32 %rd792, %r660, 8;
mul.wide.u32 %rd791, %r41, 8;
cvt.u64.u32	%rd511, %r41;
st.shared.f64 [%rd127], %fd41;
cvt.u64.u32	%rd515, %r660;
st.shared.f64 [%rd125], %fd42;
add.s64 %rd519, %rd45, %rd791;
ld.shared.u64 %rd520, [%rd519];
add.s64 %rd521, %rd45, %rd792;
ld.shared.u64 %rd522, [%rd521];
st.shared.u64 [%rd519], %rd522;
st.shared.u64 [%rd521], %rd520;
add.s64 %rd524, %rd46, %rd511;
ld.shared.u8 %rs84, [%rd524];
add.s64 %rd525, %rd46, %rd515;
ld.shared.u8 %rs85, [%rd525];
st.shared.u8 [%rd524], %rs85;
st.shared.u8 [%rd525], %rs84;

BB21_114:
bar.sync 0;
ld.shared.f64 %fd43, [%rd78];
ld.shared.f64 %fd44, [%rd80];
setp.geu.f64	%p93, %fd44, %fd43;
@%p93 bra BB21_116;

cvt.u64.u32	%rd531, %r35;
add.s64 %rd533, %rd46, %rd531;
ld.shared.u8 %rs86, [%rd533];
mov.u32 %r710, 1;
setp.ne.s16	%p94, %rs86, 0;
@%p94 bra BB21_117;

BB21_116:
add.s32 %r657, %r35, 2;
cvt.u64.u32	%rd534, %r657;
add.s64 %rd536, %rd46, %rd534;
ld.shared.u8 %rs87, [%rd536];
setp.eq.s16	%p95, %rs87, 0;
selp.u32	%r710, 1, 0, %p95;

BB21_117:
bfe.u32 %r487, %r28, 5, 1;
setp.ne.s32	%p96, %r710, %r487;
@%p96 bra BB21_119;

add.s32 %r659, %r35, 2;
mul.wide.u32 %rd790, %r659, 8;
mul.wide.u32 %rd789, %r35, 8;
cvt.u64.u32	%rd537, %r35;
st.shared.f64 [%rd80], %fd43;
cvt.u64.u32	%rd541, %r659;
st.shared.f64 [%rd78], %fd44;
add.s64 %rd545, %rd45, %rd789;
ld.shared.u64 %rd546, [%rd545];
add.s64 %rd547, %rd45, %rd790;
ld.shared.u64 %rd548, [%rd547];
st.shared.u64 [%rd545], %rd548;
st.shared.u64 [%rd547], %rd546;
add.s64 %rd550, %rd46, %rd537;
ld.shared.u8 %rs88, [%rd550];
add.s64 %rd551, %rd46, %rd541;
ld.shared.u8 %rs89, [%rd551];
st.shared.u8 [%rd550], %rs89;
st.shared.u8 [%rd551], %rs88;

BB21_119:
bar.sync 0;
ld.shared.f64 %fd45, [%rd58+8];
ld.shared.f64 %fd46, [%rd58];
setp.geu.f64	%p97, %fd46, %fd45;
@%p97 bra BB21_121;

cvt.u64.u32	%rd555, %r30;
add.s64 %rd557, %rd46, %rd555;
ld.shared.u8 %rs90, [%rd557];
mov.u32 %r711, 1;
setp.ne.s16	%p98, %rs90, 0;
@%p98 bra BB21_122;

BB21_121:
cvt.u64.u32	%rd558, %r30;
add.s64 %rd560, %rd46, %rd558;
ld.shared.u8 %rs91, [%rd560+1];
setp.eq.s16	%p99, %rs91, 0;
selp.u32	%r711, 1, 0, %p99;

BB21_122:
bfe.u32 %r501, %r28, 5, 1;
setp.ne.s32	%p100, %r711, %r501;
@%p100 bra BB21_124;

mul.wide.u32 %rd788, %r30, 8;
cvt.u64.u32	%rd561, %r30;
st.shared.f64 [%rd58], %fd45;
st.shared.f64 [%rd58+8], %fd46;
add.s64 %rd566, %rd45, %rd788;
ld.shared.u64 %rd567, [%rd566];
ld.shared.u64 %rd568, [%rd566+8];
st.shared.u64 [%rd566], %rd568;
st.shared.u64 [%rd566+8], %rd567;
add.s64 %rd570, %rd46, %rd561;
ld.shared.u8 %rs92, [%rd570];
ld.shared.u8 %rs93, [%rd570+1];
st.shared.u8 [%rd570], %rs93;
st.shared.u8 [%rd570+1], %rs92;

BB21_124:
bar.sync 0;
mov.u64 %rd787, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r504, %r28, 63;
sub.s32 %r505, %r30, %r504;
add.s32 %r506, %r505, 64;
mul.wide.u32 %rd571, %r506, 8;
add.s64 %rd573, %rd787, %rd571;
mul.wide.u32 %rd574, %r505, 8;
add.s64 %rd575, %rd787, %rd574;
ld.shared.f64 %fd47, [%rd573];
ld.shared.f64 %fd48, [%rd575];
setp.geu.f64	%p101, %fd48, %fd47;
@%p101 bra BB21_126;

cvt.u64.u32	%rd576, %r505;
add.s64 %rd578, %rd46, %rd576;
ld.shared.u8 %rs94, [%rd578];
setp.ne.s16	%p102, %rs94, 0;
@%p102 bra BB21_128;

BB21_126:
add.s32 %r666, %r505, 64;
cvt.u64.u32	%rd579, %r666;
add.s64 %rd581, %rd46, %rd579;
ld.shared.u8 %rs1, [%rd581];
setp.eq.s16	%p103, %rs1, 0;
@%p103 bra BB21_128;

mul.wide.u32 %rd800, %r505, 8;
mov.u64 %rd799, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd798, %rd799, %rd800;
mul.wide.u32 %rd775, %r506, 8;
mul.wide.u32 %rd774, %r505, 8;
cvt.u64.u32	%rd582, %r505;
st.shared.f64 [%rd798], %fd47;
st.shared.f64 [%rd573], %fd48;
add.s64 %rd590, %rd45, %rd774;
ld.shared.u64 %rd591, [%rd590];
add.s64 %rd592, %rd45, %rd775;
ld.shared.u64 %rd593, [%rd592];
st.shared.u64 [%rd590], %rd593;
st.shared.u64 [%rd592], %rd591;
add.s64 %rd595, %rd46, %rd582;
ld.shared.u8 %rs95, [%rd595];
st.shared.u8 [%rd595], %rs1;
st.shared.u8 [%rd581], %rs95;

BB21_128:
bar.sync 0;
ld.shared.f64 %fd49, [%rd422];
ld.shared.f64 %fd50, [%rd424];
setp.geu.f64	%p104, %fd50, %fd49;
@%p104 bra BB21_130;

cvt.u64.u32	%rd602, %r71;
add.s64 %rd604, %rd46, %rd602;
ld.shared.u8 %rs96, [%rd604];
setp.ne.s16	%p105, %rs96, 0;
@%p105 bra BB21_132;

BB21_130:
add.s32 %r634, %r71, 32;
cvt.u64.u32	%rd605, %r634;
add.s64 %rd607, %rd46, %rd605;
ld.shared.u8 %rs2, [%rd607];
setp.eq.s16	%p106, %rs2, 0;
@%p106 bra BB21_132;

add.s32 %r635, %r71, 32;
mul.wide.u32 %rd777, %r635, 8;
mul.wide.u32 %rd776, %r71, 8;
cvt.u64.u32	%rd608, %r71;
st.shared.f64 [%rd424], %fd49;
st.shared.f64 [%rd422], %fd50;
add.s64 %rd616, %rd45, %rd776;
ld.shared.u64 %rd617, [%rd616];
add.s64 %rd618, %rd45, %rd777;
ld.shared.u64 %rd619, [%rd618];
st.shared.u64 [%rd616], %rd619;
st.shared.u64 [%rd618], %rd617;
add.s64 %rd621, %rd46, %rd608;
ld.shared.u8 %rs97, [%rd621];
st.shared.u8 [%rd621], %rs2;
st.shared.u8 [%rd607], %rs97;

BB21_132:
bar.sync 0;
ld.shared.f64 %fd51, [%rd297];
ld.shared.f64 %fd52, [%rd299];
setp.geu.f64	%p107, %fd52, %fd51;
@%p107 bra BB21_134;

cvt.u64.u32	%rd628, %r59;
add.s64 %rd630, %rd46, %rd628;
ld.shared.u8 %rs98, [%rd630];
setp.ne.s16	%p108, %rs98, 0;
@%p108 bra BB21_136;

BB21_134:
add.s32 %r636, %r59, 16;
cvt.u64.u32	%rd631, %r636;
add.s64 %rd633, %rd46, %rd631;
ld.shared.u8 %rs3, [%rd633];
setp.eq.s16	%p109, %rs3, 0;
@%p109 bra BB21_136;

add.s32 %r637, %r59, 16;
mul.wide.u32 %rd779, %r637, 8;
mul.wide.u32 %rd778, %r59, 8;
cvt.u64.u32	%rd634, %r59;
st.shared.f64 [%rd299], %fd51;
st.shared.f64 [%rd297], %fd52;
add.s64 %rd642, %rd45, %rd778;
ld.shared.u64 %rd643, [%rd642];
add.s64 %rd644, %rd45, %rd779;
ld.shared.u64 %rd645, [%rd644];
st.shared.u64 [%rd642], %rd645;
st.shared.u64 [%rd644], %rd643;
add.s64 %rd647, %rd46, %rd634;
ld.shared.u8 %rs99, [%rd647];
st.shared.u8 [%rd647], %rs3;
st.shared.u8 [%rd633], %rs99;

BB21_136:
bar.sync 0;
ld.shared.f64 %fd53, [%rd198];
ld.shared.f64 %fd54, [%rd200];
setp.geu.f64	%p110, %fd54, %fd53;
@%p110 bra BB21_138;

cvt.u64.u32	%rd654, %r49;
add.s64 %rd656, %rd46, %rd654;
ld.shared.u8 %rs100, [%rd656];
setp.ne.s16	%p111, %rs100, 0;
@%p111 bra BB21_140;

BB21_138:
add.s32 %r638, %r49, 8;
cvt.u64.u32	%rd657, %r638;
add.s64 %rd659, %rd46, %rd657;
ld.shared.u8 %rs4, [%rd659];
setp.eq.s16	%p112, %rs4, 0;
@%p112 bra BB21_140;

add.s32 %r639, %r49, 8;
mul.wide.u32 %rd781, %r639, 8;
mul.wide.u32 %rd780, %r49, 8;
cvt.u64.u32	%rd660, %r49;
st.shared.f64 [%rd200], %fd53;
st.shared.f64 [%rd198], %fd54;
add.s64 %rd668, %rd45, %rd780;
ld.shared.u64 %rd669, [%rd668];
add.s64 %rd670, %rd45, %rd781;
ld.shared.u64 %rd671, [%rd670];
st.shared.u64 [%rd668], %rd671;
st.shared.u64 [%rd670], %rd669;
add.s64 %rd673, %rd46, %rd660;
ld.shared.u8 %rs101, [%rd673];
st.shared.u8 [%rd673], %rs4;
st.shared.u8 [%rd659], %rs101;

BB21_140:
bar.sync 0;
ld.shared.f64 %fd55, [%rd125];
ld.shared.f64 %fd56, [%rd127];
setp.geu.f64	%p113, %fd56, %fd55;
@%p113 bra BB21_142;

cvt.u64.u32	%rd680, %r41;
add.s64 %rd682, %rd46, %rd680;
ld.shared.u8 %rs102, [%rd682];
setp.ne.s16	%p114, %rs102, 0;
@%p114 bra BB21_144;

BB21_142:
add.s32 %r640, %r41, 4;
cvt.u64.u32	%rd683, %r640;
add.s64 %rd685, %rd46, %rd683;
ld.shared.u8 %rs5, [%rd685];
setp.eq.s16	%p115, %rs5, 0;
@%p115 bra BB21_144;

add.s32 %r641, %r41, 4;
mul.wide.u32 %rd783, %r641, 8;
mul.wide.u32 %rd782, %r41, 8;
cvt.u64.u32	%rd686, %r41;
st.shared.f64 [%rd127], %fd55;
st.shared.f64 [%rd125], %fd56;
add.s64 %rd694, %rd45, %rd782;
ld.shared.u64 %rd695, [%rd694];
add.s64 %rd696, %rd45, %rd783;
ld.shared.u64 %rd697, [%rd696];
st.shared.u64 [%rd694], %rd697;
st.shared.u64 [%rd696], %rd695;
add.s64 %rd699, %rd46, %rd686;
ld.shared.u8 %rs103, [%rd699];
st.shared.u8 [%rd699], %rs5;
st.shared.u8 [%rd685], %rs103;

BB21_144:
bar.sync 0;
ld.shared.f64 %fd57, [%rd78];
ld.shared.f64 %fd58, [%rd80];
setp.geu.f64	%p116, %fd58, %fd57;
@%p116 bra BB21_146;

cvt.u64.u32	%rd706, %r35;
add.s64 %rd708, %rd46, %rd706;
ld.shared.u8 %rs104, [%rd708];
setp.ne.s16	%p117, %rs104, 0;
@%p117 bra BB21_148;

BB21_146:
add.s32 %r642, %r35, 2;
cvt.u64.u32	%rd709, %r642;
add.s64 %rd711, %rd46, %rd709;
ld.shared.u8 %rs6, [%rd711];
setp.eq.s16	%p118, %rs6, 0;
@%p118 bra BB21_148;

add.s32 %r643, %r35, 2;
mul.wide.u32 %rd785, %r643, 8;
mul.wide.u32 %rd784, %r35, 8;
cvt.u64.u32	%rd712, %r35;
st.shared.f64 [%rd80], %fd57;
st.shared.f64 [%rd78], %fd58;
add.s64 %rd720, %rd45, %rd784;
ld.shared.u64 %rd721, [%rd720];
add.s64 %rd722, %rd45, %rd785;
ld.shared.u64 %rd723, [%rd722];
st.shared.u64 [%rd720], %rd723;
st.shared.u64 [%rd722], %rd721;
add.s64 %rd725, %rd46, %rd712;
ld.shared.u8 %rs105, [%rd725];
st.shared.u8 [%rd725], %rs6;
st.shared.u8 [%rd711], %rs105;

BB21_148:
bar.sync 0;
ld.shared.f64 %fd59, [%rd58+8];
ld.shared.f64 %fd60, [%rd58];
setp.geu.f64	%p119, %fd60, %fd59;
@%p119 bra BB21_150;

cvt.u64.u32	%rd730, %r30;
add.s64 %rd732, %rd46, %rd730;
ld.shared.u8 %rs106, [%rd732];
setp.ne.s16	%p120, %rs106, 0;
@%p120 bra BB21_152;

BB21_150:
cvt.u64.u32	%rd733, %r30;
add.s64 %rd735, %rd46, %rd733;
ld.shared.u8 %rs7, [%rd735+1];
setp.eq.s16	%p121, %rs7, 0;
@%p121 bra BB21_152;

mov.u32 %r645, %tid.x;
shl.b32 %r644, %r645, 1;
mul.wide.u32 %rd786, %r644, 8;
st.shared.f64 [%rd58], %fd59;
st.shared.f64 [%rd58+8], %fd60;
add.s64 %rd741, %rd45, %rd786;
ld.shared.u64 %rd742, [%rd741];
ld.shared.u64 %rd743, [%rd741+8];
st.shared.u64 [%rd741], %rd743;
st.shared.u64 [%rd741+8], %rd742;
ld.shared.u8 %rs107, [%rd735];
st.shared.u8 [%rd735], %rs7;
st.shared.u8 [%rd735+1], %rs107;

BB21_152:
ld.param.u32 %r658, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p124, %r28, %r658;
bar.sync 0;
@!%p124 bra BB21_154;
bra.uni BB21_153;

BB21_153:
ld.param.u32 %r664, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r653, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r652, %tid.x;
ld.shared.f64 %fd63, [%rd16];
ld.local.u64 %rd749, [%rd2];
cvta.to.global.u64 %rd750, %rd749;
mad.lo.s32 %r626, %r652, %r653, %r16;
mul.wide.u32 %rd751, %r626, 8;
add.s64 %rd752, %rd750, %rd751;
st.global.f64 [%rd752], %fd63;
ld.shared.u64 %rd755, [%rd17];
ld.local.u64 %rd756, [%rd3];
cvta.to.global.u64 %rd757, %rd756;
mad.lo.s32 %r627, %r652, %r664, %r27;
mul.wide.u32 %rd758, %r627, 8;
add.s64 %rd759, %rd757, %rd758;
st.global.u64 [%rd759], %rd755;

BB21_154:
mov.u32 %r648, %tid.x;
ld.param.u32 %r647, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r646, %r648, 64;
setp.ge.u32	%p123, %r646, %r647;
@%p123 bra BB21_156;

ld.param.u32 %r663, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r651, %tid.x;
add.s32 %r650, %r651, 64;
ld.param.u32 %r649, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd64, [%rd16+512];
ld.local.u64 %rd763, [%rd2];
cvta.to.global.u64 %rd764, %rd763;
mad.lo.s32 %r632, %r650, %r649, %r16;
mul.wide.u32 %rd765, %r632, 8;
add.s64 %rd766, %rd764, %rd765;
st.global.f64 [%rd766], %fd64;
ld.shared.u64 %rd769, [%rd17+512];
ld.local.u64 %rd770, [%rd3];
cvta.to.global.u64 %rd771, %rd770;
mad.lo.s32 %r633, %r650, %r663, %r27;
mul.wide.u32 %rd772, %r633, 8;
add.s64 %rd773, %rd771, %rd772;
st.global.u64 [%rd773], %rd769;

BB21_156:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot22[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<73>;
.reg .b16 %rs<58>;
.reg .b32 %r<389>;
.reg .f64 %fd<41>;
.reg .b64 %rd<460>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd459, __local_depot22;
cvta.local.u64 %SP, %rd459;
ld.param.u32 %r60, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r61, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r62, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r63, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r359, 0;
mov.pred %p4, 0;
@%p4 bra BB22_2;

BB22_1:
mul.wide.s32 %rd23, %r359, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r359, %r359, 1;
setp.lt.u32	%p5, %r359, 27;
@%p5 bra BB22_1;

BB22_2:
mov.u32 %r360, 0;
@%p4 bra BB22_4;

BB22_3:
mul.wide.s32 %rd27, %r360, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r360, %r360, 1;
setp.lt.u32	%p7, %r360, 27;
@%p7 bra BB22_3;

BB22_4:
mov.u32 %r66, %nctaid.y;
mov.u32 %r67, %ctaid.z;
mov.u32 %r68, %ctaid.y;
mad.lo.s32 %r69, %r66, %r67, %r68;
mov.u32 %r70, %nctaid.x;
mov.u32 %r71, %ctaid.x;
mad.lo.s32 %r5, %r69, %r70, %r71;
setp.ge.u32	%p8, %r5, %r60;
@%p8 bra BB22_93;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r361, %r6, -1;
mov.u32 %r72, 0;
setp.lt.s32	%p9, %r361, 1;
mov.u32 %r370, %r5;
mov.u32 %r377, %r72;
@%p9 bra BB22_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd455, %rd2, %rd31;
mov.u32 %r378, 0;
mov.u32 %r371, %r5;

BB22_7:
ld.local.u32 %r74, [%rd455+4];
rem.u32 %r75, %r371, %r74;
ld.local.u32 %r76, [%rd455+104];
mad.lo.s32 %r378, %r76, %r75, %r378;
div.u32 %r371, %r371, %r74;
add.s64 %rd455, %rd455, -4;
add.s32 %r361, %r361, -1;
setp.gt.s32	%p10, %r361, 0;
mov.u32 %r366, %r371;
mov.u32 %r370, %r366;
mov.u32 %r372, %r378;
mov.u32 %r377, %r372;
@%p10 bra BB22_7;

BB22_8:
mov.u32 %r15, %r377;
mov.u32 %r14, %r370;
ld.local.u32 %r78, [%rd2+108];
mad.lo.s32 %r16, %r78, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r362, %r17, -1;
setp.lt.s32	%p11, %r362, 1;
mov.u32 %r368, %r5;
mov.u32 %r375, %r72;
@%p11 bra BB22_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd456, %rd3, %rd32;
mov.u32 %r376, 0;
mov.u32 %r369, %r5;

BB22_10:
ld.local.u32 %r80, [%rd456+4];
rem.u32 %r81, %r369, %r80;
ld.local.u32 %r82, [%rd456+104];
mad.lo.s32 %r376, %r82, %r81, %r376;
div.u32 %r369, %r369, %r80;
add.s64 %rd456, %rd456, -4;
add.s32 %r362, %r362, -1;
setp.gt.s32	%p12, %r362, 0;
mov.u32 %r368, %r369;
mov.u32 %r375, %r376;
@%p12 bra BB22_10;

BB22_11:
ld.local.u32 %r83, [%rd3+108];
mad.lo.s32 %r27, %r83, %r368, %r375;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 16;
setp.lt.u32	%p1, %r28, %r61;
mov.f64 %fd39, 0d0000000000000000;
setp.ge.u32	%p13, %r28, %r61;
@%p13 bra BB22_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r84, %r28, %r62, %r16;
mul.wide.u32 %rd35, %r84, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd39, [%rd36];

BB22_13:
mov.u64 %rd457, 0;
@%p13 bra BB22_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r85, %r28, %r63, %r27;
mul.wide.u32 %rd40, %r85, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd457, [%rd41];

BB22_15:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.f64 [%rd16], %fd39;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd45, %rd43;
st.shared.u64 [%rd17], %rd457;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd46, %rd42;
st.shared.u8 [%rd18], %rs6;
setp.lt.u32	%p2, %r29, %r61;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.u32	%p15, %r29, %r61;
@%p15 bra BB22_17;

ld.local.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd48, %rd47;
mad.lo.s32 %r86, %r29, %r62, %r16;
mul.wide.u32 %rd49, %r86, 8;
add.s64 %rd50, %rd48, %rd49;
ld.global.f64 %fd40, [%rd50];

BB22_17:
mov.u64 %rd458, 0;
@%p15 bra BB22_19;

ld.local.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd53, %rd52;
mad.lo.s32 %r87, %r29, %r63, %r27;
mul.wide.u32 %rd54, %r87, 8;
add.s64 %rd55, %rd53, %rd54;
ld.global.u64 %rd458, [%rd55];

BB22_19:
selp.u16	%rs7, 1, 0, %p2;
st.shared.f64 [%rd16+128], %fd40;
st.shared.u64 [%rd17+128], %rd458;
st.shared.u8 [%rd18+16], %rs7;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd56, %r30, 8;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f64 %fd5, [%rd58+8];
ld.shared.f64 %fd6, [%rd58];
setp.leu.f64	%p17, %fd6, %fd5;
@%p17 bra BB22_21;

cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd46, %rd59;
ld.shared.u8 %rs8, [%rd61];
mov.u32 %r379, 1;
setp.ne.s16	%p18, %rs8, 0;
@%p18 bra BB22_22;

BB22_21:
cvt.u64.u32	%rd62, %r30;
add.s64 %rd64, %rd46, %rd62;
ld.shared.u8 %rs9, [%rd64+1];
setp.eq.s16	%p19, %rs9, 0;
selp.u32	%r379, 1, 0, %p19;

BB22_22:
and.b32 %r94, %r28, 1;
setp.ne.s32	%p20, %r379, %r94;
@%p20 bra BB22_24;

add.s64 %rd67, %rd45, %rd56;
cvt.u64.u32	%rd68, %r30;
st.shared.f64 [%rd58], %fd5;
st.shared.f64 [%rd58+8], %fd6;
ld.shared.u64 %rd72, [%rd67];
ld.shared.u64 %rd73, [%rd67+8];
st.shared.u64 [%rd67], %rd73;
st.shared.u64 [%rd67+8], %rd72;
add.s64 %rd75, %rd46, %rd68;
ld.shared.u8 %rs10, [%rd75];
ld.shared.u8 %rs11, [%rd75+1];
st.shared.u8 [%rd75], %rs11;
st.shared.u8 [%rd75+1], %rs10;

BB22_24:
bar.sync 0;
sub.s32 %r35, %r30, %r94;
add.s32 %r100, %r35, 2;
mul.wide.u32 %rd76, %r100, 8;
add.s64 %rd78, %rd44, %rd76;
mul.wide.u32 %rd79, %r35, 8;
add.s64 %rd80, %rd44, %rd79;
ld.shared.f64 %fd7, [%rd78];
ld.shared.f64 %fd8, [%rd80];
setp.leu.f64	%p21, %fd8, %fd7;
@%p21 bra BB22_26;

cvt.u64.u32	%rd81, %r35;
add.s64 %rd83, %rd46, %rd81;
ld.shared.u8 %rs12, [%rd83];
mov.u32 %r380, 1;
setp.ne.s16	%p22, %rs12, 0;
@%p22 bra BB22_27;

BB22_26:
cvt.u64.u32	%rd84, %r100;
add.s64 %rd86, %rd46, %rd84;
ld.shared.u8 %rs13, [%rd86];
setp.eq.s16	%p23, %rs13, 0;
selp.u32	%r380, 1, 0, %p23;

BB22_27:
bfe.u32 %r112, %r28, 1, 1;
setp.ne.s32	%p24, %r380, %r112;
@%p24 bra BB22_29;

add.s64 %rd89, %rd45, %rd79;
add.s64 %rd91, %rd45, %rd76;
cvt.u64.u32	%rd92, %r35;
st.shared.f64 [%rd80], %fd7;
cvt.u64.u32	%rd96, %r100;
st.shared.f64 [%rd78], %fd8;
ld.shared.u64 %rd99, [%rd89];
ld.shared.u64 %rd100, [%rd91];
st.shared.u64 [%rd89], %rd100;
st.shared.u64 [%rd91], %rd99;
add.s64 %rd102, %rd46, %rd92;
ld.shared.u8 %rs14, [%rd102];
add.s64 %rd103, %rd46, %rd96;
ld.shared.u8 %rs15, [%rd103];
st.shared.u8 [%rd102], %rs15;
st.shared.u8 [%rd103], %rs14;

BB22_29:
bar.sync 0;
ld.shared.f64 %fd9, [%rd58+8];
ld.shared.f64 %fd10, [%rd58];
setp.leu.f64	%p25, %fd10, %fd9;
@%p25 bra BB22_31;

cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd46, %rd107;
ld.shared.u8 %rs16, [%rd109];
mov.u32 %r381, 1;
setp.ne.s16	%p26, %rs16, 0;
@%p26 bra BB22_32;

BB22_31:
cvt.u64.u32	%rd110, %r30;
add.s64 %rd112, %rd46, %rd110;
ld.shared.u8 %rs17, [%rd112+1];
setp.eq.s16	%p27, %rs17, 0;
selp.u32	%r381, 1, 0, %p27;

BB22_32:
bfe.u32 %r127, %r28, 1, 1;
setp.ne.s32	%p28, %r381, %r127;
@%p28 bra BB22_34;

cvt.u64.u32	%rd113, %r30;
st.shared.f64 [%rd58], %fd9;
st.shared.f64 [%rd58+8], %fd10;
add.s64 %rd118, %rd45, %rd56;
ld.shared.u64 %rd119, [%rd118];
ld.shared.u64 %rd120, [%rd118+8];
st.shared.u64 [%rd118], %rd120;
st.shared.u64 [%rd118+8], %rd119;
add.s64 %rd122, %rd46, %rd113;
ld.shared.u8 %rs18, [%rd122];
ld.shared.u8 %rs19, [%rd122+1];
st.shared.u8 [%rd122], %rs19;
st.shared.u8 [%rd122+1], %rs18;

BB22_34:
bar.sync 0;
and.b32 %r130, %r28, 3;
sub.s32 %r41, %r30, %r130;
add.s32 %r132, %r41, 4;
mul.wide.u32 %rd123, %r132, 8;
add.s64 %rd125, %rd44, %rd123;
mul.wide.u32 %rd126, %r41, 8;
add.s64 %rd127, %rd44, %rd126;
ld.shared.f64 %fd11, [%rd125];
ld.shared.f64 %fd12, [%rd127];
setp.leu.f64	%p29, %fd12, %fd11;
@%p29 bra BB22_36;

cvt.u64.u32	%rd128, %r41;
add.s64 %rd130, %rd46, %rd128;
ld.shared.u8 %rs20, [%rd130];
mov.u32 %r382, 1;
setp.ne.s16	%p30, %rs20, 0;
@%p30 bra BB22_37;

BB22_36:
cvt.u64.u32	%rd131, %r132;
add.s64 %rd133, %rd46, %rd131;
ld.shared.u8 %rs21, [%rd133];
setp.eq.s16	%p31, %rs21, 0;
selp.u32	%r382, 1, 0, %p31;

BB22_37:
bfe.u32 %r144, %r28, 2, 1;
setp.ne.s32	%p32, %r382, %r144;
@%p32 bra BB22_39;

add.s64 %rd136, %rd45, %rd126;
add.s64 %rd138, %rd45, %rd123;
cvt.u64.u32	%rd139, %r41;
st.shared.f64 [%rd127], %fd11;
cvt.u64.u32	%rd143, %r132;
st.shared.f64 [%rd125], %fd12;
ld.shared.u64 %rd146, [%rd136];
ld.shared.u64 %rd147, [%rd138];
st.shared.u64 [%rd136], %rd147;
st.shared.u64 [%rd138], %rd146;
add.s64 %rd149, %rd46, %rd139;
ld.shared.u8 %rs22, [%rd149];
add.s64 %rd150, %rd46, %rd143;
ld.shared.u8 %rs23, [%rd150];
st.shared.u8 [%rd149], %rs23;
st.shared.u8 [%rd150], %rs22;

BB22_39:
bar.sync 0;
ld.shared.f64 %fd13, [%rd78];
ld.shared.f64 %fd14, [%rd80];
setp.leu.f64	%p33, %fd14, %fd13;
@%p33 bra BB22_41;

cvt.u64.u32	%rd156, %r35;
add.s64 %rd158, %rd46, %rd156;
ld.shared.u8 %rs24, [%rd158];
mov.u32 %r383, 1;
setp.ne.s16	%p34, %rs24, 0;
@%p34 bra BB22_42;

BB22_41:
cvt.u64.u32	%rd159, %r100;
add.s64 %rd161, %rd46, %rd159;
ld.shared.u8 %rs25, [%rd161];
setp.eq.s16	%p35, %rs25, 0;
selp.u32	%r383, 1, 0, %p35;

BB22_42:
bfe.u32 %r167, %r28, 2, 1;
setp.ne.s32	%p36, %r383, %r167;
@%p36 bra BB22_44;

cvt.u64.u32	%rd162, %r35;
st.shared.f64 [%rd80], %fd13;
cvt.u64.u32	%rd166, %r100;
st.shared.f64 [%rd78], %fd14;
add.s64 %rd170, %rd45, %rd79;
ld.shared.u64 %rd171, [%rd170];
add.s64 %rd172, %rd45, %rd76;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd172], %rd171;
add.s64 %rd175, %rd46, %rd162;
ld.shared.u8 %rs26, [%rd175];
add.s64 %rd176, %rd46, %rd166;
ld.shared.u8 %rs27, [%rd176];
st.shared.u8 [%rd175], %rs27;
st.shared.u8 [%rd176], %rs26;

BB22_44:
bar.sync 0;
ld.shared.f64 %fd15, [%rd58+8];
ld.shared.f64 %fd16, [%rd58];
setp.leu.f64	%p37, %fd16, %fd15;
@%p37 bra BB22_46;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd46, %rd180;
ld.shared.u8 %rs28, [%rd182];
mov.u32 %r384, 1;
setp.ne.s16	%p38, %rs28, 0;
@%p38 bra BB22_47;

BB22_46:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd46, %rd183;
ld.shared.u8 %rs29, [%rd185+1];
setp.eq.s16	%p39, %rs29, 0;
selp.u32	%r384, 1, 0, %p39;

BB22_47:
bfe.u32 %r181, %r28, 2, 1;
setp.ne.s32	%p40, %r384, %r181;
@%p40 bra BB22_49;

cvt.u64.u32	%rd186, %r30;
st.shared.f64 [%rd58], %fd15;
st.shared.f64 [%rd58+8], %fd16;
add.s64 %rd191, %rd45, %rd56;
ld.shared.u64 %rd192, [%rd191];
ld.shared.u64 %rd193, [%rd191+8];
st.shared.u64 [%rd191], %rd193;
st.shared.u64 [%rd191+8], %rd192;
add.s64 %rd195, %rd46, %rd186;
ld.shared.u8 %rs30, [%rd195];
ld.shared.u8 %rs31, [%rd195+1];
st.shared.u8 [%rd195], %rs31;
st.shared.u8 [%rd195+1], %rs30;

BB22_49:
bar.sync 0;
and.b32 %r184, %r28, 7;
sub.s32 %r49, %r30, %r184;
add.s32 %r186, %r49, 8;
mul.wide.u32 %rd196, %r186, 8;
add.s64 %rd198, %rd44, %rd196;
mul.wide.u32 %rd199, %r49, 8;
add.s64 %rd200, %rd44, %rd199;
ld.shared.f64 %fd17, [%rd198];
ld.shared.f64 %fd18, [%rd200];
setp.leu.f64	%p41, %fd18, %fd17;
@%p41 bra BB22_51;

cvt.u64.u32	%rd201, %r49;
add.s64 %rd203, %rd46, %rd201;
ld.shared.u8 %rs32, [%rd203];
mov.u32 %r385, 1;
setp.ne.s16	%p42, %rs32, 0;
@%p42 bra BB22_52;

BB22_51:
cvt.u64.u32	%rd204, %r186;
add.s64 %rd206, %rd46, %rd204;
ld.shared.u8 %rs33, [%rd206];
setp.eq.s16	%p43, %rs33, 0;
selp.u32	%r385, 1, 0, %p43;

BB22_52:
bfe.u32 %r198, %r28, 3, 1;
setp.ne.s32	%p44, %r385, %r198;
@%p44 bra BB22_54;

mul.wide.u32 %rd454, %r49, 8;
add.s64 %rd209, %rd45, %rd454;
add.s64 %rd211, %rd45, %rd196;
cvt.u64.u32	%rd212, %r49;
st.shared.f64 [%rd200], %fd17;
cvt.u64.u32	%rd216, %r186;
st.shared.f64 [%rd198], %fd18;
ld.shared.u64 %rd219, [%rd209];
ld.shared.u64 %rd220, [%rd211];
st.shared.u64 [%rd209], %rd220;
st.shared.u64 [%rd211], %rd219;
add.s64 %rd222, %rd46, %rd212;
ld.shared.u8 %rs34, [%rd222];
add.s64 %rd223, %rd46, %rd216;
ld.shared.u8 %rs35, [%rd223];
st.shared.u8 [%rd222], %rs35;
st.shared.u8 [%rd223], %rs34;

BB22_54:
bar.sync 0;
ld.shared.f64 %fd19, [%rd125];
ld.shared.f64 %fd20, [%rd127];
setp.leu.f64	%p45, %fd20, %fd19;
@%p45 bra BB22_56;

cvt.u64.u32	%rd229, %r41;
add.s64 %rd231, %rd46, %rd229;
ld.shared.u8 %rs36, [%rd231];
mov.u32 %r386, 1;
setp.ne.s16	%p46, %rs36, 0;
@%p46 bra BB22_57;

BB22_56:
cvt.u64.u32	%rd232, %r132;
add.s64 %rd234, %rd46, %rd232;
ld.shared.u8 %rs37, [%rd234];
setp.eq.s16	%p47, %rs37, 0;
selp.u32	%r386, 1, 0, %p47;

BB22_57:
bfe.u32 %r221, %r28, 3, 1;
setp.ne.s32	%p48, %r386, %r221;
@%p48 bra BB22_59;

mul.wide.u32 %rd453, %r41, 8;
cvt.u64.u32	%rd235, %r41;
st.shared.f64 [%rd127], %fd19;
cvt.u64.u32	%rd239, %r132;
st.shared.f64 [%rd125], %fd20;
add.s64 %rd243, %rd45, %rd453;
ld.shared.u64 %rd244, [%rd243];
add.s64 %rd245, %rd45, %rd123;
ld.shared.u64 %rd246, [%rd245];
st.shared.u64 [%rd243], %rd246;
st.shared.u64 [%rd245], %rd244;
add.s64 %rd248, %rd46, %rd235;
ld.shared.u8 %rs38, [%rd248];
add.s64 %rd249, %rd46, %rd239;
ld.shared.u8 %rs39, [%rd249];
st.shared.u8 [%rd248], %rs39;
st.shared.u8 [%rd249], %rs38;

BB22_59:
bar.sync 0;
ld.shared.f64 %fd21, [%rd78];
ld.shared.f64 %fd22, [%rd80];
setp.leu.f64	%p49, %fd22, %fd21;
@%p49 bra BB22_61;

cvt.u64.u32	%rd255, %r35;
add.s64 %rd257, %rd46, %rd255;
ld.shared.u8 %rs40, [%rd257];
mov.u32 %r387, 1;
setp.ne.s16	%p50, %rs40, 0;
@%p50 bra BB22_62;

BB22_61:
cvt.u64.u32	%rd258, %r100;
add.s64 %rd260, %rd46, %rd258;
ld.shared.u8 %rs41, [%rd260];
setp.eq.s16	%p51, %rs41, 0;
selp.u32	%r387, 1, 0, %p51;

BB22_62:
bfe.u32 %r243, %r28, 3, 1;
setp.ne.s32	%p52, %r387, %r243;
@%p52 bra BB22_64;

mul.wide.u32 %rd452, %r35, 8;
cvt.u64.u32	%rd261, %r35;
st.shared.f64 [%rd80], %fd21;
cvt.u64.u32	%rd265, %r100;
st.shared.f64 [%rd78], %fd22;
add.s64 %rd269, %rd45, %rd452;
ld.shared.u64 %rd270, [%rd269];
add.s64 %rd271, %rd45, %rd76;
ld.shared.u64 %rd272, [%rd271];
st.shared.u64 [%rd269], %rd272;
st.shared.u64 [%rd271], %rd270;
add.s64 %rd274, %rd46, %rd261;
ld.shared.u8 %rs42, [%rd274];
add.s64 %rd275, %rd46, %rd265;
ld.shared.u8 %rs43, [%rd275];
st.shared.u8 [%rd274], %rs43;
st.shared.u8 [%rd275], %rs42;

BB22_64:
bar.sync 0;
ld.shared.f64 %fd23, [%rd58+8];
ld.shared.f64 %fd24, [%rd58];
setp.leu.f64	%p53, %fd24, %fd23;
@%p53 bra BB22_66;

cvt.u64.u32	%rd279, %r30;
add.s64 %rd281, %rd46, %rd279;
ld.shared.u8 %rs44, [%rd281];
mov.u32 %r388, 1;
setp.ne.s16	%p54, %rs44, 0;
@%p54 bra BB22_67;

BB22_66:
cvt.u64.u32	%rd282, %r30;
add.s64 %rd284, %rd46, %rd282;
ld.shared.u8 %rs45, [%rd284+1];
setp.eq.s16	%p55, %rs45, 0;
selp.u32	%r388, 1, 0, %p55;

BB22_67:
bfe.u32 %r257, %r28, 3, 1;
setp.ne.s32	%p56, %r388, %r257;
@%p56 bra BB22_69;

cvt.u64.u32	%rd285, %r30;
st.shared.f64 [%rd58], %fd23;
st.shared.f64 [%rd58+8], %fd24;
add.s64 %rd290, %rd45, %rd56;
ld.shared.u64 %rd291, [%rd290];
ld.shared.u64 %rd292, [%rd290+8];
st.shared.u64 [%rd290], %rd292;
st.shared.u64 [%rd290+8], %rd291;
add.s64 %rd294, %rd46, %rd285;
ld.shared.u8 %rs46, [%rd294];
ld.shared.u8 %rs47, [%rd294+1];
st.shared.u8 [%rd294], %rs47;
st.shared.u8 [%rd294+1], %rs46;

BB22_69:
bar.sync 0;
and.b32 %r260, %r28, 15;
sub.s32 %r261, %r30, %r260;
add.s32 %r262, %r261, 16;
mul.wide.u32 %rd295, %r262, 8;
add.s64 %rd297, %rd44, %rd295;
mul.wide.u32 %rd298, %r261, 8;
add.s64 %rd299, %rd44, %rd298;
ld.shared.f64 %fd25, [%rd297];
ld.shared.f64 %fd26, [%rd299];
setp.leu.f64	%p57, %fd26, %fd25;
@%p57 bra BB22_71;

cvt.u64.u32	%rd300, %r261;
add.s64 %rd302, %rd46, %rd300;
ld.shared.u8 %rs48, [%rd302];
setp.ne.s16	%p58, %rs48, 0;
@%p58 bra BB22_73;

BB22_71:
cvt.u64.u32	%rd303, %r262;
add.s64 %rd305, %rd46, %rd303;
ld.shared.u8 %rs1, [%rd305];
setp.eq.s16	%p59, %rs1, 0;
@%p59 bra BB22_73;

mul.wide.u32 %rd447, %r262, 8;
mul.wide.u32 %rd446, %r261, 8;
cvt.u64.u32	%rd306, %r261;
st.shared.f64 [%rd299], %fd25;
st.shared.f64 [%rd297], %fd26;
add.s64 %rd314, %rd45, %rd446;
ld.shared.u64 %rd315, [%rd314];
add.s64 %rd316, %rd45, %rd447;
ld.shared.u64 %rd317, [%rd316];
st.shared.u64 [%rd314], %rd317;
st.shared.u64 [%rd316], %rd315;
add.s64 %rd319, %rd46, %rd306;
ld.shared.u8 %rs49, [%rd319];
st.shared.u8 [%rd319], %rs1;
st.shared.u8 [%rd305], %rs49;

BB22_73:
bar.sync 0;
ld.shared.f64 %fd27, [%rd198];
ld.shared.f64 %fd28, [%rd200];
setp.leu.f64	%p60, %fd28, %fd27;
@%p60 bra BB22_75;

cvt.u64.u32	%rd326, %r49;
add.s64 %rd328, %rd46, %rd326;
ld.shared.u8 %rs50, [%rd328];
setp.ne.s16	%p61, %rs50, 0;
@%p61 bra BB22_77;

BB22_75:
add.s32 %r352, %r49, 8;
cvt.u64.u32	%rd329, %r352;
add.s64 %rd331, %rd46, %rd329;
ld.shared.u8 %rs2, [%rd331];
setp.eq.s16	%p62, %rs2, 0;
@%p62 bra BB22_77;

mul.wide.u32 %rd448, %r49, 8;
cvt.u64.u32	%rd332, %r49;
st.shared.f64 [%rd200], %fd27;
st.shared.f64 [%rd198], %fd28;
add.s64 %rd340, %rd45, %rd448;
ld.shared.u64 %rd341, [%rd340];
add.s64 %rd342, %rd45, %rd196;
ld.shared.u64 %rd343, [%rd342];
st.shared.u64 [%rd340], %rd343;
st.shared.u64 [%rd342], %rd341;
add.s64 %rd345, %rd46, %rd332;
ld.shared.u8 %rs51, [%rd345];
st.shared.u8 [%rd345], %rs2;
st.shared.u8 [%rd331], %rs51;

BB22_77:
bar.sync 0;
ld.shared.f64 %fd29, [%rd125];
ld.shared.f64 %fd30, [%rd127];
setp.leu.f64	%p63, %fd30, %fd29;
@%p63 bra BB22_79;

cvt.u64.u32	%rd352, %r41;
add.s64 %rd354, %rd46, %rd352;
ld.shared.u8 %rs52, [%rd354];
setp.ne.s16	%p64, %rs52, 0;
@%p64 bra BB22_81;

BB22_79:
add.s32 %r353, %r41, 4;
cvt.u64.u32	%rd355, %r353;
add.s64 %rd357, %rd46, %rd355;
ld.shared.u8 %rs3, [%rd357];
setp.eq.s16	%p65, %rs3, 0;
@%p65 bra BB22_81;

mul.wide.u32 %rd449, %r41, 8;
cvt.u64.u32	%rd358, %r41;
st.shared.f64 [%rd127], %fd29;
st.shared.f64 [%rd125], %fd30;
add.s64 %rd366, %rd45, %rd449;
ld.shared.u64 %rd367, [%rd366];
add.s64 %rd368, %rd45, %rd123;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd366], %rd369;
st.shared.u64 [%rd368], %rd367;
add.s64 %rd371, %rd46, %rd358;
ld.shared.u8 %rs53, [%rd371];
st.shared.u8 [%rd371], %rs3;
st.shared.u8 [%rd357], %rs53;

BB22_81:
bar.sync 0;
ld.shared.f64 %fd31, [%rd78];
ld.shared.f64 %fd32, [%rd80];
setp.leu.f64	%p66, %fd32, %fd31;
@%p66 bra BB22_83;

cvt.u64.u32	%rd378, %r35;
add.s64 %rd380, %rd46, %rd378;
ld.shared.u8 %rs54, [%rd380];
setp.ne.s16	%p67, %rs54, 0;
@%p67 bra BB22_85;

BB22_83:
add.s32 %r354, %r35, 2;
cvt.u64.u32	%rd381, %r354;
add.s64 %rd383, %rd46, %rd381;
ld.shared.u8 %rs4, [%rd383];
setp.eq.s16	%p68, %rs4, 0;
@%p68 bra BB22_85;

add.s32 %r355, %r35, 2;
mul.wide.u32 %rd451, %r355, 8;
mul.wide.u32 %rd450, %r35, 8;
cvt.u64.u32	%rd384, %r35;
st.shared.f64 [%rd80], %fd31;
st.shared.f64 [%rd78], %fd32;
add.s64 %rd392, %rd45, %rd450;
ld.shared.u64 %rd393, [%rd392];
add.s64 %rd394, %rd45, %rd451;
ld.shared.u64 %rd395, [%rd394];
st.shared.u64 [%rd392], %rd395;
st.shared.u64 [%rd394], %rd393;
add.s64 %rd397, %rd46, %rd384;
ld.shared.u8 %rs55, [%rd397];
st.shared.u8 [%rd397], %rs4;
st.shared.u8 [%rd383], %rs55;

BB22_85:
bar.sync 0;
ld.shared.f64 %fd33, [%rd58+8];
ld.shared.f64 %fd34, [%rd58];
setp.leu.f64	%p69, %fd34, %fd33;
@%p69 bra BB22_87;

cvt.u64.u32	%rd402, %r30;
add.s64 %rd404, %rd46, %rd402;
ld.shared.u8 %rs56, [%rd404];
setp.ne.s16	%p70, %rs56, 0;
@%p70 bra BB22_89;

BB22_87:
cvt.u64.u32	%rd405, %r30;
add.s64 %rd407, %rd46, %rd405;
ld.shared.u8 %rs5, [%rd407+1];
setp.eq.s16	%p71, %rs5, 0;
@%p71 bra BB22_89;

st.shared.f64 [%rd58], %fd33;
st.shared.f64 [%rd58+8], %fd34;
add.s64 %rd413, %rd45, %rd56;
ld.shared.u64 %rd414, [%rd413];
ld.shared.u64 %rd415, [%rd413+8];
st.shared.u64 [%rd413], %rd415;
st.shared.u64 [%rd413+8], %rd414;
ld.shared.u8 %rs57, [%rd407];
st.shared.u8 [%rd407], %rs5;
st.shared.u8 [%rd407+1], %rs57;

BB22_89:
bar.sync 0;
@!%p1 bra BB22_91;
bra.uni BB22_90;

BB22_90:
ld.param.u32 %r357, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd37, [%rd16];
ld.local.u64 %rd421, [%rd2];
cvta.to.global.u64 %rd422, %rd421;
mad.lo.s32 %r344, %r28, %r357, %r16;
mul.wide.u32 %rd423, %r344, 8;
add.s64 %rd424, %rd422, %rd423;
st.global.f64 [%rd424], %fd37;
ld.shared.u64 %rd427, [%rd17];
ld.local.u64 %rd428, [%rd3];
cvta.to.global.u64 %rd429, %rd428;
mad.lo.s32 %r345, %r28, %r63, %r27;
mul.wide.u32 %rd430, %r345, 8;
add.s64 %rd431, %rd429, %rd430;
st.global.u64 [%rd431], %rd427;

BB22_91:
@%p15 bra BB22_93;

add.s32 %r358, %r28, 16;
ld.param.u32 %r356, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd38, [%rd16+128];
ld.local.u64 %rd435, [%rd2];
cvta.to.global.u64 %rd436, %rd435;
mad.lo.s32 %r350, %r358, %r356, %r16;
mul.wide.u32 %rd437, %r350, 8;
add.s64 %rd438, %rd436, %rd437;
st.global.f64 [%rd438], %fd38;
ld.shared.u64 %rd441, [%rd17+128];
ld.local.u64 %rd442, [%rd3];
cvta.to.global.u64 %rd443, %rd442;
mad.lo.s32 %r351, %r358, %r63, %r27;
mul.wide.u32 %rd444, %r351, 8;
add.s64 %rd445, %rd443, %rd444;
st.global.u64 [%rd445], %rd441;

BB22_93:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot23[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<73>;
.reg .b16 %rs<58>;
.reg .b32 %r<389>;
.reg .f64 %fd<41>;
.reg .b64 %rd<460>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd459, __local_depot23;
cvta.local.u64 %SP, %rd459;
ld.param.u32 %r60, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r61, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r62, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r63, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r359, 0;
mov.pred %p4, 0;
@%p4 bra BB23_2;

BB23_1:
mul.wide.s32 %rd23, %r359, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r359, %r359, 1;
setp.lt.u32	%p5, %r359, 27;
@%p5 bra BB23_1;

BB23_2:
mov.u32 %r360, 0;
@%p4 bra BB23_4;

BB23_3:
mul.wide.s32 %rd27, %r360, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r360, %r360, 1;
setp.lt.u32	%p7, %r360, 27;
@%p7 bra BB23_3;

BB23_4:
mov.u32 %r66, %nctaid.y;
mov.u32 %r67, %ctaid.z;
mov.u32 %r68, %ctaid.y;
mad.lo.s32 %r69, %r66, %r67, %r68;
mov.u32 %r70, %nctaid.x;
mov.u32 %r71, %ctaid.x;
mad.lo.s32 %r5, %r69, %r70, %r71;
setp.ge.u32	%p8, %r5, %r60;
@%p8 bra BB23_93;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r361, %r6, -1;
mov.u32 %r72, 0;
setp.lt.s32	%p9, %r361, 1;
mov.u32 %r370, %r5;
mov.u32 %r377, %r72;
@%p9 bra BB23_8;

mul.wide.s32 %rd31, %r6, 4;
add.s64 %rd455, %rd2, %rd31;
mov.u32 %r378, 0;
mov.u32 %r371, %r5;

BB23_7:
ld.local.u32 %r74, [%rd455+4];
rem.u32 %r75, %r371, %r74;
ld.local.u32 %r76, [%rd455+104];
mad.lo.s32 %r378, %r76, %r75, %r378;
div.u32 %r371, %r371, %r74;
add.s64 %rd455, %rd455, -4;
add.s32 %r361, %r361, -1;
setp.gt.s32	%p10, %r361, 0;
mov.u32 %r366, %r371;
mov.u32 %r370, %r366;
mov.u32 %r372, %r378;
mov.u32 %r377, %r372;
@%p10 bra BB23_7;

BB23_8:
mov.u32 %r15, %r377;
mov.u32 %r14, %r370;
ld.local.u32 %r78, [%rd2+108];
mad.lo.s32 %r16, %r78, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r362, %r17, -1;
setp.lt.s32	%p11, %r362, 1;
mov.u32 %r368, %r5;
mov.u32 %r375, %r72;
@%p11 bra BB23_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd456, %rd3, %rd32;
mov.u32 %r376, 0;
mov.u32 %r369, %r5;

BB23_10:
ld.local.u32 %r80, [%rd456+4];
rem.u32 %r81, %r369, %r80;
ld.local.u32 %r82, [%rd456+104];
mad.lo.s32 %r376, %r82, %r81, %r376;
div.u32 %r369, %r369, %r80;
add.s64 %rd456, %rd456, -4;
add.s32 %r362, %r362, -1;
setp.gt.s32	%p12, %r362, 0;
mov.u32 %r368, %r369;
mov.u32 %r375, %r376;
@%p12 bra BB23_10;

BB23_11:
ld.local.u32 %r83, [%rd3+108];
mad.lo.s32 %r27, %r83, %r368, %r375;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 16;
setp.lt.u32	%p1, %r28, %r61;
mov.f64 %fd39, 0d0000000000000000;
setp.ge.u32	%p13, %r28, %r61;
@%p13 bra BB23_13;

ld.local.u64 %rd33, [%rd2];
cvta.to.global.u64 %rd34, %rd33;
mad.lo.s32 %r84, %r28, %r62, %r16;
mul.wide.u32 %rd35, %r84, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd39, [%rd36];

BB23_13:
mov.u64 %rd457, 0;
@%p13 bra BB23_15;

ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd39, %rd38;
mad.lo.s32 %r85, %r28, %r63, %r27;
mul.wide.u32 %rd40, %r85, 8;
add.s64 %rd41, %rd39, %rd40;
ld.global.u64 %rd457, [%rd41];

BB23_15:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd42, %r28;
mul.wide.s32 %rd43, %r28, 8;
mov.u64 %rd44, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd16, %rd44, %rd43;
st.shared.f64 [%rd16], %fd39;
mov.u64 %rd45, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd17, %rd45, %rd43;
st.shared.u64 [%rd17], %rd457;
mov.u64 %rd46, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd18, %rd46, %rd42;
st.shared.u8 [%rd18], %rs6;
setp.lt.u32	%p2, %r29, %r61;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.u32	%p15, %r29, %r61;
@%p15 bra BB23_17;

ld.local.u64 %rd47, [%rd2];
cvta.to.global.u64 %rd48, %rd47;
mad.lo.s32 %r86, %r29, %r62, %r16;
mul.wide.u32 %rd49, %r86, 8;
add.s64 %rd50, %rd48, %rd49;
ld.global.f64 %fd40, [%rd50];

BB23_17:
mov.u64 %rd458, 0;
@%p15 bra BB23_19;

ld.local.u64 %rd52, [%rd3];
cvta.to.global.u64 %rd53, %rd52;
mad.lo.s32 %r87, %r29, %r63, %r27;
mul.wide.u32 %rd54, %r87, 8;
add.s64 %rd55, %rd53, %rd54;
ld.global.u64 %rd458, [%rd55];

BB23_19:
selp.u16	%rs7, 1, 0, %p2;
st.shared.f64 [%rd16+128], %fd40;
st.shared.u64 [%rd17+128], %rd458;
st.shared.u8 [%rd18+16], %rs7;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd56, %r30, 8;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f64 %fd5, [%rd58+8];
ld.shared.f64 %fd6, [%rd58];
setp.geu.f64	%p17, %fd6, %fd5;
@%p17 bra BB23_21;

cvt.u64.u32	%rd59, %r30;
add.s64 %rd61, %rd46, %rd59;
ld.shared.u8 %rs8, [%rd61];
mov.u32 %r379, 1;
setp.ne.s16	%p18, %rs8, 0;
@%p18 bra BB23_22;

BB23_21:
cvt.u64.u32	%rd62, %r30;
add.s64 %rd64, %rd46, %rd62;
ld.shared.u8 %rs9, [%rd64+1];
setp.eq.s16	%p19, %rs9, 0;
selp.u32	%r379, 1, 0, %p19;

BB23_22:
and.b32 %r94, %r28, 1;
setp.ne.s32	%p20, %r379, %r94;
@%p20 bra BB23_24;

add.s64 %rd67, %rd45, %rd56;
cvt.u64.u32	%rd68, %r30;
st.shared.f64 [%rd58], %fd5;
st.shared.f64 [%rd58+8], %fd6;
ld.shared.u64 %rd72, [%rd67];
ld.shared.u64 %rd73, [%rd67+8];
st.shared.u64 [%rd67], %rd73;
st.shared.u64 [%rd67+8], %rd72;
add.s64 %rd75, %rd46, %rd68;
ld.shared.u8 %rs10, [%rd75];
ld.shared.u8 %rs11, [%rd75+1];
st.shared.u8 [%rd75], %rs11;
st.shared.u8 [%rd75+1], %rs10;

BB23_24:
bar.sync 0;
sub.s32 %r35, %r30, %r94;
add.s32 %r100, %r35, 2;
mul.wide.u32 %rd76, %r100, 8;
add.s64 %rd78, %rd44, %rd76;
mul.wide.u32 %rd79, %r35, 8;
add.s64 %rd80, %rd44, %rd79;
ld.shared.f64 %fd7, [%rd78];
ld.shared.f64 %fd8, [%rd80];
setp.geu.f64	%p21, %fd8, %fd7;
@%p21 bra BB23_26;

cvt.u64.u32	%rd81, %r35;
add.s64 %rd83, %rd46, %rd81;
ld.shared.u8 %rs12, [%rd83];
mov.u32 %r380, 1;
setp.ne.s16	%p22, %rs12, 0;
@%p22 bra BB23_27;

BB23_26:
cvt.u64.u32	%rd84, %r100;
add.s64 %rd86, %rd46, %rd84;
ld.shared.u8 %rs13, [%rd86];
setp.eq.s16	%p23, %rs13, 0;
selp.u32	%r380, 1, 0, %p23;

BB23_27:
bfe.u32 %r112, %r28, 1, 1;
setp.ne.s32	%p24, %r380, %r112;
@%p24 bra BB23_29;

add.s64 %rd89, %rd45, %rd79;
add.s64 %rd91, %rd45, %rd76;
cvt.u64.u32	%rd92, %r35;
st.shared.f64 [%rd80], %fd7;
cvt.u64.u32	%rd96, %r100;
st.shared.f64 [%rd78], %fd8;
ld.shared.u64 %rd99, [%rd89];
ld.shared.u64 %rd100, [%rd91];
st.shared.u64 [%rd89], %rd100;
st.shared.u64 [%rd91], %rd99;
add.s64 %rd102, %rd46, %rd92;
ld.shared.u8 %rs14, [%rd102];
add.s64 %rd103, %rd46, %rd96;
ld.shared.u8 %rs15, [%rd103];
st.shared.u8 [%rd102], %rs15;
st.shared.u8 [%rd103], %rs14;

BB23_29:
bar.sync 0;
ld.shared.f64 %fd9, [%rd58+8];
ld.shared.f64 %fd10, [%rd58];
setp.geu.f64	%p25, %fd10, %fd9;
@%p25 bra BB23_31;

cvt.u64.u32	%rd107, %r30;
add.s64 %rd109, %rd46, %rd107;
ld.shared.u8 %rs16, [%rd109];
mov.u32 %r381, 1;
setp.ne.s16	%p26, %rs16, 0;
@%p26 bra BB23_32;

BB23_31:
cvt.u64.u32	%rd110, %r30;
add.s64 %rd112, %rd46, %rd110;
ld.shared.u8 %rs17, [%rd112+1];
setp.eq.s16	%p27, %rs17, 0;
selp.u32	%r381, 1, 0, %p27;

BB23_32:
bfe.u32 %r127, %r28, 1, 1;
setp.ne.s32	%p28, %r381, %r127;
@%p28 bra BB23_34;

cvt.u64.u32	%rd113, %r30;
st.shared.f64 [%rd58], %fd9;
st.shared.f64 [%rd58+8], %fd10;
add.s64 %rd118, %rd45, %rd56;
ld.shared.u64 %rd119, [%rd118];
ld.shared.u64 %rd120, [%rd118+8];
st.shared.u64 [%rd118], %rd120;
st.shared.u64 [%rd118+8], %rd119;
add.s64 %rd122, %rd46, %rd113;
ld.shared.u8 %rs18, [%rd122];
ld.shared.u8 %rs19, [%rd122+1];
st.shared.u8 [%rd122], %rs19;
st.shared.u8 [%rd122+1], %rs18;

BB23_34:
bar.sync 0;
and.b32 %r130, %r28, 3;
sub.s32 %r41, %r30, %r130;
add.s32 %r132, %r41, 4;
mul.wide.u32 %rd123, %r132, 8;
add.s64 %rd125, %rd44, %rd123;
mul.wide.u32 %rd126, %r41, 8;
add.s64 %rd127, %rd44, %rd126;
ld.shared.f64 %fd11, [%rd125];
ld.shared.f64 %fd12, [%rd127];
setp.geu.f64	%p29, %fd12, %fd11;
@%p29 bra BB23_36;

cvt.u64.u32	%rd128, %r41;
add.s64 %rd130, %rd46, %rd128;
ld.shared.u8 %rs20, [%rd130];
mov.u32 %r382, 1;
setp.ne.s16	%p30, %rs20, 0;
@%p30 bra BB23_37;

BB23_36:
cvt.u64.u32	%rd131, %r132;
add.s64 %rd133, %rd46, %rd131;
ld.shared.u8 %rs21, [%rd133];
setp.eq.s16	%p31, %rs21, 0;
selp.u32	%r382, 1, 0, %p31;

BB23_37:
bfe.u32 %r144, %r28, 2, 1;
setp.ne.s32	%p32, %r382, %r144;
@%p32 bra BB23_39;

add.s64 %rd136, %rd45, %rd126;
add.s64 %rd138, %rd45, %rd123;
cvt.u64.u32	%rd139, %r41;
st.shared.f64 [%rd127], %fd11;
cvt.u64.u32	%rd143, %r132;
st.shared.f64 [%rd125], %fd12;
ld.shared.u64 %rd146, [%rd136];
ld.shared.u64 %rd147, [%rd138];
st.shared.u64 [%rd136], %rd147;
st.shared.u64 [%rd138], %rd146;
add.s64 %rd149, %rd46, %rd139;
ld.shared.u8 %rs22, [%rd149];
add.s64 %rd150, %rd46, %rd143;
ld.shared.u8 %rs23, [%rd150];
st.shared.u8 [%rd149], %rs23;
st.shared.u8 [%rd150], %rs22;

BB23_39:
bar.sync 0;
ld.shared.f64 %fd13, [%rd78];
ld.shared.f64 %fd14, [%rd80];
setp.geu.f64	%p33, %fd14, %fd13;
@%p33 bra BB23_41;

cvt.u64.u32	%rd156, %r35;
add.s64 %rd158, %rd46, %rd156;
ld.shared.u8 %rs24, [%rd158];
mov.u32 %r383, 1;
setp.ne.s16	%p34, %rs24, 0;
@%p34 bra BB23_42;

BB23_41:
cvt.u64.u32	%rd159, %r100;
add.s64 %rd161, %rd46, %rd159;
ld.shared.u8 %rs25, [%rd161];
setp.eq.s16	%p35, %rs25, 0;
selp.u32	%r383, 1, 0, %p35;

BB23_42:
bfe.u32 %r167, %r28, 2, 1;
setp.ne.s32	%p36, %r383, %r167;
@%p36 bra BB23_44;

cvt.u64.u32	%rd162, %r35;
st.shared.f64 [%rd80], %fd13;
cvt.u64.u32	%rd166, %r100;
st.shared.f64 [%rd78], %fd14;
add.s64 %rd170, %rd45, %rd79;
ld.shared.u64 %rd171, [%rd170];
add.s64 %rd172, %rd45, %rd76;
ld.shared.u64 %rd173, [%rd172];
st.shared.u64 [%rd170], %rd173;
st.shared.u64 [%rd172], %rd171;
add.s64 %rd175, %rd46, %rd162;
ld.shared.u8 %rs26, [%rd175];
add.s64 %rd176, %rd46, %rd166;
ld.shared.u8 %rs27, [%rd176];
st.shared.u8 [%rd175], %rs27;
st.shared.u8 [%rd176], %rs26;

BB23_44:
bar.sync 0;
ld.shared.f64 %fd15, [%rd58+8];
ld.shared.f64 %fd16, [%rd58];
setp.geu.f64	%p37, %fd16, %fd15;
@%p37 bra BB23_46;

cvt.u64.u32	%rd180, %r30;
add.s64 %rd182, %rd46, %rd180;
ld.shared.u8 %rs28, [%rd182];
mov.u32 %r384, 1;
setp.ne.s16	%p38, %rs28, 0;
@%p38 bra BB23_47;

BB23_46:
cvt.u64.u32	%rd183, %r30;
add.s64 %rd185, %rd46, %rd183;
ld.shared.u8 %rs29, [%rd185+1];
setp.eq.s16	%p39, %rs29, 0;
selp.u32	%r384, 1, 0, %p39;

BB23_47:
bfe.u32 %r181, %r28, 2, 1;
setp.ne.s32	%p40, %r384, %r181;
@%p40 bra BB23_49;

cvt.u64.u32	%rd186, %r30;
st.shared.f64 [%rd58], %fd15;
st.shared.f64 [%rd58+8], %fd16;
add.s64 %rd191, %rd45, %rd56;
ld.shared.u64 %rd192, [%rd191];
ld.shared.u64 %rd193, [%rd191+8];
st.shared.u64 [%rd191], %rd193;
st.shared.u64 [%rd191+8], %rd192;
add.s64 %rd195, %rd46, %rd186;
ld.shared.u8 %rs30, [%rd195];
ld.shared.u8 %rs31, [%rd195+1];
st.shared.u8 [%rd195], %rs31;
st.shared.u8 [%rd195+1], %rs30;

BB23_49:
bar.sync 0;
and.b32 %r184, %r28, 7;
sub.s32 %r49, %r30, %r184;
add.s32 %r186, %r49, 8;
mul.wide.u32 %rd196, %r186, 8;
add.s64 %rd198, %rd44, %rd196;
mul.wide.u32 %rd199, %r49, 8;
add.s64 %rd200, %rd44, %rd199;
ld.shared.f64 %fd17, [%rd198];
ld.shared.f64 %fd18, [%rd200];
setp.geu.f64	%p41, %fd18, %fd17;
@%p41 bra BB23_51;

cvt.u64.u32	%rd201, %r49;
add.s64 %rd203, %rd46, %rd201;
ld.shared.u8 %rs32, [%rd203];
mov.u32 %r385, 1;
setp.ne.s16	%p42, %rs32, 0;
@%p42 bra BB23_52;

BB23_51:
cvt.u64.u32	%rd204, %r186;
add.s64 %rd206, %rd46, %rd204;
ld.shared.u8 %rs33, [%rd206];
setp.eq.s16	%p43, %rs33, 0;
selp.u32	%r385, 1, 0, %p43;

BB23_52:
bfe.u32 %r198, %r28, 3, 1;
setp.ne.s32	%p44, %r385, %r198;
@%p44 bra BB23_54;

mul.wide.u32 %rd454, %r49, 8;
add.s64 %rd209, %rd45, %rd454;
add.s64 %rd211, %rd45, %rd196;
cvt.u64.u32	%rd212, %r49;
st.shared.f64 [%rd200], %fd17;
cvt.u64.u32	%rd216, %r186;
st.shared.f64 [%rd198], %fd18;
ld.shared.u64 %rd219, [%rd209];
ld.shared.u64 %rd220, [%rd211];
st.shared.u64 [%rd209], %rd220;
st.shared.u64 [%rd211], %rd219;
add.s64 %rd222, %rd46, %rd212;
ld.shared.u8 %rs34, [%rd222];
add.s64 %rd223, %rd46, %rd216;
ld.shared.u8 %rs35, [%rd223];
st.shared.u8 [%rd222], %rs35;
st.shared.u8 [%rd223], %rs34;

BB23_54:
bar.sync 0;
ld.shared.f64 %fd19, [%rd125];
ld.shared.f64 %fd20, [%rd127];
setp.geu.f64	%p45, %fd20, %fd19;
@%p45 bra BB23_56;

cvt.u64.u32	%rd229, %r41;
add.s64 %rd231, %rd46, %rd229;
ld.shared.u8 %rs36, [%rd231];
mov.u32 %r386, 1;
setp.ne.s16	%p46, %rs36, 0;
@%p46 bra BB23_57;

BB23_56:
cvt.u64.u32	%rd232, %r132;
add.s64 %rd234, %rd46, %rd232;
ld.shared.u8 %rs37, [%rd234];
setp.eq.s16	%p47, %rs37, 0;
selp.u32	%r386, 1, 0, %p47;

BB23_57:
bfe.u32 %r221, %r28, 3, 1;
setp.ne.s32	%p48, %r386, %r221;
@%p48 bra BB23_59;

mul.wide.u32 %rd453, %r41, 8;
cvt.u64.u32	%rd235, %r41;
st.shared.f64 [%rd127], %fd19;
cvt.u64.u32	%rd239, %r132;
st.shared.f64 [%rd125], %fd20;
add.s64 %rd243, %rd45, %rd453;
ld.shared.u64 %rd244, [%rd243];
add.s64 %rd245, %rd45, %rd123;
ld.shared.u64 %rd246, [%rd245];
st.shared.u64 [%rd243], %rd246;
st.shared.u64 [%rd245], %rd244;
add.s64 %rd248, %rd46, %rd235;
ld.shared.u8 %rs38, [%rd248];
add.s64 %rd249, %rd46, %rd239;
ld.shared.u8 %rs39, [%rd249];
st.shared.u8 [%rd248], %rs39;
st.shared.u8 [%rd249], %rs38;

BB23_59:
bar.sync 0;
ld.shared.f64 %fd21, [%rd78];
ld.shared.f64 %fd22, [%rd80];
setp.geu.f64	%p49, %fd22, %fd21;
@%p49 bra BB23_61;

cvt.u64.u32	%rd255, %r35;
add.s64 %rd257, %rd46, %rd255;
ld.shared.u8 %rs40, [%rd257];
mov.u32 %r387, 1;
setp.ne.s16	%p50, %rs40, 0;
@%p50 bra BB23_62;

BB23_61:
cvt.u64.u32	%rd258, %r100;
add.s64 %rd260, %rd46, %rd258;
ld.shared.u8 %rs41, [%rd260];
setp.eq.s16	%p51, %rs41, 0;
selp.u32	%r387, 1, 0, %p51;

BB23_62:
bfe.u32 %r243, %r28, 3, 1;
setp.ne.s32	%p52, %r387, %r243;
@%p52 bra BB23_64;

mul.wide.u32 %rd452, %r35, 8;
cvt.u64.u32	%rd261, %r35;
st.shared.f64 [%rd80], %fd21;
cvt.u64.u32	%rd265, %r100;
st.shared.f64 [%rd78], %fd22;
add.s64 %rd269, %rd45, %rd452;
ld.shared.u64 %rd270, [%rd269];
add.s64 %rd271, %rd45, %rd76;
ld.shared.u64 %rd272, [%rd271];
st.shared.u64 [%rd269], %rd272;
st.shared.u64 [%rd271], %rd270;
add.s64 %rd274, %rd46, %rd261;
ld.shared.u8 %rs42, [%rd274];
add.s64 %rd275, %rd46, %rd265;
ld.shared.u8 %rs43, [%rd275];
st.shared.u8 [%rd274], %rs43;
st.shared.u8 [%rd275], %rs42;

BB23_64:
bar.sync 0;
ld.shared.f64 %fd23, [%rd58+8];
ld.shared.f64 %fd24, [%rd58];
setp.geu.f64	%p53, %fd24, %fd23;
@%p53 bra BB23_66;

cvt.u64.u32	%rd279, %r30;
add.s64 %rd281, %rd46, %rd279;
ld.shared.u8 %rs44, [%rd281];
mov.u32 %r388, 1;
setp.ne.s16	%p54, %rs44, 0;
@%p54 bra BB23_67;

BB23_66:
cvt.u64.u32	%rd282, %r30;
add.s64 %rd284, %rd46, %rd282;
ld.shared.u8 %rs45, [%rd284+1];
setp.eq.s16	%p55, %rs45, 0;
selp.u32	%r388, 1, 0, %p55;

BB23_67:
bfe.u32 %r257, %r28, 3, 1;
setp.ne.s32	%p56, %r388, %r257;
@%p56 bra BB23_69;

cvt.u64.u32	%rd285, %r30;
st.shared.f64 [%rd58], %fd23;
st.shared.f64 [%rd58+8], %fd24;
add.s64 %rd290, %rd45, %rd56;
ld.shared.u64 %rd291, [%rd290];
ld.shared.u64 %rd292, [%rd290+8];
st.shared.u64 [%rd290], %rd292;
st.shared.u64 [%rd290+8], %rd291;
add.s64 %rd294, %rd46, %rd285;
ld.shared.u8 %rs46, [%rd294];
ld.shared.u8 %rs47, [%rd294+1];
st.shared.u8 [%rd294], %rs47;
st.shared.u8 [%rd294+1], %rs46;

BB23_69:
bar.sync 0;
and.b32 %r260, %r28, 15;
sub.s32 %r261, %r30, %r260;
add.s32 %r262, %r261, 16;
mul.wide.u32 %rd295, %r262, 8;
add.s64 %rd297, %rd44, %rd295;
mul.wide.u32 %rd298, %r261, 8;
add.s64 %rd299, %rd44, %rd298;
ld.shared.f64 %fd25, [%rd297];
ld.shared.f64 %fd26, [%rd299];
setp.geu.f64	%p57, %fd26, %fd25;
@%p57 bra BB23_71;

cvt.u64.u32	%rd300, %r261;
add.s64 %rd302, %rd46, %rd300;
ld.shared.u8 %rs48, [%rd302];
setp.ne.s16	%p58, %rs48, 0;
@%p58 bra BB23_73;

BB23_71:
cvt.u64.u32	%rd303, %r262;
add.s64 %rd305, %rd46, %rd303;
ld.shared.u8 %rs1, [%rd305];
setp.eq.s16	%p59, %rs1, 0;
@%p59 bra BB23_73;

mul.wide.u32 %rd447, %r262, 8;
mul.wide.u32 %rd446, %r261, 8;
cvt.u64.u32	%rd306, %r261;
st.shared.f64 [%rd299], %fd25;
st.shared.f64 [%rd297], %fd26;
add.s64 %rd314, %rd45, %rd446;
ld.shared.u64 %rd315, [%rd314];
add.s64 %rd316, %rd45, %rd447;
ld.shared.u64 %rd317, [%rd316];
st.shared.u64 [%rd314], %rd317;
st.shared.u64 [%rd316], %rd315;
add.s64 %rd319, %rd46, %rd306;
ld.shared.u8 %rs49, [%rd319];
st.shared.u8 [%rd319], %rs1;
st.shared.u8 [%rd305], %rs49;

BB23_73:
bar.sync 0;
ld.shared.f64 %fd27, [%rd198];
ld.shared.f64 %fd28, [%rd200];
setp.geu.f64	%p60, %fd28, %fd27;
@%p60 bra BB23_75;

cvt.u64.u32	%rd326, %r49;
add.s64 %rd328, %rd46, %rd326;
ld.shared.u8 %rs50, [%rd328];
setp.ne.s16	%p61, %rs50, 0;
@%p61 bra BB23_77;

BB23_75:
add.s32 %r352, %r49, 8;
cvt.u64.u32	%rd329, %r352;
add.s64 %rd331, %rd46, %rd329;
ld.shared.u8 %rs2, [%rd331];
setp.eq.s16	%p62, %rs2, 0;
@%p62 bra BB23_77;

mul.wide.u32 %rd448, %r49, 8;
cvt.u64.u32	%rd332, %r49;
st.shared.f64 [%rd200], %fd27;
st.shared.f64 [%rd198], %fd28;
add.s64 %rd340, %rd45, %rd448;
ld.shared.u64 %rd341, [%rd340];
add.s64 %rd342, %rd45, %rd196;
ld.shared.u64 %rd343, [%rd342];
st.shared.u64 [%rd340], %rd343;
st.shared.u64 [%rd342], %rd341;
add.s64 %rd345, %rd46, %rd332;
ld.shared.u8 %rs51, [%rd345];
st.shared.u8 [%rd345], %rs2;
st.shared.u8 [%rd331], %rs51;

BB23_77:
bar.sync 0;
ld.shared.f64 %fd29, [%rd125];
ld.shared.f64 %fd30, [%rd127];
setp.geu.f64	%p63, %fd30, %fd29;
@%p63 bra BB23_79;

cvt.u64.u32	%rd352, %r41;
add.s64 %rd354, %rd46, %rd352;
ld.shared.u8 %rs52, [%rd354];
setp.ne.s16	%p64, %rs52, 0;
@%p64 bra BB23_81;

BB23_79:
add.s32 %r353, %r41, 4;
cvt.u64.u32	%rd355, %r353;
add.s64 %rd357, %rd46, %rd355;
ld.shared.u8 %rs3, [%rd357];
setp.eq.s16	%p65, %rs3, 0;
@%p65 bra BB23_81;

mul.wide.u32 %rd449, %r41, 8;
cvt.u64.u32	%rd358, %r41;
st.shared.f64 [%rd127], %fd29;
st.shared.f64 [%rd125], %fd30;
add.s64 %rd366, %rd45, %rd449;
ld.shared.u64 %rd367, [%rd366];
add.s64 %rd368, %rd45, %rd123;
ld.shared.u64 %rd369, [%rd368];
st.shared.u64 [%rd366], %rd369;
st.shared.u64 [%rd368], %rd367;
add.s64 %rd371, %rd46, %rd358;
ld.shared.u8 %rs53, [%rd371];
st.shared.u8 [%rd371], %rs3;
st.shared.u8 [%rd357], %rs53;

BB23_81:
bar.sync 0;
ld.shared.f64 %fd31, [%rd78];
ld.shared.f64 %fd32, [%rd80];
setp.geu.f64	%p66, %fd32, %fd31;
@%p66 bra BB23_83;

cvt.u64.u32	%rd378, %r35;
add.s64 %rd380, %rd46, %rd378;
ld.shared.u8 %rs54, [%rd380];
setp.ne.s16	%p67, %rs54, 0;
@%p67 bra BB23_85;

BB23_83:
add.s32 %r354, %r35, 2;
cvt.u64.u32	%rd381, %r354;
add.s64 %rd383, %rd46, %rd381;
ld.shared.u8 %rs4, [%rd383];
setp.eq.s16	%p68, %rs4, 0;
@%p68 bra BB23_85;

add.s32 %r355, %r35, 2;
mul.wide.u32 %rd451, %r355, 8;
mul.wide.u32 %rd450, %r35, 8;
cvt.u64.u32	%rd384, %r35;
st.shared.f64 [%rd80], %fd31;
st.shared.f64 [%rd78], %fd32;
add.s64 %rd392, %rd45, %rd450;
ld.shared.u64 %rd393, [%rd392];
add.s64 %rd394, %rd45, %rd451;
ld.shared.u64 %rd395, [%rd394];
st.shared.u64 [%rd392], %rd395;
st.shared.u64 [%rd394], %rd393;
add.s64 %rd397, %rd46, %rd384;
ld.shared.u8 %rs55, [%rd397];
st.shared.u8 [%rd397], %rs4;
st.shared.u8 [%rd383], %rs55;

BB23_85:
bar.sync 0;
ld.shared.f64 %fd33, [%rd58+8];
ld.shared.f64 %fd34, [%rd58];
setp.geu.f64	%p69, %fd34, %fd33;
@%p69 bra BB23_87;

cvt.u64.u32	%rd402, %r30;
add.s64 %rd404, %rd46, %rd402;
ld.shared.u8 %rs56, [%rd404];
setp.ne.s16	%p70, %rs56, 0;
@%p70 bra BB23_89;

BB23_87:
cvt.u64.u32	%rd405, %r30;
add.s64 %rd407, %rd46, %rd405;
ld.shared.u8 %rs5, [%rd407+1];
setp.eq.s16	%p71, %rs5, 0;
@%p71 bra BB23_89;

st.shared.f64 [%rd58], %fd33;
st.shared.f64 [%rd58+8], %fd34;
add.s64 %rd413, %rd45, %rd56;
ld.shared.u64 %rd414, [%rd413];
ld.shared.u64 %rd415, [%rd413+8];
st.shared.u64 [%rd413], %rd415;
st.shared.u64 [%rd413+8], %rd414;
ld.shared.u8 %rs57, [%rd407];
st.shared.u8 [%rd407], %rs5;
st.shared.u8 [%rd407+1], %rs57;

BB23_89:
bar.sync 0;
@!%p1 bra BB23_91;
bra.uni BB23_90;

BB23_90:
ld.param.u32 %r357, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd37, [%rd16];
ld.local.u64 %rd421, [%rd2];
cvta.to.global.u64 %rd422, %rd421;
mad.lo.s32 %r344, %r28, %r357, %r16;
mul.wide.u32 %rd423, %r344, 8;
add.s64 %rd424, %rd422, %rd423;
st.global.f64 [%rd424], %fd37;
ld.shared.u64 %rd427, [%rd17];
ld.local.u64 %rd428, [%rd3];
cvta.to.global.u64 %rd429, %rd428;
mad.lo.s32 %r345, %r28, %r63, %r27;
mul.wide.u32 %rd430, %r345, 8;
add.s64 %rd431, %rd429, %rd430;
st.global.u64 [%rd431], %rd427;

BB23_91:
@%p15 bra BB23_93;

add.s32 %r358, %r28, 16;
ld.param.u32 %r356, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.f64 %fd38, [%rd16+128];
ld.local.u64 %rd435, [%rd2];
cvta.to.global.u64 %rd436, %rd435;
mad.lo.s32 %r350, %r358, %r356, %r16;
mul.wide.u32 %rd437, %r350, 8;
add.s64 %rd438, %rd436, %rd437;
st.global.f64 [%rd438], %fd38;
ld.shared.u64 %rd441, [%rd17+128];
ld.local.u64 %rd442, [%rd3];
cvta.to.global.u64 %rd443, %rd442;
mad.lo.s32 %r351, %r358, %r63, %r27;
mul.wide.u32 %rd444, %r351, 8;
add.s64 %rd445, %rd443, %rd444;
st.global.u64 [%rd445], %rd441;

BB23_93:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot24[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<244>;
.reg .b16 %rs<224>;
.reg .b32 %r<1382>;
.reg .f64 %fd<127>;
.reg .b64 %rd<1710>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1709, __local_depot24;
cvta.local.u64 %SP, %rd1709;
ld.param.u64 %rd76, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd77, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd78, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd79, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd80, %SP, 0;
cvta.to.local.u64 %rd2, %rd80;
add.u64 %rd81, %SP, 416;
cvta.to.local.u64 %rd3, %rd81;
mov.u32 %r1330, 0;
mov.pred %p4, 0;
@%p4 bra BB24_2;

BB24_1:
mul.wide.s32 %rd82, %r1330, 8;
add.s64 %rd83, %rd4, %rd82;
ld.param.u64 %rd84, [%rd83];
add.s64 %rd85, %rd2, %rd82;
st.local.u64 [%rd85], %rd84;
add.s32 %r1330, %r1330, 1;
setp.lt.u32	%p5, %r1330, 52;
@%p5 bra BB24_1;

BB24_2:
mov.u32 %r1331, 0;
@%p4 bra BB24_4;

BB24_3:
mul.wide.s32 %rd86, %r1331, 8;
add.s64 %rd87, %rd1, %rd86;
ld.param.u64 %rd88, [%rd87];
add.s64 %rd89, %rd3, %rd86;
st.local.u64 [%rd89], %rd88;
add.s32 %r1331, %r1331, 1;
setp.lt.u32	%p7, %r1331, 52;
@%p7 bra BB24_3;

BB24_4:
mov.u32 %r132, %nctaid.y;
mov.u32 %r133, %ctaid.z;
mov.u32 %r134, %ctaid.y;
mad.lo.s32 %r135, %r132, %r133, %r134;
mov.u32 %r136, %nctaid.x;
mov.u32 %r137, %ctaid.x;
mad.lo.s32 %r138, %r135, %r136, %r137;
cvt.u64.u32	%rd8, %r138;
setp.ge.u64	%p8, %rd8, %rd76;
@%p8 bra BB24_310;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1332, %r5, -1;
mov.u64 %rd90, 0;
setp.lt.s32	%p9, %r1332, 1;
mov.u64 %rd1697, %rd8;
mov.u64 %rd1705, %rd90;
@%p9 bra BB24_11;

mul.wide.s32 %rd92, %r5, 8;
add.s64 %rd1683, %rd2, %rd92;
mov.u64 %rd1706, 0;
mov.u64 %rd1698, %rd8;

BB24_7:
ld.local.u64 %rd14, [%rd1683];
or.b64 %rd93, %rd1698, %rd14;
and.b64 %rd94, %rd93, -4294967296;
setp.eq.s64	%p10, %rd94, 0;
@%p10 bra BB24_9;
bra.uni BB24_8;

BB24_9:
cvt.u32.u64	%r139, %rd14;
cvt.u32.u64	%r140, %rd1698;
div.u32 %r141, %r140, %r139;
rem.u32 %r142, %r140, %r139;
cvt.u64.u32	%rd1699, %r141;
cvt.u64.u32	%rd1684, %r142;
bra.uni BB24_10;

BB24_8:
div.u64 %rd1699, %rd1698, %rd14;
rem.u64 %rd1684, %rd1698, %rd14;

BB24_10:
mov.u64 %rd1698, %rd1699;
ld.local.u64 %rd95, [%rd1683+200];
mul.lo.s64 %rd96, %rd95, %rd1684;
add.s64 %rd1706, %rd96, %rd1706;
add.s64 %rd1683, %rd1683, -8;
add.s32 %r1332, %r1332, -1;
setp.gt.s32	%p11, %r1332, 0;
mov.u64 %rd1691, %rd1698;
mov.u64 %rd1697, %rd1691;
mov.u64 %rd1700, %rd1706;
mov.u64 %rd1705, %rd1700;
@%p11 bra BB24_7;

BB24_11:
mov.u64 %rd24, %rd1705;
mov.u64 %rd23, %rd1697;
ld.local.u64 %rd98, [%rd2+208];
mul.lo.s64 %rd99, %rd98, %rd23;
add.s64 %rd25, %rd99, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1333, %r9, -1;
setp.lt.s32	%p12, %r1333, 1;
mov.u64 %rd1694, %rd8;
mov.u64 %rd1703, %rd90;
@%p12 bra BB24_17;

mul.wide.s32 %rd101, %r9, 8;
add.s64 %rd1685, %rd3, %rd101;
mov.u64 %rd1704, 0;
mov.u64 %rd1695, %rd8;

BB24_13:
ld.local.u64 %rd31, [%rd1685];
or.b64 %rd102, %rd1695, %rd31;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p13, %rd103, 0;
@%p13 bra BB24_15;
bra.uni BB24_14;

BB24_15:
cvt.u32.u64	%r143, %rd31;
cvt.u32.u64	%r144, %rd1695;
div.u32 %r145, %r144, %r143;
rem.u32 %r146, %r144, %r143;
cvt.u64.u32	%rd1696, %r145;
cvt.u64.u32	%rd1686, %r146;
bra.uni BB24_16;

BB24_14:
div.u64 %rd1696, %rd1695, %rd31;
rem.u64 %rd1686, %rd1695, %rd31;

BB24_16:
mov.u64 %rd1695, %rd1696;
ld.local.u64 %rd104, [%rd1685+200];
mul.lo.s64 %rd105, %rd104, %rd1686;
add.s64 %rd1704, %rd105, %rd1704;
add.s64 %rd1685, %rd1685, -8;
add.s32 %r1333, %r1333, -1;
setp.gt.s32	%p14, %r1333, 0;
mov.u64 %rd1694, %rd1695;
mov.u64 %rd1703, %rd1704;
@%p14 bra BB24_13;

BB24_17:
ld.local.u64 %rd106, [%rd3+208];
mul.lo.s64 %rd107, %rd106, %rd1694;
add.s64 %rd42, %rd107, %rd1703;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd77;
mov.f64 %fd125, 0d0000000000000000;
setp.ge.u64	%p15, %rd43, %rd77;
@%p15 bra BB24_19;

ld.local.u64 %rd108, [%rd2];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd43, %rd78;
add.s64 %rd111, %rd110, %rd25;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd113, %rd109, %rd112;
ld.global.f64 %fd125, [%rd113];

BB24_19:
mov.u64 %rd1707, 0;
@%p15 bra BB24_21;

ld.local.u64 %rd115, [%rd3];
cvta.to.global.u64 %rd116, %rd115;
mul.lo.s64 %rd117, %rd43, %rd79;
add.s64 %rd118, %rd117, %rd42;
shl.b64 %rd119, %rd118, 3;
add.s64 %rd120, %rd116, %rd119;
ld.global.u64 %rd1707, [%rd120];

BB24_21:
add.s32 %r147, %r13, 1024;
selp.u16	%rs12, 1, 0, %p1;
shl.b64 %rd121, %rd43, 3;
mov.u64 %rd122, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd122, %rd121;
st.shared.f64 [%rd46], %fd125;
mov.u64 %rd123, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd123, %rd121;
st.shared.u64 [%rd47], %rd1707;
mov.u64 %rd124, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd124, %rd43;
st.shared.u8 [%rd48], %rs12;
cvt.s64.s32	%rd49, %r147;
setp.lt.u64	%p2, %rd49, %rd77;
mov.f64 %fd126, 0d0000000000000000;
setp.ge.u64	%p17, %rd49, %rd77;
@%p17 bra BB24_23;

ld.local.u64 %rd125, [%rd2];
cvta.to.global.u64 %rd126, %rd125;
mul.lo.s64 %rd127, %rd49, %rd78;
add.s64 %rd128, %rd127, %rd25;
shl.b64 %rd129, %rd128, 3;
add.s64 %rd130, %rd126, %rd129;
ld.global.f64 %fd126, [%rd130];

BB24_23:
mov.u64 %rd1708, 0;
@%p17 bra BB24_25;

ld.local.u64 %rd132, [%rd3];
cvta.to.global.u64 %rd133, %rd132;
mul.lo.s64 %rd134, %rd49, %rd79;
add.s64 %rd135, %rd134, %rd42;
shl.b64 %rd136, %rd135, 3;
add.s64 %rd137, %rd133, %rd136;
ld.global.u64 %rd1708, [%rd137];

BB24_25:
selp.u16	%rs13, 1, 0, %p2;
st.shared.f64 [%rd46+8192], %fd126;
st.shared.u64 [%rd47+8192], %rd1708;
st.shared.u8 [%rd48+1024], %rs13;
bar.sync 0;
shl.b32 %r148, %r13, 1;
mul.wide.u32 %rd138, %r148, 8;
add.s64 %rd140, %rd122, %rd138;
ld.shared.f64 %fd5, [%rd140+8];
ld.shared.f64 %fd6, [%rd140];
setp.leu.f64	%p19, %fd6, %fd5;
@%p19 bra BB24_27;

cvt.u64.u32	%rd141, %r148;
add.s64 %rd143, %rd124, %rd141;
ld.shared.u8 %rs14, [%rd143];
mov.u32 %r1334, 1;
setp.ne.s16	%p20, %rs14, 0;
@%p20 bra BB24_28;

BB24_27:
cvt.u64.u32	%rd144, %r148;
add.s64 %rd146, %rd124, %rd144;
ld.shared.u8 %rs15, [%rd146+1];
setp.eq.s16	%p21, %rs15, 0;
selp.u32	%r1334, 1, 0, %p21;

BB24_28:
and.b32 %r154, %r13, 1;
setp.ne.s32	%p22, %r1334, %r154;
@%p22 bra BB24_30;

add.s64 %rd149, %rd123, %rd138;
cvt.u64.u32	%rd150, %r148;
st.shared.f64 [%rd140], %fd5;
st.shared.f64 [%rd140+8], %fd6;
ld.shared.u64 %rd154, [%rd149];
ld.shared.u64 %rd155, [%rd149+8];
st.shared.u64 [%rd149], %rd155;
st.shared.u64 [%rd149+8], %rd154;
add.s64 %rd157, %rd124, %rd150;
ld.shared.u8 %rs16, [%rd157];
ld.shared.u8 %rs17, [%rd157+1];
st.shared.u8 [%rd157], %rs17;
st.shared.u8 [%rd157+1], %rs16;

BB24_30:
bar.sync 0;
sub.s32 %r18, %r148, %r154;
add.s32 %r160, %r18, 2;
mul.wide.u32 %rd158, %r160, 8;
add.s64 %rd160, %rd122, %rd158;
mul.wide.u32 %rd161, %r18, 8;
add.s64 %rd162, %rd122, %rd161;
ld.shared.f64 %fd7, [%rd160];
ld.shared.f64 %fd8, [%rd162];
setp.leu.f64	%p23, %fd8, %fd7;
@%p23 bra BB24_32;

cvt.u64.u32	%rd163, %r18;
add.s64 %rd165, %rd124, %rd163;
ld.shared.u8 %rs18, [%rd165];
mov.u32 %r1335, 1;
setp.ne.s16	%p24, %rs18, 0;
@%p24 bra BB24_33;

BB24_32:
cvt.u64.u32	%rd166, %r160;
add.s64 %rd168, %rd124, %rd166;
ld.shared.u8 %rs19, [%rd168];
setp.eq.s16	%p25, %rs19, 0;
selp.u32	%r1335, 1, 0, %p25;

BB24_33:
bfe.u32 %r172, %r13, 1, 1;
setp.ne.s32	%p26, %r1335, %r172;
@%p26 bra BB24_35;

add.s64 %rd171, %rd123, %rd161;
add.s64 %rd173, %rd123, %rd158;
cvt.u64.u32	%rd174, %r18;
st.shared.f64 [%rd162], %fd7;
cvt.u64.u32	%rd178, %r160;
st.shared.f64 [%rd160], %fd8;
ld.shared.u64 %rd181, [%rd171];
ld.shared.u64 %rd182, [%rd173];
st.shared.u64 [%rd171], %rd182;
st.shared.u64 [%rd173], %rd181;
add.s64 %rd184, %rd124, %rd174;
ld.shared.u8 %rs20, [%rd184];
add.s64 %rd185, %rd124, %rd178;
ld.shared.u8 %rs21, [%rd185];
st.shared.u8 [%rd184], %rs21;
st.shared.u8 [%rd185], %rs20;

BB24_35:
bar.sync 0;
ld.shared.f64 %fd9, [%rd140+8];
ld.shared.f64 %fd10, [%rd140];
setp.leu.f64	%p27, %fd10, %fd9;
@%p27 bra BB24_37;

cvt.u64.u32	%rd189, %r148;
add.s64 %rd191, %rd124, %rd189;
ld.shared.u8 %rs22, [%rd191];
mov.u32 %r1336, 1;
setp.ne.s16	%p28, %rs22, 0;
@%p28 bra BB24_38;

BB24_37:
cvt.u64.u32	%rd192, %r148;
add.s64 %rd194, %rd124, %rd192;
ld.shared.u8 %rs23, [%rd194+1];
setp.eq.s16	%p29, %rs23, 0;
selp.u32	%r1336, 1, 0, %p29;

BB24_38:
bfe.u32 %r187, %r13, 1, 1;
setp.ne.s32	%p30, %r1336, %r187;
@%p30 bra BB24_40;

cvt.u64.u32	%rd195, %r148;
st.shared.f64 [%rd140], %fd9;
st.shared.f64 [%rd140+8], %fd10;
add.s64 %rd200, %rd123, %rd138;
ld.shared.u64 %rd201, [%rd200];
ld.shared.u64 %rd202, [%rd200+8];
st.shared.u64 [%rd200], %rd202;
st.shared.u64 [%rd200+8], %rd201;
add.s64 %rd204, %rd124, %rd195;
ld.shared.u8 %rs24, [%rd204];
ld.shared.u8 %rs25, [%rd204+1];
st.shared.u8 [%rd204], %rs25;
st.shared.u8 [%rd204+1], %rs24;

BB24_40:
bar.sync 0;
and.b32 %r190, %r13, 3;
sub.s32 %r24, %r148, %r190;
add.s32 %r192, %r24, 4;
mul.wide.u32 %rd205, %r192, 8;
add.s64 %rd207, %rd122, %rd205;
mul.wide.u32 %rd208, %r24, 8;
add.s64 %rd209, %rd122, %rd208;
ld.shared.f64 %fd11, [%rd207];
ld.shared.f64 %fd12, [%rd209];
setp.leu.f64	%p31, %fd12, %fd11;
@%p31 bra BB24_42;

cvt.u64.u32	%rd210, %r24;
add.s64 %rd212, %rd124, %rd210;
ld.shared.u8 %rs26, [%rd212];
mov.u32 %r1337, 1;
setp.ne.s16	%p32, %rs26, 0;
@%p32 bra BB24_43;

BB24_42:
cvt.u64.u32	%rd213, %r192;
add.s64 %rd215, %rd124, %rd213;
ld.shared.u8 %rs27, [%rd215];
setp.eq.s16	%p33, %rs27, 0;
selp.u32	%r1337, 1, 0, %p33;

BB24_43:
bfe.u32 %r204, %r13, 2, 1;
setp.ne.s32	%p34, %r1337, %r204;
@%p34 bra BB24_45;

add.s64 %rd218, %rd123, %rd208;
add.s64 %rd220, %rd123, %rd205;
cvt.u64.u32	%rd221, %r24;
st.shared.f64 [%rd209], %fd11;
cvt.u64.u32	%rd225, %r192;
st.shared.f64 [%rd207], %fd12;
ld.shared.u64 %rd228, [%rd218];
ld.shared.u64 %rd229, [%rd220];
st.shared.u64 [%rd218], %rd229;
st.shared.u64 [%rd220], %rd228;
add.s64 %rd231, %rd124, %rd221;
ld.shared.u8 %rs28, [%rd231];
add.s64 %rd232, %rd124, %rd225;
ld.shared.u8 %rs29, [%rd232];
st.shared.u8 [%rd231], %rs29;
st.shared.u8 [%rd232], %rs28;

BB24_45:
bar.sync 0;
ld.shared.f64 %fd13, [%rd160];
ld.shared.f64 %fd14, [%rd162];
setp.leu.f64	%p35, %fd14, %fd13;
@%p35 bra BB24_47;

cvt.u64.u32	%rd238, %r18;
add.s64 %rd240, %rd124, %rd238;
ld.shared.u8 %rs30, [%rd240];
mov.u32 %r1338, 1;
setp.ne.s16	%p36, %rs30, 0;
@%p36 bra BB24_48;

BB24_47:
cvt.u64.u32	%rd241, %r160;
add.s64 %rd243, %rd124, %rd241;
ld.shared.u8 %rs31, [%rd243];
setp.eq.s16	%p37, %rs31, 0;
selp.u32	%r1338, 1, 0, %p37;

BB24_48:
bfe.u32 %r227, %r13, 2, 1;
setp.ne.s32	%p38, %r1338, %r227;
@%p38 bra BB24_50;

cvt.u64.u32	%rd244, %r18;
st.shared.f64 [%rd162], %fd13;
cvt.u64.u32	%rd248, %r160;
st.shared.f64 [%rd160], %fd14;
add.s64 %rd252, %rd123, %rd161;
ld.shared.u64 %rd253, [%rd252];
add.s64 %rd254, %rd123, %rd158;
ld.shared.u64 %rd255, [%rd254];
st.shared.u64 [%rd252], %rd255;
st.shared.u64 [%rd254], %rd253;
add.s64 %rd257, %rd124, %rd244;
ld.shared.u8 %rs32, [%rd257];
add.s64 %rd258, %rd124, %rd248;
ld.shared.u8 %rs33, [%rd258];
st.shared.u8 [%rd257], %rs33;
st.shared.u8 [%rd258], %rs32;

BB24_50:
bar.sync 0;
ld.shared.f64 %fd15, [%rd140+8];
ld.shared.f64 %fd16, [%rd140];
setp.leu.f64	%p39, %fd16, %fd15;
@%p39 bra BB24_52;

cvt.u64.u32	%rd262, %r148;
add.s64 %rd264, %rd124, %rd262;
ld.shared.u8 %rs34, [%rd264];
mov.u32 %r1339, 1;
setp.ne.s16	%p40, %rs34, 0;
@%p40 bra BB24_53;

BB24_52:
cvt.u64.u32	%rd265, %r148;
add.s64 %rd267, %rd124, %rd265;
ld.shared.u8 %rs35, [%rd267+1];
setp.eq.s16	%p41, %rs35, 0;
selp.u32	%r1339, 1, 0, %p41;

BB24_53:
bfe.u32 %r241, %r13, 2, 1;
setp.ne.s32	%p42, %r1339, %r241;
@%p42 bra BB24_55;

cvt.u64.u32	%rd268, %r148;
st.shared.f64 [%rd140], %fd15;
st.shared.f64 [%rd140+8], %fd16;
add.s64 %rd273, %rd123, %rd138;
ld.shared.u64 %rd274, [%rd273];
ld.shared.u64 %rd275, [%rd273+8];
st.shared.u64 [%rd273], %rd275;
st.shared.u64 [%rd273+8], %rd274;
add.s64 %rd277, %rd124, %rd268;
ld.shared.u8 %rs36, [%rd277];
ld.shared.u8 %rs37, [%rd277+1];
st.shared.u8 [%rd277], %rs37;
st.shared.u8 [%rd277+1], %rs36;

BB24_55:
bar.sync 0;
and.b32 %r244, %r13, 7;
sub.s32 %r32, %r148, %r244;
add.s32 %r246, %r32, 8;
mul.wide.u32 %rd278, %r246, 8;
add.s64 %rd280, %rd122, %rd278;
mul.wide.u32 %rd281, %r32, 8;
add.s64 %rd282, %rd122, %rd281;
ld.shared.f64 %fd17, [%rd280];
ld.shared.f64 %fd18, [%rd282];
setp.leu.f64	%p43, %fd18, %fd17;
@%p43 bra BB24_57;

cvt.u64.u32	%rd283, %r32;
add.s64 %rd285, %rd124, %rd283;
ld.shared.u8 %rs38, [%rd285];
mov.u32 %r1340, 1;
setp.ne.s16	%p44, %rs38, 0;
@%p44 bra BB24_58;

BB24_57:
cvt.u64.u32	%rd286, %r246;
add.s64 %rd288, %rd124, %rd286;
ld.shared.u8 %rs39, [%rd288];
setp.eq.s16	%p45, %rs39, 0;
selp.u32	%r1340, 1, 0, %p45;

BB24_58:
bfe.u32 %r258, %r13, 3, 1;
setp.ne.s32	%p46, %r1340, %r258;
@%p46 bra BB24_60;

add.s64 %rd291, %rd123, %rd281;
add.s64 %rd293, %rd123, %rd278;
cvt.u64.u32	%rd294, %r32;
st.shared.f64 [%rd282], %fd17;
cvt.u64.u32	%rd298, %r246;
st.shared.f64 [%rd280], %fd18;
ld.shared.u64 %rd301, [%rd291];
ld.shared.u64 %rd302, [%rd293];
st.shared.u64 [%rd291], %rd302;
st.shared.u64 [%rd293], %rd301;
add.s64 %rd304, %rd124, %rd294;
ld.shared.u8 %rs40, [%rd304];
add.s64 %rd305, %rd124, %rd298;
ld.shared.u8 %rs41, [%rd305];
st.shared.u8 [%rd304], %rs41;
st.shared.u8 [%rd305], %rs40;

BB24_60:
bar.sync 0;
ld.shared.f64 %fd19, [%rd207];
ld.shared.f64 %fd20, [%rd209];
setp.leu.f64	%p47, %fd20, %fd19;
@%p47 bra BB24_62;

cvt.u64.u32	%rd311, %r24;
add.s64 %rd313, %rd124, %rd311;
ld.shared.u8 %rs42, [%rd313];
mov.u32 %r1341, 1;
setp.ne.s16	%p48, %rs42, 0;
@%p48 bra BB24_63;

BB24_62:
cvt.u64.u32	%rd314, %r192;
add.s64 %rd316, %rd124, %rd314;
ld.shared.u8 %rs43, [%rd316];
setp.eq.s16	%p49, %rs43, 0;
selp.u32	%r1341, 1, 0, %p49;

BB24_63:
bfe.u32 %r281, %r13, 3, 1;
setp.ne.s32	%p50, %r1341, %r281;
@%p50 bra BB24_65;

mul.wide.u32 %rd1679, %r192, 8;
mul.wide.u32 %rd1678, %r24, 8;
cvt.u64.u32	%rd317, %r24;
st.shared.f64 [%rd209], %fd19;
cvt.u64.u32	%rd321, %r192;
st.shared.f64 [%rd207], %fd20;
add.s64 %rd325, %rd123, %rd1678;
ld.shared.u64 %rd326, [%rd325];
add.s64 %rd327, %rd123, %rd1679;
ld.shared.u64 %rd328, [%rd327];
st.shared.u64 [%rd325], %rd328;
st.shared.u64 [%rd327], %rd326;
add.s64 %rd330, %rd124, %rd317;
ld.shared.u8 %rs44, [%rd330];
add.s64 %rd331, %rd124, %rd321;
ld.shared.u8 %rs45, [%rd331];
st.shared.u8 [%rd330], %rs45;
st.shared.u8 [%rd331], %rs44;

BB24_65:
bar.sync 0;
ld.shared.f64 %fd21, [%rd160];
ld.shared.f64 %fd22, [%rd162];
setp.leu.f64	%p51, %fd22, %fd21;
@%p51 bra BB24_67;

cvt.u64.u32	%rd337, %r18;
add.s64 %rd339, %rd124, %rd337;
ld.shared.u8 %rs46, [%rd339];
mov.u32 %r1342, 1;
setp.ne.s16	%p52, %rs46, 0;
@%p52 bra BB24_68;

BB24_67:
cvt.u64.u32	%rd340, %r160;
add.s64 %rd342, %rd124, %rd340;
ld.shared.u8 %rs47, [%rd342];
setp.eq.s16	%p53, %rs47, 0;
selp.u32	%r1342, 1, 0, %p53;

BB24_68:
bfe.u32 %r303, %r13, 3, 1;
setp.ne.s32	%p54, %r1342, %r303;
@%p54 bra BB24_70;

mul.wide.u32 %rd1677, %r160, 8;
mul.wide.u32 %rd1676, %r18, 8;
cvt.u64.u32	%rd343, %r18;
st.shared.f64 [%rd162], %fd21;
cvt.u64.u32	%rd347, %r160;
st.shared.f64 [%rd160], %fd22;
add.s64 %rd351, %rd123, %rd1676;
ld.shared.u64 %rd352, [%rd351];
add.s64 %rd353, %rd123, %rd1677;
ld.shared.u64 %rd354, [%rd353];
st.shared.u64 [%rd351], %rd354;
st.shared.u64 [%rd353], %rd352;
add.s64 %rd356, %rd124, %rd343;
ld.shared.u8 %rs48, [%rd356];
add.s64 %rd357, %rd124, %rd347;
ld.shared.u8 %rs49, [%rd357];
st.shared.u8 [%rd356], %rs49;
st.shared.u8 [%rd357], %rs48;

BB24_70:
bar.sync 0;
ld.shared.f64 %fd23, [%rd140+8];
ld.shared.f64 %fd24, [%rd140];
setp.leu.f64	%p55, %fd24, %fd23;
@%p55 bra BB24_72;

cvt.u64.u32	%rd361, %r148;
add.s64 %rd363, %rd124, %rd361;
ld.shared.u8 %rs50, [%rd363];
mov.u32 %r1343, 1;
setp.ne.s16	%p56, %rs50, 0;
@%p56 bra BB24_73;

BB24_72:
cvt.u64.u32	%rd364, %r148;
add.s64 %rd366, %rd124, %rd364;
ld.shared.u8 %rs51, [%rd366+1];
setp.eq.s16	%p57, %rs51, 0;
selp.u32	%r1343, 1, 0, %p57;

BB24_73:
bfe.u32 %r317, %r13, 3, 1;
setp.ne.s32	%p58, %r1343, %r317;
@%p58 bra BB24_75;

mul.wide.u32 %rd1675, %r148, 8;
cvt.u64.u32	%rd367, %r148;
st.shared.f64 [%rd140], %fd23;
st.shared.f64 [%rd140+8], %fd24;
add.s64 %rd372, %rd123, %rd1675;
ld.shared.u64 %rd373, [%rd372];
ld.shared.u64 %rd374, [%rd372+8];
st.shared.u64 [%rd372], %rd374;
st.shared.u64 [%rd372+8], %rd373;
add.s64 %rd376, %rd124, %rd367;
ld.shared.u8 %rs52, [%rd376];
ld.shared.u8 %rs53, [%rd376+1];
st.shared.u8 [%rd376], %rs53;
st.shared.u8 [%rd376+1], %rs52;

BB24_75:
bar.sync 0;
and.b32 %r320, %r13, 15;
sub.s32 %r42, %r148, %r320;
add.s32 %r322, %r42, 16;
mul.wide.u32 %rd377, %r322, 8;
add.s64 %rd379, %rd122, %rd377;
mul.wide.u32 %rd380, %r42, 8;
add.s64 %rd381, %rd122, %rd380;
ld.shared.f64 %fd25, [%rd379];
ld.shared.f64 %fd26, [%rd381];
setp.leu.f64	%p59, %fd26, %fd25;
@%p59 bra BB24_77;

cvt.u64.u32	%rd382, %r42;
add.s64 %rd384, %rd124, %rd382;
ld.shared.u8 %rs54, [%rd384];
mov.u32 %r1344, 1;
setp.ne.s16	%p60, %rs54, 0;
@%p60 bra BB24_78;

BB24_77:
cvt.u64.u32	%rd385, %r322;
add.s64 %rd387, %rd124, %rd385;
ld.shared.u8 %rs55, [%rd387];
setp.eq.s16	%p61, %rs55, 0;
selp.u32	%r1344, 1, 0, %p61;

BB24_78:
bfe.u32 %r334, %r13, 4, 1;
setp.ne.s32	%p62, %r1344, %r334;
@%p62 bra BB24_80;

mul.wide.u32 %rd1666, %r42, 8;
add.s64 %rd390, %rd123, %rd1666;
add.s64 %rd392, %rd123, %rd377;
cvt.u64.u32	%rd393, %r42;
st.shared.f64 [%rd381], %fd25;
cvt.u64.u32	%rd397, %r322;
st.shared.f64 [%rd379], %fd26;
ld.shared.u64 %rd400, [%rd390];
ld.shared.u64 %rd401, [%rd392];
st.shared.u64 [%rd390], %rd401;
st.shared.u64 [%rd392], %rd400;
add.s64 %rd403, %rd124, %rd393;
ld.shared.u8 %rs56, [%rd403];
add.s64 %rd404, %rd124, %rd397;
ld.shared.u8 %rs57, [%rd404];
st.shared.u8 [%rd403], %rs57;
st.shared.u8 [%rd404], %rs56;

BB24_80:
bar.sync 0;
ld.shared.f64 %fd27, [%rd280];
ld.shared.f64 %fd28, [%rd282];
setp.leu.f64	%p63, %fd28, %fd27;
@%p63 bra BB24_82;

cvt.u64.u32	%rd410, %r32;
add.s64 %rd412, %rd124, %rd410;
ld.shared.u8 %rs58, [%rd412];
mov.u32 %r1345, 1;
setp.ne.s16	%p64, %rs58, 0;
@%p64 bra BB24_83;

BB24_82:
cvt.u64.u32	%rd413, %r246;
add.s64 %rd415, %rd124, %rd413;
ld.shared.u8 %rs59, [%rd415];
setp.eq.s16	%p65, %rs59, 0;
selp.u32	%r1345, 1, 0, %p65;

BB24_83:
bfe.u32 %r357, %r13, 4, 1;
setp.ne.s32	%p66, %r1345, %r357;
@%p66 bra BB24_85;

mul.wide.u32 %rd1665, %r246, 8;
mul.wide.u32 %rd1664, %r32, 8;
cvt.u64.u32	%rd416, %r32;
st.shared.f64 [%rd282], %fd27;
cvt.u64.u32	%rd420, %r246;
st.shared.f64 [%rd280], %fd28;
add.s64 %rd424, %rd123, %rd1664;
ld.shared.u64 %rd425, [%rd424];
add.s64 %rd426, %rd123, %rd1665;
ld.shared.u64 %rd427, [%rd426];
st.shared.u64 [%rd424], %rd427;
st.shared.u64 [%rd426], %rd425;
add.s64 %rd429, %rd124, %rd416;
ld.shared.u8 %rs60, [%rd429];
add.s64 %rd430, %rd124, %rd420;
ld.shared.u8 %rs61, [%rd430];
st.shared.u8 [%rd429], %rs61;
st.shared.u8 [%rd430], %rs60;

BB24_85:
bar.sync 0;
ld.shared.f64 %fd29, [%rd207];
ld.shared.f64 %fd30, [%rd209];
setp.leu.f64	%p67, %fd30, %fd29;
@%p67 bra BB24_87;

cvt.u64.u32	%rd436, %r24;
add.s64 %rd438, %rd124, %rd436;
ld.shared.u8 %rs62, [%rd438];
mov.u32 %r1346, 1;
setp.ne.s16	%p68, %rs62, 0;
@%p68 bra BB24_88;

BB24_87:
cvt.u64.u32	%rd439, %r192;
add.s64 %rd441, %rd124, %rd439;
ld.shared.u8 %rs63, [%rd441];
setp.eq.s16	%p69, %rs63, 0;
selp.u32	%r1346, 1, 0, %p69;

BB24_88:
bfe.u32 %r379, %r13, 4, 1;
setp.ne.s32	%p70, %r1346, %r379;
@%p70 bra BB24_90;

mul.wide.u32 %rd1663, %r192, 8;
mul.wide.u32 %rd1662, %r24, 8;
cvt.u64.u32	%rd442, %r24;
st.shared.f64 [%rd209], %fd29;
cvt.u64.u32	%rd446, %r192;
st.shared.f64 [%rd207], %fd30;
add.s64 %rd450, %rd123, %rd1662;
ld.shared.u64 %rd451, [%rd450];
add.s64 %rd452, %rd123, %rd1663;
ld.shared.u64 %rd453, [%rd452];
st.shared.u64 [%rd450], %rd453;
st.shared.u64 [%rd452], %rd451;
add.s64 %rd455, %rd124, %rd442;
ld.shared.u8 %rs64, [%rd455];
add.s64 %rd456, %rd124, %rd446;
ld.shared.u8 %rs65, [%rd456];
st.shared.u8 [%rd455], %rs65;
st.shared.u8 [%rd456], %rs64;

BB24_90:
bar.sync 0;
ld.shared.f64 %fd31, [%rd160];
ld.shared.f64 %fd32, [%rd162];
setp.leu.f64	%p71, %fd32, %fd31;
@%p71 bra BB24_92;

cvt.u64.u32	%rd462, %r18;
add.s64 %rd464, %rd124, %rd462;
ld.shared.u8 %rs66, [%rd464];
mov.u32 %r1347, 1;
setp.ne.s16	%p72, %rs66, 0;
@%p72 bra BB24_93;

BB24_92:
cvt.u64.u32	%rd465, %r160;
add.s64 %rd467, %rd124, %rd465;
ld.shared.u8 %rs67, [%rd467];
setp.eq.s16	%p73, %rs67, 0;
selp.u32	%r1347, 1, 0, %p73;

BB24_93:
bfe.u32 %r401, %r13, 4, 1;
setp.ne.s32	%p74, %r1347, %r401;
@%p74 bra BB24_95;

mul.wide.u32 %rd1661, %r160, 8;
mul.wide.u32 %rd1660, %r18, 8;
cvt.u64.u32	%rd468, %r18;
st.shared.f64 [%rd162], %fd31;
cvt.u64.u32	%rd472, %r160;
st.shared.f64 [%rd160], %fd32;
add.s64 %rd476, %rd123, %rd1660;
ld.shared.u64 %rd477, [%rd476];
add.s64 %rd478, %rd123, %rd1661;
ld.shared.u64 %rd479, [%rd478];
st.shared.u64 [%rd476], %rd479;
st.shared.u64 [%rd478], %rd477;
add.s64 %rd481, %rd124, %rd468;
ld.shared.u8 %rs68, [%rd481];
add.s64 %rd482, %rd124, %rd472;
ld.shared.u8 %rs69, [%rd482];
st.shared.u8 [%rd481], %rs69;
st.shared.u8 [%rd482], %rs68;

BB24_95:
bar.sync 0;
ld.shared.f64 %fd33, [%rd140+8];
ld.shared.f64 %fd34, [%rd140];
setp.leu.f64	%p75, %fd34, %fd33;
@%p75 bra BB24_97;

cvt.u64.u32	%rd486, %r148;
add.s64 %rd488, %rd124, %rd486;
ld.shared.u8 %rs70, [%rd488];
mov.u32 %r1348, 1;
setp.ne.s16	%p76, %rs70, 0;
@%p76 bra BB24_98;

BB24_97:
cvt.u64.u32	%rd489, %r148;
add.s64 %rd491, %rd124, %rd489;
ld.shared.u8 %rs71, [%rd491+1];
setp.eq.s16	%p77, %rs71, 0;
selp.u32	%r1348, 1, 0, %p77;

BB24_98:
bfe.u32 %r415, %r13, 4, 1;
setp.ne.s32	%p78, %r1348, %r415;
@%p78 bra BB24_100;

mul.wide.u32 %rd1659, %r148, 8;
cvt.u64.u32	%rd492, %r148;
st.shared.f64 [%rd140], %fd33;
st.shared.f64 [%rd140+8], %fd34;
add.s64 %rd497, %rd123, %rd1659;
ld.shared.u64 %rd498, [%rd497];
ld.shared.u64 %rd499, [%rd497+8];
st.shared.u64 [%rd497], %rd499;
st.shared.u64 [%rd497+8], %rd498;
add.s64 %rd501, %rd124, %rd492;
ld.shared.u8 %rs72, [%rd501];
ld.shared.u8 %rs73, [%rd501+1];
st.shared.u8 [%rd501], %rs73;
st.shared.u8 [%rd501+1], %rs72;

BB24_100:
bar.sync 0;
and.b32 %r418, %r13, 31;
sub.s32 %r54, %r148, %r418;
add.s32 %r420, %r54, 32;
mul.wide.u32 %rd502, %r420, 8;
add.s64 %rd504, %rd122, %rd502;
mul.wide.u32 %rd505, %r54, 8;
add.s64 %rd506, %rd122, %rd505;
ld.shared.f64 %fd35, [%rd504];
ld.shared.f64 %fd36, [%rd506];
setp.leu.f64	%p79, %fd36, %fd35;
@%p79 bra BB24_102;

cvt.u64.u32	%rd507, %r54;
add.s64 %rd509, %rd124, %rd507;
ld.shared.u8 %rs74, [%rd509];
mov.u32 %r1349, 1;
setp.ne.s16	%p80, %rs74, 0;
@%p80 bra BB24_103;

BB24_102:
cvt.u64.u32	%rd510, %r420;
add.s64 %rd512, %rd124, %rd510;
ld.shared.u8 %rs75, [%rd512];
setp.eq.s16	%p81, %rs75, 0;
selp.u32	%r1349, 1, 0, %p81;

BB24_103:
bfe.u32 %r432, %r13, 5, 1;
setp.ne.s32	%p82, %r1349, %r432;
@%p82 bra BB24_105;

add.s64 %rd1682, %rd122, %rd502;
add.s32 %r1312, %r54, 32;
mul.wide.u32 %rd1658, %r54, 8;
add.s64 %rd515, %rd123, %rd1658;
add.s64 %rd517, %rd123, %rd502;
cvt.u64.u32	%rd518, %r54;
st.shared.f64 [%rd506], %fd35;
cvt.u64.u32	%rd522, %r1312;
st.shared.f64 [%rd1682], %fd36;
ld.shared.u64 %rd525, [%rd515];
ld.shared.u64 %rd526, [%rd517];
st.shared.u64 [%rd515], %rd526;
st.shared.u64 [%rd517], %rd525;
add.s64 %rd528, %rd124, %rd518;
ld.shared.u8 %rs76, [%rd528];
add.s64 %rd529, %rd124, %rd522;
ld.shared.u8 %rs77, [%rd529];
st.shared.u8 [%rd528], %rs77;
st.shared.u8 [%rd529], %rs76;

BB24_105:
bar.sync 0;
add.s64 %rd1680, %rd122, %rd377;
ld.shared.f64 %fd37, [%rd1680];
ld.shared.f64 %fd38, [%rd381];
setp.leu.f64	%p83, %fd38, %fd37;
@%p83 bra BB24_107;

cvt.u64.u32	%rd535, %r42;
add.s64 %rd537, %rd124, %rd535;
ld.shared.u8 %rs78, [%rd537];
mov.u32 %r1350, 1;
setp.ne.s16	%p84, %rs78, 0;
@%p84 bra BB24_108;

BB24_107:
add.s32 %r1308, %r42, 16;
cvt.u64.u32	%rd538, %r1308;
add.s64 %rd540, %rd124, %rd538;
ld.shared.u8 %rs79, [%rd540];
setp.eq.s16	%p85, %rs79, 0;
selp.u32	%r1350, 1, 0, %p85;

BB24_108:
bfe.u32 %r455, %r13, 5, 1;
setp.ne.s32	%p86, %r1350, %r455;
@%p86 bra BB24_110;

add.s64 %rd1681, %rd122, %rd377;
add.s32 %r1309, %r42, 16;
mul.wide.u32 %rd1657, %r42, 8;
cvt.u64.u32	%rd541, %r42;
st.shared.f64 [%rd381], %fd37;
cvt.u64.u32	%rd545, %r1309;
st.shared.f64 [%rd1681], %fd38;
add.s64 %rd549, %rd123, %rd1657;
ld.shared.u64 %rd550, [%rd549];
add.s64 %rd551, %rd123, %rd377;
ld.shared.u64 %rd552, [%rd551];
st.shared.u64 [%rd549], %rd552;
st.shared.u64 [%rd551], %rd550;
add.s64 %rd554, %rd124, %rd541;
ld.shared.u8 %rs80, [%rd554];
add.s64 %rd555, %rd124, %rd545;
ld.shared.u8 %rs81, [%rd555];
st.shared.u8 [%rd554], %rs81;
st.shared.u8 [%rd555], %rs80;

BB24_110:
bar.sync 0;
ld.shared.f64 %fd39, [%rd280];
ld.shared.f64 %fd40, [%rd282];
setp.leu.f64	%p87, %fd40, %fd39;
@%p87 bra BB24_112;

cvt.u64.u32	%rd561, %r32;
add.s64 %rd563, %rd124, %rd561;
ld.shared.u8 %rs82, [%rd563];
mov.u32 %r1351, 1;
setp.ne.s16	%p88, %rs82, 0;
@%p88 bra BB24_113;

BB24_112:
cvt.u64.u32	%rd564, %r246;
add.s64 %rd566, %rd124, %rd564;
ld.shared.u8 %rs83, [%rd566];
setp.eq.s16	%p89, %rs83, 0;
selp.u32	%r1351, 1, 0, %p89;

BB24_113:
bfe.u32 %r477, %r13, 5, 1;
setp.ne.s32	%p90, %r1351, %r477;
@%p90 bra BB24_115;

mul.wide.u32 %rd1656, %r246, 8;
mul.wide.u32 %rd1655, %r32, 8;
cvt.u64.u32	%rd567, %r32;
st.shared.f64 [%rd282], %fd39;
cvt.u64.u32	%rd571, %r246;
st.shared.f64 [%rd280], %fd40;
add.s64 %rd575, %rd123, %rd1655;
ld.shared.u64 %rd576, [%rd575];
add.s64 %rd577, %rd123, %rd1656;
ld.shared.u64 %rd578, [%rd577];
st.shared.u64 [%rd575], %rd578;
st.shared.u64 [%rd577], %rd576;
add.s64 %rd580, %rd124, %rd567;
ld.shared.u8 %rs84, [%rd580];
add.s64 %rd581, %rd124, %rd571;
ld.shared.u8 %rs85, [%rd581];
st.shared.u8 [%rd580], %rs85;
st.shared.u8 [%rd581], %rs84;

BB24_115:
bar.sync 0;
ld.shared.f64 %fd41, [%rd207];
ld.shared.f64 %fd42, [%rd209];
setp.leu.f64	%p91, %fd42, %fd41;
@%p91 bra BB24_117;

cvt.u64.u32	%rd587, %r24;
add.s64 %rd589, %rd124, %rd587;
ld.shared.u8 %rs86, [%rd589];
mov.u32 %r1352, 1;
setp.ne.s16	%p92, %rs86, 0;
@%p92 bra BB24_118;

BB24_117:
cvt.u64.u32	%rd590, %r192;
add.s64 %rd592, %rd124, %rd590;
ld.shared.u8 %rs87, [%rd592];
setp.eq.s16	%p93, %rs87, 0;
selp.u32	%r1352, 1, 0, %p93;

BB24_118:
bfe.u32 %r499, %r13, 5, 1;
setp.ne.s32	%p94, %r1352, %r499;
@%p94 bra BB24_120;

mul.wide.u32 %rd1654, %r192, 8;
mul.wide.u32 %rd1653, %r24, 8;
cvt.u64.u32	%rd593, %r24;
st.shared.f64 [%rd209], %fd41;
cvt.u64.u32	%rd597, %r192;
st.shared.f64 [%rd207], %fd42;
add.s64 %rd601, %rd123, %rd1653;
ld.shared.u64 %rd602, [%rd601];
add.s64 %rd603, %rd123, %rd1654;
ld.shared.u64 %rd604, [%rd603];
st.shared.u64 [%rd601], %rd604;
st.shared.u64 [%rd603], %rd602;
add.s64 %rd606, %rd124, %rd593;
ld.shared.u8 %rs88, [%rd606];
add.s64 %rd607, %rd124, %rd597;
ld.shared.u8 %rs89, [%rd607];
st.shared.u8 [%rd606], %rs89;
st.shared.u8 [%rd607], %rs88;

BB24_120:
bar.sync 0;
ld.shared.f64 %fd43, [%rd160];
ld.shared.f64 %fd44, [%rd162];
setp.leu.f64	%p95, %fd44, %fd43;
@%p95 bra BB24_122;

cvt.u64.u32	%rd613, %r18;
add.s64 %rd615, %rd124, %rd613;
ld.shared.u8 %rs90, [%rd615];
mov.u32 %r1353, 1;
setp.ne.s16	%p96, %rs90, 0;
@%p96 bra BB24_123;

BB24_122:
cvt.u64.u32	%rd616, %r160;
add.s64 %rd618, %rd124, %rd616;
ld.shared.u8 %rs91, [%rd618];
setp.eq.s16	%p97, %rs91, 0;
selp.u32	%r1353, 1, 0, %p97;

BB24_123:
bfe.u32 %r521, %r13, 5, 1;
setp.ne.s32	%p98, %r1353, %r521;
@%p98 bra BB24_125;

mul.wide.u32 %rd1652, %r160, 8;
mul.wide.u32 %rd1651, %r18, 8;
cvt.u64.u32	%rd619, %r18;
st.shared.f64 [%rd162], %fd43;
cvt.u64.u32	%rd623, %r160;
st.shared.f64 [%rd160], %fd44;
add.s64 %rd627, %rd123, %rd1651;
ld.shared.u64 %rd628, [%rd627];
add.s64 %rd629, %rd123, %rd1652;
ld.shared.u64 %rd630, [%rd629];
st.shared.u64 [%rd627], %rd630;
st.shared.u64 [%rd629], %rd628;
add.s64 %rd632, %rd124, %rd619;
ld.shared.u8 %rs92, [%rd632];
add.s64 %rd633, %rd124, %rd623;
ld.shared.u8 %rs93, [%rd633];
st.shared.u8 [%rd632], %rs93;
st.shared.u8 [%rd633], %rs92;

BB24_125:
bar.sync 0;
ld.shared.f64 %fd45, [%rd140+8];
ld.shared.f64 %fd46, [%rd140];
setp.leu.f64	%p99, %fd46, %fd45;
@%p99 bra BB24_127;

cvt.u64.u32	%rd637, %r148;
add.s64 %rd639, %rd124, %rd637;
ld.shared.u8 %rs94, [%rd639];
mov.u32 %r1354, 1;
setp.ne.s16	%p100, %rs94, 0;
@%p100 bra BB24_128;

BB24_127:
cvt.u64.u32	%rd640, %r148;
add.s64 %rd642, %rd124, %rd640;
ld.shared.u8 %rs95, [%rd642+1];
setp.eq.s16	%p101, %rs95, 0;
selp.u32	%r1354, 1, 0, %p101;

BB24_128:
bfe.u32 %r535, %r13, 5, 1;
setp.ne.s32	%p102, %r1354, %r535;
@%p102 bra BB24_130;

mul.wide.u32 %rd1650, %r148, 8;
cvt.u64.u32	%rd643, %r148;
st.shared.f64 [%rd140], %fd45;
st.shared.f64 [%rd140+8], %fd46;
add.s64 %rd648, %rd123, %rd1650;
ld.shared.u64 %rd649, [%rd648];
ld.shared.u64 %rd650, [%rd648+8];
st.shared.u64 [%rd648], %rd650;
st.shared.u64 [%rd648+8], %rd649;
add.s64 %rd652, %rd124, %rd643;
ld.shared.u8 %rs96, [%rd652];
ld.shared.u8 %rs97, [%rd652+1];
st.shared.u8 [%rd652], %rs97;
st.shared.u8 [%rd652+1], %rs96;

BB24_130:
bar.sync 0;
and.b32 %r538, %r13, 63;
sub.s32 %r68, %r148, %r538;
add.s32 %r540, %r68, 64;
mul.wide.u32 %rd653, %r540, 8;
add.s64 %rd655, %rd122, %rd653;
mul.wide.u32 %rd656, %r68, 8;
add.s64 %rd657, %rd122, %rd656;
ld.shared.f64 %fd47, [%rd655];
ld.shared.f64 %fd48, [%rd657];
setp.leu.f64	%p103, %fd48, %fd47;
@%p103 bra BB24_132;

cvt.u64.u32	%rd658, %r68;
add.s64 %rd660, %rd124, %rd658;
ld.shared.u8 %rs98, [%rd660];
mov.u32 %r1355, 1;
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB24_133;

BB24_132:
add.s32 %r1313, %r68, 64;
cvt.u64.u32	%rd661, %r1313;
add.s64 %rd663, %rd124, %rd661;
ld.shared.u8 %rs99, [%rd663];
setp.eq.s16	%p105, %rs99, 0;
selp.u32	%r1355, 1, 0, %p105;

BB24_133:
bfe.u32 %r552, %r13, 6, 1;
setp.ne.s32	%p106, %r1355, %r552;
@%p106 bra BB24_135;

add.s64 %rd1674, %rd122, %rd653;
add.s32 %r1314, %r68, 64;
mul.wide.u32 %rd1640, %r68, 8;
add.s64 %rd666, %rd123, %rd1640;
add.s64 %rd668, %rd123, %rd653;
cvt.u64.u32	%rd669, %r68;
st.shared.f64 [%rd657], %fd47;
cvt.u64.u32	%rd673, %r1314;
st.shared.f64 [%rd1674], %fd48;
ld.shared.u64 %rd676, [%rd666];
ld.shared.u64 %rd677, [%rd668];
st.shared.u64 [%rd666], %rd677;
st.shared.u64 [%rd668], %rd676;
add.s64 %rd679, %rd124, %rd669;
ld.shared.u8 %rs100, [%rd679];
add.s64 %rd680, %rd124, %rd673;
ld.shared.u8 %rs101, [%rd680];
st.shared.u8 [%rd679], %rs101;
st.shared.u8 [%rd680], %rs100;

BB24_135:
bar.sync 0;
add.s64 %rd1667, %rd122, %rd502;
ld.shared.f64 %fd49, [%rd1667];
ld.shared.f64 %fd50, [%rd506];
setp.leu.f64	%p107, %fd50, %fd49;
@%p107 bra BB24_137;

cvt.u64.u32	%rd686, %r54;
add.s64 %rd688, %rd124, %rd686;
ld.shared.u8 %rs102, [%rd688];
mov.u32 %r1356, 1;
setp.ne.s16	%p108, %rs102, 0;
@%p108 bra BB24_138;

BB24_137:
add.s32 %r1310, %r54, 32;
cvt.u64.u32	%rd689, %r1310;
add.s64 %rd691, %rd124, %rd689;
ld.shared.u8 %rs103, [%rd691];
setp.eq.s16	%p109, %rs103, 0;
selp.u32	%r1356, 1, 0, %p109;

BB24_138:
bfe.u32 %r575, %r13, 6, 1;
setp.ne.s32	%p110, %r1356, %r575;
@%p110 bra BB24_140;

add.s64 %rd1669, %rd122, %rd502;
add.s32 %r1311, %r54, 32;
mul.wide.u32 %rd1639, %r54, 8;
cvt.u64.u32	%rd692, %r54;
st.shared.f64 [%rd506], %fd49;
cvt.u64.u32	%rd696, %r1311;
st.shared.f64 [%rd1669], %fd50;
add.s64 %rd700, %rd123, %rd1639;
ld.shared.u64 %rd701, [%rd700];
add.s64 %rd702, %rd123, %rd502;
ld.shared.u64 %rd703, [%rd702];
st.shared.u64 [%rd700], %rd703;
st.shared.u64 [%rd702], %rd701;
add.s64 %rd705, %rd124, %rd692;
ld.shared.u8 %rs104, [%rd705];
add.s64 %rd706, %rd124, %rd696;
ld.shared.u8 %rs105, [%rd706];
st.shared.u8 [%rd705], %rs105;
st.shared.u8 [%rd706], %rs104;

BB24_140:
bar.sync 0;
add.s64 %rd1670, %rd122, %rd377;
ld.shared.f64 %fd51, [%rd1670];
ld.shared.f64 %fd52, [%rd381];
setp.leu.f64	%p111, %fd52, %fd51;
@%p111 bra BB24_142;

cvt.u64.u32	%rd712, %r42;
add.s64 %rd714, %rd124, %rd712;
ld.shared.u8 %rs106, [%rd714];
mov.u32 %r1357, 1;
setp.ne.s16	%p112, %rs106, 0;
@%p112 bra BB24_143;

BB24_142:
add.s32 %r1291, %r42, 16;
cvt.u64.u32	%rd715, %r1291;
add.s64 %rd717, %rd124, %rd715;
ld.shared.u8 %rs107, [%rd717];
setp.eq.s16	%p113, %rs107, 0;
selp.u32	%r1357, 1, 0, %p113;

BB24_143:
bfe.u32 %r597, %r13, 6, 1;
setp.ne.s32	%p114, %r1357, %r597;
@%p114 bra BB24_145;

add.s64 %rd1672, %rd122, %rd377;
mul.wide.u32 %rd1638, %r42, 8;
add.s32 %r1292, %r42, 16;
cvt.u64.u32	%rd718, %r42;
st.shared.f64 [%rd381], %fd51;
cvt.u64.u32	%rd722, %r1292;
st.shared.f64 [%rd1672], %fd52;
add.s64 %rd726, %rd123, %rd1638;
ld.shared.u64 %rd727, [%rd726];
add.s64 %rd728, %rd123, %rd377;
ld.shared.u64 %rd729, [%rd728];
st.shared.u64 [%rd726], %rd729;
st.shared.u64 [%rd728], %rd727;
add.s64 %rd731, %rd124, %rd718;
ld.shared.u8 %rs108, [%rd731];
add.s64 %rd732, %rd124, %rd722;
ld.shared.u8 %rs109, [%rd732];
st.shared.u8 [%rd731], %rs109;
st.shared.u8 [%rd732], %rs108;

BB24_145:
bar.sync 0;
ld.shared.f64 %fd53, [%rd280];
ld.shared.f64 %fd54, [%rd282];
setp.leu.f64	%p115, %fd54, %fd53;
@%p115 bra BB24_147;

cvt.u64.u32	%rd738, %r32;
add.s64 %rd740, %rd124, %rd738;
ld.shared.u8 %rs110, [%rd740];
mov.u32 %r1358, 1;
setp.ne.s16	%p116, %rs110, 0;
@%p116 bra BB24_148;

BB24_147:
cvt.u64.u32	%rd741, %r246;
add.s64 %rd743, %rd124, %rd741;
ld.shared.u8 %rs111, [%rd743];
setp.eq.s16	%p117, %rs111, 0;
selp.u32	%r1358, 1, 0, %p117;

BB24_148:
bfe.u32 %r619, %r13, 6, 1;
setp.ne.s32	%p118, %r1358, %r619;
@%p118 bra BB24_150;

mul.wide.u32 %rd1637, %r246, 8;
mul.wide.u32 %rd1636, %r32, 8;
cvt.u64.u32	%rd744, %r32;
st.shared.f64 [%rd282], %fd53;
cvt.u64.u32	%rd748, %r246;
st.shared.f64 [%rd280], %fd54;
add.s64 %rd752, %rd123, %rd1636;
ld.shared.u64 %rd753, [%rd752];
add.s64 %rd754, %rd123, %rd1637;
ld.shared.u64 %rd755, [%rd754];
st.shared.u64 [%rd752], %rd755;
st.shared.u64 [%rd754], %rd753;
add.s64 %rd757, %rd124, %rd744;
ld.shared.u8 %rs112, [%rd757];
add.s64 %rd758, %rd124, %rd748;
ld.shared.u8 %rs113, [%rd758];
st.shared.u8 [%rd757], %rs113;
st.shared.u8 [%rd758], %rs112;

BB24_150:
bar.sync 0;
ld.shared.f64 %fd55, [%rd207];
ld.shared.f64 %fd56, [%rd209];
setp.leu.f64	%p119, %fd56, %fd55;
@%p119 bra BB24_152;

cvt.u64.u32	%rd764, %r24;
add.s64 %rd766, %rd124, %rd764;
ld.shared.u8 %rs114, [%rd766];
mov.u32 %r1359, 1;
setp.ne.s16	%p120, %rs114, 0;
@%p120 bra BB24_153;

BB24_152:
cvt.u64.u32	%rd767, %r192;
add.s64 %rd769, %rd124, %rd767;
ld.shared.u8 %rs115, [%rd769];
setp.eq.s16	%p121, %rs115, 0;
selp.u32	%r1359, 1, 0, %p121;

BB24_153:
bfe.u32 %r641, %r13, 6, 1;
setp.ne.s32	%p122, %r1359, %r641;
@%p122 bra BB24_155;

mul.wide.u32 %rd1635, %r192, 8;
mul.wide.u32 %rd1634, %r24, 8;
cvt.u64.u32	%rd770, %r24;
st.shared.f64 [%rd209], %fd55;
cvt.u64.u32	%rd774, %r192;
st.shared.f64 [%rd207], %fd56;
add.s64 %rd778, %rd123, %rd1634;
ld.shared.u64 %rd779, [%rd778];
add.s64 %rd780, %rd123, %rd1635;
ld.shared.u64 %rd781, [%rd780];
st.shared.u64 [%rd778], %rd781;
st.shared.u64 [%rd780], %rd779;
add.s64 %rd783, %rd124, %rd770;
ld.shared.u8 %rs116, [%rd783];
add.s64 %rd784, %rd124, %rd774;
ld.shared.u8 %rs117, [%rd784];
st.shared.u8 [%rd783], %rs117;
st.shared.u8 [%rd784], %rs116;

BB24_155:
bar.sync 0;
ld.shared.f64 %fd57, [%rd160];
ld.shared.f64 %fd58, [%rd162];
setp.leu.f64	%p123, %fd58, %fd57;
@%p123 bra BB24_157;

cvt.u64.u32	%rd790, %r18;
add.s64 %rd792, %rd124, %rd790;
ld.shared.u8 %rs118, [%rd792];
mov.u32 %r1360, 1;
setp.ne.s16	%p124, %rs118, 0;
@%p124 bra BB24_158;

BB24_157:
cvt.u64.u32	%rd793, %r160;
add.s64 %rd795, %rd124, %rd793;
ld.shared.u8 %rs119, [%rd795];
setp.eq.s16	%p125, %rs119, 0;
selp.u32	%r1360, 1, 0, %p125;

BB24_158:
bfe.u32 %r663, %r13, 6, 1;
setp.ne.s32	%p126, %r1360, %r663;
@%p126 bra BB24_160;

mul.wide.u32 %rd1633, %r160, 8;
mul.wide.u32 %rd1632, %r18, 8;
cvt.u64.u32	%rd796, %r18;
st.shared.f64 [%rd162], %fd57;
cvt.u64.u32	%rd800, %r160;
st.shared.f64 [%rd160], %fd58;
add.s64 %rd804, %rd123, %rd1632;
ld.shared.u64 %rd805, [%rd804];
add.s64 %rd806, %rd123, %rd1633;
ld.shared.u64 %rd807, [%rd806];
st.shared.u64 [%rd804], %rd807;
st.shared.u64 [%rd806], %rd805;
add.s64 %rd809, %rd124, %rd796;
ld.shared.u8 %rs120, [%rd809];
add.s64 %rd810, %rd124, %rd800;
ld.shared.u8 %rs121, [%rd810];
st.shared.u8 [%rd809], %rs121;
st.shared.u8 [%rd810], %rs120;

BB24_160:
bar.sync 0;
ld.shared.f64 %fd59, [%rd140+8];
ld.shared.f64 %fd60, [%rd140];
setp.leu.f64	%p127, %fd60, %fd59;
@%p127 bra BB24_162;

cvt.u64.u32	%rd814, %r148;
add.s64 %rd816, %rd124, %rd814;
ld.shared.u8 %rs122, [%rd816];
mov.u32 %r1361, 1;
setp.ne.s16	%p128, %rs122, 0;
@%p128 bra BB24_163;

BB24_162:
cvt.u64.u32	%rd817, %r148;
add.s64 %rd819, %rd124, %rd817;
ld.shared.u8 %rs123, [%rd819+1];
setp.eq.s16	%p129, %rs123, 0;
selp.u32	%r1361, 1, 0, %p129;

BB24_163:
bfe.u32 %r677, %r13, 6, 1;
setp.ne.s32	%p130, %r1361, %r677;
@%p130 bra BB24_165;

mul.wide.u32 %rd1631, %r148, 8;
cvt.u64.u32	%rd820, %r148;
st.shared.f64 [%rd140], %fd59;
st.shared.f64 [%rd140+8], %fd60;
add.s64 %rd825, %rd123, %rd1631;
ld.shared.u64 %rd826, [%rd825];
ld.shared.u64 %rd827, [%rd825+8];
st.shared.u64 [%rd825], %rd827;
st.shared.u64 [%rd825+8], %rd826;
add.s64 %rd829, %rd124, %rd820;
ld.shared.u8 %rs124, [%rd829];
ld.shared.u8 %rs125, [%rd829+1];
st.shared.u8 [%rd829], %rs125;
st.shared.u8 [%rd829+1], %rs124;

BB24_165:
bar.sync 0;
and.b32 %r680, %r13, 127;
sub.s32 %r84, %r148, %r680;
add.s32 %r682, %r84, 128;
mul.wide.u32 %rd830, %r682, 8;
add.s64 %rd832, %rd122, %rd830;
mul.wide.u32 %rd833, %r84, 8;
add.s64 %rd834, %rd122, %rd833;
ld.shared.f64 %fd61, [%rd832];
ld.shared.f64 %fd62, [%rd834];
setp.leu.f64	%p131, %fd62, %fd61;
@%p131 bra BB24_167;

cvt.u64.u32	%rd835, %r84;
add.s64 %rd837, %rd124, %rd835;
ld.shared.u8 %rs126, [%rd837];
mov.u32 %r1362, 1;
setp.ne.s16	%p132, %rs126, 0;
@%p132 bra BB24_168;

BB24_167:
add.s32 %r1274, %r84, 128;
cvt.u64.u32	%rd838, %r1274;
add.s64 %rd840, %rd124, %rd838;
ld.shared.u8 %rs127, [%rd840];
setp.eq.s16	%p133, %rs127, 0;
selp.u32	%r1362, 1, 0, %p133;

BB24_168:
bfe.u32 %r694, %r13, 7, 1;
setp.ne.s32	%p134, %r1362, %r694;
@%p134 bra BB24_170;

add.s64 %rd1630, %rd122, %rd830;
mul.wide.u32 %rd1629, %r84, 8;
add.s32 %r1290, %r84, 128;
add.s64 %rd843, %rd123, %rd1629;
add.s64 %rd845, %rd123, %rd830;
cvt.u64.u32	%rd846, %r84;
st.shared.f64 [%rd834], %fd61;
cvt.u64.u32	%rd850, %r1290;
st.shared.f64 [%rd1630], %fd62;
ld.shared.u64 %rd853, [%rd843];
ld.shared.u64 %rd854, [%rd845];
st.shared.u64 [%rd843], %rd854;
st.shared.u64 [%rd845], %rd853;
add.s64 %rd856, %rd124, %rd846;
ld.shared.u8 %rs128, [%rd856];
add.s64 %rd857, %rd124, %rd850;
ld.shared.u8 %rs129, [%rd857];
st.shared.u8 [%rd856], %rs129;
st.shared.u8 [%rd857], %rs128;

BB24_170:
bar.sync 0;
add.s64 %rd1673, %rd122, %rd653;
ld.shared.f64 %fd63, [%rd1673];
ld.shared.f64 %fd64, [%rd657];
setp.leu.f64	%p135, %fd64, %fd63;
@%p135 bra BB24_172;

cvt.u64.u32	%rd863, %r68;
add.s64 %rd865, %rd124, %rd863;
ld.shared.u8 %rs130, [%rd865];
mov.u32 %r1363, 1;
setp.ne.s16	%p136, %rs130, 0;
@%p136 bra BB24_173;

BB24_172:
add.s32 %r1275, %r68, 64;
cvt.u64.u32	%rd866, %r1275;
add.s64 %rd868, %rd124, %rd866;
ld.shared.u8 %rs131, [%rd868];
setp.eq.s16	%p137, %rs131, 0;
selp.u32	%r1363, 1, 0, %p137;

BB24_173:
bfe.u32 %r717, %r13, 7, 1;
setp.ne.s32	%p138, %r1363, %r717;
@%p138 bra BB24_175;

add.s64 %rd1643, %rd122, %rd653;
mul.wide.u32 %rd1628, %r68, 8;
add.s32 %r1289, %r68, 64;
cvt.u64.u32	%rd869, %r68;
st.shared.f64 [%rd657], %fd63;
cvt.u64.u32	%rd873, %r1289;
st.shared.f64 [%rd1643], %fd64;
add.s64 %rd877, %rd123, %rd1628;
ld.shared.u64 %rd878, [%rd877];
add.s64 %rd879, %rd123, %rd653;
ld.shared.u64 %rd880, [%rd879];
st.shared.u64 [%rd877], %rd880;
st.shared.u64 [%rd879], %rd878;
add.s64 %rd882, %rd124, %rd869;
ld.shared.u8 %rs132, [%rd882];
add.s64 %rd883, %rd124, %rd873;
ld.shared.u8 %rs133, [%rd883];
st.shared.u8 [%rd882], %rs133;
st.shared.u8 [%rd883], %rs132;

BB24_175:
bar.sync 0;
add.s64 %rd1668, %rd122, %rd502;
ld.shared.f64 %fd65, [%rd1668];
ld.shared.f64 %fd66, [%rd506];
setp.leu.f64	%p139, %fd66, %fd65;
@%p139 bra BB24_177;

cvt.u64.u32	%rd889, %r54;
add.s64 %rd891, %rd124, %rd889;
ld.shared.u8 %rs134, [%rd891];
mov.u32 %r1364, 1;
setp.ne.s16	%p140, %rs134, 0;
@%p140 bra BB24_178;

BB24_177:
add.s32 %r1276, %r54, 32;
cvt.u64.u32	%rd892, %r1276;
add.s64 %rd894, %rd124, %rd892;
ld.shared.u8 %rs135, [%rd894];
setp.eq.s16	%p141, %rs135, 0;
selp.u32	%r1364, 1, 0, %p141;

BB24_178:
bfe.u32 %r739, %r13, 7, 1;
setp.ne.s32	%p142, %r1364, %r739;
@%p142 bra BB24_180;

add.s64 %rd1646, %rd122, %rd502;
mul.wide.u32 %rd1627, %r54, 8;
add.s32 %r1288, %r54, 32;
cvt.u64.u32	%rd895, %r54;
st.shared.f64 [%rd506], %fd65;
cvt.u64.u32	%rd899, %r1288;
st.shared.f64 [%rd1646], %fd66;
add.s64 %rd903, %rd123, %rd1627;
ld.shared.u64 %rd904, [%rd903];
add.s64 %rd905, %rd123, %rd502;
ld.shared.u64 %rd906, [%rd905];
st.shared.u64 [%rd903], %rd906;
st.shared.u64 [%rd905], %rd904;
add.s64 %rd908, %rd124, %rd895;
ld.shared.u8 %rs136, [%rd908];
add.s64 %rd909, %rd124, %rd899;
ld.shared.u8 %rs137, [%rd909];
st.shared.u8 [%rd908], %rs137;
st.shared.u8 [%rd909], %rs136;

BB24_180:
bar.sync 0;
add.s64 %rd1671, %rd122, %rd377;
ld.shared.f64 %fd67, [%rd1671];
ld.shared.f64 %fd68, [%rd381];
setp.leu.f64	%p143, %fd68, %fd67;
@%p143 bra BB24_182;

cvt.u64.u32	%rd915, %r42;
add.s64 %rd917, %rd124, %rd915;
ld.shared.u8 %rs138, [%rd917];
mov.u32 %r1365, 1;
setp.ne.s16	%p144, %rs138, 0;
@%p144 bra BB24_183;

BB24_182:
add.s32 %r1277, %r42, 16;
cvt.u64.u32	%rd918, %r1277;
add.s64 %rd920, %rd124, %rd918;
ld.shared.u8 %rs139, [%rd920];
setp.eq.s16	%p145, %rs139, 0;
selp.u32	%r1365, 1, 0, %p145;

BB24_183:
bfe.u32 %r761, %r13, 7, 1;
setp.ne.s32	%p146, %r1365, %r761;
@%p146 bra BB24_185;

add.s64 %rd1649, %rd122, %rd377;
mul.wide.u32 %rd1626, %r42, 8;
add.s32 %r1287, %r42, 16;
cvt.u64.u32	%rd921, %r42;
st.shared.f64 [%rd381], %fd67;
cvt.u64.u32	%rd925, %r1287;
st.shared.f64 [%rd1649], %fd68;
add.s64 %rd929, %rd123, %rd1626;
ld.shared.u64 %rd930, [%rd929];
add.s64 %rd931, %rd123, %rd377;
ld.shared.u64 %rd932, [%rd931];
st.shared.u64 [%rd929], %rd932;
st.shared.u64 [%rd931], %rd930;
add.s64 %rd934, %rd124, %rd921;
ld.shared.u8 %rs140, [%rd934];
add.s64 %rd935, %rd124, %rd925;
ld.shared.u8 %rs141, [%rd935];
st.shared.u8 [%rd934], %rs141;
st.shared.u8 [%rd935], %rs140;

BB24_185:
bar.sync 0;
ld.shared.f64 %fd69, [%rd280];
ld.shared.f64 %fd70, [%rd282];
setp.leu.f64	%p147, %fd70, %fd69;
@%p147 bra BB24_187;

and.b32 %r1329, %r13, 7;
sub.s32 %r1328, %r148, %r1329;
cvt.u64.u32	%rd941, %r1328;
add.s64 %rd943, %rd124, %rd941;
ld.shared.u8 %rs142, [%rd943];
mov.u32 %r1366, 1;
setp.ne.s16	%p148, %rs142, 0;
@%p148 bra BB24_188;

BB24_187:
and.b32 %r1317, %r13, 7;
sub.s32 %r1316, %r148, %r1317;
add.s32 %r1315, %r1316, 8;
cvt.u64.u32	%rd944, %r1315;
add.s64 %rd946, %rd124, %rd944;
ld.shared.u8 %rs143, [%rd946];
setp.eq.s16	%p149, %rs143, 0;
selp.u32	%r1366, 1, 0, %p149;

BB24_188:
bfe.u32 %r783, %r13, 7, 1;
setp.ne.s32	%p150, %r1366, %r783;
@%p150 bra BB24_190;

and.b32 %r1286, %r13, 7;
sub.s32 %r1285, %r148, %r1286;
add.s32 %r1284, %r1285, 8;
mul.wide.u32 %rd1625, %r1284, 8;
mul.wide.u32 %rd1624, %r1285, 8;
cvt.u64.u32	%rd947, %r1285;
st.shared.f64 [%rd282], %fd69;
cvt.u64.u32	%rd951, %r1284;
st.shared.f64 [%rd280], %fd70;
add.s64 %rd955, %rd123, %rd1624;
ld.shared.u64 %rd956, [%rd955];
add.s64 %rd957, %rd123, %rd1625;
ld.shared.u64 %rd958, [%rd957];
st.shared.u64 [%rd955], %rd958;
st.shared.u64 [%rd957], %rd956;
add.s64 %rd960, %rd124, %rd947;
ld.shared.u8 %rs144, [%rd960];
add.s64 %rd961, %rd124, %rd951;
ld.shared.u8 %rs145, [%rd961];
st.shared.u8 [%rd960], %rs145;
st.shared.u8 [%rd961], %rs144;

BB24_190:
bar.sync 0;
ld.shared.f64 %fd71, [%rd207];
ld.shared.f64 %fd72, [%rd209];
setp.leu.f64	%p151, %fd72, %fd71;
@%p151 bra BB24_192;

and.b32 %r1327, %r13, 3;
sub.s32 %r1326, %r148, %r1327;
cvt.u64.u32	%rd967, %r1326;
add.s64 %rd969, %rd124, %rd967;
ld.shared.u8 %rs146, [%rd969];
mov.u32 %r1367, 1;
setp.ne.s16	%p152, %rs146, 0;
@%p152 bra BB24_193;

BB24_192:
and.b32 %r1320, %r13, 3;
sub.s32 %r1319, %r148, %r1320;
add.s32 %r1318, %r1319, 4;
cvt.u64.u32	%rd970, %r1318;
add.s64 %rd972, %rd124, %rd970;
ld.shared.u8 %rs147, [%rd972];
setp.eq.s16	%p153, %rs147, 0;
selp.u32	%r1367, 1, 0, %p153;

BB24_193:
bfe.u32 %r805, %r13, 7, 1;
setp.ne.s32	%p154, %r1367, %r805;
@%p154 bra BB24_195;

and.b32 %r1283, %r13, 3;
sub.s32 %r1282, %r148, %r1283;
add.s32 %r1281, %r1282, 4;
mul.wide.u32 %rd1623, %r1281, 8;
mul.wide.u32 %rd1622, %r1282, 8;
cvt.u64.u32	%rd973, %r1282;
st.shared.f64 [%rd209], %fd71;
cvt.u64.u32	%rd977, %r1281;
st.shared.f64 [%rd207], %fd72;
add.s64 %rd981, %rd123, %rd1622;
ld.shared.u64 %rd982, [%rd981];
add.s64 %rd983, %rd123, %rd1623;
ld.shared.u64 %rd984, [%rd983];
st.shared.u64 [%rd981], %rd984;
st.shared.u64 [%rd983], %rd982;
add.s64 %rd986, %rd124, %rd973;
ld.shared.u8 %rs148, [%rd986];
add.s64 %rd987, %rd124, %rd977;
ld.shared.u8 %rs149, [%rd987];
st.shared.u8 [%rd986], %rs149;
st.shared.u8 [%rd987], %rs148;

BB24_195:
bar.sync 0;
ld.shared.f64 %fd73, [%rd160];
ld.shared.f64 %fd74, [%rd162];
setp.leu.f64	%p155, %fd74, %fd73;
@%p155 bra BB24_197;

and.b32 %r1325, %r13, 1;
sub.s32 %r1324, %r148, %r1325;
cvt.u64.u32	%rd993, %r1324;
add.s64 %rd995, %rd124, %rd993;
ld.shared.u8 %rs150, [%rd995];
mov.u32 %r1368, 1;
setp.ne.s16	%p156, %rs150, 0;
@%p156 bra BB24_198;

BB24_197:
and.b32 %r1323, %r13, 1;
sub.s32 %r1322, %r148, %r1323;
add.s32 %r1321, %r1322, 2;
cvt.u64.u32	%rd996, %r1321;
add.s64 %rd998, %rd124, %rd996;
ld.shared.u8 %rs151, [%rd998];
setp.eq.s16	%p157, %rs151, 0;
selp.u32	%r1368, 1, 0, %p157;

BB24_198:
bfe.u32 %r827, %r13, 7, 1;
setp.ne.s32	%p158, %r1368, %r827;
@%p158 bra BB24_200;

and.b32 %r1280, %r13, 1;
sub.s32 %r1279, %r148, %r1280;
add.s32 %r1278, %r1279, 2;
mul.wide.u32 %rd1621, %r1278, 8;
mul.wide.u32 %rd1620, %r1279, 8;
cvt.u64.u32	%rd999, %r1279;
st.shared.f64 [%rd162], %fd73;
cvt.u64.u32	%rd1003, %r1278;
st.shared.f64 [%rd160], %fd74;
add.s64 %rd1007, %rd123, %rd1620;
ld.shared.u64 %rd1008, [%rd1007];
add.s64 %rd1009, %rd123, %rd1621;
ld.shared.u64 %rd1010, [%rd1009];
st.shared.u64 [%rd1007], %rd1010;
st.shared.u64 [%rd1009], %rd1008;
add.s64 %rd1012, %rd124, %rd999;
ld.shared.u8 %rs152, [%rd1012];
add.s64 %rd1013, %rd124, %rd1003;
ld.shared.u8 %rs153, [%rd1013];
st.shared.u8 [%rd1012], %rs153;
st.shared.u8 [%rd1013], %rs152;

BB24_200:
bar.sync 0;
ld.shared.f64 %fd75, [%rd140+8];
ld.shared.f64 %fd76, [%rd140];
setp.leu.f64	%p159, %fd76, %fd75;
@%p159 bra BB24_202;

cvt.u64.u32	%rd1017, %r148;
add.s64 %rd1019, %rd124, %rd1017;
ld.shared.u8 %rs154, [%rd1019];
mov.u32 %r1369, 1;
setp.ne.s16	%p160, %rs154, 0;
@%p160 bra BB24_203;

BB24_202:
cvt.u64.u32	%rd1020, %r148;
add.s64 %rd1022, %rd124, %rd1020;
ld.shared.u8 %rs155, [%rd1022+1];
setp.eq.s16	%p161, %rs155, 0;
selp.u32	%r1369, 1, 0, %p161;

BB24_203:
bfe.u32 %r841, %r13, 7, 1;
setp.ne.s32	%p162, %r1369, %r841;
@%p162 bra BB24_205;

mul.wide.u32 %rd1619, %r148, 8;
cvt.u64.u32	%rd1023, %r148;
st.shared.f64 [%rd140], %fd75;
st.shared.f64 [%rd140+8], %fd76;
add.s64 %rd1028, %rd123, %rd1619;
ld.shared.u64 %rd1029, [%rd1028];
ld.shared.u64 %rd1030, [%rd1028+8];
st.shared.u64 [%rd1028], %rd1030;
st.shared.u64 [%rd1028+8], %rd1029;
add.s64 %rd1032, %rd124, %rd1023;
ld.shared.u8 %rs156, [%rd1032];
ld.shared.u8 %rs157, [%rd1032+1];
st.shared.u8 [%rd1032], %rs157;
st.shared.u8 [%rd1032+1], %rs156;

BB24_205:
bar.sync 0;
and.b32 %r844, %r13, 255;
sub.s32 %r102, %r148, %r844;
add.s32 %r846, %r102, 256;
mul.wide.u32 %rd1033, %r846, 8;
add.s64 %rd1035, %rd122, %rd1033;
mul.wide.u32 %rd1036, %r102, 8;
add.s64 %rd1037, %rd122, %rd1036;
ld.shared.f64 %fd77, [%rd1035];
ld.shared.f64 %fd78, [%rd1037];
setp.leu.f64	%p163, %fd78, %fd77;
@%p163 bra BB24_207;

cvt.u64.u32	%rd1038, %r102;
add.s64 %rd1040, %rd124, %rd1038;
ld.shared.u8 %rs158, [%rd1040];
mov.u32 %r1370, 1;
setp.ne.s16	%p164, %rs158, 0;
@%p164 bra BB24_208;

BB24_207:
add.s32 %r1250, %r102, 256;
cvt.u64.u32	%rd1041, %r1250;
add.s64 %rd1043, %rd124, %rd1041;
ld.shared.u8 %rs159, [%rd1043];
setp.eq.s16	%p165, %rs159, 0;
selp.u32	%r1370, 1, 0, %p165;

BB24_208:
bfe.u32 %r858, %r13, 8, 1;
setp.ne.s32	%p166, %r1370, %r858;
@%p166 bra BB24_210;

add.s32 %r1273, %r102, 256;
mul.wide.u32 %rd1616, %r1273, 8;
add.s64 %rd1615, %rd122, %rd1616;
mul.wide.u32 %rd1614, %r102, 8;
add.s64 %rd1046, %rd123, %rd1614;
add.s64 %rd1048, %rd123, %rd1616;
cvt.u64.u32	%rd1049, %r102;
st.shared.f64 [%rd1037], %fd77;
cvt.u64.u32	%rd1053, %r1273;
st.shared.f64 [%rd1615], %fd78;
ld.shared.u64 %rd1056, [%rd1046];
ld.shared.u64 %rd1057, [%rd1048];
st.shared.u64 [%rd1046], %rd1057;
st.shared.u64 [%rd1048], %rd1056;
add.s64 %rd1059, %rd124, %rd1049;
ld.shared.u8 %rs160, [%rd1059];
add.s64 %rd1060, %rd124, %rd1053;
ld.shared.u8 %rs161, [%rd1060];
st.shared.u8 [%rd1059], %rs161;
st.shared.u8 [%rd1060], %rs160;

BB24_210:
bar.sync 0;
add.s64 %rd1617, %rd122, %rd830;
ld.shared.f64 %fd79, [%rd1617];
ld.shared.f64 %fd80, [%rd834];
setp.leu.f64	%p167, %fd80, %fd79;
@%p167 bra BB24_212;

cvt.u64.u32	%rd1066, %r84;
add.s64 %rd1068, %rd124, %rd1066;
ld.shared.u8 %rs162, [%rd1068];
mov.u32 %r1371, 1;
setp.ne.s16	%p168, %rs162, 0;
@%p168 bra BB24_213;

BB24_212:
add.s32 %r1251, %r84, 128;
cvt.u64.u32	%rd1069, %r1251;
add.s64 %rd1071, %rd124, %rd1069;
ld.shared.u8 %rs163, [%rd1071];
setp.eq.s16	%p169, %rs163, 0;
selp.u32	%r1371, 1, 0, %p169;

BB24_213:
bfe.u32 %r881, %r13, 8, 1;
setp.ne.s32	%p170, %r1371, %r881;
@%p170 bra BB24_215;

add.s64 %rd1618, %rd122, %rd830;
mul.wide.u32 %rd1613, %r84, 8;
add.s32 %r1272, %r84, 128;
cvt.u64.u32	%rd1072, %r84;
st.shared.f64 [%rd834], %fd79;
cvt.u64.u32	%rd1076, %r1272;
st.shared.f64 [%rd1618], %fd80;
add.s64 %rd1080, %rd123, %rd1613;
ld.shared.u64 %rd1081, [%rd1080];
add.s64 %rd1082, %rd123, %rd830;
ld.shared.u64 %rd1083, [%rd1082];
st.shared.u64 [%rd1080], %rd1083;
st.shared.u64 [%rd1082], %rd1081;
add.s64 %rd1085, %rd124, %rd1072;
ld.shared.u8 %rs164, [%rd1085];
add.s64 %rd1086, %rd124, %rd1076;
ld.shared.u8 %rs165, [%rd1086];
st.shared.u8 [%rd1085], %rs165;
st.shared.u8 [%rd1086], %rs164;

BB24_215:
bar.sync 0;
add.s64 %rd1641, %rd122, %rd653;
ld.shared.f64 %fd81, [%rd1641];
ld.shared.f64 %fd82, [%rd657];
setp.leu.f64	%p171, %fd82, %fd81;
@%p171 bra BB24_217;

cvt.u64.u32	%rd1092, %r68;
add.s64 %rd1094, %rd124, %rd1092;
ld.shared.u8 %rs166, [%rd1094];
mov.u32 %r1372, 1;
setp.ne.s16	%p172, %rs166, 0;
@%p172 bra BB24_218;

BB24_217:
add.s32 %r1252, %r68, 64;
cvt.u64.u32	%rd1095, %r1252;
add.s64 %rd1097, %rd124, %rd1095;
ld.shared.u8 %rs167, [%rd1097];
setp.eq.s16	%p173, %rs167, 0;
selp.u32	%r1372, 1, 0, %p173;

BB24_218:
bfe.u32 %r903, %r13, 8, 1;
setp.ne.s32	%p174, %r1372, %r903;
@%p174 bra BB24_220;

add.s64 %rd1642, %rd122, %rd653;
mul.wide.u32 %rd1612, %r68, 8;
add.s32 %r1271, %r68, 64;
cvt.u64.u32	%rd1098, %r68;
st.shared.f64 [%rd657], %fd81;
cvt.u64.u32	%rd1102, %r1271;
st.shared.f64 [%rd1642], %fd82;
add.s64 %rd1106, %rd123, %rd1612;
ld.shared.u64 %rd1107, [%rd1106];
add.s64 %rd1108, %rd123, %rd653;
ld.shared.u64 %rd1109, [%rd1108];
st.shared.u64 [%rd1106], %rd1109;
st.shared.u64 [%rd1108], %rd1107;
add.s64 %rd1111, %rd124, %rd1098;
ld.shared.u8 %rs168, [%rd1111];
add.s64 %rd1112, %rd124, %rd1102;
ld.shared.u8 %rs169, [%rd1112];
st.shared.u8 [%rd1111], %rs169;
st.shared.u8 [%rd1112], %rs168;

BB24_220:
bar.sync 0;
add.s64 %rd1644, %rd122, %rd502;
ld.shared.f64 %fd83, [%rd1644];
ld.shared.f64 %fd84, [%rd506];
setp.leu.f64	%p175, %fd84, %fd83;
@%p175 bra BB24_222;

cvt.u64.u32	%rd1118, %r54;
add.s64 %rd1120, %rd124, %rd1118;
ld.shared.u8 %rs170, [%rd1120];
mov.u32 %r1373, 1;
setp.ne.s16	%p176, %rs170, 0;
@%p176 bra BB24_223;

BB24_222:
add.s32 %r1253, %r54, 32;
cvt.u64.u32	%rd1121, %r1253;
add.s64 %rd1123, %rd124, %rd1121;
ld.shared.u8 %rs171, [%rd1123];
setp.eq.s16	%p177, %rs171, 0;
selp.u32	%r1373, 1, 0, %p177;

BB24_223:
bfe.u32 %r925, %r13, 8, 1;
setp.ne.s32	%p178, %r1373, %r925;
@%p178 bra BB24_225;

add.s64 %rd1645, %rd122, %rd502;
mul.wide.u32 %rd1611, %r54, 8;
add.s32 %r1270, %r54, 32;
cvt.u64.u32	%rd1124, %r54;
st.shared.f64 [%rd506], %fd83;
cvt.u64.u32	%rd1128, %r1270;
st.shared.f64 [%rd1645], %fd84;
add.s64 %rd1132, %rd123, %rd1611;
ld.shared.u64 %rd1133, [%rd1132];
add.s64 %rd1134, %rd123, %rd502;
ld.shared.u64 %rd1135, [%rd1134];
st.shared.u64 [%rd1132], %rd1135;
st.shared.u64 [%rd1134], %rd1133;
add.s64 %rd1137, %rd124, %rd1124;
ld.shared.u8 %rs172, [%rd1137];
add.s64 %rd1138, %rd124, %rd1128;
ld.shared.u8 %rs173, [%rd1138];
st.shared.u8 [%rd1137], %rs173;
st.shared.u8 [%rd1138], %rs172;

BB24_225:
bar.sync 0;
add.s64 %rd1647, %rd122, %rd377;
ld.shared.f64 %fd85, [%rd1647];
ld.shared.f64 %fd86, [%rd381];
setp.leu.f64	%p179, %fd86, %fd85;
@%p179 bra BB24_227;

cvt.u64.u32	%rd1144, %r42;
add.s64 %rd1146, %rd124, %rd1144;
ld.shared.u8 %rs174, [%rd1146];
mov.u32 %r1374, 1;
setp.ne.s16	%p180, %rs174, 0;
@%p180 bra BB24_228;

BB24_227:
add.s32 %r1254, %r42, 16;
cvt.u64.u32	%rd1147, %r1254;
add.s64 %rd1149, %rd124, %rd1147;
ld.shared.u8 %rs175, [%rd1149];
setp.eq.s16	%p181, %rs175, 0;
selp.u32	%r1374, 1, 0, %p181;

BB24_228:
bfe.u32 %r947, %r13, 8, 1;
setp.ne.s32	%p182, %r1374, %r947;
@%p182 bra BB24_230;

add.s64 %rd1648, %rd122, %rd377;
mul.wide.u32 %rd1610, %r42, 8;
add.s32 %r1269, %r42, 16;
cvt.u64.u32	%rd1150, %r42;
st.shared.f64 [%rd381], %fd85;
cvt.u64.u32	%rd1154, %r1269;
st.shared.f64 [%rd1648], %fd86;
add.s64 %rd1158, %rd123, %rd1610;
ld.shared.u64 %rd1159, [%rd1158];
add.s64 %rd1160, %rd123, %rd377;
ld.shared.u64 %rd1161, [%rd1160];
st.shared.u64 [%rd1158], %rd1161;
st.shared.u64 [%rd1160], %rd1159;
add.s64 %rd1163, %rd124, %rd1150;
ld.shared.u8 %rs176, [%rd1163];
add.s64 %rd1164, %rd124, %rd1154;
ld.shared.u8 %rs177, [%rd1164];
st.shared.u8 [%rd1163], %rs177;
st.shared.u8 [%rd1164], %rs176;

BB24_230:
bar.sync 0;
ld.shared.f64 %fd87, [%rd280];
ld.shared.f64 %fd88, [%rd282];
setp.leu.f64	%p183, %fd88, %fd87;
@%p183 bra BB24_232;

and.b32 %r1294, %r13, 7;
sub.s32 %r1293, %r148, %r1294;
cvt.u64.u32	%rd1170, %r1293;
add.s64 %rd1172, %rd124, %rd1170;
ld.shared.u8 %rs178, [%rd1172];
mov.u32 %r1375, 1;
setp.ne.s16	%p184, %rs178, 0;
@%p184 bra BB24_233;

BB24_232:
and.b32 %r1297, %r13, 7;
sub.s32 %r1296, %r148, %r1297;
add.s32 %r1295, %r1296, 8;
cvt.u64.u32	%rd1173, %r1295;
add.s64 %rd1175, %rd124, %rd1173;
ld.shared.u8 %rs179, [%rd1175];
setp.eq.s16	%p185, %rs179, 0;
selp.u32	%r1375, 1, 0, %p185;

BB24_233:
bfe.u32 %r969, %r13, 8, 1;
setp.ne.s32	%p186, %r1375, %r969;
@%p186 bra BB24_235;

and.b32 %r1268, %r13, 7;
sub.s32 %r1267, %r148, %r1268;
add.s32 %r1266, %r1267, 8;
mul.wide.u32 %rd1609, %r1266, 8;
mul.wide.u32 %rd1608, %r1267, 8;
cvt.u64.u32	%rd1176, %r1267;
st.shared.f64 [%rd282], %fd87;
cvt.u64.u32	%rd1180, %r1266;
st.shared.f64 [%rd280], %fd88;
add.s64 %rd1184, %rd123, %rd1608;
ld.shared.u64 %rd1185, [%rd1184];
add.s64 %rd1186, %rd123, %rd1609;
ld.shared.u64 %rd1187, [%rd1186];
st.shared.u64 [%rd1184], %rd1187;
st.shared.u64 [%rd1186], %rd1185;
add.s64 %rd1189, %rd124, %rd1176;
ld.shared.u8 %rs180, [%rd1189];
add.s64 %rd1190, %rd124, %rd1180;
ld.shared.u8 %rs181, [%rd1190];
st.shared.u8 [%rd1189], %rs181;
st.shared.u8 [%rd1190], %rs180;

BB24_235:
bar.sync 0;
ld.shared.f64 %fd89, [%rd207];
ld.shared.f64 %fd90, [%rd209];
setp.leu.f64	%p187, %fd90, %fd89;
@%p187 bra BB24_237;

and.b32 %r1299, %r13, 3;
sub.s32 %r1298, %r148, %r1299;
cvt.u64.u32	%rd1196, %r1298;
add.s64 %rd1198, %rd124, %rd1196;
ld.shared.u8 %rs182, [%rd1198];
mov.u32 %r1376, 1;
setp.ne.s16	%p188, %rs182, 0;
@%p188 bra BB24_238;

BB24_237:
and.b32 %r1302, %r13, 3;
sub.s32 %r1301, %r148, %r1302;
add.s32 %r1300, %r1301, 4;
cvt.u64.u32	%rd1199, %r1300;
add.s64 %rd1201, %rd124, %rd1199;
ld.shared.u8 %rs183, [%rd1201];
setp.eq.s16	%p189, %rs183, 0;
selp.u32	%r1376, 1, 0, %p189;

BB24_238:
bfe.u32 %r991, %r13, 8, 1;
setp.ne.s32	%p190, %r1376, %r991;
@%p190 bra BB24_240;

and.b32 %r1265, %r13, 3;
sub.s32 %r1264, %r148, %r1265;
add.s32 %r1263, %r1264, 4;
mul.wide.u32 %rd1607, %r1263, 8;
mul.wide.u32 %rd1606, %r1264, 8;
cvt.u64.u32	%rd1202, %r1264;
st.shared.f64 [%rd209], %fd89;
cvt.u64.u32	%rd1206, %r1263;
st.shared.f64 [%rd207], %fd90;
add.s64 %rd1210, %rd123, %rd1606;
ld.shared.u64 %rd1211, [%rd1210];
add.s64 %rd1212, %rd123, %rd1607;
ld.shared.u64 %rd1213, [%rd1212];
st.shared.u64 [%rd1210], %rd1213;
st.shared.u64 [%rd1212], %rd1211;
add.s64 %rd1215, %rd124, %rd1202;
ld.shared.u8 %rs184, [%rd1215];
add.s64 %rd1216, %rd124, %rd1206;
ld.shared.u8 %rs185, [%rd1216];
st.shared.u8 [%rd1215], %rs185;
st.shared.u8 [%rd1216], %rs184;

BB24_240:
bar.sync 0;
ld.shared.f64 %fd91, [%rd160];
ld.shared.f64 %fd92, [%rd162];
setp.leu.f64	%p191, %fd92, %fd91;
@%p191 bra BB24_242;

and.b32 %r1304, %r13, 1;
sub.s32 %r1303, %r148, %r1304;
cvt.u64.u32	%rd1222, %r1303;
add.s64 %rd1224, %rd124, %rd1222;
ld.shared.u8 %rs186, [%rd1224];
mov.u32 %r1377, 1;
setp.ne.s16	%p192, %rs186, 0;
@%p192 bra BB24_243;

BB24_242:
and.b32 %r1307, %r13, 1;
sub.s32 %r1306, %r148, %r1307;
add.s32 %r1305, %r1306, 2;
cvt.u64.u32	%rd1225, %r1305;
add.s64 %rd1227, %rd124, %rd1225;
ld.shared.u8 %rs187, [%rd1227];
setp.eq.s16	%p193, %rs187, 0;
selp.u32	%r1377, 1, 0, %p193;

BB24_243:
bfe.u32 %r1013, %r13, 8, 1;
setp.ne.s32	%p194, %r1377, %r1013;
@%p194 bra BB24_245;

and.b32 %r1262, %r13, 1;
sub.s32 %r1261, %r148, %r1262;
add.s32 %r1260, %r1261, 2;
mul.wide.u32 %rd1605, %r1260, 8;
mul.wide.u32 %rd1604, %r1261, 8;
cvt.u64.u32	%rd1228, %r1261;
st.shared.f64 [%rd162], %fd91;
cvt.u64.u32	%rd1232, %r1260;
st.shared.f64 [%rd160], %fd92;
add.s64 %rd1236, %rd123, %rd1604;
ld.shared.u64 %rd1237, [%rd1236];
add.s64 %rd1238, %rd123, %rd1605;
ld.shared.u64 %rd1239, [%rd1238];
st.shared.u64 [%rd1236], %rd1239;
st.shared.u64 [%rd1238], %rd1237;
add.s64 %rd1241, %rd124, %rd1228;
ld.shared.u8 %rs188, [%rd1241];
add.s64 %rd1242, %rd124, %rd1232;
ld.shared.u8 %rs189, [%rd1242];
st.shared.u8 [%rd1241], %rs189;
st.shared.u8 [%rd1242], %rs188;

BB24_245:
bar.sync 0;
ld.shared.f64 %fd93, [%rd140+8];
ld.shared.f64 %fd94, [%rd140];
setp.leu.f64	%p195, %fd94, %fd93;
@%p195 bra BB24_247;

cvt.u64.u32	%rd1246, %r148;
add.s64 %rd1248, %rd124, %rd1246;
ld.shared.u8 %rs190, [%rd1248];
mov.u32 %r1378, 1;
setp.ne.s16	%p196, %rs190, 0;
@%p196 bra BB24_248;

BB24_247:
cvt.u64.u32	%rd1249, %r148;
add.s64 %rd1251, %rd124, %rd1249;
ld.shared.u8 %rs191, [%rd1251+1];
setp.eq.s16	%p197, %rs191, 0;
selp.u32	%r1378, 1, 0, %p197;

BB24_248:
bfe.u32 %r1027, %r13, 8, 1;
setp.ne.s32	%p198, %r1378, %r1027;
@%p198 bra BB24_250;

mul.wide.u32 %rd1603, %r148, 8;
cvt.u64.u32	%rd1252, %r148;
st.shared.f64 [%rd140], %fd93;
st.shared.f64 [%rd140+8], %fd94;
add.s64 %rd1257, %rd123, %rd1603;
ld.shared.u64 %rd1258, [%rd1257];
ld.shared.u64 %rd1259, [%rd1257+8];
st.shared.u64 [%rd1257], %rd1259;
st.shared.u64 [%rd1257+8], %rd1258;
add.s64 %rd1261, %rd124, %rd1252;
ld.shared.u8 %rs192, [%rd1261];
ld.shared.u8 %rs193, [%rd1261+1];
st.shared.u8 [%rd1261], %rs193;
st.shared.u8 [%rd1261+1], %rs192;

BB24_250:
mov.u32 %r1379, 512;

BB24_251:
bar.sync 0;
add.s32 %r1032, %r1379, -1;
and.b32 %r1033, %r1032, %r13;
sub.s32 %r1035, %r148, %r1033;
add.s32 %r1036, %r1035, %r1379;
cvt.u64.u32	%rd52, %r1036;
mul.wide.u32 %rd1262, %r1036, 8;
add.s64 %rd53, %rd122, %rd1262;
add.s64 %rd54, %rd124, %rd52;
cvt.u64.u32	%rd55, %r1035;
mul.wide.u32 %rd1265, %r1035, 8;
add.s64 %rd56, %rd122, %rd1265;
ld.shared.f64 %fd95, [%rd53];
ld.shared.f64 %fd96, [%rd56];
add.s64 %rd57, %rd124, %rd55;
setp.leu.f64	%p199, %fd96, %fd95;
@%p199 bra BB24_253;

ld.shared.u8 %rs194, [%rd57];
mov.u32 %r1380, 1;
setp.ne.s16	%p200, %rs194, 0;
@%p200 bra BB24_254;

BB24_253:
ld.shared.u8 %rs195, [%rd54];
setp.eq.s16	%p201, %rs195, 0;
selp.u32	%r1380, 1, 0, %p201;

BB24_254:
bfe.u32 %r1039, %r13, 9, 1;
setp.ne.s32	%p202, %r1380, %r1039;
@%p202 bra BB24_256;

shl.b64 %rd1266, %rd52, 3;
add.s64 %rd1268, %rd123, %rd1266;
st.shared.f64 [%rd56], %fd95;
st.shared.f64 [%rd53], %fd96;
shl.b64 %rd1269, %rd55, 3;
add.s64 %rd1270, %rd123, %rd1269;
ld.shared.u64 %rd1271, [%rd1270];
ld.shared.u64 %rd1272, [%rd1268];
st.shared.u64 [%rd1270], %rd1272;
st.shared.u64 [%rd1268], %rd1271;
ld.shared.u8 %rs196, [%rd57];
ld.shared.u8 %rs197, [%rd54];
st.shared.u8 [%rd57], %rs197;
st.shared.u8 [%rd54], %rs196;

BB24_256:
shr.u32 %r124, %r1379, 1;
bar.sync 0;
add.s32 %r1040, %r124, -1;
and.b32 %r1042, %r1040, %r13;
sub.s32 %r1044, %r148, %r1042;
add.s32 %r1045, %r1044, %r124;
cvt.u64.u32	%rd58, %r1045;
mul.wide.u32 %rd1273, %r1045, 8;
add.s64 %rd59, %rd122, %rd1273;
add.s64 %rd60, %rd124, %rd58;
cvt.u64.u32	%rd61, %r1044;
mul.wide.u32 %rd1276, %r1044, 8;
add.s64 %rd62, %rd122, %rd1276;
ld.shared.f64 %fd97, [%rd59];
ld.shared.f64 %fd98, [%rd62];
add.s64 %rd63, %rd124, %rd61;
setp.leu.f64	%p203, %fd98, %fd97;
@%p203 bra BB24_258;

ld.shared.u8 %rs198, [%rd63];
mov.u32 %r1381, 1;
setp.ne.s16	%p204, %rs198, 0;
@%p204 bra BB24_259;

BB24_258:
ld.shared.u8 %rs199, [%rd60];
setp.eq.s16	%p205, %rs199, 0;
selp.u32	%r1381, 1, 0, %p205;

BB24_259:
bfe.u32 %r1048, %r13, 9, 1;
setp.ne.s32	%p206, %r1381, %r1048;
@%p206 bra BB24_261;

shl.b64 %rd1277, %rd58, 3;
add.s64 %rd1279, %rd123, %rd1277;
st.shared.f64 [%rd62], %fd97;
st.shared.f64 [%rd59], %fd98;
shl.b64 %rd1280, %rd61, 3;
add.s64 %rd1281, %rd123, %rd1280;
ld.shared.u64 %rd1282, [%rd1281];
ld.shared.u64 %rd1283, [%rd1279];
st.shared.u64 [%rd1281], %rd1283;
st.shared.u64 [%rd1279], %rd1282;
ld.shared.u8 %rs200, [%rd63];
ld.shared.u8 %rs201, [%rd60];
st.shared.u8 [%rd63], %rs201;
st.shared.u8 [%rd60], %rs200;

BB24_261:
shr.u32 %r1379, %r1379, 2;
setp.ne.s32	%p207, %r1379, 0;
@%p207 bra BB24_251;

bar.sync 0;
and.b32 %r1049, %r13, 1023;
sub.s32 %r1050, %r148, %r1049;
add.s32 %r1051, %r1050, 1024;
cvt.u64.u32	%rd64, %r1051;
mul.wide.u32 %rd1284, %r1051, 8;
add.s64 %rd65, %rd122, %rd1284;
cvt.u64.u32	%rd66, %r1050;
mul.wide.u32 %rd1286, %r1050, 8;
add.s64 %rd67, %rd122, %rd1286;
ld.shared.f64 %fd99, [%rd65];
ld.shared.f64 %fd100, [%rd67];
add.s64 %rd68, %rd124, %rd66;
setp.leu.f64	%p208, %fd100, %fd99;
@%p208 bra BB24_264;

ld.shared.u8 %rs202, [%rd68];
setp.ne.s16	%p209, %rs202, 0;
@%p209 bra BB24_266;

BB24_264:
add.s64 %rd69, %rd124, %rd64;
ld.shared.u8 %rs1, [%rd69];
setp.eq.s16	%p210, %rs1, 0;
@%p210 bra BB24_266;

shl.b64 %rd1289, %rd64, 3;
add.s64 %rd1291, %rd123, %rd1289;
st.shared.f64 [%rd67], %fd99;
st.shared.f64 [%rd65], %fd100;
shl.b64 %rd1292, %rd66, 3;
add.s64 %rd1293, %rd123, %rd1292;
ld.shared.u64 %rd1294, [%rd1293];
ld.shared.u64 %rd1295, [%rd1291];
st.shared.u64 [%rd1293], %rd1295;
st.shared.u64 [%rd1291], %rd1294;
ld.shared.u8 %rs203, [%rd68];
st.shared.u8 [%rd68], %rs1;
st.shared.u8 [%rd69], %rs203;

BB24_266:
bar.sync 0;
and.b32 %r1053, %r13, 511;
sub.s32 %r1055, %r148, %r1053;
add.s32 %r1056, %r1055, 512;
cvt.u64.u32	%rd70, %r1056;
mul.wide.u32 %rd1296, %r1056, 8;
add.s64 %rd71, %rd122, %rd1296;
cvt.u64.u32	%rd72, %r1055;
mul.wide.u32 %rd1298, %r1055, 8;
add.s64 %rd73, %rd122, %rd1298;
ld.shared.f64 %fd101, [%rd71];
ld.shared.f64 %fd102, [%rd73];
add.s64 %rd74, %rd124, %rd72;
setp.leu.f64	%p211, %fd102, %fd101;
@%p211 bra BB24_268;

ld.shared.u8 %rs204, [%rd74];
setp.ne.s16	%p212, %rs204, 0;
@%p212 bra BB24_270;

BB24_268:
add.s64 %rd75, %rd124, %rd70;
ld.shared.u8 %rs2, [%rd75];
setp.eq.s16	%p213, %rs2, 0;
@%p213 bra BB24_270;

shl.b64 %rd1301, %rd70, 3;
add.s64 %rd1303, %rd123, %rd1301;
st.shared.f64 [%rd73], %fd101;
st.shared.f64 [%rd71], %fd102;
shl.b64 %rd1304, %rd72, 3;
add.s64 %rd1305, %rd123, %rd1304;
ld.shared.u64 %rd1306, [%rd1305];
ld.shared.u64 %rd1307, [%rd1303];
st.shared.u64 [%rd1305], %rd1307;
st.shared.u64 [%rd1303], %rd1306;
ld.shared.u8 %rs205, [%rd74];
st.shared.u8 [%rd74], %rs2;
st.shared.u8 [%rd75], %rs205;

BB24_270:
bar.sync 0;
add.s64 %rd1575, %rd122, %rd1033;
ld.shared.f64 %fd103, [%rd1575];
ld.shared.f64 %fd104, [%rd1037];
setp.leu.f64	%p214, %fd104, %fd103;
@%p214 bra BB24_272;

cvt.u64.u32	%rd1313, %r102;
add.s64 %rd1315, %rd124, %rd1313;
ld.shared.u8 %rs206, [%rd1315];
setp.ne.s16	%p215, %rs206, 0;
@%p215 bra BB24_274;

BB24_272:
add.s32 %r1255, %r102, 256;
cvt.u64.u32	%rd1316, %r1255;
add.s64 %rd1318, %rd124, %rd1316;
ld.shared.u8 %rs3, [%rd1318];
setp.eq.s16	%p216, %rs3, 0;
@%p216 bra BB24_274;

mul.wide.u32 %rd1598, %r102, 8;
add.s64 %rd1576, %rd122, %rd1033;
cvt.u64.u32	%rd1319, %r102;
st.shared.f64 [%rd1037], %fd103;
st.shared.f64 [%rd1576], %fd104;
add.s64 %rd1327, %rd123, %rd1598;
ld.shared.u64 %rd1328, [%rd1327];
add.s64 %rd1329, %rd123, %rd1033;
ld.shared.u64 %rd1330, [%rd1329];
st.shared.u64 [%rd1327], %rd1330;
st.shared.u64 [%rd1329], %rd1328;
add.s64 %rd1332, %rd124, %rd1319;
ld.shared.u8 %rs207, [%rd1332];
st.shared.u8 [%rd1332], %rs3;
st.shared.u8 [%rd1318], %rs207;

BB24_274:
bar.sync 0;
add.s64 %rd1577, %rd122, %rd830;
ld.shared.f64 %fd105, [%rd1577];
ld.shared.f64 %fd106, [%rd834];
setp.leu.f64	%p217, %fd106, %fd105;
@%p217 bra BB24_276;

cvt.u64.u32	%rd1339, %r84;
add.s64 %rd1341, %rd124, %rd1339;
ld.shared.u8 %rs208, [%rd1341];
setp.ne.s16	%p218, %rs208, 0;
@%p218 bra BB24_278;

BB24_276:
add.s32 %r1256, %r84, 128;
cvt.u64.u32	%rd1342, %r1256;
add.s64 %rd1344, %rd124, %rd1342;
ld.shared.u8 %rs4, [%rd1344];
setp.eq.s16	%p219, %rs4, 0;
@%p219 bra BB24_278;

mul.wide.u32 %rd1599, %r84, 8;
add.s64 %rd1578, %rd122, %rd830;
cvt.u64.u32	%rd1345, %r84;
st.shared.f64 [%rd834], %fd105;
st.shared.f64 [%rd1578], %fd106;
add.s64 %rd1353, %rd123, %rd1599;
ld.shared.u64 %rd1354, [%rd1353];
add.s64 %rd1355, %rd123, %rd830;
ld.shared.u64 %rd1356, [%rd1355];
st.shared.u64 [%rd1353], %rd1356;
st.shared.u64 [%rd1355], %rd1354;
add.s64 %rd1358, %rd124, %rd1345;
ld.shared.u8 %rs209, [%rd1358];
st.shared.u8 [%rd1358], %rs4;
st.shared.u8 [%rd1344], %rs209;

BB24_278:
bar.sync 0;
add.s64 %rd1579, %rd122, %rd653;
ld.shared.f64 %fd107, [%rd1579];
ld.shared.f64 %fd108, [%rd657];
setp.leu.f64	%p220, %fd108, %fd107;
@%p220 bra BB24_280;

cvt.u64.u32	%rd1365, %r68;
add.s64 %rd1367, %rd124, %rd1365;
ld.shared.u8 %rs210, [%rd1367];
setp.ne.s16	%p221, %rs210, 0;
@%p221 bra BB24_282;

BB24_280:
add.s32 %r1257, %r68, 64;
cvt.u64.u32	%rd1368, %r1257;
add.s64 %rd1370, %rd124, %rd1368;
ld.shared.u8 %rs5, [%rd1370];
setp.eq.s16	%p222, %rs5, 0;
@%p222 bra BB24_282;

mul.wide.u32 %rd1600, %r68, 8;
add.s64 %rd1580, %rd122, %rd653;
cvt.u64.u32	%rd1371, %r68;
st.shared.f64 [%rd657], %fd107;
st.shared.f64 [%rd1580], %fd108;
add.s64 %rd1379, %rd123, %rd1600;
ld.shared.u64 %rd1380, [%rd1379];
add.s64 %rd1381, %rd123, %rd653;
ld.shared.u64 %rd1382, [%rd1381];
st.shared.u64 [%rd1379], %rd1382;
st.shared.u64 [%rd1381], %rd1380;
add.s64 %rd1384, %rd124, %rd1371;
ld.shared.u8 %rs211, [%rd1384];
st.shared.u8 [%rd1384], %rs5;
st.shared.u8 [%rd1370], %rs211;

BB24_282:
bar.sync 0;
add.s64 %rd1581, %rd122, %rd502;
ld.shared.f64 %fd109, [%rd1581];
ld.shared.f64 %fd110, [%rd506];
setp.leu.f64	%p223, %fd110, %fd109;
@%p223 bra BB24_284;

cvt.u64.u32	%rd1391, %r54;
add.s64 %rd1393, %rd124, %rd1391;
ld.shared.u8 %rs212, [%rd1393];
setp.ne.s16	%p224, %rs212, 0;
@%p224 bra BB24_286;

BB24_284:
add.s32 %r1258, %r54, 32;
cvt.u64.u32	%rd1394, %r1258;
add.s64 %rd1396, %rd124, %rd1394;
ld.shared.u8 %rs6, [%rd1396];
setp.eq.s16	%p225, %rs6, 0;
@%p225 bra BB24_286;

mul.wide.u32 %rd1601, %r54, 8;
add.s64 %rd1582, %rd122, %rd502;
cvt.u64.u32	%rd1397, %r54;
st.shared.f64 [%rd506], %fd109;
st.shared.f64 [%rd1582], %fd110;
add.s64 %rd1405, %rd123, %rd1601;
ld.shared.u64 %rd1406, [%rd1405];
add.s64 %rd1407, %rd123, %rd502;
ld.shared.u64 %rd1408, [%rd1407];
st.shared.u64 [%rd1405], %rd1408;
st.shared.u64 [%rd1407], %rd1406;
add.s64 %rd1410, %rd124, %rd1397;
ld.shared.u8 %rs213, [%rd1410];
st.shared.u8 [%rd1410], %rs6;
st.shared.u8 [%rd1396], %rs213;

BB24_286:
bar.sync 0;
add.s64 %rd1583, %rd122, %rd377;
ld.shared.f64 %fd111, [%rd1583];
ld.shared.f64 %fd112, [%rd381];
setp.leu.f64	%p226, %fd112, %fd111;
@%p226 bra BB24_288;

cvt.u64.u32	%rd1417, %r42;
add.s64 %rd1419, %rd124, %rd1417;
ld.shared.u8 %rs214, [%rd1419];
setp.ne.s16	%p227, %rs214, 0;
@%p227 bra BB24_290;

BB24_288:
add.s32 %r1259, %r42, 16;
cvt.u64.u32	%rd1420, %r1259;
add.s64 %rd1422, %rd124, %rd1420;
ld.shared.u8 %rs7, [%rd1422];
setp.eq.s16	%p228, %rs7, 0;
@%p228 bra BB24_290;

mul.wide.u32 %rd1602, %r42, 8;
add.s64 %rd1584, %rd122, %rd377;
cvt.u64.u32	%rd1423, %r42;
st.shared.f64 [%rd381], %fd111;
st.shared.f64 [%rd1584], %fd112;
add.s64 %rd1431, %rd123, %rd1602;
ld.shared.u64 %rd1432, [%rd1431];
add.s64 %rd1433, %rd123, %rd377;
ld.shared.u64 %rd1434, [%rd1433];
st.shared.u64 [%rd1431], %rd1434;
st.shared.u64 [%rd1433], %rd1432;
add.s64 %rd1436, %rd124, %rd1423;
ld.shared.u8 %rs215, [%rd1436];
st.shared.u8 [%rd1436], %rs7;
st.shared.u8 [%rd1422], %rs215;

BB24_290:
bar.sync 0;
ld.shared.f64 %fd113, [%rd280];
ld.shared.f64 %fd114, [%rd282];
setp.leu.f64	%p229, %fd114, %fd113;
@%p229 bra BB24_292;

and.b32 %r1249, %r13, 7;
sub.s32 %r1248, %r148, %r1249;
cvt.u64.u32	%rd1443, %r1248;
add.s64 %rd1445, %rd124, %rd1443;
ld.shared.u8 %rs216, [%rd1445];
setp.ne.s16	%p230, %rs216, 0;
@%p230 bra BB24_294;

BB24_292:
and.b32 %r1225, %r13, 7;
sub.s32 %r1224, %r148, %r1225;
add.s32 %r1223, %r1224, 8;
cvt.u64.u32	%rd1446, %r1223;
add.s64 %rd1448, %rd124, %rd1446;
ld.shared.u8 %rs8, [%rd1448];
setp.eq.s16	%p231, %rs8, 0;
@%p231 bra BB24_294;

and.b32 %r1228, %r13, 7;
sub.s32 %r1227, %r148, %r1228;
add.s32 %r1226, %r1227, 8;
mul.wide.u32 %rd1586, %r1226, 8;
mul.wide.u32 %rd1585, %r1227, 8;
cvt.u64.u32	%rd1449, %r1227;
st.shared.f64 [%rd282], %fd113;
st.shared.f64 [%rd280], %fd114;
add.s64 %rd1457, %rd123, %rd1585;
ld.shared.u64 %rd1458, [%rd1457];
add.s64 %rd1459, %rd123, %rd1586;
ld.shared.u64 %rd1460, [%rd1459];
st.shared.u64 [%rd1457], %rd1460;
st.shared.u64 [%rd1459], %rd1458;
add.s64 %rd1462, %rd124, %rd1449;
ld.shared.u8 %rs217, [%rd1462];
st.shared.u8 [%rd1462], %rs8;
st.shared.u8 [%rd1448], %rs217;

BB24_294:
bar.sync 0;
ld.shared.f64 %fd115, [%rd207];
ld.shared.f64 %fd116, [%rd209];
setp.leu.f64	%p232, %fd116, %fd115;
@%p232 bra BB24_296;

and.b32 %r1247, %r13, 3;
sub.s32 %r1246, %r148, %r1247;
cvt.u64.u32	%rd1469, %r1246;
add.s64 %rd1471, %rd124, %rd1469;
ld.shared.u8 %rs218, [%rd1471];
setp.ne.s16	%p233, %rs218, 0;
@%p233 bra BB24_298;

BB24_296:
and.b32 %r1231, %r13, 3;
sub.s32 %r1230, %r148, %r1231;
add.s32 %r1229, %r1230, 4;
cvt.u64.u32	%rd1472, %r1229;
add.s64 %rd1474, %rd124, %rd1472;
ld.shared.u8 %rs9, [%rd1474];
setp.eq.s16	%p234, %rs9, 0;
@%p234 bra BB24_298;

and.b32 %r1234, %r13, 3;
sub.s32 %r1233, %r148, %r1234;
add.s32 %r1232, %r1233, 4;
mul.wide.u32 %rd1588, %r1232, 8;
mul.wide.u32 %rd1587, %r1233, 8;
cvt.u64.u32	%rd1475, %r1233;
st.shared.f64 [%rd209], %fd115;
st.shared.f64 [%rd207], %fd116;
add.s64 %rd1483, %rd123, %rd1587;
ld.shared.u64 %rd1484, [%rd1483];
add.s64 %rd1485, %rd123, %rd1588;
ld.shared.u64 %rd1486, [%rd1485];
st.shared.u64 [%rd1483], %rd1486;
st.shared.u64 [%rd1485], %rd1484;
add.s64 %rd1488, %rd124, %rd1475;
ld.shared.u8 %rs219, [%rd1488];
st.shared.u8 [%rd1488], %rs9;
st.shared.u8 [%rd1474], %rs219;

BB24_298:
bar.sync 0;
ld.shared.f64 %fd117, [%rd160];
ld.shared.f64 %fd118, [%rd162];
setp.leu.f64	%p235, %fd118, %fd117;
@%p235 bra BB24_300;

and.b32 %r1245, %r13, 1;
sub.s32 %r1244, %r148, %r1245;
cvt.u64.u32	%rd1495, %r1244;
add.s64 %rd1497, %rd124, %rd1495;
ld.shared.u8 %rs220, [%rd1497];
setp.ne.s16	%p236, %rs220, 0;
@%p236 bra BB24_302;

BB24_300:
and.b32 %r1237, %r13, 1;
sub.s32 %r1236, %r148, %r1237;
add.s32 %r1235, %r1236, 2;
cvt.u64.u32	%rd1498, %r1235;
add.s64 %rd1500, %rd124, %rd1498;
ld.shared.u8 %rs10, [%rd1500];
setp.eq.s16	%p237, %rs10, 0;
@%p237 bra BB24_302;

and.b32 %r1240, %r13, 1;
sub.s32 %r1239, %r148, %r1240;
add.s32 %r1238, %r1239, 2;
mul.wide.u32 %rd1590, %r1238, 8;
mul.wide.u32 %rd1589, %r1239, 8;
cvt.u64.u32	%rd1501, %r1239;
st.shared.f64 [%rd162], %fd117;
st.shared.f64 [%rd160], %fd118;
add.s64 %rd1509, %rd123, %rd1589;
ld.shared.u64 %rd1510, [%rd1509];
add.s64 %rd1511, %rd123, %rd1590;
ld.shared.u64 %rd1512, [%rd1511];
st.shared.u64 [%rd1509], %rd1512;
st.shared.u64 [%rd1511], %rd1510;
add.s64 %rd1514, %rd124, %rd1501;
ld.shared.u8 %rs221, [%rd1514];
st.shared.u8 [%rd1514], %rs10;
st.shared.u8 [%rd1500], %rs221;

BB24_302:
bar.sync 0;
ld.shared.f64 %fd119, [%rd140+8];
ld.shared.f64 %fd120, [%rd140];
setp.leu.f64	%p238, %fd120, %fd119;
@%p238 bra BB24_304;

cvt.u64.u32	%rd1519, %r148;
add.s64 %rd1521, %rd124, %rd1519;
ld.shared.u8 %rs222, [%rd1521];
setp.ne.s16	%p239, %rs222, 0;
@%p239 bra BB24_306;

BB24_304:
cvt.u64.u32	%rd1522, %r148;
add.s64 %rd1524, %rd124, %rd1522;
ld.shared.u8 %rs11, [%rd1524+1];
setp.eq.s16	%p240, %rs11, 0;
@%p240 bra BB24_306;

mul.wide.u32 %rd1591, %r148, 8;
st.shared.f64 [%rd140], %fd119;
st.shared.f64 [%rd140+8], %fd120;
add.s64 %rd1530, %rd123, %rd1591;
ld.shared.u64 %rd1531, [%rd1530];
ld.shared.u64 %rd1532, [%rd1530+8];
st.shared.u64 [%rd1530], %rd1532;
st.shared.u64 [%rd1530+8], %rd1531;
ld.shared.u8 %rs223, [%rd1524];
st.shared.u8 [%rd1524], %rs11;
st.shared.u8 [%rd1524+1], %rs223;

BB24_306:
ld.param.u64 %rd1593, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1592, %r13;
setp.lt.u64	%p242, %rd1592, %rd1593;
bar.sync 0;
@!%p242 bra BB24_308;
bra.uni BB24_307;

BB24_307:
mov.u32 %r1243, %tid.x;
cvt.s64.s32	%rd1597, %r1243;
mul.wide.s32 %rd1537, %r1243, 8;
add.s64 %rd1539, %rd122, %rd1537;
ld.shared.f64 %fd123, [%rd1539];
ld.local.u64 %rd1540, [%rd2];
cvta.to.global.u64 %rd1541, %rd1540;
mul.lo.s64 %rd1542, %rd1597, %rd78;
add.s64 %rd1543, %rd1542, %rd25;
shl.b64 %rd1544, %rd1543, 3;
add.s64 %rd1545, %rd1541, %rd1544;
st.global.f64 [%rd1545], %fd123;
add.s64 %rd1547, %rd123, %rd1537;
ld.shared.u64 %rd1548, [%rd1547];
ld.local.u64 %rd1549, [%rd3];
cvta.to.global.u64 %rd1550, %rd1549;
mul.lo.s64 %rd1551, %rd1597, %rd79;
add.s64 %rd1552, %rd1551, %rd42;
shl.b64 %rd1553, %rd1552, 3;
add.s64 %rd1554, %rd1550, %rd1553;
st.global.u64 [%rd1554], %rd1548;

BB24_308:
add.s32 %r1241, %r13, 1024;
ld.param.u64 %rd1595, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1594, %r1241;
setp.ge.u64	%p243, %rd1594, %rd1595;
@%p243 bra BB24_310;

add.s32 %r1242, %r13, 1024;
cvt.s64.s32	%rd1596, %r1242;
mul.wide.s32 %rd1556, %r13, 8;
add.s64 %rd1558, %rd122, %rd1556;
ld.shared.f64 %fd124, [%rd1558+8192];
ld.local.u64 %rd1559, [%rd2];
cvta.to.global.u64 %rd1560, %rd1559;
mul.lo.s64 %rd1562, %rd1596, %rd78;
add.s64 %rd1563, %rd1562, %rd25;
shl.b64 %rd1564, %rd1563, 3;
add.s64 %rd1565, %rd1560, %rd1564;
st.global.f64 [%rd1565], %fd124;
add.s64 %rd1567, %rd123, %rd1556;
ld.shared.u64 %rd1568, [%rd1567+8192];
ld.local.u64 %rd1569, [%rd3];
cvta.to.global.u64 %rd1570, %rd1569;
mul.lo.s64 %rd1571, %rd1596, %rd79;
add.s64 %rd1572, %rd1571, %rd42;
shl.b64 %rd1573, %rd1572, 3;
add.s64 %rd1574, %rd1570, %rd1573;
st.global.u64 [%rd1574], %rd1568;

BB24_310:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot25[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<244>;
.reg .b16 %rs<224>;
.reg .b32 %r<1382>;
.reg .f64 %fd<127>;
.reg .b64 %rd<1710>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1709, __local_depot25;
cvta.local.u64 %SP, %rd1709;
ld.param.u64 %rd76, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd77, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd78, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd79, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd80, %SP, 0;
cvta.to.local.u64 %rd2, %rd80;
add.u64 %rd81, %SP, 416;
cvta.to.local.u64 %rd3, %rd81;
mov.u32 %r1330, 0;
mov.pred %p4, 0;
@%p4 bra BB25_2;

BB25_1:
mul.wide.s32 %rd82, %r1330, 8;
add.s64 %rd83, %rd4, %rd82;
ld.param.u64 %rd84, [%rd83];
add.s64 %rd85, %rd2, %rd82;
st.local.u64 [%rd85], %rd84;
add.s32 %r1330, %r1330, 1;
setp.lt.u32	%p5, %r1330, 52;
@%p5 bra BB25_1;

BB25_2:
mov.u32 %r1331, 0;
@%p4 bra BB25_4;

BB25_3:
mul.wide.s32 %rd86, %r1331, 8;
add.s64 %rd87, %rd1, %rd86;
ld.param.u64 %rd88, [%rd87];
add.s64 %rd89, %rd3, %rd86;
st.local.u64 [%rd89], %rd88;
add.s32 %r1331, %r1331, 1;
setp.lt.u32	%p7, %r1331, 52;
@%p7 bra BB25_3;

BB25_4:
mov.u32 %r132, %nctaid.y;
mov.u32 %r133, %ctaid.z;
mov.u32 %r134, %ctaid.y;
mad.lo.s32 %r135, %r132, %r133, %r134;
mov.u32 %r136, %nctaid.x;
mov.u32 %r137, %ctaid.x;
mad.lo.s32 %r138, %r135, %r136, %r137;
cvt.u64.u32	%rd8, %r138;
setp.ge.u64	%p8, %rd8, %rd76;
@%p8 bra BB25_310;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1332, %r5, -1;
mov.u64 %rd90, 0;
setp.lt.s32	%p9, %r1332, 1;
mov.u64 %rd1697, %rd8;
mov.u64 %rd1705, %rd90;
@%p9 bra BB25_11;

mul.wide.s32 %rd92, %r5, 8;
add.s64 %rd1683, %rd2, %rd92;
mov.u64 %rd1706, 0;
mov.u64 %rd1698, %rd8;

BB25_7:
ld.local.u64 %rd14, [%rd1683];
or.b64 %rd93, %rd1698, %rd14;
and.b64 %rd94, %rd93, -4294967296;
setp.eq.s64	%p10, %rd94, 0;
@%p10 bra BB25_9;
bra.uni BB25_8;

BB25_9:
cvt.u32.u64	%r139, %rd14;
cvt.u32.u64	%r140, %rd1698;
div.u32 %r141, %r140, %r139;
rem.u32 %r142, %r140, %r139;
cvt.u64.u32	%rd1699, %r141;
cvt.u64.u32	%rd1684, %r142;
bra.uni BB25_10;

BB25_8:
div.u64 %rd1699, %rd1698, %rd14;
rem.u64 %rd1684, %rd1698, %rd14;

BB25_10:
mov.u64 %rd1698, %rd1699;
ld.local.u64 %rd95, [%rd1683+200];
mul.lo.s64 %rd96, %rd95, %rd1684;
add.s64 %rd1706, %rd96, %rd1706;
add.s64 %rd1683, %rd1683, -8;
add.s32 %r1332, %r1332, -1;
setp.gt.s32	%p11, %r1332, 0;
mov.u64 %rd1691, %rd1698;
mov.u64 %rd1697, %rd1691;
mov.u64 %rd1700, %rd1706;
mov.u64 %rd1705, %rd1700;
@%p11 bra BB25_7;

BB25_11:
mov.u64 %rd24, %rd1705;
mov.u64 %rd23, %rd1697;
ld.local.u64 %rd98, [%rd2+208];
mul.lo.s64 %rd99, %rd98, %rd23;
add.s64 %rd25, %rd99, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1333, %r9, -1;
setp.lt.s32	%p12, %r1333, 1;
mov.u64 %rd1694, %rd8;
mov.u64 %rd1703, %rd90;
@%p12 bra BB25_17;

mul.wide.s32 %rd101, %r9, 8;
add.s64 %rd1685, %rd3, %rd101;
mov.u64 %rd1704, 0;
mov.u64 %rd1695, %rd8;

BB25_13:
ld.local.u64 %rd31, [%rd1685];
or.b64 %rd102, %rd1695, %rd31;
and.b64 %rd103, %rd102, -4294967296;
setp.eq.s64	%p13, %rd103, 0;
@%p13 bra BB25_15;
bra.uni BB25_14;

BB25_15:
cvt.u32.u64	%r143, %rd31;
cvt.u32.u64	%r144, %rd1695;
div.u32 %r145, %r144, %r143;
rem.u32 %r146, %r144, %r143;
cvt.u64.u32	%rd1696, %r145;
cvt.u64.u32	%rd1686, %r146;
bra.uni BB25_16;

BB25_14:
div.u64 %rd1696, %rd1695, %rd31;
rem.u64 %rd1686, %rd1695, %rd31;

BB25_16:
mov.u64 %rd1695, %rd1696;
ld.local.u64 %rd104, [%rd1685+200];
mul.lo.s64 %rd105, %rd104, %rd1686;
add.s64 %rd1704, %rd105, %rd1704;
add.s64 %rd1685, %rd1685, -8;
add.s32 %r1333, %r1333, -1;
setp.gt.s32	%p14, %r1333, 0;
mov.u64 %rd1694, %rd1695;
mov.u64 %rd1703, %rd1704;
@%p14 bra BB25_13;

BB25_17:
ld.local.u64 %rd106, [%rd3+208];
mul.lo.s64 %rd107, %rd106, %rd1694;
add.s64 %rd42, %rd107, %rd1703;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd77;
mov.f64 %fd125, 0d0000000000000000;
setp.ge.u64	%p15, %rd43, %rd77;
@%p15 bra BB25_19;

ld.local.u64 %rd108, [%rd2];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd43, %rd78;
add.s64 %rd111, %rd110, %rd25;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd113, %rd109, %rd112;
ld.global.f64 %fd125, [%rd113];

BB25_19:
mov.u64 %rd1707, 0;
@%p15 bra BB25_21;

ld.local.u64 %rd115, [%rd3];
cvta.to.global.u64 %rd116, %rd115;
mul.lo.s64 %rd117, %rd43, %rd79;
add.s64 %rd118, %rd117, %rd42;
shl.b64 %rd119, %rd118, 3;
add.s64 %rd120, %rd116, %rd119;
ld.global.u64 %rd1707, [%rd120];

BB25_21:
add.s32 %r147, %r13, 1024;
selp.u16	%rs12, 1, 0, %p1;
shl.b64 %rd121, %rd43, 3;
mov.u64 %rd122, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd122, %rd121;
st.shared.f64 [%rd46], %fd125;
mov.u64 %rd123, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd123, %rd121;
st.shared.u64 [%rd47], %rd1707;
mov.u64 %rd124, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd124, %rd43;
st.shared.u8 [%rd48], %rs12;
cvt.s64.s32	%rd49, %r147;
setp.lt.u64	%p2, %rd49, %rd77;
mov.f64 %fd126, 0d0000000000000000;
setp.ge.u64	%p17, %rd49, %rd77;
@%p17 bra BB25_23;

ld.local.u64 %rd125, [%rd2];
cvta.to.global.u64 %rd126, %rd125;
mul.lo.s64 %rd127, %rd49, %rd78;
add.s64 %rd128, %rd127, %rd25;
shl.b64 %rd129, %rd128, 3;
add.s64 %rd130, %rd126, %rd129;
ld.global.f64 %fd126, [%rd130];

BB25_23:
mov.u64 %rd1708, 0;
@%p17 bra BB25_25;

ld.local.u64 %rd132, [%rd3];
cvta.to.global.u64 %rd133, %rd132;
mul.lo.s64 %rd134, %rd49, %rd79;
add.s64 %rd135, %rd134, %rd42;
shl.b64 %rd136, %rd135, 3;
add.s64 %rd137, %rd133, %rd136;
ld.global.u64 %rd1708, [%rd137];

BB25_25:
selp.u16	%rs13, 1, 0, %p2;
st.shared.f64 [%rd46+8192], %fd126;
st.shared.u64 [%rd47+8192], %rd1708;
st.shared.u8 [%rd48+1024], %rs13;
bar.sync 0;
shl.b32 %r148, %r13, 1;
mul.wide.u32 %rd138, %r148, 8;
add.s64 %rd140, %rd122, %rd138;
ld.shared.f64 %fd5, [%rd140+8];
ld.shared.f64 %fd6, [%rd140];
setp.geu.f64	%p19, %fd6, %fd5;
@%p19 bra BB25_27;

cvt.u64.u32	%rd141, %r148;
add.s64 %rd143, %rd124, %rd141;
ld.shared.u8 %rs14, [%rd143];
mov.u32 %r1334, 1;
setp.ne.s16	%p20, %rs14, 0;
@%p20 bra BB25_28;

BB25_27:
cvt.u64.u32	%rd144, %r148;
add.s64 %rd146, %rd124, %rd144;
ld.shared.u8 %rs15, [%rd146+1];
setp.eq.s16	%p21, %rs15, 0;
selp.u32	%r1334, 1, 0, %p21;

BB25_28:
and.b32 %r154, %r13, 1;
setp.ne.s32	%p22, %r1334, %r154;
@%p22 bra BB25_30;

add.s64 %rd149, %rd123, %rd138;
cvt.u64.u32	%rd150, %r148;
st.shared.f64 [%rd140], %fd5;
st.shared.f64 [%rd140+8], %fd6;
ld.shared.u64 %rd154, [%rd149];
ld.shared.u64 %rd155, [%rd149+8];
st.shared.u64 [%rd149], %rd155;
st.shared.u64 [%rd149+8], %rd154;
add.s64 %rd157, %rd124, %rd150;
ld.shared.u8 %rs16, [%rd157];
ld.shared.u8 %rs17, [%rd157+1];
st.shared.u8 [%rd157], %rs17;
st.shared.u8 [%rd157+1], %rs16;

BB25_30:
bar.sync 0;
sub.s32 %r18, %r148, %r154;
add.s32 %r160, %r18, 2;
mul.wide.u32 %rd158, %r160, 8;
add.s64 %rd160, %rd122, %rd158;
mul.wide.u32 %rd161, %r18, 8;
add.s64 %rd162, %rd122, %rd161;
ld.shared.f64 %fd7, [%rd160];
ld.shared.f64 %fd8, [%rd162];
setp.geu.f64	%p23, %fd8, %fd7;
@%p23 bra BB25_32;

cvt.u64.u32	%rd163, %r18;
add.s64 %rd165, %rd124, %rd163;
ld.shared.u8 %rs18, [%rd165];
mov.u32 %r1335, 1;
setp.ne.s16	%p24, %rs18, 0;
@%p24 bra BB25_33;

BB25_32:
cvt.u64.u32	%rd166, %r160;
add.s64 %rd168, %rd124, %rd166;
ld.shared.u8 %rs19, [%rd168];
setp.eq.s16	%p25, %rs19, 0;
selp.u32	%r1335, 1, 0, %p25;

BB25_33:
bfe.u32 %r172, %r13, 1, 1;
setp.ne.s32	%p26, %r1335, %r172;
@%p26 bra BB25_35;

add.s64 %rd171, %rd123, %rd161;
add.s64 %rd173, %rd123, %rd158;
cvt.u64.u32	%rd174, %r18;
st.shared.f64 [%rd162], %fd7;
cvt.u64.u32	%rd178, %r160;
st.shared.f64 [%rd160], %fd8;
ld.shared.u64 %rd181, [%rd171];
ld.shared.u64 %rd182, [%rd173];
st.shared.u64 [%rd171], %rd182;
st.shared.u64 [%rd173], %rd181;
add.s64 %rd184, %rd124, %rd174;
ld.shared.u8 %rs20, [%rd184];
add.s64 %rd185, %rd124, %rd178;
ld.shared.u8 %rs21, [%rd185];
st.shared.u8 [%rd184], %rs21;
st.shared.u8 [%rd185], %rs20;

BB25_35:
bar.sync 0;
ld.shared.f64 %fd9, [%rd140+8];
ld.shared.f64 %fd10, [%rd140];
setp.geu.f64	%p27, %fd10, %fd9;
@%p27 bra BB25_37;

cvt.u64.u32	%rd189, %r148;
add.s64 %rd191, %rd124, %rd189;
ld.shared.u8 %rs22, [%rd191];
mov.u32 %r1336, 1;
setp.ne.s16	%p28, %rs22, 0;
@%p28 bra BB25_38;

BB25_37:
cvt.u64.u32	%rd192, %r148;
add.s64 %rd194, %rd124, %rd192;
ld.shared.u8 %rs23, [%rd194+1];
setp.eq.s16	%p29, %rs23, 0;
selp.u32	%r1336, 1, 0, %p29;

BB25_38:
bfe.u32 %r187, %r13, 1, 1;
setp.ne.s32	%p30, %r1336, %r187;
@%p30 bra BB25_40;

cvt.u64.u32	%rd195, %r148;
st.shared.f64 [%rd140], %fd9;
st.shared.f64 [%rd140+8], %fd10;
add.s64 %rd200, %rd123, %rd138;
ld.shared.u64 %rd201, [%rd200];
ld.shared.u64 %rd202, [%rd200+8];
st.shared.u64 [%rd200], %rd202;
st.shared.u64 [%rd200+8], %rd201;
add.s64 %rd204, %rd124, %rd195;
ld.shared.u8 %rs24, [%rd204];
ld.shared.u8 %rs25, [%rd204+1];
st.shared.u8 [%rd204], %rs25;
st.shared.u8 [%rd204+1], %rs24;

BB25_40:
bar.sync 0;
and.b32 %r190, %r13, 3;
sub.s32 %r24, %r148, %r190;
add.s32 %r192, %r24, 4;
mul.wide.u32 %rd205, %r192, 8;
add.s64 %rd207, %rd122, %rd205;
mul.wide.u32 %rd208, %r24, 8;
add.s64 %rd209, %rd122, %rd208;
ld.shared.f64 %fd11, [%rd207];
ld.shared.f64 %fd12, [%rd209];
setp.geu.f64	%p31, %fd12, %fd11;
@%p31 bra BB25_42;

cvt.u64.u32	%rd210, %r24;
add.s64 %rd212, %rd124, %rd210;
ld.shared.u8 %rs26, [%rd212];
mov.u32 %r1337, 1;
setp.ne.s16	%p32, %rs26, 0;
@%p32 bra BB25_43;

BB25_42:
cvt.u64.u32	%rd213, %r192;
add.s64 %rd215, %rd124, %rd213;
ld.shared.u8 %rs27, [%rd215];
setp.eq.s16	%p33, %rs27, 0;
selp.u32	%r1337, 1, 0, %p33;

BB25_43:
bfe.u32 %r204, %r13, 2, 1;
setp.ne.s32	%p34, %r1337, %r204;
@%p34 bra BB25_45;

add.s64 %rd218, %rd123, %rd208;
add.s64 %rd220, %rd123, %rd205;
cvt.u64.u32	%rd221, %r24;
st.shared.f64 [%rd209], %fd11;
cvt.u64.u32	%rd225, %r192;
st.shared.f64 [%rd207], %fd12;
ld.shared.u64 %rd228, [%rd218];
ld.shared.u64 %rd229, [%rd220];
st.shared.u64 [%rd218], %rd229;
st.shared.u64 [%rd220], %rd228;
add.s64 %rd231, %rd124, %rd221;
ld.shared.u8 %rs28, [%rd231];
add.s64 %rd232, %rd124, %rd225;
ld.shared.u8 %rs29, [%rd232];
st.shared.u8 [%rd231], %rs29;
st.shared.u8 [%rd232], %rs28;

BB25_45:
bar.sync 0;
ld.shared.f64 %fd13, [%rd160];
ld.shared.f64 %fd14, [%rd162];
setp.geu.f64	%p35, %fd14, %fd13;
@%p35 bra BB25_47;

cvt.u64.u32	%rd238, %r18;
add.s64 %rd240, %rd124, %rd238;
ld.shared.u8 %rs30, [%rd240];
mov.u32 %r1338, 1;
setp.ne.s16	%p36, %rs30, 0;
@%p36 bra BB25_48;

BB25_47:
cvt.u64.u32	%rd241, %r160;
add.s64 %rd243, %rd124, %rd241;
ld.shared.u8 %rs31, [%rd243];
setp.eq.s16	%p37, %rs31, 0;
selp.u32	%r1338, 1, 0, %p37;

BB25_48:
bfe.u32 %r227, %r13, 2, 1;
setp.ne.s32	%p38, %r1338, %r227;
@%p38 bra BB25_50;

cvt.u64.u32	%rd244, %r18;
st.shared.f64 [%rd162], %fd13;
cvt.u64.u32	%rd248, %r160;
st.shared.f64 [%rd160], %fd14;
add.s64 %rd252, %rd123, %rd161;
ld.shared.u64 %rd253, [%rd252];
add.s64 %rd254, %rd123, %rd158;
ld.shared.u64 %rd255, [%rd254];
st.shared.u64 [%rd252], %rd255;
st.shared.u64 [%rd254], %rd253;
add.s64 %rd257, %rd124, %rd244;
ld.shared.u8 %rs32, [%rd257];
add.s64 %rd258, %rd124, %rd248;
ld.shared.u8 %rs33, [%rd258];
st.shared.u8 [%rd257], %rs33;
st.shared.u8 [%rd258], %rs32;

BB25_50:
bar.sync 0;
ld.shared.f64 %fd15, [%rd140+8];
ld.shared.f64 %fd16, [%rd140];
setp.geu.f64	%p39, %fd16, %fd15;
@%p39 bra BB25_52;

cvt.u64.u32	%rd262, %r148;
add.s64 %rd264, %rd124, %rd262;
ld.shared.u8 %rs34, [%rd264];
mov.u32 %r1339, 1;
setp.ne.s16	%p40, %rs34, 0;
@%p40 bra BB25_53;

BB25_52:
cvt.u64.u32	%rd265, %r148;
add.s64 %rd267, %rd124, %rd265;
ld.shared.u8 %rs35, [%rd267+1];
setp.eq.s16	%p41, %rs35, 0;
selp.u32	%r1339, 1, 0, %p41;

BB25_53:
bfe.u32 %r241, %r13, 2, 1;
setp.ne.s32	%p42, %r1339, %r241;
@%p42 bra BB25_55;

cvt.u64.u32	%rd268, %r148;
st.shared.f64 [%rd140], %fd15;
st.shared.f64 [%rd140+8], %fd16;
add.s64 %rd273, %rd123, %rd138;
ld.shared.u64 %rd274, [%rd273];
ld.shared.u64 %rd275, [%rd273+8];
st.shared.u64 [%rd273], %rd275;
st.shared.u64 [%rd273+8], %rd274;
add.s64 %rd277, %rd124, %rd268;
ld.shared.u8 %rs36, [%rd277];
ld.shared.u8 %rs37, [%rd277+1];
st.shared.u8 [%rd277], %rs37;
st.shared.u8 [%rd277+1], %rs36;

BB25_55:
bar.sync 0;
and.b32 %r244, %r13, 7;
sub.s32 %r32, %r148, %r244;
add.s32 %r246, %r32, 8;
mul.wide.u32 %rd278, %r246, 8;
add.s64 %rd280, %rd122, %rd278;
mul.wide.u32 %rd281, %r32, 8;
add.s64 %rd282, %rd122, %rd281;
ld.shared.f64 %fd17, [%rd280];
ld.shared.f64 %fd18, [%rd282];
setp.geu.f64	%p43, %fd18, %fd17;
@%p43 bra BB25_57;

cvt.u64.u32	%rd283, %r32;
add.s64 %rd285, %rd124, %rd283;
ld.shared.u8 %rs38, [%rd285];
mov.u32 %r1340, 1;
setp.ne.s16	%p44, %rs38, 0;
@%p44 bra BB25_58;

BB25_57:
cvt.u64.u32	%rd286, %r246;
add.s64 %rd288, %rd124, %rd286;
ld.shared.u8 %rs39, [%rd288];
setp.eq.s16	%p45, %rs39, 0;
selp.u32	%r1340, 1, 0, %p45;

BB25_58:
bfe.u32 %r258, %r13, 3, 1;
setp.ne.s32	%p46, %r1340, %r258;
@%p46 bra BB25_60;

add.s64 %rd291, %rd123, %rd281;
add.s64 %rd293, %rd123, %rd278;
cvt.u64.u32	%rd294, %r32;
st.shared.f64 [%rd282], %fd17;
cvt.u64.u32	%rd298, %r246;
st.shared.f64 [%rd280], %fd18;
ld.shared.u64 %rd301, [%rd291];
ld.shared.u64 %rd302, [%rd293];
st.shared.u64 [%rd291], %rd302;
st.shared.u64 [%rd293], %rd301;
add.s64 %rd304, %rd124, %rd294;
ld.shared.u8 %rs40, [%rd304];
add.s64 %rd305, %rd124, %rd298;
ld.shared.u8 %rs41, [%rd305];
st.shared.u8 [%rd304], %rs41;
st.shared.u8 [%rd305], %rs40;

BB25_60:
bar.sync 0;
ld.shared.f64 %fd19, [%rd207];
ld.shared.f64 %fd20, [%rd209];
setp.geu.f64	%p47, %fd20, %fd19;
@%p47 bra BB25_62;

cvt.u64.u32	%rd311, %r24;
add.s64 %rd313, %rd124, %rd311;
ld.shared.u8 %rs42, [%rd313];
mov.u32 %r1341, 1;
setp.ne.s16	%p48, %rs42, 0;
@%p48 bra BB25_63;

BB25_62:
cvt.u64.u32	%rd314, %r192;
add.s64 %rd316, %rd124, %rd314;
ld.shared.u8 %rs43, [%rd316];
setp.eq.s16	%p49, %rs43, 0;
selp.u32	%r1341, 1, 0, %p49;

BB25_63:
bfe.u32 %r281, %r13, 3, 1;
setp.ne.s32	%p50, %r1341, %r281;
@%p50 bra BB25_65;

mul.wide.u32 %rd1679, %r192, 8;
mul.wide.u32 %rd1678, %r24, 8;
cvt.u64.u32	%rd317, %r24;
st.shared.f64 [%rd209], %fd19;
cvt.u64.u32	%rd321, %r192;
st.shared.f64 [%rd207], %fd20;
add.s64 %rd325, %rd123, %rd1678;
ld.shared.u64 %rd326, [%rd325];
add.s64 %rd327, %rd123, %rd1679;
ld.shared.u64 %rd328, [%rd327];
st.shared.u64 [%rd325], %rd328;
st.shared.u64 [%rd327], %rd326;
add.s64 %rd330, %rd124, %rd317;
ld.shared.u8 %rs44, [%rd330];
add.s64 %rd331, %rd124, %rd321;
ld.shared.u8 %rs45, [%rd331];
st.shared.u8 [%rd330], %rs45;
st.shared.u8 [%rd331], %rs44;

BB25_65:
bar.sync 0;
ld.shared.f64 %fd21, [%rd160];
ld.shared.f64 %fd22, [%rd162];
setp.geu.f64	%p51, %fd22, %fd21;
@%p51 bra BB25_67;

cvt.u64.u32	%rd337, %r18;
add.s64 %rd339, %rd124, %rd337;
ld.shared.u8 %rs46, [%rd339];
mov.u32 %r1342, 1;
setp.ne.s16	%p52, %rs46, 0;
@%p52 bra BB25_68;

BB25_67:
cvt.u64.u32	%rd340, %r160;
add.s64 %rd342, %rd124, %rd340;
ld.shared.u8 %rs47, [%rd342];
setp.eq.s16	%p53, %rs47, 0;
selp.u32	%r1342, 1, 0, %p53;

BB25_68:
bfe.u32 %r303, %r13, 3, 1;
setp.ne.s32	%p54, %r1342, %r303;
@%p54 bra BB25_70;

mul.wide.u32 %rd1677, %r160, 8;
mul.wide.u32 %rd1676, %r18, 8;
cvt.u64.u32	%rd343, %r18;
st.shared.f64 [%rd162], %fd21;
cvt.u64.u32	%rd347, %r160;
st.shared.f64 [%rd160], %fd22;
add.s64 %rd351, %rd123, %rd1676;
ld.shared.u64 %rd352, [%rd351];
add.s64 %rd353, %rd123, %rd1677;
ld.shared.u64 %rd354, [%rd353];
st.shared.u64 [%rd351], %rd354;
st.shared.u64 [%rd353], %rd352;
add.s64 %rd356, %rd124, %rd343;
ld.shared.u8 %rs48, [%rd356];
add.s64 %rd357, %rd124, %rd347;
ld.shared.u8 %rs49, [%rd357];
st.shared.u8 [%rd356], %rs49;
st.shared.u8 [%rd357], %rs48;

BB25_70:
bar.sync 0;
ld.shared.f64 %fd23, [%rd140+8];
ld.shared.f64 %fd24, [%rd140];
setp.geu.f64	%p55, %fd24, %fd23;
@%p55 bra BB25_72;

cvt.u64.u32	%rd361, %r148;
add.s64 %rd363, %rd124, %rd361;
ld.shared.u8 %rs50, [%rd363];
mov.u32 %r1343, 1;
setp.ne.s16	%p56, %rs50, 0;
@%p56 bra BB25_73;

BB25_72:
cvt.u64.u32	%rd364, %r148;
add.s64 %rd366, %rd124, %rd364;
ld.shared.u8 %rs51, [%rd366+1];
setp.eq.s16	%p57, %rs51, 0;
selp.u32	%r1343, 1, 0, %p57;

BB25_73:
bfe.u32 %r317, %r13, 3, 1;
setp.ne.s32	%p58, %r1343, %r317;
@%p58 bra BB25_75;

mul.wide.u32 %rd1675, %r148, 8;
cvt.u64.u32	%rd367, %r148;
st.shared.f64 [%rd140], %fd23;
st.shared.f64 [%rd140+8], %fd24;
add.s64 %rd372, %rd123, %rd1675;
ld.shared.u64 %rd373, [%rd372];
ld.shared.u64 %rd374, [%rd372+8];
st.shared.u64 [%rd372], %rd374;
st.shared.u64 [%rd372+8], %rd373;
add.s64 %rd376, %rd124, %rd367;
ld.shared.u8 %rs52, [%rd376];
ld.shared.u8 %rs53, [%rd376+1];
st.shared.u8 [%rd376], %rs53;
st.shared.u8 [%rd376+1], %rs52;

BB25_75:
bar.sync 0;
and.b32 %r320, %r13, 15;
sub.s32 %r42, %r148, %r320;
add.s32 %r322, %r42, 16;
mul.wide.u32 %rd377, %r322, 8;
add.s64 %rd379, %rd122, %rd377;
mul.wide.u32 %rd380, %r42, 8;
add.s64 %rd381, %rd122, %rd380;
ld.shared.f64 %fd25, [%rd379];
ld.shared.f64 %fd26, [%rd381];
setp.geu.f64	%p59, %fd26, %fd25;
@%p59 bra BB25_77;

cvt.u64.u32	%rd382, %r42;
add.s64 %rd384, %rd124, %rd382;
ld.shared.u8 %rs54, [%rd384];
mov.u32 %r1344, 1;
setp.ne.s16	%p60, %rs54, 0;
@%p60 bra BB25_78;

BB25_77:
cvt.u64.u32	%rd385, %r322;
add.s64 %rd387, %rd124, %rd385;
ld.shared.u8 %rs55, [%rd387];
setp.eq.s16	%p61, %rs55, 0;
selp.u32	%r1344, 1, 0, %p61;

BB25_78:
bfe.u32 %r334, %r13, 4, 1;
setp.ne.s32	%p62, %r1344, %r334;
@%p62 bra BB25_80;

mul.wide.u32 %rd1666, %r42, 8;
add.s64 %rd390, %rd123, %rd1666;
add.s64 %rd392, %rd123, %rd377;
cvt.u64.u32	%rd393, %r42;
st.shared.f64 [%rd381], %fd25;
cvt.u64.u32	%rd397, %r322;
st.shared.f64 [%rd379], %fd26;
ld.shared.u64 %rd400, [%rd390];
ld.shared.u64 %rd401, [%rd392];
st.shared.u64 [%rd390], %rd401;
st.shared.u64 [%rd392], %rd400;
add.s64 %rd403, %rd124, %rd393;
ld.shared.u8 %rs56, [%rd403];
add.s64 %rd404, %rd124, %rd397;
ld.shared.u8 %rs57, [%rd404];
st.shared.u8 [%rd403], %rs57;
st.shared.u8 [%rd404], %rs56;

BB25_80:
bar.sync 0;
ld.shared.f64 %fd27, [%rd280];
ld.shared.f64 %fd28, [%rd282];
setp.geu.f64	%p63, %fd28, %fd27;
@%p63 bra BB25_82;

cvt.u64.u32	%rd410, %r32;
add.s64 %rd412, %rd124, %rd410;
ld.shared.u8 %rs58, [%rd412];
mov.u32 %r1345, 1;
setp.ne.s16	%p64, %rs58, 0;
@%p64 bra BB25_83;

BB25_82:
cvt.u64.u32	%rd413, %r246;
add.s64 %rd415, %rd124, %rd413;
ld.shared.u8 %rs59, [%rd415];
setp.eq.s16	%p65, %rs59, 0;
selp.u32	%r1345, 1, 0, %p65;

BB25_83:
bfe.u32 %r357, %r13, 4, 1;
setp.ne.s32	%p66, %r1345, %r357;
@%p66 bra BB25_85;

mul.wide.u32 %rd1665, %r246, 8;
mul.wide.u32 %rd1664, %r32, 8;
cvt.u64.u32	%rd416, %r32;
st.shared.f64 [%rd282], %fd27;
cvt.u64.u32	%rd420, %r246;
st.shared.f64 [%rd280], %fd28;
add.s64 %rd424, %rd123, %rd1664;
ld.shared.u64 %rd425, [%rd424];
add.s64 %rd426, %rd123, %rd1665;
ld.shared.u64 %rd427, [%rd426];
st.shared.u64 [%rd424], %rd427;
st.shared.u64 [%rd426], %rd425;
add.s64 %rd429, %rd124, %rd416;
ld.shared.u8 %rs60, [%rd429];
add.s64 %rd430, %rd124, %rd420;
ld.shared.u8 %rs61, [%rd430];
st.shared.u8 [%rd429], %rs61;
st.shared.u8 [%rd430], %rs60;

BB25_85:
bar.sync 0;
ld.shared.f64 %fd29, [%rd207];
ld.shared.f64 %fd30, [%rd209];
setp.geu.f64	%p67, %fd30, %fd29;
@%p67 bra BB25_87;

cvt.u64.u32	%rd436, %r24;
add.s64 %rd438, %rd124, %rd436;
ld.shared.u8 %rs62, [%rd438];
mov.u32 %r1346, 1;
setp.ne.s16	%p68, %rs62, 0;
@%p68 bra BB25_88;

BB25_87:
cvt.u64.u32	%rd439, %r192;
add.s64 %rd441, %rd124, %rd439;
ld.shared.u8 %rs63, [%rd441];
setp.eq.s16	%p69, %rs63, 0;
selp.u32	%r1346, 1, 0, %p69;

BB25_88:
bfe.u32 %r379, %r13, 4, 1;
setp.ne.s32	%p70, %r1346, %r379;
@%p70 bra BB25_90;

mul.wide.u32 %rd1663, %r192, 8;
mul.wide.u32 %rd1662, %r24, 8;
cvt.u64.u32	%rd442, %r24;
st.shared.f64 [%rd209], %fd29;
cvt.u64.u32	%rd446, %r192;
st.shared.f64 [%rd207], %fd30;
add.s64 %rd450, %rd123, %rd1662;
ld.shared.u64 %rd451, [%rd450];
add.s64 %rd452, %rd123, %rd1663;
ld.shared.u64 %rd453, [%rd452];
st.shared.u64 [%rd450], %rd453;
st.shared.u64 [%rd452], %rd451;
add.s64 %rd455, %rd124, %rd442;
ld.shared.u8 %rs64, [%rd455];
add.s64 %rd456, %rd124, %rd446;
ld.shared.u8 %rs65, [%rd456];
st.shared.u8 [%rd455], %rs65;
st.shared.u8 [%rd456], %rs64;

BB25_90:
bar.sync 0;
ld.shared.f64 %fd31, [%rd160];
ld.shared.f64 %fd32, [%rd162];
setp.geu.f64	%p71, %fd32, %fd31;
@%p71 bra BB25_92;

cvt.u64.u32	%rd462, %r18;
add.s64 %rd464, %rd124, %rd462;
ld.shared.u8 %rs66, [%rd464];
mov.u32 %r1347, 1;
setp.ne.s16	%p72, %rs66, 0;
@%p72 bra BB25_93;

BB25_92:
cvt.u64.u32	%rd465, %r160;
add.s64 %rd467, %rd124, %rd465;
ld.shared.u8 %rs67, [%rd467];
setp.eq.s16	%p73, %rs67, 0;
selp.u32	%r1347, 1, 0, %p73;

BB25_93:
bfe.u32 %r401, %r13, 4, 1;
setp.ne.s32	%p74, %r1347, %r401;
@%p74 bra BB25_95;

mul.wide.u32 %rd1661, %r160, 8;
mul.wide.u32 %rd1660, %r18, 8;
cvt.u64.u32	%rd468, %r18;
st.shared.f64 [%rd162], %fd31;
cvt.u64.u32	%rd472, %r160;
st.shared.f64 [%rd160], %fd32;
add.s64 %rd476, %rd123, %rd1660;
ld.shared.u64 %rd477, [%rd476];
add.s64 %rd478, %rd123, %rd1661;
ld.shared.u64 %rd479, [%rd478];
st.shared.u64 [%rd476], %rd479;
st.shared.u64 [%rd478], %rd477;
add.s64 %rd481, %rd124, %rd468;
ld.shared.u8 %rs68, [%rd481];
add.s64 %rd482, %rd124, %rd472;
ld.shared.u8 %rs69, [%rd482];
st.shared.u8 [%rd481], %rs69;
st.shared.u8 [%rd482], %rs68;

BB25_95:
bar.sync 0;
ld.shared.f64 %fd33, [%rd140+8];
ld.shared.f64 %fd34, [%rd140];
setp.geu.f64	%p75, %fd34, %fd33;
@%p75 bra BB25_97;

cvt.u64.u32	%rd486, %r148;
add.s64 %rd488, %rd124, %rd486;
ld.shared.u8 %rs70, [%rd488];
mov.u32 %r1348, 1;
setp.ne.s16	%p76, %rs70, 0;
@%p76 bra BB25_98;

BB25_97:
cvt.u64.u32	%rd489, %r148;
add.s64 %rd491, %rd124, %rd489;
ld.shared.u8 %rs71, [%rd491+1];
setp.eq.s16	%p77, %rs71, 0;
selp.u32	%r1348, 1, 0, %p77;

BB25_98:
bfe.u32 %r415, %r13, 4, 1;
setp.ne.s32	%p78, %r1348, %r415;
@%p78 bra BB25_100;

mul.wide.u32 %rd1659, %r148, 8;
cvt.u64.u32	%rd492, %r148;
st.shared.f64 [%rd140], %fd33;
st.shared.f64 [%rd140+8], %fd34;
add.s64 %rd497, %rd123, %rd1659;
ld.shared.u64 %rd498, [%rd497];
ld.shared.u64 %rd499, [%rd497+8];
st.shared.u64 [%rd497], %rd499;
st.shared.u64 [%rd497+8], %rd498;
add.s64 %rd501, %rd124, %rd492;
ld.shared.u8 %rs72, [%rd501];
ld.shared.u8 %rs73, [%rd501+1];
st.shared.u8 [%rd501], %rs73;
st.shared.u8 [%rd501+1], %rs72;

BB25_100:
bar.sync 0;
and.b32 %r418, %r13, 31;
sub.s32 %r54, %r148, %r418;
add.s32 %r420, %r54, 32;
mul.wide.u32 %rd502, %r420, 8;
add.s64 %rd504, %rd122, %rd502;
mul.wide.u32 %rd505, %r54, 8;
add.s64 %rd506, %rd122, %rd505;
ld.shared.f64 %fd35, [%rd504];
ld.shared.f64 %fd36, [%rd506];
setp.geu.f64	%p79, %fd36, %fd35;
@%p79 bra BB25_102;

cvt.u64.u32	%rd507, %r54;
add.s64 %rd509, %rd124, %rd507;
ld.shared.u8 %rs74, [%rd509];
mov.u32 %r1349, 1;
setp.ne.s16	%p80, %rs74, 0;
@%p80 bra BB25_103;

BB25_102:
cvt.u64.u32	%rd510, %r420;
add.s64 %rd512, %rd124, %rd510;
ld.shared.u8 %rs75, [%rd512];
setp.eq.s16	%p81, %rs75, 0;
selp.u32	%r1349, 1, 0, %p81;

BB25_103:
bfe.u32 %r432, %r13, 5, 1;
setp.ne.s32	%p82, %r1349, %r432;
@%p82 bra BB25_105;

add.s64 %rd1682, %rd122, %rd502;
add.s32 %r1312, %r54, 32;
mul.wide.u32 %rd1658, %r54, 8;
add.s64 %rd515, %rd123, %rd1658;
add.s64 %rd517, %rd123, %rd502;
cvt.u64.u32	%rd518, %r54;
st.shared.f64 [%rd506], %fd35;
cvt.u64.u32	%rd522, %r1312;
st.shared.f64 [%rd1682], %fd36;
ld.shared.u64 %rd525, [%rd515];
ld.shared.u64 %rd526, [%rd517];
st.shared.u64 [%rd515], %rd526;
st.shared.u64 [%rd517], %rd525;
add.s64 %rd528, %rd124, %rd518;
ld.shared.u8 %rs76, [%rd528];
add.s64 %rd529, %rd124, %rd522;
ld.shared.u8 %rs77, [%rd529];
st.shared.u8 [%rd528], %rs77;
st.shared.u8 [%rd529], %rs76;

BB25_105:
bar.sync 0;
add.s64 %rd1680, %rd122, %rd377;
ld.shared.f64 %fd37, [%rd1680];
ld.shared.f64 %fd38, [%rd381];
setp.geu.f64	%p83, %fd38, %fd37;
@%p83 bra BB25_107;

cvt.u64.u32	%rd535, %r42;
add.s64 %rd537, %rd124, %rd535;
ld.shared.u8 %rs78, [%rd537];
mov.u32 %r1350, 1;
setp.ne.s16	%p84, %rs78, 0;
@%p84 bra BB25_108;

BB25_107:
add.s32 %r1308, %r42, 16;
cvt.u64.u32	%rd538, %r1308;
add.s64 %rd540, %rd124, %rd538;
ld.shared.u8 %rs79, [%rd540];
setp.eq.s16	%p85, %rs79, 0;
selp.u32	%r1350, 1, 0, %p85;

BB25_108:
bfe.u32 %r455, %r13, 5, 1;
setp.ne.s32	%p86, %r1350, %r455;
@%p86 bra BB25_110;

add.s64 %rd1681, %rd122, %rd377;
add.s32 %r1309, %r42, 16;
mul.wide.u32 %rd1657, %r42, 8;
cvt.u64.u32	%rd541, %r42;
st.shared.f64 [%rd381], %fd37;
cvt.u64.u32	%rd545, %r1309;
st.shared.f64 [%rd1681], %fd38;
add.s64 %rd549, %rd123, %rd1657;
ld.shared.u64 %rd550, [%rd549];
add.s64 %rd551, %rd123, %rd377;
ld.shared.u64 %rd552, [%rd551];
st.shared.u64 [%rd549], %rd552;
st.shared.u64 [%rd551], %rd550;
add.s64 %rd554, %rd124, %rd541;
ld.shared.u8 %rs80, [%rd554];
add.s64 %rd555, %rd124, %rd545;
ld.shared.u8 %rs81, [%rd555];
st.shared.u8 [%rd554], %rs81;
st.shared.u8 [%rd555], %rs80;

BB25_110:
bar.sync 0;
ld.shared.f64 %fd39, [%rd280];
ld.shared.f64 %fd40, [%rd282];
setp.geu.f64	%p87, %fd40, %fd39;
@%p87 bra BB25_112;

cvt.u64.u32	%rd561, %r32;
add.s64 %rd563, %rd124, %rd561;
ld.shared.u8 %rs82, [%rd563];
mov.u32 %r1351, 1;
setp.ne.s16	%p88, %rs82, 0;
@%p88 bra BB25_113;

BB25_112:
cvt.u64.u32	%rd564, %r246;
add.s64 %rd566, %rd124, %rd564;
ld.shared.u8 %rs83, [%rd566];
setp.eq.s16	%p89, %rs83, 0;
selp.u32	%r1351, 1, 0, %p89;

BB25_113:
bfe.u32 %r477, %r13, 5, 1;
setp.ne.s32	%p90, %r1351, %r477;
@%p90 bra BB25_115;

mul.wide.u32 %rd1656, %r246, 8;
mul.wide.u32 %rd1655, %r32, 8;
cvt.u64.u32	%rd567, %r32;
st.shared.f64 [%rd282], %fd39;
cvt.u64.u32	%rd571, %r246;
st.shared.f64 [%rd280], %fd40;
add.s64 %rd575, %rd123, %rd1655;
ld.shared.u64 %rd576, [%rd575];
add.s64 %rd577, %rd123, %rd1656;
ld.shared.u64 %rd578, [%rd577];
st.shared.u64 [%rd575], %rd578;
st.shared.u64 [%rd577], %rd576;
add.s64 %rd580, %rd124, %rd567;
ld.shared.u8 %rs84, [%rd580];
add.s64 %rd581, %rd124, %rd571;
ld.shared.u8 %rs85, [%rd581];
st.shared.u8 [%rd580], %rs85;
st.shared.u8 [%rd581], %rs84;

BB25_115:
bar.sync 0;
ld.shared.f64 %fd41, [%rd207];
ld.shared.f64 %fd42, [%rd209];
setp.geu.f64	%p91, %fd42, %fd41;
@%p91 bra BB25_117;

cvt.u64.u32	%rd587, %r24;
add.s64 %rd589, %rd124, %rd587;
ld.shared.u8 %rs86, [%rd589];
mov.u32 %r1352, 1;
setp.ne.s16	%p92, %rs86, 0;
@%p92 bra BB25_118;

BB25_117:
cvt.u64.u32	%rd590, %r192;
add.s64 %rd592, %rd124, %rd590;
ld.shared.u8 %rs87, [%rd592];
setp.eq.s16	%p93, %rs87, 0;
selp.u32	%r1352, 1, 0, %p93;

BB25_118:
bfe.u32 %r499, %r13, 5, 1;
setp.ne.s32	%p94, %r1352, %r499;
@%p94 bra BB25_120;

mul.wide.u32 %rd1654, %r192, 8;
mul.wide.u32 %rd1653, %r24, 8;
cvt.u64.u32	%rd593, %r24;
st.shared.f64 [%rd209], %fd41;
cvt.u64.u32	%rd597, %r192;
st.shared.f64 [%rd207], %fd42;
add.s64 %rd601, %rd123, %rd1653;
ld.shared.u64 %rd602, [%rd601];
add.s64 %rd603, %rd123, %rd1654;
ld.shared.u64 %rd604, [%rd603];
st.shared.u64 [%rd601], %rd604;
st.shared.u64 [%rd603], %rd602;
add.s64 %rd606, %rd124, %rd593;
ld.shared.u8 %rs88, [%rd606];
add.s64 %rd607, %rd124, %rd597;
ld.shared.u8 %rs89, [%rd607];
st.shared.u8 [%rd606], %rs89;
st.shared.u8 [%rd607], %rs88;

BB25_120:
bar.sync 0;
ld.shared.f64 %fd43, [%rd160];
ld.shared.f64 %fd44, [%rd162];
setp.geu.f64	%p95, %fd44, %fd43;
@%p95 bra BB25_122;

cvt.u64.u32	%rd613, %r18;
add.s64 %rd615, %rd124, %rd613;
ld.shared.u8 %rs90, [%rd615];
mov.u32 %r1353, 1;
setp.ne.s16	%p96, %rs90, 0;
@%p96 bra BB25_123;

BB25_122:
cvt.u64.u32	%rd616, %r160;
add.s64 %rd618, %rd124, %rd616;
ld.shared.u8 %rs91, [%rd618];
setp.eq.s16	%p97, %rs91, 0;
selp.u32	%r1353, 1, 0, %p97;

BB25_123:
bfe.u32 %r521, %r13, 5, 1;
setp.ne.s32	%p98, %r1353, %r521;
@%p98 bra BB25_125;

mul.wide.u32 %rd1652, %r160, 8;
mul.wide.u32 %rd1651, %r18, 8;
cvt.u64.u32	%rd619, %r18;
st.shared.f64 [%rd162], %fd43;
cvt.u64.u32	%rd623, %r160;
st.shared.f64 [%rd160], %fd44;
add.s64 %rd627, %rd123, %rd1651;
ld.shared.u64 %rd628, [%rd627];
add.s64 %rd629, %rd123, %rd1652;
ld.shared.u64 %rd630, [%rd629];
st.shared.u64 [%rd627], %rd630;
st.shared.u64 [%rd629], %rd628;
add.s64 %rd632, %rd124, %rd619;
ld.shared.u8 %rs92, [%rd632];
add.s64 %rd633, %rd124, %rd623;
ld.shared.u8 %rs93, [%rd633];
st.shared.u8 [%rd632], %rs93;
st.shared.u8 [%rd633], %rs92;

BB25_125:
bar.sync 0;
ld.shared.f64 %fd45, [%rd140+8];
ld.shared.f64 %fd46, [%rd140];
setp.geu.f64	%p99, %fd46, %fd45;
@%p99 bra BB25_127;

cvt.u64.u32	%rd637, %r148;
add.s64 %rd639, %rd124, %rd637;
ld.shared.u8 %rs94, [%rd639];
mov.u32 %r1354, 1;
setp.ne.s16	%p100, %rs94, 0;
@%p100 bra BB25_128;

BB25_127:
cvt.u64.u32	%rd640, %r148;
add.s64 %rd642, %rd124, %rd640;
ld.shared.u8 %rs95, [%rd642+1];
setp.eq.s16	%p101, %rs95, 0;
selp.u32	%r1354, 1, 0, %p101;

BB25_128:
bfe.u32 %r535, %r13, 5, 1;
setp.ne.s32	%p102, %r1354, %r535;
@%p102 bra BB25_130;

mul.wide.u32 %rd1650, %r148, 8;
cvt.u64.u32	%rd643, %r148;
st.shared.f64 [%rd140], %fd45;
st.shared.f64 [%rd140+8], %fd46;
add.s64 %rd648, %rd123, %rd1650;
ld.shared.u64 %rd649, [%rd648];
ld.shared.u64 %rd650, [%rd648+8];
st.shared.u64 [%rd648], %rd650;
st.shared.u64 [%rd648+8], %rd649;
add.s64 %rd652, %rd124, %rd643;
ld.shared.u8 %rs96, [%rd652];
ld.shared.u8 %rs97, [%rd652+1];
st.shared.u8 [%rd652], %rs97;
st.shared.u8 [%rd652+1], %rs96;

BB25_130:
bar.sync 0;
and.b32 %r538, %r13, 63;
sub.s32 %r68, %r148, %r538;
add.s32 %r540, %r68, 64;
mul.wide.u32 %rd653, %r540, 8;
add.s64 %rd655, %rd122, %rd653;
mul.wide.u32 %rd656, %r68, 8;
add.s64 %rd657, %rd122, %rd656;
ld.shared.f64 %fd47, [%rd655];
ld.shared.f64 %fd48, [%rd657];
setp.geu.f64	%p103, %fd48, %fd47;
@%p103 bra BB25_132;

cvt.u64.u32	%rd658, %r68;
add.s64 %rd660, %rd124, %rd658;
ld.shared.u8 %rs98, [%rd660];
mov.u32 %r1355, 1;
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB25_133;

BB25_132:
add.s32 %r1313, %r68, 64;
cvt.u64.u32	%rd661, %r1313;
add.s64 %rd663, %rd124, %rd661;
ld.shared.u8 %rs99, [%rd663];
setp.eq.s16	%p105, %rs99, 0;
selp.u32	%r1355, 1, 0, %p105;

BB25_133:
bfe.u32 %r552, %r13, 6, 1;
setp.ne.s32	%p106, %r1355, %r552;
@%p106 bra BB25_135;

add.s64 %rd1674, %rd122, %rd653;
add.s32 %r1314, %r68, 64;
mul.wide.u32 %rd1640, %r68, 8;
add.s64 %rd666, %rd123, %rd1640;
add.s64 %rd668, %rd123, %rd653;
cvt.u64.u32	%rd669, %r68;
st.shared.f64 [%rd657], %fd47;
cvt.u64.u32	%rd673, %r1314;
st.shared.f64 [%rd1674], %fd48;
ld.shared.u64 %rd676, [%rd666];
ld.shared.u64 %rd677, [%rd668];
st.shared.u64 [%rd666], %rd677;
st.shared.u64 [%rd668], %rd676;
add.s64 %rd679, %rd124, %rd669;
ld.shared.u8 %rs100, [%rd679];
add.s64 %rd680, %rd124, %rd673;
ld.shared.u8 %rs101, [%rd680];
st.shared.u8 [%rd679], %rs101;
st.shared.u8 [%rd680], %rs100;

BB25_135:
bar.sync 0;
add.s64 %rd1667, %rd122, %rd502;
ld.shared.f64 %fd49, [%rd1667];
ld.shared.f64 %fd50, [%rd506];
setp.geu.f64	%p107, %fd50, %fd49;
@%p107 bra BB25_137;

cvt.u64.u32	%rd686, %r54;
add.s64 %rd688, %rd124, %rd686;
ld.shared.u8 %rs102, [%rd688];
mov.u32 %r1356, 1;
setp.ne.s16	%p108, %rs102, 0;
@%p108 bra BB25_138;

BB25_137:
add.s32 %r1310, %r54, 32;
cvt.u64.u32	%rd689, %r1310;
add.s64 %rd691, %rd124, %rd689;
ld.shared.u8 %rs103, [%rd691];
setp.eq.s16	%p109, %rs103, 0;
selp.u32	%r1356, 1, 0, %p109;

BB25_138:
bfe.u32 %r575, %r13, 6, 1;
setp.ne.s32	%p110, %r1356, %r575;
@%p110 bra BB25_140;

add.s64 %rd1669, %rd122, %rd502;
add.s32 %r1311, %r54, 32;
mul.wide.u32 %rd1639, %r54, 8;
cvt.u64.u32	%rd692, %r54;
st.shared.f64 [%rd506], %fd49;
cvt.u64.u32	%rd696, %r1311;
st.shared.f64 [%rd1669], %fd50;
add.s64 %rd700, %rd123, %rd1639;
ld.shared.u64 %rd701, [%rd700];
add.s64 %rd702, %rd123, %rd502;
ld.shared.u64 %rd703, [%rd702];
st.shared.u64 [%rd700], %rd703;
st.shared.u64 [%rd702], %rd701;
add.s64 %rd705, %rd124, %rd692;
ld.shared.u8 %rs104, [%rd705];
add.s64 %rd706, %rd124, %rd696;
ld.shared.u8 %rs105, [%rd706];
st.shared.u8 [%rd705], %rs105;
st.shared.u8 [%rd706], %rs104;

BB25_140:
bar.sync 0;
add.s64 %rd1670, %rd122, %rd377;
ld.shared.f64 %fd51, [%rd1670];
ld.shared.f64 %fd52, [%rd381];
setp.geu.f64	%p111, %fd52, %fd51;
@%p111 bra BB25_142;

cvt.u64.u32	%rd712, %r42;
add.s64 %rd714, %rd124, %rd712;
ld.shared.u8 %rs106, [%rd714];
mov.u32 %r1357, 1;
setp.ne.s16	%p112, %rs106, 0;
@%p112 bra BB25_143;

BB25_142:
add.s32 %r1291, %r42, 16;
cvt.u64.u32	%rd715, %r1291;
add.s64 %rd717, %rd124, %rd715;
ld.shared.u8 %rs107, [%rd717];
setp.eq.s16	%p113, %rs107, 0;
selp.u32	%r1357, 1, 0, %p113;

BB25_143:
bfe.u32 %r597, %r13, 6, 1;
setp.ne.s32	%p114, %r1357, %r597;
@%p114 bra BB25_145;

add.s64 %rd1672, %rd122, %rd377;
mul.wide.u32 %rd1638, %r42, 8;
add.s32 %r1292, %r42, 16;
cvt.u64.u32	%rd718, %r42;
st.shared.f64 [%rd381], %fd51;
cvt.u64.u32	%rd722, %r1292;
st.shared.f64 [%rd1672], %fd52;
add.s64 %rd726, %rd123, %rd1638;
ld.shared.u64 %rd727, [%rd726];
add.s64 %rd728, %rd123, %rd377;
ld.shared.u64 %rd729, [%rd728];
st.shared.u64 [%rd726], %rd729;
st.shared.u64 [%rd728], %rd727;
add.s64 %rd731, %rd124, %rd718;
ld.shared.u8 %rs108, [%rd731];
add.s64 %rd732, %rd124, %rd722;
ld.shared.u8 %rs109, [%rd732];
st.shared.u8 [%rd731], %rs109;
st.shared.u8 [%rd732], %rs108;

BB25_145:
bar.sync 0;
ld.shared.f64 %fd53, [%rd280];
ld.shared.f64 %fd54, [%rd282];
setp.geu.f64	%p115, %fd54, %fd53;
@%p115 bra BB25_147;

cvt.u64.u32	%rd738, %r32;
add.s64 %rd740, %rd124, %rd738;
ld.shared.u8 %rs110, [%rd740];
mov.u32 %r1358, 1;
setp.ne.s16	%p116, %rs110, 0;
@%p116 bra BB25_148;

BB25_147:
cvt.u64.u32	%rd741, %r246;
add.s64 %rd743, %rd124, %rd741;
ld.shared.u8 %rs111, [%rd743];
setp.eq.s16	%p117, %rs111, 0;
selp.u32	%r1358, 1, 0, %p117;

BB25_148:
bfe.u32 %r619, %r13, 6, 1;
setp.ne.s32	%p118, %r1358, %r619;
@%p118 bra BB25_150;

mul.wide.u32 %rd1637, %r246, 8;
mul.wide.u32 %rd1636, %r32, 8;
cvt.u64.u32	%rd744, %r32;
st.shared.f64 [%rd282], %fd53;
cvt.u64.u32	%rd748, %r246;
st.shared.f64 [%rd280], %fd54;
add.s64 %rd752, %rd123, %rd1636;
ld.shared.u64 %rd753, [%rd752];
add.s64 %rd754, %rd123, %rd1637;
ld.shared.u64 %rd755, [%rd754];
st.shared.u64 [%rd752], %rd755;
st.shared.u64 [%rd754], %rd753;
add.s64 %rd757, %rd124, %rd744;
ld.shared.u8 %rs112, [%rd757];
add.s64 %rd758, %rd124, %rd748;
ld.shared.u8 %rs113, [%rd758];
st.shared.u8 [%rd757], %rs113;
st.shared.u8 [%rd758], %rs112;

BB25_150:
bar.sync 0;
ld.shared.f64 %fd55, [%rd207];
ld.shared.f64 %fd56, [%rd209];
setp.geu.f64	%p119, %fd56, %fd55;
@%p119 bra BB25_152;

cvt.u64.u32	%rd764, %r24;
add.s64 %rd766, %rd124, %rd764;
ld.shared.u8 %rs114, [%rd766];
mov.u32 %r1359, 1;
setp.ne.s16	%p120, %rs114, 0;
@%p120 bra BB25_153;

BB25_152:
cvt.u64.u32	%rd767, %r192;
add.s64 %rd769, %rd124, %rd767;
ld.shared.u8 %rs115, [%rd769];
setp.eq.s16	%p121, %rs115, 0;
selp.u32	%r1359, 1, 0, %p121;

BB25_153:
bfe.u32 %r641, %r13, 6, 1;
setp.ne.s32	%p122, %r1359, %r641;
@%p122 bra BB25_155;

mul.wide.u32 %rd1635, %r192, 8;
mul.wide.u32 %rd1634, %r24, 8;
cvt.u64.u32	%rd770, %r24;
st.shared.f64 [%rd209], %fd55;
cvt.u64.u32	%rd774, %r192;
st.shared.f64 [%rd207], %fd56;
add.s64 %rd778, %rd123, %rd1634;
ld.shared.u64 %rd779, [%rd778];
add.s64 %rd780, %rd123, %rd1635;
ld.shared.u64 %rd781, [%rd780];
st.shared.u64 [%rd778], %rd781;
st.shared.u64 [%rd780], %rd779;
add.s64 %rd783, %rd124, %rd770;
ld.shared.u8 %rs116, [%rd783];
add.s64 %rd784, %rd124, %rd774;
ld.shared.u8 %rs117, [%rd784];
st.shared.u8 [%rd783], %rs117;
st.shared.u8 [%rd784], %rs116;

BB25_155:
bar.sync 0;
ld.shared.f64 %fd57, [%rd160];
ld.shared.f64 %fd58, [%rd162];
setp.geu.f64	%p123, %fd58, %fd57;
@%p123 bra BB25_157;

cvt.u64.u32	%rd790, %r18;
add.s64 %rd792, %rd124, %rd790;
ld.shared.u8 %rs118, [%rd792];
mov.u32 %r1360, 1;
setp.ne.s16	%p124, %rs118, 0;
@%p124 bra BB25_158;

BB25_157:
cvt.u64.u32	%rd793, %r160;
add.s64 %rd795, %rd124, %rd793;
ld.shared.u8 %rs119, [%rd795];
setp.eq.s16	%p125, %rs119, 0;
selp.u32	%r1360, 1, 0, %p125;

BB25_158:
bfe.u32 %r663, %r13, 6, 1;
setp.ne.s32	%p126, %r1360, %r663;
@%p126 bra BB25_160;

mul.wide.u32 %rd1633, %r160, 8;
mul.wide.u32 %rd1632, %r18, 8;
cvt.u64.u32	%rd796, %r18;
st.shared.f64 [%rd162], %fd57;
cvt.u64.u32	%rd800, %r160;
st.shared.f64 [%rd160], %fd58;
add.s64 %rd804, %rd123, %rd1632;
ld.shared.u64 %rd805, [%rd804];
add.s64 %rd806, %rd123, %rd1633;
ld.shared.u64 %rd807, [%rd806];
st.shared.u64 [%rd804], %rd807;
st.shared.u64 [%rd806], %rd805;
add.s64 %rd809, %rd124, %rd796;
ld.shared.u8 %rs120, [%rd809];
add.s64 %rd810, %rd124, %rd800;
ld.shared.u8 %rs121, [%rd810];
st.shared.u8 [%rd809], %rs121;
st.shared.u8 [%rd810], %rs120;

BB25_160:
bar.sync 0;
ld.shared.f64 %fd59, [%rd140+8];
ld.shared.f64 %fd60, [%rd140];
setp.geu.f64	%p127, %fd60, %fd59;
@%p127 bra BB25_162;

cvt.u64.u32	%rd814, %r148;
add.s64 %rd816, %rd124, %rd814;
ld.shared.u8 %rs122, [%rd816];
mov.u32 %r1361, 1;
setp.ne.s16	%p128, %rs122, 0;
@%p128 bra BB25_163;

BB25_162:
cvt.u64.u32	%rd817, %r148;
add.s64 %rd819, %rd124, %rd817;
ld.shared.u8 %rs123, [%rd819+1];
setp.eq.s16	%p129, %rs123, 0;
selp.u32	%r1361, 1, 0, %p129;

BB25_163:
bfe.u32 %r677, %r13, 6, 1;
setp.ne.s32	%p130, %r1361, %r677;
@%p130 bra BB25_165;

mul.wide.u32 %rd1631, %r148, 8;
cvt.u64.u32	%rd820, %r148;
st.shared.f64 [%rd140], %fd59;
st.shared.f64 [%rd140+8], %fd60;
add.s64 %rd825, %rd123, %rd1631;
ld.shared.u64 %rd826, [%rd825];
ld.shared.u64 %rd827, [%rd825+8];
st.shared.u64 [%rd825], %rd827;
st.shared.u64 [%rd825+8], %rd826;
add.s64 %rd829, %rd124, %rd820;
ld.shared.u8 %rs124, [%rd829];
ld.shared.u8 %rs125, [%rd829+1];
st.shared.u8 [%rd829], %rs125;
st.shared.u8 [%rd829+1], %rs124;

BB25_165:
bar.sync 0;
and.b32 %r680, %r13, 127;
sub.s32 %r84, %r148, %r680;
add.s32 %r682, %r84, 128;
mul.wide.u32 %rd830, %r682, 8;
add.s64 %rd832, %rd122, %rd830;
mul.wide.u32 %rd833, %r84, 8;
add.s64 %rd834, %rd122, %rd833;
ld.shared.f64 %fd61, [%rd832];
ld.shared.f64 %fd62, [%rd834];
setp.geu.f64	%p131, %fd62, %fd61;
@%p131 bra BB25_167;

cvt.u64.u32	%rd835, %r84;
add.s64 %rd837, %rd124, %rd835;
ld.shared.u8 %rs126, [%rd837];
mov.u32 %r1362, 1;
setp.ne.s16	%p132, %rs126, 0;
@%p132 bra BB25_168;

BB25_167:
add.s32 %r1274, %r84, 128;
cvt.u64.u32	%rd838, %r1274;
add.s64 %rd840, %rd124, %rd838;
ld.shared.u8 %rs127, [%rd840];
setp.eq.s16	%p133, %rs127, 0;
selp.u32	%r1362, 1, 0, %p133;

BB25_168:
bfe.u32 %r694, %r13, 7, 1;
setp.ne.s32	%p134, %r1362, %r694;
@%p134 bra BB25_170;

add.s64 %rd1630, %rd122, %rd830;
mul.wide.u32 %rd1629, %r84, 8;
add.s32 %r1290, %r84, 128;
add.s64 %rd843, %rd123, %rd1629;
add.s64 %rd845, %rd123, %rd830;
cvt.u64.u32	%rd846, %r84;
st.shared.f64 [%rd834], %fd61;
cvt.u64.u32	%rd850, %r1290;
st.shared.f64 [%rd1630], %fd62;
ld.shared.u64 %rd853, [%rd843];
ld.shared.u64 %rd854, [%rd845];
st.shared.u64 [%rd843], %rd854;
st.shared.u64 [%rd845], %rd853;
add.s64 %rd856, %rd124, %rd846;
ld.shared.u8 %rs128, [%rd856];
add.s64 %rd857, %rd124, %rd850;
ld.shared.u8 %rs129, [%rd857];
st.shared.u8 [%rd856], %rs129;
st.shared.u8 [%rd857], %rs128;

BB25_170:
bar.sync 0;
add.s64 %rd1673, %rd122, %rd653;
ld.shared.f64 %fd63, [%rd1673];
ld.shared.f64 %fd64, [%rd657];
setp.geu.f64	%p135, %fd64, %fd63;
@%p135 bra BB25_172;

cvt.u64.u32	%rd863, %r68;
add.s64 %rd865, %rd124, %rd863;
ld.shared.u8 %rs130, [%rd865];
mov.u32 %r1363, 1;
setp.ne.s16	%p136, %rs130, 0;
@%p136 bra BB25_173;

BB25_172:
add.s32 %r1275, %r68, 64;
cvt.u64.u32	%rd866, %r1275;
add.s64 %rd868, %rd124, %rd866;
ld.shared.u8 %rs131, [%rd868];
setp.eq.s16	%p137, %rs131, 0;
selp.u32	%r1363, 1, 0, %p137;

BB25_173:
bfe.u32 %r717, %r13, 7, 1;
setp.ne.s32	%p138, %r1363, %r717;
@%p138 bra BB25_175;

add.s64 %rd1643, %rd122, %rd653;
mul.wide.u32 %rd1628, %r68, 8;
add.s32 %r1289, %r68, 64;
cvt.u64.u32	%rd869, %r68;
st.shared.f64 [%rd657], %fd63;
cvt.u64.u32	%rd873, %r1289;
st.shared.f64 [%rd1643], %fd64;
add.s64 %rd877, %rd123, %rd1628;
ld.shared.u64 %rd878, [%rd877];
add.s64 %rd879, %rd123, %rd653;
ld.shared.u64 %rd880, [%rd879];
st.shared.u64 [%rd877], %rd880;
st.shared.u64 [%rd879], %rd878;
add.s64 %rd882, %rd124, %rd869;
ld.shared.u8 %rs132, [%rd882];
add.s64 %rd883, %rd124, %rd873;
ld.shared.u8 %rs133, [%rd883];
st.shared.u8 [%rd882], %rs133;
st.shared.u8 [%rd883], %rs132;

BB25_175:
bar.sync 0;
add.s64 %rd1668, %rd122, %rd502;
ld.shared.f64 %fd65, [%rd1668];
ld.shared.f64 %fd66, [%rd506];
setp.geu.f64	%p139, %fd66, %fd65;
@%p139 bra BB25_177;

cvt.u64.u32	%rd889, %r54;
add.s64 %rd891, %rd124, %rd889;
ld.shared.u8 %rs134, [%rd891];
mov.u32 %r1364, 1;
setp.ne.s16	%p140, %rs134, 0;
@%p140 bra BB25_178;

BB25_177:
add.s32 %r1276, %r54, 32;
cvt.u64.u32	%rd892, %r1276;
add.s64 %rd894, %rd124, %rd892;
ld.shared.u8 %rs135, [%rd894];
setp.eq.s16	%p141, %rs135, 0;
selp.u32	%r1364, 1, 0, %p141;

BB25_178:
bfe.u32 %r739, %r13, 7, 1;
setp.ne.s32	%p142, %r1364, %r739;
@%p142 bra BB25_180;

add.s64 %rd1646, %rd122, %rd502;
mul.wide.u32 %rd1627, %r54, 8;
add.s32 %r1288, %r54, 32;
cvt.u64.u32	%rd895, %r54;
st.shared.f64 [%rd506], %fd65;
cvt.u64.u32	%rd899, %r1288;
st.shared.f64 [%rd1646], %fd66;
add.s64 %rd903, %rd123, %rd1627;
ld.shared.u64 %rd904, [%rd903];
add.s64 %rd905, %rd123, %rd502;
ld.shared.u64 %rd906, [%rd905];
st.shared.u64 [%rd903], %rd906;
st.shared.u64 [%rd905], %rd904;
add.s64 %rd908, %rd124, %rd895;
ld.shared.u8 %rs136, [%rd908];
add.s64 %rd909, %rd124, %rd899;
ld.shared.u8 %rs137, [%rd909];
st.shared.u8 [%rd908], %rs137;
st.shared.u8 [%rd909], %rs136;

BB25_180:
bar.sync 0;
add.s64 %rd1671, %rd122, %rd377;
ld.shared.f64 %fd67, [%rd1671];
ld.shared.f64 %fd68, [%rd381];
setp.geu.f64	%p143, %fd68, %fd67;
@%p143 bra BB25_182;

cvt.u64.u32	%rd915, %r42;
add.s64 %rd917, %rd124, %rd915;
ld.shared.u8 %rs138, [%rd917];
mov.u32 %r1365, 1;
setp.ne.s16	%p144, %rs138, 0;
@%p144 bra BB25_183;

BB25_182:
add.s32 %r1277, %r42, 16;
cvt.u64.u32	%rd918, %r1277;
add.s64 %rd920, %rd124, %rd918;
ld.shared.u8 %rs139, [%rd920];
setp.eq.s16	%p145, %rs139, 0;
selp.u32	%r1365, 1, 0, %p145;

BB25_183:
bfe.u32 %r761, %r13, 7, 1;
setp.ne.s32	%p146, %r1365, %r761;
@%p146 bra BB25_185;

add.s64 %rd1649, %rd122, %rd377;
mul.wide.u32 %rd1626, %r42, 8;
add.s32 %r1287, %r42, 16;
cvt.u64.u32	%rd921, %r42;
st.shared.f64 [%rd381], %fd67;
cvt.u64.u32	%rd925, %r1287;
st.shared.f64 [%rd1649], %fd68;
add.s64 %rd929, %rd123, %rd1626;
ld.shared.u64 %rd930, [%rd929];
add.s64 %rd931, %rd123, %rd377;
ld.shared.u64 %rd932, [%rd931];
st.shared.u64 [%rd929], %rd932;
st.shared.u64 [%rd931], %rd930;
add.s64 %rd934, %rd124, %rd921;
ld.shared.u8 %rs140, [%rd934];
add.s64 %rd935, %rd124, %rd925;
ld.shared.u8 %rs141, [%rd935];
st.shared.u8 [%rd934], %rs141;
st.shared.u8 [%rd935], %rs140;

BB25_185:
bar.sync 0;
ld.shared.f64 %fd69, [%rd280];
ld.shared.f64 %fd70, [%rd282];
setp.geu.f64	%p147, %fd70, %fd69;
@%p147 bra BB25_187;

and.b32 %r1329, %r13, 7;
sub.s32 %r1328, %r148, %r1329;
cvt.u64.u32	%rd941, %r1328;
add.s64 %rd943, %rd124, %rd941;
ld.shared.u8 %rs142, [%rd943];
mov.u32 %r1366, 1;
setp.ne.s16	%p148, %rs142, 0;
@%p148 bra BB25_188;

BB25_187:
and.b32 %r1317, %r13, 7;
sub.s32 %r1316, %r148, %r1317;
add.s32 %r1315, %r1316, 8;
cvt.u64.u32	%rd944, %r1315;
add.s64 %rd946, %rd124, %rd944;
ld.shared.u8 %rs143, [%rd946];
setp.eq.s16	%p149, %rs143, 0;
selp.u32	%r1366, 1, 0, %p149;

BB25_188:
bfe.u32 %r783, %r13, 7, 1;
setp.ne.s32	%p150, %r1366, %r783;
@%p150 bra BB25_190;

and.b32 %r1286, %r13, 7;
sub.s32 %r1285, %r148, %r1286;
add.s32 %r1284, %r1285, 8;
mul.wide.u32 %rd1625, %r1284, 8;
mul.wide.u32 %rd1624, %r1285, 8;
cvt.u64.u32	%rd947, %r1285;
st.shared.f64 [%rd282], %fd69;
cvt.u64.u32	%rd951, %r1284;
st.shared.f64 [%rd280], %fd70;
add.s64 %rd955, %rd123, %rd1624;
ld.shared.u64 %rd956, [%rd955];
add.s64 %rd957, %rd123, %rd1625;
ld.shared.u64 %rd958, [%rd957];
st.shared.u64 [%rd955], %rd958;
st.shared.u64 [%rd957], %rd956;
add.s64 %rd960, %rd124, %rd947;
ld.shared.u8 %rs144, [%rd960];
add.s64 %rd961, %rd124, %rd951;
ld.shared.u8 %rs145, [%rd961];
st.shared.u8 [%rd960], %rs145;
st.shared.u8 [%rd961], %rs144;

BB25_190:
bar.sync 0;
ld.shared.f64 %fd71, [%rd207];
ld.shared.f64 %fd72, [%rd209];
setp.geu.f64	%p151, %fd72, %fd71;
@%p151 bra BB25_192;

and.b32 %r1327, %r13, 3;
sub.s32 %r1326, %r148, %r1327;
cvt.u64.u32	%rd967, %r1326;
add.s64 %rd969, %rd124, %rd967;
ld.shared.u8 %rs146, [%rd969];
mov.u32 %r1367, 1;
setp.ne.s16	%p152, %rs146, 0;
@%p152 bra BB25_193;

BB25_192:
and.b32 %r1320, %r13, 3;
sub.s32 %r1319, %r148, %r1320;
add.s32 %r1318, %r1319, 4;
cvt.u64.u32	%rd970, %r1318;
add.s64 %rd972, %rd124, %rd970;
ld.shared.u8 %rs147, [%rd972];
setp.eq.s16	%p153, %rs147, 0;
selp.u32	%r1367, 1, 0, %p153;

BB25_193:
bfe.u32 %r805, %r13, 7, 1;
setp.ne.s32	%p154, %r1367, %r805;
@%p154 bra BB25_195;

and.b32 %r1283, %r13, 3;
sub.s32 %r1282, %r148, %r1283;
add.s32 %r1281, %r1282, 4;
mul.wide.u32 %rd1623, %r1281, 8;
mul.wide.u32 %rd1622, %r1282, 8;
cvt.u64.u32	%rd973, %r1282;
st.shared.f64 [%rd209], %fd71;
cvt.u64.u32	%rd977, %r1281;
st.shared.f64 [%rd207], %fd72;
add.s64 %rd981, %rd123, %rd1622;
ld.shared.u64 %rd982, [%rd981];
add.s64 %rd983, %rd123, %rd1623;
ld.shared.u64 %rd984, [%rd983];
st.shared.u64 [%rd981], %rd984;
st.shared.u64 [%rd983], %rd982;
add.s64 %rd986, %rd124, %rd973;
ld.shared.u8 %rs148, [%rd986];
add.s64 %rd987, %rd124, %rd977;
ld.shared.u8 %rs149, [%rd987];
st.shared.u8 [%rd986], %rs149;
st.shared.u8 [%rd987], %rs148;

BB25_195:
bar.sync 0;
ld.shared.f64 %fd73, [%rd160];
ld.shared.f64 %fd74, [%rd162];
setp.geu.f64	%p155, %fd74, %fd73;
@%p155 bra BB25_197;

and.b32 %r1325, %r13, 1;
sub.s32 %r1324, %r148, %r1325;
cvt.u64.u32	%rd993, %r1324;
add.s64 %rd995, %rd124, %rd993;
ld.shared.u8 %rs150, [%rd995];
mov.u32 %r1368, 1;
setp.ne.s16	%p156, %rs150, 0;
@%p156 bra BB25_198;

BB25_197:
and.b32 %r1323, %r13, 1;
sub.s32 %r1322, %r148, %r1323;
add.s32 %r1321, %r1322, 2;
cvt.u64.u32	%rd996, %r1321;
add.s64 %rd998, %rd124, %rd996;
ld.shared.u8 %rs151, [%rd998];
setp.eq.s16	%p157, %rs151, 0;
selp.u32	%r1368, 1, 0, %p157;

BB25_198:
bfe.u32 %r827, %r13, 7, 1;
setp.ne.s32	%p158, %r1368, %r827;
@%p158 bra BB25_200;

and.b32 %r1280, %r13, 1;
sub.s32 %r1279, %r148, %r1280;
add.s32 %r1278, %r1279, 2;
mul.wide.u32 %rd1621, %r1278, 8;
mul.wide.u32 %rd1620, %r1279, 8;
cvt.u64.u32	%rd999, %r1279;
st.shared.f64 [%rd162], %fd73;
cvt.u64.u32	%rd1003, %r1278;
st.shared.f64 [%rd160], %fd74;
add.s64 %rd1007, %rd123, %rd1620;
ld.shared.u64 %rd1008, [%rd1007];
add.s64 %rd1009, %rd123, %rd1621;
ld.shared.u64 %rd1010, [%rd1009];
st.shared.u64 [%rd1007], %rd1010;
st.shared.u64 [%rd1009], %rd1008;
add.s64 %rd1012, %rd124, %rd999;
ld.shared.u8 %rs152, [%rd1012];
add.s64 %rd1013, %rd124, %rd1003;
ld.shared.u8 %rs153, [%rd1013];
st.shared.u8 [%rd1012], %rs153;
st.shared.u8 [%rd1013], %rs152;

BB25_200:
bar.sync 0;
ld.shared.f64 %fd75, [%rd140+8];
ld.shared.f64 %fd76, [%rd140];
setp.geu.f64	%p159, %fd76, %fd75;
@%p159 bra BB25_202;

cvt.u64.u32	%rd1017, %r148;
add.s64 %rd1019, %rd124, %rd1017;
ld.shared.u8 %rs154, [%rd1019];
mov.u32 %r1369, 1;
setp.ne.s16	%p160, %rs154, 0;
@%p160 bra BB25_203;

BB25_202:
cvt.u64.u32	%rd1020, %r148;
add.s64 %rd1022, %rd124, %rd1020;
ld.shared.u8 %rs155, [%rd1022+1];
setp.eq.s16	%p161, %rs155, 0;
selp.u32	%r1369, 1, 0, %p161;

BB25_203:
bfe.u32 %r841, %r13, 7, 1;
setp.ne.s32	%p162, %r1369, %r841;
@%p162 bra BB25_205;

mul.wide.u32 %rd1619, %r148, 8;
cvt.u64.u32	%rd1023, %r148;
st.shared.f64 [%rd140], %fd75;
st.shared.f64 [%rd140+8], %fd76;
add.s64 %rd1028, %rd123, %rd1619;
ld.shared.u64 %rd1029, [%rd1028];
ld.shared.u64 %rd1030, [%rd1028+8];
st.shared.u64 [%rd1028], %rd1030;
st.shared.u64 [%rd1028+8], %rd1029;
add.s64 %rd1032, %rd124, %rd1023;
ld.shared.u8 %rs156, [%rd1032];
ld.shared.u8 %rs157, [%rd1032+1];
st.shared.u8 [%rd1032], %rs157;
st.shared.u8 [%rd1032+1], %rs156;

BB25_205:
bar.sync 0;
and.b32 %r844, %r13, 255;
sub.s32 %r102, %r148, %r844;
add.s32 %r846, %r102, 256;
mul.wide.u32 %rd1033, %r846, 8;
add.s64 %rd1035, %rd122, %rd1033;
mul.wide.u32 %rd1036, %r102, 8;
add.s64 %rd1037, %rd122, %rd1036;
ld.shared.f64 %fd77, [%rd1035];
ld.shared.f64 %fd78, [%rd1037];
setp.geu.f64	%p163, %fd78, %fd77;
@%p163 bra BB25_207;

cvt.u64.u32	%rd1038, %r102;
add.s64 %rd1040, %rd124, %rd1038;
ld.shared.u8 %rs158, [%rd1040];
mov.u32 %r1370, 1;
setp.ne.s16	%p164, %rs158, 0;
@%p164 bra BB25_208;

BB25_207:
add.s32 %r1250, %r102, 256;
cvt.u64.u32	%rd1041, %r1250;
add.s64 %rd1043, %rd124, %rd1041;
ld.shared.u8 %rs159, [%rd1043];
setp.eq.s16	%p165, %rs159, 0;
selp.u32	%r1370, 1, 0, %p165;

BB25_208:
bfe.u32 %r858, %r13, 8, 1;
setp.ne.s32	%p166, %r1370, %r858;
@%p166 bra BB25_210;

add.s32 %r1273, %r102, 256;
mul.wide.u32 %rd1616, %r1273, 8;
add.s64 %rd1615, %rd122, %rd1616;
mul.wide.u32 %rd1614, %r102, 8;
add.s64 %rd1046, %rd123, %rd1614;
add.s64 %rd1048, %rd123, %rd1616;
cvt.u64.u32	%rd1049, %r102;
st.shared.f64 [%rd1037], %fd77;
cvt.u64.u32	%rd1053, %r1273;
st.shared.f64 [%rd1615], %fd78;
ld.shared.u64 %rd1056, [%rd1046];
ld.shared.u64 %rd1057, [%rd1048];
st.shared.u64 [%rd1046], %rd1057;
st.shared.u64 [%rd1048], %rd1056;
add.s64 %rd1059, %rd124, %rd1049;
ld.shared.u8 %rs160, [%rd1059];
add.s64 %rd1060, %rd124, %rd1053;
ld.shared.u8 %rs161, [%rd1060];
st.shared.u8 [%rd1059], %rs161;
st.shared.u8 [%rd1060], %rs160;

BB25_210:
bar.sync 0;
add.s64 %rd1617, %rd122, %rd830;
ld.shared.f64 %fd79, [%rd1617];
ld.shared.f64 %fd80, [%rd834];
setp.geu.f64	%p167, %fd80, %fd79;
@%p167 bra BB25_212;

cvt.u64.u32	%rd1066, %r84;
add.s64 %rd1068, %rd124, %rd1066;
ld.shared.u8 %rs162, [%rd1068];
mov.u32 %r1371, 1;
setp.ne.s16	%p168, %rs162, 0;
@%p168 bra BB25_213;

BB25_212:
add.s32 %r1251, %r84, 128;
cvt.u64.u32	%rd1069, %r1251;
add.s64 %rd1071, %rd124, %rd1069;
ld.shared.u8 %rs163, [%rd1071];
setp.eq.s16	%p169, %rs163, 0;
selp.u32	%r1371, 1, 0, %p169;

BB25_213:
bfe.u32 %r881, %r13, 8, 1;
setp.ne.s32	%p170, %r1371, %r881;
@%p170 bra BB25_215;

add.s64 %rd1618, %rd122, %rd830;
mul.wide.u32 %rd1613, %r84, 8;
add.s32 %r1272, %r84, 128;
cvt.u64.u32	%rd1072, %r84;
st.shared.f64 [%rd834], %fd79;
cvt.u64.u32	%rd1076, %r1272;
st.shared.f64 [%rd1618], %fd80;
add.s64 %rd1080, %rd123, %rd1613;
ld.shared.u64 %rd1081, [%rd1080];
add.s64 %rd1082, %rd123, %rd830;
ld.shared.u64 %rd1083, [%rd1082];
st.shared.u64 [%rd1080], %rd1083;
st.shared.u64 [%rd1082], %rd1081;
add.s64 %rd1085, %rd124, %rd1072;
ld.shared.u8 %rs164, [%rd1085];
add.s64 %rd1086, %rd124, %rd1076;
ld.shared.u8 %rs165, [%rd1086];
st.shared.u8 [%rd1085], %rs165;
st.shared.u8 [%rd1086], %rs164;

BB25_215:
bar.sync 0;
add.s64 %rd1641, %rd122, %rd653;
ld.shared.f64 %fd81, [%rd1641];
ld.shared.f64 %fd82, [%rd657];
setp.geu.f64	%p171, %fd82, %fd81;
@%p171 bra BB25_217;

cvt.u64.u32	%rd1092, %r68;
add.s64 %rd1094, %rd124, %rd1092;
ld.shared.u8 %rs166, [%rd1094];
mov.u32 %r1372, 1;
setp.ne.s16	%p172, %rs166, 0;
@%p172 bra BB25_218;

BB25_217:
add.s32 %r1252, %r68, 64;
cvt.u64.u32	%rd1095, %r1252;
add.s64 %rd1097, %rd124, %rd1095;
ld.shared.u8 %rs167, [%rd1097];
setp.eq.s16	%p173, %rs167, 0;
selp.u32	%r1372, 1, 0, %p173;

BB25_218:
bfe.u32 %r903, %r13, 8, 1;
setp.ne.s32	%p174, %r1372, %r903;
@%p174 bra BB25_220;

add.s64 %rd1642, %rd122, %rd653;
mul.wide.u32 %rd1612, %r68, 8;
add.s32 %r1271, %r68, 64;
cvt.u64.u32	%rd1098, %r68;
st.shared.f64 [%rd657], %fd81;
cvt.u64.u32	%rd1102, %r1271;
st.shared.f64 [%rd1642], %fd82;
add.s64 %rd1106, %rd123, %rd1612;
ld.shared.u64 %rd1107, [%rd1106];
add.s64 %rd1108, %rd123, %rd653;
ld.shared.u64 %rd1109, [%rd1108];
st.shared.u64 [%rd1106], %rd1109;
st.shared.u64 [%rd1108], %rd1107;
add.s64 %rd1111, %rd124, %rd1098;
ld.shared.u8 %rs168, [%rd1111];
add.s64 %rd1112, %rd124, %rd1102;
ld.shared.u8 %rs169, [%rd1112];
st.shared.u8 [%rd1111], %rs169;
st.shared.u8 [%rd1112], %rs168;

BB25_220:
bar.sync 0;
add.s64 %rd1644, %rd122, %rd502;
ld.shared.f64 %fd83, [%rd1644];
ld.shared.f64 %fd84, [%rd506];
setp.geu.f64	%p175, %fd84, %fd83;
@%p175 bra BB25_222;

cvt.u64.u32	%rd1118, %r54;
add.s64 %rd1120, %rd124, %rd1118;
ld.shared.u8 %rs170, [%rd1120];
mov.u32 %r1373, 1;
setp.ne.s16	%p176, %rs170, 0;
@%p176 bra BB25_223;

BB25_222:
add.s32 %r1253, %r54, 32;
cvt.u64.u32	%rd1121, %r1253;
add.s64 %rd1123, %rd124, %rd1121;
ld.shared.u8 %rs171, [%rd1123];
setp.eq.s16	%p177, %rs171, 0;
selp.u32	%r1373, 1, 0, %p177;

BB25_223:
bfe.u32 %r925, %r13, 8, 1;
setp.ne.s32	%p178, %r1373, %r925;
@%p178 bra BB25_225;

add.s64 %rd1645, %rd122, %rd502;
mul.wide.u32 %rd1611, %r54, 8;
add.s32 %r1270, %r54, 32;
cvt.u64.u32	%rd1124, %r54;
st.shared.f64 [%rd506], %fd83;
cvt.u64.u32	%rd1128, %r1270;
st.shared.f64 [%rd1645], %fd84;
add.s64 %rd1132, %rd123, %rd1611;
ld.shared.u64 %rd1133, [%rd1132];
add.s64 %rd1134, %rd123, %rd502;
ld.shared.u64 %rd1135, [%rd1134];
st.shared.u64 [%rd1132], %rd1135;
st.shared.u64 [%rd1134], %rd1133;
add.s64 %rd1137, %rd124, %rd1124;
ld.shared.u8 %rs172, [%rd1137];
add.s64 %rd1138, %rd124, %rd1128;
ld.shared.u8 %rs173, [%rd1138];
st.shared.u8 [%rd1137], %rs173;
st.shared.u8 [%rd1138], %rs172;

BB25_225:
bar.sync 0;
add.s64 %rd1647, %rd122, %rd377;
ld.shared.f64 %fd85, [%rd1647];
ld.shared.f64 %fd86, [%rd381];
setp.geu.f64	%p179, %fd86, %fd85;
@%p179 bra BB25_227;

cvt.u64.u32	%rd1144, %r42;
add.s64 %rd1146, %rd124, %rd1144;
ld.shared.u8 %rs174, [%rd1146];
mov.u32 %r1374, 1;
setp.ne.s16	%p180, %rs174, 0;
@%p180 bra BB25_228;

BB25_227:
add.s32 %r1254, %r42, 16;
cvt.u64.u32	%rd1147, %r1254;
add.s64 %rd1149, %rd124, %rd1147;
ld.shared.u8 %rs175, [%rd1149];
setp.eq.s16	%p181, %rs175, 0;
selp.u32	%r1374, 1, 0, %p181;

BB25_228:
bfe.u32 %r947, %r13, 8, 1;
setp.ne.s32	%p182, %r1374, %r947;
@%p182 bra BB25_230;

add.s64 %rd1648, %rd122, %rd377;
mul.wide.u32 %rd1610, %r42, 8;
add.s32 %r1269, %r42, 16;
cvt.u64.u32	%rd1150, %r42;
st.shared.f64 [%rd381], %fd85;
cvt.u64.u32	%rd1154, %r1269;
st.shared.f64 [%rd1648], %fd86;
add.s64 %rd1158, %rd123, %rd1610;
ld.shared.u64 %rd1159, [%rd1158];
add.s64 %rd1160, %rd123, %rd377;
ld.shared.u64 %rd1161, [%rd1160];
st.shared.u64 [%rd1158], %rd1161;
st.shared.u64 [%rd1160], %rd1159;
add.s64 %rd1163, %rd124, %rd1150;
ld.shared.u8 %rs176, [%rd1163];
add.s64 %rd1164, %rd124, %rd1154;
ld.shared.u8 %rs177, [%rd1164];
st.shared.u8 [%rd1163], %rs177;
st.shared.u8 [%rd1164], %rs176;

BB25_230:
bar.sync 0;
ld.shared.f64 %fd87, [%rd280];
ld.shared.f64 %fd88, [%rd282];
setp.geu.f64	%p183, %fd88, %fd87;
@%p183 bra BB25_232;

and.b32 %r1294, %r13, 7;
sub.s32 %r1293, %r148, %r1294;
cvt.u64.u32	%rd1170, %r1293;
add.s64 %rd1172, %rd124, %rd1170;
ld.shared.u8 %rs178, [%rd1172];
mov.u32 %r1375, 1;
setp.ne.s16	%p184, %rs178, 0;
@%p184 bra BB25_233;

BB25_232:
and.b32 %r1297, %r13, 7;
sub.s32 %r1296, %r148, %r1297;
add.s32 %r1295, %r1296, 8;
cvt.u64.u32	%rd1173, %r1295;
add.s64 %rd1175, %rd124, %rd1173;
ld.shared.u8 %rs179, [%rd1175];
setp.eq.s16	%p185, %rs179, 0;
selp.u32	%r1375, 1, 0, %p185;

BB25_233:
bfe.u32 %r969, %r13, 8, 1;
setp.ne.s32	%p186, %r1375, %r969;
@%p186 bra BB25_235;

and.b32 %r1268, %r13, 7;
sub.s32 %r1267, %r148, %r1268;
add.s32 %r1266, %r1267, 8;
mul.wide.u32 %rd1609, %r1266, 8;
mul.wide.u32 %rd1608, %r1267, 8;
cvt.u64.u32	%rd1176, %r1267;
st.shared.f64 [%rd282], %fd87;
cvt.u64.u32	%rd1180, %r1266;
st.shared.f64 [%rd280], %fd88;
add.s64 %rd1184, %rd123, %rd1608;
ld.shared.u64 %rd1185, [%rd1184];
add.s64 %rd1186, %rd123, %rd1609;
ld.shared.u64 %rd1187, [%rd1186];
st.shared.u64 [%rd1184], %rd1187;
st.shared.u64 [%rd1186], %rd1185;
add.s64 %rd1189, %rd124, %rd1176;
ld.shared.u8 %rs180, [%rd1189];
add.s64 %rd1190, %rd124, %rd1180;
ld.shared.u8 %rs181, [%rd1190];
st.shared.u8 [%rd1189], %rs181;
st.shared.u8 [%rd1190], %rs180;

BB25_235:
bar.sync 0;
ld.shared.f64 %fd89, [%rd207];
ld.shared.f64 %fd90, [%rd209];
setp.geu.f64	%p187, %fd90, %fd89;
@%p187 bra BB25_237;

and.b32 %r1299, %r13, 3;
sub.s32 %r1298, %r148, %r1299;
cvt.u64.u32	%rd1196, %r1298;
add.s64 %rd1198, %rd124, %rd1196;
ld.shared.u8 %rs182, [%rd1198];
mov.u32 %r1376, 1;
setp.ne.s16	%p188, %rs182, 0;
@%p188 bra BB25_238;

BB25_237:
and.b32 %r1302, %r13, 3;
sub.s32 %r1301, %r148, %r1302;
add.s32 %r1300, %r1301, 4;
cvt.u64.u32	%rd1199, %r1300;
add.s64 %rd1201, %rd124, %rd1199;
ld.shared.u8 %rs183, [%rd1201];
setp.eq.s16	%p189, %rs183, 0;
selp.u32	%r1376, 1, 0, %p189;

BB25_238:
bfe.u32 %r991, %r13, 8, 1;
setp.ne.s32	%p190, %r1376, %r991;
@%p190 bra BB25_240;

and.b32 %r1265, %r13, 3;
sub.s32 %r1264, %r148, %r1265;
add.s32 %r1263, %r1264, 4;
mul.wide.u32 %rd1607, %r1263, 8;
mul.wide.u32 %rd1606, %r1264, 8;
cvt.u64.u32	%rd1202, %r1264;
st.shared.f64 [%rd209], %fd89;
cvt.u64.u32	%rd1206, %r1263;
st.shared.f64 [%rd207], %fd90;
add.s64 %rd1210, %rd123, %rd1606;
ld.shared.u64 %rd1211, [%rd1210];
add.s64 %rd1212, %rd123, %rd1607;
ld.shared.u64 %rd1213, [%rd1212];
st.shared.u64 [%rd1210], %rd1213;
st.shared.u64 [%rd1212], %rd1211;
add.s64 %rd1215, %rd124, %rd1202;
ld.shared.u8 %rs184, [%rd1215];
add.s64 %rd1216, %rd124, %rd1206;
ld.shared.u8 %rs185, [%rd1216];
st.shared.u8 [%rd1215], %rs185;
st.shared.u8 [%rd1216], %rs184;

BB25_240:
bar.sync 0;
ld.shared.f64 %fd91, [%rd160];
ld.shared.f64 %fd92, [%rd162];
setp.geu.f64	%p191, %fd92, %fd91;
@%p191 bra BB25_242;

and.b32 %r1304, %r13, 1;
sub.s32 %r1303, %r148, %r1304;
cvt.u64.u32	%rd1222, %r1303;
add.s64 %rd1224, %rd124, %rd1222;
ld.shared.u8 %rs186, [%rd1224];
mov.u32 %r1377, 1;
setp.ne.s16	%p192, %rs186, 0;
@%p192 bra BB25_243;

BB25_242:
and.b32 %r1307, %r13, 1;
sub.s32 %r1306, %r148, %r1307;
add.s32 %r1305, %r1306, 2;
cvt.u64.u32	%rd1225, %r1305;
add.s64 %rd1227, %rd124, %rd1225;
ld.shared.u8 %rs187, [%rd1227];
setp.eq.s16	%p193, %rs187, 0;
selp.u32	%r1377, 1, 0, %p193;

BB25_243:
bfe.u32 %r1013, %r13, 8, 1;
setp.ne.s32	%p194, %r1377, %r1013;
@%p194 bra BB25_245;

and.b32 %r1262, %r13, 1;
sub.s32 %r1261, %r148, %r1262;
add.s32 %r1260, %r1261, 2;
mul.wide.u32 %rd1605, %r1260, 8;
mul.wide.u32 %rd1604, %r1261, 8;
cvt.u64.u32	%rd1228, %r1261;
st.shared.f64 [%rd162], %fd91;
cvt.u64.u32	%rd1232, %r1260;
st.shared.f64 [%rd160], %fd92;
add.s64 %rd1236, %rd123, %rd1604;
ld.shared.u64 %rd1237, [%rd1236];
add.s64 %rd1238, %rd123, %rd1605;
ld.shared.u64 %rd1239, [%rd1238];
st.shared.u64 [%rd1236], %rd1239;
st.shared.u64 [%rd1238], %rd1237;
add.s64 %rd1241, %rd124, %rd1228;
ld.shared.u8 %rs188, [%rd1241];
add.s64 %rd1242, %rd124, %rd1232;
ld.shared.u8 %rs189, [%rd1242];
st.shared.u8 [%rd1241], %rs189;
st.shared.u8 [%rd1242], %rs188;

BB25_245:
bar.sync 0;
ld.shared.f64 %fd93, [%rd140+8];
ld.shared.f64 %fd94, [%rd140];
setp.geu.f64	%p195, %fd94, %fd93;
@%p195 bra BB25_247;

cvt.u64.u32	%rd1246, %r148;
add.s64 %rd1248, %rd124, %rd1246;
ld.shared.u8 %rs190, [%rd1248];
mov.u32 %r1378, 1;
setp.ne.s16	%p196, %rs190, 0;
@%p196 bra BB25_248;

BB25_247:
cvt.u64.u32	%rd1249, %r148;
add.s64 %rd1251, %rd124, %rd1249;
ld.shared.u8 %rs191, [%rd1251+1];
setp.eq.s16	%p197, %rs191, 0;
selp.u32	%r1378, 1, 0, %p197;

BB25_248:
bfe.u32 %r1027, %r13, 8, 1;
setp.ne.s32	%p198, %r1378, %r1027;
@%p198 bra BB25_250;

mul.wide.u32 %rd1603, %r148, 8;
cvt.u64.u32	%rd1252, %r148;
st.shared.f64 [%rd140], %fd93;
st.shared.f64 [%rd140+8], %fd94;
add.s64 %rd1257, %rd123, %rd1603;
ld.shared.u64 %rd1258, [%rd1257];
ld.shared.u64 %rd1259, [%rd1257+8];
st.shared.u64 [%rd1257], %rd1259;
st.shared.u64 [%rd1257+8], %rd1258;
add.s64 %rd1261, %rd124, %rd1252;
ld.shared.u8 %rs192, [%rd1261];
ld.shared.u8 %rs193, [%rd1261+1];
st.shared.u8 [%rd1261], %rs193;
st.shared.u8 [%rd1261+1], %rs192;

BB25_250:
mov.u32 %r1379, 512;

BB25_251:
bar.sync 0;
add.s32 %r1032, %r1379, -1;
and.b32 %r1033, %r1032, %r13;
sub.s32 %r1035, %r148, %r1033;
add.s32 %r1036, %r1035, %r1379;
cvt.u64.u32	%rd52, %r1036;
mul.wide.u32 %rd1262, %r1036, 8;
add.s64 %rd53, %rd122, %rd1262;
add.s64 %rd54, %rd124, %rd52;
cvt.u64.u32	%rd55, %r1035;
mul.wide.u32 %rd1265, %r1035, 8;
add.s64 %rd56, %rd122, %rd1265;
ld.shared.f64 %fd95, [%rd53];
ld.shared.f64 %fd96, [%rd56];
add.s64 %rd57, %rd124, %rd55;
setp.geu.f64	%p199, %fd96, %fd95;
@%p199 bra BB25_253;

ld.shared.u8 %rs194, [%rd57];
mov.u32 %r1380, 1;
setp.ne.s16	%p200, %rs194, 0;
@%p200 bra BB25_254;

BB25_253:
ld.shared.u8 %rs195, [%rd54];
setp.eq.s16	%p201, %rs195, 0;
selp.u32	%r1380, 1, 0, %p201;

BB25_254:
bfe.u32 %r1039, %r13, 9, 1;
setp.ne.s32	%p202, %r1380, %r1039;
@%p202 bra BB25_256;

shl.b64 %rd1266, %rd52, 3;
add.s64 %rd1268, %rd123, %rd1266;
st.shared.f64 [%rd56], %fd95;
st.shared.f64 [%rd53], %fd96;
shl.b64 %rd1269, %rd55, 3;
add.s64 %rd1270, %rd123, %rd1269;
ld.shared.u64 %rd1271, [%rd1270];
ld.shared.u64 %rd1272, [%rd1268];
st.shared.u64 [%rd1270], %rd1272;
st.shared.u64 [%rd1268], %rd1271;
ld.shared.u8 %rs196, [%rd57];
ld.shared.u8 %rs197, [%rd54];
st.shared.u8 [%rd57], %rs197;
st.shared.u8 [%rd54], %rs196;

BB25_256:
shr.u32 %r124, %r1379, 1;
bar.sync 0;
add.s32 %r1040, %r124, -1;
and.b32 %r1042, %r1040, %r13;
sub.s32 %r1044, %r148, %r1042;
add.s32 %r1045, %r1044, %r124;
cvt.u64.u32	%rd58, %r1045;
mul.wide.u32 %rd1273, %r1045, 8;
add.s64 %rd59, %rd122, %rd1273;
add.s64 %rd60, %rd124, %rd58;
cvt.u64.u32	%rd61, %r1044;
mul.wide.u32 %rd1276, %r1044, 8;
add.s64 %rd62, %rd122, %rd1276;
ld.shared.f64 %fd97, [%rd59];
ld.shared.f64 %fd98, [%rd62];
add.s64 %rd63, %rd124, %rd61;
setp.geu.f64	%p203, %fd98, %fd97;
@%p203 bra BB25_258;

ld.shared.u8 %rs198, [%rd63];
mov.u32 %r1381, 1;
setp.ne.s16	%p204, %rs198, 0;
@%p204 bra BB25_259;

BB25_258:
ld.shared.u8 %rs199, [%rd60];
setp.eq.s16	%p205, %rs199, 0;
selp.u32	%r1381, 1, 0, %p205;

BB25_259:
bfe.u32 %r1048, %r13, 9, 1;
setp.ne.s32	%p206, %r1381, %r1048;
@%p206 bra BB25_261;

shl.b64 %rd1277, %rd58, 3;
add.s64 %rd1279, %rd123, %rd1277;
st.shared.f64 [%rd62], %fd97;
st.shared.f64 [%rd59], %fd98;
shl.b64 %rd1280, %rd61, 3;
add.s64 %rd1281, %rd123, %rd1280;
ld.shared.u64 %rd1282, [%rd1281];
ld.shared.u64 %rd1283, [%rd1279];
st.shared.u64 [%rd1281], %rd1283;
st.shared.u64 [%rd1279], %rd1282;
ld.shared.u8 %rs200, [%rd63];
ld.shared.u8 %rs201, [%rd60];
st.shared.u8 [%rd63], %rs201;
st.shared.u8 [%rd60], %rs200;

BB25_261:
shr.u32 %r1379, %r1379, 2;
setp.ne.s32	%p207, %r1379, 0;
@%p207 bra BB25_251;

bar.sync 0;
and.b32 %r1049, %r13, 1023;
sub.s32 %r1050, %r148, %r1049;
add.s32 %r1051, %r1050, 1024;
cvt.u64.u32	%rd64, %r1051;
mul.wide.u32 %rd1284, %r1051, 8;
add.s64 %rd65, %rd122, %rd1284;
cvt.u64.u32	%rd66, %r1050;
mul.wide.u32 %rd1286, %r1050, 8;
add.s64 %rd67, %rd122, %rd1286;
ld.shared.f64 %fd99, [%rd65];
ld.shared.f64 %fd100, [%rd67];
add.s64 %rd68, %rd124, %rd66;
setp.geu.f64	%p208, %fd100, %fd99;
@%p208 bra BB25_264;

ld.shared.u8 %rs202, [%rd68];
setp.ne.s16	%p209, %rs202, 0;
@%p209 bra BB25_266;

BB25_264:
add.s64 %rd69, %rd124, %rd64;
ld.shared.u8 %rs1, [%rd69];
setp.eq.s16	%p210, %rs1, 0;
@%p210 bra BB25_266;

shl.b64 %rd1289, %rd64, 3;
add.s64 %rd1291, %rd123, %rd1289;
st.shared.f64 [%rd67], %fd99;
st.shared.f64 [%rd65], %fd100;
shl.b64 %rd1292, %rd66, 3;
add.s64 %rd1293, %rd123, %rd1292;
ld.shared.u64 %rd1294, [%rd1293];
ld.shared.u64 %rd1295, [%rd1291];
st.shared.u64 [%rd1293], %rd1295;
st.shared.u64 [%rd1291], %rd1294;
ld.shared.u8 %rs203, [%rd68];
st.shared.u8 [%rd68], %rs1;
st.shared.u8 [%rd69], %rs203;

BB25_266:
bar.sync 0;
and.b32 %r1053, %r13, 511;
sub.s32 %r1055, %r148, %r1053;
add.s32 %r1056, %r1055, 512;
cvt.u64.u32	%rd70, %r1056;
mul.wide.u32 %rd1296, %r1056, 8;
add.s64 %rd71, %rd122, %rd1296;
cvt.u64.u32	%rd72, %r1055;
mul.wide.u32 %rd1298, %r1055, 8;
add.s64 %rd73, %rd122, %rd1298;
ld.shared.f64 %fd101, [%rd71];
ld.shared.f64 %fd102, [%rd73];
add.s64 %rd74, %rd124, %rd72;
setp.geu.f64	%p211, %fd102, %fd101;
@%p211 bra BB25_268;

ld.shared.u8 %rs204, [%rd74];
setp.ne.s16	%p212, %rs204, 0;
@%p212 bra BB25_270;

BB25_268:
add.s64 %rd75, %rd124, %rd70;
ld.shared.u8 %rs2, [%rd75];
setp.eq.s16	%p213, %rs2, 0;
@%p213 bra BB25_270;

shl.b64 %rd1301, %rd70, 3;
add.s64 %rd1303, %rd123, %rd1301;
st.shared.f64 [%rd73], %fd101;
st.shared.f64 [%rd71], %fd102;
shl.b64 %rd1304, %rd72, 3;
add.s64 %rd1305, %rd123, %rd1304;
ld.shared.u64 %rd1306, [%rd1305];
ld.shared.u64 %rd1307, [%rd1303];
st.shared.u64 [%rd1305], %rd1307;
st.shared.u64 [%rd1303], %rd1306;
ld.shared.u8 %rs205, [%rd74];
st.shared.u8 [%rd74], %rs2;
st.shared.u8 [%rd75], %rs205;

BB25_270:
bar.sync 0;
add.s64 %rd1575, %rd122, %rd1033;
ld.shared.f64 %fd103, [%rd1575];
ld.shared.f64 %fd104, [%rd1037];
setp.geu.f64	%p214, %fd104, %fd103;
@%p214 bra BB25_272;

cvt.u64.u32	%rd1313, %r102;
add.s64 %rd1315, %rd124, %rd1313;
ld.shared.u8 %rs206, [%rd1315];
setp.ne.s16	%p215, %rs206, 0;
@%p215 bra BB25_274;

BB25_272:
add.s32 %r1255, %r102, 256;
cvt.u64.u32	%rd1316, %r1255;
add.s64 %rd1318, %rd124, %rd1316;
ld.shared.u8 %rs3, [%rd1318];
setp.eq.s16	%p216, %rs3, 0;
@%p216 bra BB25_274;

mul.wide.u32 %rd1598, %r102, 8;
add.s64 %rd1576, %rd122, %rd1033;
cvt.u64.u32	%rd1319, %r102;
st.shared.f64 [%rd1037], %fd103;
st.shared.f64 [%rd1576], %fd104;
add.s64 %rd1327, %rd123, %rd1598;
ld.shared.u64 %rd1328, [%rd1327];
add.s64 %rd1329, %rd123, %rd1033;
ld.shared.u64 %rd1330, [%rd1329];
st.shared.u64 [%rd1327], %rd1330;
st.shared.u64 [%rd1329], %rd1328;
add.s64 %rd1332, %rd124, %rd1319;
ld.shared.u8 %rs207, [%rd1332];
st.shared.u8 [%rd1332], %rs3;
st.shared.u8 [%rd1318], %rs207;

BB25_274:
bar.sync 0;
add.s64 %rd1577, %rd122, %rd830;
ld.shared.f64 %fd105, [%rd1577];
ld.shared.f64 %fd106, [%rd834];
setp.geu.f64	%p217, %fd106, %fd105;
@%p217 bra BB25_276;

cvt.u64.u32	%rd1339, %r84;
add.s64 %rd1341, %rd124, %rd1339;
ld.shared.u8 %rs208, [%rd1341];
setp.ne.s16	%p218, %rs208, 0;
@%p218 bra BB25_278;

BB25_276:
add.s32 %r1256, %r84, 128;
cvt.u64.u32	%rd1342, %r1256;
add.s64 %rd1344, %rd124, %rd1342;
ld.shared.u8 %rs4, [%rd1344];
setp.eq.s16	%p219, %rs4, 0;
@%p219 bra BB25_278;

mul.wide.u32 %rd1599, %r84, 8;
add.s64 %rd1578, %rd122, %rd830;
cvt.u64.u32	%rd1345, %r84;
st.shared.f64 [%rd834], %fd105;
st.shared.f64 [%rd1578], %fd106;
add.s64 %rd1353, %rd123, %rd1599;
ld.shared.u64 %rd1354, [%rd1353];
add.s64 %rd1355, %rd123, %rd830;
ld.shared.u64 %rd1356, [%rd1355];
st.shared.u64 [%rd1353], %rd1356;
st.shared.u64 [%rd1355], %rd1354;
add.s64 %rd1358, %rd124, %rd1345;
ld.shared.u8 %rs209, [%rd1358];
st.shared.u8 [%rd1358], %rs4;
st.shared.u8 [%rd1344], %rs209;

BB25_278:
bar.sync 0;
add.s64 %rd1579, %rd122, %rd653;
ld.shared.f64 %fd107, [%rd1579];
ld.shared.f64 %fd108, [%rd657];
setp.geu.f64	%p220, %fd108, %fd107;
@%p220 bra BB25_280;

cvt.u64.u32	%rd1365, %r68;
add.s64 %rd1367, %rd124, %rd1365;
ld.shared.u8 %rs210, [%rd1367];
setp.ne.s16	%p221, %rs210, 0;
@%p221 bra BB25_282;

BB25_280:
add.s32 %r1257, %r68, 64;
cvt.u64.u32	%rd1368, %r1257;
add.s64 %rd1370, %rd124, %rd1368;
ld.shared.u8 %rs5, [%rd1370];
setp.eq.s16	%p222, %rs5, 0;
@%p222 bra BB25_282;

mul.wide.u32 %rd1600, %r68, 8;
add.s64 %rd1580, %rd122, %rd653;
cvt.u64.u32	%rd1371, %r68;
st.shared.f64 [%rd657], %fd107;
st.shared.f64 [%rd1580], %fd108;
add.s64 %rd1379, %rd123, %rd1600;
ld.shared.u64 %rd1380, [%rd1379];
add.s64 %rd1381, %rd123, %rd653;
ld.shared.u64 %rd1382, [%rd1381];
st.shared.u64 [%rd1379], %rd1382;
st.shared.u64 [%rd1381], %rd1380;
add.s64 %rd1384, %rd124, %rd1371;
ld.shared.u8 %rs211, [%rd1384];
st.shared.u8 [%rd1384], %rs5;
st.shared.u8 [%rd1370], %rs211;

BB25_282:
bar.sync 0;
add.s64 %rd1581, %rd122, %rd502;
ld.shared.f64 %fd109, [%rd1581];
ld.shared.f64 %fd110, [%rd506];
setp.geu.f64	%p223, %fd110, %fd109;
@%p223 bra BB25_284;

cvt.u64.u32	%rd1391, %r54;
add.s64 %rd1393, %rd124, %rd1391;
ld.shared.u8 %rs212, [%rd1393];
setp.ne.s16	%p224, %rs212, 0;
@%p224 bra BB25_286;

BB25_284:
add.s32 %r1258, %r54, 32;
cvt.u64.u32	%rd1394, %r1258;
add.s64 %rd1396, %rd124, %rd1394;
ld.shared.u8 %rs6, [%rd1396];
setp.eq.s16	%p225, %rs6, 0;
@%p225 bra BB25_286;

mul.wide.u32 %rd1601, %r54, 8;
add.s64 %rd1582, %rd122, %rd502;
cvt.u64.u32	%rd1397, %r54;
st.shared.f64 [%rd506], %fd109;
st.shared.f64 [%rd1582], %fd110;
add.s64 %rd1405, %rd123, %rd1601;
ld.shared.u64 %rd1406, [%rd1405];
add.s64 %rd1407, %rd123, %rd502;
ld.shared.u64 %rd1408, [%rd1407];
st.shared.u64 [%rd1405], %rd1408;
st.shared.u64 [%rd1407], %rd1406;
add.s64 %rd1410, %rd124, %rd1397;
ld.shared.u8 %rs213, [%rd1410];
st.shared.u8 [%rd1410], %rs6;
st.shared.u8 [%rd1396], %rs213;

BB25_286:
bar.sync 0;
add.s64 %rd1583, %rd122, %rd377;
ld.shared.f64 %fd111, [%rd1583];
ld.shared.f64 %fd112, [%rd381];
setp.geu.f64	%p226, %fd112, %fd111;
@%p226 bra BB25_288;

cvt.u64.u32	%rd1417, %r42;
add.s64 %rd1419, %rd124, %rd1417;
ld.shared.u8 %rs214, [%rd1419];
setp.ne.s16	%p227, %rs214, 0;
@%p227 bra BB25_290;

BB25_288:
add.s32 %r1259, %r42, 16;
cvt.u64.u32	%rd1420, %r1259;
add.s64 %rd1422, %rd124, %rd1420;
ld.shared.u8 %rs7, [%rd1422];
setp.eq.s16	%p228, %rs7, 0;
@%p228 bra BB25_290;

mul.wide.u32 %rd1602, %r42, 8;
add.s64 %rd1584, %rd122, %rd377;
cvt.u64.u32	%rd1423, %r42;
st.shared.f64 [%rd381], %fd111;
st.shared.f64 [%rd1584], %fd112;
add.s64 %rd1431, %rd123, %rd1602;
ld.shared.u64 %rd1432, [%rd1431];
add.s64 %rd1433, %rd123, %rd377;
ld.shared.u64 %rd1434, [%rd1433];
st.shared.u64 [%rd1431], %rd1434;
st.shared.u64 [%rd1433], %rd1432;
add.s64 %rd1436, %rd124, %rd1423;
ld.shared.u8 %rs215, [%rd1436];
st.shared.u8 [%rd1436], %rs7;
st.shared.u8 [%rd1422], %rs215;

BB25_290:
bar.sync 0;
ld.shared.f64 %fd113, [%rd280];
ld.shared.f64 %fd114, [%rd282];
setp.geu.f64	%p229, %fd114, %fd113;
@%p229 bra BB25_292;

and.b32 %r1249, %r13, 7;
sub.s32 %r1248, %r148, %r1249;
cvt.u64.u32	%rd1443, %r1248;
add.s64 %rd1445, %rd124, %rd1443;
ld.shared.u8 %rs216, [%rd1445];
setp.ne.s16	%p230, %rs216, 0;
@%p230 bra BB25_294;

BB25_292:
and.b32 %r1225, %r13, 7;
sub.s32 %r1224, %r148, %r1225;
add.s32 %r1223, %r1224, 8;
cvt.u64.u32	%rd1446, %r1223;
add.s64 %rd1448, %rd124, %rd1446;
ld.shared.u8 %rs8, [%rd1448];
setp.eq.s16	%p231, %rs8, 0;
@%p231 bra BB25_294;

and.b32 %r1228, %r13, 7;
sub.s32 %r1227, %r148, %r1228;
add.s32 %r1226, %r1227, 8;
mul.wide.u32 %rd1586, %r1226, 8;
mul.wide.u32 %rd1585, %r1227, 8;
cvt.u64.u32	%rd1449, %r1227;
st.shared.f64 [%rd282], %fd113;
st.shared.f64 [%rd280], %fd114;
add.s64 %rd1457, %rd123, %rd1585;
ld.shared.u64 %rd1458, [%rd1457];
add.s64 %rd1459, %rd123, %rd1586;
ld.shared.u64 %rd1460, [%rd1459];
st.shared.u64 [%rd1457], %rd1460;
st.shared.u64 [%rd1459], %rd1458;
add.s64 %rd1462, %rd124, %rd1449;
ld.shared.u8 %rs217, [%rd1462];
st.shared.u8 [%rd1462], %rs8;
st.shared.u8 [%rd1448], %rs217;

BB25_294:
bar.sync 0;
ld.shared.f64 %fd115, [%rd207];
ld.shared.f64 %fd116, [%rd209];
setp.geu.f64	%p232, %fd116, %fd115;
@%p232 bra BB25_296;

and.b32 %r1247, %r13, 3;
sub.s32 %r1246, %r148, %r1247;
cvt.u64.u32	%rd1469, %r1246;
add.s64 %rd1471, %rd124, %rd1469;
ld.shared.u8 %rs218, [%rd1471];
setp.ne.s16	%p233, %rs218, 0;
@%p233 bra BB25_298;

BB25_296:
and.b32 %r1231, %r13, 3;
sub.s32 %r1230, %r148, %r1231;
add.s32 %r1229, %r1230, 4;
cvt.u64.u32	%rd1472, %r1229;
add.s64 %rd1474, %rd124, %rd1472;
ld.shared.u8 %rs9, [%rd1474];
setp.eq.s16	%p234, %rs9, 0;
@%p234 bra BB25_298;

and.b32 %r1234, %r13, 3;
sub.s32 %r1233, %r148, %r1234;
add.s32 %r1232, %r1233, 4;
mul.wide.u32 %rd1588, %r1232, 8;
mul.wide.u32 %rd1587, %r1233, 8;
cvt.u64.u32	%rd1475, %r1233;
st.shared.f64 [%rd209], %fd115;
st.shared.f64 [%rd207], %fd116;
add.s64 %rd1483, %rd123, %rd1587;
ld.shared.u64 %rd1484, [%rd1483];
add.s64 %rd1485, %rd123, %rd1588;
ld.shared.u64 %rd1486, [%rd1485];
st.shared.u64 [%rd1483], %rd1486;
st.shared.u64 [%rd1485], %rd1484;
add.s64 %rd1488, %rd124, %rd1475;
ld.shared.u8 %rs219, [%rd1488];
st.shared.u8 [%rd1488], %rs9;
st.shared.u8 [%rd1474], %rs219;

BB25_298:
bar.sync 0;
ld.shared.f64 %fd117, [%rd160];
ld.shared.f64 %fd118, [%rd162];
setp.geu.f64	%p235, %fd118, %fd117;
@%p235 bra BB25_300;

and.b32 %r1245, %r13, 1;
sub.s32 %r1244, %r148, %r1245;
cvt.u64.u32	%rd1495, %r1244;
add.s64 %rd1497, %rd124, %rd1495;
ld.shared.u8 %rs220, [%rd1497];
setp.ne.s16	%p236, %rs220, 0;
@%p236 bra BB25_302;

BB25_300:
and.b32 %r1237, %r13, 1;
sub.s32 %r1236, %r148, %r1237;
add.s32 %r1235, %r1236, 2;
cvt.u64.u32	%rd1498, %r1235;
add.s64 %rd1500, %rd124, %rd1498;
ld.shared.u8 %rs10, [%rd1500];
setp.eq.s16	%p237, %rs10, 0;
@%p237 bra BB25_302;

and.b32 %r1240, %r13, 1;
sub.s32 %r1239, %r148, %r1240;
add.s32 %r1238, %r1239, 2;
mul.wide.u32 %rd1590, %r1238, 8;
mul.wide.u32 %rd1589, %r1239, 8;
cvt.u64.u32	%rd1501, %r1239;
st.shared.f64 [%rd162], %fd117;
st.shared.f64 [%rd160], %fd118;
add.s64 %rd1509, %rd123, %rd1589;
ld.shared.u64 %rd1510, [%rd1509];
add.s64 %rd1511, %rd123, %rd1590;
ld.shared.u64 %rd1512, [%rd1511];
st.shared.u64 [%rd1509], %rd1512;
st.shared.u64 [%rd1511], %rd1510;
add.s64 %rd1514, %rd124, %rd1501;
ld.shared.u8 %rs221, [%rd1514];
st.shared.u8 [%rd1514], %rs10;
st.shared.u8 [%rd1500], %rs221;

BB25_302:
bar.sync 0;
ld.shared.f64 %fd119, [%rd140+8];
ld.shared.f64 %fd120, [%rd140];
setp.geu.f64	%p238, %fd120, %fd119;
@%p238 bra BB25_304;

cvt.u64.u32	%rd1519, %r148;
add.s64 %rd1521, %rd124, %rd1519;
ld.shared.u8 %rs222, [%rd1521];
setp.ne.s16	%p239, %rs222, 0;
@%p239 bra BB25_306;

BB25_304:
cvt.u64.u32	%rd1522, %r148;
add.s64 %rd1524, %rd124, %rd1522;
ld.shared.u8 %rs11, [%rd1524+1];
setp.eq.s16	%p240, %rs11, 0;
@%p240 bra BB25_306;

mul.wide.u32 %rd1591, %r148, 8;
st.shared.f64 [%rd140], %fd119;
st.shared.f64 [%rd140+8], %fd120;
add.s64 %rd1530, %rd123, %rd1591;
ld.shared.u64 %rd1531, [%rd1530];
ld.shared.u64 %rd1532, [%rd1530+8];
st.shared.u64 [%rd1530], %rd1532;
st.shared.u64 [%rd1530+8], %rd1531;
ld.shared.u8 %rs223, [%rd1524];
st.shared.u8 [%rd1524], %rs11;
st.shared.u8 [%rd1524+1], %rs223;

BB25_306:
ld.param.u64 %rd1593, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1592, %r13;
setp.lt.u64	%p242, %rd1592, %rd1593;
bar.sync 0;
@!%p242 bra BB25_308;
bra.uni BB25_307;

BB25_307:
mov.u32 %r1243, %tid.x;
cvt.s64.s32	%rd1597, %r1243;
mul.wide.s32 %rd1537, %r1243, 8;
add.s64 %rd1539, %rd122, %rd1537;
ld.shared.f64 %fd123, [%rd1539];
ld.local.u64 %rd1540, [%rd2];
cvta.to.global.u64 %rd1541, %rd1540;
mul.lo.s64 %rd1542, %rd1597, %rd78;
add.s64 %rd1543, %rd1542, %rd25;
shl.b64 %rd1544, %rd1543, 3;
add.s64 %rd1545, %rd1541, %rd1544;
st.global.f64 [%rd1545], %fd123;
add.s64 %rd1547, %rd123, %rd1537;
ld.shared.u64 %rd1548, [%rd1547];
ld.local.u64 %rd1549, [%rd3];
cvta.to.global.u64 %rd1550, %rd1549;
mul.lo.s64 %rd1551, %rd1597, %rd79;
add.s64 %rd1552, %rd1551, %rd42;
shl.b64 %rd1553, %rd1552, 3;
add.s64 %rd1554, %rd1550, %rd1553;
st.global.u64 [%rd1554], %rd1548;

BB25_308:
add.s32 %r1241, %r13, 1024;
ld.param.u64 %rd1595, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1594, %r1241;
setp.ge.u64	%p243, %rd1594, %rd1595;
@%p243 bra BB25_310;

add.s32 %r1242, %r13, 1024;
cvt.s64.s32	%rd1596, %r1242;
mul.wide.s32 %rd1556, %r13, 8;
add.s64 %rd1558, %rd122, %rd1556;
ld.shared.f64 %fd124, [%rd1558+8192];
ld.local.u64 %rd1559, [%rd2];
cvta.to.global.u64 %rd1560, %rd1559;
mul.lo.s64 %rd1562, %rd1596, %rd78;
add.s64 %rd1563, %rd1562, %rd25;
shl.b64 %rd1564, %rd1563, 3;
add.s64 %rd1565, %rd1560, %rd1564;
st.global.f64 [%rd1565], %fd124;
add.s64 %rd1567, %rd123, %rd1556;
ld.shared.u64 %rd1568, [%rd1567+8192];
ld.local.u64 %rd1569, [%rd3];
cvta.to.global.u64 %rd1570, %rd1569;
mul.lo.s64 %rd1571, %rd1596, %rd79;
add.s64 %rd1572, %rd1571, %rd42;
shl.b64 %rd1573, %rd1572, 3;
add.s64 %rd1574, %rd1570, %rd1573;
st.global.u64 [%rd1574], %rd1568;

BB25_310:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot26[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<232>;
.reg .b16 %rs<213>;
.reg .b32 %r<1365>;
.reg .f64 %fd<121>;
.reg .b64 %rd<1670>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1669, __local_depot26;
cvta.local.u64 %SP, %rd1669;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r1316, 0;
mov.pred %p4, 0;
@%p4 bra BB26_2;

BB26_1:
mul.wide.s32 %rd58, %r1316, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r1316, %r1316, 1;
setp.lt.u32	%p5, %r1316, 52;
@%p5 bra BB26_1;

BB26_2:
mov.u32 %r1317, 0;
@%p4 bra BB26_4;

BB26_3:
mul.wide.s32 %rd62, %r1317, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r1317, %r1317, 1;
setp.lt.u32	%p7, %r1317, 52;
@%p7 bra BB26_3;

BB26_4:
mov.u32 %r125, %nctaid.y;
mov.u32 %r126, %ctaid.z;
mov.u32 %r127, %ctaid.y;
mad.lo.s32 %r128, %r125, %r126, %r127;
mov.u32 %r129, %nctaid.x;
mov.u32 %r130, %ctaid.x;
mad.lo.s32 %r131, %r128, %r129, %r130;
cvt.u64.u32	%rd8, %r131;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB26_294;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1318, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r1318, 1;
mov.u64 %rd1657, %rd8;
mov.u64 %rd1665, %rd66;
@%p9 bra BB26_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd1643, %rd2, %rd68;
mov.u64 %rd1666, 0;
mov.u64 %rd1658, %rd8;

BB26_7:
ld.local.u64 %rd14, [%rd1643];
or.b64 %rd69, %rd1658, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB26_9;
bra.uni BB26_8;

BB26_9:
cvt.u32.u64	%r132, %rd14;
cvt.u32.u64	%r133, %rd1658;
div.u32 %r134, %r133, %r132;
rem.u32 %r135, %r133, %r132;
cvt.u64.u32	%rd1659, %r134;
cvt.u64.u32	%rd1644, %r135;
bra.uni BB26_10;

BB26_8:
div.u64 %rd1659, %rd1658, %rd14;
rem.u64 %rd1644, %rd1658, %rd14;

BB26_10:
mov.u64 %rd1658, %rd1659;
ld.local.u64 %rd71, [%rd1643+200];
mul.lo.s64 %rd72, %rd71, %rd1644;
add.s64 %rd1666, %rd72, %rd1666;
add.s64 %rd1643, %rd1643, -8;
add.s32 %r1318, %r1318, -1;
setp.gt.s32	%p11, %r1318, 0;
mov.u64 %rd1651, %rd1658;
mov.u64 %rd1657, %rd1651;
mov.u64 %rd1660, %rd1666;
mov.u64 %rd1665, %rd1660;
@%p11 bra BB26_7;

BB26_11:
mov.u64 %rd24, %rd1665;
mov.u64 %rd23, %rd1657;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1319, %r9, -1;
setp.lt.s32	%p12, %r1319, 1;
mov.u64 %rd1654, %rd8;
mov.u64 %rd1663, %rd66;
@%p12 bra BB26_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd1645, %rd3, %rd77;
mov.u64 %rd1664, 0;
mov.u64 %rd1655, %rd8;

BB26_13:
ld.local.u64 %rd31, [%rd1645];
or.b64 %rd78, %rd1655, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB26_15;
bra.uni BB26_14;

BB26_15:
cvt.u32.u64	%r136, %rd31;
cvt.u32.u64	%r137, %rd1655;
div.u32 %r138, %r137, %r136;
rem.u32 %r139, %r137, %r136;
cvt.u64.u32	%rd1656, %r138;
cvt.u64.u32	%rd1646, %r139;
bra.uni BB26_16;

BB26_14:
div.u64 %rd1656, %rd1655, %rd31;
rem.u64 %rd1646, %rd1655, %rd31;

BB26_16:
mov.u64 %rd1655, %rd1656;
ld.local.u64 %rd80, [%rd1645+200];
mul.lo.s64 %rd81, %rd80, %rd1646;
add.s64 %rd1664, %rd81, %rd1664;
add.s64 %rd1645, %rd1645, -8;
add.s32 %r1319, %r1319, -1;
setp.gt.s32	%p14, %r1319, 0;
mov.u64 %rd1654, %rd1655;
mov.u64 %rd1663, %rd1664;
@%p14 bra BB26_13;

BB26_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd1654;
add.s64 %rd42, %rd83, %rd1663;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.f64 %fd119, 0d0000000000000000;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB26_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 3;
add.s64 %rd89, %rd85, %rd88;
ld.global.f64 %fd119, [%rd89];

BB26_19:
mov.u64 %rd1667, 0;
@%p15 bra BB26_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd1667, [%rd96];

BB26_21:
add.s32 %r140, %r13, 512;
selp.u16	%rs11, 1, 0, %p1;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.f64 [%rd46], %fd119;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd99, %rd97;
st.shared.u64 [%rd47], %rd1667;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd100, %rd43;
st.shared.u8 [%rd48], %rs11;
cvt.s64.s32	%rd49, %r140;
setp.lt.u64	%p2, %rd49, %rd53;
mov.f64 %fd120, 0d0000000000000000;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB26_23;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mul.lo.s64 %rd103, %rd49, %rd54;
add.s64 %rd104, %rd103, %rd25;
shl.b64 %rd105, %rd104, 3;
add.s64 %rd106, %rd102, %rd105;
ld.global.f64 %fd120, [%rd106];

BB26_23:
mov.u64 %rd1668, 0;
@%p17 bra BB26_25;

ld.local.u64 %rd108, [%rd3];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd49, %rd55;
add.s64 %rd111, %rd110, %rd42;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd113, %rd109, %rd112;
ld.global.u64 %rd1668, [%rd113];

BB26_25:
selp.u16	%rs12, 1, 0, %p2;
st.shared.f64 [%rd46+4096], %fd120;
st.shared.u64 [%rd47+4096], %rd1668;
st.shared.u8 [%rd48+512], %rs12;
bar.sync 0;
shl.b32 %r141, %r13, 1;
mul.wide.u32 %rd114, %r141, 8;
add.s64 %rd116, %rd98, %rd114;
ld.shared.f64 %fd5, [%rd116+8];
ld.shared.f64 %fd6, [%rd116];
setp.leu.f64	%p19, %fd6, %fd5;
@%p19 bra BB26_27;

cvt.u64.u32	%rd117, %r141;
add.s64 %rd119, %rd100, %rd117;
ld.shared.u8 %rs13, [%rd119];
mov.u32 %r1320, 1;
setp.ne.s16	%p20, %rs13, 0;
@%p20 bra BB26_28;

BB26_27:
cvt.u64.u32	%rd120, %r141;
add.s64 %rd122, %rd100, %rd120;
ld.shared.u8 %rs14, [%rd122+1];
setp.eq.s16	%p21, %rs14, 0;
selp.u32	%r1320, 1, 0, %p21;

BB26_28:
and.b32 %r147, %r13, 1;
setp.ne.s32	%p22, %r1320, %r147;
@%p22 bra BB26_30;

add.s64 %rd125, %rd99, %rd114;
cvt.u64.u32	%rd126, %r141;
st.shared.f64 [%rd116], %fd5;
st.shared.f64 [%rd116+8], %fd6;
ld.shared.u64 %rd130, [%rd125];
ld.shared.u64 %rd131, [%rd125+8];
st.shared.u64 [%rd125], %rd131;
st.shared.u64 [%rd125+8], %rd130;
add.s64 %rd133, %rd100, %rd126;
ld.shared.u8 %rs15, [%rd133];
ld.shared.u8 %rs16, [%rd133+1];
st.shared.u8 [%rd133], %rs16;
st.shared.u8 [%rd133+1], %rs15;

BB26_30:
bar.sync 0;
sub.s32 %r18, %r141, %r147;
add.s32 %r153, %r18, 2;
mul.wide.u32 %rd134, %r153, 8;
add.s64 %rd136, %rd98, %rd134;
mul.wide.u32 %rd137, %r18, 8;
add.s64 %rd138, %rd98, %rd137;
ld.shared.f64 %fd7, [%rd136];
ld.shared.f64 %fd8, [%rd138];
setp.leu.f64	%p23, %fd8, %fd7;
@%p23 bra BB26_32;

cvt.u64.u32	%rd139, %r18;
add.s64 %rd141, %rd100, %rd139;
ld.shared.u8 %rs17, [%rd141];
mov.u32 %r1321, 1;
setp.ne.s16	%p24, %rs17, 0;
@%p24 bra BB26_33;

BB26_32:
cvt.u64.u32	%rd142, %r153;
add.s64 %rd144, %rd100, %rd142;
ld.shared.u8 %rs18, [%rd144];
setp.eq.s16	%p25, %rs18, 0;
selp.u32	%r1321, 1, 0, %p25;

BB26_33:
bfe.u32 %r165, %r13, 1, 1;
setp.ne.s32	%p26, %r1321, %r165;
@%p26 bra BB26_35;

add.s64 %rd147, %rd99, %rd137;
add.s64 %rd149, %rd99, %rd134;
cvt.u64.u32	%rd150, %r18;
st.shared.f64 [%rd138], %fd7;
cvt.u64.u32	%rd154, %r153;
st.shared.f64 [%rd136], %fd8;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd100, %rd150;
ld.shared.u8 %rs19, [%rd160];
add.s64 %rd161, %rd100, %rd154;
ld.shared.u8 %rs20, [%rd161];
st.shared.u8 [%rd160], %rs20;
st.shared.u8 [%rd161], %rs19;

BB26_35:
bar.sync 0;
ld.shared.f64 %fd9, [%rd116+8];
ld.shared.f64 %fd10, [%rd116];
setp.leu.f64	%p27, %fd10, %fd9;
@%p27 bra BB26_37;

cvt.u64.u32	%rd165, %r141;
add.s64 %rd167, %rd100, %rd165;
ld.shared.u8 %rs21, [%rd167];
mov.u32 %r1322, 1;
setp.ne.s16	%p28, %rs21, 0;
@%p28 bra BB26_38;

BB26_37:
cvt.u64.u32	%rd168, %r141;
add.s64 %rd170, %rd100, %rd168;
ld.shared.u8 %rs22, [%rd170+1];
setp.eq.s16	%p29, %rs22, 0;
selp.u32	%r1322, 1, 0, %p29;

BB26_38:
bfe.u32 %r180, %r13, 1, 1;
setp.ne.s32	%p30, %r1322, %r180;
@%p30 bra BB26_40;

cvt.u64.u32	%rd171, %r141;
st.shared.f64 [%rd116], %fd9;
st.shared.f64 [%rd116+8], %fd10;
add.s64 %rd176, %rd99, %rd114;
ld.shared.u64 %rd177, [%rd176];
ld.shared.u64 %rd178, [%rd176+8];
st.shared.u64 [%rd176], %rd178;
st.shared.u64 [%rd176+8], %rd177;
add.s64 %rd180, %rd100, %rd171;
ld.shared.u8 %rs23, [%rd180];
ld.shared.u8 %rs24, [%rd180+1];
st.shared.u8 [%rd180], %rs24;
st.shared.u8 [%rd180+1], %rs23;

BB26_40:
bar.sync 0;
and.b32 %r183, %r13, 3;
sub.s32 %r24, %r141, %r183;
add.s32 %r185, %r24, 4;
mul.wide.u32 %rd181, %r185, 8;
add.s64 %rd183, %rd98, %rd181;
mul.wide.u32 %rd184, %r24, 8;
add.s64 %rd185, %rd98, %rd184;
ld.shared.f64 %fd11, [%rd183];
ld.shared.f64 %fd12, [%rd185];
setp.leu.f64	%p31, %fd12, %fd11;
@%p31 bra BB26_42;

cvt.u64.u32	%rd186, %r24;
add.s64 %rd188, %rd100, %rd186;
ld.shared.u8 %rs25, [%rd188];
mov.u32 %r1323, 1;
setp.ne.s16	%p32, %rs25, 0;
@%p32 bra BB26_43;

BB26_42:
cvt.u64.u32	%rd189, %r185;
add.s64 %rd191, %rd100, %rd189;
ld.shared.u8 %rs26, [%rd191];
setp.eq.s16	%p33, %rs26, 0;
selp.u32	%r1323, 1, 0, %p33;

BB26_43:
bfe.u32 %r197, %r13, 2, 1;
setp.ne.s32	%p34, %r1323, %r197;
@%p34 bra BB26_45;

add.s64 %rd194, %rd99, %rd184;
add.s64 %rd196, %rd99, %rd181;
cvt.u64.u32	%rd197, %r24;
st.shared.f64 [%rd185], %fd11;
cvt.u64.u32	%rd201, %r185;
st.shared.f64 [%rd183], %fd12;
ld.shared.u64 %rd204, [%rd194];
ld.shared.u64 %rd205, [%rd196];
st.shared.u64 [%rd194], %rd205;
st.shared.u64 [%rd196], %rd204;
add.s64 %rd207, %rd100, %rd197;
ld.shared.u8 %rs27, [%rd207];
add.s64 %rd208, %rd100, %rd201;
ld.shared.u8 %rs28, [%rd208];
st.shared.u8 [%rd207], %rs28;
st.shared.u8 [%rd208], %rs27;

BB26_45:
bar.sync 0;
ld.shared.f64 %fd13, [%rd136];
ld.shared.f64 %fd14, [%rd138];
setp.leu.f64	%p35, %fd14, %fd13;
@%p35 bra BB26_47;

cvt.u64.u32	%rd214, %r18;
add.s64 %rd216, %rd100, %rd214;
ld.shared.u8 %rs29, [%rd216];
mov.u32 %r1324, 1;
setp.ne.s16	%p36, %rs29, 0;
@%p36 bra BB26_48;

BB26_47:
cvt.u64.u32	%rd217, %r153;
add.s64 %rd219, %rd100, %rd217;
ld.shared.u8 %rs30, [%rd219];
setp.eq.s16	%p37, %rs30, 0;
selp.u32	%r1324, 1, 0, %p37;

BB26_48:
bfe.u32 %r220, %r13, 2, 1;
setp.ne.s32	%p38, %r1324, %r220;
@%p38 bra BB26_50;

cvt.u64.u32	%rd220, %r18;
st.shared.f64 [%rd138], %fd13;
cvt.u64.u32	%rd224, %r153;
st.shared.f64 [%rd136], %fd14;
add.s64 %rd228, %rd99, %rd137;
ld.shared.u64 %rd229, [%rd228];
add.s64 %rd230, %rd99, %rd134;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd228], %rd231;
st.shared.u64 [%rd230], %rd229;
add.s64 %rd233, %rd100, %rd220;
ld.shared.u8 %rs31, [%rd233];
add.s64 %rd234, %rd100, %rd224;
ld.shared.u8 %rs32, [%rd234];
st.shared.u8 [%rd233], %rs32;
st.shared.u8 [%rd234], %rs31;

BB26_50:
bar.sync 0;
ld.shared.f64 %fd15, [%rd116+8];
ld.shared.f64 %fd16, [%rd116];
setp.leu.f64	%p39, %fd16, %fd15;
@%p39 bra BB26_52;

cvt.u64.u32	%rd238, %r141;
add.s64 %rd240, %rd100, %rd238;
ld.shared.u8 %rs33, [%rd240];
mov.u32 %r1325, 1;
setp.ne.s16	%p40, %rs33, 0;
@%p40 bra BB26_53;

BB26_52:
cvt.u64.u32	%rd241, %r141;
add.s64 %rd243, %rd100, %rd241;
ld.shared.u8 %rs34, [%rd243+1];
setp.eq.s16	%p41, %rs34, 0;
selp.u32	%r1325, 1, 0, %p41;

BB26_53:
bfe.u32 %r234, %r13, 2, 1;
setp.ne.s32	%p42, %r1325, %r234;
@%p42 bra BB26_55;

cvt.u64.u32	%rd244, %r141;
st.shared.f64 [%rd116], %fd15;
st.shared.f64 [%rd116+8], %fd16;
add.s64 %rd249, %rd99, %rd114;
ld.shared.u64 %rd250, [%rd249];
ld.shared.u64 %rd251, [%rd249+8];
st.shared.u64 [%rd249], %rd251;
st.shared.u64 [%rd249+8], %rd250;
add.s64 %rd253, %rd100, %rd244;
ld.shared.u8 %rs35, [%rd253];
ld.shared.u8 %rs36, [%rd253+1];
st.shared.u8 [%rd253], %rs36;
st.shared.u8 [%rd253+1], %rs35;

BB26_55:
bar.sync 0;
and.b32 %r237, %r13, 7;
sub.s32 %r32, %r141, %r237;
add.s32 %r239, %r32, 8;
mul.wide.u32 %rd254, %r239, 8;
add.s64 %rd256, %rd98, %rd254;
mul.wide.u32 %rd257, %r32, 8;
add.s64 %rd258, %rd98, %rd257;
ld.shared.f64 %fd17, [%rd256];
ld.shared.f64 %fd18, [%rd258];
setp.leu.f64	%p43, %fd18, %fd17;
@%p43 bra BB26_57;

cvt.u64.u32	%rd259, %r32;
add.s64 %rd261, %rd100, %rd259;
ld.shared.u8 %rs37, [%rd261];
mov.u32 %r1326, 1;
setp.ne.s16	%p44, %rs37, 0;
@%p44 bra BB26_58;

BB26_57:
cvt.u64.u32	%rd262, %r239;
add.s64 %rd264, %rd100, %rd262;
ld.shared.u8 %rs38, [%rd264];
setp.eq.s16	%p45, %rs38, 0;
selp.u32	%r1326, 1, 0, %p45;

BB26_58:
bfe.u32 %r251, %r13, 3, 1;
setp.ne.s32	%p46, %r1326, %r251;
@%p46 bra BB26_60;

mul.wide.u32 %rd1630, %r239, 8;
mul.wide.u32 %rd1629, %r32, 8;
add.s64 %rd267, %rd99, %rd1629;
add.s64 %rd269, %rd99, %rd1630;
cvt.u64.u32	%rd270, %r32;
st.shared.f64 [%rd258], %fd17;
cvt.u64.u32	%rd274, %r239;
st.shared.f64 [%rd256], %fd18;
ld.shared.u64 %rd277, [%rd267];
ld.shared.u64 %rd278, [%rd269];
st.shared.u64 [%rd267], %rd278;
st.shared.u64 [%rd269], %rd277;
add.s64 %rd280, %rd100, %rd270;
ld.shared.u8 %rs39, [%rd280];
add.s64 %rd281, %rd100, %rd274;
ld.shared.u8 %rs40, [%rd281];
st.shared.u8 [%rd280], %rs40;
st.shared.u8 [%rd281], %rs39;

BB26_60:
bar.sync 0;
ld.shared.f64 %fd19, [%rd183];
ld.shared.f64 %fd20, [%rd185];
setp.leu.f64	%p47, %fd20, %fd19;
@%p47 bra BB26_62;

cvt.u64.u32	%rd287, %r24;
add.s64 %rd289, %rd100, %rd287;
ld.shared.u8 %rs41, [%rd289];
mov.u32 %r1327, 1;
setp.ne.s16	%p48, %rs41, 0;
@%p48 bra BB26_63;

BB26_62:
cvt.u64.u32	%rd290, %r185;
add.s64 %rd292, %rd100, %rd290;
ld.shared.u8 %rs42, [%rd292];
setp.eq.s16	%p49, %rs42, 0;
selp.u32	%r1327, 1, 0, %p49;

BB26_63:
bfe.u32 %r274, %r13, 3, 1;
setp.ne.s32	%p50, %r1327, %r274;
@%p50 bra BB26_65;

mul.wide.u32 %rd1628, %r24, 8;
cvt.u64.u32	%rd293, %r24;
st.shared.f64 [%rd185], %fd19;
cvt.u64.u32	%rd297, %r185;
st.shared.f64 [%rd183], %fd20;
add.s64 %rd301, %rd99, %rd1628;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd99, %rd181;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd100, %rd293;
ld.shared.u8 %rs43, [%rd306];
add.s64 %rd307, %rd100, %rd297;
ld.shared.u8 %rs44, [%rd307];
st.shared.u8 [%rd306], %rs44;
st.shared.u8 [%rd307], %rs43;

BB26_65:
bar.sync 0;
ld.shared.f64 %fd21, [%rd136];
ld.shared.f64 %fd22, [%rd138];
setp.leu.f64	%p51, %fd22, %fd21;
@%p51 bra BB26_67;

cvt.u64.u32	%rd313, %r18;
add.s64 %rd315, %rd100, %rd313;
ld.shared.u8 %rs45, [%rd315];
mov.u32 %r1328, 1;
setp.ne.s16	%p52, %rs45, 0;
@%p52 bra BB26_68;

BB26_67:
cvt.u64.u32	%rd316, %r153;
add.s64 %rd318, %rd100, %rd316;
ld.shared.u8 %rs46, [%rd318];
setp.eq.s16	%p53, %rs46, 0;
selp.u32	%r1328, 1, 0, %p53;

BB26_68:
bfe.u32 %r296, %r13, 3, 1;
setp.ne.s32	%p54, %r1328, %r296;
@%p54 bra BB26_70;

mul.wide.u32 %rd1627, %r18, 8;
cvt.u64.u32	%rd319, %r18;
st.shared.f64 [%rd138], %fd21;
cvt.u64.u32	%rd323, %r153;
st.shared.f64 [%rd136], %fd22;
add.s64 %rd327, %rd99, %rd1627;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd99, %rd134;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd100, %rd319;
ld.shared.u8 %rs47, [%rd332];
add.s64 %rd333, %rd100, %rd323;
ld.shared.u8 %rs48, [%rd333];
st.shared.u8 [%rd332], %rs48;
st.shared.u8 [%rd333], %rs47;

BB26_70:
bar.sync 0;
ld.shared.f64 %fd23, [%rd116+8];
ld.shared.f64 %fd24, [%rd116];
setp.leu.f64	%p55, %fd24, %fd23;
@%p55 bra BB26_72;

cvt.u64.u32	%rd337, %r141;
add.s64 %rd339, %rd100, %rd337;
ld.shared.u8 %rs49, [%rd339];
mov.u32 %r1329, 1;
setp.ne.s16	%p56, %rs49, 0;
@%p56 bra BB26_73;

BB26_72:
cvt.u64.u32	%rd340, %r141;
add.s64 %rd342, %rd100, %rd340;
ld.shared.u8 %rs50, [%rd342+1];
setp.eq.s16	%p57, %rs50, 0;
selp.u32	%r1329, 1, 0, %p57;

BB26_73:
bfe.u32 %r310, %r13, 3, 1;
setp.ne.s32	%p58, %r1329, %r310;
@%p58 bra BB26_75;

mul.wide.u32 %rd1626, %r141, 8;
cvt.u64.u32	%rd343, %r141;
st.shared.f64 [%rd116], %fd23;
st.shared.f64 [%rd116+8], %fd24;
add.s64 %rd348, %rd99, %rd1626;
ld.shared.u64 %rd349, [%rd348];
ld.shared.u64 %rd350, [%rd348+8];
st.shared.u64 [%rd348], %rd350;
st.shared.u64 [%rd348+8], %rd349;
add.s64 %rd352, %rd100, %rd343;
ld.shared.u8 %rs51, [%rd352];
ld.shared.u8 %rs52, [%rd352+1];
st.shared.u8 [%rd352], %rs52;
st.shared.u8 [%rd352+1], %rs51;

BB26_75:
bar.sync 0;
and.b32 %r313, %r13, 15;
sub.s32 %r42, %r141, %r313;
add.s32 %r315, %r42, 16;
mul.wide.u32 %rd353, %r315, 8;
add.s64 %rd355, %rd98, %rd353;
mul.wide.u32 %rd356, %r42, 8;
add.s64 %rd357, %rd98, %rd356;
ld.shared.f64 %fd25, [%rd355];
ld.shared.f64 %fd26, [%rd357];
setp.leu.f64	%p59, %fd26, %fd25;
@%p59 bra BB26_77;

cvt.u64.u32	%rd358, %r42;
add.s64 %rd360, %rd100, %rd358;
ld.shared.u8 %rs53, [%rd360];
mov.u32 %r1330, 1;
setp.ne.s16	%p60, %rs53, 0;
@%p60 bra BB26_78;

BB26_77:
add.s32 %r1280, %r42, 16;
cvt.u64.u32	%rd361, %r1280;
add.s64 %rd363, %rd100, %rd361;
ld.shared.u8 %rs54, [%rd363];
setp.eq.s16	%p61, %rs54, 0;
selp.u32	%r1330, 1, 0, %p61;

BB26_78:
bfe.u32 %r327, %r13, 4, 1;
setp.ne.s32	%p62, %r1330, %r327;
@%p62 bra BB26_80;

mul.wide.u32 %rd1620, %r42, 8;
add.s32 %r1285, %r42, 16;
add.s64 %rd366, %rd99, %rd1620;
add.s64 %rd368, %rd99, %rd353;
cvt.u64.u32	%rd369, %r42;
st.shared.f64 [%rd357], %fd25;
cvt.u64.u32	%rd373, %r1285;
st.shared.f64 [%rd355], %fd26;
ld.shared.u64 %rd376, [%rd366];
ld.shared.u64 %rd377, [%rd368];
st.shared.u64 [%rd366], %rd377;
st.shared.u64 [%rd368], %rd376;
add.s64 %rd379, %rd100, %rd369;
ld.shared.u8 %rs55, [%rd379];
add.s64 %rd380, %rd100, %rd373;
ld.shared.u8 %rs56, [%rd380];
st.shared.u8 [%rd379], %rs56;
st.shared.u8 [%rd380], %rs55;

BB26_80:
bar.sync 0;
ld.shared.f64 %fd27, [%rd256];
ld.shared.f64 %fd28, [%rd258];
setp.leu.f64	%p63, %fd28, %fd27;
@%p63 bra BB26_82;

cvt.u64.u32	%rd386, %r32;
add.s64 %rd388, %rd100, %rd386;
ld.shared.u8 %rs57, [%rd388];
mov.u32 %r1331, 1;
setp.ne.s16	%p64, %rs57, 0;
@%p64 bra BB26_83;

BB26_82:
cvt.u64.u32	%rd389, %r239;
add.s64 %rd391, %rd100, %rd389;
ld.shared.u8 %rs58, [%rd391];
setp.eq.s16	%p65, %rs58, 0;
selp.u32	%r1331, 1, 0, %p65;

BB26_83:
bfe.u32 %r350, %r13, 4, 1;
setp.ne.s32	%p66, %r1331, %r350;
@%p66 bra BB26_85;

mul.wide.u32 %rd1619, %r239, 8;
mul.wide.u32 %rd1618, %r32, 8;
cvt.u64.u32	%rd392, %r32;
st.shared.f64 [%rd258], %fd27;
cvt.u64.u32	%rd396, %r239;
st.shared.f64 [%rd256], %fd28;
add.s64 %rd400, %rd99, %rd1618;
ld.shared.u64 %rd401, [%rd400];
add.s64 %rd402, %rd99, %rd1619;
ld.shared.u64 %rd403, [%rd402];
st.shared.u64 [%rd400], %rd403;
st.shared.u64 [%rd402], %rd401;
add.s64 %rd405, %rd100, %rd392;
ld.shared.u8 %rs59, [%rd405];
add.s64 %rd406, %rd100, %rd396;
ld.shared.u8 %rs60, [%rd406];
st.shared.u8 [%rd405], %rs60;
st.shared.u8 [%rd406], %rs59;

BB26_85:
bar.sync 0;
ld.shared.f64 %fd29, [%rd183];
ld.shared.f64 %fd30, [%rd185];
setp.leu.f64	%p67, %fd30, %fd29;
@%p67 bra BB26_87;

cvt.u64.u32	%rd412, %r24;
add.s64 %rd414, %rd100, %rd412;
ld.shared.u8 %rs61, [%rd414];
mov.u32 %r1332, 1;
setp.ne.s16	%p68, %rs61, 0;
@%p68 bra BB26_88;

BB26_87:
add.s32 %r1281, %r24, 4;
cvt.u64.u32	%rd415, %r1281;
add.s64 %rd417, %rd100, %rd415;
ld.shared.u8 %rs62, [%rd417];
setp.eq.s16	%p69, %rs62, 0;
selp.u32	%r1332, 1, 0, %p69;

BB26_88:
bfe.u32 %r372, %r13, 4, 1;
setp.ne.s32	%p70, %r1332, %r372;
@%p70 bra BB26_90;

add.s32 %r1284, %r24, 4;
mul.wide.u32 %rd1617, %r1284, 8;
mul.wide.u32 %rd1616, %r24, 8;
cvt.u64.u32	%rd418, %r24;
st.shared.f64 [%rd185], %fd29;
cvt.u64.u32	%rd422, %r1284;
st.shared.f64 [%rd183], %fd30;
add.s64 %rd426, %rd99, %rd1616;
ld.shared.u64 %rd427, [%rd426];
add.s64 %rd428, %rd99, %rd1617;
ld.shared.u64 %rd429, [%rd428];
st.shared.u64 [%rd426], %rd429;
st.shared.u64 [%rd428], %rd427;
add.s64 %rd431, %rd100, %rd418;
ld.shared.u8 %rs63, [%rd431];
add.s64 %rd432, %rd100, %rd422;
ld.shared.u8 %rs64, [%rd432];
st.shared.u8 [%rd431], %rs64;
st.shared.u8 [%rd432], %rs63;

BB26_90:
bar.sync 0;
ld.shared.f64 %fd31, [%rd136];
ld.shared.f64 %fd32, [%rd138];
setp.leu.f64	%p71, %fd32, %fd31;
@%p71 bra BB26_92;

cvt.u64.u32	%rd438, %r18;
add.s64 %rd440, %rd100, %rd438;
ld.shared.u8 %rs65, [%rd440];
mov.u32 %r1333, 1;
setp.ne.s16	%p72, %rs65, 0;
@%p72 bra BB26_93;

BB26_92:
add.s32 %r1282, %r18, 2;
cvt.u64.u32	%rd441, %r1282;
add.s64 %rd443, %rd100, %rd441;
ld.shared.u8 %rs66, [%rd443];
setp.eq.s16	%p73, %rs66, 0;
selp.u32	%r1333, 1, 0, %p73;

BB26_93:
bfe.u32 %r394, %r13, 4, 1;
setp.ne.s32	%p74, %r1333, %r394;
@%p74 bra BB26_95;

add.s32 %r1283, %r18, 2;
mul.wide.u32 %rd1615, %r1283, 8;
mul.wide.u32 %rd1614, %r18, 8;
cvt.u64.u32	%rd444, %r18;
st.shared.f64 [%rd138], %fd31;
cvt.u64.u32	%rd448, %r1283;
st.shared.f64 [%rd136], %fd32;
add.s64 %rd452, %rd99, %rd1614;
ld.shared.u64 %rd453, [%rd452];
add.s64 %rd454, %rd99, %rd1615;
ld.shared.u64 %rd455, [%rd454];
st.shared.u64 [%rd452], %rd455;
st.shared.u64 [%rd454], %rd453;
add.s64 %rd457, %rd100, %rd444;
ld.shared.u8 %rs67, [%rd457];
add.s64 %rd458, %rd100, %rd448;
ld.shared.u8 %rs68, [%rd458];
st.shared.u8 [%rd457], %rs68;
st.shared.u8 [%rd458], %rs67;

BB26_95:
bar.sync 0;
ld.shared.f64 %fd33, [%rd116+8];
ld.shared.f64 %fd34, [%rd116];
setp.leu.f64	%p75, %fd34, %fd33;
@%p75 bra BB26_97;

cvt.u64.u32	%rd462, %r141;
add.s64 %rd464, %rd100, %rd462;
ld.shared.u8 %rs69, [%rd464];
mov.u32 %r1334, 1;
setp.ne.s16	%p76, %rs69, 0;
@%p76 bra BB26_98;

BB26_97:
cvt.u64.u32	%rd465, %r141;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u8 %rs70, [%rd467+1];
setp.eq.s16	%p77, %rs70, 0;
selp.u32	%r1334, 1, 0, %p77;

BB26_98:
bfe.u32 %r408, %r13, 4, 1;
setp.ne.s32	%p78, %r1334, %r408;
@%p78 bra BB26_100;

mul.wide.u32 %rd1613, %r141, 8;
cvt.u64.u32	%rd468, %r141;
st.shared.f64 [%rd116], %fd33;
st.shared.f64 [%rd116+8], %fd34;
add.s64 %rd473, %rd99, %rd1613;
ld.shared.u64 %rd474, [%rd473];
ld.shared.u64 %rd475, [%rd473+8];
st.shared.u64 [%rd473], %rd475;
st.shared.u64 [%rd473+8], %rd474;
add.s64 %rd477, %rd100, %rd468;
ld.shared.u8 %rs71, [%rd477];
ld.shared.u8 %rs72, [%rd477+1];
st.shared.u8 [%rd477], %rs72;
st.shared.u8 [%rd477+1], %rs71;

BB26_100:
bar.sync 0;
and.b32 %r411, %r13, 31;
sub.s32 %r54, %r141, %r411;
add.s32 %r413, %r54, 32;
mul.wide.u32 %rd478, %r413, 8;
add.s64 %rd480, %rd98, %rd478;
mul.wide.u32 %rd481, %r54, 8;
add.s64 %rd482, %rd98, %rd481;
ld.shared.f64 %fd35, [%rd480];
ld.shared.f64 %fd36, [%rd482];
setp.leu.f64	%p79, %fd36, %fd35;
@%p79 bra BB26_102;

cvt.u64.u32	%rd483, %r54;
add.s64 %rd485, %rd100, %rd483;
ld.shared.u8 %rs73, [%rd485];
mov.u32 %r1335, 1;
setp.ne.s16	%p80, %rs73, 0;
@%p80 bra BB26_103;

BB26_102:
add.s32 %r1272, %r54, 32;
cvt.u64.u32	%rd486, %r1272;
add.s64 %rd488, %rd100, %rd486;
ld.shared.u8 %rs74, [%rd488];
setp.eq.s16	%p81, %rs74, 0;
selp.u32	%r1335, 1, 0, %p81;

BB26_103:
bfe.u32 %r425, %r13, 5, 1;
setp.ne.s32	%p82, %r1335, %r425;
@%p82 bra BB26_105;

add.s32 %r1279, %r54, 32;
mul.wide.u32 %rd1612, %r1279, 8;
mul.wide.u32 %rd1611, %r54, 8;
add.s64 %rd491, %rd99, %rd1611;
add.s64 %rd493, %rd99, %rd1612;
cvt.u64.u32	%rd494, %r54;
st.shared.f64 [%rd482], %fd35;
cvt.u64.u32	%rd498, %r1279;
st.shared.f64 [%rd480], %fd36;
ld.shared.u64 %rd501, [%rd491];
ld.shared.u64 %rd502, [%rd493];
st.shared.u64 [%rd491], %rd502;
st.shared.u64 [%rd493], %rd501;
add.s64 %rd504, %rd100, %rd494;
ld.shared.u8 %rs75, [%rd504];
add.s64 %rd505, %rd100, %rd498;
ld.shared.u8 %rs76, [%rd505];
st.shared.u8 [%rd504], %rs76;
st.shared.u8 [%rd505], %rs75;

BB26_105:
bar.sync 0;
ld.shared.f64 %fd37, [%rd355];
ld.shared.f64 %fd38, [%rd357];
setp.leu.f64	%p83, %fd38, %fd37;
@%p83 bra BB26_107;

cvt.u64.u32	%rd511, %r42;
add.s64 %rd513, %rd100, %rd511;
ld.shared.u8 %rs77, [%rd513];
mov.u32 %r1336, 1;
setp.ne.s16	%p84, %rs77, 0;
@%p84 bra BB26_108;

BB26_107:
add.s32 %r1273, %r42, 16;
cvt.u64.u32	%rd514, %r1273;
add.s64 %rd516, %rd100, %rd514;
ld.shared.u8 %rs78, [%rd516];
setp.eq.s16	%p85, %rs78, 0;
selp.u32	%r1336, 1, 0, %p85;

BB26_108:
bfe.u32 %r448, %r13, 5, 1;
setp.ne.s32	%p86, %r1336, %r448;
@%p86 bra BB26_110;

add.s32 %r1299, %r42, 16;
mul.wide.u32 %rd1636, %r1299, 8;
mul.wide.u32 %rd1610, %r42, 8;
add.s32 %r1278, %r42, 16;
cvt.u64.u32	%rd517, %r42;
st.shared.f64 [%rd357], %fd37;
cvt.u64.u32	%rd521, %r1278;
st.shared.f64 [%rd355], %fd38;
add.s64 %rd525, %rd99, %rd1610;
ld.shared.u64 %rd526, [%rd525];
add.s64 %rd527, %rd99, %rd1636;
ld.shared.u64 %rd528, [%rd527];
st.shared.u64 [%rd525], %rd528;
st.shared.u64 [%rd527], %rd526;
add.s64 %rd530, %rd100, %rd517;
ld.shared.u8 %rs79, [%rd530];
add.s64 %rd531, %rd100, %rd521;
ld.shared.u8 %rs80, [%rd531];
st.shared.u8 [%rd530], %rs80;
st.shared.u8 [%rd531], %rs79;

BB26_110:
bar.sync 0;
ld.shared.f64 %fd39, [%rd256];
ld.shared.f64 %fd40, [%rd258];
setp.leu.f64	%p87, %fd40, %fd39;
@%p87 bra BB26_112;

cvt.u64.u32	%rd537, %r32;
add.s64 %rd539, %rd100, %rd537;
ld.shared.u8 %rs81, [%rd539];
mov.u32 %r1337, 1;
setp.ne.s16	%p88, %rs81, 0;
@%p88 bra BB26_113;

BB26_112:
add.s32 %r1293, %r32, 8;
cvt.u64.u32	%rd540, %r1293;
add.s64 %rd542, %rd100, %rd540;
ld.shared.u8 %rs82, [%rd542];
setp.eq.s16	%p89, %rs82, 0;
selp.u32	%r1337, 1, 0, %p89;

BB26_113:
bfe.u32 %r470, %r13, 5, 1;
setp.ne.s32	%p90, %r1337, %r470;
@%p90 bra BB26_115;

add.s32 %r1288, %r32, 8;
mul.wide.u32 %rd1609, %r1288, 8;
mul.wide.u32 %rd1608, %r32, 8;
cvt.u64.u32	%rd543, %r32;
st.shared.f64 [%rd258], %fd39;
cvt.u64.u32	%rd547, %r1288;
st.shared.f64 [%rd256], %fd40;
add.s64 %rd551, %rd99, %rd1608;
ld.shared.u64 %rd552, [%rd551];
add.s64 %rd553, %rd99, %rd1609;
ld.shared.u64 %rd554, [%rd553];
st.shared.u64 [%rd551], %rd554;
st.shared.u64 [%rd553], %rd552;
add.s64 %rd556, %rd100, %rd543;
ld.shared.u8 %rs83, [%rd556];
add.s64 %rd557, %rd100, %rd547;
ld.shared.u8 %rs84, [%rd557];
st.shared.u8 [%rd556], %rs84;
st.shared.u8 [%rd557], %rs83;

BB26_115:
bar.sync 0;
ld.shared.f64 %fd41, [%rd183];
ld.shared.f64 %fd42, [%rd185];
setp.leu.f64	%p91, %fd42, %fd41;
@%p91 bra BB26_117;

cvt.u64.u32	%rd563, %r24;
add.s64 %rd565, %rd100, %rd563;
ld.shared.u8 %rs85, [%rd565];
mov.u32 %r1338, 1;
setp.ne.s16	%p92, %rs85, 0;
@%p92 bra BB26_118;

BB26_117:
add.s32 %r1274, %r24, 4;
cvt.u64.u32	%rd566, %r1274;
add.s64 %rd568, %rd100, %rd566;
ld.shared.u8 %rs86, [%rd568];
setp.eq.s16	%p93, %rs86, 0;
selp.u32	%r1338, 1, 0, %p93;

BB26_118:
bfe.u32 %r492, %r13, 5, 1;
setp.ne.s32	%p94, %r1338, %r492;
@%p94 bra BB26_120;

add.s32 %r1277, %r24, 4;
mul.wide.u32 %rd1607, %r1277, 8;
mul.wide.u32 %rd1606, %r24, 8;
cvt.u64.u32	%rd569, %r24;
st.shared.f64 [%rd185], %fd41;
cvt.u64.u32	%rd573, %r1277;
st.shared.f64 [%rd183], %fd42;
add.s64 %rd577, %rd99, %rd1606;
ld.shared.u64 %rd578, [%rd577];
add.s64 %rd579, %rd99, %rd1607;
ld.shared.u64 %rd580, [%rd579];
st.shared.u64 [%rd577], %rd580;
st.shared.u64 [%rd579], %rd578;
add.s64 %rd582, %rd100, %rd569;
ld.shared.u8 %rs87, [%rd582];
add.s64 %rd583, %rd100, %rd573;
ld.shared.u8 %rs88, [%rd583];
st.shared.u8 [%rd582], %rs88;
st.shared.u8 [%rd583], %rs87;

BB26_120:
bar.sync 0;
ld.shared.f64 %fd43, [%rd136];
ld.shared.f64 %fd44, [%rd138];
setp.leu.f64	%p95, %fd44, %fd43;
@%p95 bra BB26_122;

cvt.u64.u32	%rd589, %r18;
add.s64 %rd591, %rd100, %rd589;
ld.shared.u8 %rs89, [%rd591];
mov.u32 %r1339, 1;
setp.ne.s16	%p96, %rs89, 0;
@%p96 bra BB26_123;

BB26_122:
add.s32 %r1275, %r18, 2;
cvt.u64.u32	%rd592, %r1275;
add.s64 %rd594, %rd100, %rd592;
ld.shared.u8 %rs90, [%rd594];
setp.eq.s16	%p97, %rs90, 0;
selp.u32	%r1339, 1, 0, %p97;

BB26_123:
bfe.u32 %r514, %r13, 5, 1;
setp.ne.s32	%p98, %r1339, %r514;
@%p98 bra BB26_125;

add.s32 %r1276, %r18, 2;
mul.wide.u32 %rd1605, %r1276, 8;
mul.wide.u32 %rd1604, %r18, 8;
cvt.u64.u32	%rd595, %r18;
st.shared.f64 [%rd138], %fd43;
cvt.u64.u32	%rd599, %r1276;
st.shared.f64 [%rd136], %fd44;
add.s64 %rd603, %rd99, %rd1604;
ld.shared.u64 %rd604, [%rd603];
add.s64 %rd605, %rd99, %rd1605;
ld.shared.u64 %rd606, [%rd605];
st.shared.u64 [%rd603], %rd606;
st.shared.u64 [%rd605], %rd604;
add.s64 %rd608, %rd100, %rd595;
ld.shared.u8 %rs91, [%rd608];
add.s64 %rd609, %rd100, %rd599;
ld.shared.u8 %rs92, [%rd609];
st.shared.u8 [%rd608], %rs92;
st.shared.u8 [%rd609], %rs91;

BB26_125:
bar.sync 0;
ld.shared.f64 %fd45, [%rd116+8];
ld.shared.f64 %fd46, [%rd116];
setp.leu.f64	%p99, %fd46, %fd45;
@%p99 bra BB26_127;

cvt.u64.u32	%rd613, %r141;
add.s64 %rd615, %rd100, %rd613;
ld.shared.u8 %rs93, [%rd615];
mov.u32 %r1340, 1;
setp.ne.s16	%p100, %rs93, 0;
@%p100 bra BB26_128;

BB26_127:
cvt.u64.u32	%rd616, %r141;
add.s64 %rd618, %rd100, %rd616;
ld.shared.u8 %rs94, [%rd618+1];
setp.eq.s16	%p101, %rs94, 0;
selp.u32	%r1340, 1, 0, %p101;

BB26_128:
bfe.u32 %r528, %r13, 5, 1;
setp.ne.s32	%p102, %r1340, %r528;
@%p102 bra BB26_130;

mul.wide.u32 %rd1603, %r141, 8;
cvt.u64.u32	%rd619, %r141;
st.shared.f64 [%rd116], %fd45;
st.shared.f64 [%rd116+8], %fd46;
add.s64 %rd624, %rd99, %rd1603;
ld.shared.u64 %rd625, [%rd624];
ld.shared.u64 %rd626, [%rd624+8];
st.shared.u64 [%rd624], %rd626;
st.shared.u64 [%rd624+8], %rd625;
add.s64 %rd628, %rd100, %rd619;
ld.shared.u8 %rs95, [%rd628];
ld.shared.u8 %rs96, [%rd628+1];
st.shared.u8 [%rd628], %rs96;
st.shared.u8 [%rd628+1], %rs95;

BB26_130:
bar.sync 0;
mov.u64 %rd1621, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r531, %r13, 63;
sub.s32 %r68, %r141, %r531;
add.s32 %r533, %r68, 64;
mul.wide.u32 %rd629, %r533, 8;
add.s64 %rd631, %rd1621, %rd629;
mul.wide.u32 %rd632, %r68, 8;
add.s64 %rd633, %rd1621, %rd632;
ld.shared.f64 %fd47, [%rd631];
ld.shared.f64 %fd48, [%rd633];
setp.leu.f64	%p103, %fd48, %fd47;
@%p103 bra BB26_132;

cvt.u64.u32	%rd634, %r68;
add.s64 %rd636, %rd100, %rd634;
ld.shared.u8 %rs97, [%rd636];
mov.u32 %r1341, 1;
setp.ne.s16	%p104, %rs97, 0;
@%p104 bra BB26_133;

BB26_132:
add.s32 %r1258, %r68, 64;
cvt.u64.u32	%rd637, %r1258;
add.s64 %rd639, %rd100, %rd637;
ld.shared.u8 %rs98, [%rd639];
setp.eq.s16	%p105, %rs98, 0;
selp.u32	%r1341, 1, 0, %p105;

BB26_133:
bfe.u32 %r545, %r13, 6, 1;
setp.ne.s32	%p106, %r1341, %r545;
@%p106 bra BB26_135;

add.s32 %r1295, %r68, 64;
mul.wide.u32 %rd1632, %r1295, 8;
mul.wide.u32 %rd1598, %r68, 8;
add.s32 %r1267, %r68, 64;
add.s64 %rd642, %rd99, %rd1598;
add.s64 %rd644, %rd99, %rd1632;
cvt.u64.u32	%rd645, %r68;
st.shared.f64 [%rd633], %fd47;
cvt.u64.u32	%rd649, %r1267;
st.shared.f64 [%rd631], %fd48;
ld.shared.u64 %rd652, [%rd642];
ld.shared.u64 %rd653, [%rd644];
st.shared.u64 [%rd642], %rd653;
st.shared.u64 [%rd644], %rd652;
add.s64 %rd655, %rd100, %rd645;
ld.shared.u8 %rs99, [%rd655];
add.s64 %rd656, %rd100, %rd649;
ld.shared.u8 %rs100, [%rd656];
st.shared.u8 [%rd655], %rs100;
st.shared.u8 [%rd656], %rs99;

BB26_135:
bar.sync 0;
ld.shared.f64 %fd49, [%rd480];
ld.shared.f64 %fd50, [%rd482];
setp.leu.f64	%p107, %fd50, %fd49;
@%p107 bra BB26_137;

cvt.u64.u32	%rd662, %r54;
add.s64 %rd664, %rd100, %rd662;
ld.shared.u8 %rs101, [%rd664];
mov.u32 %r1342, 1;
setp.ne.s16	%p108, %rs101, 0;
@%p108 bra BB26_138;

BB26_137:
add.s32 %r1259, %r54, 32;
cvt.u64.u32	%rd665, %r1259;
add.s64 %rd667, %rd100, %rd665;
ld.shared.u8 %rs102, [%rd667];
setp.eq.s16	%p109, %rs102, 0;
selp.u32	%r1342, 1, 0, %p109;

BB26_138:
bfe.u32 %r568, %r13, 6, 1;
setp.ne.s32	%p110, %r1342, %r568;
@%p110 bra BB26_140;

add.s32 %r1266, %r54, 32;
mul.wide.u32 %rd1597, %r1266, 8;
mul.wide.u32 %rd1596, %r54, 8;
cvt.u64.u32	%rd668, %r54;
st.shared.f64 [%rd482], %fd49;
cvt.u64.u32	%rd672, %r1266;
st.shared.f64 [%rd480], %fd50;
add.s64 %rd676, %rd99, %rd1596;
ld.shared.u64 %rd677, [%rd676];
add.s64 %rd678, %rd99, %rd1597;
ld.shared.u64 %rd679, [%rd678];
st.shared.u64 [%rd676], %rd679;
st.shared.u64 [%rd678], %rd677;
add.s64 %rd681, %rd100, %rd668;
ld.shared.u8 %rs103, [%rd681];
add.s64 %rd682, %rd100, %rd672;
ld.shared.u8 %rs104, [%rd682];
st.shared.u8 [%rd681], %rs104;
st.shared.u8 [%rd682], %rs103;

BB26_140:
bar.sync 0;
ld.shared.f64 %fd51, [%rd355];
ld.shared.f64 %fd52, [%rd357];
setp.leu.f64	%p111, %fd52, %fd51;
@%p111 bra BB26_142;

cvt.u64.u32	%rd688, %r42;
add.s64 %rd690, %rd100, %rd688;
ld.shared.u8 %rs105, [%rd690];
mov.u32 %r1343, 1;
setp.ne.s16	%p112, %rs105, 0;
@%p112 bra BB26_143;

BB26_142:
add.s32 %r1260, %r42, 16;
cvt.u64.u32	%rd691, %r1260;
add.s64 %rd693, %rd100, %rd691;
ld.shared.u8 %rs106, [%rd693];
setp.eq.s16	%p113, %rs106, 0;
selp.u32	%r1343, 1, 0, %p113;

BB26_143:
bfe.u32 %r590, %r13, 6, 1;
setp.ne.s32	%p114, %r1343, %r590;
@%p114 bra BB26_145;

add.s32 %r1294, %r42, 16;
mul.wide.u32 %rd1631, %r1294, 8;
mul.wide.u32 %rd1595, %r42, 8;
add.s32 %r1265, %r42, 16;
cvt.u64.u32	%rd694, %r42;
st.shared.f64 [%rd357], %fd51;
cvt.u64.u32	%rd698, %r1265;
st.shared.f64 [%rd355], %fd52;
add.s64 %rd702, %rd99, %rd1595;
ld.shared.u64 %rd703, [%rd702];
add.s64 %rd704, %rd99, %rd1631;
ld.shared.u64 %rd705, [%rd704];
st.shared.u64 [%rd702], %rd705;
st.shared.u64 [%rd704], %rd703;
add.s64 %rd707, %rd100, %rd694;
ld.shared.u8 %rs107, [%rd707];
add.s64 %rd708, %rd100, %rd698;
ld.shared.u8 %rs108, [%rd708];
st.shared.u8 [%rd707], %rs108;
st.shared.u8 [%rd708], %rs107;

BB26_145:
bar.sync 0;
ld.shared.f64 %fd53, [%rd256];
ld.shared.f64 %fd54, [%rd258];
setp.leu.f64	%p115, %fd54, %fd53;
@%p115 bra BB26_147;

cvt.u64.u32	%rd714, %r32;
add.s64 %rd716, %rd100, %rd714;
ld.shared.u8 %rs109, [%rd716];
mov.u32 %r1344, 1;
setp.ne.s16	%p116, %rs109, 0;
@%p116 bra BB26_148;

BB26_147:
add.s32 %r1286, %r32, 8;
cvt.u64.u32	%rd717, %r1286;
add.s64 %rd719, %rd100, %rd717;
ld.shared.u8 %rs110, [%rd719];
setp.eq.s16	%p117, %rs110, 0;
selp.u32	%r1344, 1, 0, %p117;

BB26_148:
bfe.u32 %r612, %r13, 6, 1;
setp.ne.s32	%p118, %r1344, %r612;
@%p118 bra BB26_150;

add.s32 %r1287, %r32, 8;
mul.wide.u32 %rd1594, %r1287, 8;
mul.wide.u32 %rd1593, %r32, 8;
cvt.u64.u32	%rd720, %r32;
st.shared.f64 [%rd258], %fd53;
cvt.u64.u32	%rd724, %r1287;
st.shared.f64 [%rd256], %fd54;
add.s64 %rd728, %rd99, %rd1593;
ld.shared.u64 %rd729, [%rd728];
add.s64 %rd730, %rd99, %rd1594;
ld.shared.u64 %rd731, [%rd730];
st.shared.u64 [%rd728], %rd731;
st.shared.u64 [%rd730], %rd729;
add.s64 %rd733, %rd100, %rd720;
ld.shared.u8 %rs111, [%rd733];
add.s64 %rd734, %rd100, %rd724;
ld.shared.u8 %rs112, [%rd734];
st.shared.u8 [%rd733], %rs112;
st.shared.u8 [%rd734], %rs111;

BB26_150:
bar.sync 0;
ld.shared.f64 %fd55, [%rd183];
ld.shared.f64 %fd56, [%rd185];
setp.leu.f64	%p119, %fd56, %fd55;
@%p119 bra BB26_152;

cvt.u64.u32	%rd740, %r24;
add.s64 %rd742, %rd100, %rd740;
ld.shared.u8 %rs113, [%rd742];
mov.u32 %r1345, 1;
setp.ne.s16	%p120, %rs113, 0;
@%p120 bra BB26_153;

BB26_152:
add.s32 %r1261, %r24, 4;
cvt.u64.u32	%rd743, %r1261;
add.s64 %rd745, %rd100, %rd743;
ld.shared.u8 %rs114, [%rd745];
setp.eq.s16	%p121, %rs114, 0;
selp.u32	%r1345, 1, 0, %p121;

BB26_153:
bfe.u32 %r634, %r13, 6, 1;
setp.ne.s32	%p122, %r1345, %r634;
@%p122 bra BB26_155;

add.s32 %r1264, %r24, 4;
mul.wide.u32 %rd1592, %r1264, 8;
mul.wide.u32 %rd1591, %r24, 8;
cvt.u64.u32	%rd746, %r24;
st.shared.f64 [%rd185], %fd55;
cvt.u64.u32	%rd750, %r1264;
st.shared.f64 [%rd183], %fd56;
add.s64 %rd754, %rd99, %rd1591;
ld.shared.u64 %rd755, [%rd754];
add.s64 %rd756, %rd99, %rd1592;
ld.shared.u64 %rd757, [%rd756];
st.shared.u64 [%rd754], %rd757;
st.shared.u64 [%rd756], %rd755;
add.s64 %rd759, %rd100, %rd746;
ld.shared.u8 %rs115, [%rd759];
add.s64 %rd760, %rd100, %rd750;
ld.shared.u8 %rs116, [%rd760];
st.shared.u8 [%rd759], %rs116;
st.shared.u8 [%rd760], %rs115;

BB26_155:
bar.sync 0;
ld.shared.f64 %fd57, [%rd136];
ld.shared.f64 %fd58, [%rd138];
setp.leu.f64	%p123, %fd58, %fd57;
@%p123 bra BB26_157;

cvt.u64.u32	%rd766, %r18;
add.s64 %rd768, %rd100, %rd766;
ld.shared.u8 %rs117, [%rd768];
mov.u32 %r1346, 1;
setp.ne.s16	%p124, %rs117, 0;
@%p124 bra BB26_158;

BB26_157:
add.s32 %r1262, %r18, 2;
cvt.u64.u32	%rd769, %r1262;
add.s64 %rd771, %rd100, %rd769;
ld.shared.u8 %rs118, [%rd771];
setp.eq.s16	%p125, %rs118, 0;
selp.u32	%r1346, 1, 0, %p125;

BB26_158:
bfe.u32 %r656, %r13, 6, 1;
setp.ne.s32	%p126, %r1346, %r656;
@%p126 bra BB26_160;

add.s32 %r1263, %r18, 2;
mul.wide.u32 %rd1590, %r1263, 8;
mul.wide.u32 %rd1589, %r18, 8;
cvt.u64.u32	%rd772, %r18;
st.shared.f64 [%rd138], %fd57;
cvt.u64.u32	%rd776, %r1263;
st.shared.f64 [%rd136], %fd58;
add.s64 %rd780, %rd99, %rd1589;
ld.shared.u64 %rd781, [%rd780];
add.s64 %rd782, %rd99, %rd1590;
ld.shared.u64 %rd783, [%rd782];
st.shared.u64 [%rd780], %rd783;
st.shared.u64 [%rd782], %rd781;
add.s64 %rd785, %rd100, %rd772;
ld.shared.u8 %rs119, [%rd785];
add.s64 %rd786, %rd100, %rd776;
ld.shared.u8 %rs120, [%rd786];
st.shared.u8 [%rd785], %rs120;
st.shared.u8 [%rd786], %rs119;

BB26_160:
bar.sync 0;
ld.shared.f64 %fd59, [%rd116+8];
ld.shared.f64 %fd60, [%rd116];
setp.leu.f64	%p127, %fd60, %fd59;
@%p127 bra BB26_162;

cvt.u64.u32	%rd790, %r141;
add.s64 %rd792, %rd100, %rd790;
ld.shared.u8 %rs121, [%rd792];
mov.u32 %r1347, 1;
setp.ne.s16	%p128, %rs121, 0;
@%p128 bra BB26_163;

BB26_162:
cvt.u64.u32	%rd793, %r141;
add.s64 %rd795, %rd100, %rd793;
ld.shared.u8 %rs122, [%rd795+1];
setp.eq.s16	%p129, %rs122, 0;
selp.u32	%r1347, 1, 0, %p129;

BB26_163:
bfe.u32 %r670, %r13, 6, 1;
setp.ne.s32	%p130, %r1347, %r670;
@%p130 bra BB26_165;

mul.wide.u32 %rd1588, %r141, 8;
cvt.u64.u32	%rd796, %r141;
st.shared.f64 [%rd116], %fd59;
st.shared.f64 [%rd116+8], %fd60;
add.s64 %rd801, %rd99, %rd1588;
ld.shared.u64 %rd802, [%rd801];
ld.shared.u64 %rd803, [%rd801+8];
st.shared.u64 [%rd801], %rd803;
st.shared.u64 [%rd801+8], %rd802;
add.s64 %rd805, %rd100, %rd796;
ld.shared.u8 %rs123, [%rd805];
ld.shared.u8 %rs124, [%rd805+1];
st.shared.u8 [%rd805], %rs124;
st.shared.u8 [%rd805+1], %rs123;

BB26_165:
bar.sync 0;
mov.u64 %rd1622, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r673, %r13, 127;
sub.s32 %r84, %r141, %r673;
add.s32 %r675, %r84, 128;
mul.wide.u32 %rd806, %r675, 8;
add.s64 %rd808, %rd1622, %rd806;
mul.wide.u32 %rd809, %r84, 8;
add.s64 %rd810, %rd1622, %rd809;
ld.shared.f64 %fd61, [%rd808];
ld.shared.f64 %fd62, [%rd810];
setp.leu.f64	%p131, %fd62, %fd61;
@%p131 bra BB26_167;

cvt.u64.u32	%rd811, %r84;
add.s64 %rd813, %rd100, %rd811;
ld.shared.u8 %rs125, [%rd813];
mov.u32 %r1348, 1;
setp.ne.s16	%p132, %rs125, 0;
@%p132 bra BB26_168;

BB26_167:
add.s32 %r1245, %r84, 128;
cvt.u64.u32	%rd814, %r1245;
add.s64 %rd816, %rd100, %rd814;
ld.shared.u8 %rs126, [%rd816];
setp.eq.s16	%p133, %rs126, 0;
selp.u32	%r1348, 1, 0, %p133;

BB26_168:
mov.u32 %r1315, %tid.x;
bfe.u32 %r687, %r1315, 7, 1;
setp.ne.s32	%p134, %r1348, %r687;
@%p134 bra BB26_170;

add.s32 %r1290, %r84, 128;
mul.wide.u32 %rd1624, %r1290, 8;
mul.wide.u32 %rd1587, %r84, 8;
add.s32 %r1257, %r84, 128;
add.s64 %rd819, %rd99, %rd1587;
add.s64 %rd821, %rd99, %rd1624;
cvt.u64.u32	%rd822, %r84;
st.shared.f64 [%rd810], %fd61;
cvt.u64.u32	%rd826, %r1257;
st.shared.f64 [%rd808], %fd62;
ld.shared.u64 %rd829, [%rd819];
ld.shared.u64 %rd830, [%rd821];
st.shared.u64 [%rd819], %rd830;
st.shared.u64 [%rd821], %rd829;
add.s64 %rd832, %rd100, %rd822;
ld.shared.u8 %rs127, [%rd832];
add.s64 %rd833, %rd100, %rd826;
ld.shared.u8 %rs128, [%rd833];
st.shared.u8 [%rd832], %rs128;
st.shared.u8 [%rd833], %rs127;

BB26_170:
bar.sync 0;
ld.shared.f64 %fd63, [%rd631];
ld.shared.f64 %fd64, [%rd633];
setp.leu.f64	%p135, %fd64, %fd63;
@%p135 bra BB26_172;

cvt.u64.u32	%rd839, %r68;
add.s64 %rd841, %rd100, %rd839;
ld.shared.u8 %rs129, [%rd841];
mov.u32 %r1349, 1;
setp.ne.s16	%p136, %rs129, 0;
@%p136 bra BB26_173;

BB26_172:
add.s32 %r1246, %r68, 64;
cvt.u64.u32	%rd842, %r1246;
add.s64 %rd844, %rd100, %rd842;
ld.shared.u8 %rs130, [%rd844];
setp.eq.s16	%p137, %rs130, 0;
selp.u32	%r1349, 1, 0, %p137;

BB26_173:
mov.u32 %r1312, %tid.x;
bfe.u32 %r710, %r1312, 7, 1;
setp.ne.s32	%p138, %r1349, %r710;
@%p138 bra BB26_175;

add.s32 %r1256, %r68, 64;
mul.wide.u32 %rd1586, %r1256, 8;
mul.wide.u32 %rd1585, %r68, 8;
cvt.u64.u32	%rd845, %r68;
st.shared.f64 [%rd633], %fd63;
cvt.u64.u32	%rd849, %r1256;
st.shared.f64 [%rd631], %fd64;
add.s64 %rd853, %rd99, %rd1585;
ld.shared.u64 %rd854, [%rd853];
add.s64 %rd855, %rd99, %rd1586;
ld.shared.u64 %rd856, [%rd855];
st.shared.u64 [%rd853], %rd856;
st.shared.u64 [%rd855], %rd854;
add.s64 %rd858, %rd100, %rd845;
ld.shared.u8 %rs131, [%rd858];
add.s64 %rd859, %rd100, %rd849;
ld.shared.u8 %rs132, [%rd859];
st.shared.u8 [%rd858], %rs132;
st.shared.u8 [%rd859], %rs131;

BB26_175:
bar.sync 0;
ld.shared.f64 %fd65, [%rd480];
ld.shared.f64 %fd66, [%rd482];
setp.leu.f64	%p139, %fd66, %fd65;
@%p139 bra BB26_177;

cvt.u64.u32	%rd865, %r54;
add.s64 %rd867, %rd100, %rd865;
ld.shared.u8 %rs133, [%rd867];
mov.u32 %r1350, 1;
setp.ne.s16	%p140, %rs133, 0;
@%p140 bra BB26_178;

BB26_177:
add.s32 %r1247, %r54, 32;
cvt.u64.u32	%rd868, %r1247;
add.s64 %rd870, %rd100, %rd868;
ld.shared.u8 %rs134, [%rd870];
setp.eq.s16	%p141, %rs134, 0;
selp.u32	%r1350, 1, 0, %p141;

BB26_178:
mov.u32 %r1313, %tid.x;
bfe.u32 %r732, %r1313, 7, 1;
setp.ne.s32	%p142, %r1350, %r732;
@%p142 bra BB26_180;

add.s32 %r1255, %r54, 32;
mul.wide.u32 %rd1584, %r1255, 8;
mul.wide.u32 %rd1583, %r54, 8;
cvt.u64.u32	%rd871, %r54;
st.shared.f64 [%rd482], %fd65;
cvt.u64.u32	%rd875, %r1255;
st.shared.f64 [%rd480], %fd66;
add.s64 %rd879, %rd99, %rd1583;
ld.shared.u64 %rd880, [%rd879];
add.s64 %rd881, %rd99, %rd1584;
ld.shared.u64 %rd882, [%rd881];
st.shared.u64 [%rd879], %rd882;
st.shared.u64 [%rd881], %rd880;
add.s64 %rd884, %rd100, %rd871;
ld.shared.u8 %rs135, [%rd884];
add.s64 %rd885, %rd100, %rd875;
ld.shared.u8 %rs136, [%rd885];
st.shared.u8 [%rd884], %rs136;
st.shared.u8 [%rd885], %rs135;

BB26_180:
bar.sync 0;
ld.shared.f64 %fd67, [%rd355];
ld.shared.f64 %fd68, [%rd357];
setp.leu.f64	%p143, %fd68, %fd67;
@%p143 bra BB26_182;

cvt.u64.u32	%rd891, %r42;
add.s64 %rd893, %rd100, %rd891;
ld.shared.u8 %rs137, [%rd893];
mov.u32 %r1351, 1;
setp.ne.s16	%p144, %rs137, 0;
@%p144 bra BB26_183;

BB26_182:
add.s32 %r1248, %r42, 16;
cvt.u64.u32	%rd894, %r1248;
add.s64 %rd896, %rd100, %rd894;
ld.shared.u8 %rs138, [%rd896];
setp.eq.s16	%p145, %rs138, 0;
selp.u32	%r1351, 1, 0, %p145;

BB26_183:
mov.u32 %r1314, %tid.x;
bfe.u32 %r754, %r1314, 7, 1;
setp.ne.s32	%p146, %r1351, %r754;
@%p146 bra BB26_185;

add.s32 %r1289, %r42, 16;
mul.wide.u32 %rd1623, %r1289, 8;
mul.wide.u32 %rd1582, %r42, 8;
add.s32 %r1254, %r42, 16;
cvt.u64.u32	%rd897, %r42;
st.shared.f64 [%rd357], %fd67;
cvt.u64.u32	%rd901, %r1254;
st.shared.f64 [%rd355], %fd68;
add.s64 %rd905, %rd99, %rd1582;
ld.shared.u64 %rd906, [%rd905];
add.s64 %rd907, %rd99, %rd1623;
ld.shared.u64 %rd908, [%rd907];
st.shared.u64 [%rd905], %rd908;
st.shared.u64 [%rd907], %rd906;
add.s64 %rd910, %rd100, %rd897;
ld.shared.u8 %rs139, [%rd910];
add.s64 %rd911, %rd100, %rd901;
ld.shared.u8 %rs140, [%rd911];
st.shared.u8 [%rd910], %rs140;
st.shared.u8 [%rd911], %rs139;

BB26_185:
bar.sync 0;
ld.shared.f64 %fd69, [%rd256];
ld.shared.f64 %fd70, [%rd258];
setp.leu.f64	%p147, %fd70, %fd69;
@%p147 bra BB26_187;

cvt.u64.u32	%rd917, %r32;
add.s64 %rd919, %rd100, %rd917;
ld.shared.u8 %rs141, [%rd919];
mov.u32 %r1352, 1;
setp.ne.s16	%p148, %rs141, 0;
@%p148 bra BB26_188;

BB26_187:
add.s32 %r1268, %r32, 8;
cvt.u64.u32	%rd920, %r1268;
add.s64 %rd922, %rd100, %rd920;
ld.shared.u8 %rs142, [%rd922];
setp.eq.s16	%p149, %rs142, 0;
selp.u32	%r1352, 1, 0, %p149;

BB26_188:
mov.u32 %r1309, %tid.x;
bfe.u32 %r776, %r1309, 7, 1;
setp.ne.s32	%p150, %r1352, %r776;
@%p150 bra BB26_190;

add.s32 %r1253, %r32, 8;
mul.wide.u32 %rd1581, %r1253, 8;
mul.wide.u32 %rd1580, %r32, 8;
cvt.u64.u32	%rd923, %r32;
st.shared.f64 [%rd258], %fd69;
cvt.u64.u32	%rd927, %r1253;
st.shared.f64 [%rd256], %fd70;
add.s64 %rd931, %rd99, %rd1580;
ld.shared.u64 %rd932, [%rd931];
add.s64 %rd933, %rd99, %rd1581;
ld.shared.u64 %rd934, [%rd933];
st.shared.u64 [%rd931], %rd934;
st.shared.u64 [%rd933], %rd932;
add.s64 %rd936, %rd100, %rd923;
ld.shared.u8 %rs143, [%rd936];
add.s64 %rd937, %rd100, %rd927;
ld.shared.u8 %rs144, [%rd937];
st.shared.u8 [%rd936], %rs144;
st.shared.u8 [%rd937], %rs143;

BB26_190:
bar.sync 0;
ld.shared.f64 %fd71, [%rd183];
ld.shared.f64 %fd72, [%rd185];
setp.leu.f64	%p151, %fd72, %fd71;
@%p151 bra BB26_192;

cvt.u64.u32	%rd943, %r24;
add.s64 %rd945, %rd100, %rd943;
ld.shared.u8 %rs145, [%rd945];
mov.u32 %r1353, 1;
setp.ne.s16	%p152, %rs145, 0;
@%p152 bra BB26_193;

BB26_192:
add.s32 %r1249, %r24, 4;
cvt.u64.u32	%rd946, %r1249;
add.s64 %rd948, %rd100, %rd946;
ld.shared.u8 %rs146, [%rd948];
setp.eq.s16	%p153, %rs146, 0;
selp.u32	%r1353, 1, 0, %p153;

BB26_193:
mov.u32 %r1310, %tid.x;
bfe.u32 %r798, %r1310, 7, 1;
setp.ne.s32	%p154, %r1353, %r798;
@%p154 bra BB26_195;

add.s32 %r1252, %r24, 4;
mul.wide.u32 %rd1579, %r1252, 8;
mul.wide.u32 %rd1578, %r24, 8;
cvt.u64.u32	%rd949, %r24;
st.shared.f64 [%rd185], %fd71;
cvt.u64.u32	%rd953, %r1252;
st.shared.f64 [%rd183], %fd72;
add.s64 %rd957, %rd99, %rd1578;
ld.shared.u64 %rd958, [%rd957];
add.s64 %rd959, %rd99, %rd1579;
ld.shared.u64 %rd960, [%rd959];
st.shared.u64 [%rd957], %rd960;
st.shared.u64 [%rd959], %rd958;
add.s64 %rd962, %rd100, %rd949;
ld.shared.u8 %rs147, [%rd962];
add.s64 %rd963, %rd100, %rd953;
ld.shared.u8 %rs148, [%rd963];
st.shared.u8 [%rd962], %rs148;
st.shared.u8 [%rd963], %rs147;

BB26_195:
bar.sync 0;
ld.shared.f64 %fd73, [%rd136];
ld.shared.f64 %fd74, [%rd138];
setp.leu.f64	%p155, %fd74, %fd73;
@%p155 bra BB26_197;

cvt.u64.u32	%rd969, %r18;
add.s64 %rd971, %rd100, %rd969;
ld.shared.u8 %rs149, [%rd971];
mov.u32 %r1354, 1;
setp.ne.s16	%p156, %rs149, 0;
@%p156 bra BB26_198;

BB26_197:
add.s32 %r1250, %r18, 2;
cvt.u64.u32	%rd972, %r1250;
add.s64 %rd974, %rd100, %rd972;
ld.shared.u8 %rs150, [%rd974];
setp.eq.s16	%p157, %rs150, 0;
selp.u32	%r1354, 1, 0, %p157;

BB26_198:
mov.u32 %r1311, %tid.x;
bfe.u32 %r820, %r1311, 7, 1;
setp.ne.s32	%p158, %r1354, %r820;
@%p158 bra BB26_200;

add.s32 %r1251, %r18, 2;
mul.wide.u32 %rd1577, %r1251, 8;
mul.wide.u32 %rd1576, %r18, 8;
cvt.u64.u32	%rd975, %r18;
st.shared.f64 [%rd138], %fd73;
cvt.u64.u32	%rd979, %r1251;
st.shared.f64 [%rd136], %fd74;
add.s64 %rd983, %rd99, %rd1576;
ld.shared.u64 %rd984, [%rd983];
add.s64 %rd985, %rd99, %rd1577;
ld.shared.u64 %rd986, [%rd985];
st.shared.u64 [%rd983], %rd986;
st.shared.u64 [%rd985], %rd984;
add.s64 %rd988, %rd100, %rd975;
ld.shared.u8 %rs151, [%rd988];
add.s64 %rd989, %rd100, %rd979;
ld.shared.u8 %rs152, [%rd989];
st.shared.u8 [%rd988], %rs152;
st.shared.u8 [%rd989], %rs151;

BB26_200:
bar.sync 0;
ld.shared.f64 %fd75, [%rd116+8];
ld.shared.f64 %fd76, [%rd116];
setp.leu.f64	%p159, %fd76, %fd75;
@%p159 bra BB26_202;

cvt.u64.u32	%rd993, %r141;
add.s64 %rd995, %rd100, %rd993;
ld.shared.u8 %rs153, [%rd995];
mov.u32 %r1355, 1;
setp.ne.s16	%p160, %rs153, 0;
@%p160 bra BB26_203;

BB26_202:
cvt.u64.u32	%rd996, %r141;
add.s64 %rd998, %rd100, %rd996;
ld.shared.u8 %rs154, [%rd998+1];
setp.eq.s16	%p161, %rs154, 0;
selp.u32	%r1355, 1, 0, %p161;

BB26_203:
mov.u32 %r1306, %tid.x;
bfe.u32 %r834, %r1306, 7, 1;
setp.ne.s32	%p162, %r1355, %r834;
@%p162 bra BB26_205;

mul.wide.u32 %rd1575, %r141, 8;
cvt.u64.u32	%rd999, %r141;
st.shared.f64 [%rd116], %fd75;
st.shared.f64 [%rd116+8], %fd76;
add.s64 %rd1004, %rd99, %rd1575;
ld.shared.u64 %rd1005, [%rd1004];
ld.shared.u64 %rd1006, [%rd1004+8];
st.shared.u64 [%rd1004], %rd1006;
st.shared.u64 [%rd1004+8], %rd1005;
add.s64 %rd1008, %rd100, %rd999;
ld.shared.u8 %rs155, [%rd1008];
ld.shared.u8 %rs156, [%rd1008+1];
st.shared.u8 [%rd1008], %rs156;
st.shared.u8 [%rd1008+1], %rs155;

BB26_205:
bar.sync 0;
mov.u32 %r1307, %tid.x;
mov.u64 %rd1599, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r837, %r1307, 255;
sub.s32 %r102, %r141, %r837;
add.s32 %r839, %r102, 256;
mul.wide.u32 %rd1009, %r839, 8;
add.s64 %rd1011, %rd1599, %rd1009;
mul.wide.u32 %rd1012, %r102, 8;
add.s64 %rd1013, %rd1599, %rd1012;
ld.shared.f64 %fd77, [%rd1011];
ld.shared.f64 %fd78, [%rd1013];
setp.leu.f64	%p163, %fd78, %fd77;
@%p163 bra BB26_207;

cvt.u64.u32	%rd1014, %r102;
add.s64 %rd1016, %rd100, %rd1014;
ld.shared.u8 %rs157, [%rd1016];
mov.u32 %r1356, 1;
setp.ne.s16	%p164, %rs157, 0;
@%p164 bra BB26_208;

BB26_207:
add.s32 %r1291, %r102, 256;
cvt.u64.u32	%rd1017, %r1291;
add.s64 %rd1019, %rd100, %rd1017;
ld.shared.u8 %rs158, [%rd1019];
setp.eq.s16	%p165, %rs158, 0;
selp.u32	%r1356, 1, 0, %p165;

BB26_208:
mov.u32 %r1308, %tid.x;
bfe.u32 %r851, %r1308, 8, 1;
setp.ne.s32	%p166, %r1356, %r851;
@%p166 bra BB26_210;

mul.wide.u32 %rd1642, %r102, 8;
mov.u64 %rd1641, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1640, %rd1641, %rd1642;
add.s32 %r1292, %r102, 256;
mul.wide.u32 %rd1625, %r1292, 8;
mul.wide.u32 %rd1568, %r102, 8;
add.s64 %rd1022, %rd99, %rd1568;
add.s64 %rd1024, %rd99, %rd1625;
cvt.u64.u32	%rd1025, %r102;
st.shared.f64 [%rd1640], %fd77;
cvt.u64.u32	%rd1029, %r1292;
st.shared.f64 [%rd1011], %fd78;
ld.shared.u64 %rd1032, [%rd1022];
ld.shared.u64 %rd1033, [%rd1024];
st.shared.u64 [%rd1022], %rd1033;
st.shared.u64 [%rd1024], %rd1032;
add.s64 %rd1035, %rd100, %rd1025;
ld.shared.u8 %rs159, [%rd1035];
add.s64 %rd1036, %rd100, %rd1029;
ld.shared.u8 %rs160, [%rd1036];
st.shared.u8 [%rd1035], %rs160;
st.shared.u8 [%rd1036], %rs159;

BB26_210:
bar.sync 0;
ld.shared.f64 %fd79, [%rd808];
ld.shared.f64 %fd80, [%rd810];
setp.leu.f64	%p167, %fd80, %fd79;
@%p167 bra BB26_212;

cvt.u64.u32	%rd1042, %r84;
add.s64 %rd1044, %rd100, %rd1042;
ld.shared.u8 %rs161, [%rd1044];
mov.u32 %r1357, 1;
setp.ne.s16	%p168, %rs161, 0;
@%p168 bra BB26_213;

BB26_212:
add.s32 %r1227, %r84, 128;
cvt.u64.u32	%rd1045, %r1227;
add.s64 %rd1047, %rd100, %rd1045;
ld.shared.u8 %rs162, [%rd1047];
setp.eq.s16	%p169, %rs162, 0;
selp.u32	%r1357, 1, 0, %p169;

BB26_213:
mov.u32 %r1303, %tid.x;
bfe.u32 %r874, %r1303, 8, 1;
setp.ne.s32	%p170, %r1357, %r874;
@%p170 bra BB26_215;

add.s32 %r1270, %r84, 128;
mul.wide.u32 %rd1601, %r1270, 8;
mul.wide.u32 %rd1567, %r84, 8;
add.s32 %r1240, %r84, 128;
cvt.u64.u32	%rd1048, %r84;
st.shared.f64 [%rd810], %fd79;
cvt.u64.u32	%rd1052, %r1240;
st.shared.f64 [%rd808], %fd80;
add.s64 %rd1056, %rd99, %rd1567;
ld.shared.u64 %rd1057, [%rd1056];
add.s64 %rd1058, %rd99, %rd1601;
ld.shared.u64 %rd1059, [%rd1058];
st.shared.u64 [%rd1056], %rd1059;
st.shared.u64 [%rd1058], %rd1057;
add.s64 %rd1061, %rd100, %rd1048;
ld.shared.u8 %rs163, [%rd1061];
add.s64 %rd1062, %rd100, %rd1052;
ld.shared.u8 %rs164, [%rd1062];
st.shared.u8 [%rd1061], %rs164;
st.shared.u8 [%rd1062], %rs163;

BB26_215:
bar.sync 0;
ld.shared.f64 %fd81, [%rd631];
ld.shared.f64 %fd82, [%rd633];
setp.leu.f64	%p171, %fd82, %fd81;
@%p171 bra BB26_217;

cvt.u64.u32	%rd1068, %r68;
add.s64 %rd1070, %rd100, %rd1068;
ld.shared.u8 %rs165, [%rd1070];
mov.u32 %r1358, 1;
setp.ne.s16	%p172, %rs165, 0;
@%p172 bra BB26_218;

BB26_217:
add.s32 %r1228, %r68, 64;
cvt.u64.u32	%rd1071, %r1228;
add.s64 %rd1073, %rd100, %rd1071;
ld.shared.u8 %rs166, [%rd1073];
setp.eq.s16	%p173, %rs166, 0;
selp.u32	%r1358, 1, 0, %p173;

BB26_218:
mov.u32 %r1304, %tid.x;
bfe.u32 %r896, %r1304, 8, 1;
setp.ne.s32	%p174, %r1358, %r896;
@%p174 bra BB26_220;

add.s32 %r1239, %r68, 64;
mul.wide.u32 %rd1566, %r1239, 8;
mul.wide.u32 %rd1565, %r68, 8;
cvt.u64.u32	%rd1074, %r68;
st.shared.f64 [%rd633], %fd81;
cvt.u64.u32	%rd1078, %r1239;
st.shared.f64 [%rd631], %fd82;
add.s64 %rd1082, %rd99, %rd1565;
ld.shared.u64 %rd1083, [%rd1082];
add.s64 %rd1084, %rd99, %rd1566;
ld.shared.u64 %rd1085, [%rd1084];
st.shared.u64 [%rd1082], %rd1085;
st.shared.u64 [%rd1084], %rd1083;
add.s64 %rd1087, %rd100, %rd1074;
ld.shared.u8 %rs167, [%rd1087];
add.s64 %rd1088, %rd100, %rd1078;
ld.shared.u8 %rs168, [%rd1088];
st.shared.u8 [%rd1087], %rs168;
st.shared.u8 [%rd1088], %rs167;

BB26_220:
bar.sync 0;
ld.shared.f64 %fd83, [%rd480];
ld.shared.f64 %fd84, [%rd482];
setp.leu.f64	%p175, %fd84, %fd83;
@%p175 bra BB26_222;

cvt.u64.u32	%rd1094, %r54;
add.s64 %rd1096, %rd100, %rd1094;
ld.shared.u8 %rs169, [%rd1096];
mov.u32 %r1359, 1;
setp.ne.s16	%p176, %rs169, 0;
@%p176 bra BB26_223;

BB26_222:
add.s32 %r1229, %r54, 32;
cvt.u64.u32	%rd1097, %r1229;
add.s64 %rd1099, %rd100, %rd1097;
ld.shared.u8 %rs170, [%rd1099];
setp.eq.s16	%p177, %rs170, 0;
selp.u32	%r1359, 1, 0, %p177;

BB26_223:
mov.u32 %r1305, %tid.x;
bfe.u32 %r918, %r1305, 8, 1;
setp.ne.s32	%p178, %r1359, %r918;
@%p178 bra BB26_225;

add.s32 %r1238, %r54, 32;
mul.wide.u32 %rd1564, %r1238, 8;
mul.wide.u32 %rd1563, %r54, 8;
cvt.u64.u32	%rd1100, %r54;
st.shared.f64 [%rd482], %fd83;
cvt.u64.u32	%rd1104, %r1238;
st.shared.f64 [%rd480], %fd84;
add.s64 %rd1108, %rd99, %rd1563;
ld.shared.u64 %rd1109, [%rd1108];
add.s64 %rd1110, %rd99, %rd1564;
ld.shared.u64 %rd1111, [%rd1110];
st.shared.u64 [%rd1108], %rd1111;
st.shared.u64 [%rd1110], %rd1109;
add.s64 %rd1113, %rd100, %rd1100;
ld.shared.u8 %rs171, [%rd1113];
add.s64 %rd1114, %rd100, %rd1104;
ld.shared.u8 %rs172, [%rd1114];
st.shared.u8 [%rd1113], %rs172;
st.shared.u8 [%rd1114], %rs171;

BB26_225:
bar.sync 0;
ld.shared.f64 %fd85, [%rd355];
ld.shared.f64 %fd86, [%rd357];
setp.leu.f64	%p179, %fd86, %fd85;
@%p179 bra BB26_227;

cvt.u64.u32	%rd1120, %r42;
add.s64 %rd1122, %rd100, %rd1120;
ld.shared.u8 %rs173, [%rd1122];
mov.u32 %r1360, 1;
setp.ne.s16	%p180, %rs173, 0;
@%p180 bra BB26_228;

BB26_227:
add.s32 %r1230, %r42, 16;
cvt.u64.u32	%rd1123, %r1230;
add.s64 %rd1125, %rd100, %rd1123;
ld.shared.u8 %rs174, [%rd1125];
setp.eq.s16	%p181, %rs174, 0;
selp.u32	%r1360, 1, 0, %p181;

BB26_228:
mov.u32 %r1300, %tid.x;
bfe.u32 %r940, %r1300, 8, 1;
setp.ne.s32	%p182, %r1360, %r940;
@%p182 bra BB26_230;

add.s32 %r1271, %r42, 16;
mul.wide.u32 %rd1602, %r1271, 8;
mul.wide.u32 %rd1562, %r42, 8;
add.s32 %r1237, %r42, 16;
cvt.u64.u32	%rd1126, %r42;
st.shared.f64 [%rd357], %fd85;
cvt.u64.u32	%rd1130, %r1237;
st.shared.f64 [%rd355], %fd86;
add.s64 %rd1134, %rd99, %rd1562;
ld.shared.u64 %rd1135, [%rd1134];
add.s64 %rd1136, %rd99, %rd1602;
ld.shared.u64 %rd1137, [%rd1136];
st.shared.u64 [%rd1134], %rd1137;
st.shared.u64 [%rd1136], %rd1135;
add.s64 %rd1139, %rd100, %rd1126;
ld.shared.u8 %rs175, [%rd1139];
add.s64 %rd1140, %rd100, %rd1130;
ld.shared.u8 %rs176, [%rd1140];
st.shared.u8 [%rd1139], %rs176;
st.shared.u8 [%rd1140], %rs175;

BB26_230:
bar.sync 0;
ld.shared.f64 %fd87, [%rd256];
ld.shared.f64 %fd88, [%rd258];
setp.leu.f64	%p183, %fd88, %fd87;
@%p183 bra BB26_232;

cvt.u64.u32	%rd1146, %r32;
add.s64 %rd1148, %rd100, %rd1146;
ld.shared.u8 %rs177, [%rd1148];
mov.u32 %r1361, 1;
setp.ne.s16	%p184, %rs177, 0;
@%p184 bra BB26_233;

BB26_232:
add.s32 %r1269, %r32, 8;
cvt.u64.u32	%rd1149, %r1269;
add.s64 %rd1151, %rd100, %rd1149;
ld.shared.u8 %rs178, [%rd1151];
setp.eq.s16	%p185, %rs178, 0;
selp.u32	%r1361, 1, 0, %p185;

BB26_233:
mov.u32 %r1301, %tid.x;
bfe.u32 %r962, %r1301, 8, 1;
setp.ne.s32	%p186, %r1361, %r962;
@%p186 bra BB26_235;

add.s32 %r1236, %r32, 8;
mul.wide.u32 %rd1561, %r1236, 8;
mul.wide.u32 %rd1560, %r32, 8;
cvt.u64.u32	%rd1152, %r32;
st.shared.f64 [%rd258], %fd87;
cvt.u64.u32	%rd1156, %r1236;
st.shared.f64 [%rd256], %fd88;
add.s64 %rd1160, %rd99, %rd1560;
ld.shared.u64 %rd1161, [%rd1160];
add.s64 %rd1162, %rd99, %rd1561;
ld.shared.u64 %rd1163, [%rd1162];
st.shared.u64 [%rd1160], %rd1163;
st.shared.u64 [%rd1162], %rd1161;
add.s64 %rd1165, %rd100, %rd1152;
ld.shared.u8 %rs179, [%rd1165];
add.s64 %rd1166, %rd100, %rd1156;
ld.shared.u8 %rs180, [%rd1166];
st.shared.u8 [%rd1165], %rs180;
st.shared.u8 [%rd1166], %rs179;

BB26_235:
bar.sync 0;
ld.shared.f64 %fd89, [%rd183];
ld.shared.f64 %fd90, [%rd185];
setp.leu.f64	%p187, %fd90, %fd89;
@%p187 bra BB26_237;

cvt.u64.u32	%rd1172, %r24;
add.s64 %rd1174, %rd100, %rd1172;
ld.shared.u8 %rs181, [%rd1174];
mov.u32 %r1362, 1;
setp.ne.s16	%p188, %rs181, 0;
@%p188 bra BB26_238;

BB26_237:
add.s32 %r1231, %r24, 4;
cvt.u64.u32	%rd1175, %r1231;
add.s64 %rd1177, %rd100, %rd1175;
ld.shared.u8 %rs182, [%rd1177];
setp.eq.s16	%p189, %rs182, 0;
selp.u32	%r1362, 1, 0, %p189;

BB26_238:
mov.u32 %r1302, %tid.x;
bfe.u32 %r984, %r1302, 8, 1;
setp.ne.s32	%p190, %r1362, %r984;
@%p190 bra BB26_240;

add.s32 %r1235, %r24, 4;
mul.wide.u32 %rd1559, %r1235, 8;
mul.wide.u32 %rd1558, %r24, 8;
cvt.u64.u32	%rd1178, %r24;
st.shared.f64 [%rd185], %fd89;
cvt.u64.u32	%rd1182, %r1235;
st.shared.f64 [%rd183], %fd90;
add.s64 %rd1186, %rd99, %rd1558;
ld.shared.u64 %rd1187, [%rd1186];
add.s64 %rd1188, %rd99, %rd1559;
ld.shared.u64 %rd1189, [%rd1188];
st.shared.u64 [%rd1186], %rd1189;
st.shared.u64 [%rd1188], %rd1187;
add.s64 %rd1191, %rd100, %rd1178;
ld.shared.u8 %rs183, [%rd1191];
add.s64 %rd1192, %rd100, %rd1182;
ld.shared.u8 %rs184, [%rd1192];
st.shared.u8 [%rd1191], %rs184;
st.shared.u8 [%rd1192], %rs183;

BB26_240:
bar.sync 0;
ld.shared.f64 %fd91, [%rd136];
ld.shared.f64 %fd92, [%rd138];
setp.leu.f64	%p191, %fd92, %fd91;
@%p191 bra BB26_242;

cvt.u64.u32	%rd1198, %r18;
add.s64 %rd1200, %rd100, %rd1198;
ld.shared.u8 %rs185, [%rd1200];
mov.u32 %r1363, 1;
setp.ne.s16	%p192, %rs185, 0;
@%p192 bra BB26_243;

BB26_242:
add.s32 %r1232, %r18, 2;
cvt.u64.u32	%rd1201, %r1232;
add.s64 %rd1203, %rd100, %rd1201;
ld.shared.u8 %rs186, [%rd1203];
setp.eq.s16	%p193, %rs186, 0;
selp.u32	%r1363, 1, 0, %p193;

BB26_243:
mov.u32 %r1296, %tid.x;
bfe.u32 %r1006, %r1296, 8, 1;
setp.ne.s32	%p194, %r1363, %r1006;
@%p194 bra BB26_245;

add.s32 %r1234, %r18, 2;
mul.wide.u32 %rd1557, %r1234, 8;
mul.wide.u32 %rd1556, %r18, 8;
cvt.u64.u32	%rd1204, %r18;
st.shared.f64 [%rd138], %fd91;
cvt.u64.u32	%rd1208, %r1234;
st.shared.f64 [%rd136], %fd92;
add.s64 %rd1212, %rd99, %rd1556;
ld.shared.u64 %rd1213, [%rd1212];
add.s64 %rd1214, %rd99, %rd1557;
ld.shared.u64 %rd1215, [%rd1214];
st.shared.u64 [%rd1212], %rd1215;
st.shared.u64 [%rd1214], %rd1213;
add.s64 %rd1217, %rd100, %rd1204;
ld.shared.u8 %rs187, [%rd1217];
add.s64 %rd1218, %rd100, %rd1208;
ld.shared.u8 %rs188, [%rd1218];
st.shared.u8 [%rd1217], %rs188;
st.shared.u8 [%rd1218], %rs187;

BB26_245:
bar.sync 0;
ld.shared.f64 %fd93, [%rd116+8];
ld.shared.f64 %fd94, [%rd116];
setp.leu.f64	%p195, %fd94, %fd93;
@%p195 bra BB26_247;

cvt.u64.u32	%rd1222, %r141;
add.s64 %rd1224, %rd100, %rd1222;
ld.shared.u8 %rs189, [%rd1224];
mov.u32 %r1364, 1;
setp.ne.s16	%p196, %rs189, 0;
@%p196 bra BB26_248;

BB26_247:
cvt.u64.u32	%rd1225, %r141;
add.s64 %rd1227, %rd100, %rd1225;
ld.shared.u8 %rs190, [%rd1227+1];
setp.eq.s16	%p197, %rs190, 0;
selp.u32	%r1364, 1, 0, %p197;

BB26_248:
mov.u32 %r1297, %tid.x;
bfe.u32 %r1020, %r1297, 8, 1;
setp.ne.s32	%p198, %r1364, %r1020;
@%p198 bra BB26_250;

mul.wide.u32 %rd1555, %r141, 8;
cvt.u64.u32	%rd1228, %r141;
st.shared.f64 [%rd116], %fd93;
st.shared.f64 [%rd116+8], %fd94;
add.s64 %rd1233, %rd99, %rd1555;
ld.shared.u64 %rd1234, [%rd1233];
ld.shared.u64 %rd1235, [%rd1233+8];
st.shared.u64 [%rd1233], %rd1235;
st.shared.u64 [%rd1233+8], %rd1234;
add.s64 %rd1237, %rd100, %rd1228;
ld.shared.u8 %rs191, [%rd1237];
ld.shared.u8 %rs192, [%rd1237+1];
st.shared.u8 [%rd1237], %rs192;
st.shared.u8 [%rd1237+1], %rs191;

BB26_250:
bar.sync 0;
mov.u32 %r1298, %tid.x;
mov.u64 %rd1600, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1023, %r1298, 511;
sub.s32 %r1024, %r141, %r1023;
add.s32 %r1025, %r1024, 512;
mul.wide.u32 %rd1238, %r1025, 8;
add.s64 %rd1240, %rd1600, %rd1238;
mul.wide.u32 %rd1241, %r1024, 8;
add.s64 %rd1242, %rd1600, %rd1241;
ld.shared.f64 %fd95, [%rd1240];
ld.shared.f64 %fd96, [%rd1242];
setp.leu.f64	%p199, %fd96, %fd95;
@%p199 bra BB26_252;

cvt.u64.u32	%rd1243, %r1024;
add.s64 %rd1245, %rd100, %rd1243;
ld.shared.u8 %rs193, [%rd1245];
setp.ne.s16	%p200, %rs193, 0;
@%p200 bra BB26_254;

BB26_252:
add.s32 %r1243, %r1024, 512;
cvt.u64.u32	%rd1246, %r1243;
add.s64 %rd1248, %rd100, %rd1246;
ld.shared.u8 %rs1, [%rd1248];
setp.eq.s16	%p201, %rs1, 0;
@%p201 bra BB26_254;

mul.wide.u32 %rd1574, %r1024, 8;
mov.u64 %rd1573, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1572, %rd1573, %rd1574;
add.s32 %r1244, %r1024, 512;
mul.wide.u32 %rd1532, %r1244, 8;
mul.wide.u32 %rd1531, %r1024, 8;
cvt.u64.u32	%rd1249, %r1024;
st.shared.f64 [%rd1572], %fd95;
st.shared.f64 [%rd1240], %fd96;
add.s64 %rd1257, %rd99, %rd1531;
ld.shared.u64 %rd1258, [%rd1257];
add.s64 %rd1259, %rd99, %rd1532;
ld.shared.u64 %rd1260, [%rd1259];
st.shared.u64 [%rd1257], %rd1260;
st.shared.u64 [%rd1259], %rd1258;
add.s64 %rd1262, %rd100, %rd1249;
ld.shared.u8 %rs194, [%rd1262];
st.shared.u8 [%rd1262], %rs1;
st.shared.u8 [%rd1248], %rs194;

BB26_254:
bar.sync 0;
mul.wide.u32 %rd1639, %r102, 8;
mov.u64 %rd1638, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1637, %rd1638, %rd1639;
ld.shared.f64 %fd97, [%rd1011];
ld.shared.f64 %fd98, [%rd1637];
setp.leu.f64	%p202, %fd98, %fd97;
@%p202 bra BB26_256;

cvt.u64.u32	%rd1269, %r102;
add.s64 %rd1271, %rd100, %rd1269;
ld.shared.u8 %rs195, [%rd1271];
setp.ne.s16	%p203, %rs195, 0;
@%p203 bra BB26_258;

BB26_256:
add.s32 %r1206, %r102, 256;
cvt.u64.u32	%rd1272, %r1206;
add.s64 %rd1274, %rd100, %rd1272;
ld.shared.u8 %rs2, [%rd1274];
setp.eq.s16	%p204, %rs2, 0;
@%p204 bra BB26_258;

mul.wide.u32 %rd1635, %r102, 8;
mov.u64 %rd1634, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1633, %rd1634, %rd1635;
add.s32 %r1207, %r102, 256;
mul.wide.u32 %rd1534, %r1207, 8;
mul.wide.u32 %rd1533, %r102, 8;
cvt.u64.u32	%rd1275, %r102;
st.shared.f64 [%rd1633], %fd97;
st.shared.f64 [%rd1011], %fd98;
add.s64 %rd1283, %rd99, %rd1533;
ld.shared.u64 %rd1284, [%rd1283];
add.s64 %rd1285, %rd99, %rd1534;
ld.shared.u64 %rd1286, [%rd1285];
st.shared.u64 [%rd1283], %rd1286;
st.shared.u64 [%rd1285], %rd1284;
add.s64 %rd1288, %rd100, %rd1275;
ld.shared.u8 %rs196, [%rd1288];
st.shared.u8 [%rd1288], %rs2;
st.shared.u8 [%rd1274], %rs196;

BB26_258:
bar.sync 0;
ld.shared.f64 %fd99, [%rd808];
ld.shared.f64 %fd100, [%rd810];
setp.leu.f64	%p205, %fd100, %fd99;
@%p205 bra BB26_260;

cvt.u64.u32	%rd1295, %r84;
add.s64 %rd1297, %rd100, %rd1295;
ld.shared.u8 %rs197, [%rd1297];
setp.ne.s16	%p206, %rs197, 0;
@%p206 bra BB26_262;

BB26_260:
add.s32 %r1208, %r84, 128;
cvt.u64.u32	%rd1298, %r1208;
add.s64 %rd1300, %rd100, %rd1298;
ld.shared.u8 %rs3, [%rd1300];
setp.eq.s16	%p207, %rs3, 0;
@%p207 bra BB26_262;

add.s32 %r1209, %r84, 128;
mul.wide.u32 %rd1536, %r1209, 8;
mul.wide.u32 %rd1535, %r84, 8;
cvt.u64.u32	%rd1301, %r84;
st.shared.f64 [%rd810], %fd99;
st.shared.f64 [%rd808], %fd100;
add.s64 %rd1309, %rd99, %rd1535;
ld.shared.u64 %rd1310, [%rd1309];
add.s64 %rd1311, %rd99, %rd1536;
ld.shared.u64 %rd1312, [%rd1311];
st.shared.u64 [%rd1309], %rd1312;
st.shared.u64 [%rd1311], %rd1310;
add.s64 %rd1314, %rd100, %rd1301;
ld.shared.u8 %rs198, [%rd1314];
st.shared.u8 [%rd1314], %rs3;
st.shared.u8 [%rd1300], %rs198;

BB26_262:
bar.sync 0;
ld.shared.f64 %fd101, [%rd631];
ld.shared.f64 %fd102, [%rd633];
setp.leu.f64	%p208, %fd102, %fd101;
@%p208 bra BB26_264;

cvt.u64.u32	%rd1321, %r68;
add.s64 %rd1323, %rd100, %rd1321;
ld.shared.u8 %rs199, [%rd1323];
setp.ne.s16	%p209, %rs199, 0;
@%p209 bra BB26_266;

BB26_264:
add.s32 %r1210, %r68, 64;
cvt.u64.u32	%rd1324, %r1210;
add.s64 %rd1326, %rd100, %rd1324;
ld.shared.u8 %rs4, [%rd1326];
setp.eq.s16	%p210, %rs4, 0;
@%p210 bra BB26_266;

add.s32 %r1211, %r68, 64;
mul.wide.u32 %rd1538, %r1211, 8;
mul.wide.u32 %rd1537, %r68, 8;
cvt.u64.u32	%rd1327, %r68;
st.shared.f64 [%rd633], %fd101;
st.shared.f64 [%rd631], %fd102;
add.s64 %rd1335, %rd99, %rd1537;
ld.shared.u64 %rd1336, [%rd1335];
add.s64 %rd1337, %rd99, %rd1538;
ld.shared.u64 %rd1338, [%rd1337];
st.shared.u64 [%rd1335], %rd1338;
st.shared.u64 [%rd1337], %rd1336;
add.s64 %rd1340, %rd100, %rd1327;
ld.shared.u8 %rs200, [%rd1340];
st.shared.u8 [%rd1340], %rs4;
st.shared.u8 [%rd1326], %rs200;

BB26_266:
bar.sync 0;
ld.shared.f64 %fd103, [%rd480];
ld.shared.f64 %fd104, [%rd482];
setp.leu.f64	%p211, %fd104, %fd103;
@%p211 bra BB26_268;

cvt.u64.u32	%rd1347, %r54;
add.s64 %rd1349, %rd100, %rd1347;
ld.shared.u8 %rs201, [%rd1349];
setp.ne.s16	%p212, %rs201, 0;
@%p212 bra BB26_270;

BB26_268:
add.s32 %r1212, %r54, 32;
cvt.u64.u32	%rd1350, %r1212;
add.s64 %rd1352, %rd100, %rd1350;
ld.shared.u8 %rs5, [%rd1352];
setp.eq.s16	%p213, %rs5, 0;
@%p213 bra BB26_270;

add.s32 %r1213, %r54, 32;
mul.wide.u32 %rd1540, %r1213, 8;
mul.wide.u32 %rd1539, %r54, 8;
cvt.u64.u32	%rd1353, %r54;
st.shared.f64 [%rd482], %fd103;
st.shared.f64 [%rd480], %fd104;
add.s64 %rd1361, %rd99, %rd1539;
ld.shared.u64 %rd1362, [%rd1361];
add.s64 %rd1363, %rd99, %rd1540;
ld.shared.u64 %rd1364, [%rd1363];
st.shared.u64 [%rd1361], %rd1364;
st.shared.u64 [%rd1363], %rd1362;
add.s64 %rd1366, %rd100, %rd1353;
ld.shared.u8 %rs202, [%rd1366];
st.shared.u8 [%rd1366], %rs5;
st.shared.u8 [%rd1352], %rs202;

BB26_270:
bar.sync 0;
ld.shared.f64 %fd105, [%rd355];
ld.shared.f64 %fd106, [%rd357];
setp.leu.f64	%p214, %fd106, %fd105;
@%p214 bra BB26_272;

cvt.u64.u32	%rd1373, %r42;
add.s64 %rd1375, %rd100, %rd1373;
ld.shared.u8 %rs203, [%rd1375];
setp.ne.s16	%p215, %rs203, 0;
@%p215 bra BB26_274;

BB26_272:
add.s32 %r1214, %r42, 16;
cvt.u64.u32	%rd1376, %r1214;
add.s64 %rd1378, %rd100, %rd1376;
ld.shared.u8 %rs6, [%rd1378];
setp.eq.s16	%p216, %rs6, 0;
@%p216 bra BB26_274;

add.s32 %r1241, %r42, 16;
mul.wide.u32 %rd1569, %r1241, 8;
mul.wide.u32 %rd1541, %r42, 8;
cvt.u64.u32	%rd1379, %r42;
st.shared.f64 [%rd357], %fd105;
st.shared.f64 [%rd355], %fd106;
add.s64 %rd1387, %rd99, %rd1541;
ld.shared.u64 %rd1388, [%rd1387];
add.s64 %rd1389, %rd99, %rd1569;
ld.shared.u64 %rd1390, [%rd1389];
st.shared.u64 [%rd1387], %rd1390;
st.shared.u64 [%rd1389], %rd1388;
add.s64 %rd1392, %rd100, %rd1379;
ld.shared.u8 %rs204, [%rd1392];
st.shared.u8 [%rd1392], %rs6;
st.shared.u8 [%rd1378], %rs204;

BB26_274:
bar.sync 0;
ld.shared.f64 %fd107, [%rd256];
ld.shared.f64 %fd108, [%rd258];
setp.leu.f64	%p217, %fd108, %fd107;
@%p217 bra BB26_276;

cvt.u64.u32	%rd1399, %r32;
add.s64 %rd1401, %rd100, %rd1399;
ld.shared.u8 %rs205, [%rd1401];
setp.ne.s16	%p218, %rs205, 0;
@%p218 bra BB26_278;

BB26_276:
add.s32 %r1215, %r32, 8;
cvt.u64.u32	%rd1402, %r1215;
add.s64 %rd1404, %rd100, %rd1402;
ld.shared.u8 %rs7, [%rd1404];
setp.eq.s16	%p219, %rs7, 0;
@%p219 bra BB26_278;

add.s32 %r1216, %r32, 8;
mul.wide.u32 %rd1543, %r1216, 8;
mul.wide.u32 %rd1542, %r32, 8;
cvt.u64.u32	%rd1405, %r32;
st.shared.f64 [%rd258], %fd107;
st.shared.f64 [%rd256], %fd108;
add.s64 %rd1413, %rd99, %rd1542;
ld.shared.u64 %rd1414, [%rd1413];
add.s64 %rd1415, %rd99, %rd1543;
ld.shared.u64 %rd1416, [%rd1415];
st.shared.u64 [%rd1413], %rd1416;
st.shared.u64 [%rd1415], %rd1414;
add.s64 %rd1418, %rd100, %rd1405;
ld.shared.u8 %rs206, [%rd1418];
st.shared.u8 [%rd1418], %rs7;
st.shared.u8 [%rd1404], %rs206;

BB26_278:
bar.sync 0;
ld.shared.f64 %fd109, [%rd183];
ld.shared.f64 %fd110, [%rd185];
setp.leu.f64	%p220, %fd110, %fd109;
@%p220 bra BB26_280;

cvt.u64.u32	%rd1425, %r24;
add.s64 %rd1427, %rd100, %rd1425;
ld.shared.u8 %rs207, [%rd1427];
setp.ne.s16	%p221, %rs207, 0;
@%p221 bra BB26_282;

BB26_280:
add.s32 %r1217, %r24, 4;
cvt.u64.u32	%rd1428, %r1217;
add.s64 %rd1430, %rd100, %rd1428;
ld.shared.u8 %rs8, [%rd1430];
setp.eq.s16	%p222, %rs8, 0;
@%p222 bra BB26_282;

add.s32 %r1218, %r24, 4;
mul.wide.u32 %rd1545, %r1218, 8;
mul.wide.u32 %rd1544, %r24, 8;
cvt.u64.u32	%rd1431, %r24;
st.shared.f64 [%rd185], %fd109;
st.shared.f64 [%rd183], %fd110;
add.s64 %rd1439, %rd99, %rd1544;
ld.shared.u64 %rd1440, [%rd1439];
add.s64 %rd1441, %rd99, %rd1545;
ld.shared.u64 %rd1442, [%rd1441];
st.shared.u64 [%rd1439], %rd1442;
st.shared.u64 [%rd1441], %rd1440;
add.s64 %rd1444, %rd100, %rd1431;
ld.shared.u8 %rs208, [%rd1444];
st.shared.u8 [%rd1444], %rs8;
st.shared.u8 [%rd1430], %rs208;

BB26_282:
bar.sync 0;
ld.shared.f64 %fd111, [%rd136];
ld.shared.f64 %fd112, [%rd138];
setp.leu.f64	%p223, %fd112, %fd111;
@%p223 bra BB26_284;

cvt.u64.u32	%rd1451, %r18;
add.s64 %rd1453, %rd100, %rd1451;
ld.shared.u8 %rs209, [%rd1453];
setp.ne.s16	%p224, %rs209, 0;
@%p224 bra BB26_286;

BB26_284:
add.s32 %r1219, %r18, 2;
cvt.u64.u32	%rd1454, %r1219;
add.s64 %rd1456, %rd100, %rd1454;
ld.shared.u8 %rs9, [%rd1456];
setp.eq.s16	%p225, %rs9, 0;
@%p225 bra BB26_286;

add.s32 %r1220, %r18, 2;
mul.wide.u32 %rd1547, %r1220, 8;
mul.wide.u32 %rd1546, %r18, 8;
cvt.u64.u32	%rd1457, %r18;
st.shared.f64 [%rd138], %fd111;
st.shared.f64 [%rd136], %fd112;
add.s64 %rd1465, %rd99, %rd1546;
ld.shared.u64 %rd1466, [%rd1465];
add.s64 %rd1467, %rd99, %rd1547;
ld.shared.u64 %rd1468, [%rd1467];
st.shared.u64 [%rd1465], %rd1468;
st.shared.u64 [%rd1467], %rd1466;
add.s64 %rd1470, %rd100, %rd1457;
ld.shared.u8 %rs210, [%rd1470];
st.shared.u8 [%rd1470], %rs9;
st.shared.u8 [%rd1456], %rs210;

BB26_286:
bar.sync 0;
ld.shared.f64 %fd113, [%rd116+8];
ld.shared.f64 %fd114, [%rd116];
setp.leu.f64	%p226, %fd114, %fd113;
@%p226 bra BB26_288;

cvt.u64.u32	%rd1475, %r141;
add.s64 %rd1477, %rd100, %rd1475;
ld.shared.u8 %rs211, [%rd1477];
setp.ne.s16	%p227, %rs211, 0;
@%p227 bra BB26_290;

BB26_288:
cvt.u64.u32	%rd1478, %r141;
add.s64 %rd1480, %rd100, %rd1478;
ld.shared.u8 %rs10, [%rd1480+1];
setp.eq.s16	%p228, %rs10, 0;
@%p228 bra BB26_290;

mov.u32 %r1222, %tid.x;
shl.b32 %r1221, %r1222, 1;
mul.wide.u32 %rd1548, %r1221, 8;
st.shared.f64 [%rd116], %fd113;
st.shared.f64 [%rd116+8], %fd114;
add.s64 %rd1486, %rd99, %rd1548;
ld.shared.u64 %rd1487, [%rd1486];
ld.shared.u64 %rd1488, [%rd1486+8];
st.shared.u64 [%rd1486], %rd1488;
st.shared.u64 [%rd1486+8], %rd1487;
ld.shared.u8 %rs212, [%rd1480];
st.shared.u8 [%rd1480], %rs10;
st.shared.u8 [%rd1480+1], %rs212;

BB26_290:
mov.u32 %r1223, %tid.x;
ld.param.u64 %rd1550, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1549, %r1223;
setp.lt.u64	%p230, %rd1549, %rd1550;
bar.sync 0;
@!%p230 bra BB26_292;
bra.uni BB26_291;

BB26_291:
mov.u64 %rd1571, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1226, %tid.x;
cvt.s64.s32	%rd1553, %r1226;
mul.wide.s32 %rd1493, %r1226, 8;
add.s64 %rd1495, %rd1571, %rd1493;
ld.shared.f64 %fd117, [%rd1495];
ld.local.u64 %rd1496, [%rd2];
cvta.to.global.u64 %rd1497, %rd1496;
mul.lo.s64 %rd1498, %rd1553, %rd54;
add.s64 %rd1499, %rd1498, %rd25;
shl.b64 %rd1500, %rd1499, 3;
add.s64 %rd1501, %rd1497, %rd1500;
st.global.f64 [%rd1501], %fd117;
add.s64 %rd1503, %rd99, %rd1493;
ld.shared.u64 %rd1504, [%rd1503];
ld.local.u64 %rd1505, [%rd3];
cvta.to.global.u64 %rd1506, %rd1505;
mul.lo.s64 %rd1507, %rd1553, %rd55;
add.s64 %rd1508, %rd1507, %rd42;
shl.b64 %rd1509, %rd1508, 3;
add.s64 %rd1510, %rd1506, %rd1509;
st.global.u64 [%rd1510], %rd1504;

BB26_292:
mov.u32 %r1225, %tid.x;
add.s32 %r1224, %r1225, 512;
ld.param.u64 %rd1552, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1551, %r1224;
setp.ge.u64	%p231, %rd1551, %rd1552;
@%p231 bra BB26_294;

mov.u64 %rd1570, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1242, %tid.x;
add.s32 %r1233, %r1242, 512;
cvt.s64.s32	%rd1554, %r1233;
mul.wide.s32 %rd1512, %r1242, 8;
add.s64 %rd1514, %rd1570, %rd1512;
ld.shared.f64 %fd118, [%rd1514+4096];
ld.local.u64 %rd1515, [%rd2];
cvta.to.global.u64 %rd1516, %rd1515;
mul.lo.s64 %rd1518, %rd1554, %rd54;
add.s64 %rd1519, %rd1518, %rd25;
shl.b64 %rd1520, %rd1519, 3;
add.s64 %rd1521, %rd1516, %rd1520;
st.global.f64 [%rd1521], %fd118;
add.s64 %rd1523, %rd99, %rd1512;
ld.shared.u64 %rd1524, [%rd1523+4096];
ld.local.u64 %rd1525, [%rd3];
cvta.to.global.u64 %rd1526, %rd1525;
mul.lo.s64 %rd1527, %rd1554, %rd55;
add.s64 %rd1528, %rd1527, %rd42;
shl.b64 %rd1529, %rd1528, 3;
add.s64 %rd1530, %rd1526, %rd1529;
st.global.u64 [%rd1530], %rd1524;

BB26_294:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot27[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<232>;
.reg .b16 %rs<213>;
.reg .b32 %r<1365>;
.reg .f64 %fd<121>;
.reg .b64 %rd<1670>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1669, __local_depot27;
cvta.local.u64 %SP, %rd1669;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r1316, 0;
mov.pred %p4, 0;
@%p4 bra BB27_2;

BB27_1:
mul.wide.s32 %rd58, %r1316, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r1316, %r1316, 1;
setp.lt.u32	%p5, %r1316, 52;
@%p5 bra BB27_1;

BB27_2:
mov.u32 %r1317, 0;
@%p4 bra BB27_4;

BB27_3:
mul.wide.s32 %rd62, %r1317, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r1317, %r1317, 1;
setp.lt.u32	%p7, %r1317, 52;
@%p7 bra BB27_3;

BB27_4:
mov.u32 %r125, %nctaid.y;
mov.u32 %r126, %ctaid.z;
mov.u32 %r127, %ctaid.y;
mad.lo.s32 %r128, %r125, %r126, %r127;
mov.u32 %r129, %nctaid.x;
mov.u32 %r130, %ctaid.x;
mad.lo.s32 %r131, %r128, %r129, %r130;
cvt.u64.u32	%rd8, %r131;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB27_294;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1318, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r1318, 1;
mov.u64 %rd1657, %rd8;
mov.u64 %rd1665, %rd66;
@%p9 bra BB27_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd1643, %rd2, %rd68;
mov.u64 %rd1666, 0;
mov.u64 %rd1658, %rd8;

BB27_7:
ld.local.u64 %rd14, [%rd1643];
or.b64 %rd69, %rd1658, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB27_9;
bra.uni BB27_8;

BB27_9:
cvt.u32.u64	%r132, %rd14;
cvt.u32.u64	%r133, %rd1658;
div.u32 %r134, %r133, %r132;
rem.u32 %r135, %r133, %r132;
cvt.u64.u32	%rd1659, %r134;
cvt.u64.u32	%rd1644, %r135;
bra.uni BB27_10;

BB27_8:
div.u64 %rd1659, %rd1658, %rd14;
rem.u64 %rd1644, %rd1658, %rd14;

BB27_10:
mov.u64 %rd1658, %rd1659;
ld.local.u64 %rd71, [%rd1643+200];
mul.lo.s64 %rd72, %rd71, %rd1644;
add.s64 %rd1666, %rd72, %rd1666;
add.s64 %rd1643, %rd1643, -8;
add.s32 %r1318, %r1318, -1;
setp.gt.s32	%p11, %r1318, 0;
mov.u64 %rd1651, %rd1658;
mov.u64 %rd1657, %rd1651;
mov.u64 %rd1660, %rd1666;
mov.u64 %rd1665, %rd1660;
@%p11 bra BB27_7;

BB27_11:
mov.u64 %rd24, %rd1665;
mov.u64 %rd23, %rd1657;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1319, %r9, -1;
setp.lt.s32	%p12, %r1319, 1;
mov.u64 %rd1654, %rd8;
mov.u64 %rd1663, %rd66;
@%p12 bra BB27_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd1645, %rd3, %rd77;
mov.u64 %rd1664, 0;
mov.u64 %rd1655, %rd8;

BB27_13:
ld.local.u64 %rd31, [%rd1645];
or.b64 %rd78, %rd1655, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB27_15;
bra.uni BB27_14;

BB27_15:
cvt.u32.u64	%r136, %rd31;
cvt.u32.u64	%r137, %rd1655;
div.u32 %r138, %r137, %r136;
rem.u32 %r139, %r137, %r136;
cvt.u64.u32	%rd1656, %r138;
cvt.u64.u32	%rd1646, %r139;
bra.uni BB27_16;

BB27_14:
div.u64 %rd1656, %rd1655, %rd31;
rem.u64 %rd1646, %rd1655, %rd31;

BB27_16:
mov.u64 %rd1655, %rd1656;
ld.local.u64 %rd80, [%rd1645+200];
mul.lo.s64 %rd81, %rd80, %rd1646;
add.s64 %rd1664, %rd81, %rd1664;
add.s64 %rd1645, %rd1645, -8;
add.s32 %r1319, %r1319, -1;
setp.gt.s32	%p14, %r1319, 0;
mov.u64 %rd1654, %rd1655;
mov.u64 %rd1663, %rd1664;
@%p14 bra BB27_13;

BB27_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd1654;
add.s64 %rd42, %rd83, %rd1663;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.f64 %fd119, 0d0000000000000000;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB27_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 3;
add.s64 %rd89, %rd85, %rd88;
ld.global.f64 %fd119, [%rd89];

BB27_19:
mov.u64 %rd1667, 0;
@%p15 bra BB27_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd1667, [%rd96];

BB27_21:
add.s32 %r140, %r13, 512;
selp.u16	%rs11, 1, 0, %p1;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.f64 [%rd46], %fd119;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd99, %rd97;
st.shared.u64 [%rd47], %rd1667;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd100, %rd43;
st.shared.u8 [%rd48], %rs11;
cvt.s64.s32	%rd49, %r140;
setp.lt.u64	%p2, %rd49, %rd53;
mov.f64 %fd120, 0d0000000000000000;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB27_23;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mul.lo.s64 %rd103, %rd49, %rd54;
add.s64 %rd104, %rd103, %rd25;
shl.b64 %rd105, %rd104, 3;
add.s64 %rd106, %rd102, %rd105;
ld.global.f64 %fd120, [%rd106];

BB27_23:
mov.u64 %rd1668, 0;
@%p17 bra BB27_25;

ld.local.u64 %rd108, [%rd3];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd49, %rd55;
add.s64 %rd111, %rd110, %rd42;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd113, %rd109, %rd112;
ld.global.u64 %rd1668, [%rd113];

BB27_25:
selp.u16	%rs12, 1, 0, %p2;
st.shared.f64 [%rd46+4096], %fd120;
st.shared.u64 [%rd47+4096], %rd1668;
st.shared.u8 [%rd48+512], %rs12;
bar.sync 0;
shl.b32 %r141, %r13, 1;
mul.wide.u32 %rd114, %r141, 8;
add.s64 %rd116, %rd98, %rd114;
ld.shared.f64 %fd5, [%rd116+8];
ld.shared.f64 %fd6, [%rd116];
setp.geu.f64	%p19, %fd6, %fd5;
@%p19 bra BB27_27;

cvt.u64.u32	%rd117, %r141;
add.s64 %rd119, %rd100, %rd117;
ld.shared.u8 %rs13, [%rd119];
mov.u32 %r1320, 1;
setp.ne.s16	%p20, %rs13, 0;
@%p20 bra BB27_28;

BB27_27:
cvt.u64.u32	%rd120, %r141;
add.s64 %rd122, %rd100, %rd120;
ld.shared.u8 %rs14, [%rd122+1];
setp.eq.s16	%p21, %rs14, 0;
selp.u32	%r1320, 1, 0, %p21;

BB27_28:
and.b32 %r147, %r13, 1;
setp.ne.s32	%p22, %r1320, %r147;
@%p22 bra BB27_30;

add.s64 %rd125, %rd99, %rd114;
cvt.u64.u32	%rd126, %r141;
st.shared.f64 [%rd116], %fd5;
st.shared.f64 [%rd116+8], %fd6;
ld.shared.u64 %rd130, [%rd125];
ld.shared.u64 %rd131, [%rd125+8];
st.shared.u64 [%rd125], %rd131;
st.shared.u64 [%rd125+8], %rd130;
add.s64 %rd133, %rd100, %rd126;
ld.shared.u8 %rs15, [%rd133];
ld.shared.u8 %rs16, [%rd133+1];
st.shared.u8 [%rd133], %rs16;
st.shared.u8 [%rd133+1], %rs15;

BB27_30:
bar.sync 0;
sub.s32 %r18, %r141, %r147;
add.s32 %r153, %r18, 2;
mul.wide.u32 %rd134, %r153, 8;
add.s64 %rd136, %rd98, %rd134;
mul.wide.u32 %rd137, %r18, 8;
add.s64 %rd138, %rd98, %rd137;
ld.shared.f64 %fd7, [%rd136];
ld.shared.f64 %fd8, [%rd138];
setp.geu.f64	%p23, %fd8, %fd7;
@%p23 bra BB27_32;

cvt.u64.u32	%rd139, %r18;
add.s64 %rd141, %rd100, %rd139;
ld.shared.u8 %rs17, [%rd141];
mov.u32 %r1321, 1;
setp.ne.s16	%p24, %rs17, 0;
@%p24 bra BB27_33;

BB27_32:
cvt.u64.u32	%rd142, %r153;
add.s64 %rd144, %rd100, %rd142;
ld.shared.u8 %rs18, [%rd144];
setp.eq.s16	%p25, %rs18, 0;
selp.u32	%r1321, 1, 0, %p25;

BB27_33:
bfe.u32 %r165, %r13, 1, 1;
setp.ne.s32	%p26, %r1321, %r165;
@%p26 bra BB27_35;

add.s64 %rd147, %rd99, %rd137;
add.s64 %rd149, %rd99, %rd134;
cvt.u64.u32	%rd150, %r18;
st.shared.f64 [%rd138], %fd7;
cvt.u64.u32	%rd154, %r153;
st.shared.f64 [%rd136], %fd8;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd100, %rd150;
ld.shared.u8 %rs19, [%rd160];
add.s64 %rd161, %rd100, %rd154;
ld.shared.u8 %rs20, [%rd161];
st.shared.u8 [%rd160], %rs20;
st.shared.u8 [%rd161], %rs19;

BB27_35:
bar.sync 0;
ld.shared.f64 %fd9, [%rd116+8];
ld.shared.f64 %fd10, [%rd116];
setp.geu.f64	%p27, %fd10, %fd9;
@%p27 bra BB27_37;

cvt.u64.u32	%rd165, %r141;
add.s64 %rd167, %rd100, %rd165;
ld.shared.u8 %rs21, [%rd167];
mov.u32 %r1322, 1;
setp.ne.s16	%p28, %rs21, 0;
@%p28 bra BB27_38;

BB27_37:
cvt.u64.u32	%rd168, %r141;
add.s64 %rd170, %rd100, %rd168;
ld.shared.u8 %rs22, [%rd170+1];
setp.eq.s16	%p29, %rs22, 0;
selp.u32	%r1322, 1, 0, %p29;

BB27_38:
bfe.u32 %r180, %r13, 1, 1;
setp.ne.s32	%p30, %r1322, %r180;
@%p30 bra BB27_40;

cvt.u64.u32	%rd171, %r141;
st.shared.f64 [%rd116], %fd9;
st.shared.f64 [%rd116+8], %fd10;
add.s64 %rd176, %rd99, %rd114;
ld.shared.u64 %rd177, [%rd176];
ld.shared.u64 %rd178, [%rd176+8];
st.shared.u64 [%rd176], %rd178;
st.shared.u64 [%rd176+8], %rd177;
add.s64 %rd180, %rd100, %rd171;
ld.shared.u8 %rs23, [%rd180];
ld.shared.u8 %rs24, [%rd180+1];
st.shared.u8 [%rd180], %rs24;
st.shared.u8 [%rd180+1], %rs23;

BB27_40:
bar.sync 0;
and.b32 %r183, %r13, 3;
sub.s32 %r24, %r141, %r183;
add.s32 %r185, %r24, 4;
mul.wide.u32 %rd181, %r185, 8;
add.s64 %rd183, %rd98, %rd181;
mul.wide.u32 %rd184, %r24, 8;
add.s64 %rd185, %rd98, %rd184;
ld.shared.f64 %fd11, [%rd183];
ld.shared.f64 %fd12, [%rd185];
setp.geu.f64	%p31, %fd12, %fd11;
@%p31 bra BB27_42;

cvt.u64.u32	%rd186, %r24;
add.s64 %rd188, %rd100, %rd186;
ld.shared.u8 %rs25, [%rd188];
mov.u32 %r1323, 1;
setp.ne.s16	%p32, %rs25, 0;
@%p32 bra BB27_43;

BB27_42:
cvt.u64.u32	%rd189, %r185;
add.s64 %rd191, %rd100, %rd189;
ld.shared.u8 %rs26, [%rd191];
setp.eq.s16	%p33, %rs26, 0;
selp.u32	%r1323, 1, 0, %p33;

BB27_43:
bfe.u32 %r197, %r13, 2, 1;
setp.ne.s32	%p34, %r1323, %r197;
@%p34 bra BB27_45;

add.s64 %rd194, %rd99, %rd184;
add.s64 %rd196, %rd99, %rd181;
cvt.u64.u32	%rd197, %r24;
st.shared.f64 [%rd185], %fd11;
cvt.u64.u32	%rd201, %r185;
st.shared.f64 [%rd183], %fd12;
ld.shared.u64 %rd204, [%rd194];
ld.shared.u64 %rd205, [%rd196];
st.shared.u64 [%rd194], %rd205;
st.shared.u64 [%rd196], %rd204;
add.s64 %rd207, %rd100, %rd197;
ld.shared.u8 %rs27, [%rd207];
add.s64 %rd208, %rd100, %rd201;
ld.shared.u8 %rs28, [%rd208];
st.shared.u8 [%rd207], %rs28;
st.shared.u8 [%rd208], %rs27;

BB27_45:
bar.sync 0;
ld.shared.f64 %fd13, [%rd136];
ld.shared.f64 %fd14, [%rd138];
setp.geu.f64	%p35, %fd14, %fd13;
@%p35 bra BB27_47;

cvt.u64.u32	%rd214, %r18;
add.s64 %rd216, %rd100, %rd214;
ld.shared.u8 %rs29, [%rd216];
mov.u32 %r1324, 1;
setp.ne.s16	%p36, %rs29, 0;
@%p36 bra BB27_48;

BB27_47:
cvt.u64.u32	%rd217, %r153;
add.s64 %rd219, %rd100, %rd217;
ld.shared.u8 %rs30, [%rd219];
setp.eq.s16	%p37, %rs30, 0;
selp.u32	%r1324, 1, 0, %p37;

BB27_48:
bfe.u32 %r220, %r13, 2, 1;
setp.ne.s32	%p38, %r1324, %r220;
@%p38 bra BB27_50;

cvt.u64.u32	%rd220, %r18;
st.shared.f64 [%rd138], %fd13;
cvt.u64.u32	%rd224, %r153;
st.shared.f64 [%rd136], %fd14;
add.s64 %rd228, %rd99, %rd137;
ld.shared.u64 %rd229, [%rd228];
add.s64 %rd230, %rd99, %rd134;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd228], %rd231;
st.shared.u64 [%rd230], %rd229;
add.s64 %rd233, %rd100, %rd220;
ld.shared.u8 %rs31, [%rd233];
add.s64 %rd234, %rd100, %rd224;
ld.shared.u8 %rs32, [%rd234];
st.shared.u8 [%rd233], %rs32;
st.shared.u8 [%rd234], %rs31;

BB27_50:
bar.sync 0;
ld.shared.f64 %fd15, [%rd116+8];
ld.shared.f64 %fd16, [%rd116];
setp.geu.f64	%p39, %fd16, %fd15;
@%p39 bra BB27_52;

cvt.u64.u32	%rd238, %r141;
add.s64 %rd240, %rd100, %rd238;
ld.shared.u8 %rs33, [%rd240];
mov.u32 %r1325, 1;
setp.ne.s16	%p40, %rs33, 0;
@%p40 bra BB27_53;

BB27_52:
cvt.u64.u32	%rd241, %r141;
add.s64 %rd243, %rd100, %rd241;
ld.shared.u8 %rs34, [%rd243+1];
setp.eq.s16	%p41, %rs34, 0;
selp.u32	%r1325, 1, 0, %p41;

BB27_53:
bfe.u32 %r234, %r13, 2, 1;
setp.ne.s32	%p42, %r1325, %r234;
@%p42 bra BB27_55;

cvt.u64.u32	%rd244, %r141;
st.shared.f64 [%rd116], %fd15;
st.shared.f64 [%rd116+8], %fd16;
add.s64 %rd249, %rd99, %rd114;
ld.shared.u64 %rd250, [%rd249];
ld.shared.u64 %rd251, [%rd249+8];
st.shared.u64 [%rd249], %rd251;
st.shared.u64 [%rd249+8], %rd250;
add.s64 %rd253, %rd100, %rd244;
ld.shared.u8 %rs35, [%rd253];
ld.shared.u8 %rs36, [%rd253+1];
st.shared.u8 [%rd253], %rs36;
st.shared.u8 [%rd253+1], %rs35;

BB27_55:
bar.sync 0;
and.b32 %r237, %r13, 7;
sub.s32 %r32, %r141, %r237;
add.s32 %r239, %r32, 8;
mul.wide.u32 %rd254, %r239, 8;
add.s64 %rd256, %rd98, %rd254;
mul.wide.u32 %rd257, %r32, 8;
add.s64 %rd258, %rd98, %rd257;
ld.shared.f64 %fd17, [%rd256];
ld.shared.f64 %fd18, [%rd258];
setp.geu.f64	%p43, %fd18, %fd17;
@%p43 bra BB27_57;

cvt.u64.u32	%rd259, %r32;
add.s64 %rd261, %rd100, %rd259;
ld.shared.u8 %rs37, [%rd261];
mov.u32 %r1326, 1;
setp.ne.s16	%p44, %rs37, 0;
@%p44 bra BB27_58;

BB27_57:
cvt.u64.u32	%rd262, %r239;
add.s64 %rd264, %rd100, %rd262;
ld.shared.u8 %rs38, [%rd264];
setp.eq.s16	%p45, %rs38, 0;
selp.u32	%r1326, 1, 0, %p45;

BB27_58:
bfe.u32 %r251, %r13, 3, 1;
setp.ne.s32	%p46, %r1326, %r251;
@%p46 bra BB27_60;

mul.wide.u32 %rd1630, %r239, 8;
mul.wide.u32 %rd1629, %r32, 8;
add.s64 %rd267, %rd99, %rd1629;
add.s64 %rd269, %rd99, %rd1630;
cvt.u64.u32	%rd270, %r32;
st.shared.f64 [%rd258], %fd17;
cvt.u64.u32	%rd274, %r239;
st.shared.f64 [%rd256], %fd18;
ld.shared.u64 %rd277, [%rd267];
ld.shared.u64 %rd278, [%rd269];
st.shared.u64 [%rd267], %rd278;
st.shared.u64 [%rd269], %rd277;
add.s64 %rd280, %rd100, %rd270;
ld.shared.u8 %rs39, [%rd280];
add.s64 %rd281, %rd100, %rd274;
ld.shared.u8 %rs40, [%rd281];
st.shared.u8 [%rd280], %rs40;
st.shared.u8 [%rd281], %rs39;

BB27_60:
bar.sync 0;
ld.shared.f64 %fd19, [%rd183];
ld.shared.f64 %fd20, [%rd185];
setp.geu.f64	%p47, %fd20, %fd19;
@%p47 bra BB27_62;

cvt.u64.u32	%rd287, %r24;
add.s64 %rd289, %rd100, %rd287;
ld.shared.u8 %rs41, [%rd289];
mov.u32 %r1327, 1;
setp.ne.s16	%p48, %rs41, 0;
@%p48 bra BB27_63;

BB27_62:
cvt.u64.u32	%rd290, %r185;
add.s64 %rd292, %rd100, %rd290;
ld.shared.u8 %rs42, [%rd292];
setp.eq.s16	%p49, %rs42, 0;
selp.u32	%r1327, 1, 0, %p49;

BB27_63:
bfe.u32 %r274, %r13, 3, 1;
setp.ne.s32	%p50, %r1327, %r274;
@%p50 bra BB27_65;

mul.wide.u32 %rd1628, %r24, 8;
cvt.u64.u32	%rd293, %r24;
st.shared.f64 [%rd185], %fd19;
cvt.u64.u32	%rd297, %r185;
st.shared.f64 [%rd183], %fd20;
add.s64 %rd301, %rd99, %rd1628;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd99, %rd181;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd100, %rd293;
ld.shared.u8 %rs43, [%rd306];
add.s64 %rd307, %rd100, %rd297;
ld.shared.u8 %rs44, [%rd307];
st.shared.u8 [%rd306], %rs44;
st.shared.u8 [%rd307], %rs43;

BB27_65:
bar.sync 0;
ld.shared.f64 %fd21, [%rd136];
ld.shared.f64 %fd22, [%rd138];
setp.geu.f64	%p51, %fd22, %fd21;
@%p51 bra BB27_67;

cvt.u64.u32	%rd313, %r18;
add.s64 %rd315, %rd100, %rd313;
ld.shared.u8 %rs45, [%rd315];
mov.u32 %r1328, 1;
setp.ne.s16	%p52, %rs45, 0;
@%p52 bra BB27_68;

BB27_67:
cvt.u64.u32	%rd316, %r153;
add.s64 %rd318, %rd100, %rd316;
ld.shared.u8 %rs46, [%rd318];
setp.eq.s16	%p53, %rs46, 0;
selp.u32	%r1328, 1, 0, %p53;

BB27_68:
bfe.u32 %r296, %r13, 3, 1;
setp.ne.s32	%p54, %r1328, %r296;
@%p54 bra BB27_70;

mul.wide.u32 %rd1627, %r18, 8;
cvt.u64.u32	%rd319, %r18;
st.shared.f64 [%rd138], %fd21;
cvt.u64.u32	%rd323, %r153;
st.shared.f64 [%rd136], %fd22;
add.s64 %rd327, %rd99, %rd1627;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd99, %rd134;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd100, %rd319;
ld.shared.u8 %rs47, [%rd332];
add.s64 %rd333, %rd100, %rd323;
ld.shared.u8 %rs48, [%rd333];
st.shared.u8 [%rd332], %rs48;
st.shared.u8 [%rd333], %rs47;

BB27_70:
bar.sync 0;
ld.shared.f64 %fd23, [%rd116+8];
ld.shared.f64 %fd24, [%rd116];
setp.geu.f64	%p55, %fd24, %fd23;
@%p55 bra BB27_72;

cvt.u64.u32	%rd337, %r141;
add.s64 %rd339, %rd100, %rd337;
ld.shared.u8 %rs49, [%rd339];
mov.u32 %r1329, 1;
setp.ne.s16	%p56, %rs49, 0;
@%p56 bra BB27_73;

BB27_72:
cvt.u64.u32	%rd340, %r141;
add.s64 %rd342, %rd100, %rd340;
ld.shared.u8 %rs50, [%rd342+1];
setp.eq.s16	%p57, %rs50, 0;
selp.u32	%r1329, 1, 0, %p57;

BB27_73:
bfe.u32 %r310, %r13, 3, 1;
setp.ne.s32	%p58, %r1329, %r310;
@%p58 bra BB27_75;

mul.wide.u32 %rd1626, %r141, 8;
cvt.u64.u32	%rd343, %r141;
st.shared.f64 [%rd116], %fd23;
st.shared.f64 [%rd116+8], %fd24;
add.s64 %rd348, %rd99, %rd1626;
ld.shared.u64 %rd349, [%rd348];
ld.shared.u64 %rd350, [%rd348+8];
st.shared.u64 [%rd348], %rd350;
st.shared.u64 [%rd348+8], %rd349;
add.s64 %rd352, %rd100, %rd343;
ld.shared.u8 %rs51, [%rd352];
ld.shared.u8 %rs52, [%rd352+1];
st.shared.u8 [%rd352], %rs52;
st.shared.u8 [%rd352+1], %rs51;

BB27_75:
bar.sync 0;
and.b32 %r313, %r13, 15;
sub.s32 %r42, %r141, %r313;
add.s32 %r315, %r42, 16;
mul.wide.u32 %rd353, %r315, 8;
add.s64 %rd355, %rd98, %rd353;
mul.wide.u32 %rd356, %r42, 8;
add.s64 %rd357, %rd98, %rd356;
ld.shared.f64 %fd25, [%rd355];
ld.shared.f64 %fd26, [%rd357];
setp.geu.f64	%p59, %fd26, %fd25;
@%p59 bra BB27_77;

cvt.u64.u32	%rd358, %r42;
add.s64 %rd360, %rd100, %rd358;
ld.shared.u8 %rs53, [%rd360];
mov.u32 %r1330, 1;
setp.ne.s16	%p60, %rs53, 0;
@%p60 bra BB27_78;

BB27_77:
add.s32 %r1280, %r42, 16;
cvt.u64.u32	%rd361, %r1280;
add.s64 %rd363, %rd100, %rd361;
ld.shared.u8 %rs54, [%rd363];
setp.eq.s16	%p61, %rs54, 0;
selp.u32	%r1330, 1, 0, %p61;

BB27_78:
bfe.u32 %r327, %r13, 4, 1;
setp.ne.s32	%p62, %r1330, %r327;
@%p62 bra BB27_80;

mul.wide.u32 %rd1620, %r42, 8;
add.s32 %r1285, %r42, 16;
add.s64 %rd366, %rd99, %rd1620;
add.s64 %rd368, %rd99, %rd353;
cvt.u64.u32	%rd369, %r42;
st.shared.f64 [%rd357], %fd25;
cvt.u64.u32	%rd373, %r1285;
st.shared.f64 [%rd355], %fd26;
ld.shared.u64 %rd376, [%rd366];
ld.shared.u64 %rd377, [%rd368];
st.shared.u64 [%rd366], %rd377;
st.shared.u64 [%rd368], %rd376;
add.s64 %rd379, %rd100, %rd369;
ld.shared.u8 %rs55, [%rd379];
add.s64 %rd380, %rd100, %rd373;
ld.shared.u8 %rs56, [%rd380];
st.shared.u8 [%rd379], %rs56;
st.shared.u8 [%rd380], %rs55;

BB27_80:
bar.sync 0;
ld.shared.f64 %fd27, [%rd256];
ld.shared.f64 %fd28, [%rd258];
setp.geu.f64	%p63, %fd28, %fd27;
@%p63 bra BB27_82;

cvt.u64.u32	%rd386, %r32;
add.s64 %rd388, %rd100, %rd386;
ld.shared.u8 %rs57, [%rd388];
mov.u32 %r1331, 1;
setp.ne.s16	%p64, %rs57, 0;
@%p64 bra BB27_83;

BB27_82:
cvt.u64.u32	%rd389, %r239;
add.s64 %rd391, %rd100, %rd389;
ld.shared.u8 %rs58, [%rd391];
setp.eq.s16	%p65, %rs58, 0;
selp.u32	%r1331, 1, 0, %p65;

BB27_83:
bfe.u32 %r350, %r13, 4, 1;
setp.ne.s32	%p66, %r1331, %r350;
@%p66 bra BB27_85;

mul.wide.u32 %rd1619, %r239, 8;
mul.wide.u32 %rd1618, %r32, 8;
cvt.u64.u32	%rd392, %r32;
st.shared.f64 [%rd258], %fd27;
cvt.u64.u32	%rd396, %r239;
st.shared.f64 [%rd256], %fd28;
add.s64 %rd400, %rd99, %rd1618;
ld.shared.u64 %rd401, [%rd400];
add.s64 %rd402, %rd99, %rd1619;
ld.shared.u64 %rd403, [%rd402];
st.shared.u64 [%rd400], %rd403;
st.shared.u64 [%rd402], %rd401;
add.s64 %rd405, %rd100, %rd392;
ld.shared.u8 %rs59, [%rd405];
add.s64 %rd406, %rd100, %rd396;
ld.shared.u8 %rs60, [%rd406];
st.shared.u8 [%rd405], %rs60;
st.shared.u8 [%rd406], %rs59;

BB27_85:
bar.sync 0;
ld.shared.f64 %fd29, [%rd183];
ld.shared.f64 %fd30, [%rd185];
setp.geu.f64	%p67, %fd30, %fd29;
@%p67 bra BB27_87;

cvt.u64.u32	%rd412, %r24;
add.s64 %rd414, %rd100, %rd412;
ld.shared.u8 %rs61, [%rd414];
mov.u32 %r1332, 1;
setp.ne.s16	%p68, %rs61, 0;
@%p68 bra BB27_88;

BB27_87:
add.s32 %r1281, %r24, 4;
cvt.u64.u32	%rd415, %r1281;
add.s64 %rd417, %rd100, %rd415;
ld.shared.u8 %rs62, [%rd417];
setp.eq.s16	%p69, %rs62, 0;
selp.u32	%r1332, 1, 0, %p69;

BB27_88:
bfe.u32 %r372, %r13, 4, 1;
setp.ne.s32	%p70, %r1332, %r372;
@%p70 bra BB27_90;

add.s32 %r1284, %r24, 4;
mul.wide.u32 %rd1617, %r1284, 8;
mul.wide.u32 %rd1616, %r24, 8;
cvt.u64.u32	%rd418, %r24;
st.shared.f64 [%rd185], %fd29;
cvt.u64.u32	%rd422, %r1284;
st.shared.f64 [%rd183], %fd30;
add.s64 %rd426, %rd99, %rd1616;
ld.shared.u64 %rd427, [%rd426];
add.s64 %rd428, %rd99, %rd1617;
ld.shared.u64 %rd429, [%rd428];
st.shared.u64 [%rd426], %rd429;
st.shared.u64 [%rd428], %rd427;
add.s64 %rd431, %rd100, %rd418;
ld.shared.u8 %rs63, [%rd431];
add.s64 %rd432, %rd100, %rd422;
ld.shared.u8 %rs64, [%rd432];
st.shared.u8 [%rd431], %rs64;
st.shared.u8 [%rd432], %rs63;

BB27_90:
bar.sync 0;
ld.shared.f64 %fd31, [%rd136];
ld.shared.f64 %fd32, [%rd138];
setp.geu.f64	%p71, %fd32, %fd31;
@%p71 bra BB27_92;

cvt.u64.u32	%rd438, %r18;
add.s64 %rd440, %rd100, %rd438;
ld.shared.u8 %rs65, [%rd440];
mov.u32 %r1333, 1;
setp.ne.s16	%p72, %rs65, 0;
@%p72 bra BB27_93;

BB27_92:
add.s32 %r1282, %r18, 2;
cvt.u64.u32	%rd441, %r1282;
add.s64 %rd443, %rd100, %rd441;
ld.shared.u8 %rs66, [%rd443];
setp.eq.s16	%p73, %rs66, 0;
selp.u32	%r1333, 1, 0, %p73;

BB27_93:
bfe.u32 %r394, %r13, 4, 1;
setp.ne.s32	%p74, %r1333, %r394;
@%p74 bra BB27_95;

add.s32 %r1283, %r18, 2;
mul.wide.u32 %rd1615, %r1283, 8;
mul.wide.u32 %rd1614, %r18, 8;
cvt.u64.u32	%rd444, %r18;
st.shared.f64 [%rd138], %fd31;
cvt.u64.u32	%rd448, %r1283;
st.shared.f64 [%rd136], %fd32;
add.s64 %rd452, %rd99, %rd1614;
ld.shared.u64 %rd453, [%rd452];
add.s64 %rd454, %rd99, %rd1615;
ld.shared.u64 %rd455, [%rd454];
st.shared.u64 [%rd452], %rd455;
st.shared.u64 [%rd454], %rd453;
add.s64 %rd457, %rd100, %rd444;
ld.shared.u8 %rs67, [%rd457];
add.s64 %rd458, %rd100, %rd448;
ld.shared.u8 %rs68, [%rd458];
st.shared.u8 [%rd457], %rs68;
st.shared.u8 [%rd458], %rs67;

BB27_95:
bar.sync 0;
ld.shared.f64 %fd33, [%rd116+8];
ld.shared.f64 %fd34, [%rd116];
setp.geu.f64	%p75, %fd34, %fd33;
@%p75 bra BB27_97;

cvt.u64.u32	%rd462, %r141;
add.s64 %rd464, %rd100, %rd462;
ld.shared.u8 %rs69, [%rd464];
mov.u32 %r1334, 1;
setp.ne.s16	%p76, %rs69, 0;
@%p76 bra BB27_98;

BB27_97:
cvt.u64.u32	%rd465, %r141;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u8 %rs70, [%rd467+1];
setp.eq.s16	%p77, %rs70, 0;
selp.u32	%r1334, 1, 0, %p77;

BB27_98:
bfe.u32 %r408, %r13, 4, 1;
setp.ne.s32	%p78, %r1334, %r408;
@%p78 bra BB27_100;

mul.wide.u32 %rd1613, %r141, 8;
cvt.u64.u32	%rd468, %r141;
st.shared.f64 [%rd116], %fd33;
st.shared.f64 [%rd116+8], %fd34;
add.s64 %rd473, %rd99, %rd1613;
ld.shared.u64 %rd474, [%rd473];
ld.shared.u64 %rd475, [%rd473+8];
st.shared.u64 [%rd473], %rd475;
st.shared.u64 [%rd473+8], %rd474;
add.s64 %rd477, %rd100, %rd468;
ld.shared.u8 %rs71, [%rd477];
ld.shared.u8 %rs72, [%rd477+1];
st.shared.u8 [%rd477], %rs72;
st.shared.u8 [%rd477+1], %rs71;

BB27_100:
bar.sync 0;
and.b32 %r411, %r13, 31;
sub.s32 %r54, %r141, %r411;
add.s32 %r413, %r54, 32;
mul.wide.u32 %rd478, %r413, 8;
add.s64 %rd480, %rd98, %rd478;
mul.wide.u32 %rd481, %r54, 8;
add.s64 %rd482, %rd98, %rd481;
ld.shared.f64 %fd35, [%rd480];
ld.shared.f64 %fd36, [%rd482];
setp.geu.f64	%p79, %fd36, %fd35;
@%p79 bra BB27_102;

cvt.u64.u32	%rd483, %r54;
add.s64 %rd485, %rd100, %rd483;
ld.shared.u8 %rs73, [%rd485];
mov.u32 %r1335, 1;
setp.ne.s16	%p80, %rs73, 0;
@%p80 bra BB27_103;

BB27_102:
add.s32 %r1272, %r54, 32;
cvt.u64.u32	%rd486, %r1272;
add.s64 %rd488, %rd100, %rd486;
ld.shared.u8 %rs74, [%rd488];
setp.eq.s16	%p81, %rs74, 0;
selp.u32	%r1335, 1, 0, %p81;

BB27_103:
bfe.u32 %r425, %r13, 5, 1;
setp.ne.s32	%p82, %r1335, %r425;
@%p82 bra BB27_105;

add.s32 %r1279, %r54, 32;
mul.wide.u32 %rd1612, %r1279, 8;
mul.wide.u32 %rd1611, %r54, 8;
add.s64 %rd491, %rd99, %rd1611;
add.s64 %rd493, %rd99, %rd1612;
cvt.u64.u32	%rd494, %r54;
st.shared.f64 [%rd482], %fd35;
cvt.u64.u32	%rd498, %r1279;
st.shared.f64 [%rd480], %fd36;
ld.shared.u64 %rd501, [%rd491];
ld.shared.u64 %rd502, [%rd493];
st.shared.u64 [%rd491], %rd502;
st.shared.u64 [%rd493], %rd501;
add.s64 %rd504, %rd100, %rd494;
ld.shared.u8 %rs75, [%rd504];
add.s64 %rd505, %rd100, %rd498;
ld.shared.u8 %rs76, [%rd505];
st.shared.u8 [%rd504], %rs76;
st.shared.u8 [%rd505], %rs75;

BB27_105:
bar.sync 0;
ld.shared.f64 %fd37, [%rd355];
ld.shared.f64 %fd38, [%rd357];
setp.geu.f64	%p83, %fd38, %fd37;
@%p83 bra BB27_107;

cvt.u64.u32	%rd511, %r42;
add.s64 %rd513, %rd100, %rd511;
ld.shared.u8 %rs77, [%rd513];
mov.u32 %r1336, 1;
setp.ne.s16	%p84, %rs77, 0;
@%p84 bra BB27_108;

BB27_107:
add.s32 %r1273, %r42, 16;
cvt.u64.u32	%rd514, %r1273;
add.s64 %rd516, %rd100, %rd514;
ld.shared.u8 %rs78, [%rd516];
setp.eq.s16	%p85, %rs78, 0;
selp.u32	%r1336, 1, 0, %p85;

BB27_108:
bfe.u32 %r448, %r13, 5, 1;
setp.ne.s32	%p86, %r1336, %r448;
@%p86 bra BB27_110;

add.s32 %r1299, %r42, 16;
mul.wide.u32 %rd1636, %r1299, 8;
mul.wide.u32 %rd1610, %r42, 8;
add.s32 %r1278, %r42, 16;
cvt.u64.u32	%rd517, %r42;
st.shared.f64 [%rd357], %fd37;
cvt.u64.u32	%rd521, %r1278;
st.shared.f64 [%rd355], %fd38;
add.s64 %rd525, %rd99, %rd1610;
ld.shared.u64 %rd526, [%rd525];
add.s64 %rd527, %rd99, %rd1636;
ld.shared.u64 %rd528, [%rd527];
st.shared.u64 [%rd525], %rd528;
st.shared.u64 [%rd527], %rd526;
add.s64 %rd530, %rd100, %rd517;
ld.shared.u8 %rs79, [%rd530];
add.s64 %rd531, %rd100, %rd521;
ld.shared.u8 %rs80, [%rd531];
st.shared.u8 [%rd530], %rs80;
st.shared.u8 [%rd531], %rs79;

BB27_110:
bar.sync 0;
ld.shared.f64 %fd39, [%rd256];
ld.shared.f64 %fd40, [%rd258];
setp.geu.f64	%p87, %fd40, %fd39;
@%p87 bra BB27_112;

cvt.u64.u32	%rd537, %r32;
add.s64 %rd539, %rd100, %rd537;
ld.shared.u8 %rs81, [%rd539];
mov.u32 %r1337, 1;
setp.ne.s16	%p88, %rs81, 0;
@%p88 bra BB27_113;

BB27_112:
add.s32 %r1293, %r32, 8;
cvt.u64.u32	%rd540, %r1293;
add.s64 %rd542, %rd100, %rd540;
ld.shared.u8 %rs82, [%rd542];
setp.eq.s16	%p89, %rs82, 0;
selp.u32	%r1337, 1, 0, %p89;

BB27_113:
bfe.u32 %r470, %r13, 5, 1;
setp.ne.s32	%p90, %r1337, %r470;
@%p90 bra BB27_115;

add.s32 %r1288, %r32, 8;
mul.wide.u32 %rd1609, %r1288, 8;
mul.wide.u32 %rd1608, %r32, 8;
cvt.u64.u32	%rd543, %r32;
st.shared.f64 [%rd258], %fd39;
cvt.u64.u32	%rd547, %r1288;
st.shared.f64 [%rd256], %fd40;
add.s64 %rd551, %rd99, %rd1608;
ld.shared.u64 %rd552, [%rd551];
add.s64 %rd553, %rd99, %rd1609;
ld.shared.u64 %rd554, [%rd553];
st.shared.u64 [%rd551], %rd554;
st.shared.u64 [%rd553], %rd552;
add.s64 %rd556, %rd100, %rd543;
ld.shared.u8 %rs83, [%rd556];
add.s64 %rd557, %rd100, %rd547;
ld.shared.u8 %rs84, [%rd557];
st.shared.u8 [%rd556], %rs84;
st.shared.u8 [%rd557], %rs83;

BB27_115:
bar.sync 0;
ld.shared.f64 %fd41, [%rd183];
ld.shared.f64 %fd42, [%rd185];
setp.geu.f64	%p91, %fd42, %fd41;
@%p91 bra BB27_117;

cvt.u64.u32	%rd563, %r24;
add.s64 %rd565, %rd100, %rd563;
ld.shared.u8 %rs85, [%rd565];
mov.u32 %r1338, 1;
setp.ne.s16	%p92, %rs85, 0;
@%p92 bra BB27_118;

BB27_117:
add.s32 %r1274, %r24, 4;
cvt.u64.u32	%rd566, %r1274;
add.s64 %rd568, %rd100, %rd566;
ld.shared.u8 %rs86, [%rd568];
setp.eq.s16	%p93, %rs86, 0;
selp.u32	%r1338, 1, 0, %p93;

BB27_118:
bfe.u32 %r492, %r13, 5, 1;
setp.ne.s32	%p94, %r1338, %r492;
@%p94 bra BB27_120;

add.s32 %r1277, %r24, 4;
mul.wide.u32 %rd1607, %r1277, 8;
mul.wide.u32 %rd1606, %r24, 8;
cvt.u64.u32	%rd569, %r24;
st.shared.f64 [%rd185], %fd41;
cvt.u64.u32	%rd573, %r1277;
st.shared.f64 [%rd183], %fd42;
add.s64 %rd577, %rd99, %rd1606;
ld.shared.u64 %rd578, [%rd577];
add.s64 %rd579, %rd99, %rd1607;
ld.shared.u64 %rd580, [%rd579];
st.shared.u64 [%rd577], %rd580;
st.shared.u64 [%rd579], %rd578;
add.s64 %rd582, %rd100, %rd569;
ld.shared.u8 %rs87, [%rd582];
add.s64 %rd583, %rd100, %rd573;
ld.shared.u8 %rs88, [%rd583];
st.shared.u8 [%rd582], %rs88;
st.shared.u8 [%rd583], %rs87;

BB27_120:
bar.sync 0;
ld.shared.f64 %fd43, [%rd136];
ld.shared.f64 %fd44, [%rd138];
setp.geu.f64	%p95, %fd44, %fd43;
@%p95 bra BB27_122;

cvt.u64.u32	%rd589, %r18;
add.s64 %rd591, %rd100, %rd589;
ld.shared.u8 %rs89, [%rd591];
mov.u32 %r1339, 1;
setp.ne.s16	%p96, %rs89, 0;
@%p96 bra BB27_123;

BB27_122:
add.s32 %r1275, %r18, 2;
cvt.u64.u32	%rd592, %r1275;
add.s64 %rd594, %rd100, %rd592;
ld.shared.u8 %rs90, [%rd594];
setp.eq.s16	%p97, %rs90, 0;
selp.u32	%r1339, 1, 0, %p97;

BB27_123:
bfe.u32 %r514, %r13, 5, 1;
setp.ne.s32	%p98, %r1339, %r514;
@%p98 bra BB27_125;

add.s32 %r1276, %r18, 2;
mul.wide.u32 %rd1605, %r1276, 8;
mul.wide.u32 %rd1604, %r18, 8;
cvt.u64.u32	%rd595, %r18;
st.shared.f64 [%rd138], %fd43;
cvt.u64.u32	%rd599, %r1276;
st.shared.f64 [%rd136], %fd44;
add.s64 %rd603, %rd99, %rd1604;
ld.shared.u64 %rd604, [%rd603];
add.s64 %rd605, %rd99, %rd1605;
ld.shared.u64 %rd606, [%rd605];
st.shared.u64 [%rd603], %rd606;
st.shared.u64 [%rd605], %rd604;
add.s64 %rd608, %rd100, %rd595;
ld.shared.u8 %rs91, [%rd608];
add.s64 %rd609, %rd100, %rd599;
ld.shared.u8 %rs92, [%rd609];
st.shared.u8 [%rd608], %rs92;
st.shared.u8 [%rd609], %rs91;

BB27_125:
bar.sync 0;
ld.shared.f64 %fd45, [%rd116+8];
ld.shared.f64 %fd46, [%rd116];
setp.geu.f64	%p99, %fd46, %fd45;
@%p99 bra BB27_127;

cvt.u64.u32	%rd613, %r141;
add.s64 %rd615, %rd100, %rd613;
ld.shared.u8 %rs93, [%rd615];
mov.u32 %r1340, 1;
setp.ne.s16	%p100, %rs93, 0;
@%p100 bra BB27_128;

BB27_127:
cvt.u64.u32	%rd616, %r141;
add.s64 %rd618, %rd100, %rd616;
ld.shared.u8 %rs94, [%rd618+1];
setp.eq.s16	%p101, %rs94, 0;
selp.u32	%r1340, 1, 0, %p101;

BB27_128:
bfe.u32 %r528, %r13, 5, 1;
setp.ne.s32	%p102, %r1340, %r528;
@%p102 bra BB27_130;

mul.wide.u32 %rd1603, %r141, 8;
cvt.u64.u32	%rd619, %r141;
st.shared.f64 [%rd116], %fd45;
st.shared.f64 [%rd116+8], %fd46;
add.s64 %rd624, %rd99, %rd1603;
ld.shared.u64 %rd625, [%rd624];
ld.shared.u64 %rd626, [%rd624+8];
st.shared.u64 [%rd624], %rd626;
st.shared.u64 [%rd624+8], %rd625;
add.s64 %rd628, %rd100, %rd619;
ld.shared.u8 %rs95, [%rd628];
ld.shared.u8 %rs96, [%rd628+1];
st.shared.u8 [%rd628], %rs96;
st.shared.u8 [%rd628+1], %rs95;

BB27_130:
bar.sync 0;
mov.u64 %rd1621, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r531, %r13, 63;
sub.s32 %r68, %r141, %r531;
add.s32 %r533, %r68, 64;
mul.wide.u32 %rd629, %r533, 8;
add.s64 %rd631, %rd1621, %rd629;
mul.wide.u32 %rd632, %r68, 8;
add.s64 %rd633, %rd1621, %rd632;
ld.shared.f64 %fd47, [%rd631];
ld.shared.f64 %fd48, [%rd633];
setp.geu.f64	%p103, %fd48, %fd47;
@%p103 bra BB27_132;

cvt.u64.u32	%rd634, %r68;
add.s64 %rd636, %rd100, %rd634;
ld.shared.u8 %rs97, [%rd636];
mov.u32 %r1341, 1;
setp.ne.s16	%p104, %rs97, 0;
@%p104 bra BB27_133;

BB27_132:
add.s32 %r1258, %r68, 64;
cvt.u64.u32	%rd637, %r1258;
add.s64 %rd639, %rd100, %rd637;
ld.shared.u8 %rs98, [%rd639];
setp.eq.s16	%p105, %rs98, 0;
selp.u32	%r1341, 1, 0, %p105;

BB27_133:
bfe.u32 %r545, %r13, 6, 1;
setp.ne.s32	%p106, %r1341, %r545;
@%p106 bra BB27_135;

add.s32 %r1295, %r68, 64;
mul.wide.u32 %rd1632, %r1295, 8;
mul.wide.u32 %rd1598, %r68, 8;
add.s32 %r1267, %r68, 64;
add.s64 %rd642, %rd99, %rd1598;
add.s64 %rd644, %rd99, %rd1632;
cvt.u64.u32	%rd645, %r68;
st.shared.f64 [%rd633], %fd47;
cvt.u64.u32	%rd649, %r1267;
st.shared.f64 [%rd631], %fd48;
ld.shared.u64 %rd652, [%rd642];
ld.shared.u64 %rd653, [%rd644];
st.shared.u64 [%rd642], %rd653;
st.shared.u64 [%rd644], %rd652;
add.s64 %rd655, %rd100, %rd645;
ld.shared.u8 %rs99, [%rd655];
add.s64 %rd656, %rd100, %rd649;
ld.shared.u8 %rs100, [%rd656];
st.shared.u8 [%rd655], %rs100;
st.shared.u8 [%rd656], %rs99;

BB27_135:
bar.sync 0;
ld.shared.f64 %fd49, [%rd480];
ld.shared.f64 %fd50, [%rd482];
setp.geu.f64	%p107, %fd50, %fd49;
@%p107 bra BB27_137;

cvt.u64.u32	%rd662, %r54;
add.s64 %rd664, %rd100, %rd662;
ld.shared.u8 %rs101, [%rd664];
mov.u32 %r1342, 1;
setp.ne.s16	%p108, %rs101, 0;
@%p108 bra BB27_138;

BB27_137:
add.s32 %r1259, %r54, 32;
cvt.u64.u32	%rd665, %r1259;
add.s64 %rd667, %rd100, %rd665;
ld.shared.u8 %rs102, [%rd667];
setp.eq.s16	%p109, %rs102, 0;
selp.u32	%r1342, 1, 0, %p109;

BB27_138:
bfe.u32 %r568, %r13, 6, 1;
setp.ne.s32	%p110, %r1342, %r568;
@%p110 bra BB27_140;

add.s32 %r1266, %r54, 32;
mul.wide.u32 %rd1597, %r1266, 8;
mul.wide.u32 %rd1596, %r54, 8;
cvt.u64.u32	%rd668, %r54;
st.shared.f64 [%rd482], %fd49;
cvt.u64.u32	%rd672, %r1266;
st.shared.f64 [%rd480], %fd50;
add.s64 %rd676, %rd99, %rd1596;
ld.shared.u64 %rd677, [%rd676];
add.s64 %rd678, %rd99, %rd1597;
ld.shared.u64 %rd679, [%rd678];
st.shared.u64 [%rd676], %rd679;
st.shared.u64 [%rd678], %rd677;
add.s64 %rd681, %rd100, %rd668;
ld.shared.u8 %rs103, [%rd681];
add.s64 %rd682, %rd100, %rd672;
ld.shared.u8 %rs104, [%rd682];
st.shared.u8 [%rd681], %rs104;
st.shared.u8 [%rd682], %rs103;

BB27_140:
bar.sync 0;
ld.shared.f64 %fd51, [%rd355];
ld.shared.f64 %fd52, [%rd357];
setp.geu.f64	%p111, %fd52, %fd51;
@%p111 bra BB27_142;

cvt.u64.u32	%rd688, %r42;
add.s64 %rd690, %rd100, %rd688;
ld.shared.u8 %rs105, [%rd690];
mov.u32 %r1343, 1;
setp.ne.s16	%p112, %rs105, 0;
@%p112 bra BB27_143;

BB27_142:
add.s32 %r1260, %r42, 16;
cvt.u64.u32	%rd691, %r1260;
add.s64 %rd693, %rd100, %rd691;
ld.shared.u8 %rs106, [%rd693];
setp.eq.s16	%p113, %rs106, 0;
selp.u32	%r1343, 1, 0, %p113;

BB27_143:
bfe.u32 %r590, %r13, 6, 1;
setp.ne.s32	%p114, %r1343, %r590;
@%p114 bra BB27_145;

add.s32 %r1294, %r42, 16;
mul.wide.u32 %rd1631, %r1294, 8;
mul.wide.u32 %rd1595, %r42, 8;
add.s32 %r1265, %r42, 16;
cvt.u64.u32	%rd694, %r42;
st.shared.f64 [%rd357], %fd51;
cvt.u64.u32	%rd698, %r1265;
st.shared.f64 [%rd355], %fd52;
add.s64 %rd702, %rd99, %rd1595;
ld.shared.u64 %rd703, [%rd702];
add.s64 %rd704, %rd99, %rd1631;
ld.shared.u64 %rd705, [%rd704];
st.shared.u64 [%rd702], %rd705;
st.shared.u64 [%rd704], %rd703;
add.s64 %rd707, %rd100, %rd694;
ld.shared.u8 %rs107, [%rd707];
add.s64 %rd708, %rd100, %rd698;
ld.shared.u8 %rs108, [%rd708];
st.shared.u8 [%rd707], %rs108;
st.shared.u8 [%rd708], %rs107;

BB27_145:
bar.sync 0;
ld.shared.f64 %fd53, [%rd256];
ld.shared.f64 %fd54, [%rd258];
setp.geu.f64	%p115, %fd54, %fd53;
@%p115 bra BB27_147;

cvt.u64.u32	%rd714, %r32;
add.s64 %rd716, %rd100, %rd714;
ld.shared.u8 %rs109, [%rd716];
mov.u32 %r1344, 1;
setp.ne.s16	%p116, %rs109, 0;
@%p116 bra BB27_148;

BB27_147:
add.s32 %r1286, %r32, 8;
cvt.u64.u32	%rd717, %r1286;
add.s64 %rd719, %rd100, %rd717;
ld.shared.u8 %rs110, [%rd719];
setp.eq.s16	%p117, %rs110, 0;
selp.u32	%r1344, 1, 0, %p117;

BB27_148:
bfe.u32 %r612, %r13, 6, 1;
setp.ne.s32	%p118, %r1344, %r612;
@%p118 bra BB27_150;

add.s32 %r1287, %r32, 8;
mul.wide.u32 %rd1594, %r1287, 8;
mul.wide.u32 %rd1593, %r32, 8;
cvt.u64.u32	%rd720, %r32;
st.shared.f64 [%rd258], %fd53;
cvt.u64.u32	%rd724, %r1287;
st.shared.f64 [%rd256], %fd54;
add.s64 %rd728, %rd99, %rd1593;
ld.shared.u64 %rd729, [%rd728];
add.s64 %rd730, %rd99, %rd1594;
ld.shared.u64 %rd731, [%rd730];
st.shared.u64 [%rd728], %rd731;
st.shared.u64 [%rd730], %rd729;
add.s64 %rd733, %rd100, %rd720;
ld.shared.u8 %rs111, [%rd733];
add.s64 %rd734, %rd100, %rd724;
ld.shared.u8 %rs112, [%rd734];
st.shared.u8 [%rd733], %rs112;
st.shared.u8 [%rd734], %rs111;

BB27_150:
bar.sync 0;
ld.shared.f64 %fd55, [%rd183];
ld.shared.f64 %fd56, [%rd185];
setp.geu.f64	%p119, %fd56, %fd55;
@%p119 bra BB27_152;

cvt.u64.u32	%rd740, %r24;
add.s64 %rd742, %rd100, %rd740;
ld.shared.u8 %rs113, [%rd742];
mov.u32 %r1345, 1;
setp.ne.s16	%p120, %rs113, 0;
@%p120 bra BB27_153;

BB27_152:
add.s32 %r1261, %r24, 4;
cvt.u64.u32	%rd743, %r1261;
add.s64 %rd745, %rd100, %rd743;
ld.shared.u8 %rs114, [%rd745];
setp.eq.s16	%p121, %rs114, 0;
selp.u32	%r1345, 1, 0, %p121;

BB27_153:
bfe.u32 %r634, %r13, 6, 1;
setp.ne.s32	%p122, %r1345, %r634;
@%p122 bra BB27_155;

add.s32 %r1264, %r24, 4;
mul.wide.u32 %rd1592, %r1264, 8;
mul.wide.u32 %rd1591, %r24, 8;
cvt.u64.u32	%rd746, %r24;
st.shared.f64 [%rd185], %fd55;
cvt.u64.u32	%rd750, %r1264;
st.shared.f64 [%rd183], %fd56;
add.s64 %rd754, %rd99, %rd1591;
ld.shared.u64 %rd755, [%rd754];
add.s64 %rd756, %rd99, %rd1592;
ld.shared.u64 %rd757, [%rd756];
st.shared.u64 [%rd754], %rd757;
st.shared.u64 [%rd756], %rd755;
add.s64 %rd759, %rd100, %rd746;
ld.shared.u8 %rs115, [%rd759];
add.s64 %rd760, %rd100, %rd750;
ld.shared.u8 %rs116, [%rd760];
st.shared.u8 [%rd759], %rs116;
st.shared.u8 [%rd760], %rs115;

BB27_155:
bar.sync 0;
ld.shared.f64 %fd57, [%rd136];
ld.shared.f64 %fd58, [%rd138];
setp.geu.f64	%p123, %fd58, %fd57;
@%p123 bra BB27_157;

cvt.u64.u32	%rd766, %r18;
add.s64 %rd768, %rd100, %rd766;
ld.shared.u8 %rs117, [%rd768];
mov.u32 %r1346, 1;
setp.ne.s16	%p124, %rs117, 0;
@%p124 bra BB27_158;

BB27_157:
add.s32 %r1262, %r18, 2;
cvt.u64.u32	%rd769, %r1262;
add.s64 %rd771, %rd100, %rd769;
ld.shared.u8 %rs118, [%rd771];
setp.eq.s16	%p125, %rs118, 0;
selp.u32	%r1346, 1, 0, %p125;

BB27_158:
bfe.u32 %r656, %r13, 6, 1;
setp.ne.s32	%p126, %r1346, %r656;
@%p126 bra BB27_160;

add.s32 %r1263, %r18, 2;
mul.wide.u32 %rd1590, %r1263, 8;
mul.wide.u32 %rd1589, %r18, 8;
cvt.u64.u32	%rd772, %r18;
st.shared.f64 [%rd138], %fd57;
cvt.u64.u32	%rd776, %r1263;
st.shared.f64 [%rd136], %fd58;
add.s64 %rd780, %rd99, %rd1589;
ld.shared.u64 %rd781, [%rd780];
add.s64 %rd782, %rd99, %rd1590;
ld.shared.u64 %rd783, [%rd782];
st.shared.u64 [%rd780], %rd783;
st.shared.u64 [%rd782], %rd781;
add.s64 %rd785, %rd100, %rd772;
ld.shared.u8 %rs119, [%rd785];
add.s64 %rd786, %rd100, %rd776;
ld.shared.u8 %rs120, [%rd786];
st.shared.u8 [%rd785], %rs120;
st.shared.u8 [%rd786], %rs119;

BB27_160:
bar.sync 0;
ld.shared.f64 %fd59, [%rd116+8];
ld.shared.f64 %fd60, [%rd116];
setp.geu.f64	%p127, %fd60, %fd59;
@%p127 bra BB27_162;

cvt.u64.u32	%rd790, %r141;
add.s64 %rd792, %rd100, %rd790;
ld.shared.u8 %rs121, [%rd792];
mov.u32 %r1347, 1;
setp.ne.s16	%p128, %rs121, 0;
@%p128 bra BB27_163;

BB27_162:
cvt.u64.u32	%rd793, %r141;
add.s64 %rd795, %rd100, %rd793;
ld.shared.u8 %rs122, [%rd795+1];
setp.eq.s16	%p129, %rs122, 0;
selp.u32	%r1347, 1, 0, %p129;

BB27_163:
bfe.u32 %r670, %r13, 6, 1;
setp.ne.s32	%p130, %r1347, %r670;
@%p130 bra BB27_165;

mul.wide.u32 %rd1588, %r141, 8;
cvt.u64.u32	%rd796, %r141;
st.shared.f64 [%rd116], %fd59;
st.shared.f64 [%rd116+8], %fd60;
add.s64 %rd801, %rd99, %rd1588;
ld.shared.u64 %rd802, [%rd801];
ld.shared.u64 %rd803, [%rd801+8];
st.shared.u64 [%rd801], %rd803;
st.shared.u64 [%rd801+8], %rd802;
add.s64 %rd805, %rd100, %rd796;
ld.shared.u8 %rs123, [%rd805];
ld.shared.u8 %rs124, [%rd805+1];
st.shared.u8 [%rd805], %rs124;
st.shared.u8 [%rd805+1], %rs123;

BB27_165:
bar.sync 0;
mov.u64 %rd1622, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r673, %r13, 127;
sub.s32 %r84, %r141, %r673;
add.s32 %r675, %r84, 128;
mul.wide.u32 %rd806, %r675, 8;
add.s64 %rd808, %rd1622, %rd806;
mul.wide.u32 %rd809, %r84, 8;
add.s64 %rd810, %rd1622, %rd809;
ld.shared.f64 %fd61, [%rd808];
ld.shared.f64 %fd62, [%rd810];
setp.geu.f64	%p131, %fd62, %fd61;
@%p131 bra BB27_167;

cvt.u64.u32	%rd811, %r84;
add.s64 %rd813, %rd100, %rd811;
ld.shared.u8 %rs125, [%rd813];
mov.u32 %r1348, 1;
setp.ne.s16	%p132, %rs125, 0;
@%p132 bra BB27_168;

BB27_167:
add.s32 %r1245, %r84, 128;
cvt.u64.u32	%rd814, %r1245;
add.s64 %rd816, %rd100, %rd814;
ld.shared.u8 %rs126, [%rd816];
setp.eq.s16	%p133, %rs126, 0;
selp.u32	%r1348, 1, 0, %p133;

BB27_168:
mov.u32 %r1315, %tid.x;
bfe.u32 %r687, %r1315, 7, 1;
setp.ne.s32	%p134, %r1348, %r687;
@%p134 bra BB27_170;

add.s32 %r1290, %r84, 128;
mul.wide.u32 %rd1624, %r1290, 8;
mul.wide.u32 %rd1587, %r84, 8;
add.s32 %r1257, %r84, 128;
add.s64 %rd819, %rd99, %rd1587;
add.s64 %rd821, %rd99, %rd1624;
cvt.u64.u32	%rd822, %r84;
st.shared.f64 [%rd810], %fd61;
cvt.u64.u32	%rd826, %r1257;
st.shared.f64 [%rd808], %fd62;
ld.shared.u64 %rd829, [%rd819];
ld.shared.u64 %rd830, [%rd821];
st.shared.u64 [%rd819], %rd830;
st.shared.u64 [%rd821], %rd829;
add.s64 %rd832, %rd100, %rd822;
ld.shared.u8 %rs127, [%rd832];
add.s64 %rd833, %rd100, %rd826;
ld.shared.u8 %rs128, [%rd833];
st.shared.u8 [%rd832], %rs128;
st.shared.u8 [%rd833], %rs127;

BB27_170:
bar.sync 0;
ld.shared.f64 %fd63, [%rd631];
ld.shared.f64 %fd64, [%rd633];
setp.geu.f64	%p135, %fd64, %fd63;
@%p135 bra BB27_172;

cvt.u64.u32	%rd839, %r68;
add.s64 %rd841, %rd100, %rd839;
ld.shared.u8 %rs129, [%rd841];
mov.u32 %r1349, 1;
setp.ne.s16	%p136, %rs129, 0;
@%p136 bra BB27_173;

BB27_172:
add.s32 %r1246, %r68, 64;
cvt.u64.u32	%rd842, %r1246;
add.s64 %rd844, %rd100, %rd842;
ld.shared.u8 %rs130, [%rd844];
setp.eq.s16	%p137, %rs130, 0;
selp.u32	%r1349, 1, 0, %p137;

BB27_173:
mov.u32 %r1312, %tid.x;
bfe.u32 %r710, %r1312, 7, 1;
setp.ne.s32	%p138, %r1349, %r710;
@%p138 bra BB27_175;

add.s32 %r1256, %r68, 64;
mul.wide.u32 %rd1586, %r1256, 8;
mul.wide.u32 %rd1585, %r68, 8;
cvt.u64.u32	%rd845, %r68;
st.shared.f64 [%rd633], %fd63;
cvt.u64.u32	%rd849, %r1256;
st.shared.f64 [%rd631], %fd64;
add.s64 %rd853, %rd99, %rd1585;
ld.shared.u64 %rd854, [%rd853];
add.s64 %rd855, %rd99, %rd1586;
ld.shared.u64 %rd856, [%rd855];
st.shared.u64 [%rd853], %rd856;
st.shared.u64 [%rd855], %rd854;
add.s64 %rd858, %rd100, %rd845;
ld.shared.u8 %rs131, [%rd858];
add.s64 %rd859, %rd100, %rd849;
ld.shared.u8 %rs132, [%rd859];
st.shared.u8 [%rd858], %rs132;
st.shared.u8 [%rd859], %rs131;

BB27_175:
bar.sync 0;
ld.shared.f64 %fd65, [%rd480];
ld.shared.f64 %fd66, [%rd482];
setp.geu.f64	%p139, %fd66, %fd65;
@%p139 bra BB27_177;

cvt.u64.u32	%rd865, %r54;
add.s64 %rd867, %rd100, %rd865;
ld.shared.u8 %rs133, [%rd867];
mov.u32 %r1350, 1;
setp.ne.s16	%p140, %rs133, 0;
@%p140 bra BB27_178;

BB27_177:
add.s32 %r1247, %r54, 32;
cvt.u64.u32	%rd868, %r1247;
add.s64 %rd870, %rd100, %rd868;
ld.shared.u8 %rs134, [%rd870];
setp.eq.s16	%p141, %rs134, 0;
selp.u32	%r1350, 1, 0, %p141;

BB27_178:
mov.u32 %r1313, %tid.x;
bfe.u32 %r732, %r1313, 7, 1;
setp.ne.s32	%p142, %r1350, %r732;
@%p142 bra BB27_180;

add.s32 %r1255, %r54, 32;
mul.wide.u32 %rd1584, %r1255, 8;
mul.wide.u32 %rd1583, %r54, 8;
cvt.u64.u32	%rd871, %r54;
st.shared.f64 [%rd482], %fd65;
cvt.u64.u32	%rd875, %r1255;
st.shared.f64 [%rd480], %fd66;
add.s64 %rd879, %rd99, %rd1583;
ld.shared.u64 %rd880, [%rd879];
add.s64 %rd881, %rd99, %rd1584;
ld.shared.u64 %rd882, [%rd881];
st.shared.u64 [%rd879], %rd882;
st.shared.u64 [%rd881], %rd880;
add.s64 %rd884, %rd100, %rd871;
ld.shared.u8 %rs135, [%rd884];
add.s64 %rd885, %rd100, %rd875;
ld.shared.u8 %rs136, [%rd885];
st.shared.u8 [%rd884], %rs136;
st.shared.u8 [%rd885], %rs135;

BB27_180:
bar.sync 0;
ld.shared.f64 %fd67, [%rd355];
ld.shared.f64 %fd68, [%rd357];
setp.geu.f64	%p143, %fd68, %fd67;
@%p143 bra BB27_182;

cvt.u64.u32	%rd891, %r42;
add.s64 %rd893, %rd100, %rd891;
ld.shared.u8 %rs137, [%rd893];
mov.u32 %r1351, 1;
setp.ne.s16	%p144, %rs137, 0;
@%p144 bra BB27_183;

BB27_182:
add.s32 %r1248, %r42, 16;
cvt.u64.u32	%rd894, %r1248;
add.s64 %rd896, %rd100, %rd894;
ld.shared.u8 %rs138, [%rd896];
setp.eq.s16	%p145, %rs138, 0;
selp.u32	%r1351, 1, 0, %p145;

BB27_183:
mov.u32 %r1314, %tid.x;
bfe.u32 %r754, %r1314, 7, 1;
setp.ne.s32	%p146, %r1351, %r754;
@%p146 bra BB27_185;

add.s32 %r1289, %r42, 16;
mul.wide.u32 %rd1623, %r1289, 8;
mul.wide.u32 %rd1582, %r42, 8;
add.s32 %r1254, %r42, 16;
cvt.u64.u32	%rd897, %r42;
st.shared.f64 [%rd357], %fd67;
cvt.u64.u32	%rd901, %r1254;
st.shared.f64 [%rd355], %fd68;
add.s64 %rd905, %rd99, %rd1582;
ld.shared.u64 %rd906, [%rd905];
add.s64 %rd907, %rd99, %rd1623;
ld.shared.u64 %rd908, [%rd907];
st.shared.u64 [%rd905], %rd908;
st.shared.u64 [%rd907], %rd906;
add.s64 %rd910, %rd100, %rd897;
ld.shared.u8 %rs139, [%rd910];
add.s64 %rd911, %rd100, %rd901;
ld.shared.u8 %rs140, [%rd911];
st.shared.u8 [%rd910], %rs140;
st.shared.u8 [%rd911], %rs139;

BB27_185:
bar.sync 0;
ld.shared.f64 %fd69, [%rd256];
ld.shared.f64 %fd70, [%rd258];
setp.geu.f64	%p147, %fd70, %fd69;
@%p147 bra BB27_187;

cvt.u64.u32	%rd917, %r32;
add.s64 %rd919, %rd100, %rd917;
ld.shared.u8 %rs141, [%rd919];
mov.u32 %r1352, 1;
setp.ne.s16	%p148, %rs141, 0;
@%p148 bra BB27_188;

BB27_187:
add.s32 %r1268, %r32, 8;
cvt.u64.u32	%rd920, %r1268;
add.s64 %rd922, %rd100, %rd920;
ld.shared.u8 %rs142, [%rd922];
setp.eq.s16	%p149, %rs142, 0;
selp.u32	%r1352, 1, 0, %p149;

BB27_188:
mov.u32 %r1309, %tid.x;
bfe.u32 %r776, %r1309, 7, 1;
setp.ne.s32	%p150, %r1352, %r776;
@%p150 bra BB27_190;

add.s32 %r1253, %r32, 8;
mul.wide.u32 %rd1581, %r1253, 8;
mul.wide.u32 %rd1580, %r32, 8;
cvt.u64.u32	%rd923, %r32;
st.shared.f64 [%rd258], %fd69;
cvt.u64.u32	%rd927, %r1253;
st.shared.f64 [%rd256], %fd70;
add.s64 %rd931, %rd99, %rd1580;
ld.shared.u64 %rd932, [%rd931];
add.s64 %rd933, %rd99, %rd1581;
ld.shared.u64 %rd934, [%rd933];
st.shared.u64 [%rd931], %rd934;
st.shared.u64 [%rd933], %rd932;
add.s64 %rd936, %rd100, %rd923;
ld.shared.u8 %rs143, [%rd936];
add.s64 %rd937, %rd100, %rd927;
ld.shared.u8 %rs144, [%rd937];
st.shared.u8 [%rd936], %rs144;
st.shared.u8 [%rd937], %rs143;

BB27_190:
bar.sync 0;
ld.shared.f64 %fd71, [%rd183];
ld.shared.f64 %fd72, [%rd185];
setp.geu.f64	%p151, %fd72, %fd71;
@%p151 bra BB27_192;

cvt.u64.u32	%rd943, %r24;
add.s64 %rd945, %rd100, %rd943;
ld.shared.u8 %rs145, [%rd945];
mov.u32 %r1353, 1;
setp.ne.s16	%p152, %rs145, 0;
@%p152 bra BB27_193;

BB27_192:
add.s32 %r1249, %r24, 4;
cvt.u64.u32	%rd946, %r1249;
add.s64 %rd948, %rd100, %rd946;
ld.shared.u8 %rs146, [%rd948];
setp.eq.s16	%p153, %rs146, 0;
selp.u32	%r1353, 1, 0, %p153;

BB27_193:
mov.u32 %r1310, %tid.x;
bfe.u32 %r798, %r1310, 7, 1;
setp.ne.s32	%p154, %r1353, %r798;
@%p154 bra BB27_195;

add.s32 %r1252, %r24, 4;
mul.wide.u32 %rd1579, %r1252, 8;
mul.wide.u32 %rd1578, %r24, 8;
cvt.u64.u32	%rd949, %r24;
st.shared.f64 [%rd185], %fd71;
cvt.u64.u32	%rd953, %r1252;
st.shared.f64 [%rd183], %fd72;
add.s64 %rd957, %rd99, %rd1578;
ld.shared.u64 %rd958, [%rd957];
add.s64 %rd959, %rd99, %rd1579;
ld.shared.u64 %rd960, [%rd959];
st.shared.u64 [%rd957], %rd960;
st.shared.u64 [%rd959], %rd958;
add.s64 %rd962, %rd100, %rd949;
ld.shared.u8 %rs147, [%rd962];
add.s64 %rd963, %rd100, %rd953;
ld.shared.u8 %rs148, [%rd963];
st.shared.u8 [%rd962], %rs148;
st.shared.u8 [%rd963], %rs147;

BB27_195:
bar.sync 0;
ld.shared.f64 %fd73, [%rd136];
ld.shared.f64 %fd74, [%rd138];
setp.geu.f64	%p155, %fd74, %fd73;
@%p155 bra BB27_197;

cvt.u64.u32	%rd969, %r18;
add.s64 %rd971, %rd100, %rd969;
ld.shared.u8 %rs149, [%rd971];
mov.u32 %r1354, 1;
setp.ne.s16	%p156, %rs149, 0;
@%p156 bra BB27_198;

BB27_197:
add.s32 %r1250, %r18, 2;
cvt.u64.u32	%rd972, %r1250;
add.s64 %rd974, %rd100, %rd972;
ld.shared.u8 %rs150, [%rd974];
setp.eq.s16	%p157, %rs150, 0;
selp.u32	%r1354, 1, 0, %p157;

BB27_198:
mov.u32 %r1311, %tid.x;
bfe.u32 %r820, %r1311, 7, 1;
setp.ne.s32	%p158, %r1354, %r820;
@%p158 bra BB27_200;

add.s32 %r1251, %r18, 2;
mul.wide.u32 %rd1577, %r1251, 8;
mul.wide.u32 %rd1576, %r18, 8;
cvt.u64.u32	%rd975, %r18;
st.shared.f64 [%rd138], %fd73;
cvt.u64.u32	%rd979, %r1251;
st.shared.f64 [%rd136], %fd74;
add.s64 %rd983, %rd99, %rd1576;
ld.shared.u64 %rd984, [%rd983];
add.s64 %rd985, %rd99, %rd1577;
ld.shared.u64 %rd986, [%rd985];
st.shared.u64 [%rd983], %rd986;
st.shared.u64 [%rd985], %rd984;
add.s64 %rd988, %rd100, %rd975;
ld.shared.u8 %rs151, [%rd988];
add.s64 %rd989, %rd100, %rd979;
ld.shared.u8 %rs152, [%rd989];
st.shared.u8 [%rd988], %rs152;
st.shared.u8 [%rd989], %rs151;

BB27_200:
bar.sync 0;
ld.shared.f64 %fd75, [%rd116+8];
ld.shared.f64 %fd76, [%rd116];
setp.geu.f64	%p159, %fd76, %fd75;
@%p159 bra BB27_202;

cvt.u64.u32	%rd993, %r141;
add.s64 %rd995, %rd100, %rd993;
ld.shared.u8 %rs153, [%rd995];
mov.u32 %r1355, 1;
setp.ne.s16	%p160, %rs153, 0;
@%p160 bra BB27_203;

BB27_202:
cvt.u64.u32	%rd996, %r141;
add.s64 %rd998, %rd100, %rd996;
ld.shared.u8 %rs154, [%rd998+1];
setp.eq.s16	%p161, %rs154, 0;
selp.u32	%r1355, 1, 0, %p161;

BB27_203:
mov.u32 %r1306, %tid.x;
bfe.u32 %r834, %r1306, 7, 1;
setp.ne.s32	%p162, %r1355, %r834;
@%p162 bra BB27_205;

mul.wide.u32 %rd1575, %r141, 8;
cvt.u64.u32	%rd999, %r141;
st.shared.f64 [%rd116], %fd75;
st.shared.f64 [%rd116+8], %fd76;
add.s64 %rd1004, %rd99, %rd1575;
ld.shared.u64 %rd1005, [%rd1004];
ld.shared.u64 %rd1006, [%rd1004+8];
st.shared.u64 [%rd1004], %rd1006;
st.shared.u64 [%rd1004+8], %rd1005;
add.s64 %rd1008, %rd100, %rd999;
ld.shared.u8 %rs155, [%rd1008];
ld.shared.u8 %rs156, [%rd1008+1];
st.shared.u8 [%rd1008], %rs156;
st.shared.u8 [%rd1008+1], %rs155;

BB27_205:
bar.sync 0;
mov.u32 %r1307, %tid.x;
mov.u64 %rd1599, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r837, %r1307, 255;
sub.s32 %r102, %r141, %r837;
add.s32 %r839, %r102, 256;
mul.wide.u32 %rd1009, %r839, 8;
add.s64 %rd1011, %rd1599, %rd1009;
mul.wide.u32 %rd1012, %r102, 8;
add.s64 %rd1013, %rd1599, %rd1012;
ld.shared.f64 %fd77, [%rd1011];
ld.shared.f64 %fd78, [%rd1013];
setp.geu.f64	%p163, %fd78, %fd77;
@%p163 bra BB27_207;

cvt.u64.u32	%rd1014, %r102;
add.s64 %rd1016, %rd100, %rd1014;
ld.shared.u8 %rs157, [%rd1016];
mov.u32 %r1356, 1;
setp.ne.s16	%p164, %rs157, 0;
@%p164 bra BB27_208;

BB27_207:
add.s32 %r1291, %r102, 256;
cvt.u64.u32	%rd1017, %r1291;
add.s64 %rd1019, %rd100, %rd1017;
ld.shared.u8 %rs158, [%rd1019];
setp.eq.s16	%p165, %rs158, 0;
selp.u32	%r1356, 1, 0, %p165;

BB27_208:
mov.u32 %r1308, %tid.x;
bfe.u32 %r851, %r1308, 8, 1;
setp.ne.s32	%p166, %r1356, %r851;
@%p166 bra BB27_210;

mul.wide.u32 %rd1642, %r102, 8;
mov.u64 %rd1641, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1640, %rd1641, %rd1642;
add.s32 %r1292, %r102, 256;
mul.wide.u32 %rd1625, %r1292, 8;
mul.wide.u32 %rd1568, %r102, 8;
add.s64 %rd1022, %rd99, %rd1568;
add.s64 %rd1024, %rd99, %rd1625;
cvt.u64.u32	%rd1025, %r102;
st.shared.f64 [%rd1640], %fd77;
cvt.u64.u32	%rd1029, %r1292;
st.shared.f64 [%rd1011], %fd78;
ld.shared.u64 %rd1032, [%rd1022];
ld.shared.u64 %rd1033, [%rd1024];
st.shared.u64 [%rd1022], %rd1033;
st.shared.u64 [%rd1024], %rd1032;
add.s64 %rd1035, %rd100, %rd1025;
ld.shared.u8 %rs159, [%rd1035];
add.s64 %rd1036, %rd100, %rd1029;
ld.shared.u8 %rs160, [%rd1036];
st.shared.u8 [%rd1035], %rs160;
st.shared.u8 [%rd1036], %rs159;

BB27_210:
bar.sync 0;
ld.shared.f64 %fd79, [%rd808];
ld.shared.f64 %fd80, [%rd810];
setp.geu.f64	%p167, %fd80, %fd79;
@%p167 bra BB27_212;

cvt.u64.u32	%rd1042, %r84;
add.s64 %rd1044, %rd100, %rd1042;
ld.shared.u8 %rs161, [%rd1044];
mov.u32 %r1357, 1;
setp.ne.s16	%p168, %rs161, 0;
@%p168 bra BB27_213;

BB27_212:
add.s32 %r1227, %r84, 128;
cvt.u64.u32	%rd1045, %r1227;
add.s64 %rd1047, %rd100, %rd1045;
ld.shared.u8 %rs162, [%rd1047];
setp.eq.s16	%p169, %rs162, 0;
selp.u32	%r1357, 1, 0, %p169;

BB27_213:
mov.u32 %r1303, %tid.x;
bfe.u32 %r874, %r1303, 8, 1;
setp.ne.s32	%p170, %r1357, %r874;
@%p170 bra BB27_215;

add.s32 %r1270, %r84, 128;
mul.wide.u32 %rd1601, %r1270, 8;
mul.wide.u32 %rd1567, %r84, 8;
add.s32 %r1240, %r84, 128;
cvt.u64.u32	%rd1048, %r84;
st.shared.f64 [%rd810], %fd79;
cvt.u64.u32	%rd1052, %r1240;
st.shared.f64 [%rd808], %fd80;
add.s64 %rd1056, %rd99, %rd1567;
ld.shared.u64 %rd1057, [%rd1056];
add.s64 %rd1058, %rd99, %rd1601;
ld.shared.u64 %rd1059, [%rd1058];
st.shared.u64 [%rd1056], %rd1059;
st.shared.u64 [%rd1058], %rd1057;
add.s64 %rd1061, %rd100, %rd1048;
ld.shared.u8 %rs163, [%rd1061];
add.s64 %rd1062, %rd100, %rd1052;
ld.shared.u8 %rs164, [%rd1062];
st.shared.u8 [%rd1061], %rs164;
st.shared.u8 [%rd1062], %rs163;

BB27_215:
bar.sync 0;
ld.shared.f64 %fd81, [%rd631];
ld.shared.f64 %fd82, [%rd633];
setp.geu.f64	%p171, %fd82, %fd81;
@%p171 bra BB27_217;

cvt.u64.u32	%rd1068, %r68;
add.s64 %rd1070, %rd100, %rd1068;
ld.shared.u8 %rs165, [%rd1070];
mov.u32 %r1358, 1;
setp.ne.s16	%p172, %rs165, 0;
@%p172 bra BB27_218;

BB27_217:
add.s32 %r1228, %r68, 64;
cvt.u64.u32	%rd1071, %r1228;
add.s64 %rd1073, %rd100, %rd1071;
ld.shared.u8 %rs166, [%rd1073];
setp.eq.s16	%p173, %rs166, 0;
selp.u32	%r1358, 1, 0, %p173;

BB27_218:
mov.u32 %r1304, %tid.x;
bfe.u32 %r896, %r1304, 8, 1;
setp.ne.s32	%p174, %r1358, %r896;
@%p174 bra BB27_220;

add.s32 %r1239, %r68, 64;
mul.wide.u32 %rd1566, %r1239, 8;
mul.wide.u32 %rd1565, %r68, 8;
cvt.u64.u32	%rd1074, %r68;
st.shared.f64 [%rd633], %fd81;
cvt.u64.u32	%rd1078, %r1239;
st.shared.f64 [%rd631], %fd82;
add.s64 %rd1082, %rd99, %rd1565;
ld.shared.u64 %rd1083, [%rd1082];
add.s64 %rd1084, %rd99, %rd1566;
ld.shared.u64 %rd1085, [%rd1084];
st.shared.u64 [%rd1082], %rd1085;
st.shared.u64 [%rd1084], %rd1083;
add.s64 %rd1087, %rd100, %rd1074;
ld.shared.u8 %rs167, [%rd1087];
add.s64 %rd1088, %rd100, %rd1078;
ld.shared.u8 %rs168, [%rd1088];
st.shared.u8 [%rd1087], %rs168;
st.shared.u8 [%rd1088], %rs167;

BB27_220:
bar.sync 0;
ld.shared.f64 %fd83, [%rd480];
ld.shared.f64 %fd84, [%rd482];
setp.geu.f64	%p175, %fd84, %fd83;
@%p175 bra BB27_222;

cvt.u64.u32	%rd1094, %r54;
add.s64 %rd1096, %rd100, %rd1094;
ld.shared.u8 %rs169, [%rd1096];
mov.u32 %r1359, 1;
setp.ne.s16	%p176, %rs169, 0;
@%p176 bra BB27_223;

BB27_222:
add.s32 %r1229, %r54, 32;
cvt.u64.u32	%rd1097, %r1229;
add.s64 %rd1099, %rd100, %rd1097;
ld.shared.u8 %rs170, [%rd1099];
setp.eq.s16	%p177, %rs170, 0;
selp.u32	%r1359, 1, 0, %p177;

BB27_223:
mov.u32 %r1305, %tid.x;
bfe.u32 %r918, %r1305, 8, 1;
setp.ne.s32	%p178, %r1359, %r918;
@%p178 bra BB27_225;

add.s32 %r1238, %r54, 32;
mul.wide.u32 %rd1564, %r1238, 8;
mul.wide.u32 %rd1563, %r54, 8;
cvt.u64.u32	%rd1100, %r54;
st.shared.f64 [%rd482], %fd83;
cvt.u64.u32	%rd1104, %r1238;
st.shared.f64 [%rd480], %fd84;
add.s64 %rd1108, %rd99, %rd1563;
ld.shared.u64 %rd1109, [%rd1108];
add.s64 %rd1110, %rd99, %rd1564;
ld.shared.u64 %rd1111, [%rd1110];
st.shared.u64 [%rd1108], %rd1111;
st.shared.u64 [%rd1110], %rd1109;
add.s64 %rd1113, %rd100, %rd1100;
ld.shared.u8 %rs171, [%rd1113];
add.s64 %rd1114, %rd100, %rd1104;
ld.shared.u8 %rs172, [%rd1114];
st.shared.u8 [%rd1113], %rs172;
st.shared.u8 [%rd1114], %rs171;

BB27_225:
bar.sync 0;
ld.shared.f64 %fd85, [%rd355];
ld.shared.f64 %fd86, [%rd357];
setp.geu.f64	%p179, %fd86, %fd85;
@%p179 bra BB27_227;

cvt.u64.u32	%rd1120, %r42;
add.s64 %rd1122, %rd100, %rd1120;
ld.shared.u8 %rs173, [%rd1122];
mov.u32 %r1360, 1;
setp.ne.s16	%p180, %rs173, 0;
@%p180 bra BB27_228;

BB27_227:
add.s32 %r1230, %r42, 16;
cvt.u64.u32	%rd1123, %r1230;
add.s64 %rd1125, %rd100, %rd1123;
ld.shared.u8 %rs174, [%rd1125];
setp.eq.s16	%p181, %rs174, 0;
selp.u32	%r1360, 1, 0, %p181;

BB27_228:
mov.u32 %r1300, %tid.x;
bfe.u32 %r940, %r1300, 8, 1;
setp.ne.s32	%p182, %r1360, %r940;
@%p182 bra BB27_230;

add.s32 %r1271, %r42, 16;
mul.wide.u32 %rd1602, %r1271, 8;
mul.wide.u32 %rd1562, %r42, 8;
add.s32 %r1237, %r42, 16;
cvt.u64.u32	%rd1126, %r42;
st.shared.f64 [%rd357], %fd85;
cvt.u64.u32	%rd1130, %r1237;
st.shared.f64 [%rd355], %fd86;
add.s64 %rd1134, %rd99, %rd1562;
ld.shared.u64 %rd1135, [%rd1134];
add.s64 %rd1136, %rd99, %rd1602;
ld.shared.u64 %rd1137, [%rd1136];
st.shared.u64 [%rd1134], %rd1137;
st.shared.u64 [%rd1136], %rd1135;
add.s64 %rd1139, %rd100, %rd1126;
ld.shared.u8 %rs175, [%rd1139];
add.s64 %rd1140, %rd100, %rd1130;
ld.shared.u8 %rs176, [%rd1140];
st.shared.u8 [%rd1139], %rs176;
st.shared.u8 [%rd1140], %rs175;

BB27_230:
bar.sync 0;
ld.shared.f64 %fd87, [%rd256];
ld.shared.f64 %fd88, [%rd258];
setp.geu.f64	%p183, %fd88, %fd87;
@%p183 bra BB27_232;

cvt.u64.u32	%rd1146, %r32;
add.s64 %rd1148, %rd100, %rd1146;
ld.shared.u8 %rs177, [%rd1148];
mov.u32 %r1361, 1;
setp.ne.s16	%p184, %rs177, 0;
@%p184 bra BB27_233;

BB27_232:
add.s32 %r1269, %r32, 8;
cvt.u64.u32	%rd1149, %r1269;
add.s64 %rd1151, %rd100, %rd1149;
ld.shared.u8 %rs178, [%rd1151];
setp.eq.s16	%p185, %rs178, 0;
selp.u32	%r1361, 1, 0, %p185;

BB27_233:
mov.u32 %r1301, %tid.x;
bfe.u32 %r962, %r1301, 8, 1;
setp.ne.s32	%p186, %r1361, %r962;
@%p186 bra BB27_235;

add.s32 %r1236, %r32, 8;
mul.wide.u32 %rd1561, %r1236, 8;
mul.wide.u32 %rd1560, %r32, 8;
cvt.u64.u32	%rd1152, %r32;
st.shared.f64 [%rd258], %fd87;
cvt.u64.u32	%rd1156, %r1236;
st.shared.f64 [%rd256], %fd88;
add.s64 %rd1160, %rd99, %rd1560;
ld.shared.u64 %rd1161, [%rd1160];
add.s64 %rd1162, %rd99, %rd1561;
ld.shared.u64 %rd1163, [%rd1162];
st.shared.u64 [%rd1160], %rd1163;
st.shared.u64 [%rd1162], %rd1161;
add.s64 %rd1165, %rd100, %rd1152;
ld.shared.u8 %rs179, [%rd1165];
add.s64 %rd1166, %rd100, %rd1156;
ld.shared.u8 %rs180, [%rd1166];
st.shared.u8 [%rd1165], %rs180;
st.shared.u8 [%rd1166], %rs179;

BB27_235:
bar.sync 0;
ld.shared.f64 %fd89, [%rd183];
ld.shared.f64 %fd90, [%rd185];
setp.geu.f64	%p187, %fd90, %fd89;
@%p187 bra BB27_237;

cvt.u64.u32	%rd1172, %r24;
add.s64 %rd1174, %rd100, %rd1172;
ld.shared.u8 %rs181, [%rd1174];
mov.u32 %r1362, 1;
setp.ne.s16	%p188, %rs181, 0;
@%p188 bra BB27_238;

BB27_237:
add.s32 %r1231, %r24, 4;
cvt.u64.u32	%rd1175, %r1231;
add.s64 %rd1177, %rd100, %rd1175;
ld.shared.u8 %rs182, [%rd1177];
setp.eq.s16	%p189, %rs182, 0;
selp.u32	%r1362, 1, 0, %p189;

BB27_238:
mov.u32 %r1302, %tid.x;
bfe.u32 %r984, %r1302, 8, 1;
setp.ne.s32	%p190, %r1362, %r984;
@%p190 bra BB27_240;

add.s32 %r1235, %r24, 4;
mul.wide.u32 %rd1559, %r1235, 8;
mul.wide.u32 %rd1558, %r24, 8;
cvt.u64.u32	%rd1178, %r24;
st.shared.f64 [%rd185], %fd89;
cvt.u64.u32	%rd1182, %r1235;
st.shared.f64 [%rd183], %fd90;
add.s64 %rd1186, %rd99, %rd1558;
ld.shared.u64 %rd1187, [%rd1186];
add.s64 %rd1188, %rd99, %rd1559;
ld.shared.u64 %rd1189, [%rd1188];
st.shared.u64 [%rd1186], %rd1189;
st.shared.u64 [%rd1188], %rd1187;
add.s64 %rd1191, %rd100, %rd1178;
ld.shared.u8 %rs183, [%rd1191];
add.s64 %rd1192, %rd100, %rd1182;
ld.shared.u8 %rs184, [%rd1192];
st.shared.u8 [%rd1191], %rs184;
st.shared.u8 [%rd1192], %rs183;

BB27_240:
bar.sync 0;
ld.shared.f64 %fd91, [%rd136];
ld.shared.f64 %fd92, [%rd138];
setp.geu.f64	%p191, %fd92, %fd91;
@%p191 bra BB27_242;

cvt.u64.u32	%rd1198, %r18;
add.s64 %rd1200, %rd100, %rd1198;
ld.shared.u8 %rs185, [%rd1200];
mov.u32 %r1363, 1;
setp.ne.s16	%p192, %rs185, 0;
@%p192 bra BB27_243;

BB27_242:
add.s32 %r1232, %r18, 2;
cvt.u64.u32	%rd1201, %r1232;
add.s64 %rd1203, %rd100, %rd1201;
ld.shared.u8 %rs186, [%rd1203];
setp.eq.s16	%p193, %rs186, 0;
selp.u32	%r1363, 1, 0, %p193;

BB27_243:
mov.u32 %r1296, %tid.x;
bfe.u32 %r1006, %r1296, 8, 1;
setp.ne.s32	%p194, %r1363, %r1006;
@%p194 bra BB27_245;

add.s32 %r1234, %r18, 2;
mul.wide.u32 %rd1557, %r1234, 8;
mul.wide.u32 %rd1556, %r18, 8;
cvt.u64.u32	%rd1204, %r18;
st.shared.f64 [%rd138], %fd91;
cvt.u64.u32	%rd1208, %r1234;
st.shared.f64 [%rd136], %fd92;
add.s64 %rd1212, %rd99, %rd1556;
ld.shared.u64 %rd1213, [%rd1212];
add.s64 %rd1214, %rd99, %rd1557;
ld.shared.u64 %rd1215, [%rd1214];
st.shared.u64 [%rd1212], %rd1215;
st.shared.u64 [%rd1214], %rd1213;
add.s64 %rd1217, %rd100, %rd1204;
ld.shared.u8 %rs187, [%rd1217];
add.s64 %rd1218, %rd100, %rd1208;
ld.shared.u8 %rs188, [%rd1218];
st.shared.u8 [%rd1217], %rs188;
st.shared.u8 [%rd1218], %rs187;

BB27_245:
bar.sync 0;
ld.shared.f64 %fd93, [%rd116+8];
ld.shared.f64 %fd94, [%rd116];
setp.geu.f64	%p195, %fd94, %fd93;
@%p195 bra BB27_247;

cvt.u64.u32	%rd1222, %r141;
add.s64 %rd1224, %rd100, %rd1222;
ld.shared.u8 %rs189, [%rd1224];
mov.u32 %r1364, 1;
setp.ne.s16	%p196, %rs189, 0;
@%p196 bra BB27_248;

BB27_247:
cvt.u64.u32	%rd1225, %r141;
add.s64 %rd1227, %rd100, %rd1225;
ld.shared.u8 %rs190, [%rd1227+1];
setp.eq.s16	%p197, %rs190, 0;
selp.u32	%r1364, 1, 0, %p197;

BB27_248:
mov.u32 %r1297, %tid.x;
bfe.u32 %r1020, %r1297, 8, 1;
setp.ne.s32	%p198, %r1364, %r1020;
@%p198 bra BB27_250;

mul.wide.u32 %rd1555, %r141, 8;
cvt.u64.u32	%rd1228, %r141;
st.shared.f64 [%rd116], %fd93;
st.shared.f64 [%rd116+8], %fd94;
add.s64 %rd1233, %rd99, %rd1555;
ld.shared.u64 %rd1234, [%rd1233];
ld.shared.u64 %rd1235, [%rd1233+8];
st.shared.u64 [%rd1233], %rd1235;
st.shared.u64 [%rd1233+8], %rd1234;
add.s64 %rd1237, %rd100, %rd1228;
ld.shared.u8 %rs191, [%rd1237];
ld.shared.u8 %rs192, [%rd1237+1];
st.shared.u8 [%rd1237], %rs192;
st.shared.u8 [%rd1237+1], %rs191;

BB27_250:
bar.sync 0;
mov.u32 %r1298, %tid.x;
mov.u64 %rd1600, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1023, %r1298, 511;
sub.s32 %r1024, %r141, %r1023;
add.s32 %r1025, %r1024, 512;
mul.wide.u32 %rd1238, %r1025, 8;
add.s64 %rd1240, %rd1600, %rd1238;
mul.wide.u32 %rd1241, %r1024, 8;
add.s64 %rd1242, %rd1600, %rd1241;
ld.shared.f64 %fd95, [%rd1240];
ld.shared.f64 %fd96, [%rd1242];
setp.geu.f64	%p199, %fd96, %fd95;
@%p199 bra BB27_252;

cvt.u64.u32	%rd1243, %r1024;
add.s64 %rd1245, %rd100, %rd1243;
ld.shared.u8 %rs193, [%rd1245];
setp.ne.s16	%p200, %rs193, 0;
@%p200 bra BB27_254;

BB27_252:
add.s32 %r1243, %r1024, 512;
cvt.u64.u32	%rd1246, %r1243;
add.s64 %rd1248, %rd100, %rd1246;
ld.shared.u8 %rs1, [%rd1248];
setp.eq.s16	%p201, %rs1, 0;
@%p201 bra BB27_254;

mul.wide.u32 %rd1574, %r1024, 8;
mov.u64 %rd1573, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1572, %rd1573, %rd1574;
add.s32 %r1244, %r1024, 512;
mul.wide.u32 %rd1532, %r1244, 8;
mul.wide.u32 %rd1531, %r1024, 8;
cvt.u64.u32	%rd1249, %r1024;
st.shared.f64 [%rd1572], %fd95;
st.shared.f64 [%rd1240], %fd96;
add.s64 %rd1257, %rd99, %rd1531;
ld.shared.u64 %rd1258, [%rd1257];
add.s64 %rd1259, %rd99, %rd1532;
ld.shared.u64 %rd1260, [%rd1259];
st.shared.u64 [%rd1257], %rd1260;
st.shared.u64 [%rd1259], %rd1258;
add.s64 %rd1262, %rd100, %rd1249;
ld.shared.u8 %rs194, [%rd1262];
st.shared.u8 [%rd1262], %rs1;
st.shared.u8 [%rd1248], %rs194;

BB27_254:
bar.sync 0;
mul.wide.u32 %rd1639, %r102, 8;
mov.u64 %rd1638, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1637, %rd1638, %rd1639;
ld.shared.f64 %fd97, [%rd1011];
ld.shared.f64 %fd98, [%rd1637];
setp.geu.f64	%p202, %fd98, %fd97;
@%p202 bra BB27_256;

cvt.u64.u32	%rd1269, %r102;
add.s64 %rd1271, %rd100, %rd1269;
ld.shared.u8 %rs195, [%rd1271];
setp.ne.s16	%p203, %rs195, 0;
@%p203 bra BB27_258;

BB27_256:
add.s32 %r1206, %r102, 256;
cvt.u64.u32	%rd1272, %r1206;
add.s64 %rd1274, %rd100, %rd1272;
ld.shared.u8 %rs2, [%rd1274];
setp.eq.s16	%p204, %rs2, 0;
@%p204 bra BB27_258;

mul.wide.u32 %rd1635, %r102, 8;
mov.u64 %rd1634, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1633, %rd1634, %rd1635;
add.s32 %r1207, %r102, 256;
mul.wide.u32 %rd1534, %r1207, 8;
mul.wide.u32 %rd1533, %r102, 8;
cvt.u64.u32	%rd1275, %r102;
st.shared.f64 [%rd1633], %fd97;
st.shared.f64 [%rd1011], %fd98;
add.s64 %rd1283, %rd99, %rd1533;
ld.shared.u64 %rd1284, [%rd1283];
add.s64 %rd1285, %rd99, %rd1534;
ld.shared.u64 %rd1286, [%rd1285];
st.shared.u64 [%rd1283], %rd1286;
st.shared.u64 [%rd1285], %rd1284;
add.s64 %rd1288, %rd100, %rd1275;
ld.shared.u8 %rs196, [%rd1288];
st.shared.u8 [%rd1288], %rs2;
st.shared.u8 [%rd1274], %rs196;

BB27_258:
bar.sync 0;
ld.shared.f64 %fd99, [%rd808];
ld.shared.f64 %fd100, [%rd810];
setp.geu.f64	%p205, %fd100, %fd99;
@%p205 bra BB27_260;

cvt.u64.u32	%rd1295, %r84;
add.s64 %rd1297, %rd100, %rd1295;
ld.shared.u8 %rs197, [%rd1297];
setp.ne.s16	%p206, %rs197, 0;
@%p206 bra BB27_262;

BB27_260:
add.s32 %r1208, %r84, 128;
cvt.u64.u32	%rd1298, %r1208;
add.s64 %rd1300, %rd100, %rd1298;
ld.shared.u8 %rs3, [%rd1300];
setp.eq.s16	%p207, %rs3, 0;
@%p207 bra BB27_262;

add.s32 %r1209, %r84, 128;
mul.wide.u32 %rd1536, %r1209, 8;
mul.wide.u32 %rd1535, %r84, 8;
cvt.u64.u32	%rd1301, %r84;
st.shared.f64 [%rd810], %fd99;
st.shared.f64 [%rd808], %fd100;
add.s64 %rd1309, %rd99, %rd1535;
ld.shared.u64 %rd1310, [%rd1309];
add.s64 %rd1311, %rd99, %rd1536;
ld.shared.u64 %rd1312, [%rd1311];
st.shared.u64 [%rd1309], %rd1312;
st.shared.u64 [%rd1311], %rd1310;
add.s64 %rd1314, %rd100, %rd1301;
ld.shared.u8 %rs198, [%rd1314];
st.shared.u8 [%rd1314], %rs3;
st.shared.u8 [%rd1300], %rs198;

BB27_262:
bar.sync 0;
ld.shared.f64 %fd101, [%rd631];
ld.shared.f64 %fd102, [%rd633];
setp.geu.f64	%p208, %fd102, %fd101;
@%p208 bra BB27_264;

cvt.u64.u32	%rd1321, %r68;
add.s64 %rd1323, %rd100, %rd1321;
ld.shared.u8 %rs199, [%rd1323];
setp.ne.s16	%p209, %rs199, 0;
@%p209 bra BB27_266;

BB27_264:
add.s32 %r1210, %r68, 64;
cvt.u64.u32	%rd1324, %r1210;
add.s64 %rd1326, %rd100, %rd1324;
ld.shared.u8 %rs4, [%rd1326];
setp.eq.s16	%p210, %rs4, 0;
@%p210 bra BB27_266;

add.s32 %r1211, %r68, 64;
mul.wide.u32 %rd1538, %r1211, 8;
mul.wide.u32 %rd1537, %r68, 8;
cvt.u64.u32	%rd1327, %r68;
st.shared.f64 [%rd633], %fd101;
st.shared.f64 [%rd631], %fd102;
add.s64 %rd1335, %rd99, %rd1537;
ld.shared.u64 %rd1336, [%rd1335];
add.s64 %rd1337, %rd99, %rd1538;
ld.shared.u64 %rd1338, [%rd1337];
st.shared.u64 [%rd1335], %rd1338;
st.shared.u64 [%rd1337], %rd1336;
add.s64 %rd1340, %rd100, %rd1327;
ld.shared.u8 %rs200, [%rd1340];
st.shared.u8 [%rd1340], %rs4;
st.shared.u8 [%rd1326], %rs200;

BB27_266:
bar.sync 0;
ld.shared.f64 %fd103, [%rd480];
ld.shared.f64 %fd104, [%rd482];
setp.geu.f64	%p211, %fd104, %fd103;
@%p211 bra BB27_268;

cvt.u64.u32	%rd1347, %r54;
add.s64 %rd1349, %rd100, %rd1347;
ld.shared.u8 %rs201, [%rd1349];
setp.ne.s16	%p212, %rs201, 0;
@%p212 bra BB27_270;

BB27_268:
add.s32 %r1212, %r54, 32;
cvt.u64.u32	%rd1350, %r1212;
add.s64 %rd1352, %rd100, %rd1350;
ld.shared.u8 %rs5, [%rd1352];
setp.eq.s16	%p213, %rs5, 0;
@%p213 bra BB27_270;

add.s32 %r1213, %r54, 32;
mul.wide.u32 %rd1540, %r1213, 8;
mul.wide.u32 %rd1539, %r54, 8;
cvt.u64.u32	%rd1353, %r54;
st.shared.f64 [%rd482], %fd103;
st.shared.f64 [%rd480], %fd104;
add.s64 %rd1361, %rd99, %rd1539;
ld.shared.u64 %rd1362, [%rd1361];
add.s64 %rd1363, %rd99, %rd1540;
ld.shared.u64 %rd1364, [%rd1363];
st.shared.u64 [%rd1361], %rd1364;
st.shared.u64 [%rd1363], %rd1362;
add.s64 %rd1366, %rd100, %rd1353;
ld.shared.u8 %rs202, [%rd1366];
st.shared.u8 [%rd1366], %rs5;
st.shared.u8 [%rd1352], %rs202;

BB27_270:
bar.sync 0;
ld.shared.f64 %fd105, [%rd355];
ld.shared.f64 %fd106, [%rd357];
setp.geu.f64	%p214, %fd106, %fd105;
@%p214 bra BB27_272;

cvt.u64.u32	%rd1373, %r42;
add.s64 %rd1375, %rd100, %rd1373;
ld.shared.u8 %rs203, [%rd1375];
setp.ne.s16	%p215, %rs203, 0;
@%p215 bra BB27_274;

BB27_272:
add.s32 %r1214, %r42, 16;
cvt.u64.u32	%rd1376, %r1214;
add.s64 %rd1378, %rd100, %rd1376;
ld.shared.u8 %rs6, [%rd1378];
setp.eq.s16	%p216, %rs6, 0;
@%p216 bra BB27_274;

add.s32 %r1241, %r42, 16;
mul.wide.u32 %rd1569, %r1241, 8;
mul.wide.u32 %rd1541, %r42, 8;
cvt.u64.u32	%rd1379, %r42;
st.shared.f64 [%rd357], %fd105;
st.shared.f64 [%rd355], %fd106;
add.s64 %rd1387, %rd99, %rd1541;
ld.shared.u64 %rd1388, [%rd1387];
add.s64 %rd1389, %rd99, %rd1569;
ld.shared.u64 %rd1390, [%rd1389];
st.shared.u64 [%rd1387], %rd1390;
st.shared.u64 [%rd1389], %rd1388;
add.s64 %rd1392, %rd100, %rd1379;
ld.shared.u8 %rs204, [%rd1392];
st.shared.u8 [%rd1392], %rs6;
st.shared.u8 [%rd1378], %rs204;

BB27_274:
bar.sync 0;
ld.shared.f64 %fd107, [%rd256];
ld.shared.f64 %fd108, [%rd258];
setp.geu.f64	%p217, %fd108, %fd107;
@%p217 bra BB27_276;

cvt.u64.u32	%rd1399, %r32;
add.s64 %rd1401, %rd100, %rd1399;
ld.shared.u8 %rs205, [%rd1401];
setp.ne.s16	%p218, %rs205, 0;
@%p218 bra BB27_278;

BB27_276:
add.s32 %r1215, %r32, 8;
cvt.u64.u32	%rd1402, %r1215;
add.s64 %rd1404, %rd100, %rd1402;
ld.shared.u8 %rs7, [%rd1404];
setp.eq.s16	%p219, %rs7, 0;
@%p219 bra BB27_278;

add.s32 %r1216, %r32, 8;
mul.wide.u32 %rd1543, %r1216, 8;
mul.wide.u32 %rd1542, %r32, 8;
cvt.u64.u32	%rd1405, %r32;
st.shared.f64 [%rd258], %fd107;
st.shared.f64 [%rd256], %fd108;
add.s64 %rd1413, %rd99, %rd1542;
ld.shared.u64 %rd1414, [%rd1413];
add.s64 %rd1415, %rd99, %rd1543;
ld.shared.u64 %rd1416, [%rd1415];
st.shared.u64 [%rd1413], %rd1416;
st.shared.u64 [%rd1415], %rd1414;
add.s64 %rd1418, %rd100, %rd1405;
ld.shared.u8 %rs206, [%rd1418];
st.shared.u8 [%rd1418], %rs7;
st.shared.u8 [%rd1404], %rs206;

BB27_278:
bar.sync 0;
ld.shared.f64 %fd109, [%rd183];
ld.shared.f64 %fd110, [%rd185];
setp.geu.f64	%p220, %fd110, %fd109;
@%p220 bra BB27_280;

cvt.u64.u32	%rd1425, %r24;
add.s64 %rd1427, %rd100, %rd1425;
ld.shared.u8 %rs207, [%rd1427];
setp.ne.s16	%p221, %rs207, 0;
@%p221 bra BB27_282;

BB27_280:
add.s32 %r1217, %r24, 4;
cvt.u64.u32	%rd1428, %r1217;
add.s64 %rd1430, %rd100, %rd1428;
ld.shared.u8 %rs8, [%rd1430];
setp.eq.s16	%p222, %rs8, 0;
@%p222 bra BB27_282;

add.s32 %r1218, %r24, 4;
mul.wide.u32 %rd1545, %r1218, 8;
mul.wide.u32 %rd1544, %r24, 8;
cvt.u64.u32	%rd1431, %r24;
st.shared.f64 [%rd185], %fd109;
st.shared.f64 [%rd183], %fd110;
add.s64 %rd1439, %rd99, %rd1544;
ld.shared.u64 %rd1440, [%rd1439];
add.s64 %rd1441, %rd99, %rd1545;
ld.shared.u64 %rd1442, [%rd1441];
st.shared.u64 [%rd1439], %rd1442;
st.shared.u64 [%rd1441], %rd1440;
add.s64 %rd1444, %rd100, %rd1431;
ld.shared.u8 %rs208, [%rd1444];
st.shared.u8 [%rd1444], %rs8;
st.shared.u8 [%rd1430], %rs208;

BB27_282:
bar.sync 0;
ld.shared.f64 %fd111, [%rd136];
ld.shared.f64 %fd112, [%rd138];
setp.geu.f64	%p223, %fd112, %fd111;
@%p223 bra BB27_284;

cvt.u64.u32	%rd1451, %r18;
add.s64 %rd1453, %rd100, %rd1451;
ld.shared.u8 %rs209, [%rd1453];
setp.ne.s16	%p224, %rs209, 0;
@%p224 bra BB27_286;

BB27_284:
add.s32 %r1219, %r18, 2;
cvt.u64.u32	%rd1454, %r1219;
add.s64 %rd1456, %rd100, %rd1454;
ld.shared.u8 %rs9, [%rd1456];
setp.eq.s16	%p225, %rs9, 0;
@%p225 bra BB27_286;

add.s32 %r1220, %r18, 2;
mul.wide.u32 %rd1547, %r1220, 8;
mul.wide.u32 %rd1546, %r18, 8;
cvt.u64.u32	%rd1457, %r18;
st.shared.f64 [%rd138], %fd111;
st.shared.f64 [%rd136], %fd112;
add.s64 %rd1465, %rd99, %rd1546;
ld.shared.u64 %rd1466, [%rd1465];
add.s64 %rd1467, %rd99, %rd1547;
ld.shared.u64 %rd1468, [%rd1467];
st.shared.u64 [%rd1465], %rd1468;
st.shared.u64 [%rd1467], %rd1466;
add.s64 %rd1470, %rd100, %rd1457;
ld.shared.u8 %rs210, [%rd1470];
st.shared.u8 [%rd1470], %rs9;
st.shared.u8 [%rd1456], %rs210;

BB27_286:
bar.sync 0;
ld.shared.f64 %fd113, [%rd116+8];
ld.shared.f64 %fd114, [%rd116];
setp.geu.f64	%p226, %fd114, %fd113;
@%p226 bra BB27_288;

cvt.u64.u32	%rd1475, %r141;
add.s64 %rd1477, %rd100, %rd1475;
ld.shared.u8 %rs211, [%rd1477];
setp.ne.s16	%p227, %rs211, 0;
@%p227 bra BB27_290;

BB27_288:
cvt.u64.u32	%rd1478, %r141;
add.s64 %rd1480, %rd100, %rd1478;
ld.shared.u8 %rs10, [%rd1480+1];
setp.eq.s16	%p228, %rs10, 0;
@%p228 bra BB27_290;

mov.u32 %r1222, %tid.x;
shl.b32 %r1221, %r1222, 1;
mul.wide.u32 %rd1548, %r1221, 8;
st.shared.f64 [%rd116], %fd113;
st.shared.f64 [%rd116+8], %fd114;
add.s64 %rd1486, %rd99, %rd1548;
ld.shared.u64 %rd1487, [%rd1486];
ld.shared.u64 %rd1488, [%rd1486+8];
st.shared.u64 [%rd1486], %rd1488;
st.shared.u64 [%rd1486+8], %rd1487;
ld.shared.u8 %rs212, [%rd1480];
st.shared.u8 [%rd1480], %rs10;
st.shared.u8 [%rd1480+1], %rs212;

BB27_290:
mov.u32 %r1223, %tid.x;
ld.param.u64 %rd1550, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1549, %r1223;
setp.lt.u64	%p230, %rd1549, %rd1550;
bar.sync 0;
@!%p230 bra BB27_292;
bra.uni BB27_291;

BB27_291:
mov.u64 %rd1571, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1226, %tid.x;
cvt.s64.s32	%rd1553, %r1226;
mul.wide.s32 %rd1493, %r1226, 8;
add.s64 %rd1495, %rd1571, %rd1493;
ld.shared.f64 %fd117, [%rd1495];
ld.local.u64 %rd1496, [%rd2];
cvta.to.global.u64 %rd1497, %rd1496;
mul.lo.s64 %rd1498, %rd1553, %rd54;
add.s64 %rd1499, %rd1498, %rd25;
shl.b64 %rd1500, %rd1499, 3;
add.s64 %rd1501, %rd1497, %rd1500;
st.global.f64 [%rd1501], %fd117;
add.s64 %rd1503, %rd99, %rd1493;
ld.shared.u64 %rd1504, [%rd1503];
ld.local.u64 %rd1505, [%rd3];
cvta.to.global.u64 %rd1506, %rd1505;
mul.lo.s64 %rd1507, %rd1553, %rd55;
add.s64 %rd1508, %rd1507, %rd42;
shl.b64 %rd1509, %rd1508, 3;
add.s64 %rd1510, %rd1506, %rd1509;
st.global.u64 [%rd1510], %rd1504;

BB27_292:
mov.u32 %r1225, %tid.x;
add.s32 %r1224, %r1225, 512;
ld.param.u64 %rd1552, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1551, %r1224;
setp.ge.u64	%p231, %rd1551, %rd1552;
@%p231 bra BB27_294;

mov.u64 %rd1570, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1242, %tid.x;
add.s32 %r1233, %r1242, 512;
cvt.s64.s32	%rd1554, %r1233;
mul.wide.s32 %rd1512, %r1242, 8;
add.s64 %rd1514, %rd1570, %rd1512;
ld.shared.f64 %fd118, [%rd1514+4096];
ld.local.u64 %rd1515, [%rd2];
cvta.to.global.u64 %rd1516, %rd1515;
mul.lo.s64 %rd1518, %rd1554, %rd54;
add.s64 %rd1519, %rd1518, %rd25;
shl.b64 %rd1520, %rd1519, 3;
add.s64 %rd1521, %rd1516, %rd1520;
st.global.f64 [%rd1521], %fd118;
add.s64 %rd1523, %rd99, %rd1512;
ld.shared.u64 %rd1524, [%rd1523+4096];
ld.local.u64 %rd1525, [%rd3];
cvta.to.global.u64 %rd1526, %rd1525;
mul.lo.s64 %rd1527, %rd1554, %rd55;
add.s64 %rd1528, %rd1527, %rd42;
shl.b64 %rd1529, %rd1528, 3;
add.s64 %rd1530, %rd1526, %rd1529;
st.global.u64 [%rd1530], %rd1524;

BB27_294:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot28[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<127>;
.reg .b16 %rs<108>;
.reg .b32 %r<670>;
.reg .f64 %fd<67>;
.reg .b64 %rd<920>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd919, __local_depot28;
cvta.local.u64 %SP, %rd919;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r645, 0;
mov.pred %p4, 0;
@%p4 bra BB28_2;

BB28_1:
mul.wide.s32 %rd58, %r645, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r645, %r645, 1;
setp.lt.u32	%p5, %r645, 52;
@%p5 bra BB28_1;

BB28_2:
mov.u32 %r646, 0;
@%p4 bra BB28_4;

BB28_3:
mul.wide.s32 %rd62, %r646, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r646, %r646, 1;
setp.lt.u32	%p7, %r646, 52;
@%p7 bra BB28_3;

BB28_4:
mov.u32 %r71, %nctaid.y;
mov.u32 %r72, %ctaid.z;
mov.u32 %r73, %ctaid.y;
mad.lo.s32 %r74, %r71, %r72, %r73;
mov.u32 %r75, %nctaid.x;
mov.u32 %r76, %ctaid.x;
mad.lo.s32 %r77, %r74, %r75, %r76;
cvt.u64.u32	%rd8, %r77;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB28_162;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r647, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r647, 1;
mov.u64 %rd907, %rd8;
mov.u64 %rd915, %rd66;
@%p9 bra BB28_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd893, %rd2, %rd68;
mov.u64 %rd916, 0;
mov.u64 %rd908, %rd8;

BB28_7:
ld.local.u64 %rd14, [%rd893];
or.b64 %rd69, %rd908, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB28_9;
bra.uni BB28_8;

BB28_9:
cvt.u32.u64	%r78, %rd14;
cvt.u32.u64	%r79, %rd908;
div.u32 %r80, %r79, %r78;
rem.u32 %r81, %r79, %r78;
cvt.u64.u32	%rd909, %r80;
cvt.u64.u32	%rd894, %r81;
bra.uni BB28_10;

BB28_8:
div.u64 %rd909, %rd908, %rd14;
rem.u64 %rd894, %rd908, %rd14;

BB28_10:
mov.u64 %rd908, %rd909;
ld.local.u64 %rd71, [%rd893+200];
mul.lo.s64 %rd72, %rd71, %rd894;
add.s64 %rd916, %rd72, %rd916;
add.s64 %rd893, %rd893, -8;
add.s32 %r647, %r647, -1;
setp.gt.s32	%p11, %r647, 0;
mov.u64 %rd901, %rd908;
mov.u64 %rd907, %rd901;
mov.u64 %rd910, %rd916;
mov.u64 %rd915, %rd910;
@%p11 bra BB28_7;

BB28_11:
mov.u64 %rd24, %rd915;
mov.u64 %rd23, %rd907;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r648, %r9, -1;
setp.lt.s32	%p12, %r648, 1;
mov.u64 %rd904, %rd8;
mov.u64 %rd913, %rd66;
@%p12 bra BB28_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd895, %rd3, %rd77;
mov.u64 %rd914, 0;
mov.u64 %rd905, %rd8;

BB28_13:
ld.local.u64 %rd31, [%rd895];
or.b64 %rd78, %rd905, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB28_15;
bra.uni BB28_14;

BB28_15:
cvt.u32.u64	%r82, %rd31;
cvt.u32.u64	%r83, %rd905;
div.u32 %r84, %r83, %r82;
rem.u32 %r85, %r83, %r82;
cvt.u64.u32	%rd906, %r84;
cvt.u64.u32	%rd896, %r85;
bra.uni BB28_16;

BB28_14:
div.u64 %rd906, %rd905, %rd31;
rem.u64 %rd896, %rd905, %rd31;

BB28_16:
mov.u64 %rd905, %rd906;
ld.local.u64 %rd80, [%rd895+200];
mul.lo.s64 %rd81, %rd80, %rd896;
add.s64 %rd914, %rd81, %rd914;
add.s64 %rd895, %rd895, -8;
add.s32 %r648, %r648, -1;
setp.gt.s32	%p14, %r648, 0;
mov.u64 %rd904, %rd905;
mov.u64 %rd913, %rd914;
@%p14 bra BB28_13;

BB28_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd904;
add.s64 %rd42, %rd83, %rd913;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB28_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 3;
add.s64 %rd89, %rd85, %rd88;
ld.global.f64 %fd65, [%rd89];

BB28_19:
mov.u64 %rd917, 0;
@%p15 bra BB28_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd917, [%rd96];

BB28_21:
add.s32 %r86, %r13, 64;
selp.u16	%rs8, 1, 0, %p1;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.f64 [%rd46], %fd65;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd99, %rd97;
st.shared.u64 [%rd47], %rd917;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd100, %rd43;
st.shared.u8 [%rd48], %rs8;
cvt.s64.s32	%rd49, %r86;
setp.lt.u64	%p2, %rd49, %rd53;
mov.f64 %fd66, 0d0000000000000000;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB28_23;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mul.lo.s64 %rd103, %rd49, %rd54;
add.s64 %rd104, %rd103, %rd25;
shl.b64 %rd105, %rd104, 3;
add.s64 %rd106, %rd102, %rd105;
ld.global.f64 %fd66, [%rd106];

BB28_23:
mov.u64 %rd918, 0;
@%p17 bra BB28_25;

ld.local.u64 %rd108, [%rd3];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd49, %rd55;
add.s64 %rd111, %rd110, %rd42;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd113, %rd109, %rd112;
ld.global.u64 %rd918, [%rd113];

BB28_25:
selp.u16	%rs9, 1, 0, %p2;
st.shared.f64 [%rd46+512], %fd66;
st.shared.u64 [%rd47+512], %rd918;
st.shared.u8 [%rd48+64], %rs9;
bar.sync 0;
shl.b32 %r87, %r13, 1;
mul.wide.u32 %rd114, %r87, 8;
add.s64 %rd116, %rd98, %rd114;
ld.shared.f64 %fd5, [%rd116+8];
ld.shared.f64 %fd6, [%rd116];
setp.leu.f64	%p19, %fd6, %fd5;
@%p19 bra BB28_27;

cvt.u64.u32	%rd117, %r87;
add.s64 %rd119, %rd100, %rd117;
ld.shared.u8 %rs10, [%rd119];
mov.u32 %r649, 1;
setp.ne.s16	%p20, %rs10, 0;
@%p20 bra BB28_28;

BB28_27:
cvt.u64.u32	%rd120, %r87;
add.s64 %rd122, %rd100, %rd120;
ld.shared.u8 %rs11, [%rd122+1];
setp.eq.s16	%p21, %rs11, 0;
selp.u32	%r649, 1, 0, %p21;

BB28_28:
and.b32 %r93, %r13, 1;
setp.ne.s32	%p22, %r649, %r93;
@%p22 bra BB28_30;

add.s64 %rd125, %rd99, %rd114;
cvt.u64.u32	%rd126, %r87;
st.shared.f64 [%rd116], %fd5;
st.shared.f64 [%rd116+8], %fd6;
ld.shared.u64 %rd130, [%rd125];
ld.shared.u64 %rd131, [%rd125+8];
st.shared.u64 [%rd125], %rd131;
st.shared.u64 [%rd125+8], %rd130;
add.s64 %rd133, %rd100, %rd126;
ld.shared.u8 %rs12, [%rd133];
ld.shared.u8 %rs13, [%rd133+1];
st.shared.u8 [%rd133], %rs13;
st.shared.u8 [%rd133+1], %rs12;

BB28_30:
bar.sync 0;
sub.s32 %r18, %r87, %r93;
add.s32 %r99, %r18, 2;
mul.wide.u32 %rd134, %r99, 8;
add.s64 %rd136, %rd98, %rd134;
mul.wide.u32 %rd137, %r18, 8;
add.s64 %rd138, %rd98, %rd137;
ld.shared.f64 %fd7, [%rd136];
ld.shared.f64 %fd8, [%rd138];
setp.leu.f64	%p23, %fd8, %fd7;
@%p23 bra BB28_32;

cvt.u64.u32	%rd139, %r18;
add.s64 %rd141, %rd100, %rd139;
ld.shared.u8 %rs14, [%rd141];
mov.u32 %r650, 1;
setp.ne.s16	%p24, %rs14, 0;
@%p24 bra BB28_33;

BB28_32:
cvt.u64.u32	%rd142, %r99;
add.s64 %rd144, %rd100, %rd142;
ld.shared.u8 %rs15, [%rd144];
setp.eq.s16	%p25, %rs15, 0;
selp.u32	%r650, 1, 0, %p25;

BB28_33:
bfe.u32 %r111, %r13, 1, 1;
setp.ne.s32	%p26, %r650, %r111;
@%p26 bra BB28_35;

add.s64 %rd147, %rd99, %rd137;
add.s64 %rd149, %rd99, %rd134;
cvt.u64.u32	%rd150, %r18;
st.shared.f64 [%rd138], %fd7;
cvt.u64.u32	%rd154, %r99;
st.shared.f64 [%rd136], %fd8;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd100, %rd150;
ld.shared.u8 %rs16, [%rd160];
add.s64 %rd161, %rd100, %rd154;
ld.shared.u8 %rs17, [%rd161];
st.shared.u8 [%rd160], %rs17;
st.shared.u8 [%rd161], %rs16;

BB28_35:
bar.sync 0;
ld.shared.f64 %fd9, [%rd116+8];
ld.shared.f64 %fd10, [%rd116];
setp.leu.f64	%p27, %fd10, %fd9;
@%p27 bra BB28_37;

cvt.u64.u32	%rd165, %r87;
add.s64 %rd167, %rd100, %rd165;
ld.shared.u8 %rs18, [%rd167];
mov.u32 %r651, 1;
setp.ne.s16	%p28, %rs18, 0;
@%p28 bra BB28_38;

BB28_37:
cvt.u64.u32	%rd168, %r87;
add.s64 %rd170, %rd100, %rd168;
ld.shared.u8 %rs19, [%rd170+1];
setp.eq.s16	%p29, %rs19, 0;
selp.u32	%r651, 1, 0, %p29;

BB28_38:
bfe.u32 %r126, %r13, 1, 1;
setp.ne.s32	%p30, %r651, %r126;
@%p30 bra BB28_40;

cvt.u64.u32	%rd171, %r87;
st.shared.f64 [%rd116], %fd9;
st.shared.f64 [%rd116+8], %fd10;
add.s64 %rd176, %rd99, %rd114;
ld.shared.u64 %rd177, [%rd176];
ld.shared.u64 %rd178, [%rd176+8];
st.shared.u64 [%rd176], %rd178;
st.shared.u64 [%rd176+8], %rd177;
add.s64 %rd180, %rd100, %rd171;
ld.shared.u8 %rs20, [%rd180];
ld.shared.u8 %rs21, [%rd180+1];
st.shared.u8 [%rd180], %rs21;
st.shared.u8 [%rd180+1], %rs20;

BB28_40:
bar.sync 0;
and.b32 %r129, %r13, 3;
sub.s32 %r24, %r87, %r129;
add.s32 %r131, %r24, 4;
mul.wide.u32 %rd181, %r131, 8;
add.s64 %rd183, %rd98, %rd181;
mul.wide.u32 %rd184, %r24, 8;
add.s64 %rd185, %rd98, %rd184;
ld.shared.f64 %fd11, [%rd183];
ld.shared.f64 %fd12, [%rd185];
setp.leu.f64	%p31, %fd12, %fd11;
@%p31 bra BB28_42;

cvt.u64.u32	%rd186, %r24;
add.s64 %rd188, %rd100, %rd186;
ld.shared.u8 %rs22, [%rd188];
mov.u32 %r652, 1;
setp.ne.s16	%p32, %rs22, 0;
@%p32 bra BB28_43;

BB28_42:
cvt.u64.u32	%rd189, %r131;
add.s64 %rd191, %rd100, %rd189;
ld.shared.u8 %rs23, [%rd191];
setp.eq.s16	%p33, %rs23, 0;
selp.u32	%r652, 1, 0, %p33;

BB28_43:
bfe.u32 %r143, %r13, 2, 1;
setp.ne.s32	%p34, %r652, %r143;
@%p34 bra BB28_45;

add.s64 %rd194, %rd99, %rd184;
add.s64 %rd196, %rd99, %rd181;
cvt.u64.u32	%rd197, %r24;
st.shared.f64 [%rd185], %fd11;
cvt.u64.u32	%rd201, %r131;
st.shared.f64 [%rd183], %fd12;
ld.shared.u64 %rd204, [%rd194];
ld.shared.u64 %rd205, [%rd196];
st.shared.u64 [%rd194], %rd205;
st.shared.u64 [%rd196], %rd204;
add.s64 %rd207, %rd100, %rd197;
ld.shared.u8 %rs24, [%rd207];
add.s64 %rd208, %rd100, %rd201;
ld.shared.u8 %rs25, [%rd208];
st.shared.u8 [%rd207], %rs25;
st.shared.u8 [%rd208], %rs24;

BB28_45:
bar.sync 0;
ld.shared.f64 %fd13, [%rd136];
ld.shared.f64 %fd14, [%rd138];
setp.leu.f64	%p35, %fd14, %fd13;
@%p35 bra BB28_47;

cvt.u64.u32	%rd214, %r18;
add.s64 %rd216, %rd100, %rd214;
ld.shared.u8 %rs26, [%rd216];
mov.u32 %r653, 1;
setp.ne.s16	%p36, %rs26, 0;
@%p36 bra BB28_48;

BB28_47:
cvt.u64.u32	%rd217, %r99;
add.s64 %rd219, %rd100, %rd217;
ld.shared.u8 %rs27, [%rd219];
setp.eq.s16	%p37, %rs27, 0;
selp.u32	%r653, 1, 0, %p37;

BB28_48:
bfe.u32 %r166, %r13, 2, 1;
setp.ne.s32	%p38, %r653, %r166;
@%p38 bra BB28_50;

cvt.u64.u32	%rd220, %r18;
st.shared.f64 [%rd138], %fd13;
cvt.u64.u32	%rd224, %r99;
st.shared.f64 [%rd136], %fd14;
add.s64 %rd228, %rd99, %rd137;
ld.shared.u64 %rd229, [%rd228];
add.s64 %rd230, %rd99, %rd134;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd228], %rd231;
st.shared.u64 [%rd230], %rd229;
add.s64 %rd233, %rd100, %rd220;
ld.shared.u8 %rs28, [%rd233];
add.s64 %rd234, %rd100, %rd224;
ld.shared.u8 %rs29, [%rd234];
st.shared.u8 [%rd233], %rs29;
st.shared.u8 [%rd234], %rs28;

BB28_50:
bar.sync 0;
ld.shared.f64 %fd15, [%rd116+8];
ld.shared.f64 %fd16, [%rd116];
setp.leu.f64	%p39, %fd16, %fd15;
@%p39 bra BB28_52;

cvt.u64.u32	%rd238, %r87;
add.s64 %rd240, %rd100, %rd238;
ld.shared.u8 %rs30, [%rd240];
mov.u32 %r654, 1;
setp.ne.s16	%p40, %rs30, 0;
@%p40 bra BB28_53;

BB28_52:
cvt.u64.u32	%rd241, %r87;
add.s64 %rd243, %rd100, %rd241;
ld.shared.u8 %rs31, [%rd243+1];
setp.eq.s16	%p41, %rs31, 0;
selp.u32	%r654, 1, 0, %p41;

BB28_53:
bfe.u32 %r180, %r13, 2, 1;
setp.ne.s32	%p42, %r654, %r180;
@%p42 bra BB28_55;

cvt.u64.u32	%rd244, %r87;
st.shared.f64 [%rd116], %fd15;
st.shared.f64 [%rd116+8], %fd16;
add.s64 %rd249, %rd99, %rd114;
ld.shared.u64 %rd250, [%rd249];
ld.shared.u64 %rd251, [%rd249+8];
st.shared.u64 [%rd249], %rd251;
st.shared.u64 [%rd249+8], %rd250;
add.s64 %rd253, %rd100, %rd244;
ld.shared.u8 %rs32, [%rd253];
ld.shared.u8 %rs33, [%rd253+1];
st.shared.u8 [%rd253], %rs33;
st.shared.u8 [%rd253+1], %rs32;

BB28_55:
bar.sync 0;
and.b32 %r183, %r13, 7;
sub.s32 %r32, %r87, %r183;
add.s32 %r185, %r32, 8;
mul.wide.u32 %rd254, %r185, 8;
add.s64 %rd256, %rd98, %rd254;
mul.wide.u32 %rd257, %r32, 8;
add.s64 %rd258, %rd98, %rd257;
ld.shared.f64 %fd17, [%rd256];
ld.shared.f64 %fd18, [%rd258];
setp.leu.f64	%p43, %fd18, %fd17;
@%p43 bra BB28_57;

cvt.u64.u32	%rd259, %r32;
add.s64 %rd261, %rd100, %rd259;
ld.shared.u8 %rs34, [%rd261];
mov.u32 %r655, 1;
setp.ne.s16	%p44, %rs34, 0;
@%p44 bra BB28_58;

BB28_57:
cvt.u64.u32	%rd262, %r185;
add.s64 %rd264, %rd100, %rd262;
ld.shared.u8 %rs35, [%rd264];
setp.eq.s16	%p45, %rs35, 0;
selp.u32	%r655, 1, 0, %p45;

BB28_58:
bfe.u32 %r197, %r13, 3, 1;
setp.ne.s32	%p46, %r655, %r197;
@%p46 bra BB28_60;

mul.wide.u32 %rd890, %r32, 8;
add.s64 %rd267, %rd99, %rd890;
add.s64 %rd269, %rd99, %rd254;
cvt.u64.u32	%rd270, %r32;
st.shared.f64 [%rd258], %fd17;
cvt.u64.u32	%rd274, %r185;
st.shared.f64 [%rd256], %fd18;
ld.shared.u64 %rd277, [%rd267];
ld.shared.u64 %rd278, [%rd269];
st.shared.u64 [%rd267], %rd278;
st.shared.u64 [%rd269], %rd277;
add.s64 %rd280, %rd100, %rd270;
ld.shared.u8 %rs36, [%rd280];
add.s64 %rd281, %rd100, %rd274;
ld.shared.u8 %rs37, [%rd281];
st.shared.u8 [%rd280], %rs37;
st.shared.u8 [%rd281], %rs36;

BB28_60:
bar.sync 0;
ld.shared.f64 %fd19, [%rd183];
ld.shared.f64 %fd20, [%rd185];
setp.leu.f64	%p47, %fd20, %fd19;
@%p47 bra BB28_62;

cvt.u64.u32	%rd287, %r24;
add.s64 %rd289, %rd100, %rd287;
ld.shared.u8 %rs38, [%rd289];
mov.u32 %r656, 1;
setp.ne.s16	%p48, %rs38, 0;
@%p48 bra BB28_63;

BB28_62:
add.s32 %r641, %r24, 4;
cvt.u64.u32	%rd290, %r641;
add.s64 %rd292, %rd100, %rd290;
ld.shared.u8 %rs39, [%rd292];
setp.eq.s16	%p49, %rs39, 0;
selp.u32	%r656, 1, 0, %p49;

BB28_63:
bfe.u32 %r220, %r13, 3, 1;
setp.ne.s32	%p50, %r656, %r220;
@%p50 bra BB28_65;

mul.wide.u32 %rd889, %r24, 8;
add.s32 %r644, %r24, 4;
cvt.u64.u32	%rd293, %r24;
st.shared.f64 [%rd185], %fd19;
cvt.u64.u32	%rd297, %r644;
st.shared.f64 [%rd183], %fd20;
add.s64 %rd301, %rd99, %rd889;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd99, %rd181;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd100, %rd293;
ld.shared.u8 %rs40, [%rd306];
add.s64 %rd307, %rd100, %rd297;
ld.shared.u8 %rs41, [%rd307];
st.shared.u8 [%rd306], %rs41;
st.shared.u8 [%rd307], %rs40;

BB28_65:
bar.sync 0;
ld.shared.f64 %fd21, [%rd136];
ld.shared.f64 %fd22, [%rd138];
setp.leu.f64	%p51, %fd22, %fd21;
@%p51 bra BB28_67;

cvt.u64.u32	%rd313, %r18;
add.s64 %rd315, %rd100, %rd313;
ld.shared.u8 %rs42, [%rd315];
mov.u32 %r657, 1;
setp.ne.s16	%p52, %rs42, 0;
@%p52 bra BB28_68;

BB28_67:
add.s32 %r642, %r18, 2;
cvt.u64.u32	%rd316, %r642;
add.s64 %rd318, %rd100, %rd316;
ld.shared.u8 %rs43, [%rd318];
setp.eq.s16	%p53, %rs43, 0;
selp.u32	%r657, 1, 0, %p53;

BB28_68:
bfe.u32 %r242, %r13, 3, 1;
setp.ne.s32	%p54, %r657, %r242;
@%p54 bra BB28_70;

mul.wide.u32 %rd888, %r18, 8;
add.s32 %r643, %r18, 2;
cvt.u64.u32	%rd319, %r18;
st.shared.f64 [%rd138], %fd21;
cvt.u64.u32	%rd323, %r643;
st.shared.f64 [%rd136], %fd22;
add.s64 %rd327, %rd99, %rd888;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd99, %rd134;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd100, %rd319;
ld.shared.u8 %rs44, [%rd332];
add.s64 %rd333, %rd100, %rd323;
ld.shared.u8 %rs45, [%rd333];
st.shared.u8 [%rd332], %rs45;
st.shared.u8 [%rd333], %rs44;

BB28_70:
bar.sync 0;
ld.shared.f64 %fd23, [%rd116+8];
ld.shared.f64 %fd24, [%rd116];
setp.leu.f64	%p55, %fd24, %fd23;
@%p55 bra BB28_72;

cvt.u64.u32	%rd337, %r87;
add.s64 %rd339, %rd100, %rd337;
ld.shared.u8 %rs46, [%rd339];
mov.u32 %r658, 1;
setp.ne.s16	%p56, %rs46, 0;
@%p56 bra BB28_73;

BB28_72:
cvt.u64.u32	%rd340, %r87;
add.s64 %rd342, %rd100, %rd340;
ld.shared.u8 %rs47, [%rd342+1];
setp.eq.s16	%p57, %rs47, 0;
selp.u32	%r658, 1, 0, %p57;

BB28_73:
bfe.u32 %r256, %r13, 3, 1;
setp.ne.s32	%p58, %r658, %r256;
@%p58 bra BB28_75;

mul.wide.u32 %rd887, %r87, 8;
cvt.u64.u32	%rd343, %r87;
st.shared.f64 [%rd116], %fd23;
st.shared.f64 [%rd116+8], %fd24;
add.s64 %rd348, %rd99, %rd887;
ld.shared.u64 %rd349, [%rd348];
ld.shared.u64 %rd350, [%rd348+8];
st.shared.u64 [%rd348], %rd350;
st.shared.u64 [%rd348+8], %rd349;
add.s64 %rd352, %rd100, %rd343;
ld.shared.u8 %rs48, [%rd352];
ld.shared.u8 %rs49, [%rd352+1];
st.shared.u8 [%rd352], %rs49;
st.shared.u8 [%rd352+1], %rs48;

BB28_75:
bar.sync 0;
and.b32 %r259, %r13, 15;
sub.s32 %r42, %r87, %r259;
add.s32 %r261, %r42, 16;
mul.wide.u32 %rd353, %r261, 8;
add.s64 %rd355, %rd98, %rd353;
mul.wide.u32 %rd356, %r42, 8;
add.s64 %rd357, %rd98, %rd356;
ld.shared.f64 %fd25, [%rd355];
ld.shared.f64 %fd26, [%rd357];
setp.leu.f64	%p59, %fd26, %fd25;
@%p59 bra BB28_77;

cvt.u64.u32	%rd358, %r42;
add.s64 %rd360, %rd100, %rd358;
ld.shared.u8 %rs50, [%rd360];
mov.u32 %r659, 1;
setp.ne.s16	%p60, %rs50, 0;
@%p60 bra BB28_78;

BB28_77:
add.s32 %r633, %r42, 16;
cvt.u64.u32	%rd361, %r633;
add.s64 %rd363, %rd100, %rd361;
ld.shared.u8 %rs51, [%rd363];
setp.eq.s16	%p61, %rs51, 0;
selp.u32	%r659, 1, 0, %p61;

BB28_78:
bfe.u32 %r273, %r13, 4, 1;
setp.ne.s32	%p62, %r659, %r273;
@%p62 bra BB28_80;

mul.wide.u32 %rd886, %r42, 8;
add.s32 %r640, %r42, 16;
add.s64 %rd366, %rd99, %rd886;
add.s64 %rd368, %rd99, %rd353;
cvt.u64.u32	%rd369, %r42;
st.shared.f64 [%rd357], %fd25;
cvt.u64.u32	%rd373, %r640;
st.shared.f64 [%rd355], %fd26;
ld.shared.u64 %rd376, [%rd366];
ld.shared.u64 %rd377, [%rd368];
st.shared.u64 [%rd366], %rd377;
st.shared.u64 [%rd368], %rd376;
add.s64 %rd379, %rd100, %rd369;
ld.shared.u8 %rs52, [%rd379];
add.s64 %rd380, %rd100, %rd373;
ld.shared.u8 %rs53, [%rd380];
st.shared.u8 [%rd379], %rs53;
st.shared.u8 [%rd380], %rs52;

BB28_80:
bar.sync 0;
ld.shared.f64 %fd27, [%rd256];
ld.shared.f64 %fd28, [%rd258];
setp.leu.f64	%p63, %fd28, %fd27;
@%p63 bra BB28_82;

cvt.u64.u32	%rd386, %r32;
add.s64 %rd388, %rd100, %rd386;
ld.shared.u8 %rs54, [%rd388];
mov.u32 %r660, 1;
setp.ne.s16	%p64, %rs54, 0;
@%p64 bra BB28_83;

BB28_82:
add.s32 %r634, %r32, 8;
cvt.u64.u32	%rd389, %r634;
add.s64 %rd391, %rd100, %rd389;
ld.shared.u8 %rs55, [%rd391];
setp.eq.s16	%p65, %rs55, 0;
selp.u32	%r660, 1, 0, %p65;

BB28_83:
bfe.u32 %r296, %r13, 4, 1;
setp.ne.s32	%p66, %r660, %r296;
@%p66 bra BB28_85;

add.s32 %r639, %r32, 8;
mul.wide.u32 %rd885, %r639, 8;
mul.wide.u32 %rd884, %r32, 8;
cvt.u64.u32	%rd392, %r32;
st.shared.f64 [%rd258], %fd27;
cvt.u64.u32	%rd396, %r639;
st.shared.f64 [%rd256], %fd28;
add.s64 %rd400, %rd99, %rd884;
ld.shared.u64 %rd401, [%rd400];
add.s64 %rd402, %rd99, %rd885;
ld.shared.u64 %rd403, [%rd402];
st.shared.u64 [%rd400], %rd403;
st.shared.u64 [%rd402], %rd401;
add.s64 %rd405, %rd100, %rd392;
ld.shared.u8 %rs56, [%rd405];
add.s64 %rd406, %rd100, %rd396;
ld.shared.u8 %rs57, [%rd406];
st.shared.u8 [%rd405], %rs57;
st.shared.u8 [%rd406], %rs56;

BB28_85:
bar.sync 0;
ld.shared.f64 %fd29, [%rd183];
ld.shared.f64 %fd30, [%rd185];
setp.leu.f64	%p67, %fd30, %fd29;
@%p67 bra BB28_87;

cvt.u64.u32	%rd412, %r24;
add.s64 %rd414, %rd100, %rd412;
ld.shared.u8 %rs58, [%rd414];
mov.u32 %r661, 1;
setp.ne.s16	%p68, %rs58, 0;
@%p68 bra BB28_88;

BB28_87:
add.s32 %r635, %r24, 4;
cvt.u64.u32	%rd415, %r635;
add.s64 %rd417, %rd100, %rd415;
ld.shared.u8 %rs59, [%rd417];
setp.eq.s16	%p69, %rs59, 0;
selp.u32	%r661, 1, 0, %p69;

BB28_88:
bfe.u32 %r318, %r13, 4, 1;
setp.ne.s32	%p70, %r661, %r318;
@%p70 bra BB28_90;

add.s32 %r638, %r24, 4;
mul.wide.u32 %rd883, %r638, 8;
mul.wide.u32 %rd882, %r24, 8;
cvt.u64.u32	%rd418, %r24;
st.shared.f64 [%rd185], %fd29;
cvt.u64.u32	%rd422, %r638;
st.shared.f64 [%rd183], %fd30;
add.s64 %rd426, %rd99, %rd882;
ld.shared.u64 %rd427, [%rd426];
add.s64 %rd428, %rd99, %rd883;
ld.shared.u64 %rd429, [%rd428];
st.shared.u64 [%rd426], %rd429;
st.shared.u64 [%rd428], %rd427;
add.s64 %rd431, %rd100, %rd418;
ld.shared.u8 %rs60, [%rd431];
add.s64 %rd432, %rd100, %rd422;
ld.shared.u8 %rs61, [%rd432];
st.shared.u8 [%rd431], %rs61;
st.shared.u8 [%rd432], %rs60;

BB28_90:
bar.sync 0;
ld.shared.f64 %fd31, [%rd136];
ld.shared.f64 %fd32, [%rd138];
setp.leu.f64	%p71, %fd32, %fd31;
@%p71 bra BB28_92;

cvt.u64.u32	%rd438, %r18;
add.s64 %rd440, %rd100, %rd438;
ld.shared.u8 %rs62, [%rd440];
mov.u32 %r662, 1;
setp.ne.s16	%p72, %rs62, 0;
@%p72 bra BB28_93;

BB28_92:
add.s32 %r636, %r18, 2;
cvt.u64.u32	%rd441, %r636;
add.s64 %rd443, %rd100, %rd441;
ld.shared.u8 %rs63, [%rd443];
setp.eq.s16	%p73, %rs63, 0;
selp.u32	%r662, 1, 0, %p73;

BB28_93:
bfe.u32 %r340, %r13, 4, 1;
setp.ne.s32	%p74, %r662, %r340;
@%p74 bra BB28_95;

add.s32 %r637, %r18, 2;
mul.wide.u32 %rd881, %r637, 8;
mul.wide.u32 %rd880, %r18, 8;
cvt.u64.u32	%rd444, %r18;
st.shared.f64 [%rd138], %fd31;
cvt.u64.u32	%rd448, %r637;
st.shared.f64 [%rd136], %fd32;
add.s64 %rd452, %rd99, %rd880;
ld.shared.u64 %rd453, [%rd452];
add.s64 %rd454, %rd99, %rd881;
ld.shared.u64 %rd455, [%rd454];
st.shared.u64 [%rd452], %rd455;
st.shared.u64 [%rd454], %rd453;
add.s64 %rd457, %rd100, %rd444;
ld.shared.u8 %rs64, [%rd457];
add.s64 %rd458, %rd100, %rd448;
ld.shared.u8 %rs65, [%rd458];
st.shared.u8 [%rd457], %rs65;
st.shared.u8 [%rd458], %rs64;

BB28_95:
bar.sync 0;
ld.shared.f64 %fd33, [%rd116+8];
ld.shared.f64 %fd34, [%rd116];
setp.leu.f64	%p75, %fd34, %fd33;
@%p75 bra BB28_97;

cvt.u64.u32	%rd462, %r87;
add.s64 %rd464, %rd100, %rd462;
ld.shared.u8 %rs66, [%rd464];
mov.u32 %r663, 1;
setp.ne.s16	%p76, %rs66, 0;
@%p76 bra BB28_98;

BB28_97:
cvt.u64.u32	%rd465, %r87;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u8 %rs67, [%rd467+1];
setp.eq.s16	%p77, %rs67, 0;
selp.u32	%r663, 1, 0, %p77;

BB28_98:
bfe.u32 %r354, %r13, 4, 1;
setp.ne.s32	%p78, %r663, %r354;
@%p78 bra BB28_100;

mul.wide.u32 %rd879, %r87, 8;
cvt.u64.u32	%rd468, %r87;
st.shared.f64 [%rd116], %fd33;
st.shared.f64 [%rd116+8], %fd34;
add.s64 %rd473, %rd99, %rd879;
ld.shared.u64 %rd474, [%rd473];
ld.shared.u64 %rd475, [%rd473+8];
st.shared.u64 [%rd473], %rd475;
st.shared.u64 [%rd473+8], %rd474;
add.s64 %rd477, %rd100, %rd468;
ld.shared.u8 %rs68, [%rd477];
ld.shared.u8 %rs69, [%rd477+1];
st.shared.u8 [%rd477], %rs69;
st.shared.u8 [%rd477+1], %rs68;

BB28_100:
bar.sync 0;
mov.u64 %rd891, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r357, %r13, 31;
sub.s32 %r54, %r87, %r357;
add.s32 %r359, %r54, 32;
mul.wide.u32 %rd478, %r359, 8;
add.s64 %rd480, %rd891, %rd478;
mul.wide.u32 %rd481, %r54, 8;
add.s64 %rd482, %rd891, %rd481;
ld.shared.f64 %fd35, [%rd480];
ld.shared.f64 %fd36, [%rd482];
setp.leu.f64	%p79, %fd36, %fd35;
@%p79 bra BB28_102;

cvt.u64.u32	%rd483, %r54;
add.s64 %rd485, %rd100, %rd483;
ld.shared.u8 %rs70, [%rd485];
mov.u32 %r664, 1;
setp.ne.s16	%p80, %rs70, 0;
@%p80 bra BB28_103;

BB28_102:
add.s32 %r621, %r54, 32;
cvt.u64.u32	%rd486, %r621;
add.s64 %rd488, %rd100, %rd486;
ld.shared.u8 %rs71, [%rd488];
setp.eq.s16	%p81, %rs71, 0;
selp.u32	%r664, 1, 0, %p81;

BB28_103:
bfe.u32 %r371, %r13, 5, 1;
setp.ne.s32	%p82, %r664, %r371;
@%p82 bra BB28_105;

add.s32 %r630, %r54, 32;
mul.wide.u32 %rd873, %r630, 8;
mul.wide.u32 %rd872, %r54, 8;
add.s64 %rd491, %rd99, %rd872;
add.s64 %rd493, %rd99, %rd873;
cvt.u64.u32	%rd494, %r54;
st.shared.f64 [%rd482], %fd35;
cvt.u64.u32	%rd498, %r630;
st.shared.f64 [%rd480], %fd36;
ld.shared.u64 %rd501, [%rd491];
ld.shared.u64 %rd502, [%rd493];
st.shared.u64 [%rd491], %rd502;
st.shared.u64 [%rd493], %rd501;
add.s64 %rd504, %rd100, %rd494;
ld.shared.u8 %rs72, [%rd504];
add.s64 %rd505, %rd100, %rd498;
ld.shared.u8 %rs73, [%rd505];
st.shared.u8 [%rd504], %rs73;
st.shared.u8 [%rd505], %rs72;

BB28_105:
bar.sync 0;
ld.shared.f64 %fd37, [%rd355];
ld.shared.f64 %fd38, [%rd357];
setp.leu.f64	%p83, %fd38, %fd37;
@%p83 bra BB28_107;

cvt.u64.u32	%rd511, %r42;
add.s64 %rd513, %rd100, %rd511;
ld.shared.u8 %rs74, [%rd513];
mov.u32 %r665, 1;
setp.ne.s16	%p84, %rs74, 0;
@%p84 bra BB28_108;

BB28_107:
add.s32 %r622, %r42, 16;
cvt.u64.u32	%rd514, %r622;
add.s64 %rd516, %rd100, %rd514;
ld.shared.u8 %rs75, [%rd516];
setp.eq.s16	%p85, %rs75, 0;
selp.u32	%r665, 1, 0, %p85;

BB28_108:
bfe.u32 %r394, %r13, 5, 1;
setp.ne.s32	%p86, %r665, %r394;
@%p86 bra BB28_110;

add.s32 %r629, %r42, 16;
mul.wide.u32 %rd871, %r629, 8;
mul.wide.u32 %rd870, %r42, 8;
cvt.u64.u32	%rd517, %r42;
st.shared.f64 [%rd357], %fd37;
cvt.u64.u32	%rd521, %r629;
st.shared.f64 [%rd355], %fd38;
add.s64 %rd525, %rd99, %rd870;
ld.shared.u64 %rd526, [%rd525];
add.s64 %rd527, %rd99, %rd871;
ld.shared.u64 %rd528, [%rd527];
st.shared.u64 [%rd525], %rd528;
st.shared.u64 [%rd527], %rd526;
add.s64 %rd530, %rd100, %rd517;
ld.shared.u8 %rs76, [%rd530];
add.s64 %rd531, %rd100, %rd521;
ld.shared.u8 %rs77, [%rd531];
st.shared.u8 [%rd530], %rs77;
st.shared.u8 [%rd531], %rs76;

BB28_110:
bar.sync 0;
ld.shared.f64 %fd39, [%rd256];
ld.shared.f64 %fd40, [%rd258];
setp.leu.f64	%p87, %fd40, %fd39;
@%p87 bra BB28_112;

cvt.u64.u32	%rd537, %r32;
add.s64 %rd539, %rd100, %rd537;
ld.shared.u8 %rs78, [%rd539];
mov.u32 %r666, 1;
setp.ne.s16	%p88, %rs78, 0;
@%p88 bra BB28_113;

BB28_112:
add.s32 %r623, %r32, 8;
cvt.u64.u32	%rd540, %r623;
add.s64 %rd542, %rd100, %rd540;
ld.shared.u8 %rs79, [%rd542];
setp.eq.s16	%p89, %rs79, 0;
selp.u32	%r666, 1, 0, %p89;

BB28_113:
bfe.u32 %r416, %r13, 5, 1;
setp.ne.s32	%p90, %r666, %r416;
@%p90 bra BB28_115;

add.s32 %r628, %r32, 8;
mul.wide.u32 %rd869, %r628, 8;
mul.wide.u32 %rd868, %r32, 8;
cvt.u64.u32	%rd543, %r32;
st.shared.f64 [%rd258], %fd39;
cvt.u64.u32	%rd547, %r628;
st.shared.f64 [%rd256], %fd40;
add.s64 %rd551, %rd99, %rd868;
ld.shared.u64 %rd552, [%rd551];
add.s64 %rd553, %rd99, %rd869;
ld.shared.u64 %rd554, [%rd553];
st.shared.u64 [%rd551], %rd554;
st.shared.u64 [%rd553], %rd552;
add.s64 %rd556, %rd100, %rd543;
ld.shared.u8 %rs80, [%rd556];
add.s64 %rd557, %rd100, %rd547;
ld.shared.u8 %rs81, [%rd557];
st.shared.u8 [%rd556], %rs81;
st.shared.u8 [%rd557], %rs80;

BB28_115:
bar.sync 0;
ld.shared.f64 %fd41, [%rd183];
ld.shared.f64 %fd42, [%rd185];
setp.leu.f64	%p91, %fd42, %fd41;
@%p91 bra BB28_117;

cvt.u64.u32	%rd563, %r24;
add.s64 %rd565, %rd100, %rd563;
ld.shared.u8 %rs82, [%rd565];
mov.u32 %r667, 1;
setp.ne.s16	%p92, %rs82, 0;
@%p92 bra BB28_118;

BB28_117:
add.s32 %r624, %r24, 4;
cvt.u64.u32	%rd566, %r624;
add.s64 %rd568, %rd100, %rd566;
ld.shared.u8 %rs83, [%rd568];
setp.eq.s16	%p93, %rs83, 0;
selp.u32	%r667, 1, 0, %p93;

BB28_118:
bfe.u32 %r438, %r13, 5, 1;
setp.ne.s32	%p94, %r667, %r438;
@%p94 bra BB28_120;

add.s32 %r627, %r24, 4;
mul.wide.u32 %rd867, %r627, 8;
mul.wide.u32 %rd866, %r24, 8;
cvt.u64.u32	%rd569, %r24;
st.shared.f64 [%rd185], %fd41;
cvt.u64.u32	%rd573, %r627;
st.shared.f64 [%rd183], %fd42;
add.s64 %rd577, %rd99, %rd866;
ld.shared.u64 %rd578, [%rd577];
add.s64 %rd579, %rd99, %rd867;
ld.shared.u64 %rd580, [%rd579];
st.shared.u64 [%rd577], %rd580;
st.shared.u64 [%rd579], %rd578;
add.s64 %rd582, %rd100, %rd569;
ld.shared.u8 %rs84, [%rd582];
add.s64 %rd583, %rd100, %rd573;
ld.shared.u8 %rs85, [%rd583];
st.shared.u8 [%rd582], %rs85;
st.shared.u8 [%rd583], %rs84;

BB28_120:
bar.sync 0;
ld.shared.f64 %fd43, [%rd136];
ld.shared.f64 %fd44, [%rd138];
setp.leu.f64	%p95, %fd44, %fd43;
@%p95 bra BB28_122;

cvt.u64.u32	%rd589, %r18;
add.s64 %rd591, %rd100, %rd589;
ld.shared.u8 %rs86, [%rd591];
mov.u32 %r668, 1;
setp.ne.s16	%p96, %rs86, 0;
@%p96 bra BB28_123;

BB28_122:
add.s32 %r625, %r18, 2;
cvt.u64.u32	%rd592, %r625;
add.s64 %rd594, %rd100, %rd592;
ld.shared.u8 %rs87, [%rd594];
setp.eq.s16	%p97, %rs87, 0;
selp.u32	%r668, 1, 0, %p97;

BB28_123:
bfe.u32 %r460, %r13, 5, 1;
setp.ne.s32	%p98, %r668, %r460;
@%p98 bra BB28_125;

add.s32 %r626, %r18, 2;
mul.wide.u32 %rd865, %r626, 8;
mul.wide.u32 %rd864, %r18, 8;
cvt.u64.u32	%rd595, %r18;
st.shared.f64 [%rd138], %fd43;
cvt.u64.u32	%rd599, %r626;
st.shared.f64 [%rd136], %fd44;
add.s64 %rd603, %rd99, %rd864;
ld.shared.u64 %rd604, [%rd603];
add.s64 %rd605, %rd99, %rd865;
ld.shared.u64 %rd606, [%rd605];
st.shared.u64 [%rd603], %rd606;
st.shared.u64 [%rd605], %rd604;
add.s64 %rd608, %rd100, %rd595;
ld.shared.u8 %rs88, [%rd608];
add.s64 %rd609, %rd100, %rd599;
ld.shared.u8 %rs89, [%rd609];
st.shared.u8 [%rd608], %rs89;
st.shared.u8 [%rd609], %rs88;

BB28_125:
bar.sync 0;
ld.shared.f64 %fd45, [%rd116+8];
ld.shared.f64 %fd46, [%rd116];
setp.leu.f64	%p99, %fd46, %fd45;
@%p99 bra BB28_127;

cvt.u64.u32	%rd613, %r87;
add.s64 %rd615, %rd100, %rd613;
ld.shared.u8 %rs90, [%rd615];
mov.u32 %r669, 1;
setp.ne.s16	%p100, %rs90, 0;
@%p100 bra BB28_128;

BB28_127:
cvt.u64.u32	%rd616, %r87;
add.s64 %rd618, %rd100, %rd616;
ld.shared.u8 %rs91, [%rd618+1];
setp.eq.s16	%p101, %rs91, 0;
selp.u32	%r669, 1, 0, %p101;

BB28_128:
bfe.u32 %r474, %r13, 5, 1;
setp.ne.s32	%p102, %r669, %r474;
@%p102 bra BB28_130;

mul.wide.u32 %rd863, %r87, 8;
cvt.u64.u32	%rd619, %r87;
st.shared.f64 [%rd116], %fd45;
st.shared.f64 [%rd116+8], %fd46;
add.s64 %rd624, %rd99, %rd863;
ld.shared.u64 %rd625, [%rd624];
ld.shared.u64 %rd626, [%rd624+8];
st.shared.u64 [%rd624], %rd626;
st.shared.u64 [%rd624+8], %rd625;
add.s64 %rd628, %rd100, %rd619;
ld.shared.u8 %rs92, [%rd628];
ld.shared.u8 %rs93, [%rd628+1];
st.shared.u8 [%rd628], %rs93;
st.shared.u8 [%rd628+1], %rs92;

BB28_130:
bar.sync 0;
mov.u64 %rd892, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r477, %r13, 63;
sub.s32 %r478, %r87, %r477;
add.s32 %r479, %r478, 64;
mul.wide.u32 %rd629, %r479, 8;
add.s64 %rd631, %rd892, %rd629;
mul.wide.u32 %rd632, %r478, 8;
add.s64 %rd633, %rd892, %rd632;
ld.shared.f64 %fd47, [%rd631];
ld.shared.f64 %fd48, [%rd633];
setp.leu.f64	%p103, %fd48, %fd47;
@%p103 bra BB28_132;

cvt.u64.u32	%rd634, %r478;
add.s64 %rd636, %rd100, %rd634;
ld.shared.u8 %rs94, [%rd636];
setp.ne.s16	%p104, %rs94, 0;
@%p104 bra BB28_134;

BB28_132:
add.s32 %r631, %r478, 64;
cvt.u64.u32	%rd637, %r631;
add.s64 %rd639, %rd100, %rd637;
ld.shared.u8 %rs1, [%rd639];
setp.eq.s16	%p105, %rs1, 0;
@%p105 bra BB28_134;

mul.wide.u32 %rd878, %r478, 8;
mov.u64 %rd877, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd876, %rd877, %rd878;
add.s32 %r632, %r478, 64;
mul.wide.u32 %rd845, %r632, 8;
mul.wide.u32 %rd844, %r478, 8;
cvt.u64.u32	%rd640, %r478;
st.shared.f64 [%rd876], %fd47;
st.shared.f64 [%rd631], %fd48;
add.s64 %rd648, %rd99, %rd844;
ld.shared.u64 %rd649, [%rd648];
add.s64 %rd650, %rd99, %rd845;
ld.shared.u64 %rd651, [%rd650];
st.shared.u64 [%rd648], %rd651;
st.shared.u64 [%rd650], %rd649;
add.s64 %rd653, %rd100, %rd640;
ld.shared.u8 %rs95, [%rd653];
st.shared.u8 [%rd653], %rs1;
st.shared.u8 [%rd639], %rs95;

BB28_134:
bar.sync 0;
ld.shared.f64 %fd49, [%rd480];
ld.shared.f64 %fd50, [%rd482];
setp.leu.f64	%p106, %fd50, %fd49;
@%p106 bra BB28_136;

cvt.u64.u32	%rd660, %r54;
add.s64 %rd662, %rd100, %rd660;
ld.shared.u8 %rs96, [%rd662];
setp.ne.s16	%p107, %rs96, 0;
@%p107 bra BB28_138;

BB28_136:
add.s32 %r603, %r54, 32;
cvt.u64.u32	%rd663, %r603;
add.s64 %rd665, %rd100, %rd663;
ld.shared.u8 %rs2, [%rd665];
setp.eq.s16	%p108, %rs2, 0;
@%p108 bra BB28_138;

add.s32 %r604, %r54, 32;
mul.wide.u32 %rd847, %r604, 8;
mul.wide.u32 %rd846, %r54, 8;
cvt.u64.u32	%rd666, %r54;
st.shared.f64 [%rd482], %fd49;
st.shared.f64 [%rd480], %fd50;
add.s64 %rd674, %rd99, %rd846;
ld.shared.u64 %rd675, [%rd674];
add.s64 %rd676, %rd99, %rd847;
ld.shared.u64 %rd677, [%rd676];
st.shared.u64 [%rd674], %rd677;
st.shared.u64 [%rd676], %rd675;
add.s64 %rd679, %rd100, %rd666;
ld.shared.u8 %rs97, [%rd679];
st.shared.u8 [%rd679], %rs2;
st.shared.u8 [%rd665], %rs97;

BB28_138:
bar.sync 0;
ld.shared.f64 %fd51, [%rd355];
ld.shared.f64 %fd52, [%rd357];
setp.leu.f64	%p109, %fd52, %fd51;
@%p109 bra BB28_140;

cvt.u64.u32	%rd686, %r42;
add.s64 %rd688, %rd100, %rd686;
ld.shared.u8 %rs98, [%rd688];
setp.ne.s16	%p110, %rs98, 0;
@%p110 bra BB28_142;

BB28_140:
add.s32 %r605, %r42, 16;
cvt.u64.u32	%rd689, %r605;
add.s64 %rd691, %rd100, %rd689;
ld.shared.u8 %rs3, [%rd691];
setp.eq.s16	%p111, %rs3, 0;
@%p111 bra BB28_142;

add.s32 %r606, %r42, 16;
mul.wide.u32 %rd849, %r606, 8;
mul.wide.u32 %rd848, %r42, 8;
cvt.u64.u32	%rd692, %r42;
st.shared.f64 [%rd357], %fd51;
st.shared.f64 [%rd355], %fd52;
add.s64 %rd700, %rd99, %rd848;
ld.shared.u64 %rd701, [%rd700];
add.s64 %rd702, %rd99, %rd849;
ld.shared.u64 %rd703, [%rd702];
st.shared.u64 [%rd700], %rd703;
st.shared.u64 [%rd702], %rd701;
add.s64 %rd705, %rd100, %rd692;
ld.shared.u8 %rs99, [%rd705];
st.shared.u8 [%rd705], %rs3;
st.shared.u8 [%rd691], %rs99;

BB28_142:
bar.sync 0;
ld.shared.f64 %fd53, [%rd256];
ld.shared.f64 %fd54, [%rd258];
setp.leu.f64	%p112, %fd54, %fd53;
@%p112 bra BB28_144;

cvt.u64.u32	%rd712, %r32;
add.s64 %rd714, %rd100, %rd712;
ld.shared.u8 %rs100, [%rd714];
setp.ne.s16	%p113, %rs100, 0;
@%p113 bra BB28_146;

BB28_144:
add.s32 %r607, %r32, 8;
cvt.u64.u32	%rd715, %r607;
add.s64 %rd717, %rd100, %rd715;
ld.shared.u8 %rs4, [%rd717];
setp.eq.s16	%p114, %rs4, 0;
@%p114 bra BB28_146;

add.s32 %r608, %r32, 8;
mul.wide.u32 %rd851, %r608, 8;
mul.wide.u32 %rd850, %r32, 8;
cvt.u64.u32	%rd718, %r32;
st.shared.f64 [%rd258], %fd53;
st.shared.f64 [%rd256], %fd54;
add.s64 %rd726, %rd99, %rd850;
ld.shared.u64 %rd727, [%rd726];
add.s64 %rd728, %rd99, %rd851;
ld.shared.u64 %rd729, [%rd728];
st.shared.u64 [%rd726], %rd729;
st.shared.u64 [%rd728], %rd727;
add.s64 %rd731, %rd100, %rd718;
ld.shared.u8 %rs101, [%rd731];
st.shared.u8 [%rd731], %rs4;
st.shared.u8 [%rd717], %rs101;

BB28_146:
bar.sync 0;
ld.shared.f64 %fd55, [%rd183];
ld.shared.f64 %fd56, [%rd185];
setp.leu.f64	%p115, %fd56, %fd55;
@%p115 bra BB28_148;

cvt.u64.u32	%rd738, %r24;
add.s64 %rd740, %rd100, %rd738;
ld.shared.u8 %rs102, [%rd740];
setp.ne.s16	%p116, %rs102, 0;
@%p116 bra BB28_150;

BB28_148:
add.s32 %r609, %r24, 4;
cvt.u64.u32	%rd741, %r609;
add.s64 %rd743, %rd100, %rd741;
ld.shared.u8 %rs5, [%rd743];
setp.eq.s16	%p117, %rs5, 0;
@%p117 bra BB28_150;

add.s32 %r610, %r24, 4;
mul.wide.u32 %rd853, %r610, 8;
mul.wide.u32 %rd852, %r24, 8;
cvt.u64.u32	%rd744, %r24;
st.shared.f64 [%rd185], %fd55;
st.shared.f64 [%rd183], %fd56;
add.s64 %rd752, %rd99, %rd852;
ld.shared.u64 %rd753, [%rd752];
add.s64 %rd754, %rd99, %rd853;
ld.shared.u64 %rd755, [%rd754];
st.shared.u64 [%rd752], %rd755;
st.shared.u64 [%rd754], %rd753;
add.s64 %rd757, %rd100, %rd744;
ld.shared.u8 %rs103, [%rd757];
st.shared.u8 [%rd757], %rs5;
st.shared.u8 [%rd743], %rs103;

BB28_150:
bar.sync 0;
ld.shared.f64 %fd57, [%rd136];
ld.shared.f64 %fd58, [%rd138];
setp.leu.f64	%p118, %fd58, %fd57;
@%p118 bra BB28_152;

cvt.u64.u32	%rd764, %r18;
add.s64 %rd766, %rd100, %rd764;
ld.shared.u8 %rs104, [%rd766];
setp.ne.s16	%p119, %rs104, 0;
@%p119 bra BB28_154;

BB28_152:
add.s32 %r611, %r18, 2;
cvt.u64.u32	%rd767, %r611;
add.s64 %rd769, %rd100, %rd767;
ld.shared.u8 %rs6, [%rd769];
setp.eq.s16	%p120, %rs6, 0;
@%p120 bra BB28_154;

add.s32 %r612, %r18, 2;
mul.wide.u32 %rd855, %r612, 8;
mul.wide.u32 %rd854, %r18, 8;
cvt.u64.u32	%rd770, %r18;
st.shared.f64 [%rd138], %fd57;
st.shared.f64 [%rd136], %fd58;
add.s64 %rd778, %rd99, %rd854;
ld.shared.u64 %rd779, [%rd778];
add.s64 %rd780, %rd99, %rd855;
ld.shared.u64 %rd781, [%rd780];
st.shared.u64 [%rd778], %rd781;
st.shared.u64 [%rd780], %rd779;
add.s64 %rd783, %rd100, %rd770;
ld.shared.u8 %rs105, [%rd783];
st.shared.u8 [%rd783], %rs6;
st.shared.u8 [%rd769], %rs105;

BB28_154:
bar.sync 0;
ld.shared.f64 %fd59, [%rd116+8];
ld.shared.f64 %fd60, [%rd116];
setp.leu.f64	%p121, %fd60, %fd59;
@%p121 bra BB28_156;

cvt.u64.u32	%rd788, %r87;
add.s64 %rd790, %rd100, %rd788;
ld.shared.u8 %rs106, [%rd790];
setp.ne.s16	%p122, %rs106, 0;
@%p122 bra BB28_158;

BB28_156:
cvt.u64.u32	%rd791, %r87;
add.s64 %rd793, %rd100, %rd791;
ld.shared.u8 %rs7, [%rd793+1];
setp.eq.s16	%p123, %rs7, 0;
@%p123 bra BB28_158;

mov.u32 %r614, %tid.x;
shl.b32 %r613, %r614, 1;
mul.wide.u32 %rd856, %r613, 8;
st.shared.f64 [%rd116], %fd59;
st.shared.f64 [%rd116+8], %fd60;
add.s64 %rd799, %rd99, %rd856;
ld.shared.u64 %rd800, [%rd799];
ld.shared.u64 %rd801, [%rd799+8];
st.shared.u64 [%rd799], %rd801;
st.shared.u64 [%rd799+8], %rd800;
ld.shared.u8 %rs107, [%rd793];
st.shared.u8 [%rd793], %rs7;
st.shared.u8 [%rd793+1], %rs107;

BB28_158:
mov.u32 %r615, %tid.x;
ld.param.u64 %rd858, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd857, %r615;
setp.lt.u64	%p125, %rd857, %rd858;
bar.sync 0;
@!%p125 bra BB28_160;
bra.uni BB28_159;

BB28_159:
mov.u64 %rd875, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r620, %tid.x;
cvt.s64.s32	%rd862, %r620;
mul.wide.s32 %rd806, %r620, 8;
add.s64 %rd808, %rd875, %rd806;
ld.shared.f64 %fd63, [%rd808];
ld.local.u64 %rd809, [%rd2];
cvta.to.global.u64 %rd810, %rd809;
mul.lo.s64 %rd811, %rd862, %rd54;
add.s64 %rd812, %rd811, %rd25;
shl.b64 %rd813, %rd812, 3;
add.s64 %rd814, %rd810, %rd813;
st.global.f64 [%rd814], %fd63;
add.s64 %rd816, %rd99, %rd806;
ld.shared.u64 %rd817, [%rd816];
ld.local.u64 %rd818, [%rd3];
cvta.to.global.u64 %rd819, %rd818;
mul.lo.s64 %rd820, %rd862, %rd55;
add.s64 %rd821, %rd820, %rd42;
shl.b64 %rd822, %rd821, 3;
add.s64 %rd823, %rd819, %rd822;
st.global.u64 [%rd823], %rd817;

BB28_160:
mov.u32 %r617, %tid.x;
add.s32 %r616, %r617, 64;
ld.param.u64 %rd860, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd859, %r616;
setp.ge.u64	%p126, %rd859, %rd860;
@%p126 bra BB28_162;

mov.u64 %rd874, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r619, %tid.x;
add.s32 %r618, %r619, 64;
cvt.s64.s32	%rd861, %r618;
mul.wide.s32 %rd825, %r619, 8;
add.s64 %rd827, %rd874, %rd825;
ld.shared.f64 %fd64, [%rd827+512];
ld.local.u64 %rd828, [%rd2];
cvta.to.global.u64 %rd829, %rd828;
mul.lo.s64 %rd831, %rd861, %rd54;
add.s64 %rd832, %rd831, %rd25;
shl.b64 %rd833, %rd832, 3;
add.s64 %rd834, %rd829, %rd833;
st.global.f64 [%rd834], %fd64;
add.s64 %rd836, %rd99, %rd825;
ld.shared.u64 %rd837, [%rd836+512];
ld.local.u64 %rd838, [%rd3];
cvta.to.global.u64 %rd839, %rd838;
mul.lo.s64 %rd840, %rd861, %rd55;
add.s64 %rd841, %rd840, %rd42;
shl.b64 %rd842, %rd841, 3;
add.s64 %rd843, %rd839, %rd842;
st.global.u64 [%rd843], %rd837;

BB28_162:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot29[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<127>;
.reg .b16 %rs<108>;
.reg .b32 %r<670>;
.reg .f64 %fd<67>;
.reg .b64 %rd<920>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd919, __local_depot29;
cvta.local.u64 %SP, %rd919;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r645, 0;
mov.pred %p4, 0;
@%p4 bra BB29_2;

BB29_1:
mul.wide.s32 %rd58, %r645, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r645, %r645, 1;
setp.lt.u32	%p5, %r645, 52;
@%p5 bra BB29_1;

BB29_2:
mov.u32 %r646, 0;
@%p4 bra BB29_4;

BB29_3:
mul.wide.s32 %rd62, %r646, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r646, %r646, 1;
setp.lt.u32	%p7, %r646, 52;
@%p7 bra BB29_3;

BB29_4:
mov.u32 %r71, %nctaid.y;
mov.u32 %r72, %ctaid.z;
mov.u32 %r73, %ctaid.y;
mad.lo.s32 %r74, %r71, %r72, %r73;
mov.u32 %r75, %nctaid.x;
mov.u32 %r76, %ctaid.x;
mad.lo.s32 %r77, %r74, %r75, %r76;
cvt.u64.u32	%rd8, %r77;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB29_162;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r647, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r647, 1;
mov.u64 %rd907, %rd8;
mov.u64 %rd915, %rd66;
@%p9 bra BB29_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd893, %rd2, %rd68;
mov.u64 %rd916, 0;
mov.u64 %rd908, %rd8;

BB29_7:
ld.local.u64 %rd14, [%rd893];
or.b64 %rd69, %rd908, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB29_9;
bra.uni BB29_8;

BB29_9:
cvt.u32.u64	%r78, %rd14;
cvt.u32.u64	%r79, %rd908;
div.u32 %r80, %r79, %r78;
rem.u32 %r81, %r79, %r78;
cvt.u64.u32	%rd909, %r80;
cvt.u64.u32	%rd894, %r81;
bra.uni BB29_10;

BB29_8:
div.u64 %rd909, %rd908, %rd14;
rem.u64 %rd894, %rd908, %rd14;

BB29_10:
mov.u64 %rd908, %rd909;
ld.local.u64 %rd71, [%rd893+200];
mul.lo.s64 %rd72, %rd71, %rd894;
add.s64 %rd916, %rd72, %rd916;
add.s64 %rd893, %rd893, -8;
add.s32 %r647, %r647, -1;
setp.gt.s32	%p11, %r647, 0;
mov.u64 %rd901, %rd908;
mov.u64 %rd907, %rd901;
mov.u64 %rd910, %rd916;
mov.u64 %rd915, %rd910;
@%p11 bra BB29_7;

BB29_11:
mov.u64 %rd24, %rd915;
mov.u64 %rd23, %rd907;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r648, %r9, -1;
setp.lt.s32	%p12, %r648, 1;
mov.u64 %rd904, %rd8;
mov.u64 %rd913, %rd66;
@%p12 bra BB29_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd895, %rd3, %rd77;
mov.u64 %rd914, 0;
mov.u64 %rd905, %rd8;

BB29_13:
ld.local.u64 %rd31, [%rd895];
or.b64 %rd78, %rd905, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB29_15;
bra.uni BB29_14;

BB29_15:
cvt.u32.u64	%r82, %rd31;
cvt.u32.u64	%r83, %rd905;
div.u32 %r84, %r83, %r82;
rem.u32 %r85, %r83, %r82;
cvt.u64.u32	%rd906, %r84;
cvt.u64.u32	%rd896, %r85;
bra.uni BB29_16;

BB29_14:
div.u64 %rd906, %rd905, %rd31;
rem.u64 %rd896, %rd905, %rd31;

BB29_16:
mov.u64 %rd905, %rd906;
ld.local.u64 %rd80, [%rd895+200];
mul.lo.s64 %rd81, %rd80, %rd896;
add.s64 %rd914, %rd81, %rd914;
add.s64 %rd895, %rd895, -8;
add.s32 %r648, %r648, -1;
setp.gt.s32	%p14, %r648, 0;
mov.u64 %rd904, %rd905;
mov.u64 %rd913, %rd914;
@%p14 bra BB29_13;

BB29_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd904;
add.s64 %rd42, %rd83, %rd913;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB29_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 3;
add.s64 %rd89, %rd85, %rd88;
ld.global.f64 %fd65, [%rd89];

BB29_19:
mov.u64 %rd917, 0;
@%p15 bra BB29_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd917, [%rd96];

BB29_21:
add.s32 %r86, %r13, 64;
selp.u16	%rs8, 1, 0, %p1;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.f64 [%rd46], %fd65;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd99, %rd97;
st.shared.u64 [%rd47], %rd917;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd100, %rd43;
st.shared.u8 [%rd48], %rs8;
cvt.s64.s32	%rd49, %r86;
setp.lt.u64	%p2, %rd49, %rd53;
mov.f64 %fd66, 0d0000000000000000;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB29_23;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mul.lo.s64 %rd103, %rd49, %rd54;
add.s64 %rd104, %rd103, %rd25;
shl.b64 %rd105, %rd104, 3;
add.s64 %rd106, %rd102, %rd105;
ld.global.f64 %fd66, [%rd106];

BB29_23:
mov.u64 %rd918, 0;
@%p17 bra BB29_25;

ld.local.u64 %rd108, [%rd3];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd49, %rd55;
add.s64 %rd111, %rd110, %rd42;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd113, %rd109, %rd112;
ld.global.u64 %rd918, [%rd113];

BB29_25:
selp.u16	%rs9, 1, 0, %p2;
st.shared.f64 [%rd46+512], %fd66;
st.shared.u64 [%rd47+512], %rd918;
st.shared.u8 [%rd48+64], %rs9;
bar.sync 0;
shl.b32 %r87, %r13, 1;
mul.wide.u32 %rd114, %r87, 8;
add.s64 %rd116, %rd98, %rd114;
ld.shared.f64 %fd5, [%rd116+8];
ld.shared.f64 %fd6, [%rd116];
setp.geu.f64	%p19, %fd6, %fd5;
@%p19 bra BB29_27;

cvt.u64.u32	%rd117, %r87;
add.s64 %rd119, %rd100, %rd117;
ld.shared.u8 %rs10, [%rd119];
mov.u32 %r649, 1;
setp.ne.s16	%p20, %rs10, 0;
@%p20 bra BB29_28;

BB29_27:
cvt.u64.u32	%rd120, %r87;
add.s64 %rd122, %rd100, %rd120;
ld.shared.u8 %rs11, [%rd122+1];
setp.eq.s16	%p21, %rs11, 0;
selp.u32	%r649, 1, 0, %p21;

BB29_28:
and.b32 %r93, %r13, 1;
setp.ne.s32	%p22, %r649, %r93;
@%p22 bra BB29_30;

add.s64 %rd125, %rd99, %rd114;
cvt.u64.u32	%rd126, %r87;
st.shared.f64 [%rd116], %fd5;
st.shared.f64 [%rd116+8], %fd6;
ld.shared.u64 %rd130, [%rd125];
ld.shared.u64 %rd131, [%rd125+8];
st.shared.u64 [%rd125], %rd131;
st.shared.u64 [%rd125+8], %rd130;
add.s64 %rd133, %rd100, %rd126;
ld.shared.u8 %rs12, [%rd133];
ld.shared.u8 %rs13, [%rd133+1];
st.shared.u8 [%rd133], %rs13;
st.shared.u8 [%rd133+1], %rs12;

BB29_30:
bar.sync 0;
sub.s32 %r18, %r87, %r93;
add.s32 %r99, %r18, 2;
mul.wide.u32 %rd134, %r99, 8;
add.s64 %rd136, %rd98, %rd134;
mul.wide.u32 %rd137, %r18, 8;
add.s64 %rd138, %rd98, %rd137;
ld.shared.f64 %fd7, [%rd136];
ld.shared.f64 %fd8, [%rd138];
setp.geu.f64	%p23, %fd8, %fd7;
@%p23 bra BB29_32;

cvt.u64.u32	%rd139, %r18;
add.s64 %rd141, %rd100, %rd139;
ld.shared.u8 %rs14, [%rd141];
mov.u32 %r650, 1;
setp.ne.s16	%p24, %rs14, 0;
@%p24 bra BB29_33;

BB29_32:
cvt.u64.u32	%rd142, %r99;
add.s64 %rd144, %rd100, %rd142;
ld.shared.u8 %rs15, [%rd144];
setp.eq.s16	%p25, %rs15, 0;
selp.u32	%r650, 1, 0, %p25;

BB29_33:
bfe.u32 %r111, %r13, 1, 1;
setp.ne.s32	%p26, %r650, %r111;
@%p26 bra BB29_35;

add.s64 %rd147, %rd99, %rd137;
add.s64 %rd149, %rd99, %rd134;
cvt.u64.u32	%rd150, %r18;
st.shared.f64 [%rd138], %fd7;
cvt.u64.u32	%rd154, %r99;
st.shared.f64 [%rd136], %fd8;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd100, %rd150;
ld.shared.u8 %rs16, [%rd160];
add.s64 %rd161, %rd100, %rd154;
ld.shared.u8 %rs17, [%rd161];
st.shared.u8 [%rd160], %rs17;
st.shared.u8 [%rd161], %rs16;

BB29_35:
bar.sync 0;
ld.shared.f64 %fd9, [%rd116+8];
ld.shared.f64 %fd10, [%rd116];
setp.geu.f64	%p27, %fd10, %fd9;
@%p27 bra BB29_37;

cvt.u64.u32	%rd165, %r87;
add.s64 %rd167, %rd100, %rd165;
ld.shared.u8 %rs18, [%rd167];
mov.u32 %r651, 1;
setp.ne.s16	%p28, %rs18, 0;
@%p28 bra BB29_38;

BB29_37:
cvt.u64.u32	%rd168, %r87;
add.s64 %rd170, %rd100, %rd168;
ld.shared.u8 %rs19, [%rd170+1];
setp.eq.s16	%p29, %rs19, 0;
selp.u32	%r651, 1, 0, %p29;

BB29_38:
bfe.u32 %r126, %r13, 1, 1;
setp.ne.s32	%p30, %r651, %r126;
@%p30 bra BB29_40;

cvt.u64.u32	%rd171, %r87;
st.shared.f64 [%rd116], %fd9;
st.shared.f64 [%rd116+8], %fd10;
add.s64 %rd176, %rd99, %rd114;
ld.shared.u64 %rd177, [%rd176];
ld.shared.u64 %rd178, [%rd176+8];
st.shared.u64 [%rd176], %rd178;
st.shared.u64 [%rd176+8], %rd177;
add.s64 %rd180, %rd100, %rd171;
ld.shared.u8 %rs20, [%rd180];
ld.shared.u8 %rs21, [%rd180+1];
st.shared.u8 [%rd180], %rs21;
st.shared.u8 [%rd180+1], %rs20;

BB29_40:
bar.sync 0;
and.b32 %r129, %r13, 3;
sub.s32 %r24, %r87, %r129;
add.s32 %r131, %r24, 4;
mul.wide.u32 %rd181, %r131, 8;
add.s64 %rd183, %rd98, %rd181;
mul.wide.u32 %rd184, %r24, 8;
add.s64 %rd185, %rd98, %rd184;
ld.shared.f64 %fd11, [%rd183];
ld.shared.f64 %fd12, [%rd185];
setp.geu.f64	%p31, %fd12, %fd11;
@%p31 bra BB29_42;

cvt.u64.u32	%rd186, %r24;
add.s64 %rd188, %rd100, %rd186;
ld.shared.u8 %rs22, [%rd188];
mov.u32 %r652, 1;
setp.ne.s16	%p32, %rs22, 0;
@%p32 bra BB29_43;

BB29_42:
cvt.u64.u32	%rd189, %r131;
add.s64 %rd191, %rd100, %rd189;
ld.shared.u8 %rs23, [%rd191];
setp.eq.s16	%p33, %rs23, 0;
selp.u32	%r652, 1, 0, %p33;

BB29_43:
bfe.u32 %r143, %r13, 2, 1;
setp.ne.s32	%p34, %r652, %r143;
@%p34 bra BB29_45;

add.s64 %rd194, %rd99, %rd184;
add.s64 %rd196, %rd99, %rd181;
cvt.u64.u32	%rd197, %r24;
st.shared.f64 [%rd185], %fd11;
cvt.u64.u32	%rd201, %r131;
st.shared.f64 [%rd183], %fd12;
ld.shared.u64 %rd204, [%rd194];
ld.shared.u64 %rd205, [%rd196];
st.shared.u64 [%rd194], %rd205;
st.shared.u64 [%rd196], %rd204;
add.s64 %rd207, %rd100, %rd197;
ld.shared.u8 %rs24, [%rd207];
add.s64 %rd208, %rd100, %rd201;
ld.shared.u8 %rs25, [%rd208];
st.shared.u8 [%rd207], %rs25;
st.shared.u8 [%rd208], %rs24;

BB29_45:
bar.sync 0;
ld.shared.f64 %fd13, [%rd136];
ld.shared.f64 %fd14, [%rd138];
setp.geu.f64	%p35, %fd14, %fd13;
@%p35 bra BB29_47;

cvt.u64.u32	%rd214, %r18;
add.s64 %rd216, %rd100, %rd214;
ld.shared.u8 %rs26, [%rd216];
mov.u32 %r653, 1;
setp.ne.s16	%p36, %rs26, 0;
@%p36 bra BB29_48;

BB29_47:
cvt.u64.u32	%rd217, %r99;
add.s64 %rd219, %rd100, %rd217;
ld.shared.u8 %rs27, [%rd219];
setp.eq.s16	%p37, %rs27, 0;
selp.u32	%r653, 1, 0, %p37;

BB29_48:
bfe.u32 %r166, %r13, 2, 1;
setp.ne.s32	%p38, %r653, %r166;
@%p38 bra BB29_50;

cvt.u64.u32	%rd220, %r18;
st.shared.f64 [%rd138], %fd13;
cvt.u64.u32	%rd224, %r99;
st.shared.f64 [%rd136], %fd14;
add.s64 %rd228, %rd99, %rd137;
ld.shared.u64 %rd229, [%rd228];
add.s64 %rd230, %rd99, %rd134;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd228], %rd231;
st.shared.u64 [%rd230], %rd229;
add.s64 %rd233, %rd100, %rd220;
ld.shared.u8 %rs28, [%rd233];
add.s64 %rd234, %rd100, %rd224;
ld.shared.u8 %rs29, [%rd234];
st.shared.u8 [%rd233], %rs29;
st.shared.u8 [%rd234], %rs28;

BB29_50:
bar.sync 0;
ld.shared.f64 %fd15, [%rd116+8];
ld.shared.f64 %fd16, [%rd116];
setp.geu.f64	%p39, %fd16, %fd15;
@%p39 bra BB29_52;

cvt.u64.u32	%rd238, %r87;
add.s64 %rd240, %rd100, %rd238;
ld.shared.u8 %rs30, [%rd240];
mov.u32 %r654, 1;
setp.ne.s16	%p40, %rs30, 0;
@%p40 bra BB29_53;

BB29_52:
cvt.u64.u32	%rd241, %r87;
add.s64 %rd243, %rd100, %rd241;
ld.shared.u8 %rs31, [%rd243+1];
setp.eq.s16	%p41, %rs31, 0;
selp.u32	%r654, 1, 0, %p41;

BB29_53:
bfe.u32 %r180, %r13, 2, 1;
setp.ne.s32	%p42, %r654, %r180;
@%p42 bra BB29_55;

cvt.u64.u32	%rd244, %r87;
st.shared.f64 [%rd116], %fd15;
st.shared.f64 [%rd116+8], %fd16;
add.s64 %rd249, %rd99, %rd114;
ld.shared.u64 %rd250, [%rd249];
ld.shared.u64 %rd251, [%rd249+8];
st.shared.u64 [%rd249], %rd251;
st.shared.u64 [%rd249+8], %rd250;
add.s64 %rd253, %rd100, %rd244;
ld.shared.u8 %rs32, [%rd253];
ld.shared.u8 %rs33, [%rd253+1];
st.shared.u8 [%rd253], %rs33;
st.shared.u8 [%rd253+1], %rs32;

BB29_55:
bar.sync 0;
and.b32 %r183, %r13, 7;
sub.s32 %r32, %r87, %r183;
add.s32 %r185, %r32, 8;
mul.wide.u32 %rd254, %r185, 8;
add.s64 %rd256, %rd98, %rd254;
mul.wide.u32 %rd257, %r32, 8;
add.s64 %rd258, %rd98, %rd257;
ld.shared.f64 %fd17, [%rd256];
ld.shared.f64 %fd18, [%rd258];
setp.geu.f64	%p43, %fd18, %fd17;
@%p43 bra BB29_57;

cvt.u64.u32	%rd259, %r32;
add.s64 %rd261, %rd100, %rd259;
ld.shared.u8 %rs34, [%rd261];
mov.u32 %r655, 1;
setp.ne.s16	%p44, %rs34, 0;
@%p44 bra BB29_58;

BB29_57:
cvt.u64.u32	%rd262, %r185;
add.s64 %rd264, %rd100, %rd262;
ld.shared.u8 %rs35, [%rd264];
setp.eq.s16	%p45, %rs35, 0;
selp.u32	%r655, 1, 0, %p45;

BB29_58:
bfe.u32 %r197, %r13, 3, 1;
setp.ne.s32	%p46, %r655, %r197;
@%p46 bra BB29_60;

mul.wide.u32 %rd890, %r32, 8;
add.s64 %rd267, %rd99, %rd890;
add.s64 %rd269, %rd99, %rd254;
cvt.u64.u32	%rd270, %r32;
st.shared.f64 [%rd258], %fd17;
cvt.u64.u32	%rd274, %r185;
st.shared.f64 [%rd256], %fd18;
ld.shared.u64 %rd277, [%rd267];
ld.shared.u64 %rd278, [%rd269];
st.shared.u64 [%rd267], %rd278;
st.shared.u64 [%rd269], %rd277;
add.s64 %rd280, %rd100, %rd270;
ld.shared.u8 %rs36, [%rd280];
add.s64 %rd281, %rd100, %rd274;
ld.shared.u8 %rs37, [%rd281];
st.shared.u8 [%rd280], %rs37;
st.shared.u8 [%rd281], %rs36;

BB29_60:
bar.sync 0;
ld.shared.f64 %fd19, [%rd183];
ld.shared.f64 %fd20, [%rd185];
setp.geu.f64	%p47, %fd20, %fd19;
@%p47 bra BB29_62;

cvt.u64.u32	%rd287, %r24;
add.s64 %rd289, %rd100, %rd287;
ld.shared.u8 %rs38, [%rd289];
mov.u32 %r656, 1;
setp.ne.s16	%p48, %rs38, 0;
@%p48 bra BB29_63;

BB29_62:
add.s32 %r641, %r24, 4;
cvt.u64.u32	%rd290, %r641;
add.s64 %rd292, %rd100, %rd290;
ld.shared.u8 %rs39, [%rd292];
setp.eq.s16	%p49, %rs39, 0;
selp.u32	%r656, 1, 0, %p49;

BB29_63:
bfe.u32 %r220, %r13, 3, 1;
setp.ne.s32	%p50, %r656, %r220;
@%p50 bra BB29_65;

mul.wide.u32 %rd889, %r24, 8;
add.s32 %r644, %r24, 4;
cvt.u64.u32	%rd293, %r24;
st.shared.f64 [%rd185], %fd19;
cvt.u64.u32	%rd297, %r644;
st.shared.f64 [%rd183], %fd20;
add.s64 %rd301, %rd99, %rd889;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd99, %rd181;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd100, %rd293;
ld.shared.u8 %rs40, [%rd306];
add.s64 %rd307, %rd100, %rd297;
ld.shared.u8 %rs41, [%rd307];
st.shared.u8 [%rd306], %rs41;
st.shared.u8 [%rd307], %rs40;

BB29_65:
bar.sync 0;
ld.shared.f64 %fd21, [%rd136];
ld.shared.f64 %fd22, [%rd138];
setp.geu.f64	%p51, %fd22, %fd21;
@%p51 bra BB29_67;

cvt.u64.u32	%rd313, %r18;
add.s64 %rd315, %rd100, %rd313;
ld.shared.u8 %rs42, [%rd315];
mov.u32 %r657, 1;
setp.ne.s16	%p52, %rs42, 0;
@%p52 bra BB29_68;

BB29_67:
add.s32 %r642, %r18, 2;
cvt.u64.u32	%rd316, %r642;
add.s64 %rd318, %rd100, %rd316;
ld.shared.u8 %rs43, [%rd318];
setp.eq.s16	%p53, %rs43, 0;
selp.u32	%r657, 1, 0, %p53;

BB29_68:
bfe.u32 %r242, %r13, 3, 1;
setp.ne.s32	%p54, %r657, %r242;
@%p54 bra BB29_70;

mul.wide.u32 %rd888, %r18, 8;
add.s32 %r643, %r18, 2;
cvt.u64.u32	%rd319, %r18;
st.shared.f64 [%rd138], %fd21;
cvt.u64.u32	%rd323, %r643;
st.shared.f64 [%rd136], %fd22;
add.s64 %rd327, %rd99, %rd888;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd99, %rd134;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd100, %rd319;
ld.shared.u8 %rs44, [%rd332];
add.s64 %rd333, %rd100, %rd323;
ld.shared.u8 %rs45, [%rd333];
st.shared.u8 [%rd332], %rs45;
st.shared.u8 [%rd333], %rs44;

BB29_70:
bar.sync 0;
ld.shared.f64 %fd23, [%rd116+8];
ld.shared.f64 %fd24, [%rd116];
setp.geu.f64	%p55, %fd24, %fd23;
@%p55 bra BB29_72;

cvt.u64.u32	%rd337, %r87;
add.s64 %rd339, %rd100, %rd337;
ld.shared.u8 %rs46, [%rd339];
mov.u32 %r658, 1;
setp.ne.s16	%p56, %rs46, 0;
@%p56 bra BB29_73;

BB29_72:
cvt.u64.u32	%rd340, %r87;
add.s64 %rd342, %rd100, %rd340;
ld.shared.u8 %rs47, [%rd342+1];
setp.eq.s16	%p57, %rs47, 0;
selp.u32	%r658, 1, 0, %p57;

BB29_73:
bfe.u32 %r256, %r13, 3, 1;
setp.ne.s32	%p58, %r658, %r256;
@%p58 bra BB29_75;

mul.wide.u32 %rd887, %r87, 8;
cvt.u64.u32	%rd343, %r87;
st.shared.f64 [%rd116], %fd23;
st.shared.f64 [%rd116+8], %fd24;
add.s64 %rd348, %rd99, %rd887;
ld.shared.u64 %rd349, [%rd348];
ld.shared.u64 %rd350, [%rd348+8];
st.shared.u64 [%rd348], %rd350;
st.shared.u64 [%rd348+8], %rd349;
add.s64 %rd352, %rd100, %rd343;
ld.shared.u8 %rs48, [%rd352];
ld.shared.u8 %rs49, [%rd352+1];
st.shared.u8 [%rd352], %rs49;
st.shared.u8 [%rd352+1], %rs48;

BB29_75:
bar.sync 0;
and.b32 %r259, %r13, 15;
sub.s32 %r42, %r87, %r259;
add.s32 %r261, %r42, 16;
mul.wide.u32 %rd353, %r261, 8;
add.s64 %rd355, %rd98, %rd353;
mul.wide.u32 %rd356, %r42, 8;
add.s64 %rd357, %rd98, %rd356;
ld.shared.f64 %fd25, [%rd355];
ld.shared.f64 %fd26, [%rd357];
setp.geu.f64	%p59, %fd26, %fd25;
@%p59 bra BB29_77;

cvt.u64.u32	%rd358, %r42;
add.s64 %rd360, %rd100, %rd358;
ld.shared.u8 %rs50, [%rd360];
mov.u32 %r659, 1;
setp.ne.s16	%p60, %rs50, 0;
@%p60 bra BB29_78;

BB29_77:
add.s32 %r633, %r42, 16;
cvt.u64.u32	%rd361, %r633;
add.s64 %rd363, %rd100, %rd361;
ld.shared.u8 %rs51, [%rd363];
setp.eq.s16	%p61, %rs51, 0;
selp.u32	%r659, 1, 0, %p61;

BB29_78:
bfe.u32 %r273, %r13, 4, 1;
setp.ne.s32	%p62, %r659, %r273;
@%p62 bra BB29_80;

mul.wide.u32 %rd886, %r42, 8;
add.s32 %r640, %r42, 16;
add.s64 %rd366, %rd99, %rd886;
add.s64 %rd368, %rd99, %rd353;
cvt.u64.u32	%rd369, %r42;
st.shared.f64 [%rd357], %fd25;
cvt.u64.u32	%rd373, %r640;
st.shared.f64 [%rd355], %fd26;
ld.shared.u64 %rd376, [%rd366];
ld.shared.u64 %rd377, [%rd368];
st.shared.u64 [%rd366], %rd377;
st.shared.u64 [%rd368], %rd376;
add.s64 %rd379, %rd100, %rd369;
ld.shared.u8 %rs52, [%rd379];
add.s64 %rd380, %rd100, %rd373;
ld.shared.u8 %rs53, [%rd380];
st.shared.u8 [%rd379], %rs53;
st.shared.u8 [%rd380], %rs52;

BB29_80:
bar.sync 0;
ld.shared.f64 %fd27, [%rd256];
ld.shared.f64 %fd28, [%rd258];
setp.geu.f64	%p63, %fd28, %fd27;
@%p63 bra BB29_82;

cvt.u64.u32	%rd386, %r32;
add.s64 %rd388, %rd100, %rd386;
ld.shared.u8 %rs54, [%rd388];
mov.u32 %r660, 1;
setp.ne.s16	%p64, %rs54, 0;
@%p64 bra BB29_83;

BB29_82:
add.s32 %r634, %r32, 8;
cvt.u64.u32	%rd389, %r634;
add.s64 %rd391, %rd100, %rd389;
ld.shared.u8 %rs55, [%rd391];
setp.eq.s16	%p65, %rs55, 0;
selp.u32	%r660, 1, 0, %p65;

BB29_83:
bfe.u32 %r296, %r13, 4, 1;
setp.ne.s32	%p66, %r660, %r296;
@%p66 bra BB29_85;

add.s32 %r639, %r32, 8;
mul.wide.u32 %rd885, %r639, 8;
mul.wide.u32 %rd884, %r32, 8;
cvt.u64.u32	%rd392, %r32;
st.shared.f64 [%rd258], %fd27;
cvt.u64.u32	%rd396, %r639;
st.shared.f64 [%rd256], %fd28;
add.s64 %rd400, %rd99, %rd884;
ld.shared.u64 %rd401, [%rd400];
add.s64 %rd402, %rd99, %rd885;
ld.shared.u64 %rd403, [%rd402];
st.shared.u64 [%rd400], %rd403;
st.shared.u64 [%rd402], %rd401;
add.s64 %rd405, %rd100, %rd392;
ld.shared.u8 %rs56, [%rd405];
add.s64 %rd406, %rd100, %rd396;
ld.shared.u8 %rs57, [%rd406];
st.shared.u8 [%rd405], %rs57;
st.shared.u8 [%rd406], %rs56;

BB29_85:
bar.sync 0;
ld.shared.f64 %fd29, [%rd183];
ld.shared.f64 %fd30, [%rd185];
setp.geu.f64	%p67, %fd30, %fd29;
@%p67 bra BB29_87;

cvt.u64.u32	%rd412, %r24;
add.s64 %rd414, %rd100, %rd412;
ld.shared.u8 %rs58, [%rd414];
mov.u32 %r661, 1;
setp.ne.s16	%p68, %rs58, 0;
@%p68 bra BB29_88;

BB29_87:
add.s32 %r635, %r24, 4;
cvt.u64.u32	%rd415, %r635;
add.s64 %rd417, %rd100, %rd415;
ld.shared.u8 %rs59, [%rd417];
setp.eq.s16	%p69, %rs59, 0;
selp.u32	%r661, 1, 0, %p69;

BB29_88:
bfe.u32 %r318, %r13, 4, 1;
setp.ne.s32	%p70, %r661, %r318;
@%p70 bra BB29_90;

add.s32 %r638, %r24, 4;
mul.wide.u32 %rd883, %r638, 8;
mul.wide.u32 %rd882, %r24, 8;
cvt.u64.u32	%rd418, %r24;
st.shared.f64 [%rd185], %fd29;
cvt.u64.u32	%rd422, %r638;
st.shared.f64 [%rd183], %fd30;
add.s64 %rd426, %rd99, %rd882;
ld.shared.u64 %rd427, [%rd426];
add.s64 %rd428, %rd99, %rd883;
ld.shared.u64 %rd429, [%rd428];
st.shared.u64 [%rd426], %rd429;
st.shared.u64 [%rd428], %rd427;
add.s64 %rd431, %rd100, %rd418;
ld.shared.u8 %rs60, [%rd431];
add.s64 %rd432, %rd100, %rd422;
ld.shared.u8 %rs61, [%rd432];
st.shared.u8 [%rd431], %rs61;
st.shared.u8 [%rd432], %rs60;

BB29_90:
bar.sync 0;
ld.shared.f64 %fd31, [%rd136];
ld.shared.f64 %fd32, [%rd138];
setp.geu.f64	%p71, %fd32, %fd31;
@%p71 bra BB29_92;

cvt.u64.u32	%rd438, %r18;
add.s64 %rd440, %rd100, %rd438;
ld.shared.u8 %rs62, [%rd440];
mov.u32 %r662, 1;
setp.ne.s16	%p72, %rs62, 0;
@%p72 bra BB29_93;

BB29_92:
add.s32 %r636, %r18, 2;
cvt.u64.u32	%rd441, %r636;
add.s64 %rd443, %rd100, %rd441;
ld.shared.u8 %rs63, [%rd443];
setp.eq.s16	%p73, %rs63, 0;
selp.u32	%r662, 1, 0, %p73;

BB29_93:
bfe.u32 %r340, %r13, 4, 1;
setp.ne.s32	%p74, %r662, %r340;
@%p74 bra BB29_95;

add.s32 %r637, %r18, 2;
mul.wide.u32 %rd881, %r637, 8;
mul.wide.u32 %rd880, %r18, 8;
cvt.u64.u32	%rd444, %r18;
st.shared.f64 [%rd138], %fd31;
cvt.u64.u32	%rd448, %r637;
st.shared.f64 [%rd136], %fd32;
add.s64 %rd452, %rd99, %rd880;
ld.shared.u64 %rd453, [%rd452];
add.s64 %rd454, %rd99, %rd881;
ld.shared.u64 %rd455, [%rd454];
st.shared.u64 [%rd452], %rd455;
st.shared.u64 [%rd454], %rd453;
add.s64 %rd457, %rd100, %rd444;
ld.shared.u8 %rs64, [%rd457];
add.s64 %rd458, %rd100, %rd448;
ld.shared.u8 %rs65, [%rd458];
st.shared.u8 [%rd457], %rs65;
st.shared.u8 [%rd458], %rs64;

BB29_95:
bar.sync 0;
ld.shared.f64 %fd33, [%rd116+8];
ld.shared.f64 %fd34, [%rd116];
setp.geu.f64	%p75, %fd34, %fd33;
@%p75 bra BB29_97;

cvt.u64.u32	%rd462, %r87;
add.s64 %rd464, %rd100, %rd462;
ld.shared.u8 %rs66, [%rd464];
mov.u32 %r663, 1;
setp.ne.s16	%p76, %rs66, 0;
@%p76 bra BB29_98;

BB29_97:
cvt.u64.u32	%rd465, %r87;
add.s64 %rd467, %rd100, %rd465;
ld.shared.u8 %rs67, [%rd467+1];
setp.eq.s16	%p77, %rs67, 0;
selp.u32	%r663, 1, 0, %p77;

BB29_98:
bfe.u32 %r354, %r13, 4, 1;
setp.ne.s32	%p78, %r663, %r354;
@%p78 bra BB29_100;

mul.wide.u32 %rd879, %r87, 8;
cvt.u64.u32	%rd468, %r87;
st.shared.f64 [%rd116], %fd33;
st.shared.f64 [%rd116+8], %fd34;
add.s64 %rd473, %rd99, %rd879;
ld.shared.u64 %rd474, [%rd473];
ld.shared.u64 %rd475, [%rd473+8];
st.shared.u64 [%rd473], %rd475;
st.shared.u64 [%rd473+8], %rd474;
add.s64 %rd477, %rd100, %rd468;
ld.shared.u8 %rs68, [%rd477];
ld.shared.u8 %rs69, [%rd477+1];
st.shared.u8 [%rd477], %rs69;
st.shared.u8 [%rd477+1], %rs68;

BB29_100:
bar.sync 0;
mov.u64 %rd891, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r357, %r13, 31;
sub.s32 %r54, %r87, %r357;
add.s32 %r359, %r54, 32;
mul.wide.u32 %rd478, %r359, 8;
add.s64 %rd480, %rd891, %rd478;
mul.wide.u32 %rd481, %r54, 8;
add.s64 %rd482, %rd891, %rd481;
ld.shared.f64 %fd35, [%rd480];
ld.shared.f64 %fd36, [%rd482];
setp.geu.f64	%p79, %fd36, %fd35;
@%p79 bra BB29_102;

cvt.u64.u32	%rd483, %r54;
add.s64 %rd485, %rd100, %rd483;
ld.shared.u8 %rs70, [%rd485];
mov.u32 %r664, 1;
setp.ne.s16	%p80, %rs70, 0;
@%p80 bra BB29_103;

BB29_102:
add.s32 %r621, %r54, 32;
cvt.u64.u32	%rd486, %r621;
add.s64 %rd488, %rd100, %rd486;
ld.shared.u8 %rs71, [%rd488];
setp.eq.s16	%p81, %rs71, 0;
selp.u32	%r664, 1, 0, %p81;

BB29_103:
bfe.u32 %r371, %r13, 5, 1;
setp.ne.s32	%p82, %r664, %r371;
@%p82 bra BB29_105;

add.s32 %r630, %r54, 32;
mul.wide.u32 %rd873, %r630, 8;
mul.wide.u32 %rd872, %r54, 8;
add.s64 %rd491, %rd99, %rd872;
add.s64 %rd493, %rd99, %rd873;
cvt.u64.u32	%rd494, %r54;
st.shared.f64 [%rd482], %fd35;
cvt.u64.u32	%rd498, %r630;
st.shared.f64 [%rd480], %fd36;
ld.shared.u64 %rd501, [%rd491];
ld.shared.u64 %rd502, [%rd493];
st.shared.u64 [%rd491], %rd502;
st.shared.u64 [%rd493], %rd501;
add.s64 %rd504, %rd100, %rd494;
ld.shared.u8 %rs72, [%rd504];
add.s64 %rd505, %rd100, %rd498;
ld.shared.u8 %rs73, [%rd505];
st.shared.u8 [%rd504], %rs73;
st.shared.u8 [%rd505], %rs72;

BB29_105:
bar.sync 0;
ld.shared.f64 %fd37, [%rd355];
ld.shared.f64 %fd38, [%rd357];
setp.geu.f64	%p83, %fd38, %fd37;
@%p83 bra BB29_107;

cvt.u64.u32	%rd511, %r42;
add.s64 %rd513, %rd100, %rd511;
ld.shared.u8 %rs74, [%rd513];
mov.u32 %r665, 1;
setp.ne.s16	%p84, %rs74, 0;
@%p84 bra BB29_108;

BB29_107:
add.s32 %r622, %r42, 16;
cvt.u64.u32	%rd514, %r622;
add.s64 %rd516, %rd100, %rd514;
ld.shared.u8 %rs75, [%rd516];
setp.eq.s16	%p85, %rs75, 0;
selp.u32	%r665, 1, 0, %p85;

BB29_108:
bfe.u32 %r394, %r13, 5, 1;
setp.ne.s32	%p86, %r665, %r394;
@%p86 bra BB29_110;

add.s32 %r629, %r42, 16;
mul.wide.u32 %rd871, %r629, 8;
mul.wide.u32 %rd870, %r42, 8;
cvt.u64.u32	%rd517, %r42;
st.shared.f64 [%rd357], %fd37;
cvt.u64.u32	%rd521, %r629;
st.shared.f64 [%rd355], %fd38;
add.s64 %rd525, %rd99, %rd870;
ld.shared.u64 %rd526, [%rd525];
add.s64 %rd527, %rd99, %rd871;
ld.shared.u64 %rd528, [%rd527];
st.shared.u64 [%rd525], %rd528;
st.shared.u64 [%rd527], %rd526;
add.s64 %rd530, %rd100, %rd517;
ld.shared.u8 %rs76, [%rd530];
add.s64 %rd531, %rd100, %rd521;
ld.shared.u8 %rs77, [%rd531];
st.shared.u8 [%rd530], %rs77;
st.shared.u8 [%rd531], %rs76;

BB29_110:
bar.sync 0;
ld.shared.f64 %fd39, [%rd256];
ld.shared.f64 %fd40, [%rd258];
setp.geu.f64	%p87, %fd40, %fd39;
@%p87 bra BB29_112;

cvt.u64.u32	%rd537, %r32;
add.s64 %rd539, %rd100, %rd537;
ld.shared.u8 %rs78, [%rd539];
mov.u32 %r666, 1;
setp.ne.s16	%p88, %rs78, 0;
@%p88 bra BB29_113;

BB29_112:
add.s32 %r623, %r32, 8;
cvt.u64.u32	%rd540, %r623;
add.s64 %rd542, %rd100, %rd540;
ld.shared.u8 %rs79, [%rd542];
setp.eq.s16	%p89, %rs79, 0;
selp.u32	%r666, 1, 0, %p89;

BB29_113:
bfe.u32 %r416, %r13, 5, 1;
setp.ne.s32	%p90, %r666, %r416;
@%p90 bra BB29_115;

add.s32 %r628, %r32, 8;
mul.wide.u32 %rd869, %r628, 8;
mul.wide.u32 %rd868, %r32, 8;
cvt.u64.u32	%rd543, %r32;
st.shared.f64 [%rd258], %fd39;
cvt.u64.u32	%rd547, %r628;
st.shared.f64 [%rd256], %fd40;
add.s64 %rd551, %rd99, %rd868;
ld.shared.u64 %rd552, [%rd551];
add.s64 %rd553, %rd99, %rd869;
ld.shared.u64 %rd554, [%rd553];
st.shared.u64 [%rd551], %rd554;
st.shared.u64 [%rd553], %rd552;
add.s64 %rd556, %rd100, %rd543;
ld.shared.u8 %rs80, [%rd556];
add.s64 %rd557, %rd100, %rd547;
ld.shared.u8 %rs81, [%rd557];
st.shared.u8 [%rd556], %rs81;
st.shared.u8 [%rd557], %rs80;

BB29_115:
bar.sync 0;
ld.shared.f64 %fd41, [%rd183];
ld.shared.f64 %fd42, [%rd185];
setp.geu.f64	%p91, %fd42, %fd41;
@%p91 bra BB29_117;

cvt.u64.u32	%rd563, %r24;
add.s64 %rd565, %rd100, %rd563;
ld.shared.u8 %rs82, [%rd565];
mov.u32 %r667, 1;
setp.ne.s16	%p92, %rs82, 0;
@%p92 bra BB29_118;

BB29_117:
add.s32 %r624, %r24, 4;
cvt.u64.u32	%rd566, %r624;
add.s64 %rd568, %rd100, %rd566;
ld.shared.u8 %rs83, [%rd568];
setp.eq.s16	%p93, %rs83, 0;
selp.u32	%r667, 1, 0, %p93;

BB29_118:
bfe.u32 %r438, %r13, 5, 1;
setp.ne.s32	%p94, %r667, %r438;
@%p94 bra BB29_120;

add.s32 %r627, %r24, 4;
mul.wide.u32 %rd867, %r627, 8;
mul.wide.u32 %rd866, %r24, 8;
cvt.u64.u32	%rd569, %r24;
st.shared.f64 [%rd185], %fd41;
cvt.u64.u32	%rd573, %r627;
st.shared.f64 [%rd183], %fd42;
add.s64 %rd577, %rd99, %rd866;
ld.shared.u64 %rd578, [%rd577];
add.s64 %rd579, %rd99, %rd867;
ld.shared.u64 %rd580, [%rd579];
st.shared.u64 [%rd577], %rd580;
st.shared.u64 [%rd579], %rd578;
add.s64 %rd582, %rd100, %rd569;
ld.shared.u8 %rs84, [%rd582];
add.s64 %rd583, %rd100, %rd573;
ld.shared.u8 %rs85, [%rd583];
st.shared.u8 [%rd582], %rs85;
st.shared.u8 [%rd583], %rs84;

BB29_120:
bar.sync 0;
ld.shared.f64 %fd43, [%rd136];
ld.shared.f64 %fd44, [%rd138];
setp.geu.f64	%p95, %fd44, %fd43;
@%p95 bra BB29_122;

cvt.u64.u32	%rd589, %r18;
add.s64 %rd591, %rd100, %rd589;
ld.shared.u8 %rs86, [%rd591];
mov.u32 %r668, 1;
setp.ne.s16	%p96, %rs86, 0;
@%p96 bra BB29_123;

BB29_122:
add.s32 %r625, %r18, 2;
cvt.u64.u32	%rd592, %r625;
add.s64 %rd594, %rd100, %rd592;
ld.shared.u8 %rs87, [%rd594];
setp.eq.s16	%p97, %rs87, 0;
selp.u32	%r668, 1, 0, %p97;

BB29_123:
bfe.u32 %r460, %r13, 5, 1;
setp.ne.s32	%p98, %r668, %r460;
@%p98 bra BB29_125;

add.s32 %r626, %r18, 2;
mul.wide.u32 %rd865, %r626, 8;
mul.wide.u32 %rd864, %r18, 8;
cvt.u64.u32	%rd595, %r18;
st.shared.f64 [%rd138], %fd43;
cvt.u64.u32	%rd599, %r626;
st.shared.f64 [%rd136], %fd44;
add.s64 %rd603, %rd99, %rd864;
ld.shared.u64 %rd604, [%rd603];
add.s64 %rd605, %rd99, %rd865;
ld.shared.u64 %rd606, [%rd605];
st.shared.u64 [%rd603], %rd606;
st.shared.u64 [%rd605], %rd604;
add.s64 %rd608, %rd100, %rd595;
ld.shared.u8 %rs88, [%rd608];
add.s64 %rd609, %rd100, %rd599;
ld.shared.u8 %rs89, [%rd609];
st.shared.u8 [%rd608], %rs89;
st.shared.u8 [%rd609], %rs88;

BB29_125:
bar.sync 0;
ld.shared.f64 %fd45, [%rd116+8];
ld.shared.f64 %fd46, [%rd116];
setp.geu.f64	%p99, %fd46, %fd45;
@%p99 bra BB29_127;

cvt.u64.u32	%rd613, %r87;
add.s64 %rd615, %rd100, %rd613;
ld.shared.u8 %rs90, [%rd615];
mov.u32 %r669, 1;
setp.ne.s16	%p100, %rs90, 0;
@%p100 bra BB29_128;

BB29_127:
cvt.u64.u32	%rd616, %r87;
add.s64 %rd618, %rd100, %rd616;
ld.shared.u8 %rs91, [%rd618+1];
setp.eq.s16	%p101, %rs91, 0;
selp.u32	%r669, 1, 0, %p101;

BB29_128:
bfe.u32 %r474, %r13, 5, 1;
setp.ne.s32	%p102, %r669, %r474;
@%p102 bra BB29_130;

mul.wide.u32 %rd863, %r87, 8;
cvt.u64.u32	%rd619, %r87;
st.shared.f64 [%rd116], %fd45;
st.shared.f64 [%rd116+8], %fd46;
add.s64 %rd624, %rd99, %rd863;
ld.shared.u64 %rd625, [%rd624];
ld.shared.u64 %rd626, [%rd624+8];
st.shared.u64 [%rd624], %rd626;
st.shared.u64 [%rd624+8], %rd625;
add.s64 %rd628, %rd100, %rd619;
ld.shared.u8 %rs92, [%rd628];
ld.shared.u8 %rs93, [%rd628+1];
st.shared.u8 [%rd628], %rs93;
st.shared.u8 [%rd628+1], %rs92;

BB29_130:
bar.sync 0;
mov.u64 %rd892, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r477, %r13, 63;
sub.s32 %r478, %r87, %r477;
add.s32 %r479, %r478, 64;
mul.wide.u32 %rd629, %r479, 8;
add.s64 %rd631, %rd892, %rd629;
mul.wide.u32 %rd632, %r478, 8;
add.s64 %rd633, %rd892, %rd632;
ld.shared.f64 %fd47, [%rd631];
ld.shared.f64 %fd48, [%rd633];
setp.geu.f64	%p103, %fd48, %fd47;
@%p103 bra BB29_132;

cvt.u64.u32	%rd634, %r478;
add.s64 %rd636, %rd100, %rd634;
ld.shared.u8 %rs94, [%rd636];
setp.ne.s16	%p104, %rs94, 0;
@%p104 bra BB29_134;

BB29_132:
add.s32 %r631, %r478, 64;
cvt.u64.u32	%rd637, %r631;
add.s64 %rd639, %rd100, %rd637;
ld.shared.u8 %rs1, [%rd639];
setp.eq.s16	%p105, %rs1, 0;
@%p105 bra BB29_134;

mul.wide.u32 %rd878, %r478, 8;
mov.u64 %rd877, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd876, %rd877, %rd878;
add.s32 %r632, %r478, 64;
mul.wide.u32 %rd845, %r632, 8;
mul.wide.u32 %rd844, %r478, 8;
cvt.u64.u32	%rd640, %r478;
st.shared.f64 [%rd876], %fd47;
st.shared.f64 [%rd631], %fd48;
add.s64 %rd648, %rd99, %rd844;
ld.shared.u64 %rd649, [%rd648];
add.s64 %rd650, %rd99, %rd845;
ld.shared.u64 %rd651, [%rd650];
st.shared.u64 [%rd648], %rd651;
st.shared.u64 [%rd650], %rd649;
add.s64 %rd653, %rd100, %rd640;
ld.shared.u8 %rs95, [%rd653];
st.shared.u8 [%rd653], %rs1;
st.shared.u8 [%rd639], %rs95;

BB29_134:
bar.sync 0;
ld.shared.f64 %fd49, [%rd480];
ld.shared.f64 %fd50, [%rd482];
setp.geu.f64	%p106, %fd50, %fd49;
@%p106 bra BB29_136;

cvt.u64.u32	%rd660, %r54;
add.s64 %rd662, %rd100, %rd660;
ld.shared.u8 %rs96, [%rd662];
setp.ne.s16	%p107, %rs96, 0;
@%p107 bra BB29_138;

BB29_136:
add.s32 %r603, %r54, 32;
cvt.u64.u32	%rd663, %r603;
add.s64 %rd665, %rd100, %rd663;
ld.shared.u8 %rs2, [%rd665];
setp.eq.s16	%p108, %rs2, 0;
@%p108 bra BB29_138;

add.s32 %r604, %r54, 32;
mul.wide.u32 %rd847, %r604, 8;
mul.wide.u32 %rd846, %r54, 8;
cvt.u64.u32	%rd666, %r54;
st.shared.f64 [%rd482], %fd49;
st.shared.f64 [%rd480], %fd50;
add.s64 %rd674, %rd99, %rd846;
ld.shared.u64 %rd675, [%rd674];
add.s64 %rd676, %rd99, %rd847;
ld.shared.u64 %rd677, [%rd676];
st.shared.u64 [%rd674], %rd677;
st.shared.u64 [%rd676], %rd675;
add.s64 %rd679, %rd100, %rd666;
ld.shared.u8 %rs97, [%rd679];
st.shared.u8 [%rd679], %rs2;
st.shared.u8 [%rd665], %rs97;

BB29_138:
bar.sync 0;
ld.shared.f64 %fd51, [%rd355];
ld.shared.f64 %fd52, [%rd357];
setp.geu.f64	%p109, %fd52, %fd51;
@%p109 bra BB29_140;

cvt.u64.u32	%rd686, %r42;
add.s64 %rd688, %rd100, %rd686;
ld.shared.u8 %rs98, [%rd688];
setp.ne.s16	%p110, %rs98, 0;
@%p110 bra BB29_142;

BB29_140:
add.s32 %r605, %r42, 16;
cvt.u64.u32	%rd689, %r605;
add.s64 %rd691, %rd100, %rd689;
ld.shared.u8 %rs3, [%rd691];
setp.eq.s16	%p111, %rs3, 0;
@%p111 bra BB29_142;

add.s32 %r606, %r42, 16;
mul.wide.u32 %rd849, %r606, 8;
mul.wide.u32 %rd848, %r42, 8;
cvt.u64.u32	%rd692, %r42;
st.shared.f64 [%rd357], %fd51;
st.shared.f64 [%rd355], %fd52;
add.s64 %rd700, %rd99, %rd848;
ld.shared.u64 %rd701, [%rd700];
add.s64 %rd702, %rd99, %rd849;
ld.shared.u64 %rd703, [%rd702];
st.shared.u64 [%rd700], %rd703;
st.shared.u64 [%rd702], %rd701;
add.s64 %rd705, %rd100, %rd692;
ld.shared.u8 %rs99, [%rd705];
st.shared.u8 [%rd705], %rs3;
st.shared.u8 [%rd691], %rs99;

BB29_142:
bar.sync 0;
ld.shared.f64 %fd53, [%rd256];
ld.shared.f64 %fd54, [%rd258];
setp.geu.f64	%p112, %fd54, %fd53;
@%p112 bra BB29_144;

cvt.u64.u32	%rd712, %r32;
add.s64 %rd714, %rd100, %rd712;
ld.shared.u8 %rs100, [%rd714];
setp.ne.s16	%p113, %rs100, 0;
@%p113 bra BB29_146;

BB29_144:
add.s32 %r607, %r32, 8;
cvt.u64.u32	%rd715, %r607;
add.s64 %rd717, %rd100, %rd715;
ld.shared.u8 %rs4, [%rd717];
setp.eq.s16	%p114, %rs4, 0;
@%p114 bra BB29_146;

add.s32 %r608, %r32, 8;
mul.wide.u32 %rd851, %r608, 8;
mul.wide.u32 %rd850, %r32, 8;
cvt.u64.u32	%rd718, %r32;
st.shared.f64 [%rd258], %fd53;
st.shared.f64 [%rd256], %fd54;
add.s64 %rd726, %rd99, %rd850;
ld.shared.u64 %rd727, [%rd726];
add.s64 %rd728, %rd99, %rd851;
ld.shared.u64 %rd729, [%rd728];
st.shared.u64 [%rd726], %rd729;
st.shared.u64 [%rd728], %rd727;
add.s64 %rd731, %rd100, %rd718;
ld.shared.u8 %rs101, [%rd731];
st.shared.u8 [%rd731], %rs4;
st.shared.u8 [%rd717], %rs101;

BB29_146:
bar.sync 0;
ld.shared.f64 %fd55, [%rd183];
ld.shared.f64 %fd56, [%rd185];
setp.geu.f64	%p115, %fd56, %fd55;
@%p115 bra BB29_148;

cvt.u64.u32	%rd738, %r24;
add.s64 %rd740, %rd100, %rd738;
ld.shared.u8 %rs102, [%rd740];
setp.ne.s16	%p116, %rs102, 0;
@%p116 bra BB29_150;

BB29_148:
add.s32 %r609, %r24, 4;
cvt.u64.u32	%rd741, %r609;
add.s64 %rd743, %rd100, %rd741;
ld.shared.u8 %rs5, [%rd743];
setp.eq.s16	%p117, %rs5, 0;
@%p117 bra BB29_150;

add.s32 %r610, %r24, 4;
mul.wide.u32 %rd853, %r610, 8;
mul.wide.u32 %rd852, %r24, 8;
cvt.u64.u32	%rd744, %r24;
st.shared.f64 [%rd185], %fd55;
st.shared.f64 [%rd183], %fd56;
add.s64 %rd752, %rd99, %rd852;
ld.shared.u64 %rd753, [%rd752];
add.s64 %rd754, %rd99, %rd853;
ld.shared.u64 %rd755, [%rd754];
st.shared.u64 [%rd752], %rd755;
st.shared.u64 [%rd754], %rd753;
add.s64 %rd757, %rd100, %rd744;
ld.shared.u8 %rs103, [%rd757];
st.shared.u8 [%rd757], %rs5;
st.shared.u8 [%rd743], %rs103;

BB29_150:
bar.sync 0;
ld.shared.f64 %fd57, [%rd136];
ld.shared.f64 %fd58, [%rd138];
setp.geu.f64	%p118, %fd58, %fd57;
@%p118 bra BB29_152;

cvt.u64.u32	%rd764, %r18;
add.s64 %rd766, %rd100, %rd764;
ld.shared.u8 %rs104, [%rd766];
setp.ne.s16	%p119, %rs104, 0;
@%p119 bra BB29_154;

BB29_152:
add.s32 %r611, %r18, 2;
cvt.u64.u32	%rd767, %r611;
add.s64 %rd769, %rd100, %rd767;
ld.shared.u8 %rs6, [%rd769];
setp.eq.s16	%p120, %rs6, 0;
@%p120 bra BB29_154;

add.s32 %r612, %r18, 2;
mul.wide.u32 %rd855, %r612, 8;
mul.wide.u32 %rd854, %r18, 8;
cvt.u64.u32	%rd770, %r18;
st.shared.f64 [%rd138], %fd57;
st.shared.f64 [%rd136], %fd58;
add.s64 %rd778, %rd99, %rd854;
ld.shared.u64 %rd779, [%rd778];
add.s64 %rd780, %rd99, %rd855;
ld.shared.u64 %rd781, [%rd780];
st.shared.u64 [%rd778], %rd781;
st.shared.u64 [%rd780], %rd779;
add.s64 %rd783, %rd100, %rd770;
ld.shared.u8 %rs105, [%rd783];
st.shared.u8 [%rd783], %rs6;
st.shared.u8 [%rd769], %rs105;

BB29_154:
bar.sync 0;
ld.shared.f64 %fd59, [%rd116+8];
ld.shared.f64 %fd60, [%rd116];
setp.geu.f64	%p121, %fd60, %fd59;
@%p121 bra BB29_156;

cvt.u64.u32	%rd788, %r87;
add.s64 %rd790, %rd100, %rd788;
ld.shared.u8 %rs106, [%rd790];
setp.ne.s16	%p122, %rs106, 0;
@%p122 bra BB29_158;

BB29_156:
cvt.u64.u32	%rd791, %r87;
add.s64 %rd793, %rd100, %rd791;
ld.shared.u8 %rs7, [%rd793+1];
setp.eq.s16	%p123, %rs7, 0;
@%p123 bra BB29_158;

mov.u32 %r614, %tid.x;
shl.b32 %r613, %r614, 1;
mul.wide.u32 %rd856, %r613, 8;
st.shared.f64 [%rd116], %fd59;
st.shared.f64 [%rd116+8], %fd60;
add.s64 %rd799, %rd99, %rd856;
ld.shared.u64 %rd800, [%rd799];
ld.shared.u64 %rd801, [%rd799+8];
st.shared.u64 [%rd799], %rd801;
st.shared.u64 [%rd799+8], %rd800;
ld.shared.u8 %rs107, [%rd793];
st.shared.u8 [%rd793], %rs7;
st.shared.u8 [%rd793+1], %rs107;

BB29_158:
mov.u32 %r615, %tid.x;
ld.param.u64 %rd858, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd857, %r615;
setp.lt.u64	%p125, %rd857, %rd858;
bar.sync 0;
@!%p125 bra BB29_160;
bra.uni BB29_159;

BB29_159:
mov.u64 %rd875, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r620, %tid.x;
cvt.s64.s32	%rd862, %r620;
mul.wide.s32 %rd806, %r620, 8;
add.s64 %rd808, %rd875, %rd806;
ld.shared.f64 %fd63, [%rd808];
ld.local.u64 %rd809, [%rd2];
cvta.to.global.u64 %rd810, %rd809;
mul.lo.s64 %rd811, %rd862, %rd54;
add.s64 %rd812, %rd811, %rd25;
shl.b64 %rd813, %rd812, 3;
add.s64 %rd814, %rd810, %rd813;
st.global.f64 [%rd814], %fd63;
add.s64 %rd816, %rd99, %rd806;
ld.shared.u64 %rd817, [%rd816];
ld.local.u64 %rd818, [%rd3];
cvta.to.global.u64 %rd819, %rd818;
mul.lo.s64 %rd820, %rd862, %rd55;
add.s64 %rd821, %rd820, %rd42;
shl.b64 %rd822, %rd821, 3;
add.s64 %rd823, %rd819, %rd822;
st.global.u64 [%rd823], %rd817;

BB29_160:
mov.u32 %r617, %tid.x;
add.s32 %r616, %r617, 64;
ld.param.u64 %rd860, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd859, %r616;
setp.ge.u64	%p126, %rd859, %rd860;
@%p126 bra BB29_162;

mov.u64 %rd874, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r619, %tid.x;
add.s32 %r618, %r619, 64;
cvt.s64.s32	%rd861, %r618;
mul.wide.s32 %rd825, %r619, 8;
add.s64 %rd827, %rd874, %rd825;
ld.shared.f64 %fd64, [%rd827+512];
ld.local.u64 %rd828, [%rd2];
cvta.to.global.u64 %rd829, %rd828;
mul.lo.s64 %rd831, %rd861, %rd54;
add.s64 %rd832, %rd831, %rd25;
shl.b64 %rd833, %rd832, 3;
add.s64 %rd834, %rd829, %rd833;
st.global.f64 [%rd834], %fd64;
add.s64 %rd836, %rd99, %rd825;
ld.shared.u64 %rd837, [%rd836+512];
ld.local.u64 %rd838, [%rd3];
cvta.to.global.u64 %rd839, %rd838;
mul.lo.s64 %rd840, %rd861, %rd55;
add.s64 %rd841, %rd840, %rd42;
shl.b64 %rd842, %rd841, 3;
add.s64 %rd843, %rd839, %rd842;
st.global.u64 [%rd843], %rd837;

BB29_162:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot30[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<77>;
.reg .b16 %rs<58>;
.reg .b32 %r<348>;
.reg .f64 %fd<41>;
.reg .b64 %rd<560>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd559, __local_depot30;
cvta.local.u64 %SP, %rd559;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r334, 0;
mov.pred %p4, 0;
@%p4 bra BB30_2;

BB30_1:
mul.wide.s32 %rd58, %r334, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r334, %r334, 1;
setp.lt.u32	%p5, %r334, 52;
@%p5 bra BB30_1;

BB30_2:
mov.u32 %r335, 0;
@%p4 bra BB30_4;

BB30_3:
mul.wide.s32 %rd62, %r335, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r335, %r335, 1;
setp.lt.u32	%p7, %r335, 52;
@%p7 bra BB30_3;

BB30_4:
mov.u32 %r45, %nctaid.y;
mov.u32 %r46, %ctaid.z;
mov.u32 %r47, %ctaid.y;
mad.lo.s32 %r48, %r45, %r46, %r47;
mov.u32 %r49, %nctaid.x;
mov.u32 %r50, %ctaid.x;
mad.lo.s32 %r51, %r48, %r49, %r50;
cvt.u64.u32	%rd8, %r51;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB30_99;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r336, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r336, 1;
mov.u64 %rd547, %rd8;
mov.u64 %rd555, %rd66;
@%p9 bra BB30_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd533, %rd2, %rd68;
mov.u64 %rd556, 0;
mov.u64 %rd548, %rd8;

BB30_7:
ld.local.u64 %rd14, [%rd533];
or.b64 %rd69, %rd548, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB30_9;
bra.uni BB30_8;

BB30_9:
cvt.u32.u64	%r52, %rd14;
cvt.u32.u64	%r53, %rd548;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd549, %r54;
cvt.u64.u32	%rd534, %r55;
bra.uni BB30_10;

BB30_8:
div.u64 %rd549, %rd548, %rd14;
rem.u64 %rd534, %rd548, %rd14;

BB30_10:
mov.u64 %rd548, %rd549;
ld.local.u64 %rd71, [%rd533+200];
mul.lo.s64 %rd72, %rd71, %rd534;
add.s64 %rd556, %rd72, %rd556;
add.s64 %rd533, %rd533, -8;
add.s32 %r336, %r336, -1;
setp.gt.s32	%p11, %r336, 0;
mov.u64 %rd541, %rd548;
mov.u64 %rd547, %rd541;
mov.u64 %rd550, %rd556;
mov.u64 %rd555, %rd550;
@%p11 bra BB30_7;

BB30_11:
mov.u64 %rd24, %rd555;
mov.u64 %rd23, %rd547;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r337, %r9, -1;
setp.lt.s32	%p12, %r337, 1;
mov.u64 %rd544, %rd8;
mov.u64 %rd553, %rd66;
@%p12 bra BB30_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd535, %rd3, %rd77;
mov.u64 %rd554, 0;
mov.u64 %rd545, %rd8;

BB30_13:
ld.local.u64 %rd31, [%rd535];
or.b64 %rd78, %rd545, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB30_15;
bra.uni BB30_14;

BB30_15:
cvt.u32.u64	%r56, %rd31;
cvt.u32.u64	%r57, %rd545;
div.u32 %r58, %r57, %r56;
rem.u32 %r59, %r57, %r56;
cvt.u64.u32	%rd546, %r58;
cvt.u64.u32	%rd536, %r59;
bra.uni BB30_16;

BB30_14:
div.u64 %rd546, %rd545, %rd31;
rem.u64 %rd536, %rd545, %rd31;

BB30_16:
mov.u64 %rd545, %rd546;
ld.local.u64 %rd80, [%rd535+200];
mul.lo.s64 %rd81, %rd80, %rd536;
add.s64 %rd554, %rd81, %rd554;
add.s64 %rd535, %rd535, -8;
add.s32 %r337, %r337, -1;
setp.gt.s32	%p14, %r337, 0;
mov.u64 %rd544, %rd545;
mov.u64 %rd553, %rd554;
@%p14 bra BB30_13;

BB30_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd544;
add.s64 %rd42, %rd83, %rd553;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.f64 %fd39, 0d0000000000000000;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB30_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 3;
add.s64 %rd89, %rd85, %rd88;
ld.global.f64 %fd39, [%rd89];

BB30_19:
mov.u64 %rd557, 0;
@%p15 bra BB30_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd557, [%rd96];

BB30_21:
add.s32 %r60, %r13, 16;
selp.u16	%rs6, 1, 0, %p1;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.f64 [%rd46], %fd39;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd99, %rd97;
st.shared.u64 [%rd47], %rd557;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd100, %rd43;
st.shared.u8 [%rd48], %rs6;
cvt.s64.s32	%rd49, %r60;
setp.lt.u64	%p2, %rd49, %rd53;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB30_23;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mul.lo.s64 %rd103, %rd49, %rd54;
add.s64 %rd104, %rd103, %rd25;
shl.b64 %rd105, %rd104, 3;
add.s64 %rd106, %rd102, %rd105;
ld.global.f64 %fd40, [%rd106];

BB30_23:
mov.u64 %rd558, 0;
@%p17 bra BB30_25;

ld.local.u64 %rd108, [%rd3];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd49, %rd55;
add.s64 %rd111, %rd110, %rd42;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd113, %rd109, %rd112;
ld.global.u64 %rd558, [%rd113];

BB30_25:
selp.u16	%rs7, 1, 0, %p2;
st.shared.f64 [%rd46+128], %fd40;
st.shared.u64 [%rd47+128], %rd558;
st.shared.u8 [%rd48+16], %rs7;
bar.sync 0;
shl.b32 %r61, %r13, 1;
mul.wide.u32 %rd114, %r61, 8;
add.s64 %rd116, %rd98, %rd114;
ld.shared.f64 %fd5, [%rd116+8];
ld.shared.f64 %fd6, [%rd116];
setp.leu.f64	%p19, %fd6, %fd5;
@%p19 bra BB30_27;

cvt.u64.u32	%rd117, %r61;
add.s64 %rd119, %rd100, %rd117;
ld.shared.u8 %rs8, [%rd119];
mov.u32 %r338, 1;
setp.ne.s16	%p20, %rs8, 0;
@%p20 bra BB30_28;

BB30_27:
cvt.u64.u32	%rd120, %r61;
add.s64 %rd122, %rd100, %rd120;
ld.shared.u8 %rs9, [%rd122+1];
setp.eq.s16	%p21, %rs9, 0;
selp.u32	%r338, 1, 0, %p21;

BB30_28:
and.b32 %r67, %r13, 1;
setp.ne.s32	%p22, %r338, %r67;
@%p22 bra BB30_30;

add.s64 %rd125, %rd99, %rd114;
cvt.u64.u32	%rd126, %r61;
st.shared.f64 [%rd116], %fd5;
st.shared.f64 [%rd116+8], %fd6;
ld.shared.u64 %rd130, [%rd125];
ld.shared.u64 %rd131, [%rd125+8];
st.shared.u64 [%rd125], %rd131;
st.shared.u64 [%rd125+8], %rd130;
add.s64 %rd133, %rd100, %rd126;
ld.shared.u8 %rs10, [%rd133];
ld.shared.u8 %rs11, [%rd133+1];
st.shared.u8 [%rd133], %rs11;
st.shared.u8 [%rd133+1], %rs10;

BB30_30:
bar.sync 0;
sub.s32 %r18, %r61, %r67;
add.s32 %r73, %r18, 2;
mul.wide.u32 %rd134, %r73, 8;
add.s64 %rd136, %rd98, %rd134;
mul.wide.u32 %rd137, %r18, 8;
add.s64 %rd138, %rd98, %rd137;
ld.shared.f64 %fd7, [%rd136];
ld.shared.f64 %fd8, [%rd138];
setp.leu.f64	%p23, %fd8, %fd7;
@%p23 bra BB30_32;

cvt.u64.u32	%rd139, %r18;
add.s64 %rd141, %rd100, %rd139;
ld.shared.u8 %rs12, [%rd141];
mov.u32 %r339, 1;
setp.ne.s16	%p24, %rs12, 0;
@%p24 bra BB30_33;

BB30_32:
cvt.u64.u32	%rd142, %r73;
add.s64 %rd144, %rd100, %rd142;
ld.shared.u8 %rs13, [%rd144];
setp.eq.s16	%p25, %rs13, 0;
selp.u32	%r339, 1, 0, %p25;

BB30_33:
bfe.u32 %r85, %r13, 1, 1;
setp.ne.s32	%p26, %r339, %r85;
@%p26 bra BB30_35;

add.s64 %rd147, %rd99, %rd137;
add.s64 %rd149, %rd99, %rd134;
cvt.u64.u32	%rd150, %r18;
st.shared.f64 [%rd138], %fd7;
cvt.u64.u32	%rd154, %r73;
st.shared.f64 [%rd136], %fd8;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd100, %rd150;
ld.shared.u8 %rs14, [%rd160];
add.s64 %rd161, %rd100, %rd154;
ld.shared.u8 %rs15, [%rd161];
st.shared.u8 [%rd160], %rs15;
st.shared.u8 [%rd161], %rs14;

BB30_35:
bar.sync 0;
ld.shared.f64 %fd9, [%rd116+8];
ld.shared.f64 %fd10, [%rd116];
setp.leu.f64	%p27, %fd10, %fd9;
@%p27 bra BB30_37;

cvt.u64.u32	%rd165, %r61;
add.s64 %rd167, %rd100, %rd165;
ld.shared.u8 %rs16, [%rd167];
mov.u32 %r340, 1;
setp.ne.s16	%p28, %rs16, 0;
@%p28 bra BB30_38;

BB30_37:
cvt.u64.u32	%rd168, %r61;
add.s64 %rd170, %rd100, %rd168;
ld.shared.u8 %rs17, [%rd170+1];
setp.eq.s16	%p29, %rs17, 0;
selp.u32	%r340, 1, 0, %p29;

BB30_38:
bfe.u32 %r100, %r13, 1, 1;
setp.ne.s32	%p30, %r340, %r100;
@%p30 bra BB30_40;

cvt.u64.u32	%rd171, %r61;
st.shared.f64 [%rd116], %fd9;
st.shared.f64 [%rd116+8], %fd10;
add.s64 %rd176, %rd99, %rd114;
ld.shared.u64 %rd177, [%rd176];
ld.shared.u64 %rd178, [%rd176+8];
st.shared.u64 [%rd176], %rd178;
st.shared.u64 [%rd176+8], %rd177;
add.s64 %rd180, %rd100, %rd171;
ld.shared.u8 %rs18, [%rd180];
ld.shared.u8 %rs19, [%rd180+1];
st.shared.u8 [%rd180], %rs19;
st.shared.u8 [%rd180+1], %rs18;

BB30_40:
bar.sync 0;
and.b32 %r103, %r13, 3;
sub.s32 %r24, %r61, %r103;
add.s32 %r105, %r24, 4;
mul.wide.u32 %rd181, %r105, 8;
add.s64 %rd183, %rd98, %rd181;
mul.wide.u32 %rd184, %r24, 8;
add.s64 %rd185, %rd98, %rd184;
ld.shared.f64 %fd11, [%rd183];
ld.shared.f64 %fd12, [%rd185];
setp.leu.f64	%p31, %fd12, %fd11;
@%p31 bra BB30_42;

cvt.u64.u32	%rd186, %r24;
add.s64 %rd188, %rd100, %rd186;
ld.shared.u8 %rs20, [%rd188];
mov.u32 %r341, 1;
setp.ne.s16	%p32, %rs20, 0;
@%p32 bra BB30_43;

BB30_42:
cvt.u64.u32	%rd189, %r105;
add.s64 %rd191, %rd100, %rd189;
ld.shared.u8 %rs21, [%rd191];
setp.eq.s16	%p33, %rs21, 0;
selp.u32	%r341, 1, 0, %p33;

BB30_43:
bfe.u32 %r117, %r13, 2, 1;
setp.ne.s32	%p34, %r341, %r117;
@%p34 bra BB30_45;

add.s64 %rd194, %rd99, %rd184;
add.s64 %rd196, %rd99, %rd181;
cvt.u64.u32	%rd197, %r24;
st.shared.f64 [%rd185], %fd11;
cvt.u64.u32	%rd201, %r105;
st.shared.f64 [%rd183], %fd12;
ld.shared.u64 %rd204, [%rd194];
ld.shared.u64 %rd205, [%rd196];
st.shared.u64 [%rd194], %rd205;
st.shared.u64 [%rd196], %rd204;
add.s64 %rd207, %rd100, %rd197;
ld.shared.u8 %rs22, [%rd207];
add.s64 %rd208, %rd100, %rd201;
ld.shared.u8 %rs23, [%rd208];
st.shared.u8 [%rd207], %rs23;
st.shared.u8 [%rd208], %rs22;

BB30_45:
bar.sync 0;
ld.shared.f64 %fd13, [%rd136];
ld.shared.f64 %fd14, [%rd138];
setp.leu.f64	%p35, %fd14, %fd13;
@%p35 bra BB30_47;

cvt.u64.u32	%rd214, %r18;
add.s64 %rd216, %rd100, %rd214;
ld.shared.u8 %rs24, [%rd216];
mov.u32 %r342, 1;
setp.ne.s16	%p36, %rs24, 0;
@%p36 bra BB30_48;

BB30_47:
cvt.u64.u32	%rd217, %r73;
add.s64 %rd219, %rd100, %rd217;
ld.shared.u8 %rs25, [%rd219];
setp.eq.s16	%p37, %rs25, 0;
selp.u32	%r342, 1, 0, %p37;

BB30_48:
bfe.u32 %r140, %r13, 2, 1;
setp.ne.s32	%p38, %r342, %r140;
@%p38 bra BB30_50;

cvt.u64.u32	%rd220, %r18;
st.shared.f64 [%rd138], %fd13;
cvt.u64.u32	%rd224, %r73;
st.shared.f64 [%rd136], %fd14;
add.s64 %rd228, %rd99, %rd137;
ld.shared.u64 %rd229, [%rd228];
add.s64 %rd230, %rd99, %rd134;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd228], %rd231;
st.shared.u64 [%rd230], %rd229;
add.s64 %rd233, %rd100, %rd220;
ld.shared.u8 %rs26, [%rd233];
add.s64 %rd234, %rd100, %rd224;
ld.shared.u8 %rs27, [%rd234];
st.shared.u8 [%rd233], %rs27;
st.shared.u8 [%rd234], %rs26;

BB30_50:
bar.sync 0;
ld.shared.f64 %fd15, [%rd116+8];
ld.shared.f64 %fd16, [%rd116];
setp.leu.f64	%p39, %fd16, %fd15;
@%p39 bra BB30_52;

cvt.u64.u32	%rd238, %r61;
add.s64 %rd240, %rd100, %rd238;
ld.shared.u8 %rs28, [%rd240];
mov.u32 %r343, 1;
setp.ne.s16	%p40, %rs28, 0;
@%p40 bra BB30_53;

BB30_52:
cvt.u64.u32	%rd241, %r61;
add.s64 %rd243, %rd100, %rd241;
ld.shared.u8 %rs29, [%rd243+1];
setp.eq.s16	%p41, %rs29, 0;
selp.u32	%r343, 1, 0, %p41;

BB30_53:
bfe.u32 %r154, %r13, 2, 1;
setp.ne.s32	%p42, %r343, %r154;
@%p42 bra BB30_55;

cvt.u64.u32	%rd244, %r61;
st.shared.f64 [%rd116], %fd15;
st.shared.f64 [%rd116+8], %fd16;
add.s64 %rd249, %rd99, %rd114;
ld.shared.u64 %rd250, [%rd249];
ld.shared.u64 %rd251, [%rd249+8];
st.shared.u64 [%rd249], %rd251;
st.shared.u64 [%rd249+8], %rd250;
add.s64 %rd253, %rd100, %rd244;
ld.shared.u8 %rs30, [%rd253];
ld.shared.u8 %rs31, [%rd253+1];
st.shared.u8 [%rd253], %rs31;
st.shared.u8 [%rd253+1], %rs30;

BB30_55:
bar.sync 0;
and.b32 %r157, %r13, 7;
sub.s32 %r32, %r61, %r157;
add.s32 %r159, %r32, 8;
mul.wide.u32 %rd254, %r159, 8;
add.s64 %rd256, %rd98, %rd254;
mul.wide.u32 %rd257, %r32, 8;
add.s64 %rd258, %rd98, %rd257;
ld.shared.f64 %fd17, [%rd256];
ld.shared.f64 %fd18, [%rd258];
setp.leu.f64	%p43, %fd18, %fd17;
@%p43 bra BB30_57;

cvt.u64.u32	%rd259, %r32;
add.s64 %rd261, %rd100, %rd259;
ld.shared.u8 %rs32, [%rd261];
mov.u32 %r344, 1;
setp.ne.s16	%p44, %rs32, 0;
@%p44 bra BB30_58;

BB30_57:
cvt.u64.u32	%rd262, %r159;
add.s64 %rd264, %rd100, %rd262;
ld.shared.u8 %rs33, [%rd264];
setp.eq.s16	%p45, %rs33, 0;
selp.u32	%r344, 1, 0, %p45;

BB30_58:
bfe.u32 %r171, %r13, 3, 1;
setp.ne.s32	%p46, %r344, %r171;
@%p46 bra BB30_60;

mul.wide.u32 %rd531, %r32, 8;
add.s64 %rd267, %rd99, %rd531;
add.s64 %rd269, %rd99, %rd254;
cvt.u64.u32	%rd270, %r32;
st.shared.f64 [%rd258], %fd17;
cvt.u64.u32	%rd274, %r159;
st.shared.f64 [%rd256], %fd18;
ld.shared.u64 %rd277, [%rd267];
ld.shared.u64 %rd278, [%rd269];
st.shared.u64 [%rd267], %rd278;
st.shared.u64 [%rd269], %rd277;
add.s64 %rd280, %rd100, %rd270;
ld.shared.u8 %rs34, [%rd280];
add.s64 %rd281, %rd100, %rd274;
ld.shared.u8 %rs35, [%rd281];
st.shared.u8 [%rd280], %rs35;
st.shared.u8 [%rd281], %rs34;

BB30_60:
bar.sync 0;
ld.shared.f64 %fd19, [%rd183];
ld.shared.f64 %fd20, [%rd185];
setp.leu.f64	%p47, %fd20, %fd19;
@%p47 bra BB30_62;

cvt.u64.u32	%rd287, %r24;
add.s64 %rd289, %rd100, %rd287;
ld.shared.u8 %rs36, [%rd289];
mov.u32 %r345, 1;
setp.ne.s16	%p48, %rs36, 0;
@%p48 bra BB30_63;

BB30_62:
add.s32 %r331, %r24, 4;
cvt.u64.u32	%rd290, %r331;
add.s64 %rd292, %rd100, %rd290;
ld.shared.u8 %rs37, [%rd292];
setp.eq.s16	%p49, %rs37, 0;
selp.u32	%r345, 1, 0, %p49;

BB30_63:
bfe.u32 %r194, %r13, 3, 1;
setp.ne.s32	%p50, %r345, %r194;
@%p50 bra BB30_65;

mul.wide.u32 %rd530, %r24, 8;
add.s32 %r332, %r24, 4;
cvt.u64.u32	%rd293, %r24;
st.shared.f64 [%rd185], %fd19;
cvt.u64.u32	%rd297, %r332;
st.shared.f64 [%rd183], %fd20;
add.s64 %rd301, %rd99, %rd530;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd99, %rd181;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd100, %rd293;
ld.shared.u8 %rs38, [%rd306];
add.s64 %rd307, %rd100, %rd297;
ld.shared.u8 %rs39, [%rd307];
st.shared.u8 [%rd306], %rs39;
st.shared.u8 [%rd307], %rs38;

BB30_65:
bar.sync 0;
ld.shared.f64 %fd21, [%rd136];
ld.shared.f64 %fd22, [%rd138];
setp.leu.f64	%p51, %fd22, %fd21;
@%p51 bra BB30_67;

cvt.u64.u32	%rd313, %r18;
add.s64 %rd315, %rd100, %rd313;
ld.shared.u8 %rs40, [%rd315];
mov.u32 %r346, 1;
setp.ne.s16	%p52, %rs40, 0;
@%p52 bra BB30_68;

BB30_67:
cvt.u64.u32	%rd316, %r73;
add.s64 %rd318, %rd100, %rd316;
ld.shared.u8 %rs41, [%rd318];
setp.eq.s16	%p53, %rs41, 0;
selp.u32	%r346, 1, 0, %p53;

BB30_68:
bfe.u32 %r216, %r13, 3, 1;
setp.ne.s32	%p54, %r346, %r216;
@%p54 bra BB30_70;

mul.wide.u32 %rd529, %r18, 8;
cvt.u64.u32	%rd319, %r18;
st.shared.f64 [%rd138], %fd21;
cvt.u64.u32	%rd323, %r73;
st.shared.f64 [%rd136], %fd22;
add.s64 %rd327, %rd99, %rd529;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd99, %rd134;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd100, %rd319;
ld.shared.u8 %rs42, [%rd332];
add.s64 %rd333, %rd100, %rd323;
ld.shared.u8 %rs43, [%rd333];
st.shared.u8 [%rd332], %rs43;
st.shared.u8 [%rd333], %rs42;

BB30_70:
bar.sync 0;
ld.shared.f64 %fd23, [%rd116+8];
ld.shared.f64 %fd24, [%rd116];
setp.leu.f64	%p55, %fd24, %fd23;
@%p55 bra BB30_72;

cvt.u64.u32	%rd337, %r61;
add.s64 %rd339, %rd100, %rd337;
ld.shared.u8 %rs44, [%rd339];
mov.u32 %r347, 1;
setp.ne.s16	%p56, %rs44, 0;
@%p56 bra BB30_73;

BB30_72:
cvt.u64.u32	%rd340, %r61;
add.s64 %rd342, %rd100, %rd340;
ld.shared.u8 %rs45, [%rd342+1];
setp.eq.s16	%p57, %rs45, 0;
selp.u32	%r347, 1, 0, %p57;

BB30_73:
bfe.u32 %r230, %r13, 3, 1;
setp.ne.s32	%p58, %r347, %r230;
@%p58 bra BB30_75;

mul.wide.u32 %rd528, %r61, 8;
cvt.u64.u32	%rd343, %r61;
st.shared.f64 [%rd116], %fd23;
st.shared.f64 [%rd116+8], %fd24;
add.s64 %rd348, %rd99, %rd528;
ld.shared.u64 %rd349, [%rd348];
ld.shared.u64 %rd350, [%rd348+8];
st.shared.u64 [%rd348], %rd350;
st.shared.u64 [%rd348+8], %rd349;
add.s64 %rd352, %rd100, %rd343;
ld.shared.u8 %rs46, [%rd352];
ld.shared.u8 %rs47, [%rd352+1];
st.shared.u8 [%rd352], %rs47;
st.shared.u8 [%rd352+1], %rs46;

BB30_75:
bar.sync 0;
and.b32 %r233, %r13, 15;
sub.s32 %r234, %r61, %r233;
add.s32 %r235, %r234, 16;
mul.wide.u32 %rd353, %r235, 8;
add.s64 %rd355, %rd98, %rd353;
mul.wide.u32 %rd356, %r234, 8;
add.s64 %rd357, %rd98, %rd356;
ld.shared.f64 %fd25, [%rd355];
ld.shared.f64 %fd26, [%rd357];
setp.leu.f64	%p59, %fd26, %fd25;
@%p59 bra BB30_77;

cvt.u64.u32	%rd358, %r234;
add.s64 %rd360, %rd100, %rd358;
ld.shared.u8 %rs48, [%rd360];
setp.ne.s16	%p60, %rs48, 0;
@%p60 bra BB30_79;

BB30_77:
cvt.u64.u32	%rd361, %r235;
add.s64 %rd363, %rd100, %rd361;
ld.shared.u8 %rs1, [%rd363];
setp.eq.s16	%p61, %rs1, 0;
@%p61 bra BB30_79;

mul.wide.u32 %rd517, %r235, 8;
mul.wide.u32 %rd516, %r234, 8;
cvt.u64.u32	%rd364, %r234;
st.shared.f64 [%rd357], %fd25;
st.shared.f64 [%rd355], %fd26;
add.s64 %rd372, %rd99, %rd516;
ld.shared.u64 %rd373, [%rd372];
add.s64 %rd374, %rd99, %rd517;
ld.shared.u64 %rd375, [%rd374];
st.shared.u64 [%rd372], %rd375;
st.shared.u64 [%rd374], %rd373;
add.s64 %rd377, %rd100, %rd364;
ld.shared.u8 %rs49, [%rd377];
st.shared.u8 [%rd377], %rs1;
st.shared.u8 [%rd363], %rs49;

BB30_79:
bar.sync 0;
ld.shared.f64 %fd27, [%rd256];
ld.shared.f64 %fd28, [%rd258];
setp.leu.f64	%p62, %fd28, %fd27;
@%p62 bra BB30_81;

cvt.u64.u32	%rd384, %r32;
add.s64 %rd386, %rd100, %rd384;
ld.shared.u8 %rs50, [%rd386];
setp.ne.s16	%p63, %rs50, 0;
@%p63 bra BB30_83;

BB30_81:
add.s32 %r321, %r32, 8;
cvt.u64.u32	%rd387, %r321;
add.s64 %rd389, %rd100, %rd387;
ld.shared.u8 %rs2, [%rd389];
setp.eq.s16	%p64, %rs2, 0;
@%p64 bra BB30_83;

mul.wide.u32 %rd518, %r32, 8;
cvt.u64.u32	%rd390, %r32;
st.shared.f64 [%rd258], %fd27;
st.shared.f64 [%rd256], %fd28;
add.s64 %rd398, %rd99, %rd518;
ld.shared.u64 %rd399, [%rd398];
add.s64 %rd400, %rd99, %rd254;
ld.shared.u64 %rd401, [%rd400];
st.shared.u64 [%rd398], %rd401;
st.shared.u64 [%rd400], %rd399;
add.s64 %rd403, %rd100, %rd390;
ld.shared.u8 %rs51, [%rd403];
st.shared.u8 [%rd403], %rs2;
st.shared.u8 [%rd389], %rs51;

BB30_83:
bar.sync 0;
ld.shared.f64 %fd29, [%rd183];
ld.shared.f64 %fd30, [%rd185];
setp.leu.f64	%p65, %fd30, %fd29;
@%p65 bra BB30_85;

cvt.u64.u32	%rd410, %r24;
add.s64 %rd412, %rd100, %rd410;
ld.shared.u8 %rs52, [%rd412];
setp.ne.s16	%p66, %rs52, 0;
@%p66 bra BB30_87;

BB30_85:
add.s32 %r322, %r24, 4;
cvt.u64.u32	%rd413, %r322;
add.s64 %rd415, %rd100, %rd413;
ld.shared.u8 %rs3, [%rd415];
setp.eq.s16	%p67, %rs3, 0;
@%p67 bra BB30_87;

add.s32 %r323, %r24, 4;
mul.wide.u32 %rd520, %r323, 8;
mul.wide.u32 %rd519, %r24, 8;
cvt.u64.u32	%rd416, %r24;
st.shared.f64 [%rd185], %fd29;
st.shared.f64 [%rd183], %fd30;
add.s64 %rd424, %rd99, %rd519;
ld.shared.u64 %rd425, [%rd424];
add.s64 %rd426, %rd99, %rd520;
ld.shared.u64 %rd427, [%rd426];
st.shared.u64 [%rd424], %rd427;
st.shared.u64 [%rd426], %rd425;
add.s64 %rd429, %rd100, %rd416;
ld.shared.u8 %rs53, [%rd429];
st.shared.u8 [%rd429], %rs3;
st.shared.u8 [%rd415], %rs53;

BB30_87:
bar.sync 0;
ld.shared.f64 %fd31, [%rd136];
ld.shared.f64 %fd32, [%rd138];
setp.leu.f64	%p68, %fd32, %fd31;
@%p68 bra BB30_89;

cvt.u64.u32	%rd436, %r18;
add.s64 %rd438, %rd100, %rd436;
ld.shared.u8 %rs54, [%rd438];
setp.ne.s16	%p69, %rs54, 0;
@%p69 bra BB30_91;

BB30_89:
add.s32 %r324, %r18, 2;
cvt.u64.u32	%rd439, %r324;
add.s64 %rd441, %rd100, %rd439;
ld.shared.u8 %rs4, [%rd441];
setp.eq.s16	%p70, %rs4, 0;
@%p70 bra BB30_91;

mul.wide.u32 %rd521, %r18, 8;
cvt.u64.u32	%rd442, %r18;
st.shared.f64 [%rd138], %fd31;
st.shared.f64 [%rd136], %fd32;
add.s64 %rd450, %rd99, %rd521;
ld.shared.u64 %rd451, [%rd450];
add.s64 %rd452, %rd99, %rd134;
ld.shared.u64 %rd453, [%rd452];
st.shared.u64 [%rd450], %rd453;
st.shared.u64 [%rd452], %rd451;
add.s64 %rd455, %rd100, %rd442;
ld.shared.u8 %rs55, [%rd455];
st.shared.u8 [%rd455], %rs4;
st.shared.u8 [%rd441], %rs55;

BB30_91:
bar.sync 0;
ld.shared.f64 %fd33, [%rd116+8];
ld.shared.f64 %fd34, [%rd116];
setp.leu.f64	%p71, %fd34, %fd33;
@%p71 bra BB30_93;

cvt.u64.u32	%rd460, %r61;
add.s64 %rd462, %rd100, %rd460;
ld.shared.u8 %rs56, [%rd462];
setp.ne.s16	%p72, %rs56, 0;
@%p72 bra BB30_95;

BB30_93:
cvt.u64.u32	%rd463, %r61;
add.s64 %rd465, %rd100, %rd463;
ld.shared.u8 %rs5, [%rd465+1];
setp.eq.s16	%p73, %rs5, 0;
@%p73 bra BB30_95;

mov.u32 %r326, %tid.x;
shl.b32 %r325, %r326, 1;
mul.wide.u32 %rd522, %r325, 8;
st.shared.f64 [%rd116], %fd33;
st.shared.f64 [%rd116+8], %fd34;
add.s64 %rd471, %rd99, %rd522;
ld.shared.u64 %rd472, [%rd471];
ld.shared.u64 %rd473, [%rd471+8];
st.shared.u64 [%rd471], %rd473;
st.shared.u64 [%rd471+8], %rd472;
ld.shared.u8 %rs57, [%rd465];
st.shared.u8 [%rd465], %rs5;
st.shared.u8 [%rd465+1], %rs57;

BB30_95:
ld.param.u64 %rd527, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd526, %r13;
setp.lt.u64	%p76, %rd526, %rd527;
bar.sync 0;
@!%p76 bra BB30_97;
bra.uni BB30_96;

BB30_96:
mov.u32 %r333, %tid.x;
cvt.s64.s32	%rd532, %r333;
mul.wide.s32 %rd478, %r333, 8;
add.s64 %rd480, %rd98, %rd478;
ld.shared.f64 %fd37, [%rd480];
ld.local.u64 %rd481, [%rd2];
cvta.to.global.u64 %rd482, %rd481;
mul.lo.s64 %rd483, %rd532, %rd54;
add.s64 %rd484, %rd483, %rd25;
shl.b64 %rd485, %rd484, 3;
add.s64 %rd486, %rd482, %rd485;
st.global.f64 [%rd486], %fd37;
add.s64 %rd488, %rd99, %rd478;
ld.shared.u64 %rd489, [%rd488];
ld.local.u64 %rd490, [%rd3];
cvta.to.global.u64 %rd491, %rd490;
mul.lo.s64 %rd492, %rd532, %rd55;
add.s64 %rd493, %rd492, %rd42;
shl.b64 %rd494, %rd493, 3;
add.s64 %rd495, %rd491, %rd494;
st.global.u64 [%rd495], %rd489;

BB30_97:
mov.u32 %r328, %tid.x;
add.s32 %r327, %r328, 16;
ld.param.u64 %rd524, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6GTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd523, %r327;
setp.ge.u64	%p75, %rd523, %rd524;
@%p75 bra BB30_99;

mov.u32 %r330, %tid.x;
add.s32 %r329, %r330, 16;
cvt.s64.s32	%rd525, %r329;
mul.wide.s32 %rd497, %r330, 8;
add.s64 %rd499, %rd98, %rd497;
ld.shared.f64 %fd38, [%rd499+128];
ld.local.u64 %rd500, [%rd2];
cvta.to.global.u64 %rd501, %rd500;
mul.lo.s64 %rd503, %rd525, %rd54;
add.s64 %rd504, %rd503, %rd25;
shl.b64 %rd505, %rd504, 3;
add.s64 %rd506, %rd501, %rd505;
st.global.f64 [%rd506], %fd38;
add.s64 %rd508, %rd99, %rd497;
ld.shared.u64 %rd509, [%rd508+128];
ld.local.u64 %rd510, [%rd3];
cvta.to.global.u64 %rd511, %rd510;
mul.lo.s64 %rd512, %rd525, %rd55;
add.s64 %rd513, %rd512, %rd42;
shl.b64 %rd514, %rd513, 3;
add.s64 %rd515, %rd511, %rd514;
st.global.u64 [%rd515], %rd509;

BB30_99:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot31[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<77>;
.reg .b16 %rs<58>;
.reg .b32 %r<348>;
.reg .f64 %fd<41>;
.reg .b64 %rd<560>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd559, __local_depot31;
cvta.local.u64 %SP, %rd559;
ld.param.u64 %rd52, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd53, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd54, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd55, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd56, %SP, 0;
cvta.to.local.u64 %rd2, %rd56;
add.u64 %rd57, %SP, 416;
cvta.to.local.u64 %rd3, %rd57;
mov.u32 %r334, 0;
mov.pred %p4, 0;
@%p4 bra BB31_2;

BB31_1:
mul.wide.s32 %rd58, %r334, 8;
add.s64 %rd59, %rd4, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd2, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r334, %r334, 1;
setp.lt.u32	%p5, %r334, 52;
@%p5 bra BB31_1;

BB31_2:
mov.u32 %r335, 0;
@%p4 bra BB31_4;

BB31_3:
mul.wide.s32 %rd62, %r335, 8;
add.s64 %rd63, %rd1, %rd62;
ld.param.u64 %rd64, [%rd63];
add.s64 %rd65, %rd3, %rd62;
st.local.u64 [%rd65], %rd64;
add.s32 %r335, %r335, 1;
setp.lt.u32	%p7, %r335, 52;
@%p7 bra BB31_3;

BB31_4:
mov.u32 %r45, %nctaid.y;
mov.u32 %r46, %ctaid.z;
mov.u32 %r47, %ctaid.y;
mad.lo.s32 %r48, %r45, %r46, %r47;
mov.u32 %r49, %nctaid.x;
mov.u32 %r50, %ctaid.x;
mad.lo.s32 %r51, %r48, %r49, %r50;
cvt.u64.u32	%rd8, %r51;
setp.ge.u64	%p8, %rd8, %rd52;
@%p8 bra BB31_99;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r336, %r5, -1;
mov.u64 %rd66, 0;
setp.lt.s32	%p9, %r336, 1;
mov.u64 %rd547, %rd8;
mov.u64 %rd555, %rd66;
@%p9 bra BB31_11;

mul.wide.s32 %rd68, %r5, 8;
add.s64 %rd533, %rd2, %rd68;
mov.u64 %rd556, 0;
mov.u64 %rd548, %rd8;

BB31_7:
ld.local.u64 %rd14, [%rd533];
or.b64 %rd69, %rd548, %rd14;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p10, %rd70, 0;
@%p10 bra BB31_9;
bra.uni BB31_8;

BB31_9:
cvt.u32.u64	%r52, %rd14;
cvt.u32.u64	%r53, %rd548;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd549, %r54;
cvt.u64.u32	%rd534, %r55;
bra.uni BB31_10;

BB31_8:
div.u64 %rd549, %rd548, %rd14;
rem.u64 %rd534, %rd548, %rd14;

BB31_10:
mov.u64 %rd548, %rd549;
ld.local.u64 %rd71, [%rd533+200];
mul.lo.s64 %rd72, %rd71, %rd534;
add.s64 %rd556, %rd72, %rd556;
add.s64 %rd533, %rd533, -8;
add.s32 %r336, %r336, -1;
setp.gt.s32	%p11, %r336, 0;
mov.u64 %rd541, %rd548;
mov.u64 %rd547, %rd541;
mov.u64 %rd550, %rd556;
mov.u64 %rd555, %rd550;
@%p11 bra BB31_7;

BB31_11:
mov.u64 %rd24, %rd555;
mov.u64 %rd23, %rd547;
ld.local.u64 %rd74, [%rd2+208];
mul.lo.s64 %rd75, %rd74, %rd23;
add.s64 %rd25, %rd75, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r337, %r9, -1;
setp.lt.s32	%p12, %r337, 1;
mov.u64 %rd544, %rd8;
mov.u64 %rd553, %rd66;
@%p12 bra BB31_17;

mul.wide.s32 %rd77, %r9, 8;
add.s64 %rd535, %rd3, %rd77;
mov.u64 %rd554, 0;
mov.u64 %rd545, %rd8;

BB31_13:
ld.local.u64 %rd31, [%rd535];
or.b64 %rd78, %rd545, %rd31;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p13, %rd79, 0;
@%p13 bra BB31_15;
bra.uni BB31_14;

BB31_15:
cvt.u32.u64	%r56, %rd31;
cvt.u32.u64	%r57, %rd545;
div.u32 %r58, %r57, %r56;
rem.u32 %r59, %r57, %r56;
cvt.u64.u32	%rd546, %r58;
cvt.u64.u32	%rd536, %r59;
bra.uni BB31_16;

BB31_14:
div.u64 %rd546, %rd545, %rd31;
rem.u64 %rd536, %rd545, %rd31;

BB31_16:
mov.u64 %rd545, %rd546;
ld.local.u64 %rd80, [%rd535+200];
mul.lo.s64 %rd81, %rd80, %rd536;
add.s64 %rd554, %rd81, %rd554;
add.s64 %rd535, %rd535, -8;
add.s32 %r337, %r337, -1;
setp.gt.s32	%p14, %r337, 0;
mov.u64 %rd544, %rd545;
mov.u64 %rd553, %rd554;
@%p14 bra BB31_13;

BB31_17:
ld.local.u64 %rd82, [%rd3+208];
mul.lo.s64 %rd83, %rd82, %rd544;
add.s64 %rd42, %rd83, %rd553;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd53;
mov.f64 %fd39, 0d0000000000000000;
setp.ge.u64	%p15, %rd43, %rd53;
@%p15 bra BB31_19;

ld.local.u64 %rd84, [%rd2];
cvta.to.global.u64 %rd85, %rd84;
mul.lo.s64 %rd86, %rd43, %rd54;
add.s64 %rd87, %rd86, %rd25;
shl.b64 %rd88, %rd87, 3;
add.s64 %rd89, %rd85, %rd88;
ld.global.f64 %fd39, [%rd89];

BB31_19:
mov.u64 %rd557, 0;
@%p15 bra BB31_21;

ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd92, %rd91;
mul.lo.s64 %rd93, %rd43, %rd55;
add.s64 %rd94, %rd93, %rd42;
shl.b64 %rd95, %rd94, 3;
add.s64 %rd96, %rd92, %rd95;
ld.global.u64 %rd557, [%rd96];

BB31_21:
add.s32 %r60, %r13, 16;
selp.u16	%rs6, 1, 0, %p1;
shl.b64 %rd97, %rd43, 3;
mov.u64 %rd98, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd46, %rd98, %rd97;
st.shared.f64 [%rd46], %fd39;
mov.u64 %rd99, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd47, %rd99, %rd97;
st.shared.u64 [%rd47], %rd557;
mov.u64 %rd100, _Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd48, %rd100, %rd43;
st.shared.u8 [%rd48], %rs6;
cvt.s64.s32	%rd49, %r60;
setp.lt.u64	%p2, %rd49, %rd53;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.u64	%p17, %rd49, %rd53;
@%p17 bra BB31_23;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mul.lo.s64 %rd103, %rd49, %rd54;
add.s64 %rd104, %rd103, %rd25;
shl.b64 %rd105, %rd104, 3;
add.s64 %rd106, %rd102, %rd105;
ld.global.f64 %fd40, [%rd106];

BB31_23:
mov.u64 %rd558, 0;
@%p17 bra BB31_25;

ld.local.u64 %rd108, [%rd3];
cvta.to.global.u64 %rd109, %rd108;
mul.lo.s64 %rd110, %rd49, %rd55;
add.s64 %rd111, %rd110, %rd42;
shl.b64 %rd112, %rd111, 3;
add.s64 %rd113, %rd109, %rd112;
ld.global.u64 %rd558, [%rd113];

BB31_25:
selp.u16	%rs7, 1, 0, %p2;
st.shared.f64 [%rd46+128], %fd40;
st.shared.u64 [%rd47+128], %rd558;
st.shared.u8 [%rd48+16], %rs7;
bar.sync 0;
shl.b32 %r61, %r13, 1;
mul.wide.u32 %rd114, %r61, 8;
add.s64 %rd116, %rd98, %rd114;
ld.shared.f64 %fd5, [%rd116+8];
ld.shared.f64 %fd6, [%rd116];
setp.geu.f64	%p19, %fd6, %fd5;
@%p19 bra BB31_27;

cvt.u64.u32	%rd117, %r61;
add.s64 %rd119, %rd100, %rd117;
ld.shared.u8 %rs8, [%rd119];
mov.u32 %r338, 1;
setp.ne.s16	%p20, %rs8, 0;
@%p20 bra BB31_28;

BB31_27:
cvt.u64.u32	%rd120, %r61;
add.s64 %rd122, %rd100, %rd120;
ld.shared.u8 %rs9, [%rd122+1];
setp.eq.s16	%p21, %rs9, 0;
selp.u32	%r338, 1, 0, %p21;

BB31_28:
and.b32 %r67, %r13, 1;
setp.ne.s32	%p22, %r338, %r67;
@%p22 bra BB31_30;

add.s64 %rd125, %rd99, %rd114;
cvt.u64.u32	%rd126, %r61;
st.shared.f64 [%rd116], %fd5;
st.shared.f64 [%rd116+8], %fd6;
ld.shared.u64 %rd130, [%rd125];
ld.shared.u64 %rd131, [%rd125+8];
st.shared.u64 [%rd125], %rd131;
st.shared.u64 [%rd125+8], %rd130;
add.s64 %rd133, %rd100, %rd126;
ld.shared.u8 %rs10, [%rd133];
ld.shared.u8 %rs11, [%rd133+1];
st.shared.u8 [%rd133], %rs11;
st.shared.u8 [%rd133+1], %rs10;

BB31_30:
bar.sync 0;
sub.s32 %r18, %r61, %r67;
add.s32 %r73, %r18, 2;
mul.wide.u32 %rd134, %r73, 8;
add.s64 %rd136, %rd98, %rd134;
mul.wide.u32 %rd137, %r18, 8;
add.s64 %rd138, %rd98, %rd137;
ld.shared.f64 %fd7, [%rd136];
ld.shared.f64 %fd8, [%rd138];
setp.geu.f64	%p23, %fd8, %fd7;
@%p23 bra BB31_32;

cvt.u64.u32	%rd139, %r18;
add.s64 %rd141, %rd100, %rd139;
ld.shared.u8 %rs12, [%rd141];
mov.u32 %r339, 1;
setp.ne.s16	%p24, %rs12, 0;
@%p24 bra BB31_33;

BB31_32:
cvt.u64.u32	%rd142, %r73;
add.s64 %rd144, %rd100, %rd142;
ld.shared.u8 %rs13, [%rd144];
setp.eq.s16	%p25, %rs13, 0;
selp.u32	%r339, 1, 0, %p25;

BB31_33:
bfe.u32 %r85, %r13, 1, 1;
setp.ne.s32	%p26, %r339, %r85;
@%p26 bra BB31_35;

add.s64 %rd147, %rd99, %rd137;
add.s64 %rd149, %rd99, %rd134;
cvt.u64.u32	%rd150, %r18;
st.shared.f64 [%rd138], %fd7;
cvt.u64.u32	%rd154, %r73;
st.shared.f64 [%rd136], %fd8;
ld.shared.u64 %rd157, [%rd147];
ld.shared.u64 %rd158, [%rd149];
st.shared.u64 [%rd147], %rd158;
st.shared.u64 [%rd149], %rd157;
add.s64 %rd160, %rd100, %rd150;
ld.shared.u8 %rs14, [%rd160];
add.s64 %rd161, %rd100, %rd154;
ld.shared.u8 %rs15, [%rd161];
st.shared.u8 [%rd160], %rs15;
st.shared.u8 [%rd161], %rs14;

BB31_35:
bar.sync 0;
ld.shared.f64 %fd9, [%rd116+8];
ld.shared.f64 %fd10, [%rd116];
setp.geu.f64	%p27, %fd10, %fd9;
@%p27 bra BB31_37;

cvt.u64.u32	%rd165, %r61;
add.s64 %rd167, %rd100, %rd165;
ld.shared.u8 %rs16, [%rd167];
mov.u32 %r340, 1;
setp.ne.s16	%p28, %rs16, 0;
@%p28 bra BB31_38;

BB31_37:
cvt.u64.u32	%rd168, %r61;
add.s64 %rd170, %rd100, %rd168;
ld.shared.u8 %rs17, [%rd170+1];
setp.eq.s16	%p29, %rs17, 0;
selp.u32	%r340, 1, 0, %p29;

BB31_38:
bfe.u32 %r100, %r13, 1, 1;
setp.ne.s32	%p30, %r340, %r100;
@%p30 bra BB31_40;

cvt.u64.u32	%rd171, %r61;
st.shared.f64 [%rd116], %fd9;
st.shared.f64 [%rd116+8], %fd10;
add.s64 %rd176, %rd99, %rd114;
ld.shared.u64 %rd177, [%rd176];
ld.shared.u64 %rd178, [%rd176+8];
st.shared.u64 [%rd176], %rd178;
st.shared.u64 [%rd176+8], %rd177;
add.s64 %rd180, %rd100, %rd171;
ld.shared.u8 %rs18, [%rd180];
ld.shared.u8 %rs19, [%rd180+1];
st.shared.u8 [%rd180], %rs19;
st.shared.u8 [%rd180+1], %rs18;

BB31_40:
bar.sync 0;
and.b32 %r103, %r13, 3;
sub.s32 %r24, %r61, %r103;
add.s32 %r105, %r24, 4;
mul.wide.u32 %rd181, %r105, 8;
add.s64 %rd183, %rd98, %rd181;
mul.wide.u32 %rd184, %r24, 8;
add.s64 %rd185, %rd98, %rd184;
ld.shared.f64 %fd11, [%rd183];
ld.shared.f64 %fd12, [%rd185];
setp.geu.f64	%p31, %fd12, %fd11;
@%p31 bra BB31_42;

cvt.u64.u32	%rd186, %r24;
add.s64 %rd188, %rd100, %rd186;
ld.shared.u8 %rs20, [%rd188];
mov.u32 %r341, 1;
setp.ne.s16	%p32, %rs20, 0;
@%p32 bra BB31_43;

BB31_42:
cvt.u64.u32	%rd189, %r105;
add.s64 %rd191, %rd100, %rd189;
ld.shared.u8 %rs21, [%rd191];
setp.eq.s16	%p33, %rs21, 0;
selp.u32	%r341, 1, 0, %p33;

BB31_43:
bfe.u32 %r117, %r13, 2, 1;
setp.ne.s32	%p34, %r341, %r117;
@%p34 bra BB31_45;

add.s64 %rd194, %rd99, %rd184;
add.s64 %rd196, %rd99, %rd181;
cvt.u64.u32	%rd197, %r24;
st.shared.f64 [%rd185], %fd11;
cvt.u64.u32	%rd201, %r105;
st.shared.f64 [%rd183], %fd12;
ld.shared.u64 %rd204, [%rd194];
ld.shared.u64 %rd205, [%rd196];
st.shared.u64 [%rd194], %rd205;
st.shared.u64 [%rd196], %rd204;
add.s64 %rd207, %rd100, %rd197;
ld.shared.u8 %rs22, [%rd207];
add.s64 %rd208, %rd100, %rd201;
ld.shared.u8 %rs23, [%rd208];
st.shared.u8 [%rd207], %rs23;
st.shared.u8 [%rd208], %rs22;

BB31_45:
bar.sync 0;
ld.shared.f64 %fd13, [%rd136];
ld.shared.f64 %fd14, [%rd138];
setp.geu.f64	%p35, %fd14, %fd13;
@%p35 bra BB31_47;

cvt.u64.u32	%rd214, %r18;
add.s64 %rd216, %rd100, %rd214;
ld.shared.u8 %rs24, [%rd216];
mov.u32 %r342, 1;
setp.ne.s16	%p36, %rs24, 0;
@%p36 bra BB31_48;

BB31_47:
cvt.u64.u32	%rd217, %r73;
add.s64 %rd219, %rd100, %rd217;
ld.shared.u8 %rs25, [%rd219];
setp.eq.s16	%p37, %rs25, 0;
selp.u32	%r342, 1, 0, %p37;

BB31_48:
bfe.u32 %r140, %r13, 2, 1;
setp.ne.s32	%p38, %r342, %r140;
@%p38 bra BB31_50;

cvt.u64.u32	%rd220, %r18;
st.shared.f64 [%rd138], %fd13;
cvt.u64.u32	%rd224, %r73;
st.shared.f64 [%rd136], %fd14;
add.s64 %rd228, %rd99, %rd137;
ld.shared.u64 %rd229, [%rd228];
add.s64 %rd230, %rd99, %rd134;
ld.shared.u64 %rd231, [%rd230];
st.shared.u64 [%rd228], %rd231;
st.shared.u64 [%rd230], %rd229;
add.s64 %rd233, %rd100, %rd220;
ld.shared.u8 %rs26, [%rd233];
add.s64 %rd234, %rd100, %rd224;
ld.shared.u8 %rs27, [%rd234];
st.shared.u8 [%rd233], %rs27;
st.shared.u8 [%rd234], %rs26;

BB31_50:
bar.sync 0;
ld.shared.f64 %fd15, [%rd116+8];
ld.shared.f64 %fd16, [%rd116];
setp.geu.f64	%p39, %fd16, %fd15;
@%p39 bra BB31_52;

cvt.u64.u32	%rd238, %r61;
add.s64 %rd240, %rd100, %rd238;
ld.shared.u8 %rs28, [%rd240];
mov.u32 %r343, 1;
setp.ne.s16	%p40, %rs28, 0;
@%p40 bra BB31_53;

BB31_52:
cvt.u64.u32	%rd241, %r61;
add.s64 %rd243, %rd100, %rd241;
ld.shared.u8 %rs29, [%rd243+1];
setp.eq.s16	%p41, %rs29, 0;
selp.u32	%r343, 1, 0, %p41;

BB31_53:
bfe.u32 %r154, %r13, 2, 1;
setp.ne.s32	%p42, %r343, %r154;
@%p42 bra BB31_55;

cvt.u64.u32	%rd244, %r61;
st.shared.f64 [%rd116], %fd15;
st.shared.f64 [%rd116+8], %fd16;
add.s64 %rd249, %rd99, %rd114;
ld.shared.u64 %rd250, [%rd249];
ld.shared.u64 %rd251, [%rd249+8];
st.shared.u64 [%rd249], %rd251;
st.shared.u64 [%rd249+8], %rd250;
add.s64 %rd253, %rd100, %rd244;
ld.shared.u8 %rs30, [%rd253];
ld.shared.u8 %rs31, [%rd253+1];
st.shared.u8 [%rd253], %rs31;
st.shared.u8 [%rd253+1], %rs30;

BB31_55:
bar.sync 0;
and.b32 %r157, %r13, 7;
sub.s32 %r32, %r61, %r157;
add.s32 %r159, %r32, 8;
mul.wide.u32 %rd254, %r159, 8;
add.s64 %rd256, %rd98, %rd254;
mul.wide.u32 %rd257, %r32, 8;
add.s64 %rd258, %rd98, %rd257;
ld.shared.f64 %fd17, [%rd256];
ld.shared.f64 %fd18, [%rd258];
setp.geu.f64	%p43, %fd18, %fd17;
@%p43 bra BB31_57;

cvt.u64.u32	%rd259, %r32;
add.s64 %rd261, %rd100, %rd259;
ld.shared.u8 %rs32, [%rd261];
mov.u32 %r344, 1;
setp.ne.s16	%p44, %rs32, 0;
@%p44 bra BB31_58;

BB31_57:
cvt.u64.u32	%rd262, %r159;
add.s64 %rd264, %rd100, %rd262;
ld.shared.u8 %rs33, [%rd264];
setp.eq.s16	%p45, %rs33, 0;
selp.u32	%r344, 1, 0, %p45;

BB31_58:
bfe.u32 %r171, %r13, 3, 1;
setp.ne.s32	%p46, %r344, %r171;
@%p46 bra BB31_60;

mul.wide.u32 %rd531, %r32, 8;
add.s64 %rd267, %rd99, %rd531;
add.s64 %rd269, %rd99, %rd254;
cvt.u64.u32	%rd270, %r32;
st.shared.f64 [%rd258], %fd17;
cvt.u64.u32	%rd274, %r159;
st.shared.f64 [%rd256], %fd18;
ld.shared.u64 %rd277, [%rd267];
ld.shared.u64 %rd278, [%rd269];
st.shared.u64 [%rd267], %rd278;
st.shared.u64 [%rd269], %rd277;
add.s64 %rd280, %rd100, %rd270;
ld.shared.u8 %rs34, [%rd280];
add.s64 %rd281, %rd100, %rd274;
ld.shared.u8 %rs35, [%rd281];
st.shared.u8 [%rd280], %rs35;
st.shared.u8 [%rd281], %rs34;

BB31_60:
bar.sync 0;
ld.shared.f64 %fd19, [%rd183];
ld.shared.f64 %fd20, [%rd185];
setp.geu.f64	%p47, %fd20, %fd19;
@%p47 bra BB31_62;

cvt.u64.u32	%rd287, %r24;
add.s64 %rd289, %rd100, %rd287;
ld.shared.u8 %rs36, [%rd289];
mov.u32 %r345, 1;
setp.ne.s16	%p48, %rs36, 0;
@%p48 bra BB31_63;

BB31_62:
add.s32 %r331, %r24, 4;
cvt.u64.u32	%rd290, %r331;
add.s64 %rd292, %rd100, %rd290;
ld.shared.u8 %rs37, [%rd292];
setp.eq.s16	%p49, %rs37, 0;
selp.u32	%r345, 1, 0, %p49;

BB31_63:
bfe.u32 %r194, %r13, 3, 1;
setp.ne.s32	%p50, %r345, %r194;
@%p50 bra BB31_65;

mul.wide.u32 %rd530, %r24, 8;
add.s32 %r332, %r24, 4;
cvt.u64.u32	%rd293, %r24;
st.shared.f64 [%rd185], %fd19;
cvt.u64.u32	%rd297, %r332;
st.shared.f64 [%rd183], %fd20;
add.s64 %rd301, %rd99, %rd530;
ld.shared.u64 %rd302, [%rd301];
add.s64 %rd303, %rd99, %rd181;
ld.shared.u64 %rd304, [%rd303];
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd303], %rd302;
add.s64 %rd306, %rd100, %rd293;
ld.shared.u8 %rs38, [%rd306];
add.s64 %rd307, %rd100, %rd297;
ld.shared.u8 %rs39, [%rd307];
st.shared.u8 [%rd306], %rs39;
st.shared.u8 [%rd307], %rs38;

BB31_65:
bar.sync 0;
ld.shared.f64 %fd21, [%rd136];
ld.shared.f64 %fd22, [%rd138];
setp.geu.f64	%p51, %fd22, %fd21;
@%p51 bra BB31_67;

cvt.u64.u32	%rd313, %r18;
add.s64 %rd315, %rd100, %rd313;
ld.shared.u8 %rs40, [%rd315];
mov.u32 %r346, 1;
setp.ne.s16	%p52, %rs40, 0;
@%p52 bra BB31_68;

BB31_67:
cvt.u64.u32	%rd316, %r73;
add.s64 %rd318, %rd100, %rd316;
ld.shared.u8 %rs41, [%rd318];
setp.eq.s16	%p53, %rs41, 0;
selp.u32	%r346, 1, 0, %p53;

BB31_68:
bfe.u32 %r216, %r13, 3, 1;
setp.ne.s32	%p54, %r346, %r216;
@%p54 bra BB31_70;

mul.wide.u32 %rd529, %r18, 8;
cvt.u64.u32	%rd319, %r18;
st.shared.f64 [%rd138], %fd21;
cvt.u64.u32	%rd323, %r73;
st.shared.f64 [%rd136], %fd22;
add.s64 %rd327, %rd99, %rd529;
ld.shared.u64 %rd328, [%rd327];
add.s64 %rd329, %rd99, %rd134;
ld.shared.u64 %rd330, [%rd329];
st.shared.u64 [%rd327], %rd330;
st.shared.u64 [%rd329], %rd328;
add.s64 %rd332, %rd100, %rd319;
ld.shared.u8 %rs42, [%rd332];
add.s64 %rd333, %rd100, %rd323;
ld.shared.u8 %rs43, [%rd333];
st.shared.u8 [%rd332], %rs43;
st.shared.u8 [%rd333], %rs42;

BB31_70:
bar.sync 0;
ld.shared.f64 %fd23, [%rd116+8];
ld.shared.f64 %fd24, [%rd116];
setp.geu.f64	%p55, %fd24, %fd23;
@%p55 bra BB31_72;

cvt.u64.u32	%rd337, %r61;
add.s64 %rd339, %rd100, %rd337;
ld.shared.u8 %rs44, [%rd339];
mov.u32 %r347, 1;
setp.ne.s16	%p56, %rs44, 0;
@%p56 bra BB31_73;

BB31_72:
cvt.u64.u32	%rd340, %r61;
add.s64 %rd342, %rd100, %rd340;
ld.shared.u8 %rs45, [%rd342+1];
setp.eq.s16	%p57, %rs45, 0;
selp.u32	%r347, 1, 0, %p57;

BB31_73:
bfe.u32 %r230, %r13, 3, 1;
setp.ne.s32	%p58, %r347, %r230;
@%p58 bra BB31_75;

mul.wide.u32 %rd528, %r61, 8;
cvt.u64.u32	%rd343, %r61;
st.shared.f64 [%rd116], %fd23;
st.shared.f64 [%rd116+8], %fd24;
add.s64 %rd348, %rd99, %rd528;
ld.shared.u64 %rd349, [%rd348];
ld.shared.u64 %rd350, [%rd348+8];
st.shared.u64 [%rd348], %rd350;
st.shared.u64 [%rd348+8], %rd349;
add.s64 %rd352, %rd100, %rd343;
ld.shared.u8 %rs46, [%rd352];
ld.shared.u8 %rs47, [%rd352+1];
st.shared.u8 [%rd352], %rs47;
st.shared.u8 [%rd352+1], %rs46;

BB31_75:
bar.sync 0;
and.b32 %r233, %r13, 15;
sub.s32 %r234, %r61, %r233;
add.s32 %r235, %r234, 16;
mul.wide.u32 %rd353, %r235, 8;
add.s64 %rd355, %rd98, %rd353;
mul.wide.u32 %rd356, %r234, 8;
add.s64 %rd357, %rd98, %rd356;
ld.shared.f64 %fd25, [%rd355];
ld.shared.f64 %fd26, [%rd357];
setp.geu.f64	%p59, %fd26, %fd25;
@%p59 bra BB31_77;

cvt.u64.u32	%rd358, %r234;
add.s64 %rd360, %rd100, %rd358;
ld.shared.u8 %rs48, [%rd360];
setp.ne.s16	%p60, %rs48, 0;
@%p60 bra BB31_79;

BB31_77:
cvt.u64.u32	%rd361, %r235;
add.s64 %rd363, %rd100, %rd361;
ld.shared.u8 %rs1, [%rd363];
setp.eq.s16	%p61, %rs1, 0;
@%p61 bra BB31_79;

mul.wide.u32 %rd517, %r235, 8;
mul.wide.u32 %rd516, %r234, 8;
cvt.u64.u32	%rd364, %r234;
st.shared.f64 [%rd357], %fd25;
st.shared.f64 [%rd355], %fd26;
add.s64 %rd372, %rd99, %rd516;
ld.shared.u64 %rd373, [%rd372];
add.s64 %rd374, %rd99, %rd517;
ld.shared.u64 %rd375, [%rd374];
st.shared.u64 [%rd372], %rd375;
st.shared.u64 [%rd374], %rd373;
add.s64 %rd377, %rd100, %rd364;
ld.shared.u8 %rs49, [%rd377];
st.shared.u8 [%rd377], %rs1;
st.shared.u8 [%rd363], %rs49;

BB31_79:
bar.sync 0;
ld.shared.f64 %fd27, [%rd256];
ld.shared.f64 %fd28, [%rd258];
setp.geu.f64	%p62, %fd28, %fd27;
@%p62 bra BB31_81;

cvt.u64.u32	%rd384, %r32;
add.s64 %rd386, %rd100, %rd384;
ld.shared.u8 %rs50, [%rd386];
setp.ne.s16	%p63, %rs50, 0;
@%p63 bra BB31_83;

BB31_81:
add.s32 %r321, %r32, 8;
cvt.u64.u32	%rd387, %r321;
add.s64 %rd389, %rd100, %rd387;
ld.shared.u8 %rs2, [%rd389];
setp.eq.s16	%p64, %rs2, 0;
@%p64 bra BB31_83;

mul.wide.u32 %rd518, %r32, 8;
cvt.u64.u32	%rd390, %r32;
st.shared.f64 [%rd258], %fd27;
st.shared.f64 [%rd256], %fd28;
add.s64 %rd398, %rd99, %rd518;
ld.shared.u64 %rd399, [%rd398];
add.s64 %rd400, %rd99, %rd254;
ld.shared.u64 %rd401, [%rd400];
st.shared.u64 [%rd398], %rd401;
st.shared.u64 [%rd400], %rd399;
add.s64 %rd403, %rd100, %rd390;
ld.shared.u8 %rs51, [%rd403];
st.shared.u8 [%rd403], %rs2;
st.shared.u8 [%rd389], %rs51;

BB31_83:
bar.sync 0;
ld.shared.f64 %fd29, [%rd183];
ld.shared.f64 %fd30, [%rd185];
setp.geu.f64	%p65, %fd30, %fd29;
@%p65 bra BB31_85;

cvt.u64.u32	%rd410, %r24;
add.s64 %rd412, %rd100, %rd410;
ld.shared.u8 %rs52, [%rd412];
setp.ne.s16	%p66, %rs52, 0;
@%p66 bra BB31_87;

BB31_85:
add.s32 %r322, %r24, 4;
cvt.u64.u32	%rd413, %r322;
add.s64 %rd415, %rd100, %rd413;
ld.shared.u8 %rs3, [%rd415];
setp.eq.s16	%p67, %rs3, 0;
@%p67 bra BB31_87;

add.s32 %r323, %r24, 4;
mul.wide.u32 %rd520, %r323, 8;
mul.wide.u32 %rd519, %r24, 8;
cvt.u64.u32	%rd416, %r24;
st.shared.f64 [%rd185], %fd29;
st.shared.f64 [%rd183], %fd30;
add.s64 %rd424, %rd99, %rd519;
ld.shared.u64 %rd425, [%rd424];
add.s64 %rd426, %rd99, %rd520;
ld.shared.u64 %rd427, [%rd426];
st.shared.u64 [%rd424], %rd427;
st.shared.u64 [%rd426], %rd425;
add.s64 %rd429, %rd100, %rd416;
ld.shared.u8 %rs53, [%rd429];
st.shared.u8 [%rd429], %rs3;
st.shared.u8 [%rd415], %rs53;

BB31_87:
bar.sync 0;
ld.shared.f64 %fd31, [%rd136];
ld.shared.f64 %fd32, [%rd138];
setp.geu.f64	%p68, %fd32, %fd31;
@%p68 bra BB31_89;

cvt.u64.u32	%rd436, %r18;
add.s64 %rd438, %rd100, %rd436;
ld.shared.u8 %rs54, [%rd438];
setp.ne.s16	%p69, %rs54, 0;
@%p69 bra BB31_91;

BB31_89:
add.s32 %r324, %r18, 2;
cvt.u64.u32	%rd439, %r324;
add.s64 %rd441, %rd100, %rd439;
ld.shared.u8 %rs4, [%rd441];
setp.eq.s16	%p70, %rs4, 0;
@%p70 bra BB31_91;

mul.wide.u32 %rd521, %r18, 8;
cvt.u64.u32	%rd442, %r18;
st.shared.f64 [%rd138], %fd31;
st.shared.f64 [%rd136], %fd32;
add.s64 %rd450, %rd99, %rd521;
ld.shared.u64 %rd451, [%rd450];
add.s64 %rd452, %rd99, %rd134;
ld.shared.u64 %rd453, [%rd452];
st.shared.u64 [%rd450], %rd453;
st.shared.u64 [%rd452], %rd451;
add.s64 %rd455, %rd100, %rd442;
ld.shared.u8 %rs55, [%rd455];
st.shared.u8 [%rd455], %rs4;
st.shared.u8 [%rd441], %rs55;

BB31_91:
bar.sync 0;
ld.shared.f64 %fd33, [%rd116+8];
ld.shared.f64 %fd34, [%rd116];
setp.geu.f64	%p71, %fd34, %fd33;
@%p71 bra BB31_93;

cvt.u64.u32	%rd460, %r61;
add.s64 %rd462, %rd100, %rd460;
ld.shared.u8 %rs56, [%rd462];
setp.ne.s16	%p72, %rs56, 0;
@%p72 bra BB31_95;

BB31_93:
cvt.u64.u32	%rd463, %r61;
add.s64 %rd465, %rd100, %rd463;
ld.shared.u8 %rs5, [%rd465+1];
setp.eq.s16	%p73, %rs5, 0;
@%p73 bra BB31_95;

mov.u32 %r326, %tid.x;
shl.b32 %r325, %r326, 1;
mul.wide.u32 %rd522, %r325, 8;
st.shared.f64 [%rd116], %fd33;
st.shared.f64 [%rd116+8], %fd34;
add.s64 %rd471, %rd99, %rd522;
ld.shared.u64 %rd472, [%rd471];
ld.shared.u64 %rd473, [%rd471+8];
st.shared.u64 [%rd471], %rd473;
st.shared.u64 [%rd471+8], %rd472;
ld.shared.u8 %rs57, [%rd465];
st.shared.u8 [%rd465], %rs5;
st.shared.u8 [%rd465+1], %rs57;

BB31_95:
ld.param.u64 %rd527, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd526, %r13;
setp.lt.u64	%p76, %rd526, %rd527;
bar.sync 0;
@!%p76 bra BB31_97;
bra.uni BB31_96;

BB31_96:
mov.u32 %r333, %tid.x;
cvt.s64.s32	%rd532, %r333;
mul.wide.s32 %rd478, %r333, 8;
add.s64 %rd480, %rd98, %rd478;
ld.shared.f64 %fd37, [%rd480];
ld.local.u64 %rd481, [%rd2];
cvta.to.global.u64 %rd482, %rd481;
mul.lo.s64 %rd483, %rd532, %rd54;
add.s64 %rd484, %rd483, %rd25;
shl.b64 %rd485, %rd484, 3;
add.s64 %rd486, %rd482, %rd485;
st.global.f64 [%rd486], %fd37;
add.s64 %rd488, %rd99, %rd478;
ld.shared.u64 %rd489, [%rd488];
ld.local.u64 %rd490, [%rd3];
cvta.to.global.u64 %rd491, %rd490;
mul.lo.s64 %rd492, %rd532, %rd55;
add.s64 %rd493, %rd492, %rd42;
shl.b64 %rd494, %rd493, 3;
add.s64 %rd495, %rd491, %rd494;
st.global.u64 [%rd495], %rd489;

BB31_97:
mov.u32 %r328, %tid.x;
add.s32 %r327, %r328, 16;
ld.param.u64 %rd524, [_Z20bitonicSortKVInPlaceIdlLin1ELin1E6LTCompIdEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd523, %r327;
setp.ge.u64	%p75, %rd523, %rd524;
@%p75 bra BB31_99;

mov.u32 %r330, %tid.x;
add.s32 %r329, %r330, 16;
cvt.s64.s32	%rd525, %r329;
mul.wide.s32 %rd497, %r330, 8;
add.s64 %rd499, %rd98, %rd497;
ld.shared.f64 %fd38, [%rd499+128];
ld.local.u64 %rd500, [%rd2];
cvta.to.global.u64 %rd501, %rd500;
mul.lo.s64 %rd503, %rd525, %rd54;
add.s64 %rd504, %rd503, %rd25;
shl.b64 %rd505, %rd504, 3;
add.s64 %rd506, %rd501, %rd505;
st.global.f64 [%rd506], %fd38;
add.s64 %rd508, %rd99, %rd497;
ld.shared.u64 %rd509, [%rd508+128];
ld.local.u64 %rd510, [%rd3];
cvta.to.global.u64 %rd511, %rd510;
mul.lo.s64 %rd512, %rd525, %rd55;
add.s64 %rd513, %rd512, %rd42;
shl.b64 %rd514, %rd513, 3;
add.s64 %rd515, %rd511, %rd514;
st.global.u64 [%rd515], %rd509;

BB31_99:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB32_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd12;

BB32_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB32_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB32_4:
st.global.u64 [%rd19], %rd20;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 3;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB32_4;

BB32_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd19;

BB33_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB33_4;

BB33_3:
st.global.u64 [%rd25], %rd26;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB33_3;

BB33_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd4;

BB34_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB34_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB34_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IdlNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd10;

BB35_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB35_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB35_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .f64 %fd<3>;
.reg .b64 %rd<38>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB36_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd17;

BB36_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB36_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd37, %rd21, %rd11;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd36, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB36_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd37;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd37, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB36_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB36_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd1, %rd28;
cvt.u64.u32	%rd30, %r59;
add.s64 %rd31, %rd30, %rd7;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd1, %rd32;
ld.global.f64 %fd1, [%rd33];
ld.global.f64 %fd2, [%rd29];
setp.gt.f64	%p7, %fd2, %fd1;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB36_6;

BB36_7:
st.global.u32 [%rd36], %r64;
cvt.u64.u32	%rd34, %r8;
add.s64 %rd37, %rd37, %rd34;
mul.wide.u32 %rd35, %r8, 4;
add.s64 %rd36, %rd36, %rd35;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB36_4;

BB36_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .f64 %fd<3>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB37_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd23;

BB37_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd40, %r37;
setp.ge.s64	%p4, %rd40, %rd20;
@%p4 bra BB37_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd42, %rd40, %rd16;
shl.b64 %rd27, %rd40, 2;
add.s64 %rd41, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB37_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd42;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd42, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB37_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB37_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd3, %rd33;
cvt.u64.u32	%rd35, %r55;
add.s64 %rd36, %rd35, %rd11;
shl.b64 %rd37, %rd36, 3;
add.s64 %rd38, %rd3, %rd37;
ld.global.f64 %fd1, [%rd38];
ld.global.f64 %fd2, [%rd34];
setp.gt.f64	%p7, %fd2, %fd1;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB37_6;

BB37_7:
st.global.u32 [%rd41], %r59;
add.s64 %rd42, %rd42, %rd4;
shl.b64 %rd39, %rd4, 2;
add.s64 %rd41, %rd41, %rd39;
add.s64 %rd40, %rd40, %rd4;
setp.lt.s64	%p9, %rd40, %rd20;
@%p9 bra BB37_4;

BB37_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .f64 %fd<3>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd16;

BB38_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB38_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r62;
add.s64 %rd36, %rd20, %rd11;
mul.wide.u32 %rd21, %r62, 4;
add.s64 %rd35, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB38_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd36;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd36, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB38_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB38_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.f64 %fd1, [%rd32];
ld.global.f64 %fd2, [%rd30];
setp.gt.f64	%p7, %fd2, %fd1;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB38_6;

BB38_7:
st.global.u32 [%rd35], %r64;
cvt.u64.u32	%rd33, %r8;
add.s64 %rd36, %rd36, %rd33;
mul.wide.u32 %rd34, %r8, 4;
add.s64 %rd35, %rd35, %rd34;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB38_4;

BB38_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .f64 %fd<3>;
.reg .b64 %rd<42>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB39_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd22;

BB39_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd39, %r37;
setp.ge.s64	%p4, %rd39, %rd19;
@%p4 bra BB39_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd41, %rd39, %rd16;
shl.b64 %rd26, %rd39, 2;
add.s64 %rd40, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB39_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd41;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd41, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB39_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB39_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.f64 %fd1, [%rd37];
ld.global.f64 %fd2, [%rd35];
setp.gt.f64	%p7, %fd2, %fd1;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB39_6;

BB39_7:
st.global.u32 [%rd40], %r59;
add.s64 %rd41, %rd41, %rd4;
shl.b64 %rd38, %rd4, 2;
add.s64 %rd40, %rd40, %rd38;
add.s64 %rd39, %rd39, %rd4;
setp.lt.s64	%p9, %rd39, %rd19;
@%p9 bra BB39_4;

BB39_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .f64 %fd<3>;
.reg .b64 %rd<68>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB40_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd32;

BB40_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB40_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r25;
add.s64 %rd65, %rd36, %rd23;
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd64, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB40_4:
and.b64 %rd40, %rd65, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd65, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd67, 0, %rd51, %p5;
min.s64 %rd66, %rd45, %rd12;
setp.ge.s64	%p6, %rd67, %rd66;
@%p6 bra BB40_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB40_6:
add.s64 %rd53, %rd66, %rd67;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
shl.b64 %rd56, %rd55, 3;
add.s64 %rd57, %rd1, %rd56;
add.s64 %rd58, %rd54, %rd10;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd60, %rd1, %rd59;
ld.global.f64 %fd1, [%rd60];
ld.global.f64 %fd2, [%rd57];
setp.gt.f64	%p7, %fd2, %fd1;
add.s64 %rd61, %rd54, 1;
selp.b64	%rd67, %rd67, %rd61, %p7;
selp.b64	%rd66, %rd54, %rd66, %p7;
setp.lt.s64	%p8, %rd67, %rd66;
@%p8 bra BB40_6;

BB40_7:
st.global.u64 [%rd64], %rd67;
cvt.u64.u32	%rd62, %r6;
add.s64 %rd65, %rd65, %rd62;
mul.wide.u32 %rd63, %r6, 8;
add.s64 %rd64, %rd64, %rd63;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB40_4;

BB40_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .f64 %fd<3>;
.reg .b64 %rd<73>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB41_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd38;

BB41_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd68, %r19;
setp.ge.s64	%p4, %rd68, %rd35;
@%p4 bra BB41_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd70, %rd68, %rd28;
shl.b64 %rd42, %rd68, 3;
add.s64 %rd69, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB41_4:
and.b64 %rd45, %rd70, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd70, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd72, 0, %rd56, %p5;
min.s64 %rd71, %rd50, %rd16;
setp.ge.s64	%p6, %rd72, %rd71;
@%p6 bra BB41_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB41_6:
add.s64 %rd58, %rd71, %rd72;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
shl.b64 %rd61, %rd60, 3;
add.s64 %rd62, %rd3, %rd61;
add.s64 %rd63, %rd59, %rd14;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd65, %rd3, %rd64;
ld.global.f64 %fd1, [%rd65];
ld.global.f64 %fd2, [%rd62];
setp.gt.f64	%p7, %fd2, %fd1;
add.s64 %rd66, %rd59, 1;
selp.b64	%rd72, %rd72, %rd66, %p7;
selp.b64	%rd71, %rd59, %rd71, %p7;
setp.lt.s64	%p8, %rd72, %rd71;
@%p8 bra BB41_6;

BB41_7:
st.global.u64 [%rd69], %rd72;
add.s64 %rd70, %rd70, %rd6;
shl.b64 %rd67, %rd6, 3;
add.s64 %rd69, %rd69, %rd67;
add.s64 %rd68, %rd68, %rd6;
setp.lt.s64	%p9, %rd68, %rd35;
@%p9 bra BB41_4;

BB41_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .f64 %fd<3>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB42_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd31;

BB42_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB42_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r25;
add.s64 %rd64, %rd35, %rd23;
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd63, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB42_4:
and.b64 %rd39, %rd64, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd64, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd66, 0, %rd50, %p5;
min.s64 %rd65, %rd44, %rd12;
setp.ge.s64	%p6, %rd66, %rd65;
@%p6 bra BB42_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB42_6:
add.s64 %rd52, %rd65, %rd66;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.f64 %fd1, [%rd59];
ld.global.f64 %fd2, [%rd57];
setp.gt.f64	%p7, %fd2, %fd1;
add.s64 %rd60, %rd53, 1;
selp.b64	%rd66, %rd66, %rd60, %p7;
selp.b64	%rd65, %rd53, %rd65, %p7;
setp.lt.s64	%p8, %rd66, %rd65;
@%p8 bra BB42_6;

BB42_7:
st.global.u64 [%rd63], %rd66;
cvt.u64.u32	%rd61, %r6;
add.s64 %rd64, %rd64, %rd61;
mul.wide.u32 %rd62, %r6, 8;
add.s64 %rd63, %rd63, %rd62;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB42_4;

BB42_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .f64 %fd<3>;
.reg .b64 %rd<72>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB43_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd37;

BB43_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd67, %r19;
setp.ge.s64	%p4, %rd67, %rd34;
@%p4 bra BB43_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd69, %rd67, %rd28;
shl.b64 %rd41, %rd67, 3;
add.s64 %rd68, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB43_4:
and.b64 %rd44, %rd69, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd69, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd71, 0, %rd55, %p5;
min.s64 %rd70, %rd49, %rd16;
setp.ge.s64	%p6, %rd71, %rd70;
@%p6 bra BB43_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB43_6:
add.s64 %rd57, %rd70, %rd71;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.f64 %fd1, [%rd64];
ld.global.f64 %fd2, [%rd62];
setp.gt.f64	%p7, %fd2, %fd1;
add.s64 %rd65, %rd58, 1;
selp.b64	%rd71, %rd71, %rd65, %p7;
selp.b64	%rd70, %rd58, %rd70, %p7;
setp.lt.s64	%p8, %rd71, %rd70;
@%p8 bra BB43_6;

BB43_7:
st.global.u64 [%rd68], %rd71;
add.s64 %rd69, %rd69, %rd6;
shl.b64 %rd66, %rd6, 3;
add.s64 %rd68, %rd68, %rd66;
add.s64 %rd67, %rd67, %rd6;
setp.lt.s64	%p9, %rd67, %rd34;
@%p9 bra BB43_4;

BB43_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB44_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd12;

BB44_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB44_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB44_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB44_4;

BB44_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB45_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd19;

BB45_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB45_4;

BB45_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB45_3;

BB45_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB46_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd12;

BB46_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB46_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB46_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB46_4;

BB46_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB47_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd19;

BB47_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB47_4;

BB47_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB47_3;

BB47_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB48_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd12;

BB48_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB48_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB48_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB48_4;

BB48_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIdEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB49_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd19;

BB49_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB49_4;

BB49_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB49_3;

BB49_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB50_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd12;

BB50_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB50_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB50_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB50_4;

BB50_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB51_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd19;

BB51_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB51_4;

BB51_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB51_3;

BB51_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB52_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd12;

BB52_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB52_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB52_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB52_4;

BB52_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_10device_ptrIdEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIdEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB53_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd19;

BB53_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB53_4;

BB53_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB53_3;

BB53_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB54_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd12;

BB54_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB54_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB54_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB54_4;

BB54_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB55_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd19;

BB55_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB55_4;

BB55_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB55_3;

BB55_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .f64 %fd<3>;
.reg .b64 %rd<38>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB56_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd17;

BB56_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB56_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd37, %rd21, %rd11;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd36, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB56_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd37;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd37, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB56_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB56_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd1, %rd28;
cvt.u64.u32	%rd30, %r59;
add.s64 %rd31, %rd30, %rd7;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd1, %rd32;
ld.global.f64 %fd1, [%rd33];
ld.global.f64 %fd2, [%rd29];
setp.lt.f64	%p7, %fd2, %fd1;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB56_6;

BB56_7:
st.global.u32 [%rd36], %r64;
cvt.u64.u32	%rd34, %r8;
add.s64 %rd37, %rd37, %rd34;
mul.wide.u32 %rd35, %r8, 4;
add.s64 %rd36, %rd36, %rd35;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB56_4;

BB56_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .f64 %fd<3>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB57_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd23;

BB57_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd40, %r37;
setp.ge.s64	%p4, %rd40, %rd20;
@%p4 bra BB57_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd42, %rd40, %rd16;
shl.b64 %rd27, %rd40, 2;
add.s64 %rd41, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB57_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd42;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd42, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB57_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB57_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd3, %rd33;
cvt.u64.u32	%rd35, %r55;
add.s64 %rd36, %rd35, %rd11;
shl.b64 %rd37, %rd36, 3;
add.s64 %rd38, %rd3, %rd37;
ld.global.f64 %fd1, [%rd38];
ld.global.f64 %fd2, [%rd34];
setp.lt.f64	%p7, %fd2, %fd1;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB57_6;

BB57_7:
st.global.u32 [%rd41], %r59;
add.s64 %rd42, %rd42, %rd4;
shl.b64 %rd39, %rd4, 2;
add.s64 %rd41, %rd41, %rd39;
add.s64 %rd40, %rd40, %rd4;
setp.lt.s64	%p9, %rd40, %rd20;
@%p9 bra BB57_4;

BB57_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .f64 %fd<3>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB58_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd16;

BB58_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB58_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r62;
add.s64 %rd36, %rd20, %rd11;
mul.wide.u32 %rd21, %r62, 4;
add.s64 %rd35, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB58_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd36;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd36, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB58_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB58_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.f64 %fd1, [%rd32];
ld.global.f64 %fd2, [%rd30];
setp.lt.f64	%p7, %fd2, %fd1;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB58_6;

BB58_7:
st.global.u32 [%rd35], %r64;
cvt.u64.u32	%rd33, %r8;
add.s64 %rd36, %rd36, %rd33;
mul.wide.u32 %rd34, %r8, 4;
add.s64 %rd35, %rd35, %rd34;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB58_4;

BB58_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .f64 %fd<3>;
.reg .b64 %rd<42>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB59_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd22;

BB59_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd39, %r37;
setp.ge.s64	%p4, %rd39, %rd19;
@%p4 bra BB59_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd41, %rd39, %rd16;
shl.b64 %rd26, %rd39, 2;
add.s64 %rd40, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB59_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd41;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd41, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB59_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB59_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.f64 %fd1, [%rd37];
ld.global.f64 %fd2, [%rd35];
setp.lt.f64	%p7, %fd2, %fd1;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB59_6;

BB59_7:
st.global.u32 [%rd40], %r59;
add.s64 %rd41, %rd41, %rd4;
shl.b64 %rd38, %rd4, 2;
add.s64 %rd40, %rd40, %rd38;
add.s64 %rd39, %rd39, %rd4;
setp.lt.s64	%p9, %rd39, %rd19;
@%p9 bra BB59_4;

BB59_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .f64 %fd<3>;
.reg .b64 %rd<68>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB60_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd32;

BB60_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB60_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r25;
add.s64 %rd65, %rd36, %rd23;
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd64, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB60_4:
and.b64 %rd40, %rd65, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd65, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd67, 0, %rd51, %p5;
min.s64 %rd66, %rd45, %rd12;
setp.ge.s64	%p6, %rd67, %rd66;
@%p6 bra BB60_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB60_6:
add.s64 %rd53, %rd66, %rd67;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
shl.b64 %rd56, %rd55, 3;
add.s64 %rd57, %rd1, %rd56;
add.s64 %rd58, %rd54, %rd10;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd60, %rd1, %rd59;
ld.global.f64 %fd1, [%rd60];
ld.global.f64 %fd2, [%rd57];
setp.lt.f64	%p7, %fd2, %fd1;
add.s64 %rd61, %rd54, 1;
selp.b64	%rd67, %rd67, %rd61, %p7;
selp.b64	%rd66, %rd54, %rd66, %p7;
setp.lt.s64	%p8, %rd67, %rd66;
@%p8 bra BB60_6;

BB60_7:
st.global.u64 [%rd64], %rd67;
cvt.u64.u32	%rd62, %r6;
add.s64 %rd65, %rd65, %rd62;
mul.wide.u32 %rd63, %r6, 8;
add.s64 %rd64, %rd64, %rd63;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB60_4;

BB60_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .f64 %fd<3>;
.reg .b64 %rd<73>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIdEENS14_IlEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB61_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd38;

BB61_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd68, %r19;
setp.ge.s64	%p4, %rd68, %rd35;
@%p4 bra BB61_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd70, %rd68, %rd28;
shl.b64 %rd42, %rd68, 3;
add.s64 %rd69, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB61_4:
and.b64 %rd45, %rd70, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd70, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd72, 0, %rd56, %p5;
min.s64 %rd71, %rd50, %rd16;
setp.ge.s64	%p6, %rd72, %rd71;
@%p6 bra BB61_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB61_6:
add.s64 %rd58, %rd71, %rd72;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
shl.b64 %rd61, %rd60, 3;
add.s64 %rd62, %rd3, %rd61;
add.s64 %rd63, %rd59, %rd14;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd65, %rd3, %rd64;
ld.global.f64 %fd1, [%rd65];
ld.global.f64 %fd2, [%rd62];
setp.lt.f64	%p7, %fd2, %fd1;
add.s64 %rd66, %rd59, 1;
selp.b64	%rd72, %rd72, %rd66, %p7;
selp.b64	%rd71, %rd59, %rd71, %p7;
setp.lt.s64	%p8, %rd72, %rd71;
@%p8 bra BB61_6;

BB61_7:
st.global.u64 [%rd69], %rd72;
add.s64 %rd70, %rd70, %rd6;
shl.b64 %rd67, %rd6, 3;
add.s64 %rd69, %rd69, %rd67;
add.s64 %rd68, %rd68, %rd6;
setp.lt.s64	%p9, %rd68, %rd35;
@%p9 bra BB61_4;

BB61_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .f64 %fd<3>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB62_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd31;

BB62_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB62_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r25;
add.s64 %rd64, %rd35, %rd23;
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd63, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB62_4:
and.b64 %rd39, %rd64, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd64, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd66, 0, %rd50, %p5;
min.s64 %rd65, %rd44, %rd12;
setp.ge.s64	%p6, %rd66, %rd65;
@%p6 bra BB62_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB62_6:
add.s64 %rd52, %rd65, %rd66;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.f64 %fd1, [%rd59];
ld.global.f64 %fd2, [%rd57];
setp.lt.f64	%p7, %fd2, %fd1;
add.s64 %rd60, %rd53, 1;
selp.b64	%rd66, %rd66, %rd60, %p7;
selp.b64	%rd65, %rd53, %rd65, %p7;
setp.lt.s64	%p8, %rd66, %rd65;
@%p8 bra BB62_6;

BB62_7:
st.global.u64 [%rd63], %rd66;
cvt.u64.u32	%rd61, %r6;
add.s64 %rd64, %rd64, %rd61;
mul.wide.u32 %rd62, %r6, 8;
add.s64 %rd63, %rd63, %rd62;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB62_4;

BB62_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .f64 %fd<3>;
.reg .b64 %rd<72>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IdlSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIdEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB63_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd37;

BB63_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd67, %r19;
setp.ge.s64	%p4, %rd67, %rd34;
@%p4 bra BB63_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd69, %rd67, %rd28;
shl.b64 %rd41, %rd67, 3;
add.s64 %rd68, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB63_4:
and.b64 %rd44, %rd69, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd69, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd71, 0, %rd55, %p5;
min.s64 %rd70, %rd49, %rd16;
setp.ge.s64	%p6, %rd71, %rd70;
@%p6 bra BB63_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB63_6:
add.s64 %rd57, %rd70, %rd71;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.f64 %fd1, [%rd64];
ld.global.f64 %fd2, [%rd62];
setp.lt.f64	%p7, %fd2, %fd1;
add.s64 %rd65, %rd58, 1;
selp.b64	%rd71, %rd71, %rd65, %p7;
selp.b64	%rd70, %rd58, %rd70, %p7;
setp.lt.s64	%p8, %rd71, %rd70;
@%p8 bra BB63_6;

BB63_7:
st.global.u64 [%rd68], %rd71;
add.s64 %rd69, %rd69, %rd6;
shl.b64 %rd66, %rd6, 3;
add.s64 %rd68, %rd68, %rd66;
add.s64 %rd67, %rd67, %rd6;
setp.lt.s64	%p9, %rd67, %rd34;
@%p9 bra BB63_4;

BB63_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB64_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd4;

BB64_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB64_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB64_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IldNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB65_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd10;

BB65_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB65_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB65_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<71>;
.reg .b64 %rd<54>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r40, %r41}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd26, %rd25;
setp.eq.s64	%p2, %rd26, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB66_2;

cvt.s64.s32	%rd27, %r37;
mov.u32 %r42, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r42;
mov.u64 %rd28, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd29, %rd28;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd29;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd27;

BB66_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r43, %ctaid.x;
add.s32 %r4, %r43, %r33;
bar.sync 0;
mad.lo.s32 %r68, %r4, %r3, %r1;
setp.ge.u32	%p4, %r68, %r26;
@%p4 bra BB66_14;

cvta.to.global.u64 %rd30, %rd21;
cvta.to.global.u64 %rd1, %rd22;
mul.lo.s32 %r8, %r3, %r34;
cvt.u64.u32	%rd31, %r68;
add.s64 %rd51, %rd31, %rd20;
mul.wide.u32 %rd32, %r68, 4;
add.s64 %rd50, %rd30, %rd32;
neg.s32 %r44, %r25;
cvt.u64.u32	%rd5, %r44;
shr.u32 %r9, %r25, 1;

BB66_4:
cvt.u32.u64	%r45, %rd5;
cvt.u32.u64	%r46, %rd51;
and.b32 %r47, %r46, %r45;
mul.lo.s32 %r48, %r47, %r41;
add.s32 %r49, %r47, %r9;
mul.lo.s32 %r50, %r49, %r41;
min.u32 %r11, %r50, %r40;
sub.s32 %r51, %r40, %r48;
mul.lo.s32 %r52, %r9, %r41;
min.u32 %r53, %r51, %r52;
sub.s32 %r54, %r40, %r11;
min.u32 %r55, %r54, %r52;
add.s32 %r56, %r55, %r53;
cvt.u64.u32	%rd33, %r41;
mul.lo.s64 %rd34, %rd51, %rd33;
cvt.u64.u32	%rd8, %r48;
sub.s64 %rd35, %rd34, %rd8;
cvt.u32.u64	%r57, %rd35;
min.u32 %r12, %r57, %r56;
setp.lt.u32	%p5, %r12, %r55;
sub.s32 %r58, %r12, %r55;
selp.b32	%r70, 0, %r58, %p5;
min.u32 %r69, %r53, %r12;
setp.ge.u32	%p6, %r70, %r69;
@%p6 bra BB66_13;

cvt.u64.u32	%rd9, %r11;
add.s32 %r15, %r12, -1;

BB66_6:
add.s32 %r59, %r69, %r70;
shr.u32 %r18, %r59, 1;
sub.s32 %r60, %r15, %r18;
cvt.u64.u32	%rd36, %r60;
add.s64 %rd37, %rd36, %rd9;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd39, %rd1, %rd38;
ld.global.u64 %rd10, [%rd39];
or.b64 %rd40, %rd10, %rd24;
and.b64 %rd41, %rd40, -4294967296;
setp.eq.s64	%p7, %rd41, 0;
@%p7 bra BB66_8;
bra.uni BB66_7;

BB66_8:
cvt.u32.u64	%r61, %rd24;
cvt.u32.u64	%r62, %rd10;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd52, %r63;
bra.uni BB66_9;

BB66_7:
div.s64 %rd52, %rd10, %rd24;

BB66_9:
cvt.u64.u32	%rd42, %r18;
add.s64 %rd43, %rd42, %rd8;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd1, %rd44;
ld.global.u64 %rd14, [%rd45];
or.b64 %rd46, %rd14, %rd24;
and.b64 %rd47, %rd46, -4294967296;
setp.eq.s64	%p8, %rd47, 0;
@%p8 bra BB66_11;
bra.uni BB66_10;

BB66_11:
cvt.u32.u64	%r64, %rd24;
cvt.u32.u64	%r65, %rd14;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd53, %r66;
bra.uni BB66_12;

BB66_10:
div.s64 %rd53, %rd14, %rd24;

BB66_12:
add.s32 %r67, %r18, 1;
setp.lt.s64	%p9, %rd52, %rd53;
selp.b32	%r70, %r70, %r67, %p9;
selp.b32	%r69, %r18, %r69, %p9;
setp.lt.u32	%p10, %r70, %r69;
@%p10 bra BB66_6;

BB66_13:
st.global.u32 [%rd50], %r70;
cvt.u64.u32	%rd48, %r8;
add.s64 %rd51, %rd51, %rd48;
mul.wide.u32 %rd49, %r8, 4;
add.s64 %rd50, %rd50, %rd49;
add.s32 %r68, %r68, %r8;
setp.lt.u32	%p11, %r68, %r26;
@%p11 bra BB66_4;

BB66_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<66>;
.reg .b64 %rd<59>;


ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r30, %r31}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd31, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd32, %rd31;
setp.eq.s64	%p2, %rd32, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB67_2;

cvt.s64.s32	%rd33, %r31;
mov.u32 %r36, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r36;
mov.u64 %rd34, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd35, %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd35;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd33;

BB67_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r37, %ctaid.x;
add.s32 %r3, %r37, %r27;
bar.sync 0;
mad.lo.s32 %r38, %r3, %r2, %r1;
cvt.s64.s32	%rd54, %r38;
setp.ge.s64	%p4, %rd54, %rd30;
@%p4 bra BB67_14;

cvta.to.global.u64 %rd36, %rd26;
cvta.to.global.u64 %rd3, %rd27;
mul.lo.s32 %r39, %r2, %r28;
cvt.s64.s32	%rd5, %r39;
add.s64 %rd56, %rd54, %rd25;
shl.b64 %rd37, %rd54, 2;
add.s64 %rd55, %rd36, %rd37;
neg.s32 %r40, %r20;
cvt.u64.u32	%rd8, %r40;
shr.u32 %r6, %r20, 1;

BB67_4:
cvt.u32.u64	%r41, %rd8;
cvt.u32.u64	%r42, %rd56;
and.b32 %r43, %r42, %r41;
mul.lo.s32 %r44, %r43, %r35;
add.s32 %r45, %r43, %r6;
mul.lo.s32 %r46, %r45, %r35;
min.u32 %r7, %r46, %r34;
sub.s32 %r47, %r34, %r44;
mul.lo.s32 %r48, %r6, %r35;
min.u32 %r49, %r47, %r48;
sub.s32 %r50, %r34, %r7;
min.u32 %r51, %r50, %r48;
add.s32 %r52, %r51, %r49;
cvt.u64.u32	%rd38, %r35;
mul.lo.s64 %rd39, %rd56, %rd38;
cvt.u64.u32	%rd12, %r44;
sub.s64 %rd40, %rd39, %rd12;
cvt.u32.u64	%r53, %rd40;
min.u32 %r8, %r53, %r52;
setp.lt.u32	%p5, %r8, %r51;
sub.s32 %r54, %r8, %r51;
selp.b32	%r65, 0, %r54, %p5;
min.u32 %r64, %r49, %r8;
setp.ge.u32	%p6, %r65, %r64;
@%p6 bra BB67_13;

cvt.u64.u32	%rd13, %r7;
add.s32 %r11, %r8, -1;

BB67_6:
add.s32 %r55, %r64, %r65;
shr.u32 %r14, %r55, 1;
sub.s32 %r56, %r11, %r14;
cvt.u64.u32	%rd41, %r56;
add.s64 %rd42, %rd41, %rd13;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd44, %rd3, %rd43;
ld.global.u64 %rd14, [%rd44];
or.b64 %rd45, %rd14, %rd29;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p7, %rd46, 0;
@%p7 bra BB67_8;
bra.uni BB67_7;

BB67_8:
cvt.u32.u64	%r57, %rd29;
cvt.u32.u64	%r58, %rd14;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd57, %r59;
bra.uni BB67_9;

BB67_7:
div.s64 %rd57, %rd14, %rd29;

BB67_9:
cvt.u64.u32	%rd47, %r14;
add.s64 %rd48, %rd47, %rd12;
shl.b64 %rd49, %rd48, 3;
add.s64 %rd50, %rd3, %rd49;
ld.global.u64 %rd18, [%rd50];
or.b64 %rd51, %rd18, %rd29;
and.b64 %rd52, %rd51, -4294967296;
setp.eq.s64	%p8, %rd52, 0;
@%p8 bra BB67_11;
bra.uni BB67_10;

BB67_11:
cvt.u32.u64	%r60, %rd29;
cvt.u32.u64	%r61, %rd18;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd58, %r62;
bra.uni BB67_12;

BB67_10:
div.s64 %rd58, %rd18, %rd29;

BB67_12:
add.s32 %r63, %r14, 1;
setp.lt.s64	%p9, %rd57, %rd58;
selp.b32	%r65, %r65, %r63, %p9;
selp.b32	%r64, %r14, %r64, %p9;
setp.lt.u32	%p10, %r65, %r64;
@%p10 bra BB67_6;

BB67_13:
st.global.u32 [%rd55], %r65;
add.s64 %rd56, %rd56, %rd5;
shl.b64 %rd53, %rd5, 2;
add.s64 %rd55, %rd55, %rd53;
add.s64 %rd54, %rd54, %rd5;
setp.lt.s64	%p11, %rd54, %rd30;
@%p11 bra BB67_4;

BB67_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<71>;
.reg .b64 %rd<53>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r40, %r41}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd25, %rd24;
setp.eq.s64	%p2, %rd25, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB68_2;

cvt.s64.s32	%rd26, %r37;
mov.u32 %r42, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r42;
mov.u64 %rd27, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd28, %rd27;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd28;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd26;

BB68_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r43, %ctaid.x;
add.s32 %r4, %r43, %r33;
bar.sync 0;
mad.lo.s32 %r68, %r4, %r3, %r1;
setp.ge.u32	%p4, %r68, %r26;
@%p4 bra BB68_14;

cvta.to.global.u64 %rd29, %rd21;
cvta.to.global.u64 %rd1, %rd22;
mul.lo.s32 %r8, %r3, %r34;
cvt.u64.u32	%rd30, %r68;
add.s64 %rd50, %rd30, %rd20;
mul.wide.u32 %rd31, %r68, 4;
add.s64 %rd49, %rd29, %rd31;
neg.s32 %r44, %r25;
cvt.u64.u32	%rd5, %r44;
shr.u32 %r9, %r25, 1;

BB68_4:
cvt.u32.u64	%r45, %rd5;
cvt.u32.u64	%r46, %rd50;
and.b32 %r47, %r46, %r45;
mul.lo.s32 %r48, %r47, %r41;
add.s32 %r49, %r47, %r9;
mul.lo.s32 %r50, %r49, %r41;
min.u32 %r11, %r50, %r40;
sub.s32 %r51, %r40, %r48;
mul.lo.s32 %r52, %r9, %r41;
min.u32 %r53, %r51, %r52;
sub.s32 %r54, %r40, %r11;
min.u32 %r55, %r54, %r52;
add.s32 %r56, %r55, %r53;
cvt.u64.u32	%rd32, %r41;
mul.lo.s64 %rd33, %rd50, %rd32;
cvt.u64.u32	%rd8, %r48;
sub.s64 %rd34, %rd33, %rd8;
cvt.u32.u64	%r57, %rd34;
min.u32 %r12, %r57, %r56;
setp.lt.u32	%p5, %r12, %r55;
sub.s32 %r58, %r12, %r55;
selp.b32	%r70, 0, %r58, %p5;
min.u32 %r69, %r53, %r12;
setp.ge.u32	%p6, %r70, %r69;
@%p6 bra BB68_13;

cvt.u64.u32	%rd9, %r11;
add.s32 %r15, %r12, -1;

BB68_6:
add.s32 %r59, %r69, %r70;
shr.u32 %r18, %r59, 1;
sub.s32 %r60, %r15, %r18;
cvt.u64.u32	%rd35, %r60;
add.s64 %rd36, %rd35, %rd9;
shl.b64 %rd37, %rd36, 4;
add.s64 %rd38, %rd1, %rd37;
ld.global.u64 %rd10, [%rd38];
or.b64 %rd39, %rd10, %rd23;
and.b64 %rd40, %rd39, -4294967296;
setp.eq.s64	%p7, %rd40, 0;
@%p7 bra BB68_8;
bra.uni BB68_7;

BB68_8:
cvt.u32.u64	%r61, %rd23;
cvt.u32.u64	%r62, %rd10;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd51, %r63;
bra.uni BB68_9;

BB68_7:
div.s64 %rd51, %rd10, %rd23;

BB68_9:
cvt.u64.u32	%rd41, %r18;
add.s64 %rd42, %rd41, %rd8;
shl.b64 %rd43, %rd42, 4;
add.s64 %rd44, %rd1, %rd43;
ld.global.u64 %rd14, [%rd44];
or.b64 %rd45, %rd14, %rd23;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p8, %rd46, 0;
@%p8 bra BB68_11;
bra.uni BB68_10;

BB68_11:
cvt.u32.u64	%r64, %rd23;
cvt.u32.u64	%r65, %rd14;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd52, %r66;
bra.uni BB68_12;

BB68_10:
div.s64 %rd52, %rd14, %rd23;

BB68_12:
add.s32 %r67, %r18, 1;
setp.lt.s64	%p9, %rd51, %rd52;
selp.b32	%r70, %r70, %r67, %p9;
selp.b32	%r69, %r18, %r69, %p9;
setp.lt.u32	%p10, %r70, %r69;
@%p10 bra BB68_6;

BB68_13:
st.global.u32 [%rd49], %r70;
cvt.u64.u32	%rd47, %r8;
add.s64 %rd50, %rd50, %rd47;
mul.wide.u32 %rd48, %r8, 4;
add.s64 %rd49, %rd49, %rd48;
add.s32 %r68, %r68, %r8;
setp.lt.u32	%p11, %r68, %r26;
@%p11 bra BB68_4;

BB68_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<66>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r30, %r31}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB69_2;

cvt.s64.s32	%rd32, %r31;
mov.u32 %r36, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r36;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd32;

BB69_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r37, %ctaid.x;
add.s32 %r3, %r37, %r27;
bar.sync 0;
mad.lo.s32 %r38, %r3, %r2, %r1;
cvt.s64.s32	%rd53, %r38;
setp.ge.s64	%p4, %rd53, %rd29;
@%p4 bra BB69_14;

cvta.to.global.u64 %rd35, %rd26;
cvta.to.global.u64 %rd3, %rd27;
mul.lo.s32 %r39, %r2, %r28;
cvt.s64.s32	%rd5, %r39;
add.s64 %rd55, %rd53, %rd25;
shl.b64 %rd36, %rd53, 2;
add.s64 %rd54, %rd35, %rd36;
neg.s32 %r40, %r20;
cvt.u64.u32	%rd8, %r40;
shr.u32 %r6, %r20, 1;

BB69_4:
cvt.u32.u64	%r41, %rd8;
cvt.u32.u64	%r42, %rd55;
and.b32 %r43, %r42, %r41;
mul.lo.s32 %r44, %r43, %r35;
add.s32 %r45, %r43, %r6;
mul.lo.s32 %r46, %r45, %r35;
min.u32 %r7, %r46, %r34;
sub.s32 %r47, %r34, %r44;
mul.lo.s32 %r48, %r6, %r35;
min.u32 %r49, %r47, %r48;
sub.s32 %r50, %r34, %r7;
min.u32 %r51, %r50, %r48;
add.s32 %r52, %r51, %r49;
cvt.u64.u32	%rd37, %r35;
mul.lo.s64 %rd38, %rd55, %rd37;
cvt.u64.u32	%rd12, %r44;
sub.s64 %rd39, %rd38, %rd12;
cvt.u32.u64	%r53, %rd39;
min.u32 %r8, %r53, %r52;
setp.lt.u32	%p5, %r8, %r51;
sub.s32 %r54, %r8, %r51;
selp.b32	%r65, 0, %r54, %p5;
min.u32 %r64, %r49, %r8;
setp.ge.u32	%p6, %r65, %r64;
@%p6 bra BB69_13;

cvt.u64.u32	%rd13, %r7;
add.s32 %r11, %r8, -1;

BB69_6:
add.s32 %r55, %r64, %r65;
shr.u32 %r14, %r55, 1;
sub.s32 %r56, %r11, %r14;
cvt.u64.u32	%rd40, %r56;
add.s64 %rd41, %rd40, %rd13;
shl.b64 %rd42, %rd41, 4;
add.s64 %rd43, %rd3, %rd42;
ld.global.u64 %rd14, [%rd43];
or.b64 %rd44, %rd14, %rd28;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p7, %rd45, 0;
@%p7 bra BB69_8;
bra.uni BB69_7;

BB69_8:
cvt.u32.u64	%r57, %rd28;
cvt.u32.u64	%r58, %rd14;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd56, %r59;
bra.uni BB69_9;

BB69_7:
div.s64 %rd56, %rd14, %rd28;

BB69_9:
cvt.u64.u32	%rd46, %r14;
add.s64 %rd47, %rd46, %rd12;
shl.b64 %rd48, %rd47, 4;
add.s64 %rd49, %rd3, %rd48;
ld.global.u64 %rd18, [%rd49];
or.b64 %rd50, %rd18, %rd28;
and.b64 %rd51, %rd50, -4294967296;
setp.eq.s64	%p8, %rd51, 0;
@%p8 bra BB69_11;
bra.uni BB69_10;

BB69_11:
cvt.u32.u64	%r60, %rd28;
cvt.u32.u64	%r61, %rd18;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd57, %r62;
bra.uni BB69_12;

BB69_10:
div.s64 %rd57, %rd18, %rd28;

BB69_12:
add.s32 %r63, %r14, 1;
setp.lt.s64	%p9, %rd56, %rd57;
selp.b32	%r65, %r65, %r63, %p9;
selp.b32	%r64, %r14, %r64, %p9;
setp.lt.u32	%p10, %r65, %r64;
@%p10 bra BB69_6;

BB69_13:
st.global.u32 [%rd54], %r65;
add.s64 %rd55, %rd55, %rd5;
shl.b64 %rd52, %rd5, 2;
add.s64 %rd54, %rd54, %rd52;
add.s64 %rd53, %rd53, %rd5;
setp.lt.s64	%p11, %rd53, %rd29;
@%p11 bra BB69_4;

BB69_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<32>;
.reg .b64 %rd<84>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd41, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd42, %rd41;
setp.eq.s64	%p2, %rd42, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB70_2;

cvt.s64.s32	%rd43, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r23;
mov.u64 %rd44, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd45, %rd44;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd45;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd43;

BB70_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r31, %r4, %r3, %r1;
setp.ge.u32	%p4, %r31, %r9;
@%p4 bra BB70_14;

cvta.to.global.u64 %rd46, %rd34;
cvta.to.global.u64 %rd1, %rd35;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd47, %r31;
add.s64 %rd79, %rd47, %rd33;
mul.wide.u32 %rd48, %r31, 8;
add.s64 %rd78, %rd46, %rd48;
neg.s64 %rd7, %rd39;
shr.u64 %rd49, %rd39, 63;
add.s64 %rd50, %rd39, %rd49;
shr.s64 %rd8, %rd50, 1;

BB70_4:
and.b64 %rd51, %rd79, %rd7;
mul.lo.s64 %rd11, %rd51, %rd38;
add.s64 %rd52, %rd8, %rd51;
mul.lo.s64 %rd53, %rd52, %rd38;
min.s64 %rd12, %rd53, %rd37;
sub.s64 %rd54, %rd37, %rd11;
mul.lo.s64 %rd55, %rd8, %rd38;
min.s64 %rd56, %rd54, %rd55;
sub.s64 %rd57, %rd37, %rd12;
min.s64 %rd58, %rd57, %rd55;
add.s64 %rd59, %rd58, %rd56;
mul.lo.s64 %rd60, %rd79, %rd38;
sub.s64 %rd61, %rd60, %rd11;
min.s64 %rd13, %rd61, %rd59;
setp.lt.s64	%p5, %rd13, %rd58;
sub.s64 %rd62, %rd13, %rd58;
selp.b64	%rd83, 0, %rd62, %p5;
min.s64 %rd80, %rd56, %rd13;
setp.ge.s64	%p6, %rd83, %rd80;
@%p6 bra BB70_13;

add.s64 %rd63, %rd12, %rd13;
add.s64 %rd16, %rd63, -1;

BB70_6:
add.s64 %rd64, %rd80, %rd83;
shr.s64 %rd19, %rd64, 1;
sub.s64 %rd65, %rd16, %rd19;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd1, %rd66;
ld.global.u64 %rd20, [%rd67];
or.b64 %rd68, %rd20, %rd40;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB70_8;
bra.uni BB70_7;

BB70_8:
cvt.u32.u64	%r25, %rd40;
cvt.u32.u64	%r26, %rd20;
div.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd81, %r27;
bra.uni BB70_9;

BB70_7:
div.s64 %rd81, %rd20, %rd40;

BB70_9:
add.s64 %rd70, %rd19, %rd11;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd1, %rd71;
ld.global.u64 %rd24, [%rd72];
or.b64 %rd73, %rd24, %rd40;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p8, %rd74, 0;
@%p8 bra BB70_11;
bra.uni BB70_10;

BB70_11:
cvt.u32.u64	%r28, %rd40;
cvt.u32.u64	%r29, %rd24;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd82, %r30;
bra.uni BB70_12;

BB70_10:
div.s64 %rd82, %rd24, %rd40;

BB70_12:
add.s64 %rd75, %rd19, 1;
setp.lt.s64	%p9, %rd81, %rd82;
selp.b64	%rd83, %rd83, %rd75, %p9;
selp.b64	%rd80, %rd19, %rd80, %p9;
setp.lt.s64	%p10, %rd83, %rd80;
@%p10 bra BB70_6;

BB70_13:
st.global.u64 [%rd78], %rd83;
cvt.u64.u32	%rd76, %r6;
add.s64 %rd79, %rd79, %rd76;
mul.wide.u32 %rd77, %r6, 8;
add.s64 %rd78, %rd78, %rd77;
add.s32 %r31, %r31, %r6;
setp.lt.u32	%p11, %r31, %r9;
@%p11 bra BB70_4;

BB70_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<89>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEENS14_IdEESW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd47, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd48, %rd47;
setp.eq.s64	%p2, %rd48, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB71_2;

cvt.s64.s32	%rd49, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r17;
mov.u64 %rd50, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd51, %rd50;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd51;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd49;

BB71_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd82, %r19;
setp.ge.s64	%p4, %rd82, %rd46;
@%p4 bra BB71_14;

cvta.to.global.u64 %rd52, %rd39;
cvta.to.global.u64 %rd3, %rd40;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd7, %r20;
add.s64 %rd84, %rd82, %rd38;
shl.b64 %rd53, %rd82, 3;
add.s64 %rd83, %rd52, %rd53;
neg.s64 %rd10, %rd44;
shr.u64 %rd54, %rd44, 63;
add.s64 %rd55, %rd44, %rd54;
shr.s64 %rd11, %rd55, 1;

BB71_4:
and.b64 %rd56, %rd84, %rd10;
mul.lo.s64 %rd15, %rd56, %rd43;
add.s64 %rd57, %rd11, %rd56;
mul.lo.s64 %rd58, %rd57, %rd43;
min.s64 %rd16, %rd58, %rd42;
sub.s64 %rd59, %rd42, %rd15;
mul.lo.s64 %rd60, %rd11, %rd43;
min.s64 %rd61, %rd59, %rd60;
sub.s64 %rd62, %rd42, %rd16;
min.s64 %rd63, %rd62, %rd60;
add.s64 %rd64, %rd63, %rd61;
mul.lo.s64 %rd65, %rd84, %rd43;
sub.s64 %rd66, %rd65, %rd15;
min.s64 %rd17, %rd66, %rd64;
setp.lt.s64	%p5, %rd17, %rd63;
sub.s64 %rd67, %rd17, %rd63;
selp.b64	%rd88, 0, %rd67, %p5;
min.s64 %rd85, %rd61, %rd17;
setp.ge.s64	%p6, %rd88, %rd85;
@%p6 bra BB71_13;

add.s64 %rd68, %rd16, %rd17;
add.s64 %rd20, %rd68, -1;

BB71_6:
add.s64 %rd69, %rd85, %rd88;
shr.s64 %rd23, %rd69, 1;
sub.s64 %rd70, %rd20, %rd23;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd3, %rd71;
ld.global.u64 %rd24, [%rd72];
or.b64 %rd73, %rd24, %rd45;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p7, %rd74, 0;
@%p7 bra BB71_8;
bra.uni BB71_7;

BB71_8:
cvt.u32.u64	%r21, %rd45;
cvt.u32.u64	%r22, %rd24;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd86, %r23;
bra.uni BB71_9;

BB71_7:
div.s64 %rd86, %rd24, %rd45;

BB71_9:
add.s64 %rd75, %rd23, %rd15;
shl.b64 %rd76, %rd75, 3;
add.s64 %rd77, %rd3, %rd76;
ld.global.u64 %rd28, [%rd77];
or.b64 %rd78, %rd28, %rd45;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p8, %rd79, 0;
@%p8 bra BB71_11;
bra.uni BB71_10;

BB71_11:
cvt.u32.u64	%r24, %rd45;
cvt.u32.u64	%r25, %rd28;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd87, %r26;
bra.uni BB71_12;

BB71_10:
div.s64 %rd87, %rd28, %rd45;

BB71_12:
add.s64 %rd80, %rd23, 1;
setp.lt.s64	%p9, %rd86, %rd87;
selp.b64	%rd88, %rd88, %rd80, %p9;
selp.b64	%rd85, %rd23, %rd85, %p9;
setp.lt.s64	%p10, %rd88, %rd85;
@%p10 bra BB71_6;

BB71_13:
st.global.u64 [%rd83], %rd88;
add.s64 %rd84, %rd84, %rd7;
shl.b64 %rd81, %rd7, 3;
add.s64 %rd83, %rd83, %rd81;
add.s64 %rd82, %rd82, %rd7;
setp.lt.s64	%p11, %rd82, %rd46;
@%p11 bra BB71_4;

BB71_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<32>;
.reg .b64 %rd<83>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd36, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd40, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd41, %rd40;
setp.eq.s64	%p2, %rd41, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB72_2;

cvt.s64.s32	%rd42, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r23;
mov.u64 %rd43, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd44, %rd43;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd44;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd42;

BB72_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r31, %r4, %r3, %r1;
setp.ge.u32	%p4, %r31, %r9;
@%p4 bra BB72_14;

cvta.to.global.u64 %rd45, %rd34;
cvta.to.global.u64 %rd1, %rd35;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd46, %r31;
add.s64 %rd78, %rd46, %rd33;
mul.wide.u32 %rd47, %r31, 8;
add.s64 %rd77, %rd45, %rd47;
neg.s64 %rd7, %rd38;
shr.u64 %rd48, %rd38, 63;
add.s64 %rd49, %rd38, %rd48;
shr.s64 %rd8, %rd49, 1;

BB72_4:
and.b64 %rd50, %rd78, %rd7;
mul.lo.s64 %rd11, %rd50, %rd37;
add.s64 %rd51, %rd8, %rd50;
mul.lo.s64 %rd52, %rd51, %rd37;
min.s64 %rd12, %rd52, %rd36;
sub.s64 %rd53, %rd36, %rd11;
mul.lo.s64 %rd54, %rd8, %rd37;
min.s64 %rd55, %rd53, %rd54;
sub.s64 %rd56, %rd36, %rd12;
min.s64 %rd57, %rd56, %rd54;
add.s64 %rd58, %rd57, %rd55;
mul.lo.s64 %rd59, %rd78, %rd37;
sub.s64 %rd60, %rd59, %rd11;
min.s64 %rd13, %rd60, %rd58;
setp.lt.s64	%p5, %rd13, %rd57;
sub.s64 %rd61, %rd13, %rd57;
selp.b64	%rd82, 0, %rd61, %p5;
min.s64 %rd79, %rd55, %rd13;
setp.ge.s64	%p6, %rd82, %rd79;
@%p6 bra BB72_13;

add.s64 %rd62, %rd12, %rd13;
add.s64 %rd16, %rd62, -1;

BB72_6:
add.s64 %rd63, %rd79, %rd82;
shr.s64 %rd19, %rd63, 1;
sub.s64 %rd64, %rd16, %rd19;
shl.b64 %rd65, %rd64, 4;
add.s64 %rd66, %rd1, %rd65;
ld.global.u64 %rd20, [%rd66];
or.b64 %rd67, %rd20, %rd39;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB72_8;
bra.uni BB72_7;

BB72_8:
cvt.u32.u64	%r25, %rd39;
cvt.u32.u64	%r26, %rd20;
div.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd80, %r27;
bra.uni BB72_9;

BB72_7:
div.s64 %rd80, %rd20, %rd39;

BB72_9:
add.s64 %rd69, %rd19, %rd11;
shl.b64 %rd70, %rd69, 4;
add.s64 %rd71, %rd1, %rd70;
ld.global.u64 %rd24, [%rd71];
or.b64 %rd72, %rd24, %rd39;
and.b64 %rd73, %rd72, -4294967296;
setp.eq.s64	%p8, %rd73, 0;
@%p8 bra BB72_11;
bra.uni BB72_10;

BB72_11:
cvt.u32.u64	%r28, %rd39;
cvt.u32.u64	%r29, %rd24;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd81, %r30;
bra.uni BB72_12;

BB72_10:
div.s64 %rd81, %rd24, %rd39;

BB72_12:
add.s64 %rd74, %rd19, 1;
setp.lt.s64	%p9, %rd80, %rd81;
selp.b64	%rd82, %rd82, %rd74, %p9;
selp.b64	%rd79, %rd19, %rd79, %p9;
setp.lt.s64	%p10, %rd82, %rd79;
@%p10 bra BB72_6;

BB72_13:
st.global.u64 [%rd77], %rd82;
cvt.u64.u32	%rd75, %r6;
add.s64 %rd78, %rd78, %rd75;
mul.wide.u32 %rd76, %r6, 8;
add.s64 %rd77, %rd77, %rd76;
add.s32 %r31, %r31, %r6;
setp.lt.u32	%p11, %r31, %r9;
@%p11 bra BB72_4;

BB72_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<88>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IldSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd46, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd47, %rd46;
setp.eq.s64	%p2, %rd47, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB73_2;

cvt.s64.s32	%rd48, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r17;
mov.u64 %rd49, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd50, %rd49;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd50;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd48;

BB73_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd81, %r19;
setp.ge.s64	%p4, %rd81, %rd45;
@%p4 bra BB73_14;

cvta.to.global.u64 %rd51, %rd39;
cvta.to.global.u64 %rd3, %rd40;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd7, %r20;
add.s64 %rd83, %rd81, %rd38;
shl.b64 %rd52, %rd81, 3;
add.s64 %rd82, %rd51, %rd52;
neg.s64 %rd10, %rd43;
shr.u64 %rd53, %rd43, 63;
add.s64 %rd54, %rd43, %rd53;
shr.s64 %rd11, %rd54, 1;

BB73_4:
and.b64 %rd55, %rd83, %rd10;
mul.lo.s64 %rd15, %rd55, %rd42;
add.s64 %rd56, %rd11, %rd55;
mul.lo.s64 %rd57, %rd56, %rd42;
min.s64 %rd16, %rd57, %rd41;
sub.s64 %rd58, %rd41, %rd15;
mul.lo.s64 %rd59, %rd11, %rd42;
min.s64 %rd60, %rd58, %rd59;
sub.s64 %rd61, %rd41, %rd16;
min.s64 %rd62, %rd61, %rd59;
add.s64 %rd63, %rd62, %rd60;
mul.lo.s64 %rd64, %rd83, %rd42;
sub.s64 %rd65, %rd64, %rd15;
min.s64 %rd17, %rd65, %rd63;
setp.lt.s64	%p5, %rd17, %rd62;
sub.s64 %rd66, %rd17, %rd62;
selp.b64	%rd87, 0, %rd66, %p5;
min.s64 %rd84, %rd60, %rd17;
setp.ge.s64	%p6, %rd87, %rd84;
@%p6 bra BB73_13;

add.s64 %rd67, %rd16, %rd17;
add.s64 %rd20, %rd67, -1;

BB73_6:
add.s64 %rd68, %rd84, %rd87;
shr.s64 %rd23, %rd68, 1;
sub.s64 %rd69, %rd20, %rd23;
shl.b64 %rd70, %rd69, 4;
add.s64 %rd71, %rd3, %rd70;
ld.global.u64 %rd24, [%rd71];
or.b64 %rd72, %rd24, %rd44;
and.b64 %rd73, %rd72, -4294967296;
setp.eq.s64	%p7, %rd73, 0;
@%p7 bra BB73_8;
bra.uni BB73_7;

BB73_8:
cvt.u32.u64	%r21, %rd44;
cvt.u32.u64	%r22, %rd24;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd85, %r23;
bra.uni BB73_9;

BB73_7:
div.s64 %rd85, %rd24, %rd44;

BB73_9:
add.s64 %rd74, %rd23, %rd15;
shl.b64 %rd75, %rd74, 4;
add.s64 %rd76, %rd3, %rd75;
ld.global.u64 %rd28, [%rd76];
or.b64 %rd77, %rd28, %rd44;
and.b64 %rd78, %rd77, -4294967296;
setp.eq.s64	%p8, %rd78, 0;
@%p8 bra BB73_11;
bra.uni BB73_10;

BB73_11:
cvt.u32.u64	%r24, %rd44;
cvt.u32.u64	%r25, %rd28;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd86, %r26;
bra.uni BB73_12;

BB73_10:
div.s64 %rd86, %rd28, %rd44;

BB73_12:
add.s64 %rd79, %rd23, 1;
setp.lt.s64	%p9, %rd85, %rd86;
selp.b64	%rd87, %rd87, %rd79, %p9;
selp.b64	%rd84, %rd23, %rd84, %p9;
setp.lt.s64	%p10, %rd87, %rd84;
@%p10 bra BB73_6;

BB73_13:
st.global.u64 [%rd82], %rd87;
add.s64 %rd83, %rd83, %rd7;
shl.b64 %rd80, %rd7, 3;
add.s64 %rd82, %rd82, %rd80;
add.s64 %rd81, %rd81, %rd7;
setp.lt.s64	%p11, %rd81, %rd45;
@%p11 bra BB73_4;

BB73_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<19>;
.reg .b32 %r<30>;
.reg .b64 %rd<24>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB74_2;

cvt.s64.s32	%rd14, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r24;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd14;

BB74_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r29, %r5, %r4, %r1;
setp.ge.u32	%p4, %r29, %r10;
@%p4 bra BB74_8;

cvta.to.global.u64 %rd17, %rd10;
mul.wide.u32 %rd18, %r29, 8;
add.s64 %rd22, %rd17, %rd18;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd21, %rd3, 3;

BB74_4:
ld.global.u64 %rd5, [%rd22];
or.b64 %rd19, %rd5, %rd11;
and.b64 %rd20, %rd19, -4294967296;
setp.eq.s64	%p5, %rd20, 0;
@%p5 bra BB74_6;
bra.uni BB74_5;

BB74_6:
cvt.u32.u64	%r26, %rd11;
cvt.u32.u64	%r27, %rd5;
rem.u32 %r28, %r27, %r26;
cvt.u64.u32	%rd23, %r28;
bra.uni BB74_7;

BB74_5:
rem.s64 %rd23, %rd5, %rd11;

BB74_7:
st.global.u64 [%rd22], %rd23;
add.s64 %rd22, %rd22, %rd21;
add.s32 %r29, %r29, %r6;
setp.lt.u32	%p6, %r29, %r10;
@%p6 bra BB74_4;

BB74_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<11>;
.reg .b32 %r<25>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB75_2;

cvt.s64.s32	%rd20, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE], %r18;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail78_GLOBAL__N__54_tmpxft_000041b0_00000000_7_THCTensorSortDouble_cpp1_ii_1cf3e50d19s_on_chip_allocatorE+16], %rd20;

BB75_2:
cvta.to.global.u64 %rd1, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd27, %r21;
mul.wide.s32 %rd23, %r21, 8;
add.s64 %rd28, %rd1, %rd23;
setp.ge.s64	%p4, %rd27, %rd17;
@%p4 bra BB75_7;

BB75_3:
ld.global.u64 %rd9, [%rd28];
or.b64 %rd24, %rd9, %rd16;
and.b64 %rd25, %rd24, -4294967296;
setp.eq.s64	%p5, %rd25, 0;
@%p5 bra BB75_5;
bra.uni BB75_4;

BB75_5:
cvt.u32.u64	%r22, %rd16;
cvt.u32.u64	%r23, %rd9;
rem.u32 %r24, %r23, %r22;
cvt.u64.u32	%rd29, %r24;
bra.uni BB75_6;

BB75_4:
rem.s64 %rd29, %rd9, %rd16;

BB75_6:
st.global.u64 [%rd28], %rd29;
shl.b64 %rd26, %rd4, 3;
add.s64 %rd28, %rd28, %rd26;
add.s64 %rd27, %rd27, %rd4;
setp.lt.s64	%p6, %rd27, %rd17;
@%p6 bra BB75_3;

BB75_7:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSL_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSL_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot76[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .f64 %fd<384>;
.reg .b64 %rd<613>;


mov.u64 %rd612, __local_depot76;
cvta.local.u64 %SP, %rd612;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSL_EEEEvT__param_0+48];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSL_EEEEvT__param_0+8];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSL_EEEEvT__param_0];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSL_EEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSL_EEEEvT__param_0+40];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd197, %r23;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd198, %r24;
sub.s64 %rd199, %rd193, %rd198;
cvt.u32.u64	%r25, %rd199;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd191;
cvta.to.global.u64 %rd204, %rd192;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd205, %r68;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 3;
add.s64 %rd6, %rd203, %rd207;
add.s64 %rd7, %rd204, %rd207;
@%p16 bra BB76_15;
bra.uni BB76_1;

BB76_15:
ld.global.f64 %fd192, [%rd6];
ld.global.u64 %rd356, [%rd7];
ld.global.f64 %fd193, [%rd6+2048];
ld.global.u64 %rd357, [%rd7+2048];
ld.global.f64 %fd194, [%rd6+4096];
ld.global.u64 %rd358, [%rd7+4096];
ld.global.f64 %fd195, [%rd6+6144];
ld.global.u64 %rd359, [%rd7+6144];
ld.global.f64 %fd196, [%rd6+8192];
ld.global.u64 %rd360, [%rd7+8192];
ld.global.f64 %fd177, [%rd6+10240];
ld.global.u64 %rd341, [%rd7+10240];
ld.global.f64 %fd176, [%rd6+12288];
ld.global.u64 %rd340, [%rd7+12288];
bra.uni BB76_16;

BB76_1:
mov.f64 %fd110, 0d0000000000000000;
mov.u64 %rd208, 0;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd365, %rd208;
mov.f64 %fd201, %fd110;
@%p17 bra BB76_3;

ld.global.f64 %fd1, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd365, %rd8;
mov.f64 %fd201, %fd1;

BB76_3:
mov.f64 %fd182, %fd201;
mov.f64 %fd192, %fd182;
mov.u64 %rd346, %rd365;
mov.u64 %rd356, %rd346;
add.s32 %r27, %r68, 256;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd364, %rd208;
mov.f64 %fd200, %fd110;
@%p18 bra BB76_5;

ld.global.f64 %fd200, [%rd6+2048];
ld.global.u64 %rd364, [%rd7+2048];

BB76_5:
mov.f64 %fd193, %fd200;
mov.u64 %rd357, %rd364;
add.s32 %r28, %r68, 512;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd363, %rd208;
mov.f64 %fd199, %fd110;
@%p19 bra BB76_7;

ld.global.f64 %fd199, [%rd6+4096];
ld.global.u64 %rd363, [%rd7+4096];

BB76_7:
mov.f64 %fd194, %fd199;
mov.u64 %rd358, %rd363;
add.s32 %r29, %r68, 768;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd362, %rd208;
mov.f64 %fd198, %fd110;
@%p20 bra BB76_9;

ld.global.f64 %fd198, [%rd6+6144];
ld.global.u64 %rd362, [%rd7+6144];

BB76_9:
mov.f64 %fd195, %fd198;
mov.u64 %rd359, %rd362;
add.s32 %r30, %r68, 1024;
setp.ge.u32	%p21, %r30, %r1;
mov.u64 %rd361, %rd208;
mov.f64 %fd197, %fd110;
@%p21 bra BB76_11;

ld.global.f64 %fd197, [%rd6+8192];
ld.global.u64 %rd361, [%rd7+8192];

BB76_11:
mov.f64 %fd196, %fd197;
mov.u64 %rd360, %rd361;
mov.f64 %fd177, 0d0000000000000000;
mov.u64 %rd341, 0;
add.s32 %r31, %r68, 1280;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB76_13;

ld.global.f64 %fd177, [%rd6+10240];
ld.global.u64 %rd341, [%rd7+10240];

BB76_13:
mov.f64 %fd176, 0d0000000000000000;
mov.u64 %rd340, 0;
add.s32 %r32, %r68, 1536;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB76_16;

ld.global.f64 %fd176, [%rd6+12288];
ld.global.u64 %rd340, [%rd7+12288];

BB76_16:
add.s64 %rd216, %rd205, %rd1;
shl.b64 %rd217, %rd216, 4;
add.s64 %rd35, %rd5, %rd217;
@%p16 bra BB76_30;
bra.uni BB76_17;

BB76_30:
st.global.f64 [%rd35], %fd192;
st.global.u64 [%rd35+8], %rd356;
st.global.f64 [%rd35+4096], %fd193;
st.global.u64 [%rd35+4104], %rd357;
st.global.f64 [%rd35+8192], %fd194;
st.global.u64 [%rd35+8200], %rd358;
st.global.f64 [%rd35+12288], %fd195;
st.global.u64 [%rd35+12296], %rd359;
st.global.f64 [%rd35+16384], %fd196;
st.global.u64 [%rd35+16392], %rd360;
st.global.f64 [%rd35+20480], %fd177;
st.global.u64 [%rd35+20488], %rd341;
bra.uni BB76_31;

BB76_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB76_19;

st.global.f64 [%rd35], %fd192;
st.global.u64 [%rd35+8], %rd356;

BB76_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB76_21;

st.global.f64 [%rd35+4096], %fd193;
st.global.u64 [%rd35+4104], %rd357;

BB76_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB76_23;

st.global.f64 [%rd35+8192], %fd194;
st.global.u64 [%rd35+8200], %rd358;

BB76_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB76_25;

st.global.f64 [%rd35+12288], %fd195;
st.global.u64 [%rd35+12296], %rd359;

BB76_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB76_27;

st.global.f64 [%rd35+16384], %fd196;
st.global.u64 [%rd35+16392], %rd360;

BB76_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB76_29;

st.global.f64 [%rd35+20480], %fd177;
st.global.u64 [%rd35+20488], %rd341;

BB76_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB76_32;

BB76_31:
st.global.f64 [%rd35+24576], %fd176;
st.global.u64 [%rd35+24584], %rd340;

BB76_32:
bar.sync 0;
mov.u64 %rd218, 0;
st.local.u64 [%rd4], %rd218;
st.local.u64 [%rd4+8], %rd218;
st.local.u64 [%rd4+16], %rd218;
st.local.u64 [%rd4+24], %rd218;
st.local.u64 [%rd4+32], %rd218;
st.local.u64 [%rd4+40], %rd218;
st.local.u64 [%rd4+48], %rd218;
st.local.u64 [%rd4+56], %rd218;
st.local.u64 [%rd4+64], %rd218;
st.local.u64 [%rd4+72], %rd218;
st.local.u64 [%rd4+80], %rd218;
st.local.u64 [%rd4+88], %rd218;
st.local.u64 [%rd4+96], %rd218;
st.local.u64 [%rd4+104], %rd218;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd219, %r5;
add.s64 %rd220, %rd219, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd221, %rd220, 4;
add.s64 %rd37, %rd5, %rd221;
mov.u64 %rd558, %rd218;
@%p33 bra BB76_34;

ld.global.f64 %fd117, [%rd37];
st.local.f64 [%rd4], %fd117;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd4+8], %rd38;
mov.u64 %rd558, %rd38;

BB76_34:
mov.u64 %rd370, %rd558;
mov.u64 %rd544, %rd370;
mov.f64 %fd118, 0d0000000000000000;
setp.lt.u32	%p34, %r7, 2;
mov.f64 %fd378, %fd118;
mov.u64 %rd557, %rd218;
@%p34 bra BB76_36;

ld.global.f64 %fd28, [%rd37+16];
ld.global.u64 %rd557, [%rd37+24];
st.local.f64 [%rd4+16], %fd28;
st.local.u64 [%rd4+24], %rd557;
mov.f64 %fd378, %fd28;

BB76_36:
mov.u64 %rd545, %rd557;
mov.f64 %fd205, %fd378;
mov.f64 %fd367, %fd205;
setp.lt.u32	%p35, %r7, 3;
mov.f64 %fd377, %fd118;
mov.u64 %rd556, %rd218;
@%p35 bra BB76_38;

ld.global.f64 %fd377, [%rd37+32];
ld.global.u64 %rd556, [%rd37+40];
st.local.f64 [%rd4+32], %fd377;
st.local.u64 [%rd4+40], %rd556;

BB76_38:
mov.u64 %rd546, %rd556;
mov.f64 %fd369, %fd377;
setp.lt.u32	%p36, %r7, 4;
mov.f64 %fd376, %fd118;
mov.u64 %rd555, %rd218;
@%p36 bra BB76_40;

ld.global.f64 %fd376, [%rd37+48];
ld.global.u64 %rd555, [%rd37+56];
st.local.f64 [%rd4+48], %fd376;
st.local.u64 [%rd4+56], %rd555;

BB76_40:
mov.u64 %rd547, %rd555;
mov.f64 %fd368, %fd376;
setp.lt.u32	%p37, %r7, 5;
mov.f64 %fd375, %fd118;
mov.u64 %rd554, %rd218;
@%p37 bra BB76_42;

ld.global.f64 %fd375, [%rd37+64];
ld.global.u64 %rd554, [%rd37+72];
st.local.f64 [%rd4+64], %fd375;
st.local.u64 [%rd4+72], %rd554;

BB76_42:
mov.u64 %rd548, %rd554;
mov.f64 %fd370, %fd375;
mov.f64 %fd381, 0d0000000000000000;
mov.u64 %rd561, 0;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB76_44;

ld.global.f64 %fd381, [%rd37+80];
ld.global.u64 %rd561, [%rd37+88];
st.local.f64 [%rd4+80], %fd381;
st.local.u64 [%rd4+88], %rd561;

BB76_44:
mov.u64 %rd559, %rd561;
mov.f64 %fd379, %fd381;
mov.f64 %fd383, 0d0000000000000000;
mov.u64 %rd563, 0;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB76_46;

ld.global.f64 %fd383, [%rd37+96];
ld.global.u64 %rd563, [%rd37+104];
st.local.f64 [%rd4+96], %fd383;
st.local.u64 [%rd4+104], %rd563;

BB76_46:
mov.u64 %rd562, %rd563;
mov.f64 %fd382, %fd383;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB76_73;

ld.local.f64 %fd124, [%rd4];
ld.local.u64 %rd228, [%rd4+8];
st.local.u64 [%rd3+8], %rd228;
st.local.f64 [%rd3], %fd124;
@%p34 bra BB76_49;

ld.local.f64 %fd125, [%rd3];
setp.gt.f64	%p42, %fd125, %fd367;
selp.f64	%fd126, %fd367, %fd125, %p42;
add.s64 %rd233, %rd4, 16;
selp.b64	%rd234, %rd233, %rd3, %p42;
st.local.f64 [%rd3], %fd126;
ld.local.u64 %rd235, [%rd234+8];
st.local.u64 [%rd3+8], %rd235;

BB76_49:
@%p35 bra BB76_51;

ld.local.f64 %fd127, [%rd3];
setp.gt.f64	%p44, %fd127, %fd369;
selp.f64	%fd128, %fd369, %fd127, %p44;
add.s64 %rd238, %rd4, 32;
selp.b64	%rd239, %rd238, %rd3, %p44;
st.local.f64 [%rd3], %fd128;
ld.local.u64 %rd240, [%rd239+8];
st.local.u64 [%rd3+8], %rd240;

BB76_51:
@%p36 bra BB76_53;

ld.local.f64 %fd129, [%rd3];
setp.gt.f64	%p46, %fd129, %fd368;
selp.f64	%fd130, %fd368, %fd129, %p46;
add.s64 %rd243, %rd4, 48;
selp.b64	%rd244, %rd243, %rd3, %p46;
st.local.f64 [%rd3], %fd130;
ld.local.u64 %rd245, [%rd244+8];
st.local.u64 [%rd3+8], %rd245;

BB76_53:
@%p37 bra BB76_55;

ld.local.f64 %fd131, [%rd3];
setp.gt.f64	%p48, %fd131, %fd370;
selp.f64	%fd132, %fd370, %fd131, %p48;
add.s64 %rd248, %rd4, 64;
selp.b64	%rd249, %rd248, %rd3, %p48;
st.local.f64 [%rd3], %fd132;
ld.local.u64 %rd250, [%rd249+8];
st.local.u64 [%rd3+8], %rd250;

BB76_55:
@%p38 bra BB76_57;

ld.local.f64 %fd133, [%rd3];
setp.gt.f64	%p50, %fd133, %fd379;
selp.f64	%fd134, %fd379, %fd133, %p50;
add.s64 %rd253, %rd4, 80;
selp.b64	%rd254, %rd253, %rd3, %p50;
st.local.f64 [%rd3], %fd134;
ld.local.u64 %rd255, [%rd254+8];
st.local.u64 [%rd3+8], %rd255;

BB76_57:
@%p39 bra BB76_59;

ld.local.f64 %fd135, [%rd3];
setp.gt.f64	%p52, %fd135, %fd382;
selp.f64	%fd136, %fd382, %fd135, %p52;
add.s64 %rd258, %rd4, 96;
selp.b64	%rd259, %rd258, %rd3, %p52;
st.local.f64 [%rd3], %fd136;
ld.local.u64 %rd260, [%rd259+8];
st.local.u64 [%rd3+8], %rd260;

BB76_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd553, %rd544;
@%p53 bra BB76_61;

ld.local.f64 %fd137, [%rd3];
ld.local.u64 %rd553, [%rd3+8];
st.local.f64 [%rd4], %fd137;
st.local.u64 [%rd4+8], %rd553;

BB76_61:
mov.u64 %rd544, %rd553;
setp.gt.u32	%p54, %r7, 1;
mov.f64 %fd374, %fd367;
mov.u64 %rd552, %rd545;
@%p54 bra BB76_63;

ld.local.f64 %fd374, [%rd3];
ld.local.u64 %rd552, [%rd3+8];
st.local.f64 [%rd4+16], %fd374;
st.local.u64 [%rd4+24], %rd552;

BB76_63:
mov.u64 %rd545, %rd552;
mov.f64 %fd367, %fd374;
setp.gt.u32	%p55, %r7, 2;
mov.f64 %fd373, %fd369;
mov.u64 %rd551, %rd546;
@%p55 bra BB76_65;

ld.local.f64 %fd373, [%rd3];
ld.local.u64 %rd551, [%rd3+8];
st.local.f64 [%rd4+32], %fd373;
st.local.u64 [%rd4+40], %rd551;

BB76_65:
mov.u64 %rd546, %rd551;
mov.f64 %fd369, %fd373;
setp.gt.u32	%p56, %r7, 3;
mov.f64 %fd372, %fd368;
mov.u64 %rd550, %rd547;
@%p56 bra BB76_67;

ld.local.f64 %fd372, [%rd3];
ld.local.u64 %rd550, [%rd3+8];
st.local.f64 [%rd4+48], %fd372;
st.local.u64 [%rd4+56], %rd550;

BB76_67:
mov.u64 %rd547, %rd550;
mov.f64 %fd368, %fd372;
setp.gt.u32	%p57, %r7, 4;
mov.f64 %fd371, %fd370;
mov.u64 %rd549, %rd548;
@%p57 bra BB76_69;

ld.local.f64 %fd371, [%rd3];
ld.local.u64 %rd549, [%rd3+8];
st.local.f64 [%rd4+64], %fd371;
st.local.u64 [%rd4+72], %rd549;

BB76_69:
mov.u64 %rd548, %rd549;
mov.f64 %fd370, %fd371;
setp.gt.u32	%p58, %r7, 5;
mov.f64 %fd380, %fd379;
mov.u64 %rd560, %rd559;
@%p58 bra BB76_71;

ld.local.f64 %fd380, [%rd3];
ld.local.u64 %rd560, [%rd3+8];
st.local.f64 [%rd4+80], %fd380;
st.local.u64 [%rd4+88], %rd560;

BB76_71:
mov.u64 %rd559, %rd560;
mov.f64 %fd379, %fd380;
@%p40 bra BB76_73;

ld.local.f64 %fd382, [%rd3];
ld.local.u64 %rd562, [%rd3+8];
st.local.f64 [%rd4+96], %fd382;
st.local.u64 [%rd4+104], %rd562;

BB76_73:
mov.u64 %rd497, %rd544;
mov.u64 %rd498, %rd545;
mov.u64 %rd499, %rd546;
mov.u64 %rd500, %rd547;
mov.u64 %rd501, %rd548;
mov.u64 %rd502, %rd559;
mov.u64 %rd503, %rd562;
mov.f64 %fd322, %fd367;
mov.f64 %fd324, %fd368;
mov.f64 %fd323, %fd369;
mov.f64 %fd326, %fd379;
mov.f64 %fd325, %fd370;
mov.f64 %fd327, %fd382;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB76_116;

ld.local.f64 %fd57, [%rd4];
setp.leu.f64	%p61, %fd322, %fd57;
mov.f64 %fd365, %fd322;
mov.f64 %fd366, %fd57;
mov.u64 %rd542, %rd498;
mov.u64 %rd543, %rd497;
@%p61 bra BB76_76;

st.local.f64 [%rd4], %fd322;
st.local.f64 [%rd4+16], %fd57;
st.local.u64 [%rd4+8], %rd498;
st.local.u64 [%rd4+24], %rd497;
mov.f64 %fd244, %fd322;
mov.f64 %fd365, %fd57;
mov.f64 %fd366, %fd244;
mov.u64 %rd543, %rd498;
mov.u64 %rd542, %rd497;

BB76_76:
mov.u64 %rd536, %rd542;
mov.u64 %rd531, %rd543;
mov.f64 %fd359, %fd365;
mov.f64 %fd354, %fd366;
setp.leu.f64	%p62, %fd324, %fd323;
mov.f64 %fd363, %fd323;
mov.f64 %fd364, %fd324;
mov.u64 %rd541, %rd500;
mov.u64 %rd540, %rd499;
@%p62 bra BB76_78;

st.local.f64 [%rd4+32], %fd324;
st.local.f64 [%rd4+48], %fd323;
st.local.u64 [%rd4+40], %rd500;
st.local.u64 [%rd4+56], %rd499;
mov.f64 %fd364, %fd323;
mov.f64 %fd363, %fd324;
mov.u64 %rd540, %rd500;
mov.u64 %rd541, %rd499;

BB76_78:
mov.u64 %rd75, %rd540;
mov.u64 %rd534, %rd541;
mov.f64 %fd61, %fd363;
mov.f64 %fd357, %fd364;
setp.leu.f64	%p63, %fd326, %fd325;
mov.f64 %fd361, %fd325;
mov.f64 %fd362, %fd326;
mov.u64 %rd539, %rd502;
mov.u64 %rd538, %rd501;
@%p63 bra BB76_80;

st.local.f64 [%rd4+64], %fd326;
st.local.f64 [%rd4+80], %fd325;
st.local.u64 [%rd4+72], %rd502;
st.local.u64 [%rd4+88], %rd501;
mov.f64 %fd362, %fd325;
mov.f64 %fd361, %fd326;
mov.u64 %rd538, %rd502;
mov.u64 %rd539, %rd501;

BB76_80:
mov.u64 %rd77, %rd538;
mov.u64 %rd76, %rd539;
mov.f64 %fd63, %fd361;
mov.f64 %fd62, %fd362;
setp.leu.f64	%p64, %fd61, %fd359;
mov.f64 %fd360, %fd61;
mov.u64 %rd537, %rd75;
@%p64 bra BB76_82;

st.local.f64 [%rd4+16], %fd61;
st.local.f64 [%rd4+32], %fd359;
st.local.u64 [%rd4+24], %rd75;
st.local.u64 [%rd4+40], %rd536;
mov.f64 %fd249, %fd359;
mov.f64 %fd359, %fd61;
mov.f64 %fd360, %fd249;
mov.u64 %rd420, %rd536;
mov.u64 %rd536, %rd75;
mov.u64 %rd537, %rd420;

BB76_82:
mov.u64 %rd79, %rd536;
mov.u64 %rd528, %rd537;
mov.f64 %fd65, %fd359;
mov.f64 %fd351, %fd360;
setp.leu.f64	%p65, %fd63, %fd357;
mov.f64 %fd358, %fd63;
mov.u64 %rd535, %rd77;
@%p65 bra BB76_84;

st.local.f64 [%rd4+48], %fd63;
st.local.f64 [%rd4+64], %fd357;
st.local.u64 [%rd4+56], %rd77;
st.local.u64 [%rd4+72], %rd534;
mov.f64 %fd251, %fd357;
mov.f64 %fd357, %fd63;
mov.f64 %fd358, %fd251;
mov.u64 %rd422, %rd534;
mov.u64 %rd534, %rd77;
mov.u64 %rd535, %rd422;

BB76_84:
mov.u64 %rd81, %rd534;
mov.u64 %rd526, %rd535;
mov.f64 %fd67, %fd357;
mov.f64 %fd349, %fd358;
setp.leu.f64	%p66, %fd327, %fd62;
mov.f64 %fd356, %fd327;
mov.f64 %fd355, %fd62;
mov.u64 %rd533, %rd503;
mov.u64 %rd532, %rd76;
@%p66 bra BB76_86;

st.local.f64 [%rd4+80], %fd327;
st.local.f64 [%rd4+96], %fd62;
st.local.u64 [%rd4+88], %rd503;
st.local.u64 [%rd4+104], %rd76;
mov.f64 %fd229, %fd327;
mov.f64 %fd356, %fd62;
mov.f64 %fd355, %fd229;
mov.u64 %rd398, %rd503;
mov.u64 %rd533, %rd76;
mov.u64 %rd532, %rd398;

BB76_86:
mov.u64 %rd83, %rd532;
mov.u64 %rd521, %rd533;
mov.f64 %fd69, %fd355;
mov.f64 %fd344, %fd356;
setp.leu.f64	%p67, %fd65, %fd354;
mov.f64 %fd353, %fd65;
mov.u64 %rd530, %rd79;
@%p67 bra BB76_88;

st.local.f64 [%rd4], %fd65;
st.local.f64 [%rd4+16], %fd354;
st.local.u64 [%rd4+8], %rd79;
st.local.u64 [%rd4+24], %rd531;
mov.f64 %fd247, %fd354;
mov.f64 %fd354, %fd65;
mov.f64 %fd353, %fd247;
mov.u64 %rd418, %rd531;
mov.u64 %rd531, %rd79;
mov.u64 %rd530, %rd418;

BB76_88:
mov.u64 %rd524, %rd530;
mov.u64 %rd519, %rd531;
mov.f64 %fd347, %fd353;
mov.f64 %fd342, %fd354;
setp.leu.f64	%p68, %fd67, %fd351;
mov.f64 %fd352, %fd67;
mov.u64 %rd529, %rd81;
@%p68 bra BB76_90;

st.local.f64 [%rd4+32], %fd67;
st.local.f64 [%rd4+48], %fd351;
st.local.u64 [%rd4+40], %rd81;
st.local.u64 [%rd4+56], %rd528;
mov.f64 %fd259, %fd351;
mov.f64 %fd351, %fd67;
mov.f64 %fd352, %fd259;
mov.u64 %rd430, %rd528;
mov.u64 %rd528, %rd81;
mov.u64 %rd529, %rd430;

BB76_90:
mov.u64 %rd87, %rd528;
mov.u64 %rd522, %rd529;
mov.f64 %fd73, %fd351;
mov.f64 %fd345, %fd352;
setp.leu.f64	%p69, %fd69, %fd349;
mov.f64 %fd350, %fd69;
mov.u64 %rd527, %rd83;
@%p69 bra BB76_92;

st.local.f64 [%rd4+64], %fd69;
st.local.f64 [%rd4+80], %fd349;
st.local.u64 [%rd4+72], %rd83;
st.local.u64 [%rd4+88], %rd526;
mov.f64 %fd263, %fd349;
mov.f64 %fd349, %fd69;
mov.f64 %fd350, %fd263;
mov.u64 %rd434, %rd526;
mov.u64 %rd526, %rd83;
mov.u64 %rd527, %rd434;

BB76_92:
mov.u64 %rd89, %rd526;
mov.u64 %rd88, %rd527;
mov.f64 %fd75, %fd349;
mov.f64 %fd74, %fd350;
setp.leu.f64	%p70, %fd73, %fd347;
mov.f64 %fd348, %fd73;
mov.u64 %rd525, %rd87;
@%p70 bra BB76_94;

st.local.f64 [%rd4+16], %fd73;
st.local.f64 [%rd4+32], %fd347;
st.local.u64 [%rd4+24], %rd87;
st.local.u64 [%rd4+40], %rd524;
mov.f64 %fd273, %fd347;
mov.f64 %fd347, %fd73;
mov.f64 %fd348, %fd273;
mov.u64 %rd444, %rd524;
mov.u64 %rd524, %rd87;
mov.u64 %rd525, %rd444;

BB76_94:
mov.u64 %rd91, %rd524;
mov.u64 %rd516, %rd525;
mov.f64 %fd77, %fd347;
mov.f64 %fd339, %fd348;
setp.leu.f64	%p71, %fd75, %fd345;
mov.f64 %fd346, %fd75;
mov.u64 %rd523, %rd89;
@%p71 bra BB76_96;

st.local.f64 [%rd4+48], %fd75;
st.local.f64 [%rd4+64], %fd345;
st.local.u64 [%rd4+56], %rd89;
st.local.u64 [%rd4+72], %rd522;
mov.f64 %fd275, %fd345;
mov.f64 %fd345, %fd75;
mov.f64 %fd346, %fd275;
mov.u64 %rd446, %rd522;
mov.u64 %rd522, %rd89;
mov.u64 %rd523, %rd446;

BB76_96:
mov.u64 %rd93, %rd522;
mov.u64 %rd514, %rd523;
mov.f64 %fd79, %fd345;
mov.f64 %fd337, %fd346;
setp.leu.f64	%p72, %fd344, %fd74;
mov.f64 %fd343, %fd74;
mov.u64 %rd520, %rd88;
@%p72 bra BB76_98;

st.local.f64 [%rd4+80], %fd344;
st.local.f64 [%rd4+96], %fd74;
st.local.u64 [%rd4+88], %rd521;
st.local.u64 [%rd4+104], %rd88;
mov.f64 %fd267, %fd344;
mov.f64 %fd344, %fd74;
mov.f64 %fd343, %fd267;
mov.u64 %rd438, %rd521;
mov.u64 %rd521, %rd88;
mov.u64 %rd520, %rd438;

BB76_98:
mov.u64 %rd95, %rd520;
mov.u64 %rd509, %rd521;
mov.f64 %fd81, %fd343;
mov.f64 %fd332, %fd344;
setp.leu.f64	%p73, %fd77, %fd342;
mov.f64 %fd341, %fd77;
mov.u64 %rd518, %rd91;
@%p73 bra BB76_100;

st.local.f64 [%rd4], %fd77;
st.local.f64 [%rd4+16], %fd342;
st.local.u64 [%rd4+8], %rd91;
st.local.u64 [%rd4+24], %rd519;
mov.f64 %fd271, %fd342;
mov.f64 %fd342, %fd77;
mov.f64 %fd341, %fd271;
mov.u64 %rd442, %rd519;
mov.u64 %rd519, %rd91;
mov.u64 %rd518, %rd442;

BB76_100:
mov.u64 %rd512, %rd518;
mov.u64 %rd506, %rd519;
mov.f64 %fd335, %fd341;
mov.f64 %fd82, %fd342;
setp.leu.f64	%p74, %fd79, %fd339;
mov.f64 %fd340, %fd79;
mov.u64 %rd517, %rd93;
@%p74 bra BB76_102;

st.local.f64 [%rd4+32], %fd79;
st.local.f64 [%rd4+48], %fd339;
st.local.u64 [%rd4+40], %rd93;
st.local.u64 [%rd4+56], %rd516;
mov.f64 %fd283, %fd339;
mov.f64 %fd339, %fd79;
mov.f64 %fd340, %fd283;
mov.u64 %rd454, %rd516;
mov.u64 %rd516, %rd93;
mov.u64 %rd517, %rd454;

BB76_102:
mov.u64 %rd99, %rd516;
mov.u64 %rd510, %rd517;
mov.f64 %fd85, %fd339;
mov.f64 %fd333, %fd340;
setp.leu.f64	%p75, %fd81, %fd337;
mov.f64 %fd338, %fd81;
mov.u64 %rd515, %rd95;
@%p75 bra BB76_104;

st.local.f64 [%rd4+64], %fd81;
st.local.f64 [%rd4+80], %fd337;
st.local.u64 [%rd4+72], %rd95;
st.local.u64 [%rd4+88], %rd514;
mov.f64 %fd287, %fd337;
mov.f64 %fd337, %fd81;
mov.f64 %fd338, %fd287;
mov.u64 %rd458, %rd514;
mov.u64 %rd514, %rd95;
mov.u64 %rd515, %rd458;

BB76_104:
mov.u64 %rd101, %rd514;
mov.u64 %rd100, %rd515;
mov.f64 %fd87, %fd337;
mov.f64 %fd86, %fd338;
setp.leu.f64	%p76, %fd85, %fd335;
mov.f64 %fd336, %fd85;
mov.u64 %rd513, %rd99;
@%p76 bra BB76_106;

st.local.f64 [%rd4+16], %fd85;
st.local.f64 [%rd4+32], %fd335;
st.local.u64 [%rd4+24], %rd99;
st.local.u64 [%rd4+40], %rd512;
mov.f64 %fd296, %fd335;
mov.f64 %fd335, %fd85;
mov.f64 %fd336, %fd296;
mov.u64 %rd468, %rd512;
mov.u64 %rd512, %rd99;
mov.u64 %rd513, %rd468;

BB76_106:
mov.u64 %rd103, %rd512;
mov.u64 %rd504, %rd513;
mov.f64 %fd89, %fd335;
mov.f64 %fd328, %fd336;
setp.leu.f64	%p77, %fd87, %fd333;
mov.f64 %fd334, %fd87;
mov.u64 %rd511, %rd101;
@%p77 bra BB76_108;

st.local.f64 [%rd4+48], %fd87;
st.local.f64 [%rd4+64], %fd333;
st.local.u64 [%rd4+56], %rd101;
st.local.u64 [%rd4+72], %rd510;
mov.f64 %fd298, %fd333;
mov.f64 %fd333, %fd87;
mov.f64 %fd334, %fd298;
mov.u64 %rd470, %rd510;
mov.u64 %rd510, %rd101;
mov.u64 %rd511, %rd470;

BB76_108:
mov.u64 %rd105, %rd510;
mov.u64 %rd501, %rd511;
mov.f64 %fd91, %fd333;
mov.f64 %fd325, %fd334;
setp.leu.f64	%p78, %fd332, %fd86;
mov.f64 %fd331, %fd86;
mov.u64 %rd508, %rd100;
@%p78 bra BB76_110;

st.local.f64 [%rd4+80], %fd332;
st.local.f64 [%rd4+96], %fd86;
st.local.u64 [%rd4+88], %rd509;
st.local.u64 [%rd4+104], %rd100;
mov.f64 %fd291, %fd332;
mov.f64 %fd332, %fd86;
mov.f64 %fd331, %fd291;
mov.u64 %rd462, %rd509;
mov.u64 %rd509, %rd100;
mov.u64 %rd508, %rd462;

BB76_110:
mov.u64 %rd107, %rd508;
mov.u64 %rd503, %rd509;
mov.f64 %fd93, %fd331;
mov.f64 %fd327, %fd332;
setp.leu.f64	%p79, %fd89, %fd82;
mov.f64 %fd330, %fd89;
mov.u64 %rd507, %rd103;
@%p79 bra BB76_112;

st.local.f64 [%rd4], %fd89;
st.local.f64 [%rd4+16], %fd82;
st.local.u64 [%rd4+8], %rd103;
st.local.u64 [%rd4+24], %rd506;
mov.f64 %fd330, %fd82;
mov.u64 %rd466, %rd506;
mov.u64 %rd506, %rd103;
mov.u64 %rd507, %rd466;

BB76_112:
mov.u64 %rd497, %rd506;
mov.u64 %rd498, %rd507;
mov.f64 %fd322, %fd330;
setp.leu.f64	%p80, %fd91, %fd328;
mov.f64 %fd329, %fd91;
mov.u64 %rd505, %rd105;
@%p80 bra BB76_114;

st.local.f64 [%rd4+32], %fd91;
st.local.f64 [%rd4+48], %fd328;
st.local.u64 [%rd4+40], %rd105;
st.local.u64 [%rd4+56], %rd504;
mov.f64 %fd306, %fd328;
mov.f64 %fd328, %fd91;
mov.f64 %fd329, %fd306;
mov.u64 %rd478, %rd504;
mov.u64 %rd504, %rd105;
mov.u64 %rd505, %rd478;

BB76_114:
mov.u64 %rd499, %rd504;
mov.u64 %rd500, %rd505;
mov.f64 %fd323, %fd328;
mov.f64 %fd324, %fd329;
setp.leu.f64	%p81, %fd93, %fd325;
mov.f64 %fd326, %fd93;
mov.u64 %rd502, %rd107;
@%p81 bra BB76_116;

st.local.f64 [%rd4+64], %fd93;
st.local.f64 [%rd4+80], %fd325;
st.local.u64 [%rd4+72], %rd107;
st.local.u64 [%rd4+88], %rd501;
mov.f64 %fd309, %fd325;
mov.f64 %fd325, %fd93;
mov.f64 %fd326, %fd309;
mov.u64 %rd482, %rd501;
mov.u64 %rd501, %rd107;
mov.u64 %rd502, %rd482;

BB76_116:
@%p33 bra BB76_118;

ld.local.f64 %fd138, [%rd4];
st.global.f64 [%rd37], %fd138;
st.global.u64 [%rd37+8], %rd497;

BB76_118:
@%p34 bra BB76_120;

st.global.f64 [%rd37+16], %fd322;
st.global.u64 [%rd37+24], %rd498;

BB76_120:
@%p35 bra BB76_122;

st.global.f64 [%rd37+32], %fd323;
st.global.u64 [%rd37+40], %rd499;

BB76_122:
@%p36 bra BB76_124;

st.global.f64 [%rd37+48], %fd324;
st.global.u64 [%rd37+56], %rd500;

BB76_124:
@%p37 bra BB76_126;

st.global.f64 [%rd37+64], %fd325;
st.global.u64 [%rd37+72], %rd501;

BB76_126:
@%p38 bra BB76_128;

st.global.f64 [%rd37+80], %fd326;
st.global.u64 [%rd37+88], %rd502;

BB76_128:
@%p39 bra BB76_130;

st.global.f64 [%rd37+96], %fd327;
st.global.u64 [%rd37+104], %rd503;

BB76_130:
ld.param.u64 %rd335, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSL_EEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd335;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB76_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd277, %r50;
add.s64 %rd122, %rd277, %rd1;
cvt.u64.u32	%rd123, %r52;
add.s64 %rd124, %rd123, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB76_134;

add.s32 %r14, %r10, -1;

BB76_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd278, %r59;
add.s64 %rd279, %rd278, %rd124;
cvt.u64.u32	%rd280, %r58;
add.s64 %rd281, %rd122, %rd280;
shl.b64 %rd282, %rd279, 4;
add.s64 %rd283, %rd5, %rd282;
shl.b64 %rd284, %rd281, 4;
add.s64 %rd285, %rd5, %rd284;
ld.global.f64 %fd139, [%rd285];
ld.global.f64 %fd140, [%rd283];
setp.gt.f64	%p91, %fd140, %fd139;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB76_133;

BB76_134:
cvt.u64.u32	%rd287, %r67;
add.s64 %rd125, %rd122, %rd287;
shl.b64 %rd288, %rd125, 4;
add.s64 %rd126, %rd5, %rd288;
shl.b64 %rd289, %rd124, 4;
add.s64 %rd127, %rd5, %rd289;
cvt.u64.u32	%rd290, %r10;
add.s64 %rd291, %rd290, %rd1;
add.s64 %rd292, %rd291, %rd123;
sub.s64 %rd128, %rd292, %rd287;
shl.b64 %rd293, %rd128, 4;
add.s64 %rd129, %rd5, %rd293;
cvt.u64.u32	%rd294, %r11;
add.s64 %rd295, %rd294, %rd1;
shl.b64 %rd296, %rd295, 4;
add.s64 %rd130, %rd5, %rd296;
mov.u64 %rd564, 0;
mov.pred %p93, 0;
@%p93 bra BB76_136;

BB76_135:
add.s64 %rd297, %rd2, %rd564;
mov.u16 %rs2, 0;
st.local.u8 [%rd297], %rs2;
add.s64 %rd564, %rd564, 1;
setp.lt.u64	%p94, %rd564, 16;
@%p94 bra BB76_135;

BB76_136:
ld.global.f64 %fd141, [%rd126];
ld.global.u64 %rd299, [%rd126+8];
st.local.u64 [%rd2+8], %rd299;
st.local.f64 [%rd2], %fd141;
mov.u64 %rd565, 0;
@%p93 bra BB76_138;

BB76_137:
add.s64 %rd300, %rd3, %rd565;
mov.u16 %rs3, 0;
st.local.u8 [%rd300], %rs3;
add.s64 %rd565, %rd565, 1;
setp.lt.u64	%p96, %rd565, 16;
@%p96 bra BB76_137;

BB76_138:
ld.global.f64 %fd142, [%rd129];
ld.global.u64 %rd301, [%rd129+8];
st.local.u64 [%rd3+8], %rd301;
st.local.f64 [%rd3], %fd142;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd129, %rd130;
@%p98 bra BB76_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd126, %rd127;
@%p100 bra BB76_141;

ld.local.f64 %fd143, [%rd2];
ld.local.f64 %fd144, [%rd3];
setp.leu.f64	%p134, %fd144, %fd143;

BB76_141:
selp.b64	%rd302, %rd2, %rd3, %p134;
ld.local.f64 %fd103, [%rd302];
ld.local.u64 %rd135, [%rd302+8];
@%p134 bra BB76_143;
bra.uni BB76_142;

BB76_143:
add.s64 %rd307, %rd288, %rd5;
add.s64 %rd138, %rd307, 16;
mov.u64 %rd610, %rd138;
ld.global.f64 %fd146, [%rd126+16];
st.local.f64 [%rd2], %fd146;
ld.global.u64 %rd308, [%rd126+24];
st.local.u64 [%rd2+8], %rd308;
mov.u64 %rd587, %rd129;
mov.u64 %rd588, %rd129;
mov.u64 %rd611, %rd138;
bra.uni BB76_144;

BB76_142:
add.s64 %rd304, %rd293, %rd5;
add.s64 %rd136, %rd304, 16;
mov.u64 %rd587, %rd136;
ld.global.f64 %fd145, [%rd129+16];
st.local.f64 [%rd3], %fd145;
ld.global.u64 %rd305, [%rd129+24];
st.local.u64 [%rd3+8], %rd305;
mov.u64 %rd588, %rd136;
mov.u64 %rd610, %rd126;
mov.u64 %rd611, %rd126;

BB76_144:
mov.u64 %rd143, %rd610;
mov.u64 %rd609, %rd611;
mov.u64 %rd141, %rd587;
mov.u64 %rd586, %rd588;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd586, %rd130;
@%p102 bra BB76_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd609, %rd127;
@%p104 bra BB76_147;

ld.local.f64 %fd147, [%rd2];
ld.local.f64 %fd148, [%rd3];
setp.leu.f64	%p135, %fd148, %fd147;

BB76_147:
selp.b64	%rd309, %rd2, %rd3, %p135;
ld.local.f64 %fd104, [%rd309];
ld.local.u64 %rd144, [%rd309+8];
@%p135 bra BB76_149;
bra.uni BB76_148;

BB76_149:
add.s64 %rd609, %rd609, 16;
add.s64 %rd148, %rd143, 16;
ld.global.f64 %fd150, [%rd143+16];
st.local.f64 [%rd2], %fd150;
ld.global.u64 %rd311, [%rd143+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd585, %rd141;
mov.u64 %rd608, %rd148;
bra.uni BB76_150;

BB76_148:
add.s64 %rd586, %rd586, 16;
add.s64 %rd146, %rd141, 16;
ld.global.f64 %fd149, [%rd141+16];
st.local.f64 [%rd3], %fd149;
ld.global.u64 %rd310, [%rd141+24];
st.local.u64 [%rd3+8], %rd310;
mov.u64 %rd585, %rd146;
mov.u64 %rd608, %rd143;

BB76_150:
mov.u64 %rd152, %rd608;
mov.u64 %rd607, %rd609;
mov.u64 %rd150, %rd585;
mov.u64 %rd584, %rd586;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd584, %rd130;
@%p106 bra BB76_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd607, %rd127;
@%p108 bra BB76_153;

ld.local.f64 %fd151, [%rd2];
ld.local.f64 %fd152, [%rd3];
setp.leu.f64	%p136, %fd152, %fd151;

BB76_153:
selp.b64	%rd312, %rd2, %rd3, %p136;
ld.local.f64 %fd105, [%rd312];
ld.local.u64 %rd153, [%rd312+8];
@%p136 bra BB76_155;
bra.uni BB76_154;

BB76_155:
add.s64 %rd607, %rd607, 16;
add.s64 %rd157, %rd152, 16;
ld.global.f64 %fd154, [%rd152+16];
st.local.f64 [%rd2], %fd154;
ld.global.u64 %rd314, [%rd152+24];
st.local.u64 [%rd2+8], %rd314;
mov.u64 %rd583, %rd150;
mov.u64 %rd606, %rd157;
bra.uni BB76_156;

BB76_154:
add.s64 %rd584, %rd584, 16;
add.s64 %rd155, %rd150, 16;
ld.global.f64 %fd153, [%rd150+16];
st.local.f64 [%rd3], %fd153;
ld.global.u64 %rd313, [%rd150+24];
st.local.u64 [%rd3+8], %rd313;
mov.u64 %rd583, %rd155;
mov.u64 %rd606, %rd152;

BB76_156:
mov.u64 %rd161, %rd606;
mov.u64 %rd605, %rd607;
mov.u64 %rd159, %rd583;
mov.u64 %rd582, %rd584;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd582, %rd130;
@%p110 bra BB76_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd605, %rd127;
@%p112 bra BB76_159;

ld.local.f64 %fd155, [%rd2];
ld.local.f64 %fd156, [%rd3];
setp.leu.f64	%p137, %fd156, %fd155;

BB76_159:
selp.b64	%rd315, %rd2, %rd3, %p137;
ld.local.f64 %fd106, [%rd315];
ld.local.u64 %rd162, [%rd315+8];
@%p137 bra BB76_161;
bra.uni BB76_160;

BB76_161:
add.s64 %rd605, %rd605, 16;
add.s64 %rd166, %rd161, 16;
ld.global.f64 %fd158, [%rd161+16];
st.local.f64 [%rd2], %fd158;
ld.global.u64 %rd317, [%rd161+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd581, %rd159;
mov.u64 %rd604, %rd166;
bra.uni BB76_162;

BB76_160:
add.s64 %rd582, %rd582, 16;
add.s64 %rd164, %rd159, 16;
ld.global.f64 %fd157, [%rd159+16];
st.local.f64 [%rd3], %fd157;
ld.global.u64 %rd316, [%rd159+24];
st.local.u64 [%rd3+8], %rd316;
mov.u64 %rd581, %rd164;
mov.u64 %rd604, %rd161;

BB76_162:
mov.u64 %rd170, %rd604;
mov.u64 %rd603, %rd605;
mov.u64 %rd168, %rd581;
mov.u64 %rd580, %rd582;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd580, %rd130;
@%p114 bra BB76_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd603, %rd127;
@%p116 bra BB76_165;

ld.local.f64 %fd159, [%rd2];
ld.local.f64 %fd160, [%rd3];
setp.leu.f64	%p138, %fd160, %fd159;

BB76_165:
selp.b64	%rd318, %rd2, %rd3, %p138;
ld.local.f64 %fd107, [%rd318];
ld.local.u64 %rd171, [%rd318+8];
@%p138 bra BB76_167;
bra.uni BB76_166;

BB76_167:
add.s64 %rd603, %rd603, 16;
add.s64 %rd175, %rd170, 16;
ld.global.f64 %fd162, [%rd170+16];
st.local.f64 [%rd2], %fd162;
ld.global.u64 %rd320, [%rd170+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd579, %rd168;
mov.u64 %rd602, %rd175;
bra.uni BB76_168;

BB76_166:
add.s64 %rd580, %rd580, 16;
add.s64 %rd173, %rd168, 16;
ld.global.f64 %fd161, [%rd168+16];
st.local.f64 [%rd3], %fd161;
ld.global.u64 %rd319, [%rd168+24];
st.local.u64 [%rd3+8], %rd319;
mov.u64 %rd579, %rd173;
mov.u64 %rd602, %rd170;

BB76_168:
mov.u64 %rd179, %rd602;
mov.u64 %rd601, %rd603;
mov.u64 %rd177, %rd579;
mov.u64 %rd578, %rd580;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd578, %rd130;
@%p118 bra BB76_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd601, %rd127;
@%p120 bra BB76_171;

ld.local.f64 %fd163, [%rd2];
ld.local.f64 %fd164, [%rd3];
setp.leu.f64	%p139, %fd164, %fd163;

BB76_171:
selp.b64	%rd321, %rd2, %rd3, %p139;
ld.local.f64 %fd108, [%rd321];
ld.local.u64 %rd180, [%rd321+8];
@%p139 bra BB76_173;
bra.uni BB76_172;

BB76_173:
add.s64 %rd601, %rd601, 16;
add.s64 %rd184, %rd179, 16;
ld.global.f64 %fd166, [%rd179+16];
st.local.f64 [%rd2], %fd166;
ld.global.u64 %rd323, [%rd179+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd577, %rd177;
mov.u64 %rd600, %rd184;
bra.uni BB76_174;

BB76_172:
add.s64 %rd578, %rd578, 16;
add.s64 %rd182, %rd177, 16;
ld.global.f64 %fd165, [%rd177+16];
st.local.f64 [%rd3], %fd165;
ld.global.u64 %rd322, [%rd177+24];
st.local.u64 [%rd3+8], %rd322;
mov.u64 %rd577, %rd182;
mov.u64 %rd600, %rd179;

BB76_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd578, %rd130;
mov.pred %p140, %p121;
@%p122 bra BB76_177;

setp.ge.u64	%p124, %rd601, %rd127;
mov.pred %p140, %p93;
@%p124 bra BB76_177;

ld.local.f64 %fd167, [%rd2];
ld.local.f64 %fd168, [%rd3];
setp.leu.f64	%p140, %fd168, %fd167;

BB76_177:
selp.b64	%rd324, %rd2, %rd3, %p140;
ld.local.f64 %fd109, [%rd324];
ld.local.u64 %rd189, [%rd324+8];
@%p140 bra BB76_179;
bra.uni BB76_178;

BB76_179:
ld.global.f64 %fd170, [%rd600+16];
st.local.f64 [%rd2], %fd170;
ld.global.u64 %rd326, [%rd600+24];
st.local.u64 [%rd2+8], %rd326;
bra.uni BB76_180;

BB76_178:
ld.global.f64 %fd169, [%rd577+16];
st.local.f64 [%rd3], %fd169;
ld.global.u64 %rd325, [%rd577+24];
st.local.u64 [%rd3+8], %rd325;

BB76_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB76_182;

st.global.f64 [%rd37], %fd103;
st.global.u64 [%rd37+8], %rd135;

BB76_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB76_184;

st.global.f64 [%rd37+16], %fd104;
st.global.u64 [%rd37+24], %rd144;

BB76_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB76_186;

st.global.f64 [%rd37+32], %fd105;
st.global.u64 [%rd37+40], %rd153;

BB76_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB76_188;

st.global.f64 [%rd37+48], %fd106;
st.global.u64 [%rd37+56], %rd162;

BB76_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB76_190;

st.global.f64 [%rd37+64], %fd107;
st.global.u64 [%rd37+72], %rd171;

BB76_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB76_192;

st.global.f64 [%rd37+80], %fd108;
st.global.u64 [%rd37+88], %rd180;

BB76_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB76_194;

st.global.f64 [%rd37+96], %fd109;
st.global.u64 [%rd37+104], %rd189;

BB76_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB76_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB76_197;

BB76_196:
cvt.u64.u32	%rd327, %r68;
add.s64 %rd328, %rd327, %rd198;
add.s64 %rd329, %rd327, %rd1;
shl.b64 %rd330, %rd329, 4;
add.s64 %rd331, %rd5, %rd330;
ld.global.f64 %fd171, [%rd331];
shl.b64 %rd332, %rd328, 4;
add.s64 %rd333, %rd119, %rd332;
st.global.f64 [%rd333], %fd171;
ld.global.u64 %rd334, [%rd331+8];
st.global.u64 [%rd333+8], %rd334;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB76_196;

BB76_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot77[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .f64 %fd<387>;
.reg .b64 %rd<595>;


mov.u64 %rd594, __local_depot77;
cvta.local.u64 %SP, %rd594;
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+8];
ld.param.u64 %rd185, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd189, %r23;
sub.s64 %rd190, %rd187, %rd189;
cvt.u32.u64	%r24, %rd190;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd191, %SP, 16;
cvta.to.local.u64 %rd1, %rd191;
add.u64 %rd192, %SP, 0;
cvta.to.local.u64 %rd2, %rd192;
add.u64 %rd193, %SP, 32;
cvta.to.local.u64 %rd3, %rd193;
cvta.to.global.u64 %rd194, %rd185;
cvta.to.global.u64 %rd195, %rd186;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd196, %r68;
add.s64 %rd197, %rd196, %rd189;
shl.b64 %rd198, %rd197, 3;
add.s64 %rd4, %rd194, %rd198;
add.s64 %rd5, %rd195, %rd198;
@%p16 bra BB77_15;
bra.uni BB77_1;

BB77_15:
ld.global.f64 %fd193, [%rd4];
ld.global.u64 %rd340, [%rd5];
ld.global.f64 %fd194, [%rd4+2048];
ld.global.u64 %rd341, [%rd5+2048];
ld.global.f64 %fd195, [%rd4+4096];
ld.global.u64 %rd342, [%rd5+4096];
ld.global.f64 %fd196, [%rd4+6144];
ld.global.u64 %rd343, [%rd5+6144];
ld.global.f64 %fd197, [%rd4+8192];
ld.global.u64 %rd344, [%rd5+8192];
ld.global.f64 %fd198, [%rd4+10240];
ld.global.u64 %rd345, [%rd5+10240];
ld.global.f64 %fd175, [%rd4+12288];
ld.global.u64 %rd322, [%rd5+12288];
bra.uni BB77_16;

BB77_1:
mov.f64 %fd110, 0d0000000000000000;
mov.u64 %rd199, 0;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd351, %rd199;
mov.f64 %fd204, %fd110;
@%p17 bra BB77_3;

ld.global.f64 %fd1, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd351, %rd6;
mov.f64 %fd204, %fd1;

BB77_3:
mov.f64 %fd181, %fd204;
mov.f64 %fd193, %fd181;
mov.u64 %rd328, %rd351;
mov.u64 %rd340, %rd328;
add.s32 %r26, %r68, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd350, %rd199;
mov.f64 %fd203, %fd110;
@%p18 bra BB77_5;

ld.global.f64 %fd203, [%rd4+2048];
ld.global.u64 %rd350, [%rd5+2048];

BB77_5:
mov.f64 %fd194, %fd203;
mov.u64 %rd341, %rd350;
add.s32 %r27, %r68, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd349, %rd199;
mov.f64 %fd202, %fd110;
@%p19 bra BB77_7;

ld.global.f64 %fd202, [%rd4+4096];
ld.global.u64 %rd349, [%rd5+4096];

BB77_7:
mov.f64 %fd195, %fd202;
mov.u64 %rd342, %rd349;
add.s32 %r28, %r68, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd348, %rd199;
mov.f64 %fd201, %fd110;
@%p20 bra BB77_9;

ld.global.f64 %fd201, [%rd4+6144];
ld.global.u64 %rd348, [%rd5+6144];

BB77_9:
mov.f64 %fd196, %fd201;
mov.u64 %rd343, %rd348;
add.s32 %r29, %r68, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd347, %rd199;
mov.f64 %fd200, %fd110;
@%p21 bra BB77_11;

ld.global.f64 %fd200, [%rd4+8192];
ld.global.u64 %rd347, [%rd5+8192];

BB77_11:
mov.f64 %fd197, %fd200;
mov.u64 %rd344, %rd347;
add.s32 %r30, %r68, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd346, %rd199;
mov.f64 %fd199, %fd110;
@%p22 bra BB77_13;

ld.global.f64 %fd199, [%rd4+10240];
ld.global.u64 %rd346, [%rd5+10240];

BB77_13:
mov.f64 %fd198, %fd199;
mov.u64 %rd345, %rd346;
mov.f64 %fd175, 0d0000000000000000;
mov.u64 %rd322, 0;
add.s32 %r31, %r68, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB77_16;

ld.global.f64 %fd175, [%rd4+12288];
ld.global.u64 %rd322, [%rd5+12288];

BB77_16:
mul.wide.u32 %rd206, %r68, 16;
mov.u64 %rd207, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd33, %rd207, %rd206;
@%p16 bra BB77_30;
bra.uni BB77_17;

BB77_30:
st.shared.f64 [%rd33], %fd193;
st.shared.u64 [%rd33+8], %rd340;
st.shared.f64 [%rd33+4096], %fd194;
st.shared.u64 [%rd33+4104], %rd341;
st.shared.f64 [%rd33+8192], %fd195;
st.shared.u64 [%rd33+8200], %rd342;
st.shared.f64 [%rd33+12288], %fd196;
st.shared.u64 [%rd33+12296], %rd343;
st.shared.f64 [%rd33+16384], %fd197;
st.shared.u64 [%rd33+16392], %rd344;
st.shared.f64 [%rd33+20480], %fd198;
st.shared.u64 [%rd33+20488], %rd345;
bra.uni BB77_31;

BB77_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB77_19;

st.shared.f64 [%rd33], %fd193;
st.shared.u64 [%rd33+8], %rd340;

BB77_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB77_21;

st.shared.f64 [%rd33+4096], %fd194;
st.shared.u64 [%rd33+4104], %rd341;

BB77_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB77_23;

st.shared.f64 [%rd33+8192], %fd195;
st.shared.u64 [%rd33+8200], %rd342;

BB77_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB77_25;

st.shared.f64 [%rd33+12288], %fd196;
st.shared.u64 [%rd33+12296], %rd343;

BB77_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB77_27;

st.shared.f64 [%rd33+16384], %fd197;
st.shared.u64 [%rd33+16392], %rd344;

BB77_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB77_29;

st.shared.f64 [%rd33+20480], %fd198;
st.shared.u64 [%rd33+20488], %rd345;

BB77_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB77_32;

BB77_31:
st.shared.f64 [%rd33+24576], %fd175;
st.shared.u64 [%rd33+24584], %rd322;

BB77_32:
bar.sync 0;
mov.u64 %rd208, 0;
st.local.u64 [%rd3], %rd208;
st.local.u64 [%rd3+8], %rd208;
st.local.u64 [%rd3+16], %rd208;
st.local.u64 [%rd3+24], %rd208;
st.local.u64 [%rd3+32], %rd208;
st.local.u64 [%rd3+40], %rd208;
st.local.u64 [%rd3+48], %rd208;
st.local.u64 [%rd3+56], %rd208;
st.local.u64 [%rd3+64], %rd208;
st.local.u64 [%rd3+72], %rd208;
st.local.u64 [%rd3+80], %rd208;
st.local.u64 [%rd3+88], %rd208;
st.local.u64 [%rd3+96], %rd208;
st.local.u64 [%rd3+104], %rd208;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd35, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd209, %r38, 16;
add.s64 %rd36, %rd207, %rd209;
mov.u64 %rd544, %rd208;
@%p33 bra BB77_34;

ld.shared.f64 %fd117, [%rd36];
ld.shared.u64 %rd37, [%rd36+8];
st.local.f64 [%rd3], %fd117;
st.local.u64 [%rd3+8], %rd37;
mov.u64 %rd544, %rd37;

BB77_34:
mov.u64 %rd356, %rd544;
mov.u64 %rd530, %rd356;
mov.f64 %fd118, 0d0000000000000000;
setp.lt.u32	%p34, %r6, 2;
mov.f64 %fd381, %fd118;
mov.u64 %rd543, %rd208;
@%p34 bra BB77_36;

ld.shared.f64 %fd28, [%rd36+16];
ld.shared.u64 %rd543, [%rd36+24];
st.local.f64 [%rd3+16], %fd28;
st.local.u64 [%rd3+24], %rd543;
mov.f64 %fd381, %fd28;

BB77_36:
mov.u64 %rd531, %rd543;
mov.f64 %fd208, %fd381;
mov.f64 %fd370, %fd208;
setp.lt.u32	%p35, %r6, 3;
mov.f64 %fd380, %fd118;
mov.u64 %rd542, %rd208;
@%p35 bra BB77_38;

ld.shared.f64 %fd380, [%rd36+32];
ld.shared.u64 %rd542, [%rd36+40];
st.local.f64 [%rd3+32], %fd380;
st.local.u64 [%rd3+40], %rd542;

BB77_38:
mov.u64 %rd532, %rd542;
mov.f64 %fd372, %fd380;
setp.lt.u32	%p36, %r6, 4;
mov.f64 %fd379, %fd118;
mov.u64 %rd541, %rd208;
@%p36 bra BB77_40;

ld.shared.f64 %fd379, [%rd36+48];
ld.shared.u64 %rd541, [%rd36+56];
st.local.f64 [%rd3+48], %fd379;
st.local.u64 [%rd3+56], %rd541;

BB77_40:
mov.u64 %rd533, %rd541;
mov.f64 %fd371, %fd379;
setp.lt.u32	%p37, %r6, 5;
mov.f64 %fd378, %fd118;
mov.u64 %rd540, %rd208;
@%p37 bra BB77_42;

ld.shared.f64 %fd378, [%rd36+64];
ld.shared.u64 %rd540, [%rd36+72];
st.local.f64 [%rd3+64], %fd378;
st.local.u64 [%rd3+72], %rd540;

BB77_42:
mov.u64 %rd534, %rd540;
mov.f64 %fd373, %fd378;
mov.f64 %fd384, 0d0000000000000000;
mov.u64 %rd547, 0;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB77_44;

ld.shared.f64 %fd384, [%rd36+80];
ld.shared.u64 %rd547, [%rd36+88];
st.local.f64 [%rd3+80], %fd384;
st.local.u64 [%rd3+88], %rd547;

BB77_44:
mov.u64 %rd545, %rd547;
mov.f64 %fd382, %fd384;
mov.f64 %fd386, 0d0000000000000000;
mov.u64 %rd549, 0;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB77_46;

ld.shared.f64 %fd386, [%rd36+96];
ld.shared.u64 %rd549, [%rd36+104];
st.local.f64 [%rd3+96], %fd386;
st.local.u64 [%rd3+104], %rd549;

BB77_46:
mov.u64 %rd548, %rd549;
mov.f64 %fd385, %fd386;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB77_73;

ld.local.f64 %fd124, [%rd3];
ld.local.u64 %rd217, [%rd3+8];
st.local.u64 [%rd2+8], %rd217;
st.local.f64 [%rd2], %fd124;
@%p34 bra BB77_49;

ld.local.f64 %fd125, [%rd2];
setp.gt.f64	%p42, %fd125, %fd370;
selp.f64	%fd126, %fd370, %fd125, %p42;
add.s64 %rd222, %rd3, 16;
selp.b64	%rd223, %rd222, %rd2, %p42;
st.local.f64 [%rd2], %fd126;
ld.local.u64 %rd224, [%rd223+8];
st.local.u64 [%rd2+8], %rd224;

BB77_49:
@%p35 bra BB77_51;

ld.local.f64 %fd127, [%rd2];
setp.gt.f64	%p44, %fd127, %fd372;
selp.f64	%fd128, %fd372, %fd127, %p44;
add.s64 %rd227, %rd3, 32;
selp.b64	%rd228, %rd227, %rd2, %p44;
st.local.f64 [%rd2], %fd128;
ld.local.u64 %rd229, [%rd228+8];
st.local.u64 [%rd2+8], %rd229;

BB77_51:
@%p36 bra BB77_53;

ld.local.f64 %fd129, [%rd2];
setp.gt.f64	%p46, %fd129, %fd371;
selp.f64	%fd130, %fd371, %fd129, %p46;
add.s64 %rd232, %rd3, 48;
selp.b64	%rd233, %rd232, %rd2, %p46;
st.local.f64 [%rd2], %fd130;
ld.local.u64 %rd234, [%rd233+8];
st.local.u64 [%rd2+8], %rd234;

BB77_53:
@%p37 bra BB77_55;

ld.local.f64 %fd131, [%rd2];
setp.gt.f64	%p48, %fd131, %fd373;
selp.f64	%fd132, %fd373, %fd131, %p48;
add.s64 %rd237, %rd3, 64;
selp.b64	%rd238, %rd237, %rd2, %p48;
st.local.f64 [%rd2], %fd132;
ld.local.u64 %rd239, [%rd238+8];
st.local.u64 [%rd2+8], %rd239;

BB77_55:
@%p38 bra BB77_57;

ld.local.f64 %fd133, [%rd2];
setp.gt.f64	%p50, %fd133, %fd382;
selp.f64	%fd134, %fd382, %fd133, %p50;
add.s64 %rd242, %rd3, 80;
selp.b64	%rd243, %rd242, %rd2, %p50;
st.local.f64 [%rd2], %fd134;
ld.local.u64 %rd244, [%rd243+8];
st.local.u64 [%rd2+8], %rd244;

BB77_57:
@%p39 bra BB77_59;

ld.local.f64 %fd135, [%rd2];
setp.gt.f64	%p52, %fd135, %fd385;
selp.f64	%fd136, %fd385, %fd135, %p52;
add.s64 %rd247, %rd3, 96;
selp.b64	%rd248, %rd247, %rd2, %p52;
st.local.f64 [%rd2], %fd136;
ld.local.u64 %rd249, [%rd248+8];
st.local.u64 [%rd2+8], %rd249;

BB77_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd539, %rd530;
@%p53 bra BB77_61;

ld.local.f64 %fd137, [%rd2];
ld.local.u64 %rd539, [%rd2+8];
st.local.f64 [%rd3], %fd137;
st.local.u64 [%rd3+8], %rd539;

BB77_61:
mov.u64 %rd530, %rd539;
setp.gt.u32	%p54, %r6, 1;
mov.f64 %fd377, %fd370;
mov.u64 %rd538, %rd531;
@%p54 bra BB77_63;

ld.local.f64 %fd377, [%rd2];
ld.local.u64 %rd538, [%rd2+8];
st.local.f64 [%rd3+16], %fd377;
st.local.u64 [%rd3+24], %rd538;

BB77_63:
mov.u64 %rd531, %rd538;
mov.f64 %fd370, %fd377;
setp.gt.u32	%p55, %r6, 2;
mov.f64 %fd376, %fd372;
mov.u64 %rd537, %rd532;
@%p55 bra BB77_65;

ld.local.f64 %fd376, [%rd2];
ld.local.u64 %rd537, [%rd2+8];
st.local.f64 [%rd3+32], %fd376;
st.local.u64 [%rd3+40], %rd537;

BB77_65:
mov.u64 %rd532, %rd537;
mov.f64 %fd372, %fd376;
setp.gt.u32	%p56, %r6, 3;
mov.f64 %fd375, %fd371;
mov.u64 %rd536, %rd533;
@%p56 bra BB77_67;

ld.local.f64 %fd375, [%rd2];
ld.local.u64 %rd536, [%rd2+8];
st.local.f64 [%rd3+48], %fd375;
st.local.u64 [%rd3+56], %rd536;

BB77_67:
mov.u64 %rd533, %rd536;
mov.f64 %fd371, %fd375;
setp.gt.u32	%p57, %r6, 4;
mov.f64 %fd374, %fd373;
mov.u64 %rd535, %rd534;
@%p57 bra BB77_69;

ld.local.f64 %fd374, [%rd2];
ld.local.u64 %rd535, [%rd2+8];
st.local.f64 [%rd3+64], %fd374;
st.local.u64 [%rd3+72], %rd535;

BB77_69:
mov.u64 %rd534, %rd535;
mov.f64 %fd373, %fd374;
setp.gt.u32	%p58, %r6, 5;
mov.f64 %fd383, %fd382;
mov.u64 %rd546, %rd545;
@%p58 bra BB77_71;

ld.local.f64 %fd383, [%rd2];
ld.local.u64 %rd546, [%rd2+8];
st.local.f64 [%rd3+80], %fd383;
st.local.u64 [%rd3+88], %rd546;

BB77_71:
mov.u64 %rd545, %rd546;
mov.f64 %fd382, %fd383;
@%p40 bra BB77_73;

ld.local.f64 %fd385, [%rd2];
ld.local.u64 %rd548, [%rd2+8];
st.local.f64 [%rd3+96], %fd385;
st.local.u64 [%rd3+104], %rd548;

BB77_73:
mov.u64 %rd483, %rd530;
mov.u64 %rd484, %rd531;
mov.u64 %rd485, %rd532;
mov.u64 %rd486, %rd533;
mov.u64 %rd487, %rd534;
mov.u64 %rd488, %rd545;
mov.u64 %rd489, %rd548;
mov.f64 %fd325, %fd370;
mov.f64 %fd327, %fd371;
mov.f64 %fd326, %fd372;
mov.f64 %fd329, %fd382;
mov.f64 %fd328, %fd373;
mov.f64 %fd330, %fd385;
cvt.u32.u64	%r40, %rd35;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB77_116;

ld.local.f64 %fd57, [%rd3];
setp.leu.f64	%p61, %fd325, %fd57;
mov.f64 %fd368, %fd325;
mov.f64 %fd369, %fd57;
mov.u64 %rd528, %rd484;
mov.u64 %rd529, %rd483;
@%p61 bra BB77_76;

st.local.f64 [%rd3], %fd325;
st.local.f64 [%rd3+16], %fd57;
st.local.u64 [%rd3+8], %rd484;
st.local.u64 [%rd3+24], %rd483;
mov.f64 %fd247, %fd325;
mov.f64 %fd368, %fd57;
mov.f64 %fd369, %fd247;
mov.u64 %rd529, %rd484;
mov.u64 %rd528, %rd483;

BB77_76:
mov.u64 %rd522, %rd528;
mov.u64 %rd517, %rd529;
mov.f64 %fd362, %fd368;
mov.f64 %fd357, %fd369;
setp.leu.f64	%p62, %fd327, %fd326;
mov.f64 %fd366, %fd326;
mov.f64 %fd367, %fd327;
mov.u64 %rd527, %rd486;
mov.u64 %rd526, %rd485;
@%p62 bra BB77_78;

st.local.f64 [%rd3+32], %fd327;
st.local.f64 [%rd3+48], %fd326;
st.local.u64 [%rd3+40], %rd486;
st.local.u64 [%rd3+56], %rd485;
mov.f64 %fd367, %fd326;
mov.f64 %fd366, %fd327;
mov.u64 %rd526, %rd486;
mov.u64 %rd527, %rd485;

BB77_78:
mov.u64 %rd74, %rd526;
mov.u64 %rd520, %rd527;
mov.f64 %fd61, %fd366;
mov.f64 %fd360, %fd367;
setp.leu.f64	%p63, %fd329, %fd328;
mov.f64 %fd364, %fd328;
mov.f64 %fd365, %fd329;
mov.u64 %rd525, %rd488;
mov.u64 %rd524, %rd487;
@%p63 bra BB77_80;

st.local.f64 [%rd3+64], %fd329;
st.local.f64 [%rd3+80], %fd328;
st.local.u64 [%rd3+72], %rd488;
st.local.u64 [%rd3+88], %rd487;
mov.f64 %fd365, %fd328;
mov.f64 %fd364, %fd329;
mov.u64 %rd524, %rd488;
mov.u64 %rd525, %rd487;

BB77_80:
mov.u64 %rd76, %rd524;
mov.u64 %rd75, %rd525;
mov.f64 %fd63, %fd364;
mov.f64 %fd62, %fd365;
setp.leu.f64	%p64, %fd61, %fd362;
mov.f64 %fd363, %fd61;
mov.u64 %rd523, %rd74;
@%p64 bra BB77_82;

st.local.f64 [%rd3+16], %fd61;
st.local.f64 [%rd3+32], %fd362;
st.local.u64 [%rd3+24], %rd74;
st.local.u64 [%rd3+40], %rd522;
mov.f64 %fd252, %fd362;
mov.f64 %fd362, %fd61;
mov.f64 %fd363, %fd252;
mov.u64 %rd406, %rd522;
mov.u64 %rd522, %rd74;
mov.u64 %rd523, %rd406;

BB77_82:
mov.u64 %rd78, %rd522;
mov.u64 %rd514, %rd523;
mov.f64 %fd65, %fd362;
mov.f64 %fd354, %fd363;
setp.leu.f64	%p65, %fd63, %fd360;
mov.f64 %fd361, %fd63;
mov.u64 %rd521, %rd76;
@%p65 bra BB77_84;

st.local.f64 [%rd3+48], %fd63;
st.local.f64 [%rd3+64], %fd360;
st.local.u64 [%rd3+56], %rd76;
st.local.u64 [%rd3+72], %rd520;
mov.f64 %fd254, %fd360;
mov.f64 %fd360, %fd63;
mov.f64 %fd361, %fd254;
mov.u64 %rd408, %rd520;
mov.u64 %rd520, %rd76;
mov.u64 %rd521, %rd408;

BB77_84:
mov.u64 %rd80, %rd520;
mov.u64 %rd512, %rd521;
mov.f64 %fd67, %fd360;
mov.f64 %fd352, %fd361;
setp.leu.f64	%p66, %fd330, %fd62;
mov.f64 %fd359, %fd330;
mov.f64 %fd358, %fd62;
mov.u64 %rd519, %rd489;
mov.u64 %rd518, %rd75;
@%p66 bra BB77_86;

st.local.f64 [%rd3+80], %fd330;
st.local.f64 [%rd3+96], %fd62;
st.local.u64 [%rd3+88], %rd489;
st.local.u64 [%rd3+104], %rd75;
mov.f64 %fd232, %fd330;
mov.f64 %fd359, %fd62;
mov.f64 %fd358, %fd232;
mov.u64 %rd384, %rd489;
mov.u64 %rd519, %rd75;
mov.u64 %rd518, %rd384;

BB77_86:
mov.u64 %rd82, %rd518;
mov.u64 %rd507, %rd519;
mov.f64 %fd69, %fd358;
mov.f64 %fd347, %fd359;
setp.leu.f64	%p67, %fd65, %fd357;
mov.f64 %fd356, %fd65;
mov.u64 %rd516, %rd78;
@%p67 bra BB77_88;

st.local.f64 [%rd3], %fd65;
st.local.f64 [%rd3+16], %fd357;
st.local.u64 [%rd3+8], %rd78;
st.local.u64 [%rd3+24], %rd517;
mov.f64 %fd250, %fd357;
mov.f64 %fd357, %fd65;
mov.f64 %fd356, %fd250;
mov.u64 %rd404, %rd517;
mov.u64 %rd517, %rd78;
mov.u64 %rd516, %rd404;

BB77_88:
mov.u64 %rd510, %rd516;
mov.u64 %rd505, %rd517;
mov.f64 %fd350, %fd356;
mov.f64 %fd345, %fd357;
setp.leu.f64	%p68, %fd67, %fd354;
mov.f64 %fd355, %fd67;
mov.u64 %rd515, %rd80;
@%p68 bra BB77_90;

st.local.f64 [%rd3+32], %fd67;
st.local.f64 [%rd3+48], %fd354;
st.local.u64 [%rd3+40], %rd80;
st.local.u64 [%rd3+56], %rd514;
mov.f64 %fd262, %fd354;
mov.f64 %fd354, %fd67;
mov.f64 %fd355, %fd262;
mov.u64 %rd416, %rd514;
mov.u64 %rd514, %rd80;
mov.u64 %rd515, %rd416;

BB77_90:
mov.u64 %rd86, %rd514;
mov.u64 %rd508, %rd515;
mov.f64 %fd73, %fd354;
mov.f64 %fd348, %fd355;
setp.leu.f64	%p69, %fd69, %fd352;
mov.f64 %fd353, %fd69;
mov.u64 %rd513, %rd82;
@%p69 bra BB77_92;

st.local.f64 [%rd3+64], %fd69;
st.local.f64 [%rd3+80], %fd352;
st.local.u64 [%rd3+72], %rd82;
st.local.u64 [%rd3+88], %rd512;
mov.f64 %fd266, %fd352;
mov.f64 %fd352, %fd69;
mov.f64 %fd353, %fd266;
mov.u64 %rd420, %rd512;
mov.u64 %rd512, %rd82;
mov.u64 %rd513, %rd420;

BB77_92:
mov.u64 %rd88, %rd512;
mov.u64 %rd87, %rd513;
mov.f64 %fd75, %fd352;
mov.f64 %fd74, %fd353;
setp.leu.f64	%p70, %fd73, %fd350;
mov.f64 %fd351, %fd73;
mov.u64 %rd511, %rd86;
@%p70 bra BB77_94;

st.local.f64 [%rd3+16], %fd73;
st.local.f64 [%rd3+32], %fd350;
st.local.u64 [%rd3+24], %rd86;
st.local.u64 [%rd3+40], %rd510;
mov.f64 %fd276, %fd350;
mov.f64 %fd350, %fd73;
mov.f64 %fd351, %fd276;
mov.u64 %rd430, %rd510;
mov.u64 %rd510, %rd86;
mov.u64 %rd511, %rd430;

BB77_94:
mov.u64 %rd90, %rd510;
mov.u64 %rd502, %rd511;
mov.f64 %fd77, %fd350;
mov.f64 %fd342, %fd351;
setp.leu.f64	%p71, %fd75, %fd348;
mov.f64 %fd349, %fd75;
mov.u64 %rd509, %rd88;
@%p71 bra BB77_96;

st.local.f64 [%rd3+48], %fd75;
st.local.f64 [%rd3+64], %fd348;
st.local.u64 [%rd3+56], %rd88;
st.local.u64 [%rd3+72], %rd508;
mov.f64 %fd278, %fd348;
mov.f64 %fd348, %fd75;
mov.f64 %fd349, %fd278;
mov.u64 %rd432, %rd508;
mov.u64 %rd508, %rd88;
mov.u64 %rd509, %rd432;

BB77_96:
mov.u64 %rd92, %rd508;
mov.u64 %rd500, %rd509;
mov.f64 %fd79, %fd348;
mov.f64 %fd340, %fd349;
setp.leu.f64	%p72, %fd347, %fd74;
mov.f64 %fd346, %fd74;
mov.u64 %rd506, %rd87;
@%p72 bra BB77_98;

st.local.f64 [%rd3+80], %fd347;
st.local.f64 [%rd3+96], %fd74;
st.local.u64 [%rd3+88], %rd507;
st.local.u64 [%rd3+104], %rd87;
mov.f64 %fd270, %fd347;
mov.f64 %fd347, %fd74;
mov.f64 %fd346, %fd270;
mov.u64 %rd424, %rd507;
mov.u64 %rd507, %rd87;
mov.u64 %rd506, %rd424;

BB77_98:
mov.u64 %rd94, %rd506;
mov.u64 %rd495, %rd507;
mov.f64 %fd81, %fd346;
mov.f64 %fd335, %fd347;
setp.leu.f64	%p73, %fd77, %fd345;
mov.f64 %fd344, %fd77;
mov.u64 %rd504, %rd90;
@%p73 bra BB77_100;

st.local.f64 [%rd3], %fd77;
st.local.f64 [%rd3+16], %fd345;
st.local.u64 [%rd3+8], %rd90;
st.local.u64 [%rd3+24], %rd505;
mov.f64 %fd274, %fd345;
mov.f64 %fd345, %fd77;
mov.f64 %fd344, %fd274;
mov.u64 %rd428, %rd505;
mov.u64 %rd505, %rd90;
mov.u64 %rd504, %rd428;

BB77_100:
mov.u64 %rd498, %rd504;
mov.u64 %rd492, %rd505;
mov.f64 %fd338, %fd344;
mov.f64 %fd82, %fd345;
setp.leu.f64	%p74, %fd79, %fd342;
mov.f64 %fd343, %fd79;
mov.u64 %rd503, %rd92;
@%p74 bra BB77_102;

st.local.f64 [%rd3+32], %fd79;
st.local.f64 [%rd3+48], %fd342;
st.local.u64 [%rd3+40], %rd92;
st.local.u64 [%rd3+56], %rd502;
mov.f64 %fd286, %fd342;
mov.f64 %fd342, %fd79;
mov.f64 %fd343, %fd286;
mov.u64 %rd440, %rd502;
mov.u64 %rd502, %rd92;
mov.u64 %rd503, %rd440;

BB77_102:
mov.u64 %rd98, %rd502;
mov.u64 %rd496, %rd503;
mov.f64 %fd85, %fd342;
mov.f64 %fd336, %fd343;
setp.leu.f64	%p75, %fd81, %fd340;
mov.f64 %fd341, %fd81;
mov.u64 %rd501, %rd94;
@%p75 bra BB77_104;

st.local.f64 [%rd3+64], %fd81;
st.local.f64 [%rd3+80], %fd340;
st.local.u64 [%rd3+72], %rd94;
st.local.u64 [%rd3+88], %rd500;
mov.f64 %fd290, %fd340;
mov.f64 %fd340, %fd81;
mov.f64 %fd341, %fd290;
mov.u64 %rd444, %rd500;
mov.u64 %rd500, %rd94;
mov.u64 %rd501, %rd444;

BB77_104:
mov.u64 %rd100, %rd500;
mov.u64 %rd99, %rd501;
mov.f64 %fd87, %fd340;
mov.f64 %fd86, %fd341;
setp.leu.f64	%p76, %fd85, %fd338;
mov.f64 %fd339, %fd85;
mov.u64 %rd499, %rd98;
@%p76 bra BB77_106;

st.local.f64 [%rd3+16], %fd85;
st.local.f64 [%rd3+32], %fd338;
st.local.u64 [%rd3+24], %rd98;
st.local.u64 [%rd3+40], %rd498;
mov.f64 %fd299, %fd338;
mov.f64 %fd338, %fd85;
mov.f64 %fd339, %fd299;
mov.u64 %rd454, %rd498;
mov.u64 %rd498, %rd98;
mov.u64 %rd499, %rd454;

BB77_106:
mov.u64 %rd102, %rd498;
mov.u64 %rd490, %rd499;
mov.f64 %fd89, %fd338;
mov.f64 %fd331, %fd339;
setp.leu.f64	%p77, %fd87, %fd336;
mov.f64 %fd337, %fd87;
mov.u64 %rd497, %rd100;
@%p77 bra BB77_108;

st.local.f64 [%rd3+48], %fd87;
st.local.f64 [%rd3+64], %fd336;
st.local.u64 [%rd3+56], %rd100;
st.local.u64 [%rd3+72], %rd496;
mov.f64 %fd301, %fd336;
mov.f64 %fd336, %fd87;
mov.f64 %fd337, %fd301;
mov.u64 %rd456, %rd496;
mov.u64 %rd496, %rd100;
mov.u64 %rd497, %rd456;

BB77_108:
mov.u64 %rd104, %rd496;
mov.u64 %rd487, %rd497;
mov.f64 %fd91, %fd336;
mov.f64 %fd328, %fd337;
setp.leu.f64	%p78, %fd335, %fd86;
mov.f64 %fd334, %fd86;
mov.u64 %rd494, %rd99;
@%p78 bra BB77_110;

st.local.f64 [%rd3+80], %fd335;
st.local.f64 [%rd3+96], %fd86;
st.local.u64 [%rd3+88], %rd495;
st.local.u64 [%rd3+104], %rd99;
mov.f64 %fd294, %fd335;
mov.f64 %fd335, %fd86;
mov.f64 %fd334, %fd294;
mov.u64 %rd448, %rd495;
mov.u64 %rd495, %rd99;
mov.u64 %rd494, %rd448;

BB77_110:
mov.u64 %rd106, %rd494;
mov.u64 %rd489, %rd495;
mov.f64 %fd93, %fd334;
mov.f64 %fd330, %fd335;
setp.leu.f64	%p79, %fd89, %fd82;
mov.f64 %fd333, %fd89;
mov.u64 %rd493, %rd102;
@%p79 bra BB77_112;

st.local.f64 [%rd3], %fd89;
st.local.f64 [%rd3+16], %fd82;
st.local.u64 [%rd3+8], %rd102;
st.local.u64 [%rd3+24], %rd492;
mov.f64 %fd333, %fd82;
mov.u64 %rd452, %rd492;
mov.u64 %rd492, %rd102;
mov.u64 %rd493, %rd452;

BB77_112:
mov.u64 %rd483, %rd492;
mov.u64 %rd484, %rd493;
mov.f64 %fd325, %fd333;
setp.leu.f64	%p80, %fd91, %fd331;
mov.f64 %fd332, %fd91;
mov.u64 %rd491, %rd104;
@%p80 bra BB77_114;

st.local.f64 [%rd3+32], %fd91;
st.local.f64 [%rd3+48], %fd331;
st.local.u64 [%rd3+40], %rd104;
st.local.u64 [%rd3+56], %rd490;
mov.f64 %fd309, %fd331;
mov.f64 %fd331, %fd91;
mov.f64 %fd332, %fd309;
mov.u64 %rd464, %rd490;
mov.u64 %rd490, %rd104;
mov.u64 %rd491, %rd464;

BB77_114:
mov.u64 %rd485, %rd490;
mov.u64 %rd486, %rd491;
mov.f64 %fd326, %fd331;
mov.f64 %fd327, %fd332;
setp.leu.f64	%p81, %fd93, %fd328;
mov.f64 %fd329, %fd93;
mov.u64 %rd488, %rd106;
@%p81 bra BB77_116;

st.local.f64 [%rd3+64], %fd93;
st.local.f64 [%rd3+80], %fd328;
st.local.u64 [%rd3+72], %rd106;
st.local.u64 [%rd3+88], %rd487;
mov.f64 %fd312, %fd328;
mov.f64 %fd328, %fd93;
mov.f64 %fd329, %fd312;
mov.u64 %rd468, %rd487;
mov.u64 %rd487, %rd106;
mov.u64 %rd488, %rd468;

BB77_116:
@%p33 bra BB77_118;

ld.local.f64 %fd138, [%rd3];
st.shared.f64 [%rd36], %fd138;
st.shared.u64 [%rd36+8], %rd483;

BB77_118:
@%p34 bra BB77_120;

st.shared.f64 [%rd36+16], %fd325;
st.shared.u64 [%rd36+24], %rd484;

BB77_120:
@%p35 bra BB77_122;

st.shared.f64 [%rd36+32], %fd326;
st.shared.u64 [%rd36+40], %rd485;

BB77_122:
@%p36 bra BB77_124;

st.shared.f64 [%rd36+48], %fd327;
st.shared.u64 [%rd36+56], %rd486;

BB77_124:
@%p37 bra BB77_126;

st.shared.f64 [%rd36+64], %fd328;
st.shared.u64 [%rd36+72], %rd487;

BB77_126:
@%p38 bra BB77_128;

st.shared.f64 [%rd36+80], %fd329;
st.shared.u64 [%rd36+88], %rd488;

BB77_128:
@%p39 bra BB77_130;

st.shared.f64 [%rd36+96], %fd330;
st.shared.u64 [%rd36+104], %rd489;

BB77_130:
ld.param.u64 %rd318, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd118, %rd318;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB77_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd119, %r51;
cvt.u64.u32	%rd120, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB77_134;

add.s32 %r13, %r9, -1;

BB77_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd264, %r60;
add.s64 %rd265, %rd264, %rd120;
cvt.u64.u32	%rd266, %r59;
add.s64 %rd267, %rd266, %rd119;
shl.b64 %rd268, %rd265, 4;
add.s64 %rd270, %rd207, %rd268;
shl.b64 %rd271, %rd267, 4;
add.s64 %rd272, %rd207, %rd271;
ld.shared.f64 %fd139, [%rd272];
ld.shared.f64 %fd140, [%rd270];
setp.gt.f64	%p91, %fd140, %fd139;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB77_133;

BB77_134:
cvt.u64.u32	%rd273, %r67;
add.s64 %rd121, %rd273, %rd119;
shl.b64 %rd274, %rd121, 4;
add.s64 %rd122, %rd207, %rd274;
shl.b64 %rd276, %rd120, 4;
add.s64 %rd123, %rd207, %rd276;
cvt.u64.u32	%rd277, %r9;
add.s64 %rd278, %rd120, %rd277;
sub.s64 %rd124, %rd278, %rd273;
shl.b64 %rd279, %rd124, 4;
add.s64 %rd125, %rd207, %rd279;
mul.wide.u32 %rd280, %r10, 16;
add.s64 %rd126, %rd207, %rd280;
ld.shared.f64 %fd141, [%rd122];
ld.shared.u64 %rd281, [%rd122+8];
st.local.u64 [%rd1+8], %rd281;
st.local.f64 [%rd1], %fd141;
ld.shared.f64 %fd142, [%rd125];
ld.shared.u64 %rd282, [%rd125+8];
st.local.u64 [%rd2+8], %rd282;
st.local.f64 [%rd2], %fd142;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd125, %rd126;
@%p94 bra BB77_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd122, %rd123;
@%p96 bra BB77_137;

ld.local.f64 %fd143, [%rd1];
ld.local.f64 %fd144, [%rd2];
setp.leu.f64	%p130, %fd144, %fd143;

BB77_137:
selp.b64	%rd283, %rd1, %rd2, %p130;
ld.local.f64 %fd103, [%rd283];
ld.local.u64 %rd127, [%rd283+8];
@%p130 bra BB77_139;
bra.uni BB77_138;

BB77_139:
mov.u64 %rd571, %rd125;
add.s64 %rd290, %rd274, %rd207;
add.s64 %rd132, %rd290, 16;
mov.u64 %rd593, %rd132;
ld.shared.f64 %fd146, [%rd122+16];
ld.shared.u64 %rd291, [%rd122+24];
st.local.f64 [%rd1], %fd146;
st.local.u64 [%rd1+8], %rd291;
mov.u64 %rd560, %rd125;
mov.u64 %rd582, %rd132;
bra.uni BB77_140;

BB77_138:
mov.u64 %rd593, %rd122;
add.s64 %rd286, %rd279, %rd207;
add.s64 %rd129, %rd286, 16;
mov.u64 %rd571, %rd129;
ld.shared.f64 %fd145, [%rd125+16];
ld.shared.u64 %rd287, [%rd125+24];
st.local.f64 [%rd2], %fd145;
st.local.u64 [%rd2+8], %rd287;
mov.u64 %rd560, %rd129;
mov.u64 %rd582, %rd122;

BB77_140:
mov.u64 %rd137, %rd593;
mov.u64 %rd581, %rd582;
mov.u64 %rd135, %rd571;
mov.u64 %rd559, %rd560;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd559, %rd126;
@%p98 bra BB77_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd581, %rd123;
@%p100 bra BB77_143;

ld.local.f64 %fd147, [%rd1];
ld.local.f64 %fd148, [%rd2];
setp.leu.f64	%p131, %fd148, %fd147;

BB77_143:
selp.b64	%rd292, %rd1, %rd2, %p131;
ld.local.f64 %fd104, [%rd292];
ld.local.u64 %rd138, [%rd292+8];
@%p131 bra BB77_145;
bra.uni BB77_144;

BB77_145:
add.s64 %rd581, %rd581, 16;
add.s64 %rd142, %rd137, 16;
ld.shared.f64 %fd150, [%rd137+16];
ld.shared.u64 %rd294, [%rd137+24];
st.local.f64 [%rd1], %fd150;
st.local.u64 [%rd1+8], %rd294;
mov.u64 %rd570, %rd135;
mov.u64 %rd592, %rd142;
bra.uni BB77_146;

BB77_144:
add.s64 %rd559, %rd559, 16;
add.s64 %rd140, %rd135, 16;
ld.shared.f64 %fd149, [%rd135+16];
ld.shared.u64 %rd293, [%rd135+24];
st.local.f64 [%rd2], %fd149;
st.local.u64 [%rd2+8], %rd293;
mov.u64 %rd570, %rd140;
mov.u64 %rd592, %rd137;

BB77_146:
mov.u64 %rd146, %rd592;
mov.u64 %rd580, %rd581;
mov.u64 %rd144, %rd570;
mov.u64 %rd558, %rd559;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd558, %rd126;
@%p102 bra BB77_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd580, %rd123;
@%p104 bra BB77_149;

ld.local.f64 %fd151, [%rd1];
ld.local.f64 %fd152, [%rd2];
setp.leu.f64	%p132, %fd152, %fd151;

BB77_149:
selp.b64	%rd295, %rd1, %rd2, %p132;
ld.local.f64 %fd105, [%rd295];
ld.local.u64 %rd147, [%rd295+8];
@%p132 bra BB77_151;
bra.uni BB77_150;

BB77_151:
add.s64 %rd580, %rd580, 16;
add.s64 %rd151, %rd146, 16;
ld.shared.f64 %fd154, [%rd146+16];
st.local.f64 [%rd1], %fd154;
ld.shared.u64 %rd297, [%rd146+24];
st.local.u64 [%rd1+8], %rd297;
mov.u64 %rd569, %rd144;
mov.u64 %rd591, %rd151;
bra.uni BB77_152;

BB77_150:
add.s64 %rd558, %rd558, 16;
add.s64 %rd149, %rd144, 16;
ld.shared.f64 %fd153, [%rd144+16];
st.local.f64 [%rd2], %fd153;
ld.shared.u64 %rd296, [%rd144+24];
st.local.u64 [%rd2+8], %rd296;
mov.u64 %rd569, %rd149;
mov.u64 %rd591, %rd146;

BB77_152:
mov.u64 %rd155, %rd591;
mov.u64 %rd579, %rd580;
mov.u64 %rd153, %rd569;
mov.u64 %rd557, %rd558;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd557, %rd126;
@%p106 bra BB77_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd579, %rd123;
@%p108 bra BB77_155;

ld.local.f64 %fd155, [%rd1];
ld.local.f64 %fd156, [%rd2];
setp.leu.f64	%p133, %fd156, %fd155;

BB77_155:
selp.b64	%rd298, %rd1, %rd2, %p133;
ld.local.f64 %fd106, [%rd298];
ld.local.u64 %rd156, [%rd298+8];
@%p133 bra BB77_157;
bra.uni BB77_156;

BB77_157:
add.s64 %rd579, %rd579, 16;
add.s64 %rd160, %rd155, 16;
ld.shared.f64 %fd158, [%rd155+16];
st.local.f64 [%rd1], %fd158;
ld.shared.u64 %rd300, [%rd155+24];
st.local.u64 [%rd1+8], %rd300;
mov.u64 %rd568, %rd153;
mov.u64 %rd590, %rd160;
bra.uni BB77_158;

BB77_156:
add.s64 %rd557, %rd557, 16;
add.s64 %rd158, %rd153, 16;
ld.shared.f64 %fd157, [%rd153+16];
st.local.f64 [%rd2], %fd157;
ld.shared.u64 %rd299, [%rd153+24];
st.local.u64 [%rd2+8], %rd299;
mov.u64 %rd568, %rd158;
mov.u64 %rd590, %rd155;

BB77_158:
mov.u64 %rd164, %rd590;
mov.u64 %rd578, %rd579;
mov.u64 %rd162, %rd568;
mov.u64 %rd556, %rd557;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd556, %rd126;
@%p110 bra BB77_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd578, %rd123;
@%p112 bra BB77_161;

ld.local.f64 %fd159, [%rd1];
ld.local.f64 %fd160, [%rd2];
setp.leu.f64	%p134, %fd160, %fd159;

BB77_161:
selp.b64	%rd301, %rd1, %rd2, %p134;
ld.local.f64 %fd107, [%rd301];
ld.local.u64 %rd165, [%rd301+8];
@%p134 bra BB77_163;
bra.uni BB77_162;

BB77_163:
add.s64 %rd578, %rd578, 16;
add.s64 %rd169, %rd164, 16;
ld.shared.f64 %fd162, [%rd164+16];
st.local.f64 [%rd1], %fd162;
ld.shared.u64 %rd303, [%rd164+24];
st.local.u64 [%rd1+8], %rd303;
mov.u64 %rd567, %rd162;
mov.u64 %rd589, %rd169;
bra.uni BB77_164;

BB77_162:
add.s64 %rd556, %rd556, 16;
add.s64 %rd167, %rd162, 16;
ld.shared.f64 %fd161, [%rd162+16];
st.local.f64 [%rd2], %fd161;
ld.shared.u64 %rd302, [%rd162+24];
st.local.u64 [%rd2+8], %rd302;
mov.u64 %rd567, %rd167;
mov.u64 %rd589, %rd164;

BB77_164:
mov.u64 %rd173, %rd589;
mov.u64 %rd577, %rd578;
mov.u64 %rd171, %rd567;
mov.u64 %rd555, %rd556;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd555, %rd126;
@%p114 bra BB77_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd577, %rd123;
@%p116 bra BB77_167;

ld.local.f64 %fd163, [%rd1];
ld.local.f64 %fd164, [%rd2];
setp.leu.f64	%p135, %fd164, %fd163;

BB77_167:
selp.b64	%rd304, %rd1, %rd2, %p135;
ld.local.f64 %fd108, [%rd304];
ld.local.u64 %rd174, [%rd304+8];
@%p135 bra BB77_169;
bra.uni BB77_168;

BB77_169:
add.s64 %rd577, %rd577, 16;
add.s64 %rd178, %rd173, 16;
ld.shared.f64 %fd166, [%rd173+16];
st.local.f64 [%rd1], %fd166;
ld.shared.u64 %rd306, [%rd173+24];
st.local.u64 [%rd1+8], %rd306;
mov.u64 %rd566, %rd171;
mov.u64 %rd588, %rd178;
bra.uni BB77_170;

BB77_168:
add.s64 %rd555, %rd555, 16;
add.s64 %rd176, %rd171, 16;
ld.shared.f64 %fd165, [%rd171+16];
st.local.f64 [%rd2], %fd165;
ld.shared.u64 %rd305, [%rd171+24];
st.local.u64 [%rd2+8], %rd305;
mov.u64 %rd566, %rd176;
mov.u64 %rd588, %rd173;

BB77_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd555, %rd126;
@%p118 bra BB77_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd577, %rd123;
@%p120 bra BB77_173;

ld.local.f64 %fd167, [%rd1];
ld.local.f64 %fd168, [%rd2];
setp.leu.f64	%p136, %fd168, %fd167;

BB77_173:
selp.b64	%rd307, %rd1, %rd2, %p136;
ld.local.f64 %fd109, [%rd307];
ld.local.u64 %rd183, [%rd307+8];
@%p136 bra BB77_175;
bra.uni BB77_174;

BB77_175:
ld.shared.f64 %fd170, [%rd588+16];
st.local.f64 [%rd1], %fd170;
ld.shared.u64 %rd309, [%rd588+24];
st.local.u64 [%rd1+8], %rd309;
bra.uni BB77_176;

BB77_174:
ld.shared.f64 %fd169, [%rd566+16];
st.local.f64 [%rd2], %fd169;
ld.shared.u64 %rd308, [%rd566+24];
st.local.u64 [%rd2+8], %rd308;

BB77_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB77_178;

st.shared.f64 [%rd36], %fd103;
st.shared.u64 [%rd36+8], %rd127;

BB77_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB77_180;

st.shared.f64 [%rd36+16], %fd104;
st.shared.u64 [%rd36+24], %rd138;

BB77_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB77_182;

st.shared.f64 [%rd36+32], %fd105;
st.shared.u64 [%rd36+40], %rd147;

BB77_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB77_184;

st.shared.f64 [%rd36+48], %fd106;
st.shared.u64 [%rd36+56], %rd156;

BB77_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB77_186;

st.shared.f64 [%rd36+64], %fd107;
st.shared.u64 [%rd36+72], %rd165;

BB77_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB77_188;

st.shared.f64 [%rd36+80], %fd108;
st.shared.u64 [%rd36+88], %rd174;

BB77_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB77_190;

st.shared.f64 [%rd36+96], %fd109;
st.shared.u64 [%rd36+104], %rd183;

BB77_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB77_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB77_193;

BB77_192:
cvt.u64.u32	%rd310, %r68;
add.s64 %rd311, %rd310, %rd189;
mul.wide.u32 %rd312, %r68, 16;
add.s64 %rd314, %rd207, %rd312;
ld.shared.f64 %fd171, [%rd314];
shl.b64 %rd315, %rd311, 4;
add.s64 %rd316, %rd118, %rd315;
ld.shared.u64 %rd317, [%rd314+8];
st.global.f64 [%rd316], %fd171;
st.global.u64 [%rd316+8], %rd317;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB77_192;

BB77_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot78[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .f64 %fd<381>;
.reg .b64 %rd<614>;


mov.u64 %rd613, __local_depot78;
cvta.local.u64 %SP, %rd613;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+56];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+8];
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+48];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd197, %r23;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd198, %r24;
sub.s64 %rd199, %rd192, %rd198;
cvt.u32.u64	%r25, %rd199;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd190;
cvta.to.global.u64 %rd204, %rd191;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd205, %r68;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 3;
add.s64 %rd6, %rd203, %rd207;
add.s64 %rd7, %rd204, %rd207;
@%p16 bra BB78_15;
bra.uni BB78_1;

BB78_15:
ld.global.f64 %fd191, [%rd6];
ld.global.u64 %rd357, [%rd7];
ld.global.f64 %fd192, [%rd6+2048];
ld.global.u64 %rd358, [%rd7+2048];
ld.global.f64 %fd193, [%rd6+4096];
ld.global.u64 %rd359, [%rd7+4096];
ld.global.f64 %fd194, [%rd6+6144];
ld.global.u64 %rd360, [%rd7+6144];
ld.global.f64 %fd179, [%rd6+8192];
ld.global.u64 %rd345, [%rd7+8192];
ld.global.f64 %fd178, [%rd6+10240];
ld.global.u64 %rd344, [%rd7+10240];
ld.global.f64 %fd177, [%rd6+12288];
ld.global.u64 %rd343, [%rd7+12288];
bra.uni BB78_16;

BB78_1:
mov.f64 %fd110, 0d0000000000000000;
mov.u64 %rd208, 0;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd364, %rd208;
mov.f64 %fd198, %fd110;
@%p17 bra BB78_3;

ld.global.f64 %fd1, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd364, %rd8;
mov.f64 %fd198, %fd1;

BB78_3:
mov.f64 %fd183, %fd198;
mov.f64 %fd191, %fd183;
mov.u64 %rd349, %rd364;
mov.u64 %rd357, %rd349;
add.s32 %r27, %r68, 256;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd363, %rd208;
mov.f64 %fd197, %fd110;
@%p18 bra BB78_5;

ld.global.f64 %fd197, [%rd6+2048];
ld.global.u64 %rd363, [%rd7+2048];

BB78_5:
mov.f64 %fd192, %fd197;
mov.u64 %rd358, %rd363;
add.s32 %r28, %r68, 512;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd362, %rd208;
mov.f64 %fd196, %fd110;
@%p19 bra BB78_7;

ld.global.f64 %fd196, [%rd6+4096];
ld.global.u64 %rd362, [%rd7+4096];

BB78_7:
mov.f64 %fd193, %fd196;
mov.u64 %rd359, %rd362;
add.s32 %r29, %r68, 768;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd361, %rd208;
mov.f64 %fd195, %fd110;
@%p20 bra BB78_9;

ld.global.f64 %fd195, [%rd6+6144];
ld.global.u64 %rd361, [%rd7+6144];

BB78_9:
mov.f64 %fd194, %fd195;
mov.u64 %rd360, %rd361;
mov.f64 %fd179, 0d0000000000000000;
mov.u64 %rd345, 0;
add.s32 %r30, %r68, 1024;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB78_11;

ld.global.f64 %fd179, [%rd6+8192];
ld.global.u64 %rd345, [%rd7+8192];

BB78_11:
mov.f64 %fd178, 0d0000000000000000;
mov.u64 %rd344, 0;
add.s32 %r31, %r68, 1280;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB78_13;

ld.global.f64 %fd178, [%rd6+10240];
ld.global.u64 %rd344, [%rd7+10240];

BB78_13:
mov.f64 %fd177, 0d0000000000000000;
mov.u64 %rd343, 0;
add.s32 %r32, %r68, 1536;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB78_16;

ld.global.f64 %fd177, [%rd6+12288];
ld.global.u64 %rd343, [%rd7+12288];

BB78_16:
add.s64 %rd216, %rd205, %rd1;
shl.b64 %rd217, %rd216, 4;
add.s64 %rd35, %rd5, %rd217;
@%p16 bra BB78_30;
bra.uni BB78_17;

BB78_30:
st.global.f64 [%rd35], %fd191;
st.global.u64 [%rd35+8], %rd357;
st.global.f64 [%rd35+4096], %fd192;
st.global.u64 [%rd35+4104], %rd358;
st.global.f64 [%rd35+8192], %fd193;
st.global.u64 [%rd35+8200], %rd359;
st.global.f64 [%rd35+12288], %fd194;
st.global.u64 [%rd35+12296], %rd360;
st.global.f64 [%rd35+16384], %fd179;
st.global.u64 [%rd35+16392], %rd345;
st.global.f64 [%rd35+20480], %fd178;
st.global.u64 [%rd35+20488], %rd344;
bra.uni BB78_31;

BB78_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB78_19;

st.global.f64 [%rd35], %fd191;
st.global.u64 [%rd35+8], %rd357;

BB78_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB78_21;

st.global.f64 [%rd35+4096], %fd192;
st.global.u64 [%rd35+4104], %rd358;

BB78_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB78_23;

st.global.f64 [%rd35+8192], %fd193;
st.global.u64 [%rd35+8200], %rd359;

BB78_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB78_25;

st.global.f64 [%rd35+12288], %fd194;
st.global.u64 [%rd35+12296], %rd360;

BB78_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB78_27;

st.global.f64 [%rd35+16384], %fd179;
st.global.u64 [%rd35+16392], %rd345;

BB78_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB78_29;

st.global.f64 [%rd35+20480], %fd178;
st.global.u64 [%rd35+20488], %rd344;

BB78_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB78_32;

BB78_31:
st.global.f64 [%rd35+24576], %fd177;
st.global.u64 [%rd35+24584], %rd343;

BB78_32:
bar.sync 0;
mov.u64 %rd218, 0;
st.local.u64 [%rd4], %rd218;
st.local.u64 [%rd4+8], %rd218;
st.local.u64 [%rd4+16], %rd218;
st.local.u64 [%rd4+24], %rd218;
st.local.u64 [%rd4+32], %rd218;
st.local.u64 [%rd4+40], %rd218;
st.local.u64 [%rd4+48], %rd218;
st.local.u64 [%rd4+56], %rd218;
st.local.u64 [%rd4+64], %rd218;
st.local.u64 [%rd4+72], %rd218;
st.local.u64 [%rd4+80], %rd218;
st.local.u64 [%rd4+88], %rd218;
st.local.u64 [%rd4+96], %rd218;
st.local.u64 [%rd4+104], %rd218;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd219, %r5;
add.s64 %rd220, %rd219, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd221, %rd220, 4;
add.s64 %rd37, %rd5, %rd221;
mov.u64 %rd557, %rd218;
@%p33 bra BB78_34;

ld.global.f64 %fd117, [%rd37];
st.local.f64 [%rd4], %fd117;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd4+8], %rd38;
mov.u64 %rd557, %rd38;

BB78_34:
mov.u64 %rd369, %rd557;
mov.u64 %rd543, %rd369;
mov.f64 %fd118, 0d0000000000000000;
setp.lt.u32	%p34, %r7, 2;
mov.f64 %fd375, %fd118;
mov.u64 %rd556, %rd218;
@%p34 bra BB78_36;

ld.global.f64 %fd28, [%rd37+16];
ld.global.u64 %rd556, [%rd37+24];
st.local.f64 [%rd4+16], %fd28;
st.local.u64 [%rd4+24], %rd556;
mov.f64 %fd375, %fd28;

BB78_36:
mov.u64 %rd544, %rd556;
mov.f64 %fd202, %fd375;
mov.f64 %fd364, %fd202;
setp.lt.u32	%p35, %r7, 3;
mov.f64 %fd374, %fd118;
mov.u64 %rd555, %rd218;
@%p35 bra BB78_38;

ld.global.f64 %fd374, [%rd37+32];
ld.global.u64 %rd555, [%rd37+40];
st.local.f64 [%rd4+32], %fd374;
st.local.u64 [%rd4+40], %rd555;

BB78_38:
mov.u64 %rd545, %rd555;
mov.f64 %fd366, %fd374;
setp.lt.u32	%p36, %r7, 4;
mov.f64 %fd373, %fd118;
mov.u64 %rd554, %rd218;
@%p36 bra BB78_40;

ld.global.f64 %fd373, [%rd37+48];
ld.global.u64 %rd554, [%rd37+56];
st.local.f64 [%rd4+48], %fd373;
st.local.u64 [%rd4+56], %rd554;

BB78_40:
mov.u64 %rd546, %rd554;
mov.f64 %fd365, %fd373;
setp.lt.u32	%p37, %r7, 5;
mov.f64 %fd372, %fd118;
mov.u64 %rd553, %rd218;
@%p37 bra BB78_42;

ld.global.f64 %fd372, [%rd37+64];
ld.global.u64 %rd553, [%rd37+72];
st.local.f64 [%rd4+64], %fd372;
st.local.u64 [%rd4+72], %rd553;

BB78_42:
mov.u64 %rd547, %rd553;
mov.f64 %fd367, %fd372;
mov.f64 %fd378, 0d0000000000000000;
mov.u64 %rd560, 0;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB78_44;

ld.global.f64 %fd378, [%rd37+80];
ld.global.u64 %rd560, [%rd37+88];
st.local.f64 [%rd4+80], %fd378;
st.local.u64 [%rd4+88], %rd560;

BB78_44:
mov.u64 %rd558, %rd560;
mov.f64 %fd376, %fd378;
mov.f64 %fd380, 0d0000000000000000;
mov.u64 %rd562, 0;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB78_46;

ld.global.f64 %fd380, [%rd37+96];
ld.global.u64 %rd562, [%rd37+104];
st.local.f64 [%rd4+96], %fd380;
st.local.u64 [%rd4+104], %rd562;

BB78_46:
mov.u64 %rd561, %rd562;
mov.f64 %fd379, %fd380;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB78_73;

ld.local.f64 %fd124, [%rd4];
ld.local.u64 %rd228, [%rd4+8];
st.local.u64 [%rd3+8], %rd228;
st.local.f64 [%rd3], %fd124;
@%p34 bra BB78_49;

ld.local.f64 %fd125, [%rd3];
setp.gt.f64	%p42, %fd125, %fd364;
selp.f64	%fd126, %fd364, %fd125, %p42;
add.s64 %rd233, %rd4, 16;
selp.b64	%rd234, %rd233, %rd3, %p42;
st.local.f64 [%rd3], %fd126;
ld.local.u64 %rd235, [%rd234+8];
st.local.u64 [%rd3+8], %rd235;

BB78_49:
@%p35 bra BB78_51;

ld.local.f64 %fd127, [%rd3];
setp.gt.f64	%p44, %fd127, %fd366;
selp.f64	%fd128, %fd366, %fd127, %p44;
add.s64 %rd238, %rd4, 32;
selp.b64	%rd239, %rd238, %rd3, %p44;
st.local.f64 [%rd3], %fd128;
ld.local.u64 %rd240, [%rd239+8];
st.local.u64 [%rd3+8], %rd240;

BB78_51:
@%p36 bra BB78_53;

ld.local.f64 %fd129, [%rd3];
setp.gt.f64	%p46, %fd129, %fd365;
selp.f64	%fd130, %fd365, %fd129, %p46;
add.s64 %rd243, %rd4, 48;
selp.b64	%rd244, %rd243, %rd3, %p46;
st.local.f64 [%rd3], %fd130;
ld.local.u64 %rd245, [%rd244+8];
st.local.u64 [%rd3+8], %rd245;

BB78_53:
@%p37 bra BB78_55;

ld.local.f64 %fd131, [%rd3];
setp.gt.f64	%p48, %fd131, %fd367;
selp.f64	%fd132, %fd367, %fd131, %p48;
add.s64 %rd248, %rd4, 64;
selp.b64	%rd249, %rd248, %rd3, %p48;
st.local.f64 [%rd3], %fd132;
ld.local.u64 %rd250, [%rd249+8];
st.local.u64 [%rd3+8], %rd250;

BB78_55:
@%p38 bra BB78_57;

ld.local.f64 %fd133, [%rd3];
setp.gt.f64	%p50, %fd133, %fd376;
selp.f64	%fd134, %fd376, %fd133, %p50;
add.s64 %rd253, %rd4, 80;
selp.b64	%rd254, %rd253, %rd3, %p50;
st.local.f64 [%rd3], %fd134;
ld.local.u64 %rd255, [%rd254+8];
st.local.u64 [%rd3+8], %rd255;

BB78_57:
@%p39 bra BB78_59;

ld.local.f64 %fd135, [%rd3];
setp.gt.f64	%p52, %fd135, %fd379;
selp.f64	%fd136, %fd379, %fd135, %p52;
add.s64 %rd258, %rd4, 96;
selp.b64	%rd259, %rd258, %rd3, %p52;
st.local.f64 [%rd3], %fd136;
ld.local.u64 %rd260, [%rd259+8];
st.local.u64 [%rd3+8], %rd260;

BB78_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd552, %rd543;
@%p53 bra BB78_61;

ld.local.f64 %fd137, [%rd3];
ld.local.u64 %rd552, [%rd3+8];
st.local.f64 [%rd4], %fd137;
st.local.u64 [%rd4+8], %rd552;

BB78_61:
mov.u64 %rd543, %rd552;
setp.gt.u32	%p54, %r7, 1;
mov.f64 %fd371, %fd364;
mov.u64 %rd551, %rd544;
@%p54 bra BB78_63;

ld.local.f64 %fd371, [%rd3];
ld.local.u64 %rd551, [%rd3+8];
st.local.f64 [%rd4+16], %fd371;
st.local.u64 [%rd4+24], %rd551;

BB78_63:
mov.u64 %rd544, %rd551;
mov.f64 %fd364, %fd371;
setp.gt.u32	%p55, %r7, 2;
mov.f64 %fd370, %fd366;
mov.u64 %rd550, %rd545;
@%p55 bra BB78_65;

ld.local.f64 %fd370, [%rd3];
ld.local.u64 %rd550, [%rd3+8];
st.local.f64 [%rd4+32], %fd370;
st.local.u64 [%rd4+40], %rd550;

BB78_65:
mov.u64 %rd545, %rd550;
mov.f64 %fd366, %fd370;
setp.gt.u32	%p56, %r7, 3;
mov.f64 %fd369, %fd365;
mov.u64 %rd549, %rd546;
@%p56 bra BB78_67;

ld.local.f64 %fd369, [%rd3];
ld.local.u64 %rd549, [%rd3+8];
st.local.f64 [%rd4+48], %fd369;
st.local.u64 [%rd4+56], %rd549;

BB78_67:
mov.u64 %rd546, %rd549;
mov.f64 %fd365, %fd369;
setp.gt.u32	%p57, %r7, 4;
mov.f64 %fd368, %fd367;
mov.u64 %rd548, %rd547;
@%p57 bra BB78_69;

ld.local.f64 %fd368, [%rd3];
ld.local.u64 %rd548, [%rd3+8];
st.local.f64 [%rd4+64], %fd368;
st.local.u64 [%rd4+72], %rd548;

BB78_69:
mov.u64 %rd547, %rd548;
mov.f64 %fd367, %fd368;
setp.gt.u32	%p58, %r7, 5;
mov.f64 %fd377, %fd376;
mov.u64 %rd559, %rd558;
@%p58 bra BB78_71;

ld.local.f64 %fd377, [%rd3];
ld.local.u64 %rd559, [%rd3+8];
st.local.f64 [%rd4+80], %fd377;
st.local.u64 [%rd4+88], %rd559;

BB78_71:
mov.u64 %rd558, %rd559;
mov.f64 %fd376, %fd377;
@%p40 bra BB78_73;

ld.local.f64 %fd379, [%rd3];
ld.local.u64 %rd561, [%rd3+8];
st.local.f64 [%rd4+96], %fd379;
st.local.u64 [%rd4+104], %rd561;

BB78_73:
mov.u64 %rd496, %rd543;
mov.u64 %rd497, %rd544;
mov.u64 %rd498, %rd545;
mov.u64 %rd499, %rd546;
mov.u64 %rd500, %rd547;
mov.u64 %rd501, %rd558;
mov.u64 %rd502, %rd561;
mov.f64 %fd319, %fd364;
mov.f64 %fd321, %fd365;
mov.f64 %fd320, %fd366;
mov.f64 %fd323, %fd376;
mov.f64 %fd322, %fd367;
mov.f64 %fd324, %fd379;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB78_116;

ld.local.f64 %fd57, [%rd4];
setp.leu.f64	%p61, %fd319, %fd57;
mov.f64 %fd362, %fd319;
mov.f64 %fd363, %fd57;
mov.u64 %rd541, %rd497;
mov.u64 %rd542, %rd496;
@%p61 bra BB78_76;

st.local.f64 [%rd4], %fd319;
st.local.f64 [%rd4+16], %fd57;
st.local.u64 [%rd4+8], %rd497;
st.local.u64 [%rd4+24], %rd496;
mov.f64 %fd241, %fd319;
mov.f64 %fd362, %fd57;
mov.f64 %fd363, %fd241;
mov.u64 %rd542, %rd497;
mov.u64 %rd541, %rd496;

BB78_76:
mov.u64 %rd535, %rd541;
mov.u64 %rd530, %rd542;
mov.f64 %fd356, %fd362;
mov.f64 %fd351, %fd363;
setp.leu.f64	%p62, %fd321, %fd320;
mov.f64 %fd360, %fd320;
mov.f64 %fd361, %fd321;
mov.u64 %rd540, %rd499;
mov.u64 %rd539, %rd498;
@%p62 bra BB78_78;

st.local.f64 [%rd4+32], %fd321;
st.local.f64 [%rd4+48], %fd320;
st.local.u64 [%rd4+40], %rd499;
st.local.u64 [%rd4+56], %rd498;
mov.f64 %fd361, %fd320;
mov.f64 %fd360, %fd321;
mov.u64 %rd539, %rd499;
mov.u64 %rd540, %rd498;

BB78_78:
mov.u64 %rd75, %rd539;
mov.u64 %rd533, %rd540;
mov.f64 %fd61, %fd360;
mov.f64 %fd354, %fd361;
setp.leu.f64	%p63, %fd323, %fd322;
mov.f64 %fd358, %fd322;
mov.f64 %fd359, %fd323;
mov.u64 %rd538, %rd501;
mov.u64 %rd537, %rd500;
@%p63 bra BB78_80;

st.local.f64 [%rd4+64], %fd323;
st.local.f64 [%rd4+80], %fd322;
st.local.u64 [%rd4+72], %rd501;
st.local.u64 [%rd4+88], %rd500;
mov.f64 %fd359, %fd322;
mov.f64 %fd358, %fd323;
mov.u64 %rd537, %rd501;
mov.u64 %rd538, %rd500;

BB78_80:
mov.u64 %rd77, %rd537;
mov.u64 %rd76, %rd538;
mov.f64 %fd63, %fd358;
mov.f64 %fd62, %fd359;
setp.leu.f64	%p64, %fd61, %fd356;
mov.f64 %fd357, %fd61;
mov.u64 %rd536, %rd75;
@%p64 bra BB78_82;

st.local.f64 [%rd4+16], %fd61;
st.local.f64 [%rd4+32], %fd356;
st.local.u64 [%rd4+24], %rd75;
st.local.u64 [%rd4+40], %rd535;
mov.f64 %fd246, %fd356;
mov.f64 %fd356, %fd61;
mov.f64 %fd357, %fd246;
mov.u64 %rd419, %rd535;
mov.u64 %rd535, %rd75;
mov.u64 %rd536, %rd419;

BB78_82:
mov.u64 %rd79, %rd535;
mov.u64 %rd527, %rd536;
mov.f64 %fd65, %fd356;
mov.f64 %fd348, %fd357;
setp.leu.f64	%p65, %fd63, %fd354;
mov.f64 %fd355, %fd63;
mov.u64 %rd534, %rd77;
@%p65 bra BB78_84;

st.local.f64 [%rd4+48], %fd63;
st.local.f64 [%rd4+64], %fd354;
st.local.u64 [%rd4+56], %rd77;
st.local.u64 [%rd4+72], %rd533;
mov.f64 %fd248, %fd354;
mov.f64 %fd354, %fd63;
mov.f64 %fd355, %fd248;
mov.u64 %rd421, %rd533;
mov.u64 %rd533, %rd77;
mov.u64 %rd534, %rd421;

BB78_84:
mov.u64 %rd81, %rd533;
mov.u64 %rd525, %rd534;
mov.f64 %fd67, %fd354;
mov.f64 %fd346, %fd355;
setp.leu.f64	%p66, %fd324, %fd62;
mov.f64 %fd353, %fd324;
mov.f64 %fd352, %fd62;
mov.u64 %rd532, %rd502;
mov.u64 %rd531, %rd76;
@%p66 bra BB78_86;

st.local.f64 [%rd4+80], %fd324;
st.local.f64 [%rd4+96], %fd62;
st.local.u64 [%rd4+88], %rd502;
st.local.u64 [%rd4+104], %rd76;
mov.f64 %fd226, %fd324;
mov.f64 %fd353, %fd62;
mov.f64 %fd352, %fd226;
mov.u64 %rd397, %rd502;
mov.u64 %rd532, %rd76;
mov.u64 %rd531, %rd397;

BB78_86:
mov.u64 %rd83, %rd531;
mov.u64 %rd520, %rd532;
mov.f64 %fd69, %fd352;
mov.f64 %fd341, %fd353;
setp.leu.f64	%p67, %fd65, %fd351;
mov.f64 %fd350, %fd65;
mov.u64 %rd529, %rd79;
@%p67 bra BB78_88;

st.local.f64 [%rd4], %fd65;
st.local.f64 [%rd4+16], %fd351;
st.local.u64 [%rd4+8], %rd79;
st.local.u64 [%rd4+24], %rd530;
mov.f64 %fd244, %fd351;
mov.f64 %fd351, %fd65;
mov.f64 %fd350, %fd244;
mov.u64 %rd417, %rd530;
mov.u64 %rd530, %rd79;
mov.u64 %rd529, %rd417;

BB78_88:
mov.u64 %rd523, %rd529;
mov.u64 %rd518, %rd530;
mov.f64 %fd344, %fd350;
mov.f64 %fd339, %fd351;
setp.leu.f64	%p68, %fd67, %fd348;
mov.f64 %fd349, %fd67;
mov.u64 %rd528, %rd81;
@%p68 bra BB78_90;

st.local.f64 [%rd4+32], %fd67;
st.local.f64 [%rd4+48], %fd348;
st.local.u64 [%rd4+40], %rd81;
st.local.u64 [%rd4+56], %rd527;
mov.f64 %fd256, %fd348;
mov.f64 %fd348, %fd67;
mov.f64 %fd349, %fd256;
mov.u64 %rd429, %rd527;
mov.u64 %rd527, %rd81;
mov.u64 %rd528, %rd429;

BB78_90:
mov.u64 %rd87, %rd527;
mov.u64 %rd521, %rd528;
mov.f64 %fd73, %fd348;
mov.f64 %fd342, %fd349;
setp.leu.f64	%p69, %fd69, %fd346;
mov.f64 %fd347, %fd69;
mov.u64 %rd526, %rd83;
@%p69 bra BB78_92;

st.local.f64 [%rd4+64], %fd69;
st.local.f64 [%rd4+80], %fd346;
st.local.u64 [%rd4+72], %rd83;
st.local.u64 [%rd4+88], %rd525;
mov.f64 %fd260, %fd346;
mov.f64 %fd346, %fd69;
mov.f64 %fd347, %fd260;
mov.u64 %rd433, %rd525;
mov.u64 %rd525, %rd83;
mov.u64 %rd526, %rd433;

BB78_92:
mov.u64 %rd89, %rd525;
mov.u64 %rd88, %rd526;
mov.f64 %fd75, %fd346;
mov.f64 %fd74, %fd347;
setp.leu.f64	%p70, %fd73, %fd344;
mov.f64 %fd345, %fd73;
mov.u64 %rd524, %rd87;
@%p70 bra BB78_94;

st.local.f64 [%rd4+16], %fd73;
st.local.f64 [%rd4+32], %fd344;
st.local.u64 [%rd4+24], %rd87;
st.local.u64 [%rd4+40], %rd523;
mov.f64 %fd270, %fd344;
mov.f64 %fd344, %fd73;
mov.f64 %fd345, %fd270;
mov.u64 %rd443, %rd523;
mov.u64 %rd523, %rd87;
mov.u64 %rd524, %rd443;

BB78_94:
mov.u64 %rd91, %rd523;
mov.u64 %rd515, %rd524;
mov.f64 %fd77, %fd344;
mov.f64 %fd336, %fd345;
setp.leu.f64	%p71, %fd75, %fd342;
mov.f64 %fd343, %fd75;
mov.u64 %rd522, %rd89;
@%p71 bra BB78_96;

st.local.f64 [%rd4+48], %fd75;
st.local.f64 [%rd4+64], %fd342;
st.local.u64 [%rd4+56], %rd89;
st.local.u64 [%rd4+72], %rd521;
mov.f64 %fd272, %fd342;
mov.f64 %fd342, %fd75;
mov.f64 %fd343, %fd272;
mov.u64 %rd445, %rd521;
mov.u64 %rd521, %rd89;
mov.u64 %rd522, %rd445;

BB78_96:
mov.u64 %rd93, %rd521;
mov.u64 %rd513, %rd522;
mov.f64 %fd79, %fd342;
mov.f64 %fd334, %fd343;
setp.leu.f64	%p72, %fd341, %fd74;
mov.f64 %fd340, %fd74;
mov.u64 %rd519, %rd88;
@%p72 bra BB78_98;

st.local.f64 [%rd4+80], %fd341;
st.local.f64 [%rd4+96], %fd74;
st.local.u64 [%rd4+88], %rd520;
st.local.u64 [%rd4+104], %rd88;
mov.f64 %fd264, %fd341;
mov.f64 %fd341, %fd74;
mov.f64 %fd340, %fd264;
mov.u64 %rd437, %rd520;
mov.u64 %rd520, %rd88;
mov.u64 %rd519, %rd437;

BB78_98:
mov.u64 %rd95, %rd519;
mov.u64 %rd508, %rd520;
mov.f64 %fd81, %fd340;
mov.f64 %fd329, %fd341;
setp.leu.f64	%p73, %fd77, %fd339;
mov.f64 %fd338, %fd77;
mov.u64 %rd517, %rd91;
@%p73 bra BB78_100;

st.local.f64 [%rd4], %fd77;
st.local.f64 [%rd4+16], %fd339;
st.local.u64 [%rd4+8], %rd91;
st.local.u64 [%rd4+24], %rd518;
mov.f64 %fd268, %fd339;
mov.f64 %fd339, %fd77;
mov.f64 %fd338, %fd268;
mov.u64 %rd441, %rd518;
mov.u64 %rd518, %rd91;
mov.u64 %rd517, %rd441;

BB78_100:
mov.u64 %rd511, %rd517;
mov.u64 %rd505, %rd518;
mov.f64 %fd332, %fd338;
mov.f64 %fd82, %fd339;
setp.leu.f64	%p74, %fd79, %fd336;
mov.f64 %fd337, %fd79;
mov.u64 %rd516, %rd93;
@%p74 bra BB78_102;

st.local.f64 [%rd4+32], %fd79;
st.local.f64 [%rd4+48], %fd336;
st.local.u64 [%rd4+40], %rd93;
st.local.u64 [%rd4+56], %rd515;
mov.f64 %fd280, %fd336;
mov.f64 %fd336, %fd79;
mov.f64 %fd337, %fd280;
mov.u64 %rd453, %rd515;
mov.u64 %rd515, %rd93;
mov.u64 %rd516, %rd453;

BB78_102:
mov.u64 %rd99, %rd515;
mov.u64 %rd509, %rd516;
mov.f64 %fd85, %fd336;
mov.f64 %fd330, %fd337;
setp.leu.f64	%p75, %fd81, %fd334;
mov.f64 %fd335, %fd81;
mov.u64 %rd514, %rd95;
@%p75 bra BB78_104;

st.local.f64 [%rd4+64], %fd81;
st.local.f64 [%rd4+80], %fd334;
st.local.u64 [%rd4+72], %rd95;
st.local.u64 [%rd4+88], %rd513;
mov.f64 %fd284, %fd334;
mov.f64 %fd334, %fd81;
mov.f64 %fd335, %fd284;
mov.u64 %rd457, %rd513;
mov.u64 %rd513, %rd95;
mov.u64 %rd514, %rd457;

BB78_104:
mov.u64 %rd101, %rd513;
mov.u64 %rd100, %rd514;
mov.f64 %fd87, %fd334;
mov.f64 %fd86, %fd335;
setp.leu.f64	%p76, %fd85, %fd332;
mov.f64 %fd333, %fd85;
mov.u64 %rd512, %rd99;
@%p76 bra BB78_106;

st.local.f64 [%rd4+16], %fd85;
st.local.f64 [%rd4+32], %fd332;
st.local.u64 [%rd4+24], %rd99;
st.local.u64 [%rd4+40], %rd511;
mov.f64 %fd293, %fd332;
mov.f64 %fd332, %fd85;
mov.f64 %fd333, %fd293;
mov.u64 %rd467, %rd511;
mov.u64 %rd511, %rd99;
mov.u64 %rd512, %rd467;

BB78_106:
mov.u64 %rd103, %rd511;
mov.u64 %rd503, %rd512;
mov.f64 %fd89, %fd332;
mov.f64 %fd325, %fd333;
setp.leu.f64	%p77, %fd87, %fd330;
mov.f64 %fd331, %fd87;
mov.u64 %rd510, %rd101;
@%p77 bra BB78_108;

st.local.f64 [%rd4+48], %fd87;
st.local.f64 [%rd4+64], %fd330;
st.local.u64 [%rd4+56], %rd101;
st.local.u64 [%rd4+72], %rd509;
mov.f64 %fd295, %fd330;
mov.f64 %fd330, %fd87;
mov.f64 %fd331, %fd295;
mov.u64 %rd469, %rd509;
mov.u64 %rd509, %rd101;
mov.u64 %rd510, %rd469;

BB78_108:
mov.u64 %rd105, %rd509;
mov.u64 %rd500, %rd510;
mov.f64 %fd91, %fd330;
mov.f64 %fd322, %fd331;
setp.leu.f64	%p78, %fd329, %fd86;
mov.f64 %fd328, %fd86;
mov.u64 %rd507, %rd100;
@%p78 bra BB78_110;

st.local.f64 [%rd4+80], %fd329;
st.local.f64 [%rd4+96], %fd86;
st.local.u64 [%rd4+88], %rd508;
st.local.u64 [%rd4+104], %rd100;
mov.f64 %fd288, %fd329;
mov.f64 %fd329, %fd86;
mov.f64 %fd328, %fd288;
mov.u64 %rd461, %rd508;
mov.u64 %rd508, %rd100;
mov.u64 %rd507, %rd461;

BB78_110:
mov.u64 %rd107, %rd507;
mov.u64 %rd502, %rd508;
mov.f64 %fd93, %fd328;
mov.f64 %fd324, %fd329;
setp.leu.f64	%p79, %fd89, %fd82;
mov.f64 %fd327, %fd89;
mov.u64 %rd506, %rd103;
@%p79 bra BB78_112;

st.local.f64 [%rd4], %fd89;
st.local.f64 [%rd4+16], %fd82;
st.local.u64 [%rd4+8], %rd103;
st.local.u64 [%rd4+24], %rd505;
mov.f64 %fd327, %fd82;
mov.u64 %rd465, %rd505;
mov.u64 %rd505, %rd103;
mov.u64 %rd506, %rd465;

BB78_112:
mov.u64 %rd496, %rd505;
mov.u64 %rd497, %rd506;
mov.f64 %fd319, %fd327;
setp.leu.f64	%p80, %fd91, %fd325;
mov.f64 %fd326, %fd91;
mov.u64 %rd504, %rd105;
@%p80 bra BB78_114;

st.local.f64 [%rd4+32], %fd91;
st.local.f64 [%rd4+48], %fd325;
st.local.u64 [%rd4+40], %rd105;
st.local.u64 [%rd4+56], %rd503;
mov.f64 %fd303, %fd325;
mov.f64 %fd325, %fd91;
mov.f64 %fd326, %fd303;
mov.u64 %rd477, %rd503;
mov.u64 %rd503, %rd105;
mov.u64 %rd504, %rd477;

BB78_114:
mov.u64 %rd498, %rd503;
mov.u64 %rd499, %rd504;
mov.f64 %fd320, %fd325;
mov.f64 %fd321, %fd326;
setp.leu.f64	%p81, %fd93, %fd322;
mov.f64 %fd323, %fd93;
mov.u64 %rd501, %rd107;
@%p81 bra BB78_116;

st.local.f64 [%rd4+64], %fd93;
st.local.f64 [%rd4+80], %fd322;
st.local.u64 [%rd4+72], %rd107;
st.local.u64 [%rd4+88], %rd500;
mov.f64 %fd306, %fd322;
mov.f64 %fd322, %fd93;
mov.f64 %fd323, %fd306;
mov.u64 %rd481, %rd500;
mov.u64 %rd500, %rd107;
mov.u64 %rd501, %rd481;

BB78_116:
@%p33 bra BB78_118;

ld.local.f64 %fd138, [%rd4];
st.global.f64 [%rd37], %fd138;
st.global.u64 [%rd37+8], %rd496;

BB78_118:
@%p34 bra BB78_120;

st.global.f64 [%rd37+16], %fd319;
st.global.u64 [%rd37+24], %rd497;

BB78_120:
@%p35 bra BB78_122;

st.global.f64 [%rd37+32], %fd320;
st.global.u64 [%rd37+40], %rd498;

BB78_122:
@%p36 bra BB78_124;

st.global.f64 [%rd37+48], %fd321;
st.global.u64 [%rd37+56], %rd499;

BB78_124:
@%p37 bra BB78_126;

st.global.f64 [%rd37+64], %fd322;
st.global.u64 [%rd37+72], %rd500;

BB78_126:
@%p38 bra BB78_128;

st.global.f64 [%rd37+80], %fd323;
st.global.u64 [%rd37+88], %rd501;

BB78_128:
@%p39 bra BB78_130;

st.global.f64 [%rd37+96], %fd324;
st.global.u64 [%rd37+104], %rd502;

BB78_130:
ld.param.u64 %rd337, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+32];
ld.param.u64 %rd336, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd336;
cvta.to.global.u64 %rd120, %rd337;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB78_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd277, %r50;
add.s64 %rd123, %rd277, %rd1;
cvt.u64.u32	%rd124, %r52;
add.s64 %rd125, %rd124, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB78_134;

add.s32 %r14, %r10, -1;

BB78_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd278, %r59;
add.s64 %rd279, %rd278, %rd125;
cvt.u64.u32	%rd280, %r58;
add.s64 %rd281, %rd123, %rd280;
shl.b64 %rd282, %rd279, 4;
add.s64 %rd283, %rd5, %rd282;
shl.b64 %rd284, %rd281, 4;
add.s64 %rd285, %rd5, %rd284;
ld.global.f64 %fd139, [%rd285];
ld.global.f64 %fd140, [%rd283];
setp.gt.f64	%p91, %fd140, %fd139;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB78_133;

BB78_134:
cvt.u64.u32	%rd287, %r67;
add.s64 %rd126, %rd123, %rd287;
shl.b64 %rd288, %rd126, 4;
add.s64 %rd127, %rd5, %rd288;
shl.b64 %rd289, %rd125, 4;
add.s64 %rd128, %rd5, %rd289;
cvt.u64.u32	%rd290, %r10;
add.s64 %rd291, %rd290, %rd1;
add.s64 %rd292, %rd291, %rd124;
sub.s64 %rd129, %rd292, %rd287;
shl.b64 %rd293, %rd129, 4;
add.s64 %rd130, %rd5, %rd293;
cvt.u64.u32	%rd294, %r11;
add.s64 %rd295, %rd294, %rd1;
shl.b64 %rd296, %rd295, 4;
add.s64 %rd131, %rd5, %rd296;
mov.u64 %rd563, 0;
mov.pred %p93, 0;
@%p93 bra BB78_136;

BB78_135:
add.s64 %rd297, %rd2, %rd563;
mov.u16 %rs2, 0;
st.local.u8 [%rd297], %rs2;
add.s64 %rd563, %rd563, 1;
setp.lt.u64	%p94, %rd563, 16;
@%p94 bra BB78_135;

BB78_136:
ld.global.f64 %fd141, [%rd127];
ld.global.u64 %rd299, [%rd127+8];
st.local.u64 [%rd2+8], %rd299;
st.local.f64 [%rd2], %fd141;
mov.u64 %rd564, 0;
@%p93 bra BB78_138;

BB78_137:
add.s64 %rd300, %rd3, %rd564;
mov.u16 %rs3, 0;
st.local.u8 [%rd300], %rs3;
add.s64 %rd564, %rd564, 1;
setp.lt.u64	%p96, %rd564, 16;
@%p96 bra BB78_137;

BB78_138:
ld.global.f64 %fd142, [%rd130];
ld.global.u64 %rd301, [%rd130+8];
st.local.u64 [%rd3+8], %rd301;
st.local.f64 [%rd3], %fd142;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd130, %rd131;
@%p98 bra BB78_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd127, %rd128;
@%p100 bra BB78_141;

ld.local.f64 %fd143, [%rd2];
ld.local.f64 %fd144, [%rd3];
setp.leu.f64	%p134, %fd144, %fd143;

BB78_141:
selp.b64	%rd302, %rd2, %rd3, %p134;
ld.local.f64 %fd103, [%rd302];
ld.local.u64 %rd136, [%rd302+8];
@%p134 bra BB78_143;
bra.uni BB78_142;

BB78_143:
add.s64 %rd307, %rd288, %rd5;
add.s64 %rd138, %rd307, 16;
ld.global.f64 %fd146, [%rd127+16];
st.local.f64 [%rd2], %fd146;
ld.global.u64 %rd308, [%rd127+24];
st.local.u64 [%rd2+8], %rd308;
mov.u64 %rd587, %rd130;
mov.u64 %rd588, %rd130;
mov.u64 %rd611, %rd138;
mov.u64 %rd612, %rd138;
bra.uni BB78_144;

BB78_142:
add.s64 %rd304, %rd293, %rd5;
add.s64 %rd137, %rd304, 16;
ld.global.f64 %fd145, [%rd130+16];
st.local.f64 [%rd3], %fd145;
ld.global.u64 %rd305, [%rd130+24];
st.local.u64 [%rd3+8], %rd305;
mov.u64 %rd587, %rd137;
mov.u64 %rd588, %rd137;
mov.u64 %rd611, %rd127;
mov.u64 %rd612, %rd127;

BB78_144:
mov.u64 %rd142, %rd611;
mov.u64 %rd610, %rd612;
mov.u64 %rd140, %rd587;
mov.u64 %rd586, %rd588;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd586, %rd131;
@%p102 bra BB78_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd610, %rd128;
@%p104 bra BB78_147;

ld.local.f64 %fd147, [%rd2];
ld.local.f64 %fd148, [%rd3];
setp.leu.f64	%p135, %fd148, %fd147;

BB78_147:
selp.b64	%rd309, %rd2, %rd3, %p135;
ld.local.f64 %fd104, [%rd309];
ld.local.u64 %rd143, [%rd309+8];
@%p135 bra BB78_149;
bra.uni BB78_148;

BB78_149:
add.s64 %rd610, %rd610, 16;
add.s64 %rd147, %rd142, 16;
ld.global.f64 %fd150, [%rd142+16];
st.local.f64 [%rd2], %fd150;
ld.global.u64 %rd311, [%rd142+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd585, %rd140;
mov.u64 %rd609, %rd147;
bra.uni BB78_150;

BB78_148:
add.s64 %rd586, %rd586, 16;
add.s64 %rd145, %rd140, 16;
ld.global.f64 %fd149, [%rd140+16];
st.local.f64 [%rd3], %fd149;
ld.global.u64 %rd310, [%rd140+24];
st.local.u64 [%rd3+8], %rd310;
mov.u64 %rd585, %rd145;
mov.u64 %rd609, %rd142;

BB78_150:
mov.u64 %rd151, %rd609;
mov.u64 %rd608, %rd610;
mov.u64 %rd149, %rd585;
mov.u64 %rd584, %rd586;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd584, %rd131;
@%p106 bra BB78_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd608, %rd128;
@%p108 bra BB78_153;

ld.local.f64 %fd151, [%rd2];
ld.local.f64 %fd152, [%rd3];
setp.leu.f64	%p136, %fd152, %fd151;

BB78_153:
selp.b64	%rd312, %rd2, %rd3, %p136;
ld.local.f64 %fd105, [%rd312];
ld.local.u64 %rd152, [%rd312+8];
@%p136 bra BB78_155;
bra.uni BB78_154;

BB78_155:
add.s64 %rd608, %rd608, 16;
add.s64 %rd156, %rd151, 16;
ld.global.f64 %fd154, [%rd151+16];
st.local.f64 [%rd2], %fd154;
ld.global.u64 %rd314, [%rd151+24];
st.local.u64 [%rd2+8], %rd314;
mov.u64 %rd583, %rd149;
mov.u64 %rd607, %rd156;
bra.uni BB78_156;

BB78_154:
add.s64 %rd584, %rd584, 16;
add.s64 %rd154, %rd149, 16;
ld.global.f64 %fd153, [%rd149+16];
st.local.f64 [%rd3], %fd153;
ld.global.u64 %rd313, [%rd149+24];
st.local.u64 [%rd3+8], %rd313;
mov.u64 %rd583, %rd154;
mov.u64 %rd607, %rd151;

BB78_156:
mov.u64 %rd160, %rd607;
mov.u64 %rd606, %rd608;
mov.u64 %rd158, %rd583;
mov.u64 %rd582, %rd584;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd582, %rd131;
@%p110 bra BB78_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd606, %rd128;
@%p112 bra BB78_159;

ld.local.f64 %fd155, [%rd2];
ld.local.f64 %fd156, [%rd3];
setp.leu.f64	%p137, %fd156, %fd155;

BB78_159:
selp.b64	%rd315, %rd2, %rd3, %p137;
ld.local.f64 %fd106, [%rd315];
ld.local.u64 %rd161, [%rd315+8];
@%p137 bra BB78_161;
bra.uni BB78_160;

BB78_161:
add.s64 %rd606, %rd606, 16;
add.s64 %rd165, %rd160, 16;
ld.global.f64 %fd158, [%rd160+16];
st.local.f64 [%rd2], %fd158;
ld.global.u64 %rd317, [%rd160+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd581, %rd158;
mov.u64 %rd605, %rd165;
bra.uni BB78_162;

BB78_160:
add.s64 %rd582, %rd582, 16;
add.s64 %rd163, %rd158, 16;
ld.global.f64 %fd157, [%rd158+16];
st.local.f64 [%rd3], %fd157;
ld.global.u64 %rd316, [%rd158+24];
st.local.u64 [%rd3+8], %rd316;
mov.u64 %rd581, %rd163;
mov.u64 %rd605, %rd160;

BB78_162:
mov.u64 %rd169, %rd605;
mov.u64 %rd604, %rd606;
mov.u64 %rd167, %rd581;
mov.u64 %rd580, %rd582;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd580, %rd131;
@%p114 bra BB78_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd604, %rd128;
@%p116 bra BB78_165;

ld.local.f64 %fd159, [%rd2];
ld.local.f64 %fd160, [%rd3];
setp.leu.f64	%p138, %fd160, %fd159;

BB78_165:
selp.b64	%rd318, %rd2, %rd3, %p138;
ld.local.f64 %fd107, [%rd318];
ld.local.u64 %rd170, [%rd318+8];
@%p138 bra BB78_167;
bra.uni BB78_166;

BB78_167:
add.s64 %rd604, %rd604, 16;
add.s64 %rd174, %rd169, 16;
ld.global.f64 %fd162, [%rd169+16];
st.local.f64 [%rd2], %fd162;
ld.global.u64 %rd320, [%rd169+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd579, %rd167;
mov.u64 %rd603, %rd174;
bra.uni BB78_168;

BB78_166:
add.s64 %rd580, %rd580, 16;
add.s64 %rd172, %rd167, 16;
ld.global.f64 %fd161, [%rd167+16];
st.local.f64 [%rd3], %fd161;
ld.global.u64 %rd319, [%rd167+24];
st.local.u64 [%rd3+8], %rd319;
mov.u64 %rd579, %rd172;
mov.u64 %rd603, %rd169;

BB78_168:
mov.u64 %rd178, %rd603;
mov.u64 %rd602, %rd604;
mov.u64 %rd176, %rd579;
mov.u64 %rd578, %rd580;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd578, %rd131;
@%p118 bra BB78_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd602, %rd128;
@%p120 bra BB78_171;

ld.local.f64 %fd163, [%rd2];
ld.local.f64 %fd164, [%rd3];
setp.leu.f64	%p139, %fd164, %fd163;

BB78_171:
selp.b64	%rd321, %rd2, %rd3, %p139;
ld.local.f64 %fd108, [%rd321];
ld.local.u64 %rd179, [%rd321+8];
@%p139 bra BB78_173;
bra.uni BB78_172;

BB78_173:
add.s64 %rd602, %rd602, 16;
add.s64 %rd183, %rd178, 16;
ld.global.f64 %fd166, [%rd178+16];
st.local.f64 [%rd2], %fd166;
ld.global.u64 %rd323, [%rd178+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd577, %rd176;
mov.u64 %rd601, %rd183;
bra.uni BB78_174;

BB78_172:
add.s64 %rd578, %rd578, 16;
add.s64 %rd181, %rd176, 16;
ld.global.f64 %fd165, [%rd176+16];
st.local.f64 [%rd3], %fd165;
ld.global.u64 %rd322, [%rd176+24];
st.local.u64 [%rd3+8], %rd322;
mov.u64 %rd577, %rd181;
mov.u64 %rd601, %rd178;

BB78_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd578, %rd131;
mov.pred %p140, %p121;
@%p122 bra BB78_177;

setp.ge.u64	%p124, %rd602, %rd128;
mov.pred %p140, %p93;
@%p124 bra BB78_177;

ld.local.f64 %fd167, [%rd2];
ld.local.f64 %fd168, [%rd3];
setp.leu.f64	%p140, %fd168, %fd167;

BB78_177:
selp.b64	%rd324, %rd2, %rd3, %p140;
ld.local.f64 %fd109, [%rd324];
ld.local.u64 %rd188, [%rd324+8];
@%p140 bra BB78_179;
bra.uni BB78_178;

BB78_179:
ld.global.f64 %fd170, [%rd601+16];
st.local.f64 [%rd2], %fd170;
ld.global.u64 %rd326, [%rd601+24];
st.local.u64 [%rd2+8], %rd326;
bra.uni BB78_180;

BB78_178:
ld.global.f64 %fd169, [%rd577+16];
st.local.f64 [%rd3], %fd169;
ld.global.u64 %rd325, [%rd577+24];
st.local.u64 [%rd3+8], %rd325;

BB78_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB78_182;

st.global.f64 [%rd37], %fd103;
st.global.u64 [%rd37+8], %rd136;

BB78_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB78_184;

st.global.f64 [%rd37+16], %fd104;
st.global.u64 [%rd37+24], %rd143;

BB78_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB78_186;

st.global.f64 [%rd37+32], %fd105;
st.global.u64 [%rd37+40], %rd152;

BB78_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB78_188;

st.global.f64 [%rd37+48], %fd106;
st.global.u64 [%rd37+56], %rd161;

BB78_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB78_190;

st.global.f64 [%rd37+64], %fd107;
st.global.u64 [%rd37+72], %rd170;

BB78_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB78_192;

st.global.f64 [%rd37+80], %fd108;
st.global.u64 [%rd37+88], %rd179;

BB78_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB78_194;

st.global.f64 [%rd37+96], %fd109;
st.global.u64 [%rd37+104], %rd188;

BB78_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB78_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB78_197;

BB78_196:
cvt.u64.u32	%rd327, %r68;
add.s64 %rd328, %rd327, %rd198;
shl.b64 %rd329, %rd328, 3;
add.s64 %rd330, %rd119, %rd329;
add.s64 %rd331, %rd120, %rd329;
add.s64 %rd332, %rd327, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd334, %rd5, %rd333;
ld.global.f64 %fd171, [%rd334];
st.global.f64 [%rd330], %fd171;
ld.global.u64 %rd335, [%rd334+8];
st.global.u64 [%rd331], %rd335;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB78_196;

BB78_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot79[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .f64 %fd<387>;
.reg .b64 %rd<599>;


mov.u64 %rd598, __local_depot79;
cvta.local.u64 %SP, %rd598;
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+8];
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd188, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd191, %r23;
sub.s64 %rd192, %rd188, %rd191;
cvt.u32.u64	%r24, %rd192;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd193, %SP, 16;
cvta.to.local.u64 %rd1, %rd193;
add.u64 %rd194, %SP, 0;
cvta.to.local.u64 %rd2, %rd194;
add.u64 %rd195, %SP, 32;
cvta.to.local.u64 %rd3, %rd195;
cvta.to.global.u64 %rd196, %rd186;
cvta.to.global.u64 %rd197, %rd187;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd198, %r68;
add.s64 %rd199, %rd198, %rd191;
shl.b64 %rd200, %rd199, 3;
add.s64 %rd4, %rd196, %rd200;
add.s64 %rd5, %rd197, %rd200;
@%p16 bra BB79_15;
bra.uni BB79_1;

BB79_15:
ld.global.f64 %fd194, [%rd4];
ld.global.u64 %rd345, [%rd5];
ld.global.f64 %fd195, [%rd4+2048];
ld.global.u64 %rd346, [%rd5+2048];
ld.global.f64 %fd196, [%rd4+4096];
ld.global.u64 %rd347, [%rd5+4096];
ld.global.f64 %fd197, [%rd4+6144];
ld.global.u64 %rd348, [%rd5+6144];
ld.global.f64 %fd198, [%rd4+8192];
ld.global.u64 %rd349, [%rd5+8192];
ld.global.f64 %fd199, [%rd4+10240];
ld.global.u64 %rd350, [%rd5+10240];
ld.global.f64 %fd176, [%rd4+12288];
ld.global.u64 %rd327, [%rd5+12288];
bra.uni BB79_16;

BB79_1:
mov.f64 %fd110, 0d0000000000000000;
mov.u64 %rd201, 0;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd356, %rd201;
mov.f64 %fd205, %fd110;
@%p17 bra BB79_3;

ld.global.f64 %fd1, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd356, %rd6;
mov.f64 %fd205, %fd1;

BB79_3:
mov.f64 %fd182, %fd205;
mov.f64 %fd194, %fd182;
mov.u64 %rd333, %rd356;
mov.u64 %rd345, %rd333;
add.s32 %r26, %r68, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd355, %rd201;
mov.f64 %fd204, %fd110;
@%p18 bra BB79_5;

ld.global.f64 %fd204, [%rd4+2048];
ld.global.u64 %rd355, [%rd5+2048];

BB79_5:
mov.f64 %fd195, %fd204;
mov.u64 %rd346, %rd355;
add.s32 %r27, %r68, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd354, %rd201;
mov.f64 %fd203, %fd110;
@%p19 bra BB79_7;

ld.global.f64 %fd203, [%rd4+4096];
ld.global.u64 %rd354, [%rd5+4096];

BB79_7:
mov.f64 %fd196, %fd203;
mov.u64 %rd347, %rd354;
add.s32 %r28, %r68, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd353, %rd201;
mov.f64 %fd202, %fd110;
@%p20 bra BB79_9;

ld.global.f64 %fd202, [%rd4+6144];
ld.global.u64 %rd353, [%rd5+6144];

BB79_9:
mov.f64 %fd197, %fd202;
mov.u64 %rd348, %rd353;
add.s32 %r29, %r68, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd352, %rd201;
mov.f64 %fd201, %fd110;
@%p21 bra BB79_11;

ld.global.f64 %fd201, [%rd4+8192];
ld.global.u64 %rd352, [%rd5+8192];

BB79_11:
mov.f64 %fd198, %fd201;
mov.u64 %rd349, %rd352;
add.s32 %r30, %r68, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd351, %rd201;
mov.f64 %fd200, %fd110;
@%p22 bra BB79_13;

ld.global.f64 %fd200, [%rd4+10240];
ld.global.u64 %rd351, [%rd5+10240];

BB79_13:
mov.f64 %fd199, %fd200;
mov.u64 %rd350, %rd351;
mov.f64 %fd176, 0d0000000000000000;
mov.u64 %rd327, 0;
add.s32 %r31, %r68, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB79_16;

ld.global.f64 %fd176, [%rd4+12288];
ld.global.u64 %rd327, [%rd5+12288];

BB79_16:
mul.wide.u32 %rd208, %r68, 16;
mov.u64 %rd209, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd33, %rd209, %rd208;
@%p16 bra BB79_30;
bra.uni BB79_17;

BB79_30:
st.shared.f64 [%rd33], %fd194;
st.shared.u64 [%rd33+8], %rd345;
st.shared.f64 [%rd33+4096], %fd195;
st.shared.u64 [%rd33+4104], %rd346;
st.shared.f64 [%rd33+8192], %fd196;
st.shared.u64 [%rd33+8200], %rd347;
st.shared.f64 [%rd33+12288], %fd197;
st.shared.u64 [%rd33+12296], %rd348;
st.shared.f64 [%rd33+16384], %fd198;
st.shared.u64 [%rd33+16392], %rd349;
st.shared.f64 [%rd33+20480], %fd199;
st.shared.u64 [%rd33+20488], %rd350;
bra.uni BB79_31;

BB79_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB79_19;

st.shared.f64 [%rd33], %fd194;
st.shared.u64 [%rd33+8], %rd345;

BB79_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB79_21;

st.shared.f64 [%rd33+4096], %fd195;
st.shared.u64 [%rd33+4104], %rd346;

BB79_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB79_23;

st.shared.f64 [%rd33+8192], %fd196;
st.shared.u64 [%rd33+8200], %rd347;

BB79_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB79_25;

st.shared.f64 [%rd33+12288], %fd197;
st.shared.u64 [%rd33+12296], %rd348;

BB79_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB79_27;

st.shared.f64 [%rd33+16384], %fd198;
st.shared.u64 [%rd33+16392], %rd349;

BB79_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB79_29;

st.shared.f64 [%rd33+20480], %fd199;
st.shared.u64 [%rd33+20488], %rd350;

BB79_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB79_32;

BB79_31:
st.shared.f64 [%rd33+24576], %fd176;
st.shared.u64 [%rd33+24584], %rd327;

BB79_32:
bar.sync 0;
mov.u64 %rd210, 0;
st.local.u64 [%rd3], %rd210;
st.local.u64 [%rd3+8], %rd210;
st.local.u64 [%rd3+16], %rd210;
st.local.u64 [%rd3+24], %rd210;
st.local.u64 [%rd3+32], %rd210;
st.local.u64 [%rd3+40], %rd210;
st.local.u64 [%rd3+48], %rd210;
st.local.u64 [%rd3+56], %rd210;
st.local.u64 [%rd3+64], %rd210;
st.local.u64 [%rd3+72], %rd210;
st.local.u64 [%rd3+80], %rd210;
st.local.u64 [%rd3+88], %rd210;
st.local.u64 [%rd3+96], %rd210;
st.local.u64 [%rd3+104], %rd210;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd35, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd211, %r38, 16;
add.s64 %rd36, %rd209, %rd211;
mov.u64 %rd543, %rd210;
@%p33 bra BB79_34;

ld.shared.f64 %fd117, [%rd36];
ld.shared.u64 %rd37, [%rd36+8];
st.local.f64 [%rd3], %fd117;
st.local.u64 [%rd3+8], %rd37;
mov.u64 %rd543, %rd37;

BB79_34:
mov.u64 %rd360, %rd543;
mov.u64 %rd532, %rd360;
mov.f64 %fd118, 0d0000000000000000;
setp.lt.u32	%p34, %r6, 2;
mov.f64 %fd376, %fd118;
mov.u64 %rd542, %rd210;
@%p34 bra BB79_36;

ld.shared.f64 %fd28, [%rd36+16];
ld.shared.u64 %rd542, [%rd36+24];
st.local.f64 [%rd3+16], %fd28;
st.local.u64 [%rd3+24], %rd542;
mov.f64 %fd376, %fd28;

BB79_36:
mov.u64 %rd533, %rd542;
mov.f64 %fd208, %fd376;
mov.f64 %fd368, %fd208;
setp.lt.u32	%p35, %r6, 3;
mov.f64 %fd375, %fd118;
mov.u64 %rd541, %rd210;
@%p35 bra BB79_38;

ld.shared.f64 %fd375, [%rd36+32];
ld.shared.u64 %rd541, [%rd36+40];
st.local.f64 [%rd3+32], %fd375;
st.local.u64 [%rd3+40], %rd541;

BB79_38:
mov.u64 %rd534, %rd541;
mov.f64 %fd370, %fd375;
setp.lt.u32	%p36, %r6, 4;
mov.f64 %fd374, %fd118;
mov.u64 %rd540, %rd210;
@%p36 bra BB79_40;

ld.shared.f64 %fd374, [%rd36+48];
ld.shared.u64 %rd540, [%rd36+56];
st.local.f64 [%rd3+48], %fd374;
st.local.u64 [%rd3+56], %rd540;

BB79_40:
mov.u64 %rd535, %rd540;
mov.f64 %fd369, %fd374;
mov.f64 %fd381, 0d0000000000000000;
mov.u64 %rd548, 0;
setp.lt.u32	%p37, %r6, 5;
@%p37 bra BB79_42;

ld.shared.f64 %fd381, [%rd36+64];
ld.shared.u64 %rd548, [%rd36+72];
st.local.f64 [%rd3+64], %fd381;
st.local.u64 [%rd3+72], %rd548;

BB79_42:
mov.u64 %rd546, %rd548;
mov.f64 %fd379, %fd381;
mov.f64 %fd384, 0d0000000000000000;
mov.u64 %rd551, 0;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB79_44;

ld.shared.f64 %fd384, [%rd36+80];
ld.shared.u64 %rd551, [%rd36+88];
st.local.f64 [%rd3+80], %fd384;
st.local.u64 [%rd3+88], %rd551;

BB79_44:
mov.u64 %rd549, %rd551;
mov.f64 %fd382, %fd384;
mov.f64 %fd386, 0d0000000000000000;
mov.u64 %rd553, 0;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB79_46;

ld.shared.f64 %fd386, [%rd36+96];
ld.shared.u64 %rd553, [%rd36+104];
st.local.f64 [%rd3+96], %fd386;
st.local.u64 [%rd3+104], %rd553;

BB79_46:
mov.u64 %rd552, %rd553;
mov.f64 %fd385, %fd386;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB79_73;

ld.local.f64 %fd124, [%rd3];
ld.local.u64 %rd219, [%rd3+8];
st.local.u64 [%rd2+8], %rd219;
st.local.f64 [%rd2], %fd124;
@%p34 bra BB79_49;

ld.local.f64 %fd125, [%rd2];
setp.gt.f64	%p42, %fd125, %fd368;
selp.f64	%fd126, %fd368, %fd125, %p42;
add.s64 %rd224, %rd3, 16;
selp.b64	%rd225, %rd224, %rd2, %p42;
st.local.f64 [%rd2], %fd126;
ld.local.u64 %rd226, [%rd225+8];
st.local.u64 [%rd2+8], %rd226;

BB79_49:
@%p35 bra BB79_51;

ld.local.f64 %fd127, [%rd2];
setp.gt.f64	%p44, %fd127, %fd370;
selp.f64	%fd128, %fd370, %fd127, %p44;
add.s64 %rd229, %rd3, 32;
selp.b64	%rd230, %rd229, %rd2, %p44;
st.local.f64 [%rd2], %fd128;
ld.local.u64 %rd231, [%rd230+8];
st.local.u64 [%rd2+8], %rd231;

BB79_51:
@%p36 bra BB79_53;

ld.local.f64 %fd129, [%rd2];
setp.gt.f64	%p46, %fd129, %fd369;
selp.f64	%fd130, %fd369, %fd129, %p46;
add.s64 %rd234, %rd3, 48;
selp.b64	%rd235, %rd234, %rd2, %p46;
st.local.f64 [%rd2], %fd130;
ld.local.u64 %rd236, [%rd235+8];
st.local.u64 [%rd2+8], %rd236;

BB79_53:
@%p37 bra BB79_55;

ld.local.f64 %fd131, [%rd2];
setp.gt.f64	%p48, %fd131, %fd379;
selp.f64	%fd132, %fd379, %fd131, %p48;
add.s64 %rd239, %rd3, 64;
selp.b64	%rd240, %rd239, %rd2, %p48;
st.local.f64 [%rd2], %fd132;
ld.local.u64 %rd241, [%rd240+8];
st.local.u64 [%rd2+8], %rd241;

BB79_55:
@%p38 bra BB79_57;

ld.local.f64 %fd133, [%rd2];
setp.gt.f64	%p50, %fd133, %fd382;
selp.f64	%fd134, %fd382, %fd133, %p50;
add.s64 %rd244, %rd3, 80;
selp.b64	%rd245, %rd244, %rd2, %p50;
st.local.f64 [%rd2], %fd134;
ld.local.u64 %rd246, [%rd245+8];
st.local.u64 [%rd2+8], %rd246;

BB79_57:
@%p39 bra BB79_59;

ld.local.f64 %fd135, [%rd2];
setp.gt.f64	%p52, %fd135, %fd385;
selp.f64	%fd136, %fd385, %fd135, %p52;
add.s64 %rd249, %rd3, 96;
selp.b64	%rd250, %rd249, %rd2, %p52;
st.local.f64 [%rd2], %fd136;
ld.local.u64 %rd251, [%rd250+8];
st.local.u64 [%rd2+8], %rd251;

BB79_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd539, %rd532;
@%p53 bra BB79_61;

ld.local.f64 %fd137, [%rd2];
ld.local.u64 %rd539, [%rd2+8];
st.local.f64 [%rd3], %fd137;
st.local.u64 [%rd3+8], %rd539;

BB79_61:
mov.u64 %rd532, %rd539;
setp.gt.u32	%p54, %r6, 1;
mov.f64 %fd373, %fd368;
mov.u64 %rd538, %rd533;
@%p54 bra BB79_63;

ld.local.f64 %fd373, [%rd2];
ld.local.u64 %rd538, [%rd2+8];
st.local.f64 [%rd3+16], %fd373;
st.local.u64 [%rd3+24], %rd538;

BB79_63:
mov.u64 %rd533, %rd538;
mov.f64 %fd368, %fd373;
setp.gt.u32	%p55, %r6, 2;
mov.f64 %fd372, %fd370;
mov.u64 %rd537, %rd534;
@%p55 bra BB79_65;

ld.local.f64 %fd372, [%rd2];
ld.local.u64 %rd537, [%rd2+8];
st.local.f64 [%rd3+32], %fd372;
st.local.u64 [%rd3+40], %rd537;

BB79_65:
mov.u64 %rd534, %rd537;
mov.f64 %fd370, %fd372;
setp.gt.u32	%p56, %r6, 3;
mov.f64 %fd371, %fd369;
mov.u64 %rd536, %rd535;
@%p56 bra BB79_67;

ld.local.f64 %fd371, [%rd2];
ld.local.u64 %rd536, [%rd2+8];
st.local.f64 [%rd3+48], %fd371;
st.local.u64 [%rd3+56], %rd536;

BB79_67:
mov.u64 %rd535, %rd536;
mov.f64 %fd369, %fd371;
setp.gt.u32	%p57, %r6, 4;
mov.f64 %fd380, %fd379;
mov.u64 %rd547, %rd546;
@%p57 bra BB79_69;

ld.local.f64 %fd380, [%rd2];
ld.local.u64 %rd547, [%rd2+8];
st.local.f64 [%rd3+64], %fd380;
st.local.u64 [%rd3+72], %rd547;

BB79_69:
mov.u64 %rd546, %rd547;
mov.f64 %fd379, %fd380;
setp.gt.u32	%p58, %r6, 5;
mov.f64 %fd383, %fd382;
mov.u64 %rd550, %rd549;
@%p58 bra BB79_71;

ld.local.f64 %fd383, [%rd2];
ld.local.u64 %rd550, [%rd2+8];
st.local.f64 [%rd3+80], %fd383;
st.local.u64 [%rd3+88], %rd550;

BB79_71:
mov.u64 %rd549, %rd550;
mov.f64 %fd382, %fd383;
@%p40 bra BB79_73;

ld.local.f64 %fd385, [%rd2];
ld.local.u64 %rd552, [%rd2+8];
st.local.f64 [%rd3+96], %fd385;
st.local.u64 [%rd3+104], %rd552;

BB79_73:
mov.u64 %rd487, %rd532;
mov.u64 %rd488, %rd533;
mov.u64 %rd489, %rd534;
mov.u64 %rd490, %rd535;
mov.u64 %rd491, %rd546;
mov.u64 %rd492, %rd549;
mov.u64 %rd493, %rd552;
mov.f64 %fd325, %fd368;
mov.f64 %fd327, %fd369;
mov.f64 %fd326, %fd370;
mov.f64 %fd329, %fd382;
mov.f64 %fd328, %fd379;
mov.f64 %fd330, %fd385;
cvt.u32.u64	%r40, %rd35;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB79_116;

ld.local.f64 %fd57, [%rd3];
setp.leu.f64	%p61, %fd325, %fd57;
mov.f64 %fd366, %fd325;
mov.f64 %fd367, %fd57;
mov.u64 %rd530, %rd488;
mov.u64 %rd531, %rd487;
@%p61 bra BB79_76;

st.local.f64 [%rd3], %fd325;
st.local.f64 [%rd3+16], %fd57;
st.local.u64 [%rd3+8], %rd488;
st.local.u64 [%rd3+24], %rd487;
mov.f64 %fd247, %fd325;
mov.f64 %fd366, %fd57;
mov.f64 %fd367, %fd247;
mov.u64 %rd531, %rd488;
mov.u64 %rd530, %rd487;

BB79_76:
mov.u64 %rd526, %rd530;
mov.u64 %rd521, %rd531;
mov.f64 %fd362, %fd366;
mov.f64 %fd357, %fd367;
setp.leu.f64	%p62, %fd327, %fd326;
mov.f64 %fd364, %fd326;
mov.f64 %fd365, %fd327;
mov.u64 %rd529, %rd490;
mov.u64 %rd528, %rd489;
@%p62 bra BB79_78;

st.local.f64 [%rd3+32], %fd327;
st.local.f64 [%rd3+48], %fd326;
st.local.u64 [%rd3+40], %rd490;
st.local.u64 [%rd3+56], %rd489;
mov.f64 %fd365, %fd326;
mov.f64 %fd364, %fd327;
mov.u64 %rd528, %rd490;
mov.u64 %rd529, %rd489;

BB79_78:
mov.u64 %rd74, %rd528;
mov.u64 %rd524, %rd529;
mov.f64 %fd61, %fd364;
mov.f64 %fd360, %fd365;
setp.leu.f64	%p63, %fd329, %fd328;
mov.f64 %fd377, %fd328;
mov.f64 %fd378, %fd329;
mov.u64 %rd545, %rd492;
mov.u64 %rd544, %rd491;
@%p63 bra BB79_80;

st.local.f64 [%rd3+64], %fd329;
st.local.f64 [%rd3+80], %fd328;
st.local.u64 [%rd3+72], %rd492;
st.local.u64 [%rd3+88], %rd491;
mov.f64 %fd378, %fd328;
mov.f64 %fd377, %fd329;
mov.u64 %rd544, %rd492;
mov.u64 %rd545, %rd491;

BB79_80:
mov.u64 %rd76, %rd544;
mov.u64 %rd75, %rd545;
mov.f64 %fd63, %fd377;
mov.f64 %fd62, %fd378;
setp.leu.f64	%p64, %fd61, %fd362;
mov.f64 %fd363, %fd61;
mov.u64 %rd527, %rd74;
@%p64 bra BB79_82;

st.local.f64 [%rd3+16], %fd61;
st.local.f64 [%rd3+32], %fd362;
st.local.u64 [%rd3+24], %rd74;
st.local.u64 [%rd3+40], %rd526;
mov.f64 %fd252, %fd362;
mov.f64 %fd362, %fd61;
mov.f64 %fd363, %fd252;
mov.u64 %rd410, %rd526;
mov.u64 %rd526, %rd74;
mov.u64 %rd527, %rd410;

BB79_82:
mov.u64 %rd78, %rd526;
mov.u64 %rd518, %rd527;
mov.f64 %fd65, %fd362;
mov.f64 %fd354, %fd363;
setp.leu.f64	%p65, %fd63, %fd360;
mov.f64 %fd361, %fd63;
mov.u64 %rd525, %rd76;
@%p65 bra BB79_84;

st.local.f64 [%rd3+48], %fd63;
st.local.f64 [%rd3+64], %fd360;
st.local.u64 [%rd3+56], %rd76;
st.local.u64 [%rd3+72], %rd524;
mov.f64 %fd254, %fd360;
mov.f64 %fd360, %fd63;
mov.f64 %fd361, %fd254;
mov.u64 %rd412, %rd524;
mov.u64 %rd524, %rd76;
mov.u64 %rd525, %rd412;

BB79_84:
mov.u64 %rd80, %rd524;
mov.u64 %rd516, %rd525;
mov.f64 %fd67, %fd360;
mov.f64 %fd352, %fd361;
setp.leu.f64	%p66, %fd330, %fd62;
mov.f64 %fd359, %fd330;
mov.f64 %fd358, %fd62;
mov.u64 %rd523, %rd493;
mov.u64 %rd522, %rd75;
@%p66 bra BB79_86;

st.local.f64 [%rd3+80], %fd330;
st.local.f64 [%rd3+96], %fd62;
st.local.u64 [%rd3+88], %rd493;
st.local.u64 [%rd3+104], %rd75;
mov.f64 %fd232, %fd330;
mov.f64 %fd359, %fd62;
mov.f64 %fd358, %fd232;
mov.u64 %rd388, %rd493;
mov.u64 %rd523, %rd75;
mov.u64 %rd522, %rd388;

BB79_86:
mov.u64 %rd82, %rd522;
mov.u64 %rd511, %rd523;
mov.f64 %fd69, %fd358;
mov.f64 %fd347, %fd359;
setp.leu.f64	%p67, %fd65, %fd357;
mov.f64 %fd356, %fd65;
mov.u64 %rd520, %rd78;
@%p67 bra BB79_88;

st.local.f64 [%rd3], %fd65;
st.local.f64 [%rd3+16], %fd357;
st.local.u64 [%rd3+8], %rd78;
st.local.u64 [%rd3+24], %rd521;
mov.f64 %fd250, %fd357;
mov.f64 %fd357, %fd65;
mov.f64 %fd356, %fd250;
mov.u64 %rd408, %rd521;
mov.u64 %rd521, %rd78;
mov.u64 %rd520, %rd408;

BB79_88:
mov.u64 %rd514, %rd520;
mov.u64 %rd509, %rd521;
mov.f64 %fd350, %fd356;
mov.f64 %fd345, %fd357;
setp.leu.f64	%p68, %fd67, %fd354;
mov.f64 %fd355, %fd67;
mov.u64 %rd519, %rd80;
@%p68 bra BB79_90;

st.local.f64 [%rd3+32], %fd67;
st.local.f64 [%rd3+48], %fd354;
st.local.u64 [%rd3+40], %rd80;
st.local.u64 [%rd3+56], %rd518;
mov.f64 %fd262, %fd354;
mov.f64 %fd354, %fd67;
mov.f64 %fd355, %fd262;
mov.u64 %rd420, %rd518;
mov.u64 %rd518, %rd80;
mov.u64 %rd519, %rd420;

BB79_90:
mov.u64 %rd86, %rd518;
mov.u64 %rd512, %rd519;
mov.f64 %fd73, %fd354;
mov.f64 %fd348, %fd355;
setp.leu.f64	%p69, %fd69, %fd352;
mov.f64 %fd353, %fd69;
mov.u64 %rd517, %rd82;
@%p69 bra BB79_92;

st.local.f64 [%rd3+64], %fd69;
st.local.f64 [%rd3+80], %fd352;
st.local.u64 [%rd3+72], %rd82;
st.local.u64 [%rd3+88], %rd516;
mov.f64 %fd266, %fd352;
mov.f64 %fd352, %fd69;
mov.f64 %fd353, %fd266;
mov.u64 %rd424, %rd516;
mov.u64 %rd516, %rd82;
mov.u64 %rd517, %rd424;

BB79_92:
mov.u64 %rd88, %rd516;
mov.u64 %rd87, %rd517;
mov.f64 %fd75, %fd352;
mov.f64 %fd74, %fd353;
setp.leu.f64	%p70, %fd73, %fd350;
mov.f64 %fd351, %fd73;
mov.u64 %rd515, %rd86;
@%p70 bra BB79_94;

st.local.f64 [%rd3+16], %fd73;
st.local.f64 [%rd3+32], %fd350;
st.local.u64 [%rd3+24], %rd86;
st.local.u64 [%rd3+40], %rd514;
mov.f64 %fd276, %fd350;
mov.f64 %fd350, %fd73;
mov.f64 %fd351, %fd276;
mov.u64 %rd434, %rd514;
mov.u64 %rd514, %rd86;
mov.u64 %rd515, %rd434;

BB79_94:
mov.u64 %rd90, %rd514;
mov.u64 %rd506, %rd515;
mov.f64 %fd77, %fd350;
mov.f64 %fd342, %fd351;
setp.leu.f64	%p71, %fd75, %fd348;
mov.f64 %fd349, %fd75;
mov.u64 %rd513, %rd88;
@%p71 bra BB79_96;

st.local.f64 [%rd3+48], %fd75;
st.local.f64 [%rd3+64], %fd348;
st.local.u64 [%rd3+56], %rd88;
st.local.u64 [%rd3+72], %rd512;
mov.f64 %fd278, %fd348;
mov.f64 %fd348, %fd75;
mov.f64 %fd349, %fd278;
mov.u64 %rd436, %rd512;
mov.u64 %rd512, %rd88;
mov.u64 %rd513, %rd436;

BB79_96:
mov.u64 %rd92, %rd512;
mov.u64 %rd504, %rd513;
mov.f64 %fd79, %fd348;
mov.f64 %fd340, %fd349;
setp.leu.f64	%p72, %fd347, %fd74;
mov.f64 %fd346, %fd74;
mov.u64 %rd510, %rd87;
@%p72 bra BB79_98;

st.local.f64 [%rd3+80], %fd347;
st.local.f64 [%rd3+96], %fd74;
st.local.u64 [%rd3+88], %rd511;
st.local.u64 [%rd3+104], %rd87;
mov.f64 %fd270, %fd347;
mov.f64 %fd347, %fd74;
mov.f64 %fd346, %fd270;
mov.u64 %rd428, %rd511;
mov.u64 %rd511, %rd87;
mov.u64 %rd510, %rd428;

BB79_98:
mov.u64 %rd94, %rd510;
mov.u64 %rd499, %rd511;
mov.f64 %fd81, %fd346;
mov.f64 %fd335, %fd347;
setp.leu.f64	%p73, %fd77, %fd345;
mov.f64 %fd344, %fd77;
mov.u64 %rd508, %rd90;
@%p73 bra BB79_100;

st.local.f64 [%rd3], %fd77;
st.local.f64 [%rd3+16], %fd345;
st.local.u64 [%rd3+8], %rd90;
st.local.u64 [%rd3+24], %rd509;
mov.f64 %fd274, %fd345;
mov.f64 %fd345, %fd77;
mov.f64 %fd344, %fd274;
mov.u64 %rd432, %rd509;
mov.u64 %rd509, %rd90;
mov.u64 %rd508, %rd432;

BB79_100:
mov.u64 %rd502, %rd508;
mov.u64 %rd496, %rd509;
mov.f64 %fd338, %fd344;
mov.f64 %fd82, %fd345;
setp.leu.f64	%p74, %fd79, %fd342;
mov.f64 %fd343, %fd79;
mov.u64 %rd507, %rd92;
@%p74 bra BB79_102;

st.local.f64 [%rd3+32], %fd79;
st.local.f64 [%rd3+48], %fd342;
st.local.u64 [%rd3+40], %rd92;
st.local.u64 [%rd3+56], %rd506;
mov.f64 %fd286, %fd342;
mov.f64 %fd342, %fd79;
mov.f64 %fd343, %fd286;
mov.u64 %rd444, %rd506;
mov.u64 %rd506, %rd92;
mov.u64 %rd507, %rd444;

BB79_102:
mov.u64 %rd98, %rd506;
mov.u64 %rd500, %rd507;
mov.f64 %fd85, %fd342;
mov.f64 %fd336, %fd343;
setp.leu.f64	%p75, %fd81, %fd340;
mov.f64 %fd341, %fd81;
mov.u64 %rd505, %rd94;
@%p75 bra BB79_104;

st.local.f64 [%rd3+64], %fd81;
st.local.f64 [%rd3+80], %fd340;
st.local.u64 [%rd3+72], %rd94;
st.local.u64 [%rd3+88], %rd504;
mov.f64 %fd290, %fd340;
mov.f64 %fd340, %fd81;
mov.f64 %fd341, %fd290;
mov.u64 %rd448, %rd504;
mov.u64 %rd504, %rd94;
mov.u64 %rd505, %rd448;

BB79_104:
mov.u64 %rd100, %rd504;
mov.u64 %rd99, %rd505;
mov.f64 %fd87, %fd340;
mov.f64 %fd86, %fd341;
setp.leu.f64	%p76, %fd85, %fd338;
mov.f64 %fd339, %fd85;
mov.u64 %rd503, %rd98;
@%p76 bra BB79_106;

st.local.f64 [%rd3+16], %fd85;
st.local.f64 [%rd3+32], %fd338;
st.local.u64 [%rd3+24], %rd98;
st.local.u64 [%rd3+40], %rd502;
mov.f64 %fd299, %fd338;
mov.f64 %fd338, %fd85;
mov.f64 %fd339, %fd299;
mov.u64 %rd458, %rd502;
mov.u64 %rd502, %rd98;
mov.u64 %rd503, %rd458;

BB79_106:
mov.u64 %rd102, %rd502;
mov.u64 %rd494, %rd503;
mov.f64 %fd89, %fd338;
mov.f64 %fd331, %fd339;
setp.leu.f64	%p77, %fd87, %fd336;
mov.f64 %fd337, %fd87;
mov.u64 %rd501, %rd100;
@%p77 bra BB79_108;

st.local.f64 [%rd3+48], %fd87;
st.local.f64 [%rd3+64], %fd336;
st.local.u64 [%rd3+56], %rd100;
st.local.u64 [%rd3+72], %rd500;
mov.f64 %fd301, %fd336;
mov.f64 %fd336, %fd87;
mov.f64 %fd337, %fd301;
mov.u64 %rd460, %rd500;
mov.u64 %rd500, %rd100;
mov.u64 %rd501, %rd460;

BB79_108:
mov.u64 %rd104, %rd500;
mov.u64 %rd491, %rd501;
mov.f64 %fd91, %fd336;
mov.f64 %fd328, %fd337;
setp.leu.f64	%p78, %fd335, %fd86;
mov.f64 %fd334, %fd86;
mov.u64 %rd498, %rd99;
@%p78 bra BB79_110;

st.local.f64 [%rd3+80], %fd335;
st.local.f64 [%rd3+96], %fd86;
st.local.u64 [%rd3+88], %rd499;
st.local.u64 [%rd3+104], %rd99;
mov.f64 %fd294, %fd335;
mov.f64 %fd335, %fd86;
mov.f64 %fd334, %fd294;
mov.u64 %rd452, %rd499;
mov.u64 %rd499, %rd99;
mov.u64 %rd498, %rd452;

BB79_110:
mov.u64 %rd106, %rd498;
mov.u64 %rd493, %rd499;
mov.f64 %fd93, %fd334;
mov.f64 %fd330, %fd335;
setp.leu.f64	%p79, %fd89, %fd82;
mov.f64 %fd333, %fd89;
mov.u64 %rd497, %rd102;
@%p79 bra BB79_112;

st.local.f64 [%rd3], %fd89;
st.local.f64 [%rd3+16], %fd82;
st.local.u64 [%rd3+8], %rd102;
st.local.u64 [%rd3+24], %rd496;
mov.f64 %fd333, %fd82;
mov.u64 %rd456, %rd496;
mov.u64 %rd496, %rd102;
mov.u64 %rd497, %rd456;

BB79_112:
mov.u64 %rd487, %rd496;
mov.u64 %rd488, %rd497;
mov.f64 %fd325, %fd333;
setp.leu.f64	%p80, %fd91, %fd331;
mov.f64 %fd332, %fd91;
mov.u64 %rd495, %rd104;
@%p80 bra BB79_114;

st.local.f64 [%rd3+32], %fd91;
st.local.f64 [%rd3+48], %fd331;
st.local.u64 [%rd3+40], %rd104;
st.local.u64 [%rd3+56], %rd494;
mov.f64 %fd309, %fd331;
mov.f64 %fd331, %fd91;
mov.f64 %fd332, %fd309;
mov.u64 %rd468, %rd494;
mov.u64 %rd494, %rd104;
mov.u64 %rd495, %rd468;

BB79_114:
mov.u64 %rd489, %rd494;
mov.u64 %rd490, %rd495;
mov.f64 %fd326, %fd331;
mov.f64 %fd327, %fd332;
setp.leu.f64	%p81, %fd93, %fd328;
mov.f64 %fd329, %fd93;
mov.u64 %rd492, %rd106;
@%p81 bra BB79_116;

st.local.f64 [%rd3+64], %fd93;
st.local.f64 [%rd3+80], %fd328;
st.local.u64 [%rd3+72], %rd106;
st.local.u64 [%rd3+88], %rd491;
mov.f64 %fd312, %fd328;
mov.f64 %fd328, %fd93;
mov.f64 %fd329, %fd312;
mov.u64 %rd472, %rd491;
mov.u64 %rd491, %rd106;
mov.u64 %rd492, %rd472;

BB79_116:
@%p33 bra BB79_118;

ld.local.f64 %fd138, [%rd3];
st.shared.f64 [%rd36], %fd138;
st.shared.u64 [%rd36+8], %rd487;

BB79_118:
@%p34 bra BB79_120;

st.shared.f64 [%rd36+16], %fd325;
st.shared.u64 [%rd36+24], %rd488;

BB79_120:
@%p35 bra BB79_122;

st.shared.f64 [%rd36+32], %fd326;
st.shared.u64 [%rd36+40], %rd489;

BB79_122:
@%p36 bra BB79_124;

st.shared.f64 [%rd36+48], %fd327;
st.shared.u64 [%rd36+56], %rd490;

BB79_124:
@%p37 bra BB79_126;

st.shared.f64 [%rd36+64], %fd328;
st.shared.u64 [%rd36+72], %rd491;

BB79_126:
@%p38 bra BB79_128;

st.shared.f64 [%rd36+80], %fd329;
st.shared.u64 [%rd36+88], %rd492;

BB79_128:
@%p39 bra BB79_130;

st.shared.f64 [%rd36+96], %fd330;
st.shared.u64 [%rd36+104], %rd493;

BB79_130:
ld.param.u64 %rd322, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+32];
ld.param.u64 %rd321, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd118, %rd321;
cvta.to.global.u64 %rd119, %rd322;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB79_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd120, %r51;
cvt.u64.u32	%rd121, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB79_134;

add.s32 %r13, %r9, -1;

BB79_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd266, %r60;
add.s64 %rd267, %rd266, %rd121;
cvt.u64.u32	%rd268, %r59;
add.s64 %rd269, %rd268, %rd120;
shl.b64 %rd270, %rd267, 4;
add.s64 %rd272, %rd209, %rd270;
shl.b64 %rd273, %rd269, 4;
add.s64 %rd274, %rd209, %rd273;
ld.shared.f64 %fd139, [%rd274];
ld.shared.f64 %fd140, [%rd272];
setp.gt.f64	%p91, %fd140, %fd139;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB79_133;

BB79_134:
cvt.u64.u32	%rd275, %r67;
add.s64 %rd122, %rd275, %rd120;
shl.b64 %rd276, %rd122, 4;
add.s64 %rd123, %rd209, %rd276;
shl.b64 %rd278, %rd121, 4;
add.s64 %rd124, %rd209, %rd278;
cvt.u64.u32	%rd279, %r9;
add.s64 %rd280, %rd121, %rd279;
sub.s64 %rd125, %rd280, %rd275;
shl.b64 %rd281, %rd125, 4;
add.s64 %rd126, %rd209, %rd281;
mul.wide.u32 %rd282, %r10, 16;
add.s64 %rd127, %rd209, %rd282;
ld.shared.f64 %fd141, [%rd123];
ld.shared.u64 %rd283, [%rd123+8];
st.local.u64 [%rd1+8], %rd283;
st.local.f64 [%rd1], %fd141;
ld.shared.f64 %fd142, [%rd126];
ld.shared.u64 %rd284, [%rd126+8];
st.local.u64 [%rd2+8], %rd284;
st.local.f64 [%rd2], %fd142;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd126, %rd127;
@%p94 bra BB79_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd123, %rd124;
@%p96 bra BB79_137;

ld.local.f64 %fd143, [%rd1];
ld.local.f64 %fd144, [%rd2];
setp.leu.f64	%p130, %fd144, %fd143;

BB79_137:
selp.b64	%rd285, %rd1, %rd2, %p130;
ld.local.f64 %fd103, [%rd285];
ld.local.u64 %rd128, [%rd285+8];
@%p130 bra BB79_139;
bra.uni BB79_138;

BB79_139:
mov.u64 %rd575, %rd126;
add.s64 %rd292, %rd276, %rd209;
add.s64 %rd133, %rd292, 16;
mov.u64 %rd597, %rd133;
ld.shared.f64 %fd146, [%rd123+16];
ld.shared.u64 %rd293, [%rd123+24];
st.local.f64 [%rd1], %fd146;
st.local.u64 [%rd1+8], %rd293;
mov.u64 %rd564, %rd126;
mov.u64 %rd586, %rd133;
bra.uni BB79_140;

BB79_138:
mov.u64 %rd597, %rd123;
add.s64 %rd288, %rd281, %rd209;
add.s64 %rd130, %rd288, 16;
mov.u64 %rd575, %rd130;
ld.shared.f64 %fd145, [%rd126+16];
ld.shared.u64 %rd289, [%rd126+24];
st.local.f64 [%rd2], %fd145;
st.local.u64 [%rd2+8], %rd289;
mov.u64 %rd564, %rd130;
mov.u64 %rd586, %rd123;

BB79_140:
mov.u64 %rd138, %rd597;
mov.u64 %rd585, %rd586;
mov.u64 %rd136, %rd575;
mov.u64 %rd563, %rd564;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd563, %rd127;
@%p98 bra BB79_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd585, %rd124;
@%p100 bra BB79_143;

ld.local.f64 %fd147, [%rd1];
ld.local.f64 %fd148, [%rd2];
setp.leu.f64	%p131, %fd148, %fd147;

BB79_143:
selp.b64	%rd294, %rd1, %rd2, %p131;
ld.local.f64 %fd104, [%rd294];
ld.local.u64 %rd139, [%rd294+8];
@%p131 bra BB79_145;
bra.uni BB79_144;

BB79_145:
add.s64 %rd585, %rd585, 16;
add.s64 %rd143, %rd138, 16;
ld.shared.f64 %fd150, [%rd138+16];
ld.shared.u64 %rd296, [%rd138+24];
st.local.f64 [%rd1], %fd150;
st.local.u64 [%rd1+8], %rd296;
mov.u64 %rd574, %rd136;
mov.u64 %rd596, %rd143;
bra.uni BB79_146;

BB79_144:
add.s64 %rd563, %rd563, 16;
add.s64 %rd141, %rd136, 16;
ld.shared.f64 %fd149, [%rd136+16];
ld.shared.u64 %rd295, [%rd136+24];
st.local.f64 [%rd2], %fd149;
st.local.u64 [%rd2+8], %rd295;
mov.u64 %rd574, %rd141;
mov.u64 %rd596, %rd138;

BB79_146:
mov.u64 %rd147, %rd596;
mov.u64 %rd584, %rd585;
mov.u64 %rd145, %rd574;
mov.u64 %rd562, %rd563;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd562, %rd127;
@%p102 bra BB79_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd584, %rd124;
@%p104 bra BB79_149;

ld.local.f64 %fd151, [%rd1];
ld.local.f64 %fd152, [%rd2];
setp.leu.f64	%p132, %fd152, %fd151;

BB79_149:
selp.b64	%rd297, %rd1, %rd2, %p132;
ld.local.f64 %fd105, [%rd297];
ld.local.u64 %rd148, [%rd297+8];
@%p132 bra BB79_151;
bra.uni BB79_150;

BB79_151:
add.s64 %rd584, %rd584, 16;
add.s64 %rd152, %rd147, 16;
ld.shared.f64 %fd154, [%rd147+16];
st.local.f64 [%rd1], %fd154;
ld.shared.u64 %rd299, [%rd147+24];
st.local.u64 [%rd1+8], %rd299;
mov.u64 %rd573, %rd145;
mov.u64 %rd595, %rd152;
bra.uni BB79_152;

BB79_150:
add.s64 %rd562, %rd562, 16;
add.s64 %rd150, %rd145, 16;
ld.shared.f64 %fd153, [%rd145+16];
st.local.f64 [%rd2], %fd153;
ld.shared.u64 %rd298, [%rd145+24];
st.local.u64 [%rd2+8], %rd298;
mov.u64 %rd573, %rd150;
mov.u64 %rd595, %rd147;

BB79_152:
mov.u64 %rd156, %rd595;
mov.u64 %rd583, %rd584;
mov.u64 %rd154, %rd573;
mov.u64 %rd561, %rd562;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd561, %rd127;
@%p106 bra BB79_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd583, %rd124;
@%p108 bra BB79_155;

ld.local.f64 %fd155, [%rd1];
ld.local.f64 %fd156, [%rd2];
setp.leu.f64	%p133, %fd156, %fd155;

BB79_155:
selp.b64	%rd300, %rd1, %rd2, %p133;
ld.local.f64 %fd106, [%rd300];
ld.local.u64 %rd157, [%rd300+8];
@%p133 bra BB79_157;
bra.uni BB79_156;

BB79_157:
add.s64 %rd583, %rd583, 16;
add.s64 %rd161, %rd156, 16;
ld.shared.f64 %fd158, [%rd156+16];
st.local.f64 [%rd1], %fd158;
ld.shared.u64 %rd302, [%rd156+24];
st.local.u64 [%rd1+8], %rd302;
mov.u64 %rd572, %rd154;
mov.u64 %rd594, %rd161;
bra.uni BB79_158;

BB79_156:
add.s64 %rd561, %rd561, 16;
add.s64 %rd159, %rd154, 16;
ld.shared.f64 %fd157, [%rd154+16];
st.local.f64 [%rd2], %fd157;
ld.shared.u64 %rd301, [%rd154+24];
st.local.u64 [%rd2+8], %rd301;
mov.u64 %rd572, %rd159;
mov.u64 %rd594, %rd156;

BB79_158:
mov.u64 %rd165, %rd594;
mov.u64 %rd582, %rd583;
mov.u64 %rd163, %rd572;
mov.u64 %rd560, %rd561;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd560, %rd127;
@%p110 bra BB79_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd582, %rd124;
@%p112 bra BB79_161;

ld.local.f64 %fd159, [%rd1];
ld.local.f64 %fd160, [%rd2];
setp.leu.f64	%p134, %fd160, %fd159;

BB79_161:
selp.b64	%rd303, %rd1, %rd2, %p134;
ld.local.f64 %fd107, [%rd303];
ld.local.u64 %rd166, [%rd303+8];
@%p134 bra BB79_163;
bra.uni BB79_162;

BB79_163:
add.s64 %rd582, %rd582, 16;
add.s64 %rd170, %rd165, 16;
ld.shared.f64 %fd162, [%rd165+16];
st.local.f64 [%rd1], %fd162;
ld.shared.u64 %rd305, [%rd165+24];
st.local.u64 [%rd1+8], %rd305;
mov.u64 %rd571, %rd163;
mov.u64 %rd593, %rd170;
bra.uni BB79_164;

BB79_162:
add.s64 %rd560, %rd560, 16;
add.s64 %rd168, %rd163, 16;
ld.shared.f64 %fd161, [%rd163+16];
st.local.f64 [%rd2], %fd161;
ld.shared.u64 %rd304, [%rd163+24];
st.local.u64 [%rd2+8], %rd304;
mov.u64 %rd571, %rd168;
mov.u64 %rd593, %rd165;

BB79_164:
mov.u64 %rd174, %rd593;
mov.u64 %rd581, %rd582;
mov.u64 %rd172, %rd571;
mov.u64 %rd559, %rd560;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd559, %rd127;
@%p114 bra BB79_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd581, %rd124;
@%p116 bra BB79_167;

ld.local.f64 %fd163, [%rd1];
ld.local.f64 %fd164, [%rd2];
setp.leu.f64	%p135, %fd164, %fd163;

BB79_167:
selp.b64	%rd306, %rd1, %rd2, %p135;
ld.local.f64 %fd108, [%rd306];
ld.local.u64 %rd175, [%rd306+8];
@%p135 bra BB79_169;
bra.uni BB79_168;

BB79_169:
add.s64 %rd581, %rd581, 16;
add.s64 %rd179, %rd174, 16;
ld.shared.f64 %fd166, [%rd174+16];
st.local.f64 [%rd1], %fd166;
ld.shared.u64 %rd308, [%rd174+24];
st.local.u64 [%rd1+8], %rd308;
mov.u64 %rd570, %rd172;
mov.u64 %rd592, %rd179;
bra.uni BB79_170;

BB79_168:
add.s64 %rd559, %rd559, 16;
add.s64 %rd177, %rd172, 16;
ld.shared.f64 %fd165, [%rd172+16];
st.local.f64 [%rd2], %fd165;
ld.shared.u64 %rd307, [%rd172+24];
st.local.u64 [%rd2+8], %rd307;
mov.u64 %rd570, %rd177;
mov.u64 %rd592, %rd174;

BB79_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd559, %rd127;
@%p118 bra BB79_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd581, %rd124;
@%p120 bra BB79_173;

ld.local.f64 %fd167, [%rd1];
ld.local.f64 %fd168, [%rd2];
setp.leu.f64	%p136, %fd168, %fd167;

BB79_173:
selp.b64	%rd309, %rd1, %rd2, %p136;
ld.local.f64 %fd109, [%rd309];
ld.local.u64 %rd184, [%rd309+8];
@%p136 bra BB79_175;
bra.uni BB79_174;

BB79_175:
ld.shared.f64 %fd170, [%rd592+16];
st.local.f64 [%rd1], %fd170;
ld.shared.u64 %rd311, [%rd592+24];
st.local.u64 [%rd1+8], %rd311;
bra.uni BB79_176;

BB79_174:
ld.shared.f64 %fd169, [%rd570+16];
st.local.f64 [%rd2], %fd169;
ld.shared.u64 %rd310, [%rd570+24];
st.local.u64 [%rd2+8], %rd310;

BB79_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB79_178;

st.shared.f64 [%rd36], %fd103;
st.shared.u64 [%rd36+8], %rd128;

BB79_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB79_180;

st.shared.f64 [%rd36+16], %fd104;
st.shared.u64 [%rd36+24], %rd139;

BB79_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB79_182;

st.shared.f64 [%rd36+32], %fd105;
st.shared.u64 [%rd36+40], %rd148;

BB79_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB79_184;

st.shared.f64 [%rd36+48], %fd106;
st.shared.u64 [%rd36+56], %rd157;

BB79_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB79_186;

st.shared.f64 [%rd36+64], %fd107;
st.shared.u64 [%rd36+72], %rd166;

BB79_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB79_188;

st.shared.f64 [%rd36+80], %fd108;
st.shared.u64 [%rd36+88], %rd175;

BB79_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB79_190;

st.shared.f64 [%rd36+96], %fd109;
st.shared.u64 [%rd36+104], %rd184;

BB79_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB79_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB79_193;

BB79_192:
cvt.u64.u32	%rd312, %r68;
add.s64 %rd313, %rd312, %rd191;
shl.b64 %rd314, %rd313, 3;
add.s64 %rd315, %rd118, %rd314;
add.s64 %rd316, %rd119, %rd314;
mul.wide.u32 %rd317, %r68, 16;
add.s64 %rd319, %rd209, %rd317;
ld.shared.f64 %fd171, [%rd319];
ld.shared.u64 %rd320, [%rd319+8];
st.global.f64 [%rd315], %fd171;
st.global.u64 [%rd316], %rd320;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB79_192;

BB79_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot80[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .f64 %fd<171>;
.reg .b64 %rd<415>;


mov.u64 %rd414, __local_depot80;
cvta.local.u64 %SP, %rd414;
ld.param.u64 %rd141, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd140, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd138;
cvta.to.global.u64 %rd2, %rd139;
cvta.to.global.u64 %rd144, %rd140;
cvta.to.global.u64 %rd3, %rd143;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd145, %r34;
mul.lo.s64 %rd4, %rd145, %rd142;
mul.wide.u32 %rd146, %r34, 4;
add.s64 %rd147, %rd144, %rd146;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd147];
ld.global.u32 %r36, [%rd147+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB80_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB80_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd148, %r94;
cvt.u64.u32	%rd149, %r49;
add.s64 %rd150, %rd148, %rd149;
shl.b64 %rd151, %rd150, 3;
add.s64 %rd5, %rd1, %rd151;
add.s64 %rd6, %rd2, %rd151;
@%p16 bra BB80_17;
bra.uni BB80_3;

BB80_17:
ld.global.f64 %fd127, [%rd5];
ld.global.u64 %rd344, [%rd6];
ld.global.f64 %fd128, [%rd5+2048];
ld.global.u64 %rd345, [%rd6+2048];
ld.global.f64 %fd129, [%rd5+4096];
ld.global.u64 %rd346, [%rd6+4096];
ld.global.f64 %fd130, [%rd5+6144];
ld.global.u64 %rd347, [%rd6+6144];
ld.global.f64 %fd131, [%rd5+8192];
ld.global.u64 %rd348, [%rd6+8192];
ld.global.f64 %fd132, [%rd5+10240];
ld.global.u64 %rd349, [%rd6+10240];
ld.global.f64 %fd133, [%rd5+12288];
ld.global.u64 %rd350, [%rd6+12288];
bra.uni BB80_18;

BB80_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd152, 0;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd356, %rd152;
mov.f64 %fd139, %fd62;
@%p17 bra BB80_5;

ld.global.f64 %fd1, [%rd5];
ld.global.u64 %rd7, [%rd6];
mov.u64 %rd356, %rd7;
mov.f64 %fd139, %fd1;

BB80_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd332, %rd356;
mov.u64 %rd344, %rd332;
add.s32 %r50, %r94, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd355, %rd152;
mov.f64 %fd138, %fd62;
@%p18 bra BB80_7;

ld.global.f64 %fd138, [%rd5+2048];
ld.global.u64 %rd355, [%rd6+2048];

BB80_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd345, %rd355;
add.s32 %r51, %r94, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd354, %rd152;
mov.f64 %fd137, %fd62;
@%p19 bra BB80_9;

ld.global.f64 %fd137, [%rd5+4096];
ld.global.u64 %rd354, [%rd6+4096];

BB80_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd346, %rd354;
add.s32 %r52, %r94, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd353, %rd152;
mov.f64 %fd136, %fd62;
@%p20 bra BB80_11;

ld.global.f64 %fd136, [%rd5+6144];
ld.global.u64 %rd353, [%rd6+6144];

BB80_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd347, %rd353;
add.s32 %r53, %r94, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd352, %rd152;
mov.f64 %fd135, %fd62;
@%p21 bra BB80_13;

ld.global.f64 %fd135, [%rd5+8192];
ld.global.u64 %rd352, [%rd6+8192];

BB80_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd348, %rd352;
add.s32 %r54, %r94, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd351, %rd152;
mov.f64 %fd134, %fd62;
@%p22 bra BB80_15;

ld.global.f64 %fd134, [%rd5+10240];
ld.global.u64 %rd351, [%rd6+10240];

BB80_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd349, %rd351;
add.s32 %r55, %r94, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd350, %rd152;
mov.f64 %fd133, %fd62;
@%p23 bra BB80_18;

ld.global.f64 %fd133, [%rd5+12288];
ld.global.u64 %rd350, [%rd6+12288];

BB80_18:
add.s64 %rd160, %rd148, %rd4;
shl.b64 %rd161, %rd160, 4;
add.s64 %rd34, %rd3, %rd161;
@%p16 bra BB80_32;
bra.uni BB80_19;

BB80_32:
st.global.f64 [%rd34], %fd127;
st.global.u64 [%rd34+8], %rd344;
st.global.f64 [%rd34+4096], %fd128;
st.global.u64 [%rd34+4104], %rd345;
st.global.f64 [%rd34+8192], %fd129;
st.global.u64 [%rd34+8200], %rd346;
st.global.f64 [%rd34+12288], %fd130;
st.global.u64 [%rd34+12296], %rd347;
st.global.f64 [%rd34+16384], %fd131;
st.global.u64 [%rd34+16392], %rd348;
st.global.f64 [%rd34+20480], %fd132;
st.global.u64 [%rd34+20488], %rd349;
bra.uni BB80_33;

BB80_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB80_21;

st.global.f64 [%rd34], %fd127;
st.global.u64 [%rd34+8], %rd344;

BB80_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB80_23;

st.global.f64 [%rd34+4096], %fd128;
st.global.u64 [%rd34+4104], %rd345;

BB80_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB80_25;

st.global.f64 [%rd34+8192], %fd129;
st.global.u64 [%rd34+8200], %rd346;

BB80_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB80_27;

st.global.f64 [%rd34+12288], %fd130;
st.global.u64 [%rd34+12296], %rd347;

BB80_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB80_29;

st.global.f64 [%rd34+16384], %fd131;
st.global.u64 [%rd34+16392], %rd348;

BB80_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB80_31;

st.global.f64 [%rd34+20480], %fd132;
st.global.u64 [%rd34+20488], %rd349;

BB80_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB80_34;

BB80_33:
st.global.f64 [%rd34+24576], %fd133;
st.global.u64 [%rd34+24584], %rd350;

BB80_34:
cvt.u64.u32	%rd162, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd164, %rd148, %rd162;
shl.b64 %rd165, %rd164, 3;
add.s64 %rd37, %rd1, %rd165;
add.s64 %rd38, %rd2, %rd165;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB80_49;
bra.uni BB80_35;

BB80_49:
ld.global.f64 %fd158, [%rd37];
ld.global.u64 %rd375, [%rd38];
ld.global.f64 %fd159, [%rd37+2048];
ld.global.u64 %rd376, [%rd38+2048];
ld.global.f64 %fd160, [%rd37+4096];
ld.global.u64 %rd377, [%rd38+4096];
ld.global.f64 %fd161, [%rd37+6144];
ld.global.u64 %rd378, [%rd38+6144];
ld.global.f64 %fd162, [%rd37+8192];
ld.global.u64 %rd379, [%rd38+8192];
ld.global.f64 %fd163, [%rd37+10240];
ld.global.u64 %rd380, [%rd38+10240];
ld.global.f64 %fd164, [%rd37+12288];
ld.global.u64 %rd381, [%rd38+12288];
bra.uni BB80_50;

BB80_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd166, 0;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd387, %rd166;
mov.f64 %fd170, %fd69;
@%p33 bra BB80_37;

ld.global.f64 %fd28, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd387, %rd39;
mov.f64 %fd170, %fd28;

BB80_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd363, %rd387;
mov.u64 %rd375, %rd363;
add.s32 %r70, %r94, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd386, %rd166;
mov.f64 %fd169, %fd69;
@%p34 bra BB80_39;

ld.global.f64 %fd169, [%rd37+2048];
ld.global.u64 %rd386, [%rd38+2048];

BB80_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd376, %rd386;
add.s32 %r71, %r94, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd385, %rd166;
mov.f64 %fd168, %fd69;
@%p35 bra BB80_41;

ld.global.f64 %fd168, [%rd37+4096];
ld.global.u64 %rd385, [%rd38+4096];

BB80_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd377, %rd385;
add.s32 %r72, %r94, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd384, %rd166;
mov.f64 %fd167, %fd69;
@%p36 bra BB80_43;

ld.global.f64 %fd167, [%rd37+6144];
ld.global.u64 %rd384, [%rd38+6144];

BB80_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd378, %rd384;
add.s32 %r73, %r94, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd383, %rd166;
mov.f64 %fd166, %fd69;
@%p37 bra BB80_45;

ld.global.f64 %fd166, [%rd37+8192];
ld.global.u64 %rd383, [%rd38+8192];

BB80_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd379, %rd383;
add.s32 %r74, %r94, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd382, %rd166;
mov.f64 %fd165, %fd69;
@%p38 bra BB80_47;

ld.global.f64 %fd165, [%rd37+10240];
ld.global.u64 %rd382, [%rd38+10240];

BB80_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd380, %rd382;
add.s32 %r75, %r94, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd381, %rd166;
mov.f64 %fd164, %fd69;
@%p39 bra BB80_50;

ld.global.f64 %fd164, [%rd37+12288];
ld.global.u64 %rd381, [%rd38+12288];

BB80_50:
add.s64 %rd174, %rd148, %rd36;
shl.b64 %rd175, %rd174, 4;
add.s64 %rd66, %rd3, %rd175;
@%p32 bra BB80_64;
bra.uni BB80_51;

BB80_64:
st.global.f64 [%rd66], %fd158;
st.global.u64 [%rd66+8], %rd375;
st.global.f64 [%rd66+4096], %fd159;
st.global.u64 [%rd66+4104], %rd376;
st.global.f64 [%rd66+8192], %fd160;
st.global.u64 [%rd66+8200], %rd377;
st.global.f64 [%rd66+12288], %fd161;
st.global.u64 [%rd66+12296], %rd378;
st.global.f64 [%rd66+16384], %fd162;
st.global.u64 [%rd66+16392], %rd379;
st.global.f64 [%rd66+20480], %fd163;
st.global.u64 [%rd66+20488], %rd380;
bra.uni BB80_65;

BB80_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB80_53;

st.global.f64 [%rd66], %fd158;
st.global.u64 [%rd66+8], %rd375;

BB80_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB80_55;

st.global.f64 [%rd66+4096], %fd159;
st.global.u64 [%rd66+4104], %rd376;

BB80_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB80_57;

st.global.f64 [%rd66+8192], %fd160;
st.global.u64 [%rd66+8200], %rd377;

BB80_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB80_59;

st.global.f64 [%rd66+12288], %fd161;
st.global.u64 [%rd66+12296], %rd378;

BB80_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB80_61;

st.global.f64 [%rd66+16384], %fd162;
st.global.u64 [%rd66+16392], %rd379;

BB80_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB80_63;

st.global.f64 [%rd66+20480], %fd163;
st.global.u64 [%rd66+20488], %rd380;

BB80_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB80_66;

BB80_65:
st.global.f64 [%rd66+24576], %fd164;
st.global.u64 [%rd66+24584], %rd381;

BB80_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB80_69;

add.s32 %r24, %r21, -1;

BB80_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd176, %r85;
add.s64 %rd177, %rd176, %rd36;
cvt.u64.u32	%rd178, %r84;
add.s64 %rd179, %rd178, %rd4;
shl.b64 %rd180, %rd177, 4;
add.s64 %rd181, %rd3, %rd180;
shl.b64 %rd182, %rd179, 4;
add.s64 %rd183, %rd3, %rd182;
ld.global.f64 %fd76, [%rd183];
ld.global.f64 %fd77, [%rd181];
setp.gt.f64	%p50, %fd77, %fd76;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB80_68;

BB80_69:
cvt.u64.u32	%rd185, %r93;
add.s64 %rd67, %rd185, %rd4;
shl.b64 %rd186, %rd67, 4;
add.s64 %rd69, %rd3, %rd186;
mov.u64 %rd402, %rd69;
shl.b64 %rd187, %rd36, 4;
add.s64 %rd70, %rd3, %rd187;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd188, %r87;
add.s64 %rd71, %rd36, %rd188;
shl.b64 %rd189, %rd71, 4;
add.s64 %rd73, %rd3, %rd189;
mov.u64 %rd390, %rd73;
cvt.u64.u32	%rd190, %r13;
add.s64 %rd191, %rd190, %rd4;
add.s64 %rd192, %rd191, %rd35;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd74, %rd3, %rd193;
add.u64 %rd194, %SP, 0;
cvta.to.local.u64 %rd75, %rd194;
mov.u64 %rd388, 0;
mov.pred %p52, 0;
@%p52 bra BB80_71;

BB80_70:
add.s64 %rd195, %rd75, %rd388;
mov.u16 %rs2, 0;
st.local.u8 [%rd195], %rs2;
add.s64 %rd388, %rd388, 1;
setp.lt.u64	%p53, %rd388, 16;
@%p53 bra BB80_70;

BB80_71:
ld.global.f64 %fd78, [%rd69];
ld.global.u64 %rd197, [%rd69+8];
st.local.u64 [%rd75+8], %rd197;
st.local.f64 [%rd75], %fd78;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd78, %rd200;
mov.u64 %rd389, 0;
@%p52 bra BB80_73;

BB80_72:
add.s64 %rd201, %rd78, %rd389;
mov.u16 %rs3, 0;
st.local.u8 [%rd201], %rs3;
add.s64 %rd389, %rd389, 1;
setp.lt.u64	%p55, %rd389, 16;
@%p55 bra BB80_72;

BB80_73:
ld.global.f64 %fd79, [%rd73];
ld.global.u64 %rd202, [%rd73+8];
st.local.u64 [%rd78+8], %rd202;
st.local.f64 [%rd78], %fd79;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd73, %rd74;
@%p57 bra BB80_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd69, %rd70;
@%p59 bra BB80_76;

ld.local.f64 %fd80, [%rd75];
ld.local.f64 %fd81, [%rd78];
setp.leu.f64	%p86, %fd81, %fd80;

BB80_76:
selp.b64	%rd213, %rd75, %rd78, %p86;
ld.local.f64 %fd55, [%rd213];
ld.local.u64 %rd81, [%rd213+8];
@%p86 bra BB80_78;
bra.uni BB80_77;

BB80_78:
add.s64 %rd220, %rd186, %rd3;
add.s64 %rd402, %rd220, 16;
mov.u64 %rd85, %rd402;
ld.global.f64 %fd83, [%rd69+16];
st.local.f64 [%rd75], %fd83;
ld.global.u64 %rd223, [%rd69+24];
st.local.u64 [%rd75+8], %rd223;
mov.u64 %rd401, %rd73;
mov.u64 %rd413, %rd85;
bra.uni BB80_79;

BB80_77:
add.s64 %rd215, %rd189, %rd3;
add.s64 %rd390, %rd215, 16;
mov.u64 %rd83, %rd390;
ld.global.f64 %fd82, [%rd73+16];
st.local.f64 [%rd78], %fd82;
ld.global.u64 %rd218, [%rd73+24];
st.local.u64 [%rd78+8], %rd218;
mov.u64 %rd401, %rd83;
mov.u64 %rd413, %rd69;

BB80_79:
mov.u64 %rd89, %rd413;
mov.u64 %rd87, %rd401;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd390, %rd74;
@%p61 bra BB80_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd402, %rd70;
@%p63 bra BB80_82;

ld.local.f64 %fd84, [%rd75];
ld.local.f64 %fd85, [%rd78];
setp.leu.f64	%p87, %fd85, %fd84;

BB80_82:
selp.b64	%rd232, %rd75, %rd78, %p87;
ld.local.f64 %fd56, [%rd232];
ld.local.u64 %rd90, [%rd232+8];
@%p87 bra BB80_84;
bra.uni BB80_83;

BB80_84:
add.s64 %rd402, %rd402, 16;
add.s64 %rd94, %rd89, 16;
ld.global.f64 %fd87, [%rd89+16];
st.local.f64 [%rd75], %fd87;
ld.global.u64 %rd238, [%rd89+24];
st.local.u64 [%rd75+8], %rd238;
mov.u64 %rd400, %rd87;
mov.u64 %rd412, %rd94;
bra.uni BB80_85;

BB80_83:
add.s64 %rd390, %rd390, 16;
add.s64 %rd92, %rd87, 16;
ld.global.f64 %fd86, [%rd87+16];
st.local.f64 [%rd78], %fd86;
ld.global.u64 %rd235, [%rd87+24];
st.local.u64 [%rd78+8], %rd235;
mov.u64 %rd400, %rd92;
mov.u64 %rd412, %rd89;

BB80_85:
mov.u64 %rd98, %rd412;
mov.u64 %rd96, %rd400;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd390, %rd74;
@%p65 bra BB80_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd402, %rd70;
@%p67 bra BB80_88;

ld.local.f64 %fd88, [%rd75];
ld.local.f64 %fd89, [%rd78];
setp.leu.f64	%p88, %fd89, %fd88;

BB80_88:
selp.b64	%rd247, %rd75, %rd78, %p88;
ld.local.f64 %fd57, [%rd247];
ld.local.u64 %rd99, [%rd247+8];
@%p88 bra BB80_90;
bra.uni BB80_89;

BB80_90:
add.s64 %rd402, %rd402, 16;
add.s64 %rd103, %rd98, 16;
ld.global.f64 %fd91, [%rd98+16];
st.local.f64 [%rd75], %fd91;
ld.global.u64 %rd253, [%rd98+24];
st.local.u64 [%rd75+8], %rd253;
mov.u64 %rd399, %rd96;
mov.u64 %rd411, %rd103;
bra.uni BB80_91;

BB80_89:
add.s64 %rd390, %rd390, 16;
add.s64 %rd101, %rd96, 16;
ld.global.f64 %fd90, [%rd96+16];
st.local.f64 [%rd78], %fd90;
ld.global.u64 %rd250, [%rd96+24];
st.local.u64 [%rd78+8], %rd250;
mov.u64 %rd399, %rd101;
mov.u64 %rd411, %rd98;

BB80_91:
mov.u64 %rd107, %rd411;
mov.u64 %rd105, %rd399;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd390, %rd74;
@%p69 bra BB80_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd402, %rd70;
@%p71 bra BB80_94;

ld.local.f64 %fd92, [%rd75];
ld.local.f64 %fd93, [%rd78];
setp.leu.f64	%p89, %fd93, %fd92;

BB80_94:
selp.b64	%rd262, %rd75, %rd78, %p89;
ld.local.f64 %fd58, [%rd262];
ld.local.u64 %rd108, [%rd262+8];
@%p89 bra BB80_96;
bra.uni BB80_95;

BB80_96:
add.s64 %rd402, %rd402, 16;
add.s64 %rd112, %rd107, 16;
ld.global.f64 %fd95, [%rd107+16];
st.local.f64 [%rd75], %fd95;
ld.global.u64 %rd268, [%rd107+24];
st.local.u64 [%rd75+8], %rd268;
mov.u64 %rd398, %rd105;
mov.u64 %rd410, %rd112;
bra.uni BB80_97;

BB80_95:
add.s64 %rd390, %rd390, 16;
add.s64 %rd110, %rd105, 16;
ld.global.f64 %fd94, [%rd105+16];
st.local.f64 [%rd78], %fd94;
ld.global.u64 %rd265, [%rd105+24];
st.local.u64 [%rd78+8], %rd265;
mov.u64 %rd398, %rd110;
mov.u64 %rd410, %rd107;

BB80_97:
mov.u64 %rd116, %rd410;
mov.u64 %rd114, %rd398;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd390, %rd74;
@%p73 bra BB80_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd402, %rd70;
@%p75 bra BB80_100;

ld.local.f64 %fd96, [%rd75];
ld.local.f64 %fd97, [%rd78];
setp.leu.f64	%p90, %fd97, %fd96;

BB80_100:
selp.b64	%rd277, %rd75, %rd78, %p90;
ld.local.f64 %fd59, [%rd277];
ld.local.u64 %rd117, [%rd277+8];
@%p90 bra BB80_102;
bra.uni BB80_101;

BB80_102:
add.s64 %rd402, %rd402, 16;
add.s64 %rd121, %rd116, 16;
ld.global.f64 %fd99, [%rd116+16];
st.local.f64 [%rd75], %fd99;
ld.global.u64 %rd283, [%rd116+24];
st.local.u64 [%rd75+8], %rd283;
mov.u64 %rd397, %rd114;
mov.u64 %rd409, %rd121;
bra.uni BB80_103;

BB80_101:
add.s64 %rd390, %rd390, 16;
add.s64 %rd119, %rd114, 16;
ld.global.f64 %fd98, [%rd114+16];
st.local.f64 [%rd78], %fd98;
ld.global.u64 %rd280, [%rd114+24];
st.local.u64 [%rd78+8], %rd280;
mov.u64 %rd397, %rd119;
mov.u64 %rd409, %rd116;

BB80_103:
mov.u64 %rd125, %rd409;
mov.u64 %rd123, %rd397;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd390, %rd74;
@%p77 bra BB80_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd402, %rd70;
@%p79 bra BB80_106;

ld.local.f64 %fd100, [%rd75];
ld.local.f64 %fd101, [%rd78];
setp.leu.f64	%p91, %fd101, %fd100;

BB80_106:
selp.b64	%rd292, %rd75, %rd78, %p91;
ld.local.f64 %fd60, [%rd292];
ld.local.u64 %rd126, [%rd292+8];
@%p91 bra BB80_108;
bra.uni BB80_107;

BB80_108:
add.s64 %rd402, %rd402, 16;
add.s64 %rd130, %rd125, 16;
ld.global.f64 %fd103, [%rd125+16];
st.local.f64 [%rd75], %fd103;
ld.global.u64 %rd298, [%rd125+24];
st.local.u64 [%rd75+8], %rd298;
mov.u64 %rd396, %rd123;
mov.u64 %rd408, %rd130;
bra.uni BB80_109;

BB80_107:
add.s64 %rd390, %rd390, 16;
add.s64 %rd128, %rd123, 16;
ld.global.f64 %fd102, [%rd123+16];
st.local.f64 [%rd78], %fd102;
ld.global.u64 %rd295, [%rd123+24];
st.local.u64 [%rd78+8], %rd295;
mov.u64 %rd396, %rd128;
mov.u64 %rd408, %rd125;

BB80_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd390, %rd74;
mov.pred %p92, %p80;
@%p81 bra BB80_112;

setp.ge.u64	%p83, %rd402, %rd70;
mov.pred %p92, %p52;
@%p83 bra BB80_112;

ld.local.f64 %fd104, [%rd75];
ld.local.f64 %fd105, [%rd78];
setp.leu.f64	%p92, %fd105, %fd104;

BB80_112:
selp.b64	%rd307, %rd75, %rd78, %p92;
ld.local.f64 %fd61, [%rd307];
ld.local.u64 %rd135, [%rd307+8];
@%p92 bra BB80_114;
bra.uni BB80_113;

BB80_114:
ld.global.f64 %fd107, [%rd408+16];
st.local.f64 [%rd75], %fd107;
ld.global.u64 %rd313, [%rd408+24];
st.local.u64 [%rd75+8], %rd313;
bra.uni BB80_115;

BB80_113:
ld.global.f64 %fd106, [%rd396+16];
st.local.f64 [%rd78], %fd106;
ld.global.u64 %rd310, [%rd396+24];
st.local.u64 [%rd78+8], %rd310;

BB80_115:
cvta.to.global.u64 %rd136, %rd141;
bar.sync 0;
cvt.u64.u32	%rd314, %r19;
add.s64 %rd315, %rd314, %rd4;
shl.b64 %rd316, %rd315, 4;
add.s64 %rd317, %rd3, %rd316;
st.global.f64 [%rd317], %fd55;
st.global.u64 [%rd317+8], %rd81;
st.global.f64 [%rd317+16], %fd56;
st.global.u64 [%rd317+24], %rd90;
st.global.f64 [%rd317+32], %fd57;
st.global.u64 [%rd317+40], %rd99;
st.global.f64 [%rd317+48], %fd58;
st.global.u64 [%rd317+56], %rd108;
st.global.f64 [%rd317+64], %fd59;
st.global.u64 [%rd317+72], %rd117;
st.global.f64 [%rd317+80], %fd60;
st.global.u64 [%rd317+88], %rd126;
st.global.f64 [%rd317+96], %fd61;
st.global.u64 [%rd317+104], %rd135;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd137, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB80_117;

BB80_116:
cvt.u64.u32	%rd318, %r94;
add.s64 %rd319, %rd318, %rd137;
add.s64 %rd320, %rd318, %rd4;
shl.b64 %rd321, %rd320, 4;
add.s64 %rd322, %rd3, %rd321;
ld.global.f64 %fd108, [%rd322];
shl.b64 %rd323, %rd319, 4;
add.s64 %rd324, %rd136, %rd323;
st.global.f64 [%rd324], %fd108;
ld.global.u64 %rd325, [%rd322+8];
st.global.u64 [%rd324+8], %rd325;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB80_116;

BB80_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot81[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<102>;
.reg .f64 %fd<171>;
.reg .b64 %rd<419>;


mov.u64 %rd418, __local_depot81;
cvta.local.u64 %SP, %rd418;
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+32];
ld.param.u64 %rd133, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+16];
ld.param.u64 %rd132, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd132;
cvta.to.global.u64 %rd2, %rd133;
cvta.to.global.u64 %rd136, %rd134;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd137, %r34, 4;
add.s64 %rd138, %rd136, %rd137;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd138];
ld.global.u32 %r36, [%rd138+4];
add.s32 %r37, %r3, %r36;
min.s32 %r98, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r97, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB81_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r98, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r97, %r48, %r5;

BB81_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r97, %r7;
sub.s32 %r14, %r98, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r101, %tid.x;
cvt.u64.u32	%rd139, %r101;
cvt.u64.u32	%rd140, %r49;
add.s64 %rd141, %rd139, %rd140;
shl.b64 %rd142, %rd141, 3;
add.s64 %rd3, %rd1, %rd142;
add.s64 %rd4, %rd2, %rd142;
@%p16 bra BB81_17;
bra.uni BB81_3;

BB81_17:
ld.global.f64 %fd127, [%rd3];
ld.global.u64 %rd350, [%rd4];
ld.global.f64 %fd128, [%rd3+2048];
ld.global.u64 %rd351, [%rd4+2048];
ld.global.f64 %fd129, [%rd3+4096];
ld.global.u64 %rd352, [%rd4+4096];
ld.global.f64 %fd130, [%rd3+6144];
ld.global.u64 %rd353, [%rd4+6144];
ld.global.f64 %fd131, [%rd3+8192];
ld.global.u64 %rd354, [%rd4+8192];
ld.global.f64 %fd132, [%rd3+10240];
ld.global.u64 %rd355, [%rd4+10240];
ld.global.f64 %fd133, [%rd3+12288];
ld.global.u64 %rd356, [%rd4+12288];
bra.uni BB81_18;

BB81_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd143, 0;
setp.ge.u32	%p17, %r101, %r14;
mov.u64 %rd362, %rd143;
mov.f64 %fd139, %fd62;
@%p17 bra BB81_5;

ld.global.f64 %fd1, [%rd3];
ld.global.u64 %rd5, [%rd4];
mov.u64 %rd362, %rd5;
mov.f64 %fd139, %fd1;

BB81_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd338, %rd362;
mov.u64 %rd350, %rd338;
add.s32 %r50, %r101, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd361, %rd143;
mov.f64 %fd138, %fd62;
@%p18 bra BB81_7;

ld.global.f64 %fd138, [%rd3+2048];
ld.global.u64 %rd361, [%rd4+2048];

BB81_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd351, %rd361;
add.s32 %r51, %r101, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd360, %rd143;
mov.f64 %fd137, %fd62;
@%p19 bra BB81_9;

ld.global.f64 %fd137, [%rd3+4096];
ld.global.u64 %rd360, [%rd4+4096];

BB81_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd352, %rd360;
add.s32 %r52, %r101, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd359, %rd143;
mov.f64 %fd136, %fd62;
@%p20 bra BB81_11;

ld.global.f64 %fd136, [%rd3+6144];
ld.global.u64 %rd359, [%rd4+6144];

BB81_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd353, %rd359;
add.s32 %r53, %r101, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd358, %rd143;
mov.f64 %fd135, %fd62;
@%p21 bra BB81_13;

ld.global.f64 %fd135, [%rd3+8192];
ld.global.u64 %rd358, [%rd4+8192];

BB81_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd354, %rd358;
add.s32 %r54, %r101, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd357, %rd143;
mov.f64 %fd134, %fd62;
@%p22 bra BB81_15;

ld.global.f64 %fd134, [%rd3+10240];
ld.global.u64 %rd357, [%rd4+10240];

BB81_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd355, %rd357;
add.s32 %r55, %r101, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd356, %rd143;
mov.f64 %fd133, %fd62;
@%p23 bra BB81_18;

ld.global.f64 %fd133, [%rd3+12288];
ld.global.u64 %rd356, [%rd4+12288];

BB81_18:
@%p16 bra BB81_33;
bra.uni BB81_19;

BB81_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd171, %r76, 16;
mov.u64 %rd172, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd173, %rd172, %rd171;
st.shared.f64 [%rd173], %fd127;
st.shared.u64 [%rd173+8], %rd350;
st.shared.f64 [%rd173+4096], %fd128;
st.shared.u64 [%rd173+4104], %rd351;
st.shared.f64 [%rd173+8192], %fd129;
st.shared.u64 [%rd173+8200], %rd352;
st.shared.f64 [%rd173+12288], %fd130;
st.shared.u64 [%rd173+12296], %rd353;
st.shared.f64 [%rd173+16384], %fd131;
st.shared.u64 [%rd173+16392], %rd354;
st.shared.f64 [%rd173+20480], %fd132;
st.shared.u64 [%rd173+20488], %rd355;
st.shared.f64 [%rd173+24576], %fd133;
st.shared.u64 [%rd173+24584], %rd356;
bra.uni BB81_34;

BB81_19:
setp.ge.u32	%p25, %r101, %r14;
@%p25 bra BB81_21;

mul.wide.u32 %rd150, %r101, 16;
mov.u64 %rd151, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd152, %rd151, %rd150;
st.shared.f64 [%rd152], %fd127;
st.shared.u64 [%rd152+8], %rd350;

BB81_21:
add.s32 %r59, %r101, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB81_23;

mul.wide.u32 %rd153, %r101, 16;
mov.u64 %rd154, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd155, %rd154, %rd153;
st.shared.f64 [%rd155+4096], %fd128;
st.shared.u64 [%rd155+4104], %rd351;

BB81_23:
add.s32 %r62, %r101, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB81_25;

mul.wide.u32 %rd156, %r101, 16;
mov.u64 %rd157, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd158, %rd157, %rd156;
st.shared.f64 [%rd158+8192], %fd129;
st.shared.u64 [%rd158+8200], %rd352;

BB81_25:
add.s32 %r65, %r101, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB81_27;

mul.wide.u32 %rd159, %r101, 16;
mov.u64 %rd160, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd161, %rd160, %rd159;
st.shared.f64 [%rd161+12288], %fd130;
st.shared.u64 [%rd161+12296], %rd353;

BB81_27:
add.s32 %r68, %r101, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB81_29;

mul.wide.u32 %rd162, %r101, 16;
mov.u64 %rd163, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd164, %rd163, %rd162;
st.shared.f64 [%rd164+16384], %fd131;
st.shared.u64 [%rd164+16392], %rd354;

BB81_29:
add.s32 %r71, %r101, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB81_31;

mul.wide.u32 %rd165, %r101, 16;
mov.u64 %rd166, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd167, %rd166, %rd165;
st.shared.f64 [%rd167+20480], %fd132;
st.shared.u64 [%rd167+20488], %rd355;

BB81_31:
add.s32 %r74, %r101, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB81_34;

mul.wide.u32 %rd168, %r101, 16;
mov.u64 %rd169, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd170, %rd169, %rd168;
st.shared.f64 [%rd170+24576], %fd133;
st.shared.u64 [%rd170+24584], %rd356;

BB81_34:
cvt.u64.u32	%rd174, %r7;
cvt.u64.u32	%rd32, %r14;
add.s64 %rd176, %rd139, %rd174;
shl.b64 %rd177, %rd176, 3;
add.s64 %rd33, %rd1, %rd177;
add.s64 %rd34, %rd2, %rd177;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB81_49;
bra.uni BB81_35;

BB81_49:
ld.global.f64 %fd158, [%rd33];
ld.global.u64 %rd381, [%rd34];
ld.global.f64 %fd159, [%rd33+2048];
ld.global.u64 %rd382, [%rd34+2048];
ld.global.f64 %fd160, [%rd33+4096];
ld.global.u64 %rd383, [%rd34+4096];
ld.global.f64 %fd161, [%rd33+6144];
ld.global.u64 %rd384, [%rd34+6144];
ld.global.f64 %fd162, [%rd33+8192];
ld.global.u64 %rd385, [%rd34+8192];
ld.global.f64 %fd163, [%rd33+10240];
ld.global.u64 %rd386, [%rd34+10240];
ld.global.f64 %fd164, [%rd33+12288];
ld.global.u64 %rd387, [%rd34+12288];
bra.uni BB81_50;

BB81_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd178, 0;
setp.ge.u32	%p33, %r101, %r13;
mov.u64 %rd393, %rd178;
mov.f64 %fd170, %fd69;
@%p33 bra BB81_37;

ld.global.f64 %fd28, [%rd33];
ld.global.u64 %rd35, [%rd34];
mov.u64 %rd393, %rd35;
mov.f64 %fd170, %fd28;

BB81_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd369, %rd393;
mov.u64 %rd381, %rd369;
add.s32 %r77, %r101, 256;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd392, %rd178;
mov.f64 %fd169, %fd69;
@%p34 bra BB81_39;

ld.global.f64 %fd169, [%rd33+2048];
ld.global.u64 %rd392, [%rd34+2048];

BB81_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd382, %rd392;
add.s32 %r78, %r101, 512;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd391, %rd178;
mov.f64 %fd168, %fd69;
@%p35 bra BB81_41;

ld.global.f64 %fd168, [%rd33+4096];
ld.global.u64 %rd391, [%rd34+4096];

BB81_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd383, %rd391;
add.s32 %r79, %r101, 768;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd390, %rd178;
mov.f64 %fd167, %fd69;
@%p36 bra BB81_43;

ld.global.f64 %fd167, [%rd33+6144];
ld.global.u64 %rd390, [%rd34+6144];

BB81_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd384, %rd390;
add.s32 %r80, %r101, 1024;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd389, %rd178;
mov.f64 %fd166, %fd69;
@%p37 bra BB81_45;

ld.global.f64 %fd166, [%rd33+8192];
ld.global.u64 %rd389, [%rd34+8192];

BB81_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd385, %rd389;
add.s32 %r81, %r101, 1280;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd388, %rd178;
mov.f64 %fd165, %fd69;
@%p38 bra BB81_47;

ld.global.f64 %fd165, [%rd33+10240];
ld.global.u64 %rd388, [%rd34+10240];

BB81_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd386, %rd388;
add.s32 %r82, %r101, 1536;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd387, %rd178;
mov.f64 %fd164, %fd69;
@%p39 bra BB81_50;

ld.global.f64 %fd164, [%rd33+12288];
ld.global.u64 %rd387, [%rd34+12288];

BB81_50:
add.s64 %rd186, %rd139, %rd32;
shl.b64 %rd187, %rd186, 4;
mov.u64 %rd188, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd62, %rd188, %rd187;
@%p32 bra BB81_64;
bra.uni BB81_51;

BB81_64:
st.shared.f64 [%rd62], %fd158;
st.shared.u64 [%rd62+8], %rd381;
st.shared.f64 [%rd62+4096], %fd159;
st.shared.u64 [%rd62+4104], %rd382;
st.shared.f64 [%rd62+8192], %fd160;
st.shared.u64 [%rd62+8200], %rd383;
st.shared.f64 [%rd62+12288], %fd161;
st.shared.u64 [%rd62+12296], %rd384;
st.shared.f64 [%rd62+16384], %fd162;
st.shared.u64 [%rd62+16392], %rd385;
st.shared.f64 [%rd62+20480], %fd163;
st.shared.u64 [%rd62+20488], %rd386;
bra.uni BB81_65;

BB81_51:
setp.ge.u32	%p41, %r101, %r13;
@%p41 bra BB81_53;

st.shared.f64 [%rd62], %fd158;
st.shared.u64 [%rd62+8], %rd381;

BB81_53:
add.s32 %r83, %r101, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB81_55;

st.shared.f64 [%rd62+4096], %fd159;
st.shared.u64 [%rd62+4104], %rd382;

BB81_55:
add.s32 %r84, %r101, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB81_57;

st.shared.f64 [%rd62+8192], %fd160;
st.shared.u64 [%rd62+8200], %rd383;

BB81_57:
add.s32 %r85, %r101, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB81_59;

st.shared.f64 [%rd62+12288], %fd161;
st.shared.u64 [%rd62+12296], %rd384;

BB81_59:
add.s32 %r86, %r101, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB81_61;

st.shared.f64 [%rd62+16384], %fd162;
st.shared.u64 [%rd62+16392], %rd385;

BB81_61:
add.s32 %r87, %r101, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB81_63;

st.shared.f64 [%rd62+20480], %fd163;
st.shared.u64 [%rd62+20488], %rd386;

BB81_63:
add.s32 %r88, %r101, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB81_66;

BB81_65:
st.shared.f64 [%rd62+24576], %fd164;
st.shared.u64 [%rd62+24584], %rd387;

BB81_66:
bar.sync 0;
mul.lo.s32 %r19, %r101, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r89, %r21, %r13;
selp.b32	%r100, 0, %r89, %p48;
min.u32 %r99, %r14, %r21;
setp.ge.u32	%p49, %r100, %r99;
@%p49 bra BB81_69;

add.s32 %r24, %r21, -1;

BB81_68:
add.s32 %r90, %r99, %r100;
shr.u32 %r91, %r90, 1;
sub.s32 %r92, %r24, %r91;
cvt.u64.u32	%rd189, %r92;
add.s64 %rd190, %rd189, %rd32;
shl.b64 %rd191, %rd190, 4;
add.s64 %rd193, %rd188, %rd191;
mul.wide.u32 %rd194, %r91, 16;
add.s64 %rd195, %rd188, %rd194;
ld.shared.f64 %fd76, [%rd195];
ld.shared.f64 %fd77, [%rd193];
setp.gt.f64	%p50, %fd77, %fd76;
add.s32 %r93, %r91, 1;
selp.b32	%r100, %r100, %r93, %p50;
selp.b32	%r99, %r91, %r99, %p50;
setp.lt.u32	%p51, %r100, %r99;
@%p51 bra BB81_68;

BB81_69:
cvt.u64.u32	%rd63, %r100;
mul.wide.u32 %rd196, %r100, 16;
add.s64 %rd66, %rd188, %rd196;
mov.u64 %rd406, %rd66;
shl.b64 %rd198, %rd32, 4;
add.s64 %rd67, %rd188, %rd198;
sub.s32 %r94, %r21, %r100;
cvt.u64.u32	%rd199, %r94;
add.s64 %rd68, %rd199, %rd32;
shl.b64 %rd200, %rd68, 4;
add.s64 %rd71, %rd188, %rd200;
mov.u64 %rd394, %rd71;
cvt.u64.u32	%rd201, %r13;
add.s64 %rd202, %rd32, %rd201;
shl.b64 %rd203, %rd202, 4;
add.s64 %rd72, %rd188, %rd203;
ld.shared.f64 %fd78, [%rd66];
ld.shared.u64 %rd204, [%rd66+8];
add.u64 %rd205, %SP, 0;
cvta.to.local.u64 %rd206, %rd205;
st.local.u64 [%rd206+8], %rd204;
st.local.f64 [%rd206], %fd78;
ld.shared.f64 %fd79, [%rd71];
ld.shared.u64 %rd207, [%rd71+8];
add.u64 %rd208, %SP, 16;
cvta.to.local.u64 %rd209, %rd208;
st.local.u64 [%rd209+8], %rd207;
st.local.f64 [%rd209], %fd79;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd71, %rd72;
@%p53 bra BB81_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd66, %rd67;
@%p55 bra BB81_72;

ld.local.f64 %fd80, [%rd206];
ld.local.f64 %fd81, [%rd209];
setp.leu.f64	%p82, %fd81, %fd80;

BB81_72:
selp.b64	%rd218, %rd206, %rd209, %p82;
ld.local.f64 %fd55, [%rd218];
ld.local.u64 %rd73, [%rd218+8];
@%p82 bra BB81_74;
bra.uni BB81_73;

BB81_74:
mov.u64 %rd405, %rd71;
shl.b64 %rd225, %rd63, 4;
add.s64 %rd227, %rd225, %rd188;
add.s64 %rd406, %rd227, 16;
mov.u64 %rd417, %rd406;
ld.shared.f64 %fd83, [%rd66+16];
ld.shared.u64 %rd230, [%rd66+24];
st.local.f64 [%rd206], %fd83;
st.local.u64 [%rd206+8], %rd230;
bra.uni BB81_75;

BB81_73:
mov.u64 %rd417, %rd66;
add.s64 %rd221, %rd200, %rd188;
add.s64 %rd394, %rd221, 16;
mov.u64 %rd405, %rd394;
ld.shared.f64 %fd82, [%rd71+16];
ld.shared.u64 %rd224, [%rd71+24];
st.local.f64 [%rd209], %fd82;
st.local.u64 [%rd209+8], %rd224;

BB81_75:
mov.u64 %rd83, %rd417;
mov.u64 %rd81, %rd405;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd394, %rd72;
@%p57 bra BB81_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd406, %rd67;
@%p59 bra BB81_78;

ld.local.f64 %fd84, [%rd206];
ld.local.f64 %fd85, [%rd209];
setp.leu.f64	%p83, %fd85, %fd84;

BB81_78:
selp.b64	%rd239, %rd206, %rd209, %p83;
ld.local.f64 %fd56, [%rd239];
ld.local.u64 %rd84, [%rd239+8];
@%p83 bra BB81_80;
bra.uni BB81_79;

BB81_80:
add.s64 %rd406, %rd406, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.f64 %fd87, [%rd83+16];
ld.shared.u64 %rd245, [%rd83+24];
st.local.f64 [%rd206], %fd87;
st.local.u64 [%rd206+8], %rd245;
mov.u64 %rd404, %rd81;
mov.u64 %rd416, %rd88;
bra.uni BB81_81;

BB81_79:
add.s64 %rd394, %rd394, 16;
add.s64 %rd86, %rd81, 16;
ld.shared.f64 %fd86, [%rd81+16];
ld.shared.u64 %rd242, [%rd81+24];
st.local.f64 [%rd209], %fd86;
st.local.u64 [%rd209+8], %rd242;
mov.u64 %rd404, %rd86;
mov.u64 %rd416, %rd83;

BB81_81:
mov.u64 %rd92, %rd416;
mov.u64 %rd90, %rd404;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd394, %rd72;
@%p61 bra BB81_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd406, %rd67;
@%p63 bra BB81_84;

ld.local.f64 %fd88, [%rd206];
ld.local.f64 %fd89, [%rd209];
setp.leu.f64	%p84, %fd89, %fd88;

BB81_84:
selp.b64	%rd254, %rd206, %rd209, %p84;
ld.local.f64 %fd57, [%rd254];
ld.local.u64 %rd93, [%rd254+8];
@%p84 bra BB81_86;
bra.uni BB81_85;

BB81_86:
add.s64 %rd406, %rd406, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.f64 %fd91, [%rd92+16];
st.local.f64 [%rd206], %fd91;
ld.shared.u64 %rd260, [%rd92+24];
st.local.u64 [%rd206+8], %rd260;
mov.u64 %rd403, %rd90;
mov.u64 %rd415, %rd97;
bra.uni BB81_87;

BB81_85:
add.s64 %rd394, %rd394, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.f64 %fd90, [%rd90+16];
st.local.f64 [%rd209], %fd90;
ld.shared.u64 %rd257, [%rd90+24];
st.local.u64 [%rd209+8], %rd257;
mov.u64 %rd403, %rd95;
mov.u64 %rd415, %rd92;

BB81_87:
mov.u64 %rd101, %rd415;
mov.u64 %rd99, %rd403;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd394, %rd72;
@%p65 bra BB81_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd406, %rd67;
@%p67 bra BB81_90;

ld.local.f64 %fd92, [%rd206];
ld.local.f64 %fd93, [%rd209];
setp.leu.f64	%p85, %fd93, %fd92;

BB81_90:
selp.b64	%rd269, %rd206, %rd209, %p85;
ld.local.f64 %fd58, [%rd269];
ld.local.u64 %rd102, [%rd269+8];
@%p85 bra BB81_92;
bra.uni BB81_91;

BB81_92:
add.s64 %rd406, %rd406, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.f64 %fd95, [%rd101+16];
st.local.f64 [%rd206], %fd95;
ld.shared.u64 %rd275, [%rd101+24];
st.local.u64 [%rd206+8], %rd275;
mov.u64 %rd402, %rd99;
mov.u64 %rd414, %rd106;
bra.uni BB81_93;

BB81_91:
add.s64 %rd394, %rd394, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.f64 %fd94, [%rd99+16];
st.local.f64 [%rd209], %fd94;
ld.shared.u64 %rd272, [%rd99+24];
st.local.u64 [%rd209+8], %rd272;
mov.u64 %rd402, %rd104;
mov.u64 %rd414, %rd101;

BB81_93:
mov.u64 %rd110, %rd414;
mov.u64 %rd108, %rd402;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd394, %rd72;
@%p69 bra BB81_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd406, %rd67;
@%p71 bra BB81_96;

ld.local.f64 %fd96, [%rd206];
ld.local.f64 %fd97, [%rd209];
setp.leu.f64	%p86, %fd97, %fd96;

BB81_96:
selp.b64	%rd284, %rd206, %rd209, %p86;
ld.local.f64 %fd59, [%rd284];
ld.local.u64 %rd111, [%rd284+8];
@%p86 bra BB81_98;
bra.uni BB81_97;

BB81_98:
add.s64 %rd406, %rd406, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.f64 %fd99, [%rd110+16];
st.local.f64 [%rd206], %fd99;
ld.shared.u64 %rd290, [%rd110+24];
st.local.u64 [%rd206+8], %rd290;
mov.u64 %rd401, %rd108;
mov.u64 %rd413, %rd115;
bra.uni BB81_99;

BB81_97:
add.s64 %rd394, %rd394, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.f64 %fd98, [%rd108+16];
st.local.f64 [%rd209], %fd98;
ld.shared.u64 %rd287, [%rd108+24];
st.local.u64 [%rd209+8], %rd287;
mov.u64 %rd401, %rd113;
mov.u64 %rd413, %rd110;

BB81_99:
mov.u64 %rd119, %rd413;
mov.u64 %rd117, %rd401;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd394, %rd72;
@%p73 bra BB81_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd406, %rd67;
@%p75 bra BB81_102;

ld.local.f64 %fd100, [%rd206];
ld.local.f64 %fd101, [%rd209];
setp.leu.f64	%p87, %fd101, %fd100;

BB81_102:
selp.b64	%rd299, %rd206, %rd209, %p87;
ld.local.f64 %fd60, [%rd299];
ld.local.u64 %rd120, [%rd299+8];
@%p87 bra BB81_104;
bra.uni BB81_103;

BB81_104:
add.s64 %rd406, %rd406, 16;
add.s64 %rd124, %rd119, 16;
ld.shared.f64 %fd103, [%rd119+16];
st.local.f64 [%rd206], %fd103;
ld.shared.u64 %rd305, [%rd119+24];
st.local.u64 [%rd206+8], %rd305;
mov.u64 %rd400, %rd117;
mov.u64 %rd412, %rd124;
bra.uni BB81_105;

BB81_103:
add.s64 %rd394, %rd394, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.f64 %fd102, [%rd117+16];
st.local.f64 [%rd209], %fd102;
ld.shared.u64 %rd302, [%rd117+24];
st.local.u64 [%rd209+8], %rd302;
mov.u64 %rd400, %rd122;
mov.u64 %rd412, %rd119;

BB81_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd394, %rd72;
@%p77 bra BB81_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd406, %rd67;
@%p79 bra BB81_108;

ld.local.f64 %fd104, [%rd206];
ld.local.f64 %fd105, [%rd209];
setp.leu.f64	%p88, %fd105, %fd104;

BB81_108:
selp.b64	%rd314, %rd206, %rd209, %p88;
ld.local.f64 %fd61, [%rd314];
ld.local.u64 %rd129, [%rd314+8];
@%p88 bra BB81_110;
bra.uni BB81_109;

BB81_110:
ld.shared.f64 %fd107, [%rd412+16];
st.local.f64 [%rd206], %fd107;
ld.shared.u64 %rd320, [%rd412+24];
st.local.u64 [%rd206+8], %rd320;
bra.uni BB81_111;

BB81_109:
ld.shared.f64 %fd106, [%rd400+16];
st.local.f64 [%rd209], %fd106;
ld.shared.u64 %rd317, [%rd400+24];
st.local.u64 [%rd209+8], %rd317;

BB81_111:
cvta.to.global.u64 %rd130, %rd135;
bar.sync 0;
mul.wide.u32 %rd321, %r19, 16;
add.s64 %rd323, %rd188, %rd321;
st.shared.f64 [%rd323], %fd55;
st.shared.u64 [%rd323+8], %rd73;
st.shared.f64 [%rd323+16], %fd56;
st.shared.u64 [%rd323+24], %rd84;
st.shared.f64 [%rd323+32], %fd57;
st.shared.u64 [%rd323+40], %rd93;
st.shared.f64 [%rd323+48], %fd58;
st.shared.u64 [%rd323+56], %rd102;
st.shared.f64 [%rd323+64], %fd59;
st.shared.u64 [%rd323+72], %rd111;
st.shared.f64 [%rd323+80], %fd60;
st.shared.u64 [%rd323+88], %rd120;
st.shared.f64 [%rd323+96], %fd61;
st.shared.u64 [%rd323+104], %rd129;
bar.sync 0;
mul.lo.s32 %r96, %r34, 1792;
cvt.u64.u32	%rd131, %r96;
setp.ge.u32	%p80, %r101, %r20;
@%p80 bra BB81_113;

BB81_112:
cvt.u64.u32	%rd324, %r101;
add.s64 %rd325, %rd324, %rd131;
mul.wide.u32 %rd326, %r101, 16;
add.s64 %rd328, %rd188, %rd326;
ld.shared.f64 %fd108, [%rd328];
shl.b64 %rd329, %rd325, 4;
add.s64 %rd330, %rd130, %rd329;
ld.shared.u64 %rd331, [%rd328+8];
st.global.f64 [%rd330], %fd108;
st.global.u64 [%rd330+8], %rd331;
add.s32 %r101, %r101, 256;
setp.lt.u32	%p81, %r101, %r20;
@%p81 bra BB81_112;

BB81_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot82[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .f64 %fd<171>;
.reg .b64 %rd<434>;


mov.u64 %rd433, __local_depot82;
cvta.local.u64 %SP, %rd433;
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd134;
cvta.to.global.u64 %rd140, %rd135;
cvta.to.global.u64 %rd2, %rd139;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd141, %r34;
mul.lo.s64 %rd3, %rd141, %rd138;
mul.wide.u32 %rd142, %r34, 4;
add.s64 %rd143, %rd140, %rd142;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd143];
ld.global.u32 %r36, [%rd143+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB82_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB82_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd144, %r94;
cvt.u64.u32	%rd145, %r49;
add.s64 %rd146, %rd144, %rd145;
shl.b64 %rd147, %rd146, 4;
add.s64 %rd4, %rd1, %rd147;
@%p16 bra BB82_17;
bra.uni BB82_3;

BB82_17:
ld.global.f64 %fd127, [%rd4];
ld.global.u64 %rd341, [%rd4+8];
ld.global.f64 %fd128, [%rd4+4096];
ld.global.u64 %rd342, [%rd4+4104];
ld.global.f64 %fd129, [%rd4+8192];
ld.global.u64 %rd343, [%rd4+8200];
ld.global.f64 %fd130, [%rd4+12288];
ld.global.u64 %rd344, [%rd4+12296];
ld.global.f64 %fd131, [%rd4+16384];
ld.global.u64 %rd345, [%rd4+16392];
ld.global.f64 %fd132, [%rd4+20480];
ld.global.u64 %rd346, [%rd4+20488];
ld.global.f64 %fd133, [%rd4+24576];
ld.global.u64 %rd347, [%rd4+24584];
bra.uni BB82_18;

BB82_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd148, 0;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd353, %rd148;
mov.f64 %fd139, %fd62;
@%p17 bra BB82_5;

ld.global.f64 %fd1, [%rd4];
ld.global.u64 %rd5, [%rd4+8];
mov.u64 %rd353, %rd5;
mov.f64 %fd139, %fd1;

BB82_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd329, %rd353;
mov.u64 %rd341, %rd329;
add.s32 %r50, %r94, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd352, %rd148;
mov.f64 %fd138, %fd62;
@%p18 bra BB82_7;

ld.global.f64 %fd138, [%rd4+4096];
ld.global.u64 %rd352, [%rd4+4104];

BB82_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd342, %rd352;
add.s32 %r51, %r94, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd351, %rd148;
mov.f64 %fd137, %fd62;
@%p19 bra BB82_9;

ld.global.f64 %fd137, [%rd4+8192];
ld.global.u64 %rd351, [%rd4+8200];

BB82_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd343, %rd351;
add.s32 %r52, %r94, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd350, %rd148;
mov.f64 %fd136, %fd62;
@%p20 bra BB82_11;

ld.global.f64 %fd136, [%rd4+12288];
ld.global.u64 %rd350, [%rd4+12296];

BB82_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd344, %rd350;
add.s32 %r53, %r94, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd349, %rd148;
mov.f64 %fd135, %fd62;
@%p21 bra BB82_13;

ld.global.f64 %fd135, [%rd4+16384];
ld.global.u64 %rd349, [%rd4+16392];

BB82_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd345, %rd349;
add.s32 %r54, %r94, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd348, %rd148;
mov.f64 %fd134, %fd62;
@%p22 bra BB82_15;

ld.global.f64 %fd134, [%rd4+20480];
ld.global.u64 %rd348, [%rd4+20488];

BB82_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd346, %rd348;
add.s32 %r55, %r94, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd347, %rd148;
mov.f64 %fd133, %fd62;
@%p23 bra BB82_18;

ld.global.f64 %fd133, [%rd4+24576];
ld.global.u64 %rd347, [%rd4+24584];

BB82_18:
add.s64 %rd156, %rd144, %rd3;
shl.b64 %rd157, %rd156, 4;
add.s64 %rd32, %rd2, %rd157;
@%p16 bra BB82_32;
bra.uni BB82_19;

BB82_32:
st.global.f64 [%rd32], %fd127;
st.global.u64 [%rd32+8], %rd341;
st.global.f64 [%rd32+4096], %fd128;
st.global.u64 [%rd32+4104], %rd342;
st.global.f64 [%rd32+8192], %fd129;
st.global.u64 [%rd32+8200], %rd343;
st.global.f64 [%rd32+12288], %fd130;
st.global.u64 [%rd32+12296], %rd344;
st.global.f64 [%rd32+16384], %fd131;
st.global.u64 [%rd32+16392], %rd345;
st.global.f64 [%rd32+20480], %fd132;
st.global.u64 [%rd32+20488], %rd346;
bra.uni BB82_33;

BB82_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB82_21;

st.global.f64 [%rd32], %fd127;
st.global.u64 [%rd32+8], %rd341;

BB82_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB82_23;

st.global.f64 [%rd32+4096], %fd128;
st.global.u64 [%rd32+4104], %rd342;

BB82_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB82_25;

st.global.f64 [%rd32+8192], %fd129;
st.global.u64 [%rd32+8200], %rd343;

BB82_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB82_27;

st.global.f64 [%rd32+12288], %fd130;
st.global.u64 [%rd32+12296], %rd344;

BB82_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB82_29;

st.global.f64 [%rd32+16384], %fd131;
st.global.u64 [%rd32+16392], %rd345;

BB82_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB82_31;

st.global.f64 [%rd32+20480], %fd132;
st.global.u64 [%rd32+20488], %rd346;

BB82_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB82_34;

BB82_33:
st.global.f64 [%rd32+24576], %fd133;
st.global.u64 [%rd32+24584], %rd347;

BB82_34:
cvt.u64.u32	%rd158, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd160, %rd144, %rd158;
shl.b64 %rd161, %rd160, 4;
add.s64 %rd35, %rd1, %rd161;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB82_49;
bra.uni BB82_35;

BB82_49:
ld.global.f64 %fd158, [%rd35];
ld.global.u64 %rd372, [%rd35+8];
ld.global.f64 %fd159, [%rd35+4096];
ld.global.u64 %rd373, [%rd35+4104];
ld.global.f64 %fd160, [%rd35+8192];
ld.global.u64 %rd374, [%rd35+8200];
ld.global.f64 %fd161, [%rd35+12288];
ld.global.u64 %rd375, [%rd35+12296];
ld.global.f64 %fd162, [%rd35+16384];
ld.global.u64 %rd376, [%rd35+16392];
ld.global.f64 %fd163, [%rd35+20480];
ld.global.u64 %rd377, [%rd35+20488];
ld.global.f64 %fd164, [%rd35+24576];
ld.global.u64 %rd378, [%rd35+24584];
bra.uni BB82_50;

BB82_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd162, 0;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd384, %rd162;
mov.f64 %fd170, %fd69;
@%p33 bra BB82_37;

ld.global.f64 %fd28, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd384, %rd36;
mov.f64 %fd170, %fd28;

BB82_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd360, %rd384;
mov.u64 %rd372, %rd360;
add.s32 %r70, %r94, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd383, %rd162;
mov.f64 %fd169, %fd69;
@%p34 bra BB82_39;

ld.global.f64 %fd169, [%rd35+4096];
ld.global.u64 %rd383, [%rd35+4104];

BB82_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd373, %rd383;
add.s32 %r71, %r94, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd382, %rd162;
mov.f64 %fd168, %fd69;
@%p35 bra BB82_41;

ld.global.f64 %fd168, [%rd35+8192];
ld.global.u64 %rd382, [%rd35+8200];

BB82_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd374, %rd382;
add.s32 %r72, %r94, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd381, %rd162;
mov.f64 %fd167, %fd69;
@%p36 bra BB82_43;

ld.global.f64 %fd167, [%rd35+12288];
ld.global.u64 %rd381, [%rd35+12296];

BB82_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd375, %rd381;
add.s32 %r73, %r94, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd380, %rd162;
mov.f64 %fd166, %fd69;
@%p37 bra BB82_45;

ld.global.f64 %fd166, [%rd35+16384];
ld.global.u64 %rd380, [%rd35+16392];

BB82_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd376, %rd380;
add.s32 %r74, %r94, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd379, %rd162;
mov.f64 %fd165, %fd69;
@%p38 bra BB82_47;

ld.global.f64 %fd165, [%rd35+20480];
ld.global.u64 %rd379, [%rd35+20488];

BB82_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd377, %rd379;
add.s32 %r75, %r94, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd378, %rd162;
mov.f64 %fd164, %fd69;
@%p39 bra BB82_50;

ld.global.f64 %fd164, [%rd35+24576];
ld.global.u64 %rd378, [%rd35+24584];

BB82_50:
add.s64 %rd170, %rd144, %rd34;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd63, %rd2, %rd171;
@%p32 bra BB82_64;
bra.uni BB82_51;

BB82_64:
st.global.f64 [%rd63], %fd158;
st.global.u64 [%rd63+8], %rd372;
st.global.f64 [%rd63+4096], %fd159;
st.global.u64 [%rd63+4104], %rd373;
st.global.f64 [%rd63+8192], %fd160;
st.global.u64 [%rd63+8200], %rd374;
st.global.f64 [%rd63+12288], %fd161;
st.global.u64 [%rd63+12296], %rd375;
st.global.f64 [%rd63+16384], %fd162;
st.global.u64 [%rd63+16392], %rd376;
st.global.f64 [%rd63+20480], %fd163;
st.global.u64 [%rd63+20488], %rd377;
bra.uni BB82_65;

BB82_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB82_53;

st.global.f64 [%rd63], %fd158;
st.global.u64 [%rd63+8], %rd372;

BB82_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB82_55;

st.global.f64 [%rd63+4096], %fd159;
st.global.u64 [%rd63+4104], %rd373;

BB82_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB82_57;

st.global.f64 [%rd63+8192], %fd160;
st.global.u64 [%rd63+8200], %rd374;

BB82_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB82_59;

st.global.f64 [%rd63+12288], %fd161;
st.global.u64 [%rd63+12296], %rd375;

BB82_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB82_61;

st.global.f64 [%rd63+16384], %fd162;
st.global.u64 [%rd63+16392], %rd376;

BB82_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB82_63;

st.global.f64 [%rd63+20480], %fd163;
st.global.u64 [%rd63+20488], %rd377;

BB82_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB82_66;

BB82_65:
st.global.f64 [%rd63+24576], %fd164;
st.global.u64 [%rd63+24584], %rd378;

BB82_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB82_69;

add.s32 %r24, %r21, -1;

BB82_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd172, %r85;
add.s64 %rd173, %rd172, %rd34;
cvt.u64.u32	%rd174, %r84;
add.s64 %rd175, %rd174, %rd3;
shl.b64 %rd176, %rd173, 4;
add.s64 %rd177, %rd2, %rd176;
shl.b64 %rd178, %rd175, 4;
add.s64 %rd179, %rd2, %rd178;
ld.global.f64 %fd76, [%rd179];
ld.global.f64 %fd77, [%rd177];
setp.gt.f64	%p50, %fd77, %fd76;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB82_68;

BB82_69:
cvt.u64.u32	%rd181, %r93;
add.s64 %rd64, %rd181, %rd3;
shl.b64 %rd182, %rd64, 4;
add.s64 %rd65, %rd2, %rd182;
shl.b64 %rd183, %rd34, 4;
add.s64 %rd66, %rd2, %rd183;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd184, %r87;
add.s64 %rd67, %rd34, %rd184;
shl.b64 %rd185, %rd67, 4;
add.s64 %rd68, %rd2, %rd185;
cvt.u64.u32	%rd186, %r13;
add.s64 %rd187, %rd186, %rd3;
add.s64 %rd188, %rd187, %rd33;
shl.b64 %rd189, %rd188, 4;
add.s64 %rd69, %rd2, %rd189;
add.u64 %rd190, %SP, 0;
cvta.to.local.u64 %rd70, %rd190;
mov.u64 %rd385, 0;
mov.pred %p52, 0;
@%p52 bra BB82_71;

BB82_70:
add.s64 %rd191, %rd70, %rd385;
mov.u16 %rs2, 0;
st.local.u8 [%rd191], %rs2;
add.s64 %rd385, %rd385, 1;
setp.lt.u64	%p53, %rd385, 16;
@%p53 bra BB82_70;

BB82_71:
ld.global.f64 %fd78, [%rd65];
ld.global.u64 %rd193, [%rd65+8];
st.local.u64 [%rd70+8], %rd193;
st.local.f64 [%rd70], %fd78;
add.u64 %rd196, %SP, 16;
cvta.to.local.u64 %rd73, %rd196;
mov.u64 %rd386, 0;
@%p52 bra BB82_73;

BB82_72:
add.s64 %rd197, %rd73, %rd386;
mov.u16 %rs3, 0;
st.local.u8 [%rd197], %rs3;
add.s64 %rd386, %rd386, 1;
setp.lt.u64	%p55, %rd386, 16;
@%p55 bra BB82_72;

BB82_73:
ld.global.f64 %fd79, [%rd68];
ld.global.u64 %rd198, [%rd68+8];
st.local.u64 [%rd73+8], %rd198;
st.local.f64 [%rd73], %fd79;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd68, %rd69;
@%p57 bra BB82_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd65, %rd66;
@%p59 bra BB82_76;

ld.local.f64 %fd80, [%rd70];
ld.local.f64 %fd81, [%rd73];
setp.leu.f64	%p86, %fd81, %fd80;

BB82_76:
selp.b64	%rd209, %rd70, %rd73, %p86;
ld.local.f64 %fd55, [%rd209];
ld.local.u64 %rd76, [%rd209+8];
@%p86 bra BB82_78;
bra.uni BB82_77;

BB82_78:
add.s64 %rd216, %rd182, %rd2;
add.s64 %rd79, %rd216, 16;
mov.u64 %rd431, %rd79;
ld.global.f64 %fd83, [%rd65+16];
st.local.f64 [%rd70], %fd83;
ld.global.u64 %rd219, [%rd65+24];
st.local.u64 [%rd70+8], %rd219;
mov.u64 %rd408, %rd68;
mov.u64 %rd409, %rd68;
mov.u64 %rd432, %rd79;
bra.uni BB82_79;

BB82_77:
add.s64 %rd211, %rd185, %rd2;
add.s64 %rd77, %rd211, 16;
mov.u64 %rd408, %rd77;
ld.global.f64 %fd82, [%rd68+16];
st.local.f64 [%rd73], %fd82;
ld.global.u64 %rd214, [%rd68+24];
st.local.u64 [%rd73+8], %rd214;
mov.u64 %rd409, %rd77;
mov.u64 %rd431, %rd65;
mov.u64 %rd432, %rd65;

BB82_79:
mov.u64 %rd84, %rd431;
mov.u64 %rd430, %rd432;
mov.u64 %rd82, %rd408;
mov.u64 %rd407, %rd409;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd407, %rd69;
@%p61 bra BB82_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd430, %rd66;
@%p63 bra BB82_82;

ld.local.f64 %fd84, [%rd70];
ld.local.f64 %fd85, [%rd73];
setp.leu.f64	%p87, %fd85, %fd84;

BB82_82:
selp.b64	%rd228, %rd70, %rd73, %p87;
ld.local.f64 %fd56, [%rd228];
ld.local.u64 %rd85, [%rd228+8];
@%p87 bra BB82_84;
bra.uni BB82_83;

BB82_84:
add.s64 %rd430, %rd430, 16;
add.s64 %rd89, %rd84, 16;
ld.global.f64 %fd87, [%rd84+16];
st.local.f64 [%rd70], %fd87;
ld.global.u64 %rd234, [%rd84+24];
st.local.u64 [%rd70+8], %rd234;
mov.u64 %rd406, %rd82;
mov.u64 %rd429, %rd89;
bra.uni BB82_85;

BB82_83:
add.s64 %rd407, %rd407, 16;
add.s64 %rd87, %rd82, 16;
ld.global.f64 %fd86, [%rd82+16];
st.local.f64 [%rd73], %fd86;
ld.global.u64 %rd231, [%rd82+24];
st.local.u64 [%rd73+8], %rd231;
mov.u64 %rd406, %rd87;
mov.u64 %rd429, %rd84;

BB82_85:
mov.u64 %rd93, %rd429;
mov.u64 %rd428, %rd430;
mov.u64 %rd91, %rd406;
mov.u64 %rd405, %rd407;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd405, %rd69;
@%p65 bra BB82_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd428, %rd66;
@%p67 bra BB82_88;

ld.local.f64 %fd88, [%rd70];
ld.local.f64 %fd89, [%rd73];
setp.leu.f64	%p88, %fd89, %fd88;

BB82_88:
selp.b64	%rd243, %rd70, %rd73, %p88;
ld.local.f64 %fd57, [%rd243];
ld.local.u64 %rd94, [%rd243+8];
@%p88 bra BB82_90;
bra.uni BB82_89;

BB82_90:
add.s64 %rd428, %rd428, 16;
add.s64 %rd98, %rd93, 16;
ld.global.f64 %fd91, [%rd93+16];
st.local.f64 [%rd70], %fd91;
ld.global.u64 %rd249, [%rd93+24];
st.local.u64 [%rd70+8], %rd249;
mov.u64 %rd404, %rd91;
mov.u64 %rd427, %rd98;
bra.uni BB82_91;

BB82_89:
add.s64 %rd405, %rd405, 16;
add.s64 %rd96, %rd91, 16;
ld.global.f64 %fd90, [%rd91+16];
st.local.f64 [%rd73], %fd90;
ld.global.u64 %rd246, [%rd91+24];
st.local.u64 [%rd73+8], %rd246;
mov.u64 %rd404, %rd96;
mov.u64 %rd427, %rd93;

BB82_91:
mov.u64 %rd102, %rd427;
mov.u64 %rd426, %rd428;
mov.u64 %rd100, %rd404;
mov.u64 %rd403, %rd405;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd403, %rd69;
@%p69 bra BB82_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd426, %rd66;
@%p71 bra BB82_94;

ld.local.f64 %fd92, [%rd70];
ld.local.f64 %fd93, [%rd73];
setp.leu.f64	%p89, %fd93, %fd92;

BB82_94:
selp.b64	%rd258, %rd70, %rd73, %p89;
ld.local.f64 %fd58, [%rd258];
ld.local.u64 %rd103, [%rd258+8];
@%p89 bra BB82_96;
bra.uni BB82_95;

BB82_96:
add.s64 %rd426, %rd426, 16;
add.s64 %rd107, %rd102, 16;
ld.global.f64 %fd95, [%rd102+16];
st.local.f64 [%rd70], %fd95;
ld.global.u64 %rd264, [%rd102+24];
st.local.u64 [%rd70+8], %rd264;
mov.u64 %rd402, %rd100;
mov.u64 %rd425, %rd107;
bra.uni BB82_97;

BB82_95:
add.s64 %rd403, %rd403, 16;
add.s64 %rd105, %rd100, 16;
ld.global.f64 %fd94, [%rd100+16];
st.local.f64 [%rd73], %fd94;
ld.global.u64 %rd261, [%rd100+24];
st.local.u64 [%rd73+8], %rd261;
mov.u64 %rd402, %rd105;
mov.u64 %rd425, %rd102;

BB82_97:
mov.u64 %rd111, %rd425;
mov.u64 %rd424, %rd426;
mov.u64 %rd109, %rd402;
mov.u64 %rd401, %rd403;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd401, %rd69;
@%p73 bra BB82_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd424, %rd66;
@%p75 bra BB82_100;

ld.local.f64 %fd96, [%rd70];
ld.local.f64 %fd97, [%rd73];
setp.leu.f64	%p90, %fd97, %fd96;

BB82_100:
selp.b64	%rd273, %rd70, %rd73, %p90;
ld.local.f64 %fd59, [%rd273];
ld.local.u64 %rd112, [%rd273+8];
@%p90 bra BB82_102;
bra.uni BB82_101;

BB82_102:
add.s64 %rd424, %rd424, 16;
add.s64 %rd116, %rd111, 16;
ld.global.f64 %fd99, [%rd111+16];
st.local.f64 [%rd70], %fd99;
ld.global.u64 %rd279, [%rd111+24];
st.local.u64 [%rd70+8], %rd279;
mov.u64 %rd400, %rd109;
mov.u64 %rd423, %rd116;
bra.uni BB82_103;

BB82_101:
add.s64 %rd401, %rd401, 16;
add.s64 %rd114, %rd109, 16;
ld.global.f64 %fd98, [%rd109+16];
st.local.f64 [%rd73], %fd98;
ld.global.u64 %rd276, [%rd109+24];
st.local.u64 [%rd73+8], %rd276;
mov.u64 %rd400, %rd114;
mov.u64 %rd423, %rd111;

BB82_103:
mov.u64 %rd120, %rd423;
mov.u64 %rd422, %rd424;
mov.u64 %rd118, %rd400;
mov.u64 %rd399, %rd401;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd399, %rd69;
@%p77 bra BB82_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd422, %rd66;
@%p79 bra BB82_106;

ld.local.f64 %fd100, [%rd70];
ld.local.f64 %fd101, [%rd73];
setp.leu.f64	%p91, %fd101, %fd100;

BB82_106:
selp.b64	%rd288, %rd70, %rd73, %p91;
ld.local.f64 %fd60, [%rd288];
ld.local.u64 %rd121, [%rd288+8];
@%p91 bra BB82_108;
bra.uni BB82_107;

BB82_108:
add.s64 %rd422, %rd422, 16;
add.s64 %rd125, %rd120, 16;
ld.global.f64 %fd103, [%rd120+16];
st.local.f64 [%rd70], %fd103;
ld.global.u64 %rd294, [%rd120+24];
st.local.u64 [%rd70+8], %rd294;
mov.u64 %rd398, %rd118;
mov.u64 %rd421, %rd125;
bra.uni BB82_109;

BB82_107:
add.s64 %rd399, %rd399, 16;
add.s64 %rd123, %rd118, 16;
ld.global.f64 %fd102, [%rd118+16];
st.local.f64 [%rd73], %fd102;
ld.global.u64 %rd291, [%rd118+24];
st.local.u64 [%rd73+8], %rd291;
mov.u64 %rd398, %rd123;
mov.u64 %rd421, %rd120;

BB82_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd399, %rd69;
mov.pred %p92, %p80;
@%p81 bra BB82_112;

setp.ge.u64	%p83, %rd422, %rd66;
mov.pred %p92, %p52;
@%p83 bra BB82_112;

ld.local.f64 %fd104, [%rd70];
ld.local.f64 %fd105, [%rd73];
setp.leu.f64	%p92, %fd105, %fd104;

BB82_112:
selp.b64	%rd303, %rd70, %rd73, %p92;
ld.local.f64 %fd61, [%rd303];
ld.local.u64 %rd130, [%rd303+8];
@%p92 bra BB82_114;
bra.uni BB82_113;

BB82_114:
ld.global.f64 %fd107, [%rd421+16];
st.local.f64 [%rd70], %fd107;
ld.global.u64 %rd309, [%rd421+24];
st.local.u64 [%rd70+8], %rd309;
bra.uni BB82_115;

BB82_113:
ld.global.f64 %fd106, [%rd398+16];
st.local.f64 [%rd73], %fd106;
ld.global.u64 %rd306, [%rd398+24];
st.local.u64 [%rd73+8], %rd306;

BB82_115:
cvta.to.global.u64 %rd131, %rd136;
cvta.to.global.u64 %rd132, %rd137;
bar.sync 0;
cvt.u64.u32	%rd310, %r19;
add.s64 %rd311, %rd310, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd313, %rd2, %rd312;
st.global.f64 [%rd313], %fd55;
st.global.u64 [%rd313+8], %rd76;
st.global.f64 [%rd313+16], %fd56;
st.global.u64 [%rd313+24], %rd85;
st.global.f64 [%rd313+32], %fd57;
st.global.u64 [%rd313+40], %rd94;
st.global.f64 [%rd313+48], %fd58;
st.global.u64 [%rd313+56], %rd103;
st.global.f64 [%rd313+64], %fd59;
st.global.u64 [%rd313+72], %rd112;
st.global.f64 [%rd313+80], %fd60;
st.global.u64 [%rd313+88], %rd121;
st.global.f64 [%rd313+96], %fd61;
st.global.u64 [%rd313+104], %rd130;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd133, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB82_117;

BB82_116:
cvt.u64.u32	%rd314, %r94;
add.s64 %rd315, %rd314, %rd133;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd317, %rd131, %rd316;
add.s64 %rd318, %rd132, %rd316;
add.s64 %rd319, %rd314, %rd3;
shl.b64 %rd320, %rd319, 4;
add.s64 %rd321, %rd2, %rd320;
ld.global.f64 %fd108, [%rd321];
st.global.f64 [%rd317], %fd108;
ld.global.u64 %rd322, [%rd321+8];
st.global.u64 [%rd318], %rd322;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB82_116;

BB82_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot83[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<104>;
.reg .f64 %fd<171>;
.reg .b64 %rd<434>;


mov.u64 %rd433, __local_depot83;
cvta.local.u64 %SP, %rd433;
ld.param.u64 %rd129, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+40];
ld.param.u64 %rd128, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+16];
ld.param.u32 %r31, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd127, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+24];
ld.param.u64 %rd126, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd126;
cvta.to.global.u64 %rd130, %rd127;
mov.u32 %r33, %ctaid.x;
mul.wide.u32 %rd131, %r33, 4;
add.s64 %rd132, %rd130, %rd131;
neg.s32 %r34, %r31;
and.b32 %r1, %r33, %r34;
shr.s32 %r2, %r31, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd132];
ld.global.u32 %r35, [%rd132+4];
add.s32 %r36, %r3, %r35;
min.s32 %r100, %r36, %r5;
add.s32 %r37, %r33, %r2;
mul.lo.s32 %r38, %r37, 1792;
sub.s32 %r39, %r38, %r4;
min.s32 %r7, %r39, %r5;
add.s32 %r40, %r38, 1792;
sub.s32 %r41, %r40, %r35;
min.s32 %r99, %r41, %r5;
add.s32 %r42, %r31, -1;
and.b32 %r43, %r33, %r42;
setp.ne.s32	%p15, %r42, %r43;
@%p15 bra BB83_2;

add.s32 %r44, %r1, %r2;
mul.lo.s32 %r45, %r44, 1792;
min.s32 %r100, %r45, %r5;
mad.lo.s32 %r46, %r2, 2, %r1;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r99, %r47, %r5;

BB83_2:
add.s32 %r48, %r3, %r4;
sub.s32 %r13, %r99, %r7;
sub.s32 %r14, %r100, %r48;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd133, %r103;
cvt.u64.u32	%rd134, %r48;
add.s64 %rd135, %rd133, %rd134;
shl.b64 %rd136, %rd135, 4;
add.s64 %rd2, %rd1, %rd136;
@%p16 bra BB83_17;
bra.uni BB83_3;

BB83_17:
ld.global.f64 %fd127, [%rd2];
ld.global.u64 %rd345, [%rd2+8];
ld.global.f64 %fd128, [%rd2+4096];
ld.global.u64 %rd346, [%rd2+4104];
ld.global.f64 %fd129, [%rd2+8192];
ld.global.u64 %rd347, [%rd2+8200];
ld.global.f64 %fd130, [%rd2+12288];
ld.global.u64 %rd348, [%rd2+12296];
ld.global.f64 %fd131, [%rd2+16384];
ld.global.u64 %rd349, [%rd2+16392];
ld.global.f64 %fd132, [%rd2+20480];
ld.global.u64 %rd350, [%rd2+20488];
ld.global.f64 %fd133, [%rd2+24576];
ld.global.u64 %rd351, [%rd2+24584];
bra.uni BB83_18;

BB83_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd137, 0;
setp.ge.u32	%p17, %r103, %r14;
mov.u64 %rd357, %rd137;
mov.f64 %fd139, %fd62;
@%p17 bra BB83_5;

ld.global.f64 %fd1, [%rd2];
ld.global.u64 %rd3, [%rd2+8];
mov.u64 %rd357, %rd3;
mov.f64 %fd139, %fd1;

BB83_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd333, %rd357;
mov.u64 %rd345, %rd333;
add.s32 %r49, %r103, 256;
setp.ge.u32	%p18, %r49, %r14;
mov.u64 %rd356, %rd137;
mov.f64 %fd138, %fd62;
@%p18 bra BB83_7;

ld.global.f64 %fd138, [%rd2+4096];
ld.global.u64 %rd356, [%rd2+4104];

BB83_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd346, %rd356;
add.s32 %r50, %r103, 512;
setp.ge.u32	%p19, %r50, %r14;
mov.u64 %rd355, %rd137;
mov.f64 %fd137, %fd62;
@%p19 bra BB83_9;

ld.global.f64 %fd137, [%rd2+8192];
ld.global.u64 %rd355, [%rd2+8200];

BB83_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd347, %rd355;
add.s32 %r51, %r103, 768;
setp.ge.u32	%p20, %r51, %r14;
mov.u64 %rd354, %rd137;
mov.f64 %fd136, %fd62;
@%p20 bra BB83_11;

ld.global.f64 %fd136, [%rd2+12288];
ld.global.u64 %rd354, [%rd2+12296];

BB83_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd348, %rd354;
add.s32 %r52, %r103, 1024;
setp.ge.u32	%p21, %r52, %r14;
mov.u64 %rd353, %rd137;
mov.f64 %fd135, %fd62;
@%p21 bra BB83_13;

ld.global.f64 %fd135, [%rd2+16384];
ld.global.u64 %rd353, [%rd2+16392];

BB83_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd349, %rd353;
add.s32 %r53, %r103, 1280;
setp.ge.u32	%p22, %r53, %r14;
mov.u64 %rd352, %rd137;
mov.f64 %fd134, %fd62;
@%p22 bra BB83_15;

ld.global.f64 %fd134, [%rd2+20480];
ld.global.u64 %rd352, [%rd2+20488];

BB83_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd350, %rd352;
add.s32 %r54, %r103, 1536;
setp.ge.u32	%p23, %r54, %r14;
mov.u64 %rd351, %rd137;
mov.f64 %fd133, %fd62;
@%p23 bra BB83_18;

ld.global.f64 %fd133, [%rd2+24576];
ld.global.u64 %rd351, [%rd2+24584];

BB83_18:
@%p16 bra BB83_33;
bra.uni BB83_19;

BB83_33:
mov.u32 %r75, %tid.x;
mul.wide.u32 %rd165, %r75, 16;
mov.u64 %rd166, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd167, %rd166, %rd165;
st.shared.f64 [%rd167], %fd127;
st.shared.u64 [%rd167+8], %rd345;
st.shared.f64 [%rd167+4096], %fd128;
st.shared.u64 [%rd167+4104], %rd346;
st.shared.f64 [%rd167+8192], %fd129;
st.shared.u64 [%rd167+8200], %rd347;
st.shared.f64 [%rd167+12288], %fd130;
st.shared.u64 [%rd167+12296], %rd348;
st.shared.f64 [%rd167+16384], %fd131;
st.shared.u64 [%rd167+16392], %rd349;
st.shared.f64 [%rd167+20480], %fd132;
st.shared.u64 [%rd167+20488], %rd350;
st.shared.f64 [%rd167+24576], %fd133;
st.shared.u64 [%rd167+24584], %rd351;
bra.uni BB83_34;

BB83_19:
setp.ge.u32	%p25, %r103, %r14;
@%p25 bra BB83_21;

mul.wide.u32 %rd144, %r103, 16;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd146, %rd145, %rd144;
st.shared.f64 [%rd146], %fd127;
st.shared.u64 [%rd146+8], %rd345;

BB83_21:
add.s32 %r58, %r103, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB83_23;

mul.wide.u32 %rd147, %r103, 16;
mov.u64 %rd148, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd149, %rd148, %rd147;
st.shared.f64 [%rd149+4096], %fd128;
st.shared.u64 [%rd149+4104], %rd346;

BB83_23:
add.s32 %r61, %r103, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB83_25;

mul.wide.u32 %rd150, %r103, 16;
mov.u64 %rd151, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd152, %rd151, %rd150;
st.shared.f64 [%rd152+8192], %fd129;
st.shared.u64 [%rd152+8200], %rd347;

BB83_25:
add.s32 %r64, %r103, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB83_27;

mul.wide.u32 %rd153, %r103, 16;
mov.u64 %rd154, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd155, %rd154, %rd153;
st.shared.f64 [%rd155+12288], %fd130;
st.shared.u64 [%rd155+12296], %rd348;

BB83_27:
add.s32 %r67, %r103, 1024;
setp.ge.u32	%p29, %r67, %r14;
@%p29 bra BB83_29;

mul.wide.u32 %rd156, %r103, 16;
mov.u64 %rd157, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd158, %rd157, %rd156;
st.shared.f64 [%rd158+16384], %fd131;
st.shared.u64 [%rd158+16392], %rd349;

BB83_29:
add.s32 %r70, %r103, 1280;
setp.ge.u32	%p30, %r70, %r14;
@%p30 bra BB83_31;

mul.wide.u32 %rd159, %r103, 16;
mov.u64 %rd160, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd161, %rd160, %rd159;
st.shared.f64 [%rd161+20480], %fd132;
st.shared.u64 [%rd161+20488], %rd350;

BB83_31:
add.s32 %r73, %r103, 1536;
setp.ge.u32	%p31, %r73, %r14;
@%p31 bra BB83_34;

mul.wide.u32 %rd162, %r103, 16;
mov.u64 %rd163, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd164, %rd163, %rd162;
st.shared.f64 [%rd164+24576], %fd133;
st.shared.u64 [%rd164+24584], %rd351;

BB83_34:
cvt.u64.u32	%rd168, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd170, %rd133, %rd168;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd31, %rd1, %rd171;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB83_49;
bra.uni BB83_35;

BB83_49:
ld.global.f64 %fd158, [%rd31];
ld.global.u64 %rd376, [%rd31+8];
ld.global.f64 %fd159, [%rd31+4096];
ld.global.u64 %rd377, [%rd31+4104];
ld.global.f64 %fd160, [%rd31+8192];
ld.global.u64 %rd378, [%rd31+8200];
ld.global.f64 %fd161, [%rd31+12288];
ld.global.u64 %rd379, [%rd31+12296];
ld.global.f64 %fd162, [%rd31+16384];
ld.global.u64 %rd380, [%rd31+16392];
ld.global.f64 %fd163, [%rd31+20480];
ld.global.u64 %rd381, [%rd31+20488];
ld.global.f64 %fd164, [%rd31+24576];
ld.global.u64 %rd382, [%rd31+24584];
bra.uni BB83_50;

BB83_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd172, 0;
setp.ge.u32	%p33, %r103, %r13;
mov.u64 %rd388, %rd172;
mov.f64 %fd170, %fd69;
@%p33 bra BB83_37;

ld.global.f64 %fd28, [%rd31];
ld.global.u64 %rd32, [%rd31+8];
mov.u64 %rd388, %rd32;
mov.f64 %fd170, %fd28;

BB83_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd364, %rd388;
mov.u64 %rd376, %rd364;
add.s32 %r76, %r103, 256;
setp.ge.u32	%p34, %r76, %r13;
mov.u64 %rd387, %rd172;
mov.f64 %fd169, %fd69;
@%p34 bra BB83_39;

ld.global.f64 %fd169, [%rd31+4096];
ld.global.u64 %rd387, [%rd31+4104];

BB83_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd377, %rd387;
add.s32 %r77, %r103, 512;
setp.ge.u32	%p35, %r77, %r13;
mov.u64 %rd386, %rd172;
mov.f64 %fd168, %fd69;
@%p35 bra BB83_41;

ld.global.f64 %fd168, [%rd31+8192];
ld.global.u64 %rd386, [%rd31+8200];

BB83_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd378, %rd386;
add.s32 %r78, %r103, 768;
setp.ge.u32	%p36, %r78, %r13;
mov.u64 %rd385, %rd172;
mov.f64 %fd167, %fd69;
@%p36 bra BB83_43;

ld.global.f64 %fd167, [%rd31+12288];
ld.global.u64 %rd385, [%rd31+12296];

BB83_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd379, %rd385;
add.s32 %r79, %r103, 1024;
setp.ge.u32	%p37, %r79, %r13;
mov.u64 %rd384, %rd172;
mov.f64 %fd166, %fd69;
@%p37 bra BB83_45;

ld.global.f64 %fd166, [%rd31+16384];
ld.global.u64 %rd384, [%rd31+16392];

BB83_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd380, %rd384;
add.s32 %r80, %r103, 1280;
setp.ge.u32	%p38, %r80, %r13;
mov.u64 %rd383, %rd172;
mov.f64 %fd165, %fd69;
@%p38 bra BB83_47;

ld.global.f64 %fd165, [%rd31+20480];
ld.global.u64 %rd383, [%rd31+20488];

BB83_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd381, %rd383;
add.s32 %r81, %r103, 1536;
setp.ge.u32	%p39, %r81, %r13;
mov.u64 %rd382, %rd172;
mov.f64 %fd164, %fd69;
@%p39 bra BB83_50;

ld.global.f64 %fd164, [%rd31+24576];
ld.global.u64 %rd382, [%rd31+24584];

BB83_50:
add.s64 %rd180, %rd133, %rd30;
shl.b64 %rd181, %rd180, 4;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd182, %rd181;
@%p32 bra BB83_64;
bra.uni BB83_51;

BB83_64:
st.shared.f64 [%rd59], %fd158;
st.shared.u64 [%rd59+8], %rd376;
st.shared.f64 [%rd59+4096], %fd159;
st.shared.u64 [%rd59+4104], %rd377;
st.shared.f64 [%rd59+8192], %fd160;
st.shared.u64 [%rd59+8200], %rd378;
st.shared.f64 [%rd59+12288], %fd161;
st.shared.u64 [%rd59+12296], %rd379;
st.shared.f64 [%rd59+16384], %fd162;
st.shared.u64 [%rd59+16392], %rd380;
st.shared.f64 [%rd59+20480], %fd163;
st.shared.u64 [%rd59+20488], %rd381;
bra.uni BB83_65;

BB83_51:
setp.ge.u32	%p41, %r103, %r13;
@%p41 bra BB83_53;

st.shared.f64 [%rd59], %fd158;
st.shared.u64 [%rd59+8], %rd376;

BB83_53:
add.s32 %r82, %r103, 256;
setp.ge.u32	%p42, %r82, %r13;
@%p42 bra BB83_55;

st.shared.f64 [%rd59+4096], %fd159;
st.shared.u64 [%rd59+4104], %rd377;

BB83_55:
add.s32 %r83, %r103, 512;
setp.ge.u32	%p43, %r83, %r13;
@%p43 bra BB83_57;

st.shared.f64 [%rd59+8192], %fd160;
st.shared.u64 [%rd59+8200], %rd378;

BB83_57:
add.s32 %r84, %r103, 768;
setp.ge.u32	%p44, %r84, %r13;
@%p44 bra BB83_59;

st.shared.f64 [%rd59+12288], %fd161;
st.shared.u64 [%rd59+12296], %rd379;

BB83_59:
add.s32 %r85, %r103, 1024;
setp.ge.u32	%p45, %r85, %r13;
@%p45 bra BB83_61;

st.shared.f64 [%rd59+16384], %fd162;
st.shared.u64 [%rd59+16392], %rd380;

BB83_61:
add.s32 %r86, %r103, 1280;
setp.ge.u32	%p46, %r86, %r13;
@%p46 bra BB83_63;

st.shared.f64 [%rd59+20480], %fd163;
st.shared.u64 [%rd59+20488], %rd381;

BB83_63:
add.s32 %r87, %r103, 1536;
setp.ge.u32	%p47, %r87, %r13;
@%p47 bra BB83_66;

BB83_65:
st.shared.f64 [%rd59+24576], %fd164;
st.shared.u64 [%rd59+24584], %rd382;

BB83_66:
bar.sync 0;
mul.lo.s32 %r89, %r103, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r89, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r90, %r19, %r13;
selp.b32	%r102, 0, %r90, %p48;
min.u32 %r101, %r14, %r19;
setp.ge.u32	%p49, %r102, %r101;
@%p49 bra BB83_69;

add.s32 %r22, %r19, -1;

BB83_68:
add.s32 %r91, %r101, %r102;
shr.u32 %r92, %r91, 1;
sub.s32 %r93, %r22, %r92;
cvt.u64.u32	%rd183, %r93;
add.s64 %rd184, %rd183, %rd30;
shl.b64 %rd185, %rd184, 4;
add.s64 %rd187, %rd182, %rd185;
mul.wide.u32 %rd188, %r92, 16;
add.s64 %rd189, %rd182, %rd188;
ld.shared.f64 %fd76, [%rd189];
ld.shared.f64 %fd77, [%rd187];
setp.gt.f64	%p50, %fd77, %fd76;
add.s32 %r94, %r92, 1;
selp.b32	%r102, %r102, %r94, %p50;
selp.b32	%r101, %r92, %r101, %p50;
setp.lt.u32	%p51, %r102, %r101;
@%p51 bra BB83_68;

BB83_69:
cvt.u64.u32	%rd60, %r102;
mul.wide.u32 %rd190, %r102, 16;
add.s64 %rd61, %rd182, %rd190;
shl.b64 %rd192, %rd30, 4;
add.s64 %rd62, %rd182, %rd192;
sub.s32 %r95, %r19, %r102;
cvt.u64.u32	%rd193, %r95;
add.s64 %rd63, %rd193, %rd30;
shl.b64 %rd194, %rd63, 4;
add.s64 %rd64, %rd182, %rd194;
cvt.u64.u32	%rd195, %r13;
add.s64 %rd196, %rd30, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd65, %rd182, %rd197;
ld.shared.f64 %fd78, [%rd61];
ld.shared.u64 %rd198, [%rd61+8];
add.u64 %rd199, %SP, 0;
cvta.to.local.u64 %rd200, %rd199;
st.local.u64 [%rd200+8], %rd198;
st.local.f64 [%rd200], %fd78;
ld.shared.f64 %fd79, [%rd64];
ld.shared.u64 %rd201, [%rd64+8];
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd203, %rd202;
st.local.u64 [%rd203+8], %rd201;
st.local.f64 [%rd203], %fd79;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd64, %rd65;
@%p53 bra BB83_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd61, %rd62;
@%p55 bra BB83_72;

ld.local.f64 %fd80, [%rd200];
ld.local.f64 %fd81, [%rd203];
setp.leu.f64	%p82, %fd81, %fd80;

BB83_72:
selp.b64	%rd212, %rd200, %rd203, %p82;
ld.local.f64 %fd55, [%rd212];
ld.local.u64 %rd66, [%rd212+8];
@%p82 bra BB83_74;
bra.uni BB83_73;

BB83_74:
mov.u64 %rd410, %rd64;
shl.b64 %rd219, %rd60, 4;
add.s64 %rd221, %rd219, %rd182;
add.s64 %rd71, %rd221, 16;
mov.u64 %rd432, %rd71;
ld.shared.f64 %fd83, [%rd61+16];
ld.shared.u64 %rd224, [%rd61+24];
st.local.f64 [%rd200], %fd83;
st.local.u64 [%rd200+8], %rd224;
mov.u64 %rd399, %rd64;
mov.u64 %rd421, %rd71;
bra.uni BB83_75;

BB83_73:
mov.u64 %rd432, %rd61;
add.s64 %rd215, %rd194, %rd182;
add.s64 %rd68, %rd215, 16;
mov.u64 %rd410, %rd68;
ld.shared.f64 %fd82, [%rd64+16];
ld.shared.u64 %rd218, [%rd64+24];
st.local.f64 [%rd203], %fd82;
st.local.u64 [%rd203+8], %rd218;
mov.u64 %rd399, %rd68;
mov.u64 %rd421, %rd61;

BB83_75:
mov.u64 %rd76, %rd432;
mov.u64 %rd420, %rd421;
mov.u64 %rd74, %rd410;
mov.u64 %rd398, %rd399;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd398, %rd65;
@%p57 bra BB83_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd420, %rd62;
@%p59 bra BB83_78;

ld.local.f64 %fd84, [%rd200];
ld.local.f64 %fd85, [%rd203];
setp.leu.f64	%p83, %fd85, %fd84;

BB83_78:
selp.b64	%rd233, %rd200, %rd203, %p83;
ld.local.f64 %fd56, [%rd233];
ld.local.u64 %rd77, [%rd233+8];
@%p83 bra BB83_80;
bra.uni BB83_79;

BB83_80:
add.s64 %rd420, %rd420, 16;
add.s64 %rd81, %rd76, 16;
ld.shared.f64 %fd87, [%rd76+16];
ld.shared.u64 %rd239, [%rd76+24];
st.local.f64 [%rd200], %fd87;
st.local.u64 [%rd200+8], %rd239;
mov.u64 %rd409, %rd74;
mov.u64 %rd431, %rd81;
bra.uni BB83_81;

BB83_79:
add.s64 %rd398, %rd398, 16;
add.s64 %rd79, %rd74, 16;
ld.shared.f64 %fd86, [%rd74+16];
ld.shared.u64 %rd236, [%rd74+24];
st.local.f64 [%rd203], %fd86;
st.local.u64 [%rd203+8], %rd236;
mov.u64 %rd409, %rd79;
mov.u64 %rd431, %rd76;

BB83_81:
mov.u64 %rd85, %rd431;
mov.u64 %rd419, %rd420;
mov.u64 %rd83, %rd409;
mov.u64 %rd397, %rd398;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd397, %rd65;
@%p61 bra BB83_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd419, %rd62;
@%p63 bra BB83_84;

ld.local.f64 %fd88, [%rd200];
ld.local.f64 %fd89, [%rd203];
setp.leu.f64	%p84, %fd89, %fd88;

BB83_84:
selp.b64	%rd248, %rd200, %rd203, %p84;
ld.local.f64 %fd57, [%rd248];
ld.local.u64 %rd86, [%rd248+8];
@%p84 bra BB83_86;
bra.uni BB83_85;

BB83_86:
add.s64 %rd419, %rd419, 16;
add.s64 %rd90, %rd85, 16;
ld.shared.f64 %fd91, [%rd85+16];
st.local.f64 [%rd200], %fd91;
ld.shared.u64 %rd254, [%rd85+24];
st.local.u64 [%rd200+8], %rd254;
mov.u64 %rd408, %rd83;
mov.u64 %rd430, %rd90;
bra.uni BB83_87;

BB83_85:
add.s64 %rd397, %rd397, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.f64 %fd90, [%rd83+16];
st.local.f64 [%rd203], %fd90;
ld.shared.u64 %rd251, [%rd83+24];
st.local.u64 [%rd203+8], %rd251;
mov.u64 %rd408, %rd88;
mov.u64 %rd430, %rd85;

BB83_87:
mov.u64 %rd94, %rd430;
mov.u64 %rd418, %rd419;
mov.u64 %rd92, %rd408;
mov.u64 %rd396, %rd397;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd396, %rd65;
@%p65 bra BB83_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd418, %rd62;
@%p67 bra BB83_90;

ld.local.f64 %fd92, [%rd200];
ld.local.f64 %fd93, [%rd203];
setp.leu.f64	%p85, %fd93, %fd92;

BB83_90:
selp.b64	%rd263, %rd200, %rd203, %p85;
ld.local.f64 %fd58, [%rd263];
ld.local.u64 %rd95, [%rd263+8];
@%p85 bra BB83_92;
bra.uni BB83_91;

BB83_92:
add.s64 %rd418, %rd418, 16;
add.s64 %rd99, %rd94, 16;
ld.shared.f64 %fd95, [%rd94+16];
st.local.f64 [%rd200], %fd95;
ld.shared.u64 %rd269, [%rd94+24];
st.local.u64 [%rd200+8], %rd269;
mov.u64 %rd407, %rd92;
mov.u64 %rd429, %rd99;
bra.uni BB83_93;

BB83_91:
add.s64 %rd396, %rd396, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.f64 %fd94, [%rd92+16];
st.local.f64 [%rd203], %fd94;
ld.shared.u64 %rd266, [%rd92+24];
st.local.u64 [%rd203+8], %rd266;
mov.u64 %rd407, %rd97;
mov.u64 %rd429, %rd94;

BB83_93:
mov.u64 %rd103, %rd429;
mov.u64 %rd417, %rd418;
mov.u64 %rd101, %rd407;
mov.u64 %rd395, %rd396;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd395, %rd65;
@%p69 bra BB83_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd417, %rd62;
@%p71 bra BB83_96;

ld.local.f64 %fd96, [%rd200];
ld.local.f64 %fd97, [%rd203];
setp.leu.f64	%p86, %fd97, %fd96;

BB83_96:
selp.b64	%rd278, %rd200, %rd203, %p86;
ld.local.f64 %fd59, [%rd278];
ld.local.u64 %rd104, [%rd278+8];
@%p86 bra BB83_98;
bra.uni BB83_97;

BB83_98:
add.s64 %rd417, %rd417, 16;
add.s64 %rd108, %rd103, 16;
ld.shared.f64 %fd99, [%rd103+16];
st.local.f64 [%rd200], %fd99;
ld.shared.u64 %rd284, [%rd103+24];
st.local.u64 [%rd200+8], %rd284;
mov.u64 %rd406, %rd101;
mov.u64 %rd428, %rd108;
bra.uni BB83_99;

BB83_97:
add.s64 %rd395, %rd395, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.f64 %fd98, [%rd101+16];
st.local.f64 [%rd203], %fd98;
ld.shared.u64 %rd281, [%rd101+24];
st.local.u64 [%rd203+8], %rd281;
mov.u64 %rd406, %rd106;
mov.u64 %rd428, %rd103;

BB83_99:
mov.u64 %rd112, %rd428;
mov.u64 %rd416, %rd417;
mov.u64 %rd110, %rd406;
mov.u64 %rd394, %rd395;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd394, %rd65;
@%p73 bra BB83_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd416, %rd62;
@%p75 bra BB83_102;

ld.local.f64 %fd100, [%rd200];
ld.local.f64 %fd101, [%rd203];
setp.leu.f64	%p87, %fd101, %fd100;

BB83_102:
selp.b64	%rd293, %rd200, %rd203, %p87;
ld.local.f64 %fd60, [%rd293];
ld.local.u64 %rd113, [%rd293+8];
@%p87 bra BB83_104;
bra.uni BB83_103;

BB83_104:
add.s64 %rd416, %rd416, 16;
add.s64 %rd117, %rd112, 16;
ld.shared.f64 %fd103, [%rd112+16];
st.local.f64 [%rd200], %fd103;
ld.shared.u64 %rd299, [%rd112+24];
st.local.u64 [%rd200+8], %rd299;
mov.u64 %rd405, %rd110;
mov.u64 %rd427, %rd117;
bra.uni BB83_105;

BB83_103:
add.s64 %rd394, %rd394, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.f64 %fd102, [%rd110+16];
st.local.f64 [%rd203], %fd102;
ld.shared.u64 %rd296, [%rd110+24];
st.local.u64 [%rd203+8], %rd296;
mov.u64 %rd405, %rd115;
mov.u64 %rd427, %rd112;

BB83_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd394, %rd65;
@%p77 bra BB83_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd416, %rd62;
@%p79 bra BB83_108;

ld.local.f64 %fd104, [%rd200];
ld.local.f64 %fd105, [%rd203];
setp.leu.f64	%p88, %fd105, %fd104;

BB83_108:
selp.b64	%rd308, %rd200, %rd203, %p88;
ld.local.f64 %fd61, [%rd308];
ld.local.u64 %rd122, [%rd308+8];
@%p88 bra BB83_110;
bra.uni BB83_109;

BB83_110:
ld.shared.f64 %fd107, [%rd427+16];
st.local.f64 [%rd200], %fd107;
ld.shared.u64 %rd314, [%rd427+24];
st.local.u64 [%rd200+8], %rd314;
bra.uni BB83_111;

BB83_109:
ld.shared.f64 %fd106, [%rd405+16];
st.local.f64 [%rd203], %fd106;
ld.shared.u64 %rd311, [%rd405+24];
st.local.u64 [%rd203+8], %rd311;

BB83_111:
cvta.to.global.u64 %rd123, %rd128;
cvta.to.global.u64 %rd124, %rd129;
bar.sync 0;
mul.wide.u32 %rd315, %r89, 16;
add.s64 %rd317, %rd182, %rd315;
st.shared.f64 [%rd317], %fd55;
st.shared.u64 [%rd317+8], %rd66;
st.shared.f64 [%rd317+16], %fd56;
st.shared.u64 [%rd317+24], %rd77;
st.shared.f64 [%rd317+32], %fd57;
st.shared.u64 [%rd317+40], %rd86;
st.shared.f64 [%rd317+48], %fd58;
st.shared.u64 [%rd317+56], %rd95;
st.shared.f64 [%rd317+64], %fd59;
st.shared.u64 [%rd317+72], %rd104;
st.shared.f64 [%rd317+80], %fd60;
st.shared.u64 [%rd317+88], %rd113;
st.shared.f64 [%rd317+96], %fd61;
st.shared.u64 [%rd317+104], %rd122;
bar.sync 0;
mul.lo.s32 %r98, %r33, 1792;
cvt.u64.u32	%rd125, %r98;
setp.ge.u32	%p80, %r103, %r18;
@%p80 bra BB83_113;

BB83_112:
cvt.u64.u32	%rd318, %r103;
add.s64 %rd319, %rd318, %rd125;
shl.b64 %rd320, %rd319, 3;
add.s64 %rd321, %rd123, %rd320;
add.s64 %rd322, %rd124, %rd320;
mul.wide.u32 %rd323, %r103, 16;
add.s64 %rd325, %rd182, %rd323;
ld.shared.f64 %fd108, [%rd325];
ld.shared.u64 %rd326, [%rd325+8];
st.global.f64 [%rd321], %fd108;
st.global.u64 [%rd322], %rd326;
add.s32 %r103, %r103, 256;
setp.lt.u32	%p81, %r103, %r18;
@%p81 bra BB83_112;

BB83_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot84[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<92>;
.reg .f64 %fd<171>;
.reg .b64 %rd<535>;


mov.u64 %rd534, __local_depot84;
cvta.local.u64 %SP, %rd534;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+40];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+24];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustGTOpIdEEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd2, %rd160;
cvta.to.global.u64 %rd166, %rd162;
cvta.to.global.u64 %rd3, %rd165;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd161;
cvt.u32.u64	%r18, %rd158;
mul.wide.u32 %rd167, %r17, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r19, [%rd168+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r91, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r90, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB84_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r91, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r90, %r32, %r1;

BB84_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd169, %r90;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd169, %rd4;
cvt.s64.s32	%rd170, %r91;
cvt.s64.s32	%rd171, %r33;
sub.s64 %rd6, %rd170, %rd171;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd533, %r13;
add.s64 %rd172, %rd533, %rd171;
shl.b64 %rd173, %rd172, 3;
add.s64 %rd8, %rd1, %rd173;
add.s64 %rd9, %rd2, %rd173;
@%p16 bra BB84_17;
bra.uni BB84_3;

BB84_17:
ld.global.f64 %fd127, [%rd8];
ld.global.u64 %rd438, [%rd9];
ld.global.f64 %fd128, [%rd8+2048];
ld.global.u64 %rd439, [%rd9+2048];
ld.global.f64 %fd129, [%rd8+4096];
ld.global.u64 %rd440, [%rd9+4096];
ld.global.f64 %fd130, [%rd8+6144];
ld.global.u64 %rd441, [%rd9+6144];
ld.global.f64 %fd131, [%rd8+8192];
ld.global.u64 %rd442, [%rd9+8192];
ld.global.f64 %fd132, [%rd8+10240];
ld.global.u64 %rd443, [%rd9+10240];
ld.global.f64 %fd133, [%rd8+12288];
ld.global.u64 %rd444, [%rd9+12288];
bra.uni BB84_18;

BB84_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd174, 0;
setp.ge.s64	%p17, %rd533, %rd6;
mov.u64 %rd450, %rd174;
mov.f64 %fd139, %fd62;
@%p17 bra BB84_5;

ld.global.f64 %fd1, [%rd8];
ld.global.u64 %rd10, [%rd9];
mov.u64 %rd450, %rd10;
mov.f64 %fd139, %fd1;

BB84_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd426, %rd450;
mov.u64 %rd438, %rd426;
cvt.u32.u64	%r34, %rd533;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd176, %r35;
setp.ge.s64	%p18, %rd176, %rd6;
mov.u64 %rd449, %rd174;
mov.f64 %fd138, %fd62;
@%p18 bra BB84_7;

ld.global.f64 %fd138, [%rd8+2048];
ld.global.u64 %rd449, [%rd9+2048];

BB84_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd439, %rd449;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd178, %r36;
setp.ge.s64	%p19, %rd178, %rd6;
mov.u64 %rd448, %rd174;
mov.f64 %fd137, %fd62;
@%p19 bra BB84_9;

ld.global.f64 %fd137, [%rd8+4096];
ld.global.u64 %rd448, [%rd9+4096];

BB84_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd440, %rd448;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd180, %r37;
setp.ge.s64	%p20, %rd180, %rd6;
mov.u64 %rd447, %rd174;
mov.f64 %fd136, %fd62;
@%p20 bra BB84_11;

ld.global.f64 %fd136, [%rd8+6144];
ld.global.u64 %rd447, [%rd9+6144];

BB84_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd441, %rd447;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd182, %r38;
setp.ge.s64	%p21, %rd182, %rd6;
mov.u64 %rd446, %rd174;
mov.f64 %fd135, %fd62;
@%p21 bra BB84_13;

ld.global.f64 %fd135, [%rd8+8192];
ld.global.u64 %rd446, [%rd9+8192];

BB84_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd442, %rd446;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd184, %r39;
setp.ge.s64	%p22, %rd184, %rd6;
mov.u64 %rd445, %rd174;
mov.f64 %fd134, %fd62;
@%p22 bra BB84_15;

ld.global.f64 %fd134, [%rd8+10240];
ld.global.u64 %rd445, [%rd9+10240];

BB84_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd443, %rd445;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd186, %r40;
setp.ge.s64	%p23, %rd186, %rd6;
mov.u64 %rd444, %rd174;
mov.f64 %fd133, %fd62;
@%p23 bra BB84_18;

ld.global.f64 %fd133, [%rd8+12288];
ld.global.u64 %rd444, [%rd9+12288];

BB84_18:
@%p16 bra BB84_33;
bra.uni BB84_19;

BB84_33:
cvt.u64.u32	%rd236, %r13;
cvt.u64.u32	%rd237, %r17;
mul.lo.s64 %rd238, %rd237, %rd164;
add.s64 %rd239, %rd236, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd3, %rd240;
st.global.f64 [%rd241], %fd127;
st.global.u64 [%rd241+8], %rd438;
st.global.f64 [%rd241+4096], %fd128;
st.global.u64 [%rd241+4104], %rd439;
st.global.f64 [%rd241+8192], %fd129;
st.global.u64 [%rd241+8200], %rd440;
st.global.f64 [%rd241+12288], %fd130;
st.global.u64 [%rd241+12296], %rd441;
st.global.f64 [%rd241+16384], %fd131;
st.global.u64 [%rd241+16392], %rd442;
st.global.f64 [%rd241+20480], %fd132;
st.global.u64 [%rd241+20488], %rd443;
st.global.f64 [%rd241+24576], %fd133;
st.global.u64 [%rd241+24584], %rd444;
bra.uni BB84_34;

BB84_19:
setp.ge.s64	%p25, %rd533, %rd6;
@%p25 bra BB84_21;

cvt.u64.u32	%rd189, %r17;
mul.lo.s64 %rd190, %rd189, %rd164;
add.s64 %rd191, %rd533, %rd190;
shl.b64 %rd192, %rd191, 4;
add.s64 %rd193, %rd3, %rd192;
st.global.f64 [%rd193], %fd127;
st.global.u64 [%rd193+8], %rd438;

BB84_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd194, %r45;
setp.ge.s64	%p26, %rd194, %rd6;
@%p26 bra BB84_23;

cvt.u64.u32	%rd196, %r17;
mul.lo.s64 %rd197, %rd196, %rd164;
add.s64 %rd198, %rd533, %rd197;
shl.b64 %rd199, %rd198, 4;
add.s64 %rd200, %rd3, %rd199;
st.global.f64 [%rd200+4096], %fd128;
st.global.u64 [%rd200+4104], %rd439;

BB84_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd201, %r49;
setp.ge.s64	%p27, %rd201, %rd6;
@%p27 bra BB84_25;

cvt.u64.u32	%rd203, %r17;
mul.lo.s64 %rd204, %rd203, %rd164;
add.s64 %rd205, %rd533, %rd204;
shl.b64 %rd206, %rd205, 4;
add.s64 %rd207, %rd3, %rd206;
st.global.f64 [%rd207+8192], %fd129;
st.global.u64 [%rd207+8200], %rd440;

BB84_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd208, %r53;
setp.ge.s64	%p28, %rd208, %rd6;
@%p28 bra BB84_27;

cvt.u64.u32	%rd210, %r17;
mul.lo.s64 %rd211, %rd210, %rd164;
add.s64 %rd212, %rd533, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd214, %rd3, %rd213;
st.global.f64 [%rd214+12288], %fd130;
st.global.u64 [%rd214+12296], %rd441;

BB84_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd215, %r57;
setp.ge.s64	%p29, %rd215, %rd6;
@%p29 bra BB84_29;

cvt.u64.u32	%rd217, %r17;
mul.lo.s64 %rd218, %rd217, %rd164;
add.s64 %rd219, %rd533, %rd218;
shl.b64 %rd220, %rd219, 4;
add.s64 %rd221, %rd3, %rd220;
st.global.f64 [%rd221+16384], %fd131;
st.global.u64 [%rd221+16392], %rd442;

BB84_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd222, %r61;
setp.ge.s64	%p30, %rd222, %rd6;
@%p30 bra BB84_31;

cvt.u64.u32	%rd224, %r17;
mul.lo.s64 %rd225, %rd224, %rd164;
add.s64 %rd226, %rd533, %rd225;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd228, %rd3, %rd227;
st.global.f64 [%rd228+20480], %fd132;
st.global.u64 [%rd228+20488], %rd443;

BB84_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd229, %r65;
setp.ge.s64	%p31, %rd229, %rd6;
@%p31 bra BB84_34;

cvt.u64.u32	%rd231, %r17;
mul.lo.s64 %rd232, %rd231, %rd164;
add.s64 %rd233, %rd533, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd235, %rd3, %rd234;
st.global.f64 [%rd235+24576], %fd133;
st.global.u64 [%rd235+24584], %rd444;

BB84_34:
cvt.u64.u32	%rd242, %r17;
mul.lo.s64 %rd38, %rd242, %rd164;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd243, %rd533, %rd4;
shl.b64 %rd244, %rd243, 3;
add.s64 %rd41, %rd1, %rd244;
add.s64 %rd42, %rd2, %rd244;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB84_49;
bra.uni BB84_35;

BB84_49:
ld.global.f64 %fd158, [%rd41];
ld.global.u64 %rd469, [%rd42];
ld.global.f64 %fd159, [%rd41+2048];
ld.global.u64 %rd470, [%rd42+2048];
ld.global.f64 %fd160, [%rd41+4096];
ld.global.u64 %rd471, [%rd42+4096];
ld.global.f64 %fd161, [%rd41+6144];
ld.global.u64 %rd472, [%rd42+6144];
ld.global.f64 %fd162, [%rd41+8192];
ld.global.u64 %rd473, [%rd42+8192];
ld.global.f64 %fd163, [%rd41+10240];
ld.global.u64 %rd474, [%rd42+10240];
ld.global.f64 %fd164, [%rd41+12288];
ld.global.u64 %rd475, [%rd42+12288];
bra.uni BB84_50;

BB84_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd245, 0;
setp.ge.s64	%p33, %rd533, %rd5;
mov.u64 %rd481, %rd245;
mov.f64 %fd170, %fd69;
@%p33 bra BB84_37;

ld.global.f64 %fd28, [%rd41];
ld.global.u64 %rd43, [%rd42];
mov.u64 %rd481, %rd43;
mov.f64 %fd170, %fd28;

BB84_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd457, %rd481;
mov.u64 %rd469, %rd457;
cvt.u32.u64	%r71, %rd533;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd247, %r72;
setp.ge.s64	%p34, %rd247, %rd5;
mov.u64 %rd480, %rd245;
mov.f64 %fd169, %fd69;
@%p34 bra BB84_39;

ld.global.f64 %fd169, [%rd41+2048];
ld.global.u64 %rd480, [%rd42+2048];

BB84_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd470, %rd480;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd249, %r73;
setp.ge.s64	%p35, %rd249, %rd5;
mov.u64 %rd479, %rd245;
mov.f64 %fd168, %fd69;
@%p35 bra BB84_41;

ld.global.f64 %fd168, [%rd41+4096];
ld.global.u64 %rd479, [%rd42+4096];

BB84_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd471, %rd479;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd251, %r74;
setp.ge.s64	%p36, %rd251, %rd5;
mov.u64 %rd478, %rd245;
mov.f64 %fd167, %fd69;
@%p36 bra BB84_43;

ld.global.f64 %fd167, [%rd41+6144];
ld.global.u64 %rd478, [%rd42+6144];

BB84_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd472, %rd478;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd253, %r75;
setp.ge.s64	%p37, %rd253, %rd5;
mov.u64 %rd477, %rd245;
mov.f64 %fd166, %fd69;
@%p37 bra BB84_45;

ld.global.f64 %fd166, [%rd41+8192];
ld.global.u64 %rd477, [%rd42+8192];

BB84_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd473, %rd477;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd255, %r76;
setp.ge.s64	%p38, %rd255, %rd5;
mov.u64 %rd476, %rd245;
mov.f64 %fd165, %fd69;
@%p38 bra BB84_47;

ld.global.f64 %fd165, [%rd41+10240];
ld.global.u64 %rd476, [%rd42+10240];

BB84_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd474, %rd476;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd257, %r77;
setp.ge.s64	%p39, %rd257, %rd5;
mov.u64 %rd475, %rd245;
mov.f64 %fd164, %fd69;
@%p39 bra BB84_50;

ld.global.f64 %fd164, [%rd41+12288];
ld.global.u64 %rd475, [%rd42+12288];

BB84_50:
add.s64 %rd258, %rd533, %rd39;
shl.b64 %rd259, %rd258, 4;
add.s64 %rd71, %rd3, %rd259;
@%p32 bra BB84_64;
bra.uni BB84_51;

BB84_64:
st.global.f64 [%rd71], %fd158;
st.global.u64 [%rd71+8], %rd469;
st.global.f64 [%rd71+4096], %fd159;
st.global.u64 [%rd71+4104], %rd470;
st.global.f64 [%rd71+8192], %fd160;
st.global.u64 [%rd71+8200], %rd471;
st.global.f64 [%rd71+12288], %fd161;
st.global.u64 [%rd71+12296], %rd472;
st.global.f64 [%rd71+16384], %fd162;
st.global.u64 [%rd71+16392], %rd473;
st.global.f64 [%rd71+20480], %fd163;
st.global.u64 [%rd71+20488], %rd474;
bra.uni BB84_65;

BB84_51:
setp.ge.s64	%p41, %rd533, %rd5;
@%p41 bra BB84_53;

st.global.f64 [%rd71], %fd158;
st.global.u64 [%rd71+8], %rd469;

BB84_53:
cvt.u32.u64	%r78, %rd533;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd260, %r79;
setp.ge.s64	%p42, %rd260, %rd5;
@%p42 bra BB84_55;

st.global.f64 [%rd71+4096], %fd159;
st.global.u64 [%rd71+4104], %rd470;

BB84_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd261, %r80;
setp.ge.s64	%p43, %rd261, %rd5;
@%p43 bra BB84_57;

st.global.f64 [%rd71+8192], %fd160;
st.global.u64 [%rd71+8200], %rd471;

BB84_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd262, %r81;
setp.ge.s64	%p44, %rd262, %rd5;
@%p44 bra BB84_59;

st.global.f64 [%rd71+12288], %fd161;
st.global.u64 [%rd71+12296], %rd472;

BB84_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd263, %r82;
setp.ge.s64	%p45, %rd263, %rd5;
@%p45 bra BB84_61;

st.global.f64 [%rd71+16384], %fd162;
st.global.u64 [%rd71+16392], %rd473;

BB84_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd264, %r83;
setp.ge.s64	%p46, %rd264, %rd5;
@%p46 bra BB84_63;

st.global.f64 [%rd71+20480], %fd163;
st.global.u64 [%rd71+20488], %rd474;

BB84_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd265, %r84;
setp.ge.s64	%p47, %rd265, %rd5;
@%p47 bra BB84_66;

BB84_65:
st.global.f64 [%rd71+24576], %fd164;
st.global.u64 [%rd71+24584], %rd475;

BB84_66:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd72, %r85;
add.s64 %rd73, %rd6, %rd5;
min.s64 %rd74, %rd72, %rd73;
setp.lt.s64	%p48, %rd74, %rd5;
sub.s64 %rd266, %rd74, %rd5;
selp.b64	%rd483, 0, %rd266, %p48;
min.s64 %rd482, %rd6, %rd74;
setp.ge.s64	%p49, %rd483, %rd482;
@%p49 bra BB84_69;

add.s64 %rd267, %rd39, %rd74;
add.s64 %rd77, %rd267, -1;

BB84_68:
add.s64 %rd268, %rd482, %rd483;
shr.s64 %rd269, %rd268, 1;
sub.s64 %rd270, %rd77, %rd269;
add.s64 %rd271, %rd269, %rd38;
shl.b64 %rd272, %rd270, 4;
add.s64 %rd273, %rd3, %rd272;
shl.b64 %rd274, %rd271, 4;
add.s64 %rd275, %rd3, %rd274;
ld.global.f64 %fd76, [%rd275];
ld.global.f64 %fd77, [%rd273];
setp.gt.f64	%p50, %fd77, %fd76;
add.s64 %rd276, %rd269, 1;
selp.b64	%rd483, %rd483, %rd276, %p50;
selp.b64	%rd482, %rd269, %rd482, %p50;
setp.lt.s64	%p51, %rd483, %rd482;
@%p51 bra BB84_68;

BB84_69:
add.s64 %rd83, %rd483, %rd38;
shl.b64 %rd280, %rd83, 4;
add.s64 %rd84, %rd3, %rd280;
shl.b64 %rd281, %rd39, 4;
add.s64 %rd85, %rd3, %rd281;
add.s64 %rd282, %rd39, %rd74;
sub.s64 %rd86, %rd282, %rd483;
shl.b64 %rd283, %rd86, 4;
add.s64 %rd87, %rd3, %rd283;
add.s64 %rd284, %rd73, %rd38;
shl.b64 %rd285, %rd284, 4;
add.s64 %rd88, %rd3, %rd285;
add.u64 %rd286, %SP, 0;
cvta.to.local.u64 %rd89, %rd286;
mov.u64 %rd484, 0;
mov.pred %p52, 0;
@%p52 bra BB84_71;

BB84_70:
add.s64 %rd287, %rd89, %rd484;
mov.u16 %rs2, 0;
st.local.u8 [%rd287], %rs2;
add.s64 %rd484, %rd484, 1;
setp.lt.u64	%p53, %rd484, 16;
@%p53 bra BB84_70;

BB84_71:
ld.global.f64 %fd78, [%rd84];
ld.global.u64 %rd289, [%rd84+8];
st.local.u64 [%rd89+8], %rd289;
st.local.f64 [%rd89], %fd78;
add.u64 %rd292, %SP, 16;
cvta.to.local.u64 %rd92, %rd292;
mov.u64 %rd485, 0;
@%p52 bra BB84_73;

BB84_72:
add.s64 %rd293, %rd92, %rd485;
mov.u16 %rs3, 0;
st.local.u8 [%rd293], %rs3;
add.s64 %rd485, %rd485, 1;
setp.lt.u64	%p55, %rd485, 16;
@%p55 bra BB84_72;

BB84_73:
ld.global.f64 %fd79, [%rd87];
ld.global.u64 %rd294, [%rd87+8];
st.local.u64 [%rd92+8], %rd294;
st.local.f64 [%rd92], %fd79;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd87, %rd88;
@%p57 bra BB84_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd84, %rd85;
@%p59 bra BB84_76;

ld.local.f64 %fd80, [%rd89];
ld.local.f64 %fd81, [%rd92];
setp.leu.f64	%p86, %fd81, %fd80;

BB84_76:
selp.b64	%rd305, %rd89, %rd92, %p86;
ld.local.f64 %fd55, [%rd305];
ld.local.u64 %rd95, [%rd305+8];
@%p86 bra BB84_78;
bra.uni BB84_77;

BB84_78:
add.s64 %rd312, %rd280, %rd3;
add.s64 %rd98, %rd312, 16;
mov.u64 %rd530, %rd98;
ld.global.f64 %fd83, [%rd84+16];
st.local.f64 [%rd89], %fd83;
ld.global.u64 %rd315, [%rd84+24];
st.local.u64 [%rd89+8], %rd315;
mov.u64 %rd507, %rd87;
mov.u64 %rd508, %rd87;
mov.u64 %rd531, %rd98;
bra.uni BB84_79;

BB84_77:
add.s64 %rd307, %rd283, %rd3;
add.s64 %rd96, %rd307, 16;
mov.u64 %rd507, %rd96;
ld.global.f64 %fd82, [%rd87+16];
st.local.f64 [%rd92], %fd82;
ld.global.u64 %rd310, [%rd87+24];
st.local.u64 [%rd92+8], %rd310;
mov.u64 %rd508, %rd96;
mov.u64 %rd530, %rd84;
mov.u64 %rd531, %rd84;

BB84_79:
mov.u64 %rd103, %rd530;
mov.u64 %rd529, %rd531;
mov.u64 %rd101, %rd507;
mov.u64 %rd506, %rd508;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd506, %rd88;
@%p61 bra BB84_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd529, %rd85;
@%p63 bra BB84_82;

ld.local.f64 %fd84, [%rd89];
ld.local.f64 %fd85, [%rd92];
setp.leu.f64	%p87, %fd85, %fd84;

BB84_82:
selp.b64	%rd324, %rd89, %rd92, %p87;
ld.local.f64 %fd56, [%rd324];
ld.local.u64 %rd104, [%rd324+8];
@%p87 bra BB84_84;
bra.uni BB84_83;

BB84_84:
add.s64 %rd529, %rd529, 16;
add.s64 %rd108, %rd103, 16;
ld.global.f64 %fd87, [%rd103+16];
st.local.f64 [%rd89], %fd87;
ld.global.u64 %rd330, [%rd103+24];
st.local.u64 [%rd89+8], %rd330;
mov.u64 %rd505, %rd101;
mov.u64 %rd528, %rd108;
bra.uni BB84_85;

BB84_83:
add.s64 %rd506, %rd506, 16;
add.s64 %rd106, %rd101, 16;
ld.global.f64 %fd86, [%rd101+16];
st.local.f64 [%rd92], %fd86;
ld.global.u64 %rd327, [%rd101+24];
st.local.u64 [%rd92+8], %rd327;
mov.u64 %rd505, %rd106;
mov.u64 %rd528, %rd103;

BB84_85:
mov.u64 %rd112, %rd528;
mov.u64 %rd527, %rd529;
mov.u64 %rd110, %rd505;
mov.u64 %rd504, %rd506;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd504, %rd88;
@%p65 bra BB84_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd527, %rd85;
@%p67 bra BB84_88;

ld.local.f64 %fd88, [%rd89];
ld.local.f64 %fd89, [%rd92];
setp.leu.f64	%p88, %fd89, %fd88;

BB84_88:
selp.b64	%rd339, %rd89, %rd92, %p88;
ld.local.f64 %fd57, [%rd339];
ld.local.u64 %rd113, [%rd339+8];
@%p88 bra BB84_90;
bra.uni BB84_89;

BB84_90:
add.s64 %rd527, %rd527, 16;
add.s64 %rd117, %rd112, 16;
ld.global.f64 %fd91, [%rd112+16];
st.local.f64 [%rd89], %fd91;
ld.global.u64 %rd345, [%rd112+24];
st.local.u64 [%rd89+8], %rd345;
mov.u64 %rd503, %rd110;
mov.u64 %rd526, %rd117;
bra.uni BB84_91;

BB84_89:
add.s64 %rd504, %rd504, 16;
add.s64 %rd115, %rd110, 16;
ld.global.f64 %fd90, [%rd110+16];
st.local.f64 [%rd92], %fd90;
ld.global.u64 %rd342, [%rd110+24];
st.local.u64 [%rd92+8], %rd342;
mov.u64 %rd503, %rd115;
mov.u64 %rd526, %rd112;

BB84_91:
mov.u64 %rd121, %rd526;
mov.u64 %rd525, %rd527;
mov.u64 %rd119, %rd503;
mov.u64 %rd502, %rd504;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd502, %rd88;
@%p69 bra BB84_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd525, %rd85;
@%p71 bra BB84_94;

ld.local.f64 %fd92, [%rd89];
ld.local.f64 %fd93, [%rd92];
setp.leu.f64	%p89, %fd93, %fd92;

BB84_94:
selp.b64	%rd354, %rd89, %rd92, %p89;
ld.local.f64 %fd58, [%rd354];
ld.local.u64 %rd122, [%rd354+8];
@%p89 bra BB84_96;
bra.uni BB84_95;

BB84_96:
add.s64 %rd525, %rd525, 16;
add.s64 %rd126, %rd121, 16;
ld.global.f64 %fd95, [%rd121+16];
st.local.f64 [%rd89], %fd95;
ld.global.u64 %rd360, [%rd121+24];
st.local.u64 [%rd89+8], %rd360;
mov.u64 %rd501, %rd119;
mov.u64 %rd524, %rd126;
bra.uni BB84_97;

BB84_95:
add.s64 %rd502, %rd502, 16;
add.s64 %rd124, %rd119, 16;
ld.global.f64 %fd94, [%rd119+16];
st.local.f64 [%rd92], %fd94;
ld.global.u64 %rd357, [%rd119+24];
st.local.u64 [%rd92+8], %rd357;
mov.u64 %rd501, %rd124;
mov.u64 %rd524, %rd121;

BB84_97:
mov.u64 %rd130, %rd524;
mov.u64 %rd523, %rd525;
mov.u64 %rd128, %rd501;
mov.u64 %rd500, %rd502;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd500, %rd88;
@%p73 bra BB84_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd523, %rd85;
@%p75 bra BB84_100;

ld.local.f64 %fd96, [%rd89];
ld.local.f64 %fd97, [%rd92];
setp.leu.f64	%p90, %fd97, %fd96;

BB84_100:
selp.b64	%rd369, %rd89, %rd92, %p90;
ld.local.f64 %fd59, [%rd369];
ld.local.u64 %rd131, [%rd369+8];
@%p90 bra BB84_102;
bra.uni BB84_101;

BB84_102:
add.s64 %rd523, %rd523, 16;
add.s64 %rd135, %rd130, 16;
ld.global.f64 %fd99, [%rd130+16];
st.local.f64 [%rd89], %fd99;
ld.global.u64 %rd375, [%rd130+24];
st.local.u64 [%rd89+8], %rd375;
mov.u64 %rd499, %rd128;
mov.u64 %rd522, %rd135;
bra.uni BB84_103;

BB84_101:
add.s64 %rd500, %rd500, 16;
add.s64 %rd133, %rd128, 16;
ld.global.f64 %fd98, [%rd128+16];
st.local.f64 [%rd92], %fd98;
ld.global.u64 %rd372, [%rd128+24];
st.local.u64 [%rd92+8], %rd372;
mov.u64 %rd499, %rd133;
mov.u64 %rd522, %rd130;

BB84_103:
mov.u64 %rd139, %rd522;
mov.u64 %rd521, %rd523;
mov.u64 %rd137, %rd499;
mov.u64 %rd498, %rd500;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd498, %rd88;
@%p77 bra BB84_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd521, %rd85;
@%p79 bra BB84_106;

ld.local.f64 %fd100, [%rd89];
ld.local.f64 %fd101, [%rd92];
setp.leu.f64	%p91, %fd101, %fd100;

BB84_106:
selp.b64	%rd384, %rd89, %rd92, %p91;
ld.local.f64 %fd60, [%rd384];
ld.local.u64 %rd140, [%rd384+8];
@%p91 bra BB84_108;
bra.uni BB84_107;

BB84_108:
add.s64 %rd521, %rd521, 16;
add.s64 %rd144, %rd139, 16;
ld.global.f64 %fd103, [%rd139+16];
st.local.f64 [%rd89], %fd103;
ld.global.u64 %rd390, [%rd139+24];
st.local.u64 [%rd89+8], %rd390;
mov.u64 %rd497, %rd137;
mov.u64 %rd520, %rd144;
bra.uni BB84_109;

BB84_107:
add.s64 %rd498, %rd498, 16;
add.s64 %rd142, %rd137, 16;
ld.global.f64 %fd102, [%rd137+16];
st.local.f64 [%rd92], %fd102;
ld.global.u64 %rd387, [%rd137+24];
st.local.u64 [%rd92+8], %rd387;
mov.u64 %rd497, %rd142;
mov.u64 %rd520, %rd139;

BB84_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd498, %rd88;
mov.pred %p92, %p80;
@%p81 bra BB84_112;

setp.ge.u64	%p83, %rd521, %rd85;
mov.pred %p92, %p52;
@%p83 bra BB84_112;

ld.local.f64 %fd104, [%rd89];
ld.local.f64 %fd105, [%rd92];
setp.leu.f64	%p92, %fd105, %fd104;

BB84_112:
selp.b64	%rd399, %rd89, %rd92, %p92;
ld.local.f64 %fd61, [%rd399];
ld.local.u64 %rd149, [%rd399+8];
@%p92 bra BB84_114;
bra.uni BB84_113;

BB84_114:
ld.global.f64 %fd107, [%rd520+16];
st.local.f64 [%rd89], %fd107;
ld.global.u64 %rd405, [%rd520+24];
st.local.u64 [%rd89+8], %rd405;
bra.uni BB84_115;

BB84_113:
ld.global.f64 %fd106, [%rd497+16];
st.local.f64 [%rd92], %fd106;
ld.global.u64 %rd402, [%rd497+24];
st.local.u64 [%rd92+8], %rd402;

BB84_115:
bar.sync 0;
add.s64 %rd408, %rd72, %rd38;
shl.b64 %rd409, %rd408, 4;
add.s64 %rd410, %rd3, %rd409;
st.global.f64 [%rd410], %fd55;
st.global.u64 [%rd410+8], %rd95;
st.global.f64 [%rd410+16], %fd56;
st.global.u64 [%rd410+24], %rd104;
st.global.f64 [%rd410+32], %fd57;
st.global.u64 [%rd410+40], %rd113;
st.global.f64 [%rd410+48], %fd58;
st.global.u64 [%rd410+56], %rd122;
st.global.f64 [%rd410+64], %fd59;
st.global.u64 [%rd410+72], %rd131;
st.global.f64 [%rd410+80], %fd60;
st.global.u64 [%rd410+88], %rd140;
st.global.f64 [%rd410+96], %fd61;
st.global.u64 [%rd410+104], %rd149;
bar.sync 0;
setp.ge.s64	%p84, %rd533, %rd73;
@%p84 bra BB84_118;

mov.u32 %r89, %tid.x;
cvta.to.global.u64 %rd411, %rd163;
mul.wide.u32 %rd532, %r89, 16;
mul.wide.u32 %rd413, %r17, 1792;
shl.b64 %rd414, %rd413, 4;
add.s64 %rd152, %rd411, %rd414;
mul.lo.s64 %rd415, %rd164, %rd242;
shl.b64 %rd416, %rd415, 4;
add.s64 %rd153, %rd3, %rd416;

BB84_117:
add.s64 %rd417, %rd153, %rd532;
ld.global.f64 %fd108, [%rd417];
add.s64 %rd418, %rd152, %rd532;
st.global.f64 [%rd418], %fd108;
ld.global.u64 %rd419, [%rd417+8];
st.global.u64 [%rd418+8], %rd419;
add.s64 %rd532, %rd532, 4096;
add.s64 %rd533, %rd533, 256;
setp.lt.s64	%p85, %rd533, %rd73;
@%p85 bra BB84_117;

BB84_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot85[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<80>;
.reg .f64 %fd<171>;
.reg .b64 %rd<473>;


mov.u64 %rd472, __local_depot85;
cvta.local.u64 %SP, %rd472;
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+40];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+24];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+32];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+16];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd155;
cvta.to.global.u64 %rd2, %rd156;
cvta.to.global.u64 %rd160, %rd158;
cvt.u32.u64	%r1, %rd157;
cvt.u32.u64	%r17, %rd154;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd161, %r18, 8;
add.s64 %rd162, %rd160, %rd161;
ld.global.u32 %r2, [%rd162];
ld.global.u32 %r19, [%rd162+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r79, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r78, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB85_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r79, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r78, %r32, %r1;

BB85_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd163, %r78;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd163, %rd3;
cvt.s64.s32	%rd164, %r79;
cvt.s64.s32	%rd165, %r33;
sub.s64 %rd5, %rd164, %rd165;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd471, %r13;
add.s64 %rd166, %rd471, %rd165;
shl.b64 %rd167, %rd166, 3;
add.s64 %rd7, %rd1, %rd167;
add.s64 %rd8, %rd2, %rd167;
@%p16 bra BB85_17;
bra.uni BB85_3;

BB85_17:
ld.global.f64 %fd127, [%rd7];
ld.global.u64 %rd399, [%rd8];
ld.global.f64 %fd128, [%rd7+2048];
ld.global.u64 %rd400, [%rd8+2048];
ld.global.f64 %fd129, [%rd7+4096];
ld.global.u64 %rd401, [%rd8+4096];
ld.global.f64 %fd130, [%rd7+6144];
ld.global.u64 %rd402, [%rd8+6144];
ld.global.f64 %fd131, [%rd7+8192];
ld.global.u64 %rd403, [%rd8+8192];
ld.global.f64 %fd132, [%rd7+10240];
ld.global.u64 %rd404, [%rd8+10240];
ld.global.f64 %fd133, [%rd7+12288];
ld.global.u64 %rd405, [%rd8+12288];
bra.uni BB85_18;

BB85_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd168, 0;
setp.ge.s64	%p17, %rd471, %rd5;
mov.u64 %rd411, %rd168;
mov.f64 %fd139, %fd62;
@%p17 bra BB85_5;

ld.global.f64 %fd1, [%rd7];
ld.global.u64 %rd9, [%rd8];
mov.u64 %rd411, %rd9;
mov.f64 %fd139, %fd1;

BB85_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd387, %rd411;
mov.u64 %rd399, %rd387;
cvt.u32.u64	%r34, %rd471;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd170, %r35;
setp.ge.s64	%p18, %rd170, %rd5;
mov.u64 %rd410, %rd168;
mov.f64 %fd138, %fd62;
@%p18 bra BB85_7;

ld.global.f64 %fd138, [%rd7+2048];
ld.global.u64 %rd410, [%rd8+2048];

BB85_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd400, %rd410;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd172, %r36;
setp.ge.s64	%p19, %rd172, %rd5;
mov.u64 %rd409, %rd168;
mov.f64 %fd137, %fd62;
@%p19 bra BB85_9;

ld.global.f64 %fd137, [%rd7+4096];
ld.global.u64 %rd409, [%rd8+4096];

BB85_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd401, %rd409;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd174, %r37;
setp.ge.s64	%p20, %rd174, %rd5;
mov.u64 %rd408, %rd168;
mov.f64 %fd136, %fd62;
@%p20 bra BB85_11;

ld.global.f64 %fd136, [%rd7+6144];
ld.global.u64 %rd408, [%rd8+6144];

BB85_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd402, %rd408;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd176, %r38;
setp.ge.s64	%p21, %rd176, %rd5;
mov.u64 %rd407, %rd168;
mov.f64 %fd135, %fd62;
@%p21 bra BB85_13;

ld.global.f64 %fd135, [%rd7+8192];
ld.global.u64 %rd407, [%rd8+8192];

BB85_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd403, %rd407;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd178, %r39;
setp.ge.s64	%p22, %rd178, %rd5;
mov.u64 %rd406, %rd168;
mov.f64 %fd134, %fd62;
@%p22 bra BB85_15;

ld.global.f64 %fd134, [%rd7+10240];
ld.global.u64 %rd406, [%rd8+10240];

BB85_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd404, %rd406;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd180, %r40;
setp.ge.s64	%p23, %rd180, %rd5;
mov.u64 %rd405, %rd168;
mov.f64 %fd133, %fd62;
@%p23 bra BB85_18;

ld.global.f64 %fd133, [%rd7+12288];
ld.global.u64 %rd405, [%rd8+12288];

BB85_18:
@%p16 bra BB85_33;
bra.uni BB85_19;

BB85_33:
mul.wide.u32 %rd209, %r13, 16;
mov.u64 %rd210, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd211, %rd210, %rd209;
st.shared.f64 [%rd211], %fd127;
st.shared.u64 [%rd211+8], %rd399;
st.shared.f64 [%rd211+4096], %fd128;
st.shared.u64 [%rd211+4104], %rd400;
st.shared.f64 [%rd211+8192], %fd129;
st.shared.u64 [%rd211+8200], %rd401;
st.shared.f64 [%rd211+12288], %fd130;
st.shared.u64 [%rd211+12296], %rd402;
st.shared.f64 [%rd211+16384], %fd131;
st.shared.u64 [%rd211+16392], %rd403;
st.shared.f64 [%rd211+20480], %fd132;
st.shared.u64 [%rd211+20488], %rd404;
st.shared.f64 [%rd211+24576], %fd133;
st.shared.u64 [%rd211+24584], %rd405;
bra.uni BB85_34;

BB85_19:
setp.ge.s64	%p25, %rd471, %rd5;
@%p25 bra BB85_21;

mul.wide.u32 %rd182, %r13, 16;
mov.u64 %rd183, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd184, %rd183, %rd182;
st.shared.f64 [%rd184], %fd127;
st.shared.u64 [%rd184+8], %rd399;

BB85_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd185, %r44;
setp.ge.s64	%p26, %rd185, %rd5;
@%p26 bra BB85_23;

mul.wide.u32 %rd186, %r13, 16;
mov.u64 %rd187, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd188, %rd187, %rd186;
st.shared.f64 [%rd188+4096], %fd128;
st.shared.u64 [%rd188+4104], %rd400;

BB85_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd189, %r47;
setp.ge.s64	%p27, %rd189, %rd5;
@%p27 bra BB85_25;

mul.wide.u32 %rd190, %r13, 16;
mov.u64 %rd191, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd192, %rd191, %rd190;
st.shared.f64 [%rd192+8192], %fd129;
st.shared.u64 [%rd192+8200], %rd401;

BB85_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd193, %r50;
setp.ge.s64	%p28, %rd193, %rd5;
@%p28 bra BB85_27;

mul.wide.u32 %rd194, %r13, 16;
mov.u64 %rd195, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd196, %rd195, %rd194;
st.shared.f64 [%rd196+12288], %fd130;
st.shared.u64 [%rd196+12296], %rd402;

BB85_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd197, %r53;
setp.ge.s64	%p29, %rd197, %rd5;
@%p29 bra BB85_29;

mul.wide.u32 %rd198, %r13, 16;
mov.u64 %rd199, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd200, %rd199, %rd198;
st.shared.f64 [%rd200+16384], %fd131;
st.shared.u64 [%rd200+16392], %rd403;

BB85_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd201, %r56;
setp.ge.s64	%p30, %rd201, %rd5;
@%p30 bra BB85_31;

mul.wide.u32 %rd202, %r13, 16;
mov.u64 %rd203, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd204, %rd203, %rd202;
st.shared.f64 [%rd204+20480], %fd132;
st.shared.u64 [%rd204+20488], %rd404;

BB85_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd205, %r59;
setp.ge.s64	%p31, %rd205, %rd5;
@%p31 bra BB85_34;

mul.wide.u32 %rd206, %r13, 16;
mov.u64 %rd207, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd208, %rd207, %rd206;
st.shared.f64 [%rd208+24576], %fd133;
st.shared.u64 [%rd208+24584], %rd405;

BB85_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd212, %rd471, %rd3;
shl.b64 %rd213, %rd212, 3;
add.s64 %rd37, %rd1, %rd213;
add.s64 %rd38, %rd2, %rd213;
@%p32 bra BB85_49;
bra.uni BB85_35;

BB85_49:
ld.global.f64 %fd158, [%rd37];
ld.global.u64 %rd430, [%rd38];
ld.global.f64 %fd159, [%rd37+2048];
ld.global.u64 %rd431, [%rd38+2048];
ld.global.f64 %fd160, [%rd37+4096];
ld.global.u64 %rd432, [%rd38+4096];
ld.global.f64 %fd161, [%rd37+6144];
ld.global.u64 %rd433, [%rd38+6144];
ld.global.f64 %fd162, [%rd37+8192];
ld.global.u64 %rd434, [%rd38+8192];
ld.global.f64 %fd163, [%rd37+10240];
ld.global.u64 %rd435, [%rd38+10240];
ld.global.f64 %fd164, [%rd37+12288];
ld.global.u64 %rd436, [%rd38+12288];
bra.uni BB85_50;

BB85_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd214, 0;
setp.ge.s64	%p33, %rd471, %rd4;
mov.u64 %rd442, %rd214;
mov.f64 %fd170, %fd69;
@%p33 bra BB85_37;

ld.global.f64 %fd28, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd442, %rd39;
mov.f64 %fd170, %fd28;

BB85_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd418, %rd442;
mov.u64 %rd430, %rd418;
cvt.u32.u64	%r62, %rd471;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd216, %r63;
setp.ge.s64	%p34, %rd216, %rd4;
mov.u64 %rd441, %rd214;
mov.f64 %fd169, %fd69;
@%p34 bra BB85_39;

ld.global.f64 %fd169, [%rd37+2048];
ld.global.u64 %rd441, [%rd38+2048];

BB85_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd431, %rd441;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd218, %r64;
setp.ge.s64	%p35, %rd218, %rd4;
mov.u64 %rd440, %rd214;
mov.f64 %fd168, %fd69;
@%p35 bra BB85_41;

ld.global.f64 %fd168, [%rd37+4096];
ld.global.u64 %rd440, [%rd38+4096];

BB85_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd432, %rd440;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd220, %r65;
setp.ge.s64	%p36, %rd220, %rd4;
mov.u64 %rd439, %rd214;
mov.f64 %fd167, %fd69;
@%p36 bra BB85_43;

ld.global.f64 %fd167, [%rd37+6144];
ld.global.u64 %rd439, [%rd38+6144];

BB85_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd433, %rd439;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd222, %r66;
setp.ge.s64	%p37, %rd222, %rd4;
mov.u64 %rd438, %rd214;
mov.f64 %fd166, %fd69;
@%p37 bra BB85_45;

ld.global.f64 %fd166, [%rd37+8192];
ld.global.u64 %rd438, [%rd38+8192];

BB85_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd434, %rd438;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd224, %r67;
setp.ge.s64	%p38, %rd224, %rd4;
mov.u64 %rd437, %rd214;
mov.f64 %fd165, %fd69;
@%p38 bra BB85_47;

ld.global.f64 %fd165, [%rd37+10240];
ld.global.u64 %rd437, [%rd38+10240];

BB85_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd435, %rd437;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd226, %r68;
setp.ge.s64	%p39, %rd226, %rd4;
mov.u64 %rd436, %rd214;
mov.f64 %fd164, %fd69;
@%p39 bra BB85_50;

ld.global.f64 %fd164, [%rd37+12288];
ld.global.u64 %rd436, [%rd38+12288];

BB85_50:
add.s64 %rd227, %rd471, %rd5;
shl.b64 %rd228, %rd227, 4;
mov.u64 %rd229, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd229, %rd228;
@%p32 bra BB85_64;
bra.uni BB85_51;

BB85_64:
st.shared.f64 [%rd67], %fd158;
st.shared.u64 [%rd67+8], %rd430;
st.shared.f64 [%rd67+4096], %fd159;
st.shared.u64 [%rd67+4104], %rd431;
st.shared.f64 [%rd67+8192], %fd160;
st.shared.u64 [%rd67+8200], %rd432;
st.shared.f64 [%rd67+12288], %fd161;
st.shared.u64 [%rd67+12296], %rd433;
st.shared.f64 [%rd67+16384], %fd162;
st.shared.u64 [%rd67+16392], %rd434;
st.shared.f64 [%rd67+20480], %fd163;
st.shared.u64 [%rd67+20488], %rd435;
bra.uni BB85_65;

BB85_51:
setp.ge.s64	%p41, %rd471, %rd4;
@%p41 bra BB85_53;

st.shared.f64 [%rd67], %fd158;
st.shared.u64 [%rd67+8], %rd430;

BB85_53:
cvt.u32.u64	%r69, %rd471;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd230, %r70;
setp.ge.s64	%p42, %rd230, %rd4;
@%p42 bra BB85_55;

st.shared.f64 [%rd67+4096], %fd159;
st.shared.u64 [%rd67+4104], %rd431;

BB85_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd231, %r71;
setp.ge.s64	%p43, %rd231, %rd4;
@%p43 bra BB85_57;

st.shared.f64 [%rd67+8192], %fd160;
st.shared.u64 [%rd67+8200], %rd432;

BB85_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd232, %r72;
setp.ge.s64	%p44, %rd232, %rd4;
@%p44 bra BB85_59;

st.shared.f64 [%rd67+12288], %fd161;
st.shared.u64 [%rd67+12296], %rd433;

BB85_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd233, %r73;
setp.ge.s64	%p45, %rd233, %rd4;
@%p45 bra BB85_61;

st.shared.f64 [%rd67+16384], %fd162;
st.shared.u64 [%rd67+16392], %rd434;

BB85_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd234, %r74;
setp.ge.s64	%p46, %rd234, %rd4;
@%p46 bra BB85_63;

st.shared.f64 [%rd67+20480], %fd163;
st.shared.u64 [%rd67+20488], %rd435;

BB85_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd235, %r75;
setp.ge.s64	%p47, %rd235, %rd4;
@%p47 bra BB85_66;

BB85_65:
st.shared.f64 [%rd67+24576], %fd164;
st.shared.u64 [%rd67+24584], %rd436;

BB85_66:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd68, %r76;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd68, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd236, %rd70, %rd4;
selp.b64	%rd444, 0, %rd236, %p48;
min.s64 %rd443, %rd5, %rd70;
setp.ge.s64	%p49, %rd444, %rd443;
@%p49 bra BB85_69;

add.s64 %rd237, %rd5, %rd70;
add.s64 %rd73, %rd237, -1;

BB85_68:
add.s64 %rd238, %rd443, %rd444;
shr.s64 %rd239, %rd238, 1;
sub.s64 %rd240, %rd73, %rd239;
shl.b64 %rd241, %rd240, 4;
add.s64 %rd243, %rd229, %rd241;
shl.b64 %rd244, %rd239, 4;
add.s64 %rd245, %rd229, %rd244;
ld.shared.f64 %fd76, [%rd245];
ld.shared.f64 %fd77, [%rd243];
setp.gt.f64	%p50, %fd77, %fd76;
add.s64 %rd246, %rd239, 1;
selp.b64	%rd444, %rd444, %rd246, %p50;
selp.b64	%rd443, %rd239, %rd443, %p50;
setp.lt.s64	%p51, %rd444, %rd443;
@%p51 bra BB85_68;

BB85_69:
shl.b64 %rd247, %rd444, 4;
add.s64 %rd81, %rd229, %rd247;
mov.u64 %rd457, %rd81;
shl.b64 %rd249, %rd5, 4;
add.s64 %rd82, %rd229, %rd249;
add.s64 %rd250, %rd70, %rd5;
sub.s64 %rd83, %rd250, %rd444;
shl.b64 %rd251, %rd83, 4;
add.s64 %rd86, %rd229, %rd251;
mov.u64 %rd445, %rd86;
ld.shared.f64 %fd78, [%rd81];
ld.shared.u64 %rd252, [%rd81+8];
add.u64 %rd253, %SP, 0;
cvta.to.local.u64 %rd254, %rd253;
st.local.u64 [%rd254+8], %rd252;
st.local.f64 [%rd254], %fd78;
ld.shared.f64 %fd79, [%rd86];
ld.shared.u64 %rd255, [%rd86+8];
add.u64 %rd256, %SP, 16;
cvta.to.local.u64 %rd257, %rd256;
st.local.u64 [%rd257+8], %rd255;
st.local.f64 [%rd257], %fd79;
shl.b64 %rd258, %rd69, 4;
add.s64 %rd87, %rd229, %rd258;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd86, %rd87;
@%p53 bra BB85_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd81, %rd82;
@%p55 bra BB85_72;

ld.local.f64 %fd80, [%rd254];
ld.local.f64 %fd81, [%rd257];
setp.leu.f64	%p82, %fd81, %fd80;

BB85_72:
selp.b64	%rd267, %rd254, %rd257, %p82;
ld.local.f64 %fd55, [%rd267];
ld.local.u64 %rd88, [%rd267+8];
@%p82 bra BB85_74;
bra.uni BB85_73;

BB85_74:
mov.u64 %rd456, %rd86;
add.s64 %rd276, %rd247, %rd229;
add.s64 %rd457, %rd276, 16;
mov.u64 %rd468, %rd457;
ld.shared.f64 %fd83, [%rd81+16];
ld.shared.u64 %rd279, [%rd81+24];
st.local.f64 [%rd254], %fd83;
st.local.u64 [%rd254+8], %rd279;
bra.uni BB85_75;

BB85_73:
mov.u64 %rd468, %rd81;
add.s64 %rd270, %rd251, %rd229;
add.s64 %rd445, %rd270, 16;
mov.u64 %rd456, %rd445;
ld.shared.f64 %fd82, [%rd86+16];
ld.shared.u64 %rd273, [%rd86+24];
st.local.f64 [%rd257], %fd82;
st.local.u64 [%rd257+8], %rd273;

BB85_75:
mov.u64 %rd98, %rd468;
mov.u64 %rd96, %rd456;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd445, %rd87;
@%p57 bra BB85_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd457, %rd82;
@%p59 bra BB85_78;

ld.local.f64 %fd84, [%rd254];
ld.local.f64 %fd85, [%rd257];
setp.leu.f64	%p83, %fd85, %fd84;

BB85_78:
selp.b64	%rd288, %rd254, %rd257, %p83;
ld.local.f64 %fd56, [%rd288];
ld.local.u64 %rd99, [%rd288+8];
@%p83 bra BB85_80;
bra.uni BB85_79;

BB85_80:
add.s64 %rd457, %rd457, 16;
add.s64 %rd103, %rd98, 16;
ld.shared.f64 %fd87, [%rd98+16];
ld.shared.u64 %rd294, [%rd98+24];
st.local.f64 [%rd254], %fd87;
st.local.u64 [%rd254+8], %rd294;
mov.u64 %rd455, %rd96;
mov.u64 %rd467, %rd103;
bra.uni BB85_81;

BB85_79:
add.s64 %rd445, %rd445, 16;
add.s64 %rd101, %rd96, 16;
ld.shared.f64 %fd86, [%rd96+16];
ld.shared.u64 %rd291, [%rd96+24];
st.local.f64 [%rd257], %fd86;
st.local.u64 [%rd257+8], %rd291;
mov.u64 %rd455, %rd101;
mov.u64 %rd467, %rd98;

BB85_81:
mov.u64 %rd107, %rd467;
mov.u64 %rd105, %rd455;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd445, %rd87;
@%p61 bra BB85_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd457, %rd82;
@%p63 bra BB85_84;

ld.local.f64 %fd88, [%rd254];
ld.local.f64 %fd89, [%rd257];
setp.leu.f64	%p84, %fd89, %fd88;

BB85_84:
selp.b64	%rd303, %rd254, %rd257, %p84;
ld.local.f64 %fd57, [%rd303];
ld.local.u64 %rd108, [%rd303+8];
@%p84 bra BB85_86;
bra.uni BB85_85;

BB85_86:
add.s64 %rd457, %rd457, 16;
add.s64 %rd112, %rd107, 16;
ld.shared.f64 %fd91, [%rd107+16];
st.local.f64 [%rd254], %fd91;
ld.shared.u64 %rd309, [%rd107+24];
st.local.u64 [%rd254+8], %rd309;
mov.u64 %rd454, %rd105;
mov.u64 %rd466, %rd112;
bra.uni BB85_87;

BB85_85:
add.s64 %rd445, %rd445, 16;
add.s64 %rd110, %rd105, 16;
ld.shared.f64 %fd90, [%rd105+16];
st.local.f64 [%rd257], %fd90;
ld.shared.u64 %rd306, [%rd105+24];
st.local.u64 [%rd257+8], %rd306;
mov.u64 %rd454, %rd110;
mov.u64 %rd466, %rd107;

BB85_87:
mov.u64 %rd116, %rd466;
mov.u64 %rd114, %rd454;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd445, %rd87;
@%p65 bra BB85_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd457, %rd82;
@%p67 bra BB85_90;

ld.local.f64 %fd92, [%rd254];
ld.local.f64 %fd93, [%rd257];
setp.leu.f64	%p85, %fd93, %fd92;

BB85_90:
selp.b64	%rd318, %rd254, %rd257, %p85;
ld.local.f64 %fd58, [%rd318];
ld.local.u64 %rd117, [%rd318+8];
@%p85 bra BB85_92;
bra.uni BB85_91;

BB85_92:
add.s64 %rd457, %rd457, 16;
add.s64 %rd121, %rd116, 16;
ld.shared.f64 %fd95, [%rd116+16];
st.local.f64 [%rd254], %fd95;
ld.shared.u64 %rd324, [%rd116+24];
st.local.u64 [%rd254+8], %rd324;
mov.u64 %rd453, %rd114;
mov.u64 %rd465, %rd121;
bra.uni BB85_93;

BB85_91:
add.s64 %rd445, %rd445, 16;
add.s64 %rd119, %rd114, 16;
ld.shared.f64 %fd94, [%rd114+16];
st.local.f64 [%rd257], %fd94;
ld.shared.u64 %rd321, [%rd114+24];
st.local.u64 [%rd257+8], %rd321;
mov.u64 %rd453, %rd119;
mov.u64 %rd465, %rd116;

BB85_93:
mov.u64 %rd125, %rd465;
mov.u64 %rd123, %rd453;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd445, %rd87;
@%p69 bra BB85_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd457, %rd82;
@%p71 bra BB85_96;

ld.local.f64 %fd96, [%rd254];
ld.local.f64 %fd97, [%rd257];
setp.leu.f64	%p86, %fd97, %fd96;

BB85_96:
selp.b64	%rd333, %rd254, %rd257, %p86;
ld.local.f64 %fd59, [%rd333];
ld.local.u64 %rd126, [%rd333+8];
@%p86 bra BB85_98;
bra.uni BB85_97;

BB85_98:
add.s64 %rd457, %rd457, 16;
add.s64 %rd130, %rd125, 16;
ld.shared.f64 %fd99, [%rd125+16];
st.local.f64 [%rd254], %fd99;
ld.shared.u64 %rd339, [%rd125+24];
st.local.u64 [%rd254+8], %rd339;
mov.u64 %rd452, %rd123;
mov.u64 %rd464, %rd130;
bra.uni BB85_99;

BB85_97:
add.s64 %rd445, %rd445, 16;
add.s64 %rd128, %rd123, 16;
ld.shared.f64 %fd98, [%rd123+16];
st.local.f64 [%rd257], %fd98;
ld.shared.u64 %rd336, [%rd123+24];
st.local.u64 [%rd257+8], %rd336;
mov.u64 %rd452, %rd128;
mov.u64 %rd464, %rd125;

BB85_99:
mov.u64 %rd134, %rd464;
mov.u64 %rd132, %rd452;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd445, %rd87;
@%p73 bra BB85_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd457, %rd82;
@%p75 bra BB85_102;

ld.local.f64 %fd100, [%rd254];
ld.local.f64 %fd101, [%rd257];
setp.leu.f64	%p87, %fd101, %fd100;

BB85_102:
selp.b64	%rd348, %rd254, %rd257, %p87;
ld.local.f64 %fd60, [%rd348];
ld.local.u64 %rd135, [%rd348+8];
@%p87 bra BB85_104;
bra.uni BB85_103;

BB85_104:
add.s64 %rd457, %rd457, 16;
add.s64 %rd139, %rd134, 16;
ld.shared.f64 %fd103, [%rd134+16];
st.local.f64 [%rd254], %fd103;
ld.shared.u64 %rd354, [%rd134+24];
st.local.u64 [%rd254+8], %rd354;
mov.u64 %rd451, %rd132;
mov.u64 %rd463, %rd139;
bra.uni BB85_105;

BB85_103:
add.s64 %rd445, %rd445, 16;
add.s64 %rd137, %rd132, 16;
ld.shared.f64 %fd102, [%rd132+16];
st.local.f64 [%rd257], %fd102;
ld.shared.u64 %rd351, [%rd132+24];
st.local.u64 [%rd257+8], %rd351;
mov.u64 %rd451, %rd137;
mov.u64 %rd463, %rd134;

BB85_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd445, %rd87;
@%p77 bra BB85_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd457, %rd82;
@%p79 bra BB85_108;

ld.local.f64 %fd104, [%rd254];
ld.local.f64 %fd105, [%rd257];
setp.leu.f64	%p88, %fd105, %fd104;

BB85_108:
selp.b64	%rd363, %rd254, %rd257, %p88;
ld.local.f64 %fd61, [%rd363];
ld.local.u64 %rd144, [%rd363+8];
@%p88 bra BB85_110;
bra.uni BB85_109;

BB85_110:
ld.shared.f64 %fd107, [%rd463+16];
st.local.f64 [%rd254], %fd107;
ld.shared.u64 %rd369, [%rd463+24];
st.local.u64 [%rd254+8], %rd369;
bra.uni BB85_111;

BB85_109:
ld.shared.f64 %fd106, [%rd451+16];
st.local.f64 [%rd257], %fd106;
ld.shared.u64 %rd366, [%rd451+24];
st.local.u64 [%rd257+8], %rd366;

BB85_111:
bar.sync 0;
shl.b64 %rd370, %rd68, 4;
add.s64 %rd372, %rd229, %rd370;
st.shared.f64 [%rd372], %fd55;
st.shared.u64 [%rd372+8], %rd88;
st.shared.f64 [%rd372+16], %fd56;
st.shared.u64 [%rd372+24], %rd99;
st.shared.f64 [%rd372+32], %fd57;
st.shared.u64 [%rd372+40], %rd108;
st.shared.f64 [%rd372+48], %fd58;
st.shared.u64 [%rd372+56], %rd117;
st.shared.f64 [%rd372+64], %fd59;
st.shared.u64 [%rd372+72], %rd126;
st.shared.f64 [%rd372+80], %fd60;
st.shared.u64 [%rd372+88], %rd135;
st.shared.f64 [%rd372+96], %fd61;
st.shared.u64 [%rd372+104], %rd144;
bar.sync 0;
setp.ge.s64	%p80, %rd471, %rd69;
@%p80 bra BB85_114;

cvta.to.global.u64 %rd373, %rd159;
cvt.u64.u32	%rd374, %r13;
mul.wide.u32 %rd375, %r13, 16;
add.s64 %rd470, %rd229, %rd375;
mul.wide.u32 %rd377, %r18, 1792;
add.s64 %rd378, %rd377, %rd374;
shl.b64 %rd379, %rd378, 4;
add.s64 %rd469, %rd373, %rd379;

BB85_113:
ld.shared.f64 %fd108, [%rd470];
ld.shared.u64 %rd380, [%rd470+8];
st.global.f64 [%rd469], %fd108;
st.global.u64 [%rd469+8], %rd380;
add.s64 %rd470, %rd470, 4096;
add.s64 %rd469, %rd469, 4096;
add.s64 %rd471, %rd471, 256;
setp.lt.s64	%p81, %rd471, %rd69;
@%p81 bra BB85_113;

BB85_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot86[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<94>;
.reg .b16 %rs<4>;
.reg .b32 %r<102>;
.reg .f64 %fd<171>;
.reg .b64 %rd<543>;


mov.u64 %rd542, __local_depot86;
cvta.local.u64 %SP, %rd542;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIdEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd166, %rd161;
cvta.to.global.u64 %rd2, %rd165;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd160;
cvt.u32.u64	%r17, %rd158;
mul.wide.u32 %rd167, %r16, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r18, [%rd168+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r101, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r100, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB86_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r101, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r100, %r31, %r1;

BB86_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd169, %r100;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd169, %rd3;
cvt.s64.s32	%rd170, %r101;
cvt.s64.s32	%rd171, %r32;
sub.s64 %rd5, %rd170, %rd171;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd541, %r13;
add.s64 %rd172, %rd541, %rd171;
shl.b64 %rd173, %rd172, 4;
add.s64 %rd7, %rd1, %rd173;
@%p16 bra BB86_17;
bra.uni BB86_3;

BB86_17:
ld.global.f64 %fd127, [%rd7];
ld.global.u64 %rd444, [%rd7+8];
ld.global.f64 %fd128, [%rd7+4096];
ld.global.u64 %rd445, [%rd7+4104];
ld.global.f64 %fd129, [%rd7+8192];
ld.global.u64 %rd446, [%rd7+8200];
ld.global.f64 %fd130, [%rd7+12288];
ld.global.u64 %rd447, [%rd7+12296];
ld.global.f64 %fd131, [%rd7+16384];
ld.global.u64 %rd448, [%rd7+16392];
ld.global.f64 %fd132, [%rd7+20480];
ld.global.u64 %rd449, [%rd7+20488];
ld.global.f64 %fd133, [%rd7+24576];
ld.global.u64 %rd450, [%rd7+24584];
bra.uni BB86_18;

BB86_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd174, 0;
setp.ge.s64	%p17, %rd541, %rd5;
mov.u64 %rd456, %rd174;
mov.f64 %fd139, %fd62;
@%p17 bra BB86_5;

ld.global.f64 %fd1, [%rd7];
ld.global.u64 %rd8, [%rd7+8];
mov.u64 %rd456, %rd8;
mov.f64 %fd139, %fd1;

BB86_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd432, %rd456;
mov.u64 %rd444, %rd432;
cvt.u32.u64	%r33, %rd541;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd176, %r34;
setp.ge.s64	%p18, %rd176, %rd5;
mov.u64 %rd455, %rd174;
mov.f64 %fd138, %fd62;
@%p18 bra BB86_7;

ld.global.f64 %fd138, [%rd7+4096];
ld.global.u64 %rd455, [%rd7+4104];

BB86_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd445, %rd455;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd178, %r35;
setp.ge.s64	%p19, %rd178, %rd5;
mov.u64 %rd454, %rd174;
mov.f64 %fd137, %fd62;
@%p19 bra BB86_9;

ld.global.f64 %fd137, [%rd7+8192];
ld.global.u64 %rd454, [%rd7+8200];

BB86_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd446, %rd454;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd180, %r36;
setp.ge.s64	%p20, %rd180, %rd5;
mov.u64 %rd453, %rd174;
mov.f64 %fd136, %fd62;
@%p20 bra BB86_11;

ld.global.f64 %fd136, [%rd7+12288];
ld.global.u64 %rd453, [%rd7+12296];

BB86_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd447, %rd453;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd182, %r37;
setp.ge.s64	%p21, %rd182, %rd5;
mov.u64 %rd452, %rd174;
mov.f64 %fd135, %fd62;
@%p21 bra BB86_13;

ld.global.f64 %fd135, [%rd7+16384];
ld.global.u64 %rd452, [%rd7+16392];

BB86_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd448, %rd452;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd184, %r38;
setp.ge.s64	%p22, %rd184, %rd5;
mov.u64 %rd451, %rd174;
mov.f64 %fd134, %fd62;
@%p22 bra BB86_15;

ld.global.f64 %fd134, [%rd7+20480];
ld.global.u64 %rd451, [%rd7+20488];

BB86_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd449, %rd451;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd186, %r39;
setp.ge.s64	%p23, %rd186, %rd5;
mov.u64 %rd450, %rd174;
mov.f64 %fd133, %fd62;
@%p23 bra BB86_18;

ld.global.f64 %fd133, [%rd7+24576];
ld.global.u64 %rd450, [%rd7+24584];

BB86_18:
@%p16 bra BB86_33;
bra.uni BB86_19;

BB86_33:
cvt.u64.u32	%rd236, %r13;
cvt.u64.u32	%rd237, %r16;
mul.lo.s64 %rd238, %rd237, %rd164;
add.s64 %rd239, %rd236, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd2, %rd240;
st.global.f64 [%rd241], %fd127;
st.global.u64 [%rd241+8], %rd444;
st.global.f64 [%rd241+4096], %fd128;
st.global.u64 [%rd241+4104], %rd445;
st.global.f64 [%rd241+8192], %fd129;
st.global.u64 [%rd241+8200], %rd446;
st.global.f64 [%rd241+12288], %fd130;
st.global.u64 [%rd241+12296], %rd447;
st.global.f64 [%rd241+16384], %fd131;
st.global.u64 [%rd241+16392], %rd448;
st.global.f64 [%rd241+20480], %fd132;
st.global.u64 [%rd241+20488], %rd449;
st.global.f64 [%rd241+24576], %fd133;
st.global.u64 [%rd241+24584], %rd450;
bra.uni BB86_34;

BB86_19:
setp.ge.s64	%p25, %rd541, %rd5;
@%p25 bra BB86_21;

cvt.u64.u32	%rd189, %r16;
mul.lo.s64 %rd190, %rd189, %rd164;
add.s64 %rd191, %rd541, %rd190;
shl.b64 %rd192, %rd191, 4;
add.s64 %rd193, %rd2, %rd192;
st.global.f64 [%rd193], %fd127;
st.global.u64 [%rd193+8], %rd444;

BB86_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd194, %r44;
setp.ge.s64	%p26, %rd194, %rd5;
@%p26 bra BB86_23;

cvt.u64.u32	%rd196, %r16;
mul.lo.s64 %rd197, %rd196, %rd164;
add.s64 %rd198, %rd541, %rd197;
shl.b64 %rd199, %rd198, 4;
add.s64 %rd200, %rd2, %rd199;
st.global.f64 [%rd200+4096], %fd128;
st.global.u64 [%rd200+4104], %rd445;

BB86_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd201, %r48;
setp.ge.s64	%p27, %rd201, %rd5;
@%p27 bra BB86_25;

cvt.u64.u32	%rd203, %r16;
mul.lo.s64 %rd204, %rd203, %rd164;
add.s64 %rd205, %rd541, %rd204;
shl.b64 %rd206, %rd205, 4;
add.s64 %rd207, %rd2, %rd206;
st.global.f64 [%rd207+8192], %fd129;
st.global.u64 [%rd207+8200], %rd446;

BB86_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd208, %r52;
setp.ge.s64	%p28, %rd208, %rd5;
@%p28 bra BB86_27;

cvt.u64.u32	%rd210, %r16;
mul.lo.s64 %rd211, %rd210, %rd164;
add.s64 %rd212, %rd541, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd214, %rd2, %rd213;
st.global.f64 [%rd214+12288], %fd130;
st.global.u64 [%rd214+12296], %rd447;

BB86_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd215, %r56;
setp.ge.s64	%p29, %rd215, %rd5;
@%p29 bra BB86_29;

cvt.u64.u32	%rd217, %r16;
mul.lo.s64 %rd218, %rd217, %rd164;
add.s64 %rd219, %rd541, %rd218;
shl.b64 %rd220, %rd219, 4;
add.s64 %rd221, %rd2, %rd220;
st.global.f64 [%rd221+16384], %fd131;
st.global.u64 [%rd221+16392], %rd448;

BB86_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd222, %r60;
setp.ge.s64	%p30, %rd222, %rd5;
@%p30 bra BB86_31;

cvt.u64.u32	%rd224, %r16;
mul.lo.s64 %rd225, %rd224, %rd164;
add.s64 %rd226, %rd541, %rd225;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd228, %rd2, %rd227;
st.global.f64 [%rd228+20480], %fd132;
st.global.u64 [%rd228+20488], %rd449;

BB86_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd229, %r64;
setp.ge.s64	%p31, %rd229, %rd5;
@%p31 bra BB86_34;

cvt.u64.u32	%rd231, %r16;
mul.lo.s64 %rd232, %rd231, %rd164;
add.s64 %rd233, %rd541, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd235, %rd2, %rd234;
st.global.f64 [%rd235+24576], %fd133;
st.global.u64 [%rd235+24584], %rd450;

BB86_34:
cvt.u64.u32	%rd36, %r16;
mul.lo.s64 %rd242, %rd36, %rd164;
add.s64 %rd37, %rd5, %rd242;
add.s64 %rd243, %rd541, %rd3;
shl.b64 %rd244, %rd243, 4;
add.s64 %rd39, %rd1, %rd244;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB86_49;
bra.uni BB86_35;

BB86_49:
ld.global.f64 %fd158, [%rd39];
ld.global.u64 %rd475, [%rd39+8];
ld.global.f64 %fd159, [%rd39+4096];
ld.global.u64 %rd476, [%rd39+4104];
ld.global.f64 %fd160, [%rd39+8192];
ld.global.u64 %rd477, [%rd39+8200];
ld.global.f64 %fd161, [%rd39+12288];
ld.global.u64 %rd478, [%rd39+12296];
ld.global.f64 %fd162, [%rd39+16384];
ld.global.u64 %rd479, [%rd39+16392];
ld.global.f64 %fd163, [%rd39+20480];
ld.global.u64 %rd480, [%rd39+20488];
ld.global.f64 %fd164, [%rd39+24576];
ld.global.u64 %rd481, [%rd39+24584];
bra.uni BB86_50;

BB86_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd245, 0;
setp.ge.s64	%p33, %rd541, %rd4;
mov.u64 %rd487, %rd245;
mov.f64 %fd170, %fd69;
@%p33 bra BB86_37;

ld.global.f64 %fd28, [%rd39];
ld.global.u64 %rd40, [%rd39+8];
mov.u64 %rd487, %rd40;
mov.f64 %fd170, %fd28;

BB86_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd463, %rd487;
mov.u64 %rd475, %rd463;
cvt.u32.u64	%r70, %rd541;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd247, %r71;
setp.ge.s64	%p34, %rd247, %rd4;
mov.u64 %rd486, %rd245;
mov.f64 %fd169, %fd69;
@%p34 bra BB86_39;

ld.global.f64 %fd169, [%rd39+4096];
ld.global.u64 %rd486, [%rd39+4104];

BB86_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd476, %rd486;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd249, %r72;
setp.ge.s64	%p35, %rd249, %rd4;
mov.u64 %rd485, %rd245;
mov.f64 %fd168, %fd69;
@%p35 bra BB86_41;

ld.global.f64 %fd168, [%rd39+8192];
ld.global.u64 %rd485, [%rd39+8200];

BB86_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd477, %rd485;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd251, %r73;
setp.ge.s64	%p36, %rd251, %rd4;
mov.u64 %rd484, %rd245;
mov.f64 %fd167, %fd69;
@%p36 bra BB86_43;

ld.global.f64 %fd167, [%rd39+12288];
ld.global.u64 %rd484, [%rd39+12296];

BB86_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd478, %rd484;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd253, %r74;
setp.ge.s64	%p37, %rd253, %rd4;
mov.u64 %rd483, %rd245;
mov.f64 %fd166, %fd69;
@%p37 bra BB86_45;

ld.global.f64 %fd166, [%rd39+16384];
ld.global.u64 %rd483, [%rd39+16392];

BB86_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd479, %rd483;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd255, %r75;
setp.ge.s64	%p38, %rd255, %rd4;
mov.u64 %rd482, %rd245;
mov.f64 %fd165, %fd69;
@%p38 bra BB86_47;

ld.global.f64 %fd165, [%rd39+20480];
ld.global.u64 %rd482, [%rd39+20488];

BB86_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd480, %rd482;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd257, %r76;
setp.ge.s64	%p39, %rd257, %rd4;
mov.u64 %rd481, %rd245;
mov.f64 %fd164, %fd69;
@%p39 bra BB86_50;

ld.global.f64 %fd164, [%rd39+24576];
ld.global.u64 %rd481, [%rd39+24584];

BB86_50:
add.s64 %rd259, %rd541, %rd37;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd67, %rd2, %rd260;
@%p32 bra BB86_64;
bra.uni BB86_51;

BB86_64:
st.global.f64 [%rd67], %fd158;
st.global.u64 [%rd67+8], %rd475;
st.global.f64 [%rd67+4096], %fd159;
st.global.u64 [%rd67+4104], %rd476;
st.global.f64 [%rd67+8192], %fd160;
st.global.u64 [%rd67+8200], %rd477;
st.global.f64 [%rd67+12288], %fd161;
st.global.u64 [%rd67+12296], %rd478;
st.global.f64 [%rd67+16384], %fd162;
st.global.u64 [%rd67+16392], %rd479;
st.global.f64 [%rd67+20480], %fd163;
st.global.u64 [%rd67+20488], %rd480;
bra.uni BB86_65;

BB86_51:
setp.ge.s64	%p41, %rd541, %rd4;
@%p41 bra BB86_53;

st.global.f64 [%rd67], %fd158;
st.global.u64 [%rd67+8], %rd475;

BB86_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd262, %r80;
setp.ge.s64	%p42, %rd262, %rd4;
@%p42 bra BB86_55;

st.global.f64 [%rd67+4096], %fd159;
st.global.u64 [%rd67+4104], %rd476;

BB86_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd263, %r82;
setp.ge.s64	%p43, %rd263, %rd4;
@%p43 bra BB86_57;

st.global.f64 [%rd67+8192], %fd160;
st.global.u64 [%rd67+8200], %rd477;

BB86_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd264, %r84;
setp.ge.s64	%p44, %rd264, %rd4;
@%p44 bra BB86_59;

st.global.f64 [%rd67+12288], %fd161;
st.global.u64 [%rd67+12296], %rd478;

BB86_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd265, %r86;
setp.ge.s64	%p45, %rd265, %rd4;
@%p45 bra BB86_61;

st.global.f64 [%rd67+16384], %fd162;
st.global.u64 [%rd67+16392], %rd479;

BB86_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd266, %r88;
setp.ge.s64	%p46, %rd266, %rd4;
@%p46 bra BB86_63;

st.global.f64 [%rd67+20480], %fd163;
st.global.u64 [%rd67+20488], %rd480;

BB86_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd267, %r90;
setp.ge.s64	%p47, %rd267, %rd4;
@%p47 bra BB86_66;

BB86_65:
st.global.f64 [%rd67+24576], %fd164;
st.global.u64 [%rd67+24584], %rd481;

BB86_66:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd268, %r92;
add.s64 %rd68, %rd5, %rd4;
min.s64 %rd69, %rd268, %rd68;
setp.lt.s64	%p48, %rd69, %rd4;
sub.s64 %rd269, %rd69, %rd4;
selp.b64	%rd489, 0, %rd269, %p48;
min.s64 %rd488, %rd5, %rd69;
setp.ge.s64	%p49, %rd489, %rd488;
@%p49 bra BB86_69;

add.s64 %rd270, %rd37, %rd69;
add.s64 %rd72, %rd270, -1;

BB86_68:
add.s64 %rd271, %rd488, %rd489;
shr.s64 %rd272, %rd271, 1;
sub.s64 %rd273, %rd72, %rd272;
add.s64 %rd274, %rd272, %rd242;
shl.b64 %rd275, %rd273, 4;
add.s64 %rd276, %rd2, %rd275;
shl.b64 %rd277, %rd274, 4;
add.s64 %rd278, %rd2, %rd277;
ld.global.f64 %fd76, [%rd278];
ld.global.f64 %fd77, [%rd276];
setp.gt.f64	%p50, %fd77, %fd76;
add.s64 %rd279, %rd272, 1;
selp.b64	%rd489, %rd489, %rd279, %p50;
selp.b64	%rd488, %rd272, %rd488, %p50;
setp.lt.s64	%p51, %rd489, %rd488;
@%p51 bra BB86_68;

BB86_69:
add.s64 %rd79, %rd489, %rd242;
shl.b64 %rd283, %rd79, 4;
add.s64 %rd80, %rd2, %rd283;
shl.b64 %rd284, %rd37, 4;
add.s64 %rd81, %rd2, %rd284;
add.s64 %rd285, %rd37, %rd69;
sub.s64 %rd82, %rd285, %rd489;
shl.b64 %rd286, %rd82, 4;
add.s64 %rd83, %rd2, %rd286;
add.s64 %rd287, %rd68, %rd242;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd84, %rd2, %rd288;
add.u64 %rd289, %SP, 0;
cvta.to.local.u64 %rd85, %rd289;
mov.u64 %rd490, 0;
mov.pred %p52, 0;
@%p52 bra BB86_71;

BB86_70:
add.s64 %rd290, %rd85, %rd490;
mov.u16 %rs2, 0;
st.local.u8 [%rd290], %rs2;
add.s64 %rd490, %rd490, 1;
setp.lt.u64	%p53, %rd490, 16;
@%p53 bra BB86_70;

BB86_71:
ld.global.f64 %fd78, [%rd80];
ld.global.u64 %rd292, [%rd80+8];
st.local.u64 [%rd85+8], %rd292;
st.local.f64 [%rd85], %fd78;
add.u64 %rd295, %SP, 16;
cvta.to.local.u64 %rd88, %rd295;
mov.u64 %rd491, 0;
@%p52 bra BB86_73;

BB86_72:
add.s64 %rd296, %rd88, %rd491;
mov.u16 %rs3, 0;
st.local.u8 [%rd296], %rs3;
add.s64 %rd491, %rd491, 1;
setp.lt.u64	%p55, %rd491, 16;
@%p55 bra BB86_72;

BB86_73:
ld.global.f64 %fd79, [%rd83];
ld.global.u64 %rd297, [%rd83+8];
st.local.u64 [%rd88+8], %rd297;
st.local.f64 [%rd88], %fd79;
mov.pred %p87, -1;
setp.ge.u64	%p57, %rd83, %rd84;
@%p57 bra BB86_76;

mov.pred %p87, 0;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB86_76;

ld.local.f64 %fd80, [%rd85];
ld.local.f64 %fd81, [%rd88];
setp.leu.f64	%p87, %fd81, %fd80;

BB86_76:
selp.b64	%rd308, %rd85, %rd88, %p87;
ld.local.f64 %fd55, [%rd308];
ld.local.u64 %rd91, [%rd308+8];
@%p87 bra BB86_78;
bra.uni BB86_77;

BB86_78:
add.s64 %rd315, %rd283, %rd2;
add.s64 %rd94, %rd315, 16;
mov.u64 %rd536, %rd94;
ld.global.f64 %fd83, [%rd80+16];
st.local.f64 [%rd85], %fd83;
ld.global.u64 %rd318, [%rd80+24];
st.local.u64 [%rd85+8], %rd318;
mov.u64 %rd513, %rd83;
mov.u64 %rd514, %rd83;
mov.u64 %rd537, %rd94;
bra.uni BB86_79;

BB86_77:
add.s64 %rd310, %rd286, %rd2;
add.s64 %rd92, %rd310, 16;
mov.u64 %rd513, %rd92;
ld.global.f64 %fd82, [%rd83+16];
st.local.f64 [%rd88], %fd82;
ld.global.u64 %rd313, [%rd83+24];
st.local.u64 [%rd88+8], %rd313;
mov.u64 %rd514, %rd92;
mov.u64 %rd536, %rd80;
mov.u64 %rd537, %rd80;

BB86_79:
mov.u64 %rd99, %rd536;
mov.u64 %rd535, %rd537;
mov.u64 %rd97, %rd513;
mov.u64 %rd512, %rd514;
mov.pred %p88, -1;
setp.ge.u64	%p61, %rd512, %rd84;
@%p61 bra BB86_82;

mov.pred %p88, 0;
setp.ge.u64	%p63, %rd535, %rd81;
@%p63 bra BB86_82;

ld.local.f64 %fd84, [%rd85];
ld.local.f64 %fd85, [%rd88];
setp.leu.f64	%p88, %fd85, %fd84;

BB86_82:
selp.b64	%rd327, %rd85, %rd88, %p88;
ld.local.f64 %fd56, [%rd327];
ld.local.u64 %rd100, [%rd327+8];
@%p88 bra BB86_84;
bra.uni BB86_83;

BB86_84:
add.s64 %rd535, %rd535, 16;
add.s64 %rd104, %rd99, 16;
ld.global.f64 %fd87, [%rd99+16];
st.local.f64 [%rd85], %fd87;
ld.global.u64 %rd333, [%rd99+24];
st.local.u64 [%rd85+8], %rd333;
mov.u64 %rd511, %rd97;
mov.u64 %rd534, %rd104;
bra.uni BB86_85;

BB86_83:
add.s64 %rd512, %rd512, 16;
add.s64 %rd102, %rd97, 16;
ld.global.f64 %fd86, [%rd97+16];
st.local.f64 [%rd88], %fd86;
ld.global.u64 %rd330, [%rd97+24];
st.local.u64 [%rd88+8], %rd330;
mov.u64 %rd511, %rd102;
mov.u64 %rd534, %rd99;

BB86_85:
mov.u64 %rd108, %rd534;
mov.u64 %rd533, %rd535;
mov.u64 %rd106, %rd511;
mov.u64 %rd510, %rd512;
mov.pred %p89, -1;
setp.ge.u64	%p65, %rd510, %rd84;
@%p65 bra BB86_88;

mov.pred %p89, 0;
setp.ge.u64	%p67, %rd533, %rd81;
@%p67 bra BB86_88;

ld.local.f64 %fd88, [%rd85];
ld.local.f64 %fd89, [%rd88];
setp.leu.f64	%p89, %fd89, %fd88;

BB86_88:
selp.b64	%rd342, %rd85, %rd88, %p89;
ld.local.f64 %fd57, [%rd342];
ld.local.u64 %rd109, [%rd342+8];
@%p89 bra BB86_90;
bra.uni BB86_89;

BB86_90:
add.s64 %rd533, %rd533, 16;
add.s64 %rd113, %rd108, 16;
ld.global.f64 %fd91, [%rd108+16];
st.local.f64 [%rd85], %fd91;
ld.global.u64 %rd348, [%rd108+24];
st.local.u64 [%rd85+8], %rd348;
mov.u64 %rd509, %rd106;
mov.u64 %rd532, %rd113;
bra.uni BB86_91;

BB86_89:
add.s64 %rd510, %rd510, 16;
add.s64 %rd111, %rd106, 16;
ld.global.f64 %fd90, [%rd106+16];
st.local.f64 [%rd88], %fd90;
ld.global.u64 %rd345, [%rd106+24];
st.local.u64 [%rd88+8], %rd345;
mov.u64 %rd509, %rd111;
mov.u64 %rd532, %rd108;

BB86_91:
mov.u64 %rd117, %rd532;
mov.u64 %rd531, %rd533;
mov.u64 %rd115, %rd509;
mov.u64 %rd508, %rd510;
mov.pred %p90, -1;
setp.ge.u64	%p69, %rd508, %rd84;
@%p69 bra BB86_94;

mov.pred %p90, 0;
setp.ge.u64	%p71, %rd531, %rd81;
@%p71 bra BB86_94;

ld.local.f64 %fd92, [%rd85];
ld.local.f64 %fd93, [%rd88];
setp.leu.f64	%p90, %fd93, %fd92;

BB86_94:
selp.b64	%rd357, %rd85, %rd88, %p90;
ld.local.f64 %fd58, [%rd357];
ld.local.u64 %rd118, [%rd357+8];
@%p90 bra BB86_96;
bra.uni BB86_95;

BB86_96:
add.s64 %rd531, %rd531, 16;
add.s64 %rd122, %rd117, 16;
ld.global.f64 %fd95, [%rd117+16];
st.local.f64 [%rd85], %fd95;
ld.global.u64 %rd363, [%rd117+24];
st.local.u64 [%rd85+8], %rd363;
mov.u64 %rd507, %rd115;
mov.u64 %rd530, %rd122;
bra.uni BB86_97;

BB86_95:
add.s64 %rd508, %rd508, 16;
add.s64 %rd120, %rd115, 16;
ld.global.f64 %fd94, [%rd115+16];
st.local.f64 [%rd88], %fd94;
ld.global.u64 %rd360, [%rd115+24];
st.local.u64 [%rd88+8], %rd360;
mov.u64 %rd507, %rd120;
mov.u64 %rd530, %rd117;

BB86_97:
mov.u64 %rd126, %rd530;
mov.u64 %rd529, %rd531;
mov.u64 %rd124, %rd507;
mov.u64 %rd506, %rd508;
mov.pred %p91, -1;
setp.ge.u64	%p73, %rd506, %rd84;
@%p73 bra BB86_100;

mov.pred %p91, 0;
setp.ge.u64	%p75, %rd529, %rd81;
@%p75 bra BB86_100;

ld.local.f64 %fd96, [%rd85];
ld.local.f64 %fd97, [%rd88];
setp.leu.f64	%p91, %fd97, %fd96;

BB86_100:
selp.b64	%rd372, %rd85, %rd88, %p91;
ld.local.f64 %fd59, [%rd372];
ld.local.u64 %rd127, [%rd372+8];
@%p91 bra BB86_102;
bra.uni BB86_101;

BB86_102:
add.s64 %rd529, %rd529, 16;
add.s64 %rd131, %rd126, 16;
ld.global.f64 %fd99, [%rd126+16];
st.local.f64 [%rd85], %fd99;
ld.global.u64 %rd378, [%rd126+24];
st.local.u64 [%rd85+8], %rd378;
mov.u64 %rd505, %rd124;
mov.u64 %rd528, %rd131;
bra.uni BB86_103;

BB86_101:
add.s64 %rd506, %rd506, 16;
add.s64 %rd129, %rd124, 16;
ld.global.f64 %fd98, [%rd124+16];
st.local.f64 [%rd88], %fd98;
ld.global.u64 %rd375, [%rd124+24];
st.local.u64 [%rd88+8], %rd375;
mov.u64 %rd505, %rd129;
mov.u64 %rd528, %rd126;

BB86_103:
mov.u64 %rd135, %rd528;
mov.u64 %rd527, %rd529;
mov.u64 %rd133, %rd505;
mov.u64 %rd504, %rd506;
mov.pred %p92, -1;
setp.ge.u64	%p77, %rd504, %rd84;
@%p77 bra BB86_106;

mov.pred %p92, 0;
setp.ge.u64	%p79, %rd527, %rd81;
@%p79 bra BB86_106;

ld.local.f64 %fd100, [%rd85];
ld.local.f64 %fd101, [%rd88];
setp.leu.f64	%p92, %fd101, %fd100;

BB86_106:
selp.b64	%rd387, %rd85, %rd88, %p92;
ld.local.f64 %fd60, [%rd387];
ld.local.u64 %rd136, [%rd387+8];
@%p92 bra BB86_108;
bra.uni BB86_107;

BB86_108:
add.s64 %rd527, %rd527, 16;
add.s64 %rd140, %rd135, 16;
ld.global.f64 %fd103, [%rd135+16];
st.local.f64 [%rd85], %fd103;
ld.global.u64 %rd393, [%rd135+24];
st.local.u64 [%rd85+8], %rd393;
mov.u64 %rd503, %rd133;
mov.u64 %rd526, %rd140;
bra.uni BB86_109;

BB86_107:
add.s64 %rd504, %rd504, 16;
add.s64 %rd138, %rd133, 16;
ld.global.f64 %fd102, [%rd133+16];
st.local.f64 [%rd88], %fd102;
ld.global.u64 %rd390, [%rd133+24];
st.local.u64 [%rd88+8], %rd390;
mov.u64 %rd503, %rd138;
mov.u64 %rd526, %rd135;

BB86_109:
mov.pred %p93, -1;
setp.ge.u64	%p81, %rd504, %rd84;
@%p81 bra BB86_112;

mov.pred %p93, 0;
setp.ge.u64	%p83, %rd527, %rd81;
@%p83 bra BB86_112;

ld.local.f64 %fd104, [%rd85];
ld.local.f64 %fd105, [%rd88];
setp.leu.f64	%p93, %fd105, %fd104;

BB86_112:
selp.b64	%rd402, %rd85, %rd88, %p93;
ld.local.f64 %fd61, [%rd402];
ld.local.u64 %rd145, [%rd402+8];
@%p93 bra BB86_114;
bra.uni BB86_113;

BB86_114:
ld.global.f64 %fd107, [%rd526+16];
st.local.f64 [%rd85], %fd107;
ld.global.u64 %rd408, [%rd526+24];
st.local.u64 [%rd85+8], %rd408;
bra.uni BB86_115;

BB86_113:
ld.global.f64 %fd106, [%rd503+16];
st.local.f64 [%rd88], %fd106;
ld.global.u64 %rd405, [%rd503+24];
st.local.u64 [%rd88+8], %rd405;

BB86_115:
bar.sync 0;
add.s64 %rd412, %rd268, %rd242;
shl.b64 %rd413, %rd412, 4;
add.s64 %rd414, %rd2, %rd413;
st.global.f64 [%rd414], %fd55;
st.global.u64 [%rd414+8], %rd91;
st.global.f64 [%rd414+16], %fd56;
st.global.u64 [%rd414+24], %rd100;
st.global.f64 [%rd414+32], %fd57;
st.global.u64 [%rd414+40], %rd109;
st.global.f64 [%rd414+48], %fd58;
st.global.u64 [%rd414+56], %rd118;
st.global.f64 [%rd414+64], %fd59;
st.global.u64 [%rd414+72], %rd127;
st.global.f64 [%rd414+80], %fd60;
st.global.u64 [%rd414+88], %rd136;
st.global.f64 [%rd414+96], %fd61;
st.global.u64 [%rd414+104], %rd145;
bar.sync 0;
setp.ge.s64	%p84, %rd541, %rd68;
@%p84 bra BB86_118;

mov.u32 %r99, %ctaid.x;
mov.u32 %r98, %tid.x;
cvta.to.global.u64 %rd415, %rd162;
cvta.to.global.u64 %rd416, %rd163;
mul.wide.u32 %rd418, %r99, 1792;
cvt.u64.u32	%rd419, %r98;
add.s64 %rd420, %rd418, %rd419;
shl.b64 %rd421, %rd420, 3;
add.s64 %rd540, %rd416, %rd421;
add.s64 %rd539, %rd415, %rd421;
mul.lo.s64 %rd422, %rd164, %rd36;
add.s64 %rd423, %rd422, %rd419;
shl.b64 %rd424, %rd423, 4;
add.s64 %rd538, %rd2, %rd424;

BB86_117:
ld.global.f64 %fd108, [%rd538];
st.global.f64 [%rd539], %fd108;
ld.global.u64 %rd425, [%rd538+8];
st.global.u64 [%rd540], %rd425;
add.s64 %rd540, %rd540, 2048;
add.s64 %rd539, %rd539, 2048;
add.s64 %rd538, %rd538, 4096;
add.s64 %rd541, %rd541, 256;
setp.lt.s64	%p85, %rd541, %rd68;
@%p85 bra BB86_117;

BB86_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot87[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<83>;
.reg .f64 %fd<171>;
.reg .b64 %rd<494>;


mov.u64 %rd493, __local_depot87;
cvta.local.u64 %SP, %rd493;
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+40];
ld.param.u64 %rd153, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+32];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd151, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+16];
ld.param.u64 %rd152, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+24];
ld.param.u64 %rd150, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIdEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd150;
cvta.to.global.u64 %rd155, %rd152;
cvt.u32.u64	%r1, %rd151;
cvt.u32.u64	%r17, %rd149;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd156, %r18, 8;
add.s64 %rd157, %rd155, %rd156;
ld.global.u32 %r2, [%rd157];
ld.global.u32 %r19, [%rd157+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r82, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r81, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB87_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r82, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r81, %r32, %r1;

BB87_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd158, %r81;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd158, %rd2;
cvt.s64.s32	%rd159, %r82;
cvt.s64.s32	%rd160, %r33;
sub.s64 %rd4, %rd159, %rd160;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd492, %r13;
add.s64 %rd161, %rd492, %rd160;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd6, %rd1, %rd162;
@%p16 bra BB87_17;
bra.uni BB87_3;

BB87_17:
ld.global.f64 %fd127, [%rd6];
ld.global.u64 %rd399, [%rd6+8];
ld.global.f64 %fd128, [%rd6+4096];
ld.global.u64 %rd400, [%rd6+4104];
ld.global.f64 %fd129, [%rd6+8192];
ld.global.u64 %rd401, [%rd6+8200];
ld.global.f64 %fd130, [%rd6+12288];
ld.global.u64 %rd402, [%rd6+12296];
ld.global.f64 %fd131, [%rd6+16384];
ld.global.u64 %rd403, [%rd6+16392];
ld.global.f64 %fd132, [%rd6+20480];
ld.global.u64 %rd404, [%rd6+20488];
ld.global.f64 %fd133, [%rd6+24576];
ld.global.u64 %rd405, [%rd6+24584];
bra.uni BB87_18;

BB87_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd163, 0;
setp.ge.s64	%p17, %rd492, %rd4;
mov.u64 %rd411, %rd163;
mov.f64 %fd139, %fd62;
@%p17 bra BB87_5;

ld.global.f64 %fd1, [%rd6];
ld.global.u64 %rd7, [%rd6+8];
mov.u64 %rd411, %rd7;
mov.f64 %fd139, %fd1;

BB87_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd387, %rd411;
mov.u64 %rd399, %rd387;
cvt.u32.u64	%r34, %rd492;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd165, %r35;
setp.ge.s64	%p18, %rd165, %rd4;
mov.u64 %rd410, %rd163;
mov.f64 %fd138, %fd62;
@%p18 bra BB87_7;

ld.global.f64 %fd138, [%rd6+4096];
ld.global.u64 %rd410, [%rd6+4104];

BB87_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd400, %rd410;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd167, %r36;
setp.ge.s64	%p19, %rd167, %rd4;
mov.u64 %rd409, %rd163;
mov.f64 %fd137, %fd62;
@%p19 bra BB87_9;

ld.global.f64 %fd137, [%rd6+8192];
ld.global.u64 %rd409, [%rd6+8200];

BB87_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd401, %rd409;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd169, %r37;
setp.ge.s64	%p20, %rd169, %rd4;
mov.u64 %rd408, %rd163;
mov.f64 %fd136, %fd62;
@%p20 bra BB87_11;

ld.global.f64 %fd136, [%rd6+12288];
ld.global.u64 %rd408, [%rd6+12296];

BB87_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd402, %rd408;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd171, %r38;
setp.ge.s64	%p21, %rd171, %rd4;
mov.u64 %rd407, %rd163;
mov.f64 %fd135, %fd62;
@%p21 bra BB87_13;

ld.global.f64 %fd135, [%rd6+16384];
ld.global.u64 %rd407, [%rd6+16392];

BB87_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd403, %rd407;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd173, %r39;
setp.ge.s64	%p22, %rd173, %rd4;
mov.u64 %rd406, %rd163;
mov.f64 %fd134, %fd62;
@%p22 bra BB87_15;

ld.global.f64 %fd134, [%rd6+20480];
ld.global.u64 %rd406, [%rd6+20488];

BB87_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd404, %rd406;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd175, %r40;
setp.ge.s64	%p23, %rd175, %rd4;
mov.u64 %rd405, %rd163;
mov.f64 %fd133, %fd62;
@%p23 bra BB87_18;

ld.global.f64 %fd133, [%rd6+24576];
ld.global.u64 %rd405, [%rd6+24584];

BB87_18:
@%p16 bra BB87_33;
bra.uni BB87_19;

BB87_33:
mul.wide.u32 %rd204, %r13, 16;
mov.u64 %rd205, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd206, %rd205, %rd204;
st.shared.f64 [%rd206], %fd127;
st.shared.u64 [%rd206+8], %rd399;
st.shared.f64 [%rd206+4096], %fd128;
st.shared.u64 [%rd206+4104], %rd400;
st.shared.f64 [%rd206+8192], %fd129;
st.shared.u64 [%rd206+8200], %rd401;
st.shared.f64 [%rd206+12288], %fd130;
st.shared.u64 [%rd206+12296], %rd402;
st.shared.f64 [%rd206+16384], %fd131;
st.shared.u64 [%rd206+16392], %rd403;
st.shared.f64 [%rd206+20480], %fd132;
st.shared.u64 [%rd206+20488], %rd404;
st.shared.f64 [%rd206+24576], %fd133;
st.shared.u64 [%rd206+24584], %rd405;
bra.uni BB87_34;

BB87_19:
setp.ge.s64	%p25, %rd492, %rd4;
@%p25 bra BB87_21;

mul.wide.u32 %rd177, %r13, 16;
mov.u64 %rd178, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd179, %rd178, %rd177;
st.shared.f64 [%rd179], %fd127;
st.shared.u64 [%rd179+8], %rd399;

BB87_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd180, %r44;
setp.ge.s64	%p26, %rd180, %rd4;
@%p26 bra BB87_23;

mul.wide.u32 %rd181, %r13, 16;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd183, %rd182, %rd181;
st.shared.f64 [%rd183+4096], %fd128;
st.shared.u64 [%rd183+4104], %rd400;

BB87_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd184, %r47;
setp.ge.s64	%p27, %rd184, %rd4;
@%p27 bra BB87_25;

mul.wide.u32 %rd185, %r13, 16;
mov.u64 %rd186, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd187, %rd186, %rd185;
st.shared.f64 [%rd187+8192], %fd129;
st.shared.u64 [%rd187+8200], %rd401;

BB87_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd188, %r50;
setp.ge.s64	%p28, %rd188, %rd4;
@%p28 bra BB87_27;

mul.wide.u32 %rd189, %r13, 16;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd191, %rd190, %rd189;
st.shared.f64 [%rd191+12288], %fd130;
st.shared.u64 [%rd191+12296], %rd402;

BB87_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd192, %r53;
setp.ge.s64	%p29, %rd192, %rd4;
@%p29 bra BB87_29;

mul.wide.u32 %rd193, %r13, 16;
mov.u64 %rd194, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd195, %rd194, %rd193;
st.shared.f64 [%rd195+16384], %fd131;
st.shared.u64 [%rd195+16392], %rd403;

BB87_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd196, %r56;
setp.ge.s64	%p30, %rd196, %rd4;
@%p30 bra BB87_31;

mul.wide.u32 %rd197, %r13, 16;
mov.u64 %rd198, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd199, %rd198, %rd197;
st.shared.f64 [%rd199+20480], %fd132;
st.shared.u64 [%rd199+20488], %rd404;

BB87_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd200, %r59;
setp.ge.s64	%p31, %rd200, %rd4;
@%p31 bra BB87_34;

mul.wide.u32 %rd201, %r13, 16;
mov.u64 %rd202, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd203, %rd202, %rd201;
st.shared.f64 [%rd203+24576], %fd133;
st.shared.u64 [%rd203+24584], %rd405;

BB87_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd207, %rd492, %rd2;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd35, %rd1, %rd208;
@%p32 bra BB87_49;
bra.uni BB87_35;

BB87_49:
ld.global.f64 %fd158, [%rd35];
ld.global.u64 %rd430, [%rd35+8];
ld.global.f64 %fd159, [%rd35+4096];
ld.global.u64 %rd431, [%rd35+4104];
ld.global.f64 %fd160, [%rd35+8192];
ld.global.u64 %rd432, [%rd35+8200];
ld.global.f64 %fd161, [%rd35+12288];
ld.global.u64 %rd433, [%rd35+12296];
ld.global.f64 %fd162, [%rd35+16384];
ld.global.u64 %rd434, [%rd35+16392];
ld.global.f64 %fd163, [%rd35+20480];
ld.global.u64 %rd435, [%rd35+20488];
ld.global.f64 %fd164, [%rd35+24576];
ld.global.u64 %rd436, [%rd35+24584];
bra.uni BB87_50;

BB87_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd209, 0;
setp.ge.s64	%p33, %rd492, %rd3;
mov.u64 %rd442, %rd209;
mov.f64 %fd170, %fd69;
@%p33 bra BB87_37;

ld.global.f64 %fd28, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd442, %rd36;
mov.f64 %fd170, %fd28;

BB87_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd418, %rd442;
mov.u64 %rd430, %rd418;
cvt.u32.u64	%r62, %rd492;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd211, %r63;
setp.ge.s64	%p34, %rd211, %rd3;
mov.u64 %rd441, %rd209;
mov.f64 %fd169, %fd69;
@%p34 bra BB87_39;

ld.global.f64 %fd169, [%rd35+4096];
ld.global.u64 %rd441, [%rd35+4104];

BB87_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd431, %rd441;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd213, %r64;
setp.ge.s64	%p35, %rd213, %rd3;
mov.u64 %rd440, %rd209;
mov.f64 %fd168, %fd69;
@%p35 bra BB87_41;

ld.global.f64 %fd168, [%rd35+8192];
ld.global.u64 %rd440, [%rd35+8200];

BB87_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd432, %rd440;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd215, %r65;
setp.ge.s64	%p36, %rd215, %rd3;
mov.u64 %rd439, %rd209;
mov.f64 %fd167, %fd69;
@%p36 bra BB87_43;

ld.global.f64 %fd167, [%rd35+12288];
ld.global.u64 %rd439, [%rd35+12296];

BB87_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd433, %rd439;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd217, %r66;
setp.ge.s64	%p37, %rd217, %rd3;
mov.u64 %rd438, %rd209;
mov.f64 %fd166, %fd69;
@%p37 bra BB87_45;

ld.global.f64 %fd166, [%rd35+16384];
ld.global.u64 %rd438, [%rd35+16392];

BB87_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd434, %rd438;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd219, %r67;
setp.ge.s64	%p38, %rd219, %rd3;
mov.u64 %rd437, %rd209;
mov.f64 %fd165, %fd69;
@%p38 bra BB87_47;

ld.global.f64 %fd165, [%rd35+20480];
ld.global.u64 %rd437, [%rd35+20488];

BB87_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd435, %rd437;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd221, %r68;
setp.ge.s64	%p39, %rd221, %rd3;
mov.u64 %rd436, %rd209;
mov.f64 %fd164, %fd69;
@%p39 bra BB87_50;

ld.global.f64 %fd164, [%rd35+24576];
ld.global.u64 %rd436, [%rd35+24584];

BB87_50:
add.s64 %rd222, %rd492, %rd4;
shl.b64 %rd223, %rd222, 4;
mov.u64 %rd224, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd64, %rd224, %rd223;
@%p32 bra BB87_64;
bra.uni BB87_51;

BB87_64:
st.shared.f64 [%rd64], %fd158;
st.shared.u64 [%rd64+8], %rd430;
st.shared.f64 [%rd64+4096], %fd159;
st.shared.u64 [%rd64+4104], %rd431;
st.shared.f64 [%rd64+8192], %fd160;
st.shared.u64 [%rd64+8200], %rd432;
st.shared.f64 [%rd64+12288], %fd161;
st.shared.u64 [%rd64+12296], %rd433;
st.shared.f64 [%rd64+16384], %fd162;
st.shared.u64 [%rd64+16392], %rd434;
st.shared.f64 [%rd64+20480], %fd163;
st.shared.u64 [%rd64+20488], %rd435;
bra.uni BB87_65;

BB87_51:
setp.ge.s64	%p41, %rd492, %rd3;
@%p41 bra BB87_53;

st.shared.f64 [%rd64], %fd158;
st.shared.u64 [%rd64+8], %rd430;

BB87_53:
cvt.u32.u64	%r69, %rd492;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd225, %r70;
setp.ge.s64	%p42, %rd225, %rd3;
@%p42 bra BB87_55;

st.shared.f64 [%rd64+4096], %fd159;
st.shared.u64 [%rd64+4104], %rd431;

BB87_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd226, %r71;
setp.ge.s64	%p43, %rd226, %rd3;
@%p43 bra BB87_57;

st.shared.f64 [%rd64+8192], %fd160;
st.shared.u64 [%rd64+8200], %rd432;

BB87_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd227, %r72;
setp.ge.s64	%p44, %rd227, %rd3;
@%p44 bra BB87_59;

st.shared.f64 [%rd64+12288], %fd161;
st.shared.u64 [%rd64+12296], %rd433;

BB87_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd228, %r73;
setp.ge.s64	%p45, %rd228, %rd3;
@%p45 bra BB87_61;

st.shared.f64 [%rd64+16384], %fd162;
st.shared.u64 [%rd64+16392], %rd434;

BB87_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd229, %r74;
setp.ge.s64	%p46, %rd229, %rd3;
@%p46 bra BB87_63;

st.shared.f64 [%rd64+20480], %fd163;
st.shared.u64 [%rd64+20488], %rd435;

BB87_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd230, %r75;
setp.ge.s64	%p47, %rd230, %rd3;
@%p47 bra BB87_66;

BB87_65:
st.shared.f64 [%rd64+24576], %fd164;
st.shared.u64 [%rd64+24584], %rd436;

BB87_66:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd231, %r77;
add.s64 %rd65, %rd4, %rd3;
min.s64 %rd66, %rd231, %rd65;
setp.lt.s64	%p48, %rd66, %rd3;
sub.s64 %rd232, %rd66, %rd3;
selp.b64	%rd444, 0, %rd232, %p48;
min.s64 %rd443, %rd4, %rd66;
setp.ge.s64	%p49, %rd444, %rd443;
@%p49 bra BB87_69;

add.s64 %rd233, %rd4, %rd66;
add.s64 %rd69, %rd233, -1;

BB87_68:
add.s64 %rd234, %rd443, %rd444;
shr.s64 %rd235, %rd234, 1;
sub.s64 %rd236, %rd69, %rd235;
shl.b64 %rd237, %rd236, 4;
add.s64 %rd239, %rd224, %rd237;
shl.b64 %rd240, %rd235, 4;
add.s64 %rd241, %rd224, %rd240;
ld.shared.f64 %fd76, [%rd241];
ld.shared.f64 %fd77, [%rd239];
setp.gt.f64	%p50, %fd77, %fd76;
add.s64 %rd242, %rd235, 1;
selp.b64	%rd444, %rd444, %rd242, %p50;
selp.b64	%rd443, %rd235, %rd443, %p50;
setp.lt.s64	%p51, %rd444, %rd443;
@%p51 bra BB87_68;

BB87_69:
shl.b64 %rd243, %rd4, 4;
add.s64 %rd75, %rd224, %rd243;
add.s64 %rd245, %rd66, %rd4;
sub.s64 %rd76, %rd245, %rd444;
shl.b64 %rd246, %rd76, 4;
add.s64 %rd77, %rd224, %rd246;
shl.b64 %rd247, %rd444, 4;
add.s64 %rd78, %rd224, %rd247;
ld.shared.f64 %fd78, [%rd78];
ld.shared.u64 %rd248, [%rd78+8];
add.u64 %rd249, %SP, 0;
cvta.to.local.u64 %rd250, %rd249;
st.local.u64 [%rd250+8], %rd248;
st.local.f64 [%rd250], %fd78;
ld.shared.f64 %fd79, [%rd77];
ld.shared.u64 %rd251, [%rd77+8];
add.u64 %rd252, %SP, 16;
cvta.to.local.u64 %rd253, %rd252;
st.local.u64 [%rd253+8], %rd251;
st.local.f64 [%rd253], %fd79;
shl.b64 %rd254, %rd65, 4;
add.s64 %rd79, %rd224, %rd254;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd77, %rd79;
@%p53 bra BB87_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd78, %rd75;
@%p55 bra BB87_72;

ld.local.f64 %fd80, [%rd250];
ld.local.f64 %fd81, [%rd253];
setp.leu.f64	%p82, %fd81, %fd80;

BB87_72:
selp.b64	%rd263, %rd250, %rd253, %p82;
ld.local.f64 %fd55, [%rd263];
ld.local.u64 %rd80, [%rd263+8];
@%p82 bra BB87_74;
bra.uni BB87_73;

BB87_74:
mov.u64 %rd466, %rd77;
add.s64 %rd272, %rd247, %rd224;
add.s64 %rd85, %rd272, 16;
mov.u64 %rd488, %rd85;
ld.shared.f64 %fd83, [%rd78+16];
ld.shared.u64 %rd275, [%rd78+24];
st.local.f64 [%rd250], %fd83;
st.local.u64 [%rd250+8], %rd275;
mov.u64 %rd455, %rd77;
mov.u64 %rd477, %rd85;
bra.uni BB87_75;

BB87_73:
mov.u64 %rd488, %rd78;
add.s64 %rd266, %rd246, %rd224;
add.s64 %rd82, %rd266, 16;
mov.u64 %rd466, %rd82;
ld.shared.f64 %fd82, [%rd77+16];
ld.shared.u64 %rd269, [%rd77+24];
st.local.f64 [%rd253], %fd82;
st.local.u64 [%rd253+8], %rd269;
mov.u64 %rd455, %rd82;
mov.u64 %rd477, %rd78;

BB87_75:
mov.u64 %rd90, %rd488;
mov.u64 %rd476, %rd477;
mov.u64 %rd88, %rd466;
mov.u64 %rd454, %rd455;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd454, %rd79;
@%p57 bra BB87_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd476, %rd75;
@%p59 bra BB87_78;

ld.local.f64 %fd84, [%rd250];
ld.local.f64 %fd85, [%rd253];
setp.leu.f64	%p83, %fd85, %fd84;

BB87_78:
selp.b64	%rd284, %rd250, %rd253, %p83;
ld.local.f64 %fd56, [%rd284];
ld.local.u64 %rd91, [%rd284+8];
@%p83 bra BB87_80;
bra.uni BB87_79;

BB87_80:
add.s64 %rd476, %rd476, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.f64 %fd87, [%rd90+16];
ld.shared.u64 %rd290, [%rd90+24];
st.local.f64 [%rd250], %fd87;
st.local.u64 [%rd250+8], %rd290;
mov.u64 %rd465, %rd88;
mov.u64 %rd487, %rd95;
bra.uni BB87_81;

BB87_79:
add.s64 %rd454, %rd454, 16;
add.s64 %rd93, %rd88, 16;
ld.shared.f64 %fd86, [%rd88+16];
ld.shared.u64 %rd287, [%rd88+24];
st.local.f64 [%rd253], %fd86;
st.local.u64 [%rd253+8], %rd287;
mov.u64 %rd465, %rd93;
mov.u64 %rd487, %rd90;

BB87_81:
mov.u64 %rd99, %rd487;
mov.u64 %rd475, %rd476;
mov.u64 %rd97, %rd465;
mov.u64 %rd453, %rd454;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd453, %rd79;
@%p61 bra BB87_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd475, %rd75;
@%p63 bra BB87_84;

ld.local.f64 %fd88, [%rd250];
ld.local.f64 %fd89, [%rd253];
setp.leu.f64	%p84, %fd89, %fd88;

BB87_84:
selp.b64	%rd299, %rd250, %rd253, %p84;
ld.local.f64 %fd57, [%rd299];
ld.local.u64 %rd100, [%rd299+8];
@%p84 bra BB87_86;
bra.uni BB87_85;

BB87_86:
add.s64 %rd475, %rd475, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.f64 %fd91, [%rd99+16];
st.local.f64 [%rd250], %fd91;
ld.shared.u64 %rd305, [%rd99+24];
st.local.u64 [%rd250+8], %rd305;
mov.u64 %rd464, %rd97;
mov.u64 %rd486, %rd104;
bra.uni BB87_87;

BB87_85:
add.s64 %rd453, %rd453, 16;
add.s64 %rd102, %rd97, 16;
ld.shared.f64 %fd90, [%rd97+16];
st.local.f64 [%rd253], %fd90;
ld.shared.u64 %rd302, [%rd97+24];
st.local.u64 [%rd253+8], %rd302;
mov.u64 %rd464, %rd102;
mov.u64 %rd486, %rd99;

BB87_87:
mov.u64 %rd108, %rd486;
mov.u64 %rd474, %rd475;
mov.u64 %rd106, %rd464;
mov.u64 %rd452, %rd453;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd452, %rd79;
@%p65 bra BB87_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd474, %rd75;
@%p67 bra BB87_90;

ld.local.f64 %fd92, [%rd250];
ld.local.f64 %fd93, [%rd253];
setp.leu.f64	%p85, %fd93, %fd92;

BB87_90:
selp.b64	%rd314, %rd250, %rd253, %p85;
ld.local.f64 %fd58, [%rd314];
ld.local.u64 %rd109, [%rd314+8];
@%p85 bra BB87_92;
bra.uni BB87_91;

BB87_92:
add.s64 %rd474, %rd474, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.f64 %fd95, [%rd108+16];
st.local.f64 [%rd250], %fd95;
ld.shared.u64 %rd320, [%rd108+24];
st.local.u64 [%rd250+8], %rd320;
mov.u64 %rd463, %rd106;
mov.u64 %rd485, %rd113;
bra.uni BB87_93;

BB87_91:
add.s64 %rd452, %rd452, 16;
add.s64 %rd111, %rd106, 16;
ld.shared.f64 %fd94, [%rd106+16];
st.local.f64 [%rd253], %fd94;
ld.shared.u64 %rd317, [%rd106+24];
st.local.u64 [%rd253+8], %rd317;
mov.u64 %rd463, %rd111;
mov.u64 %rd485, %rd108;

BB87_93:
mov.u64 %rd117, %rd485;
mov.u64 %rd473, %rd474;
mov.u64 %rd115, %rd463;
mov.u64 %rd451, %rd452;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd451, %rd79;
@%p69 bra BB87_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd473, %rd75;
@%p71 bra BB87_96;

ld.local.f64 %fd96, [%rd250];
ld.local.f64 %fd97, [%rd253];
setp.leu.f64	%p86, %fd97, %fd96;

BB87_96:
selp.b64	%rd329, %rd250, %rd253, %p86;
ld.local.f64 %fd59, [%rd329];
ld.local.u64 %rd118, [%rd329+8];
@%p86 bra BB87_98;
bra.uni BB87_97;

BB87_98:
add.s64 %rd473, %rd473, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.f64 %fd99, [%rd117+16];
st.local.f64 [%rd250], %fd99;
ld.shared.u64 %rd335, [%rd117+24];
st.local.u64 [%rd250+8], %rd335;
mov.u64 %rd462, %rd115;
mov.u64 %rd484, %rd122;
bra.uni BB87_99;

BB87_97:
add.s64 %rd451, %rd451, 16;
add.s64 %rd120, %rd115, 16;
ld.shared.f64 %fd98, [%rd115+16];
st.local.f64 [%rd253], %fd98;
ld.shared.u64 %rd332, [%rd115+24];
st.local.u64 [%rd253+8], %rd332;
mov.u64 %rd462, %rd120;
mov.u64 %rd484, %rd117;

BB87_99:
mov.u64 %rd126, %rd484;
mov.u64 %rd472, %rd473;
mov.u64 %rd124, %rd462;
mov.u64 %rd450, %rd451;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd450, %rd79;
@%p73 bra BB87_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd472, %rd75;
@%p75 bra BB87_102;

ld.local.f64 %fd100, [%rd250];
ld.local.f64 %fd101, [%rd253];
setp.leu.f64	%p87, %fd101, %fd100;

BB87_102:
selp.b64	%rd344, %rd250, %rd253, %p87;
ld.local.f64 %fd60, [%rd344];
ld.local.u64 %rd127, [%rd344+8];
@%p87 bra BB87_104;
bra.uni BB87_103;

BB87_104:
add.s64 %rd472, %rd472, 16;
add.s64 %rd131, %rd126, 16;
ld.shared.f64 %fd103, [%rd126+16];
st.local.f64 [%rd250], %fd103;
ld.shared.u64 %rd350, [%rd126+24];
st.local.u64 [%rd250+8], %rd350;
mov.u64 %rd461, %rd124;
mov.u64 %rd483, %rd131;
bra.uni BB87_105;

BB87_103:
add.s64 %rd450, %rd450, 16;
add.s64 %rd129, %rd124, 16;
ld.shared.f64 %fd102, [%rd124+16];
st.local.f64 [%rd253], %fd102;
ld.shared.u64 %rd347, [%rd124+24];
st.local.u64 [%rd253+8], %rd347;
mov.u64 %rd461, %rd129;
mov.u64 %rd483, %rd126;

BB87_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd450, %rd79;
@%p77 bra BB87_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd472, %rd75;
@%p79 bra BB87_108;

ld.local.f64 %fd104, [%rd250];
ld.local.f64 %fd105, [%rd253];
setp.leu.f64	%p88, %fd105, %fd104;

BB87_108:
selp.b64	%rd362, %rd250, %rd253, %p88;
ld.local.f64 %fd61, [%rd362];
ld.local.u64 %rd136, [%rd362+8];
@%p88 bra BB87_110;
bra.uni BB87_109;

BB87_110:
ld.shared.f64 %fd107, [%rd483+16];
st.local.f64 [%rd250], %fd107;
ld.shared.u64 %rd368, [%rd483+24];
st.local.u64 [%rd250+8], %rd368;
bra.uni BB87_111;

BB87_109:
ld.shared.f64 %fd106, [%rd461+16];
st.local.f64 [%rd253], %fd106;
ld.shared.u64 %rd365, [%rd461+24];
st.local.u64 [%rd253+8], %rd365;

BB87_111:
bar.sync 0;
mul.wide.u32 %rd369, %r77, 16;
add.s64 %rd371, %rd224, %rd369;
st.shared.f64 [%rd371], %fd55;
st.shared.u64 [%rd371+8], %rd80;
st.shared.f64 [%rd371+16], %fd56;
st.shared.u64 [%rd371+24], %rd91;
st.shared.f64 [%rd371+32], %fd57;
st.shared.u64 [%rd371+40], %rd100;
st.shared.f64 [%rd371+48], %fd58;
st.shared.u64 [%rd371+56], %rd109;
st.shared.f64 [%rd371+64], %fd59;
st.shared.u64 [%rd371+72], %rd118;
st.shared.f64 [%rd371+80], %fd60;
st.shared.u64 [%rd371+88], %rd127;
st.shared.f64 [%rd371+96], %fd61;
st.shared.u64 [%rd371+104], %rd136;
bar.sync 0;
setp.ge.s64	%p80, %rd492, %rd65;
@%p80 bra BB87_114;

cvta.to.global.u64 %rd372, %rd153;
cvta.to.global.u64 %rd373, %rd154;
cvt.u64.u32	%rd374, %r13;
mul.wide.u32 %rd375, %r13, 16;
add.s64 %rd491, %rd224, %rd375;
mul.wide.u32 %rd377, %r18, 1792;
add.s64 %rd378, %rd377, %rd374;
shl.b64 %rd379, %rd378, 3;
add.s64 %rd490, %rd373, %rd379;
add.s64 %rd489, %rd372, %rd379;

BB87_113:
ld.shared.f64 %fd108, [%rd491];
ld.shared.u64 %rd380, [%rd491+8];
st.global.f64 [%rd489], %fd108;
st.global.u64 [%rd490], %rd380;
add.s64 %rd491, %rd491, 4096;
add.s64 %rd490, %rd490, 2048;
add.s64 %rd489, %rd489, 2048;
add.s64 %rd492, %rd492, 256;
setp.lt.s64	%p81, %rd492, %rd65;
@%p81 bra BB87_113;

BB87_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSL_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSL_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot88[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .f64 %fd<384>;
.reg .b64 %rd<613>;


mov.u64 %rd612, __local_depot88;
cvta.local.u64 %SP, %rd612;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSL_EEEEvT__param_0+48];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSL_EEEEvT__param_0+8];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSL_EEEEvT__param_0];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSL_EEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSL_EEEEvT__param_0+40];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd197, %r23;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd198, %r24;
sub.s64 %rd199, %rd193, %rd198;
cvt.u32.u64	%r25, %rd199;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd191;
cvta.to.global.u64 %rd204, %rd192;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd205, %r68;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 3;
add.s64 %rd6, %rd203, %rd207;
add.s64 %rd7, %rd204, %rd207;
@%p16 bra BB88_15;
bra.uni BB88_1;

BB88_15:
ld.global.f64 %fd192, [%rd6];
ld.global.u64 %rd356, [%rd7];
ld.global.f64 %fd193, [%rd6+2048];
ld.global.u64 %rd357, [%rd7+2048];
ld.global.f64 %fd194, [%rd6+4096];
ld.global.u64 %rd358, [%rd7+4096];
ld.global.f64 %fd195, [%rd6+6144];
ld.global.u64 %rd359, [%rd7+6144];
ld.global.f64 %fd196, [%rd6+8192];
ld.global.u64 %rd360, [%rd7+8192];
ld.global.f64 %fd177, [%rd6+10240];
ld.global.u64 %rd341, [%rd7+10240];
ld.global.f64 %fd176, [%rd6+12288];
ld.global.u64 %rd340, [%rd7+12288];
bra.uni BB88_16;

BB88_1:
mov.f64 %fd110, 0d0000000000000000;
mov.u64 %rd208, 0;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd365, %rd208;
mov.f64 %fd201, %fd110;
@%p17 bra BB88_3;

ld.global.f64 %fd1, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd365, %rd8;
mov.f64 %fd201, %fd1;

BB88_3:
mov.f64 %fd182, %fd201;
mov.f64 %fd192, %fd182;
mov.u64 %rd346, %rd365;
mov.u64 %rd356, %rd346;
add.s32 %r27, %r68, 256;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd364, %rd208;
mov.f64 %fd200, %fd110;
@%p18 bra BB88_5;

ld.global.f64 %fd200, [%rd6+2048];
ld.global.u64 %rd364, [%rd7+2048];

BB88_5:
mov.f64 %fd193, %fd200;
mov.u64 %rd357, %rd364;
add.s32 %r28, %r68, 512;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd363, %rd208;
mov.f64 %fd199, %fd110;
@%p19 bra BB88_7;

ld.global.f64 %fd199, [%rd6+4096];
ld.global.u64 %rd363, [%rd7+4096];

BB88_7:
mov.f64 %fd194, %fd199;
mov.u64 %rd358, %rd363;
add.s32 %r29, %r68, 768;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd362, %rd208;
mov.f64 %fd198, %fd110;
@%p20 bra BB88_9;

ld.global.f64 %fd198, [%rd6+6144];
ld.global.u64 %rd362, [%rd7+6144];

BB88_9:
mov.f64 %fd195, %fd198;
mov.u64 %rd359, %rd362;
add.s32 %r30, %r68, 1024;
setp.ge.u32	%p21, %r30, %r1;
mov.u64 %rd361, %rd208;
mov.f64 %fd197, %fd110;
@%p21 bra BB88_11;

ld.global.f64 %fd197, [%rd6+8192];
ld.global.u64 %rd361, [%rd7+8192];

BB88_11:
mov.f64 %fd196, %fd197;
mov.u64 %rd360, %rd361;
mov.f64 %fd177, 0d0000000000000000;
mov.u64 %rd341, 0;
add.s32 %r31, %r68, 1280;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB88_13;

ld.global.f64 %fd177, [%rd6+10240];
ld.global.u64 %rd341, [%rd7+10240];

BB88_13:
mov.f64 %fd176, 0d0000000000000000;
mov.u64 %rd340, 0;
add.s32 %r32, %r68, 1536;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB88_16;

ld.global.f64 %fd176, [%rd6+12288];
ld.global.u64 %rd340, [%rd7+12288];

BB88_16:
add.s64 %rd216, %rd205, %rd1;
shl.b64 %rd217, %rd216, 4;
add.s64 %rd35, %rd5, %rd217;
@%p16 bra BB88_30;
bra.uni BB88_17;

BB88_30:
st.global.f64 [%rd35], %fd192;
st.global.u64 [%rd35+8], %rd356;
st.global.f64 [%rd35+4096], %fd193;
st.global.u64 [%rd35+4104], %rd357;
st.global.f64 [%rd35+8192], %fd194;
st.global.u64 [%rd35+8200], %rd358;
st.global.f64 [%rd35+12288], %fd195;
st.global.u64 [%rd35+12296], %rd359;
st.global.f64 [%rd35+16384], %fd196;
st.global.u64 [%rd35+16392], %rd360;
st.global.f64 [%rd35+20480], %fd177;
st.global.u64 [%rd35+20488], %rd341;
bra.uni BB88_31;

BB88_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB88_19;

st.global.f64 [%rd35], %fd192;
st.global.u64 [%rd35+8], %rd356;

BB88_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB88_21;

st.global.f64 [%rd35+4096], %fd193;
st.global.u64 [%rd35+4104], %rd357;

BB88_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB88_23;

st.global.f64 [%rd35+8192], %fd194;
st.global.u64 [%rd35+8200], %rd358;

BB88_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB88_25;

st.global.f64 [%rd35+12288], %fd195;
st.global.u64 [%rd35+12296], %rd359;

BB88_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB88_27;

st.global.f64 [%rd35+16384], %fd196;
st.global.u64 [%rd35+16392], %rd360;

BB88_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB88_29;

st.global.f64 [%rd35+20480], %fd177;
st.global.u64 [%rd35+20488], %rd341;

BB88_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB88_32;

BB88_31:
st.global.f64 [%rd35+24576], %fd176;
st.global.u64 [%rd35+24584], %rd340;

BB88_32:
bar.sync 0;
mov.u64 %rd218, 0;
st.local.u64 [%rd4], %rd218;
st.local.u64 [%rd4+8], %rd218;
st.local.u64 [%rd4+16], %rd218;
st.local.u64 [%rd4+24], %rd218;
st.local.u64 [%rd4+32], %rd218;
st.local.u64 [%rd4+40], %rd218;
st.local.u64 [%rd4+48], %rd218;
st.local.u64 [%rd4+56], %rd218;
st.local.u64 [%rd4+64], %rd218;
st.local.u64 [%rd4+72], %rd218;
st.local.u64 [%rd4+80], %rd218;
st.local.u64 [%rd4+88], %rd218;
st.local.u64 [%rd4+96], %rd218;
st.local.u64 [%rd4+104], %rd218;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd219, %r5;
add.s64 %rd220, %rd219, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd221, %rd220, 4;
add.s64 %rd37, %rd5, %rd221;
mov.u64 %rd558, %rd218;
@%p33 bra BB88_34;

ld.global.f64 %fd117, [%rd37];
st.local.f64 [%rd4], %fd117;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd4+8], %rd38;
mov.u64 %rd558, %rd38;

BB88_34:
mov.u64 %rd370, %rd558;
mov.u64 %rd544, %rd370;
mov.f64 %fd118, 0d0000000000000000;
setp.lt.u32	%p34, %r7, 2;
mov.f64 %fd378, %fd118;
mov.u64 %rd557, %rd218;
@%p34 bra BB88_36;

ld.global.f64 %fd28, [%rd37+16];
ld.global.u64 %rd557, [%rd37+24];
st.local.f64 [%rd4+16], %fd28;
st.local.u64 [%rd4+24], %rd557;
mov.f64 %fd378, %fd28;

BB88_36:
mov.u64 %rd545, %rd557;
mov.f64 %fd205, %fd378;
mov.f64 %fd367, %fd205;
setp.lt.u32	%p35, %r7, 3;
mov.f64 %fd377, %fd118;
mov.u64 %rd556, %rd218;
@%p35 bra BB88_38;

ld.global.f64 %fd377, [%rd37+32];
ld.global.u64 %rd556, [%rd37+40];
st.local.f64 [%rd4+32], %fd377;
st.local.u64 [%rd4+40], %rd556;

BB88_38:
mov.u64 %rd546, %rd556;
mov.f64 %fd369, %fd377;
setp.lt.u32	%p36, %r7, 4;
mov.f64 %fd376, %fd118;
mov.u64 %rd555, %rd218;
@%p36 bra BB88_40;

ld.global.f64 %fd376, [%rd37+48];
ld.global.u64 %rd555, [%rd37+56];
st.local.f64 [%rd4+48], %fd376;
st.local.u64 [%rd4+56], %rd555;

BB88_40:
mov.u64 %rd547, %rd555;
mov.f64 %fd368, %fd376;
setp.lt.u32	%p37, %r7, 5;
mov.f64 %fd375, %fd118;
mov.u64 %rd554, %rd218;
@%p37 bra BB88_42;

ld.global.f64 %fd375, [%rd37+64];
ld.global.u64 %rd554, [%rd37+72];
st.local.f64 [%rd4+64], %fd375;
st.local.u64 [%rd4+72], %rd554;

BB88_42:
mov.u64 %rd548, %rd554;
mov.f64 %fd370, %fd375;
mov.f64 %fd381, 0d0000000000000000;
mov.u64 %rd561, 0;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB88_44;

ld.global.f64 %fd381, [%rd37+80];
ld.global.u64 %rd561, [%rd37+88];
st.local.f64 [%rd4+80], %fd381;
st.local.u64 [%rd4+88], %rd561;

BB88_44:
mov.u64 %rd559, %rd561;
mov.f64 %fd379, %fd381;
mov.f64 %fd383, 0d0000000000000000;
mov.u64 %rd563, 0;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB88_46;

ld.global.f64 %fd383, [%rd37+96];
ld.global.u64 %rd563, [%rd37+104];
st.local.f64 [%rd4+96], %fd383;
st.local.u64 [%rd4+104], %rd563;

BB88_46:
mov.u64 %rd562, %rd563;
mov.f64 %fd382, %fd383;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB88_73;

ld.local.f64 %fd124, [%rd4];
ld.local.u64 %rd228, [%rd4+8];
st.local.u64 [%rd3+8], %rd228;
st.local.f64 [%rd3], %fd124;
@%p34 bra BB88_49;

ld.local.f64 %fd125, [%rd3];
setp.lt.f64	%p42, %fd125, %fd367;
selp.f64	%fd126, %fd367, %fd125, %p42;
add.s64 %rd233, %rd4, 16;
selp.b64	%rd234, %rd233, %rd3, %p42;
st.local.f64 [%rd3], %fd126;
ld.local.u64 %rd235, [%rd234+8];
st.local.u64 [%rd3+8], %rd235;

BB88_49:
@%p35 bra BB88_51;

ld.local.f64 %fd127, [%rd3];
setp.lt.f64	%p44, %fd127, %fd369;
selp.f64	%fd128, %fd369, %fd127, %p44;
add.s64 %rd238, %rd4, 32;
selp.b64	%rd239, %rd238, %rd3, %p44;
st.local.f64 [%rd3], %fd128;
ld.local.u64 %rd240, [%rd239+8];
st.local.u64 [%rd3+8], %rd240;

BB88_51:
@%p36 bra BB88_53;

ld.local.f64 %fd129, [%rd3];
setp.lt.f64	%p46, %fd129, %fd368;
selp.f64	%fd130, %fd368, %fd129, %p46;
add.s64 %rd243, %rd4, 48;
selp.b64	%rd244, %rd243, %rd3, %p46;
st.local.f64 [%rd3], %fd130;
ld.local.u64 %rd245, [%rd244+8];
st.local.u64 [%rd3+8], %rd245;

BB88_53:
@%p37 bra BB88_55;

ld.local.f64 %fd131, [%rd3];
setp.lt.f64	%p48, %fd131, %fd370;
selp.f64	%fd132, %fd370, %fd131, %p48;
add.s64 %rd248, %rd4, 64;
selp.b64	%rd249, %rd248, %rd3, %p48;
st.local.f64 [%rd3], %fd132;
ld.local.u64 %rd250, [%rd249+8];
st.local.u64 [%rd3+8], %rd250;

BB88_55:
@%p38 bra BB88_57;

ld.local.f64 %fd133, [%rd3];
setp.lt.f64	%p50, %fd133, %fd379;
selp.f64	%fd134, %fd379, %fd133, %p50;
add.s64 %rd253, %rd4, 80;
selp.b64	%rd254, %rd253, %rd3, %p50;
st.local.f64 [%rd3], %fd134;
ld.local.u64 %rd255, [%rd254+8];
st.local.u64 [%rd3+8], %rd255;

BB88_57:
@%p39 bra BB88_59;

ld.local.f64 %fd135, [%rd3];
setp.lt.f64	%p52, %fd135, %fd382;
selp.f64	%fd136, %fd382, %fd135, %p52;
add.s64 %rd258, %rd4, 96;
selp.b64	%rd259, %rd258, %rd3, %p52;
st.local.f64 [%rd3], %fd136;
ld.local.u64 %rd260, [%rd259+8];
st.local.u64 [%rd3+8], %rd260;

BB88_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd553, %rd544;
@%p53 bra BB88_61;

ld.local.f64 %fd137, [%rd3];
ld.local.u64 %rd553, [%rd3+8];
st.local.f64 [%rd4], %fd137;
st.local.u64 [%rd4+8], %rd553;

BB88_61:
mov.u64 %rd544, %rd553;
setp.gt.u32	%p54, %r7, 1;
mov.f64 %fd374, %fd367;
mov.u64 %rd552, %rd545;
@%p54 bra BB88_63;

ld.local.f64 %fd374, [%rd3];
ld.local.u64 %rd552, [%rd3+8];
st.local.f64 [%rd4+16], %fd374;
st.local.u64 [%rd4+24], %rd552;

BB88_63:
mov.u64 %rd545, %rd552;
mov.f64 %fd367, %fd374;
setp.gt.u32	%p55, %r7, 2;
mov.f64 %fd373, %fd369;
mov.u64 %rd551, %rd546;
@%p55 bra BB88_65;

ld.local.f64 %fd373, [%rd3];
ld.local.u64 %rd551, [%rd3+8];
st.local.f64 [%rd4+32], %fd373;
st.local.u64 [%rd4+40], %rd551;

BB88_65:
mov.u64 %rd546, %rd551;
mov.f64 %fd369, %fd373;
setp.gt.u32	%p56, %r7, 3;
mov.f64 %fd372, %fd368;
mov.u64 %rd550, %rd547;
@%p56 bra BB88_67;

ld.local.f64 %fd372, [%rd3];
ld.local.u64 %rd550, [%rd3+8];
st.local.f64 [%rd4+48], %fd372;
st.local.u64 [%rd4+56], %rd550;

BB88_67:
mov.u64 %rd547, %rd550;
mov.f64 %fd368, %fd372;
setp.gt.u32	%p57, %r7, 4;
mov.f64 %fd371, %fd370;
mov.u64 %rd549, %rd548;
@%p57 bra BB88_69;

ld.local.f64 %fd371, [%rd3];
ld.local.u64 %rd549, [%rd3+8];
st.local.f64 [%rd4+64], %fd371;
st.local.u64 [%rd4+72], %rd549;

BB88_69:
mov.u64 %rd548, %rd549;
mov.f64 %fd370, %fd371;
setp.gt.u32	%p58, %r7, 5;
mov.f64 %fd380, %fd379;
mov.u64 %rd560, %rd559;
@%p58 bra BB88_71;

ld.local.f64 %fd380, [%rd3];
ld.local.u64 %rd560, [%rd3+8];
st.local.f64 [%rd4+80], %fd380;
st.local.u64 [%rd4+88], %rd560;

BB88_71:
mov.u64 %rd559, %rd560;
mov.f64 %fd379, %fd380;
@%p40 bra BB88_73;

ld.local.f64 %fd382, [%rd3];
ld.local.u64 %rd562, [%rd3+8];
st.local.f64 [%rd4+96], %fd382;
st.local.u64 [%rd4+104], %rd562;

BB88_73:
mov.u64 %rd497, %rd544;
mov.u64 %rd498, %rd545;
mov.u64 %rd499, %rd546;
mov.u64 %rd500, %rd547;
mov.u64 %rd501, %rd548;
mov.u64 %rd502, %rd559;
mov.u64 %rd503, %rd562;
mov.f64 %fd322, %fd367;
mov.f64 %fd324, %fd368;
mov.f64 %fd323, %fd369;
mov.f64 %fd326, %fd379;
mov.f64 %fd325, %fd370;
mov.f64 %fd327, %fd382;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB88_116;

ld.local.f64 %fd57, [%rd4];
setp.geu.f64	%p61, %fd322, %fd57;
mov.f64 %fd365, %fd322;
mov.f64 %fd366, %fd57;
mov.u64 %rd542, %rd498;
mov.u64 %rd543, %rd497;
@%p61 bra BB88_76;

st.local.f64 [%rd4], %fd322;
st.local.f64 [%rd4+16], %fd57;
st.local.u64 [%rd4+8], %rd498;
st.local.u64 [%rd4+24], %rd497;
mov.f64 %fd244, %fd322;
mov.f64 %fd365, %fd57;
mov.f64 %fd366, %fd244;
mov.u64 %rd543, %rd498;
mov.u64 %rd542, %rd497;

BB88_76:
mov.u64 %rd536, %rd542;
mov.u64 %rd531, %rd543;
mov.f64 %fd359, %fd365;
mov.f64 %fd354, %fd366;
setp.geu.f64	%p62, %fd324, %fd323;
mov.f64 %fd363, %fd323;
mov.f64 %fd364, %fd324;
mov.u64 %rd541, %rd500;
mov.u64 %rd540, %rd499;
@%p62 bra BB88_78;

st.local.f64 [%rd4+32], %fd324;
st.local.f64 [%rd4+48], %fd323;
st.local.u64 [%rd4+40], %rd500;
st.local.u64 [%rd4+56], %rd499;
mov.f64 %fd364, %fd323;
mov.f64 %fd363, %fd324;
mov.u64 %rd540, %rd500;
mov.u64 %rd541, %rd499;

BB88_78:
mov.u64 %rd75, %rd540;
mov.u64 %rd534, %rd541;
mov.f64 %fd61, %fd363;
mov.f64 %fd357, %fd364;
setp.geu.f64	%p63, %fd326, %fd325;
mov.f64 %fd361, %fd325;
mov.f64 %fd362, %fd326;
mov.u64 %rd539, %rd502;
mov.u64 %rd538, %rd501;
@%p63 bra BB88_80;

st.local.f64 [%rd4+64], %fd326;
st.local.f64 [%rd4+80], %fd325;
st.local.u64 [%rd4+72], %rd502;
st.local.u64 [%rd4+88], %rd501;
mov.f64 %fd362, %fd325;
mov.f64 %fd361, %fd326;
mov.u64 %rd538, %rd502;
mov.u64 %rd539, %rd501;

BB88_80:
mov.u64 %rd77, %rd538;
mov.u64 %rd76, %rd539;
mov.f64 %fd63, %fd361;
mov.f64 %fd62, %fd362;
setp.geu.f64	%p64, %fd61, %fd359;
mov.f64 %fd360, %fd61;
mov.u64 %rd537, %rd75;
@%p64 bra BB88_82;

st.local.f64 [%rd4+16], %fd61;
st.local.f64 [%rd4+32], %fd359;
st.local.u64 [%rd4+24], %rd75;
st.local.u64 [%rd4+40], %rd536;
mov.f64 %fd249, %fd359;
mov.f64 %fd359, %fd61;
mov.f64 %fd360, %fd249;
mov.u64 %rd420, %rd536;
mov.u64 %rd536, %rd75;
mov.u64 %rd537, %rd420;

BB88_82:
mov.u64 %rd79, %rd536;
mov.u64 %rd528, %rd537;
mov.f64 %fd65, %fd359;
mov.f64 %fd351, %fd360;
setp.geu.f64	%p65, %fd63, %fd357;
mov.f64 %fd358, %fd63;
mov.u64 %rd535, %rd77;
@%p65 bra BB88_84;

st.local.f64 [%rd4+48], %fd63;
st.local.f64 [%rd4+64], %fd357;
st.local.u64 [%rd4+56], %rd77;
st.local.u64 [%rd4+72], %rd534;
mov.f64 %fd251, %fd357;
mov.f64 %fd357, %fd63;
mov.f64 %fd358, %fd251;
mov.u64 %rd422, %rd534;
mov.u64 %rd534, %rd77;
mov.u64 %rd535, %rd422;

BB88_84:
mov.u64 %rd81, %rd534;
mov.u64 %rd526, %rd535;
mov.f64 %fd67, %fd357;
mov.f64 %fd349, %fd358;
setp.geu.f64	%p66, %fd327, %fd62;
mov.f64 %fd356, %fd327;
mov.f64 %fd355, %fd62;
mov.u64 %rd533, %rd503;
mov.u64 %rd532, %rd76;
@%p66 bra BB88_86;

st.local.f64 [%rd4+80], %fd327;
st.local.f64 [%rd4+96], %fd62;
st.local.u64 [%rd4+88], %rd503;
st.local.u64 [%rd4+104], %rd76;
mov.f64 %fd229, %fd327;
mov.f64 %fd356, %fd62;
mov.f64 %fd355, %fd229;
mov.u64 %rd398, %rd503;
mov.u64 %rd533, %rd76;
mov.u64 %rd532, %rd398;

BB88_86:
mov.u64 %rd83, %rd532;
mov.u64 %rd521, %rd533;
mov.f64 %fd69, %fd355;
mov.f64 %fd344, %fd356;
setp.geu.f64	%p67, %fd65, %fd354;
mov.f64 %fd353, %fd65;
mov.u64 %rd530, %rd79;
@%p67 bra BB88_88;

st.local.f64 [%rd4], %fd65;
st.local.f64 [%rd4+16], %fd354;
st.local.u64 [%rd4+8], %rd79;
st.local.u64 [%rd4+24], %rd531;
mov.f64 %fd247, %fd354;
mov.f64 %fd354, %fd65;
mov.f64 %fd353, %fd247;
mov.u64 %rd418, %rd531;
mov.u64 %rd531, %rd79;
mov.u64 %rd530, %rd418;

BB88_88:
mov.u64 %rd524, %rd530;
mov.u64 %rd519, %rd531;
mov.f64 %fd347, %fd353;
mov.f64 %fd342, %fd354;
setp.geu.f64	%p68, %fd67, %fd351;
mov.f64 %fd352, %fd67;
mov.u64 %rd529, %rd81;
@%p68 bra BB88_90;

st.local.f64 [%rd4+32], %fd67;
st.local.f64 [%rd4+48], %fd351;
st.local.u64 [%rd4+40], %rd81;
st.local.u64 [%rd4+56], %rd528;
mov.f64 %fd259, %fd351;
mov.f64 %fd351, %fd67;
mov.f64 %fd352, %fd259;
mov.u64 %rd430, %rd528;
mov.u64 %rd528, %rd81;
mov.u64 %rd529, %rd430;

BB88_90:
mov.u64 %rd87, %rd528;
mov.u64 %rd522, %rd529;
mov.f64 %fd73, %fd351;
mov.f64 %fd345, %fd352;
setp.geu.f64	%p69, %fd69, %fd349;
mov.f64 %fd350, %fd69;
mov.u64 %rd527, %rd83;
@%p69 bra BB88_92;

st.local.f64 [%rd4+64], %fd69;
st.local.f64 [%rd4+80], %fd349;
st.local.u64 [%rd4+72], %rd83;
st.local.u64 [%rd4+88], %rd526;
mov.f64 %fd263, %fd349;
mov.f64 %fd349, %fd69;
mov.f64 %fd350, %fd263;
mov.u64 %rd434, %rd526;
mov.u64 %rd526, %rd83;
mov.u64 %rd527, %rd434;

BB88_92:
mov.u64 %rd89, %rd526;
mov.u64 %rd88, %rd527;
mov.f64 %fd75, %fd349;
mov.f64 %fd74, %fd350;
setp.geu.f64	%p70, %fd73, %fd347;
mov.f64 %fd348, %fd73;
mov.u64 %rd525, %rd87;
@%p70 bra BB88_94;

st.local.f64 [%rd4+16], %fd73;
st.local.f64 [%rd4+32], %fd347;
st.local.u64 [%rd4+24], %rd87;
st.local.u64 [%rd4+40], %rd524;
mov.f64 %fd273, %fd347;
mov.f64 %fd347, %fd73;
mov.f64 %fd348, %fd273;
mov.u64 %rd444, %rd524;
mov.u64 %rd524, %rd87;
mov.u64 %rd525, %rd444;

BB88_94:
mov.u64 %rd91, %rd524;
mov.u64 %rd516, %rd525;
mov.f64 %fd77, %fd347;
mov.f64 %fd339, %fd348;
setp.geu.f64	%p71, %fd75, %fd345;
mov.f64 %fd346, %fd75;
mov.u64 %rd523, %rd89;
@%p71 bra BB88_96;

st.local.f64 [%rd4+48], %fd75;
st.local.f64 [%rd4+64], %fd345;
st.local.u64 [%rd4+56], %rd89;
st.local.u64 [%rd4+72], %rd522;
mov.f64 %fd275, %fd345;
mov.f64 %fd345, %fd75;
mov.f64 %fd346, %fd275;
mov.u64 %rd446, %rd522;
mov.u64 %rd522, %rd89;
mov.u64 %rd523, %rd446;

BB88_96:
mov.u64 %rd93, %rd522;
mov.u64 %rd514, %rd523;
mov.f64 %fd79, %fd345;
mov.f64 %fd337, %fd346;
setp.geu.f64	%p72, %fd344, %fd74;
mov.f64 %fd343, %fd74;
mov.u64 %rd520, %rd88;
@%p72 bra BB88_98;

st.local.f64 [%rd4+80], %fd344;
st.local.f64 [%rd4+96], %fd74;
st.local.u64 [%rd4+88], %rd521;
st.local.u64 [%rd4+104], %rd88;
mov.f64 %fd267, %fd344;
mov.f64 %fd344, %fd74;
mov.f64 %fd343, %fd267;
mov.u64 %rd438, %rd521;
mov.u64 %rd521, %rd88;
mov.u64 %rd520, %rd438;

BB88_98:
mov.u64 %rd95, %rd520;
mov.u64 %rd509, %rd521;
mov.f64 %fd81, %fd343;
mov.f64 %fd332, %fd344;
setp.geu.f64	%p73, %fd77, %fd342;
mov.f64 %fd341, %fd77;
mov.u64 %rd518, %rd91;
@%p73 bra BB88_100;

st.local.f64 [%rd4], %fd77;
st.local.f64 [%rd4+16], %fd342;
st.local.u64 [%rd4+8], %rd91;
st.local.u64 [%rd4+24], %rd519;
mov.f64 %fd271, %fd342;
mov.f64 %fd342, %fd77;
mov.f64 %fd341, %fd271;
mov.u64 %rd442, %rd519;
mov.u64 %rd519, %rd91;
mov.u64 %rd518, %rd442;

BB88_100:
mov.u64 %rd512, %rd518;
mov.u64 %rd506, %rd519;
mov.f64 %fd335, %fd341;
mov.f64 %fd82, %fd342;
setp.geu.f64	%p74, %fd79, %fd339;
mov.f64 %fd340, %fd79;
mov.u64 %rd517, %rd93;
@%p74 bra BB88_102;

st.local.f64 [%rd4+32], %fd79;
st.local.f64 [%rd4+48], %fd339;
st.local.u64 [%rd4+40], %rd93;
st.local.u64 [%rd4+56], %rd516;
mov.f64 %fd283, %fd339;
mov.f64 %fd339, %fd79;
mov.f64 %fd340, %fd283;
mov.u64 %rd454, %rd516;
mov.u64 %rd516, %rd93;
mov.u64 %rd517, %rd454;

BB88_102:
mov.u64 %rd99, %rd516;
mov.u64 %rd510, %rd517;
mov.f64 %fd85, %fd339;
mov.f64 %fd333, %fd340;
setp.geu.f64	%p75, %fd81, %fd337;
mov.f64 %fd338, %fd81;
mov.u64 %rd515, %rd95;
@%p75 bra BB88_104;

st.local.f64 [%rd4+64], %fd81;
st.local.f64 [%rd4+80], %fd337;
st.local.u64 [%rd4+72], %rd95;
st.local.u64 [%rd4+88], %rd514;
mov.f64 %fd287, %fd337;
mov.f64 %fd337, %fd81;
mov.f64 %fd338, %fd287;
mov.u64 %rd458, %rd514;
mov.u64 %rd514, %rd95;
mov.u64 %rd515, %rd458;

BB88_104:
mov.u64 %rd101, %rd514;
mov.u64 %rd100, %rd515;
mov.f64 %fd87, %fd337;
mov.f64 %fd86, %fd338;
setp.geu.f64	%p76, %fd85, %fd335;
mov.f64 %fd336, %fd85;
mov.u64 %rd513, %rd99;
@%p76 bra BB88_106;

st.local.f64 [%rd4+16], %fd85;
st.local.f64 [%rd4+32], %fd335;
st.local.u64 [%rd4+24], %rd99;
st.local.u64 [%rd4+40], %rd512;
mov.f64 %fd296, %fd335;
mov.f64 %fd335, %fd85;
mov.f64 %fd336, %fd296;
mov.u64 %rd468, %rd512;
mov.u64 %rd512, %rd99;
mov.u64 %rd513, %rd468;

BB88_106:
mov.u64 %rd103, %rd512;
mov.u64 %rd504, %rd513;
mov.f64 %fd89, %fd335;
mov.f64 %fd328, %fd336;
setp.geu.f64	%p77, %fd87, %fd333;
mov.f64 %fd334, %fd87;
mov.u64 %rd511, %rd101;
@%p77 bra BB88_108;

st.local.f64 [%rd4+48], %fd87;
st.local.f64 [%rd4+64], %fd333;
st.local.u64 [%rd4+56], %rd101;
st.local.u64 [%rd4+72], %rd510;
mov.f64 %fd298, %fd333;
mov.f64 %fd333, %fd87;
mov.f64 %fd334, %fd298;
mov.u64 %rd470, %rd510;
mov.u64 %rd510, %rd101;
mov.u64 %rd511, %rd470;

BB88_108:
mov.u64 %rd105, %rd510;
mov.u64 %rd501, %rd511;
mov.f64 %fd91, %fd333;
mov.f64 %fd325, %fd334;
setp.geu.f64	%p78, %fd332, %fd86;
mov.f64 %fd331, %fd86;
mov.u64 %rd508, %rd100;
@%p78 bra BB88_110;

st.local.f64 [%rd4+80], %fd332;
st.local.f64 [%rd4+96], %fd86;
st.local.u64 [%rd4+88], %rd509;
st.local.u64 [%rd4+104], %rd100;
mov.f64 %fd291, %fd332;
mov.f64 %fd332, %fd86;
mov.f64 %fd331, %fd291;
mov.u64 %rd462, %rd509;
mov.u64 %rd509, %rd100;
mov.u64 %rd508, %rd462;

BB88_110:
mov.u64 %rd107, %rd508;
mov.u64 %rd503, %rd509;
mov.f64 %fd93, %fd331;
mov.f64 %fd327, %fd332;
setp.geu.f64	%p79, %fd89, %fd82;
mov.f64 %fd330, %fd89;
mov.u64 %rd507, %rd103;
@%p79 bra BB88_112;

st.local.f64 [%rd4], %fd89;
st.local.f64 [%rd4+16], %fd82;
st.local.u64 [%rd4+8], %rd103;
st.local.u64 [%rd4+24], %rd506;
mov.f64 %fd330, %fd82;
mov.u64 %rd466, %rd506;
mov.u64 %rd506, %rd103;
mov.u64 %rd507, %rd466;

BB88_112:
mov.u64 %rd497, %rd506;
mov.u64 %rd498, %rd507;
mov.f64 %fd322, %fd330;
setp.geu.f64	%p80, %fd91, %fd328;
mov.f64 %fd329, %fd91;
mov.u64 %rd505, %rd105;
@%p80 bra BB88_114;

st.local.f64 [%rd4+32], %fd91;
st.local.f64 [%rd4+48], %fd328;
st.local.u64 [%rd4+40], %rd105;
st.local.u64 [%rd4+56], %rd504;
mov.f64 %fd306, %fd328;
mov.f64 %fd328, %fd91;
mov.f64 %fd329, %fd306;
mov.u64 %rd478, %rd504;
mov.u64 %rd504, %rd105;
mov.u64 %rd505, %rd478;

BB88_114:
mov.u64 %rd499, %rd504;
mov.u64 %rd500, %rd505;
mov.f64 %fd323, %fd328;
mov.f64 %fd324, %fd329;
setp.geu.f64	%p81, %fd93, %fd325;
mov.f64 %fd326, %fd93;
mov.u64 %rd502, %rd107;
@%p81 bra BB88_116;

st.local.f64 [%rd4+64], %fd93;
st.local.f64 [%rd4+80], %fd325;
st.local.u64 [%rd4+72], %rd107;
st.local.u64 [%rd4+88], %rd501;
mov.f64 %fd309, %fd325;
mov.f64 %fd325, %fd93;
mov.f64 %fd326, %fd309;
mov.u64 %rd482, %rd501;
mov.u64 %rd501, %rd107;
mov.u64 %rd502, %rd482;

BB88_116:
@%p33 bra BB88_118;

ld.local.f64 %fd138, [%rd4];
st.global.f64 [%rd37], %fd138;
st.global.u64 [%rd37+8], %rd497;

BB88_118:
@%p34 bra BB88_120;

st.global.f64 [%rd37+16], %fd322;
st.global.u64 [%rd37+24], %rd498;

BB88_120:
@%p35 bra BB88_122;

st.global.f64 [%rd37+32], %fd323;
st.global.u64 [%rd37+40], %rd499;

BB88_122:
@%p36 bra BB88_124;

st.global.f64 [%rd37+48], %fd324;
st.global.u64 [%rd37+56], %rd500;

BB88_124:
@%p37 bra BB88_126;

st.global.f64 [%rd37+64], %fd325;
st.global.u64 [%rd37+72], %rd501;

BB88_126:
@%p38 bra BB88_128;

st.global.f64 [%rd37+80], %fd326;
st.global.u64 [%rd37+88], %rd502;

BB88_128:
@%p39 bra BB88_130;

st.global.f64 [%rd37+96], %fd327;
st.global.u64 [%rd37+104], %rd503;

BB88_130:
ld.param.u64 %rd335, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSL_EEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd335;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB88_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd277, %r50;
add.s64 %rd122, %rd277, %rd1;
cvt.u64.u32	%rd123, %r52;
add.s64 %rd124, %rd123, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB88_134;

add.s32 %r14, %r10, -1;

BB88_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd278, %r59;
add.s64 %rd279, %rd278, %rd124;
cvt.u64.u32	%rd280, %r58;
add.s64 %rd281, %rd122, %rd280;
shl.b64 %rd282, %rd279, 4;
add.s64 %rd283, %rd5, %rd282;
shl.b64 %rd284, %rd281, 4;
add.s64 %rd285, %rd5, %rd284;
ld.global.f64 %fd139, [%rd285];
ld.global.f64 %fd140, [%rd283];
setp.lt.f64	%p91, %fd140, %fd139;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB88_133;

BB88_134:
cvt.u64.u32	%rd287, %r67;
add.s64 %rd125, %rd122, %rd287;
shl.b64 %rd288, %rd125, 4;
add.s64 %rd126, %rd5, %rd288;
shl.b64 %rd289, %rd124, 4;
add.s64 %rd127, %rd5, %rd289;
cvt.u64.u32	%rd290, %r10;
add.s64 %rd291, %rd290, %rd1;
add.s64 %rd292, %rd291, %rd123;
sub.s64 %rd128, %rd292, %rd287;
shl.b64 %rd293, %rd128, 4;
add.s64 %rd129, %rd5, %rd293;
cvt.u64.u32	%rd294, %r11;
add.s64 %rd295, %rd294, %rd1;
shl.b64 %rd296, %rd295, 4;
add.s64 %rd130, %rd5, %rd296;
mov.u64 %rd564, 0;
mov.pred %p93, 0;
@%p93 bra BB88_136;

BB88_135:
add.s64 %rd297, %rd2, %rd564;
mov.u16 %rs2, 0;
st.local.u8 [%rd297], %rs2;
add.s64 %rd564, %rd564, 1;
setp.lt.u64	%p94, %rd564, 16;
@%p94 bra BB88_135;

BB88_136:
ld.global.f64 %fd141, [%rd126];
ld.global.u64 %rd299, [%rd126+8];
st.local.u64 [%rd2+8], %rd299;
st.local.f64 [%rd2], %fd141;
mov.u64 %rd565, 0;
@%p93 bra BB88_138;

BB88_137:
add.s64 %rd300, %rd3, %rd565;
mov.u16 %rs3, 0;
st.local.u8 [%rd300], %rs3;
add.s64 %rd565, %rd565, 1;
setp.lt.u64	%p96, %rd565, 16;
@%p96 bra BB88_137;

BB88_138:
ld.global.f64 %fd142, [%rd129];
ld.global.u64 %rd301, [%rd129+8];
st.local.u64 [%rd3+8], %rd301;
st.local.f64 [%rd3], %fd142;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd129, %rd130;
@%p98 bra BB88_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd126, %rd127;
@%p100 bra BB88_141;

ld.local.f64 %fd143, [%rd2];
ld.local.f64 %fd144, [%rd3];
setp.geu.f64	%p134, %fd144, %fd143;

BB88_141:
selp.b64	%rd302, %rd2, %rd3, %p134;
ld.local.f64 %fd103, [%rd302];
ld.local.u64 %rd135, [%rd302+8];
@%p134 bra BB88_143;
bra.uni BB88_142;

BB88_143:
add.s64 %rd307, %rd288, %rd5;
add.s64 %rd138, %rd307, 16;
mov.u64 %rd610, %rd138;
ld.global.f64 %fd146, [%rd126+16];
st.local.f64 [%rd2], %fd146;
ld.global.u64 %rd308, [%rd126+24];
st.local.u64 [%rd2+8], %rd308;
mov.u64 %rd587, %rd129;
mov.u64 %rd588, %rd129;
mov.u64 %rd611, %rd138;
bra.uni BB88_144;

BB88_142:
add.s64 %rd304, %rd293, %rd5;
add.s64 %rd136, %rd304, 16;
mov.u64 %rd587, %rd136;
ld.global.f64 %fd145, [%rd129+16];
st.local.f64 [%rd3], %fd145;
ld.global.u64 %rd305, [%rd129+24];
st.local.u64 [%rd3+8], %rd305;
mov.u64 %rd588, %rd136;
mov.u64 %rd610, %rd126;
mov.u64 %rd611, %rd126;

BB88_144:
mov.u64 %rd143, %rd610;
mov.u64 %rd609, %rd611;
mov.u64 %rd141, %rd587;
mov.u64 %rd586, %rd588;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd586, %rd130;
@%p102 bra BB88_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd609, %rd127;
@%p104 bra BB88_147;

ld.local.f64 %fd147, [%rd2];
ld.local.f64 %fd148, [%rd3];
setp.geu.f64	%p135, %fd148, %fd147;

BB88_147:
selp.b64	%rd309, %rd2, %rd3, %p135;
ld.local.f64 %fd104, [%rd309];
ld.local.u64 %rd144, [%rd309+8];
@%p135 bra BB88_149;
bra.uni BB88_148;

BB88_149:
add.s64 %rd609, %rd609, 16;
add.s64 %rd148, %rd143, 16;
ld.global.f64 %fd150, [%rd143+16];
st.local.f64 [%rd2], %fd150;
ld.global.u64 %rd311, [%rd143+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd585, %rd141;
mov.u64 %rd608, %rd148;
bra.uni BB88_150;

BB88_148:
add.s64 %rd586, %rd586, 16;
add.s64 %rd146, %rd141, 16;
ld.global.f64 %fd149, [%rd141+16];
st.local.f64 [%rd3], %fd149;
ld.global.u64 %rd310, [%rd141+24];
st.local.u64 [%rd3+8], %rd310;
mov.u64 %rd585, %rd146;
mov.u64 %rd608, %rd143;

BB88_150:
mov.u64 %rd152, %rd608;
mov.u64 %rd607, %rd609;
mov.u64 %rd150, %rd585;
mov.u64 %rd584, %rd586;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd584, %rd130;
@%p106 bra BB88_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd607, %rd127;
@%p108 bra BB88_153;

ld.local.f64 %fd151, [%rd2];
ld.local.f64 %fd152, [%rd3];
setp.geu.f64	%p136, %fd152, %fd151;

BB88_153:
selp.b64	%rd312, %rd2, %rd3, %p136;
ld.local.f64 %fd105, [%rd312];
ld.local.u64 %rd153, [%rd312+8];
@%p136 bra BB88_155;
bra.uni BB88_154;

BB88_155:
add.s64 %rd607, %rd607, 16;
add.s64 %rd157, %rd152, 16;
ld.global.f64 %fd154, [%rd152+16];
st.local.f64 [%rd2], %fd154;
ld.global.u64 %rd314, [%rd152+24];
st.local.u64 [%rd2+8], %rd314;
mov.u64 %rd583, %rd150;
mov.u64 %rd606, %rd157;
bra.uni BB88_156;

BB88_154:
add.s64 %rd584, %rd584, 16;
add.s64 %rd155, %rd150, 16;
ld.global.f64 %fd153, [%rd150+16];
st.local.f64 [%rd3], %fd153;
ld.global.u64 %rd313, [%rd150+24];
st.local.u64 [%rd3+8], %rd313;
mov.u64 %rd583, %rd155;
mov.u64 %rd606, %rd152;

BB88_156:
mov.u64 %rd161, %rd606;
mov.u64 %rd605, %rd607;
mov.u64 %rd159, %rd583;
mov.u64 %rd582, %rd584;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd582, %rd130;
@%p110 bra BB88_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd605, %rd127;
@%p112 bra BB88_159;

ld.local.f64 %fd155, [%rd2];
ld.local.f64 %fd156, [%rd3];
setp.geu.f64	%p137, %fd156, %fd155;

BB88_159:
selp.b64	%rd315, %rd2, %rd3, %p137;
ld.local.f64 %fd106, [%rd315];
ld.local.u64 %rd162, [%rd315+8];
@%p137 bra BB88_161;
bra.uni BB88_160;

BB88_161:
add.s64 %rd605, %rd605, 16;
add.s64 %rd166, %rd161, 16;
ld.global.f64 %fd158, [%rd161+16];
st.local.f64 [%rd2], %fd158;
ld.global.u64 %rd317, [%rd161+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd581, %rd159;
mov.u64 %rd604, %rd166;
bra.uni BB88_162;

BB88_160:
add.s64 %rd582, %rd582, 16;
add.s64 %rd164, %rd159, 16;
ld.global.f64 %fd157, [%rd159+16];
st.local.f64 [%rd3], %fd157;
ld.global.u64 %rd316, [%rd159+24];
st.local.u64 [%rd3+8], %rd316;
mov.u64 %rd581, %rd164;
mov.u64 %rd604, %rd161;

BB88_162:
mov.u64 %rd170, %rd604;
mov.u64 %rd603, %rd605;
mov.u64 %rd168, %rd581;
mov.u64 %rd580, %rd582;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd580, %rd130;
@%p114 bra BB88_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd603, %rd127;
@%p116 bra BB88_165;

ld.local.f64 %fd159, [%rd2];
ld.local.f64 %fd160, [%rd3];
setp.geu.f64	%p138, %fd160, %fd159;

BB88_165:
selp.b64	%rd318, %rd2, %rd3, %p138;
ld.local.f64 %fd107, [%rd318];
ld.local.u64 %rd171, [%rd318+8];
@%p138 bra BB88_167;
bra.uni BB88_166;

BB88_167:
add.s64 %rd603, %rd603, 16;
add.s64 %rd175, %rd170, 16;
ld.global.f64 %fd162, [%rd170+16];
st.local.f64 [%rd2], %fd162;
ld.global.u64 %rd320, [%rd170+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd579, %rd168;
mov.u64 %rd602, %rd175;
bra.uni BB88_168;

BB88_166:
add.s64 %rd580, %rd580, 16;
add.s64 %rd173, %rd168, 16;
ld.global.f64 %fd161, [%rd168+16];
st.local.f64 [%rd3], %fd161;
ld.global.u64 %rd319, [%rd168+24];
st.local.u64 [%rd3+8], %rd319;
mov.u64 %rd579, %rd173;
mov.u64 %rd602, %rd170;

BB88_168:
mov.u64 %rd179, %rd602;
mov.u64 %rd601, %rd603;
mov.u64 %rd177, %rd579;
mov.u64 %rd578, %rd580;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd578, %rd130;
@%p118 bra BB88_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd601, %rd127;
@%p120 bra BB88_171;

ld.local.f64 %fd163, [%rd2];
ld.local.f64 %fd164, [%rd3];
setp.geu.f64	%p139, %fd164, %fd163;

BB88_171:
selp.b64	%rd321, %rd2, %rd3, %p139;
ld.local.f64 %fd108, [%rd321];
ld.local.u64 %rd180, [%rd321+8];
@%p139 bra BB88_173;
bra.uni BB88_172;

BB88_173:
add.s64 %rd601, %rd601, 16;
add.s64 %rd184, %rd179, 16;
ld.global.f64 %fd166, [%rd179+16];
st.local.f64 [%rd2], %fd166;
ld.global.u64 %rd323, [%rd179+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd577, %rd177;
mov.u64 %rd600, %rd184;
bra.uni BB88_174;

BB88_172:
add.s64 %rd578, %rd578, 16;
add.s64 %rd182, %rd177, 16;
ld.global.f64 %fd165, [%rd177+16];
st.local.f64 [%rd3], %fd165;
ld.global.u64 %rd322, [%rd177+24];
st.local.u64 [%rd3+8], %rd322;
mov.u64 %rd577, %rd182;
mov.u64 %rd600, %rd179;

BB88_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd578, %rd130;
mov.pred %p140, %p121;
@%p122 bra BB88_177;

setp.ge.u64	%p124, %rd601, %rd127;
mov.pred %p140, %p93;
@%p124 bra BB88_177;

ld.local.f64 %fd167, [%rd2];
ld.local.f64 %fd168, [%rd3];
setp.geu.f64	%p140, %fd168, %fd167;

BB88_177:
selp.b64	%rd324, %rd2, %rd3, %p140;
ld.local.f64 %fd109, [%rd324];
ld.local.u64 %rd189, [%rd324+8];
@%p140 bra BB88_179;
bra.uni BB88_178;

BB88_179:
ld.global.f64 %fd170, [%rd600+16];
st.local.f64 [%rd2], %fd170;
ld.global.u64 %rd326, [%rd600+24];
st.local.u64 [%rd2+8], %rd326;
bra.uni BB88_180;

BB88_178:
ld.global.f64 %fd169, [%rd577+16];
st.local.f64 [%rd3], %fd169;
ld.global.u64 %rd325, [%rd577+24];
st.local.u64 [%rd3+8], %rd325;

BB88_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB88_182;

st.global.f64 [%rd37], %fd103;
st.global.u64 [%rd37+8], %rd135;

BB88_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB88_184;

st.global.f64 [%rd37+16], %fd104;
st.global.u64 [%rd37+24], %rd144;

BB88_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB88_186;

st.global.f64 [%rd37+32], %fd105;
st.global.u64 [%rd37+40], %rd153;

BB88_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB88_188;

st.global.f64 [%rd37+48], %fd106;
st.global.u64 [%rd37+56], %rd162;

BB88_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB88_190;

st.global.f64 [%rd37+64], %fd107;
st.global.u64 [%rd37+72], %rd171;

BB88_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB88_192;

st.global.f64 [%rd37+80], %fd108;
st.global.u64 [%rd37+88], %rd180;

BB88_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB88_194;

st.global.f64 [%rd37+96], %fd109;
st.global.u64 [%rd37+104], %rd189;

BB88_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB88_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB88_197;

BB88_196:
cvt.u64.u32	%rd327, %r68;
add.s64 %rd328, %rd327, %rd198;
add.s64 %rd329, %rd327, %rd1;
shl.b64 %rd330, %rd329, 4;
add.s64 %rd331, %rd5, %rd330;
ld.global.f64 %fd171, [%rd331];
shl.b64 %rd332, %rd328, 4;
add.s64 %rd333, %rd119, %rd332;
st.global.f64 [%rd333], %fd171;
ld.global.u64 %rd334, [%rd331+8];
st.global.u64 [%rd333+8], %rd334;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB88_196;

BB88_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot89[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .f64 %fd<387>;
.reg .b64 %rd<595>;


mov.u64 %rd594, __local_depot89;
cvta.local.u64 %SP, %rd594;
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+8];
ld.param.u64 %rd185, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd189, %r23;
sub.s64 %rd190, %rd187, %rd189;
cvt.u32.u64	%r24, %rd190;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd191, %SP, 16;
cvta.to.local.u64 %rd1, %rd191;
add.u64 %rd192, %SP, 0;
cvta.to.local.u64 %rd2, %rd192;
add.u64 %rd193, %SP, 32;
cvta.to.local.u64 %rd3, %rd193;
cvta.to.global.u64 %rd194, %rd185;
cvta.to.global.u64 %rd195, %rd186;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd196, %r68;
add.s64 %rd197, %rd196, %rd189;
shl.b64 %rd198, %rd197, 3;
add.s64 %rd4, %rd194, %rd198;
add.s64 %rd5, %rd195, %rd198;
@%p16 bra BB89_15;
bra.uni BB89_1;

BB89_15:
ld.global.f64 %fd193, [%rd4];
ld.global.u64 %rd340, [%rd5];
ld.global.f64 %fd194, [%rd4+2048];
ld.global.u64 %rd341, [%rd5+2048];
ld.global.f64 %fd195, [%rd4+4096];
ld.global.u64 %rd342, [%rd5+4096];
ld.global.f64 %fd196, [%rd4+6144];
ld.global.u64 %rd343, [%rd5+6144];
ld.global.f64 %fd197, [%rd4+8192];
ld.global.u64 %rd344, [%rd5+8192];
ld.global.f64 %fd198, [%rd4+10240];
ld.global.u64 %rd345, [%rd5+10240];
ld.global.f64 %fd175, [%rd4+12288];
ld.global.u64 %rd322, [%rd5+12288];
bra.uni BB89_16;

BB89_1:
mov.f64 %fd110, 0d0000000000000000;
mov.u64 %rd199, 0;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd351, %rd199;
mov.f64 %fd204, %fd110;
@%p17 bra BB89_3;

ld.global.f64 %fd1, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd351, %rd6;
mov.f64 %fd204, %fd1;

BB89_3:
mov.f64 %fd181, %fd204;
mov.f64 %fd193, %fd181;
mov.u64 %rd328, %rd351;
mov.u64 %rd340, %rd328;
add.s32 %r26, %r68, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd350, %rd199;
mov.f64 %fd203, %fd110;
@%p18 bra BB89_5;

ld.global.f64 %fd203, [%rd4+2048];
ld.global.u64 %rd350, [%rd5+2048];

BB89_5:
mov.f64 %fd194, %fd203;
mov.u64 %rd341, %rd350;
add.s32 %r27, %r68, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd349, %rd199;
mov.f64 %fd202, %fd110;
@%p19 bra BB89_7;

ld.global.f64 %fd202, [%rd4+4096];
ld.global.u64 %rd349, [%rd5+4096];

BB89_7:
mov.f64 %fd195, %fd202;
mov.u64 %rd342, %rd349;
add.s32 %r28, %r68, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd348, %rd199;
mov.f64 %fd201, %fd110;
@%p20 bra BB89_9;

ld.global.f64 %fd201, [%rd4+6144];
ld.global.u64 %rd348, [%rd5+6144];

BB89_9:
mov.f64 %fd196, %fd201;
mov.u64 %rd343, %rd348;
add.s32 %r29, %r68, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd347, %rd199;
mov.f64 %fd200, %fd110;
@%p21 bra BB89_11;

ld.global.f64 %fd200, [%rd4+8192];
ld.global.u64 %rd347, [%rd5+8192];

BB89_11:
mov.f64 %fd197, %fd200;
mov.u64 %rd344, %rd347;
add.s32 %r30, %r68, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd346, %rd199;
mov.f64 %fd199, %fd110;
@%p22 bra BB89_13;

ld.global.f64 %fd199, [%rd4+10240];
ld.global.u64 %rd346, [%rd5+10240];

BB89_13:
mov.f64 %fd198, %fd199;
mov.u64 %rd345, %rd346;
mov.f64 %fd175, 0d0000000000000000;
mov.u64 %rd322, 0;
add.s32 %r31, %r68, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB89_16;

ld.global.f64 %fd175, [%rd4+12288];
ld.global.u64 %rd322, [%rd5+12288];

BB89_16:
mul.wide.u32 %rd206, %r68, 16;
mov.u64 %rd207, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd33, %rd207, %rd206;
@%p16 bra BB89_30;
bra.uni BB89_17;

BB89_30:
st.shared.f64 [%rd33], %fd193;
st.shared.u64 [%rd33+8], %rd340;
st.shared.f64 [%rd33+4096], %fd194;
st.shared.u64 [%rd33+4104], %rd341;
st.shared.f64 [%rd33+8192], %fd195;
st.shared.u64 [%rd33+8200], %rd342;
st.shared.f64 [%rd33+12288], %fd196;
st.shared.u64 [%rd33+12296], %rd343;
st.shared.f64 [%rd33+16384], %fd197;
st.shared.u64 [%rd33+16392], %rd344;
st.shared.f64 [%rd33+20480], %fd198;
st.shared.u64 [%rd33+20488], %rd345;
bra.uni BB89_31;

BB89_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB89_19;

st.shared.f64 [%rd33], %fd193;
st.shared.u64 [%rd33+8], %rd340;

BB89_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB89_21;

st.shared.f64 [%rd33+4096], %fd194;
st.shared.u64 [%rd33+4104], %rd341;

BB89_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB89_23;

st.shared.f64 [%rd33+8192], %fd195;
st.shared.u64 [%rd33+8200], %rd342;

BB89_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB89_25;

st.shared.f64 [%rd33+12288], %fd196;
st.shared.u64 [%rd33+12296], %rd343;

BB89_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB89_27;

st.shared.f64 [%rd33+16384], %fd197;
st.shared.u64 [%rd33+16392], %rd344;

BB89_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB89_29;

st.shared.f64 [%rd33+20480], %fd198;
st.shared.u64 [%rd33+20488], %rd345;

BB89_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB89_32;

BB89_31:
st.shared.f64 [%rd33+24576], %fd175;
st.shared.u64 [%rd33+24584], %rd322;

BB89_32:
bar.sync 0;
mov.u64 %rd208, 0;
st.local.u64 [%rd3], %rd208;
st.local.u64 [%rd3+8], %rd208;
st.local.u64 [%rd3+16], %rd208;
st.local.u64 [%rd3+24], %rd208;
st.local.u64 [%rd3+32], %rd208;
st.local.u64 [%rd3+40], %rd208;
st.local.u64 [%rd3+48], %rd208;
st.local.u64 [%rd3+56], %rd208;
st.local.u64 [%rd3+64], %rd208;
st.local.u64 [%rd3+72], %rd208;
st.local.u64 [%rd3+80], %rd208;
st.local.u64 [%rd3+88], %rd208;
st.local.u64 [%rd3+96], %rd208;
st.local.u64 [%rd3+104], %rd208;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd35, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd209, %r38, 16;
add.s64 %rd36, %rd207, %rd209;
mov.u64 %rd544, %rd208;
@%p33 bra BB89_34;

ld.shared.f64 %fd117, [%rd36];
ld.shared.u64 %rd37, [%rd36+8];
st.local.f64 [%rd3], %fd117;
st.local.u64 [%rd3+8], %rd37;
mov.u64 %rd544, %rd37;

BB89_34:
mov.u64 %rd356, %rd544;
mov.u64 %rd530, %rd356;
mov.f64 %fd118, 0d0000000000000000;
setp.lt.u32	%p34, %r6, 2;
mov.f64 %fd381, %fd118;
mov.u64 %rd543, %rd208;
@%p34 bra BB89_36;

ld.shared.f64 %fd28, [%rd36+16];
ld.shared.u64 %rd543, [%rd36+24];
st.local.f64 [%rd3+16], %fd28;
st.local.u64 [%rd3+24], %rd543;
mov.f64 %fd381, %fd28;

BB89_36:
mov.u64 %rd531, %rd543;
mov.f64 %fd208, %fd381;
mov.f64 %fd370, %fd208;
setp.lt.u32	%p35, %r6, 3;
mov.f64 %fd380, %fd118;
mov.u64 %rd542, %rd208;
@%p35 bra BB89_38;

ld.shared.f64 %fd380, [%rd36+32];
ld.shared.u64 %rd542, [%rd36+40];
st.local.f64 [%rd3+32], %fd380;
st.local.u64 [%rd3+40], %rd542;

BB89_38:
mov.u64 %rd532, %rd542;
mov.f64 %fd372, %fd380;
setp.lt.u32	%p36, %r6, 4;
mov.f64 %fd379, %fd118;
mov.u64 %rd541, %rd208;
@%p36 bra BB89_40;

ld.shared.f64 %fd379, [%rd36+48];
ld.shared.u64 %rd541, [%rd36+56];
st.local.f64 [%rd3+48], %fd379;
st.local.u64 [%rd3+56], %rd541;

BB89_40:
mov.u64 %rd533, %rd541;
mov.f64 %fd371, %fd379;
setp.lt.u32	%p37, %r6, 5;
mov.f64 %fd378, %fd118;
mov.u64 %rd540, %rd208;
@%p37 bra BB89_42;

ld.shared.f64 %fd378, [%rd36+64];
ld.shared.u64 %rd540, [%rd36+72];
st.local.f64 [%rd3+64], %fd378;
st.local.u64 [%rd3+72], %rd540;

BB89_42:
mov.u64 %rd534, %rd540;
mov.f64 %fd373, %fd378;
mov.f64 %fd384, 0d0000000000000000;
mov.u64 %rd547, 0;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB89_44;

ld.shared.f64 %fd384, [%rd36+80];
ld.shared.u64 %rd547, [%rd36+88];
st.local.f64 [%rd3+80], %fd384;
st.local.u64 [%rd3+88], %rd547;

BB89_44:
mov.u64 %rd545, %rd547;
mov.f64 %fd382, %fd384;
mov.f64 %fd386, 0d0000000000000000;
mov.u64 %rd549, 0;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB89_46;

ld.shared.f64 %fd386, [%rd36+96];
ld.shared.u64 %rd549, [%rd36+104];
st.local.f64 [%rd3+96], %fd386;
st.local.u64 [%rd3+104], %rd549;

BB89_46:
mov.u64 %rd548, %rd549;
mov.f64 %fd385, %fd386;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB89_73;

ld.local.f64 %fd124, [%rd3];
ld.local.u64 %rd217, [%rd3+8];
st.local.u64 [%rd2+8], %rd217;
st.local.f64 [%rd2], %fd124;
@%p34 bra BB89_49;

ld.local.f64 %fd125, [%rd2];
setp.lt.f64	%p42, %fd125, %fd370;
selp.f64	%fd126, %fd370, %fd125, %p42;
add.s64 %rd222, %rd3, 16;
selp.b64	%rd223, %rd222, %rd2, %p42;
st.local.f64 [%rd2], %fd126;
ld.local.u64 %rd224, [%rd223+8];
st.local.u64 [%rd2+8], %rd224;

BB89_49:
@%p35 bra BB89_51;

ld.local.f64 %fd127, [%rd2];
setp.lt.f64	%p44, %fd127, %fd372;
selp.f64	%fd128, %fd372, %fd127, %p44;
add.s64 %rd227, %rd3, 32;
selp.b64	%rd228, %rd227, %rd2, %p44;
st.local.f64 [%rd2], %fd128;
ld.local.u64 %rd229, [%rd228+8];
st.local.u64 [%rd2+8], %rd229;

BB89_51:
@%p36 bra BB89_53;

ld.local.f64 %fd129, [%rd2];
setp.lt.f64	%p46, %fd129, %fd371;
selp.f64	%fd130, %fd371, %fd129, %p46;
add.s64 %rd232, %rd3, 48;
selp.b64	%rd233, %rd232, %rd2, %p46;
st.local.f64 [%rd2], %fd130;
ld.local.u64 %rd234, [%rd233+8];
st.local.u64 [%rd2+8], %rd234;

BB89_53:
@%p37 bra BB89_55;

ld.local.f64 %fd131, [%rd2];
setp.lt.f64	%p48, %fd131, %fd373;
selp.f64	%fd132, %fd373, %fd131, %p48;
add.s64 %rd237, %rd3, 64;
selp.b64	%rd238, %rd237, %rd2, %p48;
st.local.f64 [%rd2], %fd132;
ld.local.u64 %rd239, [%rd238+8];
st.local.u64 [%rd2+8], %rd239;

BB89_55:
@%p38 bra BB89_57;

ld.local.f64 %fd133, [%rd2];
setp.lt.f64	%p50, %fd133, %fd382;
selp.f64	%fd134, %fd382, %fd133, %p50;
add.s64 %rd242, %rd3, 80;
selp.b64	%rd243, %rd242, %rd2, %p50;
st.local.f64 [%rd2], %fd134;
ld.local.u64 %rd244, [%rd243+8];
st.local.u64 [%rd2+8], %rd244;

BB89_57:
@%p39 bra BB89_59;

ld.local.f64 %fd135, [%rd2];
setp.lt.f64	%p52, %fd135, %fd385;
selp.f64	%fd136, %fd385, %fd135, %p52;
add.s64 %rd247, %rd3, 96;
selp.b64	%rd248, %rd247, %rd2, %p52;
st.local.f64 [%rd2], %fd136;
ld.local.u64 %rd249, [%rd248+8];
st.local.u64 [%rd2+8], %rd249;

BB89_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd539, %rd530;
@%p53 bra BB89_61;

ld.local.f64 %fd137, [%rd2];
ld.local.u64 %rd539, [%rd2+8];
st.local.f64 [%rd3], %fd137;
st.local.u64 [%rd3+8], %rd539;

BB89_61:
mov.u64 %rd530, %rd539;
setp.gt.u32	%p54, %r6, 1;
mov.f64 %fd377, %fd370;
mov.u64 %rd538, %rd531;
@%p54 bra BB89_63;

ld.local.f64 %fd377, [%rd2];
ld.local.u64 %rd538, [%rd2+8];
st.local.f64 [%rd3+16], %fd377;
st.local.u64 [%rd3+24], %rd538;

BB89_63:
mov.u64 %rd531, %rd538;
mov.f64 %fd370, %fd377;
setp.gt.u32	%p55, %r6, 2;
mov.f64 %fd376, %fd372;
mov.u64 %rd537, %rd532;
@%p55 bra BB89_65;

ld.local.f64 %fd376, [%rd2];
ld.local.u64 %rd537, [%rd2+8];
st.local.f64 [%rd3+32], %fd376;
st.local.u64 [%rd3+40], %rd537;

BB89_65:
mov.u64 %rd532, %rd537;
mov.f64 %fd372, %fd376;
setp.gt.u32	%p56, %r6, 3;
mov.f64 %fd375, %fd371;
mov.u64 %rd536, %rd533;
@%p56 bra BB89_67;

ld.local.f64 %fd375, [%rd2];
ld.local.u64 %rd536, [%rd2+8];
st.local.f64 [%rd3+48], %fd375;
st.local.u64 [%rd3+56], %rd536;

BB89_67:
mov.u64 %rd533, %rd536;
mov.f64 %fd371, %fd375;
setp.gt.u32	%p57, %r6, 4;
mov.f64 %fd374, %fd373;
mov.u64 %rd535, %rd534;
@%p57 bra BB89_69;

ld.local.f64 %fd374, [%rd2];
ld.local.u64 %rd535, [%rd2+8];
st.local.f64 [%rd3+64], %fd374;
st.local.u64 [%rd3+72], %rd535;

BB89_69:
mov.u64 %rd534, %rd535;
mov.f64 %fd373, %fd374;
setp.gt.u32	%p58, %r6, 5;
mov.f64 %fd383, %fd382;
mov.u64 %rd546, %rd545;
@%p58 bra BB89_71;

ld.local.f64 %fd383, [%rd2];
ld.local.u64 %rd546, [%rd2+8];
st.local.f64 [%rd3+80], %fd383;
st.local.u64 [%rd3+88], %rd546;

BB89_71:
mov.u64 %rd545, %rd546;
mov.f64 %fd382, %fd383;
@%p40 bra BB89_73;

ld.local.f64 %fd385, [%rd2];
ld.local.u64 %rd548, [%rd2+8];
st.local.f64 [%rd3+96], %fd385;
st.local.u64 [%rd3+104], %rd548;

BB89_73:
mov.u64 %rd483, %rd530;
mov.u64 %rd484, %rd531;
mov.u64 %rd485, %rd532;
mov.u64 %rd486, %rd533;
mov.u64 %rd487, %rd534;
mov.u64 %rd488, %rd545;
mov.u64 %rd489, %rd548;
mov.f64 %fd325, %fd370;
mov.f64 %fd327, %fd371;
mov.f64 %fd326, %fd372;
mov.f64 %fd329, %fd382;
mov.f64 %fd328, %fd373;
mov.f64 %fd330, %fd385;
cvt.u32.u64	%r40, %rd35;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB89_116;

ld.local.f64 %fd57, [%rd3];
setp.geu.f64	%p61, %fd325, %fd57;
mov.f64 %fd368, %fd325;
mov.f64 %fd369, %fd57;
mov.u64 %rd528, %rd484;
mov.u64 %rd529, %rd483;
@%p61 bra BB89_76;

st.local.f64 [%rd3], %fd325;
st.local.f64 [%rd3+16], %fd57;
st.local.u64 [%rd3+8], %rd484;
st.local.u64 [%rd3+24], %rd483;
mov.f64 %fd247, %fd325;
mov.f64 %fd368, %fd57;
mov.f64 %fd369, %fd247;
mov.u64 %rd529, %rd484;
mov.u64 %rd528, %rd483;

BB89_76:
mov.u64 %rd522, %rd528;
mov.u64 %rd517, %rd529;
mov.f64 %fd362, %fd368;
mov.f64 %fd357, %fd369;
setp.geu.f64	%p62, %fd327, %fd326;
mov.f64 %fd366, %fd326;
mov.f64 %fd367, %fd327;
mov.u64 %rd527, %rd486;
mov.u64 %rd526, %rd485;
@%p62 bra BB89_78;

st.local.f64 [%rd3+32], %fd327;
st.local.f64 [%rd3+48], %fd326;
st.local.u64 [%rd3+40], %rd486;
st.local.u64 [%rd3+56], %rd485;
mov.f64 %fd367, %fd326;
mov.f64 %fd366, %fd327;
mov.u64 %rd526, %rd486;
mov.u64 %rd527, %rd485;

BB89_78:
mov.u64 %rd74, %rd526;
mov.u64 %rd520, %rd527;
mov.f64 %fd61, %fd366;
mov.f64 %fd360, %fd367;
setp.geu.f64	%p63, %fd329, %fd328;
mov.f64 %fd364, %fd328;
mov.f64 %fd365, %fd329;
mov.u64 %rd525, %rd488;
mov.u64 %rd524, %rd487;
@%p63 bra BB89_80;

st.local.f64 [%rd3+64], %fd329;
st.local.f64 [%rd3+80], %fd328;
st.local.u64 [%rd3+72], %rd488;
st.local.u64 [%rd3+88], %rd487;
mov.f64 %fd365, %fd328;
mov.f64 %fd364, %fd329;
mov.u64 %rd524, %rd488;
mov.u64 %rd525, %rd487;

BB89_80:
mov.u64 %rd76, %rd524;
mov.u64 %rd75, %rd525;
mov.f64 %fd63, %fd364;
mov.f64 %fd62, %fd365;
setp.geu.f64	%p64, %fd61, %fd362;
mov.f64 %fd363, %fd61;
mov.u64 %rd523, %rd74;
@%p64 bra BB89_82;

st.local.f64 [%rd3+16], %fd61;
st.local.f64 [%rd3+32], %fd362;
st.local.u64 [%rd3+24], %rd74;
st.local.u64 [%rd3+40], %rd522;
mov.f64 %fd252, %fd362;
mov.f64 %fd362, %fd61;
mov.f64 %fd363, %fd252;
mov.u64 %rd406, %rd522;
mov.u64 %rd522, %rd74;
mov.u64 %rd523, %rd406;

BB89_82:
mov.u64 %rd78, %rd522;
mov.u64 %rd514, %rd523;
mov.f64 %fd65, %fd362;
mov.f64 %fd354, %fd363;
setp.geu.f64	%p65, %fd63, %fd360;
mov.f64 %fd361, %fd63;
mov.u64 %rd521, %rd76;
@%p65 bra BB89_84;

st.local.f64 [%rd3+48], %fd63;
st.local.f64 [%rd3+64], %fd360;
st.local.u64 [%rd3+56], %rd76;
st.local.u64 [%rd3+72], %rd520;
mov.f64 %fd254, %fd360;
mov.f64 %fd360, %fd63;
mov.f64 %fd361, %fd254;
mov.u64 %rd408, %rd520;
mov.u64 %rd520, %rd76;
mov.u64 %rd521, %rd408;

BB89_84:
mov.u64 %rd80, %rd520;
mov.u64 %rd512, %rd521;
mov.f64 %fd67, %fd360;
mov.f64 %fd352, %fd361;
setp.geu.f64	%p66, %fd330, %fd62;
mov.f64 %fd359, %fd330;
mov.f64 %fd358, %fd62;
mov.u64 %rd519, %rd489;
mov.u64 %rd518, %rd75;
@%p66 bra BB89_86;

st.local.f64 [%rd3+80], %fd330;
st.local.f64 [%rd3+96], %fd62;
st.local.u64 [%rd3+88], %rd489;
st.local.u64 [%rd3+104], %rd75;
mov.f64 %fd232, %fd330;
mov.f64 %fd359, %fd62;
mov.f64 %fd358, %fd232;
mov.u64 %rd384, %rd489;
mov.u64 %rd519, %rd75;
mov.u64 %rd518, %rd384;

BB89_86:
mov.u64 %rd82, %rd518;
mov.u64 %rd507, %rd519;
mov.f64 %fd69, %fd358;
mov.f64 %fd347, %fd359;
setp.geu.f64	%p67, %fd65, %fd357;
mov.f64 %fd356, %fd65;
mov.u64 %rd516, %rd78;
@%p67 bra BB89_88;

st.local.f64 [%rd3], %fd65;
st.local.f64 [%rd3+16], %fd357;
st.local.u64 [%rd3+8], %rd78;
st.local.u64 [%rd3+24], %rd517;
mov.f64 %fd250, %fd357;
mov.f64 %fd357, %fd65;
mov.f64 %fd356, %fd250;
mov.u64 %rd404, %rd517;
mov.u64 %rd517, %rd78;
mov.u64 %rd516, %rd404;

BB89_88:
mov.u64 %rd510, %rd516;
mov.u64 %rd505, %rd517;
mov.f64 %fd350, %fd356;
mov.f64 %fd345, %fd357;
setp.geu.f64	%p68, %fd67, %fd354;
mov.f64 %fd355, %fd67;
mov.u64 %rd515, %rd80;
@%p68 bra BB89_90;

st.local.f64 [%rd3+32], %fd67;
st.local.f64 [%rd3+48], %fd354;
st.local.u64 [%rd3+40], %rd80;
st.local.u64 [%rd3+56], %rd514;
mov.f64 %fd262, %fd354;
mov.f64 %fd354, %fd67;
mov.f64 %fd355, %fd262;
mov.u64 %rd416, %rd514;
mov.u64 %rd514, %rd80;
mov.u64 %rd515, %rd416;

BB89_90:
mov.u64 %rd86, %rd514;
mov.u64 %rd508, %rd515;
mov.f64 %fd73, %fd354;
mov.f64 %fd348, %fd355;
setp.geu.f64	%p69, %fd69, %fd352;
mov.f64 %fd353, %fd69;
mov.u64 %rd513, %rd82;
@%p69 bra BB89_92;

st.local.f64 [%rd3+64], %fd69;
st.local.f64 [%rd3+80], %fd352;
st.local.u64 [%rd3+72], %rd82;
st.local.u64 [%rd3+88], %rd512;
mov.f64 %fd266, %fd352;
mov.f64 %fd352, %fd69;
mov.f64 %fd353, %fd266;
mov.u64 %rd420, %rd512;
mov.u64 %rd512, %rd82;
mov.u64 %rd513, %rd420;

BB89_92:
mov.u64 %rd88, %rd512;
mov.u64 %rd87, %rd513;
mov.f64 %fd75, %fd352;
mov.f64 %fd74, %fd353;
setp.geu.f64	%p70, %fd73, %fd350;
mov.f64 %fd351, %fd73;
mov.u64 %rd511, %rd86;
@%p70 bra BB89_94;

st.local.f64 [%rd3+16], %fd73;
st.local.f64 [%rd3+32], %fd350;
st.local.u64 [%rd3+24], %rd86;
st.local.u64 [%rd3+40], %rd510;
mov.f64 %fd276, %fd350;
mov.f64 %fd350, %fd73;
mov.f64 %fd351, %fd276;
mov.u64 %rd430, %rd510;
mov.u64 %rd510, %rd86;
mov.u64 %rd511, %rd430;

BB89_94:
mov.u64 %rd90, %rd510;
mov.u64 %rd502, %rd511;
mov.f64 %fd77, %fd350;
mov.f64 %fd342, %fd351;
setp.geu.f64	%p71, %fd75, %fd348;
mov.f64 %fd349, %fd75;
mov.u64 %rd509, %rd88;
@%p71 bra BB89_96;

st.local.f64 [%rd3+48], %fd75;
st.local.f64 [%rd3+64], %fd348;
st.local.u64 [%rd3+56], %rd88;
st.local.u64 [%rd3+72], %rd508;
mov.f64 %fd278, %fd348;
mov.f64 %fd348, %fd75;
mov.f64 %fd349, %fd278;
mov.u64 %rd432, %rd508;
mov.u64 %rd508, %rd88;
mov.u64 %rd509, %rd432;

BB89_96:
mov.u64 %rd92, %rd508;
mov.u64 %rd500, %rd509;
mov.f64 %fd79, %fd348;
mov.f64 %fd340, %fd349;
setp.geu.f64	%p72, %fd347, %fd74;
mov.f64 %fd346, %fd74;
mov.u64 %rd506, %rd87;
@%p72 bra BB89_98;

st.local.f64 [%rd3+80], %fd347;
st.local.f64 [%rd3+96], %fd74;
st.local.u64 [%rd3+88], %rd507;
st.local.u64 [%rd3+104], %rd87;
mov.f64 %fd270, %fd347;
mov.f64 %fd347, %fd74;
mov.f64 %fd346, %fd270;
mov.u64 %rd424, %rd507;
mov.u64 %rd507, %rd87;
mov.u64 %rd506, %rd424;

BB89_98:
mov.u64 %rd94, %rd506;
mov.u64 %rd495, %rd507;
mov.f64 %fd81, %fd346;
mov.f64 %fd335, %fd347;
setp.geu.f64	%p73, %fd77, %fd345;
mov.f64 %fd344, %fd77;
mov.u64 %rd504, %rd90;
@%p73 bra BB89_100;

st.local.f64 [%rd3], %fd77;
st.local.f64 [%rd3+16], %fd345;
st.local.u64 [%rd3+8], %rd90;
st.local.u64 [%rd3+24], %rd505;
mov.f64 %fd274, %fd345;
mov.f64 %fd345, %fd77;
mov.f64 %fd344, %fd274;
mov.u64 %rd428, %rd505;
mov.u64 %rd505, %rd90;
mov.u64 %rd504, %rd428;

BB89_100:
mov.u64 %rd498, %rd504;
mov.u64 %rd492, %rd505;
mov.f64 %fd338, %fd344;
mov.f64 %fd82, %fd345;
setp.geu.f64	%p74, %fd79, %fd342;
mov.f64 %fd343, %fd79;
mov.u64 %rd503, %rd92;
@%p74 bra BB89_102;

st.local.f64 [%rd3+32], %fd79;
st.local.f64 [%rd3+48], %fd342;
st.local.u64 [%rd3+40], %rd92;
st.local.u64 [%rd3+56], %rd502;
mov.f64 %fd286, %fd342;
mov.f64 %fd342, %fd79;
mov.f64 %fd343, %fd286;
mov.u64 %rd440, %rd502;
mov.u64 %rd502, %rd92;
mov.u64 %rd503, %rd440;

BB89_102:
mov.u64 %rd98, %rd502;
mov.u64 %rd496, %rd503;
mov.f64 %fd85, %fd342;
mov.f64 %fd336, %fd343;
setp.geu.f64	%p75, %fd81, %fd340;
mov.f64 %fd341, %fd81;
mov.u64 %rd501, %rd94;
@%p75 bra BB89_104;

st.local.f64 [%rd3+64], %fd81;
st.local.f64 [%rd3+80], %fd340;
st.local.u64 [%rd3+72], %rd94;
st.local.u64 [%rd3+88], %rd500;
mov.f64 %fd290, %fd340;
mov.f64 %fd340, %fd81;
mov.f64 %fd341, %fd290;
mov.u64 %rd444, %rd500;
mov.u64 %rd500, %rd94;
mov.u64 %rd501, %rd444;

BB89_104:
mov.u64 %rd100, %rd500;
mov.u64 %rd99, %rd501;
mov.f64 %fd87, %fd340;
mov.f64 %fd86, %fd341;
setp.geu.f64	%p76, %fd85, %fd338;
mov.f64 %fd339, %fd85;
mov.u64 %rd499, %rd98;
@%p76 bra BB89_106;

st.local.f64 [%rd3+16], %fd85;
st.local.f64 [%rd3+32], %fd338;
st.local.u64 [%rd3+24], %rd98;
st.local.u64 [%rd3+40], %rd498;
mov.f64 %fd299, %fd338;
mov.f64 %fd338, %fd85;
mov.f64 %fd339, %fd299;
mov.u64 %rd454, %rd498;
mov.u64 %rd498, %rd98;
mov.u64 %rd499, %rd454;

BB89_106:
mov.u64 %rd102, %rd498;
mov.u64 %rd490, %rd499;
mov.f64 %fd89, %fd338;
mov.f64 %fd331, %fd339;
setp.geu.f64	%p77, %fd87, %fd336;
mov.f64 %fd337, %fd87;
mov.u64 %rd497, %rd100;
@%p77 bra BB89_108;

st.local.f64 [%rd3+48], %fd87;
st.local.f64 [%rd3+64], %fd336;
st.local.u64 [%rd3+56], %rd100;
st.local.u64 [%rd3+72], %rd496;
mov.f64 %fd301, %fd336;
mov.f64 %fd336, %fd87;
mov.f64 %fd337, %fd301;
mov.u64 %rd456, %rd496;
mov.u64 %rd496, %rd100;
mov.u64 %rd497, %rd456;

BB89_108:
mov.u64 %rd104, %rd496;
mov.u64 %rd487, %rd497;
mov.f64 %fd91, %fd336;
mov.f64 %fd328, %fd337;
setp.geu.f64	%p78, %fd335, %fd86;
mov.f64 %fd334, %fd86;
mov.u64 %rd494, %rd99;
@%p78 bra BB89_110;

st.local.f64 [%rd3+80], %fd335;
st.local.f64 [%rd3+96], %fd86;
st.local.u64 [%rd3+88], %rd495;
st.local.u64 [%rd3+104], %rd99;
mov.f64 %fd294, %fd335;
mov.f64 %fd335, %fd86;
mov.f64 %fd334, %fd294;
mov.u64 %rd448, %rd495;
mov.u64 %rd495, %rd99;
mov.u64 %rd494, %rd448;

BB89_110:
mov.u64 %rd106, %rd494;
mov.u64 %rd489, %rd495;
mov.f64 %fd93, %fd334;
mov.f64 %fd330, %fd335;
setp.geu.f64	%p79, %fd89, %fd82;
mov.f64 %fd333, %fd89;
mov.u64 %rd493, %rd102;
@%p79 bra BB89_112;

st.local.f64 [%rd3], %fd89;
st.local.f64 [%rd3+16], %fd82;
st.local.u64 [%rd3+8], %rd102;
st.local.u64 [%rd3+24], %rd492;
mov.f64 %fd333, %fd82;
mov.u64 %rd452, %rd492;
mov.u64 %rd492, %rd102;
mov.u64 %rd493, %rd452;

BB89_112:
mov.u64 %rd483, %rd492;
mov.u64 %rd484, %rd493;
mov.f64 %fd325, %fd333;
setp.geu.f64	%p80, %fd91, %fd331;
mov.f64 %fd332, %fd91;
mov.u64 %rd491, %rd104;
@%p80 bra BB89_114;

st.local.f64 [%rd3+32], %fd91;
st.local.f64 [%rd3+48], %fd331;
st.local.u64 [%rd3+40], %rd104;
st.local.u64 [%rd3+56], %rd490;
mov.f64 %fd309, %fd331;
mov.f64 %fd331, %fd91;
mov.f64 %fd332, %fd309;
mov.u64 %rd464, %rd490;
mov.u64 %rd490, %rd104;
mov.u64 %rd491, %rd464;

BB89_114:
mov.u64 %rd485, %rd490;
mov.u64 %rd486, %rd491;
mov.f64 %fd326, %fd331;
mov.f64 %fd327, %fd332;
setp.geu.f64	%p81, %fd93, %fd328;
mov.f64 %fd329, %fd93;
mov.u64 %rd488, %rd106;
@%p81 bra BB89_116;

st.local.f64 [%rd3+64], %fd93;
st.local.f64 [%rd3+80], %fd328;
st.local.u64 [%rd3+72], %rd106;
st.local.u64 [%rd3+88], %rd487;
mov.f64 %fd312, %fd328;
mov.f64 %fd328, %fd93;
mov.f64 %fd329, %fd312;
mov.u64 %rd468, %rd487;
mov.u64 %rd487, %rd106;
mov.u64 %rd488, %rd468;

BB89_116:
@%p33 bra BB89_118;

ld.local.f64 %fd138, [%rd3];
st.shared.f64 [%rd36], %fd138;
st.shared.u64 [%rd36+8], %rd483;

BB89_118:
@%p34 bra BB89_120;

st.shared.f64 [%rd36+16], %fd325;
st.shared.u64 [%rd36+24], %rd484;

BB89_120:
@%p35 bra BB89_122;

st.shared.f64 [%rd36+32], %fd326;
st.shared.u64 [%rd36+40], %rd485;

BB89_122:
@%p36 bra BB89_124;

st.shared.f64 [%rd36+48], %fd327;
st.shared.u64 [%rd36+56], %rd486;

BB89_124:
@%p37 bra BB89_126;

st.shared.f64 [%rd36+64], %fd328;
st.shared.u64 [%rd36+72], %rd487;

BB89_126:
@%p38 bra BB89_128;

st.shared.f64 [%rd36+80], %fd329;
st.shared.u64 [%rd36+88], %rd488;

BB89_128:
@%p39 bra BB89_130;

st.shared.f64 [%rd36+96], %fd330;
st.shared.u64 [%rd36+104], %rd489;

BB89_130:
ld.param.u64 %rd318, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd118, %rd318;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB89_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd119, %r51;
cvt.u64.u32	%rd120, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB89_134;

add.s32 %r13, %r9, -1;

BB89_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd264, %r60;
add.s64 %rd265, %rd264, %rd120;
cvt.u64.u32	%rd266, %r59;
add.s64 %rd267, %rd266, %rd119;
shl.b64 %rd268, %rd265, 4;
add.s64 %rd270, %rd207, %rd268;
shl.b64 %rd271, %rd267, 4;
add.s64 %rd272, %rd207, %rd271;
ld.shared.f64 %fd139, [%rd272];
ld.shared.f64 %fd140, [%rd270];
setp.lt.f64	%p91, %fd140, %fd139;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB89_133;

BB89_134:
cvt.u64.u32	%rd273, %r67;
add.s64 %rd121, %rd273, %rd119;
shl.b64 %rd274, %rd121, 4;
add.s64 %rd122, %rd207, %rd274;
shl.b64 %rd276, %rd120, 4;
add.s64 %rd123, %rd207, %rd276;
cvt.u64.u32	%rd277, %r9;
add.s64 %rd278, %rd120, %rd277;
sub.s64 %rd124, %rd278, %rd273;
shl.b64 %rd279, %rd124, 4;
add.s64 %rd125, %rd207, %rd279;
mul.wide.u32 %rd280, %r10, 16;
add.s64 %rd126, %rd207, %rd280;
ld.shared.f64 %fd141, [%rd122];
ld.shared.u64 %rd281, [%rd122+8];
st.local.u64 [%rd1+8], %rd281;
st.local.f64 [%rd1], %fd141;
ld.shared.f64 %fd142, [%rd125];
ld.shared.u64 %rd282, [%rd125+8];
st.local.u64 [%rd2+8], %rd282;
st.local.f64 [%rd2], %fd142;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd125, %rd126;
@%p94 bra BB89_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd122, %rd123;
@%p96 bra BB89_137;

ld.local.f64 %fd143, [%rd1];
ld.local.f64 %fd144, [%rd2];
setp.geu.f64	%p130, %fd144, %fd143;

BB89_137:
selp.b64	%rd283, %rd1, %rd2, %p130;
ld.local.f64 %fd103, [%rd283];
ld.local.u64 %rd127, [%rd283+8];
@%p130 bra BB89_139;
bra.uni BB89_138;

BB89_139:
mov.u64 %rd571, %rd125;
add.s64 %rd290, %rd274, %rd207;
add.s64 %rd132, %rd290, 16;
mov.u64 %rd593, %rd132;
ld.shared.f64 %fd146, [%rd122+16];
ld.shared.u64 %rd291, [%rd122+24];
st.local.f64 [%rd1], %fd146;
st.local.u64 [%rd1+8], %rd291;
mov.u64 %rd560, %rd125;
mov.u64 %rd582, %rd132;
bra.uni BB89_140;

BB89_138:
mov.u64 %rd593, %rd122;
add.s64 %rd286, %rd279, %rd207;
add.s64 %rd129, %rd286, 16;
mov.u64 %rd571, %rd129;
ld.shared.f64 %fd145, [%rd125+16];
ld.shared.u64 %rd287, [%rd125+24];
st.local.f64 [%rd2], %fd145;
st.local.u64 [%rd2+8], %rd287;
mov.u64 %rd560, %rd129;
mov.u64 %rd582, %rd122;

BB89_140:
mov.u64 %rd137, %rd593;
mov.u64 %rd581, %rd582;
mov.u64 %rd135, %rd571;
mov.u64 %rd559, %rd560;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd559, %rd126;
@%p98 bra BB89_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd581, %rd123;
@%p100 bra BB89_143;

ld.local.f64 %fd147, [%rd1];
ld.local.f64 %fd148, [%rd2];
setp.geu.f64	%p131, %fd148, %fd147;

BB89_143:
selp.b64	%rd292, %rd1, %rd2, %p131;
ld.local.f64 %fd104, [%rd292];
ld.local.u64 %rd138, [%rd292+8];
@%p131 bra BB89_145;
bra.uni BB89_144;

BB89_145:
add.s64 %rd581, %rd581, 16;
add.s64 %rd142, %rd137, 16;
ld.shared.f64 %fd150, [%rd137+16];
ld.shared.u64 %rd294, [%rd137+24];
st.local.f64 [%rd1], %fd150;
st.local.u64 [%rd1+8], %rd294;
mov.u64 %rd570, %rd135;
mov.u64 %rd592, %rd142;
bra.uni BB89_146;

BB89_144:
add.s64 %rd559, %rd559, 16;
add.s64 %rd140, %rd135, 16;
ld.shared.f64 %fd149, [%rd135+16];
ld.shared.u64 %rd293, [%rd135+24];
st.local.f64 [%rd2], %fd149;
st.local.u64 [%rd2+8], %rd293;
mov.u64 %rd570, %rd140;
mov.u64 %rd592, %rd137;

BB89_146:
mov.u64 %rd146, %rd592;
mov.u64 %rd580, %rd581;
mov.u64 %rd144, %rd570;
mov.u64 %rd558, %rd559;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd558, %rd126;
@%p102 bra BB89_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd580, %rd123;
@%p104 bra BB89_149;

ld.local.f64 %fd151, [%rd1];
ld.local.f64 %fd152, [%rd2];
setp.geu.f64	%p132, %fd152, %fd151;

BB89_149:
selp.b64	%rd295, %rd1, %rd2, %p132;
ld.local.f64 %fd105, [%rd295];
ld.local.u64 %rd147, [%rd295+8];
@%p132 bra BB89_151;
bra.uni BB89_150;

BB89_151:
add.s64 %rd580, %rd580, 16;
add.s64 %rd151, %rd146, 16;
ld.shared.f64 %fd154, [%rd146+16];
st.local.f64 [%rd1], %fd154;
ld.shared.u64 %rd297, [%rd146+24];
st.local.u64 [%rd1+8], %rd297;
mov.u64 %rd569, %rd144;
mov.u64 %rd591, %rd151;
bra.uni BB89_152;

BB89_150:
add.s64 %rd558, %rd558, 16;
add.s64 %rd149, %rd144, 16;
ld.shared.f64 %fd153, [%rd144+16];
st.local.f64 [%rd2], %fd153;
ld.shared.u64 %rd296, [%rd144+24];
st.local.u64 [%rd2+8], %rd296;
mov.u64 %rd569, %rd149;
mov.u64 %rd591, %rd146;

BB89_152:
mov.u64 %rd155, %rd591;
mov.u64 %rd579, %rd580;
mov.u64 %rd153, %rd569;
mov.u64 %rd557, %rd558;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd557, %rd126;
@%p106 bra BB89_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd579, %rd123;
@%p108 bra BB89_155;

ld.local.f64 %fd155, [%rd1];
ld.local.f64 %fd156, [%rd2];
setp.geu.f64	%p133, %fd156, %fd155;

BB89_155:
selp.b64	%rd298, %rd1, %rd2, %p133;
ld.local.f64 %fd106, [%rd298];
ld.local.u64 %rd156, [%rd298+8];
@%p133 bra BB89_157;
bra.uni BB89_156;

BB89_157:
add.s64 %rd579, %rd579, 16;
add.s64 %rd160, %rd155, 16;
ld.shared.f64 %fd158, [%rd155+16];
st.local.f64 [%rd1], %fd158;
ld.shared.u64 %rd300, [%rd155+24];
st.local.u64 [%rd1+8], %rd300;
mov.u64 %rd568, %rd153;
mov.u64 %rd590, %rd160;
bra.uni BB89_158;

BB89_156:
add.s64 %rd557, %rd557, 16;
add.s64 %rd158, %rd153, 16;
ld.shared.f64 %fd157, [%rd153+16];
st.local.f64 [%rd2], %fd157;
ld.shared.u64 %rd299, [%rd153+24];
st.local.u64 [%rd2+8], %rd299;
mov.u64 %rd568, %rd158;
mov.u64 %rd590, %rd155;

BB89_158:
mov.u64 %rd164, %rd590;
mov.u64 %rd578, %rd579;
mov.u64 %rd162, %rd568;
mov.u64 %rd556, %rd557;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd556, %rd126;
@%p110 bra BB89_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd578, %rd123;
@%p112 bra BB89_161;

ld.local.f64 %fd159, [%rd1];
ld.local.f64 %fd160, [%rd2];
setp.geu.f64	%p134, %fd160, %fd159;

BB89_161:
selp.b64	%rd301, %rd1, %rd2, %p134;
ld.local.f64 %fd107, [%rd301];
ld.local.u64 %rd165, [%rd301+8];
@%p134 bra BB89_163;
bra.uni BB89_162;

BB89_163:
add.s64 %rd578, %rd578, 16;
add.s64 %rd169, %rd164, 16;
ld.shared.f64 %fd162, [%rd164+16];
st.local.f64 [%rd1], %fd162;
ld.shared.u64 %rd303, [%rd164+24];
st.local.u64 [%rd1+8], %rd303;
mov.u64 %rd567, %rd162;
mov.u64 %rd589, %rd169;
bra.uni BB89_164;

BB89_162:
add.s64 %rd556, %rd556, 16;
add.s64 %rd167, %rd162, 16;
ld.shared.f64 %fd161, [%rd162+16];
st.local.f64 [%rd2], %fd161;
ld.shared.u64 %rd302, [%rd162+24];
st.local.u64 [%rd2+8], %rd302;
mov.u64 %rd567, %rd167;
mov.u64 %rd589, %rd164;

BB89_164:
mov.u64 %rd173, %rd589;
mov.u64 %rd577, %rd578;
mov.u64 %rd171, %rd567;
mov.u64 %rd555, %rd556;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd555, %rd126;
@%p114 bra BB89_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd577, %rd123;
@%p116 bra BB89_167;

ld.local.f64 %fd163, [%rd1];
ld.local.f64 %fd164, [%rd2];
setp.geu.f64	%p135, %fd164, %fd163;

BB89_167:
selp.b64	%rd304, %rd1, %rd2, %p135;
ld.local.f64 %fd108, [%rd304];
ld.local.u64 %rd174, [%rd304+8];
@%p135 bra BB89_169;
bra.uni BB89_168;

BB89_169:
add.s64 %rd577, %rd577, 16;
add.s64 %rd178, %rd173, 16;
ld.shared.f64 %fd166, [%rd173+16];
st.local.f64 [%rd1], %fd166;
ld.shared.u64 %rd306, [%rd173+24];
st.local.u64 [%rd1+8], %rd306;
mov.u64 %rd566, %rd171;
mov.u64 %rd588, %rd178;
bra.uni BB89_170;

BB89_168:
add.s64 %rd555, %rd555, 16;
add.s64 %rd176, %rd171, 16;
ld.shared.f64 %fd165, [%rd171+16];
st.local.f64 [%rd2], %fd165;
ld.shared.u64 %rd305, [%rd171+24];
st.local.u64 [%rd2+8], %rd305;
mov.u64 %rd566, %rd176;
mov.u64 %rd588, %rd173;

BB89_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd555, %rd126;
@%p118 bra BB89_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd577, %rd123;
@%p120 bra BB89_173;

ld.local.f64 %fd167, [%rd1];
ld.local.f64 %fd168, [%rd2];
setp.geu.f64	%p136, %fd168, %fd167;

BB89_173:
selp.b64	%rd307, %rd1, %rd2, %p136;
ld.local.f64 %fd109, [%rd307];
ld.local.u64 %rd183, [%rd307+8];
@%p136 bra BB89_175;
bra.uni BB89_174;

BB89_175:
ld.shared.f64 %fd170, [%rd588+16];
st.local.f64 [%rd1], %fd170;
ld.shared.u64 %rd309, [%rd588+24];
st.local.u64 [%rd1+8], %rd309;
bra.uni BB89_176;

BB89_174:
ld.shared.f64 %fd169, [%rd566+16];
st.local.f64 [%rd2], %fd169;
ld.shared.u64 %rd308, [%rd566+24];
st.local.u64 [%rd2+8], %rd308;

BB89_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB89_178;

st.shared.f64 [%rd36], %fd103;
st.shared.u64 [%rd36+8], %rd127;

BB89_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB89_180;

st.shared.f64 [%rd36+16], %fd104;
st.shared.u64 [%rd36+24], %rd138;

BB89_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB89_182;

st.shared.f64 [%rd36+32], %fd105;
st.shared.u64 [%rd36+40], %rd147;

BB89_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB89_184;

st.shared.f64 [%rd36+48], %fd106;
st.shared.u64 [%rd36+56], %rd156;

BB89_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB89_186;

st.shared.f64 [%rd36+64], %fd107;
st.shared.u64 [%rd36+72], %rd165;

BB89_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB89_188;

st.shared.f64 [%rd36+80], %fd108;
st.shared.u64 [%rd36+88], %rd174;

BB89_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB89_190;

st.shared.f64 [%rd36+96], %fd109;
st.shared.u64 [%rd36+104], %rd183;

BB89_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB89_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB89_193;

BB89_192:
cvt.u64.u32	%rd310, %r68;
add.s64 %rd311, %rd310, %rd189;
mul.wide.u32 %rd312, %r68, 16;
add.s64 %rd314, %rd207, %rd312;
ld.shared.f64 %fd171, [%rd314];
shl.b64 %rd315, %rd311, 4;
add.s64 %rd316, %rd118, %rd315;
ld.shared.u64 %rd317, [%rd314+8];
st.global.f64 [%rd316], %fd171;
st.global.u64 [%rd316+8], %rd317;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB89_192;

BB89_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot90[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .f64 %fd<381>;
.reg .b64 %rd<614>;


mov.u64 %rd613, __local_depot90;
cvta.local.u64 %SP, %rd613;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+56];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+8];
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+16];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+48];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd197, %r23;
mul.lo.s64 %rd1, %rd197, %rd195;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd198, %r24;
sub.s64 %rd199, %rd192, %rd198;
cvt.u32.u64	%r25, %rd199;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 0;
cvta.to.local.u64 %rd3, %rd201;
add.u64 %rd202, %SP, 32;
cvta.to.local.u64 %rd4, %rd202;
cvta.to.global.u64 %rd203, %rd190;
cvta.to.global.u64 %rd204, %rd191;
cvta.to.global.u64 %rd5, %rd196;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd205, %r68;
add.s64 %rd206, %rd205, %rd198;
shl.b64 %rd207, %rd206, 3;
add.s64 %rd6, %rd203, %rd207;
add.s64 %rd7, %rd204, %rd207;
@%p16 bra BB90_15;
bra.uni BB90_1;

BB90_15:
ld.global.f64 %fd191, [%rd6];
ld.global.u64 %rd357, [%rd7];
ld.global.f64 %fd192, [%rd6+2048];
ld.global.u64 %rd358, [%rd7+2048];
ld.global.f64 %fd193, [%rd6+4096];
ld.global.u64 %rd359, [%rd7+4096];
ld.global.f64 %fd194, [%rd6+6144];
ld.global.u64 %rd360, [%rd7+6144];
ld.global.f64 %fd179, [%rd6+8192];
ld.global.u64 %rd345, [%rd7+8192];
ld.global.f64 %fd178, [%rd6+10240];
ld.global.u64 %rd344, [%rd7+10240];
ld.global.f64 %fd177, [%rd6+12288];
ld.global.u64 %rd343, [%rd7+12288];
bra.uni BB90_16;

BB90_1:
mov.f64 %fd110, 0d0000000000000000;
mov.u64 %rd208, 0;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd364, %rd208;
mov.f64 %fd198, %fd110;
@%p17 bra BB90_3;

ld.global.f64 %fd1, [%rd6];
ld.global.u64 %rd8, [%rd7];
mov.u64 %rd364, %rd8;
mov.f64 %fd198, %fd1;

BB90_3:
mov.f64 %fd183, %fd198;
mov.f64 %fd191, %fd183;
mov.u64 %rd349, %rd364;
mov.u64 %rd357, %rd349;
add.s32 %r27, %r68, 256;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd363, %rd208;
mov.f64 %fd197, %fd110;
@%p18 bra BB90_5;

ld.global.f64 %fd197, [%rd6+2048];
ld.global.u64 %rd363, [%rd7+2048];

BB90_5:
mov.f64 %fd192, %fd197;
mov.u64 %rd358, %rd363;
add.s32 %r28, %r68, 512;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd362, %rd208;
mov.f64 %fd196, %fd110;
@%p19 bra BB90_7;

ld.global.f64 %fd196, [%rd6+4096];
ld.global.u64 %rd362, [%rd7+4096];

BB90_7:
mov.f64 %fd193, %fd196;
mov.u64 %rd359, %rd362;
add.s32 %r29, %r68, 768;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd361, %rd208;
mov.f64 %fd195, %fd110;
@%p20 bra BB90_9;

ld.global.f64 %fd195, [%rd6+6144];
ld.global.u64 %rd361, [%rd7+6144];

BB90_9:
mov.f64 %fd194, %fd195;
mov.u64 %rd360, %rd361;
mov.f64 %fd179, 0d0000000000000000;
mov.u64 %rd345, 0;
add.s32 %r30, %r68, 1024;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB90_11;

ld.global.f64 %fd179, [%rd6+8192];
ld.global.u64 %rd345, [%rd7+8192];

BB90_11:
mov.f64 %fd178, 0d0000000000000000;
mov.u64 %rd344, 0;
add.s32 %r31, %r68, 1280;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB90_13;

ld.global.f64 %fd178, [%rd6+10240];
ld.global.u64 %rd344, [%rd7+10240];

BB90_13:
mov.f64 %fd177, 0d0000000000000000;
mov.u64 %rd343, 0;
add.s32 %r32, %r68, 1536;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB90_16;

ld.global.f64 %fd177, [%rd6+12288];
ld.global.u64 %rd343, [%rd7+12288];

BB90_16:
add.s64 %rd216, %rd205, %rd1;
shl.b64 %rd217, %rd216, 4;
add.s64 %rd35, %rd5, %rd217;
@%p16 bra BB90_30;
bra.uni BB90_17;

BB90_30:
st.global.f64 [%rd35], %fd191;
st.global.u64 [%rd35+8], %rd357;
st.global.f64 [%rd35+4096], %fd192;
st.global.u64 [%rd35+4104], %rd358;
st.global.f64 [%rd35+8192], %fd193;
st.global.u64 [%rd35+8200], %rd359;
st.global.f64 [%rd35+12288], %fd194;
st.global.u64 [%rd35+12296], %rd360;
st.global.f64 [%rd35+16384], %fd179;
st.global.u64 [%rd35+16392], %rd345;
st.global.f64 [%rd35+20480], %fd178;
st.global.u64 [%rd35+20488], %rd344;
bra.uni BB90_31;

BB90_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB90_19;

st.global.f64 [%rd35], %fd191;
st.global.u64 [%rd35+8], %rd357;

BB90_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB90_21;

st.global.f64 [%rd35+4096], %fd192;
st.global.u64 [%rd35+4104], %rd358;

BB90_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB90_23;

st.global.f64 [%rd35+8192], %fd193;
st.global.u64 [%rd35+8200], %rd359;

BB90_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB90_25;

st.global.f64 [%rd35+12288], %fd194;
st.global.u64 [%rd35+12296], %rd360;

BB90_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB90_27;

st.global.f64 [%rd35+16384], %fd179;
st.global.u64 [%rd35+16392], %rd345;

BB90_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB90_29;

st.global.f64 [%rd35+20480], %fd178;
st.global.u64 [%rd35+20488], %rd344;

BB90_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB90_32;

BB90_31:
st.global.f64 [%rd35+24576], %fd177;
st.global.u64 [%rd35+24584], %rd343;

BB90_32:
bar.sync 0;
mov.u64 %rd218, 0;
st.local.u64 [%rd4], %rd218;
st.local.u64 [%rd4+8], %rd218;
st.local.u64 [%rd4+16], %rd218;
st.local.u64 [%rd4+24], %rd218;
st.local.u64 [%rd4+32], %rd218;
st.local.u64 [%rd4+40], %rd218;
st.local.u64 [%rd4+48], %rd218;
st.local.u64 [%rd4+56], %rd218;
st.local.u64 [%rd4+64], %rd218;
st.local.u64 [%rd4+72], %rd218;
st.local.u64 [%rd4+80], %rd218;
st.local.u64 [%rd4+88], %rd218;
st.local.u64 [%rd4+96], %rd218;
st.local.u64 [%rd4+104], %rd218;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd219, %r5;
add.s64 %rd220, %rd219, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd221, %rd220, 4;
add.s64 %rd37, %rd5, %rd221;
mov.u64 %rd557, %rd218;
@%p33 bra BB90_34;

ld.global.f64 %fd117, [%rd37];
st.local.f64 [%rd4], %fd117;
ld.global.u64 %rd38, [%rd37+8];
st.local.u64 [%rd4+8], %rd38;
mov.u64 %rd557, %rd38;

BB90_34:
mov.u64 %rd369, %rd557;
mov.u64 %rd543, %rd369;
mov.f64 %fd118, 0d0000000000000000;
setp.lt.u32	%p34, %r7, 2;
mov.f64 %fd375, %fd118;
mov.u64 %rd556, %rd218;
@%p34 bra BB90_36;

ld.global.f64 %fd28, [%rd37+16];
ld.global.u64 %rd556, [%rd37+24];
st.local.f64 [%rd4+16], %fd28;
st.local.u64 [%rd4+24], %rd556;
mov.f64 %fd375, %fd28;

BB90_36:
mov.u64 %rd544, %rd556;
mov.f64 %fd202, %fd375;
mov.f64 %fd364, %fd202;
setp.lt.u32	%p35, %r7, 3;
mov.f64 %fd374, %fd118;
mov.u64 %rd555, %rd218;
@%p35 bra BB90_38;

ld.global.f64 %fd374, [%rd37+32];
ld.global.u64 %rd555, [%rd37+40];
st.local.f64 [%rd4+32], %fd374;
st.local.u64 [%rd4+40], %rd555;

BB90_38:
mov.u64 %rd545, %rd555;
mov.f64 %fd366, %fd374;
setp.lt.u32	%p36, %r7, 4;
mov.f64 %fd373, %fd118;
mov.u64 %rd554, %rd218;
@%p36 bra BB90_40;

ld.global.f64 %fd373, [%rd37+48];
ld.global.u64 %rd554, [%rd37+56];
st.local.f64 [%rd4+48], %fd373;
st.local.u64 [%rd4+56], %rd554;

BB90_40:
mov.u64 %rd546, %rd554;
mov.f64 %fd365, %fd373;
setp.lt.u32	%p37, %r7, 5;
mov.f64 %fd372, %fd118;
mov.u64 %rd553, %rd218;
@%p37 bra BB90_42;

ld.global.f64 %fd372, [%rd37+64];
ld.global.u64 %rd553, [%rd37+72];
st.local.f64 [%rd4+64], %fd372;
st.local.u64 [%rd4+72], %rd553;

BB90_42:
mov.u64 %rd547, %rd553;
mov.f64 %fd367, %fd372;
mov.f64 %fd378, 0d0000000000000000;
mov.u64 %rd560, 0;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB90_44;

ld.global.f64 %fd378, [%rd37+80];
ld.global.u64 %rd560, [%rd37+88];
st.local.f64 [%rd4+80], %fd378;
st.local.u64 [%rd4+88], %rd560;

BB90_44:
mov.u64 %rd558, %rd560;
mov.f64 %fd376, %fd378;
mov.f64 %fd380, 0d0000000000000000;
mov.u64 %rd562, 0;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB90_46;

ld.global.f64 %fd380, [%rd37+96];
ld.global.u64 %rd562, [%rd37+104];
st.local.f64 [%rd4+96], %fd380;
st.local.u64 [%rd4+104], %rd562;

BB90_46:
mov.u64 %rd561, %rd562;
mov.f64 %fd379, %fd380;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB90_73;

ld.local.f64 %fd124, [%rd4];
ld.local.u64 %rd228, [%rd4+8];
st.local.u64 [%rd3+8], %rd228;
st.local.f64 [%rd3], %fd124;
@%p34 bra BB90_49;

ld.local.f64 %fd125, [%rd3];
setp.lt.f64	%p42, %fd125, %fd364;
selp.f64	%fd126, %fd364, %fd125, %p42;
add.s64 %rd233, %rd4, 16;
selp.b64	%rd234, %rd233, %rd3, %p42;
st.local.f64 [%rd3], %fd126;
ld.local.u64 %rd235, [%rd234+8];
st.local.u64 [%rd3+8], %rd235;

BB90_49:
@%p35 bra BB90_51;

ld.local.f64 %fd127, [%rd3];
setp.lt.f64	%p44, %fd127, %fd366;
selp.f64	%fd128, %fd366, %fd127, %p44;
add.s64 %rd238, %rd4, 32;
selp.b64	%rd239, %rd238, %rd3, %p44;
st.local.f64 [%rd3], %fd128;
ld.local.u64 %rd240, [%rd239+8];
st.local.u64 [%rd3+8], %rd240;

BB90_51:
@%p36 bra BB90_53;

ld.local.f64 %fd129, [%rd3];
setp.lt.f64	%p46, %fd129, %fd365;
selp.f64	%fd130, %fd365, %fd129, %p46;
add.s64 %rd243, %rd4, 48;
selp.b64	%rd244, %rd243, %rd3, %p46;
st.local.f64 [%rd3], %fd130;
ld.local.u64 %rd245, [%rd244+8];
st.local.u64 [%rd3+8], %rd245;

BB90_53:
@%p37 bra BB90_55;

ld.local.f64 %fd131, [%rd3];
setp.lt.f64	%p48, %fd131, %fd367;
selp.f64	%fd132, %fd367, %fd131, %p48;
add.s64 %rd248, %rd4, 64;
selp.b64	%rd249, %rd248, %rd3, %p48;
st.local.f64 [%rd3], %fd132;
ld.local.u64 %rd250, [%rd249+8];
st.local.u64 [%rd3+8], %rd250;

BB90_55:
@%p38 bra BB90_57;

ld.local.f64 %fd133, [%rd3];
setp.lt.f64	%p50, %fd133, %fd376;
selp.f64	%fd134, %fd376, %fd133, %p50;
add.s64 %rd253, %rd4, 80;
selp.b64	%rd254, %rd253, %rd3, %p50;
st.local.f64 [%rd3], %fd134;
ld.local.u64 %rd255, [%rd254+8];
st.local.u64 [%rd3+8], %rd255;

BB90_57:
@%p39 bra BB90_59;

ld.local.f64 %fd135, [%rd3];
setp.lt.f64	%p52, %fd135, %fd379;
selp.f64	%fd136, %fd379, %fd135, %p52;
add.s64 %rd258, %rd4, 96;
selp.b64	%rd259, %rd258, %rd3, %p52;
st.local.f64 [%rd3], %fd136;
ld.local.u64 %rd260, [%rd259+8];
st.local.u64 [%rd3+8], %rd260;

BB90_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd552, %rd543;
@%p53 bra BB90_61;

ld.local.f64 %fd137, [%rd3];
ld.local.u64 %rd552, [%rd3+8];
st.local.f64 [%rd4], %fd137;
st.local.u64 [%rd4+8], %rd552;

BB90_61:
mov.u64 %rd543, %rd552;
setp.gt.u32	%p54, %r7, 1;
mov.f64 %fd371, %fd364;
mov.u64 %rd551, %rd544;
@%p54 bra BB90_63;

ld.local.f64 %fd371, [%rd3];
ld.local.u64 %rd551, [%rd3+8];
st.local.f64 [%rd4+16], %fd371;
st.local.u64 [%rd4+24], %rd551;

BB90_63:
mov.u64 %rd544, %rd551;
mov.f64 %fd364, %fd371;
setp.gt.u32	%p55, %r7, 2;
mov.f64 %fd370, %fd366;
mov.u64 %rd550, %rd545;
@%p55 bra BB90_65;

ld.local.f64 %fd370, [%rd3];
ld.local.u64 %rd550, [%rd3+8];
st.local.f64 [%rd4+32], %fd370;
st.local.u64 [%rd4+40], %rd550;

BB90_65:
mov.u64 %rd545, %rd550;
mov.f64 %fd366, %fd370;
setp.gt.u32	%p56, %r7, 3;
mov.f64 %fd369, %fd365;
mov.u64 %rd549, %rd546;
@%p56 bra BB90_67;

ld.local.f64 %fd369, [%rd3];
ld.local.u64 %rd549, [%rd3+8];
st.local.f64 [%rd4+48], %fd369;
st.local.u64 [%rd4+56], %rd549;

BB90_67:
mov.u64 %rd546, %rd549;
mov.f64 %fd365, %fd369;
setp.gt.u32	%p57, %r7, 4;
mov.f64 %fd368, %fd367;
mov.u64 %rd548, %rd547;
@%p57 bra BB90_69;

ld.local.f64 %fd368, [%rd3];
ld.local.u64 %rd548, [%rd3+8];
st.local.f64 [%rd4+64], %fd368;
st.local.u64 [%rd4+72], %rd548;

BB90_69:
mov.u64 %rd547, %rd548;
mov.f64 %fd367, %fd368;
setp.gt.u32	%p58, %r7, 5;
mov.f64 %fd377, %fd376;
mov.u64 %rd559, %rd558;
@%p58 bra BB90_71;

ld.local.f64 %fd377, [%rd3];
ld.local.u64 %rd559, [%rd3+8];
st.local.f64 [%rd4+80], %fd377;
st.local.u64 [%rd4+88], %rd559;

BB90_71:
mov.u64 %rd558, %rd559;
mov.f64 %fd376, %fd377;
@%p40 bra BB90_73;

ld.local.f64 %fd379, [%rd3];
ld.local.u64 %rd561, [%rd3+8];
st.local.f64 [%rd4+96], %fd379;
st.local.u64 [%rd4+104], %rd561;

BB90_73:
mov.u64 %rd496, %rd543;
mov.u64 %rd497, %rd544;
mov.u64 %rd498, %rd545;
mov.u64 %rd499, %rd546;
mov.u64 %rd500, %rd547;
mov.u64 %rd501, %rd558;
mov.u64 %rd502, %rd561;
mov.f64 %fd319, %fd364;
mov.f64 %fd321, %fd365;
mov.f64 %fd320, %fd366;
mov.f64 %fd323, %fd376;
mov.f64 %fd322, %fd367;
mov.f64 %fd324, %fd379;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB90_116;

ld.local.f64 %fd57, [%rd4];
setp.geu.f64	%p61, %fd319, %fd57;
mov.f64 %fd362, %fd319;
mov.f64 %fd363, %fd57;
mov.u64 %rd541, %rd497;
mov.u64 %rd542, %rd496;
@%p61 bra BB90_76;

st.local.f64 [%rd4], %fd319;
st.local.f64 [%rd4+16], %fd57;
st.local.u64 [%rd4+8], %rd497;
st.local.u64 [%rd4+24], %rd496;
mov.f64 %fd241, %fd319;
mov.f64 %fd362, %fd57;
mov.f64 %fd363, %fd241;
mov.u64 %rd542, %rd497;
mov.u64 %rd541, %rd496;

BB90_76:
mov.u64 %rd535, %rd541;
mov.u64 %rd530, %rd542;
mov.f64 %fd356, %fd362;
mov.f64 %fd351, %fd363;
setp.geu.f64	%p62, %fd321, %fd320;
mov.f64 %fd360, %fd320;
mov.f64 %fd361, %fd321;
mov.u64 %rd540, %rd499;
mov.u64 %rd539, %rd498;
@%p62 bra BB90_78;

st.local.f64 [%rd4+32], %fd321;
st.local.f64 [%rd4+48], %fd320;
st.local.u64 [%rd4+40], %rd499;
st.local.u64 [%rd4+56], %rd498;
mov.f64 %fd361, %fd320;
mov.f64 %fd360, %fd321;
mov.u64 %rd539, %rd499;
mov.u64 %rd540, %rd498;

BB90_78:
mov.u64 %rd75, %rd539;
mov.u64 %rd533, %rd540;
mov.f64 %fd61, %fd360;
mov.f64 %fd354, %fd361;
setp.geu.f64	%p63, %fd323, %fd322;
mov.f64 %fd358, %fd322;
mov.f64 %fd359, %fd323;
mov.u64 %rd538, %rd501;
mov.u64 %rd537, %rd500;
@%p63 bra BB90_80;

st.local.f64 [%rd4+64], %fd323;
st.local.f64 [%rd4+80], %fd322;
st.local.u64 [%rd4+72], %rd501;
st.local.u64 [%rd4+88], %rd500;
mov.f64 %fd359, %fd322;
mov.f64 %fd358, %fd323;
mov.u64 %rd537, %rd501;
mov.u64 %rd538, %rd500;

BB90_80:
mov.u64 %rd77, %rd537;
mov.u64 %rd76, %rd538;
mov.f64 %fd63, %fd358;
mov.f64 %fd62, %fd359;
setp.geu.f64	%p64, %fd61, %fd356;
mov.f64 %fd357, %fd61;
mov.u64 %rd536, %rd75;
@%p64 bra BB90_82;

st.local.f64 [%rd4+16], %fd61;
st.local.f64 [%rd4+32], %fd356;
st.local.u64 [%rd4+24], %rd75;
st.local.u64 [%rd4+40], %rd535;
mov.f64 %fd246, %fd356;
mov.f64 %fd356, %fd61;
mov.f64 %fd357, %fd246;
mov.u64 %rd419, %rd535;
mov.u64 %rd535, %rd75;
mov.u64 %rd536, %rd419;

BB90_82:
mov.u64 %rd79, %rd535;
mov.u64 %rd527, %rd536;
mov.f64 %fd65, %fd356;
mov.f64 %fd348, %fd357;
setp.geu.f64	%p65, %fd63, %fd354;
mov.f64 %fd355, %fd63;
mov.u64 %rd534, %rd77;
@%p65 bra BB90_84;

st.local.f64 [%rd4+48], %fd63;
st.local.f64 [%rd4+64], %fd354;
st.local.u64 [%rd4+56], %rd77;
st.local.u64 [%rd4+72], %rd533;
mov.f64 %fd248, %fd354;
mov.f64 %fd354, %fd63;
mov.f64 %fd355, %fd248;
mov.u64 %rd421, %rd533;
mov.u64 %rd533, %rd77;
mov.u64 %rd534, %rd421;

BB90_84:
mov.u64 %rd81, %rd533;
mov.u64 %rd525, %rd534;
mov.f64 %fd67, %fd354;
mov.f64 %fd346, %fd355;
setp.geu.f64	%p66, %fd324, %fd62;
mov.f64 %fd353, %fd324;
mov.f64 %fd352, %fd62;
mov.u64 %rd532, %rd502;
mov.u64 %rd531, %rd76;
@%p66 bra BB90_86;

st.local.f64 [%rd4+80], %fd324;
st.local.f64 [%rd4+96], %fd62;
st.local.u64 [%rd4+88], %rd502;
st.local.u64 [%rd4+104], %rd76;
mov.f64 %fd226, %fd324;
mov.f64 %fd353, %fd62;
mov.f64 %fd352, %fd226;
mov.u64 %rd397, %rd502;
mov.u64 %rd532, %rd76;
mov.u64 %rd531, %rd397;

BB90_86:
mov.u64 %rd83, %rd531;
mov.u64 %rd520, %rd532;
mov.f64 %fd69, %fd352;
mov.f64 %fd341, %fd353;
setp.geu.f64	%p67, %fd65, %fd351;
mov.f64 %fd350, %fd65;
mov.u64 %rd529, %rd79;
@%p67 bra BB90_88;

st.local.f64 [%rd4], %fd65;
st.local.f64 [%rd4+16], %fd351;
st.local.u64 [%rd4+8], %rd79;
st.local.u64 [%rd4+24], %rd530;
mov.f64 %fd244, %fd351;
mov.f64 %fd351, %fd65;
mov.f64 %fd350, %fd244;
mov.u64 %rd417, %rd530;
mov.u64 %rd530, %rd79;
mov.u64 %rd529, %rd417;

BB90_88:
mov.u64 %rd523, %rd529;
mov.u64 %rd518, %rd530;
mov.f64 %fd344, %fd350;
mov.f64 %fd339, %fd351;
setp.geu.f64	%p68, %fd67, %fd348;
mov.f64 %fd349, %fd67;
mov.u64 %rd528, %rd81;
@%p68 bra BB90_90;

st.local.f64 [%rd4+32], %fd67;
st.local.f64 [%rd4+48], %fd348;
st.local.u64 [%rd4+40], %rd81;
st.local.u64 [%rd4+56], %rd527;
mov.f64 %fd256, %fd348;
mov.f64 %fd348, %fd67;
mov.f64 %fd349, %fd256;
mov.u64 %rd429, %rd527;
mov.u64 %rd527, %rd81;
mov.u64 %rd528, %rd429;

BB90_90:
mov.u64 %rd87, %rd527;
mov.u64 %rd521, %rd528;
mov.f64 %fd73, %fd348;
mov.f64 %fd342, %fd349;
setp.geu.f64	%p69, %fd69, %fd346;
mov.f64 %fd347, %fd69;
mov.u64 %rd526, %rd83;
@%p69 bra BB90_92;

st.local.f64 [%rd4+64], %fd69;
st.local.f64 [%rd4+80], %fd346;
st.local.u64 [%rd4+72], %rd83;
st.local.u64 [%rd4+88], %rd525;
mov.f64 %fd260, %fd346;
mov.f64 %fd346, %fd69;
mov.f64 %fd347, %fd260;
mov.u64 %rd433, %rd525;
mov.u64 %rd525, %rd83;
mov.u64 %rd526, %rd433;

BB90_92:
mov.u64 %rd89, %rd525;
mov.u64 %rd88, %rd526;
mov.f64 %fd75, %fd346;
mov.f64 %fd74, %fd347;
setp.geu.f64	%p70, %fd73, %fd344;
mov.f64 %fd345, %fd73;
mov.u64 %rd524, %rd87;
@%p70 bra BB90_94;

st.local.f64 [%rd4+16], %fd73;
st.local.f64 [%rd4+32], %fd344;
st.local.u64 [%rd4+24], %rd87;
st.local.u64 [%rd4+40], %rd523;
mov.f64 %fd270, %fd344;
mov.f64 %fd344, %fd73;
mov.f64 %fd345, %fd270;
mov.u64 %rd443, %rd523;
mov.u64 %rd523, %rd87;
mov.u64 %rd524, %rd443;

BB90_94:
mov.u64 %rd91, %rd523;
mov.u64 %rd515, %rd524;
mov.f64 %fd77, %fd344;
mov.f64 %fd336, %fd345;
setp.geu.f64	%p71, %fd75, %fd342;
mov.f64 %fd343, %fd75;
mov.u64 %rd522, %rd89;
@%p71 bra BB90_96;

st.local.f64 [%rd4+48], %fd75;
st.local.f64 [%rd4+64], %fd342;
st.local.u64 [%rd4+56], %rd89;
st.local.u64 [%rd4+72], %rd521;
mov.f64 %fd272, %fd342;
mov.f64 %fd342, %fd75;
mov.f64 %fd343, %fd272;
mov.u64 %rd445, %rd521;
mov.u64 %rd521, %rd89;
mov.u64 %rd522, %rd445;

BB90_96:
mov.u64 %rd93, %rd521;
mov.u64 %rd513, %rd522;
mov.f64 %fd79, %fd342;
mov.f64 %fd334, %fd343;
setp.geu.f64	%p72, %fd341, %fd74;
mov.f64 %fd340, %fd74;
mov.u64 %rd519, %rd88;
@%p72 bra BB90_98;

st.local.f64 [%rd4+80], %fd341;
st.local.f64 [%rd4+96], %fd74;
st.local.u64 [%rd4+88], %rd520;
st.local.u64 [%rd4+104], %rd88;
mov.f64 %fd264, %fd341;
mov.f64 %fd341, %fd74;
mov.f64 %fd340, %fd264;
mov.u64 %rd437, %rd520;
mov.u64 %rd520, %rd88;
mov.u64 %rd519, %rd437;

BB90_98:
mov.u64 %rd95, %rd519;
mov.u64 %rd508, %rd520;
mov.f64 %fd81, %fd340;
mov.f64 %fd329, %fd341;
setp.geu.f64	%p73, %fd77, %fd339;
mov.f64 %fd338, %fd77;
mov.u64 %rd517, %rd91;
@%p73 bra BB90_100;

st.local.f64 [%rd4], %fd77;
st.local.f64 [%rd4+16], %fd339;
st.local.u64 [%rd4+8], %rd91;
st.local.u64 [%rd4+24], %rd518;
mov.f64 %fd268, %fd339;
mov.f64 %fd339, %fd77;
mov.f64 %fd338, %fd268;
mov.u64 %rd441, %rd518;
mov.u64 %rd518, %rd91;
mov.u64 %rd517, %rd441;

BB90_100:
mov.u64 %rd511, %rd517;
mov.u64 %rd505, %rd518;
mov.f64 %fd332, %fd338;
mov.f64 %fd82, %fd339;
setp.geu.f64	%p74, %fd79, %fd336;
mov.f64 %fd337, %fd79;
mov.u64 %rd516, %rd93;
@%p74 bra BB90_102;

st.local.f64 [%rd4+32], %fd79;
st.local.f64 [%rd4+48], %fd336;
st.local.u64 [%rd4+40], %rd93;
st.local.u64 [%rd4+56], %rd515;
mov.f64 %fd280, %fd336;
mov.f64 %fd336, %fd79;
mov.f64 %fd337, %fd280;
mov.u64 %rd453, %rd515;
mov.u64 %rd515, %rd93;
mov.u64 %rd516, %rd453;

BB90_102:
mov.u64 %rd99, %rd515;
mov.u64 %rd509, %rd516;
mov.f64 %fd85, %fd336;
mov.f64 %fd330, %fd337;
setp.geu.f64	%p75, %fd81, %fd334;
mov.f64 %fd335, %fd81;
mov.u64 %rd514, %rd95;
@%p75 bra BB90_104;

st.local.f64 [%rd4+64], %fd81;
st.local.f64 [%rd4+80], %fd334;
st.local.u64 [%rd4+72], %rd95;
st.local.u64 [%rd4+88], %rd513;
mov.f64 %fd284, %fd334;
mov.f64 %fd334, %fd81;
mov.f64 %fd335, %fd284;
mov.u64 %rd457, %rd513;
mov.u64 %rd513, %rd95;
mov.u64 %rd514, %rd457;

BB90_104:
mov.u64 %rd101, %rd513;
mov.u64 %rd100, %rd514;
mov.f64 %fd87, %fd334;
mov.f64 %fd86, %fd335;
setp.geu.f64	%p76, %fd85, %fd332;
mov.f64 %fd333, %fd85;
mov.u64 %rd512, %rd99;
@%p76 bra BB90_106;

st.local.f64 [%rd4+16], %fd85;
st.local.f64 [%rd4+32], %fd332;
st.local.u64 [%rd4+24], %rd99;
st.local.u64 [%rd4+40], %rd511;
mov.f64 %fd293, %fd332;
mov.f64 %fd332, %fd85;
mov.f64 %fd333, %fd293;
mov.u64 %rd467, %rd511;
mov.u64 %rd511, %rd99;
mov.u64 %rd512, %rd467;

BB90_106:
mov.u64 %rd103, %rd511;
mov.u64 %rd503, %rd512;
mov.f64 %fd89, %fd332;
mov.f64 %fd325, %fd333;
setp.geu.f64	%p77, %fd87, %fd330;
mov.f64 %fd331, %fd87;
mov.u64 %rd510, %rd101;
@%p77 bra BB90_108;

st.local.f64 [%rd4+48], %fd87;
st.local.f64 [%rd4+64], %fd330;
st.local.u64 [%rd4+56], %rd101;
st.local.u64 [%rd4+72], %rd509;
mov.f64 %fd295, %fd330;
mov.f64 %fd330, %fd87;
mov.f64 %fd331, %fd295;
mov.u64 %rd469, %rd509;
mov.u64 %rd509, %rd101;
mov.u64 %rd510, %rd469;

BB90_108:
mov.u64 %rd105, %rd509;
mov.u64 %rd500, %rd510;
mov.f64 %fd91, %fd330;
mov.f64 %fd322, %fd331;
setp.geu.f64	%p78, %fd329, %fd86;
mov.f64 %fd328, %fd86;
mov.u64 %rd507, %rd100;
@%p78 bra BB90_110;

st.local.f64 [%rd4+80], %fd329;
st.local.f64 [%rd4+96], %fd86;
st.local.u64 [%rd4+88], %rd508;
st.local.u64 [%rd4+104], %rd100;
mov.f64 %fd288, %fd329;
mov.f64 %fd329, %fd86;
mov.f64 %fd328, %fd288;
mov.u64 %rd461, %rd508;
mov.u64 %rd508, %rd100;
mov.u64 %rd507, %rd461;

BB90_110:
mov.u64 %rd107, %rd507;
mov.u64 %rd502, %rd508;
mov.f64 %fd93, %fd328;
mov.f64 %fd324, %fd329;
setp.geu.f64	%p79, %fd89, %fd82;
mov.f64 %fd327, %fd89;
mov.u64 %rd506, %rd103;
@%p79 bra BB90_112;

st.local.f64 [%rd4], %fd89;
st.local.f64 [%rd4+16], %fd82;
st.local.u64 [%rd4+8], %rd103;
st.local.u64 [%rd4+24], %rd505;
mov.f64 %fd327, %fd82;
mov.u64 %rd465, %rd505;
mov.u64 %rd505, %rd103;
mov.u64 %rd506, %rd465;

BB90_112:
mov.u64 %rd496, %rd505;
mov.u64 %rd497, %rd506;
mov.f64 %fd319, %fd327;
setp.geu.f64	%p80, %fd91, %fd325;
mov.f64 %fd326, %fd91;
mov.u64 %rd504, %rd105;
@%p80 bra BB90_114;

st.local.f64 [%rd4+32], %fd91;
st.local.f64 [%rd4+48], %fd325;
st.local.u64 [%rd4+40], %rd105;
st.local.u64 [%rd4+56], %rd503;
mov.f64 %fd303, %fd325;
mov.f64 %fd325, %fd91;
mov.f64 %fd326, %fd303;
mov.u64 %rd477, %rd503;
mov.u64 %rd503, %rd105;
mov.u64 %rd504, %rd477;

BB90_114:
mov.u64 %rd498, %rd503;
mov.u64 %rd499, %rd504;
mov.f64 %fd320, %fd325;
mov.f64 %fd321, %fd326;
setp.geu.f64	%p81, %fd93, %fd322;
mov.f64 %fd323, %fd93;
mov.u64 %rd501, %rd107;
@%p81 bra BB90_116;

st.local.f64 [%rd4+64], %fd93;
st.local.f64 [%rd4+80], %fd322;
st.local.u64 [%rd4+72], %rd107;
st.local.u64 [%rd4+88], %rd500;
mov.f64 %fd306, %fd322;
mov.f64 %fd322, %fd93;
mov.f64 %fd323, %fd306;
mov.u64 %rd481, %rd500;
mov.u64 %rd500, %rd107;
mov.u64 %rd501, %rd481;

BB90_116:
@%p33 bra BB90_118;

ld.local.f64 %fd138, [%rd4];
st.global.f64 [%rd37], %fd138;
st.global.u64 [%rd37+8], %rd496;

BB90_118:
@%p34 bra BB90_120;

st.global.f64 [%rd37+16], %fd319;
st.global.u64 [%rd37+24], %rd497;

BB90_120:
@%p35 bra BB90_122;

st.global.f64 [%rd37+32], %fd320;
st.global.u64 [%rd37+40], %rd498;

BB90_122:
@%p36 bra BB90_124;

st.global.f64 [%rd37+48], %fd321;
st.global.u64 [%rd37+56], %rd499;

BB90_124:
@%p37 bra BB90_126;

st.global.f64 [%rd37+64], %fd322;
st.global.u64 [%rd37+72], %rd500;

BB90_126:
@%p38 bra BB90_128;

st.global.f64 [%rd37+80], %fd323;
st.global.u64 [%rd37+88], %rd501;

BB90_128:
@%p39 bra BB90_130;

st.global.f64 [%rd37+96], %fd324;
st.global.u64 [%rd37+104], %rd502;

BB90_130:
ld.param.u64 %rd337, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+32];
ld.param.u64 %rd336, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEPNSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd119, %rd336;
cvta.to.global.u64 %rd120, %rd337;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB90_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd277, %r50;
add.s64 %rd123, %rd277, %rd1;
cvt.u64.u32	%rd124, %r52;
add.s64 %rd125, %rd124, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB90_134;

add.s32 %r14, %r10, -1;

BB90_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd278, %r59;
add.s64 %rd279, %rd278, %rd125;
cvt.u64.u32	%rd280, %r58;
add.s64 %rd281, %rd123, %rd280;
shl.b64 %rd282, %rd279, 4;
add.s64 %rd283, %rd5, %rd282;
shl.b64 %rd284, %rd281, 4;
add.s64 %rd285, %rd5, %rd284;
ld.global.f64 %fd139, [%rd285];
ld.global.f64 %fd140, [%rd283];
setp.lt.f64	%p91, %fd140, %fd139;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB90_133;

BB90_134:
cvt.u64.u32	%rd287, %r67;
add.s64 %rd126, %rd123, %rd287;
shl.b64 %rd288, %rd126, 4;
add.s64 %rd127, %rd5, %rd288;
shl.b64 %rd289, %rd125, 4;
add.s64 %rd128, %rd5, %rd289;
cvt.u64.u32	%rd290, %r10;
add.s64 %rd291, %rd290, %rd1;
add.s64 %rd292, %rd291, %rd124;
sub.s64 %rd129, %rd292, %rd287;
shl.b64 %rd293, %rd129, 4;
add.s64 %rd130, %rd5, %rd293;
cvt.u64.u32	%rd294, %r11;
add.s64 %rd295, %rd294, %rd1;
shl.b64 %rd296, %rd295, 4;
add.s64 %rd131, %rd5, %rd296;
mov.u64 %rd563, 0;
mov.pred %p93, 0;
@%p93 bra BB90_136;

BB90_135:
add.s64 %rd297, %rd2, %rd563;
mov.u16 %rs2, 0;
st.local.u8 [%rd297], %rs2;
add.s64 %rd563, %rd563, 1;
setp.lt.u64	%p94, %rd563, 16;
@%p94 bra BB90_135;

BB90_136:
ld.global.f64 %fd141, [%rd127];
ld.global.u64 %rd299, [%rd127+8];
st.local.u64 [%rd2+8], %rd299;
st.local.f64 [%rd2], %fd141;
mov.u64 %rd564, 0;
@%p93 bra BB90_138;

BB90_137:
add.s64 %rd300, %rd3, %rd564;
mov.u16 %rs3, 0;
st.local.u8 [%rd300], %rs3;
add.s64 %rd564, %rd564, 1;
setp.lt.u64	%p96, %rd564, 16;
@%p96 bra BB90_137;

BB90_138:
ld.global.f64 %fd142, [%rd130];
ld.global.u64 %rd301, [%rd130+8];
st.local.u64 [%rd3+8], %rd301;
st.local.f64 [%rd3], %fd142;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd130, %rd131;
@%p98 bra BB90_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd127, %rd128;
@%p100 bra BB90_141;

ld.local.f64 %fd143, [%rd2];
ld.local.f64 %fd144, [%rd3];
setp.geu.f64	%p134, %fd144, %fd143;

BB90_141:
selp.b64	%rd302, %rd2, %rd3, %p134;
ld.local.f64 %fd103, [%rd302];
ld.local.u64 %rd136, [%rd302+8];
@%p134 bra BB90_143;
bra.uni BB90_142;

BB90_143:
add.s64 %rd307, %rd288, %rd5;
add.s64 %rd138, %rd307, 16;
ld.global.f64 %fd146, [%rd127+16];
st.local.f64 [%rd2], %fd146;
ld.global.u64 %rd308, [%rd127+24];
st.local.u64 [%rd2+8], %rd308;
mov.u64 %rd587, %rd130;
mov.u64 %rd588, %rd130;
mov.u64 %rd611, %rd138;
mov.u64 %rd612, %rd138;
bra.uni BB90_144;

BB90_142:
add.s64 %rd304, %rd293, %rd5;
add.s64 %rd137, %rd304, 16;
ld.global.f64 %fd145, [%rd130+16];
st.local.f64 [%rd3], %fd145;
ld.global.u64 %rd305, [%rd130+24];
st.local.u64 [%rd3+8], %rd305;
mov.u64 %rd587, %rd137;
mov.u64 %rd588, %rd137;
mov.u64 %rd611, %rd127;
mov.u64 %rd612, %rd127;

BB90_144:
mov.u64 %rd142, %rd611;
mov.u64 %rd610, %rd612;
mov.u64 %rd140, %rd587;
mov.u64 %rd586, %rd588;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd586, %rd131;
@%p102 bra BB90_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd610, %rd128;
@%p104 bra BB90_147;

ld.local.f64 %fd147, [%rd2];
ld.local.f64 %fd148, [%rd3];
setp.geu.f64	%p135, %fd148, %fd147;

BB90_147:
selp.b64	%rd309, %rd2, %rd3, %p135;
ld.local.f64 %fd104, [%rd309];
ld.local.u64 %rd143, [%rd309+8];
@%p135 bra BB90_149;
bra.uni BB90_148;

BB90_149:
add.s64 %rd610, %rd610, 16;
add.s64 %rd147, %rd142, 16;
ld.global.f64 %fd150, [%rd142+16];
st.local.f64 [%rd2], %fd150;
ld.global.u64 %rd311, [%rd142+24];
st.local.u64 [%rd2+8], %rd311;
mov.u64 %rd585, %rd140;
mov.u64 %rd609, %rd147;
bra.uni BB90_150;

BB90_148:
add.s64 %rd586, %rd586, 16;
add.s64 %rd145, %rd140, 16;
ld.global.f64 %fd149, [%rd140+16];
st.local.f64 [%rd3], %fd149;
ld.global.u64 %rd310, [%rd140+24];
st.local.u64 [%rd3+8], %rd310;
mov.u64 %rd585, %rd145;
mov.u64 %rd609, %rd142;

BB90_150:
mov.u64 %rd151, %rd609;
mov.u64 %rd608, %rd610;
mov.u64 %rd149, %rd585;
mov.u64 %rd584, %rd586;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd584, %rd131;
@%p106 bra BB90_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd608, %rd128;
@%p108 bra BB90_153;

ld.local.f64 %fd151, [%rd2];
ld.local.f64 %fd152, [%rd3];
setp.geu.f64	%p136, %fd152, %fd151;

BB90_153:
selp.b64	%rd312, %rd2, %rd3, %p136;
ld.local.f64 %fd105, [%rd312];
ld.local.u64 %rd152, [%rd312+8];
@%p136 bra BB90_155;
bra.uni BB90_154;

BB90_155:
add.s64 %rd608, %rd608, 16;
add.s64 %rd156, %rd151, 16;
ld.global.f64 %fd154, [%rd151+16];
st.local.f64 [%rd2], %fd154;
ld.global.u64 %rd314, [%rd151+24];
st.local.u64 [%rd2+8], %rd314;
mov.u64 %rd583, %rd149;
mov.u64 %rd607, %rd156;
bra.uni BB90_156;

BB90_154:
add.s64 %rd584, %rd584, 16;
add.s64 %rd154, %rd149, 16;
ld.global.f64 %fd153, [%rd149+16];
st.local.f64 [%rd3], %fd153;
ld.global.u64 %rd313, [%rd149+24];
st.local.u64 [%rd3+8], %rd313;
mov.u64 %rd583, %rd154;
mov.u64 %rd607, %rd151;

BB90_156:
mov.u64 %rd160, %rd607;
mov.u64 %rd606, %rd608;
mov.u64 %rd158, %rd583;
mov.u64 %rd582, %rd584;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd582, %rd131;
@%p110 bra BB90_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd606, %rd128;
@%p112 bra BB90_159;

ld.local.f64 %fd155, [%rd2];
ld.local.f64 %fd156, [%rd3];
setp.geu.f64	%p137, %fd156, %fd155;

BB90_159:
selp.b64	%rd315, %rd2, %rd3, %p137;
ld.local.f64 %fd106, [%rd315];
ld.local.u64 %rd161, [%rd315+8];
@%p137 bra BB90_161;
bra.uni BB90_160;

BB90_161:
add.s64 %rd606, %rd606, 16;
add.s64 %rd165, %rd160, 16;
ld.global.f64 %fd158, [%rd160+16];
st.local.f64 [%rd2], %fd158;
ld.global.u64 %rd317, [%rd160+24];
st.local.u64 [%rd2+8], %rd317;
mov.u64 %rd581, %rd158;
mov.u64 %rd605, %rd165;
bra.uni BB90_162;

BB90_160:
add.s64 %rd582, %rd582, 16;
add.s64 %rd163, %rd158, 16;
ld.global.f64 %fd157, [%rd158+16];
st.local.f64 [%rd3], %fd157;
ld.global.u64 %rd316, [%rd158+24];
st.local.u64 [%rd3+8], %rd316;
mov.u64 %rd581, %rd163;
mov.u64 %rd605, %rd160;

BB90_162:
mov.u64 %rd169, %rd605;
mov.u64 %rd604, %rd606;
mov.u64 %rd167, %rd581;
mov.u64 %rd580, %rd582;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd580, %rd131;
@%p114 bra BB90_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd604, %rd128;
@%p116 bra BB90_165;

ld.local.f64 %fd159, [%rd2];
ld.local.f64 %fd160, [%rd3];
setp.geu.f64	%p138, %fd160, %fd159;

BB90_165:
selp.b64	%rd318, %rd2, %rd3, %p138;
ld.local.f64 %fd107, [%rd318];
ld.local.u64 %rd170, [%rd318+8];
@%p138 bra BB90_167;
bra.uni BB90_166;

BB90_167:
add.s64 %rd604, %rd604, 16;
add.s64 %rd174, %rd169, 16;
ld.global.f64 %fd162, [%rd169+16];
st.local.f64 [%rd2], %fd162;
ld.global.u64 %rd320, [%rd169+24];
st.local.u64 [%rd2+8], %rd320;
mov.u64 %rd579, %rd167;
mov.u64 %rd603, %rd174;
bra.uni BB90_168;

BB90_166:
add.s64 %rd580, %rd580, 16;
add.s64 %rd172, %rd167, 16;
ld.global.f64 %fd161, [%rd167+16];
st.local.f64 [%rd3], %fd161;
ld.global.u64 %rd319, [%rd167+24];
st.local.u64 [%rd3+8], %rd319;
mov.u64 %rd579, %rd172;
mov.u64 %rd603, %rd169;

BB90_168:
mov.u64 %rd178, %rd603;
mov.u64 %rd602, %rd604;
mov.u64 %rd176, %rd579;
mov.u64 %rd578, %rd580;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd578, %rd131;
@%p118 bra BB90_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd602, %rd128;
@%p120 bra BB90_171;

ld.local.f64 %fd163, [%rd2];
ld.local.f64 %fd164, [%rd3];
setp.geu.f64	%p139, %fd164, %fd163;

BB90_171:
selp.b64	%rd321, %rd2, %rd3, %p139;
ld.local.f64 %fd108, [%rd321];
ld.local.u64 %rd179, [%rd321+8];
@%p139 bra BB90_173;
bra.uni BB90_172;

BB90_173:
add.s64 %rd602, %rd602, 16;
add.s64 %rd183, %rd178, 16;
ld.global.f64 %fd166, [%rd178+16];
st.local.f64 [%rd2], %fd166;
ld.global.u64 %rd323, [%rd178+24];
st.local.u64 [%rd2+8], %rd323;
mov.u64 %rd577, %rd176;
mov.u64 %rd601, %rd183;
bra.uni BB90_174;

BB90_172:
add.s64 %rd578, %rd578, 16;
add.s64 %rd181, %rd176, 16;
ld.global.f64 %fd165, [%rd176+16];
st.local.f64 [%rd3], %fd165;
ld.global.u64 %rd322, [%rd176+24];
st.local.u64 [%rd3+8], %rd322;
mov.u64 %rd577, %rd181;
mov.u64 %rd601, %rd178;

BB90_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd578, %rd131;
mov.pred %p140, %p121;
@%p122 bra BB90_177;

setp.ge.u64	%p124, %rd602, %rd128;
mov.pred %p140, %p93;
@%p124 bra BB90_177;

ld.local.f64 %fd167, [%rd2];
ld.local.f64 %fd168, [%rd3];
setp.geu.f64	%p140, %fd168, %fd167;

BB90_177:
selp.b64	%rd324, %rd2, %rd3, %p140;
ld.local.f64 %fd109, [%rd324];
ld.local.u64 %rd188, [%rd324+8];
@%p140 bra BB90_179;
bra.uni BB90_178;

BB90_179:
ld.global.f64 %fd170, [%rd601+16];
st.local.f64 [%rd2], %fd170;
ld.global.u64 %rd326, [%rd601+24];
st.local.u64 [%rd2+8], %rd326;
bra.uni BB90_180;

BB90_178:
ld.global.f64 %fd169, [%rd577+16];
st.local.f64 [%rd3], %fd169;
ld.global.u64 %rd325, [%rd577+24];
st.local.u64 [%rd3+8], %rd325;

BB90_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB90_182;

st.global.f64 [%rd37], %fd103;
st.global.u64 [%rd37+8], %rd136;

BB90_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB90_184;

st.global.f64 [%rd37+16], %fd104;
st.global.u64 [%rd37+24], %rd143;

BB90_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB90_186;

st.global.f64 [%rd37+32], %fd105;
st.global.u64 [%rd37+40], %rd152;

BB90_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB90_188;

st.global.f64 [%rd37+48], %fd106;
st.global.u64 [%rd37+56], %rd161;

BB90_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB90_190;

st.global.f64 [%rd37+64], %fd107;
st.global.u64 [%rd37+72], %rd170;

BB90_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB90_192;

st.global.f64 [%rd37+80], %fd108;
st.global.u64 [%rd37+88], %rd179;

BB90_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB90_194;

st.global.f64 [%rd37+96], %fd109;
st.global.u64 [%rd37+104], %rd188;

BB90_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB90_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB90_197;

BB90_196:
cvt.u64.u32	%rd327, %r68;
add.s64 %rd328, %rd327, %rd198;
shl.b64 %rd329, %rd328, 3;
add.s64 %rd330, %rd119, %rd329;
add.s64 %rd331, %rd120, %rd329;
add.s64 %rd332, %rd327, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd334, %rd5, %rd333;
ld.global.f64 %fd171, [%rd334];
st.global.f64 [%rd330], %fd171;
ld.global.u64 %rd335, [%rd334+8];
st.global.u64 [%rd331], %rd335;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB90_196;

BB90_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot91[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .f64 %fd<387>;
.reg .b64 %rd<599>;


mov.u64 %rd598, __local_depot91;
cvta.local.u64 %SP, %rd598;
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+8];
ld.param.u64 %rd186, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd188, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd191, %r23;
sub.s64 %rd192, %rd188, %rd191;
cvt.u32.u64	%r24, %rd192;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd193, %SP, 16;
cvta.to.local.u64 %rd1, %rd193;
add.u64 %rd194, %SP, 0;
cvta.to.local.u64 %rd2, %rd194;
add.u64 %rd195, %SP, 32;
cvta.to.local.u64 %rd3, %rd195;
cvta.to.global.u64 %rd196, %rd186;
cvta.to.global.u64 %rd197, %rd187;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd198, %r68;
add.s64 %rd199, %rd198, %rd191;
shl.b64 %rd200, %rd199, 3;
add.s64 %rd4, %rd196, %rd200;
add.s64 %rd5, %rd197, %rd200;
@%p16 bra BB91_15;
bra.uni BB91_1;

BB91_15:
ld.global.f64 %fd194, [%rd4];
ld.global.u64 %rd345, [%rd5];
ld.global.f64 %fd195, [%rd4+2048];
ld.global.u64 %rd346, [%rd5+2048];
ld.global.f64 %fd196, [%rd4+4096];
ld.global.u64 %rd347, [%rd5+4096];
ld.global.f64 %fd197, [%rd4+6144];
ld.global.u64 %rd348, [%rd5+6144];
ld.global.f64 %fd198, [%rd4+8192];
ld.global.u64 %rd349, [%rd5+8192];
ld.global.f64 %fd199, [%rd4+10240];
ld.global.u64 %rd350, [%rd5+10240];
ld.global.f64 %fd176, [%rd4+12288];
ld.global.u64 %rd327, [%rd5+12288];
bra.uni BB91_16;

BB91_1:
mov.f64 %fd110, 0d0000000000000000;
mov.u64 %rd201, 0;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd356, %rd201;
mov.f64 %fd205, %fd110;
@%p17 bra BB91_3;

ld.global.f64 %fd1, [%rd4];
ld.global.u64 %rd6, [%rd5];
mov.u64 %rd356, %rd6;
mov.f64 %fd205, %fd1;

BB91_3:
mov.f64 %fd182, %fd205;
mov.f64 %fd194, %fd182;
mov.u64 %rd333, %rd356;
mov.u64 %rd345, %rd333;
add.s32 %r26, %r68, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd355, %rd201;
mov.f64 %fd204, %fd110;
@%p18 bra BB91_5;

ld.global.f64 %fd204, [%rd4+2048];
ld.global.u64 %rd355, [%rd5+2048];

BB91_5:
mov.f64 %fd195, %fd204;
mov.u64 %rd346, %rd355;
add.s32 %r27, %r68, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd354, %rd201;
mov.f64 %fd203, %fd110;
@%p19 bra BB91_7;

ld.global.f64 %fd203, [%rd4+4096];
ld.global.u64 %rd354, [%rd5+4096];

BB91_7:
mov.f64 %fd196, %fd203;
mov.u64 %rd347, %rd354;
add.s32 %r28, %r68, 768;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd353, %rd201;
mov.f64 %fd202, %fd110;
@%p20 bra BB91_9;

ld.global.f64 %fd202, [%rd4+6144];
ld.global.u64 %rd353, [%rd5+6144];

BB91_9:
mov.f64 %fd197, %fd202;
mov.u64 %rd348, %rd353;
add.s32 %r29, %r68, 1024;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd352, %rd201;
mov.f64 %fd201, %fd110;
@%p21 bra BB91_11;

ld.global.f64 %fd201, [%rd4+8192];
ld.global.u64 %rd352, [%rd5+8192];

BB91_11:
mov.f64 %fd198, %fd201;
mov.u64 %rd349, %rd352;
add.s32 %r30, %r68, 1280;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd351, %rd201;
mov.f64 %fd200, %fd110;
@%p22 bra BB91_13;

ld.global.f64 %fd200, [%rd4+10240];
ld.global.u64 %rd351, [%rd5+10240];

BB91_13:
mov.f64 %fd199, %fd200;
mov.u64 %rd350, %rd351;
mov.f64 %fd176, 0d0000000000000000;
mov.u64 %rd327, 0;
add.s32 %r31, %r68, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB91_16;

ld.global.f64 %fd176, [%rd4+12288];
ld.global.u64 %rd327, [%rd5+12288];

BB91_16:
mul.wide.u32 %rd208, %r68, 16;
mov.u64 %rd209, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd33, %rd209, %rd208;
@%p16 bra BB91_30;
bra.uni BB91_17;

BB91_30:
st.shared.f64 [%rd33], %fd194;
st.shared.u64 [%rd33+8], %rd345;
st.shared.f64 [%rd33+4096], %fd195;
st.shared.u64 [%rd33+4104], %rd346;
st.shared.f64 [%rd33+8192], %fd196;
st.shared.u64 [%rd33+8200], %rd347;
st.shared.f64 [%rd33+12288], %fd197;
st.shared.u64 [%rd33+12296], %rd348;
st.shared.f64 [%rd33+16384], %fd198;
st.shared.u64 [%rd33+16392], %rd349;
st.shared.f64 [%rd33+20480], %fd199;
st.shared.u64 [%rd33+20488], %rd350;
bra.uni BB91_31;

BB91_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB91_19;

st.shared.f64 [%rd33], %fd194;
st.shared.u64 [%rd33+8], %rd345;

BB91_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB91_21;

st.shared.f64 [%rd33+4096], %fd195;
st.shared.u64 [%rd33+4104], %rd346;

BB91_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB91_23;

st.shared.f64 [%rd33+8192], %fd196;
st.shared.u64 [%rd33+8200], %rd347;

BB91_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB91_25;

st.shared.f64 [%rd33+12288], %fd197;
st.shared.u64 [%rd33+12296], %rd348;

BB91_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB91_27;

st.shared.f64 [%rd33+16384], %fd198;
st.shared.u64 [%rd33+16392], %rd349;

BB91_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB91_29;

st.shared.f64 [%rd33+20480], %fd199;
st.shared.u64 [%rd33+20488], %rd350;

BB91_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB91_32;

BB91_31:
st.shared.f64 [%rd33+24576], %fd176;
st.shared.u64 [%rd33+24584], %rd327;

BB91_32:
bar.sync 0;
mov.u64 %rd210, 0;
st.local.u64 [%rd3], %rd210;
st.local.u64 [%rd3+8], %rd210;
st.local.u64 [%rd3+16], %rd210;
st.local.u64 [%rd3+24], %rd210;
st.local.u64 [%rd3+32], %rd210;
st.local.u64 [%rd3+40], %rd210;
st.local.u64 [%rd3+48], %rd210;
st.local.u64 [%rd3+56], %rd210;
st.local.u64 [%rd3+64], %rd210;
st.local.u64 [%rd3+72], %rd210;
st.local.u64 [%rd3+80], %rd210;
st.local.u64 [%rd3+88], %rd210;
st.local.u64 [%rd3+96], %rd210;
st.local.u64 [%rd3+104], %rd210;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd35, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd211, %r38, 16;
add.s64 %rd36, %rd209, %rd211;
mov.u64 %rd543, %rd210;
@%p33 bra BB91_34;

ld.shared.f64 %fd117, [%rd36];
ld.shared.u64 %rd37, [%rd36+8];
st.local.f64 [%rd3], %fd117;
st.local.u64 [%rd3+8], %rd37;
mov.u64 %rd543, %rd37;

BB91_34:
mov.u64 %rd360, %rd543;
mov.u64 %rd532, %rd360;
mov.f64 %fd118, 0d0000000000000000;
setp.lt.u32	%p34, %r6, 2;
mov.f64 %fd376, %fd118;
mov.u64 %rd542, %rd210;
@%p34 bra BB91_36;

ld.shared.f64 %fd28, [%rd36+16];
ld.shared.u64 %rd542, [%rd36+24];
st.local.f64 [%rd3+16], %fd28;
st.local.u64 [%rd3+24], %rd542;
mov.f64 %fd376, %fd28;

BB91_36:
mov.u64 %rd533, %rd542;
mov.f64 %fd208, %fd376;
mov.f64 %fd368, %fd208;
setp.lt.u32	%p35, %r6, 3;
mov.f64 %fd375, %fd118;
mov.u64 %rd541, %rd210;
@%p35 bra BB91_38;

ld.shared.f64 %fd375, [%rd36+32];
ld.shared.u64 %rd541, [%rd36+40];
st.local.f64 [%rd3+32], %fd375;
st.local.u64 [%rd3+40], %rd541;

BB91_38:
mov.u64 %rd534, %rd541;
mov.f64 %fd370, %fd375;
setp.lt.u32	%p36, %r6, 4;
mov.f64 %fd374, %fd118;
mov.u64 %rd540, %rd210;
@%p36 bra BB91_40;

ld.shared.f64 %fd374, [%rd36+48];
ld.shared.u64 %rd540, [%rd36+56];
st.local.f64 [%rd3+48], %fd374;
st.local.u64 [%rd3+56], %rd540;

BB91_40:
mov.u64 %rd535, %rd540;
mov.f64 %fd369, %fd374;
mov.f64 %fd381, 0d0000000000000000;
mov.u64 %rd548, 0;
setp.lt.u32	%p37, %r6, 5;
@%p37 bra BB91_42;

ld.shared.f64 %fd381, [%rd36+64];
ld.shared.u64 %rd548, [%rd36+72];
st.local.f64 [%rd3+64], %fd381;
st.local.u64 [%rd3+72], %rd548;

BB91_42:
mov.u64 %rd546, %rd548;
mov.f64 %fd379, %fd381;
mov.f64 %fd384, 0d0000000000000000;
mov.u64 %rd551, 0;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB91_44;

ld.shared.f64 %fd384, [%rd36+80];
ld.shared.u64 %rd551, [%rd36+88];
st.local.f64 [%rd3+80], %fd384;
st.local.u64 [%rd3+88], %rd551;

BB91_44:
mov.u64 %rd549, %rd551;
mov.f64 %fd382, %fd384;
mov.f64 %fd386, 0d0000000000000000;
mov.u64 %rd553, 0;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB91_46;

ld.shared.f64 %fd386, [%rd36+96];
ld.shared.u64 %rd553, [%rd36+104];
st.local.f64 [%rd3+96], %fd386;
st.local.u64 [%rd3+104], %rd553;

BB91_46:
mov.u64 %rd552, %rd553;
mov.f64 %fd385, %fd386;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB91_73;

ld.local.f64 %fd124, [%rd3];
ld.local.u64 %rd219, [%rd3+8];
st.local.u64 [%rd2+8], %rd219;
st.local.f64 [%rd2], %fd124;
@%p34 bra BB91_49;

ld.local.f64 %fd125, [%rd2];
setp.lt.f64	%p42, %fd125, %fd368;
selp.f64	%fd126, %fd368, %fd125, %p42;
add.s64 %rd224, %rd3, 16;
selp.b64	%rd225, %rd224, %rd2, %p42;
st.local.f64 [%rd2], %fd126;
ld.local.u64 %rd226, [%rd225+8];
st.local.u64 [%rd2+8], %rd226;

BB91_49:
@%p35 bra BB91_51;

ld.local.f64 %fd127, [%rd2];
setp.lt.f64	%p44, %fd127, %fd370;
selp.f64	%fd128, %fd370, %fd127, %p44;
add.s64 %rd229, %rd3, 32;
selp.b64	%rd230, %rd229, %rd2, %p44;
st.local.f64 [%rd2], %fd128;
ld.local.u64 %rd231, [%rd230+8];
st.local.u64 [%rd2+8], %rd231;

BB91_51:
@%p36 bra BB91_53;

ld.local.f64 %fd129, [%rd2];
setp.lt.f64	%p46, %fd129, %fd369;
selp.f64	%fd130, %fd369, %fd129, %p46;
add.s64 %rd234, %rd3, 48;
selp.b64	%rd235, %rd234, %rd2, %p46;
st.local.f64 [%rd2], %fd130;
ld.local.u64 %rd236, [%rd235+8];
st.local.u64 [%rd2+8], %rd236;

BB91_53:
@%p37 bra BB91_55;

ld.local.f64 %fd131, [%rd2];
setp.lt.f64	%p48, %fd131, %fd379;
selp.f64	%fd132, %fd379, %fd131, %p48;
add.s64 %rd239, %rd3, 64;
selp.b64	%rd240, %rd239, %rd2, %p48;
st.local.f64 [%rd2], %fd132;
ld.local.u64 %rd241, [%rd240+8];
st.local.u64 [%rd2+8], %rd241;

BB91_55:
@%p38 bra BB91_57;

ld.local.f64 %fd133, [%rd2];
setp.lt.f64	%p50, %fd133, %fd382;
selp.f64	%fd134, %fd382, %fd133, %p50;
add.s64 %rd244, %rd3, 80;
selp.b64	%rd245, %rd244, %rd2, %p50;
st.local.f64 [%rd2], %fd134;
ld.local.u64 %rd246, [%rd245+8];
st.local.u64 [%rd2+8], %rd246;

BB91_57:
@%p39 bra BB91_59;

ld.local.f64 %fd135, [%rd2];
setp.lt.f64	%p52, %fd135, %fd385;
selp.f64	%fd136, %fd385, %fd135, %p52;
add.s64 %rd249, %rd3, 96;
selp.b64	%rd250, %rd249, %rd2, %p52;
st.local.f64 [%rd2], %fd136;
ld.local.u64 %rd251, [%rd250+8];
st.local.u64 [%rd2+8], %rd251;

BB91_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd539, %rd532;
@%p53 bra BB91_61;

ld.local.f64 %fd137, [%rd2];
ld.local.u64 %rd539, [%rd2+8];
st.local.f64 [%rd3], %fd137;
st.local.u64 [%rd3+8], %rd539;

BB91_61:
mov.u64 %rd532, %rd539;
setp.gt.u32	%p54, %r6, 1;
mov.f64 %fd373, %fd368;
mov.u64 %rd538, %rd533;
@%p54 bra BB91_63;

ld.local.f64 %fd373, [%rd2];
ld.local.u64 %rd538, [%rd2+8];
st.local.f64 [%rd3+16], %fd373;
st.local.u64 [%rd3+24], %rd538;

BB91_63:
mov.u64 %rd533, %rd538;
mov.f64 %fd368, %fd373;
setp.gt.u32	%p55, %r6, 2;
mov.f64 %fd372, %fd370;
mov.u64 %rd537, %rd534;
@%p55 bra BB91_65;

ld.local.f64 %fd372, [%rd2];
ld.local.u64 %rd537, [%rd2+8];
st.local.f64 [%rd3+32], %fd372;
st.local.u64 [%rd3+40], %rd537;

BB91_65:
mov.u64 %rd534, %rd537;
mov.f64 %fd370, %fd372;
setp.gt.u32	%p56, %r6, 3;
mov.f64 %fd371, %fd369;
mov.u64 %rd536, %rd535;
@%p56 bra BB91_67;

ld.local.f64 %fd371, [%rd2];
ld.local.u64 %rd536, [%rd2+8];
st.local.f64 [%rd3+48], %fd371;
st.local.u64 [%rd3+56], %rd536;

BB91_67:
mov.u64 %rd535, %rd536;
mov.f64 %fd369, %fd371;
setp.gt.u32	%p57, %r6, 4;
mov.f64 %fd380, %fd379;
mov.u64 %rd547, %rd546;
@%p57 bra BB91_69;

ld.local.f64 %fd380, [%rd2];
ld.local.u64 %rd547, [%rd2+8];
st.local.f64 [%rd3+64], %fd380;
st.local.u64 [%rd3+72], %rd547;

BB91_69:
mov.u64 %rd546, %rd547;
mov.f64 %fd379, %fd380;
setp.gt.u32	%p58, %r6, 5;
mov.f64 %fd383, %fd382;
mov.u64 %rd550, %rd549;
@%p58 bra BB91_71;

ld.local.f64 %fd383, [%rd2];
ld.local.u64 %rd550, [%rd2+8];
st.local.f64 [%rd3+80], %fd383;
st.local.u64 [%rd3+88], %rd550;

BB91_71:
mov.u64 %rd549, %rd550;
mov.f64 %fd382, %fd383;
@%p40 bra BB91_73;

ld.local.f64 %fd385, [%rd2];
ld.local.u64 %rd552, [%rd2+8];
st.local.f64 [%rd3+96], %fd385;
st.local.u64 [%rd3+104], %rd552;

BB91_73:
mov.u64 %rd487, %rd532;
mov.u64 %rd488, %rd533;
mov.u64 %rd489, %rd534;
mov.u64 %rd490, %rd535;
mov.u64 %rd491, %rd546;
mov.u64 %rd492, %rd549;
mov.u64 %rd493, %rd552;
mov.f64 %fd325, %fd368;
mov.f64 %fd327, %fd369;
mov.f64 %fd326, %fd370;
mov.f64 %fd329, %fd382;
mov.f64 %fd328, %fd379;
mov.f64 %fd330, %fd385;
cvt.u32.u64	%r40, %rd35;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB91_116;

ld.local.f64 %fd57, [%rd3];
setp.geu.f64	%p61, %fd325, %fd57;
mov.f64 %fd366, %fd325;
mov.f64 %fd367, %fd57;
mov.u64 %rd530, %rd488;
mov.u64 %rd531, %rd487;
@%p61 bra BB91_76;

st.local.f64 [%rd3], %fd325;
st.local.f64 [%rd3+16], %fd57;
st.local.u64 [%rd3+8], %rd488;
st.local.u64 [%rd3+24], %rd487;
mov.f64 %fd247, %fd325;
mov.f64 %fd366, %fd57;
mov.f64 %fd367, %fd247;
mov.u64 %rd531, %rd488;
mov.u64 %rd530, %rd487;

BB91_76:
mov.u64 %rd526, %rd530;
mov.u64 %rd521, %rd531;
mov.f64 %fd362, %fd366;
mov.f64 %fd357, %fd367;
setp.geu.f64	%p62, %fd327, %fd326;
mov.f64 %fd364, %fd326;
mov.f64 %fd365, %fd327;
mov.u64 %rd529, %rd490;
mov.u64 %rd528, %rd489;
@%p62 bra BB91_78;

st.local.f64 [%rd3+32], %fd327;
st.local.f64 [%rd3+48], %fd326;
st.local.u64 [%rd3+40], %rd490;
st.local.u64 [%rd3+56], %rd489;
mov.f64 %fd365, %fd326;
mov.f64 %fd364, %fd327;
mov.u64 %rd528, %rd490;
mov.u64 %rd529, %rd489;

BB91_78:
mov.u64 %rd74, %rd528;
mov.u64 %rd524, %rd529;
mov.f64 %fd61, %fd364;
mov.f64 %fd360, %fd365;
setp.geu.f64	%p63, %fd329, %fd328;
mov.f64 %fd377, %fd328;
mov.f64 %fd378, %fd329;
mov.u64 %rd545, %rd492;
mov.u64 %rd544, %rd491;
@%p63 bra BB91_80;

st.local.f64 [%rd3+64], %fd329;
st.local.f64 [%rd3+80], %fd328;
st.local.u64 [%rd3+72], %rd492;
st.local.u64 [%rd3+88], %rd491;
mov.f64 %fd378, %fd328;
mov.f64 %fd377, %fd329;
mov.u64 %rd544, %rd492;
mov.u64 %rd545, %rd491;

BB91_80:
mov.u64 %rd76, %rd544;
mov.u64 %rd75, %rd545;
mov.f64 %fd63, %fd377;
mov.f64 %fd62, %fd378;
setp.geu.f64	%p64, %fd61, %fd362;
mov.f64 %fd363, %fd61;
mov.u64 %rd527, %rd74;
@%p64 bra BB91_82;

st.local.f64 [%rd3+16], %fd61;
st.local.f64 [%rd3+32], %fd362;
st.local.u64 [%rd3+24], %rd74;
st.local.u64 [%rd3+40], %rd526;
mov.f64 %fd252, %fd362;
mov.f64 %fd362, %fd61;
mov.f64 %fd363, %fd252;
mov.u64 %rd410, %rd526;
mov.u64 %rd526, %rd74;
mov.u64 %rd527, %rd410;

BB91_82:
mov.u64 %rd78, %rd526;
mov.u64 %rd518, %rd527;
mov.f64 %fd65, %fd362;
mov.f64 %fd354, %fd363;
setp.geu.f64	%p65, %fd63, %fd360;
mov.f64 %fd361, %fd63;
mov.u64 %rd525, %rd76;
@%p65 bra BB91_84;

st.local.f64 [%rd3+48], %fd63;
st.local.f64 [%rd3+64], %fd360;
st.local.u64 [%rd3+56], %rd76;
st.local.u64 [%rd3+72], %rd524;
mov.f64 %fd254, %fd360;
mov.f64 %fd360, %fd63;
mov.f64 %fd361, %fd254;
mov.u64 %rd412, %rd524;
mov.u64 %rd524, %rd76;
mov.u64 %rd525, %rd412;

BB91_84:
mov.u64 %rd80, %rd524;
mov.u64 %rd516, %rd525;
mov.f64 %fd67, %fd360;
mov.f64 %fd352, %fd361;
setp.geu.f64	%p66, %fd330, %fd62;
mov.f64 %fd359, %fd330;
mov.f64 %fd358, %fd62;
mov.u64 %rd523, %rd493;
mov.u64 %rd522, %rd75;
@%p66 bra BB91_86;

st.local.f64 [%rd3+80], %fd330;
st.local.f64 [%rd3+96], %fd62;
st.local.u64 [%rd3+88], %rd493;
st.local.u64 [%rd3+104], %rd75;
mov.f64 %fd232, %fd330;
mov.f64 %fd359, %fd62;
mov.f64 %fd358, %fd232;
mov.u64 %rd388, %rd493;
mov.u64 %rd523, %rd75;
mov.u64 %rd522, %rd388;

BB91_86:
mov.u64 %rd82, %rd522;
mov.u64 %rd511, %rd523;
mov.f64 %fd69, %fd358;
mov.f64 %fd347, %fd359;
setp.geu.f64	%p67, %fd65, %fd357;
mov.f64 %fd356, %fd65;
mov.u64 %rd520, %rd78;
@%p67 bra BB91_88;

st.local.f64 [%rd3], %fd65;
st.local.f64 [%rd3+16], %fd357;
st.local.u64 [%rd3+8], %rd78;
st.local.u64 [%rd3+24], %rd521;
mov.f64 %fd250, %fd357;
mov.f64 %fd357, %fd65;
mov.f64 %fd356, %fd250;
mov.u64 %rd408, %rd521;
mov.u64 %rd521, %rd78;
mov.u64 %rd520, %rd408;

BB91_88:
mov.u64 %rd514, %rd520;
mov.u64 %rd509, %rd521;
mov.f64 %fd350, %fd356;
mov.f64 %fd345, %fd357;
setp.geu.f64	%p68, %fd67, %fd354;
mov.f64 %fd355, %fd67;
mov.u64 %rd519, %rd80;
@%p68 bra BB91_90;

st.local.f64 [%rd3+32], %fd67;
st.local.f64 [%rd3+48], %fd354;
st.local.u64 [%rd3+40], %rd80;
st.local.u64 [%rd3+56], %rd518;
mov.f64 %fd262, %fd354;
mov.f64 %fd354, %fd67;
mov.f64 %fd355, %fd262;
mov.u64 %rd420, %rd518;
mov.u64 %rd518, %rd80;
mov.u64 %rd519, %rd420;

BB91_90:
mov.u64 %rd86, %rd518;
mov.u64 %rd512, %rd519;
mov.f64 %fd73, %fd354;
mov.f64 %fd348, %fd355;
setp.geu.f64	%p69, %fd69, %fd352;
mov.f64 %fd353, %fd69;
mov.u64 %rd517, %rd82;
@%p69 bra BB91_92;

st.local.f64 [%rd3+64], %fd69;
st.local.f64 [%rd3+80], %fd352;
st.local.u64 [%rd3+72], %rd82;
st.local.u64 [%rd3+88], %rd516;
mov.f64 %fd266, %fd352;
mov.f64 %fd352, %fd69;
mov.f64 %fd353, %fd266;
mov.u64 %rd424, %rd516;
mov.u64 %rd516, %rd82;
mov.u64 %rd517, %rd424;

BB91_92:
mov.u64 %rd88, %rd516;
mov.u64 %rd87, %rd517;
mov.f64 %fd75, %fd352;
mov.f64 %fd74, %fd353;
setp.geu.f64	%p70, %fd73, %fd350;
mov.f64 %fd351, %fd73;
mov.u64 %rd515, %rd86;
@%p70 bra BB91_94;

st.local.f64 [%rd3+16], %fd73;
st.local.f64 [%rd3+32], %fd350;
st.local.u64 [%rd3+24], %rd86;
st.local.u64 [%rd3+40], %rd514;
mov.f64 %fd276, %fd350;
mov.f64 %fd350, %fd73;
mov.f64 %fd351, %fd276;
mov.u64 %rd434, %rd514;
mov.u64 %rd514, %rd86;
mov.u64 %rd515, %rd434;

BB91_94:
mov.u64 %rd90, %rd514;
mov.u64 %rd506, %rd515;
mov.f64 %fd77, %fd350;
mov.f64 %fd342, %fd351;
setp.geu.f64	%p71, %fd75, %fd348;
mov.f64 %fd349, %fd75;
mov.u64 %rd513, %rd88;
@%p71 bra BB91_96;

st.local.f64 [%rd3+48], %fd75;
st.local.f64 [%rd3+64], %fd348;
st.local.u64 [%rd3+56], %rd88;
st.local.u64 [%rd3+72], %rd512;
mov.f64 %fd278, %fd348;
mov.f64 %fd348, %fd75;
mov.f64 %fd349, %fd278;
mov.u64 %rd436, %rd512;
mov.u64 %rd512, %rd88;
mov.u64 %rd513, %rd436;

BB91_96:
mov.u64 %rd92, %rd512;
mov.u64 %rd504, %rd513;
mov.f64 %fd79, %fd348;
mov.f64 %fd340, %fd349;
setp.geu.f64	%p72, %fd347, %fd74;
mov.f64 %fd346, %fd74;
mov.u64 %rd510, %rd87;
@%p72 bra BB91_98;

st.local.f64 [%rd3+80], %fd347;
st.local.f64 [%rd3+96], %fd74;
st.local.u64 [%rd3+88], %rd511;
st.local.u64 [%rd3+104], %rd87;
mov.f64 %fd270, %fd347;
mov.f64 %fd347, %fd74;
mov.f64 %fd346, %fd270;
mov.u64 %rd428, %rd511;
mov.u64 %rd511, %rd87;
mov.u64 %rd510, %rd428;

BB91_98:
mov.u64 %rd94, %rd510;
mov.u64 %rd499, %rd511;
mov.f64 %fd81, %fd346;
mov.f64 %fd335, %fd347;
setp.geu.f64	%p73, %fd77, %fd345;
mov.f64 %fd344, %fd77;
mov.u64 %rd508, %rd90;
@%p73 bra BB91_100;

st.local.f64 [%rd3], %fd77;
st.local.f64 [%rd3+16], %fd345;
st.local.u64 [%rd3+8], %rd90;
st.local.u64 [%rd3+24], %rd509;
mov.f64 %fd274, %fd345;
mov.f64 %fd345, %fd77;
mov.f64 %fd344, %fd274;
mov.u64 %rd432, %rd509;
mov.u64 %rd509, %rd90;
mov.u64 %rd508, %rd432;

BB91_100:
mov.u64 %rd502, %rd508;
mov.u64 %rd496, %rd509;
mov.f64 %fd338, %fd344;
mov.f64 %fd82, %fd345;
setp.geu.f64	%p74, %fd79, %fd342;
mov.f64 %fd343, %fd79;
mov.u64 %rd507, %rd92;
@%p74 bra BB91_102;

st.local.f64 [%rd3+32], %fd79;
st.local.f64 [%rd3+48], %fd342;
st.local.u64 [%rd3+40], %rd92;
st.local.u64 [%rd3+56], %rd506;
mov.f64 %fd286, %fd342;
mov.f64 %fd342, %fd79;
mov.f64 %fd343, %fd286;
mov.u64 %rd444, %rd506;
mov.u64 %rd506, %rd92;
mov.u64 %rd507, %rd444;

BB91_102:
mov.u64 %rd98, %rd506;
mov.u64 %rd500, %rd507;
mov.f64 %fd85, %fd342;
mov.f64 %fd336, %fd343;
setp.geu.f64	%p75, %fd81, %fd340;
mov.f64 %fd341, %fd81;
mov.u64 %rd505, %rd94;
@%p75 bra BB91_104;

st.local.f64 [%rd3+64], %fd81;
st.local.f64 [%rd3+80], %fd340;
st.local.u64 [%rd3+72], %rd94;
st.local.u64 [%rd3+88], %rd504;
mov.f64 %fd290, %fd340;
mov.f64 %fd340, %fd81;
mov.f64 %fd341, %fd290;
mov.u64 %rd448, %rd504;
mov.u64 %rd504, %rd94;
mov.u64 %rd505, %rd448;

BB91_104:
mov.u64 %rd100, %rd504;
mov.u64 %rd99, %rd505;
mov.f64 %fd87, %fd340;
mov.f64 %fd86, %fd341;
setp.geu.f64	%p76, %fd85, %fd338;
mov.f64 %fd339, %fd85;
mov.u64 %rd503, %rd98;
@%p76 bra BB91_106;

st.local.f64 [%rd3+16], %fd85;
st.local.f64 [%rd3+32], %fd338;
st.local.u64 [%rd3+24], %rd98;
st.local.u64 [%rd3+40], %rd502;
mov.f64 %fd299, %fd338;
mov.f64 %fd338, %fd85;
mov.f64 %fd339, %fd299;
mov.u64 %rd458, %rd502;
mov.u64 %rd502, %rd98;
mov.u64 %rd503, %rd458;

BB91_106:
mov.u64 %rd102, %rd502;
mov.u64 %rd494, %rd503;
mov.f64 %fd89, %fd338;
mov.f64 %fd331, %fd339;
setp.geu.f64	%p77, %fd87, %fd336;
mov.f64 %fd337, %fd87;
mov.u64 %rd501, %rd100;
@%p77 bra BB91_108;

st.local.f64 [%rd3+48], %fd87;
st.local.f64 [%rd3+64], %fd336;
st.local.u64 [%rd3+56], %rd100;
st.local.u64 [%rd3+72], %rd500;
mov.f64 %fd301, %fd336;
mov.f64 %fd336, %fd87;
mov.f64 %fd337, %fd301;
mov.u64 %rd460, %rd500;
mov.u64 %rd500, %rd100;
mov.u64 %rd501, %rd460;

BB91_108:
mov.u64 %rd104, %rd500;
mov.u64 %rd491, %rd501;
mov.f64 %fd91, %fd336;
mov.f64 %fd328, %fd337;
setp.geu.f64	%p78, %fd335, %fd86;
mov.f64 %fd334, %fd86;
mov.u64 %rd498, %rd99;
@%p78 bra BB91_110;

st.local.f64 [%rd3+80], %fd335;
st.local.f64 [%rd3+96], %fd86;
st.local.u64 [%rd3+88], %rd499;
st.local.u64 [%rd3+104], %rd99;
mov.f64 %fd294, %fd335;
mov.f64 %fd335, %fd86;
mov.f64 %fd334, %fd294;
mov.u64 %rd452, %rd499;
mov.u64 %rd499, %rd99;
mov.u64 %rd498, %rd452;

BB91_110:
mov.u64 %rd106, %rd498;
mov.u64 %rd493, %rd499;
mov.f64 %fd93, %fd334;
mov.f64 %fd330, %fd335;
setp.geu.f64	%p79, %fd89, %fd82;
mov.f64 %fd333, %fd89;
mov.u64 %rd497, %rd102;
@%p79 bra BB91_112;

st.local.f64 [%rd3], %fd89;
st.local.f64 [%rd3+16], %fd82;
st.local.u64 [%rd3+8], %rd102;
st.local.u64 [%rd3+24], %rd496;
mov.f64 %fd333, %fd82;
mov.u64 %rd456, %rd496;
mov.u64 %rd496, %rd102;
mov.u64 %rd497, %rd456;

BB91_112:
mov.u64 %rd487, %rd496;
mov.u64 %rd488, %rd497;
mov.f64 %fd325, %fd333;
setp.geu.f64	%p80, %fd91, %fd331;
mov.f64 %fd332, %fd91;
mov.u64 %rd495, %rd104;
@%p80 bra BB91_114;

st.local.f64 [%rd3+32], %fd91;
st.local.f64 [%rd3+48], %fd331;
st.local.u64 [%rd3+40], %rd104;
st.local.u64 [%rd3+56], %rd494;
mov.f64 %fd309, %fd331;
mov.f64 %fd331, %fd91;
mov.f64 %fd332, %fd309;
mov.u64 %rd468, %rd494;
mov.u64 %rd494, %rd104;
mov.u64 %rd495, %rd468;

BB91_114:
mov.u64 %rd489, %rd494;
mov.u64 %rd490, %rd495;
mov.f64 %fd326, %fd331;
mov.f64 %fd327, %fd332;
setp.geu.f64	%p81, %fd93, %fd328;
mov.f64 %fd329, %fd93;
mov.u64 %rd492, %rd106;
@%p81 bra BB91_116;

st.local.f64 [%rd3+64], %fd93;
st.local.f64 [%rd3+80], %fd328;
st.local.u64 [%rd3+72], %rd106;
st.local.u64 [%rd3+88], %rd491;
mov.f64 %fd312, %fd328;
mov.f64 %fd328, %fd93;
mov.f64 %fd329, %fd312;
mov.u64 %rd472, %rd491;
mov.u64 %rd491, %rd106;
mov.u64 %rd492, %rd472;

BB91_116:
@%p33 bra BB91_118;

ld.local.f64 %fd138, [%rd3];
st.shared.f64 [%rd36], %fd138;
st.shared.u64 [%rd36+8], %rd487;

BB91_118:
@%p34 bra BB91_120;

st.shared.f64 [%rd36+16], %fd325;
st.shared.u64 [%rd36+24], %rd488;

BB91_120:
@%p35 bra BB91_122;

st.shared.f64 [%rd36+32], %fd326;
st.shared.u64 [%rd36+40], %rd489;

BB91_122:
@%p36 bra BB91_124;

st.shared.f64 [%rd36+48], %fd327;
st.shared.u64 [%rd36+56], %rd490;

BB91_124:
@%p37 bra BB91_126;

st.shared.f64 [%rd36+64], %fd328;
st.shared.u64 [%rd36+72], %rd491;

BB91_126:
@%p38 bra BB91_128;

st.shared.f64 [%rd36+80], %fd329;
st.shared.u64 [%rd36+88], %rd492;

BB91_128:
@%p39 bra BB91_130;

st.shared.f64 [%rd36+96], %fd330;
st.shared.u64 [%rd36+104], %rd493;

BB91_130:
ld.param.u64 %rd322, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+32];
ld.param.u64 %rd321, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd118, %rd321;
cvta.to.global.u64 %rd119, %rd322;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB91_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd120, %r51;
cvt.u64.u32	%rd121, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB91_134;

add.s32 %r13, %r9, -1;

BB91_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd266, %r60;
add.s64 %rd267, %rd266, %rd121;
cvt.u64.u32	%rd268, %r59;
add.s64 %rd269, %rd268, %rd120;
shl.b64 %rd270, %rd267, 4;
add.s64 %rd272, %rd209, %rd270;
shl.b64 %rd273, %rd269, 4;
add.s64 %rd274, %rd209, %rd273;
ld.shared.f64 %fd139, [%rd274];
ld.shared.f64 %fd140, [%rd272];
setp.lt.f64	%p91, %fd140, %fd139;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB91_133;

BB91_134:
cvt.u64.u32	%rd275, %r67;
add.s64 %rd122, %rd275, %rd120;
shl.b64 %rd276, %rd122, 4;
add.s64 %rd123, %rd209, %rd276;
shl.b64 %rd278, %rd121, 4;
add.s64 %rd124, %rd209, %rd278;
cvt.u64.u32	%rd279, %r9;
add.s64 %rd280, %rd121, %rd279;
sub.s64 %rd125, %rd280, %rd275;
shl.b64 %rd281, %rd125, 4;
add.s64 %rd126, %rd209, %rd281;
mul.wide.u32 %rd282, %r10, 16;
add.s64 %rd127, %rd209, %rd282;
ld.shared.f64 %fd141, [%rd123];
ld.shared.u64 %rd283, [%rd123+8];
st.local.u64 [%rd1+8], %rd283;
st.local.f64 [%rd1], %fd141;
ld.shared.f64 %fd142, [%rd126];
ld.shared.u64 %rd284, [%rd126+8];
st.local.u64 [%rd2+8], %rd284;
st.local.f64 [%rd2], %fd142;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd126, %rd127;
@%p94 bra BB91_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd123, %rd124;
@%p96 bra BB91_137;

ld.local.f64 %fd143, [%rd1];
ld.local.f64 %fd144, [%rd2];
setp.geu.f64	%p130, %fd144, %fd143;

BB91_137:
selp.b64	%rd285, %rd1, %rd2, %p130;
ld.local.f64 %fd103, [%rd285];
ld.local.u64 %rd128, [%rd285+8];
@%p130 bra BB91_139;
bra.uni BB91_138;

BB91_139:
mov.u64 %rd575, %rd126;
add.s64 %rd292, %rd276, %rd209;
add.s64 %rd133, %rd292, 16;
mov.u64 %rd597, %rd133;
ld.shared.f64 %fd146, [%rd123+16];
ld.shared.u64 %rd293, [%rd123+24];
st.local.f64 [%rd1], %fd146;
st.local.u64 [%rd1+8], %rd293;
mov.u64 %rd564, %rd126;
mov.u64 %rd586, %rd133;
bra.uni BB91_140;

BB91_138:
mov.u64 %rd597, %rd123;
add.s64 %rd288, %rd281, %rd209;
add.s64 %rd130, %rd288, 16;
mov.u64 %rd575, %rd130;
ld.shared.f64 %fd145, [%rd126+16];
ld.shared.u64 %rd289, [%rd126+24];
st.local.f64 [%rd2], %fd145;
st.local.u64 [%rd2+8], %rd289;
mov.u64 %rd564, %rd130;
mov.u64 %rd586, %rd123;

BB91_140:
mov.u64 %rd138, %rd597;
mov.u64 %rd585, %rd586;
mov.u64 %rd136, %rd575;
mov.u64 %rd563, %rd564;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd563, %rd127;
@%p98 bra BB91_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd585, %rd124;
@%p100 bra BB91_143;

ld.local.f64 %fd147, [%rd1];
ld.local.f64 %fd148, [%rd2];
setp.geu.f64	%p131, %fd148, %fd147;

BB91_143:
selp.b64	%rd294, %rd1, %rd2, %p131;
ld.local.f64 %fd104, [%rd294];
ld.local.u64 %rd139, [%rd294+8];
@%p131 bra BB91_145;
bra.uni BB91_144;

BB91_145:
add.s64 %rd585, %rd585, 16;
add.s64 %rd143, %rd138, 16;
ld.shared.f64 %fd150, [%rd138+16];
ld.shared.u64 %rd296, [%rd138+24];
st.local.f64 [%rd1], %fd150;
st.local.u64 [%rd1+8], %rd296;
mov.u64 %rd574, %rd136;
mov.u64 %rd596, %rd143;
bra.uni BB91_146;

BB91_144:
add.s64 %rd563, %rd563, 16;
add.s64 %rd141, %rd136, 16;
ld.shared.f64 %fd149, [%rd136+16];
ld.shared.u64 %rd295, [%rd136+24];
st.local.f64 [%rd2], %fd149;
st.local.u64 [%rd2+8], %rd295;
mov.u64 %rd574, %rd141;
mov.u64 %rd596, %rd138;

BB91_146:
mov.u64 %rd147, %rd596;
mov.u64 %rd584, %rd585;
mov.u64 %rd145, %rd574;
mov.u64 %rd562, %rd563;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd562, %rd127;
@%p102 bra BB91_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd584, %rd124;
@%p104 bra BB91_149;

ld.local.f64 %fd151, [%rd1];
ld.local.f64 %fd152, [%rd2];
setp.geu.f64	%p132, %fd152, %fd151;

BB91_149:
selp.b64	%rd297, %rd1, %rd2, %p132;
ld.local.f64 %fd105, [%rd297];
ld.local.u64 %rd148, [%rd297+8];
@%p132 bra BB91_151;
bra.uni BB91_150;

BB91_151:
add.s64 %rd584, %rd584, 16;
add.s64 %rd152, %rd147, 16;
ld.shared.f64 %fd154, [%rd147+16];
st.local.f64 [%rd1], %fd154;
ld.shared.u64 %rd299, [%rd147+24];
st.local.u64 [%rd1+8], %rd299;
mov.u64 %rd573, %rd145;
mov.u64 %rd595, %rd152;
bra.uni BB91_152;

BB91_150:
add.s64 %rd562, %rd562, 16;
add.s64 %rd150, %rd145, 16;
ld.shared.f64 %fd153, [%rd145+16];
st.local.f64 [%rd2], %fd153;
ld.shared.u64 %rd298, [%rd145+24];
st.local.u64 [%rd2+8], %rd298;
mov.u64 %rd573, %rd150;
mov.u64 %rd595, %rd147;

BB91_152:
mov.u64 %rd156, %rd595;
mov.u64 %rd583, %rd584;
mov.u64 %rd154, %rd573;
mov.u64 %rd561, %rd562;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd561, %rd127;
@%p106 bra BB91_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd583, %rd124;
@%p108 bra BB91_155;

ld.local.f64 %fd155, [%rd1];
ld.local.f64 %fd156, [%rd2];
setp.geu.f64	%p133, %fd156, %fd155;

BB91_155:
selp.b64	%rd300, %rd1, %rd2, %p133;
ld.local.f64 %fd106, [%rd300];
ld.local.u64 %rd157, [%rd300+8];
@%p133 bra BB91_157;
bra.uni BB91_156;

BB91_157:
add.s64 %rd583, %rd583, 16;
add.s64 %rd161, %rd156, 16;
ld.shared.f64 %fd158, [%rd156+16];
st.local.f64 [%rd1], %fd158;
ld.shared.u64 %rd302, [%rd156+24];
st.local.u64 [%rd1+8], %rd302;
mov.u64 %rd572, %rd154;
mov.u64 %rd594, %rd161;
bra.uni BB91_158;

BB91_156:
add.s64 %rd561, %rd561, 16;
add.s64 %rd159, %rd154, 16;
ld.shared.f64 %fd157, [%rd154+16];
st.local.f64 [%rd2], %fd157;
ld.shared.u64 %rd301, [%rd154+24];
st.local.u64 [%rd2+8], %rd301;
mov.u64 %rd572, %rd159;
mov.u64 %rd594, %rd156;

BB91_158:
mov.u64 %rd165, %rd594;
mov.u64 %rd582, %rd583;
mov.u64 %rd163, %rd572;
mov.u64 %rd560, %rd561;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd560, %rd127;
@%p110 bra BB91_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd582, %rd124;
@%p112 bra BB91_161;

ld.local.f64 %fd159, [%rd1];
ld.local.f64 %fd160, [%rd2];
setp.geu.f64	%p134, %fd160, %fd159;

BB91_161:
selp.b64	%rd303, %rd1, %rd2, %p134;
ld.local.f64 %fd107, [%rd303];
ld.local.u64 %rd166, [%rd303+8];
@%p134 bra BB91_163;
bra.uni BB91_162;

BB91_163:
add.s64 %rd582, %rd582, 16;
add.s64 %rd170, %rd165, 16;
ld.shared.f64 %fd162, [%rd165+16];
st.local.f64 [%rd1], %fd162;
ld.shared.u64 %rd305, [%rd165+24];
st.local.u64 [%rd1+8], %rd305;
mov.u64 %rd571, %rd163;
mov.u64 %rd593, %rd170;
bra.uni BB91_164;

BB91_162:
add.s64 %rd560, %rd560, 16;
add.s64 %rd168, %rd163, 16;
ld.shared.f64 %fd161, [%rd163+16];
st.local.f64 [%rd2], %fd161;
ld.shared.u64 %rd304, [%rd163+24];
st.local.u64 [%rd2+8], %rd304;
mov.u64 %rd571, %rd168;
mov.u64 %rd593, %rd165;

BB91_164:
mov.u64 %rd174, %rd593;
mov.u64 %rd581, %rd582;
mov.u64 %rd172, %rd571;
mov.u64 %rd559, %rd560;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd559, %rd127;
@%p114 bra BB91_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd581, %rd124;
@%p116 bra BB91_167;

ld.local.f64 %fd163, [%rd1];
ld.local.f64 %fd164, [%rd2];
setp.geu.f64	%p135, %fd164, %fd163;

BB91_167:
selp.b64	%rd306, %rd1, %rd2, %p135;
ld.local.f64 %fd108, [%rd306];
ld.local.u64 %rd175, [%rd306+8];
@%p135 bra BB91_169;
bra.uni BB91_168;

BB91_169:
add.s64 %rd581, %rd581, 16;
add.s64 %rd179, %rd174, 16;
ld.shared.f64 %fd166, [%rd174+16];
st.local.f64 [%rd1], %fd166;
ld.shared.u64 %rd308, [%rd174+24];
st.local.u64 [%rd1+8], %rd308;
mov.u64 %rd570, %rd172;
mov.u64 %rd592, %rd179;
bra.uni BB91_170;

BB91_168:
add.s64 %rd559, %rd559, 16;
add.s64 %rd177, %rd172, 16;
ld.shared.f64 %fd165, [%rd172+16];
st.local.f64 [%rd2], %fd165;
ld.shared.u64 %rd307, [%rd172+24];
st.local.u64 [%rd2+8], %rd307;
mov.u64 %rd570, %rd177;
mov.u64 %rd592, %rd174;

BB91_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd559, %rd127;
@%p118 bra BB91_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd581, %rd124;
@%p120 bra BB91_173;

ld.local.f64 %fd167, [%rd1];
ld.local.f64 %fd168, [%rd2];
setp.geu.f64	%p136, %fd168, %fd167;

BB91_173:
selp.b64	%rd309, %rd1, %rd2, %p136;
ld.local.f64 %fd109, [%rd309];
ld.local.u64 %rd184, [%rd309+8];
@%p136 bra BB91_175;
bra.uni BB91_174;

BB91_175:
ld.shared.f64 %fd170, [%rd592+16];
st.local.f64 [%rd1], %fd170;
ld.shared.u64 %rd311, [%rd592+24];
st.local.u64 [%rd1+8], %rd311;
bra.uni BB91_176;

BB91_174:
ld.shared.f64 %fd169, [%rd570+16];
st.local.f64 [%rd2], %fd169;
ld.shared.u64 %rd310, [%rd570+24];
st.local.u64 [%rd2+8], %rd310;

BB91_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB91_178;

st.shared.f64 [%rd36], %fd103;
st.shared.u64 [%rd36+8], %rd128;

BB91_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB91_180;

st.shared.f64 [%rd36+16], %fd104;
st.shared.u64 [%rd36+24], %rd139;

BB91_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB91_182;

st.shared.f64 [%rd36+32], %fd105;
st.shared.u64 [%rd36+40], %rd148;

BB91_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB91_184;

st.shared.f64 [%rd36+48], %fd106;
st.shared.u64 [%rd36+56], %rd157;

BB91_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB91_186;

st.shared.f64 [%rd36+64], %fd107;
st.shared.u64 [%rd36+72], %rd166;

BB91_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB91_188;

st.shared.f64 [%rd36+80], %fd108;
st.shared.u64 [%rd36+88], %rd175;

BB91_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB91_190;

st.shared.f64 [%rd36+96], %fd109;
st.shared.u64 [%rd36+104], %rd184;

BB91_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB91_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB91_193;

BB91_192:
cvt.u64.u32	%rd312, %r68;
add.s64 %rd313, %rd312, %rd191;
shl.b64 %rd314, %rd313, 3;
add.s64 %rd315, %rd118, %rd314;
add.s64 %rd316, %rd119, %rd314;
mul.wide.u32 %rd317, %r68, 16;
add.s64 %rd319, %rd209, %rd317;
ld.shared.f64 %fd171, [%rd319];
ld.shared.u64 %rd320, [%rd319+8];
st.global.f64 [%rd315], %fd171;
st.global.u64 [%rd316], %rd320;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB91_192;

BB91_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot92[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .f64 %fd<171>;
.reg .b64 %rd<415>;


mov.u64 %rd414, __local_depot92;
cvta.local.u64 %SP, %rd414;
ld.param.u64 %rd141, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd140, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd138;
cvta.to.global.u64 %rd2, %rd139;
cvta.to.global.u64 %rd144, %rd140;
cvta.to.global.u64 %rd3, %rd143;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd145, %r34;
mul.lo.s64 %rd4, %rd145, %rd142;
mul.wide.u32 %rd146, %r34, 4;
add.s64 %rd147, %rd144, %rd146;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd147];
ld.global.u32 %r36, [%rd147+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB92_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB92_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd148, %r94;
cvt.u64.u32	%rd149, %r49;
add.s64 %rd150, %rd148, %rd149;
shl.b64 %rd151, %rd150, 3;
add.s64 %rd5, %rd1, %rd151;
add.s64 %rd6, %rd2, %rd151;
@%p16 bra BB92_17;
bra.uni BB92_3;

BB92_17:
ld.global.f64 %fd127, [%rd5];
ld.global.u64 %rd344, [%rd6];
ld.global.f64 %fd128, [%rd5+2048];
ld.global.u64 %rd345, [%rd6+2048];
ld.global.f64 %fd129, [%rd5+4096];
ld.global.u64 %rd346, [%rd6+4096];
ld.global.f64 %fd130, [%rd5+6144];
ld.global.u64 %rd347, [%rd6+6144];
ld.global.f64 %fd131, [%rd5+8192];
ld.global.u64 %rd348, [%rd6+8192];
ld.global.f64 %fd132, [%rd5+10240];
ld.global.u64 %rd349, [%rd6+10240];
ld.global.f64 %fd133, [%rd5+12288];
ld.global.u64 %rd350, [%rd6+12288];
bra.uni BB92_18;

BB92_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd152, 0;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd356, %rd152;
mov.f64 %fd139, %fd62;
@%p17 bra BB92_5;

ld.global.f64 %fd1, [%rd5];
ld.global.u64 %rd7, [%rd6];
mov.u64 %rd356, %rd7;
mov.f64 %fd139, %fd1;

BB92_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd332, %rd356;
mov.u64 %rd344, %rd332;
add.s32 %r50, %r94, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd355, %rd152;
mov.f64 %fd138, %fd62;
@%p18 bra BB92_7;

ld.global.f64 %fd138, [%rd5+2048];
ld.global.u64 %rd355, [%rd6+2048];

BB92_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd345, %rd355;
add.s32 %r51, %r94, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd354, %rd152;
mov.f64 %fd137, %fd62;
@%p19 bra BB92_9;

ld.global.f64 %fd137, [%rd5+4096];
ld.global.u64 %rd354, [%rd6+4096];

BB92_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd346, %rd354;
add.s32 %r52, %r94, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd353, %rd152;
mov.f64 %fd136, %fd62;
@%p20 bra BB92_11;

ld.global.f64 %fd136, [%rd5+6144];
ld.global.u64 %rd353, [%rd6+6144];

BB92_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd347, %rd353;
add.s32 %r53, %r94, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd352, %rd152;
mov.f64 %fd135, %fd62;
@%p21 bra BB92_13;

ld.global.f64 %fd135, [%rd5+8192];
ld.global.u64 %rd352, [%rd6+8192];

BB92_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd348, %rd352;
add.s32 %r54, %r94, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd351, %rd152;
mov.f64 %fd134, %fd62;
@%p22 bra BB92_15;

ld.global.f64 %fd134, [%rd5+10240];
ld.global.u64 %rd351, [%rd6+10240];

BB92_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd349, %rd351;
add.s32 %r55, %r94, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd350, %rd152;
mov.f64 %fd133, %fd62;
@%p23 bra BB92_18;

ld.global.f64 %fd133, [%rd5+12288];
ld.global.u64 %rd350, [%rd6+12288];

BB92_18:
add.s64 %rd160, %rd148, %rd4;
shl.b64 %rd161, %rd160, 4;
add.s64 %rd34, %rd3, %rd161;
@%p16 bra BB92_32;
bra.uni BB92_19;

BB92_32:
st.global.f64 [%rd34], %fd127;
st.global.u64 [%rd34+8], %rd344;
st.global.f64 [%rd34+4096], %fd128;
st.global.u64 [%rd34+4104], %rd345;
st.global.f64 [%rd34+8192], %fd129;
st.global.u64 [%rd34+8200], %rd346;
st.global.f64 [%rd34+12288], %fd130;
st.global.u64 [%rd34+12296], %rd347;
st.global.f64 [%rd34+16384], %fd131;
st.global.u64 [%rd34+16392], %rd348;
st.global.f64 [%rd34+20480], %fd132;
st.global.u64 [%rd34+20488], %rd349;
bra.uni BB92_33;

BB92_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB92_21;

st.global.f64 [%rd34], %fd127;
st.global.u64 [%rd34+8], %rd344;

BB92_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB92_23;

st.global.f64 [%rd34+4096], %fd128;
st.global.u64 [%rd34+4104], %rd345;

BB92_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB92_25;

st.global.f64 [%rd34+8192], %fd129;
st.global.u64 [%rd34+8200], %rd346;

BB92_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB92_27;

st.global.f64 [%rd34+12288], %fd130;
st.global.u64 [%rd34+12296], %rd347;

BB92_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB92_29;

st.global.f64 [%rd34+16384], %fd131;
st.global.u64 [%rd34+16392], %rd348;

BB92_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB92_31;

st.global.f64 [%rd34+20480], %fd132;
st.global.u64 [%rd34+20488], %rd349;

BB92_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB92_34;

BB92_33:
st.global.f64 [%rd34+24576], %fd133;
st.global.u64 [%rd34+24584], %rd350;

BB92_34:
cvt.u64.u32	%rd162, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd164, %rd148, %rd162;
shl.b64 %rd165, %rd164, 3;
add.s64 %rd37, %rd1, %rd165;
add.s64 %rd38, %rd2, %rd165;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB92_49;
bra.uni BB92_35;

BB92_49:
ld.global.f64 %fd158, [%rd37];
ld.global.u64 %rd375, [%rd38];
ld.global.f64 %fd159, [%rd37+2048];
ld.global.u64 %rd376, [%rd38+2048];
ld.global.f64 %fd160, [%rd37+4096];
ld.global.u64 %rd377, [%rd38+4096];
ld.global.f64 %fd161, [%rd37+6144];
ld.global.u64 %rd378, [%rd38+6144];
ld.global.f64 %fd162, [%rd37+8192];
ld.global.u64 %rd379, [%rd38+8192];
ld.global.f64 %fd163, [%rd37+10240];
ld.global.u64 %rd380, [%rd38+10240];
ld.global.f64 %fd164, [%rd37+12288];
ld.global.u64 %rd381, [%rd38+12288];
bra.uni BB92_50;

BB92_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd166, 0;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd387, %rd166;
mov.f64 %fd170, %fd69;
@%p33 bra BB92_37;

ld.global.f64 %fd28, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd387, %rd39;
mov.f64 %fd170, %fd28;

BB92_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd363, %rd387;
mov.u64 %rd375, %rd363;
add.s32 %r70, %r94, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd386, %rd166;
mov.f64 %fd169, %fd69;
@%p34 bra BB92_39;

ld.global.f64 %fd169, [%rd37+2048];
ld.global.u64 %rd386, [%rd38+2048];

BB92_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd376, %rd386;
add.s32 %r71, %r94, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd385, %rd166;
mov.f64 %fd168, %fd69;
@%p35 bra BB92_41;

ld.global.f64 %fd168, [%rd37+4096];
ld.global.u64 %rd385, [%rd38+4096];

BB92_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd377, %rd385;
add.s32 %r72, %r94, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd384, %rd166;
mov.f64 %fd167, %fd69;
@%p36 bra BB92_43;

ld.global.f64 %fd167, [%rd37+6144];
ld.global.u64 %rd384, [%rd38+6144];

BB92_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd378, %rd384;
add.s32 %r73, %r94, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd383, %rd166;
mov.f64 %fd166, %fd69;
@%p37 bra BB92_45;

ld.global.f64 %fd166, [%rd37+8192];
ld.global.u64 %rd383, [%rd38+8192];

BB92_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd379, %rd383;
add.s32 %r74, %r94, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd382, %rd166;
mov.f64 %fd165, %fd69;
@%p38 bra BB92_47;

ld.global.f64 %fd165, [%rd37+10240];
ld.global.u64 %rd382, [%rd38+10240];

BB92_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd380, %rd382;
add.s32 %r75, %r94, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd381, %rd166;
mov.f64 %fd164, %fd69;
@%p39 bra BB92_50;

ld.global.f64 %fd164, [%rd37+12288];
ld.global.u64 %rd381, [%rd38+12288];

BB92_50:
add.s64 %rd174, %rd148, %rd36;
shl.b64 %rd175, %rd174, 4;
add.s64 %rd66, %rd3, %rd175;
@%p32 bra BB92_64;
bra.uni BB92_51;

BB92_64:
st.global.f64 [%rd66], %fd158;
st.global.u64 [%rd66+8], %rd375;
st.global.f64 [%rd66+4096], %fd159;
st.global.u64 [%rd66+4104], %rd376;
st.global.f64 [%rd66+8192], %fd160;
st.global.u64 [%rd66+8200], %rd377;
st.global.f64 [%rd66+12288], %fd161;
st.global.u64 [%rd66+12296], %rd378;
st.global.f64 [%rd66+16384], %fd162;
st.global.u64 [%rd66+16392], %rd379;
st.global.f64 [%rd66+20480], %fd163;
st.global.u64 [%rd66+20488], %rd380;
bra.uni BB92_65;

BB92_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB92_53;

st.global.f64 [%rd66], %fd158;
st.global.u64 [%rd66+8], %rd375;

BB92_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB92_55;

st.global.f64 [%rd66+4096], %fd159;
st.global.u64 [%rd66+4104], %rd376;

BB92_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB92_57;

st.global.f64 [%rd66+8192], %fd160;
st.global.u64 [%rd66+8200], %rd377;

BB92_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB92_59;

st.global.f64 [%rd66+12288], %fd161;
st.global.u64 [%rd66+12296], %rd378;

BB92_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB92_61;

st.global.f64 [%rd66+16384], %fd162;
st.global.u64 [%rd66+16392], %rd379;

BB92_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB92_63;

st.global.f64 [%rd66+20480], %fd163;
st.global.u64 [%rd66+20488], %rd380;

BB92_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB92_66;

BB92_65:
st.global.f64 [%rd66+24576], %fd164;
st.global.u64 [%rd66+24584], %rd381;

BB92_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB92_69;

add.s32 %r24, %r21, -1;

BB92_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd176, %r85;
add.s64 %rd177, %rd176, %rd36;
cvt.u64.u32	%rd178, %r84;
add.s64 %rd179, %rd178, %rd4;
shl.b64 %rd180, %rd177, 4;
add.s64 %rd181, %rd3, %rd180;
shl.b64 %rd182, %rd179, 4;
add.s64 %rd183, %rd3, %rd182;
ld.global.f64 %fd76, [%rd183];
ld.global.f64 %fd77, [%rd181];
setp.lt.f64	%p50, %fd77, %fd76;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB92_68;

BB92_69:
cvt.u64.u32	%rd185, %r93;
add.s64 %rd67, %rd185, %rd4;
shl.b64 %rd186, %rd67, 4;
add.s64 %rd69, %rd3, %rd186;
mov.u64 %rd402, %rd69;
shl.b64 %rd187, %rd36, 4;
add.s64 %rd70, %rd3, %rd187;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd188, %r87;
add.s64 %rd71, %rd36, %rd188;
shl.b64 %rd189, %rd71, 4;
add.s64 %rd73, %rd3, %rd189;
mov.u64 %rd390, %rd73;
cvt.u64.u32	%rd190, %r13;
add.s64 %rd191, %rd190, %rd4;
add.s64 %rd192, %rd191, %rd35;
shl.b64 %rd193, %rd192, 4;
add.s64 %rd74, %rd3, %rd193;
add.u64 %rd194, %SP, 0;
cvta.to.local.u64 %rd75, %rd194;
mov.u64 %rd388, 0;
mov.pred %p52, 0;
@%p52 bra BB92_71;

BB92_70:
add.s64 %rd195, %rd75, %rd388;
mov.u16 %rs2, 0;
st.local.u8 [%rd195], %rs2;
add.s64 %rd388, %rd388, 1;
setp.lt.u64	%p53, %rd388, 16;
@%p53 bra BB92_70;

BB92_71:
ld.global.f64 %fd78, [%rd69];
ld.global.u64 %rd197, [%rd69+8];
st.local.u64 [%rd75+8], %rd197;
st.local.f64 [%rd75], %fd78;
add.u64 %rd200, %SP, 16;
cvta.to.local.u64 %rd78, %rd200;
mov.u64 %rd389, 0;
@%p52 bra BB92_73;

BB92_72:
add.s64 %rd201, %rd78, %rd389;
mov.u16 %rs3, 0;
st.local.u8 [%rd201], %rs3;
add.s64 %rd389, %rd389, 1;
setp.lt.u64	%p55, %rd389, 16;
@%p55 bra BB92_72;

BB92_73:
ld.global.f64 %fd79, [%rd73];
ld.global.u64 %rd202, [%rd73+8];
st.local.u64 [%rd78+8], %rd202;
st.local.f64 [%rd78], %fd79;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd73, %rd74;
@%p57 bra BB92_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd69, %rd70;
@%p59 bra BB92_76;

ld.local.f64 %fd80, [%rd75];
ld.local.f64 %fd81, [%rd78];
setp.geu.f64	%p86, %fd81, %fd80;

BB92_76:
selp.b64	%rd213, %rd75, %rd78, %p86;
ld.local.f64 %fd55, [%rd213];
ld.local.u64 %rd81, [%rd213+8];
@%p86 bra BB92_78;
bra.uni BB92_77;

BB92_78:
add.s64 %rd220, %rd186, %rd3;
add.s64 %rd402, %rd220, 16;
mov.u64 %rd85, %rd402;
ld.global.f64 %fd83, [%rd69+16];
st.local.f64 [%rd75], %fd83;
ld.global.u64 %rd223, [%rd69+24];
st.local.u64 [%rd75+8], %rd223;
mov.u64 %rd401, %rd73;
mov.u64 %rd413, %rd85;
bra.uni BB92_79;

BB92_77:
add.s64 %rd215, %rd189, %rd3;
add.s64 %rd390, %rd215, 16;
mov.u64 %rd83, %rd390;
ld.global.f64 %fd82, [%rd73+16];
st.local.f64 [%rd78], %fd82;
ld.global.u64 %rd218, [%rd73+24];
st.local.u64 [%rd78+8], %rd218;
mov.u64 %rd401, %rd83;
mov.u64 %rd413, %rd69;

BB92_79:
mov.u64 %rd89, %rd413;
mov.u64 %rd87, %rd401;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd390, %rd74;
@%p61 bra BB92_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd402, %rd70;
@%p63 bra BB92_82;

ld.local.f64 %fd84, [%rd75];
ld.local.f64 %fd85, [%rd78];
setp.geu.f64	%p87, %fd85, %fd84;

BB92_82:
selp.b64	%rd232, %rd75, %rd78, %p87;
ld.local.f64 %fd56, [%rd232];
ld.local.u64 %rd90, [%rd232+8];
@%p87 bra BB92_84;
bra.uni BB92_83;

BB92_84:
add.s64 %rd402, %rd402, 16;
add.s64 %rd94, %rd89, 16;
ld.global.f64 %fd87, [%rd89+16];
st.local.f64 [%rd75], %fd87;
ld.global.u64 %rd238, [%rd89+24];
st.local.u64 [%rd75+8], %rd238;
mov.u64 %rd400, %rd87;
mov.u64 %rd412, %rd94;
bra.uni BB92_85;

BB92_83:
add.s64 %rd390, %rd390, 16;
add.s64 %rd92, %rd87, 16;
ld.global.f64 %fd86, [%rd87+16];
st.local.f64 [%rd78], %fd86;
ld.global.u64 %rd235, [%rd87+24];
st.local.u64 [%rd78+8], %rd235;
mov.u64 %rd400, %rd92;
mov.u64 %rd412, %rd89;

BB92_85:
mov.u64 %rd98, %rd412;
mov.u64 %rd96, %rd400;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd390, %rd74;
@%p65 bra BB92_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd402, %rd70;
@%p67 bra BB92_88;

ld.local.f64 %fd88, [%rd75];
ld.local.f64 %fd89, [%rd78];
setp.geu.f64	%p88, %fd89, %fd88;

BB92_88:
selp.b64	%rd247, %rd75, %rd78, %p88;
ld.local.f64 %fd57, [%rd247];
ld.local.u64 %rd99, [%rd247+8];
@%p88 bra BB92_90;
bra.uni BB92_89;

BB92_90:
add.s64 %rd402, %rd402, 16;
add.s64 %rd103, %rd98, 16;
ld.global.f64 %fd91, [%rd98+16];
st.local.f64 [%rd75], %fd91;
ld.global.u64 %rd253, [%rd98+24];
st.local.u64 [%rd75+8], %rd253;
mov.u64 %rd399, %rd96;
mov.u64 %rd411, %rd103;
bra.uni BB92_91;

BB92_89:
add.s64 %rd390, %rd390, 16;
add.s64 %rd101, %rd96, 16;
ld.global.f64 %fd90, [%rd96+16];
st.local.f64 [%rd78], %fd90;
ld.global.u64 %rd250, [%rd96+24];
st.local.u64 [%rd78+8], %rd250;
mov.u64 %rd399, %rd101;
mov.u64 %rd411, %rd98;

BB92_91:
mov.u64 %rd107, %rd411;
mov.u64 %rd105, %rd399;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd390, %rd74;
@%p69 bra BB92_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd402, %rd70;
@%p71 bra BB92_94;

ld.local.f64 %fd92, [%rd75];
ld.local.f64 %fd93, [%rd78];
setp.geu.f64	%p89, %fd93, %fd92;

BB92_94:
selp.b64	%rd262, %rd75, %rd78, %p89;
ld.local.f64 %fd58, [%rd262];
ld.local.u64 %rd108, [%rd262+8];
@%p89 bra BB92_96;
bra.uni BB92_95;

BB92_96:
add.s64 %rd402, %rd402, 16;
add.s64 %rd112, %rd107, 16;
ld.global.f64 %fd95, [%rd107+16];
st.local.f64 [%rd75], %fd95;
ld.global.u64 %rd268, [%rd107+24];
st.local.u64 [%rd75+8], %rd268;
mov.u64 %rd398, %rd105;
mov.u64 %rd410, %rd112;
bra.uni BB92_97;

BB92_95:
add.s64 %rd390, %rd390, 16;
add.s64 %rd110, %rd105, 16;
ld.global.f64 %fd94, [%rd105+16];
st.local.f64 [%rd78], %fd94;
ld.global.u64 %rd265, [%rd105+24];
st.local.u64 [%rd78+8], %rd265;
mov.u64 %rd398, %rd110;
mov.u64 %rd410, %rd107;

BB92_97:
mov.u64 %rd116, %rd410;
mov.u64 %rd114, %rd398;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd390, %rd74;
@%p73 bra BB92_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd402, %rd70;
@%p75 bra BB92_100;

ld.local.f64 %fd96, [%rd75];
ld.local.f64 %fd97, [%rd78];
setp.geu.f64	%p90, %fd97, %fd96;

BB92_100:
selp.b64	%rd277, %rd75, %rd78, %p90;
ld.local.f64 %fd59, [%rd277];
ld.local.u64 %rd117, [%rd277+8];
@%p90 bra BB92_102;
bra.uni BB92_101;

BB92_102:
add.s64 %rd402, %rd402, 16;
add.s64 %rd121, %rd116, 16;
ld.global.f64 %fd99, [%rd116+16];
st.local.f64 [%rd75], %fd99;
ld.global.u64 %rd283, [%rd116+24];
st.local.u64 [%rd75+8], %rd283;
mov.u64 %rd397, %rd114;
mov.u64 %rd409, %rd121;
bra.uni BB92_103;

BB92_101:
add.s64 %rd390, %rd390, 16;
add.s64 %rd119, %rd114, 16;
ld.global.f64 %fd98, [%rd114+16];
st.local.f64 [%rd78], %fd98;
ld.global.u64 %rd280, [%rd114+24];
st.local.u64 [%rd78+8], %rd280;
mov.u64 %rd397, %rd119;
mov.u64 %rd409, %rd116;

BB92_103:
mov.u64 %rd125, %rd409;
mov.u64 %rd123, %rd397;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd390, %rd74;
@%p77 bra BB92_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd402, %rd70;
@%p79 bra BB92_106;

ld.local.f64 %fd100, [%rd75];
ld.local.f64 %fd101, [%rd78];
setp.geu.f64	%p91, %fd101, %fd100;

BB92_106:
selp.b64	%rd292, %rd75, %rd78, %p91;
ld.local.f64 %fd60, [%rd292];
ld.local.u64 %rd126, [%rd292+8];
@%p91 bra BB92_108;
bra.uni BB92_107;

BB92_108:
add.s64 %rd402, %rd402, 16;
add.s64 %rd130, %rd125, 16;
ld.global.f64 %fd103, [%rd125+16];
st.local.f64 [%rd75], %fd103;
ld.global.u64 %rd298, [%rd125+24];
st.local.u64 [%rd75+8], %rd298;
mov.u64 %rd396, %rd123;
mov.u64 %rd408, %rd130;
bra.uni BB92_109;

BB92_107:
add.s64 %rd390, %rd390, 16;
add.s64 %rd128, %rd123, 16;
ld.global.f64 %fd102, [%rd123+16];
st.local.f64 [%rd78], %fd102;
ld.global.u64 %rd295, [%rd123+24];
st.local.u64 [%rd78+8], %rd295;
mov.u64 %rd396, %rd128;
mov.u64 %rd408, %rd125;

BB92_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd390, %rd74;
mov.pred %p92, %p80;
@%p81 bra BB92_112;

setp.ge.u64	%p83, %rd402, %rd70;
mov.pred %p92, %p52;
@%p83 bra BB92_112;

ld.local.f64 %fd104, [%rd75];
ld.local.f64 %fd105, [%rd78];
setp.geu.f64	%p92, %fd105, %fd104;

BB92_112:
selp.b64	%rd307, %rd75, %rd78, %p92;
ld.local.f64 %fd61, [%rd307];
ld.local.u64 %rd135, [%rd307+8];
@%p92 bra BB92_114;
bra.uni BB92_113;

BB92_114:
ld.global.f64 %fd107, [%rd408+16];
st.local.f64 [%rd75], %fd107;
ld.global.u64 %rd313, [%rd408+24];
st.local.u64 [%rd75+8], %rd313;
bra.uni BB92_115;

BB92_113:
ld.global.f64 %fd106, [%rd396+16];
st.local.f64 [%rd78], %fd106;
ld.global.u64 %rd310, [%rd396+24];
st.local.u64 [%rd78+8], %rd310;

BB92_115:
cvta.to.global.u64 %rd136, %rd141;
bar.sync 0;
cvt.u64.u32	%rd314, %r19;
add.s64 %rd315, %rd314, %rd4;
shl.b64 %rd316, %rd315, 4;
add.s64 %rd317, %rd3, %rd316;
st.global.f64 [%rd317], %fd55;
st.global.u64 [%rd317+8], %rd81;
st.global.f64 [%rd317+16], %fd56;
st.global.u64 [%rd317+24], %rd90;
st.global.f64 [%rd317+32], %fd57;
st.global.u64 [%rd317+40], %rd99;
st.global.f64 [%rd317+48], %fd58;
st.global.u64 [%rd317+56], %rd108;
st.global.f64 [%rd317+64], %fd59;
st.global.u64 [%rd317+72], %rd117;
st.global.f64 [%rd317+80], %fd60;
st.global.u64 [%rd317+88], %rd126;
st.global.f64 [%rd317+96], %fd61;
st.global.u64 [%rd317+104], %rd135;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd137, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB92_117;

BB92_116:
cvt.u64.u32	%rd318, %r94;
add.s64 %rd319, %rd318, %rd137;
add.s64 %rd320, %rd318, %rd4;
shl.b64 %rd321, %rd320, 4;
add.s64 %rd322, %rd3, %rd321;
ld.global.f64 %fd108, [%rd322];
shl.b64 %rd323, %rd319, 4;
add.s64 %rd324, %rd136, %rd323;
st.global.f64 [%rd324], %fd108;
ld.global.u64 %rd325, [%rd322+8];
st.global.u64 [%rd324+8], %rd325;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB92_116;

BB92_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot93[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<102>;
.reg .f64 %fd<171>;
.reg .b64 %rd<419>;


mov.u64 %rd418, __local_depot93;
cvta.local.u64 %SP, %rd418;
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+32];
ld.param.u64 %rd133, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+16];
ld.param.u64 %rd132, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd132;
cvta.to.global.u64 %rd2, %rd133;
cvta.to.global.u64 %rd136, %rd134;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd137, %r34, 4;
add.s64 %rd138, %rd136, %rd137;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd138];
ld.global.u32 %r36, [%rd138+4];
add.s32 %r37, %r3, %r36;
min.s32 %r98, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r97, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB93_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r98, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r97, %r48, %r5;

BB93_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r97, %r7;
sub.s32 %r14, %r98, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r101, %tid.x;
cvt.u64.u32	%rd139, %r101;
cvt.u64.u32	%rd140, %r49;
add.s64 %rd141, %rd139, %rd140;
shl.b64 %rd142, %rd141, 3;
add.s64 %rd3, %rd1, %rd142;
add.s64 %rd4, %rd2, %rd142;
@%p16 bra BB93_17;
bra.uni BB93_3;

BB93_17:
ld.global.f64 %fd127, [%rd3];
ld.global.u64 %rd350, [%rd4];
ld.global.f64 %fd128, [%rd3+2048];
ld.global.u64 %rd351, [%rd4+2048];
ld.global.f64 %fd129, [%rd3+4096];
ld.global.u64 %rd352, [%rd4+4096];
ld.global.f64 %fd130, [%rd3+6144];
ld.global.u64 %rd353, [%rd4+6144];
ld.global.f64 %fd131, [%rd3+8192];
ld.global.u64 %rd354, [%rd4+8192];
ld.global.f64 %fd132, [%rd3+10240];
ld.global.u64 %rd355, [%rd4+10240];
ld.global.f64 %fd133, [%rd3+12288];
ld.global.u64 %rd356, [%rd4+12288];
bra.uni BB93_18;

BB93_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd143, 0;
setp.ge.u32	%p17, %r101, %r14;
mov.u64 %rd362, %rd143;
mov.f64 %fd139, %fd62;
@%p17 bra BB93_5;

ld.global.f64 %fd1, [%rd3];
ld.global.u64 %rd5, [%rd4];
mov.u64 %rd362, %rd5;
mov.f64 %fd139, %fd1;

BB93_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd338, %rd362;
mov.u64 %rd350, %rd338;
add.s32 %r50, %r101, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd361, %rd143;
mov.f64 %fd138, %fd62;
@%p18 bra BB93_7;

ld.global.f64 %fd138, [%rd3+2048];
ld.global.u64 %rd361, [%rd4+2048];

BB93_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd351, %rd361;
add.s32 %r51, %r101, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd360, %rd143;
mov.f64 %fd137, %fd62;
@%p19 bra BB93_9;

ld.global.f64 %fd137, [%rd3+4096];
ld.global.u64 %rd360, [%rd4+4096];

BB93_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd352, %rd360;
add.s32 %r52, %r101, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd359, %rd143;
mov.f64 %fd136, %fd62;
@%p20 bra BB93_11;

ld.global.f64 %fd136, [%rd3+6144];
ld.global.u64 %rd359, [%rd4+6144];

BB93_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd353, %rd359;
add.s32 %r53, %r101, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd358, %rd143;
mov.f64 %fd135, %fd62;
@%p21 bra BB93_13;

ld.global.f64 %fd135, [%rd3+8192];
ld.global.u64 %rd358, [%rd4+8192];

BB93_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd354, %rd358;
add.s32 %r54, %r101, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd357, %rd143;
mov.f64 %fd134, %fd62;
@%p22 bra BB93_15;

ld.global.f64 %fd134, [%rd3+10240];
ld.global.u64 %rd357, [%rd4+10240];

BB93_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd355, %rd357;
add.s32 %r55, %r101, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd356, %rd143;
mov.f64 %fd133, %fd62;
@%p23 bra BB93_18;

ld.global.f64 %fd133, [%rd3+12288];
ld.global.u64 %rd356, [%rd4+12288];

BB93_18:
@%p16 bra BB93_33;
bra.uni BB93_19;

BB93_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd171, %r76, 16;
mov.u64 %rd172, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd173, %rd172, %rd171;
st.shared.f64 [%rd173], %fd127;
st.shared.u64 [%rd173+8], %rd350;
st.shared.f64 [%rd173+4096], %fd128;
st.shared.u64 [%rd173+4104], %rd351;
st.shared.f64 [%rd173+8192], %fd129;
st.shared.u64 [%rd173+8200], %rd352;
st.shared.f64 [%rd173+12288], %fd130;
st.shared.u64 [%rd173+12296], %rd353;
st.shared.f64 [%rd173+16384], %fd131;
st.shared.u64 [%rd173+16392], %rd354;
st.shared.f64 [%rd173+20480], %fd132;
st.shared.u64 [%rd173+20488], %rd355;
st.shared.f64 [%rd173+24576], %fd133;
st.shared.u64 [%rd173+24584], %rd356;
bra.uni BB93_34;

BB93_19:
setp.ge.u32	%p25, %r101, %r14;
@%p25 bra BB93_21;

mul.wide.u32 %rd150, %r101, 16;
mov.u64 %rd151, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd152, %rd151, %rd150;
st.shared.f64 [%rd152], %fd127;
st.shared.u64 [%rd152+8], %rd350;

BB93_21:
add.s32 %r59, %r101, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB93_23;

mul.wide.u32 %rd153, %r101, 16;
mov.u64 %rd154, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd155, %rd154, %rd153;
st.shared.f64 [%rd155+4096], %fd128;
st.shared.u64 [%rd155+4104], %rd351;

BB93_23:
add.s32 %r62, %r101, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB93_25;

mul.wide.u32 %rd156, %r101, 16;
mov.u64 %rd157, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd158, %rd157, %rd156;
st.shared.f64 [%rd158+8192], %fd129;
st.shared.u64 [%rd158+8200], %rd352;

BB93_25:
add.s32 %r65, %r101, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB93_27;

mul.wide.u32 %rd159, %r101, 16;
mov.u64 %rd160, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd161, %rd160, %rd159;
st.shared.f64 [%rd161+12288], %fd130;
st.shared.u64 [%rd161+12296], %rd353;

BB93_27:
add.s32 %r68, %r101, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB93_29;

mul.wide.u32 %rd162, %r101, 16;
mov.u64 %rd163, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd164, %rd163, %rd162;
st.shared.f64 [%rd164+16384], %fd131;
st.shared.u64 [%rd164+16392], %rd354;

BB93_29:
add.s32 %r71, %r101, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB93_31;

mul.wide.u32 %rd165, %r101, 16;
mov.u64 %rd166, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd167, %rd166, %rd165;
st.shared.f64 [%rd167+20480], %fd132;
st.shared.u64 [%rd167+20488], %rd355;

BB93_31:
add.s32 %r74, %r101, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB93_34;

mul.wide.u32 %rd168, %r101, 16;
mov.u64 %rd169, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd170, %rd169, %rd168;
st.shared.f64 [%rd170+24576], %fd133;
st.shared.u64 [%rd170+24584], %rd356;

BB93_34:
cvt.u64.u32	%rd174, %r7;
cvt.u64.u32	%rd32, %r14;
add.s64 %rd176, %rd139, %rd174;
shl.b64 %rd177, %rd176, 3;
add.s64 %rd33, %rd1, %rd177;
add.s64 %rd34, %rd2, %rd177;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB93_49;
bra.uni BB93_35;

BB93_49:
ld.global.f64 %fd158, [%rd33];
ld.global.u64 %rd381, [%rd34];
ld.global.f64 %fd159, [%rd33+2048];
ld.global.u64 %rd382, [%rd34+2048];
ld.global.f64 %fd160, [%rd33+4096];
ld.global.u64 %rd383, [%rd34+4096];
ld.global.f64 %fd161, [%rd33+6144];
ld.global.u64 %rd384, [%rd34+6144];
ld.global.f64 %fd162, [%rd33+8192];
ld.global.u64 %rd385, [%rd34+8192];
ld.global.f64 %fd163, [%rd33+10240];
ld.global.u64 %rd386, [%rd34+10240];
ld.global.f64 %fd164, [%rd33+12288];
ld.global.u64 %rd387, [%rd34+12288];
bra.uni BB93_50;

BB93_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd178, 0;
setp.ge.u32	%p33, %r101, %r13;
mov.u64 %rd393, %rd178;
mov.f64 %fd170, %fd69;
@%p33 bra BB93_37;

ld.global.f64 %fd28, [%rd33];
ld.global.u64 %rd35, [%rd34];
mov.u64 %rd393, %rd35;
mov.f64 %fd170, %fd28;

BB93_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd369, %rd393;
mov.u64 %rd381, %rd369;
add.s32 %r77, %r101, 256;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd392, %rd178;
mov.f64 %fd169, %fd69;
@%p34 bra BB93_39;

ld.global.f64 %fd169, [%rd33+2048];
ld.global.u64 %rd392, [%rd34+2048];

BB93_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd382, %rd392;
add.s32 %r78, %r101, 512;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd391, %rd178;
mov.f64 %fd168, %fd69;
@%p35 bra BB93_41;

ld.global.f64 %fd168, [%rd33+4096];
ld.global.u64 %rd391, [%rd34+4096];

BB93_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd383, %rd391;
add.s32 %r79, %r101, 768;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd390, %rd178;
mov.f64 %fd167, %fd69;
@%p36 bra BB93_43;

ld.global.f64 %fd167, [%rd33+6144];
ld.global.u64 %rd390, [%rd34+6144];

BB93_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd384, %rd390;
add.s32 %r80, %r101, 1024;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd389, %rd178;
mov.f64 %fd166, %fd69;
@%p37 bra BB93_45;

ld.global.f64 %fd166, [%rd33+8192];
ld.global.u64 %rd389, [%rd34+8192];

BB93_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd385, %rd389;
add.s32 %r81, %r101, 1280;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd388, %rd178;
mov.f64 %fd165, %fd69;
@%p38 bra BB93_47;

ld.global.f64 %fd165, [%rd33+10240];
ld.global.u64 %rd388, [%rd34+10240];

BB93_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd386, %rd388;
add.s32 %r82, %r101, 1536;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd387, %rd178;
mov.f64 %fd164, %fd69;
@%p39 bra BB93_50;

ld.global.f64 %fd164, [%rd33+12288];
ld.global.u64 %rd387, [%rd34+12288];

BB93_50:
add.s64 %rd186, %rd139, %rd32;
shl.b64 %rd187, %rd186, 4;
mov.u64 %rd188, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd62, %rd188, %rd187;
@%p32 bra BB93_64;
bra.uni BB93_51;

BB93_64:
st.shared.f64 [%rd62], %fd158;
st.shared.u64 [%rd62+8], %rd381;
st.shared.f64 [%rd62+4096], %fd159;
st.shared.u64 [%rd62+4104], %rd382;
st.shared.f64 [%rd62+8192], %fd160;
st.shared.u64 [%rd62+8200], %rd383;
st.shared.f64 [%rd62+12288], %fd161;
st.shared.u64 [%rd62+12296], %rd384;
st.shared.f64 [%rd62+16384], %fd162;
st.shared.u64 [%rd62+16392], %rd385;
st.shared.f64 [%rd62+20480], %fd163;
st.shared.u64 [%rd62+20488], %rd386;
bra.uni BB93_65;

BB93_51:
setp.ge.u32	%p41, %r101, %r13;
@%p41 bra BB93_53;

st.shared.f64 [%rd62], %fd158;
st.shared.u64 [%rd62+8], %rd381;

BB93_53:
add.s32 %r83, %r101, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB93_55;

st.shared.f64 [%rd62+4096], %fd159;
st.shared.u64 [%rd62+4104], %rd382;

BB93_55:
add.s32 %r84, %r101, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB93_57;

st.shared.f64 [%rd62+8192], %fd160;
st.shared.u64 [%rd62+8200], %rd383;

BB93_57:
add.s32 %r85, %r101, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB93_59;

st.shared.f64 [%rd62+12288], %fd161;
st.shared.u64 [%rd62+12296], %rd384;

BB93_59:
add.s32 %r86, %r101, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB93_61;

st.shared.f64 [%rd62+16384], %fd162;
st.shared.u64 [%rd62+16392], %rd385;

BB93_61:
add.s32 %r87, %r101, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB93_63;

st.shared.f64 [%rd62+20480], %fd163;
st.shared.u64 [%rd62+20488], %rd386;

BB93_63:
add.s32 %r88, %r101, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB93_66;

BB93_65:
st.shared.f64 [%rd62+24576], %fd164;
st.shared.u64 [%rd62+24584], %rd387;

BB93_66:
bar.sync 0;
mul.lo.s32 %r19, %r101, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r89, %r21, %r13;
selp.b32	%r100, 0, %r89, %p48;
min.u32 %r99, %r14, %r21;
setp.ge.u32	%p49, %r100, %r99;
@%p49 bra BB93_69;

add.s32 %r24, %r21, -1;

BB93_68:
add.s32 %r90, %r99, %r100;
shr.u32 %r91, %r90, 1;
sub.s32 %r92, %r24, %r91;
cvt.u64.u32	%rd189, %r92;
add.s64 %rd190, %rd189, %rd32;
shl.b64 %rd191, %rd190, 4;
add.s64 %rd193, %rd188, %rd191;
mul.wide.u32 %rd194, %r91, 16;
add.s64 %rd195, %rd188, %rd194;
ld.shared.f64 %fd76, [%rd195];
ld.shared.f64 %fd77, [%rd193];
setp.lt.f64	%p50, %fd77, %fd76;
add.s32 %r93, %r91, 1;
selp.b32	%r100, %r100, %r93, %p50;
selp.b32	%r99, %r91, %r99, %p50;
setp.lt.u32	%p51, %r100, %r99;
@%p51 bra BB93_68;

BB93_69:
cvt.u64.u32	%rd63, %r100;
mul.wide.u32 %rd196, %r100, 16;
add.s64 %rd66, %rd188, %rd196;
mov.u64 %rd406, %rd66;
shl.b64 %rd198, %rd32, 4;
add.s64 %rd67, %rd188, %rd198;
sub.s32 %r94, %r21, %r100;
cvt.u64.u32	%rd199, %r94;
add.s64 %rd68, %rd199, %rd32;
shl.b64 %rd200, %rd68, 4;
add.s64 %rd71, %rd188, %rd200;
mov.u64 %rd394, %rd71;
cvt.u64.u32	%rd201, %r13;
add.s64 %rd202, %rd32, %rd201;
shl.b64 %rd203, %rd202, 4;
add.s64 %rd72, %rd188, %rd203;
ld.shared.f64 %fd78, [%rd66];
ld.shared.u64 %rd204, [%rd66+8];
add.u64 %rd205, %SP, 0;
cvta.to.local.u64 %rd206, %rd205;
st.local.u64 [%rd206+8], %rd204;
st.local.f64 [%rd206], %fd78;
ld.shared.f64 %fd79, [%rd71];
ld.shared.u64 %rd207, [%rd71+8];
add.u64 %rd208, %SP, 16;
cvta.to.local.u64 %rd209, %rd208;
st.local.u64 [%rd209+8], %rd207;
st.local.f64 [%rd209], %fd79;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd71, %rd72;
@%p53 bra BB93_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd66, %rd67;
@%p55 bra BB93_72;

ld.local.f64 %fd80, [%rd206];
ld.local.f64 %fd81, [%rd209];
setp.geu.f64	%p82, %fd81, %fd80;

BB93_72:
selp.b64	%rd218, %rd206, %rd209, %p82;
ld.local.f64 %fd55, [%rd218];
ld.local.u64 %rd73, [%rd218+8];
@%p82 bra BB93_74;
bra.uni BB93_73;

BB93_74:
mov.u64 %rd405, %rd71;
shl.b64 %rd225, %rd63, 4;
add.s64 %rd227, %rd225, %rd188;
add.s64 %rd406, %rd227, 16;
mov.u64 %rd417, %rd406;
ld.shared.f64 %fd83, [%rd66+16];
ld.shared.u64 %rd230, [%rd66+24];
st.local.f64 [%rd206], %fd83;
st.local.u64 [%rd206+8], %rd230;
bra.uni BB93_75;

BB93_73:
mov.u64 %rd417, %rd66;
add.s64 %rd221, %rd200, %rd188;
add.s64 %rd394, %rd221, 16;
mov.u64 %rd405, %rd394;
ld.shared.f64 %fd82, [%rd71+16];
ld.shared.u64 %rd224, [%rd71+24];
st.local.f64 [%rd209], %fd82;
st.local.u64 [%rd209+8], %rd224;

BB93_75:
mov.u64 %rd83, %rd417;
mov.u64 %rd81, %rd405;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd394, %rd72;
@%p57 bra BB93_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd406, %rd67;
@%p59 bra BB93_78;

ld.local.f64 %fd84, [%rd206];
ld.local.f64 %fd85, [%rd209];
setp.geu.f64	%p83, %fd85, %fd84;

BB93_78:
selp.b64	%rd239, %rd206, %rd209, %p83;
ld.local.f64 %fd56, [%rd239];
ld.local.u64 %rd84, [%rd239+8];
@%p83 bra BB93_80;
bra.uni BB93_79;

BB93_80:
add.s64 %rd406, %rd406, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.f64 %fd87, [%rd83+16];
ld.shared.u64 %rd245, [%rd83+24];
st.local.f64 [%rd206], %fd87;
st.local.u64 [%rd206+8], %rd245;
mov.u64 %rd404, %rd81;
mov.u64 %rd416, %rd88;
bra.uni BB93_81;

BB93_79:
add.s64 %rd394, %rd394, 16;
add.s64 %rd86, %rd81, 16;
ld.shared.f64 %fd86, [%rd81+16];
ld.shared.u64 %rd242, [%rd81+24];
st.local.f64 [%rd209], %fd86;
st.local.u64 [%rd209+8], %rd242;
mov.u64 %rd404, %rd86;
mov.u64 %rd416, %rd83;

BB93_81:
mov.u64 %rd92, %rd416;
mov.u64 %rd90, %rd404;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd394, %rd72;
@%p61 bra BB93_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd406, %rd67;
@%p63 bra BB93_84;

ld.local.f64 %fd88, [%rd206];
ld.local.f64 %fd89, [%rd209];
setp.geu.f64	%p84, %fd89, %fd88;

BB93_84:
selp.b64	%rd254, %rd206, %rd209, %p84;
ld.local.f64 %fd57, [%rd254];
ld.local.u64 %rd93, [%rd254+8];
@%p84 bra BB93_86;
bra.uni BB93_85;

BB93_86:
add.s64 %rd406, %rd406, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.f64 %fd91, [%rd92+16];
st.local.f64 [%rd206], %fd91;
ld.shared.u64 %rd260, [%rd92+24];
st.local.u64 [%rd206+8], %rd260;
mov.u64 %rd403, %rd90;
mov.u64 %rd415, %rd97;
bra.uni BB93_87;

BB93_85:
add.s64 %rd394, %rd394, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.f64 %fd90, [%rd90+16];
st.local.f64 [%rd209], %fd90;
ld.shared.u64 %rd257, [%rd90+24];
st.local.u64 [%rd209+8], %rd257;
mov.u64 %rd403, %rd95;
mov.u64 %rd415, %rd92;

BB93_87:
mov.u64 %rd101, %rd415;
mov.u64 %rd99, %rd403;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd394, %rd72;
@%p65 bra BB93_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd406, %rd67;
@%p67 bra BB93_90;

ld.local.f64 %fd92, [%rd206];
ld.local.f64 %fd93, [%rd209];
setp.geu.f64	%p85, %fd93, %fd92;

BB93_90:
selp.b64	%rd269, %rd206, %rd209, %p85;
ld.local.f64 %fd58, [%rd269];
ld.local.u64 %rd102, [%rd269+8];
@%p85 bra BB93_92;
bra.uni BB93_91;

BB93_92:
add.s64 %rd406, %rd406, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.f64 %fd95, [%rd101+16];
st.local.f64 [%rd206], %fd95;
ld.shared.u64 %rd275, [%rd101+24];
st.local.u64 [%rd206+8], %rd275;
mov.u64 %rd402, %rd99;
mov.u64 %rd414, %rd106;
bra.uni BB93_93;

BB93_91:
add.s64 %rd394, %rd394, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.f64 %fd94, [%rd99+16];
st.local.f64 [%rd209], %fd94;
ld.shared.u64 %rd272, [%rd99+24];
st.local.u64 [%rd209+8], %rd272;
mov.u64 %rd402, %rd104;
mov.u64 %rd414, %rd101;

BB93_93:
mov.u64 %rd110, %rd414;
mov.u64 %rd108, %rd402;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd394, %rd72;
@%p69 bra BB93_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd406, %rd67;
@%p71 bra BB93_96;

ld.local.f64 %fd96, [%rd206];
ld.local.f64 %fd97, [%rd209];
setp.geu.f64	%p86, %fd97, %fd96;

BB93_96:
selp.b64	%rd284, %rd206, %rd209, %p86;
ld.local.f64 %fd59, [%rd284];
ld.local.u64 %rd111, [%rd284+8];
@%p86 bra BB93_98;
bra.uni BB93_97;

BB93_98:
add.s64 %rd406, %rd406, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.f64 %fd99, [%rd110+16];
st.local.f64 [%rd206], %fd99;
ld.shared.u64 %rd290, [%rd110+24];
st.local.u64 [%rd206+8], %rd290;
mov.u64 %rd401, %rd108;
mov.u64 %rd413, %rd115;
bra.uni BB93_99;

BB93_97:
add.s64 %rd394, %rd394, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.f64 %fd98, [%rd108+16];
st.local.f64 [%rd209], %fd98;
ld.shared.u64 %rd287, [%rd108+24];
st.local.u64 [%rd209+8], %rd287;
mov.u64 %rd401, %rd113;
mov.u64 %rd413, %rd110;

BB93_99:
mov.u64 %rd119, %rd413;
mov.u64 %rd117, %rd401;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd394, %rd72;
@%p73 bra BB93_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd406, %rd67;
@%p75 bra BB93_102;

ld.local.f64 %fd100, [%rd206];
ld.local.f64 %fd101, [%rd209];
setp.geu.f64	%p87, %fd101, %fd100;

BB93_102:
selp.b64	%rd299, %rd206, %rd209, %p87;
ld.local.f64 %fd60, [%rd299];
ld.local.u64 %rd120, [%rd299+8];
@%p87 bra BB93_104;
bra.uni BB93_103;

BB93_104:
add.s64 %rd406, %rd406, 16;
add.s64 %rd124, %rd119, 16;
ld.shared.f64 %fd103, [%rd119+16];
st.local.f64 [%rd206], %fd103;
ld.shared.u64 %rd305, [%rd119+24];
st.local.u64 [%rd206+8], %rd305;
mov.u64 %rd400, %rd117;
mov.u64 %rd412, %rd124;
bra.uni BB93_105;

BB93_103:
add.s64 %rd394, %rd394, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.f64 %fd102, [%rd117+16];
st.local.f64 [%rd209], %fd102;
ld.shared.u64 %rd302, [%rd117+24];
st.local.u64 [%rd209+8], %rd302;
mov.u64 %rd400, %rd122;
mov.u64 %rd412, %rd119;

BB93_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd394, %rd72;
@%p77 bra BB93_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd406, %rd67;
@%p79 bra BB93_108;

ld.local.f64 %fd104, [%rd206];
ld.local.f64 %fd105, [%rd209];
setp.geu.f64	%p88, %fd105, %fd104;

BB93_108:
selp.b64	%rd314, %rd206, %rd209, %p88;
ld.local.f64 %fd61, [%rd314];
ld.local.u64 %rd129, [%rd314+8];
@%p88 bra BB93_110;
bra.uni BB93_109;

BB93_110:
ld.shared.f64 %fd107, [%rd412+16];
st.local.f64 [%rd206], %fd107;
ld.shared.u64 %rd320, [%rd412+24];
st.local.u64 [%rd206+8], %rd320;
bra.uni BB93_111;

BB93_109:
ld.shared.f64 %fd106, [%rd400+16];
st.local.f64 [%rd209], %fd106;
ld.shared.u64 %rd317, [%rd400+24];
st.local.u64 [%rd209+8], %rd317;

BB93_111:
cvta.to.global.u64 %rd130, %rd135;
bar.sync 0;
mul.wide.u32 %rd321, %r19, 16;
add.s64 %rd323, %rd188, %rd321;
st.shared.f64 [%rd323], %fd55;
st.shared.u64 [%rd323+8], %rd73;
st.shared.f64 [%rd323+16], %fd56;
st.shared.u64 [%rd323+24], %rd84;
st.shared.f64 [%rd323+32], %fd57;
st.shared.u64 [%rd323+40], %rd93;
st.shared.f64 [%rd323+48], %fd58;
st.shared.u64 [%rd323+56], %rd102;
st.shared.f64 [%rd323+64], %fd59;
st.shared.u64 [%rd323+72], %rd111;
st.shared.f64 [%rd323+80], %fd60;
st.shared.u64 [%rd323+88], %rd120;
st.shared.f64 [%rd323+96], %fd61;
st.shared.u64 [%rd323+104], %rd129;
bar.sync 0;
mul.lo.s32 %r96, %r34, 1792;
cvt.u64.u32	%rd131, %r96;
setp.ge.u32	%p80, %r101, %r20;
@%p80 bra BB93_113;

BB93_112:
cvt.u64.u32	%rd324, %r101;
add.s64 %rd325, %rd324, %rd131;
mul.wide.u32 %rd326, %r101, 16;
add.s64 %rd328, %rd188, %rd326;
ld.shared.f64 %fd108, [%rd328];
shl.b64 %rd329, %rd325, 4;
add.s64 %rd330, %rd130, %rd329;
ld.shared.u64 %rd331, [%rd328+8];
st.global.f64 [%rd330], %fd108;
st.global.u64 [%rd330+8], %rd331;
add.s32 %r101, %r101, 256;
setp.lt.u32	%p81, %r101, %r20;
@%p81 bra BB93_112;

BB93_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot94[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .f64 %fd<171>;
.reg .b64 %rd<434>;


mov.u64 %rd433, __local_depot94;
cvta.local.u64 %SP, %rd433;
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd139, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd134;
cvta.to.global.u64 %rd140, %rd135;
cvta.to.global.u64 %rd2, %rd139;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd141, %r34;
mul.lo.s64 %rd3, %rd141, %rd138;
mul.wide.u32 %rd142, %r34, 4;
add.s64 %rd143, %rd140, %rd142;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd143];
ld.global.u32 %r36, [%rd143+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB94_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB94_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd144, %r94;
cvt.u64.u32	%rd145, %r49;
add.s64 %rd146, %rd144, %rd145;
shl.b64 %rd147, %rd146, 4;
add.s64 %rd4, %rd1, %rd147;
@%p16 bra BB94_17;
bra.uni BB94_3;

BB94_17:
ld.global.f64 %fd127, [%rd4];
ld.global.u64 %rd341, [%rd4+8];
ld.global.f64 %fd128, [%rd4+4096];
ld.global.u64 %rd342, [%rd4+4104];
ld.global.f64 %fd129, [%rd4+8192];
ld.global.u64 %rd343, [%rd4+8200];
ld.global.f64 %fd130, [%rd4+12288];
ld.global.u64 %rd344, [%rd4+12296];
ld.global.f64 %fd131, [%rd4+16384];
ld.global.u64 %rd345, [%rd4+16392];
ld.global.f64 %fd132, [%rd4+20480];
ld.global.u64 %rd346, [%rd4+20488];
ld.global.f64 %fd133, [%rd4+24576];
ld.global.u64 %rd347, [%rd4+24584];
bra.uni BB94_18;

BB94_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd148, 0;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd353, %rd148;
mov.f64 %fd139, %fd62;
@%p17 bra BB94_5;

ld.global.f64 %fd1, [%rd4];
ld.global.u64 %rd5, [%rd4+8];
mov.u64 %rd353, %rd5;
mov.f64 %fd139, %fd1;

BB94_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd329, %rd353;
mov.u64 %rd341, %rd329;
add.s32 %r50, %r94, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd352, %rd148;
mov.f64 %fd138, %fd62;
@%p18 bra BB94_7;

ld.global.f64 %fd138, [%rd4+4096];
ld.global.u64 %rd352, [%rd4+4104];

BB94_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd342, %rd352;
add.s32 %r51, %r94, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd351, %rd148;
mov.f64 %fd137, %fd62;
@%p19 bra BB94_9;

ld.global.f64 %fd137, [%rd4+8192];
ld.global.u64 %rd351, [%rd4+8200];

BB94_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd343, %rd351;
add.s32 %r52, %r94, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd350, %rd148;
mov.f64 %fd136, %fd62;
@%p20 bra BB94_11;

ld.global.f64 %fd136, [%rd4+12288];
ld.global.u64 %rd350, [%rd4+12296];

BB94_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd344, %rd350;
add.s32 %r53, %r94, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd349, %rd148;
mov.f64 %fd135, %fd62;
@%p21 bra BB94_13;

ld.global.f64 %fd135, [%rd4+16384];
ld.global.u64 %rd349, [%rd4+16392];

BB94_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd345, %rd349;
add.s32 %r54, %r94, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd348, %rd148;
mov.f64 %fd134, %fd62;
@%p22 bra BB94_15;

ld.global.f64 %fd134, [%rd4+20480];
ld.global.u64 %rd348, [%rd4+20488];

BB94_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd346, %rd348;
add.s32 %r55, %r94, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd347, %rd148;
mov.f64 %fd133, %fd62;
@%p23 bra BB94_18;

ld.global.f64 %fd133, [%rd4+24576];
ld.global.u64 %rd347, [%rd4+24584];

BB94_18:
add.s64 %rd156, %rd144, %rd3;
shl.b64 %rd157, %rd156, 4;
add.s64 %rd32, %rd2, %rd157;
@%p16 bra BB94_32;
bra.uni BB94_19;

BB94_32:
st.global.f64 [%rd32], %fd127;
st.global.u64 [%rd32+8], %rd341;
st.global.f64 [%rd32+4096], %fd128;
st.global.u64 [%rd32+4104], %rd342;
st.global.f64 [%rd32+8192], %fd129;
st.global.u64 [%rd32+8200], %rd343;
st.global.f64 [%rd32+12288], %fd130;
st.global.u64 [%rd32+12296], %rd344;
st.global.f64 [%rd32+16384], %fd131;
st.global.u64 [%rd32+16392], %rd345;
st.global.f64 [%rd32+20480], %fd132;
st.global.u64 [%rd32+20488], %rd346;
bra.uni BB94_33;

BB94_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB94_21;

st.global.f64 [%rd32], %fd127;
st.global.u64 [%rd32+8], %rd341;

BB94_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB94_23;

st.global.f64 [%rd32+4096], %fd128;
st.global.u64 [%rd32+4104], %rd342;

BB94_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB94_25;

st.global.f64 [%rd32+8192], %fd129;
st.global.u64 [%rd32+8200], %rd343;

BB94_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB94_27;

st.global.f64 [%rd32+12288], %fd130;
st.global.u64 [%rd32+12296], %rd344;

BB94_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB94_29;

st.global.f64 [%rd32+16384], %fd131;
st.global.u64 [%rd32+16392], %rd345;

BB94_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB94_31;

st.global.f64 [%rd32+20480], %fd132;
st.global.u64 [%rd32+20488], %rd346;

BB94_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB94_34;

BB94_33:
st.global.f64 [%rd32+24576], %fd133;
st.global.u64 [%rd32+24584], %rd347;

BB94_34:
cvt.u64.u32	%rd158, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd160, %rd144, %rd158;
shl.b64 %rd161, %rd160, 4;
add.s64 %rd35, %rd1, %rd161;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB94_49;
bra.uni BB94_35;

BB94_49:
ld.global.f64 %fd158, [%rd35];
ld.global.u64 %rd372, [%rd35+8];
ld.global.f64 %fd159, [%rd35+4096];
ld.global.u64 %rd373, [%rd35+4104];
ld.global.f64 %fd160, [%rd35+8192];
ld.global.u64 %rd374, [%rd35+8200];
ld.global.f64 %fd161, [%rd35+12288];
ld.global.u64 %rd375, [%rd35+12296];
ld.global.f64 %fd162, [%rd35+16384];
ld.global.u64 %rd376, [%rd35+16392];
ld.global.f64 %fd163, [%rd35+20480];
ld.global.u64 %rd377, [%rd35+20488];
ld.global.f64 %fd164, [%rd35+24576];
ld.global.u64 %rd378, [%rd35+24584];
bra.uni BB94_50;

BB94_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd162, 0;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd384, %rd162;
mov.f64 %fd170, %fd69;
@%p33 bra BB94_37;

ld.global.f64 %fd28, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd384, %rd36;
mov.f64 %fd170, %fd28;

BB94_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd360, %rd384;
mov.u64 %rd372, %rd360;
add.s32 %r70, %r94, 256;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd383, %rd162;
mov.f64 %fd169, %fd69;
@%p34 bra BB94_39;

ld.global.f64 %fd169, [%rd35+4096];
ld.global.u64 %rd383, [%rd35+4104];

BB94_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd373, %rd383;
add.s32 %r71, %r94, 512;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd382, %rd162;
mov.f64 %fd168, %fd69;
@%p35 bra BB94_41;

ld.global.f64 %fd168, [%rd35+8192];
ld.global.u64 %rd382, [%rd35+8200];

BB94_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd374, %rd382;
add.s32 %r72, %r94, 768;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd381, %rd162;
mov.f64 %fd167, %fd69;
@%p36 bra BB94_43;

ld.global.f64 %fd167, [%rd35+12288];
ld.global.u64 %rd381, [%rd35+12296];

BB94_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd375, %rd381;
add.s32 %r73, %r94, 1024;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd380, %rd162;
mov.f64 %fd166, %fd69;
@%p37 bra BB94_45;

ld.global.f64 %fd166, [%rd35+16384];
ld.global.u64 %rd380, [%rd35+16392];

BB94_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd376, %rd380;
add.s32 %r74, %r94, 1280;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd379, %rd162;
mov.f64 %fd165, %fd69;
@%p38 bra BB94_47;

ld.global.f64 %fd165, [%rd35+20480];
ld.global.u64 %rd379, [%rd35+20488];

BB94_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd377, %rd379;
add.s32 %r75, %r94, 1536;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd378, %rd162;
mov.f64 %fd164, %fd69;
@%p39 bra BB94_50;

ld.global.f64 %fd164, [%rd35+24576];
ld.global.u64 %rd378, [%rd35+24584];

BB94_50:
add.s64 %rd170, %rd144, %rd34;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd63, %rd2, %rd171;
@%p32 bra BB94_64;
bra.uni BB94_51;

BB94_64:
st.global.f64 [%rd63], %fd158;
st.global.u64 [%rd63+8], %rd372;
st.global.f64 [%rd63+4096], %fd159;
st.global.u64 [%rd63+4104], %rd373;
st.global.f64 [%rd63+8192], %fd160;
st.global.u64 [%rd63+8200], %rd374;
st.global.f64 [%rd63+12288], %fd161;
st.global.u64 [%rd63+12296], %rd375;
st.global.f64 [%rd63+16384], %fd162;
st.global.u64 [%rd63+16392], %rd376;
st.global.f64 [%rd63+20480], %fd163;
st.global.u64 [%rd63+20488], %rd377;
bra.uni BB94_65;

BB94_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB94_53;

st.global.f64 [%rd63], %fd158;
st.global.u64 [%rd63+8], %rd372;

BB94_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB94_55;

st.global.f64 [%rd63+4096], %fd159;
st.global.u64 [%rd63+4104], %rd373;

BB94_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB94_57;

st.global.f64 [%rd63+8192], %fd160;
st.global.u64 [%rd63+8200], %rd374;

BB94_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB94_59;

st.global.f64 [%rd63+12288], %fd161;
st.global.u64 [%rd63+12296], %rd375;

BB94_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB94_61;

st.global.f64 [%rd63+16384], %fd162;
st.global.u64 [%rd63+16392], %rd376;

BB94_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB94_63;

st.global.f64 [%rd63+20480], %fd163;
st.global.u64 [%rd63+20488], %rd377;

BB94_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB94_66;

BB94_65:
st.global.f64 [%rd63+24576], %fd164;
st.global.u64 [%rd63+24584], %rd378;

BB94_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB94_69;

add.s32 %r24, %r21, -1;

BB94_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd172, %r85;
add.s64 %rd173, %rd172, %rd34;
cvt.u64.u32	%rd174, %r84;
add.s64 %rd175, %rd174, %rd3;
shl.b64 %rd176, %rd173, 4;
add.s64 %rd177, %rd2, %rd176;
shl.b64 %rd178, %rd175, 4;
add.s64 %rd179, %rd2, %rd178;
ld.global.f64 %fd76, [%rd179];
ld.global.f64 %fd77, [%rd177];
setp.lt.f64	%p50, %fd77, %fd76;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB94_68;

BB94_69:
cvt.u64.u32	%rd181, %r93;
add.s64 %rd64, %rd181, %rd3;
shl.b64 %rd182, %rd64, 4;
add.s64 %rd65, %rd2, %rd182;
shl.b64 %rd183, %rd34, 4;
add.s64 %rd66, %rd2, %rd183;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd184, %r87;
add.s64 %rd67, %rd34, %rd184;
shl.b64 %rd185, %rd67, 4;
add.s64 %rd68, %rd2, %rd185;
cvt.u64.u32	%rd186, %r13;
add.s64 %rd187, %rd186, %rd3;
add.s64 %rd188, %rd187, %rd33;
shl.b64 %rd189, %rd188, 4;
add.s64 %rd69, %rd2, %rd189;
add.u64 %rd190, %SP, 0;
cvta.to.local.u64 %rd70, %rd190;
mov.u64 %rd385, 0;
mov.pred %p52, 0;
@%p52 bra BB94_71;

BB94_70:
add.s64 %rd191, %rd70, %rd385;
mov.u16 %rs2, 0;
st.local.u8 [%rd191], %rs2;
add.s64 %rd385, %rd385, 1;
setp.lt.u64	%p53, %rd385, 16;
@%p53 bra BB94_70;

BB94_71:
ld.global.f64 %fd78, [%rd65];
ld.global.u64 %rd193, [%rd65+8];
st.local.u64 [%rd70+8], %rd193;
st.local.f64 [%rd70], %fd78;
add.u64 %rd196, %SP, 16;
cvta.to.local.u64 %rd73, %rd196;
mov.u64 %rd386, 0;
@%p52 bra BB94_73;

BB94_72:
add.s64 %rd197, %rd73, %rd386;
mov.u16 %rs3, 0;
st.local.u8 [%rd197], %rs3;
add.s64 %rd386, %rd386, 1;
setp.lt.u64	%p55, %rd386, 16;
@%p55 bra BB94_72;

BB94_73:
ld.global.f64 %fd79, [%rd68];
ld.global.u64 %rd198, [%rd68+8];
st.local.u64 [%rd73+8], %rd198;
st.local.f64 [%rd73], %fd79;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd68, %rd69;
@%p57 bra BB94_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd65, %rd66;
@%p59 bra BB94_76;

ld.local.f64 %fd80, [%rd70];
ld.local.f64 %fd81, [%rd73];
setp.geu.f64	%p86, %fd81, %fd80;

BB94_76:
selp.b64	%rd209, %rd70, %rd73, %p86;
ld.local.f64 %fd55, [%rd209];
ld.local.u64 %rd76, [%rd209+8];
@%p86 bra BB94_78;
bra.uni BB94_77;

BB94_78:
add.s64 %rd216, %rd182, %rd2;
add.s64 %rd79, %rd216, 16;
mov.u64 %rd431, %rd79;
ld.global.f64 %fd83, [%rd65+16];
st.local.f64 [%rd70], %fd83;
ld.global.u64 %rd219, [%rd65+24];
st.local.u64 [%rd70+8], %rd219;
mov.u64 %rd408, %rd68;
mov.u64 %rd409, %rd68;
mov.u64 %rd432, %rd79;
bra.uni BB94_79;

BB94_77:
add.s64 %rd211, %rd185, %rd2;
add.s64 %rd77, %rd211, 16;
mov.u64 %rd408, %rd77;
ld.global.f64 %fd82, [%rd68+16];
st.local.f64 [%rd73], %fd82;
ld.global.u64 %rd214, [%rd68+24];
st.local.u64 [%rd73+8], %rd214;
mov.u64 %rd409, %rd77;
mov.u64 %rd431, %rd65;
mov.u64 %rd432, %rd65;

BB94_79:
mov.u64 %rd84, %rd431;
mov.u64 %rd430, %rd432;
mov.u64 %rd82, %rd408;
mov.u64 %rd407, %rd409;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd407, %rd69;
@%p61 bra BB94_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd430, %rd66;
@%p63 bra BB94_82;

ld.local.f64 %fd84, [%rd70];
ld.local.f64 %fd85, [%rd73];
setp.geu.f64	%p87, %fd85, %fd84;

BB94_82:
selp.b64	%rd228, %rd70, %rd73, %p87;
ld.local.f64 %fd56, [%rd228];
ld.local.u64 %rd85, [%rd228+8];
@%p87 bra BB94_84;
bra.uni BB94_83;

BB94_84:
add.s64 %rd430, %rd430, 16;
add.s64 %rd89, %rd84, 16;
ld.global.f64 %fd87, [%rd84+16];
st.local.f64 [%rd70], %fd87;
ld.global.u64 %rd234, [%rd84+24];
st.local.u64 [%rd70+8], %rd234;
mov.u64 %rd406, %rd82;
mov.u64 %rd429, %rd89;
bra.uni BB94_85;

BB94_83:
add.s64 %rd407, %rd407, 16;
add.s64 %rd87, %rd82, 16;
ld.global.f64 %fd86, [%rd82+16];
st.local.f64 [%rd73], %fd86;
ld.global.u64 %rd231, [%rd82+24];
st.local.u64 [%rd73+8], %rd231;
mov.u64 %rd406, %rd87;
mov.u64 %rd429, %rd84;

BB94_85:
mov.u64 %rd93, %rd429;
mov.u64 %rd428, %rd430;
mov.u64 %rd91, %rd406;
mov.u64 %rd405, %rd407;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd405, %rd69;
@%p65 bra BB94_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd428, %rd66;
@%p67 bra BB94_88;

ld.local.f64 %fd88, [%rd70];
ld.local.f64 %fd89, [%rd73];
setp.geu.f64	%p88, %fd89, %fd88;

BB94_88:
selp.b64	%rd243, %rd70, %rd73, %p88;
ld.local.f64 %fd57, [%rd243];
ld.local.u64 %rd94, [%rd243+8];
@%p88 bra BB94_90;
bra.uni BB94_89;

BB94_90:
add.s64 %rd428, %rd428, 16;
add.s64 %rd98, %rd93, 16;
ld.global.f64 %fd91, [%rd93+16];
st.local.f64 [%rd70], %fd91;
ld.global.u64 %rd249, [%rd93+24];
st.local.u64 [%rd70+8], %rd249;
mov.u64 %rd404, %rd91;
mov.u64 %rd427, %rd98;
bra.uni BB94_91;

BB94_89:
add.s64 %rd405, %rd405, 16;
add.s64 %rd96, %rd91, 16;
ld.global.f64 %fd90, [%rd91+16];
st.local.f64 [%rd73], %fd90;
ld.global.u64 %rd246, [%rd91+24];
st.local.u64 [%rd73+8], %rd246;
mov.u64 %rd404, %rd96;
mov.u64 %rd427, %rd93;

BB94_91:
mov.u64 %rd102, %rd427;
mov.u64 %rd426, %rd428;
mov.u64 %rd100, %rd404;
mov.u64 %rd403, %rd405;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd403, %rd69;
@%p69 bra BB94_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd426, %rd66;
@%p71 bra BB94_94;

ld.local.f64 %fd92, [%rd70];
ld.local.f64 %fd93, [%rd73];
setp.geu.f64	%p89, %fd93, %fd92;

BB94_94:
selp.b64	%rd258, %rd70, %rd73, %p89;
ld.local.f64 %fd58, [%rd258];
ld.local.u64 %rd103, [%rd258+8];
@%p89 bra BB94_96;
bra.uni BB94_95;

BB94_96:
add.s64 %rd426, %rd426, 16;
add.s64 %rd107, %rd102, 16;
ld.global.f64 %fd95, [%rd102+16];
st.local.f64 [%rd70], %fd95;
ld.global.u64 %rd264, [%rd102+24];
st.local.u64 [%rd70+8], %rd264;
mov.u64 %rd402, %rd100;
mov.u64 %rd425, %rd107;
bra.uni BB94_97;

BB94_95:
add.s64 %rd403, %rd403, 16;
add.s64 %rd105, %rd100, 16;
ld.global.f64 %fd94, [%rd100+16];
st.local.f64 [%rd73], %fd94;
ld.global.u64 %rd261, [%rd100+24];
st.local.u64 [%rd73+8], %rd261;
mov.u64 %rd402, %rd105;
mov.u64 %rd425, %rd102;

BB94_97:
mov.u64 %rd111, %rd425;
mov.u64 %rd424, %rd426;
mov.u64 %rd109, %rd402;
mov.u64 %rd401, %rd403;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd401, %rd69;
@%p73 bra BB94_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd424, %rd66;
@%p75 bra BB94_100;

ld.local.f64 %fd96, [%rd70];
ld.local.f64 %fd97, [%rd73];
setp.geu.f64	%p90, %fd97, %fd96;

BB94_100:
selp.b64	%rd273, %rd70, %rd73, %p90;
ld.local.f64 %fd59, [%rd273];
ld.local.u64 %rd112, [%rd273+8];
@%p90 bra BB94_102;
bra.uni BB94_101;

BB94_102:
add.s64 %rd424, %rd424, 16;
add.s64 %rd116, %rd111, 16;
ld.global.f64 %fd99, [%rd111+16];
st.local.f64 [%rd70], %fd99;
ld.global.u64 %rd279, [%rd111+24];
st.local.u64 [%rd70+8], %rd279;
mov.u64 %rd400, %rd109;
mov.u64 %rd423, %rd116;
bra.uni BB94_103;

BB94_101:
add.s64 %rd401, %rd401, 16;
add.s64 %rd114, %rd109, 16;
ld.global.f64 %fd98, [%rd109+16];
st.local.f64 [%rd73], %fd98;
ld.global.u64 %rd276, [%rd109+24];
st.local.u64 [%rd73+8], %rd276;
mov.u64 %rd400, %rd114;
mov.u64 %rd423, %rd111;

BB94_103:
mov.u64 %rd120, %rd423;
mov.u64 %rd422, %rd424;
mov.u64 %rd118, %rd400;
mov.u64 %rd399, %rd401;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd399, %rd69;
@%p77 bra BB94_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd422, %rd66;
@%p79 bra BB94_106;

ld.local.f64 %fd100, [%rd70];
ld.local.f64 %fd101, [%rd73];
setp.geu.f64	%p91, %fd101, %fd100;

BB94_106:
selp.b64	%rd288, %rd70, %rd73, %p91;
ld.local.f64 %fd60, [%rd288];
ld.local.u64 %rd121, [%rd288+8];
@%p91 bra BB94_108;
bra.uni BB94_107;

BB94_108:
add.s64 %rd422, %rd422, 16;
add.s64 %rd125, %rd120, 16;
ld.global.f64 %fd103, [%rd120+16];
st.local.f64 [%rd70], %fd103;
ld.global.u64 %rd294, [%rd120+24];
st.local.u64 [%rd70+8], %rd294;
mov.u64 %rd398, %rd118;
mov.u64 %rd421, %rd125;
bra.uni BB94_109;

BB94_107:
add.s64 %rd399, %rd399, 16;
add.s64 %rd123, %rd118, 16;
ld.global.f64 %fd102, [%rd118+16];
st.local.f64 [%rd73], %fd102;
ld.global.u64 %rd291, [%rd118+24];
st.local.u64 [%rd73+8], %rd291;
mov.u64 %rd398, %rd123;
mov.u64 %rd421, %rd120;

BB94_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd399, %rd69;
mov.pred %p92, %p80;
@%p81 bra BB94_112;

setp.ge.u64	%p83, %rd422, %rd66;
mov.pred %p92, %p52;
@%p83 bra BB94_112;

ld.local.f64 %fd104, [%rd70];
ld.local.f64 %fd105, [%rd73];
setp.geu.f64	%p92, %fd105, %fd104;

BB94_112:
selp.b64	%rd303, %rd70, %rd73, %p92;
ld.local.f64 %fd61, [%rd303];
ld.local.u64 %rd130, [%rd303+8];
@%p92 bra BB94_114;
bra.uni BB94_113;

BB94_114:
ld.global.f64 %fd107, [%rd421+16];
st.local.f64 [%rd70], %fd107;
ld.global.u64 %rd309, [%rd421+24];
st.local.u64 [%rd70+8], %rd309;
bra.uni BB94_115;

BB94_113:
ld.global.f64 %fd106, [%rd398+16];
st.local.f64 [%rd73], %fd106;
ld.global.u64 %rd306, [%rd398+24];
st.local.u64 [%rd73+8], %rd306;

BB94_115:
cvta.to.global.u64 %rd131, %rd136;
cvta.to.global.u64 %rd132, %rd137;
bar.sync 0;
cvt.u64.u32	%rd310, %r19;
add.s64 %rd311, %rd310, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd313, %rd2, %rd312;
st.global.f64 [%rd313], %fd55;
st.global.u64 [%rd313+8], %rd76;
st.global.f64 [%rd313+16], %fd56;
st.global.u64 [%rd313+24], %rd85;
st.global.f64 [%rd313+32], %fd57;
st.global.u64 [%rd313+40], %rd94;
st.global.f64 [%rd313+48], %fd58;
st.global.u64 [%rd313+56], %rd103;
st.global.f64 [%rd313+64], %fd59;
st.global.u64 [%rd313+72], %rd112;
st.global.f64 [%rd313+80], %fd60;
st.global.u64 [%rd313+88], %rd121;
st.global.f64 [%rd313+96], %fd61;
st.global.u64 [%rd313+104], %rd130;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd133, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB94_117;

BB94_116:
cvt.u64.u32	%rd314, %r94;
add.s64 %rd315, %rd314, %rd133;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd317, %rd131, %rd316;
add.s64 %rd318, %rd132, %rd316;
add.s64 %rd319, %rd314, %rd3;
shl.b64 %rd320, %rd319, 4;
add.s64 %rd321, %rd2, %rd320;
ld.global.f64 %fd108, [%rd321];
st.global.f64 [%rd317], %fd108;
ld.global.u64 %rd322, [%rd321+8];
st.global.u64 [%rd318], %rd322;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB94_116;

BB94_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot95[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<104>;
.reg .f64 %fd<171>;
.reg .b64 %rd<434>;


mov.u64 %rd433, __local_depot95;
cvta.local.u64 %SP, %rd433;
ld.param.u64 %rd129, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+40];
ld.param.u64 %rd128, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+16];
ld.param.u32 %r31, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd127, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+24];
ld.param.u64 %rd126, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd126;
cvta.to.global.u64 %rd130, %rd127;
mov.u32 %r33, %ctaid.x;
mul.wide.u32 %rd131, %r33, 4;
add.s64 %rd132, %rd130, %rd131;
neg.s32 %r34, %r31;
and.b32 %r1, %r33, %r34;
shr.s32 %r2, %r31, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd132];
ld.global.u32 %r35, [%rd132+4];
add.s32 %r36, %r3, %r35;
min.s32 %r100, %r36, %r5;
add.s32 %r37, %r33, %r2;
mul.lo.s32 %r38, %r37, 1792;
sub.s32 %r39, %r38, %r4;
min.s32 %r7, %r39, %r5;
add.s32 %r40, %r38, 1792;
sub.s32 %r41, %r40, %r35;
min.s32 %r99, %r41, %r5;
add.s32 %r42, %r31, -1;
and.b32 %r43, %r33, %r42;
setp.ne.s32	%p15, %r42, %r43;
@%p15 bra BB95_2;

add.s32 %r44, %r1, %r2;
mul.lo.s32 %r45, %r44, 1792;
min.s32 %r100, %r45, %r5;
mad.lo.s32 %r46, %r2, 2, %r1;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r99, %r47, %r5;

BB95_2:
add.s32 %r48, %r3, %r4;
sub.s32 %r13, %r99, %r7;
sub.s32 %r14, %r100, %r48;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd133, %r103;
cvt.u64.u32	%rd134, %r48;
add.s64 %rd135, %rd133, %rd134;
shl.b64 %rd136, %rd135, 4;
add.s64 %rd2, %rd1, %rd136;
@%p16 bra BB95_17;
bra.uni BB95_3;

BB95_17:
ld.global.f64 %fd127, [%rd2];
ld.global.u64 %rd345, [%rd2+8];
ld.global.f64 %fd128, [%rd2+4096];
ld.global.u64 %rd346, [%rd2+4104];
ld.global.f64 %fd129, [%rd2+8192];
ld.global.u64 %rd347, [%rd2+8200];
ld.global.f64 %fd130, [%rd2+12288];
ld.global.u64 %rd348, [%rd2+12296];
ld.global.f64 %fd131, [%rd2+16384];
ld.global.u64 %rd349, [%rd2+16392];
ld.global.f64 %fd132, [%rd2+20480];
ld.global.u64 %rd350, [%rd2+20488];
ld.global.f64 %fd133, [%rd2+24576];
ld.global.u64 %rd351, [%rd2+24584];
bra.uni BB95_18;

BB95_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd137, 0;
setp.ge.u32	%p17, %r103, %r14;
mov.u64 %rd357, %rd137;
mov.f64 %fd139, %fd62;
@%p17 bra BB95_5;

ld.global.f64 %fd1, [%rd2];
ld.global.u64 %rd3, [%rd2+8];
mov.u64 %rd357, %rd3;
mov.f64 %fd139, %fd1;

BB95_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd333, %rd357;
mov.u64 %rd345, %rd333;
add.s32 %r49, %r103, 256;
setp.ge.u32	%p18, %r49, %r14;
mov.u64 %rd356, %rd137;
mov.f64 %fd138, %fd62;
@%p18 bra BB95_7;

ld.global.f64 %fd138, [%rd2+4096];
ld.global.u64 %rd356, [%rd2+4104];

BB95_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd346, %rd356;
add.s32 %r50, %r103, 512;
setp.ge.u32	%p19, %r50, %r14;
mov.u64 %rd355, %rd137;
mov.f64 %fd137, %fd62;
@%p19 bra BB95_9;

ld.global.f64 %fd137, [%rd2+8192];
ld.global.u64 %rd355, [%rd2+8200];

BB95_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd347, %rd355;
add.s32 %r51, %r103, 768;
setp.ge.u32	%p20, %r51, %r14;
mov.u64 %rd354, %rd137;
mov.f64 %fd136, %fd62;
@%p20 bra BB95_11;

ld.global.f64 %fd136, [%rd2+12288];
ld.global.u64 %rd354, [%rd2+12296];

BB95_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd348, %rd354;
add.s32 %r52, %r103, 1024;
setp.ge.u32	%p21, %r52, %r14;
mov.u64 %rd353, %rd137;
mov.f64 %fd135, %fd62;
@%p21 bra BB95_13;

ld.global.f64 %fd135, [%rd2+16384];
ld.global.u64 %rd353, [%rd2+16392];

BB95_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd349, %rd353;
add.s32 %r53, %r103, 1280;
setp.ge.u32	%p22, %r53, %r14;
mov.u64 %rd352, %rd137;
mov.f64 %fd134, %fd62;
@%p22 bra BB95_15;

ld.global.f64 %fd134, [%rd2+20480];
ld.global.u64 %rd352, [%rd2+20488];

BB95_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd350, %rd352;
add.s32 %r54, %r103, 1536;
setp.ge.u32	%p23, %r54, %r14;
mov.u64 %rd351, %rd137;
mov.f64 %fd133, %fd62;
@%p23 bra BB95_18;

ld.global.f64 %fd133, [%rd2+24576];
ld.global.u64 %rd351, [%rd2+24584];

BB95_18:
@%p16 bra BB95_33;
bra.uni BB95_19;

BB95_33:
mov.u32 %r75, %tid.x;
mul.wide.u32 %rd165, %r75, 16;
mov.u64 %rd166, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd167, %rd166, %rd165;
st.shared.f64 [%rd167], %fd127;
st.shared.u64 [%rd167+8], %rd345;
st.shared.f64 [%rd167+4096], %fd128;
st.shared.u64 [%rd167+4104], %rd346;
st.shared.f64 [%rd167+8192], %fd129;
st.shared.u64 [%rd167+8200], %rd347;
st.shared.f64 [%rd167+12288], %fd130;
st.shared.u64 [%rd167+12296], %rd348;
st.shared.f64 [%rd167+16384], %fd131;
st.shared.u64 [%rd167+16392], %rd349;
st.shared.f64 [%rd167+20480], %fd132;
st.shared.u64 [%rd167+20488], %rd350;
st.shared.f64 [%rd167+24576], %fd133;
st.shared.u64 [%rd167+24584], %rd351;
bra.uni BB95_34;

BB95_19:
setp.ge.u32	%p25, %r103, %r14;
@%p25 bra BB95_21;

mul.wide.u32 %rd144, %r103, 16;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd146, %rd145, %rd144;
st.shared.f64 [%rd146], %fd127;
st.shared.u64 [%rd146+8], %rd345;

BB95_21:
add.s32 %r58, %r103, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB95_23;

mul.wide.u32 %rd147, %r103, 16;
mov.u64 %rd148, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd149, %rd148, %rd147;
st.shared.f64 [%rd149+4096], %fd128;
st.shared.u64 [%rd149+4104], %rd346;

BB95_23:
add.s32 %r61, %r103, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB95_25;

mul.wide.u32 %rd150, %r103, 16;
mov.u64 %rd151, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd152, %rd151, %rd150;
st.shared.f64 [%rd152+8192], %fd129;
st.shared.u64 [%rd152+8200], %rd347;

BB95_25:
add.s32 %r64, %r103, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB95_27;

mul.wide.u32 %rd153, %r103, 16;
mov.u64 %rd154, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd155, %rd154, %rd153;
st.shared.f64 [%rd155+12288], %fd130;
st.shared.u64 [%rd155+12296], %rd348;

BB95_27:
add.s32 %r67, %r103, 1024;
setp.ge.u32	%p29, %r67, %r14;
@%p29 bra BB95_29;

mul.wide.u32 %rd156, %r103, 16;
mov.u64 %rd157, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd158, %rd157, %rd156;
st.shared.f64 [%rd158+16384], %fd131;
st.shared.u64 [%rd158+16392], %rd349;

BB95_29:
add.s32 %r70, %r103, 1280;
setp.ge.u32	%p30, %r70, %r14;
@%p30 bra BB95_31;

mul.wide.u32 %rd159, %r103, 16;
mov.u64 %rd160, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd161, %rd160, %rd159;
st.shared.f64 [%rd161+20480], %fd132;
st.shared.u64 [%rd161+20488], %rd350;

BB95_31:
add.s32 %r73, %r103, 1536;
setp.ge.u32	%p31, %r73, %r14;
@%p31 bra BB95_34;

mul.wide.u32 %rd162, %r103, 16;
mov.u64 %rd163, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd164, %rd163, %rd162;
st.shared.f64 [%rd164+24576], %fd133;
st.shared.u64 [%rd164+24584], %rd351;

BB95_34:
cvt.u64.u32	%rd168, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd170, %rd133, %rd168;
shl.b64 %rd171, %rd170, 4;
add.s64 %rd31, %rd1, %rd171;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB95_49;
bra.uni BB95_35;

BB95_49:
ld.global.f64 %fd158, [%rd31];
ld.global.u64 %rd376, [%rd31+8];
ld.global.f64 %fd159, [%rd31+4096];
ld.global.u64 %rd377, [%rd31+4104];
ld.global.f64 %fd160, [%rd31+8192];
ld.global.u64 %rd378, [%rd31+8200];
ld.global.f64 %fd161, [%rd31+12288];
ld.global.u64 %rd379, [%rd31+12296];
ld.global.f64 %fd162, [%rd31+16384];
ld.global.u64 %rd380, [%rd31+16392];
ld.global.f64 %fd163, [%rd31+20480];
ld.global.u64 %rd381, [%rd31+20488];
ld.global.f64 %fd164, [%rd31+24576];
ld.global.u64 %rd382, [%rd31+24584];
bra.uni BB95_50;

BB95_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd172, 0;
setp.ge.u32	%p33, %r103, %r13;
mov.u64 %rd388, %rd172;
mov.f64 %fd170, %fd69;
@%p33 bra BB95_37;

ld.global.f64 %fd28, [%rd31];
ld.global.u64 %rd32, [%rd31+8];
mov.u64 %rd388, %rd32;
mov.f64 %fd170, %fd28;

BB95_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd364, %rd388;
mov.u64 %rd376, %rd364;
add.s32 %r76, %r103, 256;
setp.ge.u32	%p34, %r76, %r13;
mov.u64 %rd387, %rd172;
mov.f64 %fd169, %fd69;
@%p34 bra BB95_39;

ld.global.f64 %fd169, [%rd31+4096];
ld.global.u64 %rd387, [%rd31+4104];

BB95_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd377, %rd387;
add.s32 %r77, %r103, 512;
setp.ge.u32	%p35, %r77, %r13;
mov.u64 %rd386, %rd172;
mov.f64 %fd168, %fd69;
@%p35 bra BB95_41;

ld.global.f64 %fd168, [%rd31+8192];
ld.global.u64 %rd386, [%rd31+8200];

BB95_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd378, %rd386;
add.s32 %r78, %r103, 768;
setp.ge.u32	%p36, %r78, %r13;
mov.u64 %rd385, %rd172;
mov.f64 %fd167, %fd69;
@%p36 bra BB95_43;

ld.global.f64 %fd167, [%rd31+12288];
ld.global.u64 %rd385, [%rd31+12296];

BB95_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd379, %rd385;
add.s32 %r79, %r103, 1024;
setp.ge.u32	%p37, %r79, %r13;
mov.u64 %rd384, %rd172;
mov.f64 %fd166, %fd69;
@%p37 bra BB95_45;

ld.global.f64 %fd166, [%rd31+16384];
ld.global.u64 %rd384, [%rd31+16392];

BB95_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd380, %rd384;
add.s32 %r80, %r103, 1280;
setp.ge.u32	%p38, %r80, %r13;
mov.u64 %rd383, %rd172;
mov.f64 %fd165, %fd69;
@%p38 bra BB95_47;

ld.global.f64 %fd165, [%rd31+20480];
ld.global.u64 %rd383, [%rd31+20488];

BB95_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd381, %rd383;
add.s32 %r81, %r103, 1536;
setp.ge.u32	%p39, %r81, %r13;
mov.u64 %rd382, %rd172;
mov.f64 %fd164, %fd69;
@%p39 bra BB95_50;

ld.global.f64 %fd164, [%rd31+24576];
ld.global.u64 %rd382, [%rd31+24584];

BB95_50:
add.s64 %rd180, %rd133, %rd30;
shl.b64 %rd181, %rd180, 4;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd182, %rd181;
@%p32 bra BB95_64;
bra.uni BB95_51;

BB95_64:
st.shared.f64 [%rd59], %fd158;
st.shared.u64 [%rd59+8], %rd376;
st.shared.f64 [%rd59+4096], %fd159;
st.shared.u64 [%rd59+4104], %rd377;
st.shared.f64 [%rd59+8192], %fd160;
st.shared.u64 [%rd59+8200], %rd378;
st.shared.f64 [%rd59+12288], %fd161;
st.shared.u64 [%rd59+12296], %rd379;
st.shared.f64 [%rd59+16384], %fd162;
st.shared.u64 [%rd59+16392], %rd380;
st.shared.f64 [%rd59+20480], %fd163;
st.shared.u64 [%rd59+20488], %rd381;
bra.uni BB95_65;

BB95_51:
setp.ge.u32	%p41, %r103, %r13;
@%p41 bra BB95_53;

st.shared.f64 [%rd59], %fd158;
st.shared.u64 [%rd59+8], %rd376;

BB95_53:
add.s32 %r82, %r103, 256;
setp.ge.u32	%p42, %r82, %r13;
@%p42 bra BB95_55;

st.shared.f64 [%rd59+4096], %fd159;
st.shared.u64 [%rd59+4104], %rd377;

BB95_55:
add.s32 %r83, %r103, 512;
setp.ge.u32	%p43, %r83, %r13;
@%p43 bra BB95_57;

st.shared.f64 [%rd59+8192], %fd160;
st.shared.u64 [%rd59+8200], %rd378;

BB95_57:
add.s32 %r84, %r103, 768;
setp.ge.u32	%p44, %r84, %r13;
@%p44 bra BB95_59;

st.shared.f64 [%rd59+12288], %fd161;
st.shared.u64 [%rd59+12296], %rd379;

BB95_59:
add.s32 %r85, %r103, 1024;
setp.ge.u32	%p45, %r85, %r13;
@%p45 bra BB95_61;

st.shared.f64 [%rd59+16384], %fd162;
st.shared.u64 [%rd59+16392], %rd380;

BB95_61:
add.s32 %r86, %r103, 1280;
setp.ge.u32	%p46, %r86, %r13;
@%p46 bra BB95_63;

st.shared.f64 [%rd59+20480], %fd163;
st.shared.u64 [%rd59+20488], %rd381;

BB95_63:
add.s32 %r87, %r103, 1536;
setp.ge.u32	%p47, %r87, %r13;
@%p47 bra BB95_66;

BB95_65:
st.shared.f64 [%rd59+24576], %fd164;
st.shared.u64 [%rd59+24584], %rd382;

BB95_66:
bar.sync 0;
mul.lo.s32 %r89, %r103, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r89, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r90, %r19, %r13;
selp.b32	%r102, 0, %r90, %p48;
min.u32 %r101, %r14, %r19;
setp.ge.u32	%p49, %r102, %r101;
@%p49 bra BB95_69;

add.s32 %r22, %r19, -1;

BB95_68:
add.s32 %r91, %r101, %r102;
shr.u32 %r92, %r91, 1;
sub.s32 %r93, %r22, %r92;
cvt.u64.u32	%rd183, %r93;
add.s64 %rd184, %rd183, %rd30;
shl.b64 %rd185, %rd184, 4;
add.s64 %rd187, %rd182, %rd185;
mul.wide.u32 %rd188, %r92, 16;
add.s64 %rd189, %rd182, %rd188;
ld.shared.f64 %fd76, [%rd189];
ld.shared.f64 %fd77, [%rd187];
setp.lt.f64	%p50, %fd77, %fd76;
add.s32 %r94, %r92, 1;
selp.b32	%r102, %r102, %r94, %p50;
selp.b32	%r101, %r92, %r101, %p50;
setp.lt.u32	%p51, %r102, %r101;
@%p51 bra BB95_68;

BB95_69:
cvt.u64.u32	%rd60, %r102;
mul.wide.u32 %rd190, %r102, 16;
add.s64 %rd61, %rd182, %rd190;
shl.b64 %rd192, %rd30, 4;
add.s64 %rd62, %rd182, %rd192;
sub.s32 %r95, %r19, %r102;
cvt.u64.u32	%rd193, %r95;
add.s64 %rd63, %rd193, %rd30;
shl.b64 %rd194, %rd63, 4;
add.s64 %rd64, %rd182, %rd194;
cvt.u64.u32	%rd195, %r13;
add.s64 %rd196, %rd30, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd65, %rd182, %rd197;
ld.shared.f64 %fd78, [%rd61];
ld.shared.u64 %rd198, [%rd61+8];
add.u64 %rd199, %SP, 0;
cvta.to.local.u64 %rd200, %rd199;
st.local.u64 [%rd200+8], %rd198;
st.local.f64 [%rd200], %fd78;
ld.shared.f64 %fd79, [%rd64];
ld.shared.u64 %rd201, [%rd64+8];
add.u64 %rd202, %SP, 16;
cvta.to.local.u64 %rd203, %rd202;
st.local.u64 [%rd203+8], %rd201;
st.local.f64 [%rd203], %fd79;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd64, %rd65;
@%p53 bra BB95_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd61, %rd62;
@%p55 bra BB95_72;

ld.local.f64 %fd80, [%rd200];
ld.local.f64 %fd81, [%rd203];
setp.geu.f64	%p82, %fd81, %fd80;

BB95_72:
selp.b64	%rd212, %rd200, %rd203, %p82;
ld.local.f64 %fd55, [%rd212];
ld.local.u64 %rd66, [%rd212+8];
@%p82 bra BB95_74;
bra.uni BB95_73;

BB95_74:
mov.u64 %rd410, %rd64;
shl.b64 %rd219, %rd60, 4;
add.s64 %rd221, %rd219, %rd182;
add.s64 %rd71, %rd221, 16;
mov.u64 %rd432, %rd71;
ld.shared.f64 %fd83, [%rd61+16];
ld.shared.u64 %rd224, [%rd61+24];
st.local.f64 [%rd200], %fd83;
st.local.u64 [%rd200+8], %rd224;
mov.u64 %rd399, %rd64;
mov.u64 %rd421, %rd71;
bra.uni BB95_75;

BB95_73:
mov.u64 %rd432, %rd61;
add.s64 %rd215, %rd194, %rd182;
add.s64 %rd68, %rd215, 16;
mov.u64 %rd410, %rd68;
ld.shared.f64 %fd82, [%rd64+16];
ld.shared.u64 %rd218, [%rd64+24];
st.local.f64 [%rd203], %fd82;
st.local.u64 [%rd203+8], %rd218;
mov.u64 %rd399, %rd68;
mov.u64 %rd421, %rd61;

BB95_75:
mov.u64 %rd76, %rd432;
mov.u64 %rd420, %rd421;
mov.u64 %rd74, %rd410;
mov.u64 %rd398, %rd399;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd398, %rd65;
@%p57 bra BB95_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd420, %rd62;
@%p59 bra BB95_78;

ld.local.f64 %fd84, [%rd200];
ld.local.f64 %fd85, [%rd203];
setp.geu.f64	%p83, %fd85, %fd84;

BB95_78:
selp.b64	%rd233, %rd200, %rd203, %p83;
ld.local.f64 %fd56, [%rd233];
ld.local.u64 %rd77, [%rd233+8];
@%p83 bra BB95_80;
bra.uni BB95_79;

BB95_80:
add.s64 %rd420, %rd420, 16;
add.s64 %rd81, %rd76, 16;
ld.shared.f64 %fd87, [%rd76+16];
ld.shared.u64 %rd239, [%rd76+24];
st.local.f64 [%rd200], %fd87;
st.local.u64 [%rd200+8], %rd239;
mov.u64 %rd409, %rd74;
mov.u64 %rd431, %rd81;
bra.uni BB95_81;

BB95_79:
add.s64 %rd398, %rd398, 16;
add.s64 %rd79, %rd74, 16;
ld.shared.f64 %fd86, [%rd74+16];
ld.shared.u64 %rd236, [%rd74+24];
st.local.f64 [%rd203], %fd86;
st.local.u64 [%rd203+8], %rd236;
mov.u64 %rd409, %rd79;
mov.u64 %rd431, %rd76;

BB95_81:
mov.u64 %rd85, %rd431;
mov.u64 %rd419, %rd420;
mov.u64 %rd83, %rd409;
mov.u64 %rd397, %rd398;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd397, %rd65;
@%p61 bra BB95_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd419, %rd62;
@%p63 bra BB95_84;

ld.local.f64 %fd88, [%rd200];
ld.local.f64 %fd89, [%rd203];
setp.geu.f64	%p84, %fd89, %fd88;

BB95_84:
selp.b64	%rd248, %rd200, %rd203, %p84;
ld.local.f64 %fd57, [%rd248];
ld.local.u64 %rd86, [%rd248+8];
@%p84 bra BB95_86;
bra.uni BB95_85;

BB95_86:
add.s64 %rd419, %rd419, 16;
add.s64 %rd90, %rd85, 16;
ld.shared.f64 %fd91, [%rd85+16];
st.local.f64 [%rd200], %fd91;
ld.shared.u64 %rd254, [%rd85+24];
st.local.u64 [%rd200+8], %rd254;
mov.u64 %rd408, %rd83;
mov.u64 %rd430, %rd90;
bra.uni BB95_87;

BB95_85:
add.s64 %rd397, %rd397, 16;
add.s64 %rd88, %rd83, 16;
ld.shared.f64 %fd90, [%rd83+16];
st.local.f64 [%rd203], %fd90;
ld.shared.u64 %rd251, [%rd83+24];
st.local.u64 [%rd203+8], %rd251;
mov.u64 %rd408, %rd88;
mov.u64 %rd430, %rd85;

BB95_87:
mov.u64 %rd94, %rd430;
mov.u64 %rd418, %rd419;
mov.u64 %rd92, %rd408;
mov.u64 %rd396, %rd397;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd396, %rd65;
@%p65 bra BB95_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd418, %rd62;
@%p67 bra BB95_90;

ld.local.f64 %fd92, [%rd200];
ld.local.f64 %fd93, [%rd203];
setp.geu.f64	%p85, %fd93, %fd92;

BB95_90:
selp.b64	%rd263, %rd200, %rd203, %p85;
ld.local.f64 %fd58, [%rd263];
ld.local.u64 %rd95, [%rd263+8];
@%p85 bra BB95_92;
bra.uni BB95_91;

BB95_92:
add.s64 %rd418, %rd418, 16;
add.s64 %rd99, %rd94, 16;
ld.shared.f64 %fd95, [%rd94+16];
st.local.f64 [%rd200], %fd95;
ld.shared.u64 %rd269, [%rd94+24];
st.local.u64 [%rd200+8], %rd269;
mov.u64 %rd407, %rd92;
mov.u64 %rd429, %rd99;
bra.uni BB95_93;

BB95_91:
add.s64 %rd396, %rd396, 16;
add.s64 %rd97, %rd92, 16;
ld.shared.f64 %fd94, [%rd92+16];
st.local.f64 [%rd203], %fd94;
ld.shared.u64 %rd266, [%rd92+24];
st.local.u64 [%rd203+8], %rd266;
mov.u64 %rd407, %rd97;
mov.u64 %rd429, %rd94;

BB95_93:
mov.u64 %rd103, %rd429;
mov.u64 %rd417, %rd418;
mov.u64 %rd101, %rd407;
mov.u64 %rd395, %rd396;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd395, %rd65;
@%p69 bra BB95_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd417, %rd62;
@%p71 bra BB95_96;

ld.local.f64 %fd96, [%rd200];
ld.local.f64 %fd97, [%rd203];
setp.geu.f64	%p86, %fd97, %fd96;

BB95_96:
selp.b64	%rd278, %rd200, %rd203, %p86;
ld.local.f64 %fd59, [%rd278];
ld.local.u64 %rd104, [%rd278+8];
@%p86 bra BB95_98;
bra.uni BB95_97;

BB95_98:
add.s64 %rd417, %rd417, 16;
add.s64 %rd108, %rd103, 16;
ld.shared.f64 %fd99, [%rd103+16];
st.local.f64 [%rd200], %fd99;
ld.shared.u64 %rd284, [%rd103+24];
st.local.u64 [%rd200+8], %rd284;
mov.u64 %rd406, %rd101;
mov.u64 %rd428, %rd108;
bra.uni BB95_99;

BB95_97:
add.s64 %rd395, %rd395, 16;
add.s64 %rd106, %rd101, 16;
ld.shared.f64 %fd98, [%rd101+16];
st.local.f64 [%rd203], %fd98;
ld.shared.u64 %rd281, [%rd101+24];
st.local.u64 [%rd203+8], %rd281;
mov.u64 %rd406, %rd106;
mov.u64 %rd428, %rd103;

BB95_99:
mov.u64 %rd112, %rd428;
mov.u64 %rd416, %rd417;
mov.u64 %rd110, %rd406;
mov.u64 %rd394, %rd395;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd394, %rd65;
@%p73 bra BB95_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd416, %rd62;
@%p75 bra BB95_102;

ld.local.f64 %fd100, [%rd200];
ld.local.f64 %fd101, [%rd203];
setp.geu.f64	%p87, %fd101, %fd100;

BB95_102:
selp.b64	%rd293, %rd200, %rd203, %p87;
ld.local.f64 %fd60, [%rd293];
ld.local.u64 %rd113, [%rd293+8];
@%p87 bra BB95_104;
bra.uni BB95_103;

BB95_104:
add.s64 %rd416, %rd416, 16;
add.s64 %rd117, %rd112, 16;
ld.shared.f64 %fd103, [%rd112+16];
st.local.f64 [%rd200], %fd103;
ld.shared.u64 %rd299, [%rd112+24];
st.local.u64 [%rd200+8], %rd299;
mov.u64 %rd405, %rd110;
mov.u64 %rd427, %rd117;
bra.uni BB95_105;

BB95_103:
add.s64 %rd394, %rd394, 16;
add.s64 %rd115, %rd110, 16;
ld.shared.f64 %fd102, [%rd110+16];
st.local.f64 [%rd203], %fd102;
ld.shared.u64 %rd296, [%rd110+24];
st.local.u64 [%rd203+8], %rd296;
mov.u64 %rd405, %rd115;
mov.u64 %rd427, %rd112;

BB95_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd394, %rd65;
@%p77 bra BB95_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd416, %rd62;
@%p79 bra BB95_108;

ld.local.f64 %fd104, [%rd200];
ld.local.f64 %fd105, [%rd203];
setp.geu.f64	%p88, %fd105, %fd104;

BB95_108:
selp.b64	%rd308, %rd200, %rd203, %p88;
ld.local.f64 %fd61, [%rd308];
ld.local.u64 %rd122, [%rd308+8];
@%p88 bra BB95_110;
bra.uni BB95_109;

BB95_110:
ld.shared.f64 %fd107, [%rd427+16];
st.local.f64 [%rd200], %fd107;
ld.shared.u64 %rd314, [%rd427+24];
st.local.u64 [%rd200+8], %rd314;
bra.uni BB95_111;

BB95_109:
ld.shared.f64 %fd106, [%rd405+16];
st.local.f64 [%rd203], %fd106;
ld.shared.u64 %rd311, [%rd405+24];
st.local.u64 [%rd203+8], %rd311;

BB95_111:
cvta.to.global.u64 %rd123, %rd128;
cvta.to.global.u64 %rd124, %rd129;
bar.sync 0;
mul.wide.u32 %rd315, %r89, 16;
add.s64 %rd317, %rd182, %rd315;
st.shared.f64 [%rd317], %fd55;
st.shared.u64 [%rd317+8], %rd66;
st.shared.f64 [%rd317+16], %fd56;
st.shared.u64 [%rd317+24], %rd77;
st.shared.f64 [%rd317+32], %fd57;
st.shared.u64 [%rd317+40], %rd86;
st.shared.f64 [%rd317+48], %fd58;
st.shared.u64 [%rd317+56], %rd95;
st.shared.f64 [%rd317+64], %fd59;
st.shared.u64 [%rd317+72], %rd104;
st.shared.f64 [%rd317+80], %fd60;
st.shared.u64 [%rd317+88], %rd113;
st.shared.f64 [%rd317+96], %fd61;
st.shared.u64 [%rd317+104], %rd122;
bar.sync 0;
mul.lo.s32 %r98, %r33, 1792;
cvt.u64.u32	%rd125, %r98;
setp.ge.u32	%p80, %r103, %r18;
@%p80 bra BB95_113;

BB95_112:
cvt.u64.u32	%rd318, %r103;
add.s64 %rd319, %rd318, %rd125;
shl.b64 %rd320, %rd319, 3;
add.s64 %rd321, %rd123, %rd320;
add.s64 %rd322, %rd124, %rd320;
mul.wide.u32 %rd323, %r103, 16;
add.s64 %rd325, %rd182, %rd323;
ld.shared.f64 %fd108, [%rd325];
ld.shared.u64 %rd326, [%rd325+8];
st.global.f64 [%rd321], %fd108;
st.global.u64 [%rd322], %rd326;
add.s32 %r103, %r103, 256;
setp.lt.u32	%p81, %r103, %r18;
@%p81 bra BB95_112;

BB95_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot96[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<92>;
.reg .f64 %fd<171>;
.reg .b64 %rd<535>;


mov.u64 %rd534, __local_depot96;
cvta.local.u64 %SP, %rd534;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+40];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+24];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSC_IlEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IdlSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI10ThrustLTOpIdEEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd2, %rd160;
cvta.to.global.u64 %rd166, %rd162;
cvta.to.global.u64 %rd3, %rd165;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd161;
cvt.u32.u64	%r18, %rd158;
mul.wide.u32 %rd167, %r17, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r19, [%rd168+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r91, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r90, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB96_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r91, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r90, %r32, %r1;

BB96_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd169, %r90;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd169, %rd4;
cvt.s64.s32	%rd170, %r91;
cvt.s64.s32	%rd171, %r33;
sub.s64 %rd6, %rd170, %rd171;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd533, %r13;
add.s64 %rd172, %rd533, %rd171;
shl.b64 %rd173, %rd172, 3;
add.s64 %rd8, %rd1, %rd173;
add.s64 %rd9, %rd2, %rd173;
@%p16 bra BB96_17;
bra.uni BB96_3;

BB96_17:
ld.global.f64 %fd127, [%rd8];
ld.global.u64 %rd438, [%rd9];
ld.global.f64 %fd128, [%rd8+2048];
ld.global.u64 %rd439, [%rd9+2048];
ld.global.f64 %fd129, [%rd8+4096];
ld.global.u64 %rd440, [%rd9+4096];
ld.global.f64 %fd130, [%rd8+6144];
ld.global.u64 %rd441, [%rd9+6144];
ld.global.f64 %fd131, [%rd8+8192];
ld.global.u64 %rd442, [%rd9+8192];
ld.global.f64 %fd132, [%rd8+10240];
ld.global.u64 %rd443, [%rd9+10240];
ld.global.f64 %fd133, [%rd8+12288];
ld.global.u64 %rd444, [%rd9+12288];
bra.uni BB96_18;

BB96_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd174, 0;
setp.ge.s64	%p17, %rd533, %rd6;
mov.u64 %rd450, %rd174;
mov.f64 %fd139, %fd62;
@%p17 bra BB96_5;

ld.global.f64 %fd1, [%rd8];
ld.global.u64 %rd10, [%rd9];
mov.u64 %rd450, %rd10;
mov.f64 %fd139, %fd1;

BB96_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd426, %rd450;
mov.u64 %rd438, %rd426;
cvt.u32.u64	%r34, %rd533;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd176, %r35;
setp.ge.s64	%p18, %rd176, %rd6;
mov.u64 %rd449, %rd174;
mov.f64 %fd138, %fd62;
@%p18 bra BB96_7;

ld.global.f64 %fd138, [%rd8+2048];
ld.global.u64 %rd449, [%rd9+2048];

BB96_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd439, %rd449;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd178, %r36;
setp.ge.s64	%p19, %rd178, %rd6;
mov.u64 %rd448, %rd174;
mov.f64 %fd137, %fd62;
@%p19 bra BB96_9;

ld.global.f64 %fd137, [%rd8+4096];
ld.global.u64 %rd448, [%rd9+4096];

BB96_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd440, %rd448;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd180, %r37;
setp.ge.s64	%p20, %rd180, %rd6;
mov.u64 %rd447, %rd174;
mov.f64 %fd136, %fd62;
@%p20 bra BB96_11;

ld.global.f64 %fd136, [%rd8+6144];
ld.global.u64 %rd447, [%rd9+6144];

BB96_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd441, %rd447;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd182, %r38;
setp.ge.s64	%p21, %rd182, %rd6;
mov.u64 %rd446, %rd174;
mov.f64 %fd135, %fd62;
@%p21 bra BB96_13;

ld.global.f64 %fd135, [%rd8+8192];
ld.global.u64 %rd446, [%rd9+8192];

BB96_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd442, %rd446;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd184, %r39;
setp.ge.s64	%p22, %rd184, %rd6;
mov.u64 %rd445, %rd174;
mov.f64 %fd134, %fd62;
@%p22 bra BB96_15;

ld.global.f64 %fd134, [%rd8+10240];
ld.global.u64 %rd445, [%rd9+10240];

BB96_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd443, %rd445;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd186, %r40;
setp.ge.s64	%p23, %rd186, %rd6;
mov.u64 %rd444, %rd174;
mov.f64 %fd133, %fd62;
@%p23 bra BB96_18;

ld.global.f64 %fd133, [%rd8+12288];
ld.global.u64 %rd444, [%rd9+12288];

BB96_18:
@%p16 bra BB96_33;
bra.uni BB96_19;

BB96_33:
cvt.u64.u32	%rd236, %r13;
cvt.u64.u32	%rd237, %r17;
mul.lo.s64 %rd238, %rd237, %rd164;
add.s64 %rd239, %rd236, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd3, %rd240;
st.global.f64 [%rd241], %fd127;
st.global.u64 [%rd241+8], %rd438;
st.global.f64 [%rd241+4096], %fd128;
st.global.u64 [%rd241+4104], %rd439;
st.global.f64 [%rd241+8192], %fd129;
st.global.u64 [%rd241+8200], %rd440;
st.global.f64 [%rd241+12288], %fd130;
st.global.u64 [%rd241+12296], %rd441;
st.global.f64 [%rd241+16384], %fd131;
st.global.u64 [%rd241+16392], %rd442;
st.global.f64 [%rd241+20480], %fd132;
st.global.u64 [%rd241+20488], %rd443;
st.global.f64 [%rd241+24576], %fd133;
st.global.u64 [%rd241+24584], %rd444;
bra.uni BB96_34;

BB96_19:
setp.ge.s64	%p25, %rd533, %rd6;
@%p25 bra BB96_21;

cvt.u64.u32	%rd189, %r17;
mul.lo.s64 %rd190, %rd189, %rd164;
add.s64 %rd191, %rd533, %rd190;
shl.b64 %rd192, %rd191, 4;
add.s64 %rd193, %rd3, %rd192;
st.global.f64 [%rd193], %fd127;
st.global.u64 [%rd193+8], %rd438;

BB96_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd194, %r45;
setp.ge.s64	%p26, %rd194, %rd6;
@%p26 bra BB96_23;

cvt.u64.u32	%rd196, %r17;
mul.lo.s64 %rd197, %rd196, %rd164;
add.s64 %rd198, %rd533, %rd197;
shl.b64 %rd199, %rd198, 4;
add.s64 %rd200, %rd3, %rd199;
st.global.f64 [%rd200+4096], %fd128;
st.global.u64 [%rd200+4104], %rd439;

BB96_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd201, %r49;
setp.ge.s64	%p27, %rd201, %rd6;
@%p27 bra BB96_25;

cvt.u64.u32	%rd203, %r17;
mul.lo.s64 %rd204, %rd203, %rd164;
add.s64 %rd205, %rd533, %rd204;
shl.b64 %rd206, %rd205, 4;
add.s64 %rd207, %rd3, %rd206;
st.global.f64 [%rd207+8192], %fd129;
st.global.u64 [%rd207+8200], %rd440;

BB96_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd208, %r53;
setp.ge.s64	%p28, %rd208, %rd6;
@%p28 bra BB96_27;

cvt.u64.u32	%rd210, %r17;
mul.lo.s64 %rd211, %rd210, %rd164;
add.s64 %rd212, %rd533, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd214, %rd3, %rd213;
st.global.f64 [%rd214+12288], %fd130;
st.global.u64 [%rd214+12296], %rd441;

BB96_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd215, %r57;
setp.ge.s64	%p29, %rd215, %rd6;
@%p29 bra BB96_29;

cvt.u64.u32	%rd217, %r17;
mul.lo.s64 %rd218, %rd217, %rd164;
add.s64 %rd219, %rd533, %rd218;
shl.b64 %rd220, %rd219, 4;
add.s64 %rd221, %rd3, %rd220;
st.global.f64 [%rd221+16384], %fd131;
st.global.u64 [%rd221+16392], %rd442;

BB96_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd222, %r61;
setp.ge.s64	%p30, %rd222, %rd6;
@%p30 bra BB96_31;

cvt.u64.u32	%rd224, %r17;
mul.lo.s64 %rd225, %rd224, %rd164;
add.s64 %rd226, %rd533, %rd225;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd228, %rd3, %rd227;
st.global.f64 [%rd228+20480], %fd132;
st.global.u64 [%rd228+20488], %rd443;

BB96_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd229, %r65;
setp.ge.s64	%p31, %rd229, %rd6;
@%p31 bra BB96_34;

cvt.u64.u32	%rd231, %r17;
mul.lo.s64 %rd232, %rd231, %rd164;
add.s64 %rd233, %rd533, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd235, %rd3, %rd234;
st.global.f64 [%rd235+24576], %fd133;
st.global.u64 [%rd235+24584], %rd444;

BB96_34:
cvt.u64.u32	%rd242, %r17;
mul.lo.s64 %rd38, %rd242, %rd164;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd243, %rd533, %rd4;
shl.b64 %rd244, %rd243, 3;
add.s64 %rd41, %rd1, %rd244;
add.s64 %rd42, %rd2, %rd244;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB96_49;
bra.uni BB96_35;

BB96_49:
ld.global.f64 %fd158, [%rd41];
ld.global.u64 %rd469, [%rd42];
ld.global.f64 %fd159, [%rd41+2048];
ld.global.u64 %rd470, [%rd42+2048];
ld.global.f64 %fd160, [%rd41+4096];
ld.global.u64 %rd471, [%rd42+4096];
ld.global.f64 %fd161, [%rd41+6144];
ld.global.u64 %rd472, [%rd42+6144];
ld.global.f64 %fd162, [%rd41+8192];
ld.global.u64 %rd473, [%rd42+8192];
ld.global.f64 %fd163, [%rd41+10240];
ld.global.u64 %rd474, [%rd42+10240];
ld.global.f64 %fd164, [%rd41+12288];
ld.global.u64 %rd475, [%rd42+12288];
bra.uni BB96_50;

BB96_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd245, 0;
setp.ge.s64	%p33, %rd533, %rd5;
mov.u64 %rd481, %rd245;
mov.f64 %fd170, %fd69;
@%p33 bra BB96_37;

ld.global.f64 %fd28, [%rd41];
ld.global.u64 %rd43, [%rd42];
mov.u64 %rd481, %rd43;
mov.f64 %fd170, %fd28;

BB96_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd457, %rd481;
mov.u64 %rd469, %rd457;
cvt.u32.u64	%r71, %rd533;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd247, %r72;
setp.ge.s64	%p34, %rd247, %rd5;
mov.u64 %rd480, %rd245;
mov.f64 %fd169, %fd69;
@%p34 bra BB96_39;

ld.global.f64 %fd169, [%rd41+2048];
ld.global.u64 %rd480, [%rd42+2048];

BB96_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd470, %rd480;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd249, %r73;
setp.ge.s64	%p35, %rd249, %rd5;
mov.u64 %rd479, %rd245;
mov.f64 %fd168, %fd69;
@%p35 bra BB96_41;

ld.global.f64 %fd168, [%rd41+4096];
ld.global.u64 %rd479, [%rd42+4096];

BB96_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd471, %rd479;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd251, %r74;
setp.ge.s64	%p36, %rd251, %rd5;
mov.u64 %rd478, %rd245;
mov.f64 %fd167, %fd69;
@%p36 bra BB96_43;

ld.global.f64 %fd167, [%rd41+6144];
ld.global.u64 %rd478, [%rd42+6144];

BB96_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd472, %rd478;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd253, %r75;
setp.ge.s64	%p37, %rd253, %rd5;
mov.u64 %rd477, %rd245;
mov.f64 %fd166, %fd69;
@%p37 bra BB96_45;

ld.global.f64 %fd166, [%rd41+8192];
ld.global.u64 %rd477, [%rd42+8192];

BB96_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd473, %rd477;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd255, %r76;
setp.ge.s64	%p38, %rd255, %rd5;
mov.u64 %rd476, %rd245;
mov.f64 %fd165, %fd69;
@%p38 bra BB96_47;

ld.global.f64 %fd165, [%rd41+10240];
ld.global.u64 %rd476, [%rd42+10240];

BB96_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd474, %rd476;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd257, %r77;
setp.ge.s64	%p39, %rd257, %rd5;
mov.u64 %rd475, %rd245;
mov.f64 %fd164, %fd69;
@%p39 bra BB96_50;

ld.global.f64 %fd164, [%rd41+12288];
ld.global.u64 %rd475, [%rd42+12288];

BB96_50:
add.s64 %rd258, %rd533, %rd39;
shl.b64 %rd259, %rd258, 4;
add.s64 %rd71, %rd3, %rd259;
@%p32 bra BB96_64;
bra.uni BB96_51;

BB96_64:
st.global.f64 [%rd71], %fd158;
st.global.u64 [%rd71+8], %rd469;
st.global.f64 [%rd71+4096], %fd159;
st.global.u64 [%rd71+4104], %rd470;
st.global.f64 [%rd71+8192], %fd160;
st.global.u64 [%rd71+8200], %rd471;
st.global.f64 [%rd71+12288], %fd161;
st.global.u64 [%rd71+12296], %rd472;
st.global.f64 [%rd71+16384], %fd162;
st.global.u64 [%rd71+16392], %rd473;
st.global.f64 [%rd71+20480], %fd163;
st.global.u64 [%rd71+20488], %rd474;
bra.uni BB96_65;

BB96_51:
setp.ge.s64	%p41, %rd533, %rd5;
@%p41 bra BB96_53;

st.global.f64 [%rd71], %fd158;
st.global.u64 [%rd71+8], %rd469;

BB96_53:
cvt.u32.u64	%r78, %rd533;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd260, %r79;
setp.ge.s64	%p42, %rd260, %rd5;
@%p42 bra BB96_55;

st.global.f64 [%rd71+4096], %fd159;
st.global.u64 [%rd71+4104], %rd470;

BB96_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd261, %r80;
setp.ge.s64	%p43, %rd261, %rd5;
@%p43 bra BB96_57;

st.global.f64 [%rd71+8192], %fd160;
st.global.u64 [%rd71+8200], %rd471;

BB96_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd262, %r81;
setp.ge.s64	%p44, %rd262, %rd5;
@%p44 bra BB96_59;

st.global.f64 [%rd71+12288], %fd161;
st.global.u64 [%rd71+12296], %rd472;

BB96_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd263, %r82;
setp.ge.s64	%p45, %rd263, %rd5;
@%p45 bra BB96_61;

st.global.f64 [%rd71+16384], %fd162;
st.global.u64 [%rd71+16392], %rd473;

BB96_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd264, %r83;
setp.ge.s64	%p46, %rd264, %rd5;
@%p46 bra BB96_63;

st.global.f64 [%rd71+20480], %fd163;
st.global.u64 [%rd71+20488], %rd474;

BB96_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd265, %r84;
setp.ge.s64	%p47, %rd265, %rd5;
@%p47 bra BB96_66;

BB96_65:
st.global.f64 [%rd71+24576], %fd164;
st.global.u64 [%rd71+24584], %rd475;

BB96_66:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd72, %r85;
add.s64 %rd73, %rd6, %rd5;
min.s64 %rd74, %rd72, %rd73;
setp.lt.s64	%p48, %rd74, %rd5;
sub.s64 %rd266, %rd74, %rd5;
selp.b64	%rd483, 0, %rd266, %p48;
min.s64 %rd482, %rd6, %rd74;
setp.ge.s64	%p49, %rd483, %rd482;
@%p49 bra BB96_69;

add.s64 %rd267, %rd39, %rd74;
add.s64 %rd77, %rd267, -1;

BB96_68:
add.s64 %rd268, %rd482, %rd483;
shr.s64 %rd269, %rd268, 1;
sub.s64 %rd270, %rd77, %rd269;
add.s64 %rd271, %rd269, %rd38;
shl.b64 %rd272, %rd270, 4;
add.s64 %rd273, %rd3, %rd272;
shl.b64 %rd274, %rd271, 4;
add.s64 %rd275, %rd3, %rd274;
ld.global.f64 %fd76, [%rd275];
ld.global.f64 %fd77, [%rd273];
setp.lt.f64	%p50, %fd77, %fd76;
add.s64 %rd276, %rd269, 1;
selp.b64	%rd483, %rd483, %rd276, %p50;
selp.b64	%rd482, %rd269, %rd482, %p50;
setp.lt.s64	%p51, %rd483, %rd482;
@%p51 bra BB96_68;

BB96_69:
add.s64 %rd83, %rd483, %rd38;
shl.b64 %rd280, %rd83, 4;
add.s64 %rd84, %rd3, %rd280;
shl.b64 %rd281, %rd39, 4;
add.s64 %rd85, %rd3, %rd281;
add.s64 %rd282, %rd39, %rd74;
sub.s64 %rd86, %rd282, %rd483;
shl.b64 %rd283, %rd86, 4;
add.s64 %rd87, %rd3, %rd283;
add.s64 %rd284, %rd73, %rd38;
shl.b64 %rd285, %rd284, 4;
add.s64 %rd88, %rd3, %rd285;
add.u64 %rd286, %SP, 0;
cvta.to.local.u64 %rd89, %rd286;
mov.u64 %rd484, 0;
mov.pred %p52, 0;
@%p52 bra BB96_71;

BB96_70:
add.s64 %rd287, %rd89, %rd484;
mov.u16 %rs2, 0;
st.local.u8 [%rd287], %rs2;
add.s64 %rd484, %rd484, 1;
setp.lt.u64	%p53, %rd484, 16;
@%p53 bra BB96_70;

BB96_71:
ld.global.f64 %fd78, [%rd84];
ld.global.u64 %rd289, [%rd84+8];
st.local.u64 [%rd89+8], %rd289;
st.local.f64 [%rd89], %fd78;
add.u64 %rd292, %SP, 16;
cvta.to.local.u64 %rd92, %rd292;
mov.u64 %rd485, 0;
@%p52 bra BB96_73;

BB96_72:
add.s64 %rd293, %rd92, %rd485;
mov.u16 %rs3, 0;
st.local.u8 [%rd293], %rs3;
add.s64 %rd485, %rd485, 1;
setp.lt.u64	%p55, %rd485, 16;
@%p55 bra BB96_72;

BB96_73:
ld.global.f64 %fd79, [%rd87];
ld.global.u64 %rd294, [%rd87+8];
st.local.u64 [%rd92+8], %rd294;
st.local.f64 [%rd92], %fd79;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd87, %rd88;
@%p57 bra BB96_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd84, %rd85;
@%p59 bra BB96_76;

ld.local.f64 %fd80, [%rd89];
ld.local.f64 %fd81, [%rd92];
setp.geu.f64	%p86, %fd81, %fd80;

BB96_76:
selp.b64	%rd305, %rd89, %rd92, %p86;
ld.local.f64 %fd55, [%rd305];
ld.local.u64 %rd95, [%rd305+8];
@%p86 bra BB96_78;
bra.uni BB96_77;

BB96_78:
add.s64 %rd312, %rd280, %rd3;
add.s64 %rd98, %rd312, 16;
mov.u64 %rd530, %rd98;
ld.global.f64 %fd83, [%rd84+16];
st.local.f64 [%rd89], %fd83;
ld.global.u64 %rd315, [%rd84+24];
st.local.u64 [%rd89+8], %rd315;
mov.u64 %rd507, %rd87;
mov.u64 %rd508, %rd87;
mov.u64 %rd531, %rd98;
bra.uni BB96_79;

BB96_77:
add.s64 %rd307, %rd283, %rd3;
add.s64 %rd96, %rd307, 16;
mov.u64 %rd507, %rd96;
ld.global.f64 %fd82, [%rd87+16];
st.local.f64 [%rd92], %fd82;
ld.global.u64 %rd310, [%rd87+24];
st.local.u64 [%rd92+8], %rd310;
mov.u64 %rd508, %rd96;
mov.u64 %rd530, %rd84;
mov.u64 %rd531, %rd84;

BB96_79:
mov.u64 %rd103, %rd530;
mov.u64 %rd529, %rd531;
mov.u64 %rd101, %rd507;
mov.u64 %rd506, %rd508;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd506, %rd88;
@%p61 bra BB96_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd529, %rd85;
@%p63 bra BB96_82;

ld.local.f64 %fd84, [%rd89];
ld.local.f64 %fd85, [%rd92];
setp.geu.f64	%p87, %fd85, %fd84;

BB96_82:
selp.b64	%rd324, %rd89, %rd92, %p87;
ld.local.f64 %fd56, [%rd324];
ld.local.u64 %rd104, [%rd324+8];
@%p87 bra BB96_84;
bra.uni BB96_83;

BB96_84:
add.s64 %rd529, %rd529, 16;
add.s64 %rd108, %rd103, 16;
ld.global.f64 %fd87, [%rd103+16];
st.local.f64 [%rd89], %fd87;
ld.global.u64 %rd330, [%rd103+24];
st.local.u64 [%rd89+8], %rd330;
mov.u64 %rd505, %rd101;
mov.u64 %rd528, %rd108;
bra.uni BB96_85;

BB96_83:
add.s64 %rd506, %rd506, 16;
add.s64 %rd106, %rd101, 16;
ld.global.f64 %fd86, [%rd101+16];
st.local.f64 [%rd92], %fd86;
ld.global.u64 %rd327, [%rd101+24];
st.local.u64 [%rd92+8], %rd327;
mov.u64 %rd505, %rd106;
mov.u64 %rd528, %rd103;

BB96_85:
mov.u64 %rd112, %rd528;
mov.u64 %rd527, %rd529;
mov.u64 %rd110, %rd505;
mov.u64 %rd504, %rd506;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd504, %rd88;
@%p65 bra BB96_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd527, %rd85;
@%p67 bra BB96_88;

ld.local.f64 %fd88, [%rd89];
ld.local.f64 %fd89, [%rd92];
setp.geu.f64	%p88, %fd89, %fd88;

BB96_88:
selp.b64	%rd339, %rd89, %rd92, %p88;
ld.local.f64 %fd57, [%rd339];
ld.local.u64 %rd113, [%rd339+8];
@%p88 bra BB96_90;
bra.uni BB96_89;

BB96_90:
add.s64 %rd527, %rd527, 16;
add.s64 %rd117, %rd112, 16;
ld.global.f64 %fd91, [%rd112+16];
st.local.f64 [%rd89], %fd91;
ld.global.u64 %rd345, [%rd112+24];
st.local.u64 [%rd89+8], %rd345;
mov.u64 %rd503, %rd110;
mov.u64 %rd526, %rd117;
bra.uni BB96_91;

BB96_89:
add.s64 %rd504, %rd504, 16;
add.s64 %rd115, %rd110, 16;
ld.global.f64 %fd90, [%rd110+16];
st.local.f64 [%rd92], %fd90;
ld.global.u64 %rd342, [%rd110+24];
st.local.u64 [%rd92+8], %rd342;
mov.u64 %rd503, %rd115;
mov.u64 %rd526, %rd112;

BB96_91:
mov.u64 %rd121, %rd526;
mov.u64 %rd525, %rd527;
mov.u64 %rd119, %rd503;
mov.u64 %rd502, %rd504;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd502, %rd88;
@%p69 bra BB96_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd525, %rd85;
@%p71 bra BB96_94;

ld.local.f64 %fd92, [%rd89];
ld.local.f64 %fd93, [%rd92];
setp.geu.f64	%p89, %fd93, %fd92;

BB96_94:
selp.b64	%rd354, %rd89, %rd92, %p89;
ld.local.f64 %fd58, [%rd354];
ld.local.u64 %rd122, [%rd354+8];
@%p89 bra BB96_96;
bra.uni BB96_95;

BB96_96:
add.s64 %rd525, %rd525, 16;
add.s64 %rd126, %rd121, 16;
ld.global.f64 %fd95, [%rd121+16];
st.local.f64 [%rd89], %fd95;
ld.global.u64 %rd360, [%rd121+24];
st.local.u64 [%rd89+8], %rd360;
mov.u64 %rd501, %rd119;
mov.u64 %rd524, %rd126;
bra.uni BB96_97;

BB96_95:
add.s64 %rd502, %rd502, 16;
add.s64 %rd124, %rd119, 16;
ld.global.f64 %fd94, [%rd119+16];
st.local.f64 [%rd92], %fd94;
ld.global.u64 %rd357, [%rd119+24];
st.local.u64 [%rd92+8], %rd357;
mov.u64 %rd501, %rd124;
mov.u64 %rd524, %rd121;

BB96_97:
mov.u64 %rd130, %rd524;
mov.u64 %rd523, %rd525;
mov.u64 %rd128, %rd501;
mov.u64 %rd500, %rd502;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd500, %rd88;
@%p73 bra BB96_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd523, %rd85;
@%p75 bra BB96_100;

ld.local.f64 %fd96, [%rd89];
ld.local.f64 %fd97, [%rd92];
setp.geu.f64	%p90, %fd97, %fd96;

BB96_100:
selp.b64	%rd369, %rd89, %rd92, %p90;
ld.local.f64 %fd59, [%rd369];
ld.local.u64 %rd131, [%rd369+8];
@%p90 bra BB96_102;
bra.uni BB96_101;

BB96_102:
add.s64 %rd523, %rd523, 16;
add.s64 %rd135, %rd130, 16;
ld.global.f64 %fd99, [%rd130+16];
st.local.f64 [%rd89], %fd99;
ld.global.u64 %rd375, [%rd130+24];
st.local.u64 [%rd89+8], %rd375;
mov.u64 %rd499, %rd128;
mov.u64 %rd522, %rd135;
bra.uni BB96_103;

BB96_101:
add.s64 %rd500, %rd500, 16;
add.s64 %rd133, %rd128, 16;
ld.global.f64 %fd98, [%rd128+16];
st.local.f64 [%rd92], %fd98;
ld.global.u64 %rd372, [%rd128+24];
st.local.u64 [%rd92+8], %rd372;
mov.u64 %rd499, %rd133;
mov.u64 %rd522, %rd130;

BB96_103:
mov.u64 %rd139, %rd522;
mov.u64 %rd521, %rd523;
mov.u64 %rd137, %rd499;
mov.u64 %rd498, %rd500;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd498, %rd88;
@%p77 bra BB96_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd521, %rd85;
@%p79 bra BB96_106;

ld.local.f64 %fd100, [%rd89];
ld.local.f64 %fd101, [%rd92];
setp.geu.f64	%p91, %fd101, %fd100;

BB96_106:
selp.b64	%rd384, %rd89, %rd92, %p91;
ld.local.f64 %fd60, [%rd384];
ld.local.u64 %rd140, [%rd384+8];
@%p91 bra BB96_108;
bra.uni BB96_107;

BB96_108:
add.s64 %rd521, %rd521, 16;
add.s64 %rd144, %rd139, 16;
ld.global.f64 %fd103, [%rd139+16];
st.local.f64 [%rd89], %fd103;
ld.global.u64 %rd390, [%rd139+24];
st.local.u64 [%rd89+8], %rd390;
mov.u64 %rd497, %rd137;
mov.u64 %rd520, %rd144;
bra.uni BB96_109;

BB96_107:
add.s64 %rd498, %rd498, 16;
add.s64 %rd142, %rd137, 16;
ld.global.f64 %fd102, [%rd137+16];
st.local.f64 [%rd92], %fd102;
ld.global.u64 %rd387, [%rd137+24];
st.local.u64 [%rd92+8], %rd387;
mov.u64 %rd497, %rd142;
mov.u64 %rd520, %rd139;

BB96_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd498, %rd88;
mov.pred %p92, %p80;
@%p81 bra BB96_112;

setp.ge.u64	%p83, %rd521, %rd85;
mov.pred %p92, %p52;
@%p83 bra BB96_112;

ld.local.f64 %fd104, [%rd89];
ld.local.f64 %fd105, [%rd92];
setp.geu.f64	%p92, %fd105, %fd104;

BB96_112:
selp.b64	%rd399, %rd89, %rd92, %p92;
ld.local.f64 %fd61, [%rd399];
ld.local.u64 %rd149, [%rd399+8];
@%p92 bra BB96_114;
bra.uni BB96_113;

BB96_114:
ld.global.f64 %fd107, [%rd520+16];
st.local.f64 [%rd89], %fd107;
ld.global.u64 %rd405, [%rd520+24];
st.local.u64 [%rd89+8], %rd405;
bra.uni BB96_115;

BB96_113:
ld.global.f64 %fd106, [%rd497+16];
st.local.f64 [%rd92], %fd106;
ld.global.u64 %rd402, [%rd497+24];
st.local.u64 [%rd92+8], %rd402;

BB96_115:
bar.sync 0;
add.s64 %rd408, %rd72, %rd38;
shl.b64 %rd409, %rd408, 4;
add.s64 %rd410, %rd3, %rd409;
st.global.f64 [%rd410], %fd55;
st.global.u64 [%rd410+8], %rd95;
st.global.f64 [%rd410+16], %fd56;
st.global.u64 [%rd410+24], %rd104;
st.global.f64 [%rd410+32], %fd57;
st.global.u64 [%rd410+40], %rd113;
st.global.f64 [%rd410+48], %fd58;
st.global.u64 [%rd410+56], %rd122;
st.global.f64 [%rd410+64], %fd59;
st.global.u64 [%rd410+72], %rd131;
st.global.f64 [%rd410+80], %fd60;
st.global.u64 [%rd410+88], %rd140;
st.global.f64 [%rd410+96], %fd61;
st.global.u64 [%rd410+104], %rd149;
bar.sync 0;
setp.ge.s64	%p84, %rd533, %rd73;
@%p84 bra BB96_118;

mov.u32 %r89, %tid.x;
cvta.to.global.u64 %rd411, %rd163;
mul.wide.u32 %rd532, %r89, 16;
mul.wide.u32 %rd413, %r17, 1792;
shl.b64 %rd414, %rd413, 4;
add.s64 %rd152, %rd411, %rd414;
mul.lo.s64 %rd415, %rd164, %rd242;
shl.b64 %rd416, %rd415, 4;
add.s64 %rd153, %rd3, %rd416;

BB96_117:
add.s64 %rd417, %rd153, %rd532;
ld.global.f64 %fd108, [%rd417];
add.s64 %rd418, %rd152, %rd532;
st.global.f64 [%rd418], %fd108;
ld.global.u64 %rd419, [%rd417+8];
st.global.u64 [%rd418+8], %rd419;
add.s64 %rd532, %rd532, 4096;
add.s64 %rd533, %rd533, 256;
setp.lt.s64	%p85, %rd533, %rd73;
@%p85 bra BB96_117;

BB96_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot97[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<80>;
.reg .f64 %fd<171>;
.reg .b64 %rd<473>;


mov.u64 %rd472, __local_depot97;
cvta.local.u64 %SP, %rd472;
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+40];
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd157, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+24];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+32];
ld.param.u64 %rd156, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+16];
ld.param.u64 %rd155, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIdEENSB_IlEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IdlSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd155;
cvta.to.global.u64 %rd2, %rd156;
cvta.to.global.u64 %rd160, %rd158;
cvt.u32.u64	%r1, %rd157;
cvt.u32.u64	%r17, %rd154;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd161, %r18, 8;
add.s64 %rd162, %rd160, %rd161;
ld.global.u32 %r2, [%rd162];
ld.global.u32 %r19, [%rd162+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r79, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r78, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB97_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r79, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r78, %r32, %r1;

BB97_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd163, %r78;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd163, %rd3;
cvt.s64.s32	%rd164, %r79;
cvt.s64.s32	%rd165, %r33;
sub.s64 %rd5, %rd164, %rd165;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd471, %r13;
add.s64 %rd166, %rd471, %rd165;
shl.b64 %rd167, %rd166, 3;
add.s64 %rd7, %rd1, %rd167;
add.s64 %rd8, %rd2, %rd167;
@%p16 bra BB97_17;
bra.uni BB97_3;

BB97_17:
ld.global.f64 %fd127, [%rd7];
ld.global.u64 %rd399, [%rd8];
ld.global.f64 %fd128, [%rd7+2048];
ld.global.u64 %rd400, [%rd8+2048];
ld.global.f64 %fd129, [%rd7+4096];
ld.global.u64 %rd401, [%rd8+4096];
ld.global.f64 %fd130, [%rd7+6144];
ld.global.u64 %rd402, [%rd8+6144];
ld.global.f64 %fd131, [%rd7+8192];
ld.global.u64 %rd403, [%rd8+8192];
ld.global.f64 %fd132, [%rd7+10240];
ld.global.u64 %rd404, [%rd8+10240];
ld.global.f64 %fd133, [%rd7+12288];
ld.global.u64 %rd405, [%rd8+12288];
bra.uni BB97_18;

BB97_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd168, 0;
setp.ge.s64	%p17, %rd471, %rd5;
mov.u64 %rd411, %rd168;
mov.f64 %fd139, %fd62;
@%p17 bra BB97_5;

ld.global.f64 %fd1, [%rd7];
ld.global.u64 %rd9, [%rd8];
mov.u64 %rd411, %rd9;
mov.f64 %fd139, %fd1;

BB97_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd387, %rd411;
mov.u64 %rd399, %rd387;
cvt.u32.u64	%r34, %rd471;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd170, %r35;
setp.ge.s64	%p18, %rd170, %rd5;
mov.u64 %rd410, %rd168;
mov.f64 %fd138, %fd62;
@%p18 bra BB97_7;

ld.global.f64 %fd138, [%rd7+2048];
ld.global.u64 %rd410, [%rd8+2048];

BB97_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd400, %rd410;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd172, %r36;
setp.ge.s64	%p19, %rd172, %rd5;
mov.u64 %rd409, %rd168;
mov.f64 %fd137, %fd62;
@%p19 bra BB97_9;

ld.global.f64 %fd137, [%rd7+4096];
ld.global.u64 %rd409, [%rd8+4096];

BB97_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd401, %rd409;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd174, %r37;
setp.ge.s64	%p20, %rd174, %rd5;
mov.u64 %rd408, %rd168;
mov.f64 %fd136, %fd62;
@%p20 bra BB97_11;

ld.global.f64 %fd136, [%rd7+6144];
ld.global.u64 %rd408, [%rd8+6144];

BB97_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd402, %rd408;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd176, %r38;
setp.ge.s64	%p21, %rd176, %rd5;
mov.u64 %rd407, %rd168;
mov.f64 %fd135, %fd62;
@%p21 bra BB97_13;

ld.global.f64 %fd135, [%rd7+8192];
ld.global.u64 %rd407, [%rd8+8192];

BB97_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd403, %rd407;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd178, %r39;
setp.ge.s64	%p22, %rd178, %rd5;
mov.u64 %rd406, %rd168;
mov.f64 %fd134, %fd62;
@%p22 bra BB97_15;

ld.global.f64 %fd134, [%rd7+10240];
ld.global.u64 %rd406, [%rd8+10240];

BB97_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd404, %rd406;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd180, %r40;
setp.ge.s64	%p23, %rd180, %rd5;
mov.u64 %rd405, %rd168;
mov.f64 %fd133, %fd62;
@%p23 bra BB97_18;

ld.global.f64 %fd133, [%rd7+12288];
ld.global.u64 %rd405, [%rd8+12288];

BB97_18:
@%p16 bra BB97_33;
bra.uni BB97_19;

BB97_33:
mul.wide.u32 %rd209, %r13, 16;
mov.u64 %rd210, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd211, %rd210, %rd209;
st.shared.f64 [%rd211], %fd127;
st.shared.u64 [%rd211+8], %rd399;
st.shared.f64 [%rd211+4096], %fd128;
st.shared.u64 [%rd211+4104], %rd400;
st.shared.f64 [%rd211+8192], %fd129;
st.shared.u64 [%rd211+8200], %rd401;
st.shared.f64 [%rd211+12288], %fd130;
st.shared.u64 [%rd211+12296], %rd402;
st.shared.f64 [%rd211+16384], %fd131;
st.shared.u64 [%rd211+16392], %rd403;
st.shared.f64 [%rd211+20480], %fd132;
st.shared.u64 [%rd211+20488], %rd404;
st.shared.f64 [%rd211+24576], %fd133;
st.shared.u64 [%rd211+24584], %rd405;
bra.uni BB97_34;

BB97_19:
setp.ge.s64	%p25, %rd471, %rd5;
@%p25 bra BB97_21;

mul.wide.u32 %rd182, %r13, 16;
mov.u64 %rd183, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd184, %rd183, %rd182;
st.shared.f64 [%rd184], %fd127;
st.shared.u64 [%rd184+8], %rd399;

BB97_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd185, %r44;
setp.ge.s64	%p26, %rd185, %rd5;
@%p26 bra BB97_23;

mul.wide.u32 %rd186, %r13, 16;
mov.u64 %rd187, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd188, %rd187, %rd186;
st.shared.f64 [%rd188+4096], %fd128;
st.shared.u64 [%rd188+4104], %rd400;

BB97_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd189, %r47;
setp.ge.s64	%p27, %rd189, %rd5;
@%p27 bra BB97_25;

mul.wide.u32 %rd190, %r13, 16;
mov.u64 %rd191, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd192, %rd191, %rd190;
st.shared.f64 [%rd192+8192], %fd129;
st.shared.u64 [%rd192+8200], %rd401;

BB97_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd193, %r50;
setp.ge.s64	%p28, %rd193, %rd5;
@%p28 bra BB97_27;

mul.wide.u32 %rd194, %r13, 16;
mov.u64 %rd195, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd196, %rd195, %rd194;
st.shared.f64 [%rd196+12288], %fd130;
st.shared.u64 [%rd196+12296], %rd402;

BB97_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd197, %r53;
setp.ge.s64	%p29, %rd197, %rd5;
@%p29 bra BB97_29;

mul.wide.u32 %rd198, %r13, 16;
mov.u64 %rd199, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd200, %rd199, %rd198;
st.shared.f64 [%rd200+16384], %fd131;
st.shared.u64 [%rd200+16392], %rd403;

BB97_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd201, %r56;
setp.ge.s64	%p30, %rd201, %rd5;
@%p30 bra BB97_31;

mul.wide.u32 %rd202, %r13, 16;
mov.u64 %rd203, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd204, %rd203, %rd202;
st.shared.f64 [%rd204+20480], %fd132;
st.shared.u64 [%rd204+20488], %rd404;

BB97_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd205, %r59;
setp.ge.s64	%p31, %rd205, %rd5;
@%p31 bra BB97_34;

mul.wide.u32 %rd206, %r13, 16;
mov.u64 %rd207, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd208, %rd207, %rd206;
st.shared.f64 [%rd208+24576], %fd133;
st.shared.u64 [%rd208+24584], %rd405;

BB97_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd212, %rd471, %rd3;
shl.b64 %rd213, %rd212, 3;
add.s64 %rd37, %rd1, %rd213;
add.s64 %rd38, %rd2, %rd213;
@%p32 bra BB97_49;
bra.uni BB97_35;

BB97_49:
ld.global.f64 %fd158, [%rd37];
ld.global.u64 %rd430, [%rd38];
ld.global.f64 %fd159, [%rd37+2048];
ld.global.u64 %rd431, [%rd38+2048];
ld.global.f64 %fd160, [%rd37+4096];
ld.global.u64 %rd432, [%rd38+4096];
ld.global.f64 %fd161, [%rd37+6144];
ld.global.u64 %rd433, [%rd38+6144];
ld.global.f64 %fd162, [%rd37+8192];
ld.global.u64 %rd434, [%rd38+8192];
ld.global.f64 %fd163, [%rd37+10240];
ld.global.u64 %rd435, [%rd38+10240];
ld.global.f64 %fd164, [%rd37+12288];
ld.global.u64 %rd436, [%rd38+12288];
bra.uni BB97_50;

BB97_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd214, 0;
setp.ge.s64	%p33, %rd471, %rd4;
mov.u64 %rd442, %rd214;
mov.f64 %fd170, %fd69;
@%p33 bra BB97_37;

ld.global.f64 %fd28, [%rd37];
ld.global.u64 %rd39, [%rd38];
mov.u64 %rd442, %rd39;
mov.f64 %fd170, %fd28;

BB97_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd418, %rd442;
mov.u64 %rd430, %rd418;
cvt.u32.u64	%r62, %rd471;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd216, %r63;
setp.ge.s64	%p34, %rd216, %rd4;
mov.u64 %rd441, %rd214;
mov.f64 %fd169, %fd69;
@%p34 bra BB97_39;

ld.global.f64 %fd169, [%rd37+2048];
ld.global.u64 %rd441, [%rd38+2048];

BB97_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd431, %rd441;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd218, %r64;
setp.ge.s64	%p35, %rd218, %rd4;
mov.u64 %rd440, %rd214;
mov.f64 %fd168, %fd69;
@%p35 bra BB97_41;

ld.global.f64 %fd168, [%rd37+4096];
ld.global.u64 %rd440, [%rd38+4096];

BB97_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd432, %rd440;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd220, %r65;
setp.ge.s64	%p36, %rd220, %rd4;
mov.u64 %rd439, %rd214;
mov.f64 %fd167, %fd69;
@%p36 bra BB97_43;

ld.global.f64 %fd167, [%rd37+6144];
ld.global.u64 %rd439, [%rd38+6144];

BB97_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd433, %rd439;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd222, %r66;
setp.ge.s64	%p37, %rd222, %rd4;
mov.u64 %rd438, %rd214;
mov.f64 %fd166, %fd69;
@%p37 bra BB97_45;

ld.global.f64 %fd166, [%rd37+8192];
ld.global.u64 %rd438, [%rd38+8192];

BB97_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd434, %rd438;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd224, %r67;
setp.ge.s64	%p38, %rd224, %rd4;
mov.u64 %rd437, %rd214;
mov.f64 %fd165, %fd69;
@%p38 bra BB97_47;

ld.global.f64 %fd165, [%rd37+10240];
ld.global.u64 %rd437, [%rd38+10240];

BB97_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd435, %rd437;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd226, %r68;
setp.ge.s64	%p39, %rd226, %rd4;
mov.u64 %rd436, %rd214;
mov.f64 %fd164, %fd69;
@%p39 bra BB97_50;

ld.global.f64 %fd164, [%rd37+12288];
ld.global.u64 %rd436, [%rd38+12288];

BB97_50:
add.s64 %rd227, %rd471, %rd5;
shl.b64 %rd228, %rd227, 4;
mov.u64 %rd229, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd229, %rd228;
@%p32 bra BB97_64;
bra.uni BB97_51;

BB97_64:
st.shared.f64 [%rd67], %fd158;
st.shared.u64 [%rd67+8], %rd430;
st.shared.f64 [%rd67+4096], %fd159;
st.shared.u64 [%rd67+4104], %rd431;
st.shared.f64 [%rd67+8192], %fd160;
st.shared.u64 [%rd67+8200], %rd432;
st.shared.f64 [%rd67+12288], %fd161;
st.shared.u64 [%rd67+12296], %rd433;
st.shared.f64 [%rd67+16384], %fd162;
st.shared.u64 [%rd67+16392], %rd434;
st.shared.f64 [%rd67+20480], %fd163;
st.shared.u64 [%rd67+20488], %rd435;
bra.uni BB97_65;

BB97_51:
setp.ge.s64	%p41, %rd471, %rd4;
@%p41 bra BB97_53;

st.shared.f64 [%rd67], %fd158;
st.shared.u64 [%rd67+8], %rd430;

BB97_53:
cvt.u32.u64	%r69, %rd471;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd230, %r70;
setp.ge.s64	%p42, %rd230, %rd4;
@%p42 bra BB97_55;

st.shared.f64 [%rd67+4096], %fd159;
st.shared.u64 [%rd67+4104], %rd431;

BB97_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd231, %r71;
setp.ge.s64	%p43, %rd231, %rd4;
@%p43 bra BB97_57;

st.shared.f64 [%rd67+8192], %fd160;
st.shared.u64 [%rd67+8200], %rd432;

BB97_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd232, %r72;
setp.ge.s64	%p44, %rd232, %rd4;
@%p44 bra BB97_59;

st.shared.f64 [%rd67+12288], %fd161;
st.shared.u64 [%rd67+12296], %rd433;

BB97_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd233, %r73;
setp.ge.s64	%p45, %rd233, %rd4;
@%p45 bra BB97_61;

st.shared.f64 [%rd67+16384], %fd162;
st.shared.u64 [%rd67+16392], %rd434;

BB97_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd234, %r74;
setp.ge.s64	%p46, %rd234, %rd4;
@%p46 bra BB97_63;

st.shared.f64 [%rd67+20480], %fd163;
st.shared.u64 [%rd67+20488], %rd435;

BB97_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd235, %r75;
setp.ge.s64	%p47, %rd235, %rd4;
@%p47 bra BB97_66;

BB97_65:
st.shared.f64 [%rd67+24576], %fd164;
st.shared.u64 [%rd67+24584], %rd436;

BB97_66:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd68, %r76;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd68, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd236, %rd70, %rd4;
selp.b64	%rd444, 0, %rd236, %p48;
min.s64 %rd443, %rd5, %rd70;
setp.ge.s64	%p49, %rd444, %rd443;
@%p49 bra BB97_69;

add.s64 %rd237, %rd5, %rd70;
add.s64 %rd73, %rd237, -1;

BB97_68:
add.s64 %rd238, %rd443, %rd444;
shr.s64 %rd239, %rd238, 1;
sub.s64 %rd240, %rd73, %rd239;
shl.b64 %rd241, %rd240, 4;
add.s64 %rd243, %rd229, %rd241;
shl.b64 %rd244, %rd239, 4;
add.s64 %rd245, %rd229, %rd244;
ld.shared.f64 %fd76, [%rd245];
ld.shared.f64 %fd77, [%rd243];
setp.lt.f64	%p50, %fd77, %fd76;
add.s64 %rd246, %rd239, 1;
selp.b64	%rd444, %rd444, %rd246, %p50;
selp.b64	%rd443, %rd239, %rd443, %p50;
setp.lt.s64	%p51, %rd444, %rd443;
@%p51 bra BB97_68;

BB97_69:
shl.b64 %rd247, %rd444, 4;
add.s64 %rd81, %rd229, %rd247;
mov.u64 %rd457, %rd81;
shl.b64 %rd249, %rd5, 4;
add.s64 %rd82, %rd229, %rd249;
add.s64 %rd250, %rd70, %rd5;
sub.s64 %rd83, %rd250, %rd444;
shl.b64 %rd251, %rd83, 4;
add.s64 %rd86, %rd229, %rd251;
mov.u64 %rd445, %rd86;
ld.shared.f64 %fd78, [%rd81];
ld.shared.u64 %rd252, [%rd81+8];
add.u64 %rd253, %SP, 0;
cvta.to.local.u64 %rd254, %rd253;
st.local.u64 [%rd254+8], %rd252;
st.local.f64 [%rd254], %fd78;
ld.shared.f64 %fd79, [%rd86];
ld.shared.u64 %rd255, [%rd86+8];
add.u64 %rd256, %SP, 16;
cvta.to.local.u64 %rd257, %rd256;
st.local.u64 [%rd257+8], %rd255;
st.local.f64 [%rd257], %fd79;
shl.b64 %rd258, %rd69, 4;
add.s64 %rd87, %rd229, %rd258;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd86, %rd87;
@%p53 bra BB97_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd81, %rd82;
@%p55 bra BB97_72;

ld.local.f64 %fd80, [%rd254];
ld.local.f64 %fd81, [%rd257];
setp.geu.f64	%p82, %fd81, %fd80;

BB97_72:
selp.b64	%rd267, %rd254, %rd257, %p82;
ld.local.f64 %fd55, [%rd267];
ld.local.u64 %rd88, [%rd267+8];
@%p82 bra BB97_74;
bra.uni BB97_73;

BB97_74:
mov.u64 %rd456, %rd86;
add.s64 %rd276, %rd247, %rd229;
add.s64 %rd457, %rd276, 16;
mov.u64 %rd468, %rd457;
ld.shared.f64 %fd83, [%rd81+16];
ld.shared.u64 %rd279, [%rd81+24];
st.local.f64 [%rd254], %fd83;
st.local.u64 [%rd254+8], %rd279;
bra.uni BB97_75;

BB97_73:
mov.u64 %rd468, %rd81;
add.s64 %rd270, %rd251, %rd229;
add.s64 %rd445, %rd270, 16;
mov.u64 %rd456, %rd445;
ld.shared.f64 %fd82, [%rd86+16];
ld.shared.u64 %rd273, [%rd86+24];
st.local.f64 [%rd257], %fd82;
st.local.u64 [%rd257+8], %rd273;

BB97_75:
mov.u64 %rd98, %rd468;
mov.u64 %rd96, %rd456;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd445, %rd87;
@%p57 bra BB97_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd457, %rd82;
@%p59 bra BB97_78;

ld.local.f64 %fd84, [%rd254];
ld.local.f64 %fd85, [%rd257];
setp.geu.f64	%p83, %fd85, %fd84;

BB97_78:
selp.b64	%rd288, %rd254, %rd257, %p83;
ld.local.f64 %fd56, [%rd288];
ld.local.u64 %rd99, [%rd288+8];
@%p83 bra BB97_80;
bra.uni BB97_79;

BB97_80:
add.s64 %rd457, %rd457, 16;
add.s64 %rd103, %rd98, 16;
ld.shared.f64 %fd87, [%rd98+16];
ld.shared.u64 %rd294, [%rd98+24];
st.local.f64 [%rd254], %fd87;
st.local.u64 [%rd254+8], %rd294;
mov.u64 %rd455, %rd96;
mov.u64 %rd467, %rd103;
bra.uni BB97_81;

BB97_79:
add.s64 %rd445, %rd445, 16;
add.s64 %rd101, %rd96, 16;
ld.shared.f64 %fd86, [%rd96+16];
ld.shared.u64 %rd291, [%rd96+24];
st.local.f64 [%rd257], %fd86;
st.local.u64 [%rd257+8], %rd291;
mov.u64 %rd455, %rd101;
mov.u64 %rd467, %rd98;

BB97_81:
mov.u64 %rd107, %rd467;
mov.u64 %rd105, %rd455;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd445, %rd87;
@%p61 bra BB97_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd457, %rd82;
@%p63 bra BB97_84;

ld.local.f64 %fd88, [%rd254];
ld.local.f64 %fd89, [%rd257];
setp.geu.f64	%p84, %fd89, %fd88;

BB97_84:
selp.b64	%rd303, %rd254, %rd257, %p84;
ld.local.f64 %fd57, [%rd303];
ld.local.u64 %rd108, [%rd303+8];
@%p84 bra BB97_86;
bra.uni BB97_85;

BB97_86:
add.s64 %rd457, %rd457, 16;
add.s64 %rd112, %rd107, 16;
ld.shared.f64 %fd91, [%rd107+16];
st.local.f64 [%rd254], %fd91;
ld.shared.u64 %rd309, [%rd107+24];
st.local.u64 [%rd254+8], %rd309;
mov.u64 %rd454, %rd105;
mov.u64 %rd466, %rd112;
bra.uni BB97_87;

BB97_85:
add.s64 %rd445, %rd445, 16;
add.s64 %rd110, %rd105, 16;
ld.shared.f64 %fd90, [%rd105+16];
st.local.f64 [%rd257], %fd90;
ld.shared.u64 %rd306, [%rd105+24];
st.local.u64 [%rd257+8], %rd306;
mov.u64 %rd454, %rd110;
mov.u64 %rd466, %rd107;

BB97_87:
mov.u64 %rd116, %rd466;
mov.u64 %rd114, %rd454;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd445, %rd87;
@%p65 bra BB97_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd457, %rd82;
@%p67 bra BB97_90;

ld.local.f64 %fd92, [%rd254];
ld.local.f64 %fd93, [%rd257];
setp.geu.f64	%p85, %fd93, %fd92;

BB97_90:
selp.b64	%rd318, %rd254, %rd257, %p85;
ld.local.f64 %fd58, [%rd318];
ld.local.u64 %rd117, [%rd318+8];
@%p85 bra BB97_92;
bra.uni BB97_91;

BB97_92:
add.s64 %rd457, %rd457, 16;
add.s64 %rd121, %rd116, 16;
ld.shared.f64 %fd95, [%rd116+16];
st.local.f64 [%rd254], %fd95;
ld.shared.u64 %rd324, [%rd116+24];
st.local.u64 [%rd254+8], %rd324;
mov.u64 %rd453, %rd114;
mov.u64 %rd465, %rd121;
bra.uni BB97_93;

BB97_91:
add.s64 %rd445, %rd445, 16;
add.s64 %rd119, %rd114, 16;
ld.shared.f64 %fd94, [%rd114+16];
st.local.f64 [%rd257], %fd94;
ld.shared.u64 %rd321, [%rd114+24];
st.local.u64 [%rd257+8], %rd321;
mov.u64 %rd453, %rd119;
mov.u64 %rd465, %rd116;

BB97_93:
mov.u64 %rd125, %rd465;
mov.u64 %rd123, %rd453;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd445, %rd87;
@%p69 bra BB97_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd457, %rd82;
@%p71 bra BB97_96;

ld.local.f64 %fd96, [%rd254];
ld.local.f64 %fd97, [%rd257];
setp.geu.f64	%p86, %fd97, %fd96;

BB97_96:
selp.b64	%rd333, %rd254, %rd257, %p86;
ld.local.f64 %fd59, [%rd333];
ld.local.u64 %rd126, [%rd333+8];
@%p86 bra BB97_98;
bra.uni BB97_97;

BB97_98:
add.s64 %rd457, %rd457, 16;
add.s64 %rd130, %rd125, 16;
ld.shared.f64 %fd99, [%rd125+16];
st.local.f64 [%rd254], %fd99;
ld.shared.u64 %rd339, [%rd125+24];
st.local.u64 [%rd254+8], %rd339;
mov.u64 %rd452, %rd123;
mov.u64 %rd464, %rd130;
bra.uni BB97_99;

BB97_97:
add.s64 %rd445, %rd445, 16;
add.s64 %rd128, %rd123, 16;
ld.shared.f64 %fd98, [%rd123+16];
st.local.f64 [%rd257], %fd98;
ld.shared.u64 %rd336, [%rd123+24];
st.local.u64 [%rd257+8], %rd336;
mov.u64 %rd452, %rd128;
mov.u64 %rd464, %rd125;

BB97_99:
mov.u64 %rd134, %rd464;
mov.u64 %rd132, %rd452;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd445, %rd87;
@%p73 bra BB97_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd457, %rd82;
@%p75 bra BB97_102;

ld.local.f64 %fd100, [%rd254];
ld.local.f64 %fd101, [%rd257];
setp.geu.f64	%p87, %fd101, %fd100;

BB97_102:
selp.b64	%rd348, %rd254, %rd257, %p87;
ld.local.f64 %fd60, [%rd348];
ld.local.u64 %rd135, [%rd348+8];
@%p87 bra BB97_104;
bra.uni BB97_103;

BB97_104:
add.s64 %rd457, %rd457, 16;
add.s64 %rd139, %rd134, 16;
ld.shared.f64 %fd103, [%rd134+16];
st.local.f64 [%rd254], %fd103;
ld.shared.u64 %rd354, [%rd134+24];
st.local.u64 [%rd254+8], %rd354;
mov.u64 %rd451, %rd132;
mov.u64 %rd463, %rd139;
bra.uni BB97_105;

BB97_103:
add.s64 %rd445, %rd445, 16;
add.s64 %rd137, %rd132, 16;
ld.shared.f64 %fd102, [%rd132+16];
st.local.f64 [%rd257], %fd102;
ld.shared.u64 %rd351, [%rd132+24];
st.local.u64 [%rd257+8], %rd351;
mov.u64 %rd451, %rd137;
mov.u64 %rd463, %rd134;

BB97_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd445, %rd87;
@%p77 bra BB97_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd457, %rd82;
@%p79 bra BB97_108;

ld.local.f64 %fd104, [%rd254];
ld.local.f64 %fd105, [%rd257];
setp.geu.f64	%p88, %fd105, %fd104;

BB97_108:
selp.b64	%rd363, %rd254, %rd257, %p88;
ld.local.f64 %fd61, [%rd363];
ld.local.u64 %rd144, [%rd363+8];
@%p88 bra BB97_110;
bra.uni BB97_109;

BB97_110:
ld.shared.f64 %fd107, [%rd463+16];
st.local.f64 [%rd254], %fd107;
ld.shared.u64 %rd369, [%rd463+24];
st.local.u64 [%rd254+8], %rd369;
bra.uni BB97_111;

BB97_109:
ld.shared.f64 %fd106, [%rd451+16];
st.local.f64 [%rd257], %fd106;
ld.shared.u64 %rd366, [%rd451+24];
st.local.u64 [%rd257+8], %rd366;

BB97_111:
bar.sync 0;
shl.b64 %rd370, %rd68, 4;
add.s64 %rd372, %rd229, %rd370;
st.shared.f64 [%rd372], %fd55;
st.shared.u64 [%rd372+8], %rd88;
st.shared.f64 [%rd372+16], %fd56;
st.shared.u64 [%rd372+24], %rd99;
st.shared.f64 [%rd372+32], %fd57;
st.shared.u64 [%rd372+40], %rd108;
st.shared.f64 [%rd372+48], %fd58;
st.shared.u64 [%rd372+56], %rd117;
st.shared.f64 [%rd372+64], %fd59;
st.shared.u64 [%rd372+72], %rd126;
st.shared.f64 [%rd372+80], %fd60;
st.shared.u64 [%rd372+88], %rd135;
st.shared.f64 [%rd372+96], %fd61;
st.shared.u64 [%rd372+104], %rd144;
bar.sync 0;
setp.ge.s64	%p80, %rd471, %rd69;
@%p80 bra BB97_114;

cvta.to.global.u64 %rd373, %rd159;
cvt.u64.u32	%rd374, %r13;
mul.wide.u32 %rd375, %r13, 16;
add.s64 %rd470, %rd229, %rd375;
mul.wide.u32 %rd377, %r18, 1792;
add.s64 %rd378, %rd377, %rd374;
shl.b64 %rd379, %rd378, 4;
add.s64 %rd469, %rd373, %rd379;

BB97_113:
ld.shared.f64 %fd108, [%rd470];
ld.shared.u64 %rd380, [%rd470+8];
st.global.f64 [%rd469], %fd108;
st.global.u64 [%rd469+8], %rd380;
add.s64 %rd470, %rd470, 4096;
add.s64 %rd469, %rd469, 4096;
add.s64 %rd471, %rd471, 256;
setp.lt.s64	%p81, %rd471, %rd69;
@%p81 bra BB97_113;

BB97_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot98[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<94>;
.reg .b16 %rs<4>;
.reg .b32 %r<102>;
.reg .f64 %fd<171>;
.reg .b64 %rd<543>;


mov.u64 %rd542, __local_depot98;
cvta.local.u64 %SP, %rd542;
ld.param.u64 %rd164, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd163, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd162, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd158, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd160, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd165, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd161, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd159, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIdEENSQ_IlEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIdEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd159;
cvta.to.global.u64 %rd166, %rd161;
cvta.to.global.u64 %rd2, %rd165;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd160;
cvt.u32.u64	%r17, %rd158;
mul.wide.u32 %rd167, %r16, 8;
add.s64 %rd168, %rd166, %rd167;
ld.global.u32 %r2, [%rd168];
ld.global.u32 %r18, [%rd168+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r101, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r100, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB98_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r101, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r100, %r31, %r1;

BB98_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd169, %r100;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd169, %rd3;
cvt.s64.s32	%rd170, %r101;
cvt.s64.s32	%rd171, %r32;
sub.s64 %rd5, %rd170, %rd171;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd541, %r13;
add.s64 %rd172, %rd541, %rd171;
shl.b64 %rd173, %rd172, 4;
add.s64 %rd7, %rd1, %rd173;
@%p16 bra BB98_17;
bra.uni BB98_3;

BB98_17:
ld.global.f64 %fd127, [%rd7];
ld.global.u64 %rd444, [%rd7+8];
ld.global.f64 %fd128, [%rd7+4096];
ld.global.u64 %rd445, [%rd7+4104];
ld.global.f64 %fd129, [%rd7+8192];
ld.global.u64 %rd446, [%rd7+8200];
ld.global.f64 %fd130, [%rd7+12288];
ld.global.u64 %rd447, [%rd7+12296];
ld.global.f64 %fd131, [%rd7+16384];
ld.global.u64 %rd448, [%rd7+16392];
ld.global.f64 %fd132, [%rd7+20480];
ld.global.u64 %rd449, [%rd7+20488];
ld.global.f64 %fd133, [%rd7+24576];
ld.global.u64 %rd450, [%rd7+24584];
bra.uni BB98_18;

BB98_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd174, 0;
setp.ge.s64	%p17, %rd541, %rd5;
mov.u64 %rd456, %rd174;
mov.f64 %fd139, %fd62;
@%p17 bra BB98_5;

ld.global.f64 %fd1, [%rd7];
ld.global.u64 %rd8, [%rd7+8];
mov.u64 %rd456, %rd8;
mov.f64 %fd139, %fd1;

BB98_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd432, %rd456;
mov.u64 %rd444, %rd432;
cvt.u32.u64	%r33, %rd541;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd176, %r34;
setp.ge.s64	%p18, %rd176, %rd5;
mov.u64 %rd455, %rd174;
mov.f64 %fd138, %fd62;
@%p18 bra BB98_7;

ld.global.f64 %fd138, [%rd7+4096];
ld.global.u64 %rd455, [%rd7+4104];

BB98_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd445, %rd455;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd178, %r35;
setp.ge.s64	%p19, %rd178, %rd5;
mov.u64 %rd454, %rd174;
mov.f64 %fd137, %fd62;
@%p19 bra BB98_9;

ld.global.f64 %fd137, [%rd7+8192];
ld.global.u64 %rd454, [%rd7+8200];

BB98_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd446, %rd454;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd180, %r36;
setp.ge.s64	%p20, %rd180, %rd5;
mov.u64 %rd453, %rd174;
mov.f64 %fd136, %fd62;
@%p20 bra BB98_11;

ld.global.f64 %fd136, [%rd7+12288];
ld.global.u64 %rd453, [%rd7+12296];

BB98_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd447, %rd453;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd182, %r37;
setp.ge.s64	%p21, %rd182, %rd5;
mov.u64 %rd452, %rd174;
mov.f64 %fd135, %fd62;
@%p21 bra BB98_13;

ld.global.f64 %fd135, [%rd7+16384];
ld.global.u64 %rd452, [%rd7+16392];

BB98_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd448, %rd452;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd184, %r38;
setp.ge.s64	%p22, %rd184, %rd5;
mov.u64 %rd451, %rd174;
mov.f64 %fd134, %fd62;
@%p22 bra BB98_15;

ld.global.f64 %fd134, [%rd7+20480];
ld.global.u64 %rd451, [%rd7+20488];

BB98_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd449, %rd451;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd186, %r39;
setp.ge.s64	%p23, %rd186, %rd5;
mov.u64 %rd450, %rd174;
mov.f64 %fd133, %fd62;
@%p23 bra BB98_18;

ld.global.f64 %fd133, [%rd7+24576];
ld.global.u64 %rd450, [%rd7+24584];

BB98_18:
@%p16 bra BB98_33;
bra.uni BB98_19;

BB98_33:
cvt.u64.u32	%rd236, %r13;
cvt.u64.u32	%rd237, %r16;
mul.lo.s64 %rd238, %rd237, %rd164;
add.s64 %rd239, %rd236, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd2, %rd240;
st.global.f64 [%rd241], %fd127;
st.global.u64 [%rd241+8], %rd444;
st.global.f64 [%rd241+4096], %fd128;
st.global.u64 [%rd241+4104], %rd445;
st.global.f64 [%rd241+8192], %fd129;
st.global.u64 [%rd241+8200], %rd446;
st.global.f64 [%rd241+12288], %fd130;
st.global.u64 [%rd241+12296], %rd447;
st.global.f64 [%rd241+16384], %fd131;
st.global.u64 [%rd241+16392], %rd448;
st.global.f64 [%rd241+20480], %fd132;
st.global.u64 [%rd241+20488], %rd449;
st.global.f64 [%rd241+24576], %fd133;
st.global.u64 [%rd241+24584], %rd450;
bra.uni BB98_34;

BB98_19:
setp.ge.s64	%p25, %rd541, %rd5;
@%p25 bra BB98_21;

cvt.u64.u32	%rd189, %r16;
mul.lo.s64 %rd190, %rd189, %rd164;
add.s64 %rd191, %rd541, %rd190;
shl.b64 %rd192, %rd191, 4;
add.s64 %rd193, %rd2, %rd192;
st.global.f64 [%rd193], %fd127;
st.global.u64 [%rd193+8], %rd444;

BB98_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd194, %r44;
setp.ge.s64	%p26, %rd194, %rd5;
@%p26 bra BB98_23;

cvt.u64.u32	%rd196, %r16;
mul.lo.s64 %rd197, %rd196, %rd164;
add.s64 %rd198, %rd541, %rd197;
shl.b64 %rd199, %rd198, 4;
add.s64 %rd200, %rd2, %rd199;
st.global.f64 [%rd200+4096], %fd128;
st.global.u64 [%rd200+4104], %rd445;

BB98_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd201, %r48;
setp.ge.s64	%p27, %rd201, %rd5;
@%p27 bra BB98_25;

cvt.u64.u32	%rd203, %r16;
mul.lo.s64 %rd204, %rd203, %rd164;
add.s64 %rd205, %rd541, %rd204;
shl.b64 %rd206, %rd205, 4;
add.s64 %rd207, %rd2, %rd206;
st.global.f64 [%rd207+8192], %fd129;
st.global.u64 [%rd207+8200], %rd446;

BB98_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd208, %r52;
setp.ge.s64	%p28, %rd208, %rd5;
@%p28 bra BB98_27;

cvt.u64.u32	%rd210, %r16;
mul.lo.s64 %rd211, %rd210, %rd164;
add.s64 %rd212, %rd541, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd214, %rd2, %rd213;
st.global.f64 [%rd214+12288], %fd130;
st.global.u64 [%rd214+12296], %rd447;

BB98_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd215, %r56;
setp.ge.s64	%p29, %rd215, %rd5;
@%p29 bra BB98_29;

cvt.u64.u32	%rd217, %r16;
mul.lo.s64 %rd218, %rd217, %rd164;
add.s64 %rd219, %rd541, %rd218;
shl.b64 %rd220, %rd219, 4;
add.s64 %rd221, %rd2, %rd220;
st.global.f64 [%rd221+16384], %fd131;
st.global.u64 [%rd221+16392], %rd448;

BB98_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd222, %r60;
setp.ge.s64	%p30, %rd222, %rd5;
@%p30 bra BB98_31;

cvt.u64.u32	%rd224, %r16;
mul.lo.s64 %rd225, %rd224, %rd164;
add.s64 %rd226, %rd541, %rd225;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd228, %rd2, %rd227;
st.global.f64 [%rd228+20480], %fd132;
st.global.u64 [%rd228+20488], %rd449;

BB98_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd229, %r64;
setp.ge.s64	%p31, %rd229, %rd5;
@%p31 bra BB98_34;

cvt.u64.u32	%rd231, %r16;
mul.lo.s64 %rd232, %rd231, %rd164;
add.s64 %rd233, %rd541, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd235, %rd2, %rd234;
st.global.f64 [%rd235+24576], %fd133;
st.global.u64 [%rd235+24584], %rd450;

BB98_34:
cvt.u64.u32	%rd36, %r16;
mul.lo.s64 %rd242, %rd36, %rd164;
add.s64 %rd37, %rd5, %rd242;
add.s64 %rd243, %rd541, %rd3;
shl.b64 %rd244, %rd243, 4;
add.s64 %rd39, %rd1, %rd244;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB98_49;
bra.uni BB98_35;

BB98_49:
ld.global.f64 %fd158, [%rd39];
ld.global.u64 %rd475, [%rd39+8];
ld.global.f64 %fd159, [%rd39+4096];
ld.global.u64 %rd476, [%rd39+4104];
ld.global.f64 %fd160, [%rd39+8192];
ld.global.u64 %rd477, [%rd39+8200];
ld.global.f64 %fd161, [%rd39+12288];
ld.global.u64 %rd478, [%rd39+12296];
ld.global.f64 %fd162, [%rd39+16384];
ld.global.u64 %rd479, [%rd39+16392];
ld.global.f64 %fd163, [%rd39+20480];
ld.global.u64 %rd480, [%rd39+20488];
ld.global.f64 %fd164, [%rd39+24576];
ld.global.u64 %rd481, [%rd39+24584];
bra.uni BB98_50;

BB98_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd245, 0;
setp.ge.s64	%p33, %rd541, %rd4;
mov.u64 %rd487, %rd245;
mov.f64 %fd170, %fd69;
@%p33 bra BB98_37;

ld.global.f64 %fd28, [%rd39];
ld.global.u64 %rd40, [%rd39+8];
mov.u64 %rd487, %rd40;
mov.f64 %fd170, %fd28;

BB98_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd463, %rd487;
mov.u64 %rd475, %rd463;
cvt.u32.u64	%r70, %rd541;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd247, %r71;
setp.ge.s64	%p34, %rd247, %rd4;
mov.u64 %rd486, %rd245;
mov.f64 %fd169, %fd69;
@%p34 bra BB98_39;

ld.global.f64 %fd169, [%rd39+4096];
ld.global.u64 %rd486, [%rd39+4104];

BB98_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd476, %rd486;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd249, %r72;
setp.ge.s64	%p35, %rd249, %rd4;
mov.u64 %rd485, %rd245;
mov.f64 %fd168, %fd69;
@%p35 bra BB98_41;

ld.global.f64 %fd168, [%rd39+8192];
ld.global.u64 %rd485, [%rd39+8200];

BB98_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd477, %rd485;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd251, %r73;
setp.ge.s64	%p36, %rd251, %rd4;
mov.u64 %rd484, %rd245;
mov.f64 %fd167, %fd69;
@%p36 bra BB98_43;

ld.global.f64 %fd167, [%rd39+12288];
ld.global.u64 %rd484, [%rd39+12296];

BB98_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd478, %rd484;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd253, %r74;
setp.ge.s64	%p37, %rd253, %rd4;
mov.u64 %rd483, %rd245;
mov.f64 %fd166, %fd69;
@%p37 bra BB98_45;

ld.global.f64 %fd166, [%rd39+16384];
ld.global.u64 %rd483, [%rd39+16392];

BB98_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd479, %rd483;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd255, %r75;
setp.ge.s64	%p38, %rd255, %rd4;
mov.u64 %rd482, %rd245;
mov.f64 %fd165, %fd69;
@%p38 bra BB98_47;

ld.global.f64 %fd165, [%rd39+20480];
ld.global.u64 %rd482, [%rd39+20488];

BB98_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd480, %rd482;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd257, %r76;
setp.ge.s64	%p39, %rd257, %rd4;
mov.u64 %rd481, %rd245;
mov.f64 %fd164, %fd69;
@%p39 bra BB98_50;

ld.global.f64 %fd164, [%rd39+24576];
ld.global.u64 %rd481, [%rd39+24584];

BB98_50:
add.s64 %rd259, %rd541, %rd37;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd67, %rd2, %rd260;
@%p32 bra BB98_64;
bra.uni BB98_51;

BB98_64:
st.global.f64 [%rd67], %fd158;
st.global.u64 [%rd67+8], %rd475;
st.global.f64 [%rd67+4096], %fd159;
st.global.u64 [%rd67+4104], %rd476;
st.global.f64 [%rd67+8192], %fd160;
st.global.u64 [%rd67+8200], %rd477;
st.global.f64 [%rd67+12288], %fd161;
st.global.u64 [%rd67+12296], %rd478;
st.global.f64 [%rd67+16384], %fd162;
st.global.u64 [%rd67+16392], %rd479;
st.global.f64 [%rd67+20480], %fd163;
st.global.u64 [%rd67+20488], %rd480;
bra.uni BB98_65;

BB98_51:
setp.ge.s64	%p41, %rd541, %rd4;
@%p41 bra BB98_53;

st.global.f64 [%rd67], %fd158;
st.global.u64 [%rd67+8], %rd475;

BB98_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd262, %r80;
setp.ge.s64	%p42, %rd262, %rd4;
@%p42 bra BB98_55;

st.global.f64 [%rd67+4096], %fd159;
st.global.u64 [%rd67+4104], %rd476;

BB98_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd263, %r82;
setp.ge.s64	%p43, %rd263, %rd4;
@%p43 bra BB98_57;

st.global.f64 [%rd67+8192], %fd160;
st.global.u64 [%rd67+8200], %rd477;

BB98_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd264, %r84;
setp.ge.s64	%p44, %rd264, %rd4;
@%p44 bra BB98_59;

st.global.f64 [%rd67+12288], %fd161;
st.global.u64 [%rd67+12296], %rd478;

BB98_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd265, %r86;
setp.ge.s64	%p45, %rd265, %rd4;
@%p45 bra BB98_61;

st.global.f64 [%rd67+16384], %fd162;
st.global.u64 [%rd67+16392], %rd479;

BB98_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd266, %r88;
setp.ge.s64	%p46, %rd266, %rd4;
@%p46 bra BB98_63;

st.global.f64 [%rd67+20480], %fd163;
st.global.u64 [%rd67+20488], %rd480;

BB98_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd267, %r90;
setp.ge.s64	%p47, %rd267, %rd4;
@%p47 bra BB98_66;

BB98_65:
st.global.f64 [%rd67+24576], %fd164;
st.global.u64 [%rd67+24584], %rd481;

BB98_66:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd268, %r92;
add.s64 %rd68, %rd5, %rd4;
min.s64 %rd69, %rd268, %rd68;
setp.lt.s64	%p48, %rd69, %rd4;
sub.s64 %rd269, %rd69, %rd4;
selp.b64	%rd489, 0, %rd269, %p48;
min.s64 %rd488, %rd5, %rd69;
setp.ge.s64	%p49, %rd489, %rd488;
@%p49 bra BB98_69;

add.s64 %rd270, %rd37, %rd69;
add.s64 %rd72, %rd270, -1;

BB98_68:
add.s64 %rd271, %rd488, %rd489;
shr.s64 %rd272, %rd271, 1;
sub.s64 %rd273, %rd72, %rd272;
add.s64 %rd274, %rd272, %rd242;
shl.b64 %rd275, %rd273, 4;
add.s64 %rd276, %rd2, %rd275;
shl.b64 %rd277, %rd274, 4;
add.s64 %rd278, %rd2, %rd277;
ld.global.f64 %fd76, [%rd278];
ld.global.f64 %fd77, [%rd276];
setp.lt.f64	%p50, %fd77, %fd76;
add.s64 %rd279, %rd272, 1;
selp.b64	%rd489, %rd489, %rd279, %p50;
selp.b64	%rd488, %rd272, %rd488, %p50;
setp.lt.s64	%p51, %rd489, %rd488;
@%p51 bra BB98_68;

BB98_69:
add.s64 %rd79, %rd489, %rd242;
shl.b64 %rd283, %rd79, 4;
add.s64 %rd80, %rd2, %rd283;
shl.b64 %rd284, %rd37, 4;
add.s64 %rd81, %rd2, %rd284;
add.s64 %rd285, %rd37, %rd69;
sub.s64 %rd82, %rd285, %rd489;
shl.b64 %rd286, %rd82, 4;
add.s64 %rd83, %rd2, %rd286;
add.s64 %rd287, %rd68, %rd242;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd84, %rd2, %rd288;
add.u64 %rd289, %SP, 0;
cvta.to.local.u64 %rd85, %rd289;
mov.u64 %rd490, 0;
mov.pred %p52, 0;
@%p52 bra BB98_71;

BB98_70:
add.s64 %rd290, %rd85, %rd490;
mov.u16 %rs2, 0;
st.local.u8 [%rd290], %rs2;
add.s64 %rd490, %rd490, 1;
setp.lt.u64	%p53, %rd490, 16;
@%p53 bra BB98_70;

BB98_71:
ld.global.f64 %fd78, [%rd80];
ld.global.u64 %rd292, [%rd80+8];
st.local.u64 [%rd85+8], %rd292;
st.local.f64 [%rd85], %fd78;
add.u64 %rd295, %SP, 16;
cvta.to.local.u64 %rd88, %rd295;
mov.u64 %rd491, 0;
@%p52 bra BB98_73;

BB98_72:
add.s64 %rd296, %rd88, %rd491;
mov.u16 %rs3, 0;
st.local.u8 [%rd296], %rs3;
add.s64 %rd491, %rd491, 1;
setp.lt.u64	%p55, %rd491, 16;
@%p55 bra BB98_72;

BB98_73:
ld.global.f64 %fd79, [%rd83];
ld.global.u64 %rd297, [%rd83+8];
st.local.u64 [%rd88+8], %rd297;
st.local.f64 [%rd88], %fd79;
mov.pred %p87, -1;
setp.ge.u64	%p57, %rd83, %rd84;
@%p57 bra BB98_76;

mov.pred %p87, 0;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB98_76;

ld.local.f64 %fd80, [%rd85];
ld.local.f64 %fd81, [%rd88];
setp.geu.f64	%p87, %fd81, %fd80;

BB98_76:
selp.b64	%rd308, %rd85, %rd88, %p87;
ld.local.f64 %fd55, [%rd308];
ld.local.u64 %rd91, [%rd308+8];
@%p87 bra BB98_78;
bra.uni BB98_77;

BB98_78:
add.s64 %rd315, %rd283, %rd2;
add.s64 %rd94, %rd315, 16;
mov.u64 %rd536, %rd94;
ld.global.f64 %fd83, [%rd80+16];
st.local.f64 [%rd85], %fd83;
ld.global.u64 %rd318, [%rd80+24];
st.local.u64 [%rd85+8], %rd318;
mov.u64 %rd513, %rd83;
mov.u64 %rd514, %rd83;
mov.u64 %rd537, %rd94;
bra.uni BB98_79;

BB98_77:
add.s64 %rd310, %rd286, %rd2;
add.s64 %rd92, %rd310, 16;
mov.u64 %rd513, %rd92;
ld.global.f64 %fd82, [%rd83+16];
st.local.f64 [%rd88], %fd82;
ld.global.u64 %rd313, [%rd83+24];
st.local.u64 [%rd88+8], %rd313;
mov.u64 %rd514, %rd92;
mov.u64 %rd536, %rd80;
mov.u64 %rd537, %rd80;

BB98_79:
mov.u64 %rd99, %rd536;
mov.u64 %rd535, %rd537;
mov.u64 %rd97, %rd513;
mov.u64 %rd512, %rd514;
mov.pred %p88, -1;
setp.ge.u64	%p61, %rd512, %rd84;
@%p61 bra BB98_82;

mov.pred %p88, 0;
setp.ge.u64	%p63, %rd535, %rd81;
@%p63 bra BB98_82;

ld.local.f64 %fd84, [%rd85];
ld.local.f64 %fd85, [%rd88];
setp.geu.f64	%p88, %fd85, %fd84;

BB98_82:
selp.b64	%rd327, %rd85, %rd88, %p88;
ld.local.f64 %fd56, [%rd327];
ld.local.u64 %rd100, [%rd327+8];
@%p88 bra BB98_84;
bra.uni BB98_83;

BB98_84:
add.s64 %rd535, %rd535, 16;
add.s64 %rd104, %rd99, 16;
ld.global.f64 %fd87, [%rd99+16];
st.local.f64 [%rd85], %fd87;
ld.global.u64 %rd333, [%rd99+24];
st.local.u64 [%rd85+8], %rd333;
mov.u64 %rd511, %rd97;
mov.u64 %rd534, %rd104;
bra.uni BB98_85;

BB98_83:
add.s64 %rd512, %rd512, 16;
add.s64 %rd102, %rd97, 16;
ld.global.f64 %fd86, [%rd97+16];
st.local.f64 [%rd88], %fd86;
ld.global.u64 %rd330, [%rd97+24];
st.local.u64 [%rd88+8], %rd330;
mov.u64 %rd511, %rd102;
mov.u64 %rd534, %rd99;

BB98_85:
mov.u64 %rd108, %rd534;
mov.u64 %rd533, %rd535;
mov.u64 %rd106, %rd511;
mov.u64 %rd510, %rd512;
mov.pred %p89, -1;
setp.ge.u64	%p65, %rd510, %rd84;
@%p65 bra BB98_88;

mov.pred %p89, 0;
setp.ge.u64	%p67, %rd533, %rd81;
@%p67 bra BB98_88;

ld.local.f64 %fd88, [%rd85];
ld.local.f64 %fd89, [%rd88];
setp.geu.f64	%p89, %fd89, %fd88;

BB98_88:
selp.b64	%rd342, %rd85, %rd88, %p89;
ld.local.f64 %fd57, [%rd342];
ld.local.u64 %rd109, [%rd342+8];
@%p89 bra BB98_90;
bra.uni BB98_89;

BB98_90:
add.s64 %rd533, %rd533, 16;
add.s64 %rd113, %rd108, 16;
ld.global.f64 %fd91, [%rd108+16];
st.local.f64 [%rd85], %fd91;
ld.global.u64 %rd348, [%rd108+24];
st.local.u64 [%rd85+8], %rd348;
mov.u64 %rd509, %rd106;
mov.u64 %rd532, %rd113;
bra.uni BB98_91;

BB98_89:
add.s64 %rd510, %rd510, 16;
add.s64 %rd111, %rd106, 16;
ld.global.f64 %fd90, [%rd106+16];
st.local.f64 [%rd88], %fd90;
ld.global.u64 %rd345, [%rd106+24];
st.local.u64 [%rd88+8], %rd345;
mov.u64 %rd509, %rd111;
mov.u64 %rd532, %rd108;

BB98_91:
mov.u64 %rd117, %rd532;
mov.u64 %rd531, %rd533;
mov.u64 %rd115, %rd509;
mov.u64 %rd508, %rd510;
mov.pred %p90, -1;
setp.ge.u64	%p69, %rd508, %rd84;
@%p69 bra BB98_94;

mov.pred %p90, 0;
setp.ge.u64	%p71, %rd531, %rd81;
@%p71 bra BB98_94;

ld.local.f64 %fd92, [%rd85];
ld.local.f64 %fd93, [%rd88];
setp.geu.f64	%p90, %fd93, %fd92;

BB98_94:
selp.b64	%rd357, %rd85, %rd88, %p90;
ld.local.f64 %fd58, [%rd357];
ld.local.u64 %rd118, [%rd357+8];
@%p90 bra BB98_96;
bra.uni BB98_95;

BB98_96:
add.s64 %rd531, %rd531, 16;
add.s64 %rd122, %rd117, 16;
ld.global.f64 %fd95, [%rd117+16];
st.local.f64 [%rd85], %fd95;
ld.global.u64 %rd363, [%rd117+24];
st.local.u64 [%rd85+8], %rd363;
mov.u64 %rd507, %rd115;
mov.u64 %rd530, %rd122;
bra.uni BB98_97;

BB98_95:
add.s64 %rd508, %rd508, 16;
add.s64 %rd120, %rd115, 16;
ld.global.f64 %fd94, [%rd115+16];
st.local.f64 [%rd88], %fd94;
ld.global.u64 %rd360, [%rd115+24];
st.local.u64 [%rd88+8], %rd360;
mov.u64 %rd507, %rd120;
mov.u64 %rd530, %rd117;

BB98_97:
mov.u64 %rd126, %rd530;
mov.u64 %rd529, %rd531;
mov.u64 %rd124, %rd507;
mov.u64 %rd506, %rd508;
mov.pred %p91, -1;
setp.ge.u64	%p73, %rd506, %rd84;
@%p73 bra BB98_100;

mov.pred %p91, 0;
setp.ge.u64	%p75, %rd529, %rd81;
@%p75 bra BB98_100;

ld.local.f64 %fd96, [%rd85];
ld.local.f64 %fd97, [%rd88];
setp.geu.f64	%p91, %fd97, %fd96;

BB98_100:
selp.b64	%rd372, %rd85, %rd88, %p91;
ld.local.f64 %fd59, [%rd372];
ld.local.u64 %rd127, [%rd372+8];
@%p91 bra BB98_102;
bra.uni BB98_101;

BB98_102:
add.s64 %rd529, %rd529, 16;
add.s64 %rd131, %rd126, 16;
ld.global.f64 %fd99, [%rd126+16];
st.local.f64 [%rd85], %fd99;
ld.global.u64 %rd378, [%rd126+24];
st.local.u64 [%rd85+8], %rd378;
mov.u64 %rd505, %rd124;
mov.u64 %rd528, %rd131;
bra.uni BB98_103;

BB98_101:
add.s64 %rd506, %rd506, 16;
add.s64 %rd129, %rd124, 16;
ld.global.f64 %fd98, [%rd124+16];
st.local.f64 [%rd88], %fd98;
ld.global.u64 %rd375, [%rd124+24];
st.local.u64 [%rd88+8], %rd375;
mov.u64 %rd505, %rd129;
mov.u64 %rd528, %rd126;

BB98_103:
mov.u64 %rd135, %rd528;
mov.u64 %rd527, %rd529;
mov.u64 %rd133, %rd505;
mov.u64 %rd504, %rd506;
mov.pred %p92, -1;
setp.ge.u64	%p77, %rd504, %rd84;
@%p77 bra BB98_106;

mov.pred %p92, 0;
setp.ge.u64	%p79, %rd527, %rd81;
@%p79 bra BB98_106;

ld.local.f64 %fd100, [%rd85];
ld.local.f64 %fd101, [%rd88];
setp.geu.f64	%p92, %fd101, %fd100;

BB98_106:
selp.b64	%rd387, %rd85, %rd88, %p92;
ld.local.f64 %fd60, [%rd387];
ld.local.u64 %rd136, [%rd387+8];
@%p92 bra BB98_108;
bra.uni BB98_107;

BB98_108:
add.s64 %rd527, %rd527, 16;
add.s64 %rd140, %rd135, 16;
ld.global.f64 %fd103, [%rd135+16];
st.local.f64 [%rd85], %fd103;
ld.global.u64 %rd393, [%rd135+24];
st.local.u64 [%rd85+8], %rd393;
mov.u64 %rd503, %rd133;
mov.u64 %rd526, %rd140;
bra.uni BB98_109;

BB98_107:
add.s64 %rd504, %rd504, 16;
add.s64 %rd138, %rd133, 16;
ld.global.f64 %fd102, [%rd133+16];
st.local.f64 [%rd88], %fd102;
ld.global.u64 %rd390, [%rd133+24];
st.local.u64 [%rd88+8], %rd390;
mov.u64 %rd503, %rd138;
mov.u64 %rd526, %rd135;

BB98_109:
mov.pred %p93, -1;
setp.ge.u64	%p81, %rd504, %rd84;
@%p81 bra BB98_112;

mov.pred %p93, 0;
setp.ge.u64	%p83, %rd527, %rd81;
@%p83 bra BB98_112;

ld.local.f64 %fd104, [%rd85];
ld.local.f64 %fd105, [%rd88];
setp.geu.f64	%p93, %fd105, %fd104;

BB98_112:
selp.b64	%rd402, %rd85, %rd88, %p93;
ld.local.f64 %fd61, [%rd402];
ld.local.u64 %rd145, [%rd402+8];
@%p93 bra BB98_114;
bra.uni BB98_113;

BB98_114:
ld.global.f64 %fd107, [%rd526+16];
st.local.f64 [%rd85], %fd107;
ld.global.u64 %rd408, [%rd526+24];
st.local.u64 [%rd85+8], %rd408;
bra.uni BB98_115;

BB98_113:
ld.global.f64 %fd106, [%rd503+16];
st.local.f64 [%rd88], %fd106;
ld.global.u64 %rd405, [%rd503+24];
st.local.u64 [%rd88+8], %rd405;

BB98_115:
bar.sync 0;
add.s64 %rd412, %rd268, %rd242;
shl.b64 %rd413, %rd412, 4;
add.s64 %rd414, %rd2, %rd413;
st.global.f64 [%rd414], %fd55;
st.global.u64 [%rd414+8], %rd91;
st.global.f64 [%rd414+16], %fd56;
st.global.u64 [%rd414+24], %rd100;
st.global.f64 [%rd414+32], %fd57;
st.global.u64 [%rd414+40], %rd109;
st.global.f64 [%rd414+48], %fd58;
st.global.u64 [%rd414+56], %rd118;
st.global.f64 [%rd414+64], %fd59;
st.global.u64 [%rd414+72], %rd127;
st.global.f64 [%rd414+80], %fd60;
st.global.u64 [%rd414+88], %rd136;
st.global.f64 [%rd414+96], %fd61;
st.global.u64 [%rd414+104], %rd145;
bar.sync 0;
setp.ge.s64	%p84, %rd541, %rd68;
@%p84 bra BB98_118;

mov.u32 %r99, %ctaid.x;
mov.u32 %r98, %tid.x;
cvta.to.global.u64 %rd415, %rd162;
cvta.to.global.u64 %rd416, %rd163;
mul.wide.u32 %rd418, %r99, 1792;
cvt.u64.u32	%rd419, %r98;
add.s64 %rd420, %rd418, %rd419;
shl.b64 %rd421, %rd420, 3;
add.s64 %rd540, %rd416, %rd421;
add.s64 %rd539, %rd415, %rd421;
mul.lo.s64 %rd422, %rd164, %rd36;
add.s64 %rd423, %rd422, %rd419;
shl.b64 %rd424, %rd423, 4;
add.s64 %rd538, %rd2, %rd424;

BB98_117:
ld.global.f64 %fd108, [%rd538];
st.global.f64 [%rd539], %fd108;
ld.global.u64 %rd425, [%rd538+8];
st.global.u64 [%rd540], %rd425;
add.s64 %rd540, %rd540, 2048;
add.s64 %rd539, %rd539, 2048;
add.s64 %rd538, %rd538, 4096;
add.s64 %rd541, %rd541, 256;
setp.lt.s64	%p85, %rd541, %rd68;
@%p85 bra BB98_117;

BB98_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot99[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<83>;
.reg .f64 %fd<171>;
.reg .b64 %rd<494>;


mov.u64 %rd493, __local_depot99;
cvta.local.u64 %SP, %rd493;
ld.param.u64 %rd154, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+40];
ld.param.u64 %rd153, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+32];
ld.param.u64 %rd149, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0];
ld.param.u64 %rd151, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+16];
ld.param.u64 %rd152, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+24];
ld.param.u64 %rd150, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIdlNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIdEENSP_IlEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIdEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd150;
cvta.to.global.u64 %rd155, %rd152;
cvt.u32.u64	%r1, %rd151;
cvt.u32.u64	%r17, %rd149;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd156, %r18, 8;
add.s64 %rd157, %rd155, %rd156;
ld.global.u32 %r2, [%rd157];
ld.global.u32 %r19, [%rd157+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r82, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r81, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB99_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r82, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r81, %r32, %r1;

BB99_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd158, %r81;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd158, %rd2;
cvt.s64.s32	%rd159, %r82;
cvt.s64.s32	%rd160, %r33;
sub.s64 %rd4, %rd159, %rd160;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd492, %r13;
add.s64 %rd161, %rd492, %rd160;
shl.b64 %rd162, %rd161, 4;
add.s64 %rd6, %rd1, %rd162;
@%p16 bra BB99_17;
bra.uni BB99_3;

BB99_17:
ld.global.f64 %fd127, [%rd6];
ld.global.u64 %rd399, [%rd6+8];
ld.global.f64 %fd128, [%rd6+4096];
ld.global.u64 %rd400, [%rd6+4104];
ld.global.f64 %fd129, [%rd6+8192];
ld.global.u64 %rd401, [%rd6+8200];
ld.global.f64 %fd130, [%rd6+12288];
ld.global.u64 %rd402, [%rd6+12296];
ld.global.f64 %fd131, [%rd6+16384];
ld.global.u64 %rd403, [%rd6+16392];
ld.global.f64 %fd132, [%rd6+20480];
ld.global.u64 %rd404, [%rd6+20488];
ld.global.f64 %fd133, [%rd6+24576];
ld.global.u64 %rd405, [%rd6+24584];
bra.uni BB99_18;

BB99_3:
mov.f64 %fd62, 0d0000000000000000;
mov.u64 %rd163, 0;
setp.ge.s64	%p17, %rd492, %rd4;
mov.u64 %rd411, %rd163;
mov.f64 %fd139, %fd62;
@%p17 bra BB99_5;

ld.global.f64 %fd1, [%rd6];
ld.global.u64 %rd7, [%rd6+8];
mov.u64 %rd411, %rd7;
mov.f64 %fd139, %fd1;

BB99_5:
mov.f64 %fd115, %fd139;
mov.f64 %fd127, %fd115;
mov.u64 %rd387, %rd411;
mov.u64 %rd399, %rd387;
cvt.u32.u64	%r34, %rd492;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd165, %r35;
setp.ge.s64	%p18, %rd165, %rd4;
mov.u64 %rd410, %rd163;
mov.f64 %fd138, %fd62;
@%p18 bra BB99_7;

ld.global.f64 %fd138, [%rd6+4096];
ld.global.u64 %rd410, [%rd6+4104];

BB99_7:
mov.f64 %fd128, %fd138;
mov.u64 %rd400, %rd410;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd167, %r36;
setp.ge.s64	%p19, %rd167, %rd4;
mov.u64 %rd409, %rd163;
mov.f64 %fd137, %fd62;
@%p19 bra BB99_9;

ld.global.f64 %fd137, [%rd6+8192];
ld.global.u64 %rd409, [%rd6+8200];

BB99_9:
mov.f64 %fd129, %fd137;
mov.u64 %rd401, %rd409;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd169, %r37;
setp.ge.s64	%p20, %rd169, %rd4;
mov.u64 %rd408, %rd163;
mov.f64 %fd136, %fd62;
@%p20 bra BB99_11;

ld.global.f64 %fd136, [%rd6+12288];
ld.global.u64 %rd408, [%rd6+12296];

BB99_11:
mov.f64 %fd130, %fd136;
mov.u64 %rd402, %rd408;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd171, %r38;
setp.ge.s64	%p21, %rd171, %rd4;
mov.u64 %rd407, %rd163;
mov.f64 %fd135, %fd62;
@%p21 bra BB99_13;

ld.global.f64 %fd135, [%rd6+16384];
ld.global.u64 %rd407, [%rd6+16392];

BB99_13:
mov.f64 %fd131, %fd135;
mov.u64 %rd403, %rd407;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd173, %r39;
setp.ge.s64	%p22, %rd173, %rd4;
mov.u64 %rd406, %rd163;
mov.f64 %fd134, %fd62;
@%p22 bra BB99_15;

ld.global.f64 %fd134, [%rd6+20480];
ld.global.u64 %rd406, [%rd6+20488];

BB99_15:
mov.f64 %fd132, %fd134;
mov.u64 %rd404, %rd406;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd175, %r40;
setp.ge.s64	%p23, %rd175, %rd4;
mov.u64 %rd405, %rd163;
mov.f64 %fd133, %fd62;
@%p23 bra BB99_18;

ld.global.f64 %fd133, [%rd6+24576];
ld.global.u64 %rd405, [%rd6+24584];

BB99_18:
@%p16 bra BB99_33;
bra.uni BB99_19;

BB99_33:
mul.wide.u32 %rd204, %r13, 16;
mov.u64 %rd205, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd206, %rd205, %rd204;
st.shared.f64 [%rd206], %fd127;
st.shared.u64 [%rd206+8], %rd399;
st.shared.f64 [%rd206+4096], %fd128;
st.shared.u64 [%rd206+4104], %rd400;
st.shared.f64 [%rd206+8192], %fd129;
st.shared.u64 [%rd206+8200], %rd401;
st.shared.f64 [%rd206+12288], %fd130;
st.shared.u64 [%rd206+12296], %rd402;
st.shared.f64 [%rd206+16384], %fd131;
st.shared.u64 [%rd206+16392], %rd403;
st.shared.f64 [%rd206+20480], %fd132;
st.shared.u64 [%rd206+20488], %rd404;
st.shared.f64 [%rd206+24576], %fd133;
st.shared.u64 [%rd206+24584], %rd405;
bra.uni BB99_34;

BB99_19:
setp.ge.s64	%p25, %rd492, %rd4;
@%p25 bra BB99_21;

mul.wide.u32 %rd177, %r13, 16;
mov.u64 %rd178, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd179, %rd178, %rd177;
st.shared.f64 [%rd179], %fd127;
st.shared.u64 [%rd179+8], %rd399;

BB99_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd180, %r44;
setp.ge.s64	%p26, %rd180, %rd4;
@%p26 bra BB99_23;

mul.wide.u32 %rd181, %r13, 16;
mov.u64 %rd182, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd183, %rd182, %rd181;
st.shared.f64 [%rd183+4096], %fd128;
st.shared.u64 [%rd183+4104], %rd400;

BB99_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd184, %r47;
setp.ge.s64	%p27, %rd184, %rd4;
@%p27 bra BB99_25;

mul.wide.u32 %rd185, %r13, 16;
mov.u64 %rd186, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd187, %rd186, %rd185;
st.shared.f64 [%rd187+8192], %fd129;
st.shared.u64 [%rd187+8200], %rd401;

BB99_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd188, %r50;
setp.ge.s64	%p28, %rd188, %rd4;
@%p28 bra BB99_27;

mul.wide.u32 %rd189, %r13, 16;
mov.u64 %rd190, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd191, %rd190, %rd189;
st.shared.f64 [%rd191+12288], %fd130;
st.shared.u64 [%rd191+12296], %rd402;

BB99_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd192, %r53;
setp.ge.s64	%p29, %rd192, %rd4;
@%p29 bra BB99_29;

mul.wide.u32 %rd193, %r13, 16;
mov.u64 %rd194, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd195, %rd194, %rd193;
st.shared.f64 [%rd195+16384], %fd131;
st.shared.u64 [%rd195+16392], %rd403;

BB99_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd196, %r56;
setp.ge.s64	%p30, %rd196, %rd4;
@%p30 bra BB99_31;

mul.wide.u32 %rd197, %r13, 16;
mov.u64 %rd198, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd199, %rd198, %rd197;
st.shared.f64 [%rd199+20480], %fd132;
st.shared.u64 [%rd199+20488], %rd404;

BB99_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd200, %r59;
setp.ge.s64	%p31, %rd200, %rd4;
@%p31 bra BB99_34;

mul.wide.u32 %rd201, %r13, 16;
mov.u64 %rd202, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd203, %rd202, %rd201;
st.shared.f64 [%rd203+24576], %fd133;
st.shared.u64 [%rd203+24584], %rd405;

BB99_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd207, %rd492, %rd2;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd35, %rd1, %rd208;
@%p32 bra BB99_49;
bra.uni BB99_35;

BB99_49:
ld.global.f64 %fd158, [%rd35];
ld.global.u64 %rd430, [%rd35+8];
ld.global.f64 %fd159, [%rd35+4096];
ld.global.u64 %rd431, [%rd35+4104];
ld.global.f64 %fd160, [%rd35+8192];
ld.global.u64 %rd432, [%rd35+8200];
ld.global.f64 %fd161, [%rd35+12288];
ld.global.u64 %rd433, [%rd35+12296];
ld.global.f64 %fd162, [%rd35+16384];
ld.global.u64 %rd434, [%rd35+16392];
ld.global.f64 %fd163, [%rd35+20480];
ld.global.u64 %rd435, [%rd35+20488];
ld.global.f64 %fd164, [%rd35+24576];
ld.global.u64 %rd436, [%rd35+24584];
bra.uni BB99_50;

BB99_35:
mov.f64 %fd69, 0d0000000000000000;
mov.u64 %rd209, 0;
setp.ge.s64	%p33, %rd492, %rd3;
mov.u64 %rd442, %rd209;
mov.f64 %fd170, %fd69;
@%p33 bra BB99_37;

ld.global.f64 %fd28, [%rd35];
ld.global.u64 %rd36, [%rd35+8];
mov.u64 %rd442, %rd36;
mov.f64 %fd170, %fd28;

BB99_37:
mov.f64 %fd146, %fd170;
mov.f64 %fd158, %fd146;
mov.u64 %rd418, %rd442;
mov.u64 %rd430, %rd418;
cvt.u32.u64	%r62, %rd492;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd211, %r63;
setp.ge.s64	%p34, %rd211, %rd3;
mov.u64 %rd441, %rd209;
mov.f64 %fd169, %fd69;
@%p34 bra BB99_39;

ld.global.f64 %fd169, [%rd35+4096];
ld.global.u64 %rd441, [%rd35+4104];

BB99_39:
mov.f64 %fd159, %fd169;
mov.u64 %rd431, %rd441;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd213, %r64;
setp.ge.s64	%p35, %rd213, %rd3;
mov.u64 %rd440, %rd209;
mov.f64 %fd168, %fd69;
@%p35 bra BB99_41;

ld.global.f64 %fd168, [%rd35+8192];
ld.global.u64 %rd440, [%rd35+8200];

BB99_41:
mov.f64 %fd160, %fd168;
mov.u64 %rd432, %rd440;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd215, %r65;
setp.ge.s64	%p36, %rd215, %rd3;
mov.u64 %rd439, %rd209;
mov.f64 %fd167, %fd69;
@%p36 bra BB99_43;

ld.global.f64 %fd167, [%rd35+12288];
ld.global.u64 %rd439, [%rd35+12296];

BB99_43:
mov.f64 %fd161, %fd167;
mov.u64 %rd433, %rd439;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd217, %r66;
setp.ge.s64	%p37, %rd217, %rd3;
mov.u64 %rd438, %rd209;
mov.f64 %fd166, %fd69;
@%p37 bra BB99_45;

ld.global.f64 %fd166, [%rd35+16384];
ld.global.u64 %rd438, [%rd35+16392];

BB99_45:
mov.f64 %fd162, %fd166;
mov.u64 %rd434, %rd438;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd219, %r67;
setp.ge.s64	%p38, %rd219, %rd3;
mov.u64 %rd437, %rd209;
mov.f64 %fd165, %fd69;
@%p38 bra BB99_47;

ld.global.f64 %fd165, [%rd35+20480];
ld.global.u64 %rd437, [%rd35+20488];

BB99_47:
mov.f64 %fd163, %fd165;
mov.u64 %rd435, %rd437;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd221, %r68;
setp.ge.s64	%p39, %rd221, %rd3;
mov.u64 %rd436, %rd209;
mov.f64 %fd164, %fd69;
@%p39 bra BB99_50;

ld.global.f64 %fd164, [%rd35+24576];
ld.global.u64 %rd436, [%rd35+24584];

BB99_50:
add.s64 %rd222, %rd492, %rd4;
shl.b64 %rd223, %rd222, 4;
mov.u64 %rd224, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd64, %rd224, %rd223;
@%p32 bra BB99_64;
bra.uni BB99_51;

BB99_64:
st.shared.f64 [%rd64], %fd158;
st.shared.u64 [%rd64+8], %rd430;
st.shared.f64 [%rd64+4096], %fd159;
st.shared.u64 [%rd64+4104], %rd431;
st.shared.f64 [%rd64+8192], %fd160;
st.shared.u64 [%rd64+8200], %rd432;
st.shared.f64 [%rd64+12288], %fd161;
st.shared.u64 [%rd64+12296], %rd433;
st.shared.f64 [%rd64+16384], %fd162;
st.shared.u64 [%rd64+16392], %rd434;
st.shared.f64 [%rd64+20480], %fd163;
st.shared.u64 [%rd64+20488], %rd435;
bra.uni BB99_65;

BB99_51:
setp.ge.s64	%p41, %rd492, %rd3;
@%p41 bra BB99_53;

st.shared.f64 [%rd64], %fd158;
st.shared.u64 [%rd64+8], %rd430;

BB99_53:
cvt.u32.u64	%r69, %rd492;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd225, %r70;
setp.ge.s64	%p42, %rd225, %rd3;
@%p42 bra BB99_55;

st.shared.f64 [%rd64+4096], %fd159;
st.shared.u64 [%rd64+4104], %rd431;

BB99_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd226, %r71;
setp.ge.s64	%p43, %rd226, %rd3;
@%p43 bra BB99_57;

st.shared.f64 [%rd64+8192], %fd160;
st.shared.u64 [%rd64+8200], %rd432;

BB99_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd227, %r72;
setp.ge.s64	%p44, %rd227, %rd3;
@%p44 bra BB99_59;

st.shared.f64 [%rd64+12288], %fd161;
st.shared.u64 [%rd64+12296], %rd433;

BB99_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd228, %r73;
setp.ge.s64	%p45, %rd228, %rd3;
@%p45 bra BB99_61;

st.shared.f64 [%rd64+16384], %fd162;
st.shared.u64 [%rd64+16392], %rd434;

BB99_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd229, %r74;
setp.ge.s64	%p46, %rd229, %rd3;
@%p46 bra BB99_63;

st.shared.f64 [%rd64+20480], %fd163;
st.shared.u64 [%rd64+20488], %rd435;

BB99_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd230, %r75;
setp.ge.s64	%p47, %rd230, %rd3;
@%p47 bra BB99_66;

BB99_65:
st.shared.f64 [%rd64+24576], %fd164;
st.shared.u64 [%rd64+24584], %rd436;

BB99_66:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd231, %r77;
add.s64 %rd65, %rd4, %rd3;
min.s64 %rd66, %rd231, %rd65;
setp.lt.s64	%p48, %rd66, %rd3;
sub.s64 %rd232, %rd66, %rd3;
selp.b64	%rd444, 0, %rd232, %p48;
min.s64 %rd443, %rd4, %rd66;
setp.ge.s64	%p49, %rd444, %rd443;
@%p49 bra BB99_69;

add.s64 %rd233, %rd4, %rd66;
add.s64 %rd69, %rd233, -1;

BB99_68:
add.s64 %rd234, %rd443, %rd444;
shr.s64 %rd235, %rd234, 1;
sub.s64 %rd236, %rd69, %rd235;
shl.b64 %rd237, %rd236, 4;
add.s64 %rd239, %rd224, %rd237;
shl.b64 %rd240, %rd235, 4;
add.s64 %rd241, %rd224, %rd240;
ld.shared.f64 %fd76, [%rd241];
ld.shared.f64 %fd77, [%rd239];
setp.lt.f64	%p50, %fd77, %fd76;
add.s64 %rd242, %rd235, 1;
selp.b64	%rd444, %rd444, %rd242, %p50;
selp.b64	%rd443, %rd235, %rd443, %p50;
setp.lt.s64	%p51, %rd444, %rd443;
@%p51 bra BB99_68;

BB99_69:
shl.b64 %rd243, %rd4, 4;
add.s64 %rd75, %rd224, %rd243;
add.s64 %rd245, %rd66, %rd4;
sub.s64 %rd76, %rd245, %rd444;
shl.b64 %rd246, %rd76, 4;
add.s64 %rd77, %rd224, %rd246;
shl.b64 %rd247, %rd444, 4;
add.s64 %rd78, %rd224, %rd247;
ld.shared.f64 %fd78, [%rd78];
ld.shared.u64 %rd248, [%rd78+8];
add.u64 %rd249, %SP, 0;
cvta.to.local.u64 %rd250, %rd249;
st.local.u64 [%rd250+8], %rd248;
st.local.f64 [%rd250], %fd78;
ld.shared.f64 %fd79, [%rd77];
ld.shared.u64 %rd251, [%rd77+8];
add.u64 %rd252, %SP, 16;
cvta.to.local.u64 %rd253, %rd252;
st.local.u64 [%rd253+8], %rd251;
st.local.f64 [%rd253], %fd79;
shl.b64 %rd254, %rd65, 4;
add.s64 %rd79, %rd224, %rd254;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd77, %rd79;
@%p53 bra BB99_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd78, %rd75;
@%p55 bra BB99_72;

ld.local.f64 %fd80, [%rd250];
ld.local.f64 %fd81, [%rd253];
setp.geu.f64	%p82, %fd81, %fd80;

BB99_72:
selp.b64	%rd263, %rd250, %rd253, %p82;
ld.local.f64 %fd55, [%rd263];
ld.local.u64 %rd80, [%rd263+8];
@%p82 bra BB99_74;
bra.uni BB99_73;

BB99_74:
mov.u64 %rd466, %rd77;
add.s64 %rd272, %rd247, %rd224;
add.s64 %rd85, %rd272, 16;
mov.u64 %rd488, %rd85;
ld.shared.f64 %fd83, [%rd78+16];
ld.shared.u64 %rd275, [%rd78+24];
st.local.f64 [%rd250], %fd83;
st.local.u64 [%rd250+8], %rd275;
mov.u64 %rd455, %rd77;
mov.u64 %rd477, %rd85;
bra.uni BB99_75;

BB99_73:
mov.u64 %rd488, %rd78;
add.s64 %rd266, %rd246, %rd224;
add.s64 %rd82, %rd266, 16;
mov.u64 %rd466, %rd82;
ld.shared.f64 %fd82, [%rd77+16];
ld.shared.u64 %rd269, [%rd77+24];
st.local.f64 [%rd253], %fd82;
st.local.u64 [%rd253+8], %rd269;
mov.u64 %rd455, %rd82;
mov.u64 %rd477, %rd78;

BB99_75:
mov.u64 %rd90, %rd488;
mov.u64 %rd476, %rd477;
mov.u64 %rd88, %rd466;
mov.u64 %rd454, %rd455;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd454, %rd79;
@%p57 bra BB99_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd476, %rd75;
@%p59 bra BB99_78;

ld.local.f64 %fd84, [%rd250];
ld.local.f64 %fd85, [%rd253];
setp.geu.f64	%p83, %fd85, %fd84;

BB99_78:
selp.b64	%rd284, %rd250, %rd253, %p83;
ld.local.f64 %fd56, [%rd284];
ld.local.u64 %rd91, [%rd284+8];
@%p83 bra BB99_80;
bra.uni BB99_79;

BB99_80:
add.s64 %rd476, %rd476, 16;
add.s64 %rd95, %rd90, 16;
ld.shared.f64 %fd87, [%rd90+16];
ld.shared.u64 %rd290, [%rd90+24];
st.local.f64 [%rd250], %fd87;
st.local.u64 [%rd250+8], %rd290;
mov.u64 %rd465, %rd88;
mov.u64 %rd487, %rd95;
bra.uni BB99_81;

BB99_79:
add.s64 %rd454, %rd454, 16;
add.s64 %rd93, %rd88, 16;
ld.shared.f64 %fd86, [%rd88+16];
ld.shared.u64 %rd287, [%rd88+24];
st.local.f64 [%rd253], %fd86;
st.local.u64 [%rd253+8], %rd287;
mov.u64 %rd465, %rd93;
mov.u64 %rd487, %rd90;

BB99_81:
mov.u64 %rd99, %rd487;
mov.u64 %rd475, %rd476;
mov.u64 %rd97, %rd465;
mov.u64 %rd453, %rd454;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd453, %rd79;
@%p61 bra BB99_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd475, %rd75;
@%p63 bra BB99_84;

ld.local.f64 %fd88, [%rd250];
ld.local.f64 %fd89, [%rd253];
setp.geu.f64	%p84, %fd89, %fd88;

BB99_84:
selp.b64	%rd299, %rd250, %rd253, %p84;
ld.local.f64 %fd57, [%rd299];
ld.local.u64 %rd100, [%rd299+8];
@%p84 bra BB99_86;
bra.uni BB99_85;

BB99_86:
add.s64 %rd475, %rd475, 16;
add.s64 %rd104, %rd99, 16;
ld.shared.f64 %fd91, [%rd99+16];
st.local.f64 [%rd250], %fd91;
ld.shared.u64 %rd305, [%rd99+24];
st.local.u64 [%rd250+8], %rd305;
mov.u64 %rd464, %rd97;
mov.u64 %rd486, %rd104;
bra.uni BB99_87;

BB99_85:
add.s64 %rd453, %rd453, 16;
add.s64 %rd102, %rd97, 16;
ld.shared.f64 %fd90, [%rd97+16];
st.local.f64 [%rd253], %fd90;
ld.shared.u64 %rd302, [%rd97+24];
st.local.u64 [%rd253+8], %rd302;
mov.u64 %rd464, %rd102;
mov.u64 %rd486, %rd99;

BB99_87:
mov.u64 %rd108, %rd486;
mov.u64 %rd474, %rd475;
mov.u64 %rd106, %rd464;
mov.u64 %rd452, %rd453;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd452, %rd79;
@%p65 bra BB99_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd474, %rd75;
@%p67 bra BB99_90;

ld.local.f64 %fd92, [%rd250];
ld.local.f64 %fd93, [%rd253];
setp.geu.f64	%p85, %fd93, %fd92;

BB99_90:
selp.b64	%rd314, %rd250, %rd253, %p85;
ld.local.f64 %fd58, [%rd314];
ld.local.u64 %rd109, [%rd314+8];
@%p85 bra BB99_92;
bra.uni BB99_91;

BB99_92:
add.s64 %rd474, %rd474, 16;
add.s64 %rd113, %rd108, 16;
ld.shared.f64 %fd95, [%rd108+16];
st.local.f64 [%rd250], %fd95;
ld.shared.u64 %rd320, [%rd108+24];
st.local.u64 [%rd250+8], %rd320;
mov.u64 %rd463, %rd106;
mov.u64 %rd485, %rd113;
bra.uni BB99_93;

BB99_91:
add.s64 %rd452, %rd452, 16;
add.s64 %rd111, %rd106, 16;
ld.shared.f64 %fd94, [%rd106+16];
st.local.f64 [%rd253], %fd94;
ld.shared.u64 %rd317, [%rd106+24];
st.local.u64 [%rd253+8], %rd317;
mov.u64 %rd463, %rd111;
mov.u64 %rd485, %rd108;

BB99_93:
mov.u64 %rd117, %rd485;
mov.u64 %rd473, %rd474;
mov.u64 %rd115, %rd463;
mov.u64 %rd451, %rd452;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd451, %rd79;
@%p69 bra BB99_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd473, %rd75;
@%p71 bra BB99_96;

ld.local.f64 %fd96, [%rd250];
ld.local.f64 %fd97, [%rd253];
setp.geu.f64	%p86, %fd97, %fd96;

BB99_96:
selp.b64	%rd329, %rd250, %rd253, %p86;
ld.local.f64 %fd59, [%rd329];
ld.local.u64 %rd118, [%rd329+8];
@%p86 bra BB99_98;
bra.uni BB99_97;

BB99_98:
add.s64 %rd473, %rd473, 16;
add.s64 %rd122, %rd117, 16;
ld.shared.f64 %fd99, [%rd117+16];
st.local.f64 [%rd250], %fd99;
ld.shared.u64 %rd335, [%rd117+24];
st.local.u64 [%rd250+8], %rd335;
mov.u64 %rd462, %rd115;
mov.u64 %rd484, %rd122;
bra.uni BB99_99;

BB99_97:
add.s64 %rd451, %rd451, 16;
add.s64 %rd120, %rd115, 16;
ld.shared.f64 %fd98, [%rd115+16];
st.local.f64 [%rd253], %fd98;
ld.shared.u64 %rd332, [%rd115+24];
st.local.u64 [%rd253+8], %rd332;
mov.u64 %rd462, %rd120;
mov.u64 %rd484, %rd117;

BB99_99:
mov.u64 %rd126, %rd484;
mov.u64 %rd472, %rd473;
mov.u64 %rd124, %rd462;
mov.u64 %rd450, %rd451;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd450, %rd79;
@%p73 bra BB99_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd472, %rd75;
@%p75 bra BB99_102;

ld.local.f64 %fd100, [%rd250];
ld.local.f64 %fd101, [%rd253];
setp.geu.f64	%p87, %fd101, %fd100;

BB99_102:
selp.b64	%rd344, %rd250, %rd253, %p87;
ld.local.f64 %fd60, [%rd344];
ld.local.u64 %rd127, [%rd344+8];
@%p87 bra BB99_104;
bra.uni BB99_103;

BB99_104:
add.s64 %rd472, %rd472, 16;
add.s64 %rd131, %rd126, 16;
ld.shared.f64 %fd103, [%rd126+16];
st.local.f64 [%rd250], %fd103;
ld.shared.u64 %rd350, [%rd126+24];
st.local.u64 [%rd250+8], %rd350;
mov.u64 %rd461, %rd124;
mov.u64 %rd483, %rd131;
bra.uni BB99_105;

BB99_103:
add.s64 %rd450, %rd450, 16;
add.s64 %rd129, %rd124, 16;
ld.shared.f64 %fd102, [%rd124+16];
st.local.f64 [%rd253], %fd102;
ld.shared.u64 %rd347, [%rd124+24];
st.local.u64 [%rd253+8], %rd347;
mov.u64 %rd461, %rd129;
mov.u64 %rd483, %rd126;

BB99_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd450, %rd79;
@%p77 bra BB99_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd472, %rd75;
@%p79 bra BB99_108;

ld.local.f64 %fd104, [%rd250];
ld.local.f64 %fd105, [%rd253];
setp.geu.f64	%p88, %fd105, %fd104;

BB99_108:
selp.b64	%rd362, %rd250, %rd253, %p88;
ld.local.f64 %fd61, [%rd362];
ld.local.u64 %rd136, [%rd362+8];
@%p88 bra BB99_110;
bra.uni BB99_109;

BB99_110:
ld.shared.f64 %fd107, [%rd483+16];
st.local.f64 [%rd250], %fd107;
ld.shared.u64 %rd368, [%rd483+24];
st.local.u64 [%rd250+8], %rd368;
bra.uni BB99_111;

BB99_109:
ld.shared.f64 %fd106, [%rd461+16];
st.local.f64 [%rd253], %fd106;
ld.shared.u64 %rd365, [%rd461+24];
st.local.u64 [%rd253+8], %rd365;

BB99_111:
bar.sync 0;
mul.wide.u32 %rd369, %r77, 16;
add.s64 %rd371, %rd224, %rd369;
st.shared.f64 [%rd371], %fd55;
st.shared.u64 [%rd371+8], %rd80;
st.shared.f64 [%rd371+16], %fd56;
st.shared.u64 [%rd371+24], %rd91;
st.shared.f64 [%rd371+32], %fd57;
st.shared.u64 [%rd371+40], %rd100;
st.shared.f64 [%rd371+48], %fd58;
st.shared.u64 [%rd371+56], %rd109;
st.shared.f64 [%rd371+64], %fd59;
st.shared.u64 [%rd371+72], %rd118;
st.shared.f64 [%rd371+80], %fd60;
st.shared.u64 [%rd371+88], %rd127;
st.shared.f64 [%rd371+96], %fd61;
st.shared.u64 [%rd371+104], %rd136;
bar.sync 0;
setp.ge.s64	%p80, %rd492, %rd65;
@%p80 bra BB99_114;

cvta.to.global.u64 %rd372, %rd153;
cvta.to.global.u64 %rd373, %rd154;
cvt.u64.u32	%rd374, %r13;
mul.wide.u32 %rd375, %r13, 16;
add.s64 %rd491, %rd224, %rd375;
mul.wide.u32 %rd377, %r18, 1792;
add.s64 %rd378, %rd377, %rd374;
shl.b64 %rd379, %rd378, 3;
add.s64 %rd490, %rd373, %rd379;
add.s64 %rd489, %rd372, %rd379;

BB99_113:
ld.shared.f64 %fd108, [%rd491];
ld.shared.u64 %rd380, [%rd491+8];
st.global.f64 [%rd489], %fd108;
st.global.u64 [%rd490], %rd380;
add.s64 %rd491, %rd491, 4096;
add.s64 %rd490, %rd490, 2048;
add.s64 %rd489, %rd489, 2048;
add.s64 %rd492, %rd492, 256;
setp.lt.s64	%p81, %rd492, %rd65;
@%p81 bra BB99_113;

BB99_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot100[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<3>;
.reg .b32 %r<368>;
.reg .f64 %fd<376>;
.reg .b64 %rd<1044>;


mov.u64 %rd1043, __local_depot100;
cvta.local.u64 %SP, %rd1043;
ld.param.u64 %rd420, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+32];
ld.param.u64 %rd422, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+48];
ld.param.u64 %rd417, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+8];
ld.param.u64 %rd416, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0];
ld.param.u64 %rd418, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+16];
ld.param.u64 %rd421, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+40];
mov.u32 %r22, %ctaid.x;
cvt.u64.u32	%rd423, %r22;
mul.lo.s64 %rd1, %rd423, %rd421;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd424, %r23;
sub.s64 %rd425, %rd418, %rd424;
cvt.u32.u64	%r24, %rd425;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd426, %SP, 16;
cvta.to.local.u64 %rd2, %rd426;
add.u64 %rd427, %SP, 0;
cvta.to.local.u64 %rd3, %rd427;
add.u64 %rd428, %SP, 32;
cvta.to.local.u64 %rd4, %rd428;
cvta.to.global.u64 %rd429, %rd416;
cvta.to.global.u64 %rd430, %rd417;
cvta.to.global.u64 %rd5, %rd422;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r367, %tid.x;
cvt.u64.u32	%rd431, %r367;
add.s64 %rd432, %rd431, %rd424;
shl.b64 %rd433, %rd432, 3;
add.s64 %rd6, %rd429, %rd433;
add.s64 %rd7, %rd430, %rd433;
@%p16 bra BB100_15;
bra.uni BB100_1;

BB100_15:
ld.global.u64 %rd736, [%rd6];
ld.global.f64 %fd173, [%rd7];
ld.global.u64 %rd737, [%rd6+2048];
ld.global.f64 %fd174, [%rd7+2048];
ld.global.u64 %rd738, [%rd6+4096];
ld.global.f64 %fd175, [%rd7+4096];
ld.global.u64 %rd727, [%rd6+6144];
ld.global.f64 %fd164, [%rd7+6144];
ld.global.u64 %rd726, [%rd6+8192];
ld.global.f64 %fd163, [%rd7+8192];
ld.global.u64 %rd725, [%rd6+10240];
ld.global.f64 %fd162, [%rd7+10240];
ld.global.u64 %rd724, [%rd6+12288];
ld.global.f64 %fd161, [%rd7+12288];
bra.uni BB100_16;

BB100_1:
mov.u64 %rd434, 0;
mov.f64 %fd116, 0d0000000000000000;
setp.ge.u32	%p17, %r367, %r1;
mov.f64 %fd178, %fd116;
mov.u64 %rd741, %rd434;
@%p17 bra BB100_3;

ld.global.u64 %rd8, [%rd6];
ld.global.f64 %fd1, [%rd7];
mov.f64 %fd178, %fd1;
mov.u64 %rd741, %rd8;

BB100_3:
mov.u64 %rd730, %rd741;
mov.u64 %rd736, %rd730;
mov.f64 %fd167, %fd178;
mov.f64 %fd173, %fd167;
add.s32 %r26, %r367, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.f64 %fd177, %fd116;
mov.u64 %rd740, %rd434;
@%p18 bra BB100_5;

ld.global.u64 %rd740, [%rd6+2048];
ld.global.f64 %fd177, [%rd7+2048];

BB100_5:
mov.u64 %rd737, %rd740;
mov.f64 %fd174, %fd177;
add.s32 %r27, %r367, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.f64 %fd176, %fd116;
mov.u64 %rd739, %rd434;
@%p19 bra BB100_7;

ld.global.u64 %rd739, [%rd6+4096];
ld.global.f64 %fd176, [%rd7+4096];

BB100_7:
mov.u64 %rd738, %rd739;
mov.f64 %fd175, %fd176;
mov.u64 %rd727, 0;
mov.f64 %fd164, 0d0000000000000000;
add.s32 %r28, %r367, 768;
setp.ge.u32	%p20, %r28, %r1;
@%p20 bra BB100_9;

ld.global.u64 %rd727, [%rd6+6144];
ld.global.f64 %fd164, [%rd7+6144];

BB100_9:
mov.u64 %rd726, 0;
mov.f64 %fd163, 0d0000000000000000;
add.s32 %r29, %r367, 1024;
setp.ge.u32	%p21, %r29, %r1;
@%p21 bra BB100_11;

ld.global.u64 %rd726, [%rd6+8192];
ld.global.f64 %fd163, [%rd7+8192];

BB100_11:
mov.u64 %rd725, 0;
mov.f64 %fd162, 0d0000000000000000;
add.s32 %r30, %r367, 1280;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB100_13;

ld.global.u64 %rd725, [%rd6+10240];
ld.global.f64 %fd162, [%rd7+10240];

BB100_13:
mov.u64 %rd724, 0;
mov.f64 %fd161, 0d0000000000000000;
add.s32 %r31, %r367, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB100_16;

ld.global.u64 %rd724, [%rd6+12288];
ld.global.f64 %fd161, [%rd7+12288];

BB100_16:
add.s64 %rd442, %rd431, %rd1;
shl.b64 %rd443, %rd442, 4;
add.s64 %rd35, %rd5, %rd443;
@%p16 bra BB100_30;
bra.uni BB100_17;

BB100_30:
st.global.u64 [%rd35], %rd736;
st.global.f64 [%rd35+8], %fd173;
st.global.u64 [%rd35+4096], %rd737;
st.global.f64 [%rd35+4104], %fd174;
st.global.u64 [%rd35+8192], %rd738;
st.global.f64 [%rd35+8200], %fd175;
st.global.u64 [%rd35+12288], %rd727;
st.global.f64 [%rd35+12296], %fd164;
st.global.u64 [%rd35+16384], %rd726;
st.global.f64 [%rd35+16392], %fd163;
st.global.u64 [%rd35+20480], %rd725;
st.global.f64 [%rd35+20488], %fd162;
bra.uni BB100_31;

BB100_17:
setp.ge.u32	%p25, %r367, %r1;
@%p25 bra BB100_19;

st.global.u64 [%rd35], %rd736;
st.global.f64 [%rd35+8], %fd173;

BB100_19:
add.s32 %r35, %r367, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB100_21;

st.global.u64 [%rd35+4096], %rd737;
st.global.f64 [%rd35+4104], %fd174;

BB100_21:
add.s32 %r37, %r367, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB100_23;

st.global.u64 [%rd35+8192], %rd738;
st.global.f64 [%rd35+8200], %fd175;

BB100_23:
add.s32 %r39, %r367, 768;
setp.ge.u32	%p28, %r39, %r1;
@%p28 bra BB100_25;

st.global.u64 [%rd35+12288], %rd727;
st.global.f64 [%rd35+12296], %fd164;

BB100_25:
add.s32 %r41, %r367, 1024;
setp.ge.u32	%p29, %r41, %r1;
@%p29 bra BB100_27;

st.global.u64 [%rd35+16384], %rd726;
st.global.f64 [%rd35+16392], %fd163;

BB100_27:
add.s32 %r43, %r367, 1280;
setp.ge.u32	%p30, %r43, %r1;
@%p30 bra BB100_29;

st.global.u64 [%rd35+20480], %rd725;
st.global.f64 [%rd35+20488], %fd162;

BB100_29:
add.s32 %r45, %r367, 1536;
setp.ge.u32	%p31, %r45, %r1;
@%p31 bra BB100_32;

BB100_31:
st.global.u64 [%rd35+24576], %rd724;
st.global.f64 [%rd35+24584], %fd161;

BB100_32:
bar.sync 0;
mov.u64 %rd444, 0;
st.local.u64 [%rd4], %rd444;
st.local.u64 [%rd4+8], %rd444;
st.local.u64 [%rd4+16], %rd444;
st.local.u64 [%rd4+24], %rd444;
st.local.u64 [%rd4+32], %rd444;
st.local.u64 [%rd4+40], %rd444;
st.local.u64 [%rd4+48], %rd444;
st.local.u64 [%rd4+56], %rd444;
st.local.u64 [%rd4+64], %rd444;
st.local.u64 [%rd4+72], %rd444;
st.local.u64 [%rd4+80], %rd444;
st.local.u64 [%rd4+88], %rd444;
st.local.u64 [%rd4+96], %rd444;
st.local.u64 [%rd4+104], %rd444;
mul.lo.s32 %r47, %r367, 7;
add.s32 %r48, %r47, 7;
setp.gt.u32	%p32, %r48, %r1;
mad.lo.s32 %r49, %r367, -7, %r1;
selp.b32	%r3, %r49, 7, %p32;
cvt.u64.u32	%rd445, %r47;
add.s64 %rd446, %rd445, %rd1;
setp.eq.s32	%p33, %r3, 0;
shl.b64 %rd447, %rd446, 4;
add.s64 %rd37, %rd5, %rd447;
mov.f64 %fd123, 0d0000000000000000;
mov.f64 %fd365, %fd123;
@%p33 bra BB100_34;

ld.global.u64 %rd448, [%rd37];
st.local.u64 [%rd4], %rd448;
ld.global.f64 %fd28, [%rd37+8];
st.local.f64 [%rd4+8], %fd28;
mov.f64 %fd365, %fd28;

BB100_34:
mov.f64 %fd182, %fd365;
mov.f64 %fd354, %fd182;
setp.lt.u32	%p34, %r3, 2;
mov.u64 %rd966, %rd444;
mov.f64 %fd364, %fd123;
@%p34 bra BB100_36;

ld.global.u64 %rd38, [%rd37+16];
ld.global.f64 %fd364, [%rd37+24];
st.local.u64 [%rd4+16], %rd38;
st.local.f64 [%rd4+24], %fd364;
mov.u64 %rd966, %rd38;

BB100_36:
mov.f64 %fd355, %fd364;
mov.u64 %rd798, %rd966;
mov.u64 %rd958, %rd798;
setp.lt.u32	%p35, %r3, 3;
mov.u64 %rd965, %rd444;
mov.f64 %fd363, %fd123;
@%p35 bra BB100_38;

ld.global.u64 %rd965, [%rd37+32];
ld.global.f64 %fd363, [%rd37+40];
st.local.u64 [%rd4+32], %rd965;
st.local.f64 [%rd4+40], %fd363;

BB100_38:
mov.f64 %fd356, %fd363;
mov.u64 %rd960, %rd965;
setp.lt.u32	%p36, %r3, 4;
mov.u64 %rd964, %rd444;
mov.f64 %fd362, %fd123;
@%p36 bra BB100_40;

ld.global.u64 %rd964, [%rd37+48];
ld.global.f64 %fd362, [%rd37+56];
st.local.u64 [%rd4+48], %rd964;
st.local.f64 [%rd4+56], %fd362;

BB100_40:
mov.f64 %fd357, %fd362;
mov.u64 %rd959, %rd964;
mov.u64 %rd971, 0;
mov.f64 %fd370, 0d0000000000000000;
setp.lt.u32	%p37, %r3, 5;
@%p37 bra BB100_42;

ld.global.u64 %rd971, [%rd37+64];
ld.global.f64 %fd370, [%rd37+72];
st.local.u64 [%rd4+64], %rd971;
st.local.f64 [%rd4+72], %fd370;

BB100_42:
mov.f64 %fd368, %fd370;
mov.u64 %rd969, %rd971;
mov.u64 %rd974, 0;
mov.f64 %fd373, 0d0000000000000000;
setp.lt.u32	%p38, %r3, 6;
@%p38 bra BB100_44;

ld.global.u64 %rd974, [%rd37+80];
ld.global.f64 %fd373, [%rd37+88];
st.local.u64 [%rd4+80], %rd974;
st.local.f64 [%rd4+88], %fd373;

BB100_44:
mov.f64 %fd371, %fd373;
mov.u64 %rd972, %rd974;
mov.u64 %rd976, 0;
mov.f64 %fd375, 0d0000000000000000;
setp.lt.u32	%p39, %r3, 7;
@%p39 bra BB100_46;

ld.global.u64 %rd976, [%rd37+96];
ld.global.f64 %fd375, [%rd37+104];
st.local.u64 [%rd4+96], %rd976;
st.local.f64 [%rd4+104], %fd375;

BB100_46:
mov.f64 %fd374, %fd375;
mov.u64 %rd975, %rd976;
setp.gt.u32	%p40, %r3, 6;
@%p40 bra BB100_109;

ld.local.u64 %rd455, [%rd4];
ld.local.f64 %fd130, [%rd4+8];
st.local.f64 [%rd3+8], %fd130;
st.local.u64 [%rd3], %rd455;
@%p34 bra BB100_55;

ld.local.u64 %rd51, [%rd3];
or.b64 %rd460, %rd51, %rd420;
and.b64 %rd461, %rd460, -4294967296;
setp.eq.s64	%p42, %rd461, 0;
@%p42 bra BB100_50;

div.s64 %rd742, %rd51, %rd420;
bra.uni BB100_51;

BB100_50:
cvt.u32.u64	%r50, %rd420;
cvt.u32.u64	%r51, %rd51;
div.u32 %r52, %r51, %r50;
cvt.u64.u32	%rd742, %r52;

BB100_51:
or.b64 %rd462, %rd958, %rd420;
and.b64 %rd463, %rd462, -4294967296;
setp.eq.s64	%p43, %rd463, 0;
@%p43 bra BB100_53;

div.s64 %rd743, %rd958, %rd420;
bra.uni BB100_54;

BB100_53:
cvt.u32.u64	%r53, %rd420;
cvt.u32.u64	%r54, %rd958;
div.u32 %r55, %r54, %r53;
cvt.u64.u32	%rd743, %r55;

BB100_54:
setp.lt.s64	%p44, %rd742, %rd743;
selp.b64	%rd464, %rd958, %rd51, %p44;
add.s64 %rd467, %rd4, 16;
selp.b64	%rd468, %rd467, %rd3, %p44;
st.local.u64 [%rd3], %rd464;
ld.local.f64 %fd131, [%rd468+8];
st.local.f64 [%rd3+8], %fd131;

BB100_55:
mov.u32 %r56, %tid.x;
mad.lo.s32 %r57, %r56, 7, 7;
setp.gt.u32	%p45, %r57, %r1;
mad.lo.s32 %r58, %r56, -7, %r1;
selp.b32	%r59, %r58, 7, %p45;
setp.lt.u32	%p46, %r59, 3;
@%p46 bra BB100_63;

ld.local.u64 %rd58, [%rd3];
or.b64 %rd471, %rd58, %rd420;
and.b64 %rd472, %rd471, -4294967296;
setp.eq.s64	%p47, %rd472, 0;
@%p47 bra BB100_58;

div.s64 %rd744, %rd58, %rd420;
bra.uni BB100_59;

BB100_58:
cvt.u32.u64	%r60, %rd420;
cvt.u32.u64	%r61, %rd58;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd744, %r62;

BB100_59:
or.b64 %rd473, %rd960, %rd420;
and.b64 %rd474, %rd473, -4294967296;
setp.eq.s64	%p48, %rd474, 0;
@%p48 bra BB100_61;

div.s64 %rd745, %rd960, %rd420;
bra.uni BB100_62;

BB100_61:
cvt.u32.u64	%r63, %rd420;
cvt.u32.u64	%r64, %rd960;
div.u32 %r65, %r64, %r63;
cvt.u64.u32	%rd745, %r65;

BB100_62:
setp.lt.s64	%p49, %rd744, %rd745;
selp.b64	%rd475, %rd960, %rd58, %p49;
add.s64 %rd478, %rd4, 32;
selp.b64	%rd479, %rd478, %rd3, %p49;
st.local.u64 [%rd3], %rd475;
ld.local.f64 %fd132, [%rd479+8];
st.local.f64 [%rd3+8], %fd132;

BB100_63:
setp.lt.u32	%p51, %r59, 4;
@%p51 bra BB100_71;

ld.local.u64 %rd65, [%rd3];
or.b64 %rd482, %rd65, %rd420;
and.b64 %rd483, %rd482, -4294967296;
setp.eq.s64	%p52, %rd483, 0;
@%p52 bra BB100_66;

div.s64 %rd746, %rd65, %rd420;
bra.uni BB100_67;

BB100_66:
cvt.u32.u64	%r70, %rd420;
cvt.u32.u64	%r71, %rd65;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd746, %r72;

BB100_67:
or.b64 %rd484, %rd959, %rd420;
and.b64 %rd485, %rd484, -4294967296;
setp.eq.s64	%p53, %rd485, 0;
@%p53 bra BB100_69;

div.s64 %rd747, %rd959, %rd420;
bra.uni BB100_70;

BB100_69:
cvt.u32.u64	%r73, %rd420;
cvt.u32.u64	%r74, %rd959;
div.u32 %r75, %r74, %r73;
cvt.u64.u32	%rd747, %r75;

BB100_70:
setp.lt.s64	%p54, %rd746, %rd747;
selp.b64	%rd486, %rd959, %rd65, %p54;
add.s64 %rd489, %rd4, 48;
selp.b64	%rd490, %rd489, %rd3, %p54;
st.local.u64 [%rd3], %rd486;
ld.local.f64 %fd133, [%rd490+8];
st.local.f64 [%rd3+8], %fd133;

BB100_71:
setp.lt.u32	%p56, %r59, 5;
@%p56 bra BB100_79;

ld.local.u64 %rd72, [%rd3];
or.b64 %rd493, %rd72, %rd420;
and.b64 %rd494, %rd493, -4294967296;
setp.eq.s64	%p57, %rd494, 0;
@%p57 bra BB100_74;

div.s64 %rd748, %rd72, %rd420;
bra.uni BB100_75;

BB100_74:
cvt.u32.u64	%r80, %rd420;
cvt.u32.u64	%r81, %rd72;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd748, %r82;

BB100_75:
or.b64 %rd495, %rd969, %rd420;
and.b64 %rd496, %rd495, -4294967296;
setp.eq.s64	%p58, %rd496, 0;
@%p58 bra BB100_77;

div.s64 %rd749, %rd969, %rd420;
bra.uni BB100_78;

BB100_77:
cvt.u32.u64	%r83, %rd420;
cvt.u32.u64	%r84, %rd969;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd749, %r85;

BB100_78:
setp.lt.s64	%p59, %rd748, %rd749;
selp.b64	%rd497, %rd969, %rd72, %p59;
add.s64 %rd500, %rd4, 64;
selp.b64	%rd501, %rd500, %rd3, %p59;
st.local.u64 [%rd3], %rd497;
ld.local.f64 %fd134, [%rd501+8];
st.local.f64 [%rd3+8], %fd134;

BB100_79:
setp.lt.u32	%p61, %r59, 6;
@%p61 bra BB100_87;

ld.local.u64 %rd79, [%rd3];
or.b64 %rd504, %rd79, %rd420;
and.b64 %rd505, %rd504, -4294967296;
setp.eq.s64	%p62, %rd505, 0;
@%p62 bra BB100_82;

div.s64 %rd750, %rd79, %rd420;
bra.uni BB100_83;

BB100_82:
cvt.u32.u64	%r90, %rd420;
cvt.u32.u64	%r91, %rd79;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd750, %r92;

BB100_83:
or.b64 %rd506, %rd972, %rd420;
and.b64 %rd507, %rd506, -4294967296;
setp.eq.s64	%p63, %rd507, 0;
@%p63 bra BB100_85;

div.s64 %rd751, %rd972, %rd420;
bra.uni BB100_86;

BB100_85:
cvt.u32.u64	%r93, %rd420;
cvt.u32.u64	%r94, %rd972;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd751, %r95;

BB100_86:
setp.lt.s64	%p64, %rd750, %rd751;
selp.b64	%rd508, %rd972, %rd79, %p64;
add.s64 %rd511, %rd4, 80;
selp.b64	%rd512, %rd511, %rd3, %p64;
st.local.u64 [%rd3], %rd508;
ld.local.f64 %fd135, [%rd512+8];
st.local.f64 [%rd3+8], %fd135;

BB100_87:
setp.lt.u32	%p66, %r59, 7;
@%p66 bra BB100_95;

ld.local.u64 %rd86, [%rd3];
or.b64 %rd515, %rd86, %rd420;
and.b64 %rd516, %rd515, -4294967296;
setp.eq.s64	%p67, %rd516, 0;
@%p67 bra BB100_90;

div.s64 %rd752, %rd86, %rd420;
bra.uni BB100_91;

BB100_90:
cvt.u32.u64	%r100, %rd420;
cvt.u32.u64	%r101, %rd86;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd752, %r102;

BB100_91:
or.b64 %rd517, %rd975, %rd420;
and.b64 %rd518, %rd517, -4294967296;
setp.eq.s64	%p68, %rd518, 0;
@%p68 bra BB100_93;

div.s64 %rd753, %rd975, %rd420;
bra.uni BB100_94;

BB100_93:
cvt.u32.u64	%r103, %rd420;
cvt.u32.u64	%r104, %rd975;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd753, %r105;

BB100_94:
setp.lt.s64	%p69, %rd752, %rd753;
selp.b64	%rd519, %rd975, %rd86, %p69;
add.s64 %rd522, %rd4, 96;
selp.b64	%rd523, %rd522, %rd3, %p69;
st.local.u64 [%rd3], %rd519;
ld.local.f64 %fd136, [%rd523+8];
st.local.f64 [%rd3+8], %fd136;

BB100_95:
setp.ne.s32	%p71, %r59, 0;
mov.f64 %fd361, %fd354;
@%p71 bra BB100_97;

ld.local.u64 %rd526, [%rd3];
ld.local.f64 %fd361, [%rd3+8];
st.local.u64 [%rd4], %rd526;
st.local.f64 [%rd4+8], %fd361;

BB100_97:
mov.f64 %fd354, %fd361;
setp.gt.u32	%p73, %r59, 1;
mov.u64 %rd963, %rd958;
mov.f64 %fd360, %fd355;
@%p73 bra BB100_99;

ld.local.u64 %rd963, [%rd3];
ld.local.f64 %fd360, [%rd3+8];
st.local.u64 [%rd4+16], %rd963;
st.local.f64 [%rd4+24], %fd360;

BB100_99:
mov.f64 %fd355, %fd360;
mov.u64 %rd958, %rd963;
setp.gt.u32	%p75, %r59, 2;
mov.u64 %rd962, %rd960;
mov.f64 %fd359, %fd356;
@%p75 bra BB100_101;

ld.local.u64 %rd962, [%rd3];
ld.local.f64 %fd359, [%rd3+8];
st.local.u64 [%rd4+32], %rd962;
st.local.f64 [%rd4+40], %fd359;

BB100_101:
mov.f64 %fd356, %fd359;
mov.u64 %rd960, %rd962;
setp.gt.u32	%p77, %r59, 3;
mov.u64 %rd961, %rd959;
mov.f64 %fd358, %fd357;
@%p77 bra BB100_103;

ld.local.u64 %rd961, [%rd3];
ld.local.f64 %fd358, [%rd3+8];
st.local.u64 [%rd4+48], %rd961;
st.local.f64 [%rd4+56], %fd358;

BB100_103:
mov.f64 %fd357, %fd358;
mov.u64 %rd959, %rd961;
setp.gt.u32	%p79, %r59, 4;
mov.u64 %rd970, %rd969;
mov.f64 %fd369, %fd368;
@%p79 bra BB100_105;

ld.local.u64 %rd970, [%rd3];
ld.local.f64 %fd369, [%rd3+8];
st.local.u64 [%rd4+64], %rd970;
st.local.f64 [%rd4+72], %fd369;

BB100_105:
mov.f64 %fd368, %fd369;
mov.u64 %rd969, %rd970;
setp.gt.u32	%p81, %r59, 5;
mov.u64 %rd973, %rd972;
mov.f64 %fd372, %fd371;
@%p81 bra BB100_107;

ld.local.u64 %rd973, [%rd3];
ld.local.f64 %fd372, [%rd3+8];
st.local.u64 [%rd4+80], %rd973;
st.local.f64 [%rd4+88], %fd372;

BB100_107:
mov.f64 %fd371, %fd372;
mov.u64 %rd972, %rd973;
setp.gt.u32	%p83, %r59, 6;
@%p83 bra BB100_109;

ld.local.u64 %rd975, [%rd3];
ld.local.f64 %fd374, [%rd3+8];
st.local.u64 [%rd4+96], %rd975;
st.local.f64 [%rd4+104], %fd374;

BB100_109:
mov.f64 %fd309, %fd354;
mov.f64 %fd310, %fd355;
mov.f64 %fd311, %fd356;
mov.f64 %fd312, %fd357;
mov.f64 %fd313, %fd368;
mov.f64 %fd314, %fd371;
mov.f64 %fd315, %fd374;
mov.u64 %rd915, %rd958;
mov.u64 %rd917, %rd959;
mov.u64 %rd916, %rd960;
mov.u64 %rd919, %rd972;
mov.u64 %rd918, %rd969;
mov.u64 %rd920, %rd975;
mul.lo.s32 %r361, %r367, 7;
setp.ge.u32	%p84, %r361, %r1;
@%p84 bra BB100_278;

or.b64 %rd539, %rd915, %rd420;
and.b64 %rd540, %rd539, -4294967296;
setp.eq.s64	%p85, %rd540, 0;
@%p85 bra BB100_112;

div.s64 %rd754, %rd915, %rd420;
bra.uni BB100_113;

BB100_112:
cvt.u32.u64	%r135, %rd420;
cvt.u32.u64	%r136, %rd915;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd754, %r137;

BB100_113:
ld.local.u64 %rd113, [%rd4];
or.b64 %rd541, %rd113, %rd420;
and.b64 %rd542, %rd541, -4294967296;
setp.eq.s64	%p86, %rd542, 0;
@%p86 bra BB100_115;

div.s64 %rd755, %rd113, %rd420;
bra.uni BB100_116;

BB100_115:
cvt.u32.u64	%r138, %rd420;
cvt.u32.u64	%r139, %rd113;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd755, %r140;

BB100_116:
setp.ge.s64	%p87, %rd754, %rd755;
mov.u64 %rd956, %rd915;
mov.u64 %rd957, %rd113;
mov.f64 %fd352, %fd310;
mov.f64 %fd353, %fd309;
@%p87 bra BB100_118;

st.local.u64 [%rd4], %rd915;
st.local.u64 [%rd4+16], %rd113;
st.local.f64 [%rd4+8], %fd310;
st.local.f64 [%rd4+24], %fd309;
mov.u64 %rd837, %rd915;
mov.u64 %rd956, %rd113;
mov.u64 %rd957, %rd837;
mov.f64 %fd353, %fd310;
mov.f64 %fd352, %fd309;

BB100_118:
mov.f64 %fd348, %fd352;
mov.f64 %fd343, %fd353;
mov.u64 %rd952, %rd956;
mov.u64 %rd947, %rd957;
or.b64 %rd543, %rd917, %rd420;
and.b64 %rd544, %rd543, -4294967296;
setp.eq.s64	%p88, %rd544, 0;
@%p88 bra BB100_120;

div.s64 %rd756, %rd917, %rd420;
bra.uni BB100_121;

BB100_120:
cvt.u32.u64	%r141, %rd420;
cvt.u32.u64	%r142, %rd917;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd756, %r143;

BB100_121:
or.b64 %rd545, %rd916, %rd420;
and.b64 %rd546, %rd545, -4294967296;
setp.eq.s64	%p89, %rd546, 0;
@%p89 bra BB100_123;

div.s64 %rd757, %rd916, %rd420;
bra.uni BB100_124;

BB100_123:
cvt.u32.u64	%r144, %rd420;
cvt.u32.u64	%r145, %rd916;
div.u32 %r146, %r145, %r144;
cvt.u64.u32	%rd757, %r146;

BB100_124:
setp.ge.s64	%p90, %rd756, %rd757;
mov.u64 %rd954, %rd916;
mov.u64 %rd955, %rd917;
mov.f64 %fd351, %fd312;
mov.f64 %fd350, %fd311;
@%p90 bra BB100_126;

st.local.u64 [%rd4+32], %rd917;
st.local.u64 [%rd4+48], %rd916;
st.local.f64 [%rd4+40], %fd312;
st.local.f64 [%rd4+56], %fd311;
mov.u64 %rd955, %rd916;
mov.u64 %rd954, %rd917;
mov.f64 %fd350, %fd312;
mov.f64 %fd351, %fd311;

BB100_126:
mov.f64 %fd65, %fd350;
mov.f64 %fd346, %fd351;
mov.u64 %rd126, %rd954;
mov.u64 %rd950, %rd955;
or.b64 %rd547, %rd919, %rd420;
and.b64 %rd548, %rd547, -4294967296;
setp.eq.s64	%p91, %rd548, 0;
@%p91 bra BB100_128;

div.s64 %rd758, %rd919, %rd420;
bra.uni BB100_129;

BB100_128:
cvt.u32.u64	%r147, %rd420;
cvt.u32.u64	%r148, %rd919;
div.u32 %r149, %r148, %r147;
cvt.u64.u32	%rd758, %r149;

BB100_129:
or.b64 %rd549, %rd918, %rd420;
and.b64 %rd550, %rd549, -4294967296;
setp.eq.s64	%p92, %rd550, 0;
@%p92 bra BB100_131;

div.s64 %rd759, %rd918, %rd420;
bra.uni BB100_132;

BB100_131:
cvt.u32.u64	%r150, %rd420;
cvt.u32.u64	%r151, %rd918;
div.u32 %r152, %r151, %r150;
cvt.u64.u32	%rd759, %r152;

BB100_132:
setp.ge.s64	%p93, %rd758, %rd759;
mov.u64 %rd967, %rd918;
mov.u64 %rd968, %rd919;
mov.f64 %fd367, %fd314;
mov.f64 %fd366, %fd313;
@%p93 bra BB100_134;

st.local.u64 [%rd4+64], %rd919;
st.local.u64 [%rd4+80], %rd918;
st.local.f64 [%rd4+72], %fd314;
st.local.f64 [%rd4+88], %fd313;
mov.u64 %rd968, %rd918;
mov.u64 %rd967, %rd919;
mov.f64 %fd366, %fd314;
mov.f64 %fd367, %fd313;

BB100_134:
mov.f64 %fd67, %fd366;
mov.f64 %fd66, %fd367;
mov.u64 %rd134, %rd967;
mov.u64 %rd133, %rd968;
or.b64 %rd551, %rd126, %rd420;
and.b64 %rd552, %rd551, -4294967296;
setp.eq.s64	%p94, %rd552, 0;
@%p94 bra BB100_136;

div.s64 %rd760, %rd126, %rd420;
bra.uni BB100_137;

BB100_136:
cvt.u32.u64	%r153, %rd420;
cvt.u32.u64	%r154, %rd126;
div.u32 %r155, %r154, %r153;
cvt.u64.u32	%rd760, %r155;

BB100_137:
or.b64 %rd553, %rd952, %rd420;
and.b64 %rd554, %rd553, -4294967296;
setp.eq.s64	%p95, %rd554, 0;
@%p95 bra BB100_139;

div.s64 %rd761, %rd952, %rd420;
bra.uni BB100_140;

BB100_139:
cvt.u32.u64	%r156, %rd420;
cvt.u32.u64	%r157, %rd952;
div.u32 %r158, %r157, %r156;
cvt.u64.u32	%rd761, %r158;

BB100_140:
setp.ge.s64	%p96, %rd760, %rd761;
mov.u64 %rd953, %rd126;
mov.f64 %fd349, %fd65;
@%p96 bra BB100_142;

st.local.u64 [%rd4+16], %rd126;
st.local.u64 [%rd4+32], %rd952;
st.local.f64 [%rd4+24], %fd65;
st.local.f64 [%rd4+40], %fd348;
mov.u64 %rd842, %rd952;
mov.u64 %rd952, %rd126;
mov.u64 %rd953, %rd842;
mov.f64 %fd232, %fd348;
mov.f64 %fd348, %fd65;
mov.f64 %fd349, %fd232;

BB100_142:
mov.f64 %fd69, %fd348;
mov.f64 %fd340, %fd349;
mov.u64 %rd142, %rd952;
mov.u64 %rd944, %rd953;
or.b64 %rd555, %rd134, %rd420;
and.b64 %rd556, %rd555, -4294967296;
setp.eq.s64	%p97, %rd556, 0;
@%p97 bra BB100_144;

div.s64 %rd762, %rd134, %rd420;
bra.uni BB100_145;

BB100_144:
cvt.u32.u64	%r159, %rd420;
cvt.u32.u64	%r160, %rd134;
div.u32 %r161, %r160, %r159;
cvt.u64.u32	%rd762, %r161;

BB100_145:
or.b64 %rd557, %rd950, %rd420;
and.b64 %rd558, %rd557, -4294967296;
setp.eq.s64	%p98, %rd558, 0;
@%p98 bra BB100_147;

div.s64 %rd763, %rd950, %rd420;
bra.uni BB100_148;

BB100_147:
cvt.u32.u64	%r162, %rd420;
cvt.u32.u64	%r163, %rd950;
div.u32 %r164, %r163, %r162;
cvt.u64.u32	%rd763, %r164;

BB100_148:
setp.ge.s64	%p99, %rd762, %rd763;
mov.u64 %rd951, %rd134;
mov.f64 %fd347, %fd67;
@%p99 bra BB100_150;

st.local.u64 [%rd4+48], %rd134;
st.local.u64 [%rd4+64], %rd950;
st.local.f64 [%rd4+56], %fd67;
st.local.f64 [%rd4+72], %fd346;
mov.u64 %rd844, %rd950;
mov.u64 %rd950, %rd134;
mov.u64 %rd951, %rd844;
mov.f64 %fd234, %fd346;
mov.f64 %fd346, %fd67;
mov.f64 %fd347, %fd234;

BB100_150:
mov.f64 %fd71, %fd346;
mov.f64 %fd338, %fd347;
mov.u64 %rd150, %rd950;
mov.u64 %rd942, %rd951;
or.b64 %rd559, %rd920, %rd420;
and.b64 %rd560, %rd559, -4294967296;
setp.eq.s64	%p100, %rd560, 0;
@%p100 bra BB100_152;

div.s64 %rd764, %rd920, %rd420;
bra.uni BB100_153;

BB100_152:
cvt.u32.u64	%r165, %rd420;
cvt.u32.u64	%r166, %rd920;
div.u32 %r167, %r166, %r165;
cvt.u64.u32	%rd764, %r167;

BB100_153:
or.b64 %rd561, %rd133, %rd420;
and.b64 %rd562, %rd561, -4294967296;
setp.eq.s64	%p101, %rd562, 0;
@%p101 bra BB100_155;

div.s64 %rd765, %rd133, %rd420;
bra.uni BB100_156;

BB100_155:
cvt.u32.u64	%r168, %rd420;
cvt.u32.u64	%r169, %rd133;
div.u32 %r170, %r169, %r168;
cvt.u64.u32	%rd765, %r170;

BB100_156:
setp.ge.s64	%p102, %rd764, %rd765;
mov.u64 %rd949, %rd920;
mov.u64 %rd948, %rd133;
mov.f64 %fd345, %fd315;
mov.f64 %fd344, %fd66;
@%p102 bra BB100_158;

st.local.u64 [%rd4+80], %rd920;
st.local.u64 [%rd4+96], %rd133;
st.local.f64 [%rd4+88], %fd315;
st.local.f64 [%rd4+104], %fd66;
mov.u64 %rd822, %rd920;
mov.u64 %rd949, %rd133;
mov.u64 %rd948, %rd822;
mov.f64 %fd210, %fd315;
mov.f64 %fd345, %fd66;
mov.f64 %fd344, %fd210;

BB100_158:
mov.f64 %fd73, %fd344;
mov.f64 %fd333, %fd345;
mov.u64 %rd158, %rd948;
mov.u64 %rd937, %rd949;
or.b64 %rd563, %rd142, %rd420;
and.b64 %rd564, %rd563, -4294967296;
setp.eq.s64	%p103, %rd564, 0;
@%p103 bra BB100_160;

div.s64 %rd766, %rd142, %rd420;
bra.uni BB100_161;

BB100_160:
cvt.u32.u64	%r171, %rd420;
cvt.u32.u64	%r172, %rd142;
div.u32 %r173, %r172, %r171;
cvt.u64.u32	%rd766, %r173;

BB100_161:
or.b64 %rd565, %rd947, %rd420;
and.b64 %rd566, %rd565, -4294967296;
setp.eq.s64	%p104, %rd566, 0;
@%p104 bra BB100_163;

div.s64 %rd767, %rd947, %rd420;
bra.uni BB100_164;

BB100_163:
cvt.u32.u64	%r174, %rd420;
cvt.u32.u64	%r175, %rd947;
div.u32 %r176, %r175, %r174;
cvt.u64.u32	%rd767, %r176;

BB100_164:
setp.ge.s64	%p105, %rd766, %rd767;
mov.u64 %rd946, %rd142;
mov.f64 %fd342, %fd69;
@%p105 bra BB100_166;

st.local.u64 [%rd4], %rd142;
st.local.u64 [%rd4+16], %rd947;
st.local.f64 [%rd4+8], %fd69;
st.local.f64 [%rd4+24], %fd343;
mov.u64 %rd840, %rd947;
mov.u64 %rd947, %rd142;
mov.u64 %rd946, %rd840;
mov.f64 %fd230, %fd343;
mov.f64 %fd343, %fd69;
mov.f64 %fd342, %fd230;

BB100_166:
mov.f64 %fd336, %fd342;
mov.f64 %fd331, %fd343;
mov.u64 %rd940, %rd946;
mov.u64 %rd935, %rd947;
or.b64 %rd567, %rd150, %rd420;
and.b64 %rd568, %rd567, -4294967296;
setp.eq.s64	%p106, %rd568, 0;
@%p106 bra BB100_168;

div.s64 %rd768, %rd150, %rd420;
bra.uni BB100_169;

BB100_168:
cvt.u32.u64	%r177, %rd420;
cvt.u32.u64	%r178, %rd150;
div.u32 %r179, %r178, %r177;
cvt.u64.u32	%rd768, %r179;

BB100_169:
or.b64 %rd569, %rd944, %rd420;
and.b64 %rd570, %rd569, -4294967296;
setp.eq.s64	%p107, %rd570, 0;
@%p107 bra BB100_171;

div.s64 %rd769, %rd944, %rd420;
bra.uni BB100_172;

BB100_171:
cvt.u32.u64	%r180, %rd420;
cvt.u32.u64	%r181, %rd944;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd769, %r182;

BB100_172:
setp.ge.s64	%p108, %rd768, %rd769;
mov.u64 %rd945, %rd150;
mov.f64 %fd341, %fd71;
@%p108 bra BB100_174;

st.local.u64 [%rd4+32], %rd150;
st.local.u64 [%rd4+48], %rd944;
st.local.f64 [%rd4+40], %fd71;
st.local.f64 [%rd4+56], %fd340;
mov.u64 %rd852, %rd944;
mov.u64 %rd944, %rd150;
mov.u64 %rd945, %rd852;
mov.f64 %fd242, %fd340;
mov.f64 %fd340, %fd71;
mov.f64 %fd341, %fd242;

BB100_174:
mov.f64 %fd77, %fd340;
mov.f64 %fd334, %fd341;
mov.u64 %rd174, %rd944;
mov.u64 %rd938, %rd945;
or.b64 %rd571, %rd158, %rd420;
and.b64 %rd572, %rd571, -4294967296;
setp.eq.s64	%p109, %rd572, 0;
@%p109 bra BB100_176;

div.s64 %rd770, %rd158, %rd420;
bra.uni BB100_177;

BB100_176:
cvt.u32.u64	%r183, %rd420;
cvt.u32.u64	%r184, %rd158;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd770, %r185;

BB100_177:
or.b64 %rd573, %rd942, %rd420;
and.b64 %rd574, %rd573, -4294967296;
setp.eq.s64	%p110, %rd574, 0;
@%p110 bra BB100_179;

div.s64 %rd771, %rd942, %rd420;
bra.uni BB100_180;

BB100_179:
cvt.u32.u64	%r186, %rd420;
cvt.u32.u64	%r187, %rd942;
div.u32 %r188, %r187, %r186;
cvt.u64.u32	%rd771, %r188;

BB100_180:
setp.ge.s64	%p111, %rd770, %rd771;
mov.u64 %rd943, %rd158;
mov.f64 %fd339, %fd73;
@%p111 bra BB100_182;

st.local.u64 [%rd4+64], %rd158;
st.local.u64 [%rd4+80], %rd942;
st.local.f64 [%rd4+72], %fd73;
st.local.f64 [%rd4+88], %fd338;
mov.u64 %rd856, %rd942;
mov.u64 %rd942, %rd158;
mov.u64 %rd943, %rd856;
mov.f64 %fd246, %fd338;
mov.f64 %fd338, %fd73;
mov.f64 %fd339, %fd246;

BB100_182:
mov.f64 %fd79, %fd338;
mov.f64 %fd78, %fd339;
mov.u64 %rd182, %rd942;
mov.u64 %rd181, %rd943;
or.b64 %rd575, %rd174, %rd420;
and.b64 %rd576, %rd575, -4294967296;
setp.eq.s64	%p112, %rd576, 0;
@%p112 bra BB100_184;

div.s64 %rd772, %rd174, %rd420;
bra.uni BB100_185;

BB100_184:
cvt.u32.u64	%r189, %rd420;
cvt.u32.u64	%r190, %rd174;
div.u32 %r191, %r190, %r189;
cvt.u64.u32	%rd772, %r191;

BB100_185:
or.b64 %rd577, %rd940, %rd420;
and.b64 %rd578, %rd577, -4294967296;
setp.eq.s64	%p113, %rd578, 0;
@%p113 bra BB100_187;

div.s64 %rd773, %rd940, %rd420;
bra.uni BB100_188;

BB100_187:
cvt.u32.u64	%r192, %rd420;
cvt.u32.u64	%r193, %rd940;
div.u32 %r194, %r193, %r192;
cvt.u64.u32	%rd773, %r194;

BB100_188:
setp.ge.s64	%p114, %rd772, %rd773;
mov.u64 %rd941, %rd174;
mov.f64 %fd337, %fd77;
@%p114 bra BB100_190;

st.local.u64 [%rd4+16], %rd174;
st.local.u64 [%rd4+32], %rd940;
st.local.f64 [%rd4+24], %fd77;
st.local.f64 [%rd4+40], %fd336;
mov.u64 %rd866, %rd940;
mov.u64 %rd940, %rd174;
mov.u64 %rd941, %rd866;
mov.f64 %fd256, %fd336;
mov.f64 %fd336, %fd77;
mov.f64 %fd337, %fd256;

BB100_190:
mov.f64 %fd81, %fd336;
mov.f64 %fd328, %fd337;
mov.u64 %rd190, %rd940;
mov.u64 %rd932, %rd941;
or.b64 %rd579, %rd182, %rd420;
and.b64 %rd580, %rd579, -4294967296;
setp.eq.s64	%p115, %rd580, 0;
@%p115 bra BB100_192;

div.s64 %rd774, %rd182, %rd420;
bra.uni BB100_193;

BB100_192:
cvt.u32.u64	%r195, %rd420;
cvt.u32.u64	%r196, %rd182;
div.u32 %r197, %r196, %r195;
cvt.u64.u32	%rd774, %r197;

BB100_193:
or.b64 %rd581, %rd938, %rd420;
and.b64 %rd582, %rd581, -4294967296;
setp.eq.s64	%p116, %rd582, 0;
@%p116 bra BB100_195;

div.s64 %rd775, %rd938, %rd420;
bra.uni BB100_196;

BB100_195:
cvt.u32.u64	%r198, %rd420;
cvt.u32.u64	%r199, %rd938;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd775, %r200;

BB100_196:
setp.ge.s64	%p117, %rd774, %rd775;
mov.u64 %rd939, %rd182;
mov.f64 %fd335, %fd79;
@%p117 bra BB100_198;

st.local.u64 [%rd4+48], %rd182;
st.local.u64 [%rd4+64], %rd938;
st.local.f64 [%rd4+56], %fd79;
st.local.f64 [%rd4+72], %fd334;
mov.u64 %rd868, %rd938;
mov.u64 %rd938, %rd182;
mov.u64 %rd939, %rd868;
mov.f64 %fd258, %fd334;
mov.f64 %fd334, %fd79;
mov.f64 %fd335, %fd258;

BB100_198:
mov.f64 %fd83, %fd334;
mov.f64 %fd326, %fd335;
mov.u64 %rd198, %rd938;
mov.u64 %rd930, %rd939;
or.b64 %rd583, %rd937, %rd420;
and.b64 %rd584, %rd583, -4294967296;
setp.eq.s64	%p118, %rd584, 0;
@%p118 bra BB100_200;

div.s64 %rd776, %rd937, %rd420;
bra.uni BB100_201;

BB100_200:
cvt.u32.u64	%r201, %rd420;
cvt.u32.u64	%r202, %rd937;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd776, %r203;

BB100_201:
or.b64 %rd585, %rd181, %rd420;
and.b64 %rd586, %rd585, -4294967296;
setp.eq.s64	%p119, %rd586, 0;
@%p119 bra BB100_203;

div.s64 %rd777, %rd181, %rd420;
bra.uni BB100_204;

BB100_203:
cvt.u32.u64	%r204, %rd420;
cvt.u32.u64	%r205, %rd181;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd777, %r206;

BB100_204:
setp.ge.s64	%p120, %rd776, %rd777;
mov.u64 %rd936, %rd181;
mov.f64 %fd332, %fd78;
@%p120 bra BB100_206;

st.local.u64 [%rd4+80], %rd937;
st.local.u64 [%rd4+96], %rd181;
st.local.f64 [%rd4+88], %fd333;
st.local.f64 [%rd4+104], %fd78;
mov.u64 %rd860, %rd937;
mov.u64 %rd937, %rd181;
mov.u64 %rd936, %rd860;
mov.f64 %fd250, %fd333;
mov.f64 %fd333, %fd78;
mov.f64 %fd332, %fd250;

BB100_206:
mov.f64 %fd85, %fd332;
mov.f64 %fd321, %fd333;
mov.u64 %rd206, %rd936;
mov.u64 %rd925, %rd937;
or.b64 %rd587, %rd190, %rd420;
and.b64 %rd588, %rd587, -4294967296;
setp.eq.s64	%p121, %rd588, 0;
@%p121 bra BB100_208;

div.s64 %rd778, %rd190, %rd420;
bra.uni BB100_209;

BB100_208:
cvt.u32.u64	%r207, %rd420;
cvt.u32.u64	%r208, %rd190;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd778, %r209;

BB100_209:
or.b64 %rd589, %rd935, %rd420;
and.b64 %rd590, %rd589, -4294967296;
setp.eq.s64	%p122, %rd590, 0;
@%p122 bra BB100_211;

div.s64 %rd779, %rd935, %rd420;
bra.uni BB100_212;

BB100_211:
cvt.u32.u64	%r210, %rd420;
cvt.u32.u64	%r211, %rd935;
div.u32 %r212, %r211, %r210;
cvt.u64.u32	%rd779, %r212;

BB100_212:
setp.ge.s64	%p123, %rd778, %rd779;
mov.u64 %rd934, %rd190;
mov.f64 %fd330, %fd81;
@%p123 bra BB100_214;

st.local.u64 [%rd4], %rd190;
st.local.u64 [%rd4+16], %rd935;
st.local.f64 [%rd4+8], %fd81;
st.local.f64 [%rd4+24], %fd331;
mov.u64 %rd864, %rd935;
mov.u64 %rd935, %rd190;
mov.u64 %rd934, %rd864;
mov.f64 %fd254, %fd331;
mov.f64 %fd331, %fd81;
mov.f64 %fd330, %fd254;

BB100_214:
mov.f64 %fd324, %fd330;
mov.f64 %fd318, %fd331;
mov.u64 %rd928, %rd934;
mov.u64 %rd213, %rd935;
or.b64 %rd591, %rd198, %rd420;
and.b64 %rd592, %rd591, -4294967296;
setp.eq.s64	%p124, %rd592, 0;
@%p124 bra BB100_216;

div.s64 %rd780, %rd198, %rd420;
bra.uni BB100_217;

BB100_216:
cvt.u32.u64	%r213, %rd420;
cvt.u32.u64	%r214, %rd198;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd780, %r215;

BB100_217:
or.b64 %rd593, %rd932, %rd420;
and.b64 %rd594, %rd593, -4294967296;
setp.eq.s64	%p125, %rd594, 0;
@%p125 bra BB100_219;

div.s64 %rd781, %rd932, %rd420;
bra.uni BB100_220;

BB100_219:
cvt.u32.u64	%r216, %rd420;
cvt.u32.u64	%r217, %rd932;
div.u32 %r218, %r217, %r216;
cvt.u64.u32	%rd781, %r218;

BB100_220:
setp.ge.s64	%p126, %rd780, %rd781;
mov.u64 %rd933, %rd198;
mov.f64 %fd329, %fd83;
@%p126 bra BB100_222;

st.local.u64 [%rd4+32], %rd198;
st.local.u64 [%rd4+48], %rd932;
st.local.f64 [%rd4+40], %fd83;
st.local.f64 [%rd4+56], %fd328;
mov.u64 %rd876, %rd932;
mov.u64 %rd932, %rd198;
mov.u64 %rd933, %rd876;
mov.f64 %fd266, %fd328;
mov.f64 %fd328, %fd83;
mov.f64 %fd329, %fd266;

BB100_222:
mov.f64 %fd89, %fd328;
mov.f64 %fd322, %fd329;
mov.u64 %rd222, %rd932;
mov.u64 %rd926, %rd933;
or.b64 %rd595, %rd206, %rd420;
and.b64 %rd596, %rd595, -4294967296;
setp.eq.s64	%p127, %rd596, 0;
@%p127 bra BB100_224;

div.s64 %rd782, %rd206, %rd420;
bra.uni BB100_225;

BB100_224:
cvt.u32.u64	%r219, %rd420;
cvt.u32.u64	%r220, %rd206;
div.u32 %r221, %r220, %r219;
cvt.u64.u32	%rd782, %r221;

BB100_225:
or.b64 %rd597, %rd930, %rd420;
and.b64 %rd598, %rd597, -4294967296;
setp.eq.s64	%p128, %rd598, 0;
@%p128 bra BB100_227;

div.s64 %rd783, %rd930, %rd420;
bra.uni BB100_228;

BB100_227:
cvt.u32.u64	%r222, %rd420;
cvt.u32.u64	%r223, %rd930;
div.u32 %r224, %r223, %r222;
cvt.u64.u32	%rd783, %r224;

BB100_228:
setp.ge.s64	%p129, %rd782, %rd783;
mov.u64 %rd931, %rd206;
mov.f64 %fd327, %fd85;
@%p129 bra BB100_230;

st.local.u64 [%rd4+64], %rd206;
st.local.u64 [%rd4+80], %rd930;
st.local.f64 [%rd4+72], %fd85;
st.local.f64 [%rd4+88], %fd326;
mov.u64 %rd880, %rd930;
mov.u64 %rd930, %rd206;
mov.u64 %rd931, %rd880;
mov.f64 %fd270, %fd326;
mov.f64 %fd326, %fd85;
mov.f64 %fd327, %fd270;

BB100_230:
mov.f64 %fd91, %fd326;
mov.f64 %fd90, %fd327;
mov.u64 %rd230, %rd930;
mov.u64 %rd229, %rd931;
or.b64 %rd599, %rd222, %rd420;
and.b64 %rd600, %rd599, -4294967296;
setp.eq.s64	%p130, %rd600, 0;
@%p130 bra BB100_232;

div.s64 %rd784, %rd222, %rd420;
bra.uni BB100_233;

BB100_232:
cvt.u32.u64	%r225, %rd420;
cvt.u32.u64	%r226, %rd222;
div.u32 %r227, %r226, %r225;
cvt.u64.u32	%rd784, %r227;

BB100_233:
or.b64 %rd601, %rd928, %rd420;
and.b64 %rd602, %rd601, -4294967296;
setp.eq.s64	%p131, %rd602, 0;
@%p131 bra BB100_235;

div.s64 %rd785, %rd928, %rd420;
bra.uni BB100_236;

BB100_235:
cvt.u32.u64	%r228, %rd420;
cvt.u32.u64	%r229, %rd928;
div.u32 %r230, %r229, %r228;
cvt.u64.u32	%rd785, %r230;

BB100_236:
setp.ge.s64	%p132, %rd784, %rd785;
mov.u64 %rd929, %rd222;
mov.f64 %fd325, %fd89;
@%p132 bra BB100_238;

st.local.u64 [%rd4+16], %rd222;
st.local.u64 [%rd4+32], %rd928;
st.local.f64 [%rd4+24], %fd89;
st.local.f64 [%rd4+40], %fd324;
mov.u64 %rd889, %rd928;
mov.u64 %rd928, %rd222;
mov.u64 %rd929, %rd889;
mov.f64 %fd280, %fd324;
mov.f64 %fd324, %fd89;
mov.f64 %fd325, %fd280;

BB100_238:
mov.f64 %fd93, %fd324;
mov.f64 %fd316, %fd325;
mov.u64 %rd238, %rd928;
mov.u64 %rd921, %rd929;
or.b64 %rd603, %rd230, %rd420;
and.b64 %rd604, %rd603, -4294967296;
setp.eq.s64	%p133, %rd604, 0;
@%p133 bra BB100_240;

div.s64 %rd786, %rd230, %rd420;
bra.uni BB100_241;

BB100_240:
cvt.u32.u64	%r231, %rd420;
cvt.u32.u64	%r232, %rd230;
div.u32 %r233, %r232, %r231;
cvt.u64.u32	%rd786, %r233;

BB100_241:
or.b64 %rd605, %rd926, %rd420;
and.b64 %rd606, %rd605, -4294967296;
setp.eq.s64	%p134, %rd606, 0;
@%p134 bra BB100_243;

div.s64 %rd787, %rd926, %rd420;
bra.uni BB100_244;

BB100_243:
cvt.u32.u64	%r234, %rd420;
cvt.u32.u64	%r235, %rd926;
div.u32 %r236, %r235, %r234;
cvt.u64.u32	%rd787, %r236;

BB100_244:
setp.ge.s64	%p135, %rd786, %rd787;
mov.u64 %rd927, %rd230;
mov.f64 %fd323, %fd91;
@%p135 bra BB100_246;

st.local.u64 [%rd4+48], %rd230;
st.local.u64 [%rd4+64], %rd926;
st.local.f64 [%rd4+56], %fd91;
st.local.f64 [%rd4+72], %fd322;
mov.u64 %rd891, %rd926;
mov.u64 %rd926, %rd230;
mov.u64 %rd927, %rd891;
mov.f64 %fd282, %fd322;
mov.f64 %fd322, %fd91;
mov.f64 %fd323, %fd282;

BB100_246:
mov.f64 %fd95, %fd322;
mov.f64 %fd313, %fd323;
mov.u64 %rd246, %rd926;
mov.u64 %rd918, %rd927;
or.b64 %rd607, %rd925, %rd420;
and.b64 %rd608, %rd607, -4294967296;
setp.eq.s64	%p136, %rd608, 0;
@%p136 bra BB100_248;

div.s64 %rd788, %rd925, %rd420;
bra.uni BB100_249;

BB100_248:
cvt.u32.u64	%r237, %rd420;
cvt.u32.u64	%r238, %rd925;
div.u32 %r239, %r238, %r237;
cvt.u64.u32	%rd788, %r239;

BB100_249:
or.b64 %rd609, %rd229, %rd420;
and.b64 %rd610, %rd609, -4294967296;
setp.eq.s64	%p137, %rd610, 0;
@%p137 bra BB100_251;

div.s64 %rd789, %rd229, %rd420;
bra.uni BB100_252;

BB100_251:
cvt.u32.u64	%r240, %rd420;
cvt.u32.u64	%r241, %rd229;
div.u32 %r242, %r241, %r240;
cvt.u64.u32	%rd789, %r242;

BB100_252:
setp.ge.s64	%p138, %rd788, %rd789;
mov.u64 %rd924, %rd229;
mov.f64 %fd320, %fd90;
@%p138 bra BB100_254;

st.local.u64 [%rd4+80], %rd925;
st.local.u64 [%rd4+96], %rd229;
st.local.f64 [%rd4+88], %fd321;
st.local.f64 [%rd4+104], %fd90;
mov.u64 %rd884, %rd925;
mov.u64 %rd925, %rd229;
mov.u64 %rd924, %rd884;
mov.f64 %fd274, %fd321;
mov.f64 %fd321, %fd90;
mov.f64 %fd320, %fd274;

BB100_254:
mov.f64 %fd97, %fd320;
mov.f64 %fd315, %fd321;
mov.u64 %rd254, %rd924;
mov.u64 %rd920, %rd925;
or.b64 %rd611, %rd238, %rd420;
and.b64 %rd612, %rd611, -4294967296;
setp.eq.s64	%p139, %rd612, 0;
@%p139 bra BB100_256;

div.s64 %rd790, %rd238, %rd420;
bra.uni BB100_257;

BB100_256:
cvt.u32.u64	%r243, %rd420;
cvt.u32.u64	%r244, %rd238;
div.u32 %r245, %r244, %r243;
cvt.u64.u32	%rd790, %r245;

BB100_257:
or.b64 %rd613, %rd213, %rd420;
and.b64 %rd614, %rd613, -4294967296;
setp.eq.s64	%p140, %rd614, 0;
@%p140 bra BB100_259;

div.s64 %rd791, %rd213, %rd420;
bra.uni BB100_260;

BB100_259:
cvt.u32.u64	%r246, %rd420;
cvt.u32.u64	%r247, %rd213;
div.u32 %r248, %r247, %r246;
cvt.u64.u32	%rd791, %r248;

BB100_260:
setp.ge.s64	%p141, %rd790, %rd791;
mov.u64 %rd923, %rd238;
mov.f64 %fd319, %fd93;
@%p141 bra BB100_262;

st.local.u64 [%rd4], %rd238;
st.local.u64 [%rd4+16], %rd213;
st.local.f64 [%rd4+8], %fd93;
st.local.f64 [%rd4+24], %fd318;
mov.u64 %rd923, %rd213;
mov.f64 %fd278, %fd318;
mov.f64 %fd318, %fd93;
mov.f64 %fd319, %fd278;

BB100_262:
mov.f64 %fd309, %fd318;
mov.f64 %fd310, %fd319;
mov.u64 %rd915, %rd923;
or.b64 %rd615, %rd246, %rd420;
and.b64 %rd616, %rd615, -4294967296;
setp.eq.s64	%p142, %rd616, 0;
@%p142 bra BB100_264;

div.s64 %rd792, %rd246, %rd420;
bra.uni BB100_265;

BB100_264:
cvt.u32.u64	%r249, %rd420;
cvt.u32.u64	%r250, %rd246;
div.u32 %r251, %r250, %r249;
cvt.u64.u32	%rd792, %r251;

BB100_265:
or.b64 %rd617, %rd921, %rd420;
and.b64 %rd618, %rd617, -4294967296;
setp.eq.s64	%p143, %rd618, 0;
@%p143 bra BB100_267;

div.s64 %rd793, %rd921, %rd420;
bra.uni BB100_268;

BB100_267:
cvt.u32.u64	%r252, %rd420;
cvt.u32.u64	%r253, %rd921;
div.u32 %r254, %r253, %r252;
cvt.u64.u32	%rd793, %r254;

BB100_268:
setp.ge.s64	%p144, %rd792, %rd793;
mov.u64 %rd922, %rd246;
mov.f64 %fd317, %fd95;
@%p144 bra BB100_270;

st.local.u64 [%rd4+32], %rd246;
st.local.u64 [%rd4+48], %rd921;
st.local.f64 [%rd4+40], %fd95;
st.local.f64 [%rd4+56], %fd316;
mov.u64 %rd899, %rd921;
mov.u64 %rd921, %rd246;
mov.u64 %rd922, %rd899;
mov.f64 %fd290, %fd316;
mov.f64 %fd316, %fd95;
mov.f64 %fd317, %fd290;

BB100_270:
mov.f64 %fd311, %fd316;
mov.f64 %fd312, %fd317;
mov.u64 %rd916, %rd921;
mov.u64 %rd917, %rd922;
or.b64 %rd619, %rd254, %rd420;
and.b64 %rd620, %rd619, -4294967296;
setp.eq.s64	%p145, %rd620, 0;
@%p145 bra BB100_272;

div.s64 %rd794, %rd254, %rd420;
bra.uni BB100_273;

BB100_272:
cvt.u32.u64	%r255, %rd420;
cvt.u32.u64	%r256, %rd254;
div.u32 %r257, %r256, %r255;
cvt.u64.u32	%rd794, %r257;

BB100_273:
or.b64 %rd621, %rd918, %rd420;
and.b64 %rd622, %rd621, -4294967296;
setp.eq.s64	%p146, %rd622, 0;
@%p146 bra BB100_275;

div.s64 %rd795, %rd918, %rd420;
bra.uni BB100_276;

BB100_275:
cvt.u32.u64	%r258, %rd420;
cvt.u32.u64	%r259, %rd918;
div.u32 %r260, %r259, %r258;
cvt.u64.u32	%rd795, %r260;

BB100_276:
setp.ge.s64	%p147, %rd794, %rd795;
mov.u64 %rd919, %rd254;
mov.f64 %fd314, %fd97;
@%p147 bra BB100_278;

st.local.u64 [%rd4+64], %rd254;
st.local.u64 [%rd4+80], %rd918;
st.local.f64 [%rd4+72], %fd97;
st.local.f64 [%rd4+88], %fd313;
mov.u64 %rd902, %rd918;
mov.u64 %rd918, %rd254;
mov.u64 %rd919, %rd902;
mov.f64 %fd294, %fd313;
mov.f64 %fd313, %fd97;
mov.f64 %fd314, %fd294;

BB100_278:
mad.lo.s32 %r362, %r367, -7, %r1;
mad.lo.s32 %r262, %r367, 7, 7;
setp.gt.u32	%p148, %r262, %r1;
selp.b32	%r264, %r362, 7, %p148;
setp.eq.s32	%p149, %r264, 0;
@%p149 bra BB100_280;

ld.local.u64 %rd623, [%rd4];
st.global.u64 [%rd37], %rd623;
st.global.f64 [%rd37+8], %fd309;

BB100_280:
setp.lt.u32	%p151, %r264, 2;
@%p151 bra BB100_282;

st.global.u64 [%rd37+16], %rd915;
st.global.f64 [%rd37+24], %fd310;

BB100_282:
setp.lt.u32	%p153, %r264, 3;
@%p153 bra BB100_284;

st.global.u64 [%rd37+32], %rd916;
st.global.f64 [%rd37+40], %fd311;

BB100_284:
setp.lt.u32	%p155, %r264, 4;
@%p155 bra BB100_286;

st.global.u64 [%rd37+48], %rd917;
st.global.f64 [%rd37+56], %fd312;

BB100_286:
setp.lt.u32	%p157, %r264, 5;
@%p157 bra BB100_288;

st.global.u64 [%rd37+64], %rd918;
st.global.f64 [%rd37+72], %fd313;

BB100_288:
setp.lt.u32	%p159, %r264, 6;
@%p159 bra BB100_290;

st.global.u64 [%rd37+80], %rd919;
st.global.f64 [%rd37+88], %fd314;

BB100_290:
setp.lt.u32	%p161, %r264, 7;
@%p161 bra BB100_292;

st.global.u64 [%rd37+96], %rd920;
st.global.f64 [%rd37+104], %fd315;

BB100_292:
ld.param.u64 %rd716, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EENSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESQ_EEEENSI_13compare_firstI9SliceCompEEEEPSL_EEEEvT__param_0+24];
cvta.to.global.u64 %rd282, %rd716;
bar.sync 0;
mad.lo.s32 %r363, %r367, -7, %r1;
mov.u32 %r292, 7;
min.u32 %r5, %r363, %r292;
mov.u32 %r364, 2;

BB100_293:
neg.s32 %r293, %r364;
and.b32 %r294, %r367, %r293;
add.s32 %r295, %r364, -1;
and.b32 %r296, %r295, %r367;
mul.lo.s32 %r297, %r296, 7;
min.u32 %r7, %r297, %r1;
mul.lo.s32 %r298, %r294, 7;
shr.u32 %r299, %r364, 1;
mul.lo.s32 %r300, %r299, 7;
min.u32 %r301, %r298, %r1;
add.s32 %r302, %r301, %r300;
min.u32 %r303, %r302, %r1;
add.s32 %r304, %r303, %r300;
min.u32 %r8, %r304, %r1;
sub.s32 %r305, %r303, %r301;
sub.s32 %r306, %r8, %r303;
cvt.u64.u32	%rd626, %r301;
add.s64 %rd285, %rd626, %rd1;
cvt.u64.u32	%rd286, %r303;
add.s64 %rd287, %rd286, %rd1;
setp.lt.u32	%p162, %r7, %r306;
sub.s32 %r307, %r7, %r306;
selp.b32	%r366, 0, %r307, %p162;
min.u32 %r365, %r305, %r7;
setp.ge.u32	%p163, %r366, %r365;
@%p163 bra BB100_302;

add.s32 %r11, %r7, -1;

BB100_295:
add.s32 %r308, %r365, %r366;
shr.u32 %r14, %r308, 1;
sub.s32 %r309, %r11, %r14;
cvt.u64.u32	%rd627, %r309;
add.s64 %rd628, %rd627, %rd287;
shl.b64 %rd629, %rd628, 4;
add.s64 %rd630, %rd5, %rd629;
ld.global.u64 %rd288, [%rd630];
or.b64 %rd631, %rd288, %rd420;
and.b64 %rd632, %rd631, -4294967296;
setp.eq.s64	%p164, %rd632, 0;
@%p164 bra BB100_297;
bra.uni BB100_296;

BB100_297:
cvt.u32.u64	%r310, %rd420;
cvt.u32.u64	%r311, %rd288;
div.u32 %r312, %r311, %r310;
cvt.u64.u32	%rd977, %r312;
bra.uni BB100_298;

BB100_296:
div.s64 %rd977, %rd288, %rd420;

BB100_298:
cvt.u64.u32	%rd633, %r14;
add.s64 %rd634, %rd285, %rd633;
shl.b64 %rd635, %rd634, 4;
add.s64 %rd636, %rd5, %rd635;
ld.global.u64 %rd292, [%rd636];
or.b64 %rd637, %rd292, %rd420;
and.b64 %rd638, %rd637, -4294967296;
setp.eq.s64	%p165, %rd638, 0;
@%p165 bra BB100_300;
bra.uni BB100_299;

BB100_300:
cvt.u32.u64	%r313, %rd420;
cvt.u32.u64	%r314, %rd292;
div.u32 %r315, %r314, %r313;
cvt.u64.u32	%rd978, %r315;
bra.uni BB100_301;

BB100_299:
div.s64 %rd978, %rd292, %rd420;

BB100_301:
add.s32 %r316, %r14, 1;
setp.lt.s64	%p166, %rd977, %rd978;
selp.b32	%r366, %r366, %r316, %p166;
selp.b32	%r365, %r14, %r365, %p166;
setp.lt.u32	%p167, %r366, %r365;
@%p167 bra BB100_295;

BB100_302:
cvt.u64.u32	%rd640, %r366;
add.s64 %rd296, %rd285, %rd640;
shl.b64 %rd641, %rd296, 4;
add.s64 %rd297, %rd5, %rd641;
shl.b64 %rd642, %rd287, 4;
add.s64 %rd298, %rd5, %rd642;
cvt.u64.u32	%rd643, %r7;
add.s64 %rd644, %rd643, %rd1;
add.s64 %rd645, %rd644, %rd286;
sub.s64 %rd299, %rd645, %rd640;
shl.b64 %rd646, %rd299, 4;
add.s64 %rd300, %rd5, %rd646;
cvt.u64.u32	%rd647, %r8;
add.s64 %rd648, %rd647, %rd1;
shl.b64 %rd649, %rd648, 4;
add.s64 %rd301, %rd5, %rd649;
mov.u64 %rd979, 0;
mov.pred %p168, 0;
@%p168 bra BB100_304;

BB100_303:
add.s64 %rd650, %rd2, %rd979;
mov.u16 %rs1, 0;
st.local.u8 [%rd650], %rs1;
add.s64 %rd979, %rd979, 1;
setp.lt.u64	%p169, %rd979, 16;
@%p169 bra BB100_303;

BB100_304:
ld.global.u64 %rd652, [%rd297];
ld.global.f64 %fd137, [%rd297+8];
st.local.f64 [%rd2+8], %fd137;
st.local.u64 [%rd2], %rd652;
mov.u64 %rd980, 0;
@%p168 bra BB100_306;

BB100_305:
add.s64 %rd653, %rd3, %rd980;
mov.u16 %rs2, 0;
st.local.u8 [%rd653], %rs2;
add.s64 %rd980, %rd980, 1;
setp.lt.u64	%p171, %rd980, 16;
@%p171 bra BB100_305;

BB100_306:
ld.global.u64 %rd654, [%rd300];
ld.global.f64 %fd138, [%rd300+8];
st.local.f64 [%rd3+8], %fd138;
st.local.u64 [%rd3], %rd654;
mov.pred %p223, -1;
setp.ge.u64	%p173, %rd300, %rd301;
@%p173 bra BB100_315;

mov.pred %p223, 0;
setp.ge.u64	%p175, %rd297, %rd298;
@%p175 bra BB100_315;

ld.local.u64 %rd306, [%rd3];
or.b64 %rd655, %rd306, %rd420;
and.b64 %rd656, %rd655, -4294967296;
setp.eq.s64	%p176, %rd656, 0;
@%p176 bra BB100_310;
bra.uni BB100_309;

BB100_310:
cvt.u32.u64	%r317, %rd420;
cvt.u32.u64	%r318, %rd306;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd981, %r319;
bra.uni BB100_311;

BB100_309:
div.s64 %rd981, %rd306, %rd420;

BB100_311:
ld.local.u64 %rd310, [%rd2];
or.b64 %rd657, %rd310, %rd420;
and.b64 %rd658, %rd657, -4294967296;
setp.eq.s64	%p177, %rd658, 0;
@%p177 bra BB100_313;
bra.uni BB100_312;

BB100_313:
cvt.u32.u64	%r320, %rd420;
cvt.u32.u64	%r321, %rd310;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd982, %r322;
bra.uni BB100_314;

BB100_312:
div.s64 %rd982, %rd310, %rd420;

BB100_314:
setp.ge.s64	%p223, %rd981, %rd982;

BB100_315:
selp.b64	%rd659, %rd2, %rd3, %p223;
ld.local.u64 %rd314, [%rd659];
ld.local.f64 %fd109, [%rd659+8];
@%p223 bra BB100_317;
bra.uni BB100_316;

BB100_317:
add.s64 %rd664, %rd641, %rd5;
add.s64 %rd316, %rd664, 16;
ld.global.u64 %rd665, [%rd297+16];
st.local.u64 [%rd2], %rd665;
ld.global.f64 %fd140, [%rd297+24];
st.local.f64 [%rd2+8], %fd140;
mov.u64 %rd1015, %rd300;
mov.u64 %rd1016, %rd300;
mov.u64 %rd1039, %rd316;
mov.u64 %rd1040, %rd316;
bra.uni BB100_318;

BB100_316:
add.s64 %rd661, %rd646, %rd5;
add.s64 %rd315, %rd661, 16;
ld.global.u64 %rd662, [%rd300+16];
st.local.u64 [%rd3], %rd662;
ld.global.f64 %fd139, [%rd300+24];
st.local.f64 [%rd3+8], %fd139;
mov.u64 %rd1015, %rd315;
mov.u64 %rd1016, %rd315;
mov.u64 %rd1039, %rd297;
mov.u64 %rd1040, %rd297;

BB100_318:
mov.u64 %rd320, %rd1039;
mov.u64 %rd1038, %rd1040;
mov.u64 %rd318, %rd1015;
mov.u64 %rd1014, %rd1016;
mov.pred %p224, -1;
setp.ge.u64	%p179, %rd1014, %rd301;
@%p179 bra BB100_327;

mov.pred %p224, 0;
setp.ge.u64	%p181, %rd1038, %rd298;
@%p181 bra BB100_327;

ld.local.u64 %rd321, [%rd3];
or.b64 %rd666, %rd321, %rd420;
and.b64 %rd667, %rd666, -4294967296;
setp.eq.s64	%p182, %rd667, 0;
@%p182 bra BB100_322;
bra.uni BB100_321;

BB100_322:
cvt.u32.u64	%r323, %rd420;
cvt.u32.u64	%r324, %rd321;
div.u32 %r325, %r324, %r323;
cvt.u64.u32	%rd983, %r325;
bra.uni BB100_323;

BB100_321:
div.s64 %rd983, %rd321, %rd420;

BB100_323:
ld.local.u64 %rd325, [%rd2];
or.b64 %rd668, %rd325, %rd420;
and.b64 %rd669, %rd668, -4294967296;
setp.eq.s64	%p183, %rd669, 0;
@%p183 bra BB100_325;
bra.uni BB100_324;

BB100_325:
cvt.u32.u64	%r326, %rd420;
cvt.u32.u64	%r327, %rd325;
div.u32 %r328, %r327, %r326;
cvt.u64.u32	%rd984, %r328;
bra.uni BB100_326;

BB100_324:
div.s64 %rd984, %rd325, %rd420;

BB100_326:
setp.ge.s64	%p224, %rd983, %rd984;

BB100_327:
selp.b64	%rd670, %rd2, %rd3, %p224;
ld.local.u64 %rd329, [%rd670];
ld.local.f64 %fd110, [%rd670+8];
@%p224 bra BB100_329;
bra.uni BB100_328;

BB100_329:
add.s64 %rd1038, %rd1038, 16;
add.s64 %rd333, %rd320, 16;
ld.global.u64 %rd672, [%rd320+16];
st.local.u64 [%rd2], %rd672;
ld.global.f64 %fd142, [%rd320+24];
st.local.f64 [%rd2+8], %fd142;
mov.u64 %rd1013, %rd318;
mov.u64 %rd1037, %rd333;
bra.uni BB100_330;

BB100_328:
add.s64 %rd1014, %rd1014, 16;
add.s64 %rd331, %rd318, 16;
ld.global.u64 %rd671, [%rd318+16];
st.local.u64 [%rd3], %rd671;
ld.global.f64 %fd141, [%rd318+24];
st.local.f64 [%rd3+8], %fd141;
mov.u64 %rd1013, %rd331;
mov.u64 %rd1037, %rd320;

BB100_330:
mov.u64 %rd337, %rd1037;
mov.u64 %rd1036, %rd1038;
mov.u64 %rd335, %rd1013;
mov.u64 %rd1012, %rd1014;
mov.pred %p225, -1;
setp.ge.u64	%p185, %rd1012, %rd301;
@%p185 bra BB100_339;

mov.pred %p225, 0;
setp.ge.u64	%p187, %rd1036, %rd298;
@%p187 bra BB100_339;

ld.local.u64 %rd338, [%rd3];
or.b64 %rd673, %rd338, %rd420;
and.b64 %rd674, %rd673, -4294967296;
setp.eq.s64	%p188, %rd674, 0;
@%p188 bra BB100_334;
bra.uni BB100_333;

BB100_334:
cvt.u32.u64	%r329, %rd420;
cvt.u32.u64	%r330, %rd338;
div.u32 %r331, %r330, %r329;
cvt.u64.u32	%rd985, %r331;
bra.uni BB100_335;

BB100_333:
div.s64 %rd985, %rd338, %rd420;

BB100_335:
ld.local.u64 %rd342, [%rd2];
or.b64 %rd675, %rd342, %rd420;
and.b64 %rd676, %rd675, -4294967296;
setp.eq.s64	%p189, %rd676, 0;
@%p189 bra BB100_337;
bra.uni BB100_336;

BB100_337:
cvt.u32.u64	%r332, %rd420;
cvt.u32.u64	%r333, %rd342;
div.u32 %r334, %r333, %r332;
cvt.u64.u32	%rd986, %r334;
bra.uni BB100_338;

BB100_336:
div.s64 %rd986, %rd342, %rd420;

BB100_338:
setp.ge.s64	%p225, %rd985, %rd986;

BB100_339:
selp.b64	%rd677, %rd2, %rd3, %p225;
ld.local.u64 %rd346, [%rd677];
ld.local.f64 %fd111, [%rd677+8];
@%p225 bra BB100_341;
bra.uni BB100_340;

BB100_341:
add.s64 %rd1036, %rd1036, 16;
add.s64 %rd350, %rd337, 16;
ld.global.u64 %rd679, [%rd337+16];
st.local.u64 [%rd2], %rd679;
ld.global.f64 %fd144, [%rd337+24];
st.local.f64 [%rd2+8], %fd144;
mov.u64 %rd1011, %rd335;
mov.u64 %rd1035, %rd350;
bra.uni BB100_342;

BB100_340:
add.s64 %rd1012, %rd1012, 16;
add.s64 %rd348, %rd335, 16;
ld.global.u64 %rd678, [%rd335+16];
st.local.u64 [%rd3], %rd678;
ld.global.f64 %fd143, [%rd335+24];
st.local.f64 [%rd3+8], %fd143;
mov.u64 %rd1011, %rd348;
mov.u64 %rd1035, %rd337;

BB100_342:
mov.u64 %rd354, %rd1035;
mov.u64 %rd1034, %rd1036;
mov.u64 %rd352, %rd1011;
mov.u64 %rd1010, %rd1012;
mov.pred %p226, -1;
setp.ge.u64	%p191, %rd1010, %rd301;
@%p191 bra BB100_351;

mov.pred %p226, 0;
setp.ge.u64	%p193, %rd1034, %rd298;
@%p193 bra BB100_351;

ld.local.u64 %rd355, [%rd3];
or.b64 %rd680, %rd355, %rd420;
and.b64 %rd681, %rd680, -4294967296;
setp.eq.s64	%p194, %rd681, 0;
@%p194 bra BB100_346;
bra.uni BB100_345;

BB100_346:
cvt.u32.u64	%r335, %rd420;
cvt.u32.u64	%r336, %rd355;
div.u32 %r337, %r336, %r335;
cvt.u64.u32	%rd987, %r337;
bra.uni BB100_347;

BB100_345:
div.s64 %rd987, %rd355, %rd420;

BB100_347:
ld.local.u64 %rd359, [%rd2];
or.b64 %rd682, %rd359, %rd420;
and.b64 %rd683, %rd682, -4294967296;
setp.eq.s64	%p195, %rd683, 0;
@%p195 bra BB100_349;
bra.uni BB100_348;

BB100_349:
cvt.u32.u64	%r338, %rd420;
cvt.u32.u64	%r339, %rd359;
div.u32 %r340, %r339, %r338;
cvt.u64.u32	%rd988, %r340;
bra.uni BB100_350;

BB100_348:
div.s64 %rd988, %rd359, %rd420;

BB100_350:
setp.ge.s64	%p226, %rd987, %rd988;

BB100_351:
selp.b64	%rd684, %rd2, %rd3, %p226;
ld.local.u64 %rd363, [%rd684];
ld.local.f64 %fd112, [%rd684+8];
@%p226 bra BB100_353;
bra.uni BB100_352;

BB100_353:
add.s64 %rd1034, %rd1034, 16;
add.s64 %rd367, %rd354, 16;
ld.global.u64 %rd686, [%rd354+16];
st.local.u64 [%rd2], %rd686;
ld.global.f64 %fd146, [%rd354+24];
st.local.f64 [%rd2+8], %fd146;
mov.u64 %rd1009, %rd352;
mov.u64 %rd1033, %rd367;
bra.uni BB100_354;

BB100_352:
add.s64 %rd1010, %rd1010, 16;
add.s64 %rd365, %rd352, 16;
ld.global.u64 %rd685, [%rd352+16];
st.local.u64 [%rd3], %rd685;
ld.global.f64 %fd145, [%rd352+24];
st.local.f64 [%rd3+8], %fd145;
mov.u64 %rd1009, %rd365;
mov.u64 %rd1033, %rd354;

BB100_354:
mov.u64 %rd371, %rd1033;
mov.u64 %rd1032, %rd1034;
mov.u64 %rd369, %rd1009;
mov.u64 %rd1008, %rd1010;
mov.pred %p227, -1;
setp.ge.u64	%p197, %rd1008, %rd301;
@%p197 bra BB100_363;

mov.pred %p227, 0;
setp.ge.u64	%p199, %rd1032, %rd298;
@%p199 bra BB100_363;

ld.local.u64 %rd372, [%rd3];
or.b64 %rd687, %rd372, %rd420;
and.b64 %rd688, %rd687, -4294967296;
setp.eq.s64	%p200, %rd688, 0;
@%p200 bra BB100_358;
bra.uni BB100_357;

BB100_358:
cvt.u32.u64	%r341, %rd420;
cvt.u32.u64	%r342, %rd372;
div.u32 %r343, %r342, %r341;
cvt.u64.u32	%rd989, %r343;
bra.uni BB100_359;

BB100_357:
div.s64 %rd989, %rd372, %rd420;

BB100_359:
ld.local.u64 %rd376, [%rd2];
or.b64 %rd689, %rd376, %rd420;
and.b64 %rd690, %rd689, -4294967296;
setp.eq.s64	%p201, %rd690, 0;
@%p201 bra BB100_361;
bra.uni BB100_360;

BB100_361:
cvt.u32.u64	%r344, %rd420;
cvt.u32.u64	%r345, %rd376;
div.u32 %r346, %r345, %r344;
cvt.u64.u32	%rd990, %r346;
bra.uni BB100_362;

BB100_360:
div.s64 %rd990, %rd376, %rd420;

BB100_362:
setp.ge.s64	%p227, %rd989, %rd990;

BB100_363:
selp.b64	%rd691, %rd2, %rd3, %p227;
ld.local.u64 %rd380, [%rd691];
ld.local.f64 %fd113, [%rd691+8];
@%p227 bra BB100_365;
bra.uni BB100_364;

BB100_365:
add.s64 %rd1032, %rd1032, 16;
add.s64 %rd384, %rd371, 16;
ld.global.u64 %rd693, [%rd371+16];
st.local.u64 [%rd2], %rd693;
ld.global.f64 %fd148, [%rd371+24];
st.local.f64 [%rd2+8], %fd148;
mov.u64 %rd1007, %rd369;
mov.u64 %rd1031, %rd384;
bra.uni BB100_366;

BB100_364:
add.s64 %rd1008, %rd1008, 16;
add.s64 %rd382, %rd369, 16;
ld.global.u64 %rd692, [%rd369+16];
st.local.u64 [%rd3], %rd692;
ld.global.f64 %fd147, [%rd369+24];
st.local.f64 [%rd3+8], %fd147;
mov.u64 %rd1007, %rd382;
mov.u64 %rd1031, %rd371;

BB100_366:
mov.u64 %rd388, %rd1031;
mov.u64 %rd1030, %rd1032;
mov.u64 %rd386, %rd1007;
mov.u64 %rd1006, %rd1008;
mov.pred %p228, -1;
setp.ge.u64	%p203, %rd1006, %rd301;
@%p203 bra BB100_375;

mov.pred %p228, 0;
setp.ge.u64	%p205, %rd1030, %rd298;
@%p205 bra BB100_375;

ld.local.u64 %rd389, [%rd3];
or.b64 %rd694, %rd389, %rd420;
and.b64 %rd695, %rd694, -4294967296;
setp.eq.s64	%p206, %rd695, 0;
@%p206 bra BB100_370;
bra.uni BB100_369;

BB100_370:
cvt.u32.u64	%r347, %rd420;
cvt.u32.u64	%r348, %rd389;
div.u32 %r349, %r348, %r347;
cvt.u64.u32	%rd991, %r349;
bra.uni BB100_371;

BB100_369:
div.s64 %rd991, %rd389, %rd420;

BB100_371:
ld.local.u64 %rd393, [%rd2];
or.b64 %rd696, %rd393, %rd420;
and.b64 %rd697, %rd696, -4294967296;
setp.eq.s64	%p207, %rd697, 0;
@%p207 bra BB100_373;
bra.uni BB100_372;

BB100_373:
cvt.u32.u64	%r350, %rd420;
cvt.u32.u64	%r351, %rd393;
div.u32 %r352, %r351, %r350;
cvt.u64.u32	%rd992, %r352;
bra.uni BB100_374;

BB100_372:
div.s64 %rd992, %rd393, %rd420;

BB100_374:
setp.ge.s64	%p228, %rd991, %rd992;

BB100_375:
selp.b64	%rd698, %rd2, %rd3, %p228;
ld.local.u64 %rd397, [%rd698];
ld.local.f64 %fd114, [%rd698+8];
@%p228 bra BB100_377;
bra.uni BB100_376;

BB100_377:
add.s64 %rd1030, %rd1030, 16;
add.s64 %rd401, %rd388, 16;
ld.global.u64 %rd700, [%rd388+16];
st.local.u64 [%rd2], %rd700;
ld.global.f64 %fd150, [%rd388+24];
st.local.f64 [%rd2+8], %fd150;
mov.u64 %rd1005, %rd386;
mov.u64 %rd1029, %rd401;
bra.uni BB100_378;

BB100_376:
add.s64 %rd1006, %rd1006, 16;
add.s64 %rd399, %rd386, 16;
ld.global.u64 %rd699, [%rd386+16];
st.local.u64 [%rd3], %rd699;
ld.global.f64 %fd149, [%rd386+24];
st.local.f64 [%rd3+8], %fd149;
mov.u64 %rd1005, %rd399;
mov.u64 %rd1029, %rd388;

BB100_378:
mov.pred %p208, -1;
setp.ge.u64	%p209, %rd1006, %rd301;
mov.pred %p229, %p208;
@%p209 bra BB100_387;

setp.ge.u64	%p211, %rd1030, %rd298;
mov.pred %p229, %p168;
@%p211 bra BB100_387;

ld.local.u64 %rd406, [%rd3];
or.b64 %rd701, %rd406, %rd420;
and.b64 %rd702, %rd701, -4294967296;
setp.eq.s64	%p212, %rd702, 0;
@%p212 bra BB100_382;
bra.uni BB100_381;

BB100_382:
cvt.u32.u64	%r353, %rd420;
cvt.u32.u64	%r354, %rd406;
div.u32 %r355, %r354, %r353;
cvt.u64.u32	%rd1041, %r355;
bra.uni BB100_383;

BB100_381:
div.s64 %rd1041, %rd406, %rd420;

BB100_383:
ld.local.u64 %rd410, [%rd2];
or.b64 %rd703, %rd410, %rd420;
and.b64 %rd704, %rd703, -4294967296;
setp.eq.s64	%p213, %rd704, 0;
@%p213 bra BB100_385;
bra.uni BB100_384;

BB100_385:
cvt.u32.u64	%r356, %rd420;
cvt.u32.u64	%r357, %rd410;
div.u32 %r358, %r357, %r356;
cvt.u64.u32	%rd1042, %r358;
bra.uni BB100_386;

BB100_384:
div.s64 %rd1042, %rd410, %rd420;

BB100_386:
setp.ge.s64	%p229, %rd1041, %rd1042;

BB100_387:
selp.b64	%rd705, %rd2, %rd3, %p229;
ld.local.u64 %rd414, [%rd705];
ld.local.f64 %fd115, [%rd705+8];
@%p229 bra BB100_389;
bra.uni BB100_388;

BB100_389:
ld.global.u64 %rd707, [%rd1029+16];
st.local.u64 [%rd2], %rd707;
ld.global.f64 %fd152, [%rd1029+24];
st.local.f64 [%rd2+8], %fd152;
bra.uni BB100_390;

BB100_388:
ld.global.u64 %rd706, [%rd1005+16];
st.local.u64 [%rd3], %rd706;
ld.global.f64 %fd151, [%rd1005+24];
st.local.f64 [%rd3+8], %fd151;

BB100_390:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB100_392;

st.global.u64 [%rd37], %rd314;
st.global.f64 [%rd37+8], %fd109;

BB100_392:
setp.lt.u32	%p214, %r5, 2;
@%p214 bra BB100_394;

st.global.u64 [%rd37+16], %rd329;
st.global.f64 [%rd37+24], %fd110;

BB100_394:
setp.lt.u32	%p215, %r5, 3;
@%p215 bra BB100_396;

st.global.u64 [%rd37+32], %rd346;
st.global.f64 [%rd37+40], %fd111;

BB100_396:
setp.lt.u32	%p216, %r5, 4;
@%p216 bra BB100_398;

st.global.u64 [%rd37+48], %rd363;
st.global.f64 [%rd37+56], %fd112;

BB100_398:
setp.lt.u32	%p217, %r5, 5;
@%p217 bra BB100_400;

st.global.u64 [%rd37+64], %rd380;
st.global.f64 [%rd37+72], %fd113;

BB100_400:
setp.lt.u32	%p218, %r5, 6;
@%p218 bra BB100_402;

st.global.u64 [%rd37+80], %rd397;
st.global.f64 [%rd37+88], %fd114;

BB100_402:
setp.lt.u32	%p219, %r5, 7;
@%p219 bra BB100_404;

st.global.u64 [%rd37+96], %rd414;
st.global.f64 [%rd37+104], %fd115;

BB100_404:
bar.sync 0;
shl.b32 %r364, %r364, 1;
setp.lt.u32	%p220, %r364, 257;
@%p220 bra BB100_293;

setp.ge.u32	%p221, %r367, %r1;
@%p221 bra BB100_407;

BB100_406:
cvt.u64.u32	%rd708, %r367;
add.s64 %rd709, %rd708, %rd424;
add.s64 %rd710, %rd708, %rd1;
shl.b64 %rd711, %rd710, 4;
add.s64 %rd712, %rd5, %rd711;
ld.global.u64 %rd713, [%rd712];
shl.b64 %rd714, %rd709, 4;
add.s64 %rd715, %rd282, %rd714;
st.global.u64 [%rd715], %rd713;
ld.global.f64 %fd153, [%rd712+8];
st.global.f64 [%rd715+8], %fd153;
add.s32 %r367, %r367, 256;
setp.lt.u32	%p222, %r367, %r1;
@%p222 bra BB100_406;

BB100_407:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot101[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b32 %r<375>;
.reg .f64 %fd<376>;
.reg .b64 %rd<1044>;


mov.u64 %rd1043, __local_depot101;
cvta.local.u64 %SP, %rd1043;
ld.param.u64 %rd414, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd411, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
ld.param.u64 %rd410, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd412, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd415, %r23;
sub.s64 %rd416, %rd412, %rd415;
cvt.u32.u64	%r24, %rd416;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd417, %SP, 16;
cvta.to.local.u64 %rd1, %rd417;
add.u64 %rd418, %SP, 0;
cvta.to.local.u64 %rd2, %rd418;
add.u64 %rd419, %SP, 32;
cvta.to.local.u64 %rd3, %rd419;
cvta.to.global.u64 %rd420, %rd410;
cvta.to.global.u64 %rd421, %rd411;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r374, %tid.x;
cvt.u64.u32	%rd422, %r374;
add.s64 %rd423, %rd422, %rd415;
shl.b64 %rd424, %rd423, 3;
add.s64 %rd4, %rd420, %rd424;
add.s64 %rd5, %rd421, %rd424;
@%p16 bra BB101_15;
bra.uni BB101_1;

BB101_15:
ld.global.u64 %rd742, [%rd4];
ld.global.f64 %fd174, [%rd5];
ld.global.u64 %rd743, [%rd4+2048];
ld.global.f64 %fd175, [%rd5+2048];
ld.global.u64 %rd744, [%rd4+4096];
ld.global.f64 %fd176, [%rd5+4096];
ld.global.u64 %rd733, [%rd4+6144];
ld.global.f64 %fd165, [%rd5+6144];
ld.global.u64 %rd732, [%rd4+8192];
ld.global.f64 %fd164, [%rd5+8192];
ld.global.u64 %rd731, [%rd4+10240];
ld.global.f64 %fd163, [%rd5+10240];
ld.global.u64 %rd730, [%rd4+12288];
ld.global.f64 %fd162, [%rd5+12288];
bra.uni BB101_16;

BB101_1:
mov.u64 %rd425, 0;
mov.f64 %fd116, 0d0000000000000000;
setp.ge.u32	%p17, %r374, %r1;
mov.f64 %fd179, %fd116;
mov.u64 %rd747, %rd425;
@%p17 bra BB101_3;

ld.global.u64 %rd6, [%rd4];
ld.global.f64 %fd1, [%rd5];
mov.f64 %fd179, %fd1;
mov.u64 %rd747, %rd6;

BB101_3:
mov.u64 %rd736, %rd747;
mov.u64 %rd742, %rd736;
mov.f64 %fd168, %fd179;
mov.f64 %fd174, %fd168;
add.s32 %r26, %r374, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.f64 %fd178, %fd116;
mov.u64 %rd746, %rd425;
@%p18 bra BB101_5;

ld.global.u64 %rd746, [%rd4+2048];
ld.global.f64 %fd178, [%rd5+2048];

BB101_5:
mov.u64 %rd743, %rd746;
mov.f64 %fd175, %fd178;
add.s32 %r27, %r374, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.f64 %fd177, %fd116;
mov.u64 %rd745, %rd425;
@%p19 bra BB101_7;

ld.global.u64 %rd745, [%rd4+4096];
ld.global.f64 %fd177, [%rd5+4096];

BB101_7:
mov.u64 %rd744, %rd745;
mov.f64 %fd176, %fd177;
mov.u64 %rd733, 0;
mov.f64 %fd165, 0d0000000000000000;
add.s32 %r28, %r374, 768;
setp.ge.u32	%p20, %r28, %r1;
@%p20 bra BB101_9;

ld.global.u64 %rd733, [%rd4+6144];
ld.global.f64 %fd165, [%rd5+6144];

BB101_9:
mov.u64 %rd732, 0;
mov.f64 %fd164, 0d0000000000000000;
add.s32 %r29, %r374, 1024;
setp.ge.u32	%p21, %r29, %r1;
@%p21 bra BB101_11;

ld.global.u64 %rd732, [%rd4+8192];
ld.global.f64 %fd164, [%rd5+8192];

BB101_11:
mov.u64 %rd731, 0;
mov.f64 %fd163, 0d0000000000000000;
add.s32 %r30, %r374, 1280;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB101_13;

ld.global.u64 %rd731, [%rd4+10240];
ld.global.f64 %fd163, [%rd5+10240];

BB101_13:
mov.u64 %rd730, 0;
mov.f64 %fd162, 0d0000000000000000;
add.s32 %r31, %r374, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB101_16;

ld.global.u64 %rd730, [%rd4+12288];
ld.global.f64 %fd162, [%rd5+12288];

BB101_16:
@%p16 bra BB101_31;
bra.uni BB101_17;

BB101_31:
mov.u32 %r52, %tid.x;
mul.wide.u32 %rd453, %r52, 16;
mov.u64 %rd454, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd455, %rd454, %rd453;
st.shared.u64 [%rd455], %rd742;
st.shared.f64 [%rd455+8], %fd174;
st.shared.u64 [%rd455+4096], %rd743;
st.shared.f64 [%rd455+4104], %fd175;
st.shared.u64 [%rd455+8192], %rd744;
st.shared.f64 [%rd455+8200], %fd176;
st.shared.u64 [%rd455+12288], %rd733;
st.shared.f64 [%rd455+12296], %fd165;
st.shared.u64 [%rd455+16384], %rd732;
st.shared.f64 [%rd455+16392], %fd164;
st.shared.u64 [%rd455+20480], %rd731;
st.shared.f64 [%rd455+20488], %fd163;
st.shared.u64 [%rd455+24576], %rd730;
st.shared.f64 [%rd455+24584], %fd162;
bra.uni BB101_32;

BB101_17:
setp.ge.u32	%p25, %r374, %r1;
@%p25 bra BB101_19;

mul.wide.u32 %rd432, %r374, 16;
mov.u64 %rd433, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd434, %rd433, %rd432;
st.shared.u64 [%rd434], %rd742;
st.shared.f64 [%rd434+8], %fd174;

BB101_19:
add.s32 %r35, %r374, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB101_21;

mul.wide.u32 %rd435, %r374, 16;
mov.u64 %rd436, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd437, %rd436, %rd435;
st.shared.u64 [%rd437+4096], %rd743;
st.shared.f64 [%rd437+4104], %fd175;

BB101_21:
add.s32 %r38, %r374, 512;
setp.ge.u32	%p27, %r38, %r1;
@%p27 bra BB101_23;

mul.wide.u32 %rd438, %r374, 16;
mov.u64 %rd439, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd440, %rd439, %rd438;
st.shared.u64 [%rd440+8192], %rd744;
st.shared.f64 [%rd440+8200], %fd176;

BB101_23:
add.s32 %r41, %r374, 768;
setp.ge.u32	%p28, %r41, %r1;
@%p28 bra BB101_25;

mul.wide.u32 %rd441, %r374, 16;
mov.u64 %rd442, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd443, %rd442, %rd441;
st.shared.u64 [%rd443+12288], %rd733;
st.shared.f64 [%rd443+12296], %fd165;

BB101_25:
add.s32 %r44, %r374, 1024;
setp.ge.u32	%p29, %r44, %r1;
@%p29 bra BB101_27;

mul.wide.u32 %rd444, %r374, 16;
mov.u64 %rd445, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd446, %rd445, %rd444;
st.shared.u64 [%rd446+16384], %rd732;
st.shared.f64 [%rd446+16392], %fd164;

BB101_27:
add.s32 %r47, %r374, 1280;
setp.ge.u32	%p30, %r47, %r1;
@%p30 bra BB101_29;

mul.wide.u32 %rd447, %r374, 16;
mov.u64 %rd448, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd449, %rd448, %rd447;
st.shared.u64 [%rd449+20480], %rd731;
st.shared.f64 [%rd449+20488], %fd163;

BB101_29:
add.s32 %r50, %r374, 1536;
setp.ge.u32	%p31, %r50, %r1;
@%p31 bra BB101_32;

mul.wide.u32 %rd450, %r374, 16;
mov.u64 %rd451, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd452, %rd451, %rd450;
st.shared.u64 [%rd452+24576], %rd730;
st.shared.f64 [%rd452+24584], %fd162;

BB101_32:
bar.sync 0;
mov.u64 %rd456, 0;
st.local.u64 [%rd3], %rd456;
st.local.u64 [%rd3+8], %rd456;
st.local.u64 [%rd3+16], %rd456;
st.local.u64 [%rd3+24], %rd456;
st.local.u64 [%rd3+32], %rd456;
st.local.u64 [%rd3+40], %rd456;
st.local.u64 [%rd3+48], %rd456;
st.local.u64 [%rd3+56], %rd456;
st.local.u64 [%rd3+64], %rd456;
st.local.u64 [%rd3+72], %rd456;
st.local.u64 [%rd3+80], %rd456;
st.local.u64 [%rd3+88], %rd456;
st.local.u64 [%rd3+96], %rd456;
st.local.u64 [%rd3+104], %rd456;
mul.lo.s32 %r54, %r374, 7;
add.s32 %r55, %r54, 7;
setp.gt.u32	%p32, %r55, %r1;
mad.lo.s32 %r56, %r374, -7, %r1;
selp.b32	%r3, %r56, 7, %p32;
setp.eq.s32	%p33, %r3, 0;
mul.wide.u32 %rd457, %r54, 16;
mov.u64 %rd458, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd34, %rd458, %rd457;
mov.f64 %fd123, 0d0000000000000000;
mov.f64 %fd362, %fd123;
@%p33 bra BB101_34;

ld.shared.u64 %rd459, [%rd34];
ld.shared.f64 %fd28, [%rd34+8];
st.local.u64 [%rd3], %rd459;
st.local.f64 [%rd3+8], %fd28;
mov.f64 %fd362, %fd28;

BB101_34:
mov.f64 %fd182, %fd362;
mov.f64 %fd354, %fd182;
setp.lt.u32	%p34, %r3, 2;
mov.u64 %rd972, %rd456;
mov.f64 %fd361, %fd123;
@%p34 bra BB101_36;

ld.shared.u64 %rd35, [%rd34+16];
ld.shared.f64 %fd361, [%rd34+24];
st.local.u64 [%rd3+16], %rd35;
st.local.f64 [%rd3+24], %fd361;
mov.u64 %rd972, %rd35;

BB101_36:
mov.f64 %fd355, %fd361;
mov.u64 %rd804, %rd972;
mov.u64 %rd964, %rd804;
setp.lt.u32	%p35, %r3, 3;
mov.u64 %rd971, %rd456;
mov.f64 %fd360, %fd123;
@%p35 bra BB101_38;

ld.shared.u64 %rd971, [%rd34+32];
ld.shared.f64 %fd360, [%rd34+40];
st.local.u64 [%rd3+32], %rd971;
st.local.f64 [%rd3+40], %fd360;

BB101_38:
mov.f64 %fd356, %fd360;
mov.u64 %rd966, %rd971;
mov.f64 %fd365, 0d0000000000000000;
setp.lt.u32	%p36, %r3, 4;
mov.u64 %rd970, %rd456;
@%p36 bra BB101_40;

ld.shared.u64 %rd970, [%rd34+48];
ld.shared.f64 %fd365, [%rd34+56];
st.local.u64 [%rd3+48], %rd970;
st.local.f64 [%rd3+56], %fd365;

BB101_40:
mov.f64 %fd363, %fd365;
mov.u64 %rd965, %rd970;
mov.u64 %rd977, 0;
mov.f64 %fd370, 0d0000000000000000;
setp.lt.u32	%p37, %r3, 5;
@%p37 bra BB101_42;

ld.shared.u64 %rd977, [%rd34+64];
ld.shared.f64 %fd370, [%rd34+72];
st.local.u64 [%rd3+64], %rd977;
st.local.f64 [%rd3+72], %fd370;

BB101_42:
mov.f64 %fd368, %fd370;
mov.u64 %rd975, %rd977;
mov.u64 %rd980, 0;
mov.f64 %fd373, 0d0000000000000000;
setp.lt.u32	%p38, %r3, 6;
@%p38 bra BB101_44;

ld.shared.u64 %rd980, [%rd34+80];
ld.shared.f64 %fd373, [%rd34+88];
st.local.u64 [%rd3+80], %rd980;
st.local.f64 [%rd3+88], %fd373;

BB101_44:
mov.f64 %fd371, %fd373;
mov.u64 %rd978, %rd980;
mov.u64 %rd982, 0;
mov.f64 %fd375, 0d0000000000000000;
setp.lt.u32	%p39, %r3, 7;
@%p39 bra BB101_46;

ld.shared.u64 %rd982, [%rd34+96];
ld.shared.f64 %fd375, [%rd34+104];
st.local.u64 [%rd3+96], %rd982;
st.local.f64 [%rd3+104], %fd375;

BB101_46:
mov.f64 %fd374, %fd375;
mov.u64 %rd981, %rd982;
setp.gt.u32	%p40, %r3, 6;
@%p40 bra BB101_109;

ld.local.u64 %rd466, [%rd3];
ld.local.f64 %fd130, [%rd3+8];
st.local.f64 [%rd2+8], %fd130;
st.local.u64 [%rd2], %rd466;
@%p34 bra BB101_55;

ld.local.u64 %rd48, [%rd2];
or.b64 %rd471, %rd48, %rd414;
and.b64 %rd472, %rd471, -4294967296;
setp.eq.s64	%p42, %rd472, 0;
@%p42 bra BB101_50;

div.s64 %rd748, %rd48, %rd414;
bra.uni BB101_51;

BB101_50:
cvt.u32.u64	%r57, %rd414;
cvt.u32.u64	%r58, %rd48;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd748, %r59;

BB101_51:
or.b64 %rd473, %rd964, %rd414;
and.b64 %rd474, %rd473, -4294967296;
setp.eq.s64	%p43, %rd474, 0;
@%p43 bra BB101_53;

div.s64 %rd749, %rd964, %rd414;
bra.uni BB101_54;

BB101_53:
cvt.u32.u64	%r60, %rd414;
cvt.u32.u64	%r61, %rd964;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd749, %r62;

BB101_54:
setp.lt.s64	%p44, %rd748, %rd749;
selp.b64	%rd475, %rd964, %rd48, %p44;
add.s64 %rd478, %rd3, 16;
selp.b64	%rd479, %rd478, %rd2, %p44;
st.local.u64 [%rd2], %rd475;
ld.local.f64 %fd131, [%rd479+8];
st.local.f64 [%rd2+8], %fd131;

BB101_55:
mov.u32 %r63, %tid.x;
mad.lo.s32 %r64, %r63, 7, 7;
setp.gt.u32	%p45, %r64, %r1;
mad.lo.s32 %r65, %r63, -7, %r1;
selp.b32	%r66, %r65, 7, %p45;
setp.lt.u32	%p46, %r66, 3;
@%p46 bra BB101_63;

ld.local.u64 %rd55, [%rd2];
or.b64 %rd482, %rd55, %rd414;
and.b64 %rd483, %rd482, -4294967296;
setp.eq.s64	%p47, %rd483, 0;
@%p47 bra BB101_58;

div.s64 %rd750, %rd55, %rd414;
bra.uni BB101_59;

BB101_58:
cvt.u32.u64	%r67, %rd414;
cvt.u32.u64	%r68, %rd55;
div.u32 %r69, %r68, %r67;
cvt.u64.u32	%rd750, %r69;

BB101_59:
or.b64 %rd484, %rd966, %rd414;
and.b64 %rd485, %rd484, -4294967296;
setp.eq.s64	%p48, %rd485, 0;
@%p48 bra BB101_61;

div.s64 %rd751, %rd966, %rd414;
bra.uni BB101_62;

BB101_61:
cvt.u32.u64	%r70, %rd414;
cvt.u32.u64	%r71, %rd966;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd751, %r72;

BB101_62:
setp.lt.s64	%p49, %rd750, %rd751;
selp.b64	%rd486, %rd966, %rd55, %p49;
add.s64 %rd489, %rd3, 32;
selp.b64	%rd490, %rd489, %rd2, %p49;
st.local.u64 [%rd2], %rd486;
ld.local.f64 %fd132, [%rd490+8];
st.local.f64 [%rd2+8], %fd132;

BB101_63:
setp.lt.u32	%p51, %r66, 4;
@%p51 bra BB101_71;

ld.local.u64 %rd62, [%rd2];
or.b64 %rd493, %rd62, %rd414;
and.b64 %rd494, %rd493, -4294967296;
setp.eq.s64	%p52, %rd494, 0;
@%p52 bra BB101_66;

div.s64 %rd752, %rd62, %rd414;
bra.uni BB101_67;

BB101_66:
cvt.u32.u64	%r77, %rd414;
cvt.u32.u64	%r78, %rd62;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd752, %r79;

BB101_67:
or.b64 %rd495, %rd965, %rd414;
and.b64 %rd496, %rd495, -4294967296;
setp.eq.s64	%p53, %rd496, 0;
@%p53 bra BB101_69;

div.s64 %rd753, %rd965, %rd414;
bra.uni BB101_70;

BB101_69:
cvt.u32.u64	%r80, %rd414;
cvt.u32.u64	%r81, %rd965;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd753, %r82;

BB101_70:
setp.lt.s64	%p54, %rd752, %rd753;
selp.b64	%rd497, %rd965, %rd62, %p54;
add.s64 %rd500, %rd3, 48;
selp.b64	%rd501, %rd500, %rd2, %p54;
st.local.u64 [%rd2], %rd497;
ld.local.f64 %fd133, [%rd501+8];
st.local.f64 [%rd2+8], %fd133;

BB101_71:
setp.lt.u32	%p56, %r66, 5;
@%p56 bra BB101_79;

ld.local.u64 %rd69, [%rd2];
or.b64 %rd504, %rd69, %rd414;
and.b64 %rd505, %rd504, -4294967296;
setp.eq.s64	%p57, %rd505, 0;
@%p57 bra BB101_74;

div.s64 %rd754, %rd69, %rd414;
bra.uni BB101_75;

BB101_74:
cvt.u32.u64	%r87, %rd414;
cvt.u32.u64	%r88, %rd69;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd754, %r89;

BB101_75:
or.b64 %rd506, %rd975, %rd414;
and.b64 %rd507, %rd506, -4294967296;
setp.eq.s64	%p58, %rd507, 0;
@%p58 bra BB101_77;

div.s64 %rd755, %rd975, %rd414;
bra.uni BB101_78;

BB101_77:
cvt.u32.u64	%r90, %rd414;
cvt.u32.u64	%r91, %rd975;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd755, %r92;

BB101_78:
setp.lt.s64	%p59, %rd754, %rd755;
selp.b64	%rd508, %rd975, %rd69, %p59;
add.s64 %rd511, %rd3, 64;
selp.b64	%rd512, %rd511, %rd2, %p59;
st.local.u64 [%rd2], %rd508;
ld.local.f64 %fd134, [%rd512+8];
st.local.f64 [%rd2+8], %fd134;

BB101_79:
setp.lt.u32	%p61, %r66, 6;
@%p61 bra BB101_87;

ld.local.u64 %rd76, [%rd2];
or.b64 %rd515, %rd76, %rd414;
and.b64 %rd516, %rd515, -4294967296;
setp.eq.s64	%p62, %rd516, 0;
@%p62 bra BB101_82;

div.s64 %rd756, %rd76, %rd414;
bra.uni BB101_83;

BB101_82:
cvt.u32.u64	%r97, %rd414;
cvt.u32.u64	%r98, %rd76;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd756, %r99;

BB101_83:
or.b64 %rd517, %rd978, %rd414;
and.b64 %rd518, %rd517, -4294967296;
setp.eq.s64	%p63, %rd518, 0;
@%p63 bra BB101_85;

div.s64 %rd757, %rd978, %rd414;
bra.uni BB101_86;

BB101_85:
cvt.u32.u64	%r100, %rd414;
cvt.u32.u64	%r101, %rd978;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd757, %r102;

BB101_86:
setp.lt.s64	%p64, %rd756, %rd757;
selp.b64	%rd519, %rd978, %rd76, %p64;
add.s64 %rd522, %rd3, 80;
selp.b64	%rd523, %rd522, %rd2, %p64;
st.local.u64 [%rd2], %rd519;
ld.local.f64 %fd135, [%rd523+8];
st.local.f64 [%rd2+8], %fd135;

BB101_87:
setp.lt.u32	%p66, %r66, 7;
@%p66 bra BB101_95;

ld.local.u64 %rd83, [%rd2];
or.b64 %rd526, %rd83, %rd414;
and.b64 %rd527, %rd526, -4294967296;
setp.eq.s64	%p67, %rd527, 0;
@%p67 bra BB101_90;

div.s64 %rd758, %rd83, %rd414;
bra.uni BB101_91;

BB101_90:
cvt.u32.u64	%r107, %rd414;
cvt.u32.u64	%r108, %rd83;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd758, %r109;

BB101_91:
or.b64 %rd528, %rd981, %rd414;
and.b64 %rd529, %rd528, -4294967296;
setp.eq.s64	%p68, %rd529, 0;
@%p68 bra BB101_93;

div.s64 %rd759, %rd981, %rd414;
bra.uni BB101_94;

BB101_93:
cvt.u32.u64	%r110, %rd414;
cvt.u32.u64	%r111, %rd981;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd759, %r112;

BB101_94:
setp.lt.s64	%p69, %rd758, %rd759;
selp.b64	%rd530, %rd981, %rd83, %p69;
add.s64 %rd533, %rd3, 96;
selp.b64	%rd534, %rd533, %rd2, %p69;
st.local.u64 [%rd2], %rd530;
ld.local.f64 %fd136, [%rd534+8];
st.local.f64 [%rd2+8], %fd136;

BB101_95:
setp.ne.s32	%p71, %r66, 0;
mov.f64 %fd359, %fd354;
@%p71 bra BB101_97;

ld.local.u64 %rd537, [%rd2];
ld.local.f64 %fd359, [%rd2+8];
st.local.u64 [%rd3], %rd537;
st.local.f64 [%rd3+8], %fd359;

BB101_97:
mov.f64 %fd354, %fd359;
setp.gt.u32	%p73, %r66, 1;
mov.u64 %rd969, %rd964;
mov.f64 %fd358, %fd355;
@%p73 bra BB101_99;

ld.local.u64 %rd969, [%rd2];
ld.local.f64 %fd358, [%rd2+8];
st.local.u64 [%rd3+16], %rd969;
st.local.f64 [%rd3+24], %fd358;

BB101_99:
mov.f64 %fd355, %fd358;
mov.u64 %rd964, %rd969;
setp.gt.u32	%p75, %r66, 2;
mov.u64 %rd968, %rd966;
mov.f64 %fd357, %fd356;
@%p75 bra BB101_101;

ld.local.u64 %rd968, [%rd2];
ld.local.f64 %fd357, [%rd2+8];
st.local.u64 [%rd3+32], %rd968;
st.local.f64 [%rd3+40], %fd357;

BB101_101:
mov.f64 %fd356, %fd357;
mov.u64 %rd966, %rd968;
setp.gt.u32	%p77, %r66, 3;
mov.u64 %rd967, %rd965;
mov.f64 %fd364, %fd363;
@%p77 bra BB101_103;

ld.local.u64 %rd967, [%rd2];
ld.local.f64 %fd364, [%rd2+8];
st.local.u64 [%rd3+48], %rd967;
st.local.f64 [%rd3+56], %fd364;

BB101_103:
mov.f64 %fd363, %fd364;
mov.u64 %rd965, %rd967;
setp.gt.u32	%p79, %r66, 4;
mov.u64 %rd976, %rd975;
mov.f64 %fd369, %fd368;
@%p79 bra BB101_105;

ld.local.u64 %rd976, [%rd2];
ld.local.f64 %fd369, [%rd2+8];
st.local.u64 [%rd3+64], %rd976;
st.local.f64 [%rd3+72], %fd369;

BB101_105:
mov.f64 %fd368, %fd369;
mov.u64 %rd975, %rd976;
setp.gt.u32	%p81, %r66, 5;
mov.u64 %rd979, %rd978;
mov.f64 %fd372, %fd371;
@%p81 bra BB101_107;

ld.local.u64 %rd979, [%rd2];
ld.local.f64 %fd372, [%rd2+8];
st.local.u64 [%rd3+80], %rd979;
st.local.f64 [%rd3+88], %fd372;

BB101_107:
mov.f64 %fd371, %fd372;
mov.u64 %rd978, %rd979;
setp.gt.u32	%p83, %r66, 6;
@%p83 bra BB101_109;

ld.local.u64 %rd981, [%rd2];
ld.local.f64 %fd374, [%rd2+8];
st.local.u64 [%rd3+96], %rd981;
st.local.f64 [%rd3+104], %fd374;

BB101_109:
mov.f64 %fd309, %fd354;
mov.f64 %fd310, %fd355;
mov.f64 %fd311, %fd356;
mov.f64 %fd312, %fd363;
mov.f64 %fd313, %fd368;
mov.f64 %fd314, %fd371;
mov.f64 %fd315, %fd374;
mov.u64 %rd921, %rd964;
mov.u64 %rd923, %rd965;
mov.u64 %rd922, %rd966;
mov.u64 %rd925, %rd978;
mov.u64 %rd924, %rd975;
mov.u64 %rd926, %rd981;
mul.lo.s32 %r368, %r374, 7;
setp.ge.u32	%p84, %r368, %r1;
@%p84 bra BB101_278;

or.b64 %rd550, %rd921, %rd414;
and.b64 %rd551, %rd550, -4294967296;
setp.eq.s64	%p85, %rd551, 0;
@%p85 bra BB101_112;

div.s64 %rd760, %rd921, %rd414;
bra.uni BB101_113;

BB101_112:
cvt.u32.u64	%r142, %rd414;
cvt.u32.u64	%r143, %rd921;
div.u32 %r144, %r143, %r142;
cvt.u64.u32	%rd760, %r144;

BB101_113:
ld.local.u64 %rd110, [%rd3];
or.b64 %rd552, %rd110, %rd414;
and.b64 %rd553, %rd552, -4294967296;
setp.eq.s64	%p86, %rd553, 0;
@%p86 bra BB101_115;

div.s64 %rd761, %rd110, %rd414;
bra.uni BB101_116;

BB101_115:
cvt.u32.u64	%r145, %rd414;
cvt.u32.u64	%r146, %rd110;
div.u32 %r147, %r146, %r145;
cvt.u64.u32	%rd761, %r147;

BB101_116:
setp.ge.s64	%p87, %rd760, %rd761;
mov.u64 %rd962, %rd921;
mov.u64 %rd963, %rd110;
mov.f64 %fd352, %fd310;
mov.f64 %fd353, %fd309;
@%p87 bra BB101_118;

st.local.u64 [%rd3], %rd921;
st.local.u64 [%rd3+16], %rd110;
st.local.f64 [%rd3+8], %fd310;
st.local.f64 [%rd3+24], %fd309;
mov.u64 %rd843, %rd921;
mov.u64 %rd962, %rd110;
mov.u64 %rd963, %rd843;
mov.f64 %fd353, %fd310;
mov.f64 %fd352, %fd309;

BB101_118:
mov.f64 %fd348, %fd352;
mov.f64 %fd343, %fd353;
mov.u64 %rd958, %rd962;
mov.u64 %rd953, %rd963;
or.b64 %rd554, %rd923, %rd414;
and.b64 %rd555, %rd554, -4294967296;
setp.eq.s64	%p88, %rd555, 0;
@%p88 bra BB101_120;

div.s64 %rd762, %rd923, %rd414;
bra.uni BB101_121;

BB101_120:
cvt.u32.u64	%r148, %rd414;
cvt.u32.u64	%r149, %rd923;
div.u32 %r150, %r149, %r148;
cvt.u64.u32	%rd762, %r150;

BB101_121:
or.b64 %rd556, %rd922, %rd414;
and.b64 %rd557, %rd556, -4294967296;
setp.eq.s64	%p89, %rd557, 0;
@%p89 bra BB101_123;

div.s64 %rd763, %rd922, %rd414;
bra.uni BB101_124;

BB101_123:
cvt.u32.u64	%r151, %rd414;
cvt.u32.u64	%r152, %rd922;
div.u32 %r153, %r152, %r151;
cvt.u64.u32	%rd763, %r153;

BB101_124:
setp.ge.s64	%p90, %rd762, %rd763;
mov.u64 %rd960, %rd922;
mov.u64 %rd961, %rd923;
mov.f64 %fd351, %fd312;
mov.f64 %fd350, %fd311;
@%p90 bra BB101_126;

st.local.u64 [%rd3+32], %rd923;
st.local.u64 [%rd3+48], %rd922;
st.local.f64 [%rd3+40], %fd312;
st.local.f64 [%rd3+56], %fd311;
mov.u64 %rd961, %rd922;
mov.u64 %rd960, %rd923;
mov.f64 %fd350, %fd312;
mov.f64 %fd351, %fd311;

BB101_126:
mov.f64 %fd65, %fd350;
mov.f64 %fd346, %fd351;
mov.u64 %rd123, %rd960;
mov.u64 %rd956, %rd961;
or.b64 %rd558, %rd925, %rd414;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p91, %rd559, 0;
@%p91 bra BB101_128;

div.s64 %rd764, %rd925, %rd414;
bra.uni BB101_129;

BB101_128:
cvt.u32.u64	%r154, %rd414;
cvt.u32.u64	%r155, %rd925;
div.u32 %r156, %r155, %r154;
cvt.u64.u32	%rd764, %r156;

BB101_129:
or.b64 %rd560, %rd924, %rd414;
and.b64 %rd561, %rd560, -4294967296;
setp.eq.s64	%p92, %rd561, 0;
@%p92 bra BB101_131;

div.s64 %rd765, %rd924, %rd414;
bra.uni BB101_132;

BB101_131:
cvt.u32.u64	%r157, %rd414;
cvt.u32.u64	%r158, %rd924;
div.u32 %r159, %r158, %r157;
cvt.u64.u32	%rd765, %r159;

BB101_132:
setp.ge.s64	%p93, %rd764, %rd765;
mov.u64 %rd973, %rd924;
mov.u64 %rd974, %rd925;
mov.f64 %fd367, %fd314;
mov.f64 %fd366, %fd313;
@%p93 bra BB101_134;

st.local.u64 [%rd3+64], %rd925;
st.local.u64 [%rd3+80], %rd924;
st.local.f64 [%rd3+72], %fd314;
st.local.f64 [%rd3+88], %fd313;
mov.u64 %rd974, %rd924;
mov.u64 %rd973, %rd925;
mov.f64 %fd366, %fd314;
mov.f64 %fd367, %fd313;

BB101_134:
mov.f64 %fd67, %fd366;
mov.f64 %fd66, %fd367;
mov.u64 %rd131, %rd973;
mov.u64 %rd130, %rd974;
or.b64 %rd562, %rd123, %rd414;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p94, %rd563, 0;
@%p94 bra BB101_136;

div.s64 %rd766, %rd123, %rd414;
bra.uni BB101_137;

BB101_136:
cvt.u32.u64	%r160, %rd414;
cvt.u32.u64	%r161, %rd123;
div.u32 %r162, %r161, %r160;
cvt.u64.u32	%rd766, %r162;

BB101_137:
or.b64 %rd564, %rd958, %rd414;
and.b64 %rd565, %rd564, -4294967296;
setp.eq.s64	%p95, %rd565, 0;
@%p95 bra BB101_139;

div.s64 %rd767, %rd958, %rd414;
bra.uni BB101_140;

BB101_139:
cvt.u32.u64	%r163, %rd414;
cvt.u32.u64	%r164, %rd958;
div.u32 %r165, %r164, %r163;
cvt.u64.u32	%rd767, %r165;

BB101_140:
setp.ge.s64	%p96, %rd766, %rd767;
mov.u64 %rd959, %rd123;
mov.f64 %fd349, %fd65;
@%p96 bra BB101_142;

st.local.u64 [%rd3+16], %rd123;
st.local.u64 [%rd3+32], %rd958;
st.local.f64 [%rd3+24], %fd65;
st.local.f64 [%rd3+40], %fd348;
mov.u64 %rd848, %rd958;
mov.u64 %rd958, %rd123;
mov.u64 %rd959, %rd848;
mov.f64 %fd232, %fd348;
mov.f64 %fd348, %fd65;
mov.f64 %fd349, %fd232;

BB101_142:
mov.f64 %fd69, %fd348;
mov.f64 %fd340, %fd349;
mov.u64 %rd139, %rd958;
mov.u64 %rd950, %rd959;
or.b64 %rd566, %rd131, %rd414;
and.b64 %rd567, %rd566, -4294967296;
setp.eq.s64	%p97, %rd567, 0;
@%p97 bra BB101_144;

div.s64 %rd768, %rd131, %rd414;
bra.uni BB101_145;

BB101_144:
cvt.u32.u64	%r166, %rd414;
cvt.u32.u64	%r167, %rd131;
div.u32 %r168, %r167, %r166;
cvt.u64.u32	%rd768, %r168;

BB101_145:
or.b64 %rd568, %rd956, %rd414;
and.b64 %rd569, %rd568, -4294967296;
setp.eq.s64	%p98, %rd569, 0;
@%p98 bra BB101_147;

div.s64 %rd769, %rd956, %rd414;
bra.uni BB101_148;

BB101_147:
cvt.u32.u64	%r169, %rd414;
cvt.u32.u64	%r170, %rd956;
div.u32 %r171, %r170, %r169;
cvt.u64.u32	%rd769, %r171;

BB101_148:
setp.ge.s64	%p99, %rd768, %rd769;
mov.u64 %rd957, %rd131;
mov.f64 %fd347, %fd67;
@%p99 bra BB101_150;

st.local.u64 [%rd3+48], %rd131;
st.local.u64 [%rd3+64], %rd956;
st.local.f64 [%rd3+56], %fd67;
st.local.f64 [%rd3+72], %fd346;
mov.u64 %rd850, %rd956;
mov.u64 %rd956, %rd131;
mov.u64 %rd957, %rd850;
mov.f64 %fd234, %fd346;
mov.f64 %fd346, %fd67;
mov.f64 %fd347, %fd234;

BB101_150:
mov.f64 %fd71, %fd346;
mov.f64 %fd338, %fd347;
mov.u64 %rd147, %rd956;
mov.u64 %rd948, %rd957;
or.b64 %rd570, %rd926, %rd414;
and.b64 %rd571, %rd570, -4294967296;
setp.eq.s64	%p100, %rd571, 0;
@%p100 bra BB101_152;

div.s64 %rd770, %rd926, %rd414;
bra.uni BB101_153;

BB101_152:
cvt.u32.u64	%r172, %rd414;
cvt.u32.u64	%r173, %rd926;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd770, %r174;

BB101_153:
or.b64 %rd572, %rd130, %rd414;
and.b64 %rd573, %rd572, -4294967296;
setp.eq.s64	%p101, %rd573, 0;
@%p101 bra BB101_155;

div.s64 %rd771, %rd130, %rd414;
bra.uni BB101_156;

BB101_155:
cvt.u32.u64	%r175, %rd414;
cvt.u32.u64	%r176, %rd130;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd771, %r177;

BB101_156:
setp.ge.s64	%p102, %rd770, %rd771;
mov.u64 %rd955, %rd926;
mov.u64 %rd954, %rd130;
mov.f64 %fd345, %fd315;
mov.f64 %fd344, %fd66;
@%p102 bra BB101_158;

st.local.u64 [%rd3+80], %rd926;
st.local.u64 [%rd3+96], %rd130;
st.local.f64 [%rd3+88], %fd315;
st.local.f64 [%rd3+104], %fd66;
mov.u64 %rd828, %rd926;
mov.u64 %rd955, %rd130;
mov.u64 %rd954, %rd828;
mov.f64 %fd210, %fd315;
mov.f64 %fd345, %fd66;
mov.f64 %fd344, %fd210;

BB101_158:
mov.f64 %fd73, %fd344;
mov.f64 %fd333, %fd345;
mov.u64 %rd155, %rd954;
mov.u64 %rd943, %rd955;
or.b64 %rd574, %rd139, %rd414;
and.b64 %rd575, %rd574, -4294967296;
setp.eq.s64	%p103, %rd575, 0;
@%p103 bra BB101_160;

div.s64 %rd772, %rd139, %rd414;
bra.uni BB101_161;

BB101_160:
cvt.u32.u64	%r178, %rd414;
cvt.u32.u64	%r179, %rd139;
div.u32 %r180, %r179, %r178;
cvt.u64.u32	%rd772, %r180;

BB101_161:
or.b64 %rd576, %rd953, %rd414;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p104, %rd577, 0;
@%p104 bra BB101_163;

div.s64 %rd773, %rd953, %rd414;
bra.uni BB101_164;

BB101_163:
cvt.u32.u64	%r181, %rd414;
cvt.u32.u64	%r182, %rd953;
div.u32 %r183, %r182, %r181;
cvt.u64.u32	%rd773, %r183;

BB101_164:
setp.ge.s64	%p105, %rd772, %rd773;
mov.u64 %rd952, %rd139;
mov.f64 %fd342, %fd69;
@%p105 bra BB101_166;

st.local.u64 [%rd3], %rd139;
st.local.u64 [%rd3+16], %rd953;
st.local.f64 [%rd3+8], %fd69;
st.local.f64 [%rd3+24], %fd343;
mov.u64 %rd846, %rd953;
mov.u64 %rd953, %rd139;
mov.u64 %rd952, %rd846;
mov.f64 %fd230, %fd343;
mov.f64 %fd343, %fd69;
mov.f64 %fd342, %fd230;

BB101_166:
mov.f64 %fd336, %fd342;
mov.f64 %fd331, %fd343;
mov.u64 %rd946, %rd952;
mov.u64 %rd941, %rd953;
or.b64 %rd578, %rd147, %rd414;
and.b64 %rd579, %rd578, -4294967296;
setp.eq.s64	%p106, %rd579, 0;
@%p106 bra BB101_168;

div.s64 %rd774, %rd147, %rd414;
bra.uni BB101_169;

BB101_168:
cvt.u32.u64	%r184, %rd414;
cvt.u32.u64	%r185, %rd147;
div.u32 %r186, %r185, %r184;
cvt.u64.u32	%rd774, %r186;

BB101_169:
or.b64 %rd580, %rd950, %rd414;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p107, %rd581, 0;
@%p107 bra BB101_171;

div.s64 %rd775, %rd950, %rd414;
bra.uni BB101_172;

BB101_171:
cvt.u32.u64	%r187, %rd414;
cvt.u32.u64	%r188, %rd950;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd775, %r189;

BB101_172:
setp.ge.s64	%p108, %rd774, %rd775;
mov.u64 %rd951, %rd147;
mov.f64 %fd341, %fd71;
@%p108 bra BB101_174;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd950;
st.local.f64 [%rd3+40], %fd71;
st.local.f64 [%rd3+56], %fd340;
mov.u64 %rd858, %rd950;
mov.u64 %rd950, %rd147;
mov.u64 %rd951, %rd858;
mov.f64 %fd242, %fd340;
mov.f64 %fd340, %fd71;
mov.f64 %fd341, %fd242;

BB101_174:
mov.f64 %fd77, %fd340;
mov.f64 %fd334, %fd341;
mov.u64 %rd171, %rd950;
mov.u64 %rd944, %rd951;
or.b64 %rd582, %rd155, %rd414;
and.b64 %rd583, %rd582, -4294967296;
setp.eq.s64	%p109, %rd583, 0;
@%p109 bra BB101_176;

div.s64 %rd776, %rd155, %rd414;
bra.uni BB101_177;

BB101_176:
cvt.u32.u64	%r190, %rd414;
cvt.u32.u64	%r191, %rd155;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd776, %r192;

BB101_177:
or.b64 %rd584, %rd948, %rd414;
and.b64 %rd585, %rd584, -4294967296;
setp.eq.s64	%p110, %rd585, 0;
@%p110 bra BB101_179;

div.s64 %rd777, %rd948, %rd414;
bra.uni BB101_180;

BB101_179:
cvt.u32.u64	%r193, %rd414;
cvt.u32.u64	%r194, %rd948;
div.u32 %r195, %r194, %r193;
cvt.u64.u32	%rd777, %r195;

BB101_180:
setp.ge.s64	%p111, %rd776, %rd777;
mov.u64 %rd949, %rd155;
mov.f64 %fd339, %fd73;
@%p111 bra BB101_182;

st.local.u64 [%rd3+64], %rd155;
st.local.u64 [%rd3+80], %rd948;
st.local.f64 [%rd3+72], %fd73;
st.local.f64 [%rd3+88], %fd338;
mov.u64 %rd862, %rd948;
mov.u64 %rd948, %rd155;
mov.u64 %rd949, %rd862;
mov.f64 %fd246, %fd338;
mov.f64 %fd338, %fd73;
mov.f64 %fd339, %fd246;

BB101_182:
mov.f64 %fd79, %fd338;
mov.f64 %fd78, %fd339;
mov.u64 %rd179, %rd948;
mov.u64 %rd178, %rd949;
or.b64 %rd586, %rd171, %rd414;
and.b64 %rd587, %rd586, -4294967296;
setp.eq.s64	%p112, %rd587, 0;
@%p112 bra BB101_184;

div.s64 %rd778, %rd171, %rd414;
bra.uni BB101_185;

BB101_184:
cvt.u32.u64	%r196, %rd414;
cvt.u32.u64	%r197, %rd171;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd778, %r198;

BB101_185:
or.b64 %rd588, %rd946, %rd414;
and.b64 %rd589, %rd588, -4294967296;
setp.eq.s64	%p113, %rd589, 0;
@%p113 bra BB101_187;

div.s64 %rd779, %rd946, %rd414;
bra.uni BB101_188;

BB101_187:
cvt.u32.u64	%r199, %rd414;
cvt.u32.u64	%r200, %rd946;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd779, %r201;

BB101_188:
setp.ge.s64	%p114, %rd778, %rd779;
mov.u64 %rd947, %rd171;
mov.f64 %fd337, %fd77;
@%p114 bra BB101_190;

st.local.u64 [%rd3+16], %rd171;
st.local.u64 [%rd3+32], %rd946;
st.local.f64 [%rd3+24], %fd77;
st.local.f64 [%rd3+40], %fd336;
mov.u64 %rd872, %rd946;
mov.u64 %rd946, %rd171;
mov.u64 %rd947, %rd872;
mov.f64 %fd256, %fd336;
mov.f64 %fd336, %fd77;
mov.f64 %fd337, %fd256;

BB101_190:
mov.f64 %fd81, %fd336;
mov.f64 %fd328, %fd337;
mov.u64 %rd187, %rd946;
mov.u64 %rd938, %rd947;
or.b64 %rd590, %rd179, %rd414;
and.b64 %rd591, %rd590, -4294967296;
setp.eq.s64	%p115, %rd591, 0;
@%p115 bra BB101_192;

div.s64 %rd780, %rd179, %rd414;
bra.uni BB101_193;

BB101_192:
cvt.u32.u64	%r202, %rd414;
cvt.u32.u64	%r203, %rd179;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd780, %r204;

BB101_193:
or.b64 %rd592, %rd944, %rd414;
and.b64 %rd593, %rd592, -4294967296;
setp.eq.s64	%p116, %rd593, 0;
@%p116 bra BB101_195;

div.s64 %rd781, %rd944, %rd414;
bra.uni BB101_196;

BB101_195:
cvt.u32.u64	%r205, %rd414;
cvt.u32.u64	%r206, %rd944;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd781, %r207;

BB101_196:
setp.ge.s64	%p117, %rd780, %rd781;
mov.u64 %rd945, %rd179;
mov.f64 %fd335, %fd79;
@%p117 bra BB101_198;

st.local.u64 [%rd3+48], %rd179;
st.local.u64 [%rd3+64], %rd944;
st.local.f64 [%rd3+56], %fd79;
st.local.f64 [%rd3+72], %fd334;
mov.u64 %rd874, %rd944;
mov.u64 %rd944, %rd179;
mov.u64 %rd945, %rd874;
mov.f64 %fd258, %fd334;
mov.f64 %fd334, %fd79;
mov.f64 %fd335, %fd258;

BB101_198:
mov.f64 %fd83, %fd334;
mov.f64 %fd326, %fd335;
mov.u64 %rd195, %rd944;
mov.u64 %rd936, %rd945;
or.b64 %rd594, %rd943, %rd414;
and.b64 %rd595, %rd594, -4294967296;
setp.eq.s64	%p118, %rd595, 0;
@%p118 bra BB101_200;

div.s64 %rd782, %rd943, %rd414;
bra.uni BB101_201;

BB101_200:
cvt.u32.u64	%r208, %rd414;
cvt.u32.u64	%r209, %rd943;
div.u32 %r210, %r209, %r208;
cvt.u64.u32	%rd782, %r210;

BB101_201:
or.b64 %rd596, %rd178, %rd414;
and.b64 %rd597, %rd596, -4294967296;
setp.eq.s64	%p119, %rd597, 0;
@%p119 bra BB101_203;

div.s64 %rd783, %rd178, %rd414;
bra.uni BB101_204;

BB101_203:
cvt.u32.u64	%r211, %rd414;
cvt.u32.u64	%r212, %rd178;
div.u32 %r213, %r212, %r211;
cvt.u64.u32	%rd783, %r213;

BB101_204:
setp.ge.s64	%p120, %rd782, %rd783;
mov.u64 %rd942, %rd178;
mov.f64 %fd332, %fd78;
@%p120 bra BB101_206;

st.local.u64 [%rd3+80], %rd943;
st.local.u64 [%rd3+96], %rd178;
st.local.f64 [%rd3+88], %fd333;
st.local.f64 [%rd3+104], %fd78;
mov.u64 %rd866, %rd943;
mov.u64 %rd943, %rd178;
mov.u64 %rd942, %rd866;
mov.f64 %fd250, %fd333;
mov.f64 %fd333, %fd78;
mov.f64 %fd332, %fd250;

BB101_206:
mov.f64 %fd85, %fd332;
mov.f64 %fd321, %fd333;
mov.u64 %rd203, %rd942;
mov.u64 %rd931, %rd943;
or.b64 %rd598, %rd187, %rd414;
and.b64 %rd599, %rd598, -4294967296;
setp.eq.s64	%p121, %rd599, 0;
@%p121 bra BB101_208;

div.s64 %rd784, %rd187, %rd414;
bra.uni BB101_209;

BB101_208:
cvt.u32.u64	%r214, %rd414;
cvt.u32.u64	%r215, %rd187;
div.u32 %r216, %r215, %r214;
cvt.u64.u32	%rd784, %r216;

BB101_209:
or.b64 %rd600, %rd941, %rd414;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p122, %rd601, 0;
@%p122 bra BB101_211;

div.s64 %rd785, %rd941, %rd414;
bra.uni BB101_212;

BB101_211:
cvt.u32.u64	%r217, %rd414;
cvt.u32.u64	%r218, %rd941;
div.u32 %r219, %r218, %r217;
cvt.u64.u32	%rd785, %r219;

BB101_212:
setp.ge.s64	%p123, %rd784, %rd785;
mov.u64 %rd940, %rd187;
mov.f64 %fd330, %fd81;
@%p123 bra BB101_214;

st.local.u64 [%rd3], %rd187;
st.local.u64 [%rd3+16], %rd941;
st.local.f64 [%rd3+8], %fd81;
st.local.f64 [%rd3+24], %fd331;
mov.u64 %rd870, %rd941;
mov.u64 %rd941, %rd187;
mov.u64 %rd940, %rd870;
mov.f64 %fd254, %fd331;
mov.f64 %fd331, %fd81;
mov.f64 %fd330, %fd254;

BB101_214:
mov.f64 %fd324, %fd330;
mov.f64 %fd318, %fd331;
mov.u64 %rd934, %rd940;
mov.u64 %rd210, %rd941;
or.b64 %rd602, %rd195, %rd414;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p124, %rd603, 0;
@%p124 bra BB101_216;

div.s64 %rd786, %rd195, %rd414;
bra.uni BB101_217;

BB101_216:
cvt.u32.u64	%r220, %rd414;
cvt.u32.u64	%r221, %rd195;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd786, %r222;

BB101_217:
or.b64 %rd604, %rd938, %rd414;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p125, %rd605, 0;
@%p125 bra BB101_219;

div.s64 %rd787, %rd938, %rd414;
bra.uni BB101_220;

BB101_219:
cvt.u32.u64	%r223, %rd414;
cvt.u32.u64	%r224, %rd938;
div.u32 %r225, %r224, %r223;
cvt.u64.u32	%rd787, %r225;

BB101_220:
setp.ge.s64	%p126, %rd786, %rd787;
mov.u64 %rd939, %rd195;
mov.f64 %fd329, %fd83;
@%p126 bra BB101_222;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd938;
st.local.f64 [%rd3+40], %fd83;
st.local.f64 [%rd3+56], %fd328;
mov.u64 %rd882, %rd938;
mov.u64 %rd938, %rd195;
mov.u64 %rd939, %rd882;
mov.f64 %fd266, %fd328;
mov.f64 %fd328, %fd83;
mov.f64 %fd329, %fd266;

BB101_222:
mov.f64 %fd89, %fd328;
mov.f64 %fd322, %fd329;
mov.u64 %rd219, %rd938;
mov.u64 %rd932, %rd939;
or.b64 %rd606, %rd203, %rd414;
and.b64 %rd607, %rd606, -4294967296;
setp.eq.s64	%p127, %rd607, 0;
@%p127 bra BB101_224;

div.s64 %rd788, %rd203, %rd414;
bra.uni BB101_225;

BB101_224:
cvt.u32.u64	%r226, %rd414;
cvt.u32.u64	%r227, %rd203;
div.u32 %r228, %r227, %r226;
cvt.u64.u32	%rd788, %r228;

BB101_225:
or.b64 %rd608, %rd936, %rd414;
and.b64 %rd609, %rd608, -4294967296;
setp.eq.s64	%p128, %rd609, 0;
@%p128 bra BB101_227;

div.s64 %rd789, %rd936, %rd414;
bra.uni BB101_228;

BB101_227:
cvt.u32.u64	%r229, %rd414;
cvt.u32.u64	%r230, %rd936;
div.u32 %r231, %r230, %r229;
cvt.u64.u32	%rd789, %r231;

BB101_228:
setp.ge.s64	%p129, %rd788, %rd789;
mov.u64 %rd937, %rd203;
mov.f64 %fd327, %fd85;
@%p129 bra BB101_230;

st.local.u64 [%rd3+64], %rd203;
st.local.u64 [%rd3+80], %rd936;
st.local.f64 [%rd3+72], %fd85;
st.local.f64 [%rd3+88], %fd326;
mov.u64 %rd886, %rd936;
mov.u64 %rd936, %rd203;
mov.u64 %rd937, %rd886;
mov.f64 %fd270, %fd326;
mov.f64 %fd326, %fd85;
mov.f64 %fd327, %fd270;

BB101_230:
mov.f64 %fd91, %fd326;
mov.f64 %fd90, %fd327;
mov.u64 %rd227, %rd936;
mov.u64 %rd226, %rd937;
or.b64 %rd610, %rd219, %rd414;
and.b64 %rd611, %rd610, -4294967296;
setp.eq.s64	%p130, %rd611, 0;
@%p130 bra BB101_232;

div.s64 %rd790, %rd219, %rd414;
bra.uni BB101_233;

BB101_232:
cvt.u32.u64	%r232, %rd414;
cvt.u32.u64	%r233, %rd219;
div.u32 %r234, %r233, %r232;
cvt.u64.u32	%rd790, %r234;

BB101_233:
or.b64 %rd612, %rd934, %rd414;
and.b64 %rd613, %rd612, -4294967296;
setp.eq.s64	%p131, %rd613, 0;
@%p131 bra BB101_235;

div.s64 %rd791, %rd934, %rd414;
bra.uni BB101_236;

BB101_235:
cvt.u32.u64	%r235, %rd414;
cvt.u32.u64	%r236, %rd934;
div.u32 %r237, %r236, %r235;
cvt.u64.u32	%rd791, %r237;

BB101_236:
setp.ge.s64	%p132, %rd790, %rd791;
mov.u64 %rd935, %rd219;
mov.f64 %fd325, %fd89;
@%p132 bra BB101_238;

st.local.u64 [%rd3+16], %rd219;
st.local.u64 [%rd3+32], %rd934;
st.local.f64 [%rd3+24], %fd89;
st.local.f64 [%rd3+40], %fd324;
mov.u64 %rd895, %rd934;
mov.u64 %rd934, %rd219;
mov.u64 %rd935, %rd895;
mov.f64 %fd280, %fd324;
mov.f64 %fd324, %fd89;
mov.f64 %fd325, %fd280;

BB101_238:
mov.f64 %fd93, %fd324;
mov.f64 %fd316, %fd325;
mov.u64 %rd235, %rd934;
mov.u64 %rd927, %rd935;
or.b64 %rd614, %rd227, %rd414;
and.b64 %rd615, %rd614, -4294967296;
setp.eq.s64	%p133, %rd615, 0;
@%p133 bra BB101_240;

div.s64 %rd792, %rd227, %rd414;
bra.uni BB101_241;

BB101_240:
cvt.u32.u64	%r238, %rd414;
cvt.u32.u64	%r239, %rd227;
div.u32 %r240, %r239, %r238;
cvt.u64.u32	%rd792, %r240;

BB101_241:
or.b64 %rd616, %rd932, %rd414;
and.b64 %rd617, %rd616, -4294967296;
setp.eq.s64	%p134, %rd617, 0;
@%p134 bra BB101_243;

div.s64 %rd793, %rd932, %rd414;
bra.uni BB101_244;

BB101_243:
cvt.u32.u64	%r241, %rd414;
cvt.u32.u64	%r242, %rd932;
div.u32 %r243, %r242, %r241;
cvt.u64.u32	%rd793, %r243;

BB101_244:
setp.ge.s64	%p135, %rd792, %rd793;
mov.u64 %rd933, %rd227;
mov.f64 %fd323, %fd91;
@%p135 bra BB101_246;

st.local.u64 [%rd3+48], %rd227;
st.local.u64 [%rd3+64], %rd932;
st.local.f64 [%rd3+56], %fd91;
st.local.f64 [%rd3+72], %fd322;
mov.u64 %rd897, %rd932;
mov.u64 %rd932, %rd227;
mov.u64 %rd933, %rd897;
mov.f64 %fd282, %fd322;
mov.f64 %fd322, %fd91;
mov.f64 %fd323, %fd282;

BB101_246:
mov.f64 %fd95, %fd322;
mov.f64 %fd313, %fd323;
mov.u64 %rd243, %rd932;
mov.u64 %rd924, %rd933;
or.b64 %rd618, %rd931, %rd414;
and.b64 %rd619, %rd618, -4294967296;
setp.eq.s64	%p136, %rd619, 0;
@%p136 bra BB101_248;

div.s64 %rd794, %rd931, %rd414;
bra.uni BB101_249;

BB101_248:
cvt.u32.u64	%r244, %rd414;
cvt.u32.u64	%r245, %rd931;
div.u32 %r246, %r245, %r244;
cvt.u64.u32	%rd794, %r246;

BB101_249:
or.b64 %rd620, %rd226, %rd414;
and.b64 %rd621, %rd620, -4294967296;
setp.eq.s64	%p137, %rd621, 0;
@%p137 bra BB101_251;

div.s64 %rd795, %rd226, %rd414;
bra.uni BB101_252;

BB101_251:
cvt.u32.u64	%r247, %rd414;
cvt.u32.u64	%r248, %rd226;
div.u32 %r249, %r248, %r247;
cvt.u64.u32	%rd795, %r249;

BB101_252:
setp.ge.s64	%p138, %rd794, %rd795;
mov.u64 %rd930, %rd226;
mov.f64 %fd320, %fd90;
@%p138 bra BB101_254;

st.local.u64 [%rd3+80], %rd931;
st.local.u64 [%rd3+96], %rd226;
st.local.f64 [%rd3+88], %fd321;
st.local.f64 [%rd3+104], %fd90;
mov.u64 %rd890, %rd931;
mov.u64 %rd931, %rd226;
mov.u64 %rd930, %rd890;
mov.f64 %fd274, %fd321;
mov.f64 %fd321, %fd90;
mov.f64 %fd320, %fd274;

BB101_254:
mov.f64 %fd97, %fd320;
mov.f64 %fd315, %fd321;
mov.u64 %rd251, %rd930;
mov.u64 %rd926, %rd931;
or.b64 %rd622, %rd235, %rd414;
and.b64 %rd623, %rd622, -4294967296;
setp.eq.s64	%p139, %rd623, 0;
@%p139 bra BB101_256;

div.s64 %rd796, %rd235, %rd414;
bra.uni BB101_257;

BB101_256:
cvt.u32.u64	%r250, %rd414;
cvt.u32.u64	%r251, %rd235;
div.u32 %r252, %r251, %r250;
cvt.u64.u32	%rd796, %r252;

BB101_257:
or.b64 %rd624, %rd210, %rd414;
and.b64 %rd625, %rd624, -4294967296;
setp.eq.s64	%p140, %rd625, 0;
@%p140 bra BB101_259;

div.s64 %rd797, %rd210, %rd414;
bra.uni BB101_260;

BB101_259:
cvt.u32.u64	%r253, %rd414;
cvt.u32.u64	%r254, %rd210;
div.u32 %r255, %r254, %r253;
cvt.u64.u32	%rd797, %r255;

BB101_260:
setp.ge.s64	%p141, %rd796, %rd797;
mov.u64 %rd929, %rd235;
mov.f64 %fd319, %fd93;
@%p141 bra BB101_262;

st.local.u64 [%rd3], %rd235;
st.local.u64 [%rd3+16], %rd210;
st.local.f64 [%rd3+8], %fd93;
st.local.f64 [%rd3+24], %fd318;
mov.u64 %rd929, %rd210;
mov.f64 %fd278, %fd318;
mov.f64 %fd318, %fd93;
mov.f64 %fd319, %fd278;

BB101_262:
mov.f64 %fd309, %fd318;
mov.f64 %fd310, %fd319;
mov.u64 %rd921, %rd929;
or.b64 %rd626, %rd243, %rd414;
and.b64 %rd627, %rd626, -4294967296;
setp.eq.s64	%p142, %rd627, 0;
@%p142 bra BB101_264;

div.s64 %rd798, %rd243, %rd414;
bra.uni BB101_265;

BB101_264:
cvt.u32.u64	%r256, %rd414;
cvt.u32.u64	%r257, %rd243;
div.u32 %r258, %r257, %r256;
cvt.u64.u32	%rd798, %r258;

BB101_265:
or.b64 %rd628, %rd927, %rd414;
and.b64 %rd629, %rd628, -4294967296;
setp.eq.s64	%p143, %rd629, 0;
@%p143 bra BB101_267;

div.s64 %rd799, %rd927, %rd414;
bra.uni BB101_268;

BB101_267:
cvt.u32.u64	%r259, %rd414;
cvt.u32.u64	%r260, %rd927;
div.u32 %r261, %r260, %r259;
cvt.u64.u32	%rd799, %r261;

BB101_268:
setp.ge.s64	%p144, %rd798, %rd799;
mov.u64 %rd928, %rd243;
mov.f64 %fd317, %fd95;
@%p144 bra BB101_270;

st.local.u64 [%rd3+32], %rd243;
st.local.u64 [%rd3+48], %rd927;
st.local.f64 [%rd3+40], %fd95;
st.local.f64 [%rd3+56], %fd316;
mov.u64 %rd905, %rd927;
mov.u64 %rd927, %rd243;
mov.u64 %rd928, %rd905;
mov.f64 %fd290, %fd316;
mov.f64 %fd316, %fd95;
mov.f64 %fd317, %fd290;

BB101_270:
mov.f64 %fd311, %fd316;
mov.f64 %fd312, %fd317;
mov.u64 %rd922, %rd927;
mov.u64 %rd923, %rd928;
or.b64 %rd630, %rd251, %rd414;
and.b64 %rd631, %rd630, -4294967296;
setp.eq.s64	%p145, %rd631, 0;
@%p145 bra BB101_272;

div.s64 %rd800, %rd251, %rd414;
bra.uni BB101_273;

BB101_272:
cvt.u32.u64	%r262, %rd414;
cvt.u32.u64	%r263, %rd251;
div.u32 %r264, %r263, %r262;
cvt.u64.u32	%rd800, %r264;

BB101_273:
or.b64 %rd632, %rd924, %rd414;
and.b64 %rd633, %rd632, -4294967296;
setp.eq.s64	%p146, %rd633, 0;
@%p146 bra BB101_275;

div.s64 %rd801, %rd924, %rd414;
bra.uni BB101_276;

BB101_275:
cvt.u32.u64	%r265, %rd414;
cvt.u32.u64	%r266, %rd924;
div.u32 %r267, %r266, %r265;
cvt.u64.u32	%rd801, %r267;

BB101_276:
setp.ge.s64	%p147, %rd800, %rd801;
mov.u64 %rd925, %rd251;
mov.f64 %fd314, %fd97;
@%p147 bra BB101_278;

st.local.u64 [%rd3+64], %rd251;
st.local.u64 [%rd3+80], %rd924;
st.local.f64 [%rd3+72], %fd97;
st.local.f64 [%rd3+88], %fd313;
mov.u64 %rd908, %rd924;
mov.u64 %rd924, %rd251;
mov.u64 %rd925, %rd908;
mov.f64 %fd294, %fd313;
mov.f64 %fd313, %fd97;
mov.f64 %fd314, %fd294;

BB101_278:
mad.lo.s32 %r369, %r374, -7, %r1;
mad.lo.s32 %r269, %r374, 7, 7;
setp.gt.u32	%p148, %r269, %r1;
selp.b32	%r271, %r369, 7, %p148;
setp.eq.s32	%p149, %r271, 0;
@%p149 bra BB101_280;

ld.local.u64 %rd634, [%rd3];
st.shared.u64 [%rd34], %rd634;
st.shared.f64 [%rd34+8], %fd309;

BB101_280:
setp.lt.u32	%p151, %r271, 2;
@%p151 bra BB101_282;

st.shared.u64 [%rd34+16], %rd921;
st.shared.f64 [%rd34+24], %fd310;

BB101_282:
setp.lt.u32	%p153, %r271, 3;
@%p153 bra BB101_284;

st.shared.u64 [%rd34+32], %rd922;
st.shared.f64 [%rd34+40], %fd311;

BB101_284:
setp.lt.u32	%p155, %r271, 4;
@%p155 bra BB101_286;

st.shared.u64 [%rd34+48], %rd923;
st.shared.f64 [%rd34+56], %fd312;

BB101_286:
setp.lt.u32	%p157, %r271, 5;
@%p157 bra BB101_288;

st.shared.u64 [%rd34+64], %rd924;
st.shared.f64 [%rd34+72], %fd313;

BB101_288:
setp.lt.u32	%p159, %r271, 6;
@%p159 bra BB101_290;

st.shared.u64 [%rd34+80], %rd925;
st.shared.f64 [%rd34+88], %fd314;

BB101_290:
setp.lt.u32	%p161, %r271, 7;
@%p161 bra BB101_292;

st.shared.u64 [%rd34+96], %rd926;
st.shared.f64 [%rd34+104], %fd315;

BB101_292:
ld.param.u64 %rd722, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd279, %rd722;
bar.sync 0;
mad.lo.s32 %r370, %r374, -7, %r1;
mov.u32 %r299, 7;
min.u32 %r5, %r370, %r299;
mov.u32 %r371, 2;

BB101_293:
neg.s32 %r300, %r371;
and.b32 %r301, %r374, %r300;
add.s32 %r302, %r371, -1;
and.b32 %r303, %r302, %r374;
mul.lo.s32 %r304, %r303, 7;
min.u32 %r7, %r304, %r1;
mul.lo.s32 %r305, %r301, 7;
shr.u32 %r306, %r371, 1;
mul.lo.s32 %r307, %r306, 7;
min.u32 %r308, %r305, %r1;
add.s32 %r309, %r308, %r307;
min.u32 %r310, %r309, %r1;
add.s32 %r311, %r310, %r307;
min.u32 %r8, %r311, %r1;
sub.s32 %r312, %r310, %r308;
sub.s32 %r313, %r8, %r310;
cvt.u64.u32	%rd280, %r308;
cvt.u64.u32	%rd281, %r310;
setp.lt.u32	%p162, %r7, %r313;
sub.s32 %r314, %r7, %r313;
selp.b32	%r373, 0, %r314, %p162;
min.u32 %r372, %r312, %r7;
setp.ge.u32	%p163, %r373, %r372;
@%p163 bra BB101_302;

add.s32 %r11, %r7, -1;

BB101_295:
add.s32 %r315, %r372, %r373;
shr.u32 %r14, %r315, 1;
sub.s32 %r316, %r11, %r14;
cvt.u64.u32	%rd635, %r316;
add.s64 %rd636, %rd635, %rd281;
shl.b64 %rd637, %rd636, 4;
add.s64 %rd639, %rd458, %rd637;
ld.shared.u64 %rd282, [%rd639];
or.b64 %rd640, %rd282, %rd414;
and.b64 %rd641, %rd640, -4294967296;
setp.eq.s64	%p164, %rd641, 0;
@%p164 bra BB101_297;
bra.uni BB101_296;

BB101_297:
cvt.u32.u64	%r317, %rd414;
cvt.u32.u64	%r318, %rd282;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd983, %r319;
bra.uni BB101_298;

BB101_296:
div.s64 %rd983, %rd282, %rd414;

BB101_298:
cvt.u64.u32	%rd642, %r14;
add.s64 %rd643, %rd642, %rd280;
shl.b64 %rd644, %rd643, 4;
add.s64 %rd646, %rd458, %rd644;
ld.shared.u64 %rd286, [%rd646];
or.b64 %rd647, %rd286, %rd414;
and.b64 %rd648, %rd647, -4294967296;
setp.eq.s64	%p165, %rd648, 0;
@%p165 bra BB101_300;
bra.uni BB101_299;

BB101_300:
cvt.u32.u64	%r320, %rd414;
cvt.u32.u64	%r321, %rd286;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd984, %r322;
bra.uni BB101_301;

BB101_299:
div.s64 %rd984, %rd286, %rd414;

BB101_301:
add.s32 %r323, %r14, 1;
setp.lt.s64	%p166, %rd983, %rd984;
selp.b32	%r373, %r373, %r323, %p166;
selp.b32	%r372, %r14, %r372, %p166;
setp.lt.u32	%p167, %r373, %r372;
@%p167 bra BB101_295;

BB101_302:
cvt.u64.u32	%rd649, %r373;
add.s64 %rd290, %rd649, %rd280;
shl.b64 %rd650, %rd290, 4;
add.s64 %rd291, %rd458, %rd650;
shl.b64 %rd652, %rd281, 4;
add.s64 %rd292, %rd458, %rd652;
cvt.u64.u32	%rd653, %r7;
add.s64 %rd654, %rd281, %rd653;
sub.s64 %rd293, %rd654, %rd649;
shl.b64 %rd655, %rd293, 4;
add.s64 %rd294, %rd458, %rd655;
mul.wide.u32 %rd656, %r8, 16;
add.s64 %rd295, %rd458, %rd656;
ld.shared.u64 %rd657, [%rd291];
ld.shared.f64 %fd137, [%rd291+8];
st.local.f64 [%rd1+8], %fd137;
st.local.u64 [%rd1], %rd657;
ld.shared.u64 %rd658, [%rd294];
ld.shared.f64 %fd138, [%rd294+8];
st.local.f64 [%rd2+8], %fd138;
st.local.u64 [%rd2], %rd658;
mov.pred %p219, -1;
setp.ge.u64	%p169, %rd294, %rd295;
@%p169 bra BB101_311;

mov.pred %p219, 0;
setp.ge.u64	%p171, %rd291, %rd292;
@%p171 bra BB101_311;

ld.local.u64 %rd296, [%rd2];
or.b64 %rd659, %rd296, %rd414;
and.b64 %rd660, %rd659, -4294967296;
setp.eq.s64	%p172, %rd660, 0;
@%p172 bra BB101_306;
bra.uni BB101_305;

BB101_306:
cvt.u32.u64	%r324, %rd414;
cvt.u32.u64	%r325, %rd296;
div.u32 %r326, %r325, %r324;
cvt.u64.u32	%rd985, %r326;
bra.uni BB101_307;

BB101_305:
div.s64 %rd985, %rd296, %rd414;

BB101_307:
ld.local.u64 %rd300, [%rd1];
or.b64 %rd661, %rd300, %rd414;
and.b64 %rd662, %rd661, -4294967296;
setp.eq.s64	%p173, %rd662, 0;
@%p173 bra BB101_309;
bra.uni BB101_308;

BB101_309:
cvt.u32.u64	%r327, %rd414;
cvt.u32.u64	%r328, %rd300;
div.u32 %r329, %r328, %r327;
cvt.u64.u32	%rd986, %r329;
bra.uni BB101_310;

BB101_308:
div.s64 %rd986, %rd300, %rd414;

BB101_310:
setp.ge.s64	%p219, %rd985, %rd986;

BB101_311:
selp.b64	%rd663, %rd1, %rd2, %p219;
ld.local.u64 %rd304, [%rd663];
ld.local.f64 %fd109, [%rd663+8];
@%p219 bra BB101_313;
bra.uni BB101_312;

BB101_313:
mov.u64 %rd1018, %rd294;
add.s64 %rd670, %rd650, %rd458;
add.s64 %rd309, %rd670, 16;
mov.u64 %rd1040, %rd309;
ld.shared.u64 %rd671, [%rd291+16];
ld.shared.f64 %fd140, [%rd291+24];
st.local.u64 [%rd1], %rd671;
st.local.f64 [%rd1+8], %fd140;
mov.u64 %rd1007, %rd294;
mov.u64 %rd1029, %rd309;
bra.uni BB101_314;

BB101_312:
mov.u64 %rd1040, %rd291;
add.s64 %rd666, %rd655, %rd458;
add.s64 %rd306, %rd666, 16;
mov.u64 %rd1018, %rd306;
ld.shared.u64 %rd667, [%rd294+16];
ld.shared.f64 %fd139, [%rd294+24];
st.local.u64 [%rd2], %rd667;
st.local.f64 [%rd2+8], %fd139;
mov.u64 %rd1007, %rd306;
mov.u64 %rd1029, %rd291;

BB101_314:
mov.u64 %rd314, %rd1040;
mov.u64 %rd1028, %rd1029;
mov.u64 %rd312, %rd1018;
mov.u64 %rd1006, %rd1007;
mov.pred %p220, -1;
setp.ge.u64	%p175, %rd1006, %rd295;
@%p175 bra BB101_323;

mov.pred %p220, 0;
setp.ge.u64	%p177, %rd1028, %rd292;
@%p177 bra BB101_323;

ld.local.u64 %rd315, [%rd2];
or.b64 %rd672, %rd315, %rd414;
and.b64 %rd673, %rd672, -4294967296;
setp.eq.s64	%p178, %rd673, 0;
@%p178 bra BB101_318;
bra.uni BB101_317;

BB101_318:
cvt.u32.u64	%r330, %rd414;
cvt.u32.u64	%r331, %rd315;
div.u32 %r332, %r331, %r330;
cvt.u64.u32	%rd987, %r332;
bra.uni BB101_319;

BB101_317:
div.s64 %rd987, %rd315, %rd414;

BB101_319:
ld.local.u64 %rd319, [%rd1];
or.b64 %rd674, %rd319, %rd414;
and.b64 %rd675, %rd674, -4294967296;
setp.eq.s64	%p179, %rd675, 0;
@%p179 bra BB101_321;
bra.uni BB101_320;

BB101_321:
cvt.u32.u64	%r333, %rd414;
cvt.u32.u64	%r334, %rd319;
div.u32 %r335, %r334, %r333;
cvt.u64.u32	%rd988, %r335;
bra.uni BB101_322;

BB101_320:
div.s64 %rd988, %rd319, %rd414;

BB101_322:
setp.ge.s64	%p220, %rd987, %rd988;

BB101_323:
selp.b64	%rd676, %rd1, %rd2, %p220;
ld.local.u64 %rd323, [%rd676];
ld.local.f64 %fd110, [%rd676+8];
@%p220 bra BB101_325;
bra.uni BB101_324;

BB101_325:
add.s64 %rd1028, %rd1028, 16;
add.s64 %rd327, %rd314, 16;
ld.shared.u64 %rd678, [%rd314+16];
ld.shared.f64 %fd142, [%rd314+24];
st.local.u64 [%rd1], %rd678;
st.local.f64 [%rd1+8], %fd142;
mov.u64 %rd1017, %rd312;
mov.u64 %rd1039, %rd327;
bra.uni BB101_326;

BB101_324:
add.s64 %rd1006, %rd1006, 16;
add.s64 %rd325, %rd312, 16;
ld.shared.u64 %rd677, [%rd312+16];
ld.shared.f64 %fd141, [%rd312+24];
st.local.u64 [%rd2], %rd677;
st.local.f64 [%rd2+8], %fd141;
mov.u64 %rd1017, %rd325;
mov.u64 %rd1039, %rd314;

BB101_326:
mov.u64 %rd331, %rd1039;
mov.u64 %rd1027, %rd1028;
mov.u64 %rd329, %rd1017;
mov.u64 %rd1005, %rd1006;
mov.pred %p221, -1;
setp.ge.u64	%p181, %rd1005, %rd295;
@%p181 bra BB101_335;

mov.pred %p221, 0;
setp.ge.u64	%p183, %rd1027, %rd292;
@%p183 bra BB101_335;

ld.local.u64 %rd332, [%rd2];
or.b64 %rd679, %rd332, %rd414;
and.b64 %rd680, %rd679, -4294967296;
setp.eq.s64	%p184, %rd680, 0;
@%p184 bra BB101_330;
bra.uni BB101_329;

BB101_330:
cvt.u32.u64	%r336, %rd414;
cvt.u32.u64	%r337, %rd332;
div.u32 %r338, %r337, %r336;
cvt.u64.u32	%rd989, %r338;
bra.uni BB101_331;

BB101_329:
div.s64 %rd989, %rd332, %rd414;

BB101_331:
ld.local.u64 %rd336, [%rd1];
or.b64 %rd681, %rd336, %rd414;
and.b64 %rd682, %rd681, -4294967296;
setp.eq.s64	%p185, %rd682, 0;
@%p185 bra BB101_333;
bra.uni BB101_332;

BB101_333:
cvt.u32.u64	%r339, %rd414;
cvt.u32.u64	%r340, %rd336;
div.u32 %r341, %r340, %r339;
cvt.u64.u32	%rd990, %r341;
bra.uni BB101_334;

BB101_332:
div.s64 %rd990, %rd336, %rd414;

BB101_334:
setp.ge.s64	%p221, %rd989, %rd990;

BB101_335:
selp.b64	%rd683, %rd1, %rd2, %p221;
ld.local.u64 %rd340, [%rd683];
ld.local.f64 %fd111, [%rd683+8];
@%p221 bra BB101_337;
bra.uni BB101_336;

BB101_337:
add.s64 %rd1027, %rd1027, 16;
add.s64 %rd344, %rd331, 16;
ld.shared.u64 %rd685, [%rd331+16];
st.local.u64 [%rd1], %rd685;
ld.shared.f64 %fd144, [%rd331+24];
st.local.f64 [%rd1+8], %fd144;
mov.u64 %rd1016, %rd329;
mov.u64 %rd1038, %rd344;
bra.uni BB101_338;

BB101_336:
add.s64 %rd1005, %rd1005, 16;
add.s64 %rd342, %rd329, 16;
ld.shared.u64 %rd684, [%rd329+16];
st.local.u64 [%rd2], %rd684;
ld.shared.f64 %fd143, [%rd329+24];
st.local.f64 [%rd2+8], %fd143;
mov.u64 %rd1016, %rd342;
mov.u64 %rd1038, %rd331;

BB101_338:
mov.u64 %rd348, %rd1038;
mov.u64 %rd1026, %rd1027;
mov.u64 %rd346, %rd1016;
mov.u64 %rd1004, %rd1005;
mov.pred %p222, -1;
setp.ge.u64	%p187, %rd1004, %rd295;
@%p187 bra BB101_347;

mov.pred %p222, 0;
setp.ge.u64	%p189, %rd1026, %rd292;
@%p189 bra BB101_347;

ld.local.u64 %rd349, [%rd2];
or.b64 %rd686, %rd349, %rd414;
and.b64 %rd687, %rd686, -4294967296;
setp.eq.s64	%p190, %rd687, 0;
@%p190 bra BB101_342;
bra.uni BB101_341;

BB101_342:
cvt.u32.u64	%r342, %rd414;
cvt.u32.u64	%r343, %rd349;
div.u32 %r344, %r343, %r342;
cvt.u64.u32	%rd991, %r344;
bra.uni BB101_343;

BB101_341:
div.s64 %rd991, %rd349, %rd414;

BB101_343:
ld.local.u64 %rd353, [%rd1];
or.b64 %rd688, %rd353, %rd414;
and.b64 %rd689, %rd688, -4294967296;
setp.eq.s64	%p191, %rd689, 0;
@%p191 bra BB101_345;
bra.uni BB101_344;

BB101_345:
cvt.u32.u64	%r345, %rd414;
cvt.u32.u64	%r346, %rd353;
div.u32 %r347, %r346, %r345;
cvt.u64.u32	%rd992, %r347;
bra.uni BB101_346;

BB101_344:
div.s64 %rd992, %rd353, %rd414;

BB101_346:
setp.ge.s64	%p222, %rd991, %rd992;

BB101_347:
selp.b64	%rd690, %rd1, %rd2, %p222;
ld.local.u64 %rd357, [%rd690];
ld.local.f64 %fd112, [%rd690+8];
@%p222 bra BB101_349;
bra.uni BB101_348;

BB101_349:
add.s64 %rd1026, %rd1026, 16;
add.s64 %rd361, %rd348, 16;
ld.shared.u64 %rd692, [%rd348+16];
st.local.u64 [%rd1], %rd692;
ld.shared.f64 %fd146, [%rd348+24];
st.local.f64 [%rd1+8], %fd146;
mov.u64 %rd1015, %rd346;
mov.u64 %rd1037, %rd361;
bra.uni BB101_350;

BB101_348:
add.s64 %rd1004, %rd1004, 16;
add.s64 %rd359, %rd346, 16;
ld.shared.u64 %rd691, [%rd346+16];
st.local.u64 [%rd2], %rd691;
ld.shared.f64 %fd145, [%rd346+24];
st.local.f64 [%rd2+8], %fd145;
mov.u64 %rd1015, %rd359;
mov.u64 %rd1037, %rd348;

BB101_350:
mov.u64 %rd365, %rd1037;
mov.u64 %rd1025, %rd1026;
mov.u64 %rd363, %rd1015;
mov.u64 %rd1003, %rd1004;
mov.pred %p223, -1;
setp.ge.u64	%p193, %rd1003, %rd295;
@%p193 bra BB101_359;

mov.pred %p223, 0;
setp.ge.u64	%p195, %rd1025, %rd292;
@%p195 bra BB101_359;

ld.local.u64 %rd366, [%rd2];
or.b64 %rd693, %rd366, %rd414;
and.b64 %rd694, %rd693, -4294967296;
setp.eq.s64	%p196, %rd694, 0;
@%p196 bra BB101_354;
bra.uni BB101_353;

BB101_354:
cvt.u32.u64	%r348, %rd414;
cvt.u32.u64	%r349, %rd366;
div.u32 %r350, %r349, %r348;
cvt.u64.u32	%rd993, %r350;
bra.uni BB101_355;

BB101_353:
div.s64 %rd993, %rd366, %rd414;

BB101_355:
ld.local.u64 %rd370, [%rd1];
or.b64 %rd695, %rd370, %rd414;
and.b64 %rd696, %rd695, -4294967296;
setp.eq.s64	%p197, %rd696, 0;
@%p197 bra BB101_357;
bra.uni BB101_356;

BB101_357:
cvt.u32.u64	%r351, %rd414;
cvt.u32.u64	%r352, %rd370;
div.u32 %r353, %r352, %r351;
cvt.u64.u32	%rd994, %r353;
bra.uni BB101_358;

BB101_356:
div.s64 %rd994, %rd370, %rd414;

BB101_358:
setp.ge.s64	%p223, %rd993, %rd994;

BB101_359:
selp.b64	%rd697, %rd1, %rd2, %p223;
ld.local.u64 %rd374, [%rd697];
ld.local.f64 %fd113, [%rd697+8];
@%p223 bra BB101_361;
bra.uni BB101_360;

BB101_361:
add.s64 %rd1025, %rd1025, 16;
add.s64 %rd378, %rd365, 16;
ld.shared.u64 %rd699, [%rd365+16];
st.local.u64 [%rd1], %rd699;
ld.shared.f64 %fd148, [%rd365+24];
st.local.f64 [%rd1+8], %fd148;
mov.u64 %rd1014, %rd363;
mov.u64 %rd1036, %rd378;
bra.uni BB101_362;

BB101_360:
add.s64 %rd1003, %rd1003, 16;
add.s64 %rd376, %rd363, 16;
ld.shared.u64 %rd698, [%rd363+16];
st.local.u64 [%rd2], %rd698;
ld.shared.f64 %fd147, [%rd363+24];
st.local.f64 [%rd2+8], %fd147;
mov.u64 %rd1014, %rd376;
mov.u64 %rd1036, %rd365;

BB101_362:
mov.u64 %rd382, %rd1036;
mov.u64 %rd1024, %rd1025;
mov.u64 %rd380, %rd1014;
mov.u64 %rd1002, %rd1003;
mov.pred %p224, -1;
setp.ge.u64	%p199, %rd1002, %rd295;
@%p199 bra BB101_371;

mov.pred %p224, 0;
setp.ge.u64	%p201, %rd1024, %rd292;
@%p201 bra BB101_371;

ld.local.u64 %rd383, [%rd2];
or.b64 %rd700, %rd383, %rd414;
and.b64 %rd701, %rd700, -4294967296;
setp.eq.s64	%p202, %rd701, 0;
@%p202 bra BB101_366;
bra.uni BB101_365;

BB101_366:
cvt.u32.u64	%r354, %rd414;
cvt.u32.u64	%r355, %rd383;
div.u32 %r356, %r355, %r354;
cvt.u64.u32	%rd995, %r356;
bra.uni BB101_367;

BB101_365:
div.s64 %rd995, %rd383, %rd414;

BB101_367:
ld.local.u64 %rd387, [%rd1];
or.b64 %rd702, %rd387, %rd414;
and.b64 %rd703, %rd702, -4294967296;
setp.eq.s64	%p203, %rd703, 0;
@%p203 bra BB101_369;
bra.uni BB101_368;

BB101_369:
cvt.u32.u64	%r357, %rd414;
cvt.u32.u64	%r358, %rd387;
div.u32 %r359, %r358, %r357;
cvt.u64.u32	%rd996, %r359;
bra.uni BB101_370;

BB101_368:
div.s64 %rd996, %rd387, %rd414;

BB101_370:
setp.ge.s64	%p224, %rd995, %rd996;

BB101_371:
selp.b64	%rd704, %rd1, %rd2, %p224;
ld.local.u64 %rd391, [%rd704];
ld.local.f64 %fd114, [%rd704+8];
@%p224 bra BB101_373;
bra.uni BB101_372;

BB101_373:
add.s64 %rd1024, %rd1024, 16;
add.s64 %rd395, %rd382, 16;
ld.shared.u64 %rd706, [%rd382+16];
st.local.u64 [%rd1], %rd706;
ld.shared.f64 %fd150, [%rd382+24];
st.local.f64 [%rd1+8], %fd150;
mov.u64 %rd1013, %rd380;
mov.u64 %rd1035, %rd395;
bra.uni BB101_374;

BB101_372:
add.s64 %rd1002, %rd1002, 16;
add.s64 %rd393, %rd380, 16;
ld.shared.u64 %rd705, [%rd380+16];
st.local.u64 [%rd2], %rd705;
ld.shared.f64 %fd149, [%rd380+24];
st.local.f64 [%rd2+8], %fd149;
mov.u64 %rd1013, %rd393;
mov.u64 %rd1035, %rd382;

BB101_374:
mov.pred %p225, -1;
setp.ge.u64	%p205, %rd1002, %rd295;
@%p205 bra BB101_383;

mov.pred %p225, 0;
setp.ge.u64	%p207, %rd1024, %rd292;
@%p207 bra BB101_383;

ld.local.u64 %rd400, [%rd2];
or.b64 %rd707, %rd400, %rd414;
and.b64 %rd708, %rd707, -4294967296;
setp.eq.s64	%p208, %rd708, 0;
@%p208 bra BB101_378;
bra.uni BB101_377;

BB101_378:
cvt.u32.u64	%r360, %rd414;
cvt.u32.u64	%r361, %rd400;
div.u32 %r362, %r361, %r360;
cvt.u64.u32	%rd1041, %r362;
bra.uni BB101_379;

BB101_377:
div.s64 %rd1041, %rd400, %rd414;

BB101_379:
ld.local.u64 %rd404, [%rd1];
or.b64 %rd709, %rd404, %rd414;
and.b64 %rd710, %rd709, -4294967296;
setp.eq.s64	%p209, %rd710, 0;
@%p209 bra BB101_381;
bra.uni BB101_380;

BB101_381:
cvt.u32.u64	%r363, %rd414;
cvt.u32.u64	%r364, %rd404;
div.u32 %r365, %r364, %r363;
cvt.u64.u32	%rd1042, %r365;
bra.uni BB101_382;

BB101_380:
div.s64 %rd1042, %rd404, %rd414;

BB101_382:
setp.ge.s64	%p225, %rd1041, %rd1042;

BB101_383:
selp.b64	%rd711, %rd1, %rd2, %p225;
ld.local.u64 %rd408, [%rd711];
ld.local.f64 %fd115, [%rd711+8];
@%p225 bra BB101_385;
bra.uni BB101_384;

BB101_385:
ld.shared.u64 %rd713, [%rd1035+16];
st.local.u64 [%rd1], %rd713;
ld.shared.f64 %fd152, [%rd1035+24];
st.local.f64 [%rd1+8], %fd152;
bra.uni BB101_386;

BB101_384:
ld.shared.u64 %rd712, [%rd1013+16];
st.local.u64 [%rd2], %rd712;
ld.shared.f64 %fd151, [%rd1013+24];
st.local.f64 [%rd2+8], %fd151;

BB101_386:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB101_388;

st.shared.u64 [%rd34], %rd304;
st.shared.f64 [%rd34+8], %fd109;

BB101_388:
setp.lt.u32	%p210, %r5, 2;
@%p210 bra BB101_390;

st.shared.u64 [%rd34+16], %rd323;
st.shared.f64 [%rd34+24], %fd110;

BB101_390:
setp.lt.u32	%p211, %r5, 3;
@%p211 bra BB101_392;

st.shared.u64 [%rd34+32], %rd340;
st.shared.f64 [%rd34+40], %fd111;

BB101_392:
setp.lt.u32	%p212, %r5, 4;
@%p212 bra BB101_394;

st.shared.u64 [%rd34+48], %rd357;
st.shared.f64 [%rd34+56], %fd112;

BB101_394:
setp.lt.u32	%p213, %r5, 5;
@%p213 bra BB101_396;

st.shared.u64 [%rd34+64], %rd374;
st.shared.f64 [%rd34+72], %fd113;

BB101_396:
setp.lt.u32	%p214, %r5, 6;
@%p214 bra BB101_398;

st.shared.u64 [%rd34+80], %rd391;
st.shared.f64 [%rd34+88], %fd114;

BB101_398:
setp.lt.u32	%p215, %r5, 7;
@%p215 bra BB101_400;

st.shared.u64 [%rd34+96], %rd408;
st.shared.f64 [%rd34+104], %fd115;

BB101_400:
bar.sync 0;
shl.b32 %r371, %r371, 1;
setp.lt.u32	%p216, %r371, 257;
@%p216 bra BB101_293;

setp.ge.u32	%p217, %r374, %r1;
@%p217 bra BB101_403;

BB101_402:
cvt.u64.u32	%rd714, %r374;
add.s64 %rd715, %rd714, %rd415;
mul.wide.u32 %rd716, %r374, 16;
add.s64 %rd718, %rd458, %rd716;
ld.shared.u64 %rd719, [%rd718];
shl.b64 %rd720, %rd715, 4;
add.s64 %rd721, %rd279, %rd720;
ld.shared.f64 %fd153, [%rd718+8];
st.global.u64 [%rd721], %rd719;
st.global.f64 [%rd721+8], %fd153;
add.s32 %r374, %r374, 256;
setp.lt.u32	%p218, %r374, %r1;
@%p218 bra BB101_402;

BB101_403:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot102[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<3>;
.reg .b32 %r<368>;
.reg .f64 %fd<373>;
.reg .b64 %rd<1045>;


mov.u64 %rd1044, __local_depot102;
cvta.local.u64 %SP, %rd1044;
ld.param.u64 %rd422, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+40];
ld.param.u64 %rd424, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+56];
ld.param.u64 %rd418, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+8];
ld.param.u64 %rd417, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0];
ld.param.u64 %rd419, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+16];
ld.param.u64 %rd423, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+48];
mov.u32 %r22, %ctaid.x;
cvt.u64.u32	%rd425, %r22;
mul.lo.s64 %rd1, %rd425, %rd423;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd426, %r23;
sub.s64 %rd427, %rd419, %rd426;
cvt.u32.u64	%r24, %rd427;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd428, %SP, 16;
cvta.to.local.u64 %rd2, %rd428;
add.u64 %rd429, %SP, 0;
cvta.to.local.u64 %rd3, %rd429;
add.u64 %rd430, %SP, 32;
cvta.to.local.u64 %rd4, %rd430;
cvta.to.global.u64 %rd431, %rd417;
cvta.to.global.u64 %rd432, %rd418;
cvta.to.global.u64 %rd5, %rd424;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r367, %tid.x;
cvt.u64.u32	%rd433, %r367;
add.s64 %rd434, %rd433, %rd426;
shl.b64 %rd435, %rd434, 3;
add.s64 %rd6, %rd431, %rd435;
add.s64 %rd7, %rd432, %rd435;
@%p16 bra BB102_15;
bra.uni BB102_1;

BB102_15:
ld.global.u64 %rd739, [%rd6];
ld.global.f64 %fd172, [%rd7];
ld.global.u64 %rd740, [%rd6+2048];
ld.global.f64 %fd173, [%rd7+2048];
ld.global.u64 %rd733, [%rd6+4096];
ld.global.f64 %fd166, [%rd7+4096];
ld.global.u64 %rd732, [%rd6+6144];
ld.global.f64 %fd165, [%rd7+6144];
ld.global.u64 %rd731, [%rd6+8192];
ld.global.f64 %fd164, [%rd7+8192];
ld.global.u64 %rd730, [%rd6+10240];
ld.global.f64 %fd163, [%rd7+10240];
ld.global.u64 %rd729, [%rd6+12288];
ld.global.f64 %fd162, [%rd7+12288];
bra.uni BB102_16;

BB102_1:
mov.u64 %rd436, 0;
mov.f64 %fd116, 0d0000000000000000;
setp.ge.u32	%p17, %r367, %r1;
mov.f64 %fd175, %fd116;
mov.u64 %rd742, %rd436;
@%p17 bra BB102_3;

ld.global.u64 %rd8, [%rd6];
ld.global.f64 %fd1, [%rd7];
mov.f64 %fd175, %fd1;
mov.u64 %rd742, %rd8;

BB102_3:
mov.u64 %rd735, %rd742;
mov.u64 %rd739, %rd735;
mov.f64 %fd168, %fd175;
mov.f64 %fd172, %fd168;
add.s32 %r26, %r367, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.f64 %fd174, %fd116;
mov.u64 %rd741, %rd436;
@%p18 bra BB102_5;

ld.global.u64 %rd741, [%rd6+2048];
ld.global.f64 %fd174, [%rd7+2048];

BB102_5:
mov.u64 %rd740, %rd741;
mov.f64 %fd173, %fd174;
mov.u64 %rd733, 0;
mov.f64 %fd166, 0d0000000000000000;
add.s32 %r27, %r367, 512;
setp.ge.u32	%p19, %r27, %r1;
@%p19 bra BB102_7;

ld.global.u64 %rd733, [%rd6+4096];
ld.global.f64 %fd166, [%rd7+4096];

BB102_7:
mov.u64 %rd732, 0;
mov.f64 %fd165, 0d0000000000000000;
add.s32 %r28, %r367, 768;
setp.ge.u32	%p20, %r28, %r1;
@%p20 bra BB102_9;

ld.global.u64 %rd732, [%rd6+6144];
ld.global.f64 %fd165, [%rd7+6144];

BB102_9:
mov.u64 %rd731, 0;
mov.f64 %fd164, 0d0000000000000000;
add.s32 %r29, %r367, 1024;
setp.ge.u32	%p21, %r29, %r1;
@%p21 bra BB102_11;

ld.global.u64 %rd731, [%rd6+8192];
ld.global.f64 %fd164, [%rd7+8192];

BB102_11:
mov.u64 %rd730, 0;
mov.f64 %fd163, 0d0000000000000000;
add.s32 %r30, %r367, 1280;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB102_13;

ld.global.u64 %rd730, [%rd6+10240];
ld.global.f64 %fd163, [%rd7+10240];

BB102_13:
mov.u64 %rd729, 0;
mov.f64 %fd162, 0d0000000000000000;
add.s32 %r31, %r367, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB102_16;

ld.global.u64 %rd729, [%rd6+12288];
ld.global.f64 %fd162, [%rd7+12288];

BB102_16:
add.s64 %rd444, %rd433, %rd1;
shl.b64 %rd445, %rd444, 4;
add.s64 %rd35, %rd5, %rd445;
@%p16 bra BB102_30;
bra.uni BB102_17;

BB102_30:
st.global.u64 [%rd35], %rd739;
st.global.f64 [%rd35+8], %fd172;
st.global.u64 [%rd35+4096], %rd740;
st.global.f64 [%rd35+4104], %fd173;
st.global.u64 [%rd35+8192], %rd733;
st.global.f64 [%rd35+8200], %fd166;
st.global.u64 [%rd35+12288], %rd732;
st.global.f64 [%rd35+12296], %fd165;
st.global.u64 [%rd35+16384], %rd731;
st.global.f64 [%rd35+16392], %fd164;
st.global.u64 [%rd35+20480], %rd730;
st.global.f64 [%rd35+20488], %fd163;
bra.uni BB102_31;

BB102_17:
setp.ge.u32	%p25, %r367, %r1;
@%p25 bra BB102_19;

st.global.u64 [%rd35], %rd739;
st.global.f64 [%rd35+8], %fd172;

BB102_19:
add.s32 %r35, %r367, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB102_21;

st.global.u64 [%rd35+4096], %rd740;
st.global.f64 [%rd35+4104], %fd173;

BB102_21:
add.s32 %r37, %r367, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB102_23;

st.global.u64 [%rd35+8192], %rd733;
st.global.f64 [%rd35+8200], %fd166;

BB102_23:
add.s32 %r39, %r367, 768;
setp.ge.u32	%p28, %r39, %r1;
@%p28 bra BB102_25;

st.global.u64 [%rd35+12288], %rd732;
st.global.f64 [%rd35+12296], %fd165;

BB102_25:
add.s32 %r41, %r367, 1024;
setp.ge.u32	%p29, %r41, %r1;
@%p29 bra BB102_27;

st.global.u64 [%rd35+16384], %rd731;
st.global.f64 [%rd35+16392], %fd164;

BB102_27:
add.s32 %r43, %r367, 1280;
setp.ge.u32	%p30, %r43, %r1;
@%p30 bra BB102_29;

st.global.u64 [%rd35+20480], %rd730;
st.global.f64 [%rd35+20488], %fd163;

BB102_29:
add.s32 %r45, %r367, 1536;
setp.ge.u32	%p31, %r45, %r1;
@%p31 bra BB102_32;

BB102_31:
st.global.u64 [%rd35+24576], %rd729;
st.global.f64 [%rd35+24584], %fd162;

BB102_32:
bar.sync 0;
mov.u64 %rd446, 0;
st.local.u64 [%rd4], %rd446;
st.local.u64 [%rd4+8], %rd446;
st.local.u64 [%rd4+16], %rd446;
st.local.u64 [%rd4+24], %rd446;
st.local.u64 [%rd4+32], %rd446;
st.local.u64 [%rd4+40], %rd446;
st.local.u64 [%rd4+48], %rd446;
st.local.u64 [%rd4+56], %rd446;
st.local.u64 [%rd4+64], %rd446;
st.local.u64 [%rd4+72], %rd446;
st.local.u64 [%rd4+80], %rd446;
st.local.u64 [%rd4+88], %rd446;
st.local.u64 [%rd4+96], %rd446;
st.local.u64 [%rd4+104], %rd446;
mul.lo.s32 %r47, %r367, 7;
add.s32 %r48, %r47, 7;
setp.gt.u32	%p32, %r48, %r1;
mad.lo.s32 %r49, %r367, -7, %r1;
selp.b32	%r3, %r49, 7, %p32;
cvt.u64.u32	%rd447, %r47;
add.s64 %rd448, %rd447, %rd1;
setp.eq.s32	%p33, %r3, 0;
shl.b64 %rd449, %rd448, 4;
add.s64 %rd37, %rd5, %rd449;
mov.f64 %fd123, 0d0000000000000000;
mov.f64 %fd362, %fd123;
@%p33 bra BB102_34;

ld.global.u64 %rd450, [%rd37];
st.local.u64 [%rd4], %rd450;
ld.global.f64 %fd28, [%rd37+8];
st.local.f64 [%rd4+8], %fd28;
mov.f64 %fd362, %fd28;

BB102_34:
mov.f64 %fd179, %fd362;
mov.f64 %fd351, %fd179;
setp.lt.u32	%p34, %r3, 2;
mov.u64 %rd967, %rd446;
mov.f64 %fd361, %fd123;
@%p34 bra BB102_36;

ld.global.u64 %rd38, [%rd37+16];
ld.global.f64 %fd361, [%rd37+24];
st.local.u64 [%rd4+16], %rd38;
st.local.f64 [%rd4+24], %fd361;
mov.u64 %rd967, %rd38;

BB102_36:
mov.f64 %fd352, %fd361;
mov.u64 %rd799, %rd967;
mov.u64 %rd959, %rd799;
setp.lt.u32	%p35, %r3, 3;
mov.u64 %rd966, %rd446;
mov.f64 %fd360, %fd123;
@%p35 bra BB102_38;

ld.global.u64 %rd966, [%rd37+32];
ld.global.f64 %fd360, [%rd37+40];
st.local.u64 [%rd4+32], %rd966;
st.local.f64 [%rd4+40], %fd360;

BB102_38:
mov.f64 %fd353, %fd360;
mov.u64 %rd961, %rd966;
setp.lt.u32	%p36, %r3, 4;
mov.u64 %rd965, %rd446;
mov.f64 %fd359, %fd123;
@%p36 bra BB102_40;

ld.global.u64 %rd965, [%rd37+48];
ld.global.f64 %fd359, [%rd37+56];
st.local.u64 [%rd4+48], %rd965;
st.local.f64 [%rd4+56], %fd359;

BB102_40:
mov.f64 %fd354, %fd359;
mov.u64 %rd960, %rd965;
mov.u64 %rd972, 0;
mov.f64 %fd367, 0d0000000000000000;
setp.lt.u32	%p37, %r3, 5;
@%p37 bra BB102_42;

ld.global.u64 %rd972, [%rd37+64];
ld.global.f64 %fd367, [%rd37+72];
st.local.u64 [%rd4+64], %rd972;
st.local.f64 [%rd4+72], %fd367;

BB102_42:
mov.f64 %fd365, %fd367;
mov.u64 %rd970, %rd972;
mov.u64 %rd975, 0;
mov.f64 %fd370, 0d0000000000000000;
setp.lt.u32	%p38, %r3, 6;
@%p38 bra BB102_44;

ld.global.u64 %rd975, [%rd37+80];
ld.global.f64 %fd370, [%rd37+88];
st.local.u64 [%rd4+80], %rd975;
st.local.f64 [%rd4+88], %fd370;

BB102_44:
mov.f64 %fd368, %fd370;
mov.u64 %rd973, %rd975;
mov.u64 %rd977, 0;
mov.f64 %fd372, 0d0000000000000000;
setp.lt.u32	%p39, %r3, 7;
@%p39 bra BB102_46;

ld.global.u64 %rd977, [%rd37+96];
ld.global.f64 %fd372, [%rd37+104];
st.local.u64 [%rd4+96], %rd977;
st.local.f64 [%rd4+104], %fd372;

BB102_46:
mov.f64 %fd371, %fd372;
mov.u64 %rd976, %rd977;
setp.gt.u32	%p40, %r3, 6;
@%p40 bra BB102_109;

ld.local.u64 %rd457, [%rd4];
ld.local.f64 %fd130, [%rd4+8];
st.local.f64 [%rd3+8], %fd130;
st.local.u64 [%rd3], %rd457;
@%p34 bra BB102_55;

ld.local.u64 %rd51, [%rd3];
or.b64 %rd462, %rd51, %rd422;
and.b64 %rd463, %rd462, -4294967296;
setp.eq.s64	%p42, %rd463, 0;
@%p42 bra BB102_50;

div.s64 %rd743, %rd51, %rd422;
bra.uni BB102_51;

BB102_50:
cvt.u32.u64	%r50, %rd422;
cvt.u32.u64	%r51, %rd51;
div.u32 %r52, %r51, %r50;
cvt.u64.u32	%rd743, %r52;

BB102_51:
or.b64 %rd464, %rd959, %rd422;
and.b64 %rd465, %rd464, -4294967296;
setp.eq.s64	%p43, %rd465, 0;
@%p43 bra BB102_53;

div.s64 %rd744, %rd959, %rd422;
bra.uni BB102_54;

BB102_53:
cvt.u32.u64	%r53, %rd422;
cvt.u32.u64	%r54, %rd959;
div.u32 %r55, %r54, %r53;
cvt.u64.u32	%rd744, %r55;

BB102_54:
setp.lt.s64	%p44, %rd743, %rd744;
selp.b64	%rd466, %rd959, %rd51, %p44;
add.s64 %rd469, %rd4, 16;
selp.b64	%rd470, %rd469, %rd3, %p44;
st.local.u64 [%rd3], %rd466;
ld.local.f64 %fd131, [%rd470+8];
st.local.f64 [%rd3+8], %fd131;

BB102_55:
mov.u32 %r56, %tid.x;
mad.lo.s32 %r57, %r56, 7, 7;
setp.gt.u32	%p45, %r57, %r1;
mad.lo.s32 %r58, %r56, -7, %r1;
selp.b32	%r59, %r58, 7, %p45;
setp.lt.u32	%p46, %r59, 3;
@%p46 bra BB102_63;

ld.local.u64 %rd58, [%rd3];
or.b64 %rd473, %rd58, %rd422;
and.b64 %rd474, %rd473, -4294967296;
setp.eq.s64	%p47, %rd474, 0;
@%p47 bra BB102_58;

div.s64 %rd745, %rd58, %rd422;
bra.uni BB102_59;

BB102_58:
cvt.u32.u64	%r60, %rd422;
cvt.u32.u64	%r61, %rd58;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd745, %r62;

BB102_59:
or.b64 %rd475, %rd961, %rd422;
and.b64 %rd476, %rd475, -4294967296;
setp.eq.s64	%p48, %rd476, 0;
@%p48 bra BB102_61;

div.s64 %rd746, %rd961, %rd422;
bra.uni BB102_62;

BB102_61:
cvt.u32.u64	%r63, %rd422;
cvt.u32.u64	%r64, %rd961;
div.u32 %r65, %r64, %r63;
cvt.u64.u32	%rd746, %r65;

BB102_62:
setp.lt.s64	%p49, %rd745, %rd746;
selp.b64	%rd477, %rd961, %rd58, %p49;
add.s64 %rd480, %rd4, 32;
selp.b64	%rd481, %rd480, %rd3, %p49;
st.local.u64 [%rd3], %rd477;
ld.local.f64 %fd132, [%rd481+8];
st.local.f64 [%rd3+8], %fd132;

BB102_63:
setp.lt.u32	%p51, %r59, 4;
@%p51 bra BB102_71;

ld.local.u64 %rd65, [%rd3];
or.b64 %rd484, %rd65, %rd422;
and.b64 %rd485, %rd484, -4294967296;
setp.eq.s64	%p52, %rd485, 0;
@%p52 bra BB102_66;

div.s64 %rd747, %rd65, %rd422;
bra.uni BB102_67;

BB102_66:
cvt.u32.u64	%r70, %rd422;
cvt.u32.u64	%r71, %rd65;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd747, %r72;

BB102_67:
or.b64 %rd486, %rd960, %rd422;
and.b64 %rd487, %rd486, -4294967296;
setp.eq.s64	%p53, %rd487, 0;
@%p53 bra BB102_69;

div.s64 %rd748, %rd960, %rd422;
bra.uni BB102_70;

BB102_69:
cvt.u32.u64	%r73, %rd422;
cvt.u32.u64	%r74, %rd960;
div.u32 %r75, %r74, %r73;
cvt.u64.u32	%rd748, %r75;

BB102_70:
setp.lt.s64	%p54, %rd747, %rd748;
selp.b64	%rd488, %rd960, %rd65, %p54;
add.s64 %rd491, %rd4, 48;
selp.b64	%rd492, %rd491, %rd3, %p54;
st.local.u64 [%rd3], %rd488;
ld.local.f64 %fd133, [%rd492+8];
st.local.f64 [%rd3+8], %fd133;

BB102_71:
setp.lt.u32	%p56, %r59, 5;
@%p56 bra BB102_79;

ld.local.u64 %rd72, [%rd3];
or.b64 %rd495, %rd72, %rd422;
and.b64 %rd496, %rd495, -4294967296;
setp.eq.s64	%p57, %rd496, 0;
@%p57 bra BB102_74;

div.s64 %rd749, %rd72, %rd422;
bra.uni BB102_75;

BB102_74:
cvt.u32.u64	%r80, %rd422;
cvt.u32.u64	%r81, %rd72;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd749, %r82;

BB102_75:
or.b64 %rd497, %rd970, %rd422;
and.b64 %rd498, %rd497, -4294967296;
setp.eq.s64	%p58, %rd498, 0;
@%p58 bra BB102_77;

div.s64 %rd750, %rd970, %rd422;
bra.uni BB102_78;

BB102_77:
cvt.u32.u64	%r83, %rd422;
cvt.u32.u64	%r84, %rd970;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd750, %r85;

BB102_78:
setp.lt.s64	%p59, %rd749, %rd750;
selp.b64	%rd499, %rd970, %rd72, %p59;
add.s64 %rd502, %rd4, 64;
selp.b64	%rd503, %rd502, %rd3, %p59;
st.local.u64 [%rd3], %rd499;
ld.local.f64 %fd134, [%rd503+8];
st.local.f64 [%rd3+8], %fd134;

BB102_79:
setp.lt.u32	%p61, %r59, 6;
@%p61 bra BB102_87;

ld.local.u64 %rd79, [%rd3];
or.b64 %rd506, %rd79, %rd422;
and.b64 %rd507, %rd506, -4294967296;
setp.eq.s64	%p62, %rd507, 0;
@%p62 bra BB102_82;

div.s64 %rd751, %rd79, %rd422;
bra.uni BB102_83;

BB102_82:
cvt.u32.u64	%r90, %rd422;
cvt.u32.u64	%r91, %rd79;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd751, %r92;

BB102_83:
or.b64 %rd508, %rd973, %rd422;
and.b64 %rd509, %rd508, -4294967296;
setp.eq.s64	%p63, %rd509, 0;
@%p63 bra BB102_85;

div.s64 %rd752, %rd973, %rd422;
bra.uni BB102_86;

BB102_85:
cvt.u32.u64	%r93, %rd422;
cvt.u32.u64	%r94, %rd973;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd752, %r95;

BB102_86:
setp.lt.s64	%p64, %rd751, %rd752;
selp.b64	%rd510, %rd973, %rd79, %p64;
add.s64 %rd513, %rd4, 80;
selp.b64	%rd514, %rd513, %rd3, %p64;
st.local.u64 [%rd3], %rd510;
ld.local.f64 %fd135, [%rd514+8];
st.local.f64 [%rd3+8], %fd135;

BB102_87:
setp.lt.u32	%p66, %r59, 7;
@%p66 bra BB102_95;

ld.local.u64 %rd86, [%rd3];
or.b64 %rd517, %rd86, %rd422;
and.b64 %rd518, %rd517, -4294967296;
setp.eq.s64	%p67, %rd518, 0;
@%p67 bra BB102_90;

div.s64 %rd753, %rd86, %rd422;
bra.uni BB102_91;

BB102_90:
cvt.u32.u64	%r100, %rd422;
cvt.u32.u64	%r101, %rd86;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd753, %r102;

BB102_91:
or.b64 %rd519, %rd976, %rd422;
and.b64 %rd520, %rd519, -4294967296;
setp.eq.s64	%p68, %rd520, 0;
@%p68 bra BB102_93;

div.s64 %rd754, %rd976, %rd422;
bra.uni BB102_94;

BB102_93:
cvt.u32.u64	%r103, %rd422;
cvt.u32.u64	%r104, %rd976;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd754, %r105;

BB102_94:
setp.lt.s64	%p69, %rd753, %rd754;
selp.b64	%rd521, %rd976, %rd86, %p69;
add.s64 %rd524, %rd4, 96;
selp.b64	%rd525, %rd524, %rd3, %p69;
st.local.u64 [%rd3], %rd521;
ld.local.f64 %fd136, [%rd525+8];
st.local.f64 [%rd3+8], %fd136;

BB102_95:
setp.ne.s32	%p71, %r59, 0;
mov.f64 %fd358, %fd351;
@%p71 bra BB102_97;

ld.local.u64 %rd528, [%rd3];
ld.local.f64 %fd358, [%rd3+8];
st.local.u64 [%rd4], %rd528;
st.local.f64 [%rd4+8], %fd358;

BB102_97:
mov.f64 %fd351, %fd358;
setp.gt.u32	%p73, %r59, 1;
mov.u64 %rd964, %rd959;
mov.f64 %fd357, %fd352;
@%p73 bra BB102_99;

ld.local.u64 %rd964, [%rd3];
ld.local.f64 %fd357, [%rd3+8];
st.local.u64 [%rd4+16], %rd964;
st.local.f64 [%rd4+24], %fd357;

BB102_99:
mov.f64 %fd352, %fd357;
mov.u64 %rd959, %rd964;
setp.gt.u32	%p75, %r59, 2;
mov.u64 %rd963, %rd961;
mov.f64 %fd356, %fd353;
@%p75 bra BB102_101;

ld.local.u64 %rd963, [%rd3];
ld.local.f64 %fd356, [%rd3+8];
st.local.u64 [%rd4+32], %rd963;
st.local.f64 [%rd4+40], %fd356;

BB102_101:
mov.f64 %fd353, %fd356;
mov.u64 %rd961, %rd963;
setp.gt.u32	%p77, %r59, 3;
mov.u64 %rd962, %rd960;
mov.f64 %fd355, %fd354;
@%p77 bra BB102_103;

ld.local.u64 %rd962, [%rd3];
ld.local.f64 %fd355, [%rd3+8];
st.local.u64 [%rd4+48], %rd962;
st.local.f64 [%rd4+56], %fd355;

BB102_103:
mov.f64 %fd354, %fd355;
mov.u64 %rd960, %rd962;
setp.gt.u32	%p79, %r59, 4;
mov.u64 %rd971, %rd970;
mov.f64 %fd366, %fd365;
@%p79 bra BB102_105;

ld.local.u64 %rd971, [%rd3];
ld.local.f64 %fd366, [%rd3+8];
st.local.u64 [%rd4+64], %rd971;
st.local.f64 [%rd4+72], %fd366;

BB102_105:
mov.f64 %fd365, %fd366;
mov.u64 %rd970, %rd971;
setp.gt.u32	%p81, %r59, 5;
mov.u64 %rd974, %rd973;
mov.f64 %fd369, %fd368;
@%p81 bra BB102_107;

ld.local.u64 %rd974, [%rd3];
ld.local.f64 %fd369, [%rd3+8];
st.local.u64 [%rd4+80], %rd974;
st.local.f64 [%rd4+88], %fd369;

BB102_107:
mov.f64 %fd368, %fd369;
mov.u64 %rd973, %rd974;
setp.gt.u32	%p83, %r59, 6;
@%p83 bra BB102_109;

ld.local.u64 %rd976, [%rd3];
ld.local.f64 %fd371, [%rd3+8];
st.local.u64 [%rd4+96], %rd976;
st.local.f64 [%rd4+104], %fd371;

BB102_109:
mov.f64 %fd306, %fd351;
mov.f64 %fd307, %fd352;
mov.f64 %fd308, %fd353;
mov.f64 %fd309, %fd354;
mov.f64 %fd310, %fd365;
mov.f64 %fd311, %fd368;
mov.f64 %fd312, %fd371;
mov.u64 %rd916, %rd959;
mov.u64 %rd918, %rd960;
mov.u64 %rd917, %rd961;
mov.u64 %rd920, %rd973;
mov.u64 %rd919, %rd970;
mov.u64 %rd921, %rd976;
mul.lo.s32 %r361, %r367, 7;
setp.ge.u32	%p84, %r361, %r1;
@%p84 bra BB102_278;

or.b64 %rd541, %rd916, %rd422;
and.b64 %rd542, %rd541, -4294967296;
setp.eq.s64	%p85, %rd542, 0;
@%p85 bra BB102_112;

div.s64 %rd755, %rd916, %rd422;
bra.uni BB102_113;

BB102_112:
cvt.u32.u64	%r135, %rd422;
cvt.u32.u64	%r136, %rd916;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd755, %r137;

BB102_113:
ld.local.u64 %rd113, [%rd4];
or.b64 %rd543, %rd113, %rd422;
and.b64 %rd544, %rd543, -4294967296;
setp.eq.s64	%p86, %rd544, 0;
@%p86 bra BB102_115;

div.s64 %rd756, %rd113, %rd422;
bra.uni BB102_116;

BB102_115:
cvt.u32.u64	%r138, %rd422;
cvt.u32.u64	%r139, %rd113;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd756, %r140;

BB102_116:
setp.ge.s64	%p87, %rd755, %rd756;
mov.u64 %rd957, %rd916;
mov.u64 %rd958, %rd113;
mov.f64 %fd349, %fd307;
mov.f64 %fd350, %fd306;
@%p87 bra BB102_118;

st.local.u64 [%rd4], %rd916;
st.local.u64 [%rd4+16], %rd113;
st.local.f64 [%rd4+8], %fd307;
st.local.f64 [%rd4+24], %fd306;
mov.u64 %rd838, %rd916;
mov.u64 %rd957, %rd113;
mov.u64 %rd958, %rd838;
mov.f64 %fd350, %fd307;
mov.f64 %fd349, %fd306;

BB102_118:
mov.f64 %fd345, %fd349;
mov.f64 %fd340, %fd350;
mov.u64 %rd953, %rd957;
mov.u64 %rd948, %rd958;
or.b64 %rd545, %rd918, %rd422;
and.b64 %rd546, %rd545, -4294967296;
setp.eq.s64	%p88, %rd546, 0;
@%p88 bra BB102_120;

div.s64 %rd757, %rd918, %rd422;
bra.uni BB102_121;

BB102_120:
cvt.u32.u64	%r141, %rd422;
cvt.u32.u64	%r142, %rd918;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd757, %r143;

BB102_121:
or.b64 %rd547, %rd917, %rd422;
and.b64 %rd548, %rd547, -4294967296;
setp.eq.s64	%p89, %rd548, 0;
@%p89 bra BB102_123;

div.s64 %rd758, %rd917, %rd422;
bra.uni BB102_124;

BB102_123:
cvt.u32.u64	%r144, %rd422;
cvt.u32.u64	%r145, %rd917;
div.u32 %r146, %r145, %r144;
cvt.u64.u32	%rd758, %r146;

BB102_124:
setp.ge.s64	%p90, %rd757, %rd758;
mov.u64 %rd955, %rd917;
mov.u64 %rd956, %rd918;
mov.f64 %fd348, %fd309;
mov.f64 %fd347, %fd308;
@%p90 bra BB102_126;

st.local.u64 [%rd4+32], %rd918;
st.local.u64 [%rd4+48], %rd917;
st.local.f64 [%rd4+40], %fd309;
st.local.f64 [%rd4+56], %fd308;
mov.u64 %rd956, %rd917;
mov.u64 %rd955, %rd918;
mov.f64 %fd347, %fd309;
mov.f64 %fd348, %fd308;

BB102_126:
mov.f64 %fd65, %fd347;
mov.f64 %fd343, %fd348;
mov.u64 %rd126, %rd955;
mov.u64 %rd951, %rd956;
or.b64 %rd549, %rd920, %rd422;
and.b64 %rd550, %rd549, -4294967296;
setp.eq.s64	%p91, %rd550, 0;
@%p91 bra BB102_128;

div.s64 %rd759, %rd920, %rd422;
bra.uni BB102_129;

BB102_128:
cvt.u32.u64	%r147, %rd422;
cvt.u32.u64	%r148, %rd920;
div.u32 %r149, %r148, %r147;
cvt.u64.u32	%rd759, %r149;

BB102_129:
or.b64 %rd551, %rd919, %rd422;
and.b64 %rd552, %rd551, -4294967296;
setp.eq.s64	%p92, %rd552, 0;
@%p92 bra BB102_131;

div.s64 %rd760, %rd919, %rd422;
bra.uni BB102_132;

BB102_131:
cvt.u32.u64	%r150, %rd422;
cvt.u32.u64	%r151, %rd919;
div.u32 %r152, %r151, %r150;
cvt.u64.u32	%rd760, %r152;

BB102_132:
setp.ge.s64	%p93, %rd759, %rd760;
mov.u64 %rd968, %rd919;
mov.u64 %rd969, %rd920;
mov.f64 %fd364, %fd311;
mov.f64 %fd363, %fd310;
@%p93 bra BB102_134;

st.local.u64 [%rd4+64], %rd920;
st.local.u64 [%rd4+80], %rd919;
st.local.f64 [%rd4+72], %fd311;
st.local.f64 [%rd4+88], %fd310;
mov.u64 %rd969, %rd919;
mov.u64 %rd968, %rd920;
mov.f64 %fd363, %fd311;
mov.f64 %fd364, %fd310;

BB102_134:
mov.f64 %fd67, %fd363;
mov.f64 %fd66, %fd364;
mov.u64 %rd134, %rd968;
mov.u64 %rd133, %rd969;
or.b64 %rd553, %rd126, %rd422;
and.b64 %rd554, %rd553, -4294967296;
setp.eq.s64	%p94, %rd554, 0;
@%p94 bra BB102_136;

div.s64 %rd761, %rd126, %rd422;
bra.uni BB102_137;

BB102_136:
cvt.u32.u64	%r153, %rd422;
cvt.u32.u64	%r154, %rd126;
div.u32 %r155, %r154, %r153;
cvt.u64.u32	%rd761, %r155;

BB102_137:
or.b64 %rd555, %rd953, %rd422;
and.b64 %rd556, %rd555, -4294967296;
setp.eq.s64	%p95, %rd556, 0;
@%p95 bra BB102_139;

div.s64 %rd762, %rd953, %rd422;
bra.uni BB102_140;

BB102_139:
cvt.u32.u64	%r156, %rd422;
cvt.u32.u64	%r157, %rd953;
div.u32 %r158, %r157, %r156;
cvt.u64.u32	%rd762, %r158;

BB102_140:
setp.ge.s64	%p96, %rd761, %rd762;
mov.u64 %rd954, %rd126;
mov.f64 %fd346, %fd65;
@%p96 bra BB102_142;

st.local.u64 [%rd4+16], %rd126;
st.local.u64 [%rd4+32], %rd953;
st.local.f64 [%rd4+24], %fd65;
st.local.f64 [%rd4+40], %fd345;
mov.u64 %rd843, %rd953;
mov.u64 %rd953, %rd126;
mov.u64 %rd954, %rd843;
mov.f64 %fd229, %fd345;
mov.f64 %fd345, %fd65;
mov.f64 %fd346, %fd229;

BB102_142:
mov.f64 %fd69, %fd345;
mov.f64 %fd337, %fd346;
mov.u64 %rd142, %rd953;
mov.u64 %rd945, %rd954;
or.b64 %rd557, %rd134, %rd422;
and.b64 %rd558, %rd557, -4294967296;
setp.eq.s64	%p97, %rd558, 0;
@%p97 bra BB102_144;

div.s64 %rd763, %rd134, %rd422;
bra.uni BB102_145;

BB102_144:
cvt.u32.u64	%r159, %rd422;
cvt.u32.u64	%r160, %rd134;
div.u32 %r161, %r160, %r159;
cvt.u64.u32	%rd763, %r161;

BB102_145:
or.b64 %rd559, %rd951, %rd422;
and.b64 %rd560, %rd559, -4294967296;
setp.eq.s64	%p98, %rd560, 0;
@%p98 bra BB102_147;

div.s64 %rd764, %rd951, %rd422;
bra.uni BB102_148;

BB102_147:
cvt.u32.u64	%r162, %rd422;
cvt.u32.u64	%r163, %rd951;
div.u32 %r164, %r163, %r162;
cvt.u64.u32	%rd764, %r164;

BB102_148:
setp.ge.s64	%p99, %rd763, %rd764;
mov.u64 %rd952, %rd134;
mov.f64 %fd344, %fd67;
@%p99 bra BB102_150;

st.local.u64 [%rd4+48], %rd134;
st.local.u64 [%rd4+64], %rd951;
st.local.f64 [%rd4+56], %fd67;
st.local.f64 [%rd4+72], %fd343;
mov.u64 %rd845, %rd951;
mov.u64 %rd951, %rd134;
mov.u64 %rd952, %rd845;
mov.f64 %fd231, %fd343;
mov.f64 %fd343, %fd67;
mov.f64 %fd344, %fd231;

BB102_150:
mov.f64 %fd71, %fd343;
mov.f64 %fd335, %fd344;
mov.u64 %rd150, %rd951;
mov.u64 %rd943, %rd952;
or.b64 %rd561, %rd921, %rd422;
and.b64 %rd562, %rd561, -4294967296;
setp.eq.s64	%p100, %rd562, 0;
@%p100 bra BB102_152;

div.s64 %rd765, %rd921, %rd422;
bra.uni BB102_153;

BB102_152:
cvt.u32.u64	%r165, %rd422;
cvt.u32.u64	%r166, %rd921;
div.u32 %r167, %r166, %r165;
cvt.u64.u32	%rd765, %r167;

BB102_153:
or.b64 %rd563, %rd133, %rd422;
and.b64 %rd564, %rd563, -4294967296;
setp.eq.s64	%p101, %rd564, 0;
@%p101 bra BB102_155;

div.s64 %rd766, %rd133, %rd422;
bra.uni BB102_156;

BB102_155:
cvt.u32.u64	%r168, %rd422;
cvt.u32.u64	%r169, %rd133;
div.u32 %r170, %r169, %r168;
cvt.u64.u32	%rd766, %r170;

BB102_156:
setp.ge.s64	%p102, %rd765, %rd766;
mov.u64 %rd950, %rd921;
mov.u64 %rd949, %rd133;
mov.f64 %fd342, %fd312;
mov.f64 %fd341, %fd66;
@%p102 bra BB102_158;

st.local.u64 [%rd4+80], %rd921;
st.local.u64 [%rd4+96], %rd133;
st.local.f64 [%rd4+88], %fd312;
st.local.f64 [%rd4+104], %fd66;
mov.u64 %rd823, %rd921;
mov.u64 %rd950, %rd133;
mov.u64 %rd949, %rd823;
mov.f64 %fd207, %fd312;
mov.f64 %fd342, %fd66;
mov.f64 %fd341, %fd207;

BB102_158:
mov.f64 %fd73, %fd341;
mov.f64 %fd330, %fd342;
mov.u64 %rd158, %rd949;
mov.u64 %rd938, %rd950;
or.b64 %rd565, %rd142, %rd422;
and.b64 %rd566, %rd565, -4294967296;
setp.eq.s64	%p103, %rd566, 0;
@%p103 bra BB102_160;

div.s64 %rd767, %rd142, %rd422;
bra.uni BB102_161;

BB102_160:
cvt.u32.u64	%r171, %rd422;
cvt.u32.u64	%r172, %rd142;
div.u32 %r173, %r172, %r171;
cvt.u64.u32	%rd767, %r173;

BB102_161:
or.b64 %rd567, %rd948, %rd422;
and.b64 %rd568, %rd567, -4294967296;
setp.eq.s64	%p104, %rd568, 0;
@%p104 bra BB102_163;

div.s64 %rd768, %rd948, %rd422;
bra.uni BB102_164;

BB102_163:
cvt.u32.u64	%r174, %rd422;
cvt.u32.u64	%r175, %rd948;
div.u32 %r176, %r175, %r174;
cvt.u64.u32	%rd768, %r176;

BB102_164:
setp.ge.s64	%p105, %rd767, %rd768;
mov.u64 %rd947, %rd142;
mov.f64 %fd339, %fd69;
@%p105 bra BB102_166;

st.local.u64 [%rd4], %rd142;
st.local.u64 [%rd4+16], %rd948;
st.local.f64 [%rd4+8], %fd69;
st.local.f64 [%rd4+24], %fd340;
mov.u64 %rd841, %rd948;
mov.u64 %rd948, %rd142;
mov.u64 %rd947, %rd841;
mov.f64 %fd227, %fd340;
mov.f64 %fd340, %fd69;
mov.f64 %fd339, %fd227;

BB102_166:
mov.f64 %fd333, %fd339;
mov.f64 %fd328, %fd340;
mov.u64 %rd941, %rd947;
mov.u64 %rd936, %rd948;
or.b64 %rd569, %rd150, %rd422;
and.b64 %rd570, %rd569, -4294967296;
setp.eq.s64	%p106, %rd570, 0;
@%p106 bra BB102_168;

div.s64 %rd769, %rd150, %rd422;
bra.uni BB102_169;

BB102_168:
cvt.u32.u64	%r177, %rd422;
cvt.u32.u64	%r178, %rd150;
div.u32 %r179, %r178, %r177;
cvt.u64.u32	%rd769, %r179;

BB102_169:
or.b64 %rd571, %rd945, %rd422;
and.b64 %rd572, %rd571, -4294967296;
setp.eq.s64	%p107, %rd572, 0;
@%p107 bra BB102_171;

div.s64 %rd770, %rd945, %rd422;
bra.uni BB102_172;

BB102_171:
cvt.u32.u64	%r180, %rd422;
cvt.u32.u64	%r181, %rd945;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd770, %r182;

BB102_172:
setp.ge.s64	%p108, %rd769, %rd770;
mov.u64 %rd946, %rd150;
mov.f64 %fd338, %fd71;
@%p108 bra BB102_174;

st.local.u64 [%rd4+32], %rd150;
st.local.u64 [%rd4+48], %rd945;
st.local.f64 [%rd4+40], %fd71;
st.local.f64 [%rd4+56], %fd337;
mov.u64 %rd853, %rd945;
mov.u64 %rd945, %rd150;
mov.u64 %rd946, %rd853;
mov.f64 %fd239, %fd337;
mov.f64 %fd337, %fd71;
mov.f64 %fd338, %fd239;

BB102_174:
mov.f64 %fd77, %fd337;
mov.f64 %fd331, %fd338;
mov.u64 %rd174, %rd945;
mov.u64 %rd939, %rd946;
or.b64 %rd573, %rd158, %rd422;
and.b64 %rd574, %rd573, -4294967296;
setp.eq.s64	%p109, %rd574, 0;
@%p109 bra BB102_176;

div.s64 %rd771, %rd158, %rd422;
bra.uni BB102_177;

BB102_176:
cvt.u32.u64	%r183, %rd422;
cvt.u32.u64	%r184, %rd158;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd771, %r185;

BB102_177:
or.b64 %rd575, %rd943, %rd422;
and.b64 %rd576, %rd575, -4294967296;
setp.eq.s64	%p110, %rd576, 0;
@%p110 bra BB102_179;

div.s64 %rd772, %rd943, %rd422;
bra.uni BB102_180;

BB102_179:
cvt.u32.u64	%r186, %rd422;
cvt.u32.u64	%r187, %rd943;
div.u32 %r188, %r187, %r186;
cvt.u64.u32	%rd772, %r188;

BB102_180:
setp.ge.s64	%p111, %rd771, %rd772;
mov.u64 %rd944, %rd158;
mov.f64 %fd336, %fd73;
@%p111 bra BB102_182;

st.local.u64 [%rd4+64], %rd158;
st.local.u64 [%rd4+80], %rd943;
st.local.f64 [%rd4+72], %fd73;
st.local.f64 [%rd4+88], %fd335;
mov.u64 %rd857, %rd943;
mov.u64 %rd943, %rd158;
mov.u64 %rd944, %rd857;
mov.f64 %fd243, %fd335;
mov.f64 %fd335, %fd73;
mov.f64 %fd336, %fd243;

BB102_182:
mov.f64 %fd79, %fd335;
mov.f64 %fd78, %fd336;
mov.u64 %rd182, %rd943;
mov.u64 %rd181, %rd944;
or.b64 %rd577, %rd174, %rd422;
and.b64 %rd578, %rd577, -4294967296;
setp.eq.s64	%p112, %rd578, 0;
@%p112 bra BB102_184;

div.s64 %rd773, %rd174, %rd422;
bra.uni BB102_185;

BB102_184:
cvt.u32.u64	%r189, %rd422;
cvt.u32.u64	%r190, %rd174;
div.u32 %r191, %r190, %r189;
cvt.u64.u32	%rd773, %r191;

BB102_185:
or.b64 %rd579, %rd941, %rd422;
and.b64 %rd580, %rd579, -4294967296;
setp.eq.s64	%p113, %rd580, 0;
@%p113 bra BB102_187;

div.s64 %rd774, %rd941, %rd422;
bra.uni BB102_188;

BB102_187:
cvt.u32.u64	%r192, %rd422;
cvt.u32.u64	%r193, %rd941;
div.u32 %r194, %r193, %r192;
cvt.u64.u32	%rd774, %r194;

BB102_188:
setp.ge.s64	%p114, %rd773, %rd774;
mov.u64 %rd942, %rd174;
mov.f64 %fd334, %fd77;
@%p114 bra BB102_190;

st.local.u64 [%rd4+16], %rd174;
st.local.u64 [%rd4+32], %rd941;
st.local.f64 [%rd4+24], %fd77;
st.local.f64 [%rd4+40], %fd333;
mov.u64 %rd867, %rd941;
mov.u64 %rd941, %rd174;
mov.u64 %rd942, %rd867;
mov.f64 %fd253, %fd333;
mov.f64 %fd333, %fd77;
mov.f64 %fd334, %fd253;

BB102_190:
mov.f64 %fd81, %fd333;
mov.f64 %fd325, %fd334;
mov.u64 %rd190, %rd941;
mov.u64 %rd933, %rd942;
or.b64 %rd581, %rd182, %rd422;
and.b64 %rd582, %rd581, -4294967296;
setp.eq.s64	%p115, %rd582, 0;
@%p115 bra BB102_192;

div.s64 %rd775, %rd182, %rd422;
bra.uni BB102_193;

BB102_192:
cvt.u32.u64	%r195, %rd422;
cvt.u32.u64	%r196, %rd182;
div.u32 %r197, %r196, %r195;
cvt.u64.u32	%rd775, %r197;

BB102_193:
or.b64 %rd583, %rd939, %rd422;
and.b64 %rd584, %rd583, -4294967296;
setp.eq.s64	%p116, %rd584, 0;
@%p116 bra BB102_195;

div.s64 %rd776, %rd939, %rd422;
bra.uni BB102_196;

BB102_195:
cvt.u32.u64	%r198, %rd422;
cvt.u32.u64	%r199, %rd939;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd776, %r200;

BB102_196:
setp.ge.s64	%p117, %rd775, %rd776;
mov.u64 %rd940, %rd182;
mov.f64 %fd332, %fd79;
@%p117 bra BB102_198;

st.local.u64 [%rd4+48], %rd182;
st.local.u64 [%rd4+64], %rd939;
st.local.f64 [%rd4+56], %fd79;
st.local.f64 [%rd4+72], %fd331;
mov.u64 %rd869, %rd939;
mov.u64 %rd939, %rd182;
mov.u64 %rd940, %rd869;
mov.f64 %fd255, %fd331;
mov.f64 %fd331, %fd79;
mov.f64 %fd332, %fd255;

BB102_198:
mov.f64 %fd83, %fd331;
mov.f64 %fd323, %fd332;
mov.u64 %rd198, %rd939;
mov.u64 %rd931, %rd940;
or.b64 %rd585, %rd938, %rd422;
and.b64 %rd586, %rd585, -4294967296;
setp.eq.s64	%p118, %rd586, 0;
@%p118 bra BB102_200;

div.s64 %rd777, %rd938, %rd422;
bra.uni BB102_201;

BB102_200:
cvt.u32.u64	%r201, %rd422;
cvt.u32.u64	%r202, %rd938;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd777, %r203;

BB102_201:
or.b64 %rd587, %rd181, %rd422;
and.b64 %rd588, %rd587, -4294967296;
setp.eq.s64	%p119, %rd588, 0;
@%p119 bra BB102_203;

div.s64 %rd778, %rd181, %rd422;
bra.uni BB102_204;

BB102_203:
cvt.u32.u64	%r204, %rd422;
cvt.u32.u64	%r205, %rd181;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd778, %r206;

BB102_204:
setp.ge.s64	%p120, %rd777, %rd778;
mov.u64 %rd937, %rd181;
mov.f64 %fd329, %fd78;
@%p120 bra BB102_206;

st.local.u64 [%rd4+80], %rd938;
st.local.u64 [%rd4+96], %rd181;
st.local.f64 [%rd4+88], %fd330;
st.local.f64 [%rd4+104], %fd78;
mov.u64 %rd861, %rd938;
mov.u64 %rd938, %rd181;
mov.u64 %rd937, %rd861;
mov.f64 %fd247, %fd330;
mov.f64 %fd330, %fd78;
mov.f64 %fd329, %fd247;

BB102_206:
mov.f64 %fd85, %fd329;
mov.f64 %fd318, %fd330;
mov.u64 %rd206, %rd937;
mov.u64 %rd926, %rd938;
or.b64 %rd589, %rd190, %rd422;
and.b64 %rd590, %rd589, -4294967296;
setp.eq.s64	%p121, %rd590, 0;
@%p121 bra BB102_208;

div.s64 %rd779, %rd190, %rd422;
bra.uni BB102_209;

BB102_208:
cvt.u32.u64	%r207, %rd422;
cvt.u32.u64	%r208, %rd190;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd779, %r209;

BB102_209:
or.b64 %rd591, %rd936, %rd422;
and.b64 %rd592, %rd591, -4294967296;
setp.eq.s64	%p122, %rd592, 0;
@%p122 bra BB102_211;

div.s64 %rd780, %rd936, %rd422;
bra.uni BB102_212;

BB102_211:
cvt.u32.u64	%r210, %rd422;
cvt.u32.u64	%r211, %rd936;
div.u32 %r212, %r211, %r210;
cvt.u64.u32	%rd780, %r212;

BB102_212:
setp.ge.s64	%p123, %rd779, %rd780;
mov.u64 %rd935, %rd190;
mov.f64 %fd327, %fd81;
@%p123 bra BB102_214;

st.local.u64 [%rd4], %rd190;
st.local.u64 [%rd4+16], %rd936;
st.local.f64 [%rd4+8], %fd81;
st.local.f64 [%rd4+24], %fd328;
mov.u64 %rd865, %rd936;
mov.u64 %rd936, %rd190;
mov.u64 %rd935, %rd865;
mov.f64 %fd251, %fd328;
mov.f64 %fd328, %fd81;
mov.f64 %fd327, %fd251;

BB102_214:
mov.f64 %fd321, %fd327;
mov.f64 %fd315, %fd328;
mov.u64 %rd929, %rd935;
mov.u64 %rd213, %rd936;
or.b64 %rd593, %rd198, %rd422;
and.b64 %rd594, %rd593, -4294967296;
setp.eq.s64	%p124, %rd594, 0;
@%p124 bra BB102_216;

div.s64 %rd781, %rd198, %rd422;
bra.uni BB102_217;

BB102_216:
cvt.u32.u64	%r213, %rd422;
cvt.u32.u64	%r214, %rd198;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd781, %r215;

BB102_217:
or.b64 %rd595, %rd933, %rd422;
and.b64 %rd596, %rd595, -4294967296;
setp.eq.s64	%p125, %rd596, 0;
@%p125 bra BB102_219;

div.s64 %rd782, %rd933, %rd422;
bra.uni BB102_220;

BB102_219:
cvt.u32.u64	%r216, %rd422;
cvt.u32.u64	%r217, %rd933;
div.u32 %r218, %r217, %r216;
cvt.u64.u32	%rd782, %r218;

BB102_220:
setp.ge.s64	%p126, %rd781, %rd782;
mov.u64 %rd934, %rd198;
mov.f64 %fd326, %fd83;
@%p126 bra BB102_222;

st.local.u64 [%rd4+32], %rd198;
st.local.u64 [%rd4+48], %rd933;
st.local.f64 [%rd4+40], %fd83;
st.local.f64 [%rd4+56], %fd325;
mov.u64 %rd877, %rd933;
mov.u64 %rd933, %rd198;
mov.u64 %rd934, %rd877;
mov.f64 %fd263, %fd325;
mov.f64 %fd325, %fd83;
mov.f64 %fd326, %fd263;

BB102_222:
mov.f64 %fd89, %fd325;
mov.f64 %fd319, %fd326;
mov.u64 %rd222, %rd933;
mov.u64 %rd927, %rd934;
or.b64 %rd597, %rd206, %rd422;
and.b64 %rd598, %rd597, -4294967296;
setp.eq.s64	%p127, %rd598, 0;
@%p127 bra BB102_224;

div.s64 %rd783, %rd206, %rd422;
bra.uni BB102_225;

BB102_224:
cvt.u32.u64	%r219, %rd422;
cvt.u32.u64	%r220, %rd206;
div.u32 %r221, %r220, %r219;
cvt.u64.u32	%rd783, %r221;

BB102_225:
or.b64 %rd599, %rd931, %rd422;
and.b64 %rd600, %rd599, -4294967296;
setp.eq.s64	%p128, %rd600, 0;
@%p128 bra BB102_227;

div.s64 %rd784, %rd931, %rd422;
bra.uni BB102_228;

BB102_227:
cvt.u32.u64	%r222, %rd422;
cvt.u32.u64	%r223, %rd931;
div.u32 %r224, %r223, %r222;
cvt.u64.u32	%rd784, %r224;

BB102_228:
setp.ge.s64	%p129, %rd783, %rd784;
mov.u64 %rd932, %rd206;
mov.f64 %fd324, %fd85;
@%p129 bra BB102_230;

st.local.u64 [%rd4+64], %rd206;
st.local.u64 [%rd4+80], %rd931;
st.local.f64 [%rd4+72], %fd85;
st.local.f64 [%rd4+88], %fd323;
mov.u64 %rd881, %rd931;
mov.u64 %rd931, %rd206;
mov.u64 %rd932, %rd881;
mov.f64 %fd267, %fd323;
mov.f64 %fd323, %fd85;
mov.f64 %fd324, %fd267;

BB102_230:
mov.f64 %fd91, %fd323;
mov.f64 %fd90, %fd324;
mov.u64 %rd230, %rd931;
mov.u64 %rd229, %rd932;
or.b64 %rd601, %rd222, %rd422;
and.b64 %rd602, %rd601, -4294967296;
setp.eq.s64	%p130, %rd602, 0;
@%p130 bra BB102_232;

div.s64 %rd785, %rd222, %rd422;
bra.uni BB102_233;

BB102_232:
cvt.u32.u64	%r225, %rd422;
cvt.u32.u64	%r226, %rd222;
div.u32 %r227, %r226, %r225;
cvt.u64.u32	%rd785, %r227;

BB102_233:
or.b64 %rd603, %rd929, %rd422;
and.b64 %rd604, %rd603, -4294967296;
setp.eq.s64	%p131, %rd604, 0;
@%p131 bra BB102_235;

div.s64 %rd786, %rd929, %rd422;
bra.uni BB102_236;

BB102_235:
cvt.u32.u64	%r228, %rd422;
cvt.u32.u64	%r229, %rd929;
div.u32 %r230, %r229, %r228;
cvt.u64.u32	%rd786, %r230;

BB102_236:
setp.ge.s64	%p132, %rd785, %rd786;
mov.u64 %rd930, %rd222;
mov.f64 %fd322, %fd89;
@%p132 bra BB102_238;

st.local.u64 [%rd4+16], %rd222;
st.local.u64 [%rd4+32], %rd929;
st.local.f64 [%rd4+24], %fd89;
st.local.f64 [%rd4+40], %fd321;
mov.u64 %rd890, %rd929;
mov.u64 %rd929, %rd222;
mov.u64 %rd930, %rd890;
mov.f64 %fd277, %fd321;
mov.f64 %fd321, %fd89;
mov.f64 %fd322, %fd277;

BB102_238:
mov.f64 %fd93, %fd321;
mov.f64 %fd313, %fd322;
mov.u64 %rd238, %rd929;
mov.u64 %rd922, %rd930;
or.b64 %rd605, %rd230, %rd422;
and.b64 %rd606, %rd605, -4294967296;
setp.eq.s64	%p133, %rd606, 0;
@%p133 bra BB102_240;

div.s64 %rd787, %rd230, %rd422;
bra.uni BB102_241;

BB102_240:
cvt.u32.u64	%r231, %rd422;
cvt.u32.u64	%r232, %rd230;
div.u32 %r233, %r232, %r231;
cvt.u64.u32	%rd787, %r233;

BB102_241:
or.b64 %rd607, %rd927, %rd422;
and.b64 %rd608, %rd607, -4294967296;
setp.eq.s64	%p134, %rd608, 0;
@%p134 bra BB102_243;

div.s64 %rd788, %rd927, %rd422;
bra.uni BB102_244;

BB102_243:
cvt.u32.u64	%r234, %rd422;
cvt.u32.u64	%r235, %rd927;
div.u32 %r236, %r235, %r234;
cvt.u64.u32	%rd788, %r236;

BB102_244:
setp.ge.s64	%p135, %rd787, %rd788;
mov.u64 %rd928, %rd230;
mov.f64 %fd320, %fd91;
@%p135 bra BB102_246;

st.local.u64 [%rd4+48], %rd230;
st.local.u64 [%rd4+64], %rd927;
st.local.f64 [%rd4+56], %fd91;
st.local.f64 [%rd4+72], %fd319;
mov.u64 %rd892, %rd927;
mov.u64 %rd927, %rd230;
mov.u64 %rd928, %rd892;
mov.f64 %fd279, %fd319;
mov.f64 %fd319, %fd91;
mov.f64 %fd320, %fd279;

BB102_246:
mov.f64 %fd95, %fd319;
mov.f64 %fd310, %fd320;
mov.u64 %rd246, %rd927;
mov.u64 %rd919, %rd928;
or.b64 %rd609, %rd926, %rd422;
and.b64 %rd610, %rd609, -4294967296;
setp.eq.s64	%p136, %rd610, 0;
@%p136 bra BB102_248;

div.s64 %rd789, %rd926, %rd422;
bra.uni BB102_249;

BB102_248:
cvt.u32.u64	%r237, %rd422;
cvt.u32.u64	%r238, %rd926;
div.u32 %r239, %r238, %r237;
cvt.u64.u32	%rd789, %r239;

BB102_249:
or.b64 %rd611, %rd229, %rd422;
and.b64 %rd612, %rd611, -4294967296;
setp.eq.s64	%p137, %rd612, 0;
@%p137 bra BB102_251;

div.s64 %rd790, %rd229, %rd422;
bra.uni BB102_252;

BB102_251:
cvt.u32.u64	%r240, %rd422;
cvt.u32.u64	%r241, %rd229;
div.u32 %r242, %r241, %r240;
cvt.u64.u32	%rd790, %r242;

BB102_252:
setp.ge.s64	%p138, %rd789, %rd790;
mov.u64 %rd925, %rd229;
mov.f64 %fd317, %fd90;
@%p138 bra BB102_254;

st.local.u64 [%rd4+80], %rd926;
st.local.u64 [%rd4+96], %rd229;
st.local.f64 [%rd4+88], %fd318;
st.local.f64 [%rd4+104], %fd90;
mov.u64 %rd885, %rd926;
mov.u64 %rd926, %rd229;
mov.u64 %rd925, %rd885;
mov.f64 %fd271, %fd318;
mov.f64 %fd318, %fd90;
mov.f64 %fd317, %fd271;

BB102_254:
mov.f64 %fd97, %fd317;
mov.f64 %fd312, %fd318;
mov.u64 %rd254, %rd925;
mov.u64 %rd921, %rd926;
or.b64 %rd613, %rd238, %rd422;
and.b64 %rd614, %rd613, -4294967296;
setp.eq.s64	%p139, %rd614, 0;
@%p139 bra BB102_256;

div.s64 %rd791, %rd238, %rd422;
bra.uni BB102_257;

BB102_256:
cvt.u32.u64	%r243, %rd422;
cvt.u32.u64	%r244, %rd238;
div.u32 %r245, %r244, %r243;
cvt.u64.u32	%rd791, %r245;

BB102_257:
or.b64 %rd615, %rd213, %rd422;
and.b64 %rd616, %rd615, -4294967296;
setp.eq.s64	%p140, %rd616, 0;
@%p140 bra BB102_259;

div.s64 %rd792, %rd213, %rd422;
bra.uni BB102_260;

BB102_259:
cvt.u32.u64	%r246, %rd422;
cvt.u32.u64	%r247, %rd213;
div.u32 %r248, %r247, %r246;
cvt.u64.u32	%rd792, %r248;

BB102_260:
setp.ge.s64	%p141, %rd791, %rd792;
mov.u64 %rd924, %rd238;
mov.f64 %fd316, %fd93;
@%p141 bra BB102_262;

st.local.u64 [%rd4], %rd238;
st.local.u64 [%rd4+16], %rd213;
st.local.f64 [%rd4+8], %fd93;
st.local.f64 [%rd4+24], %fd315;
mov.u64 %rd924, %rd213;
mov.f64 %fd275, %fd315;
mov.f64 %fd315, %fd93;
mov.f64 %fd316, %fd275;

BB102_262:
mov.f64 %fd306, %fd315;
mov.f64 %fd307, %fd316;
mov.u64 %rd916, %rd924;
or.b64 %rd617, %rd246, %rd422;
and.b64 %rd618, %rd617, -4294967296;
setp.eq.s64	%p142, %rd618, 0;
@%p142 bra BB102_264;

div.s64 %rd793, %rd246, %rd422;
bra.uni BB102_265;

BB102_264:
cvt.u32.u64	%r249, %rd422;
cvt.u32.u64	%r250, %rd246;
div.u32 %r251, %r250, %r249;
cvt.u64.u32	%rd793, %r251;

BB102_265:
or.b64 %rd619, %rd922, %rd422;
and.b64 %rd620, %rd619, -4294967296;
setp.eq.s64	%p143, %rd620, 0;
@%p143 bra BB102_267;

div.s64 %rd794, %rd922, %rd422;
bra.uni BB102_268;

BB102_267:
cvt.u32.u64	%r252, %rd422;
cvt.u32.u64	%r253, %rd922;
div.u32 %r254, %r253, %r252;
cvt.u64.u32	%rd794, %r254;

BB102_268:
setp.ge.s64	%p144, %rd793, %rd794;
mov.u64 %rd923, %rd246;
mov.f64 %fd314, %fd95;
@%p144 bra BB102_270;

st.local.u64 [%rd4+32], %rd246;
st.local.u64 [%rd4+48], %rd922;
st.local.f64 [%rd4+40], %fd95;
st.local.f64 [%rd4+56], %fd313;
mov.u64 %rd900, %rd922;
mov.u64 %rd922, %rd246;
mov.u64 %rd923, %rd900;
mov.f64 %fd287, %fd313;
mov.f64 %fd313, %fd95;
mov.f64 %fd314, %fd287;

BB102_270:
mov.f64 %fd308, %fd313;
mov.f64 %fd309, %fd314;
mov.u64 %rd917, %rd922;
mov.u64 %rd918, %rd923;
or.b64 %rd621, %rd254, %rd422;
and.b64 %rd622, %rd621, -4294967296;
setp.eq.s64	%p145, %rd622, 0;
@%p145 bra BB102_272;

div.s64 %rd795, %rd254, %rd422;
bra.uni BB102_273;

BB102_272:
cvt.u32.u64	%r255, %rd422;
cvt.u32.u64	%r256, %rd254;
div.u32 %r257, %r256, %r255;
cvt.u64.u32	%rd795, %r257;

BB102_273:
or.b64 %rd623, %rd919, %rd422;
and.b64 %rd624, %rd623, -4294967296;
setp.eq.s64	%p146, %rd624, 0;
@%p146 bra BB102_275;

div.s64 %rd796, %rd919, %rd422;
bra.uni BB102_276;

BB102_275:
cvt.u32.u64	%r258, %rd422;
cvt.u32.u64	%r259, %rd919;
div.u32 %r260, %r259, %r258;
cvt.u64.u32	%rd796, %r260;

BB102_276:
setp.ge.s64	%p147, %rd795, %rd796;
mov.u64 %rd920, %rd254;
mov.f64 %fd311, %fd97;
@%p147 bra BB102_278;

st.local.u64 [%rd4+64], %rd254;
st.local.u64 [%rd4+80], %rd919;
st.local.f64 [%rd4+72], %fd97;
st.local.f64 [%rd4+88], %fd310;
mov.u64 %rd903, %rd919;
mov.u64 %rd919, %rd254;
mov.u64 %rd920, %rd903;
mov.f64 %fd291, %fd310;
mov.f64 %fd310, %fd97;
mov.f64 %fd311, %fd291;

BB102_278:
mad.lo.s32 %r362, %r367, -7, %r1;
mad.lo.s32 %r262, %r367, 7, 7;
setp.gt.u32	%p148, %r262, %r1;
selp.b32	%r264, %r362, 7, %p148;
setp.eq.s32	%p149, %r264, 0;
@%p149 bra BB102_280;

ld.local.u64 %rd625, [%rd4];
st.global.u64 [%rd37], %rd625;
st.global.f64 [%rd37+8], %fd306;

BB102_280:
setp.lt.u32	%p151, %r264, 2;
@%p151 bra BB102_282;

st.global.u64 [%rd37+16], %rd916;
st.global.f64 [%rd37+24], %fd307;

BB102_282:
setp.lt.u32	%p153, %r264, 3;
@%p153 bra BB102_284;

st.global.u64 [%rd37+32], %rd917;
st.global.f64 [%rd37+40], %fd308;

BB102_284:
setp.lt.u32	%p155, %r264, 4;
@%p155 bra BB102_286;

st.global.u64 [%rd37+48], %rd918;
st.global.f64 [%rd37+56], %fd309;

BB102_286:
setp.lt.u32	%p157, %r264, 5;
@%p157 bra BB102_288;

st.global.u64 [%rd37+64], %rd919;
st.global.f64 [%rd37+72], %fd310;

BB102_288:
setp.lt.u32	%p159, %r264, 6;
@%p159 bra BB102_290;

st.global.u64 [%rd37+80], %rd920;
st.global.f64 [%rd37+88], %fd311;

BB102_290:
setp.lt.u32	%p161, %r264, 7;
@%p161 bra BB102_292;

st.global.u64 [%rd37+96], %rd921;
st.global.f64 [%rd37+104], %fd312;

BB102_292:
ld.param.u64 %rd720, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+24];
ld.param.u64 %rd719, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEElSH_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EEEEEEvT__param_0+32];
cvta.to.global.u64 %rd282, %rd719;
cvta.to.global.u64 %rd283, %rd720;
bar.sync 0;
mad.lo.s32 %r363, %r367, -7, %r1;
mov.u32 %r292, 7;
min.u32 %r5, %r363, %r292;
mov.u32 %r364, 2;

BB102_293:
neg.s32 %r293, %r364;
and.b32 %r294, %r367, %r293;
add.s32 %r295, %r364, -1;
and.b32 %r296, %r295, %r367;
mul.lo.s32 %r297, %r296, 7;
min.u32 %r7, %r297, %r1;
mul.lo.s32 %r298, %r294, 7;
shr.u32 %r299, %r364, 1;
mul.lo.s32 %r300, %r299, 7;
min.u32 %r301, %r298, %r1;
add.s32 %r302, %r301, %r300;
min.u32 %r303, %r302, %r1;
add.s32 %r304, %r303, %r300;
min.u32 %r8, %r304, %r1;
sub.s32 %r305, %r303, %r301;
sub.s32 %r306, %r8, %r303;
cvt.u64.u32	%rd628, %r301;
add.s64 %rd286, %rd628, %rd1;
cvt.u64.u32	%rd287, %r303;
add.s64 %rd288, %rd287, %rd1;
setp.lt.u32	%p162, %r7, %r306;
sub.s32 %r307, %r7, %r306;
selp.b32	%r366, 0, %r307, %p162;
min.u32 %r365, %r305, %r7;
setp.ge.u32	%p163, %r366, %r365;
@%p163 bra BB102_302;

add.s32 %r11, %r7, -1;

BB102_295:
add.s32 %r308, %r365, %r366;
shr.u32 %r14, %r308, 1;
sub.s32 %r309, %r11, %r14;
cvt.u64.u32	%rd629, %r309;
add.s64 %rd630, %rd629, %rd288;
shl.b64 %rd631, %rd630, 4;
add.s64 %rd632, %rd5, %rd631;
ld.global.u64 %rd289, [%rd632];
or.b64 %rd633, %rd289, %rd422;
and.b64 %rd634, %rd633, -4294967296;
setp.eq.s64	%p164, %rd634, 0;
@%p164 bra BB102_297;
bra.uni BB102_296;

BB102_297:
cvt.u32.u64	%r310, %rd422;
cvt.u32.u64	%r311, %rd289;
div.u32 %r312, %r311, %r310;
cvt.u64.u32	%rd978, %r312;
bra.uni BB102_298;

BB102_296:
div.s64 %rd978, %rd289, %rd422;

BB102_298:
cvt.u64.u32	%rd635, %r14;
add.s64 %rd636, %rd286, %rd635;
shl.b64 %rd637, %rd636, 4;
add.s64 %rd638, %rd5, %rd637;
ld.global.u64 %rd293, [%rd638];
or.b64 %rd639, %rd293, %rd422;
and.b64 %rd640, %rd639, -4294967296;
setp.eq.s64	%p165, %rd640, 0;
@%p165 bra BB102_300;
bra.uni BB102_299;

BB102_300:
cvt.u32.u64	%r313, %rd422;
cvt.u32.u64	%r314, %rd293;
div.u32 %r315, %r314, %r313;
cvt.u64.u32	%rd979, %r315;
bra.uni BB102_301;

BB102_299:
div.s64 %rd979, %rd293, %rd422;

BB102_301:
add.s32 %r316, %r14, 1;
setp.lt.s64	%p166, %rd978, %rd979;
selp.b32	%r366, %r366, %r316, %p166;
selp.b32	%r365, %r14, %r365, %p166;
setp.lt.u32	%p167, %r366, %r365;
@%p167 bra BB102_295;

BB102_302:
cvt.u64.u32	%rd642, %r366;
add.s64 %rd297, %rd286, %rd642;
shl.b64 %rd643, %rd297, 4;
add.s64 %rd298, %rd5, %rd643;
shl.b64 %rd644, %rd288, 4;
add.s64 %rd299, %rd5, %rd644;
cvt.u64.u32	%rd645, %r7;
add.s64 %rd646, %rd645, %rd1;
add.s64 %rd647, %rd646, %rd287;
sub.s64 %rd300, %rd647, %rd642;
shl.b64 %rd648, %rd300, 4;
add.s64 %rd301, %rd5, %rd648;
cvt.u64.u32	%rd649, %r8;
add.s64 %rd650, %rd649, %rd1;
shl.b64 %rd651, %rd650, 4;
add.s64 %rd302, %rd5, %rd651;
mov.u64 %rd980, 0;
mov.pred %p168, 0;
@%p168 bra BB102_304;

BB102_303:
add.s64 %rd652, %rd2, %rd980;
mov.u16 %rs1, 0;
st.local.u8 [%rd652], %rs1;
add.s64 %rd980, %rd980, 1;
setp.lt.u64	%p169, %rd980, 16;
@%p169 bra BB102_303;

BB102_304:
ld.global.u64 %rd654, [%rd298];
ld.global.f64 %fd137, [%rd298+8];
st.local.f64 [%rd2+8], %fd137;
st.local.u64 [%rd2], %rd654;
mov.u64 %rd981, 0;
@%p168 bra BB102_306;

BB102_305:
add.s64 %rd655, %rd3, %rd981;
mov.u16 %rs2, 0;
st.local.u8 [%rd655], %rs2;
add.s64 %rd981, %rd981, 1;
setp.lt.u64	%p171, %rd981, 16;
@%p171 bra BB102_305;

BB102_306:
ld.global.u64 %rd656, [%rd301];
ld.global.f64 %fd138, [%rd301+8];
st.local.f64 [%rd3+8], %fd138;
st.local.u64 [%rd3], %rd656;
mov.pred %p223, -1;
setp.ge.u64	%p173, %rd301, %rd302;
@%p173 bra BB102_315;

mov.pred %p223, 0;
setp.ge.u64	%p175, %rd298, %rd299;
@%p175 bra BB102_315;

ld.local.u64 %rd307, [%rd3];
or.b64 %rd657, %rd307, %rd422;
and.b64 %rd658, %rd657, -4294967296;
setp.eq.s64	%p176, %rd658, 0;
@%p176 bra BB102_310;
bra.uni BB102_309;

BB102_310:
cvt.u32.u64	%r317, %rd422;
cvt.u32.u64	%r318, %rd307;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd982, %r319;
bra.uni BB102_311;

BB102_309:
div.s64 %rd982, %rd307, %rd422;

BB102_311:
ld.local.u64 %rd311, [%rd2];
or.b64 %rd659, %rd311, %rd422;
and.b64 %rd660, %rd659, -4294967296;
setp.eq.s64	%p177, %rd660, 0;
@%p177 bra BB102_313;
bra.uni BB102_312;

BB102_313:
cvt.u32.u64	%r320, %rd422;
cvt.u32.u64	%r321, %rd311;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd983, %r322;
bra.uni BB102_314;

BB102_312:
div.s64 %rd983, %rd311, %rd422;

BB102_314:
setp.ge.s64	%p223, %rd982, %rd983;

BB102_315:
selp.b64	%rd661, %rd2, %rd3, %p223;
ld.local.u64 %rd315, [%rd661];
ld.local.f64 %fd109, [%rd661+8];
@%p223 bra BB102_317;
bra.uni BB102_316;

BB102_317:
add.s64 %rd666, %rd643, %rd5;
add.s64 %rd317, %rd666, 16;
ld.global.u64 %rd667, [%rd298+16];
st.local.u64 [%rd2], %rd667;
ld.global.f64 %fd140, [%rd298+24];
st.local.f64 [%rd2+8], %fd140;
mov.u64 %rd1016, %rd301;
mov.u64 %rd1017, %rd301;
mov.u64 %rd1040, %rd317;
mov.u64 %rd1041, %rd317;
bra.uni BB102_318;

BB102_316:
add.s64 %rd663, %rd648, %rd5;
add.s64 %rd316, %rd663, 16;
ld.global.u64 %rd664, [%rd301+16];
st.local.u64 [%rd3], %rd664;
ld.global.f64 %fd139, [%rd301+24];
st.local.f64 [%rd3+8], %fd139;
mov.u64 %rd1016, %rd316;
mov.u64 %rd1017, %rd316;
mov.u64 %rd1040, %rd298;
mov.u64 %rd1041, %rd298;

BB102_318:
mov.u64 %rd321, %rd1040;
mov.u64 %rd1039, %rd1041;
mov.u64 %rd319, %rd1016;
mov.u64 %rd1015, %rd1017;
mov.pred %p224, -1;
setp.ge.u64	%p179, %rd1015, %rd302;
@%p179 bra BB102_327;

mov.pred %p224, 0;
setp.ge.u64	%p181, %rd1039, %rd299;
@%p181 bra BB102_327;

ld.local.u64 %rd322, [%rd3];
or.b64 %rd668, %rd322, %rd422;
and.b64 %rd669, %rd668, -4294967296;
setp.eq.s64	%p182, %rd669, 0;
@%p182 bra BB102_322;
bra.uni BB102_321;

BB102_322:
cvt.u32.u64	%r323, %rd422;
cvt.u32.u64	%r324, %rd322;
div.u32 %r325, %r324, %r323;
cvt.u64.u32	%rd984, %r325;
bra.uni BB102_323;

BB102_321:
div.s64 %rd984, %rd322, %rd422;

BB102_323:
ld.local.u64 %rd326, [%rd2];
or.b64 %rd670, %rd326, %rd422;
and.b64 %rd671, %rd670, -4294967296;
setp.eq.s64	%p183, %rd671, 0;
@%p183 bra BB102_325;
bra.uni BB102_324;

BB102_325:
cvt.u32.u64	%r326, %rd422;
cvt.u32.u64	%r327, %rd326;
div.u32 %r328, %r327, %r326;
cvt.u64.u32	%rd985, %r328;
bra.uni BB102_326;

BB102_324:
div.s64 %rd985, %rd326, %rd422;

BB102_326:
setp.ge.s64	%p224, %rd984, %rd985;

BB102_327:
selp.b64	%rd672, %rd2, %rd3, %p224;
ld.local.u64 %rd330, [%rd672];
ld.local.f64 %fd110, [%rd672+8];
@%p224 bra BB102_329;
bra.uni BB102_328;

BB102_329:
add.s64 %rd1039, %rd1039, 16;
add.s64 %rd334, %rd321, 16;
ld.global.u64 %rd674, [%rd321+16];
st.local.u64 [%rd2], %rd674;
ld.global.f64 %fd142, [%rd321+24];
st.local.f64 [%rd2+8], %fd142;
mov.u64 %rd1014, %rd319;
mov.u64 %rd1038, %rd334;
bra.uni BB102_330;

BB102_328:
add.s64 %rd1015, %rd1015, 16;
add.s64 %rd332, %rd319, 16;
ld.global.u64 %rd673, [%rd319+16];
st.local.u64 [%rd3], %rd673;
ld.global.f64 %fd141, [%rd319+24];
st.local.f64 [%rd3+8], %fd141;
mov.u64 %rd1014, %rd332;
mov.u64 %rd1038, %rd321;

BB102_330:
mov.u64 %rd338, %rd1038;
mov.u64 %rd1037, %rd1039;
mov.u64 %rd336, %rd1014;
mov.u64 %rd1013, %rd1015;
mov.pred %p225, -1;
setp.ge.u64	%p185, %rd1013, %rd302;
@%p185 bra BB102_339;

mov.pred %p225, 0;
setp.ge.u64	%p187, %rd1037, %rd299;
@%p187 bra BB102_339;

ld.local.u64 %rd339, [%rd3];
or.b64 %rd675, %rd339, %rd422;
and.b64 %rd676, %rd675, -4294967296;
setp.eq.s64	%p188, %rd676, 0;
@%p188 bra BB102_334;
bra.uni BB102_333;

BB102_334:
cvt.u32.u64	%r329, %rd422;
cvt.u32.u64	%r330, %rd339;
div.u32 %r331, %r330, %r329;
cvt.u64.u32	%rd986, %r331;
bra.uni BB102_335;

BB102_333:
div.s64 %rd986, %rd339, %rd422;

BB102_335:
ld.local.u64 %rd343, [%rd2];
or.b64 %rd677, %rd343, %rd422;
and.b64 %rd678, %rd677, -4294967296;
setp.eq.s64	%p189, %rd678, 0;
@%p189 bra BB102_337;
bra.uni BB102_336;

BB102_337:
cvt.u32.u64	%r332, %rd422;
cvt.u32.u64	%r333, %rd343;
div.u32 %r334, %r333, %r332;
cvt.u64.u32	%rd987, %r334;
bra.uni BB102_338;

BB102_336:
div.s64 %rd987, %rd343, %rd422;

BB102_338:
setp.ge.s64	%p225, %rd986, %rd987;

BB102_339:
selp.b64	%rd679, %rd2, %rd3, %p225;
ld.local.u64 %rd347, [%rd679];
ld.local.f64 %fd111, [%rd679+8];
@%p225 bra BB102_341;
bra.uni BB102_340;

BB102_341:
add.s64 %rd1037, %rd1037, 16;
add.s64 %rd351, %rd338, 16;
ld.global.u64 %rd681, [%rd338+16];
st.local.u64 [%rd2], %rd681;
ld.global.f64 %fd144, [%rd338+24];
st.local.f64 [%rd2+8], %fd144;
mov.u64 %rd1012, %rd336;
mov.u64 %rd1036, %rd351;
bra.uni BB102_342;

BB102_340:
add.s64 %rd1013, %rd1013, 16;
add.s64 %rd349, %rd336, 16;
ld.global.u64 %rd680, [%rd336+16];
st.local.u64 [%rd3], %rd680;
ld.global.f64 %fd143, [%rd336+24];
st.local.f64 [%rd3+8], %fd143;
mov.u64 %rd1012, %rd349;
mov.u64 %rd1036, %rd338;

BB102_342:
mov.u64 %rd355, %rd1036;
mov.u64 %rd1035, %rd1037;
mov.u64 %rd353, %rd1012;
mov.u64 %rd1011, %rd1013;
mov.pred %p226, -1;
setp.ge.u64	%p191, %rd1011, %rd302;
@%p191 bra BB102_351;

mov.pred %p226, 0;
setp.ge.u64	%p193, %rd1035, %rd299;
@%p193 bra BB102_351;

ld.local.u64 %rd356, [%rd3];
or.b64 %rd682, %rd356, %rd422;
and.b64 %rd683, %rd682, -4294967296;
setp.eq.s64	%p194, %rd683, 0;
@%p194 bra BB102_346;
bra.uni BB102_345;

BB102_346:
cvt.u32.u64	%r335, %rd422;
cvt.u32.u64	%r336, %rd356;
div.u32 %r337, %r336, %r335;
cvt.u64.u32	%rd988, %r337;
bra.uni BB102_347;

BB102_345:
div.s64 %rd988, %rd356, %rd422;

BB102_347:
ld.local.u64 %rd360, [%rd2];
or.b64 %rd684, %rd360, %rd422;
and.b64 %rd685, %rd684, -4294967296;
setp.eq.s64	%p195, %rd685, 0;
@%p195 bra BB102_349;
bra.uni BB102_348;

BB102_349:
cvt.u32.u64	%r338, %rd422;
cvt.u32.u64	%r339, %rd360;
div.u32 %r340, %r339, %r338;
cvt.u64.u32	%rd989, %r340;
bra.uni BB102_350;

BB102_348:
div.s64 %rd989, %rd360, %rd422;

BB102_350:
setp.ge.s64	%p226, %rd988, %rd989;

BB102_351:
selp.b64	%rd686, %rd2, %rd3, %p226;
ld.local.u64 %rd364, [%rd686];
ld.local.f64 %fd112, [%rd686+8];
@%p226 bra BB102_353;
bra.uni BB102_352;

BB102_353:
add.s64 %rd1035, %rd1035, 16;
add.s64 %rd368, %rd355, 16;
ld.global.u64 %rd688, [%rd355+16];
st.local.u64 [%rd2], %rd688;
ld.global.f64 %fd146, [%rd355+24];
st.local.f64 [%rd2+8], %fd146;
mov.u64 %rd1010, %rd353;
mov.u64 %rd1034, %rd368;
bra.uni BB102_354;

BB102_352:
add.s64 %rd1011, %rd1011, 16;
add.s64 %rd366, %rd353, 16;
ld.global.u64 %rd687, [%rd353+16];
st.local.u64 [%rd3], %rd687;
ld.global.f64 %fd145, [%rd353+24];
st.local.f64 [%rd3+8], %fd145;
mov.u64 %rd1010, %rd366;
mov.u64 %rd1034, %rd355;

BB102_354:
mov.u64 %rd372, %rd1034;
mov.u64 %rd1033, %rd1035;
mov.u64 %rd370, %rd1010;
mov.u64 %rd1009, %rd1011;
mov.pred %p227, -1;
setp.ge.u64	%p197, %rd1009, %rd302;
@%p197 bra BB102_363;

mov.pred %p227, 0;
setp.ge.u64	%p199, %rd1033, %rd299;
@%p199 bra BB102_363;

ld.local.u64 %rd373, [%rd3];
or.b64 %rd689, %rd373, %rd422;
and.b64 %rd690, %rd689, -4294967296;
setp.eq.s64	%p200, %rd690, 0;
@%p200 bra BB102_358;
bra.uni BB102_357;

BB102_358:
cvt.u32.u64	%r341, %rd422;
cvt.u32.u64	%r342, %rd373;
div.u32 %r343, %r342, %r341;
cvt.u64.u32	%rd990, %r343;
bra.uni BB102_359;

BB102_357:
div.s64 %rd990, %rd373, %rd422;

BB102_359:
ld.local.u64 %rd377, [%rd2];
or.b64 %rd691, %rd377, %rd422;
and.b64 %rd692, %rd691, -4294967296;
setp.eq.s64	%p201, %rd692, 0;
@%p201 bra BB102_361;
bra.uni BB102_360;

BB102_361:
cvt.u32.u64	%r344, %rd422;
cvt.u32.u64	%r345, %rd377;
div.u32 %r346, %r345, %r344;
cvt.u64.u32	%rd991, %r346;
bra.uni BB102_362;

BB102_360:
div.s64 %rd991, %rd377, %rd422;

BB102_362:
setp.ge.s64	%p227, %rd990, %rd991;

BB102_363:
selp.b64	%rd693, %rd2, %rd3, %p227;
ld.local.u64 %rd381, [%rd693];
ld.local.f64 %fd113, [%rd693+8];
@%p227 bra BB102_365;
bra.uni BB102_364;

BB102_365:
add.s64 %rd1033, %rd1033, 16;
add.s64 %rd385, %rd372, 16;
ld.global.u64 %rd695, [%rd372+16];
st.local.u64 [%rd2], %rd695;
ld.global.f64 %fd148, [%rd372+24];
st.local.f64 [%rd2+8], %fd148;
mov.u64 %rd1008, %rd370;
mov.u64 %rd1032, %rd385;
bra.uni BB102_366;

BB102_364:
add.s64 %rd1009, %rd1009, 16;
add.s64 %rd383, %rd370, 16;
ld.global.u64 %rd694, [%rd370+16];
st.local.u64 [%rd3], %rd694;
ld.global.f64 %fd147, [%rd370+24];
st.local.f64 [%rd3+8], %fd147;
mov.u64 %rd1008, %rd383;
mov.u64 %rd1032, %rd372;

BB102_366:
mov.u64 %rd389, %rd1032;
mov.u64 %rd1031, %rd1033;
mov.u64 %rd387, %rd1008;
mov.u64 %rd1007, %rd1009;
mov.pred %p228, -1;
setp.ge.u64	%p203, %rd1007, %rd302;
@%p203 bra BB102_375;

mov.pred %p228, 0;
setp.ge.u64	%p205, %rd1031, %rd299;
@%p205 bra BB102_375;

ld.local.u64 %rd390, [%rd3];
or.b64 %rd696, %rd390, %rd422;
and.b64 %rd697, %rd696, -4294967296;
setp.eq.s64	%p206, %rd697, 0;
@%p206 bra BB102_370;
bra.uni BB102_369;

BB102_370:
cvt.u32.u64	%r347, %rd422;
cvt.u32.u64	%r348, %rd390;
div.u32 %r349, %r348, %r347;
cvt.u64.u32	%rd992, %r349;
bra.uni BB102_371;

BB102_369:
div.s64 %rd992, %rd390, %rd422;

BB102_371:
ld.local.u64 %rd394, [%rd2];
or.b64 %rd698, %rd394, %rd422;
and.b64 %rd699, %rd698, -4294967296;
setp.eq.s64	%p207, %rd699, 0;
@%p207 bra BB102_373;
bra.uni BB102_372;

BB102_373:
cvt.u32.u64	%r350, %rd422;
cvt.u32.u64	%r351, %rd394;
div.u32 %r352, %r351, %r350;
cvt.u64.u32	%rd993, %r352;
bra.uni BB102_374;

BB102_372:
div.s64 %rd993, %rd394, %rd422;

BB102_374:
setp.ge.s64	%p228, %rd992, %rd993;

BB102_375:
selp.b64	%rd700, %rd2, %rd3, %p228;
ld.local.u64 %rd398, [%rd700];
ld.local.f64 %fd114, [%rd700+8];
@%p228 bra BB102_377;
bra.uni BB102_376;

BB102_377:
add.s64 %rd1031, %rd1031, 16;
add.s64 %rd402, %rd389, 16;
ld.global.u64 %rd702, [%rd389+16];
st.local.u64 [%rd2], %rd702;
ld.global.f64 %fd150, [%rd389+24];
st.local.f64 [%rd2+8], %fd150;
mov.u64 %rd1006, %rd387;
mov.u64 %rd1030, %rd402;
bra.uni BB102_378;

BB102_376:
add.s64 %rd1007, %rd1007, 16;
add.s64 %rd400, %rd387, 16;
ld.global.u64 %rd701, [%rd387+16];
st.local.u64 [%rd3], %rd701;
ld.global.f64 %fd149, [%rd387+24];
st.local.f64 [%rd3+8], %fd149;
mov.u64 %rd1006, %rd400;
mov.u64 %rd1030, %rd389;

BB102_378:
mov.pred %p208, -1;
setp.ge.u64	%p209, %rd1007, %rd302;
mov.pred %p229, %p208;
@%p209 bra BB102_387;

setp.ge.u64	%p211, %rd1031, %rd299;
mov.pred %p229, %p168;
@%p211 bra BB102_387;

ld.local.u64 %rd407, [%rd3];
or.b64 %rd703, %rd407, %rd422;
and.b64 %rd704, %rd703, -4294967296;
setp.eq.s64	%p212, %rd704, 0;
@%p212 bra BB102_382;
bra.uni BB102_381;

BB102_382:
cvt.u32.u64	%r353, %rd422;
cvt.u32.u64	%r354, %rd407;
div.u32 %r355, %r354, %r353;
cvt.u64.u32	%rd1042, %r355;
bra.uni BB102_383;

BB102_381:
div.s64 %rd1042, %rd407, %rd422;

BB102_383:
ld.local.u64 %rd411, [%rd2];
or.b64 %rd705, %rd411, %rd422;
and.b64 %rd706, %rd705, -4294967296;
setp.eq.s64	%p213, %rd706, 0;
@%p213 bra BB102_385;
bra.uni BB102_384;

BB102_385:
cvt.u32.u64	%r356, %rd422;
cvt.u32.u64	%r357, %rd411;
div.u32 %r358, %r357, %r356;
cvt.u64.u32	%rd1043, %r358;
bra.uni BB102_386;

BB102_384:
div.s64 %rd1043, %rd411, %rd422;

BB102_386:
setp.ge.s64	%p229, %rd1042, %rd1043;

BB102_387:
selp.b64	%rd707, %rd2, %rd3, %p229;
ld.local.u64 %rd415, [%rd707];
ld.local.f64 %fd115, [%rd707+8];
@%p229 bra BB102_389;
bra.uni BB102_388;

BB102_389:
ld.global.u64 %rd709, [%rd1030+16];
st.local.u64 [%rd2], %rd709;
ld.global.f64 %fd152, [%rd1030+24];
st.local.f64 [%rd2+8], %fd152;
bra.uni BB102_390;

BB102_388:
ld.global.u64 %rd708, [%rd1006+16];
st.local.u64 [%rd3], %rd708;
ld.global.f64 %fd151, [%rd1006+24];
st.local.f64 [%rd3+8], %fd151;

BB102_390:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB102_392;

st.global.u64 [%rd37], %rd315;
st.global.f64 [%rd37+8], %fd109;

BB102_392:
setp.lt.u32	%p214, %r5, 2;
@%p214 bra BB102_394;

st.global.u64 [%rd37+16], %rd330;
st.global.f64 [%rd37+24], %fd110;

BB102_394:
setp.lt.u32	%p215, %r5, 3;
@%p215 bra BB102_396;

st.global.u64 [%rd37+32], %rd347;
st.global.f64 [%rd37+40], %fd111;

BB102_396:
setp.lt.u32	%p216, %r5, 4;
@%p216 bra BB102_398;

st.global.u64 [%rd37+48], %rd364;
st.global.f64 [%rd37+56], %fd112;

BB102_398:
setp.lt.u32	%p217, %r5, 5;
@%p217 bra BB102_400;

st.global.u64 [%rd37+64], %rd381;
st.global.f64 [%rd37+72], %fd113;

BB102_400:
setp.lt.u32	%p218, %r5, 6;
@%p218 bra BB102_402;

st.global.u64 [%rd37+80], %rd398;
st.global.f64 [%rd37+88], %fd114;

BB102_402:
setp.lt.u32	%p219, %r5, 7;
@%p219 bra BB102_404;

st.global.u64 [%rd37+96], %rd415;
st.global.f64 [%rd37+104], %fd115;

BB102_404:
bar.sync 0;
shl.b32 %r364, %r364, 1;
setp.lt.u32	%p220, %r364, 257;
@%p220 bra BB102_293;

setp.ge.u32	%p221, %r367, %r1;
@%p221 bra BB102_407;

BB102_406:
cvt.u64.u32	%rd710, %r367;
add.s64 %rd711, %rd710, %rd426;
shl.b64 %rd712, %rd711, 3;
add.s64 %rd713, %rd283, %rd712;
add.s64 %rd714, %rd282, %rd712;
add.s64 %rd715, %rd710, %rd1;
shl.b64 %rd716, %rd715, 4;
add.s64 %rd717, %rd5, %rd716;
ld.global.u64 %rd718, [%rd717];
st.global.u64 [%rd713], %rd718;
ld.global.f64 %fd153, [%rd717+8];
st.global.f64 [%rd714], %fd153;
add.s32 %r367, %r367, 256;
setp.lt.u32	%p222, %r367, %r1;
@%p222 bra BB102_406;

BB102_407:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot103[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b32 %r<375>;
.reg .f64 %fd<373>;
.reg .b64 %rd<1048>;


mov.u64 %rd1047, __local_depot103;
cvta.local.u64 %SP, %rd1047;
ld.param.u64 %rd416, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd412, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+8];
ld.param.u64 %rd411, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd413, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd417, %r23;
sub.s64 %rd418, %rd413, %rd417;
cvt.u32.u64	%r24, %rd418;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd419, %SP, 16;
cvta.to.local.u64 %rd1, %rd419;
add.u64 %rd420, %SP, 0;
cvta.to.local.u64 %rd2, %rd420;
add.u64 %rd421, %SP, 32;
cvta.to.local.u64 %rd3, %rd421;
cvta.to.global.u64 %rd422, %rd411;
cvta.to.global.u64 %rd423, %rd412;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r374, %tid.x;
cvt.u64.u32	%rd424, %r374;
add.s64 %rd425, %rd424, %rd417;
shl.b64 %rd426, %rd425, 3;
add.s64 %rd4, %rd422, %rd426;
add.s64 %rd5, %rd423, %rd426;
@%p16 bra BB103_15;
bra.uni BB103_1;

BB103_15:
ld.global.u64 %rd746, [%rd4];
ld.global.f64 %fd173, [%rd5];
ld.global.u64 %rd747, [%rd4+2048];
ld.global.f64 %fd174, [%rd5+2048];
ld.global.u64 %rd748, [%rd4+4096];
ld.global.f64 %fd167, [%rd5+4096];
ld.global.u64 %rd737, [%rd4+6144];
ld.global.f64 %fd166, [%rd5+6144];
ld.global.u64 %rd736, [%rd4+8192];
ld.global.f64 %fd165, [%rd5+8192];
ld.global.u64 %rd735, [%rd4+10240];
ld.global.f64 %fd164, [%rd5+10240];
ld.global.u64 %rd734, [%rd4+12288];
ld.global.f64 %fd163, [%rd5+12288];
bra.uni BB103_16;

BB103_1:
mov.u64 %rd427, 0;
mov.f64 %fd116, 0d0000000000000000;
setp.ge.u32	%p17, %r374, %r1;
mov.f64 %fd176, %fd116;
mov.u64 %rd751, %rd427;
@%p17 bra BB103_3;

ld.global.u64 %rd6, [%rd4];
ld.global.f64 %fd1, [%rd5];
mov.f64 %fd176, %fd1;
mov.u64 %rd751, %rd6;

BB103_3:
mov.u64 %rd740, %rd751;
mov.u64 %rd746, %rd740;
mov.f64 %fd169, %fd176;
mov.f64 %fd173, %fd169;
add.s32 %r26, %r374, 256;
setp.ge.u32	%p18, %r26, %r1;
mov.f64 %fd175, %fd116;
mov.u64 %rd750, %rd427;
@%p18 bra BB103_5;

ld.global.u64 %rd750, [%rd4+2048];
ld.global.f64 %fd175, [%rd5+2048];

BB103_5:
mov.u64 %rd747, %rd750;
mov.f64 %fd174, %fd175;
mov.f64 %fd167, 0d0000000000000000;
add.s32 %r27, %r374, 512;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd749, %rd427;
@%p19 bra BB103_7;

ld.global.u64 %rd749, [%rd4+4096];
ld.global.f64 %fd167, [%rd5+4096];

BB103_7:
mov.u64 %rd748, %rd749;
mov.u64 %rd737, 0;
mov.f64 %fd166, 0d0000000000000000;
add.s32 %r28, %r374, 768;
setp.ge.u32	%p20, %r28, %r1;
@%p20 bra BB103_9;

ld.global.u64 %rd737, [%rd4+6144];
ld.global.f64 %fd166, [%rd5+6144];

BB103_9:
mov.u64 %rd736, 0;
mov.f64 %fd165, 0d0000000000000000;
add.s32 %r29, %r374, 1024;
setp.ge.u32	%p21, %r29, %r1;
@%p21 bra BB103_11;

ld.global.u64 %rd736, [%rd4+8192];
ld.global.f64 %fd165, [%rd5+8192];

BB103_11:
mov.u64 %rd735, 0;
mov.f64 %fd164, 0d0000000000000000;
add.s32 %r30, %r374, 1280;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB103_13;

ld.global.u64 %rd735, [%rd4+10240];
ld.global.f64 %fd164, [%rd5+10240];

BB103_13:
mov.u64 %rd734, 0;
mov.f64 %fd163, 0d0000000000000000;
add.s32 %r31, %r374, 1536;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB103_16;

ld.global.u64 %rd734, [%rd4+12288];
ld.global.f64 %fd163, [%rd5+12288];

BB103_16:
@%p16 bra BB103_31;
bra.uni BB103_17;

BB103_31:
mov.u32 %r52, %tid.x;
mul.wide.u32 %rd455, %r52, 16;
mov.u64 %rd456, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd457, %rd456, %rd455;
st.shared.u64 [%rd457], %rd746;
st.shared.f64 [%rd457+8], %fd173;
st.shared.u64 [%rd457+4096], %rd747;
st.shared.f64 [%rd457+4104], %fd174;
st.shared.u64 [%rd457+8192], %rd748;
st.shared.f64 [%rd457+8200], %fd167;
st.shared.u64 [%rd457+12288], %rd737;
st.shared.f64 [%rd457+12296], %fd166;
st.shared.u64 [%rd457+16384], %rd736;
st.shared.f64 [%rd457+16392], %fd165;
st.shared.u64 [%rd457+20480], %rd735;
st.shared.f64 [%rd457+20488], %fd164;
st.shared.u64 [%rd457+24576], %rd734;
st.shared.f64 [%rd457+24584], %fd163;
bra.uni BB103_32;

BB103_17:
setp.ge.u32	%p25, %r374, %r1;
@%p25 bra BB103_19;

mul.wide.u32 %rd434, %r374, 16;
mov.u64 %rd435, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd436, %rd435, %rd434;
st.shared.u64 [%rd436], %rd746;
st.shared.f64 [%rd436+8], %fd173;

BB103_19:
add.s32 %r35, %r374, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB103_21;

mul.wide.u32 %rd437, %r374, 16;
mov.u64 %rd438, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd439, %rd438, %rd437;
st.shared.u64 [%rd439+4096], %rd747;
st.shared.f64 [%rd439+4104], %fd174;

BB103_21:
add.s32 %r38, %r374, 512;
setp.ge.u32	%p27, %r38, %r1;
@%p27 bra BB103_23;

mul.wide.u32 %rd440, %r374, 16;
mov.u64 %rd441, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd442, %rd441, %rd440;
st.shared.u64 [%rd442+8192], %rd748;
st.shared.f64 [%rd442+8200], %fd167;

BB103_23:
add.s32 %r41, %r374, 768;
setp.ge.u32	%p28, %r41, %r1;
@%p28 bra BB103_25;

mul.wide.u32 %rd443, %r374, 16;
mov.u64 %rd444, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd445, %rd444, %rd443;
st.shared.u64 [%rd445+12288], %rd737;
st.shared.f64 [%rd445+12296], %fd166;

BB103_25:
add.s32 %r44, %r374, 1024;
setp.ge.u32	%p29, %r44, %r1;
@%p29 bra BB103_27;

mul.wide.u32 %rd446, %r374, 16;
mov.u64 %rd447, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd448, %rd447, %rd446;
st.shared.u64 [%rd448+16384], %rd736;
st.shared.f64 [%rd448+16392], %fd165;

BB103_27:
add.s32 %r47, %r374, 1280;
setp.ge.u32	%p30, %r47, %r1;
@%p30 bra BB103_29;

mul.wide.u32 %rd449, %r374, 16;
mov.u64 %rd450, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd451, %rd450, %rd449;
st.shared.u64 [%rd451+20480], %rd735;
st.shared.f64 [%rd451+20488], %fd164;

BB103_29:
add.s32 %r50, %r374, 1536;
setp.ge.u32	%p31, %r50, %r1;
@%p31 bra BB103_32;

mul.wide.u32 %rd452, %r374, 16;
mov.u64 %rd453, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd454, %rd453, %rd452;
st.shared.u64 [%rd454+24576], %rd734;
st.shared.f64 [%rd454+24584], %fd163;

BB103_32:
bar.sync 0;
mov.u64 %rd458, 0;
st.local.u64 [%rd3], %rd458;
st.local.u64 [%rd3+8], %rd458;
st.local.u64 [%rd3+16], %rd458;
st.local.u64 [%rd3+24], %rd458;
st.local.u64 [%rd3+32], %rd458;
st.local.u64 [%rd3+40], %rd458;
st.local.u64 [%rd3+48], %rd458;
st.local.u64 [%rd3+56], %rd458;
st.local.u64 [%rd3+64], %rd458;
st.local.u64 [%rd3+72], %rd458;
st.local.u64 [%rd3+80], %rd458;
st.local.u64 [%rd3+88], %rd458;
st.local.u64 [%rd3+96], %rd458;
st.local.u64 [%rd3+104], %rd458;
mul.lo.s32 %r54, %r374, 7;
add.s32 %r55, %r54, 7;
setp.gt.u32	%p32, %r55, %r1;
mad.lo.s32 %r56, %r374, -7, %r1;
selp.b32	%r3, %r56, 7, %p32;
setp.eq.s32	%p33, %r3, 0;
mul.wide.u32 %rd459, %r54, 16;
mov.u64 %rd460, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd34, %rd460, %rd459;
mov.f64 %fd123, 0d0000000000000000;
mov.f64 %fd359, %fd123;
@%p33 bra BB103_34;

ld.shared.u64 %rd461, [%rd34];
ld.shared.f64 %fd28, [%rd34+8];
st.local.u64 [%rd3], %rd461;
st.local.f64 [%rd3+8], %fd28;
mov.f64 %fd359, %fd28;

BB103_34:
mov.f64 %fd179, %fd359;
mov.f64 %fd351, %fd179;
setp.lt.u32	%p34, %r3, 2;
mov.u64 %rd976, %rd458;
mov.f64 %fd358, %fd123;
@%p34 bra BB103_36;

ld.shared.u64 %rd35, [%rd34+16];
ld.shared.f64 %fd358, [%rd34+24];
st.local.u64 [%rd3+16], %rd35;
st.local.f64 [%rd3+24], %fd358;
mov.u64 %rd976, %rd35;

BB103_36:
mov.f64 %fd352, %fd358;
mov.u64 %rd808, %rd976;
mov.u64 %rd968, %rd808;
setp.lt.u32	%p35, %r3, 3;
mov.u64 %rd975, %rd458;
mov.f64 %fd357, %fd123;
@%p35 bra BB103_38;

ld.shared.u64 %rd975, [%rd34+32];
ld.shared.f64 %fd357, [%rd34+40];
st.local.u64 [%rd3+32], %rd975;
st.local.f64 [%rd3+40], %fd357;

BB103_38:
mov.f64 %fd353, %fd357;
mov.u64 %rd970, %rd975;
mov.f64 %fd362, 0d0000000000000000;
setp.lt.u32	%p36, %r3, 4;
mov.u64 %rd974, %rd458;
@%p36 bra BB103_40;

ld.shared.u64 %rd974, [%rd34+48];
ld.shared.f64 %fd362, [%rd34+56];
st.local.u64 [%rd3+48], %rd974;
st.local.f64 [%rd3+56], %fd362;

BB103_40:
mov.f64 %fd360, %fd362;
mov.u64 %rd969, %rd974;
mov.u64 %rd981, 0;
mov.f64 %fd367, 0d0000000000000000;
setp.lt.u32	%p37, %r3, 5;
@%p37 bra BB103_42;

ld.shared.u64 %rd981, [%rd34+64];
ld.shared.f64 %fd367, [%rd34+72];
st.local.u64 [%rd3+64], %rd981;
st.local.f64 [%rd3+72], %fd367;

BB103_42:
mov.f64 %fd365, %fd367;
mov.u64 %rd979, %rd981;
mov.u64 %rd984, 0;
mov.f64 %fd370, 0d0000000000000000;
setp.lt.u32	%p38, %r3, 6;
@%p38 bra BB103_44;

ld.shared.u64 %rd984, [%rd34+80];
ld.shared.f64 %fd370, [%rd34+88];
st.local.u64 [%rd3+80], %rd984;
st.local.f64 [%rd3+88], %fd370;

BB103_44:
mov.f64 %fd368, %fd370;
mov.u64 %rd982, %rd984;
mov.u64 %rd986, 0;
mov.f64 %fd372, 0d0000000000000000;
setp.lt.u32	%p39, %r3, 7;
@%p39 bra BB103_46;

ld.shared.u64 %rd986, [%rd34+96];
ld.shared.f64 %fd372, [%rd34+104];
st.local.u64 [%rd3+96], %rd986;
st.local.f64 [%rd3+104], %fd372;

BB103_46:
mov.f64 %fd371, %fd372;
mov.u64 %rd985, %rd986;
setp.gt.u32	%p40, %r3, 6;
@%p40 bra BB103_109;

ld.local.u64 %rd468, [%rd3];
ld.local.f64 %fd130, [%rd3+8];
st.local.f64 [%rd2+8], %fd130;
st.local.u64 [%rd2], %rd468;
@%p34 bra BB103_55;

ld.local.u64 %rd48, [%rd2];
or.b64 %rd473, %rd48, %rd416;
and.b64 %rd474, %rd473, -4294967296;
setp.eq.s64	%p42, %rd474, 0;
@%p42 bra BB103_50;

div.s64 %rd752, %rd48, %rd416;
bra.uni BB103_51;

BB103_50:
cvt.u32.u64	%r57, %rd416;
cvt.u32.u64	%r58, %rd48;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd752, %r59;

BB103_51:
or.b64 %rd475, %rd968, %rd416;
and.b64 %rd476, %rd475, -4294967296;
setp.eq.s64	%p43, %rd476, 0;
@%p43 bra BB103_53;

div.s64 %rd753, %rd968, %rd416;
bra.uni BB103_54;

BB103_53:
cvt.u32.u64	%r60, %rd416;
cvt.u32.u64	%r61, %rd968;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd753, %r62;

BB103_54:
setp.lt.s64	%p44, %rd752, %rd753;
selp.b64	%rd477, %rd968, %rd48, %p44;
add.s64 %rd480, %rd3, 16;
selp.b64	%rd481, %rd480, %rd2, %p44;
st.local.u64 [%rd2], %rd477;
ld.local.f64 %fd131, [%rd481+8];
st.local.f64 [%rd2+8], %fd131;

BB103_55:
mov.u32 %r63, %tid.x;
mad.lo.s32 %r64, %r63, 7, 7;
setp.gt.u32	%p45, %r64, %r1;
mad.lo.s32 %r65, %r63, -7, %r1;
selp.b32	%r66, %r65, 7, %p45;
setp.lt.u32	%p46, %r66, 3;
@%p46 bra BB103_63;

ld.local.u64 %rd55, [%rd2];
or.b64 %rd484, %rd55, %rd416;
and.b64 %rd485, %rd484, -4294967296;
setp.eq.s64	%p47, %rd485, 0;
@%p47 bra BB103_58;

div.s64 %rd754, %rd55, %rd416;
bra.uni BB103_59;

BB103_58:
cvt.u32.u64	%r67, %rd416;
cvt.u32.u64	%r68, %rd55;
div.u32 %r69, %r68, %r67;
cvt.u64.u32	%rd754, %r69;

BB103_59:
or.b64 %rd486, %rd970, %rd416;
and.b64 %rd487, %rd486, -4294967296;
setp.eq.s64	%p48, %rd487, 0;
@%p48 bra BB103_61;

div.s64 %rd755, %rd970, %rd416;
bra.uni BB103_62;

BB103_61:
cvt.u32.u64	%r70, %rd416;
cvt.u32.u64	%r71, %rd970;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd755, %r72;

BB103_62:
setp.lt.s64	%p49, %rd754, %rd755;
selp.b64	%rd488, %rd970, %rd55, %p49;
add.s64 %rd491, %rd3, 32;
selp.b64	%rd492, %rd491, %rd2, %p49;
st.local.u64 [%rd2], %rd488;
ld.local.f64 %fd132, [%rd492+8];
st.local.f64 [%rd2+8], %fd132;

BB103_63:
setp.lt.u32	%p51, %r66, 4;
@%p51 bra BB103_71;

ld.local.u64 %rd62, [%rd2];
or.b64 %rd495, %rd62, %rd416;
and.b64 %rd496, %rd495, -4294967296;
setp.eq.s64	%p52, %rd496, 0;
@%p52 bra BB103_66;

div.s64 %rd756, %rd62, %rd416;
bra.uni BB103_67;

BB103_66:
cvt.u32.u64	%r77, %rd416;
cvt.u32.u64	%r78, %rd62;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd756, %r79;

BB103_67:
or.b64 %rd497, %rd969, %rd416;
and.b64 %rd498, %rd497, -4294967296;
setp.eq.s64	%p53, %rd498, 0;
@%p53 bra BB103_69;

div.s64 %rd757, %rd969, %rd416;
bra.uni BB103_70;

BB103_69:
cvt.u32.u64	%r80, %rd416;
cvt.u32.u64	%r81, %rd969;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd757, %r82;

BB103_70:
setp.lt.s64	%p54, %rd756, %rd757;
selp.b64	%rd499, %rd969, %rd62, %p54;
add.s64 %rd502, %rd3, 48;
selp.b64	%rd503, %rd502, %rd2, %p54;
st.local.u64 [%rd2], %rd499;
ld.local.f64 %fd133, [%rd503+8];
st.local.f64 [%rd2+8], %fd133;

BB103_71:
setp.lt.u32	%p56, %r66, 5;
@%p56 bra BB103_79;

ld.local.u64 %rd69, [%rd2];
or.b64 %rd506, %rd69, %rd416;
and.b64 %rd507, %rd506, -4294967296;
setp.eq.s64	%p57, %rd507, 0;
@%p57 bra BB103_74;

div.s64 %rd758, %rd69, %rd416;
bra.uni BB103_75;

BB103_74:
cvt.u32.u64	%r87, %rd416;
cvt.u32.u64	%r88, %rd69;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd758, %r89;

BB103_75:
or.b64 %rd508, %rd979, %rd416;
and.b64 %rd509, %rd508, -4294967296;
setp.eq.s64	%p58, %rd509, 0;
@%p58 bra BB103_77;

div.s64 %rd759, %rd979, %rd416;
bra.uni BB103_78;

BB103_77:
cvt.u32.u64	%r90, %rd416;
cvt.u32.u64	%r91, %rd979;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd759, %r92;

BB103_78:
setp.lt.s64	%p59, %rd758, %rd759;
selp.b64	%rd510, %rd979, %rd69, %p59;
add.s64 %rd513, %rd3, 64;
selp.b64	%rd514, %rd513, %rd2, %p59;
st.local.u64 [%rd2], %rd510;
ld.local.f64 %fd134, [%rd514+8];
st.local.f64 [%rd2+8], %fd134;

BB103_79:
setp.lt.u32	%p61, %r66, 6;
@%p61 bra BB103_87;

ld.local.u64 %rd76, [%rd2];
or.b64 %rd517, %rd76, %rd416;
and.b64 %rd518, %rd517, -4294967296;
setp.eq.s64	%p62, %rd518, 0;
@%p62 bra BB103_82;

div.s64 %rd760, %rd76, %rd416;
bra.uni BB103_83;

BB103_82:
cvt.u32.u64	%r97, %rd416;
cvt.u32.u64	%r98, %rd76;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd760, %r99;

BB103_83:
or.b64 %rd519, %rd982, %rd416;
and.b64 %rd520, %rd519, -4294967296;
setp.eq.s64	%p63, %rd520, 0;
@%p63 bra BB103_85;

div.s64 %rd761, %rd982, %rd416;
bra.uni BB103_86;

BB103_85:
cvt.u32.u64	%r100, %rd416;
cvt.u32.u64	%r101, %rd982;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd761, %r102;

BB103_86:
setp.lt.s64	%p64, %rd760, %rd761;
selp.b64	%rd521, %rd982, %rd76, %p64;
add.s64 %rd524, %rd3, 80;
selp.b64	%rd525, %rd524, %rd2, %p64;
st.local.u64 [%rd2], %rd521;
ld.local.f64 %fd135, [%rd525+8];
st.local.f64 [%rd2+8], %fd135;

BB103_87:
setp.lt.u32	%p66, %r66, 7;
@%p66 bra BB103_95;

ld.local.u64 %rd83, [%rd2];
or.b64 %rd528, %rd83, %rd416;
and.b64 %rd529, %rd528, -4294967296;
setp.eq.s64	%p67, %rd529, 0;
@%p67 bra BB103_90;

div.s64 %rd762, %rd83, %rd416;
bra.uni BB103_91;

BB103_90:
cvt.u32.u64	%r107, %rd416;
cvt.u32.u64	%r108, %rd83;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd762, %r109;

BB103_91:
or.b64 %rd530, %rd985, %rd416;
and.b64 %rd531, %rd530, -4294967296;
setp.eq.s64	%p68, %rd531, 0;
@%p68 bra BB103_93;

div.s64 %rd763, %rd985, %rd416;
bra.uni BB103_94;

BB103_93:
cvt.u32.u64	%r110, %rd416;
cvt.u32.u64	%r111, %rd985;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd763, %r112;

BB103_94:
setp.lt.s64	%p69, %rd762, %rd763;
selp.b64	%rd532, %rd985, %rd83, %p69;
add.s64 %rd535, %rd3, 96;
selp.b64	%rd536, %rd535, %rd2, %p69;
st.local.u64 [%rd2], %rd532;
ld.local.f64 %fd136, [%rd536+8];
st.local.f64 [%rd2+8], %fd136;

BB103_95:
setp.ne.s32	%p71, %r66, 0;
mov.f64 %fd356, %fd351;
@%p71 bra BB103_97;

ld.local.u64 %rd539, [%rd2];
ld.local.f64 %fd356, [%rd2+8];
st.local.u64 [%rd3], %rd539;
st.local.f64 [%rd3+8], %fd356;

BB103_97:
mov.f64 %fd351, %fd356;
setp.gt.u32	%p73, %r66, 1;
mov.u64 %rd973, %rd968;
mov.f64 %fd355, %fd352;
@%p73 bra BB103_99;

ld.local.u64 %rd973, [%rd2];
ld.local.f64 %fd355, [%rd2+8];
st.local.u64 [%rd3+16], %rd973;
st.local.f64 [%rd3+24], %fd355;

BB103_99:
mov.f64 %fd352, %fd355;
mov.u64 %rd968, %rd973;
setp.gt.u32	%p75, %r66, 2;
mov.u64 %rd972, %rd970;
mov.f64 %fd354, %fd353;
@%p75 bra BB103_101;

ld.local.u64 %rd972, [%rd2];
ld.local.f64 %fd354, [%rd2+8];
st.local.u64 [%rd3+32], %rd972;
st.local.f64 [%rd3+40], %fd354;

BB103_101:
mov.f64 %fd353, %fd354;
mov.u64 %rd970, %rd972;
setp.gt.u32	%p77, %r66, 3;
mov.u64 %rd971, %rd969;
mov.f64 %fd361, %fd360;
@%p77 bra BB103_103;

ld.local.u64 %rd971, [%rd2];
ld.local.f64 %fd361, [%rd2+8];
st.local.u64 [%rd3+48], %rd971;
st.local.f64 [%rd3+56], %fd361;

BB103_103:
mov.f64 %fd360, %fd361;
mov.u64 %rd969, %rd971;
setp.gt.u32	%p79, %r66, 4;
mov.u64 %rd980, %rd979;
mov.f64 %fd366, %fd365;
@%p79 bra BB103_105;

ld.local.u64 %rd980, [%rd2];
ld.local.f64 %fd366, [%rd2+8];
st.local.u64 [%rd3+64], %rd980;
st.local.f64 [%rd3+72], %fd366;

BB103_105:
mov.f64 %fd365, %fd366;
mov.u64 %rd979, %rd980;
setp.gt.u32	%p81, %r66, 5;
mov.u64 %rd983, %rd982;
mov.f64 %fd369, %fd368;
@%p81 bra BB103_107;

ld.local.u64 %rd983, [%rd2];
ld.local.f64 %fd369, [%rd2+8];
st.local.u64 [%rd3+80], %rd983;
st.local.f64 [%rd3+88], %fd369;

BB103_107:
mov.f64 %fd368, %fd369;
mov.u64 %rd982, %rd983;
setp.gt.u32	%p83, %r66, 6;
@%p83 bra BB103_109;

ld.local.u64 %rd985, [%rd2];
ld.local.f64 %fd371, [%rd2+8];
st.local.u64 [%rd3+96], %rd985;
st.local.f64 [%rd3+104], %fd371;

BB103_109:
mov.f64 %fd306, %fd351;
mov.f64 %fd307, %fd352;
mov.f64 %fd308, %fd353;
mov.f64 %fd309, %fd360;
mov.f64 %fd310, %fd365;
mov.f64 %fd311, %fd368;
mov.f64 %fd312, %fd371;
mov.u64 %rd925, %rd968;
mov.u64 %rd927, %rd969;
mov.u64 %rd926, %rd970;
mov.u64 %rd929, %rd982;
mov.u64 %rd928, %rd979;
mov.u64 %rd930, %rd985;
mul.lo.s32 %r368, %r374, 7;
setp.ge.u32	%p84, %r368, %r1;
@%p84 bra BB103_278;

or.b64 %rd552, %rd925, %rd416;
and.b64 %rd553, %rd552, -4294967296;
setp.eq.s64	%p85, %rd553, 0;
@%p85 bra BB103_112;

div.s64 %rd764, %rd925, %rd416;
bra.uni BB103_113;

BB103_112:
cvt.u32.u64	%r142, %rd416;
cvt.u32.u64	%r143, %rd925;
div.u32 %r144, %r143, %r142;
cvt.u64.u32	%rd764, %r144;

BB103_113:
ld.local.u64 %rd110, [%rd3];
or.b64 %rd554, %rd110, %rd416;
and.b64 %rd555, %rd554, -4294967296;
setp.eq.s64	%p86, %rd555, 0;
@%p86 bra BB103_115;

div.s64 %rd765, %rd110, %rd416;
bra.uni BB103_116;

BB103_115:
cvt.u32.u64	%r145, %rd416;
cvt.u32.u64	%r146, %rd110;
div.u32 %r147, %r146, %r145;
cvt.u64.u32	%rd765, %r147;

BB103_116:
setp.ge.s64	%p87, %rd764, %rd765;
mov.u64 %rd966, %rd925;
mov.u64 %rd967, %rd110;
mov.f64 %fd349, %fd307;
mov.f64 %fd350, %fd306;
@%p87 bra BB103_118;

st.local.u64 [%rd3], %rd925;
st.local.u64 [%rd3+16], %rd110;
st.local.f64 [%rd3+8], %fd307;
st.local.f64 [%rd3+24], %fd306;
mov.u64 %rd847, %rd925;
mov.u64 %rd966, %rd110;
mov.u64 %rd967, %rd847;
mov.f64 %fd350, %fd307;
mov.f64 %fd349, %fd306;

BB103_118:
mov.f64 %fd345, %fd349;
mov.f64 %fd340, %fd350;
mov.u64 %rd962, %rd966;
mov.u64 %rd957, %rd967;
or.b64 %rd556, %rd927, %rd416;
and.b64 %rd557, %rd556, -4294967296;
setp.eq.s64	%p88, %rd557, 0;
@%p88 bra BB103_120;

div.s64 %rd766, %rd927, %rd416;
bra.uni BB103_121;

BB103_120:
cvt.u32.u64	%r148, %rd416;
cvt.u32.u64	%r149, %rd927;
div.u32 %r150, %r149, %r148;
cvt.u64.u32	%rd766, %r150;

BB103_121:
or.b64 %rd558, %rd926, %rd416;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p89, %rd559, 0;
@%p89 bra BB103_123;

div.s64 %rd767, %rd926, %rd416;
bra.uni BB103_124;

BB103_123:
cvt.u32.u64	%r151, %rd416;
cvt.u32.u64	%r152, %rd926;
div.u32 %r153, %r152, %r151;
cvt.u64.u32	%rd767, %r153;

BB103_124:
setp.ge.s64	%p90, %rd766, %rd767;
mov.u64 %rd964, %rd926;
mov.u64 %rd965, %rd927;
mov.f64 %fd348, %fd309;
mov.f64 %fd347, %fd308;
@%p90 bra BB103_126;

st.local.u64 [%rd3+32], %rd927;
st.local.u64 [%rd3+48], %rd926;
st.local.f64 [%rd3+40], %fd309;
st.local.f64 [%rd3+56], %fd308;
mov.u64 %rd965, %rd926;
mov.u64 %rd964, %rd927;
mov.f64 %fd347, %fd309;
mov.f64 %fd348, %fd308;

BB103_126:
mov.f64 %fd65, %fd347;
mov.f64 %fd343, %fd348;
mov.u64 %rd123, %rd964;
mov.u64 %rd960, %rd965;
or.b64 %rd560, %rd929, %rd416;
and.b64 %rd561, %rd560, -4294967296;
setp.eq.s64	%p91, %rd561, 0;
@%p91 bra BB103_128;

div.s64 %rd768, %rd929, %rd416;
bra.uni BB103_129;

BB103_128:
cvt.u32.u64	%r154, %rd416;
cvt.u32.u64	%r155, %rd929;
div.u32 %r156, %r155, %r154;
cvt.u64.u32	%rd768, %r156;

BB103_129:
or.b64 %rd562, %rd928, %rd416;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p92, %rd563, 0;
@%p92 bra BB103_131;

div.s64 %rd769, %rd928, %rd416;
bra.uni BB103_132;

BB103_131:
cvt.u32.u64	%r157, %rd416;
cvt.u32.u64	%r158, %rd928;
div.u32 %r159, %r158, %r157;
cvt.u64.u32	%rd769, %r159;

BB103_132:
setp.ge.s64	%p93, %rd768, %rd769;
mov.u64 %rd977, %rd928;
mov.u64 %rd978, %rd929;
mov.f64 %fd364, %fd311;
mov.f64 %fd363, %fd310;
@%p93 bra BB103_134;

st.local.u64 [%rd3+64], %rd929;
st.local.u64 [%rd3+80], %rd928;
st.local.f64 [%rd3+72], %fd311;
st.local.f64 [%rd3+88], %fd310;
mov.u64 %rd978, %rd928;
mov.u64 %rd977, %rd929;
mov.f64 %fd363, %fd311;
mov.f64 %fd364, %fd310;

BB103_134:
mov.f64 %fd67, %fd363;
mov.f64 %fd66, %fd364;
mov.u64 %rd131, %rd977;
mov.u64 %rd130, %rd978;
or.b64 %rd564, %rd123, %rd416;
and.b64 %rd565, %rd564, -4294967296;
setp.eq.s64	%p94, %rd565, 0;
@%p94 bra BB103_136;

div.s64 %rd770, %rd123, %rd416;
bra.uni BB103_137;

BB103_136:
cvt.u32.u64	%r160, %rd416;
cvt.u32.u64	%r161, %rd123;
div.u32 %r162, %r161, %r160;
cvt.u64.u32	%rd770, %r162;

BB103_137:
or.b64 %rd566, %rd962, %rd416;
and.b64 %rd567, %rd566, -4294967296;
setp.eq.s64	%p95, %rd567, 0;
@%p95 bra BB103_139;

div.s64 %rd771, %rd962, %rd416;
bra.uni BB103_140;

BB103_139:
cvt.u32.u64	%r163, %rd416;
cvt.u32.u64	%r164, %rd962;
div.u32 %r165, %r164, %r163;
cvt.u64.u32	%rd771, %r165;

BB103_140:
setp.ge.s64	%p96, %rd770, %rd771;
mov.u64 %rd963, %rd123;
mov.f64 %fd346, %fd65;
@%p96 bra BB103_142;

st.local.u64 [%rd3+16], %rd123;
st.local.u64 [%rd3+32], %rd962;
st.local.f64 [%rd3+24], %fd65;
st.local.f64 [%rd3+40], %fd345;
mov.u64 %rd852, %rd962;
mov.u64 %rd962, %rd123;
mov.u64 %rd963, %rd852;
mov.f64 %fd229, %fd345;
mov.f64 %fd345, %fd65;
mov.f64 %fd346, %fd229;

BB103_142:
mov.f64 %fd69, %fd345;
mov.f64 %fd337, %fd346;
mov.u64 %rd139, %rd962;
mov.u64 %rd954, %rd963;
or.b64 %rd568, %rd131, %rd416;
and.b64 %rd569, %rd568, -4294967296;
setp.eq.s64	%p97, %rd569, 0;
@%p97 bra BB103_144;

div.s64 %rd772, %rd131, %rd416;
bra.uni BB103_145;

BB103_144:
cvt.u32.u64	%r166, %rd416;
cvt.u32.u64	%r167, %rd131;
div.u32 %r168, %r167, %r166;
cvt.u64.u32	%rd772, %r168;

BB103_145:
or.b64 %rd570, %rd960, %rd416;
and.b64 %rd571, %rd570, -4294967296;
setp.eq.s64	%p98, %rd571, 0;
@%p98 bra BB103_147;

div.s64 %rd773, %rd960, %rd416;
bra.uni BB103_148;

BB103_147:
cvt.u32.u64	%r169, %rd416;
cvt.u32.u64	%r170, %rd960;
div.u32 %r171, %r170, %r169;
cvt.u64.u32	%rd773, %r171;

BB103_148:
setp.ge.s64	%p99, %rd772, %rd773;
mov.u64 %rd961, %rd131;
mov.f64 %fd344, %fd67;
@%p99 bra BB103_150;

st.local.u64 [%rd3+48], %rd131;
st.local.u64 [%rd3+64], %rd960;
st.local.f64 [%rd3+56], %fd67;
st.local.f64 [%rd3+72], %fd343;
mov.u64 %rd854, %rd960;
mov.u64 %rd960, %rd131;
mov.u64 %rd961, %rd854;
mov.f64 %fd231, %fd343;
mov.f64 %fd343, %fd67;
mov.f64 %fd344, %fd231;

BB103_150:
mov.f64 %fd71, %fd343;
mov.f64 %fd335, %fd344;
mov.u64 %rd147, %rd960;
mov.u64 %rd952, %rd961;
or.b64 %rd572, %rd930, %rd416;
and.b64 %rd573, %rd572, -4294967296;
setp.eq.s64	%p100, %rd573, 0;
@%p100 bra BB103_152;

div.s64 %rd774, %rd930, %rd416;
bra.uni BB103_153;

BB103_152:
cvt.u32.u64	%r172, %rd416;
cvt.u32.u64	%r173, %rd930;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd774, %r174;

BB103_153:
or.b64 %rd574, %rd130, %rd416;
and.b64 %rd575, %rd574, -4294967296;
setp.eq.s64	%p101, %rd575, 0;
@%p101 bra BB103_155;

div.s64 %rd775, %rd130, %rd416;
bra.uni BB103_156;

BB103_155:
cvt.u32.u64	%r175, %rd416;
cvt.u32.u64	%r176, %rd130;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd775, %r177;

BB103_156:
setp.ge.s64	%p102, %rd774, %rd775;
mov.u64 %rd959, %rd930;
mov.u64 %rd958, %rd130;
mov.f64 %fd342, %fd312;
mov.f64 %fd341, %fd66;
@%p102 bra BB103_158;

st.local.u64 [%rd3+80], %rd930;
st.local.u64 [%rd3+96], %rd130;
st.local.f64 [%rd3+88], %fd312;
st.local.f64 [%rd3+104], %fd66;
mov.u64 %rd832, %rd930;
mov.u64 %rd959, %rd130;
mov.u64 %rd958, %rd832;
mov.f64 %fd207, %fd312;
mov.f64 %fd342, %fd66;
mov.f64 %fd341, %fd207;

BB103_158:
mov.f64 %fd73, %fd341;
mov.f64 %fd330, %fd342;
mov.u64 %rd155, %rd958;
mov.u64 %rd947, %rd959;
or.b64 %rd576, %rd139, %rd416;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p103, %rd577, 0;
@%p103 bra BB103_160;

div.s64 %rd776, %rd139, %rd416;
bra.uni BB103_161;

BB103_160:
cvt.u32.u64	%r178, %rd416;
cvt.u32.u64	%r179, %rd139;
div.u32 %r180, %r179, %r178;
cvt.u64.u32	%rd776, %r180;

BB103_161:
or.b64 %rd578, %rd957, %rd416;
and.b64 %rd579, %rd578, -4294967296;
setp.eq.s64	%p104, %rd579, 0;
@%p104 bra BB103_163;

div.s64 %rd777, %rd957, %rd416;
bra.uni BB103_164;

BB103_163:
cvt.u32.u64	%r181, %rd416;
cvt.u32.u64	%r182, %rd957;
div.u32 %r183, %r182, %r181;
cvt.u64.u32	%rd777, %r183;

BB103_164:
setp.ge.s64	%p105, %rd776, %rd777;
mov.u64 %rd956, %rd139;
mov.f64 %fd339, %fd69;
@%p105 bra BB103_166;

st.local.u64 [%rd3], %rd139;
st.local.u64 [%rd3+16], %rd957;
st.local.f64 [%rd3+8], %fd69;
st.local.f64 [%rd3+24], %fd340;
mov.u64 %rd850, %rd957;
mov.u64 %rd957, %rd139;
mov.u64 %rd956, %rd850;
mov.f64 %fd227, %fd340;
mov.f64 %fd340, %fd69;
mov.f64 %fd339, %fd227;

BB103_166:
mov.f64 %fd333, %fd339;
mov.f64 %fd328, %fd340;
mov.u64 %rd950, %rd956;
mov.u64 %rd945, %rd957;
or.b64 %rd580, %rd147, %rd416;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p106, %rd581, 0;
@%p106 bra BB103_168;

div.s64 %rd778, %rd147, %rd416;
bra.uni BB103_169;

BB103_168:
cvt.u32.u64	%r184, %rd416;
cvt.u32.u64	%r185, %rd147;
div.u32 %r186, %r185, %r184;
cvt.u64.u32	%rd778, %r186;

BB103_169:
or.b64 %rd582, %rd954, %rd416;
and.b64 %rd583, %rd582, -4294967296;
setp.eq.s64	%p107, %rd583, 0;
@%p107 bra BB103_171;

div.s64 %rd779, %rd954, %rd416;
bra.uni BB103_172;

BB103_171:
cvt.u32.u64	%r187, %rd416;
cvt.u32.u64	%r188, %rd954;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd779, %r189;

BB103_172:
setp.ge.s64	%p108, %rd778, %rd779;
mov.u64 %rd955, %rd147;
mov.f64 %fd338, %fd71;
@%p108 bra BB103_174;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd954;
st.local.f64 [%rd3+40], %fd71;
st.local.f64 [%rd3+56], %fd337;
mov.u64 %rd862, %rd954;
mov.u64 %rd954, %rd147;
mov.u64 %rd955, %rd862;
mov.f64 %fd239, %fd337;
mov.f64 %fd337, %fd71;
mov.f64 %fd338, %fd239;

BB103_174:
mov.f64 %fd77, %fd337;
mov.f64 %fd331, %fd338;
mov.u64 %rd171, %rd954;
mov.u64 %rd948, %rd955;
or.b64 %rd584, %rd155, %rd416;
and.b64 %rd585, %rd584, -4294967296;
setp.eq.s64	%p109, %rd585, 0;
@%p109 bra BB103_176;

div.s64 %rd780, %rd155, %rd416;
bra.uni BB103_177;

BB103_176:
cvt.u32.u64	%r190, %rd416;
cvt.u32.u64	%r191, %rd155;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd780, %r192;

BB103_177:
or.b64 %rd586, %rd952, %rd416;
and.b64 %rd587, %rd586, -4294967296;
setp.eq.s64	%p110, %rd587, 0;
@%p110 bra BB103_179;

div.s64 %rd781, %rd952, %rd416;
bra.uni BB103_180;

BB103_179:
cvt.u32.u64	%r193, %rd416;
cvt.u32.u64	%r194, %rd952;
div.u32 %r195, %r194, %r193;
cvt.u64.u32	%rd781, %r195;

BB103_180:
setp.ge.s64	%p111, %rd780, %rd781;
mov.u64 %rd953, %rd155;
mov.f64 %fd336, %fd73;
@%p111 bra BB103_182;

st.local.u64 [%rd3+64], %rd155;
st.local.u64 [%rd3+80], %rd952;
st.local.f64 [%rd3+72], %fd73;
st.local.f64 [%rd3+88], %fd335;
mov.u64 %rd866, %rd952;
mov.u64 %rd952, %rd155;
mov.u64 %rd953, %rd866;
mov.f64 %fd243, %fd335;
mov.f64 %fd335, %fd73;
mov.f64 %fd336, %fd243;

BB103_182:
mov.f64 %fd79, %fd335;
mov.f64 %fd78, %fd336;
mov.u64 %rd179, %rd952;
mov.u64 %rd178, %rd953;
or.b64 %rd588, %rd171, %rd416;
and.b64 %rd589, %rd588, -4294967296;
setp.eq.s64	%p112, %rd589, 0;
@%p112 bra BB103_184;

div.s64 %rd782, %rd171, %rd416;
bra.uni BB103_185;

BB103_184:
cvt.u32.u64	%r196, %rd416;
cvt.u32.u64	%r197, %rd171;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd782, %r198;

BB103_185:
or.b64 %rd590, %rd950, %rd416;
and.b64 %rd591, %rd590, -4294967296;
setp.eq.s64	%p113, %rd591, 0;
@%p113 bra BB103_187;

div.s64 %rd783, %rd950, %rd416;
bra.uni BB103_188;

BB103_187:
cvt.u32.u64	%r199, %rd416;
cvt.u32.u64	%r200, %rd950;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd783, %r201;

BB103_188:
setp.ge.s64	%p114, %rd782, %rd783;
mov.u64 %rd951, %rd171;
mov.f64 %fd334, %fd77;
@%p114 bra BB103_190;

st.local.u64 [%rd3+16], %rd171;
st.local.u64 [%rd3+32], %rd950;
st.local.f64 [%rd3+24], %fd77;
st.local.f64 [%rd3+40], %fd333;
mov.u64 %rd876, %rd950;
mov.u64 %rd950, %rd171;
mov.u64 %rd951, %rd876;
mov.f64 %fd253, %fd333;
mov.f64 %fd333, %fd77;
mov.f64 %fd334, %fd253;

BB103_190:
mov.f64 %fd81, %fd333;
mov.f64 %fd325, %fd334;
mov.u64 %rd187, %rd950;
mov.u64 %rd942, %rd951;
or.b64 %rd592, %rd179, %rd416;
and.b64 %rd593, %rd592, -4294967296;
setp.eq.s64	%p115, %rd593, 0;
@%p115 bra BB103_192;

div.s64 %rd784, %rd179, %rd416;
bra.uni BB103_193;

BB103_192:
cvt.u32.u64	%r202, %rd416;
cvt.u32.u64	%r203, %rd179;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd784, %r204;

BB103_193:
or.b64 %rd594, %rd948, %rd416;
and.b64 %rd595, %rd594, -4294967296;
setp.eq.s64	%p116, %rd595, 0;
@%p116 bra BB103_195;

div.s64 %rd785, %rd948, %rd416;
bra.uni BB103_196;

BB103_195:
cvt.u32.u64	%r205, %rd416;
cvt.u32.u64	%r206, %rd948;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd785, %r207;

BB103_196:
setp.ge.s64	%p117, %rd784, %rd785;
mov.u64 %rd949, %rd179;
mov.f64 %fd332, %fd79;
@%p117 bra BB103_198;

st.local.u64 [%rd3+48], %rd179;
st.local.u64 [%rd3+64], %rd948;
st.local.f64 [%rd3+56], %fd79;
st.local.f64 [%rd3+72], %fd331;
mov.u64 %rd878, %rd948;
mov.u64 %rd948, %rd179;
mov.u64 %rd949, %rd878;
mov.f64 %fd255, %fd331;
mov.f64 %fd331, %fd79;
mov.f64 %fd332, %fd255;

BB103_198:
mov.f64 %fd83, %fd331;
mov.f64 %fd323, %fd332;
mov.u64 %rd195, %rd948;
mov.u64 %rd940, %rd949;
or.b64 %rd596, %rd947, %rd416;
and.b64 %rd597, %rd596, -4294967296;
setp.eq.s64	%p118, %rd597, 0;
@%p118 bra BB103_200;

div.s64 %rd786, %rd947, %rd416;
bra.uni BB103_201;

BB103_200:
cvt.u32.u64	%r208, %rd416;
cvt.u32.u64	%r209, %rd947;
div.u32 %r210, %r209, %r208;
cvt.u64.u32	%rd786, %r210;

BB103_201:
or.b64 %rd598, %rd178, %rd416;
and.b64 %rd599, %rd598, -4294967296;
setp.eq.s64	%p119, %rd599, 0;
@%p119 bra BB103_203;

div.s64 %rd787, %rd178, %rd416;
bra.uni BB103_204;

BB103_203:
cvt.u32.u64	%r211, %rd416;
cvt.u32.u64	%r212, %rd178;
div.u32 %r213, %r212, %r211;
cvt.u64.u32	%rd787, %r213;

BB103_204:
setp.ge.s64	%p120, %rd786, %rd787;
mov.u64 %rd946, %rd178;
mov.f64 %fd329, %fd78;
@%p120 bra BB103_206;

st.local.u64 [%rd3+80], %rd947;
st.local.u64 [%rd3+96], %rd178;
st.local.f64 [%rd3+88], %fd330;
st.local.f64 [%rd3+104], %fd78;
mov.u64 %rd870, %rd947;
mov.u64 %rd947, %rd178;
mov.u64 %rd946, %rd870;
mov.f64 %fd247, %fd330;
mov.f64 %fd330, %fd78;
mov.f64 %fd329, %fd247;

BB103_206:
mov.f64 %fd85, %fd329;
mov.f64 %fd318, %fd330;
mov.u64 %rd203, %rd946;
mov.u64 %rd935, %rd947;
or.b64 %rd600, %rd187, %rd416;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p121, %rd601, 0;
@%p121 bra BB103_208;

div.s64 %rd788, %rd187, %rd416;
bra.uni BB103_209;

BB103_208:
cvt.u32.u64	%r214, %rd416;
cvt.u32.u64	%r215, %rd187;
div.u32 %r216, %r215, %r214;
cvt.u64.u32	%rd788, %r216;

BB103_209:
or.b64 %rd602, %rd945, %rd416;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p122, %rd603, 0;
@%p122 bra BB103_211;

div.s64 %rd789, %rd945, %rd416;
bra.uni BB103_212;

BB103_211:
cvt.u32.u64	%r217, %rd416;
cvt.u32.u64	%r218, %rd945;
div.u32 %r219, %r218, %r217;
cvt.u64.u32	%rd789, %r219;

BB103_212:
setp.ge.s64	%p123, %rd788, %rd789;
mov.u64 %rd944, %rd187;
mov.f64 %fd327, %fd81;
@%p123 bra BB103_214;

st.local.u64 [%rd3], %rd187;
st.local.u64 [%rd3+16], %rd945;
st.local.f64 [%rd3+8], %fd81;
st.local.f64 [%rd3+24], %fd328;
mov.u64 %rd874, %rd945;
mov.u64 %rd945, %rd187;
mov.u64 %rd944, %rd874;
mov.f64 %fd251, %fd328;
mov.f64 %fd328, %fd81;
mov.f64 %fd327, %fd251;

BB103_214:
mov.f64 %fd321, %fd327;
mov.f64 %fd315, %fd328;
mov.u64 %rd938, %rd944;
mov.u64 %rd210, %rd945;
or.b64 %rd604, %rd195, %rd416;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p124, %rd605, 0;
@%p124 bra BB103_216;

div.s64 %rd790, %rd195, %rd416;
bra.uni BB103_217;

BB103_216:
cvt.u32.u64	%r220, %rd416;
cvt.u32.u64	%r221, %rd195;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd790, %r222;

BB103_217:
or.b64 %rd606, %rd942, %rd416;
and.b64 %rd607, %rd606, -4294967296;
setp.eq.s64	%p125, %rd607, 0;
@%p125 bra BB103_219;

div.s64 %rd791, %rd942, %rd416;
bra.uni BB103_220;

BB103_219:
cvt.u32.u64	%r223, %rd416;
cvt.u32.u64	%r224, %rd942;
div.u32 %r225, %r224, %r223;
cvt.u64.u32	%rd791, %r225;

BB103_220:
setp.ge.s64	%p126, %rd790, %rd791;
mov.u64 %rd943, %rd195;
mov.f64 %fd326, %fd83;
@%p126 bra BB103_222;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd942;
st.local.f64 [%rd3+40], %fd83;
st.local.f64 [%rd3+56], %fd325;
mov.u64 %rd886, %rd942;
mov.u64 %rd942, %rd195;
mov.u64 %rd943, %rd886;
mov.f64 %fd263, %fd325;
mov.f64 %fd325, %fd83;
mov.f64 %fd326, %fd263;

BB103_222:
mov.f64 %fd89, %fd325;
mov.f64 %fd319, %fd326;
mov.u64 %rd219, %rd942;
mov.u64 %rd936, %rd943;
or.b64 %rd608, %rd203, %rd416;
and.b64 %rd609, %rd608, -4294967296;
setp.eq.s64	%p127, %rd609, 0;
@%p127 bra BB103_224;

div.s64 %rd792, %rd203, %rd416;
bra.uni BB103_225;

BB103_224:
cvt.u32.u64	%r226, %rd416;
cvt.u32.u64	%r227, %rd203;
div.u32 %r228, %r227, %r226;
cvt.u64.u32	%rd792, %r228;

BB103_225:
or.b64 %rd610, %rd940, %rd416;
and.b64 %rd611, %rd610, -4294967296;
setp.eq.s64	%p128, %rd611, 0;
@%p128 bra BB103_227;

div.s64 %rd793, %rd940, %rd416;
bra.uni BB103_228;

BB103_227:
cvt.u32.u64	%r229, %rd416;
cvt.u32.u64	%r230, %rd940;
div.u32 %r231, %r230, %r229;
cvt.u64.u32	%rd793, %r231;

BB103_228:
setp.ge.s64	%p129, %rd792, %rd793;
mov.u64 %rd941, %rd203;
mov.f64 %fd324, %fd85;
@%p129 bra BB103_230;

st.local.u64 [%rd3+64], %rd203;
st.local.u64 [%rd3+80], %rd940;
st.local.f64 [%rd3+72], %fd85;
st.local.f64 [%rd3+88], %fd323;
mov.u64 %rd890, %rd940;
mov.u64 %rd940, %rd203;
mov.u64 %rd941, %rd890;
mov.f64 %fd267, %fd323;
mov.f64 %fd323, %fd85;
mov.f64 %fd324, %fd267;

BB103_230:
mov.f64 %fd91, %fd323;
mov.f64 %fd90, %fd324;
mov.u64 %rd227, %rd940;
mov.u64 %rd226, %rd941;
or.b64 %rd612, %rd219, %rd416;
and.b64 %rd613, %rd612, -4294967296;
setp.eq.s64	%p130, %rd613, 0;
@%p130 bra BB103_232;

div.s64 %rd794, %rd219, %rd416;
bra.uni BB103_233;

BB103_232:
cvt.u32.u64	%r232, %rd416;
cvt.u32.u64	%r233, %rd219;
div.u32 %r234, %r233, %r232;
cvt.u64.u32	%rd794, %r234;

BB103_233:
or.b64 %rd614, %rd938, %rd416;
and.b64 %rd615, %rd614, -4294967296;
setp.eq.s64	%p131, %rd615, 0;
@%p131 bra BB103_235;

div.s64 %rd795, %rd938, %rd416;
bra.uni BB103_236;

BB103_235:
cvt.u32.u64	%r235, %rd416;
cvt.u32.u64	%r236, %rd938;
div.u32 %r237, %r236, %r235;
cvt.u64.u32	%rd795, %r237;

BB103_236:
setp.ge.s64	%p132, %rd794, %rd795;
mov.u64 %rd939, %rd219;
mov.f64 %fd322, %fd89;
@%p132 bra BB103_238;

st.local.u64 [%rd3+16], %rd219;
st.local.u64 [%rd3+32], %rd938;
st.local.f64 [%rd3+24], %fd89;
st.local.f64 [%rd3+40], %fd321;
mov.u64 %rd899, %rd938;
mov.u64 %rd938, %rd219;
mov.u64 %rd939, %rd899;
mov.f64 %fd277, %fd321;
mov.f64 %fd321, %fd89;
mov.f64 %fd322, %fd277;

BB103_238:
mov.f64 %fd93, %fd321;
mov.f64 %fd313, %fd322;
mov.u64 %rd235, %rd938;
mov.u64 %rd931, %rd939;
or.b64 %rd616, %rd227, %rd416;
and.b64 %rd617, %rd616, -4294967296;
setp.eq.s64	%p133, %rd617, 0;
@%p133 bra BB103_240;

div.s64 %rd796, %rd227, %rd416;
bra.uni BB103_241;

BB103_240:
cvt.u32.u64	%r238, %rd416;
cvt.u32.u64	%r239, %rd227;
div.u32 %r240, %r239, %r238;
cvt.u64.u32	%rd796, %r240;

BB103_241:
or.b64 %rd618, %rd936, %rd416;
and.b64 %rd619, %rd618, -4294967296;
setp.eq.s64	%p134, %rd619, 0;
@%p134 bra BB103_243;

div.s64 %rd797, %rd936, %rd416;
bra.uni BB103_244;

BB103_243:
cvt.u32.u64	%r241, %rd416;
cvt.u32.u64	%r242, %rd936;
div.u32 %r243, %r242, %r241;
cvt.u64.u32	%rd797, %r243;

BB103_244:
setp.ge.s64	%p135, %rd796, %rd797;
mov.u64 %rd937, %rd227;
mov.f64 %fd320, %fd91;
@%p135 bra BB103_246;

st.local.u64 [%rd3+48], %rd227;
st.local.u64 [%rd3+64], %rd936;
st.local.f64 [%rd3+56], %fd91;
st.local.f64 [%rd3+72], %fd319;
mov.u64 %rd901, %rd936;
mov.u64 %rd936, %rd227;
mov.u64 %rd937, %rd901;
mov.f64 %fd279, %fd319;
mov.f64 %fd319, %fd91;
mov.f64 %fd320, %fd279;

BB103_246:
mov.f64 %fd95, %fd319;
mov.f64 %fd310, %fd320;
mov.u64 %rd243, %rd936;
mov.u64 %rd928, %rd937;
or.b64 %rd620, %rd935, %rd416;
and.b64 %rd621, %rd620, -4294967296;
setp.eq.s64	%p136, %rd621, 0;
@%p136 bra BB103_248;

div.s64 %rd798, %rd935, %rd416;
bra.uni BB103_249;

BB103_248:
cvt.u32.u64	%r244, %rd416;
cvt.u32.u64	%r245, %rd935;
div.u32 %r246, %r245, %r244;
cvt.u64.u32	%rd798, %r246;

BB103_249:
or.b64 %rd622, %rd226, %rd416;
and.b64 %rd623, %rd622, -4294967296;
setp.eq.s64	%p137, %rd623, 0;
@%p137 bra BB103_251;

div.s64 %rd799, %rd226, %rd416;
bra.uni BB103_252;

BB103_251:
cvt.u32.u64	%r247, %rd416;
cvt.u32.u64	%r248, %rd226;
div.u32 %r249, %r248, %r247;
cvt.u64.u32	%rd799, %r249;

BB103_252:
setp.ge.s64	%p138, %rd798, %rd799;
mov.u64 %rd934, %rd226;
mov.f64 %fd317, %fd90;
@%p138 bra BB103_254;

st.local.u64 [%rd3+80], %rd935;
st.local.u64 [%rd3+96], %rd226;
st.local.f64 [%rd3+88], %fd318;
st.local.f64 [%rd3+104], %fd90;
mov.u64 %rd894, %rd935;
mov.u64 %rd935, %rd226;
mov.u64 %rd934, %rd894;
mov.f64 %fd271, %fd318;
mov.f64 %fd318, %fd90;
mov.f64 %fd317, %fd271;

BB103_254:
mov.f64 %fd97, %fd317;
mov.f64 %fd312, %fd318;
mov.u64 %rd251, %rd934;
mov.u64 %rd930, %rd935;
or.b64 %rd624, %rd235, %rd416;
and.b64 %rd625, %rd624, -4294967296;
setp.eq.s64	%p139, %rd625, 0;
@%p139 bra BB103_256;

div.s64 %rd800, %rd235, %rd416;
bra.uni BB103_257;

BB103_256:
cvt.u32.u64	%r250, %rd416;
cvt.u32.u64	%r251, %rd235;
div.u32 %r252, %r251, %r250;
cvt.u64.u32	%rd800, %r252;

BB103_257:
or.b64 %rd626, %rd210, %rd416;
and.b64 %rd627, %rd626, -4294967296;
setp.eq.s64	%p140, %rd627, 0;
@%p140 bra BB103_259;

div.s64 %rd801, %rd210, %rd416;
bra.uni BB103_260;

BB103_259:
cvt.u32.u64	%r253, %rd416;
cvt.u32.u64	%r254, %rd210;
div.u32 %r255, %r254, %r253;
cvt.u64.u32	%rd801, %r255;

BB103_260:
setp.ge.s64	%p141, %rd800, %rd801;
mov.u64 %rd933, %rd235;
mov.f64 %fd316, %fd93;
@%p141 bra BB103_262;

st.local.u64 [%rd3], %rd235;
st.local.u64 [%rd3+16], %rd210;
st.local.f64 [%rd3+8], %fd93;
st.local.f64 [%rd3+24], %fd315;
mov.u64 %rd933, %rd210;
mov.f64 %fd275, %fd315;
mov.f64 %fd315, %fd93;
mov.f64 %fd316, %fd275;

BB103_262:
mov.f64 %fd306, %fd315;
mov.f64 %fd307, %fd316;
mov.u64 %rd925, %rd933;
or.b64 %rd628, %rd243, %rd416;
and.b64 %rd629, %rd628, -4294967296;
setp.eq.s64	%p142, %rd629, 0;
@%p142 bra BB103_264;

div.s64 %rd802, %rd243, %rd416;
bra.uni BB103_265;

BB103_264:
cvt.u32.u64	%r256, %rd416;
cvt.u32.u64	%r257, %rd243;
div.u32 %r258, %r257, %r256;
cvt.u64.u32	%rd802, %r258;

BB103_265:
or.b64 %rd630, %rd931, %rd416;
and.b64 %rd631, %rd630, -4294967296;
setp.eq.s64	%p143, %rd631, 0;
@%p143 bra BB103_267;

div.s64 %rd803, %rd931, %rd416;
bra.uni BB103_268;

BB103_267:
cvt.u32.u64	%r259, %rd416;
cvt.u32.u64	%r260, %rd931;
div.u32 %r261, %r260, %r259;
cvt.u64.u32	%rd803, %r261;

BB103_268:
setp.ge.s64	%p144, %rd802, %rd803;
mov.u64 %rd932, %rd243;
mov.f64 %fd314, %fd95;
@%p144 bra BB103_270;

st.local.u64 [%rd3+32], %rd243;
st.local.u64 [%rd3+48], %rd931;
st.local.f64 [%rd3+40], %fd95;
st.local.f64 [%rd3+56], %fd313;
mov.u64 %rd909, %rd931;
mov.u64 %rd931, %rd243;
mov.u64 %rd932, %rd909;
mov.f64 %fd287, %fd313;
mov.f64 %fd313, %fd95;
mov.f64 %fd314, %fd287;

BB103_270:
mov.f64 %fd308, %fd313;
mov.f64 %fd309, %fd314;
mov.u64 %rd926, %rd931;
mov.u64 %rd927, %rd932;
or.b64 %rd632, %rd251, %rd416;
and.b64 %rd633, %rd632, -4294967296;
setp.eq.s64	%p145, %rd633, 0;
@%p145 bra BB103_272;

div.s64 %rd804, %rd251, %rd416;
bra.uni BB103_273;

BB103_272:
cvt.u32.u64	%r262, %rd416;
cvt.u32.u64	%r263, %rd251;
div.u32 %r264, %r263, %r262;
cvt.u64.u32	%rd804, %r264;

BB103_273:
or.b64 %rd634, %rd928, %rd416;
and.b64 %rd635, %rd634, -4294967296;
setp.eq.s64	%p146, %rd635, 0;
@%p146 bra BB103_275;

div.s64 %rd805, %rd928, %rd416;
bra.uni BB103_276;

BB103_275:
cvt.u32.u64	%r265, %rd416;
cvt.u32.u64	%r266, %rd928;
div.u32 %r267, %r266, %r265;
cvt.u64.u32	%rd805, %r267;

BB103_276:
setp.ge.s64	%p147, %rd804, %rd805;
mov.u64 %rd929, %rd251;
mov.f64 %fd311, %fd97;
@%p147 bra BB103_278;

st.local.u64 [%rd3+64], %rd251;
st.local.u64 [%rd3+80], %rd928;
st.local.f64 [%rd3+72], %fd97;
st.local.f64 [%rd3+88], %fd310;
mov.u64 %rd912, %rd928;
mov.u64 %rd928, %rd251;
mov.u64 %rd929, %rd912;
mov.f64 %fd291, %fd310;
mov.f64 %fd310, %fd97;
mov.f64 %fd311, %fd291;

BB103_278:
mad.lo.s32 %r369, %r374, -7, %r1;
mad.lo.s32 %r269, %r374, 7, 7;
setp.gt.u32	%p148, %r269, %r1;
selp.b32	%r271, %r369, 7, %p148;
setp.eq.s32	%p149, %r271, 0;
@%p149 bra BB103_280;

ld.local.u64 %rd636, [%rd3];
st.shared.u64 [%rd34], %rd636;
st.shared.f64 [%rd34+8], %fd306;

BB103_280:
setp.lt.u32	%p151, %r271, 2;
@%p151 bra BB103_282;

st.shared.u64 [%rd34+16], %rd925;
st.shared.f64 [%rd34+24], %fd307;

BB103_282:
setp.lt.u32	%p153, %r271, 3;
@%p153 bra BB103_284;

st.shared.u64 [%rd34+32], %rd926;
st.shared.f64 [%rd34+40], %fd308;

BB103_284:
setp.lt.u32	%p155, %r271, 4;
@%p155 bra BB103_286;

st.shared.u64 [%rd34+48], %rd927;
st.shared.f64 [%rd34+56], %fd309;

BB103_286:
setp.lt.u32	%p157, %r271, 5;
@%p157 bra BB103_288;

st.shared.u64 [%rd34+64], %rd928;
st.shared.f64 [%rd34+72], %fd310;

BB103_288:
setp.lt.u32	%p159, %r271, 6;
@%p159 bra BB103_290;

st.shared.u64 [%rd34+80], %rd929;
st.shared.f64 [%rd34+88], %fd311;

BB103_290:
setp.lt.u32	%p161, %r271, 7;
@%p161 bra BB103_292;

st.shared.u64 [%rd34+96], %rd930;
st.shared.f64 [%rd34+104], %fd312;

BB103_292:
ld.param.u64 %rd726, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd725, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+32];
cvta.to.global.u64 %rd279, %rd725;
cvta.to.global.u64 %rd280, %rd726;
bar.sync 0;
mad.lo.s32 %r370, %r374, -7, %r1;
mov.u32 %r299, 7;
min.u32 %r5, %r370, %r299;
mov.u32 %r371, 2;

BB103_293:
neg.s32 %r300, %r371;
and.b32 %r301, %r374, %r300;
add.s32 %r302, %r371, -1;
and.b32 %r303, %r302, %r374;
mul.lo.s32 %r304, %r303, 7;
min.u32 %r7, %r304, %r1;
mul.lo.s32 %r305, %r301, 7;
shr.u32 %r306, %r371, 1;
mul.lo.s32 %r307, %r306, 7;
min.u32 %r308, %r305, %r1;
add.s32 %r309, %r308, %r307;
min.u32 %r310, %r309, %r1;
add.s32 %r311, %r310, %r307;
min.u32 %r8, %r311, %r1;
sub.s32 %r312, %r310, %r308;
sub.s32 %r313, %r8, %r310;
cvt.u64.u32	%rd281, %r308;
cvt.u64.u32	%rd282, %r310;
setp.lt.u32	%p162, %r7, %r313;
sub.s32 %r314, %r7, %r313;
selp.b32	%r373, 0, %r314, %p162;
min.u32 %r372, %r312, %r7;
setp.ge.u32	%p163, %r373, %r372;
@%p163 bra BB103_302;

add.s32 %r11, %r7, -1;

BB103_295:
add.s32 %r315, %r372, %r373;
shr.u32 %r14, %r315, 1;
sub.s32 %r316, %r11, %r14;
cvt.u64.u32	%rd637, %r316;
add.s64 %rd638, %rd637, %rd282;
shl.b64 %rd639, %rd638, 4;
add.s64 %rd641, %rd460, %rd639;
ld.shared.u64 %rd283, [%rd641];
or.b64 %rd642, %rd283, %rd416;
and.b64 %rd643, %rd642, -4294967296;
setp.eq.s64	%p164, %rd643, 0;
@%p164 bra BB103_297;
bra.uni BB103_296;

BB103_297:
cvt.u32.u64	%r317, %rd416;
cvt.u32.u64	%r318, %rd283;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd987, %r319;
bra.uni BB103_298;

BB103_296:
div.s64 %rd987, %rd283, %rd416;

BB103_298:
cvt.u64.u32	%rd644, %r14;
add.s64 %rd645, %rd644, %rd281;
shl.b64 %rd646, %rd645, 4;
add.s64 %rd648, %rd460, %rd646;
ld.shared.u64 %rd287, [%rd648];
or.b64 %rd649, %rd287, %rd416;
and.b64 %rd650, %rd649, -4294967296;
setp.eq.s64	%p165, %rd650, 0;
@%p165 bra BB103_300;
bra.uni BB103_299;

BB103_300:
cvt.u32.u64	%r320, %rd416;
cvt.u32.u64	%r321, %rd287;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd988, %r322;
bra.uni BB103_301;

BB103_299:
div.s64 %rd988, %rd287, %rd416;

BB103_301:
add.s32 %r323, %r14, 1;
setp.lt.s64	%p166, %rd987, %rd988;
selp.b32	%r373, %r373, %r323, %p166;
selp.b32	%r372, %r14, %r372, %p166;
setp.lt.u32	%p167, %r373, %r372;
@%p167 bra BB103_295;

BB103_302:
cvt.u64.u32	%rd651, %r373;
add.s64 %rd291, %rd651, %rd281;
shl.b64 %rd652, %rd291, 4;
add.s64 %rd292, %rd460, %rd652;
shl.b64 %rd654, %rd282, 4;
add.s64 %rd293, %rd460, %rd654;
cvt.u64.u32	%rd655, %r7;
add.s64 %rd656, %rd282, %rd655;
sub.s64 %rd294, %rd656, %rd651;
shl.b64 %rd657, %rd294, 4;
add.s64 %rd295, %rd460, %rd657;
mul.wide.u32 %rd658, %r8, 16;
add.s64 %rd296, %rd460, %rd658;
ld.shared.u64 %rd659, [%rd292];
ld.shared.f64 %fd137, [%rd292+8];
st.local.f64 [%rd1+8], %fd137;
st.local.u64 [%rd1], %rd659;
ld.shared.u64 %rd660, [%rd295];
ld.shared.f64 %fd138, [%rd295+8];
st.local.f64 [%rd2+8], %fd138;
st.local.u64 [%rd2], %rd660;
mov.pred %p219, -1;
setp.ge.u64	%p169, %rd295, %rd296;
@%p169 bra BB103_311;

mov.pred %p219, 0;
setp.ge.u64	%p171, %rd292, %rd293;
@%p171 bra BB103_311;

ld.local.u64 %rd297, [%rd2];
or.b64 %rd661, %rd297, %rd416;
and.b64 %rd662, %rd661, -4294967296;
setp.eq.s64	%p172, %rd662, 0;
@%p172 bra BB103_306;
bra.uni BB103_305;

BB103_306:
cvt.u32.u64	%r324, %rd416;
cvt.u32.u64	%r325, %rd297;
div.u32 %r326, %r325, %r324;
cvt.u64.u32	%rd989, %r326;
bra.uni BB103_307;

BB103_305:
div.s64 %rd989, %rd297, %rd416;

BB103_307:
ld.local.u64 %rd301, [%rd1];
or.b64 %rd663, %rd301, %rd416;
and.b64 %rd664, %rd663, -4294967296;
setp.eq.s64	%p173, %rd664, 0;
@%p173 bra BB103_309;
bra.uni BB103_308;

BB103_309:
cvt.u32.u64	%r327, %rd416;
cvt.u32.u64	%r328, %rd301;
div.u32 %r329, %r328, %r327;
cvt.u64.u32	%rd990, %r329;
bra.uni BB103_310;

BB103_308:
div.s64 %rd990, %rd301, %rd416;

BB103_310:
setp.ge.s64	%p219, %rd989, %rd990;

BB103_311:
selp.b64	%rd665, %rd1, %rd2, %p219;
ld.local.u64 %rd305, [%rd665];
ld.local.f64 %fd109, [%rd665+8];
@%p219 bra BB103_313;
bra.uni BB103_312;

BB103_313:
mov.u64 %rd1022, %rd295;
add.s64 %rd672, %rd652, %rd460;
add.s64 %rd310, %rd672, 16;
mov.u64 %rd1044, %rd310;
ld.shared.u64 %rd673, [%rd292+16];
ld.shared.f64 %fd140, [%rd292+24];
st.local.u64 [%rd1], %rd673;
st.local.f64 [%rd1+8], %fd140;
mov.u64 %rd1011, %rd295;
mov.u64 %rd1033, %rd310;
bra.uni BB103_314;

BB103_312:
mov.u64 %rd1044, %rd292;
add.s64 %rd668, %rd657, %rd460;
add.s64 %rd307, %rd668, 16;
mov.u64 %rd1022, %rd307;
ld.shared.u64 %rd669, [%rd295+16];
ld.shared.f64 %fd139, [%rd295+24];
st.local.u64 [%rd2], %rd669;
st.local.f64 [%rd2+8], %fd139;
mov.u64 %rd1011, %rd307;
mov.u64 %rd1033, %rd292;

BB103_314:
mov.u64 %rd315, %rd1044;
mov.u64 %rd1032, %rd1033;
mov.u64 %rd313, %rd1022;
mov.u64 %rd1010, %rd1011;
mov.pred %p220, -1;
setp.ge.u64	%p175, %rd1010, %rd296;
@%p175 bra BB103_323;

mov.pred %p220, 0;
setp.ge.u64	%p177, %rd1032, %rd293;
@%p177 bra BB103_323;

ld.local.u64 %rd316, [%rd2];
or.b64 %rd674, %rd316, %rd416;
and.b64 %rd675, %rd674, -4294967296;
setp.eq.s64	%p178, %rd675, 0;
@%p178 bra BB103_318;
bra.uni BB103_317;

BB103_318:
cvt.u32.u64	%r330, %rd416;
cvt.u32.u64	%r331, %rd316;
div.u32 %r332, %r331, %r330;
cvt.u64.u32	%rd991, %r332;
bra.uni BB103_319;

BB103_317:
div.s64 %rd991, %rd316, %rd416;

BB103_319:
ld.local.u64 %rd320, [%rd1];
or.b64 %rd676, %rd320, %rd416;
and.b64 %rd677, %rd676, -4294967296;
setp.eq.s64	%p179, %rd677, 0;
@%p179 bra BB103_321;
bra.uni BB103_320;

BB103_321:
cvt.u32.u64	%r333, %rd416;
cvt.u32.u64	%r334, %rd320;
div.u32 %r335, %r334, %r333;
cvt.u64.u32	%rd992, %r335;
bra.uni BB103_322;

BB103_320:
div.s64 %rd992, %rd320, %rd416;

BB103_322:
setp.ge.s64	%p220, %rd991, %rd992;

BB103_323:
selp.b64	%rd678, %rd1, %rd2, %p220;
ld.local.u64 %rd324, [%rd678];
ld.local.f64 %fd110, [%rd678+8];
@%p220 bra BB103_325;
bra.uni BB103_324;

BB103_325:
add.s64 %rd1032, %rd1032, 16;
add.s64 %rd328, %rd315, 16;
ld.shared.u64 %rd680, [%rd315+16];
ld.shared.f64 %fd142, [%rd315+24];
st.local.u64 [%rd1], %rd680;
st.local.f64 [%rd1+8], %fd142;
mov.u64 %rd1021, %rd313;
mov.u64 %rd1043, %rd328;
bra.uni BB103_326;

BB103_324:
add.s64 %rd1010, %rd1010, 16;
add.s64 %rd326, %rd313, 16;
ld.shared.u64 %rd679, [%rd313+16];
ld.shared.f64 %fd141, [%rd313+24];
st.local.u64 [%rd2], %rd679;
st.local.f64 [%rd2+8], %fd141;
mov.u64 %rd1021, %rd326;
mov.u64 %rd1043, %rd315;

BB103_326:
mov.u64 %rd332, %rd1043;
mov.u64 %rd1031, %rd1032;
mov.u64 %rd330, %rd1021;
mov.u64 %rd1009, %rd1010;
mov.pred %p221, -1;
setp.ge.u64	%p181, %rd1009, %rd296;
@%p181 bra BB103_335;

mov.pred %p221, 0;
setp.ge.u64	%p183, %rd1031, %rd293;
@%p183 bra BB103_335;

ld.local.u64 %rd333, [%rd2];
or.b64 %rd681, %rd333, %rd416;
and.b64 %rd682, %rd681, -4294967296;
setp.eq.s64	%p184, %rd682, 0;
@%p184 bra BB103_330;
bra.uni BB103_329;

BB103_330:
cvt.u32.u64	%r336, %rd416;
cvt.u32.u64	%r337, %rd333;
div.u32 %r338, %r337, %r336;
cvt.u64.u32	%rd993, %r338;
bra.uni BB103_331;

BB103_329:
div.s64 %rd993, %rd333, %rd416;

BB103_331:
ld.local.u64 %rd337, [%rd1];
or.b64 %rd683, %rd337, %rd416;
and.b64 %rd684, %rd683, -4294967296;
setp.eq.s64	%p185, %rd684, 0;
@%p185 bra BB103_333;
bra.uni BB103_332;

BB103_333:
cvt.u32.u64	%r339, %rd416;
cvt.u32.u64	%r340, %rd337;
div.u32 %r341, %r340, %r339;
cvt.u64.u32	%rd994, %r341;
bra.uni BB103_334;

BB103_332:
div.s64 %rd994, %rd337, %rd416;

BB103_334:
setp.ge.s64	%p221, %rd993, %rd994;

BB103_335:
selp.b64	%rd685, %rd1, %rd2, %p221;
ld.local.u64 %rd341, [%rd685];
ld.local.f64 %fd111, [%rd685+8];
@%p221 bra BB103_337;
bra.uni BB103_336;

BB103_337:
add.s64 %rd1031, %rd1031, 16;
add.s64 %rd345, %rd332, 16;
ld.shared.u64 %rd687, [%rd332+16];
st.local.u64 [%rd1], %rd687;
ld.shared.f64 %fd144, [%rd332+24];
st.local.f64 [%rd1+8], %fd144;
mov.u64 %rd1020, %rd330;
mov.u64 %rd1042, %rd345;
bra.uni BB103_338;

BB103_336:
add.s64 %rd1009, %rd1009, 16;
add.s64 %rd343, %rd330, 16;
ld.shared.u64 %rd686, [%rd330+16];
st.local.u64 [%rd2], %rd686;
ld.shared.f64 %fd143, [%rd330+24];
st.local.f64 [%rd2+8], %fd143;
mov.u64 %rd1020, %rd343;
mov.u64 %rd1042, %rd332;

BB103_338:
mov.u64 %rd349, %rd1042;
mov.u64 %rd1030, %rd1031;
mov.u64 %rd347, %rd1020;
mov.u64 %rd1008, %rd1009;
mov.pred %p222, -1;
setp.ge.u64	%p187, %rd1008, %rd296;
@%p187 bra BB103_347;

mov.pred %p222, 0;
setp.ge.u64	%p189, %rd1030, %rd293;
@%p189 bra BB103_347;

ld.local.u64 %rd350, [%rd2];
or.b64 %rd688, %rd350, %rd416;
and.b64 %rd689, %rd688, -4294967296;
setp.eq.s64	%p190, %rd689, 0;
@%p190 bra BB103_342;
bra.uni BB103_341;

BB103_342:
cvt.u32.u64	%r342, %rd416;
cvt.u32.u64	%r343, %rd350;
div.u32 %r344, %r343, %r342;
cvt.u64.u32	%rd995, %r344;
bra.uni BB103_343;

BB103_341:
div.s64 %rd995, %rd350, %rd416;

BB103_343:
ld.local.u64 %rd354, [%rd1];
or.b64 %rd690, %rd354, %rd416;
and.b64 %rd691, %rd690, -4294967296;
setp.eq.s64	%p191, %rd691, 0;
@%p191 bra BB103_345;
bra.uni BB103_344;

BB103_345:
cvt.u32.u64	%r345, %rd416;
cvt.u32.u64	%r346, %rd354;
div.u32 %r347, %r346, %r345;
cvt.u64.u32	%rd996, %r347;
bra.uni BB103_346;

BB103_344:
div.s64 %rd996, %rd354, %rd416;

BB103_346:
setp.ge.s64	%p222, %rd995, %rd996;

BB103_347:
selp.b64	%rd692, %rd1, %rd2, %p222;
ld.local.u64 %rd358, [%rd692];
ld.local.f64 %fd112, [%rd692+8];
@%p222 bra BB103_349;
bra.uni BB103_348;

BB103_349:
add.s64 %rd1030, %rd1030, 16;
add.s64 %rd362, %rd349, 16;
ld.shared.u64 %rd694, [%rd349+16];
st.local.u64 [%rd1], %rd694;
ld.shared.f64 %fd146, [%rd349+24];
st.local.f64 [%rd1+8], %fd146;
mov.u64 %rd1019, %rd347;
mov.u64 %rd1041, %rd362;
bra.uni BB103_350;

BB103_348:
add.s64 %rd1008, %rd1008, 16;
add.s64 %rd360, %rd347, 16;
ld.shared.u64 %rd693, [%rd347+16];
st.local.u64 [%rd2], %rd693;
ld.shared.f64 %fd145, [%rd347+24];
st.local.f64 [%rd2+8], %fd145;
mov.u64 %rd1019, %rd360;
mov.u64 %rd1041, %rd349;

BB103_350:
mov.u64 %rd366, %rd1041;
mov.u64 %rd1029, %rd1030;
mov.u64 %rd364, %rd1019;
mov.u64 %rd1007, %rd1008;
mov.pred %p223, -1;
setp.ge.u64	%p193, %rd1007, %rd296;
@%p193 bra BB103_359;

mov.pred %p223, 0;
setp.ge.u64	%p195, %rd1029, %rd293;
@%p195 bra BB103_359;

ld.local.u64 %rd367, [%rd2];
or.b64 %rd695, %rd367, %rd416;
and.b64 %rd696, %rd695, -4294967296;
setp.eq.s64	%p196, %rd696, 0;
@%p196 bra BB103_354;
bra.uni BB103_353;

BB103_354:
cvt.u32.u64	%r348, %rd416;
cvt.u32.u64	%r349, %rd367;
div.u32 %r350, %r349, %r348;
cvt.u64.u32	%rd997, %r350;
bra.uni BB103_355;

BB103_353:
div.s64 %rd997, %rd367, %rd416;

BB103_355:
ld.local.u64 %rd371, [%rd1];
or.b64 %rd697, %rd371, %rd416;
and.b64 %rd698, %rd697, -4294967296;
setp.eq.s64	%p197, %rd698, 0;
@%p197 bra BB103_357;
bra.uni BB103_356;

BB103_357:
cvt.u32.u64	%r351, %rd416;
cvt.u32.u64	%r352, %rd371;
div.u32 %r353, %r352, %r351;
cvt.u64.u32	%rd998, %r353;
bra.uni BB103_358;

BB103_356:
div.s64 %rd998, %rd371, %rd416;

BB103_358:
setp.ge.s64	%p223, %rd997, %rd998;

BB103_359:
selp.b64	%rd699, %rd1, %rd2, %p223;
ld.local.u64 %rd375, [%rd699];
ld.local.f64 %fd113, [%rd699+8];
@%p223 bra BB103_361;
bra.uni BB103_360;

BB103_361:
add.s64 %rd1029, %rd1029, 16;
add.s64 %rd379, %rd366, 16;
ld.shared.u64 %rd701, [%rd366+16];
st.local.u64 [%rd1], %rd701;
ld.shared.f64 %fd148, [%rd366+24];
st.local.f64 [%rd1+8], %fd148;
mov.u64 %rd1018, %rd364;
mov.u64 %rd1040, %rd379;
bra.uni BB103_362;

BB103_360:
add.s64 %rd1007, %rd1007, 16;
add.s64 %rd377, %rd364, 16;
ld.shared.u64 %rd700, [%rd364+16];
st.local.u64 [%rd2], %rd700;
ld.shared.f64 %fd147, [%rd364+24];
st.local.f64 [%rd2+8], %fd147;
mov.u64 %rd1018, %rd377;
mov.u64 %rd1040, %rd366;

BB103_362:
mov.u64 %rd383, %rd1040;
mov.u64 %rd1028, %rd1029;
mov.u64 %rd381, %rd1018;
mov.u64 %rd1006, %rd1007;
mov.pred %p224, -1;
setp.ge.u64	%p199, %rd1006, %rd296;
@%p199 bra BB103_371;

mov.pred %p224, 0;
setp.ge.u64	%p201, %rd1028, %rd293;
@%p201 bra BB103_371;

ld.local.u64 %rd384, [%rd2];
or.b64 %rd702, %rd384, %rd416;
and.b64 %rd703, %rd702, -4294967296;
setp.eq.s64	%p202, %rd703, 0;
@%p202 bra BB103_366;
bra.uni BB103_365;

BB103_366:
cvt.u32.u64	%r354, %rd416;
cvt.u32.u64	%r355, %rd384;
div.u32 %r356, %r355, %r354;
cvt.u64.u32	%rd999, %r356;
bra.uni BB103_367;

BB103_365:
div.s64 %rd999, %rd384, %rd416;

BB103_367:
ld.local.u64 %rd388, [%rd1];
or.b64 %rd704, %rd388, %rd416;
and.b64 %rd705, %rd704, -4294967296;
setp.eq.s64	%p203, %rd705, 0;
@%p203 bra BB103_369;
bra.uni BB103_368;

BB103_369:
cvt.u32.u64	%r357, %rd416;
cvt.u32.u64	%r358, %rd388;
div.u32 %r359, %r358, %r357;
cvt.u64.u32	%rd1000, %r359;
bra.uni BB103_370;

BB103_368:
div.s64 %rd1000, %rd388, %rd416;

BB103_370:
setp.ge.s64	%p224, %rd999, %rd1000;

BB103_371:
selp.b64	%rd706, %rd1, %rd2, %p224;
ld.local.u64 %rd392, [%rd706];
ld.local.f64 %fd114, [%rd706+8];
@%p224 bra BB103_373;
bra.uni BB103_372;

BB103_373:
add.s64 %rd1028, %rd1028, 16;
add.s64 %rd396, %rd383, 16;
ld.shared.u64 %rd708, [%rd383+16];
st.local.u64 [%rd1], %rd708;
ld.shared.f64 %fd150, [%rd383+24];
st.local.f64 [%rd1+8], %fd150;
mov.u64 %rd1017, %rd381;
mov.u64 %rd1039, %rd396;
bra.uni BB103_374;

BB103_372:
add.s64 %rd1006, %rd1006, 16;
add.s64 %rd394, %rd381, 16;
ld.shared.u64 %rd707, [%rd381+16];
st.local.u64 [%rd2], %rd707;
ld.shared.f64 %fd149, [%rd381+24];
st.local.f64 [%rd2+8], %fd149;
mov.u64 %rd1017, %rd394;
mov.u64 %rd1039, %rd383;

BB103_374:
mov.pred %p225, -1;
setp.ge.u64	%p205, %rd1006, %rd296;
@%p205 bra BB103_383;

mov.pred %p225, 0;
setp.ge.u64	%p207, %rd1028, %rd293;
@%p207 bra BB103_383;

ld.local.u64 %rd401, [%rd2];
or.b64 %rd709, %rd401, %rd416;
and.b64 %rd710, %rd709, -4294967296;
setp.eq.s64	%p208, %rd710, 0;
@%p208 bra BB103_378;
bra.uni BB103_377;

BB103_378:
cvt.u32.u64	%r360, %rd416;
cvt.u32.u64	%r361, %rd401;
div.u32 %r362, %r361, %r360;
cvt.u64.u32	%rd1045, %r362;
bra.uni BB103_379;

BB103_377:
div.s64 %rd1045, %rd401, %rd416;

BB103_379:
ld.local.u64 %rd405, [%rd1];
or.b64 %rd711, %rd405, %rd416;
and.b64 %rd712, %rd711, -4294967296;
setp.eq.s64	%p209, %rd712, 0;
@%p209 bra BB103_381;
bra.uni BB103_380;

BB103_381:
cvt.u32.u64	%r363, %rd416;
cvt.u32.u64	%r364, %rd405;
div.u32 %r365, %r364, %r363;
cvt.u64.u32	%rd1046, %r365;
bra.uni BB103_382;

BB103_380:
div.s64 %rd1046, %rd405, %rd416;

BB103_382:
setp.ge.s64	%p225, %rd1045, %rd1046;

BB103_383:
selp.b64	%rd713, %rd1, %rd2, %p225;
ld.local.u64 %rd409, [%rd713];
ld.local.f64 %fd115, [%rd713+8];
@%p225 bra BB103_385;
bra.uni BB103_384;

BB103_385:
ld.shared.u64 %rd715, [%rd1039+16];
st.local.u64 [%rd1], %rd715;
ld.shared.f64 %fd152, [%rd1039+24];
st.local.f64 [%rd1+8], %fd152;
bra.uni BB103_386;

BB103_384:
ld.shared.u64 %rd714, [%rd1017+16];
st.local.u64 [%rd2], %rd714;
ld.shared.f64 %fd151, [%rd1017+24];
st.local.f64 [%rd2+8], %fd151;

BB103_386:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB103_388;

st.shared.u64 [%rd34], %rd305;
st.shared.f64 [%rd34+8], %fd109;

BB103_388:
setp.lt.u32	%p210, %r5, 2;
@%p210 bra BB103_390;

st.shared.u64 [%rd34+16], %rd324;
st.shared.f64 [%rd34+24], %fd110;

BB103_390:
setp.lt.u32	%p211, %r5, 3;
@%p211 bra BB103_392;

st.shared.u64 [%rd34+32], %rd341;
st.shared.f64 [%rd34+40], %fd111;

BB103_392:
setp.lt.u32	%p212, %r5, 4;
@%p212 bra BB103_394;

st.shared.u64 [%rd34+48], %rd358;
st.shared.f64 [%rd34+56], %fd112;

BB103_394:
setp.lt.u32	%p213, %r5, 5;
@%p213 bra BB103_396;

st.shared.u64 [%rd34+64], %rd375;
st.shared.f64 [%rd34+72], %fd113;

BB103_396:
setp.lt.u32	%p214, %r5, 6;
@%p214 bra BB103_398;

st.shared.u64 [%rd34+80], %rd392;
st.shared.f64 [%rd34+88], %fd114;

BB103_398:
setp.lt.u32	%p215, %r5, 7;
@%p215 bra BB103_400;

st.shared.u64 [%rd34+96], %rd409;
st.shared.f64 [%rd34+104], %fd115;

BB103_400:
bar.sync 0;
shl.b32 %r371, %r371, 1;
setp.lt.u32	%p216, %r371, 257;
@%p216 bra BB103_293;

setp.ge.u32	%p217, %r374, %r1;
@%p217 bra BB103_403;

BB103_402:
cvt.u64.u32	%rd716, %r374;
add.s64 %rd717, %rd716, %rd417;
shl.b64 %rd718, %rd717, 3;
add.s64 %rd719, %rd280, %rd718;
add.s64 %rd720, %rd279, %rd718;
mul.wide.u32 %rd721, %r374, 16;
add.s64 %rd723, %rd460, %rd721;
ld.shared.u64 %rd724, [%rd723];
ld.shared.f64 %fd153, [%rd723+8];
st.global.u64 [%rd719], %rd724;
st.global.f64 [%rd720], %fd153;
add.s32 %r374, %r374, 256;
setp.lt.u32	%p218, %r374, %r1;
@%p218 bra BB103_402;

BB103_403:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot104[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<3>;
.reg .b32 %r<143>;
.reg .f64 %fd<155>;
.reg .b64 %rd<549>;


mov.u64 %rd548, __local_depot104;
cvta.local.u64 %SP, %rd548;
ld.param.u64 %rd205, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+48];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+24];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd206, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd207, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd202, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd201, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIjNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd201;
cvta.to.global.u64 %rd2, %rd202;
cvta.to.global.u64 %rd208, %rd203;
cvta.to.global.u64 %rd3, %rd207;
mov.u32 %r35, %ctaid.x;
cvt.u64.u32	%rd209, %r35;
mul.lo.s64 %rd4, %rd209, %rd206;
mul.wide.u32 %rd210, %r35, 4;
add.s64 %rd211, %rd208, %rd210;
neg.s32 %r36, %r33;
and.b32 %r1, %r35, %r36;
shr.s32 %r2, %r33, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd211];
ld.global.u32 %r37, [%rd211+4];
add.s32 %r38, %r3, %r37;
min.s32 %r139, %r38, %r5;
add.s32 %r39, %r35, %r2;
mul.lo.s32 %r40, %r39, 1792;
sub.s32 %r41, %r40, %r4;
min.s32 %r7, %r41, %r5;
add.s32 %r42, %r40, 1792;
sub.s32 %r43, %r42, %r37;
min.s32 %r138, %r43, %r5;
add.s32 %r44, %r33, -1;
and.b32 %r45, %r35, %r44;
setp.ne.s32	%p15, %r44, %r45;
@%p15 bra BB104_2;

add.s32 %r46, %r1, %r2;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r139, %r47, %r5;
mad.lo.s32 %r48, %r2, 2, %r1;
mul.lo.s32 %r49, %r48, 1792;
min.s32 %r138, %r49, %r5;

BB104_2:
add.s32 %r50, %r3, %r4;
sub.s32 %r13, %r138, %r7;
sub.s32 %r14, %r139, %r50;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r142, %tid.x;
cvt.u64.u32	%rd212, %r142;
cvt.u64.u32	%rd213, %r50;
add.s64 %rd214, %rd212, %rd213;
shl.b64 %rd215, %rd214, 3;
add.s64 %rd5, %rd1, %rd215;
add.s64 %rd6, %rd2, %rd215;
@%p16 bra BB104_17;
bra.uni BB104_3;

BB104_17:
ld.global.u64 %rd440, [%rd5];
ld.global.f64 %fd111, [%rd6];
ld.global.u64 %rd441, [%rd5+2048];
ld.global.f64 %fd112, [%rd6+2048];
ld.global.u64 %rd442, [%rd5+4096];
ld.global.f64 %fd113, [%rd6+4096];
ld.global.u64 %rd443, [%rd5+6144];
ld.global.f64 %fd114, [%rd6+6144];
ld.global.u64 %rd444, [%rd5+8192];
ld.global.f64 %fd115, [%rd6+8192];
ld.global.u64 %rd445, [%rd5+10240];
ld.global.f64 %fd116, [%rd6+10240];
ld.global.u64 %rd446, [%rd5+12288];
ld.global.f64 %fd117, [%rd6+12288];
bra.uni BB104_18;

BB104_3:
mov.u64 %rd216, 0;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.u32	%p17, %r142, %r14;
mov.f64 %fd123, %fd62;
mov.u64 %rd452, %rd216;
@%p17 bra BB104_5;

ld.global.u64 %rd7, [%rd5];
ld.global.f64 %fd1, [%rd6];
mov.f64 %fd123, %fd1;
mov.u64 %rd452, %rd7;

BB104_5:
mov.u64 %rd428, %rd452;
mov.u64 %rd440, %rd428;
mov.f64 %fd99, %fd123;
mov.f64 %fd111, %fd99;
add.s32 %r51, %r142, 256;
setp.ge.u32	%p18, %r51, %r14;
mov.f64 %fd122, %fd62;
mov.u64 %rd451, %rd216;
@%p18 bra BB104_7;

ld.global.u64 %rd451, [%rd5+2048];
ld.global.f64 %fd122, [%rd6+2048];

BB104_7:
mov.u64 %rd441, %rd451;
mov.f64 %fd112, %fd122;
add.s32 %r52, %r142, 512;
setp.ge.u32	%p19, %r52, %r14;
mov.f64 %fd121, %fd62;
mov.u64 %rd450, %rd216;
@%p19 bra BB104_9;

ld.global.u64 %rd450, [%rd5+4096];
ld.global.f64 %fd121, [%rd6+4096];

BB104_9:
mov.u64 %rd442, %rd450;
mov.f64 %fd113, %fd121;
add.s32 %r53, %r142, 768;
setp.ge.u32	%p20, %r53, %r14;
mov.f64 %fd120, %fd62;
mov.u64 %rd449, %rd216;
@%p20 bra BB104_11;

ld.global.u64 %rd449, [%rd5+6144];
ld.global.f64 %fd120, [%rd6+6144];

BB104_11:
mov.u64 %rd443, %rd449;
mov.f64 %fd114, %fd120;
add.s32 %r54, %r142, 1024;
setp.ge.u32	%p21, %r54, %r14;
mov.f64 %fd119, %fd62;
mov.u64 %rd448, %rd216;
@%p21 bra BB104_13;

ld.global.u64 %rd448, [%rd5+8192];
ld.global.f64 %fd119, [%rd6+8192];

BB104_13:
mov.u64 %rd444, %rd448;
mov.f64 %fd115, %fd119;
add.s32 %r55, %r142, 1280;
setp.ge.u32	%p22, %r55, %r14;
mov.f64 %fd118, %fd62;
mov.u64 %rd447, %rd216;
@%p22 bra BB104_15;

ld.global.u64 %rd447, [%rd5+10240];
ld.global.f64 %fd118, [%rd6+10240];

BB104_15:
mov.u64 %rd445, %rd447;
mov.f64 %fd116, %fd118;
add.s32 %r56, %r142, 1536;
setp.ge.u32	%p23, %r56, %r14;
mov.f64 %fd117, %fd62;
mov.u64 %rd446, %rd216;
@%p23 bra BB104_18;

ld.global.u64 %rd446, [%rd5+12288];
ld.global.f64 %fd117, [%rd6+12288];

BB104_18:
add.s64 %rd224, %rd212, %rd4;
shl.b64 %rd225, %rd224, 4;
add.s64 %rd34, %rd3, %rd225;
@%p16 bra BB104_32;
bra.uni BB104_19;

BB104_32:
st.global.u64 [%rd34], %rd440;
st.global.f64 [%rd34+8], %fd111;
st.global.u64 [%rd34+4096], %rd441;
st.global.f64 [%rd34+4104], %fd112;
st.global.u64 [%rd34+8192], %rd442;
st.global.f64 [%rd34+8200], %fd113;
st.global.u64 [%rd34+12288], %rd443;
st.global.f64 [%rd34+12296], %fd114;
st.global.u64 [%rd34+16384], %rd444;
st.global.f64 [%rd34+16392], %fd115;
st.global.u64 [%rd34+20480], %rd445;
st.global.f64 [%rd34+20488], %fd116;
bra.uni BB104_33;

BB104_19:
setp.ge.u32	%p25, %r142, %r14;
@%p25 bra BB104_21;

st.global.u64 [%rd34], %rd440;
st.global.f64 [%rd34+8], %fd111;

BB104_21:
add.s32 %r60, %r142, 256;
setp.ge.u32	%p26, %r60, %r14;
@%p26 bra BB104_23;

st.global.u64 [%rd34+4096], %rd441;
st.global.f64 [%rd34+4104], %fd112;

BB104_23:
add.s32 %r62, %r142, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB104_25;

st.global.u64 [%rd34+8192], %rd442;
st.global.f64 [%rd34+8200], %fd113;

BB104_25:
add.s32 %r64, %r142, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB104_27;

st.global.u64 [%rd34+12288], %rd443;
st.global.f64 [%rd34+12296], %fd114;

BB104_27:
add.s32 %r66, %r142, 1024;
setp.ge.u32	%p29, %r66, %r14;
@%p29 bra BB104_29;

st.global.u64 [%rd34+16384], %rd444;
st.global.f64 [%rd34+16392], %fd115;

BB104_29:
add.s32 %r68, %r142, 1280;
setp.ge.u32	%p30, %r68, %r14;
@%p30 bra BB104_31;

st.global.u64 [%rd34+20480], %rd445;
st.global.f64 [%rd34+20488], %fd116;

BB104_31:
add.s32 %r70, %r142, 1536;
setp.ge.u32	%p31, %r70, %r14;
@%p31 bra BB104_34;

BB104_33:
st.global.u64 [%rd34+24576], %rd446;
st.global.f64 [%rd34+24584], %fd117;

BB104_34:
cvt.u64.u32	%rd226, %r7;
cvt.u64.u32	%rd35, %r14;
add.s64 %rd36, %rd35, %rd4;
add.s64 %rd228, %rd212, %rd226;
shl.b64 %rd229, %rd228, 3;
add.s64 %rd37, %rd1, %rd229;
add.s64 %rd38, %rd2, %rd229;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB104_49;
bra.uni BB104_35;

BB104_49:
ld.global.u64 %rd471, [%rd37];
ld.global.f64 %fd142, [%rd38];
ld.global.u64 %rd472, [%rd37+2048];
ld.global.f64 %fd143, [%rd38+2048];
ld.global.u64 %rd473, [%rd37+4096];
ld.global.f64 %fd144, [%rd38+4096];
ld.global.u64 %rd474, [%rd37+6144];
ld.global.f64 %fd145, [%rd38+6144];
ld.global.u64 %rd475, [%rd37+8192];
ld.global.f64 %fd146, [%rd38+8192];
ld.global.u64 %rd476, [%rd37+10240];
ld.global.f64 %fd147, [%rd38+10240];
ld.global.u64 %rd477, [%rd37+12288];
ld.global.f64 %fd148, [%rd38+12288];
bra.uni BB104_50;

BB104_35:
mov.u64 %rd230, 0;
mov.f64 %fd69, 0d0000000000000000;
setp.ge.u32	%p33, %r142, %r13;
mov.f64 %fd154, %fd69;
mov.u64 %rd483, %rd230;
@%p33 bra BB104_37;

ld.global.u64 %rd39, [%rd37];
ld.global.f64 %fd28, [%rd38];
mov.f64 %fd154, %fd28;
mov.u64 %rd483, %rd39;

BB104_37:
mov.u64 %rd459, %rd483;
mov.u64 %rd471, %rd459;
mov.f64 %fd130, %fd154;
mov.f64 %fd142, %fd130;
add.s32 %r71, %r142, 256;
setp.ge.u32	%p34, %r71, %r13;
mov.f64 %fd153, %fd69;
mov.u64 %rd482, %rd230;
@%p34 bra BB104_39;

ld.global.u64 %rd482, [%rd37+2048];
ld.global.f64 %fd153, [%rd38+2048];

BB104_39:
mov.u64 %rd472, %rd482;
mov.f64 %fd143, %fd153;
add.s32 %r72, %r142, 512;
setp.ge.u32	%p35, %r72, %r13;
mov.f64 %fd152, %fd69;
mov.u64 %rd481, %rd230;
@%p35 bra BB104_41;

ld.global.u64 %rd481, [%rd37+4096];
ld.global.f64 %fd152, [%rd38+4096];

BB104_41:
mov.u64 %rd473, %rd481;
mov.f64 %fd144, %fd152;
add.s32 %r73, %r142, 768;
setp.ge.u32	%p36, %r73, %r13;
mov.f64 %fd151, %fd69;
mov.u64 %rd480, %rd230;
@%p36 bra BB104_43;

ld.global.u64 %rd480, [%rd37+6144];
ld.global.f64 %fd151, [%rd38+6144];

BB104_43:
mov.u64 %rd474, %rd480;
mov.f64 %fd145, %fd151;
add.s32 %r74, %r142, 1024;
setp.ge.u32	%p37, %r74, %r13;
mov.f64 %fd150, %fd69;
mov.u64 %rd479, %rd230;
@%p37 bra BB104_45;

ld.global.u64 %rd479, [%rd37+8192];
ld.global.f64 %fd150, [%rd38+8192];

BB104_45:
mov.u64 %rd475, %rd479;
mov.f64 %fd146, %fd150;
add.s32 %r75, %r142, 1280;
setp.ge.u32	%p38, %r75, %r13;
mov.f64 %fd149, %fd69;
mov.u64 %rd478, %rd230;
@%p38 bra BB104_47;

ld.global.u64 %rd478, [%rd37+10240];
ld.global.f64 %fd149, [%rd38+10240];

BB104_47:
mov.u64 %rd476, %rd478;
mov.f64 %fd147, %fd149;
add.s32 %r76, %r142, 1536;
setp.ge.u32	%p39, %r76, %r13;
mov.f64 %fd148, %fd69;
mov.u64 %rd477, %rd230;
@%p39 bra BB104_50;

ld.global.u64 %rd477, [%rd37+12288];
ld.global.f64 %fd148, [%rd38+12288];

BB104_50:
add.s64 %rd238, %rd212, %rd36;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd66, %rd3, %rd239;
@%p32 bra BB104_64;
bra.uni BB104_51;

BB104_64:
st.global.u64 [%rd66], %rd471;
st.global.f64 [%rd66+8], %fd142;
st.global.u64 [%rd66+4096], %rd472;
st.global.f64 [%rd66+4104], %fd143;
st.global.u64 [%rd66+8192], %rd473;
st.global.f64 [%rd66+8200], %fd144;
st.global.u64 [%rd66+12288], %rd474;
st.global.f64 [%rd66+12296], %fd145;
st.global.u64 [%rd66+16384], %rd475;
st.global.f64 [%rd66+16392], %fd146;
st.global.u64 [%rd66+20480], %rd476;
st.global.f64 [%rd66+20488], %fd147;
bra.uni BB104_65;

BB104_51:
setp.ge.u32	%p41, %r142, %r13;
@%p41 bra BB104_53;

st.global.u64 [%rd66], %rd471;
st.global.f64 [%rd66+8], %fd142;

BB104_53:
add.s32 %r77, %r142, 256;
setp.ge.u32	%p42, %r77, %r13;
@%p42 bra BB104_55;

st.global.u64 [%rd66+4096], %rd472;
st.global.f64 [%rd66+4104], %fd143;

BB104_55:
add.s32 %r78, %r142, 512;
setp.ge.u32	%p43, %r78, %r13;
@%p43 bra BB104_57;

st.global.u64 [%rd66+8192], %rd473;
st.global.f64 [%rd66+8200], %fd144;

BB104_57:
add.s32 %r79, %r142, 768;
setp.ge.u32	%p44, %r79, %r13;
@%p44 bra BB104_59;

st.global.u64 [%rd66+12288], %rd474;
st.global.f64 [%rd66+12296], %fd145;

BB104_59:
add.s32 %r80, %r142, 1024;
setp.ge.u32	%p45, %r80, %r13;
@%p45 bra BB104_61;

st.global.u64 [%rd66+16384], %rd475;
st.global.f64 [%rd66+16392], %fd146;

BB104_61:
add.s32 %r81, %r142, 1280;
setp.ge.u32	%p46, %r81, %r13;
@%p46 bra BB104_63;

st.global.u64 [%rd66+20480], %rd476;
st.global.f64 [%rd66+20488], %fd147;

BB104_63:
add.s32 %r82, %r142, 1536;
setp.ge.u32	%p47, %r82, %r13;
@%p47 bra BB104_66;

BB104_65:
st.global.u64 [%rd66+24576], %rd477;
st.global.f64 [%rd66+24584], %fd148;

BB104_66:
bar.sync 0;
mul.lo.s32 %r19, %r142, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r83, %r21, %r13;
selp.b32	%r141, 0, %r83, %p48;
min.u32 %r140, %r14, %r21;
setp.ge.u32	%p49, %r141, %r140;
@%p49 bra BB104_75;

add.s32 %r24, %r21, -1;

BB104_68:
add.s32 %r84, %r140, %r141;
shr.u32 %r27, %r84, 1;
sub.s32 %r85, %r24, %r27;
cvt.u64.u32	%rd240, %r85;
add.s64 %rd241, %rd240, %rd36;
shl.b64 %rd242, %rd241, 4;
add.s64 %rd243, %rd3, %rd242;
ld.global.u64 %rd68, [%rd243];
or.b64 %rd244, %rd68, %rd205;
and.b64 %rd245, %rd244, -4294967296;
setp.eq.s64	%p50, %rd245, 0;
@%p50 bra BB104_70;
bra.uni BB104_69;

BB104_70:
cvt.u32.u64	%r86, %rd205;
cvt.u32.u64	%r87, %rd68;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd484, %r88;
bra.uni BB104_71;

BB104_69:
div.s64 %rd484, %rd68, %rd205;

BB104_71:
cvt.u64.u32	%rd246, %r27;
add.s64 %rd247, %rd246, %rd4;
shl.b64 %rd248, %rd247, 4;
add.s64 %rd249, %rd3, %rd248;
ld.global.u64 %rd72, [%rd249];
or.b64 %rd250, %rd72, %rd205;
and.b64 %rd251, %rd250, -4294967296;
setp.eq.s64	%p51, %rd251, 0;
@%p51 bra BB104_73;
bra.uni BB104_72;

BB104_73:
cvt.u32.u64	%r89, %rd205;
cvt.u32.u64	%r90, %rd72;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd485, %r91;
bra.uni BB104_74;

BB104_72:
div.s64 %rd485, %rd72, %rd205;

BB104_74:
add.s32 %r92, %r27, 1;
setp.lt.s64	%p52, %rd484, %rd485;
selp.b32	%r141, %r141, %r92, %p52;
selp.b32	%r140, %r27, %r140, %p52;
setp.lt.u32	%p53, %r141, %r140;
@%p53 bra BB104_68;

BB104_75:
cvt.u64.u32	%rd253, %r141;
add.s64 %rd76, %rd253, %rd4;
shl.b64 %rd254, %rd76, 4;
add.s64 %rd77, %rd3, %rd254;
shl.b64 %rd255, %rd36, 4;
add.s64 %rd78, %rd3, %rd255;
sub.s32 %r93, %r21, %r141;
cvt.u64.u32	%rd256, %r93;
add.s64 %rd79, %rd36, %rd256;
shl.b64 %rd257, %rd79, 4;
add.s64 %rd80, %rd3, %rd257;
cvt.u64.u32	%rd258, %r13;
add.s64 %rd259, %rd258, %rd4;
add.s64 %rd260, %rd259, %rd35;
shl.b64 %rd261, %rd260, 4;
add.s64 %rd81, %rd3, %rd261;
add.u64 %rd262, %SP, 0;
cvta.to.local.u64 %rd82, %rd262;
mov.u64 %rd486, 0;
mov.pred %p54, 0;
@%p54 bra BB104_77;

BB104_76:
add.s64 %rd263, %rd82, %rd486;
mov.u16 %rs1, 0;
st.local.u8 [%rd263], %rs1;
add.s64 %rd486, %rd486, 1;
setp.lt.u64	%p55, %rd486, 16;
@%p55 bra BB104_76;

BB104_77:
ld.global.u64 %rd265, [%rd77];
ld.global.f64 %fd76, [%rd77+8];
st.local.f64 [%rd82+8], %fd76;
st.local.u64 [%rd82], %rd265;
add.u64 %rd268, %SP, 16;
cvta.to.local.u64 %rd85, %rd268;
mov.u64 %rd487, 0;
@%p54 bra BB104_79;

BB104_78:
add.s64 %rd269, %rd85, %rd487;
mov.u16 %rs2, 0;
st.local.u8 [%rd269], %rs2;
add.s64 %rd487, %rd487, 1;
setp.lt.u64	%p57, %rd487, 16;
@%p57 bra BB104_78;

BB104_79:
ld.global.u64 %rd270, [%rd80];
ld.global.f64 %fd77, [%rd80+8];
st.local.f64 [%rd85+8], %fd77;
st.local.u64 [%rd85], %rd270;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd80, %rd81;
@%p59 bra BB104_88;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd77, %rd78;
@%p61 bra BB104_88;

ld.local.u64 %rd88, [%rd85];
or.b64 %rd275, %rd88, %rd205;
and.b64 %rd276, %rd275, -4294967296;
setp.eq.s64	%p62, %rd276, 0;
@%p62 bra BB104_83;

div.s64 %rd488, %rd88, %rd205;
bra.uni BB104_84;

BB104_83:
cvt.u32.u64	%r94, %rd205;
cvt.u32.u64	%r95, %rd88;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd488, %r96;

BB104_84:
ld.local.u64 %rd92, [%rd82];
or.b64 %rd279, %rd92, %rd205;
and.b64 %rd280, %rd279, -4294967296;
setp.eq.s64	%p63, %rd280, 0;
@%p63 bra BB104_86;

div.s64 %rd489, %rd92, %rd205;
bra.uni BB104_87;

BB104_86:
cvt.u32.u64	%r97, %rd205;
cvt.u32.u64	%r98, %rd92;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd489, %r99;

BB104_87:
setp.ge.s64	%p102, %rd488, %rd489;

BB104_88:
selp.b64	%rd285, %rd82, %rd85, %p102;
ld.local.u64 %rd96, [%rd285];
ld.local.f64 %fd55, [%rd285+8];
@%p102 bra BB104_90;
bra.uni BB104_89;

BB104_90:
add.s64 %rd292, %rd254, %rd3;
add.s64 %rd99, %rd292, 16;
mov.u64 %rd544, %rd99;
ld.global.u64 %rd293, [%rd77+16];
st.local.u64 [%rd82], %rd293;
ld.global.f64 %fd79, [%rd77+24];
st.local.f64 [%rd82+8], %fd79;
mov.u64 %rd521, %rd80;
mov.u64 %rd522, %rd80;
mov.u64 %rd545, %rd99;
bra.uni BB104_91;

BB104_89:
add.s64 %rd287, %rd257, %rd3;
add.s64 %rd97, %rd287, 16;
mov.u64 %rd521, %rd97;
ld.global.u64 %rd288, [%rd80+16];
st.local.u64 [%rd85], %rd288;
ld.global.f64 %fd78, [%rd80+24];
st.local.f64 [%rd85+8], %fd78;
mov.u64 %rd522, %rd97;
mov.u64 %rd544, %rd77;
mov.u64 %rd545, %rd77;

BB104_91:
mov.u64 %rd104, %rd544;
mov.u64 %rd543, %rd545;
mov.u64 %rd102, %rd521;
mov.u64 %rd520, %rd522;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd520, %rd81;
@%p65 bra BB104_100;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd543, %rd78;
@%p67 bra BB104_100;

ld.local.u64 %rd105, [%rd85];
or.b64 %rd298, %rd105, %rd205;
and.b64 %rd299, %rd298, -4294967296;
setp.eq.s64	%p68, %rd299, 0;
@%p68 bra BB104_95;

div.s64 %rd490, %rd105, %rd205;
bra.uni BB104_96;

BB104_95:
cvt.u32.u64	%r100, %rd205;
cvt.u32.u64	%r101, %rd105;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd490, %r102;

BB104_96:
ld.local.u64 %rd109, [%rd82];
or.b64 %rd302, %rd109, %rd205;
and.b64 %rd303, %rd302, -4294967296;
setp.eq.s64	%p69, %rd303, 0;
@%p69 bra BB104_98;

div.s64 %rd491, %rd109, %rd205;
bra.uni BB104_99;

BB104_98:
cvt.u32.u64	%r103, %rd205;
cvt.u32.u64	%r104, %rd109;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd491, %r105;

BB104_99:
setp.ge.s64	%p103, %rd490, %rd491;

BB104_100:
selp.b64	%rd308, %rd82, %rd85, %p103;
ld.local.u64 %rd113, [%rd308];
ld.local.f64 %fd56, [%rd308+8];
@%p103 bra BB104_102;
bra.uni BB104_101;

BB104_102:
add.s64 %rd543, %rd543, 16;
add.s64 %rd117, %rd104, 16;
ld.global.u64 %rd312, [%rd104+16];
st.local.u64 [%rd82], %rd312;
ld.global.f64 %fd81, [%rd104+24];
st.local.f64 [%rd82+8], %fd81;
mov.u64 %rd519, %rd102;
mov.u64 %rd542, %rd117;
bra.uni BB104_103;

BB104_101:
add.s64 %rd520, %rd520, 16;
add.s64 %rd115, %rd102, 16;
ld.global.u64 %rd309, [%rd102+16];
st.local.u64 [%rd85], %rd309;
ld.global.f64 %fd80, [%rd102+24];
st.local.f64 [%rd85+8], %fd80;
mov.u64 %rd519, %rd115;
mov.u64 %rd542, %rd104;

BB104_103:
mov.u64 %rd121, %rd542;
mov.u64 %rd541, %rd543;
mov.u64 %rd119, %rd519;
mov.u64 %rd518, %rd520;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd518, %rd81;
@%p71 bra BB104_112;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd541, %rd78;
@%p73 bra BB104_112;

ld.local.u64 %rd122, [%rd85];
or.b64 %rd317, %rd122, %rd205;
and.b64 %rd318, %rd317, -4294967296;
setp.eq.s64	%p74, %rd318, 0;
@%p74 bra BB104_107;

div.s64 %rd492, %rd122, %rd205;
bra.uni BB104_108;

BB104_107:
cvt.u32.u64	%r106, %rd205;
cvt.u32.u64	%r107, %rd122;
div.u32 %r108, %r107, %r106;
cvt.u64.u32	%rd492, %r108;

BB104_108:
ld.local.u64 %rd126, [%rd82];
or.b64 %rd321, %rd126, %rd205;
and.b64 %rd322, %rd321, -4294967296;
setp.eq.s64	%p75, %rd322, 0;
@%p75 bra BB104_110;

div.s64 %rd493, %rd126, %rd205;
bra.uni BB104_111;

BB104_110:
cvt.u32.u64	%r109, %rd205;
cvt.u32.u64	%r110, %rd126;
div.u32 %r111, %r110, %r109;
cvt.u64.u32	%rd493, %r111;

BB104_111:
setp.ge.s64	%p104, %rd492, %rd493;

BB104_112:
selp.b64	%rd327, %rd82, %rd85, %p104;
ld.local.u64 %rd130, [%rd327];
ld.local.f64 %fd57, [%rd327+8];
@%p104 bra BB104_114;
bra.uni BB104_113;

BB104_114:
add.s64 %rd541, %rd541, 16;
add.s64 %rd134, %rd121, 16;
ld.global.u64 %rd331, [%rd121+16];
st.local.u64 [%rd82], %rd331;
ld.global.f64 %fd83, [%rd121+24];
st.local.f64 [%rd82+8], %fd83;
mov.u64 %rd517, %rd119;
mov.u64 %rd540, %rd134;
bra.uni BB104_115;

BB104_113:
add.s64 %rd518, %rd518, 16;
add.s64 %rd132, %rd119, 16;
ld.global.u64 %rd328, [%rd119+16];
st.local.u64 [%rd85], %rd328;
ld.global.f64 %fd82, [%rd119+24];
st.local.f64 [%rd85+8], %fd82;
mov.u64 %rd517, %rd132;
mov.u64 %rd540, %rd121;

BB104_115:
mov.u64 %rd138, %rd540;
mov.u64 %rd539, %rd541;
mov.u64 %rd136, %rd517;
mov.u64 %rd516, %rd518;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd516, %rd81;
@%p77 bra BB104_124;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd539, %rd78;
@%p79 bra BB104_124;

ld.local.u64 %rd139, [%rd85];
or.b64 %rd336, %rd139, %rd205;
and.b64 %rd337, %rd336, -4294967296;
setp.eq.s64	%p80, %rd337, 0;
@%p80 bra BB104_119;

div.s64 %rd494, %rd139, %rd205;
bra.uni BB104_120;

BB104_119:
cvt.u32.u64	%r112, %rd205;
cvt.u32.u64	%r113, %rd139;
div.u32 %r114, %r113, %r112;
cvt.u64.u32	%rd494, %r114;

BB104_120:
ld.local.u64 %rd143, [%rd82];
or.b64 %rd340, %rd143, %rd205;
and.b64 %rd341, %rd340, -4294967296;
setp.eq.s64	%p81, %rd341, 0;
@%p81 bra BB104_122;

div.s64 %rd495, %rd143, %rd205;
bra.uni BB104_123;

BB104_122:
cvt.u32.u64	%r115, %rd205;
cvt.u32.u64	%r116, %rd143;
div.u32 %r117, %r116, %r115;
cvt.u64.u32	%rd495, %r117;

BB104_123:
setp.ge.s64	%p105, %rd494, %rd495;

BB104_124:
selp.b64	%rd346, %rd82, %rd85, %p105;
ld.local.u64 %rd147, [%rd346];
ld.local.f64 %fd58, [%rd346+8];
@%p105 bra BB104_126;
bra.uni BB104_125;

BB104_126:
add.s64 %rd539, %rd539, 16;
add.s64 %rd151, %rd138, 16;
ld.global.u64 %rd350, [%rd138+16];
st.local.u64 [%rd82], %rd350;
ld.global.f64 %fd85, [%rd138+24];
st.local.f64 [%rd82+8], %fd85;
mov.u64 %rd515, %rd136;
mov.u64 %rd538, %rd151;
bra.uni BB104_127;

BB104_125:
add.s64 %rd516, %rd516, 16;
add.s64 %rd149, %rd136, 16;
ld.global.u64 %rd347, [%rd136+16];
st.local.u64 [%rd85], %rd347;
ld.global.f64 %fd84, [%rd136+24];
st.local.f64 [%rd85+8], %fd84;
mov.u64 %rd515, %rd149;
mov.u64 %rd538, %rd138;

BB104_127:
mov.u64 %rd155, %rd538;
mov.u64 %rd537, %rd539;
mov.u64 %rd153, %rd515;
mov.u64 %rd514, %rd516;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd514, %rd81;
@%p83 bra BB104_136;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd537, %rd78;
@%p85 bra BB104_136;

ld.local.u64 %rd156, [%rd85];
or.b64 %rd355, %rd156, %rd205;
and.b64 %rd356, %rd355, -4294967296;
setp.eq.s64	%p86, %rd356, 0;
@%p86 bra BB104_131;

div.s64 %rd496, %rd156, %rd205;
bra.uni BB104_132;

BB104_131:
cvt.u32.u64	%r118, %rd205;
cvt.u32.u64	%r119, %rd156;
div.u32 %r120, %r119, %r118;
cvt.u64.u32	%rd496, %r120;

BB104_132:
ld.local.u64 %rd160, [%rd82];
or.b64 %rd359, %rd160, %rd205;
and.b64 %rd360, %rd359, -4294967296;
setp.eq.s64	%p87, %rd360, 0;
@%p87 bra BB104_134;

div.s64 %rd497, %rd160, %rd205;
bra.uni BB104_135;

BB104_134:
cvt.u32.u64	%r121, %rd205;
cvt.u32.u64	%r122, %rd160;
div.u32 %r123, %r122, %r121;
cvt.u64.u32	%rd497, %r123;

BB104_135:
setp.ge.s64	%p106, %rd496, %rd497;

BB104_136:
selp.b64	%rd365, %rd82, %rd85, %p106;
ld.local.u64 %rd164, [%rd365];
ld.local.f64 %fd59, [%rd365+8];
@%p106 bra BB104_138;
bra.uni BB104_137;

BB104_138:
add.s64 %rd537, %rd537, 16;
add.s64 %rd168, %rd155, 16;
ld.global.u64 %rd369, [%rd155+16];
st.local.u64 [%rd82], %rd369;
ld.global.f64 %fd87, [%rd155+24];
st.local.f64 [%rd82+8], %fd87;
mov.u64 %rd513, %rd153;
mov.u64 %rd536, %rd168;
bra.uni BB104_139;

BB104_137:
add.s64 %rd514, %rd514, 16;
add.s64 %rd166, %rd153, 16;
ld.global.u64 %rd366, [%rd153+16];
st.local.u64 [%rd85], %rd366;
ld.global.f64 %fd86, [%rd153+24];
st.local.f64 [%rd85+8], %fd86;
mov.u64 %rd513, %rd166;
mov.u64 %rd536, %rd155;

BB104_139:
mov.u64 %rd172, %rd536;
mov.u64 %rd535, %rd537;
mov.u64 %rd170, %rd513;
mov.u64 %rd512, %rd514;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd512, %rd81;
@%p89 bra BB104_148;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd535, %rd78;
@%p91 bra BB104_148;

ld.local.u64 %rd173, [%rd85];
or.b64 %rd374, %rd173, %rd205;
and.b64 %rd375, %rd374, -4294967296;
setp.eq.s64	%p92, %rd375, 0;
@%p92 bra BB104_143;

div.s64 %rd498, %rd173, %rd205;
bra.uni BB104_144;

BB104_143:
cvt.u32.u64	%r124, %rd205;
cvt.u32.u64	%r125, %rd173;
div.u32 %r126, %r125, %r124;
cvt.u64.u32	%rd498, %r126;

BB104_144:
ld.local.u64 %rd177, [%rd82];
or.b64 %rd378, %rd177, %rd205;
and.b64 %rd379, %rd378, -4294967296;
setp.eq.s64	%p93, %rd379, 0;
@%p93 bra BB104_146;

div.s64 %rd499, %rd177, %rd205;
bra.uni BB104_147;

BB104_146:
cvt.u32.u64	%r127, %rd205;
cvt.u32.u64	%r128, %rd177;
div.u32 %r129, %r128, %r127;
cvt.u64.u32	%rd499, %r129;

BB104_147:
setp.ge.s64	%p107, %rd498, %rd499;

BB104_148:
selp.b64	%rd384, %rd82, %rd85, %p107;
ld.local.u64 %rd181, [%rd384];
ld.local.f64 %fd60, [%rd384+8];
@%p107 bra BB104_150;
bra.uni BB104_149;

BB104_150:
add.s64 %rd535, %rd535, 16;
add.s64 %rd185, %rd172, 16;
ld.global.u64 %rd388, [%rd172+16];
st.local.u64 [%rd82], %rd388;
ld.global.f64 %fd89, [%rd172+24];
st.local.f64 [%rd82+8], %fd89;
mov.u64 %rd511, %rd170;
mov.u64 %rd534, %rd185;
bra.uni BB104_151;

BB104_149:
add.s64 %rd512, %rd512, 16;
add.s64 %rd183, %rd170, 16;
ld.global.u64 %rd385, [%rd170+16];
st.local.u64 [%rd85], %rd385;
ld.global.f64 %fd88, [%rd170+24];
st.local.f64 [%rd85+8], %fd88;
mov.u64 %rd511, %rd183;
mov.u64 %rd534, %rd172;

BB104_151:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd512, %rd81;
mov.pred %p108, %p94;
@%p95 bra BB104_160;

setp.ge.u64	%p97, %rd535, %rd78;
mov.pred %p108, %p54;
@%p97 bra BB104_160;

ld.local.u64 %rd190, [%rd85];
or.b64 %rd393, %rd190, %rd205;
and.b64 %rd394, %rd393, -4294967296;
setp.eq.s64	%p98, %rd394, 0;
@%p98 bra BB104_155;

div.s64 %rd546, %rd190, %rd205;
bra.uni BB104_156;

BB104_155:
cvt.u32.u64	%r130, %rd205;
cvt.u32.u64	%r131, %rd190;
div.u32 %r132, %r131, %r130;
cvt.u64.u32	%rd546, %r132;

BB104_156:
ld.local.u64 %rd194, [%rd82];
or.b64 %rd397, %rd194, %rd205;
and.b64 %rd398, %rd397, -4294967296;
setp.eq.s64	%p99, %rd398, 0;
@%p99 bra BB104_158;

div.s64 %rd547, %rd194, %rd205;
bra.uni BB104_159;

BB104_158:
cvt.u32.u64	%r133, %rd205;
cvt.u32.u64	%r134, %rd194;
div.u32 %r135, %r134, %r133;
cvt.u64.u32	%rd547, %r135;

BB104_159:
setp.ge.s64	%p108, %rd546, %rd547;

BB104_160:
selp.b64	%rd403, %rd82, %rd85, %p108;
ld.local.u64 %rd198, [%rd403];
ld.local.f64 %fd61, [%rd403+8];
@%p108 bra BB104_162;
bra.uni BB104_161;

BB104_162:
ld.global.u64 %rd407, [%rd534+16];
st.local.u64 [%rd82], %rd407;
ld.global.f64 %fd91, [%rd534+24];
st.local.f64 [%rd82+8], %fd91;
bra.uni BB104_163;

BB104_161:
ld.global.u64 %rd404, [%rd511+16];
st.local.u64 [%rd85], %rd404;
ld.global.f64 %fd90, [%rd511+24];
st.local.f64 [%rd85+8], %fd90;

BB104_163:
cvta.to.global.u64 %rd199, %rd204;
bar.sync 0;
cvt.u64.u32	%rd410, %r19;
add.s64 %rd411, %rd410, %rd4;
shl.b64 %rd412, %rd411, 4;
add.s64 %rd413, %rd3, %rd412;
st.global.u64 [%rd413], %rd96;
st.global.f64 [%rd413+8], %fd55;
st.global.u64 [%rd413+16], %rd113;
st.global.f64 [%rd413+24], %fd56;
st.global.u64 [%rd413+32], %rd130;
st.global.f64 [%rd413+40], %fd57;
st.global.u64 [%rd413+48], %rd147;
st.global.f64 [%rd413+56], %fd58;
st.global.u64 [%rd413+64], %rd164;
st.global.f64 [%rd413+72], %fd59;
st.global.u64 [%rd413+80], %rd181;
st.global.f64 [%rd413+88], %fd60;
st.global.u64 [%rd413+96], %rd198;
st.global.f64 [%rd413+104], %fd61;
bar.sync 0;
mul.lo.s32 %r137, %r35, 1792;
cvt.u64.u32	%rd200, %r137;
setp.ge.u32	%p100, %r142, %r20;
@%p100 bra BB104_165;

BB104_164:
cvt.u64.u32	%rd414, %r142;
add.s64 %rd415, %rd414, %rd200;
add.s64 %rd416, %rd414, %rd4;
shl.b64 %rd417, %rd416, 4;
add.s64 %rd418, %rd3, %rd417;
ld.global.u64 %rd419, [%rd418];
shl.b64 %rd420, %rd415, 4;
add.s64 %rd421, %rd199, %rd420;
st.global.u64 [%rd421], %rd419;
ld.global.f64 %fd92, [%rd418+8];
st.global.f64 [%rd421+8], %fd92;
add.s32 %r142, %r142, 256;
setp.lt.u32	%p101, %r142, %r20;
@%p101 bra BB104_164;

BB104_165:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot105[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b32 %r<150>;
.reg .f64 %fd<155>;
.reg .b64 %rd<550>;


mov.u64 %rd549, __local_depot105;
cvta.local.u64 %SP, %rd549;
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd194, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd193;
cvta.to.global.u64 %rd2, %rd194;
cvta.to.global.u64 %rd198, %rd195;
mov.u32 %r35, %ctaid.x;
mul.wide.u32 %rd199, %r35, 4;
add.s64 %rd200, %rd198, %rd199;
neg.s32 %r36, %r33;
and.b32 %r1, %r35, %r36;
shr.s32 %r2, %r33, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd200];
ld.global.u32 %r37, [%rd200+4];
add.s32 %r38, %r3, %r37;
min.s32 %r146, %r38, %r5;
add.s32 %r39, %r35, %r2;
mul.lo.s32 %r40, %r39, 1792;
sub.s32 %r41, %r40, %r4;
min.s32 %r7, %r41, %r5;
add.s32 %r42, %r40, 1792;
sub.s32 %r43, %r42, %r37;
min.s32 %r145, %r43, %r5;
add.s32 %r44, %r33, -1;
and.b32 %r45, %r35, %r44;
setp.ne.s32	%p15, %r44, %r45;
@%p15 bra BB105_2;

add.s32 %r46, %r1, %r2;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r146, %r47, %r5;
mad.lo.s32 %r48, %r2, 2, %r1;
mul.lo.s32 %r49, %r48, 1792;
min.s32 %r145, %r49, %r5;

BB105_2:
add.s32 %r50, %r3, %r4;
sub.s32 %r13, %r145, %r7;
sub.s32 %r14, %r146, %r50;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r149, %tid.x;
cvt.u64.u32	%rd201, %r149;
cvt.u64.u32	%rd202, %r50;
add.s64 %rd203, %rd201, %rd202;
shl.b64 %rd204, %rd203, 3;
add.s64 %rd3, %rd1, %rd204;
add.s64 %rd4, %rd2, %rd204;
@%p16 bra BB105_17;
bra.uni BB105_3;

BB105_17:
ld.global.u64 %rd445, [%rd3];
ld.global.f64 %fd111, [%rd4];
ld.global.u64 %rd446, [%rd3+2048];
ld.global.f64 %fd112, [%rd4+2048];
ld.global.u64 %rd447, [%rd3+4096];
ld.global.f64 %fd113, [%rd4+4096];
ld.global.u64 %rd448, [%rd3+6144];
ld.global.f64 %fd114, [%rd4+6144];
ld.global.u64 %rd449, [%rd3+8192];
ld.global.f64 %fd115, [%rd4+8192];
ld.global.u64 %rd450, [%rd3+10240];
ld.global.f64 %fd116, [%rd4+10240];
ld.global.u64 %rd451, [%rd3+12288];
ld.global.f64 %fd117, [%rd4+12288];
bra.uni BB105_18;

BB105_3:
mov.u64 %rd205, 0;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.u32	%p17, %r149, %r14;
mov.f64 %fd123, %fd62;
mov.u64 %rd457, %rd205;
@%p17 bra BB105_5;

ld.global.u64 %rd5, [%rd3];
ld.global.f64 %fd1, [%rd4];
mov.f64 %fd123, %fd1;
mov.u64 %rd457, %rd5;

BB105_5:
mov.u64 %rd433, %rd457;
mov.u64 %rd445, %rd433;
mov.f64 %fd99, %fd123;
mov.f64 %fd111, %fd99;
add.s32 %r51, %r149, 256;
setp.ge.u32	%p18, %r51, %r14;
mov.f64 %fd122, %fd62;
mov.u64 %rd456, %rd205;
@%p18 bra BB105_7;

ld.global.u64 %rd456, [%rd3+2048];
ld.global.f64 %fd122, [%rd4+2048];

BB105_7:
mov.u64 %rd446, %rd456;
mov.f64 %fd112, %fd122;
add.s32 %r52, %r149, 512;
setp.ge.u32	%p19, %r52, %r14;
mov.f64 %fd121, %fd62;
mov.u64 %rd455, %rd205;
@%p19 bra BB105_9;

ld.global.u64 %rd455, [%rd3+4096];
ld.global.f64 %fd121, [%rd4+4096];

BB105_9:
mov.u64 %rd447, %rd455;
mov.f64 %fd113, %fd121;
add.s32 %r53, %r149, 768;
setp.ge.u32	%p20, %r53, %r14;
mov.f64 %fd120, %fd62;
mov.u64 %rd454, %rd205;
@%p20 bra BB105_11;

ld.global.u64 %rd454, [%rd3+6144];
ld.global.f64 %fd120, [%rd4+6144];

BB105_11:
mov.u64 %rd448, %rd454;
mov.f64 %fd114, %fd120;
add.s32 %r54, %r149, 1024;
setp.ge.u32	%p21, %r54, %r14;
mov.f64 %fd119, %fd62;
mov.u64 %rd453, %rd205;
@%p21 bra BB105_13;

ld.global.u64 %rd453, [%rd3+8192];
ld.global.f64 %fd119, [%rd4+8192];

BB105_13:
mov.u64 %rd449, %rd453;
mov.f64 %fd115, %fd119;
add.s32 %r55, %r149, 1280;
setp.ge.u32	%p22, %r55, %r14;
mov.f64 %fd118, %fd62;
mov.u64 %rd452, %rd205;
@%p22 bra BB105_15;

ld.global.u64 %rd452, [%rd3+10240];
ld.global.f64 %fd118, [%rd4+10240];

BB105_15:
mov.u64 %rd450, %rd452;
mov.f64 %fd116, %fd118;
add.s32 %r56, %r149, 1536;
setp.ge.u32	%p23, %r56, %r14;
mov.f64 %fd117, %fd62;
mov.u64 %rd451, %rd205;
@%p23 bra BB105_18;

ld.global.u64 %rd451, [%rd3+12288];
ld.global.f64 %fd117, [%rd4+12288];

BB105_18:
@%p16 bra BB105_33;
bra.uni BB105_19;

BB105_33:
mov.u32 %r77, %tid.x;
mul.wide.u32 %rd233, %r77, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235], %rd445;
st.shared.f64 [%rd235+8], %fd111;
st.shared.u64 [%rd235+4096], %rd446;
st.shared.f64 [%rd235+4104], %fd112;
st.shared.u64 [%rd235+8192], %rd447;
st.shared.f64 [%rd235+8200], %fd113;
st.shared.u64 [%rd235+12288], %rd448;
st.shared.f64 [%rd235+12296], %fd114;
st.shared.u64 [%rd235+16384], %rd449;
st.shared.f64 [%rd235+16392], %fd115;
st.shared.u64 [%rd235+20480], %rd450;
st.shared.f64 [%rd235+20488], %fd116;
st.shared.u64 [%rd235+24576], %rd451;
st.shared.f64 [%rd235+24584], %fd117;
bra.uni BB105_34;

BB105_19:
setp.ge.u32	%p25, %r149, %r14;
@%p25 bra BB105_21;

mul.wide.u32 %rd212, %r149, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u64 [%rd214], %rd445;
st.shared.f64 [%rd214+8], %fd111;

BB105_21:
add.s32 %r60, %r149, 256;
setp.ge.u32	%p26, %r60, %r14;
@%p26 bra BB105_23;

mul.wide.u32 %rd215, %r149, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u64 [%rd217+4096], %rd446;
st.shared.f64 [%rd217+4104], %fd112;

BB105_23:
add.s32 %r63, %r149, 512;
setp.ge.u32	%p27, %r63, %r14;
@%p27 bra BB105_25;

mul.wide.u32 %rd218, %r149, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220+8192], %rd447;
st.shared.f64 [%rd220+8200], %fd113;

BB105_25:
add.s32 %r66, %r149, 768;
setp.ge.u32	%p28, %r66, %r14;
@%p28 bra BB105_27;

mul.wide.u32 %rd221, %r149, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+12288], %rd448;
st.shared.f64 [%rd223+12296], %fd114;

BB105_27:
add.s32 %r69, %r149, 1024;
setp.ge.u32	%p29, %r69, %r14;
@%p29 bra BB105_29;

mul.wide.u32 %rd224, %r149, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+16384], %rd449;
st.shared.f64 [%rd226+16392], %fd115;

BB105_29:
add.s32 %r72, %r149, 1280;
setp.ge.u32	%p30, %r72, %r14;
@%p30 bra BB105_31;

mul.wide.u32 %rd227, %r149, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+20480], %rd450;
st.shared.f64 [%rd229+20488], %fd116;

BB105_31:
add.s32 %r75, %r149, 1536;
setp.ge.u32	%p31, %r75, %r14;
@%p31 bra BB105_34;

mul.wide.u32 %rd230, %r149, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+24576], %rd451;
st.shared.f64 [%rd232+24584], %fd117;

BB105_34:
cvt.u64.u32	%rd236, %r7;
cvt.u64.u32	%rd32, %r14;
add.s64 %rd238, %rd201, %rd236;
shl.b64 %rd239, %rd238, 3;
add.s64 %rd33, %rd1, %rd239;
add.s64 %rd34, %rd2, %rd239;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB105_49;
bra.uni BB105_35;

BB105_49:
ld.global.u64 %rd476, [%rd33];
ld.global.f64 %fd142, [%rd34];
ld.global.u64 %rd477, [%rd33+2048];
ld.global.f64 %fd143, [%rd34+2048];
ld.global.u64 %rd478, [%rd33+4096];
ld.global.f64 %fd144, [%rd34+4096];
ld.global.u64 %rd479, [%rd33+6144];
ld.global.f64 %fd145, [%rd34+6144];
ld.global.u64 %rd480, [%rd33+8192];
ld.global.f64 %fd146, [%rd34+8192];
ld.global.u64 %rd481, [%rd33+10240];
ld.global.f64 %fd147, [%rd34+10240];
ld.global.u64 %rd482, [%rd33+12288];
ld.global.f64 %fd148, [%rd34+12288];
bra.uni BB105_50;

BB105_35:
mov.u64 %rd240, 0;
mov.f64 %fd69, 0d0000000000000000;
setp.ge.u32	%p33, %r149, %r13;
mov.f64 %fd154, %fd69;
mov.u64 %rd488, %rd240;
@%p33 bra BB105_37;

ld.global.u64 %rd35, [%rd33];
ld.global.f64 %fd28, [%rd34];
mov.f64 %fd154, %fd28;
mov.u64 %rd488, %rd35;

BB105_37:
mov.u64 %rd464, %rd488;
mov.u64 %rd476, %rd464;
mov.f64 %fd130, %fd154;
mov.f64 %fd142, %fd130;
add.s32 %r78, %r149, 256;
setp.ge.u32	%p34, %r78, %r13;
mov.f64 %fd153, %fd69;
mov.u64 %rd487, %rd240;
@%p34 bra BB105_39;

ld.global.u64 %rd487, [%rd33+2048];
ld.global.f64 %fd153, [%rd34+2048];

BB105_39:
mov.u64 %rd477, %rd487;
mov.f64 %fd143, %fd153;
add.s32 %r79, %r149, 512;
setp.ge.u32	%p35, %r79, %r13;
mov.f64 %fd152, %fd69;
mov.u64 %rd486, %rd240;
@%p35 bra BB105_41;

ld.global.u64 %rd486, [%rd33+4096];
ld.global.f64 %fd152, [%rd34+4096];

BB105_41:
mov.u64 %rd478, %rd486;
mov.f64 %fd144, %fd152;
add.s32 %r80, %r149, 768;
setp.ge.u32	%p36, %r80, %r13;
mov.f64 %fd151, %fd69;
mov.u64 %rd485, %rd240;
@%p36 bra BB105_43;

ld.global.u64 %rd485, [%rd33+6144];
ld.global.f64 %fd151, [%rd34+6144];

BB105_43:
mov.u64 %rd479, %rd485;
mov.f64 %fd145, %fd151;
add.s32 %r81, %r149, 1024;
setp.ge.u32	%p37, %r81, %r13;
mov.f64 %fd150, %fd69;
mov.u64 %rd484, %rd240;
@%p37 bra BB105_45;

ld.global.u64 %rd484, [%rd33+8192];
ld.global.f64 %fd150, [%rd34+8192];

BB105_45:
mov.u64 %rd480, %rd484;
mov.f64 %fd146, %fd150;
add.s32 %r82, %r149, 1280;
setp.ge.u32	%p38, %r82, %r13;
mov.f64 %fd149, %fd69;
mov.u64 %rd483, %rd240;
@%p38 bra BB105_47;

ld.global.u64 %rd483, [%rd33+10240];
ld.global.f64 %fd149, [%rd34+10240];

BB105_47:
mov.u64 %rd481, %rd483;
mov.f64 %fd147, %fd149;
add.s32 %r83, %r149, 1536;
setp.ge.u32	%p39, %r83, %r13;
mov.f64 %fd148, %fd69;
mov.u64 %rd482, %rd240;
@%p39 bra BB105_50;

ld.global.u64 %rd482, [%rd33+12288];
ld.global.f64 %fd148, [%rd34+12288];

BB105_50:
add.s64 %rd248, %rd201, %rd32;
shl.b64 %rd249, %rd248, 4;
mov.u64 %rd250, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd62, %rd250, %rd249;
@%p32 bra BB105_64;
bra.uni BB105_51;

BB105_64:
st.shared.u64 [%rd62], %rd476;
st.shared.f64 [%rd62+8], %fd142;
st.shared.u64 [%rd62+4096], %rd477;
st.shared.f64 [%rd62+4104], %fd143;
st.shared.u64 [%rd62+8192], %rd478;
st.shared.f64 [%rd62+8200], %fd144;
st.shared.u64 [%rd62+12288], %rd479;
st.shared.f64 [%rd62+12296], %fd145;
st.shared.u64 [%rd62+16384], %rd480;
st.shared.f64 [%rd62+16392], %fd146;
st.shared.u64 [%rd62+20480], %rd481;
st.shared.f64 [%rd62+20488], %fd147;
bra.uni BB105_65;

BB105_51:
setp.ge.u32	%p41, %r149, %r13;
@%p41 bra BB105_53;

st.shared.u64 [%rd62], %rd476;
st.shared.f64 [%rd62+8], %fd142;

BB105_53:
add.s32 %r84, %r149, 256;
setp.ge.u32	%p42, %r84, %r13;
@%p42 bra BB105_55;

st.shared.u64 [%rd62+4096], %rd477;
st.shared.f64 [%rd62+4104], %fd143;

BB105_55:
add.s32 %r85, %r149, 512;
setp.ge.u32	%p43, %r85, %r13;
@%p43 bra BB105_57;

st.shared.u64 [%rd62+8192], %rd478;
st.shared.f64 [%rd62+8200], %fd144;

BB105_57:
add.s32 %r86, %r149, 768;
setp.ge.u32	%p44, %r86, %r13;
@%p44 bra BB105_59;

st.shared.u64 [%rd62+12288], %rd479;
st.shared.f64 [%rd62+12296], %fd145;

BB105_59:
add.s32 %r87, %r149, 1024;
setp.ge.u32	%p45, %r87, %r13;
@%p45 bra BB105_61;

st.shared.u64 [%rd62+16384], %rd480;
st.shared.f64 [%rd62+16392], %fd146;

BB105_61:
add.s32 %r88, %r149, 1280;
setp.ge.u32	%p46, %r88, %r13;
@%p46 bra BB105_63;

st.shared.u64 [%rd62+20480], %rd481;
st.shared.f64 [%rd62+20488], %fd147;

BB105_63:
add.s32 %r89, %r149, 1536;
setp.ge.u32	%p47, %r89, %r13;
@%p47 bra BB105_66;

BB105_65:
st.shared.u64 [%rd62+24576], %rd482;
st.shared.f64 [%rd62+24584], %fd148;

BB105_66:
bar.sync 0;
mul.lo.s32 %r19, %r149, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r90, %r21, %r13;
selp.b32	%r148, 0, %r90, %p48;
min.u32 %r147, %r14, %r21;
setp.ge.u32	%p49, %r148, %r147;
@%p49 bra BB105_75;

add.s32 %r24, %r21, -1;

BB105_68:
add.s32 %r91, %r147, %r148;
shr.u32 %r27, %r91, 1;
sub.s32 %r92, %r24, %r27;
cvt.u64.u32	%rd251, %r92;
add.s64 %rd252, %rd251, %rd32;
shl.b64 %rd253, %rd252, 4;
add.s64 %rd255, %rd250, %rd253;
ld.shared.u64 %rd64, [%rd255];
or.b64 %rd256, %rd64, %rd197;
and.b64 %rd257, %rd256, -4294967296;
setp.eq.s64	%p50, %rd257, 0;
@%p50 bra BB105_70;
bra.uni BB105_69;

BB105_70:
cvt.u32.u64	%r93, %rd197;
cvt.u32.u64	%r94, %rd64;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd489, %r95;
bra.uni BB105_71;

BB105_69:
div.s64 %rd489, %rd64, %rd197;

BB105_71:
mul.wide.u32 %rd258, %r27, 16;
add.s64 %rd260, %rd250, %rd258;
ld.shared.u64 %rd68, [%rd260];
or.b64 %rd261, %rd68, %rd197;
and.b64 %rd262, %rd261, -4294967296;
setp.eq.s64	%p51, %rd262, 0;
@%p51 bra BB105_73;
bra.uni BB105_72;

BB105_73:
cvt.u32.u64	%r96, %rd197;
cvt.u32.u64	%r97, %rd68;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd490, %r98;
bra.uni BB105_74;

BB105_72:
div.s64 %rd490, %rd68, %rd197;

BB105_74:
add.s32 %r99, %r27, 1;
setp.lt.s64	%p52, %rd489, %rd490;
selp.b32	%r148, %r148, %r99, %p52;
selp.b32	%r147, %r27, %r147, %p52;
setp.lt.u32	%p53, %r148, %r147;
@%p53 bra BB105_68;

BB105_75:
cvt.u64.u32	%rd72, %r148;
mul.wide.u32 %rd263, %r148, 16;
add.s64 %rd73, %rd250, %rd263;
shl.b64 %rd265, %rd32, 4;
add.s64 %rd74, %rd250, %rd265;
sub.s32 %r100, %r21, %r148;
cvt.u64.u32	%rd266, %r100;
add.s64 %rd75, %rd266, %rd32;
shl.b64 %rd267, %rd75, 4;
add.s64 %rd76, %rd250, %rd267;
cvt.u64.u32	%rd268, %r13;
add.s64 %rd269, %rd32, %rd268;
shl.b64 %rd270, %rd269, 4;
add.s64 %rd77, %rd250, %rd270;
ld.shared.u64 %rd271, [%rd73];
ld.shared.f64 %fd76, [%rd73+8];
add.u64 %rd272, %SP, 0;
cvta.to.local.u64 %rd273, %rd272;
st.local.f64 [%rd273+8], %fd76;
st.local.u64 [%rd273], %rd271;
ld.shared.u64 %rd274, [%rd76];
ld.shared.f64 %fd77, [%rd76+8];
add.u64 %rd275, %SP, 16;
cvta.to.local.u64 %rd276, %rd275;
st.local.f64 [%rd276+8], %fd77;
st.local.u64 [%rd276], %rd274;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd76, %rd77;
@%p55 bra BB105_84;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd73, %rd74;
@%p57 bra BB105_84;

ld.local.u64 %rd78, [%rd276];
or.b64 %rd279, %rd78, %rd197;
and.b64 %rd280, %rd279, -4294967296;
setp.eq.s64	%p58, %rd280, 0;
@%p58 bra BB105_79;

div.s64 %rd491, %rd78, %rd197;
bra.uni BB105_80;

BB105_79:
cvt.u32.u64	%r101, %rd197;
cvt.u32.u64	%r102, %rd78;
div.u32 %r103, %r102, %r101;
cvt.u64.u32	%rd491, %r103;

BB105_80:
ld.local.u64 %rd82, [%rd273];
or.b64 %rd283, %rd82, %rd197;
and.b64 %rd284, %rd283, -4294967296;
setp.eq.s64	%p59, %rd284, 0;
@%p59 bra BB105_82;

div.s64 %rd492, %rd82, %rd197;
bra.uni BB105_83;

BB105_82:
cvt.u32.u64	%r104, %rd197;
cvt.u32.u64	%r105, %rd82;
div.u32 %r106, %r105, %r104;
cvt.u64.u32	%rd492, %r106;

BB105_83:
setp.ge.s64	%p98, %rd491, %rd492;

BB105_84:
selp.b64	%rd289, %rd273, %rd276, %p98;
ld.local.u64 %rd86, [%rd289];
ld.local.f64 %fd55, [%rd289+8];
@%p98 bra BB105_86;
bra.uni BB105_85;

BB105_86:
mov.u64 %rd524, %rd76;
shl.b64 %rd296, %rd72, 4;
add.s64 %rd298, %rd296, %rd250;
add.s64 %rd91, %rd298, 16;
mov.u64 %rd546, %rd91;
ld.shared.u64 %rd299, [%rd73+16];
ld.shared.f64 %fd79, [%rd73+24];
st.local.u64 [%rd273], %rd299;
st.local.f64 [%rd273+8], %fd79;
mov.u64 %rd513, %rd76;
mov.u64 %rd535, %rd91;
bra.uni BB105_87;

BB105_85:
mov.u64 %rd546, %rd73;
add.s64 %rd292, %rd267, %rd250;
add.s64 %rd88, %rd292, 16;
mov.u64 %rd524, %rd88;
ld.shared.u64 %rd293, [%rd76+16];
ld.shared.f64 %fd78, [%rd76+24];
st.local.u64 [%rd276], %rd293;
st.local.f64 [%rd276+8], %fd78;
mov.u64 %rd513, %rd88;
mov.u64 %rd535, %rd73;

BB105_87:
mov.u64 %rd96, %rd546;
mov.u64 %rd534, %rd535;
mov.u64 %rd94, %rd524;
mov.u64 %rd512, %rd513;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd512, %rd77;
@%p61 bra BB105_96;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd534, %rd74;
@%p63 bra BB105_96;

ld.local.u64 %rd97, [%rd276];
or.b64 %rd304, %rd97, %rd197;
and.b64 %rd305, %rd304, -4294967296;
setp.eq.s64	%p64, %rd305, 0;
@%p64 bra BB105_91;

div.s64 %rd493, %rd97, %rd197;
bra.uni BB105_92;

BB105_91:
cvt.u32.u64	%r107, %rd197;
cvt.u32.u64	%r108, %rd97;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd493, %r109;

BB105_92:
ld.local.u64 %rd101, [%rd273];
or.b64 %rd308, %rd101, %rd197;
and.b64 %rd309, %rd308, -4294967296;
setp.eq.s64	%p65, %rd309, 0;
@%p65 bra BB105_94;

div.s64 %rd494, %rd101, %rd197;
bra.uni BB105_95;

BB105_94:
cvt.u32.u64	%r110, %rd197;
cvt.u32.u64	%r111, %rd101;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd494, %r112;

BB105_95:
setp.ge.s64	%p99, %rd493, %rd494;

BB105_96:
selp.b64	%rd314, %rd273, %rd276, %p99;
ld.local.u64 %rd105, [%rd314];
ld.local.f64 %fd56, [%rd314+8];
@%p99 bra BB105_98;
bra.uni BB105_97;

BB105_98:
add.s64 %rd534, %rd534, 16;
add.s64 %rd109, %rd96, 16;
ld.shared.u64 %rd318, [%rd96+16];
ld.shared.f64 %fd81, [%rd96+24];
st.local.u64 [%rd273], %rd318;
st.local.f64 [%rd273+8], %fd81;
mov.u64 %rd523, %rd94;
mov.u64 %rd545, %rd109;
bra.uni BB105_99;

BB105_97:
add.s64 %rd512, %rd512, 16;
add.s64 %rd107, %rd94, 16;
ld.shared.u64 %rd315, [%rd94+16];
ld.shared.f64 %fd80, [%rd94+24];
st.local.u64 [%rd276], %rd315;
st.local.f64 [%rd276+8], %fd80;
mov.u64 %rd523, %rd107;
mov.u64 %rd545, %rd96;

BB105_99:
mov.u64 %rd113, %rd545;
mov.u64 %rd533, %rd534;
mov.u64 %rd111, %rd523;
mov.u64 %rd511, %rd512;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd511, %rd77;
@%p67 bra BB105_108;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd533, %rd74;
@%p69 bra BB105_108;

ld.local.u64 %rd114, [%rd276];
or.b64 %rd323, %rd114, %rd197;
and.b64 %rd324, %rd323, -4294967296;
setp.eq.s64	%p70, %rd324, 0;
@%p70 bra BB105_103;

div.s64 %rd495, %rd114, %rd197;
bra.uni BB105_104;

BB105_103:
cvt.u32.u64	%r113, %rd197;
cvt.u32.u64	%r114, %rd114;
div.u32 %r115, %r114, %r113;
cvt.u64.u32	%rd495, %r115;

BB105_104:
ld.local.u64 %rd118, [%rd273];
or.b64 %rd327, %rd118, %rd197;
and.b64 %rd328, %rd327, -4294967296;
setp.eq.s64	%p71, %rd328, 0;
@%p71 bra BB105_106;

div.s64 %rd496, %rd118, %rd197;
bra.uni BB105_107;

BB105_106:
cvt.u32.u64	%r116, %rd197;
cvt.u32.u64	%r117, %rd118;
div.u32 %r118, %r117, %r116;
cvt.u64.u32	%rd496, %r118;

BB105_107:
setp.ge.s64	%p100, %rd495, %rd496;

BB105_108:
selp.b64	%rd333, %rd273, %rd276, %p100;
ld.local.u64 %rd122, [%rd333];
ld.local.f64 %fd57, [%rd333+8];
@%p100 bra BB105_110;
bra.uni BB105_109;

BB105_110:
add.s64 %rd533, %rd533, 16;
add.s64 %rd126, %rd113, 16;
ld.shared.u64 %rd337, [%rd113+16];
st.local.u64 [%rd273], %rd337;
ld.shared.f64 %fd83, [%rd113+24];
st.local.f64 [%rd273+8], %fd83;
mov.u64 %rd522, %rd111;
mov.u64 %rd544, %rd126;
bra.uni BB105_111;

BB105_109:
add.s64 %rd511, %rd511, 16;
add.s64 %rd124, %rd111, 16;
ld.shared.u64 %rd334, [%rd111+16];
st.local.u64 [%rd276], %rd334;
ld.shared.f64 %fd82, [%rd111+24];
st.local.f64 [%rd276+8], %fd82;
mov.u64 %rd522, %rd124;
mov.u64 %rd544, %rd113;

BB105_111:
mov.u64 %rd130, %rd544;
mov.u64 %rd532, %rd533;
mov.u64 %rd128, %rd522;
mov.u64 %rd510, %rd511;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd510, %rd77;
@%p73 bra BB105_120;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd532, %rd74;
@%p75 bra BB105_120;

ld.local.u64 %rd131, [%rd276];
or.b64 %rd342, %rd131, %rd197;
and.b64 %rd343, %rd342, -4294967296;
setp.eq.s64	%p76, %rd343, 0;
@%p76 bra BB105_115;

div.s64 %rd497, %rd131, %rd197;
bra.uni BB105_116;

BB105_115:
cvt.u32.u64	%r119, %rd197;
cvt.u32.u64	%r120, %rd131;
div.u32 %r121, %r120, %r119;
cvt.u64.u32	%rd497, %r121;

BB105_116:
ld.local.u64 %rd135, [%rd273];
or.b64 %rd346, %rd135, %rd197;
and.b64 %rd347, %rd346, -4294967296;
setp.eq.s64	%p77, %rd347, 0;
@%p77 bra BB105_118;

div.s64 %rd498, %rd135, %rd197;
bra.uni BB105_119;

BB105_118:
cvt.u32.u64	%r122, %rd197;
cvt.u32.u64	%r123, %rd135;
div.u32 %r124, %r123, %r122;
cvt.u64.u32	%rd498, %r124;

BB105_119:
setp.ge.s64	%p101, %rd497, %rd498;

BB105_120:
selp.b64	%rd352, %rd273, %rd276, %p101;
ld.local.u64 %rd139, [%rd352];
ld.local.f64 %fd58, [%rd352+8];
@%p101 bra BB105_122;
bra.uni BB105_121;

BB105_122:
add.s64 %rd532, %rd532, 16;
add.s64 %rd143, %rd130, 16;
ld.shared.u64 %rd356, [%rd130+16];
st.local.u64 [%rd273], %rd356;
ld.shared.f64 %fd85, [%rd130+24];
st.local.f64 [%rd273+8], %fd85;
mov.u64 %rd521, %rd128;
mov.u64 %rd543, %rd143;
bra.uni BB105_123;

BB105_121:
add.s64 %rd510, %rd510, 16;
add.s64 %rd141, %rd128, 16;
ld.shared.u64 %rd353, [%rd128+16];
st.local.u64 [%rd276], %rd353;
ld.shared.f64 %fd84, [%rd128+24];
st.local.f64 [%rd276+8], %fd84;
mov.u64 %rd521, %rd141;
mov.u64 %rd543, %rd130;

BB105_123:
mov.u64 %rd147, %rd543;
mov.u64 %rd531, %rd532;
mov.u64 %rd145, %rd521;
mov.u64 %rd509, %rd510;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd509, %rd77;
@%p79 bra BB105_132;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd531, %rd74;
@%p81 bra BB105_132;

ld.local.u64 %rd148, [%rd276];
or.b64 %rd361, %rd148, %rd197;
and.b64 %rd362, %rd361, -4294967296;
setp.eq.s64	%p82, %rd362, 0;
@%p82 bra BB105_127;

div.s64 %rd499, %rd148, %rd197;
bra.uni BB105_128;

BB105_127:
cvt.u32.u64	%r125, %rd197;
cvt.u32.u64	%r126, %rd148;
div.u32 %r127, %r126, %r125;
cvt.u64.u32	%rd499, %r127;

BB105_128:
ld.local.u64 %rd152, [%rd273];
or.b64 %rd365, %rd152, %rd197;
and.b64 %rd366, %rd365, -4294967296;
setp.eq.s64	%p83, %rd366, 0;
@%p83 bra BB105_130;

div.s64 %rd500, %rd152, %rd197;
bra.uni BB105_131;

BB105_130:
cvt.u32.u64	%r128, %rd197;
cvt.u32.u64	%r129, %rd152;
div.u32 %r130, %r129, %r128;
cvt.u64.u32	%rd500, %r130;

BB105_131:
setp.ge.s64	%p102, %rd499, %rd500;

BB105_132:
selp.b64	%rd371, %rd273, %rd276, %p102;
ld.local.u64 %rd156, [%rd371];
ld.local.f64 %fd59, [%rd371+8];
@%p102 bra BB105_134;
bra.uni BB105_133;

BB105_134:
add.s64 %rd531, %rd531, 16;
add.s64 %rd160, %rd147, 16;
ld.shared.u64 %rd375, [%rd147+16];
st.local.u64 [%rd273], %rd375;
ld.shared.f64 %fd87, [%rd147+24];
st.local.f64 [%rd273+8], %fd87;
mov.u64 %rd520, %rd145;
mov.u64 %rd542, %rd160;
bra.uni BB105_135;

BB105_133:
add.s64 %rd509, %rd509, 16;
add.s64 %rd158, %rd145, 16;
ld.shared.u64 %rd372, [%rd145+16];
st.local.u64 [%rd276], %rd372;
ld.shared.f64 %fd86, [%rd145+24];
st.local.f64 [%rd276+8], %fd86;
mov.u64 %rd520, %rd158;
mov.u64 %rd542, %rd147;

BB105_135:
mov.u64 %rd164, %rd542;
mov.u64 %rd530, %rd531;
mov.u64 %rd162, %rd520;
mov.u64 %rd508, %rd509;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd508, %rd77;
@%p85 bra BB105_144;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd530, %rd74;
@%p87 bra BB105_144;

ld.local.u64 %rd165, [%rd276];
or.b64 %rd380, %rd165, %rd197;
and.b64 %rd381, %rd380, -4294967296;
setp.eq.s64	%p88, %rd381, 0;
@%p88 bra BB105_139;

div.s64 %rd501, %rd165, %rd197;
bra.uni BB105_140;

BB105_139:
cvt.u32.u64	%r131, %rd197;
cvt.u32.u64	%r132, %rd165;
div.u32 %r133, %r132, %r131;
cvt.u64.u32	%rd501, %r133;

BB105_140:
ld.local.u64 %rd169, [%rd273];
or.b64 %rd384, %rd169, %rd197;
and.b64 %rd385, %rd384, -4294967296;
setp.eq.s64	%p89, %rd385, 0;
@%p89 bra BB105_142;

div.s64 %rd502, %rd169, %rd197;
bra.uni BB105_143;

BB105_142:
cvt.u32.u64	%r134, %rd197;
cvt.u32.u64	%r135, %rd169;
div.u32 %r136, %r135, %r134;
cvt.u64.u32	%rd502, %r136;

BB105_143:
setp.ge.s64	%p103, %rd501, %rd502;

BB105_144:
selp.b64	%rd390, %rd273, %rd276, %p103;
ld.local.u64 %rd173, [%rd390];
ld.local.f64 %fd60, [%rd390+8];
@%p103 bra BB105_146;
bra.uni BB105_145;

BB105_146:
add.s64 %rd530, %rd530, 16;
add.s64 %rd177, %rd164, 16;
ld.shared.u64 %rd394, [%rd164+16];
st.local.u64 [%rd273], %rd394;
ld.shared.f64 %fd89, [%rd164+24];
st.local.f64 [%rd273+8], %fd89;
mov.u64 %rd519, %rd162;
mov.u64 %rd541, %rd177;
bra.uni BB105_147;

BB105_145:
add.s64 %rd508, %rd508, 16;
add.s64 %rd175, %rd162, 16;
ld.shared.u64 %rd391, [%rd162+16];
st.local.u64 [%rd276], %rd391;
ld.shared.f64 %fd88, [%rd162+24];
st.local.f64 [%rd276+8], %fd88;
mov.u64 %rd519, %rd175;
mov.u64 %rd541, %rd164;

BB105_147:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd508, %rd77;
@%p91 bra BB105_156;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd530, %rd74;
@%p93 bra BB105_156;

ld.local.u64 %rd182, [%rd276];
or.b64 %rd399, %rd182, %rd197;
and.b64 %rd400, %rd399, -4294967296;
setp.eq.s64	%p94, %rd400, 0;
@%p94 bra BB105_151;

div.s64 %rd547, %rd182, %rd197;
bra.uni BB105_152;

BB105_151:
cvt.u32.u64	%r137, %rd197;
cvt.u32.u64	%r138, %rd182;
div.u32 %r139, %r138, %r137;
cvt.u64.u32	%rd547, %r139;

BB105_152:
ld.local.u64 %rd186, [%rd273];
or.b64 %rd403, %rd186, %rd197;
and.b64 %rd404, %rd403, -4294967296;
setp.eq.s64	%p95, %rd404, 0;
@%p95 bra BB105_154;

div.s64 %rd548, %rd186, %rd197;
bra.uni BB105_155;

BB105_154:
cvt.u32.u64	%r140, %rd197;
cvt.u32.u64	%r141, %rd186;
div.u32 %r142, %r141, %r140;
cvt.u64.u32	%rd548, %r142;

BB105_155:
setp.ge.s64	%p104, %rd547, %rd548;

BB105_156:
selp.b64	%rd409, %rd273, %rd276, %p104;
ld.local.u64 %rd190, [%rd409];
ld.local.f64 %fd61, [%rd409+8];
@%p104 bra BB105_158;
bra.uni BB105_157;

BB105_158:
ld.shared.u64 %rd413, [%rd541+16];
st.local.u64 [%rd273], %rd413;
ld.shared.f64 %fd91, [%rd541+24];
st.local.f64 [%rd273+8], %fd91;
bra.uni BB105_159;

BB105_157:
ld.shared.u64 %rd410, [%rd519+16];
st.local.u64 [%rd276], %rd410;
ld.shared.f64 %fd90, [%rd519+24];
st.local.f64 [%rd276+8], %fd90;

BB105_159:
cvta.to.global.u64 %rd191, %rd196;
bar.sync 0;
mul.wide.u32 %rd416, %r19, 16;
add.s64 %rd418, %rd250, %rd416;
st.shared.u64 [%rd418], %rd86;
st.shared.f64 [%rd418+8], %fd55;
st.shared.u64 [%rd418+16], %rd105;
st.shared.f64 [%rd418+24], %fd56;
st.shared.u64 [%rd418+32], %rd122;
st.shared.f64 [%rd418+40], %fd57;
st.shared.u64 [%rd418+48], %rd139;
st.shared.f64 [%rd418+56], %fd58;
st.shared.u64 [%rd418+64], %rd156;
st.shared.f64 [%rd418+72], %fd59;
st.shared.u64 [%rd418+80], %rd173;
st.shared.f64 [%rd418+88], %fd60;
st.shared.u64 [%rd418+96], %rd190;
st.shared.f64 [%rd418+104], %fd61;
bar.sync 0;
mul.lo.s32 %r144, %r35, 1792;
cvt.u64.u32	%rd192, %r144;
setp.ge.u32	%p96, %r149, %r20;
@%p96 bra BB105_161;

BB105_160:
cvt.u64.u32	%rd419, %r149;
add.s64 %rd420, %rd419, %rd192;
mul.wide.u32 %rd421, %r149, 16;
add.s64 %rd423, %rd250, %rd421;
ld.shared.u64 %rd424, [%rd423];
shl.b64 %rd425, %rd420, 4;
add.s64 %rd426, %rd191, %rd425;
ld.shared.f64 %fd92, [%rd423+8];
st.global.u64 [%rd426], %rd424;
st.global.f64 [%rd426+8], %fd92;
add.s32 %r149, %r149, 256;
setp.lt.u32	%p97, %r149, %r20;
@%p97 bra BB105_160;

BB105_161:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot106[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<3>;
.reg .b32 %r<143>;
.reg .f64 %fd<155>;
.reg .b64 %rd<548>;


mov.u64 %rd547, __local_depot106;
cvta.local.u64 %SP, %rd547;
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+48];
ld.param.u64 %rd202, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd201, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd205, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd199;
cvta.to.global.u64 %rd206, %rd200;
cvta.to.global.u64 %rd2, %rd205;
mov.u32 %r35, %ctaid.x;
cvt.u64.u32	%rd207, %r35;
mul.lo.s64 %rd3, %rd207, %rd204;
mul.wide.u32 %rd208, %r35, 4;
add.s64 %rd209, %rd206, %rd208;
neg.s32 %r36, %r33;
and.b32 %r1, %r35, %r36;
shr.s32 %r2, %r33, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd209];
ld.global.u32 %r37, [%rd209+4];
add.s32 %r38, %r3, %r37;
min.s32 %r139, %r38, %r5;
add.s32 %r39, %r35, %r2;
mul.lo.s32 %r40, %r39, 1792;
sub.s32 %r41, %r40, %r4;
min.s32 %r7, %r41, %r5;
add.s32 %r42, %r40, 1792;
sub.s32 %r43, %r42, %r37;
min.s32 %r138, %r43, %r5;
add.s32 %r44, %r33, -1;
and.b32 %r45, %r35, %r44;
setp.ne.s32	%p15, %r44, %r45;
@%p15 bra BB106_2;

add.s32 %r46, %r1, %r2;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r139, %r47, %r5;
mad.lo.s32 %r48, %r2, 2, %r1;
mul.lo.s32 %r49, %r48, 1792;
min.s32 %r138, %r49, %r5;

BB106_2:
add.s32 %r50, %r3, %r4;
sub.s32 %r13, %r138, %r7;
sub.s32 %r14, %r139, %r50;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r142, %tid.x;
cvt.u64.u32	%rd210, %r142;
cvt.u64.u32	%rd211, %r50;
add.s64 %rd212, %rd210, %rd211;
shl.b64 %rd213, %rd212, 4;
add.s64 %rd4, %rd1, %rd213;
@%p16 bra BB106_17;
bra.uni BB106_3;

BB106_17:
ld.global.u64 %rd439, [%rd4];
ld.global.f64 %fd111, [%rd4+8];
ld.global.u64 %rd440, [%rd4+4096];
ld.global.f64 %fd112, [%rd4+4104];
ld.global.u64 %rd441, [%rd4+8192];
ld.global.f64 %fd113, [%rd4+8200];
ld.global.u64 %rd442, [%rd4+12288];
ld.global.f64 %fd114, [%rd4+12296];
ld.global.u64 %rd443, [%rd4+16384];
ld.global.f64 %fd115, [%rd4+16392];
ld.global.u64 %rd444, [%rd4+20480];
ld.global.f64 %fd116, [%rd4+20488];
ld.global.u64 %rd445, [%rd4+24576];
ld.global.f64 %fd117, [%rd4+24584];
bra.uni BB106_18;

BB106_3:
mov.u64 %rd214, 0;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.u32	%p17, %r142, %r14;
mov.f64 %fd123, %fd62;
mov.u64 %rd451, %rd214;
@%p17 bra BB106_5;

ld.global.u64 %rd5, [%rd4];
ld.global.f64 %fd1, [%rd4+8];
mov.f64 %fd123, %fd1;
mov.u64 %rd451, %rd5;

BB106_5:
mov.u64 %rd427, %rd451;
mov.u64 %rd439, %rd427;
mov.f64 %fd99, %fd123;
mov.f64 %fd111, %fd99;
add.s32 %r51, %r142, 256;
setp.ge.u32	%p18, %r51, %r14;
mov.f64 %fd122, %fd62;
mov.u64 %rd450, %rd214;
@%p18 bra BB106_7;

ld.global.u64 %rd450, [%rd4+4096];
ld.global.f64 %fd122, [%rd4+4104];

BB106_7:
mov.u64 %rd440, %rd450;
mov.f64 %fd112, %fd122;
add.s32 %r52, %r142, 512;
setp.ge.u32	%p19, %r52, %r14;
mov.f64 %fd121, %fd62;
mov.u64 %rd449, %rd214;
@%p19 bra BB106_9;

ld.global.u64 %rd449, [%rd4+8192];
ld.global.f64 %fd121, [%rd4+8200];

BB106_9:
mov.u64 %rd441, %rd449;
mov.f64 %fd113, %fd121;
add.s32 %r53, %r142, 768;
setp.ge.u32	%p20, %r53, %r14;
mov.f64 %fd120, %fd62;
mov.u64 %rd448, %rd214;
@%p20 bra BB106_11;

ld.global.u64 %rd448, [%rd4+12288];
ld.global.f64 %fd120, [%rd4+12296];

BB106_11:
mov.u64 %rd442, %rd448;
mov.f64 %fd114, %fd120;
add.s32 %r54, %r142, 1024;
setp.ge.u32	%p21, %r54, %r14;
mov.f64 %fd119, %fd62;
mov.u64 %rd447, %rd214;
@%p21 bra BB106_13;

ld.global.u64 %rd447, [%rd4+16384];
ld.global.f64 %fd119, [%rd4+16392];

BB106_13:
mov.u64 %rd443, %rd447;
mov.f64 %fd115, %fd119;
add.s32 %r55, %r142, 1280;
setp.ge.u32	%p22, %r55, %r14;
mov.f64 %fd118, %fd62;
mov.u64 %rd446, %rd214;
@%p22 bra BB106_15;

ld.global.u64 %rd446, [%rd4+20480];
ld.global.f64 %fd118, [%rd4+20488];

BB106_15:
mov.u64 %rd444, %rd446;
mov.f64 %fd116, %fd118;
add.s32 %r56, %r142, 1536;
setp.ge.u32	%p23, %r56, %r14;
mov.f64 %fd117, %fd62;
mov.u64 %rd445, %rd214;
@%p23 bra BB106_18;

ld.global.u64 %rd445, [%rd4+24576];
ld.global.f64 %fd117, [%rd4+24584];

BB106_18:
add.s64 %rd222, %rd210, %rd3;
shl.b64 %rd223, %rd222, 4;
add.s64 %rd32, %rd2, %rd223;
@%p16 bra BB106_32;
bra.uni BB106_19;

BB106_32:
st.global.u64 [%rd32], %rd439;
st.global.f64 [%rd32+8], %fd111;
st.global.u64 [%rd32+4096], %rd440;
st.global.f64 [%rd32+4104], %fd112;
st.global.u64 [%rd32+8192], %rd441;
st.global.f64 [%rd32+8200], %fd113;
st.global.u64 [%rd32+12288], %rd442;
st.global.f64 [%rd32+12296], %fd114;
st.global.u64 [%rd32+16384], %rd443;
st.global.f64 [%rd32+16392], %fd115;
st.global.u64 [%rd32+20480], %rd444;
st.global.f64 [%rd32+20488], %fd116;
bra.uni BB106_33;

BB106_19:
setp.ge.u32	%p25, %r142, %r14;
@%p25 bra BB106_21;

st.global.u64 [%rd32], %rd439;
st.global.f64 [%rd32+8], %fd111;

BB106_21:
add.s32 %r60, %r142, 256;
setp.ge.u32	%p26, %r60, %r14;
@%p26 bra BB106_23;

st.global.u64 [%rd32+4096], %rd440;
st.global.f64 [%rd32+4104], %fd112;

BB106_23:
add.s32 %r62, %r142, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB106_25;

st.global.u64 [%rd32+8192], %rd441;
st.global.f64 [%rd32+8200], %fd113;

BB106_25:
add.s32 %r64, %r142, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB106_27;

st.global.u64 [%rd32+12288], %rd442;
st.global.f64 [%rd32+12296], %fd114;

BB106_27:
add.s32 %r66, %r142, 1024;
setp.ge.u32	%p29, %r66, %r14;
@%p29 bra BB106_29;

st.global.u64 [%rd32+16384], %rd443;
st.global.f64 [%rd32+16392], %fd115;

BB106_29:
add.s32 %r68, %r142, 1280;
setp.ge.u32	%p30, %r68, %r14;
@%p30 bra BB106_31;

st.global.u64 [%rd32+20480], %rd444;
st.global.f64 [%rd32+20488], %fd116;

BB106_31:
add.s32 %r70, %r142, 1536;
setp.ge.u32	%p31, %r70, %r14;
@%p31 bra BB106_34;

BB106_33:
st.global.u64 [%rd32+24576], %rd445;
st.global.f64 [%rd32+24584], %fd117;

BB106_34:
cvt.u64.u32	%rd224, %r7;
cvt.u64.u32	%rd33, %r14;
add.s64 %rd34, %rd33, %rd3;
add.s64 %rd226, %rd210, %rd224;
shl.b64 %rd227, %rd226, 4;
add.s64 %rd35, %rd1, %rd227;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB106_49;
bra.uni BB106_35;

BB106_49:
ld.global.u64 %rd470, [%rd35];
ld.global.f64 %fd142, [%rd35+8];
ld.global.u64 %rd471, [%rd35+4096];
ld.global.f64 %fd143, [%rd35+4104];
ld.global.u64 %rd472, [%rd35+8192];
ld.global.f64 %fd144, [%rd35+8200];
ld.global.u64 %rd473, [%rd35+12288];
ld.global.f64 %fd145, [%rd35+12296];
ld.global.u64 %rd474, [%rd35+16384];
ld.global.f64 %fd146, [%rd35+16392];
ld.global.u64 %rd475, [%rd35+20480];
ld.global.f64 %fd147, [%rd35+20488];
ld.global.u64 %rd476, [%rd35+24576];
ld.global.f64 %fd148, [%rd35+24584];
bra.uni BB106_50;

BB106_35:
mov.u64 %rd228, 0;
mov.f64 %fd69, 0d0000000000000000;
setp.ge.u32	%p33, %r142, %r13;
mov.f64 %fd154, %fd69;
mov.u64 %rd482, %rd228;
@%p33 bra BB106_37;

ld.global.u64 %rd36, [%rd35];
ld.global.f64 %fd28, [%rd35+8];
mov.f64 %fd154, %fd28;
mov.u64 %rd482, %rd36;

BB106_37:
mov.u64 %rd458, %rd482;
mov.u64 %rd470, %rd458;
mov.f64 %fd130, %fd154;
mov.f64 %fd142, %fd130;
add.s32 %r71, %r142, 256;
setp.ge.u32	%p34, %r71, %r13;
mov.f64 %fd153, %fd69;
mov.u64 %rd481, %rd228;
@%p34 bra BB106_39;

ld.global.u64 %rd481, [%rd35+4096];
ld.global.f64 %fd153, [%rd35+4104];

BB106_39:
mov.u64 %rd471, %rd481;
mov.f64 %fd143, %fd153;
add.s32 %r72, %r142, 512;
setp.ge.u32	%p35, %r72, %r13;
mov.f64 %fd152, %fd69;
mov.u64 %rd480, %rd228;
@%p35 bra BB106_41;

ld.global.u64 %rd480, [%rd35+8192];
ld.global.f64 %fd152, [%rd35+8200];

BB106_41:
mov.u64 %rd472, %rd480;
mov.f64 %fd144, %fd152;
add.s32 %r73, %r142, 768;
setp.ge.u32	%p36, %r73, %r13;
mov.f64 %fd151, %fd69;
mov.u64 %rd479, %rd228;
@%p36 bra BB106_43;

ld.global.u64 %rd479, [%rd35+12288];
ld.global.f64 %fd151, [%rd35+12296];

BB106_43:
mov.u64 %rd473, %rd479;
mov.f64 %fd145, %fd151;
add.s32 %r74, %r142, 1024;
setp.ge.u32	%p37, %r74, %r13;
mov.f64 %fd150, %fd69;
mov.u64 %rd478, %rd228;
@%p37 bra BB106_45;

ld.global.u64 %rd478, [%rd35+16384];
ld.global.f64 %fd150, [%rd35+16392];

BB106_45:
mov.u64 %rd474, %rd478;
mov.f64 %fd146, %fd150;
add.s32 %r75, %r142, 1280;
setp.ge.u32	%p38, %r75, %r13;
mov.f64 %fd149, %fd69;
mov.u64 %rd477, %rd228;
@%p38 bra BB106_47;

ld.global.u64 %rd477, [%rd35+20480];
ld.global.f64 %fd149, [%rd35+20488];

BB106_47:
mov.u64 %rd475, %rd477;
mov.f64 %fd147, %fd149;
add.s32 %r76, %r142, 1536;
setp.ge.u32	%p39, %r76, %r13;
mov.f64 %fd148, %fd69;
mov.u64 %rd476, %rd228;
@%p39 bra BB106_50;

ld.global.u64 %rd476, [%rd35+24576];
ld.global.f64 %fd148, [%rd35+24584];

BB106_50:
add.s64 %rd236, %rd210, %rd34;
shl.b64 %rd237, %rd236, 4;
add.s64 %rd63, %rd2, %rd237;
@%p32 bra BB106_64;
bra.uni BB106_51;

BB106_64:
st.global.u64 [%rd63], %rd470;
st.global.f64 [%rd63+8], %fd142;
st.global.u64 [%rd63+4096], %rd471;
st.global.f64 [%rd63+4104], %fd143;
st.global.u64 [%rd63+8192], %rd472;
st.global.f64 [%rd63+8200], %fd144;
st.global.u64 [%rd63+12288], %rd473;
st.global.f64 [%rd63+12296], %fd145;
st.global.u64 [%rd63+16384], %rd474;
st.global.f64 [%rd63+16392], %fd146;
st.global.u64 [%rd63+20480], %rd475;
st.global.f64 [%rd63+20488], %fd147;
bra.uni BB106_65;

BB106_51:
setp.ge.u32	%p41, %r142, %r13;
@%p41 bra BB106_53;

st.global.u64 [%rd63], %rd470;
st.global.f64 [%rd63+8], %fd142;

BB106_53:
add.s32 %r77, %r142, 256;
setp.ge.u32	%p42, %r77, %r13;
@%p42 bra BB106_55;

st.global.u64 [%rd63+4096], %rd471;
st.global.f64 [%rd63+4104], %fd143;

BB106_55:
add.s32 %r78, %r142, 512;
setp.ge.u32	%p43, %r78, %r13;
@%p43 bra BB106_57;

st.global.u64 [%rd63+8192], %rd472;
st.global.f64 [%rd63+8200], %fd144;

BB106_57:
add.s32 %r79, %r142, 768;
setp.ge.u32	%p44, %r79, %r13;
@%p44 bra BB106_59;

st.global.u64 [%rd63+12288], %rd473;
st.global.f64 [%rd63+12296], %fd145;

BB106_59:
add.s32 %r80, %r142, 1024;
setp.ge.u32	%p45, %r80, %r13;
@%p45 bra BB106_61;

st.global.u64 [%rd63+16384], %rd474;
st.global.f64 [%rd63+16392], %fd146;

BB106_61:
add.s32 %r81, %r142, 1280;
setp.ge.u32	%p46, %r81, %r13;
@%p46 bra BB106_63;

st.global.u64 [%rd63+20480], %rd475;
st.global.f64 [%rd63+20488], %fd147;

BB106_63:
add.s32 %r82, %r142, 1536;
setp.ge.u32	%p47, %r82, %r13;
@%p47 bra BB106_66;

BB106_65:
st.global.u64 [%rd63+24576], %rd476;
st.global.f64 [%rd63+24584], %fd148;

BB106_66:
bar.sync 0;
mul.lo.s32 %r19, %r142, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r83, %r21, %r13;
selp.b32	%r141, 0, %r83, %p48;
min.u32 %r140, %r14, %r21;
setp.ge.u32	%p49, %r141, %r140;
@%p49 bra BB106_75;

add.s32 %r24, %r21, -1;

BB106_68:
add.s32 %r84, %r140, %r141;
shr.u32 %r27, %r84, 1;
sub.s32 %r85, %r24, %r27;
cvt.u64.u32	%rd238, %r85;
add.s64 %rd239, %rd238, %rd34;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd241, %rd2, %rd240;
ld.global.u64 %rd65, [%rd241];
or.b64 %rd242, %rd65, %rd203;
and.b64 %rd243, %rd242, -4294967296;
setp.eq.s64	%p50, %rd243, 0;
@%p50 bra BB106_70;
bra.uni BB106_69;

BB106_70:
cvt.u32.u64	%r86, %rd203;
cvt.u32.u64	%r87, %rd65;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd483, %r88;
bra.uni BB106_71;

BB106_69:
div.s64 %rd483, %rd65, %rd203;

BB106_71:
cvt.u64.u32	%rd244, %r27;
add.s64 %rd245, %rd244, %rd3;
shl.b64 %rd246, %rd245, 4;
add.s64 %rd247, %rd2, %rd246;
ld.global.u64 %rd69, [%rd247];
or.b64 %rd248, %rd69, %rd203;
and.b64 %rd249, %rd248, -4294967296;
setp.eq.s64	%p51, %rd249, 0;
@%p51 bra BB106_73;
bra.uni BB106_72;

BB106_73:
cvt.u32.u64	%r89, %rd203;
cvt.u32.u64	%r90, %rd69;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd484, %r91;
bra.uni BB106_74;

BB106_72:
div.s64 %rd484, %rd69, %rd203;

BB106_74:
add.s32 %r92, %r27, 1;
setp.lt.s64	%p52, %rd483, %rd484;
selp.b32	%r141, %r141, %r92, %p52;
selp.b32	%r140, %r27, %r140, %p52;
setp.lt.u32	%p53, %r141, %r140;
@%p53 bra BB106_68;

BB106_75:
cvt.u64.u32	%rd251, %r141;
add.s64 %rd73, %rd251, %rd3;
shl.b64 %rd252, %rd73, 4;
add.s64 %rd74, %rd2, %rd252;
shl.b64 %rd253, %rd34, 4;
add.s64 %rd75, %rd2, %rd253;
sub.s32 %r93, %r21, %r141;
cvt.u64.u32	%rd254, %r93;
add.s64 %rd76, %rd34, %rd254;
shl.b64 %rd255, %rd76, 4;
add.s64 %rd77, %rd2, %rd255;
cvt.u64.u32	%rd256, %r13;
add.s64 %rd257, %rd256, %rd3;
add.s64 %rd258, %rd257, %rd33;
shl.b64 %rd259, %rd258, 4;
add.s64 %rd78, %rd2, %rd259;
add.u64 %rd260, %SP, 0;
cvta.to.local.u64 %rd79, %rd260;
mov.u64 %rd485, 0;
mov.pred %p54, 0;
@%p54 bra BB106_77;

BB106_76:
add.s64 %rd261, %rd79, %rd485;
mov.u16 %rs1, 0;
st.local.u8 [%rd261], %rs1;
add.s64 %rd485, %rd485, 1;
setp.lt.u64	%p55, %rd485, 16;
@%p55 bra BB106_76;

BB106_77:
ld.global.u64 %rd263, [%rd74];
ld.global.f64 %fd76, [%rd74+8];
st.local.f64 [%rd79+8], %fd76;
st.local.u64 [%rd79], %rd263;
add.u64 %rd266, %SP, 16;
cvta.to.local.u64 %rd82, %rd266;
mov.u64 %rd486, 0;
@%p54 bra BB106_79;

BB106_78:
add.s64 %rd267, %rd82, %rd486;
mov.u16 %rs2, 0;
st.local.u8 [%rd267], %rs2;
add.s64 %rd486, %rd486, 1;
setp.lt.u64	%p57, %rd486, 16;
@%p57 bra BB106_78;

BB106_79:
ld.global.u64 %rd268, [%rd77];
ld.global.f64 %fd77, [%rd77+8];
st.local.f64 [%rd82+8], %fd77;
st.local.u64 [%rd82], %rd268;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd77, %rd78;
@%p59 bra BB106_88;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd74, %rd75;
@%p61 bra BB106_88;

ld.local.u64 %rd85, [%rd82];
or.b64 %rd273, %rd85, %rd203;
and.b64 %rd274, %rd273, -4294967296;
setp.eq.s64	%p62, %rd274, 0;
@%p62 bra BB106_83;

div.s64 %rd487, %rd85, %rd203;
bra.uni BB106_84;

BB106_83:
cvt.u32.u64	%r94, %rd203;
cvt.u32.u64	%r95, %rd85;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd487, %r96;

BB106_84:
ld.local.u64 %rd89, [%rd79];
or.b64 %rd277, %rd89, %rd203;
and.b64 %rd278, %rd277, -4294967296;
setp.eq.s64	%p63, %rd278, 0;
@%p63 bra BB106_86;

div.s64 %rd488, %rd89, %rd203;
bra.uni BB106_87;

BB106_86:
cvt.u32.u64	%r97, %rd203;
cvt.u32.u64	%r98, %rd89;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd488, %r99;

BB106_87:
setp.ge.s64	%p102, %rd487, %rd488;

BB106_88:
selp.b64	%rd283, %rd79, %rd82, %p102;
ld.local.u64 %rd93, [%rd283];
ld.local.f64 %fd55, [%rd283+8];
@%p102 bra BB106_90;
bra.uni BB106_89;

BB106_90:
add.s64 %rd290, %rd252, %rd2;
add.s64 %rd96, %rd290, 16;
mov.u64 %rd543, %rd96;
ld.global.u64 %rd291, [%rd74+16];
st.local.u64 [%rd79], %rd291;
ld.global.f64 %fd79, [%rd74+24];
st.local.f64 [%rd79+8], %fd79;
mov.u64 %rd520, %rd77;
mov.u64 %rd521, %rd77;
mov.u64 %rd544, %rd96;
bra.uni BB106_91;

BB106_89:
add.s64 %rd285, %rd255, %rd2;
add.s64 %rd94, %rd285, 16;
mov.u64 %rd520, %rd94;
ld.global.u64 %rd286, [%rd77+16];
st.local.u64 [%rd82], %rd286;
ld.global.f64 %fd78, [%rd77+24];
st.local.f64 [%rd82+8], %fd78;
mov.u64 %rd521, %rd94;
mov.u64 %rd543, %rd74;
mov.u64 %rd544, %rd74;

BB106_91:
mov.u64 %rd101, %rd543;
mov.u64 %rd542, %rd544;
mov.u64 %rd99, %rd520;
mov.u64 %rd519, %rd521;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd519, %rd78;
@%p65 bra BB106_100;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd542, %rd75;
@%p67 bra BB106_100;

ld.local.u64 %rd102, [%rd82];
or.b64 %rd296, %rd102, %rd203;
and.b64 %rd297, %rd296, -4294967296;
setp.eq.s64	%p68, %rd297, 0;
@%p68 bra BB106_95;

div.s64 %rd489, %rd102, %rd203;
bra.uni BB106_96;

BB106_95:
cvt.u32.u64	%r100, %rd203;
cvt.u32.u64	%r101, %rd102;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd489, %r102;

BB106_96:
ld.local.u64 %rd106, [%rd79];
or.b64 %rd300, %rd106, %rd203;
and.b64 %rd301, %rd300, -4294967296;
setp.eq.s64	%p69, %rd301, 0;
@%p69 bra BB106_98;

div.s64 %rd490, %rd106, %rd203;
bra.uni BB106_99;

BB106_98:
cvt.u32.u64	%r103, %rd203;
cvt.u32.u64	%r104, %rd106;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd490, %r105;

BB106_99:
setp.ge.s64	%p103, %rd489, %rd490;

BB106_100:
selp.b64	%rd306, %rd79, %rd82, %p103;
ld.local.u64 %rd110, [%rd306];
ld.local.f64 %fd56, [%rd306+8];
@%p103 bra BB106_102;
bra.uni BB106_101;

BB106_102:
add.s64 %rd542, %rd542, 16;
add.s64 %rd114, %rd101, 16;
ld.global.u64 %rd310, [%rd101+16];
st.local.u64 [%rd79], %rd310;
ld.global.f64 %fd81, [%rd101+24];
st.local.f64 [%rd79+8], %fd81;
mov.u64 %rd518, %rd99;
mov.u64 %rd541, %rd114;
bra.uni BB106_103;

BB106_101:
add.s64 %rd519, %rd519, 16;
add.s64 %rd112, %rd99, 16;
ld.global.u64 %rd307, [%rd99+16];
st.local.u64 [%rd82], %rd307;
ld.global.f64 %fd80, [%rd99+24];
st.local.f64 [%rd82+8], %fd80;
mov.u64 %rd518, %rd112;
mov.u64 %rd541, %rd101;

BB106_103:
mov.u64 %rd118, %rd541;
mov.u64 %rd540, %rd542;
mov.u64 %rd116, %rd518;
mov.u64 %rd517, %rd519;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd517, %rd78;
@%p71 bra BB106_112;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd540, %rd75;
@%p73 bra BB106_112;

ld.local.u64 %rd119, [%rd82];
or.b64 %rd315, %rd119, %rd203;
and.b64 %rd316, %rd315, -4294967296;
setp.eq.s64	%p74, %rd316, 0;
@%p74 bra BB106_107;

div.s64 %rd491, %rd119, %rd203;
bra.uni BB106_108;

BB106_107:
cvt.u32.u64	%r106, %rd203;
cvt.u32.u64	%r107, %rd119;
div.u32 %r108, %r107, %r106;
cvt.u64.u32	%rd491, %r108;

BB106_108:
ld.local.u64 %rd123, [%rd79];
or.b64 %rd319, %rd123, %rd203;
and.b64 %rd320, %rd319, -4294967296;
setp.eq.s64	%p75, %rd320, 0;
@%p75 bra BB106_110;

div.s64 %rd492, %rd123, %rd203;
bra.uni BB106_111;

BB106_110:
cvt.u32.u64	%r109, %rd203;
cvt.u32.u64	%r110, %rd123;
div.u32 %r111, %r110, %r109;
cvt.u64.u32	%rd492, %r111;

BB106_111:
setp.ge.s64	%p104, %rd491, %rd492;

BB106_112:
selp.b64	%rd325, %rd79, %rd82, %p104;
ld.local.u64 %rd127, [%rd325];
ld.local.f64 %fd57, [%rd325+8];
@%p104 bra BB106_114;
bra.uni BB106_113;

BB106_114:
add.s64 %rd540, %rd540, 16;
add.s64 %rd131, %rd118, 16;
ld.global.u64 %rd329, [%rd118+16];
st.local.u64 [%rd79], %rd329;
ld.global.f64 %fd83, [%rd118+24];
st.local.f64 [%rd79+8], %fd83;
mov.u64 %rd516, %rd116;
mov.u64 %rd539, %rd131;
bra.uni BB106_115;

BB106_113:
add.s64 %rd517, %rd517, 16;
add.s64 %rd129, %rd116, 16;
ld.global.u64 %rd326, [%rd116+16];
st.local.u64 [%rd82], %rd326;
ld.global.f64 %fd82, [%rd116+24];
st.local.f64 [%rd82+8], %fd82;
mov.u64 %rd516, %rd129;
mov.u64 %rd539, %rd118;

BB106_115:
mov.u64 %rd135, %rd539;
mov.u64 %rd538, %rd540;
mov.u64 %rd133, %rd516;
mov.u64 %rd515, %rd517;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd515, %rd78;
@%p77 bra BB106_124;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd538, %rd75;
@%p79 bra BB106_124;

ld.local.u64 %rd136, [%rd82];
or.b64 %rd334, %rd136, %rd203;
and.b64 %rd335, %rd334, -4294967296;
setp.eq.s64	%p80, %rd335, 0;
@%p80 bra BB106_119;

div.s64 %rd493, %rd136, %rd203;
bra.uni BB106_120;

BB106_119:
cvt.u32.u64	%r112, %rd203;
cvt.u32.u64	%r113, %rd136;
div.u32 %r114, %r113, %r112;
cvt.u64.u32	%rd493, %r114;

BB106_120:
ld.local.u64 %rd140, [%rd79];
or.b64 %rd338, %rd140, %rd203;
and.b64 %rd339, %rd338, -4294967296;
setp.eq.s64	%p81, %rd339, 0;
@%p81 bra BB106_122;

div.s64 %rd494, %rd140, %rd203;
bra.uni BB106_123;

BB106_122:
cvt.u32.u64	%r115, %rd203;
cvt.u32.u64	%r116, %rd140;
div.u32 %r117, %r116, %r115;
cvt.u64.u32	%rd494, %r117;

BB106_123:
setp.ge.s64	%p105, %rd493, %rd494;

BB106_124:
selp.b64	%rd344, %rd79, %rd82, %p105;
ld.local.u64 %rd144, [%rd344];
ld.local.f64 %fd58, [%rd344+8];
@%p105 bra BB106_126;
bra.uni BB106_125;

BB106_126:
add.s64 %rd538, %rd538, 16;
add.s64 %rd148, %rd135, 16;
ld.global.u64 %rd348, [%rd135+16];
st.local.u64 [%rd79], %rd348;
ld.global.f64 %fd85, [%rd135+24];
st.local.f64 [%rd79+8], %fd85;
mov.u64 %rd514, %rd133;
mov.u64 %rd537, %rd148;
bra.uni BB106_127;

BB106_125:
add.s64 %rd515, %rd515, 16;
add.s64 %rd146, %rd133, 16;
ld.global.u64 %rd345, [%rd133+16];
st.local.u64 [%rd82], %rd345;
ld.global.f64 %fd84, [%rd133+24];
st.local.f64 [%rd82+8], %fd84;
mov.u64 %rd514, %rd146;
mov.u64 %rd537, %rd135;

BB106_127:
mov.u64 %rd152, %rd537;
mov.u64 %rd536, %rd538;
mov.u64 %rd150, %rd514;
mov.u64 %rd513, %rd515;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd513, %rd78;
@%p83 bra BB106_136;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd536, %rd75;
@%p85 bra BB106_136;

ld.local.u64 %rd153, [%rd82];
or.b64 %rd353, %rd153, %rd203;
and.b64 %rd354, %rd353, -4294967296;
setp.eq.s64	%p86, %rd354, 0;
@%p86 bra BB106_131;

div.s64 %rd495, %rd153, %rd203;
bra.uni BB106_132;

BB106_131:
cvt.u32.u64	%r118, %rd203;
cvt.u32.u64	%r119, %rd153;
div.u32 %r120, %r119, %r118;
cvt.u64.u32	%rd495, %r120;

BB106_132:
ld.local.u64 %rd157, [%rd79];
or.b64 %rd357, %rd157, %rd203;
and.b64 %rd358, %rd357, -4294967296;
setp.eq.s64	%p87, %rd358, 0;
@%p87 bra BB106_134;

div.s64 %rd496, %rd157, %rd203;
bra.uni BB106_135;

BB106_134:
cvt.u32.u64	%r121, %rd203;
cvt.u32.u64	%r122, %rd157;
div.u32 %r123, %r122, %r121;
cvt.u64.u32	%rd496, %r123;

BB106_135:
setp.ge.s64	%p106, %rd495, %rd496;

BB106_136:
selp.b64	%rd363, %rd79, %rd82, %p106;
ld.local.u64 %rd161, [%rd363];
ld.local.f64 %fd59, [%rd363+8];
@%p106 bra BB106_138;
bra.uni BB106_137;

BB106_138:
add.s64 %rd536, %rd536, 16;
add.s64 %rd165, %rd152, 16;
ld.global.u64 %rd367, [%rd152+16];
st.local.u64 [%rd79], %rd367;
ld.global.f64 %fd87, [%rd152+24];
st.local.f64 [%rd79+8], %fd87;
mov.u64 %rd512, %rd150;
mov.u64 %rd535, %rd165;
bra.uni BB106_139;

BB106_137:
add.s64 %rd513, %rd513, 16;
add.s64 %rd163, %rd150, 16;
ld.global.u64 %rd364, [%rd150+16];
st.local.u64 [%rd82], %rd364;
ld.global.f64 %fd86, [%rd150+24];
st.local.f64 [%rd82+8], %fd86;
mov.u64 %rd512, %rd163;
mov.u64 %rd535, %rd152;

BB106_139:
mov.u64 %rd169, %rd535;
mov.u64 %rd534, %rd536;
mov.u64 %rd167, %rd512;
mov.u64 %rd511, %rd513;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd511, %rd78;
@%p89 bra BB106_148;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd534, %rd75;
@%p91 bra BB106_148;

ld.local.u64 %rd170, [%rd82];
or.b64 %rd372, %rd170, %rd203;
and.b64 %rd373, %rd372, -4294967296;
setp.eq.s64	%p92, %rd373, 0;
@%p92 bra BB106_143;

div.s64 %rd497, %rd170, %rd203;
bra.uni BB106_144;

BB106_143:
cvt.u32.u64	%r124, %rd203;
cvt.u32.u64	%r125, %rd170;
div.u32 %r126, %r125, %r124;
cvt.u64.u32	%rd497, %r126;

BB106_144:
ld.local.u64 %rd174, [%rd79];
or.b64 %rd376, %rd174, %rd203;
and.b64 %rd377, %rd376, -4294967296;
setp.eq.s64	%p93, %rd377, 0;
@%p93 bra BB106_146;

div.s64 %rd498, %rd174, %rd203;
bra.uni BB106_147;

BB106_146:
cvt.u32.u64	%r127, %rd203;
cvt.u32.u64	%r128, %rd174;
div.u32 %r129, %r128, %r127;
cvt.u64.u32	%rd498, %r129;

BB106_147:
setp.ge.s64	%p107, %rd497, %rd498;

BB106_148:
selp.b64	%rd382, %rd79, %rd82, %p107;
ld.local.u64 %rd178, [%rd382];
ld.local.f64 %fd60, [%rd382+8];
@%p107 bra BB106_150;
bra.uni BB106_149;

BB106_150:
add.s64 %rd534, %rd534, 16;
add.s64 %rd182, %rd169, 16;
ld.global.u64 %rd386, [%rd169+16];
st.local.u64 [%rd79], %rd386;
ld.global.f64 %fd89, [%rd169+24];
st.local.f64 [%rd79+8], %fd89;
mov.u64 %rd510, %rd167;
mov.u64 %rd533, %rd182;
bra.uni BB106_151;

BB106_149:
add.s64 %rd511, %rd511, 16;
add.s64 %rd180, %rd167, 16;
ld.global.u64 %rd383, [%rd167+16];
st.local.u64 [%rd82], %rd383;
ld.global.f64 %fd88, [%rd167+24];
st.local.f64 [%rd82+8], %fd88;
mov.u64 %rd510, %rd180;
mov.u64 %rd533, %rd169;

BB106_151:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd511, %rd78;
mov.pred %p108, %p94;
@%p95 bra BB106_160;

setp.ge.u64	%p97, %rd534, %rd75;
mov.pred %p108, %p54;
@%p97 bra BB106_160;

ld.local.u64 %rd187, [%rd82];
or.b64 %rd391, %rd187, %rd203;
and.b64 %rd392, %rd391, -4294967296;
setp.eq.s64	%p98, %rd392, 0;
@%p98 bra BB106_155;

div.s64 %rd545, %rd187, %rd203;
bra.uni BB106_156;

BB106_155:
cvt.u32.u64	%r130, %rd203;
cvt.u32.u64	%r131, %rd187;
div.u32 %r132, %r131, %r130;
cvt.u64.u32	%rd545, %r132;

BB106_156:
ld.local.u64 %rd191, [%rd79];
or.b64 %rd395, %rd191, %rd203;
and.b64 %rd396, %rd395, -4294967296;
setp.eq.s64	%p99, %rd396, 0;
@%p99 bra BB106_158;

div.s64 %rd546, %rd191, %rd203;
bra.uni BB106_159;

BB106_158:
cvt.u32.u64	%r133, %rd203;
cvt.u32.u64	%r134, %rd191;
div.u32 %r135, %r134, %r133;
cvt.u64.u32	%rd546, %r135;

BB106_159:
setp.ge.s64	%p108, %rd545, %rd546;

BB106_160:
selp.b64	%rd401, %rd79, %rd82, %p108;
ld.local.u64 %rd195, [%rd401];
ld.local.f64 %fd61, [%rd401+8];
@%p108 bra BB106_162;
bra.uni BB106_161;

BB106_162:
ld.global.u64 %rd405, [%rd533+16];
st.local.u64 [%rd79], %rd405;
ld.global.f64 %fd91, [%rd533+24];
st.local.f64 [%rd79+8], %fd91;
bra.uni BB106_163;

BB106_161:
ld.global.u64 %rd402, [%rd510+16];
st.local.u64 [%rd82], %rd402;
ld.global.f64 %fd90, [%rd510+24];
st.local.f64 [%rd82+8], %fd90;

BB106_163:
cvta.to.global.u64 %rd196, %rd201;
cvta.to.global.u64 %rd197, %rd202;
bar.sync 0;
cvt.u64.u32	%rd408, %r19;
add.s64 %rd409, %rd408, %rd3;
shl.b64 %rd410, %rd409, 4;
add.s64 %rd411, %rd2, %rd410;
st.global.u64 [%rd411], %rd93;
st.global.f64 [%rd411+8], %fd55;
st.global.u64 [%rd411+16], %rd110;
st.global.f64 [%rd411+24], %fd56;
st.global.u64 [%rd411+32], %rd127;
st.global.f64 [%rd411+40], %fd57;
st.global.u64 [%rd411+48], %rd144;
st.global.f64 [%rd411+56], %fd58;
st.global.u64 [%rd411+64], %rd161;
st.global.f64 [%rd411+72], %fd59;
st.global.u64 [%rd411+80], %rd178;
st.global.f64 [%rd411+88], %fd60;
st.global.u64 [%rd411+96], %rd195;
st.global.f64 [%rd411+104], %fd61;
bar.sync 0;
mul.lo.s32 %r137, %r35, 1792;
cvt.u64.u32	%rd198, %r137;
setp.ge.u32	%p100, %r142, %r20;
@%p100 bra BB106_165;

BB106_164:
cvt.u64.u32	%rd412, %r142;
add.s64 %rd413, %rd412, %rd198;
shl.b64 %rd414, %rd413, 3;
add.s64 %rd415, %rd196, %rd414;
add.s64 %rd416, %rd197, %rd414;
add.s64 %rd417, %rd412, %rd3;
shl.b64 %rd418, %rd417, 4;
add.s64 %rd419, %rd2, %rd418;
ld.global.u64 %rd420, [%rd419];
st.global.u64 [%rd415], %rd420;
ld.global.f64 %fd92, [%rd419+8];
st.global.f64 [%rd416], %fd92;
add.s32 %r142, %r142, 256;
setp.lt.u32	%p101, %r142, %r20;
@%p101 bra BB106_164;

BB106_165:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot107[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b32 %r<152>;
.reg .f64 %fd<155>;
.reg .b64 %rd<549>;


mov.u64 %rd548, __local_depot107;
cvta.local.u64 %SP, %rd548;
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd194, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd192, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd191, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd191;
cvta.to.global.u64 %rd196, %rd192;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd197, %r34, 4;
add.s64 %rd198, %rd196, %rd197;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd198];
ld.global.u32 %r36, [%rd198+4];
add.s32 %r37, %r3, %r36;
min.s32 %r148, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r147, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB107_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r148, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r147, %r48, %r5;

BB107_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r147, %r7;
sub.s32 %r14, %r148, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r151, %tid.x;
cvt.u64.u32	%rd199, %r151;
cvt.u64.u32	%rd200, %r49;
add.s64 %rd201, %rd199, %rd200;
shl.b64 %rd202, %rd201, 4;
add.s64 %rd2, %rd1, %rd202;
@%p16 bra BB107_17;
bra.uni BB107_3;

BB107_17:
ld.global.u64 %rd444, [%rd2];
ld.global.f64 %fd111, [%rd2+8];
ld.global.u64 %rd445, [%rd2+4096];
ld.global.f64 %fd112, [%rd2+4104];
ld.global.u64 %rd446, [%rd2+8192];
ld.global.f64 %fd113, [%rd2+8200];
ld.global.u64 %rd447, [%rd2+12288];
ld.global.f64 %fd114, [%rd2+12296];
ld.global.u64 %rd448, [%rd2+16384];
ld.global.f64 %fd115, [%rd2+16392];
ld.global.u64 %rd449, [%rd2+20480];
ld.global.f64 %fd116, [%rd2+20488];
ld.global.u64 %rd450, [%rd2+24576];
ld.global.f64 %fd117, [%rd2+24584];
bra.uni BB107_18;

BB107_3:
mov.u64 %rd203, 0;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.u32	%p17, %r151, %r14;
mov.f64 %fd123, %fd62;
mov.u64 %rd456, %rd203;
@%p17 bra BB107_5;

ld.global.u64 %rd3, [%rd2];
ld.global.f64 %fd1, [%rd2+8];
mov.f64 %fd123, %fd1;
mov.u64 %rd456, %rd3;

BB107_5:
mov.u64 %rd432, %rd456;
mov.u64 %rd444, %rd432;
mov.f64 %fd99, %fd123;
mov.f64 %fd111, %fd99;
add.s32 %r50, %r151, 256;
setp.ge.u32	%p18, %r50, %r14;
mov.f64 %fd122, %fd62;
mov.u64 %rd455, %rd203;
@%p18 bra BB107_7;

ld.global.u64 %rd455, [%rd2+4096];
ld.global.f64 %fd122, [%rd2+4104];

BB107_7:
mov.u64 %rd445, %rd455;
mov.f64 %fd112, %fd122;
add.s32 %r51, %r151, 512;
setp.ge.u32	%p19, %r51, %r14;
mov.f64 %fd121, %fd62;
mov.u64 %rd454, %rd203;
@%p19 bra BB107_9;

ld.global.u64 %rd454, [%rd2+8192];
ld.global.f64 %fd121, [%rd2+8200];

BB107_9:
mov.u64 %rd446, %rd454;
mov.f64 %fd113, %fd121;
add.s32 %r52, %r151, 768;
setp.ge.u32	%p20, %r52, %r14;
mov.f64 %fd120, %fd62;
mov.u64 %rd453, %rd203;
@%p20 bra BB107_11;

ld.global.u64 %rd453, [%rd2+12288];
ld.global.f64 %fd120, [%rd2+12296];

BB107_11:
mov.u64 %rd447, %rd453;
mov.f64 %fd114, %fd120;
add.s32 %r53, %r151, 1024;
setp.ge.u32	%p21, %r53, %r14;
mov.f64 %fd119, %fd62;
mov.u64 %rd452, %rd203;
@%p21 bra BB107_13;

ld.global.u64 %rd452, [%rd2+16384];
ld.global.f64 %fd119, [%rd2+16392];

BB107_13:
mov.u64 %rd448, %rd452;
mov.f64 %fd115, %fd119;
add.s32 %r54, %r151, 1280;
setp.ge.u32	%p22, %r54, %r14;
mov.f64 %fd118, %fd62;
mov.u64 %rd451, %rd203;
@%p22 bra BB107_15;

ld.global.u64 %rd451, [%rd2+20480];
ld.global.f64 %fd118, [%rd2+20488];

BB107_15:
mov.u64 %rd449, %rd451;
mov.f64 %fd116, %fd118;
add.s32 %r55, %r151, 1536;
setp.ge.u32	%p23, %r55, %r14;
mov.f64 %fd117, %fd62;
mov.u64 %rd450, %rd203;
@%p23 bra BB107_18;

ld.global.u64 %rd450, [%rd2+24576];
ld.global.f64 %fd117, [%rd2+24584];

BB107_18:
@%p16 bra BB107_33;
bra.uni BB107_19;

BB107_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd231, %r76, 16;
mov.u64 %rd232, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd233, %rd232, %rd231;
st.shared.u64 [%rd233], %rd444;
st.shared.f64 [%rd233+8], %fd111;
st.shared.u64 [%rd233+4096], %rd445;
st.shared.f64 [%rd233+4104], %fd112;
st.shared.u64 [%rd233+8192], %rd446;
st.shared.f64 [%rd233+8200], %fd113;
st.shared.u64 [%rd233+12288], %rd447;
st.shared.f64 [%rd233+12296], %fd114;
st.shared.u64 [%rd233+16384], %rd448;
st.shared.f64 [%rd233+16392], %fd115;
st.shared.u64 [%rd233+20480], %rd449;
st.shared.f64 [%rd233+20488], %fd116;
st.shared.u64 [%rd233+24576], %rd450;
st.shared.f64 [%rd233+24584], %fd117;
bra.uni BB107_34;

BB107_19:
setp.ge.u32	%p25, %r151, %r14;
@%p25 bra BB107_21;

mul.wide.u32 %rd210, %r151, 16;
mov.u64 %rd211, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd212, %rd211, %rd210;
st.shared.u64 [%rd212], %rd444;
st.shared.f64 [%rd212+8], %fd111;

BB107_21:
add.s32 %r59, %r151, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB107_23;

mul.wide.u32 %rd213, %r151, 16;
mov.u64 %rd214, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd215, %rd214, %rd213;
st.shared.u64 [%rd215+4096], %rd445;
st.shared.f64 [%rd215+4104], %fd112;

BB107_23:
add.s32 %r62, %r151, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB107_25;

mul.wide.u32 %rd216, %r151, 16;
mov.u64 %rd217, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd218, %rd217, %rd216;
st.shared.u64 [%rd218+8192], %rd446;
st.shared.f64 [%rd218+8200], %fd113;

BB107_25:
add.s32 %r65, %r151, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB107_27;

mul.wide.u32 %rd219, %r151, 16;
mov.u64 %rd220, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd221, %rd220, %rd219;
st.shared.u64 [%rd221+12288], %rd447;
st.shared.f64 [%rd221+12296], %fd114;

BB107_27:
add.s32 %r68, %r151, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB107_29;

mul.wide.u32 %rd222, %r151, 16;
mov.u64 %rd223, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd224, %rd223, %rd222;
st.shared.u64 [%rd224+16384], %rd448;
st.shared.f64 [%rd224+16392], %fd115;

BB107_29:
add.s32 %r71, %r151, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB107_31;

mul.wide.u32 %rd225, %r151, 16;
mov.u64 %rd226, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd227, %rd226, %rd225;
st.shared.u64 [%rd227+20480], %rd449;
st.shared.f64 [%rd227+20488], %fd116;

BB107_31:
add.s32 %r74, %r151, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB107_34;

mul.wide.u32 %rd228, %r151, 16;
mov.u64 %rd229, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd230, %rd229, %rd228;
st.shared.u64 [%rd230+24576], %rd450;
st.shared.f64 [%rd230+24584], %fd117;

BB107_34:
cvt.u64.u32	%rd234, %r7;
cvt.u64.u32	%rd30, %r14;
add.s64 %rd236, %rd199, %rd234;
shl.b64 %rd237, %rd236, 4;
add.s64 %rd31, %rd1, %rd237;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB107_49;
bra.uni BB107_35;

BB107_49:
ld.global.u64 %rd475, [%rd31];
ld.global.f64 %fd142, [%rd31+8];
ld.global.u64 %rd476, [%rd31+4096];
ld.global.f64 %fd143, [%rd31+4104];
ld.global.u64 %rd477, [%rd31+8192];
ld.global.f64 %fd144, [%rd31+8200];
ld.global.u64 %rd478, [%rd31+12288];
ld.global.f64 %fd145, [%rd31+12296];
ld.global.u64 %rd479, [%rd31+16384];
ld.global.f64 %fd146, [%rd31+16392];
ld.global.u64 %rd480, [%rd31+20480];
ld.global.f64 %fd147, [%rd31+20488];
ld.global.u64 %rd481, [%rd31+24576];
ld.global.f64 %fd148, [%rd31+24584];
bra.uni BB107_50;

BB107_35:
mov.u64 %rd238, 0;
mov.f64 %fd69, 0d0000000000000000;
setp.ge.u32	%p33, %r151, %r13;
mov.f64 %fd154, %fd69;
mov.u64 %rd487, %rd238;
@%p33 bra BB107_37;

ld.global.u64 %rd32, [%rd31];
ld.global.f64 %fd28, [%rd31+8];
mov.f64 %fd154, %fd28;
mov.u64 %rd487, %rd32;

BB107_37:
mov.u64 %rd463, %rd487;
mov.u64 %rd475, %rd463;
mov.f64 %fd130, %fd154;
mov.f64 %fd142, %fd130;
add.s32 %r77, %r151, 256;
setp.ge.u32	%p34, %r77, %r13;
mov.f64 %fd153, %fd69;
mov.u64 %rd486, %rd238;
@%p34 bra BB107_39;

ld.global.u64 %rd486, [%rd31+4096];
ld.global.f64 %fd153, [%rd31+4104];

BB107_39:
mov.u64 %rd476, %rd486;
mov.f64 %fd143, %fd153;
add.s32 %r78, %r151, 512;
setp.ge.u32	%p35, %r78, %r13;
mov.f64 %fd152, %fd69;
mov.u64 %rd485, %rd238;
@%p35 bra BB107_41;

ld.global.u64 %rd485, [%rd31+8192];
ld.global.f64 %fd152, [%rd31+8200];

BB107_41:
mov.u64 %rd477, %rd485;
mov.f64 %fd144, %fd152;
add.s32 %r79, %r151, 768;
setp.ge.u32	%p36, %r79, %r13;
mov.f64 %fd151, %fd69;
mov.u64 %rd484, %rd238;
@%p36 bra BB107_43;

ld.global.u64 %rd484, [%rd31+12288];
ld.global.f64 %fd151, [%rd31+12296];

BB107_43:
mov.u64 %rd478, %rd484;
mov.f64 %fd145, %fd151;
add.s32 %r80, %r151, 1024;
setp.ge.u32	%p37, %r80, %r13;
mov.f64 %fd150, %fd69;
mov.u64 %rd483, %rd238;
@%p37 bra BB107_45;

ld.global.u64 %rd483, [%rd31+16384];
ld.global.f64 %fd150, [%rd31+16392];

BB107_45:
mov.u64 %rd479, %rd483;
mov.f64 %fd146, %fd150;
add.s32 %r81, %r151, 1280;
setp.ge.u32	%p38, %r81, %r13;
mov.f64 %fd149, %fd69;
mov.u64 %rd482, %rd238;
@%p38 bra BB107_47;

ld.global.u64 %rd482, [%rd31+20480];
ld.global.f64 %fd149, [%rd31+20488];

BB107_47:
mov.u64 %rd480, %rd482;
mov.f64 %fd147, %fd149;
add.s32 %r82, %r151, 1536;
setp.ge.u32	%p39, %r82, %r13;
mov.f64 %fd148, %fd69;
mov.u64 %rd481, %rd238;
@%p39 bra BB107_50;

ld.global.u64 %rd481, [%rd31+24576];
ld.global.f64 %fd148, [%rd31+24584];

BB107_50:
add.s64 %rd246, %rd199, %rd30;
shl.b64 %rd247, %rd246, 4;
mov.u64 %rd248, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd59, %rd248, %rd247;
@%p32 bra BB107_64;
bra.uni BB107_51;

BB107_64:
st.shared.u64 [%rd59], %rd475;
st.shared.f64 [%rd59+8], %fd142;
st.shared.u64 [%rd59+4096], %rd476;
st.shared.f64 [%rd59+4104], %fd143;
st.shared.u64 [%rd59+8192], %rd477;
st.shared.f64 [%rd59+8200], %fd144;
st.shared.u64 [%rd59+12288], %rd478;
st.shared.f64 [%rd59+12296], %fd145;
st.shared.u64 [%rd59+16384], %rd479;
st.shared.f64 [%rd59+16392], %fd146;
st.shared.u64 [%rd59+20480], %rd480;
st.shared.f64 [%rd59+20488], %fd147;
bra.uni BB107_65;

BB107_51:
setp.ge.u32	%p41, %r151, %r13;
@%p41 bra BB107_53;

st.shared.u64 [%rd59], %rd475;
st.shared.f64 [%rd59+8], %fd142;

BB107_53:
add.s32 %r83, %r151, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB107_55;

st.shared.u64 [%rd59+4096], %rd476;
st.shared.f64 [%rd59+4104], %fd143;

BB107_55:
add.s32 %r84, %r151, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB107_57;

st.shared.u64 [%rd59+8192], %rd477;
st.shared.f64 [%rd59+8200], %fd144;

BB107_57:
add.s32 %r85, %r151, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB107_59;

st.shared.u64 [%rd59+12288], %rd478;
st.shared.f64 [%rd59+12296], %fd145;

BB107_59:
add.s32 %r86, %r151, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB107_61;

st.shared.u64 [%rd59+16384], %rd479;
st.shared.f64 [%rd59+16392], %fd146;

BB107_61:
add.s32 %r87, %r151, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB107_63;

st.shared.u64 [%rd59+20480], %rd480;
st.shared.f64 [%rd59+20488], %fd147;

BB107_63:
add.s32 %r88, %r151, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB107_66;

BB107_65:
st.shared.u64 [%rd59+24576], %rd481;
st.shared.f64 [%rd59+24584], %fd148;

BB107_66:
bar.sync 0;
mul.lo.s32 %r90, %r151, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r90, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r91, %r19, %r13;
selp.b32	%r150, 0, %r91, %p48;
min.u32 %r149, %r14, %r19;
setp.ge.u32	%p49, %r150, %r149;
@%p49 bra BB107_75;

add.s32 %r22, %r19, -1;

BB107_68:
add.s32 %r92, %r149, %r150;
shr.u32 %r25, %r92, 1;
sub.s32 %r93, %r22, %r25;
cvt.u64.u32	%rd249, %r93;
add.s64 %rd250, %rd249, %rd30;
shl.b64 %rd251, %rd250, 4;
add.s64 %rd253, %rd248, %rd251;
ld.shared.u64 %rd61, [%rd253];
or.b64 %rd254, %rd61, %rd195;
and.b64 %rd255, %rd254, -4294967296;
setp.eq.s64	%p50, %rd255, 0;
@%p50 bra BB107_70;
bra.uni BB107_69;

BB107_70:
cvt.u32.u64	%r94, %rd195;
cvt.u32.u64	%r95, %rd61;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd488, %r96;
bra.uni BB107_71;

BB107_69:
div.s64 %rd488, %rd61, %rd195;

BB107_71:
mul.wide.u32 %rd256, %r25, 16;
add.s64 %rd258, %rd248, %rd256;
ld.shared.u64 %rd65, [%rd258];
or.b64 %rd259, %rd65, %rd195;
and.b64 %rd260, %rd259, -4294967296;
setp.eq.s64	%p51, %rd260, 0;
@%p51 bra BB107_73;
bra.uni BB107_72;

BB107_73:
cvt.u32.u64	%r97, %rd195;
cvt.u32.u64	%r98, %rd65;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd489, %r99;
bra.uni BB107_74;

BB107_72:
div.s64 %rd489, %rd65, %rd195;

BB107_74:
add.s32 %r100, %r25, 1;
setp.lt.s64	%p52, %rd488, %rd489;
selp.b32	%r150, %r150, %r100, %p52;
selp.b32	%r149, %r25, %r149, %p52;
setp.lt.u32	%p53, %r150, %r149;
@%p53 bra BB107_68;

BB107_75:
cvt.u64.u32	%rd69, %r150;
mul.wide.u32 %rd261, %r150, 16;
add.s64 %rd70, %rd248, %rd261;
shl.b64 %rd263, %rd30, 4;
add.s64 %rd71, %rd248, %rd263;
sub.s32 %r101, %r19, %r150;
cvt.u64.u32	%rd264, %r101;
add.s64 %rd72, %rd264, %rd30;
shl.b64 %rd265, %rd72, 4;
add.s64 %rd73, %rd248, %rd265;
cvt.u64.u32	%rd266, %r13;
add.s64 %rd267, %rd30, %rd266;
shl.b64 %rd268, %rd267, 4;
add.s64 %rd74, %rd248, %rd268;
ld.shared.u64 %rd269, [%rd70];
ld.shared.f64 %fd76, [%rd70+8];
add.u64 %rd270, %SP, 0;
cvta.to.local.u64 %rd271, %rd270;
st.local.f64 [%rd271+8], %fd76;
st.local.u64 [%rd271], %rd269;
ld.shared.u64 %rd272, [%rd73];
ld.shared.f64 %fd77, [%rd73+8];
add.u64 %rd273, %SP, 16;
cvta.to.local.u64 %rd274, %rd273;
st.local.f64 [%rd274+8], %fd77;
st.local.u64 [%rd274], %rd272;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd73, %rd74;
@%p55 bra BB107_84;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd70, %rd71;
@%p57 bra BB107_84;

ld.local.u64 %rd75, [%rd274];
or.b64 %rd277, %rd75, %rd195;
and.b64 %rd278, %rd277, -4294967296;
setp.eq.s64	%p58, %rd278, 0;
@%p58 bra BB107_79;

div.s64 %rd490, %rd75, %rd195;
bra.uni BB107_80;

BB107_79:
cvt.u32.u64	%r102, %rd195;
cvt.u32.u64	%r103, %rd75;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd490, %r104;

BB107_80:
ld.local.u64 %rd79, [%rd271];
or.b64 %rd281, %rd79, %rd195;
and.b64 %rd282, %rd281, -4294967296;
setp.eq.s64	%p59, %rd282, 0;
@%p59 bra BB107_82;

div.s64 %rd491, %rd79, %rd195;
bra.uni BB107_83;

BB107_82:
cvt.u32.u64	%r105, %rd195;
cvt.u32.u64	%r106, %rd79;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd491, %r107;

BB107_83:
setp.ge.s64	%p98, %rd490, %rd491;

BB107_84:
selp.b64	%rd287, %rd271, %rd274, %p98;
ld.local.u64 %rd83, [%rd287];
ld.local.f64 %fd55, [%rd287+8];
@%p98 bra BB107_86;
bra.uni BB107_85;

BB107_86:
mov.u64 %rd523, %rd73;
shl.b64 %rd294, %rd69, 4;
add.s64 %rd296, %rd294, %rd248;
add.s64 %rd88, %rd296, 16;
mov.u64 %rd545, %rd88;
ld.shared.u64 %rd297, [%rd70+16];
ld.shared.f64 %fd79, [%rd70+24];
st.local.u64 [%rd271], %rd297;
st.local.f64 [%rd271+8], %fd79;
mov.u64 %rd512, %rd73;
mov.u64 %rd534, %rd88;
bra.uni BB107_87;

BB107_85:
mov.u64 %rd545, %rd70;
add.s64 %rd290, %rd265, %rd248;
add.s64 %rd85, %rd290, 16;
mov.u64 %rd523, %rd85;
ld.shared.u64 %rd291, [%rd73+16];
ld.shared.f64 %fd78, [%rd73+24];
st.local.u64 [%rd274], %rd291;
st.local.f64 [%rd274+8], %fd78;
mov.u64 %rd512, %rd85;
mov.u64 %rd534, %rd70;

BB107_87:
mov.u64 %rd93, %rd545;
mov.u64 %rd533, %rd534;
mov.u64 %rd91, %rd523;
mov.u64 %rd511, %rd512;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd511, %rd74;
@%p61 bra BB107_96;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd533, %rd71;
@%p63 bra BB107_96;

ld.local.u64 %rd94, [%rd274];
or.b64 %rd302, %rd94, %rd195;
and.b64 %rd303, %rd302, -4294967296;
setp.eq.s64	%p64, %rd303, 0;
@%p64 bra BB107_91;

div.s64 %rd492, %rd94, %rd195;
bra.uni BB107_92;

BB107_91:
cvt.u32.u64	%r108, %rd195;
cvt.u32.u64	%r109, %rd94;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd492, %r110;

BB107_92:
ld.local.u64 %rd98, [%rd271];
or.b64 %rd306, %rd98, %rd195;
and.b64 %rd307, %rd306, -4294967296;
setp.eq.s64	%p65, %rd307, 0;
@%p65 bra BB107_94;

div.s64 %rd493, %rd98, %rd195;
bra.uni BB107_95;

BB107_94:
cvt.u32.u64	%r111, %rd195;
cvt.u32.u64	%r112, %rd98;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd493, %r113;

BB107_95:
setp.ge.s64	%p99, %rd492, %rd493;

BB107_96:
selp.b64	%rd312, %rd271, %rd274, %p99;
ld.local.u64 %rd102, [%rd312];
ld.local.f64 %fd56, [%rd312+8];
@%p99 bra BB107_98;
bra.uni BB107_97;

BB107_98:
add.s64 %rd533, %rd533, 16;
add.s64 %rd106, %rd93, 16;
ld.shared.u64 %rd316, [%rd93+16];
ld.shared.f64 %fd81, [%rd93+24];
st.local.u64 [%rd271], %rd316;
st.local.f64 [%rd271+8], %fd81;
mov.u64 %rd522, %rd91;
mov.u64 %rd544, %rd106;
bra.uni BB107_99;

BB107_97:
add.s64 %rd511, %rd511, 16;
add.s64 %rd104, %rd91, 16;
ld.shared.u64 %rd313, [%rd91+16];
ld.shared.f64 %fd80, [%rd91+24];
st.local.u64 [%rd274], %rd313;
st.local.f64 [%rd274+8], %fd80;
mov.u64 %rd522, %rd104;
mov.u64 %rd544, %rd93;

BB107_99:
mov.u64 %rd110, %rd544;
mov.u64 %rd532, %rd533;
mov.u64 %rd108, %rd522;
mov.u64 %rd510, %rd511;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd510, %rd74;
@%p67 bra BB107_108;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd532, %rd71;
@%p69 bra BB107_108;

ld.local.u64 %rd111, [%rd274];
or.b64 %rd321, %rd111, %rd195;
and.b64 %rd322, %rd321, -4294967296;
setp.eq.s64	%p70, %rd322, 0;
@%p70 bra BB107_103;

div.s64 %rd494, %rd111, %rd195;
bra.uni BB107_104;

BB107_103:
cvt.u32.u64	%r114, %rd195;
cvt.u32.u64	%r115, %rd111;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd494, %r116;

BB107_104:
ld.local.u64 %rd115, [%rd271];
or.b64 %rd325, %rd115, %rd195;
and.b64 %rd326, %rd325, -4294967296;
setp.eq.s64	%p71, %rd326, 0;
@%p71 bra BB107_106;

div.s64 %rd495, %rd115, %rd195;
bra.uni BB107_107;

BB107_106:
cvt.u32.u64	%r117, %rd195;
cvt.u32.u64	%r118, %rd115;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd495, %r119;

BB107_107:
setp.ge.s64	%p100, %rd494, %rd495;

BB107_108:
selp.b64	%rd331, %rd271, %rd274, %p100;
ld.local.u64 %rd119, [%rd331];
ld.local.f64 %fd57, [%rd331+8];
@%p100 bra BB107_110;
bra.uni BB107_109;

BB107_110:
add.s64 %rd532, %rd532, 16;
add.s64 %rd123, %rd110, 16;
ld.shared.u64 %rd335, [%rd110+16];
st.local.u64 [%rd271], %rd335;
ld.shared.f64 %fd83, [%rd110+24];
st.local.f64 [%rd271+8], %fd83;
mov.u64 %rd521, %rd108;
mov.u64 %rd543, %rd123;
bra.uni BB107_111;

BB107_109:
add.s64 %rd510, %rd510, 16;
add.s64 %rd121, %rd108, 16;
ld.shared.u64 %rd332, [%rd108+16];
st.local.u64 [%rd274], %rd332;
ld.shared.f64 %fd82, [%rd108+24];
st.local.f64 [%rd274+8], %fd82;
mov.u64 %rd521, %rd121;
mov.u64 %rd543, %rd110;

BB107_111:
mov.u64 %rd127, %rd543;
mov.u64 %rd531, %rd532;
mov.u64 %rd125, %rd521;
mov.u64 %rd509, %rd510;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd509, %rd74;
@%p73 bra BB107_120;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd531, %rd71;
@%p75 bra BB107_120;

ld.local.u64 %rd128, [%rd274];
or.b64 %rd340, %rd128, %rd195;
and.b64 %rd341, %rd340, -4294967296;
setp.eq.s64	%p76, %rd341, 0;
@%p76 bra BB107_115;

div.s64 %rd496, %rd128, %rd195;
bra.uni BB107_116;

BB107_115:
cvt.u32.u64	%r120, %rd195;
cvt.u32.u64	%r121, %rd128;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd496, %r122;

BB107_116:
ld.local.u64 %rd132, [%rd271];
or.b64 %rd344, %rd132, %rd195;
and.b64 %rd345, %rd344, -4294967296;
setp.eq.s64	%p77, %rd345, 0;
@%p77 bra BB107_118;

div.s64 %rd497, %rd132, %rd195;
bra.uni BB107_119;

BB107_118:
cvt.u32.u64	%r123, %rd195;
cvt.u32.u64	%r124, %rd132;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd497, %r125;

BB107_119:
setp.ge.s64	%p101, %rd496, %rd497;

BB107_120:
selp.b64	%rd350, %rd271, %rd274, %p101;
ld.local.u64 %rd136, [%rd350];
ld.local.f64 %fd58, [%rd350+8];
@%p101 bra BB107_122;
bra.uni BB107_121;

BB107_122:
add.s64 %rd531, %rd531, 16;
add.s64 %rd140, %rd127, 16;
ld.shared.u64 %rd354, [%rd127+16];
st.local.u64 [%rd271], %rd354;
ld.shared.f64 %fd85, [%rd127+24];
st.local.f64 [%rd271+8], %fd85;
mov.u64 %rd520, %rd125;
mov.u64 %rd542, %rd140;
bra.uni BB107_123;

BB107_121:
add.s64 %rd509, %rd509, 16;
add.s64 %rd138, %rd125, 16;
ld.shared.u64 %rd351, [%rd125+16];
st.local.u64 [%rd274], %rd351;
ld.shared.f64 %fd84, [%rd125+24];
st.local.f64 [%rd274+8], %fd84;
mov.u64 %rd520, %rd138;
mov.u64 %rd542, %rd127;

BB107_123:
mov.u64 %rd144, %rd542;
mov.u64 %rd530, %rd531;
mov.u64 %rd142, %rd520;
mov.u64 %rd508, %rd509;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd508, %rd74;
@%p79 bra BB107_132;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd530, %rd71;
@%p81 bra BB107_132;

ld.local.u64 %rd145, [%rd274];
or.b64 %rd359, %rd145, %rd195;
and.b64 %rd360, %rd359, -4294967296;
setp.eq.s64	%p82, %rd360, 0;
@%p82 bra BB107_127;

div.s64 %rd498, %rd145, %rd195;
bra.uni BB107_128;

BB107_127:
cvt.u32.u64	%r126, %rd195;
cvt.u32.u64	%r127, %rd145;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd498, %r128;

BB107_128:
ld.local.u64 %rd149, [%rd271];
or.b64 %rd363, %rd149, %rd195;
and.b64 %rd364, %rd363, -4294967296;
setp.eq.s64	%p83, %rd364, 0;
@%p83 bra BB107_130;

div.s64 %rd499, %rd149, %rd195;
bra.uni BB107_131;

BB107_130:
cvt.u32.u64	%r129, %rd195;
cvt.u32.u64	%r130, %rd149;
div.u32 %r131, %r130, %r129;
cvt.u64.u32	%rd499, %r131;

BB107_131:
setp.ge.s64	%p102, %rd498, %rd499;

BB107_132:
selp.b64	%rd369, %rd271, %rd274, %p102;
ld.local.u64 %rd153, [%rd369];
ld.local.f64 %fd59, [%rd369+8];
@%p102 bra BB107_134;
bra.uni BB107_133;

BB107_134:
add.s64 %rd530, %rd530, 16;
add.s64 %rd157, %rd144, 16;
ld.shared.u64 %rd373, [%rd144+16];
st.local.u64 [%rd271], %rd373;
ld.shared.f64 %fd87, [%rd144+24];
st.local.f64 [%rd271+8], %fd87;
mov.u64 %rd519, %rd142;
mov.u64 %rd541, %rd157;
bra.uni BB107_135;

BB107_133:
add.s64 %rd508, %rd508, 16;
add.s64 %rd155, %rd142, 16;
ld.shared.u64 %rd370, [%rd142+16];
st.local.u64 [%rd274], %rd370;
ld.shared.f64 %fd86, [%rd142+24];
st.local.f64 [%rd274+8], %fd86;
mov.u64 %rd519, %rd155;
mov.u64 %rd541, %rd144;

BB107_135:
mov.u64 %rd161, %rd541;
mov.u64 %rd529, %rd530;
mov.u64 %rd159, %rd519;
mov.u64 %rd507, %rd508;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd507, %rd74;
@%p85 bra BB107_144;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd529, %rd71;
@%p87 bra BB107_144;

ld.local.u64 %rd162, [%rd274];
or.b64 %rd378, %rd162, %rd195;
and.b64 %rd379, %rd378, -4294967296;
setp.eq.s64	%p88, %rd379, 0;
@%p88 bra BB107_139;

div.s64 %rd500, %rd162, %rd195;
bra.uni BB107_140;

BB107_139:
cvt.u32.u64	%r132, %rd195;
cvt.u32.u64	%r133, %rd162;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd500, %r134;

BB107_140:
ld.local.u64 %rd166, [%rd271];
or.b64 %rd382, %rd166, %rd195;
and.b64 %rd383, %rd382, -4294967296;
setp.eq.s64	%p89, %rd383, 0;
@%p89 bra BB107_142;

div.s64 %rd501, %rd166, %rd195;
bra.uni BB107_143;

BB107_142:
cvt.u32.u64	%r135, %rd195;
cvt.u32.u64	%r136, %rd166;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd501, %r137;

BB107_143:
setp.ge.s64	%p103, %rd500, %rd501;

BB107_144:
selp.b64	%rd388, %rd271, %rd274, %p103;
ld.local.u64 %rd170, [%rd388];
ld.local.f64 %fd60, [%rd388+8];
@%p103 bra BB107_146;
bra.uni BB107_145;

BB107_146:
add.s64 %rd529, %rd529, 16;
add.s64 %rd174, %rd161, 16;
ld.shared.u64 %rd392, [%rd161+16];
st.local.u64 [%rd271], %rd392;
ld.shared.f64 %fd89, [%rd161+24];
st.local.f64 [%rd271+8], %fd89;
mov.u64 %rd518, %rd159;
mov.u64 %rd540, %rd174;
bra.uni BB107_147;

BB107_145:
add.s64 %rd507, %rd507, 16;
add.s64 %rd172, %rd159, 16;
ld.shared.u64 %rd389, [%rd159+16];
st.local.u64 [%rd274], %rd389;
ld.shared.f64 %fd88, [%rd159+24];
st.local.f64 [%rd274+8], %fd88;
mov.u64 %rd518, %rd172;
mov.u64 %rd540, %rd161;

BB107_147:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd507, %rd74;
@%p91 bra BB107_156;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd529, %rd71;
@%p93 bra BB107_156;

ld.local.u64 %rd179, [%rd274];
or.b64 %rd397, %rd179, %rd195;
and.b64 %rd398, %rd397, -4294967296;
setp.eq.s64	%p94, %rd398, 0;
@%p94 bra BB107_151;

div.s64 %rd546, %rd179, %rd195;
bra.uni BB107_152;

BB107_151:
cvt.u32.u64	%r138, %rd195;
cvt.u32.u64	%r139, %rd179;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd546, %r140;

BB107_152:
ld.local.u64 %rd183, [%rd271];
or.b64 %rd401, %rd183, %rd195;
and.b64 %rd402, %rd401, -4294967296;
setp.eq.s64	%p95, %rd402, 0;
@%p95 bra BB107_154;

div.s64 %rd547, %rd183, %rd195;
bra.uni BB107_155;

BB107_154:
cvt.u32.u64	%r141, %rd195;
cvt.u32.u64	%r142, %rd183;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd547, %r143;

BB107_155:
setp.ge.s64	%p104, %rd546, %rd547;

BB107_156:
selp.b64	%rd407, %rd271, %rd274, %p104;
ld.local.u64 %rd187, [%rd407];
ld.local.f64 %fd61, [%rd407+8];
@%p104 bra BB107_158;
bra.uni BB107_157;

BB107_158:
ld.shared.u64 %rd411, [%rd540+16];
st.local.u64 [%rd271], %rd411;
ld.shared.f64 %fd91, [%rd540+24];
st.local.f64 [%rd271+8], %fd91;
bra.uni BB107_159;

BB107_157:
ld.shared.u64 %rd408, [%rd518+16];
st.local.u64 [%rd274], %rd408;
ld.shared.f64 %fd90, [%rd518+24];
st.local.f64 [%rd274+8], %fd90;

BB107_159:
cvta.to.global.u64 %rd188, %rd193;
cvta.to.global.u64 %rd189, %rd194;
bar.sync 0;
mul.wide.u32 %rd414, %r90, 16;
add.s64 %rd416, %rd248, %rd414;
st.shared.u64 [%rd416], %rd83;
st.shared.f64 [%rd416+8], %fd55;
st.shared.u64 [%rd416+16], %rd102;
st.shared.f64 [%rd416+24], %fd56;
st.shared.u64 [%rd416+32], %rd119;
st.shared.f64 [%rd416+40], %fd57;
st.shared.u64 [%rd416+48], %rd136;
st.shared.f64 [%rd416+56], %fd58;
st.shared.u64 [%rd416+64], %rd153;
st.shared.f64 [%rd416+72], %fd59;
st.shared.u64 [%rd416+80], %rd170;
st.shared.f64 [%rd416+88], %fd60;
st.shared.u64 [%rd416+96], %rd187;
st.shared.f64 [%rd416+104], %fd61;
bar.sync 0;
mul.lo.s32 %r146, %r34, 1792;
cvt.u64.u32	%rd190, %r146;
setp.ge.u32	%p96, %r151, %r18;
@%p96 bra BB107_161;

BB107_160:
cvt.u64.u32	%rd417, %r151;
add.s64 %rd418, %rd417, %rd190;
shl.b64 %rd419, %rd418, 3;
add.s64 %rd420, %rd188, %rd419;
add.s64 %rd421, %rd189, %rd419;
mul.wide.u32 %rd422, %r151, 16;
add.s64 %rd424, %rd248, %rd422;
ld.shared.u64 %rd425, [%rd424];
ld.shared.f64 %fd92, [%rd424+8];
st.global.u64 [%rd420], %rd425;
st.global.f64 [%rd421], %fd92;
add.s32 %r151, %r151, 256;
setp.lt.u32	%p97, %r151, %r18;
@%p97 bra BB107_160;

BB107_161:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot108[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<110>;
.reg .b16 %rs<3>;
.reg .b32 %r<141>;
.reg .f64 %fd<155>;
.reg .b64 %rd<649>;


mov.u64 %rd648, __local_depot108;
cvta.local.u64 %SP, %rd648;
ld.param.u64 %rd231, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+56];
ld.param.u64 %rd230, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+48];
ld.param.u64 %rd229, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+40];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0];
ld.param.u64 %rd227, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+24];
ld.param.u64 %rd232, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+64];
ld.param.u64 %rd228, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+32];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+16];
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSC_IdEENS_9null_typeESF_SF_SF_SF_SF_SF_SF_EEEENS_6detail15normal_iteratorINS_7pointerIlNSI_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSJ_INSK_INSB_IldSF_SF_SF_SF_SF_SF_SF_SF_EESO_SP_SP_EEEENSI_13compare_firstI9SliceCompEEEEPSS_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd225;
cvta.to.global.u64 %rd2, %rd226;
cvta.to.global.u64 %rd233, %rd228;
cvta.to.global.u64 %rd3, %rd232;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd227;
cvt.u32.u64	%r18, %rd224;
mul.wide.u32 %rd234, %r17, 8;
add.s64 %rd235, %rd233, %rd234;
ld.global.u32 %r2, [%rd235];
ld.global.u32 %r19, [%rd235+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r140, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r139, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB108_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r140, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r139, %r32, %r1;

BB108_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd236, %r139;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd236, %rd4;
cvt.s64.s32	%rd237, %r140;
cvt.s64.s32	%rd238, %r33;
sub.s64 %rd6, %rd237, %rd238;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd647, %r13;
add.s64 %rd239, %rd647, %rd238;
shl.b64 %rd240, %rd239, 3;
add.s64 %rd8, %rd1, %rd240;
add.s64 %rd9, %rd2, %rd240;
@%p16 bra BB108_17;
bra.uni BB108_3;

BB108_17:
ld.global.u64 %rd536, [%rd8];
ld.global.f64 %fd111, [%rd9];
ld.global.u64 %rd537, [%rd8+2048];
ld.global.f64 %fd112, [%rd9+2048];
ld.global.u64 %rd538, [%rd8+4096];
ld.global.f64 %fd113, [%rd9+4096];
ld.global.u64 %rd539, [%rd8+6144];
ld.global.f64 %fd114, [%rd9+6144];
ld.global.u64 %rd540, [%rd8+8192];
ld.global.f64 %fd115, [%rd9+8192];
ld.global.u64 %rd541, [%rd8+10240];
ld.global.f64 %fd116, [%rd9+10240];
ld.global.u64 %rd542, [%rd8+12288];
ld.global.f64 %fd117, [%rd9+12288];
bra.uni BB108_18;

BB108_3:
mov.u64 %rd241, 0;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.s64	%p17, %rd647, %rd6;
mov.f64 %fd123, %fd62;
mov.u64 %rd548, %rd241;
@%p17 bra BB108_5;

ld.global.u64 %rd10, [%rd8];
ld.global.f64 %fd1, [%rd9];
mov.f64 %fd123, %fd1;
mov.u64 %rd548, %rd10;

BB108_5:
mov.u64 %rd524, %rd548;
mov.u64 %rd536, %rd524;
mov.f64 %fd99, %fd123;
mov.f64 %fd111, %fd99;
cvt.u32.u64	%r34, %rd647;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd243, %r35;
setp.ge.s64	%p18, %rd243, %rd6;
mov.f64 %fd122, %fd62;
mov.u64 %rd547, %rd241;
@%p18 bra BB108_7;

ld.global.u64 %rd547, [%rd8+2048];
ld.global.f64 %fd122, [%rd9+2048];

BB108_7:
mov.u64 %rd537, %rd547;
mov.f64 %fd112, %fd122;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd245, %r36;
setp.ge.s64	%p19, %rd245, %rd6;
mov.f64 %fd121, %fd62;
mov.u64 %rd546, %rd241;
@%p19 bra BB108_9;

ld.global.u64 %rd546, [%rd8+4096];
ld.global.f64 %fd121, [%rd9+4096];

BB108_9:
mov.u64 %rd538, %rd546;
mov.f64 %fd113, %fd121;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd247, %r37;
setp.ge.s64	%p20, %rd247, %rd6;
mov.f64 %fd120, %fd62;
mov.u64 %rd545, %rd241;
@%p20 bra BB108_11;

ld.global.u64 %rd545, [%rd8+6144];
ld.global.f64 %fd120, [%rd9+6144];

BB108_11:
mov.u64 %rd539, %rd545;
mov.f64 %fd114, %fd120;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd249, %r38;
setp.ge.s64	%p21, %rd249, %rd6;
mov.f64 %fd119, %fd62;
mov.u64 %rd544, %rd241;
@%p21 bra BB108_13;

ld.global.u64 %rd544, [%rd8+8192];
ld.global.f64 %fd119, [%rd9+8192];

BB108_13:
mov.u64 %rd540, %rd544;
mov.f64 %fd115, %fd119;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd251, %r39;
setp.ge.s64	%p22, %rd251, %rd6;
mov.f64 %fd118, %fd62;
mov.u64 %rd543, %rd241;
@%p22 bra BB108_15;

ld.global.u64 %rd543, [%rd8+10240];
ld.global.f64 %fd118, [%rd9+10240];

BB108_15:
mov.u64 %rd541, %rd543;
mov.f64 %fd116, %fd118;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd253, %r40;
setp.ge.s64	%p23, %rd253, %rd6;
mov.f64 %fd117, %fd62;
mov.u64 %rd542, %rd241;
@%p23 bra BB108_18;

ld.global.u64 %rd542, [%rd8+12288];
ld.global.f64 %fd117, [%rd9+12288];

BB108_18:
@%p16 bra BB108_33;
bra.uni BB108_19;

BB108_33:
cvt.u64.u32	%rd303, %r13;
cvt.u64.u32	%rd304, %r17;
mul.lo.s64 %rd305, %rd304, %rd231;
add.s64 %rd306, %rd303, %rd305;
shl.b64 %rd307, %rd306, 4;
add.s64 %rd308, %rd3, %rd307;
st.global.u64 [%rd308], %rd536;
st.global.f64 [%rd308+8], %fd111;
st.global.u64 [%rd308+4096], %rd537;
st.global.f64 [%rd308+4104], %fd112;
st.global.u64 [%rd308+8192], %rd538;
st.global.f64 [%rd308+8200], %fd113;
st.global.u64 [%rd308+12288], %rd539;
st.global.f64 [%rd308+12296], %fd114;
st.global.u64 [%rd308+16384], %rd540;
st.global.f64 [%rd308+16392], %fd115;
st.global.u64 [%rd308+20480], %rd541;
st.global.f64 [%rd308+20488], %fd116;
st.global.u64 [%rd308+24576], %rd542;
st.global.f64 [%rd308+24584], %fd117;
bra.uni BB108_34;

BB108_19:
setp.ge.s64	%p25, %rd647, %rd6;
@%p25 bra BB108_21;

cvt.u64.u32	%rd256, %r17;
mul.lo.s64 %rd257, %rd256, %rd231;
add.s64 %rd258, %rd647, %rd257;
shl.b64 %rd259, %rd258, 4;
add.s64 %rd260, %rd3, %rd259;
st.global.u64 [%rd260], %rd536;
st.global.f64 [%rd260+8], %fd111;

BB108_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd261, %r45;
setp.ge.s64	%p26, %rd261, %rd6;
@%p26 bra BB108_23;

cvt.u64.u32	%rd263, %r17;
mul.lo.s64 %rd264, %rd263, %rd231;
add.s64 %rd265, %rd647, %rd264;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd267, %rd3, %rd266;
st.global.u64 [%rd267+4096], %rd537;
st.global.f64 [%rd267+4104], %fd112;

BB108_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd268, %r49;
setp.ge.s64	%p27, %rd268, %rd6;
@%p27 bra BB108_25;

cvt.u64.u32	%rd270, %r17;
mul.lo.s64 %rd271, %rd270, %rd231;
add.s64 %rd272, %rd647, %rd271;
shl.b64 %rd273, %rd272, 4;
add.s64 %rd274, %rd3, %rd273;
st.global.u64 [%rd274+8192], %rd538;
st.global.f64 [%rd274+8200], %fd113;

BB108_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd275, %r53;
setp.ge.s64	%p28, %rd275, %rd6;
@%p28 bra BB108_27;

cvt.u64.u32	%rd277, %r17;
mul.lo.s64 %rd278, %rd277, %rd231;
add.s64 %rd279, %rd647, %rd278;
shl.b64 %rd280, %rd279, 4;
add.s64 %rd281, %rd3, %rd280;
st.global.u64 [%rd281+12288], %rd539;
st.global.f64 [%rd281+12296], %fd114;

BB108_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd282, %r57;
setp.ge.s64	%p29, %rd282, %rd6;
@%p29 bra BB108_29;

cvt.u64.u32	%rd284, %r17;
mul.lo.s64 %rd285, %rd284, %rd231;
add.s64 %rd286, %rd647, %rd285;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd288, %rd3, %rd287;
st.global.u64 [%rd288+16384], %rd540;
st.global.f64 [%rd288+16392], %fd115;

BB108_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd289, %r61;
setp.ge.s64	%p30, %rd289, %rd6;
@%p30 bra BB108_31;

cvt.u64.u32	%rd291, %r17;
mul.lo.s64 %rd292, %rd291, %rd231;
add.s64 %rd293, %rd647, %rd292;
shl.b64 %rd294, %rd293, 4;
add.s64 %rd295, %rd3, %rd294;
st.global.u64 [%rd295+20480], %rd541;
st.global.f64 [%rd295+20488], %fd116;

BB108_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd296, %r65;
setp.ge.s64	%p31, %rd296, %rd6;
@%p31 bra BB108_34;

cvt.u64.u32	%rd298, %r17;
mul.lo.s64 %rd299, %rd298, %rd231;
add.s64 %rd300, %rd647, %rd299;
shl.b64 %rd301, %rd300, 4;
add.s64 %rd302, %rd3, %rd301;
st.global.u64 [%rd302+24576], %rd542;
st.global.f64 [%rd302+24584], %fd117;

BB108_34:
cvt.u64.u32	%rd309, %r17;
mul.lo.s64 %rd38, %rd309, %rd231;
add.s64 %rd39, %rd6, %rd38;
add.s64 %rd310, %rd647, %rd4;
shl.b64 %rd311, %rd310, 3;
add.s64 %rd41, %rd1, %rd311;
add.s64 %rd42, %rd2, %rd311;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB108_49;
bra.uni BB108_35;

BB108_49:
ld.global.u64 %rd567, [%rd41];
ld.global.f64 %fd142, [%rd42];
ld.global.u64 %rd568, [%rd41+2048];
ld.global.f64 %fd143, [%rd42+2048];
ld.global.u64 %rd569, [%rd41+4096];
ld.global.f64 %fd144, [%rd42+4096];
ld.global.u64 %rd570, [%rd41+6144];
ld.global.f64 %fd145, [%rd42+6144];
ld.global.u64 %rd571, [%rd41+8192];
ld.global.f64 %fd146, [%rd42+8192];
ld.global.u64 %rd572, [%rd41+10240];
ld.global.f64 %fd147, [%rd42+10240];
ld.global.u64 %rd573, [%rd41+12288];
ld.global.f64 %fd148, [%rd42+12288];
bra.uni BB108_50;

BB108_35:
mov.u64 %rd312, 0;
mov.f64 %fd69, 0d0000000000000000;
setp.ge.s64	%p33, %rd647, %rd5;
mov.f64 %fd154, %fd69;
mov.u64 %rd579, %rd312;
@%p33 bra BB108_37;

ld.global.u64 %rd43, [%rd41];
ld.global.f64 %fd28, [%rd42];
mov.f64 %fd154, %fd28;
mov.u64 %rd579, %rd43;

BB108_37:
mov.u64 %rd555, %rd579;
mov.u64 %rd567, %rd555;
mov.f64 %fd130, %fd154;
mov.f64 %fd142, %fd130;
cvt.u32.u64	%r71, %rd647;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd314, %r72;
setp.ge.s64	%p34, %rd314, %rd5;
mov.f64 %fd153, %fd69;
mov.u64 %rd578, %rd312;
@%p34 bra BB108_39;

ld.global.u64 %rd578, [%rd41+2048];
ld.global.f64 %fd153, [%rd42+2048];

BB108_39:
mov.u64 %rd568, %rd578;
mov.f64 %fd143, %fd153;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd316, %r73;
setp.ge.s64	%p35, %rd316, %rd5;
mov.f64 %fd152, %fd69;
mov.u64 %rd577, %rd312;
@%p35 bra BB108_41;

ld.global.u64 %rd577, [%rd41+4096];
ld.global.f64 %fd152, [%rd42+4096];

BB108_41:
mov.u64 %rd569, %rd577;
mov.f64 %fd144, %fd152;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd318, %r74;
setp.ge.s64	%p36, %rd318, %rd5;
mov.f64 %fd151, %fd69;
mov.u64 %rd576, %rd312;
@%p36 bra BB108_43;

ld.global.u64 %rd576, [%rd41+6144];
ld.global.f64 %fd151, [%rd42+6144];

BB108_43:
mov.u64 %rd570, %rd576;
mov.f64 %fd145, %fd151;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd320, %r75;
setp.ge.s64	%p37, %rd320, %rd5;
mov.f64 %fd150, %fd69;
mov.u64 %rd575, %rd312;
@%p37 bra BB108_45;

ld.global.u64 %rd575, [%rd41+8192];
ld.global.f64 %fd150, [%rd42+8192];

BB108_45:
mov.u64 %rd571, %rd575;
mov.f64 %fd146, %fd150;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd322, %r76;
setp.ge.s64	%p38, %rd322, %rd5;
mov.f64 %fd149, %fd69;
mov.u64 %rd574, %rd312;
@%p38 bra BB108_47;

ld.global.u64 %rd574, [%rd41+10240];
ld.global.f64 %fd149, [%rd42+10240];

BB108_47:
mov.u64 %rd572, %rd574;
mov.f64 %fd147, %fd149;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd324, %r77;
setp.ge.s64	%p39, %rd324, %rd5;
mov.f64 %fd148, %fd69;
mov.u64 %rd573, %rd312;
@%p39 bra BB108_50;

ld.global.u64 %rd573, [%rd41+12288];
ld.global.f64 %fd148, [%rd42+12288];

BB108_50:
add.s64 %rd325, %rd647, %rd39;
shl.b64 %rd326, %rd325, 4;
add.s64 %rd71, %rd3, %rd326;
@%p32 bra BB108_64;
bra.uni BB108_51;

BB108_64:
st.global.u64 [%rd71], %rd567;
st.global.f64 [%rd71+8], %fd142;
st.global.u64 [%rd71+4096], %rd568;
st.global.f64 [%rd71+4104], %fd143;
st.global.u64 [%rd71+8192], %rd569;
st.global.f64 [%rd71+8200], %fd144;
st.global.u64 [%rd71+12288], %rd570;
st.global.f64 [%rd71+12296], %fd145;
st.global.u64 [%rd71+16384], %rd571;
st.global.f64 [%rd71+16392], %fd146;
st.global.u64 [%rd71+20480], %rd572;
st.global.f64 [%rd71+20488], %fd147;
bra.uni BB108_65;

BB108_51:
setp.ge.s64	%p41, %rd647, %rd5;
@%p41 bra BB108_53;

st.global.u64 [%rd71], %rd567;
st.global.f64 [%rd71+8], %fd142;

BB108_53:
cvt.u32.u64	%r78, %rd647;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd327, %r79;
setp.ge.s64	%p42, %rd327, %rd5;
@%p42 bra BB108_55;

st.global.u64 [%rd71+4096], %rd568;
st.global.f64 [%rd71+4104], %fd143;

BB108_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd328, %r80;
setp.ge.s64	%p43, %rd328, %rd5;
@%p43 bra BB108_57;

st.global.u64 [%rd71+8192], %rd569;
st.global.f64 [%rd71+8200], %fd144;

BB108_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd329, %r81;
setp.ge.s64	%p44, %rd329, %rd5;
@%p44 bra BB108_59;

st.global.u64 [%rd71+12288], %rd570;
st.global.f64 [%rd71+12296], %fd145;

BB108_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd330, %r82;
setp.ge.s64	%p45, %rd330, %rd5;
@%p45 bra BB108_61;

st.global.u64 [%rd71+16384], %rd571;
st.global.f64 [%rd71+16392], %fd146;

BB108_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd331, %r83;
setp.ge.s64	%p46, %rd331, %rd5;
@%p46 bra BB108_63;

st.global.u64 [%rd71+20480], %rd572;
st.global.f64 [%rd71+20488], %fd147;

BB108_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd332, %r84;
setp.ge.s64	%p47, %rd332, %rd5;
@%p47 bra BB108_66;

BB108_65:
st.global.u64 [%rd71+24576], %rd573;
st.global.f64 [%rd71+24584], %fd148;

BB108_66:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd73, %r85;
add.s64 %rd74, %rd6, %rd5;
min.s64 %rd75, %rd73, %rd74;
setp.lt.s64	%p48, %rd75, %rd5;
sub.s64 %rd333, %rd75, %rd5;
selp.b64	%rd583, 0, %rd333, %p48;
min.s64 %rd580, %rd6, %rd75;
setp.ge.s64	%p49, %rd583, %rd580;
@%p49 bra BB108_75;

add.s64 %rd334, %rd39, %rd75;
add.s64 %rd78, %rd334, -1;

BB108_68:
add.s64 %rd335, %rd580, %rd583;
shr.s64 %rd81, %rd335, 1;
sub.s64 %rd336, %rd78, %rd81;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd338, %rd3, %rd337;
ld.global.u64 %rd82, [%rd338];
or.b64 %rd339, %rd82, %rd230;
and.b64 %rd340, %rd339, -4294967296;
setp.eq.s64	%p50, %rd340, 0;
@%p50 bra BB108_70;
bra.uni BB108_69;

BB108_70:
cvt.u32.u64	%r86, %rd230;
cvt.u32.u64	%r87, %rd82;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd581, %r88;
bra.uni BB108_71;

BB108_69:
div.s64 %rd581, %rd82, %rd230;

BB108_71:
add.s64 %rd341, %rd81, %rd38;
shl.b64 %rd342, %rd341, 4;
add.s64 %rd343, %rd3, %rd342;
ld.global.u64 %rd86, [%rd343];
or.b64 %rd344, %rd86, %rd230;
and.b64 %rd345, %rd344, -4294967296;
setp.eq.s64	%p51, %rd345, 0;
@%p51 bra BB108_73;
bra.uni BB108_72;

BB108_73:
cvt.u32.u64	%r89, %rd230;
cvt.u32.u64	%r90, %rd86;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd582, %r91;
bra.uni BB108_74;

BB108_72:
div.s64 %rd582, %rd86, %rd230;

BB108_74:
add.s64 %rd346, %rd81, 1;
setp.lt.s64	%p52, %rd581, %rd582;
selp.b64	%rd583, %rd583, %rd346, %p52;
selp.b64	%rd580, %rd81, %rd580, %p52;
setp.lt.s64	%p53, %rd583, %rd580;
@%p53 bra BB108_68;

BB108_75:
add.s64 %rd93, %rd583, %rd38;
shl.b64 %rd350, %rd93, 4;
add.s64 %rd94, %rd3, %rd350;
shl.b64 %rd351, %rd39, 4;
add.s64 %rd95, %rd3, %rd351;
add.s64 %rd352, %rd39, %rd75;
sub.s64 %rd96, %rd352, %rd583;
shl.b64 %rd353, %rd96, 4;
add.s64 %rd97, %rd3, %rd353;
add.s64 %rd354, %rd74, %rd38;
shl.b64 %rd355, %rd354, 4;
add.s64 %rd98, %rd3, %rd355;
add.u64 %rd356, %SP, 0;
cvta.to.local.u64 %rd99, %rd356;
mov.u64 %rd584, 0;
mov.pred %p54, 0;
@%p54 bra BB108_77;

BB108_76:
add.s64 %rd357, %rd99, %rd584;
mov.u16 %rs1, 0;
st.local.u8 [%rd357], %rs1;
add.s64 %rd584, %rd584, 1;
setp.lt.u64	%p55, %rd584, 16;
@%p55 bra BB108_76;

BB108_77:
ld.global.u64 %rd359, [%rd94];
ld.global.f64 %fd76, [%rd94+8];
st.local.f64 [%rd99+8], %fd76;
st.local.u64 [%rd99], %rd359;
add.u64 %rd362, %SP, 16;
cvta.to.local.u64 %rd102, %rd362;
mov.u64 %rd585, 0;
@%p54 bra BB108_79;

BB108_78:
add.s64 %rd363, %rd102, %rd585;
mov.u16 %rs2, 0;
st.local.u8 [%rd363], %rs2;
add.s64 %rd585, %rd585, 1;
setp.lt.u64	%p57, %rd585, 16;
@%p57 bra BB108_78;

BB108_79:
ld.global.u64 %rd364, [%rd97];
ld.global.f64 %fd77, [%rd97+8];
st.local.f64 [%rd102+8], %fd77;
st.local.u64 [%rd102], %rd364;
mov.pred %p103, -1;
setp.ge.u64	%p59, %rd97, %rd98;
@%p59 bra BB108_88;

mov.pred %p103, 0;
setp.ge.u64	%p61, %rd94, %rd95;
@%p61 bra BB108_88;

ld.local.u64 %rd105, [%rd102];
or.b64 %rd369, %rd105, %rd230;
and.b64 %rd370, %rd369, -4294967296;
setp.eq.s64	%p62, %rd370, 0;
@%p62 bra BB108_83;

div.s64 %rd586, %rd105, %rd230;
bra.uni BB108_84;

BB108_83:
cvt.u32.u64	%r93, %rd230;
cvt.u32.u64	%r94, %rd105;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd586, %r95;

BB108_84:
ld.local.u64 %rd109, [%rd99];
or.b64 %rd373, %rd109, %rd230;
and.b64 %rd374, %rd373, -4294967296;
setp.eq.s64	%p63, %rd374, 0;
@%p63 bra BB108_86;

div.s64 %rd587, %rd109, %rd230;
bra.uni BB108_87;

BB108_86:
cvt.u32.u64	%r96, %rd230;
cvt.u32.u64	%r97, %rd109;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd587, %r98;

BB108_87:
setp.ge.s64	%p103, %rd586, %rd587;

BB108_88:
selp.b64	%rd379, %rd99, %rd102, %p103;
ld.local.u64 %rd113, [%rd379];
ld.local.f64 %fd55, [%rd379+8];
@%p103 bra BB108_90;
bra.uni BB108_89;

BB108_90:
add.s64 %rd386, %rd350, %rd3;
add.s64 %rd116, %rd386, 16;
mov.u64 %rd642, %rd116;
ld.global.u64 %rd387, [%rd94+16];
st.local.u64 [%rd99], %rd387;
ld.global.f64 %fd79, [%rd94+24];
st.local.f64 [%rd99+8], %fd79;
mov.u64 %rd619, %rd97;
mov.u64 %rd620, %rd97;
mov.u64 %rd643, %rd116;
bra.uni BB108_91;

BB108_89:
add.s64 %rd381, %rd353, %rd3;
add.s64 %rd114, %rd381, 16;
mov.u64 %rd619, %rd114;
ld.global.u64 %rd382, [%rd97+16];
st.local.u64 [%rd102], %rd382;
ld.global.f64 %fd78, [%rd97+24];
st.local.f64 [%rd102+8], %fd78;
mov.u64 %rd620, %rd114;
mov.u64 %rd642, %rd94;
mov.u64 %rd643, %rd94;

BB108_91:
mov.u64 %rd121, %rd642;
mov.u64 %rd641, %rd643;
mov.u64 %rd119, %rd619;
mov.u64 %rd618, %rd620;
mov.pred %p104, -1;
setp.ge.u64	%p65, %rd618, %rd98;
@%p65 bra BB108_100;

mov.pred %p104, 0;
setp.ge.u64	%p67, %rd641, %rd95;
@%p67 bra BB108_100;

ld.local.u64 %rd122, [%rd102];
or.b64 %rd392, %rd122, %rd230;
and.b64 %rd393, %rd392, -4294967296;
setp.eq.s64	%p68, %rd393, 0;
@%p68 bra BB108_95;

div.s64 %rd588, %rd122, %rd230;
bra.uni BB108_96;

BB108_95:
cvt.u32.u64	%r99, %rd230;
cvt.u32.u64	%r100, %rd122;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd588, %r101;

BB108_96:
ld.local.u64 %rd126, [%rd99];
or.b64 %rd396, %rd126, %rd230;
and.b64 %rd397, %rd396, -4294967296;
setp.eq.s64	%p69, %rd397, 0;
@%p69 bra BB108_98;

div.s64 %rd589, %rd126, %rd230;
bra.uni BB108_99;

BB108_98:
cvt.u32.u64	%r102, %rd230;
cvt.u32.u64	%r103, %rd126;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd589, %r104;

BB108_99:
setp.ge.s64	%p104, %rd588, %rd589;

BB108_100:
selp.b64	%rd402, %rd99, %rd102, %p104;
ld.local.u64 %rd130, [%rd402];
ld.local.f64 %fd56, [%rd402+8];
@%p104 bra BB108_102;
bra.uni BB108_101;

BB108_102:
add.s64 %rd641, %rd641, 16;
add.s64 %rd134, %rd121, 16;
ld.global.u64 %rd406, [%rd121+16];
st.local.u64 [%rd99], %rd406;
ld.global.f64 %fd81, [%rd121+24];
st.local.f64 [%rd99+8], %fd81;
mov.u64 %rd617, %rd119;
mov.u64 %rd640, %rd134;
bra.uni BB108_103;

BB108_101:
add.s64 %rd618, %rd618, 16;
add.s64 %rd132, %rd119, 16;
ld.global.u64 %rd403, [%rd119+16];
st.local.u64 [%rd102], %rd403;
ld.global.f64 %fd80, [%rd119+24];
st.local.f64 [%rd102+8], %fd80;
mov.u64 %rd617, %rd132;
mov.u64 %rd640, %rd121;

BB108_103:
mov.u64 %rd138, %rd640;
mov.u64 %rd639, %rd641;
mov.u64 %rd136, %rd617;
mov.u64 %rd616, %rd618;
mov.pred %p105, -1;
setp.ge.u64	%p71, %rd616, %rd98;
@%p71 bra BB108_112;

mov.pred %p105, 0;
setp.ge.u64	%p73, %rd639, %rd95;
@%p73 bra BB108_112;

ld.local.u64 %rd139, [%rd102];
or.b64 %rd411, %rd139, %rd230;
and.b64 %rd412, %rd411, -4294967296;
setp.eq.s64	%p74, %rd412, 0;
@%p74 bra BB108_107;

div.s64 %rd590, %rd139, %rd230;
bra.uni BB108_108;

BB108_107:
cvt.u32.u64	%r105, %rd230;
cvt.u32.u64	%r106, %rd139;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd590, %r107;

BB108_108:
ld.local.u64 %rd143, [%rd99];
or.b64 %rd415, %rd143, %rd230;
and.b64 %rd416, %rd415, -4294967296;
setp.eq.s64	%p75, %rd416, 0;
@%p75 bra BB108_110;

div.s64 %rd591, %rd143, %rd230;
bra.uni BB108_111;

BB108_110:
cvt.u32.u64	%r108, %rd230;
cvt.u32.u64	%r109, %rd143;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd591, %r110;

BB108_111:
setp.ge.s64	%p105, %rd590, %rd591;

BB108_112:
selp.b64	%rd421, %rd99, %rd102, %p105;
ld.local.u64 %rd147, [%rd421];
ld.local.f64 %fd57, [%rd421+8];
@%p105 bra BB108_114;
bra.uni BB108_113;

BB108_114:
add.s64 %rd639, %rd639, 16;
add.s64 %rd151, %rd138, 16;
ld.global.u64 %rd425, [%rd138+16];
st.local.u64 [%rd99], %rd425;
ld.global.f64 %fd83, [%rd138+24];
st.local.f64 [%rd99+8], %fd83;
mov.u64 %rd615, %rd136;
mov.u64 %rd638, %rd151;
bra.uni BB108_115;

BB108_113:
add.s64 %rd616, %rd616, 16;
add.s64 %rd149, %rd136, 16;
ld.global.u64 %rd422, [%rd136+16];
st.local.u64 [%rd102], %rd422;
ld.global.f64 %fd82, [%rd136+24];
st.local.f64 [%rd102+8], %fd82;
mov.u64 %rd615, %rd149;
mov.u64 %rd638, %rd138;

BB108_115:
mov.u64 %rd155, %rd638;
mov.u64 %rd637, %rd639;
mov.u64 %rd153, %rd615;
mov.u64 %rd614, %rd616;
mov.pred %p106, -1;
setp.ge.u64	%p77, %rd614, %rd98;
@%p77 bra BB108_124;

mov.pred %p106, 0;
setp.ge.u64	%p79, %rd637, %rd95;
@%p79 bra BB108_124;

ld.local.u64 %rd156, [%rd102];
or.b64 %rd430, %rd156, %rd230;
and.b64 %rd431, %rd430, -4294967296;
setp.eq.s64	%p80, %rd431, 0;
@%p80 bra BB108_119;

div.s64 %rd592, %rd156, %rd230;
bra.uni BB108_120;

BB108_119:
cvt.u32.u64	%r111, %rd230;
cvt.u32.u64	%r112, %rd156;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd592, %r113;

BB108_120:
ld.local.u64 %rd160, [%rd99];
or.b64 %rd434, %rd160, %rd230;
and.b64 %rd435, %rd434, -4294967296;
setp.eq.s64	%p81, %rd435, 0;
@%p81 bra BB108_122;

div.s64 %rd593, %rd160, %rd230;
bra.uni BB108_123;

BB108_122:
cvt.u32.u64	%r114, %rd230;
cvt.u32.u64	%r115, %rd160;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd593, %r116;

BB108_123:
setp.ge.s64	%p106, %rd592, %rd593;

BB108_124:
selp.b64	%rd440, %rd99, %rd102, %p106;
ld.local.u64 %rd164, [%rd440];
ld.local.f64 %fd58, [%rd440+8];
@%p106 bra BB108_126;
bra.uni BB108_125;

BB108_126:
add.s64 %rd637, %rd637, 16;
add.s64 %rd168, %rd155, 16;
ld.global.u64 %rd444, [%rd155+16];
st.local.u64 [%rd99], %rd444;
ld.global.f64 %fd85, [%rd155+24];
st.local.f64 [%rd99+8], %fd85;
mov.u64 %rd613, %rd153;
mov.u64 %rd636, %rd168;
bra.uni BB108_127;

BB108_125:
add.s64 %rd614, %rd614, 16;
add.s64 %rd166, %rd153, 16;
ld.global.u64 %rd441, [%rd153+16];
st.local.u64 [%rd102], %rd441;
ld.global.f64 %fd84, [%rd153+24];
st.local.f64 [%rd102+8], %fd84;
mov.u64 %rd613, %rd166;
mov.u64 %rd636, %rd155;

BB108_127:
mov.u64 %rd172, %rd636;
mov.u64 %rd635, %rd637;
mov.u64 %rd170, %rd613;
mov.u64 %rd612, %rd614;
mov.pred %p107, -1;
setp.ge.u64	%p83, %rd612, %rd98;
@%p83 bra BB108_136;

mov.pred %p107, 0;
setp.ge.u64	%p85, %rd635, %rd95;
@%p85 bra BB108_136;

ld.local.u64 %rd173, [%rd102];
or.b64 %rd449, %rd173, %rd230;
and.b64 %rd450, %rd449, -4294967296;
setp.eq.s64	%p86, %rd450, 0;
@%p86 bra BB108_131;

div.s64 %rd594, %rd173, %rd230;
bra.uni BB108_132;

BB108_131:
cvt.u32.u64	%r117, %rd230;
cvt.u32.u64	%r118, %rd173;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd594, %r119;

BB108_132:
ld.local.u64 %rd177, [%rd99];
or.b64 %rd453, %rd177, %rd230;
and.b64 %rd454, %rd453, -4294967296;
setp.eq.s64	%p87, %rd454, 0;
@%p87 bra BB108_134;

div.s64 %rd595, %rd177, %rd230;
bra.uni BB108_135;

BB108_134:
cvt.u32.u64	%r120, %rd230;
cvt.u32.u64	%r121, %rd177;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd595, %r122;

BB108_135:
setp.ge.s64	%p107, %rd594, %rd595;

BB108_136:
selp.b64	%rd459, %rd99, %rd102, %p107;
ld.local.u64 %rd181, [%rd459];
ld.local.f64 %fd59, [%rd459+8];
@%p107 bra BB108_138;
bra.uni BB108_137;

BB108_138:
add.s64 %rd635, %rd635, 16;
add.s64 %rd185, %rd172, 16;
ld.global.u64 %rd463, [%rd172+16];
st.local.u64 [%rd99], %rd463;
ld.global.f64 %fd87, [%rd172+24];
st.local.f64 [%rd99+8], %fd87;
mov.u64 %rd611, %rd170;
mov.u64 %rd634, %rd185;
bra.uni BB108_139;

BB108_137:
add.s64 %rd612, %rd612, 16;
add.s64 %rd183, %rd170, 16;
ld.global.u64 %rd460, [%rd170+16];
st.local.u64 [%rd102], %rd460;
ld.global.f64 %fd86, [%rd170+24];
st.local.f64 [%rd102+8], %fd86;
mov.u64 %rd611, %rd183;
mov.u64 %rd634, %rd172;

BB108_139:
mov.u64 %rd189, %rd634;
mov.u64 %rd633, %rd635;
mov.u64 %rd187, %rd611;
mov.u64 %rd610, %rd612;
mov.pred %p108, -1;
setp.ge.u64	%p89, %rd610, %rd98;
@%p89 bra BB108_148;

mov.pred %p108, 0;
setp.ge.u64	%p91, %rd633, %rd95;
@%p91 bra BB108_148;

ld.local.u64 %rd190, [%rd102];
or.b64 %rd468, %rd190, %rd230;
and.b64 %rd469, %rd468, -4294967296;
setp.eq.s64	%p92, %rd469, 0;
@%p92 bra BB108_143;

div.s64 %rd596, %rd190, %rd230;
bra.uni BB108_144;

BB108_143:
cvt.u32.u64	%r123, %rd230;
cvt.u32.u64	%r124, %rd190;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd596, %r125;

BB108_144:
ld.local.u64 %rd194, [%rd99];
or.b64 %rd472, %rd194, %rd230;
and.b64 %rd473, %rd472, -4294967296;
setp.eq.s64	%p93, %rd473, 0;
@%p93 bra BB108_146;

div.s64 %rd597, %rd194, %rd230;
bra.uni BB108_147;

BB108_146:
cvt.u32.u64	%r126, %rd230;
cvt.u32.u64	%r127, %rd194;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd597, %r128;

BB108_147:
setp.ge.s64	%p108, %rd596, %rd597;

BB108_148:
selp.b64	%rd478, %rd99, %rd102, %p108;
ld.local.u64 %rd198, [%rd478];
ld.local.f64 %fd60, [%rd478+8];
@%p108 bra BB108_150;
bra.uni BB108_149;

BB108_150:
add.s64 %rd633, %rd633, 16;
add.s64 %rd202, %rd189, 16;
ld.global.u64 %rd482, [%rd189+16];
st.local.u64 [%rd99], %rd482;
ld.global.f64 %fd89, [%rd189+24];
st.local.f64 [%rd99+8], %fd89;
mov.u64 %rd609, %rd187;
mov.u64 %rd632, %rd202;
bra.uni BB108_151;

BB108_149:
add.s64 %rd610, %rd610, 16;
add.s64 %rd200, %rd187, 16;
ld.global.u64 %rd479, [%rd187+16];
st.local.u64 [%rd102], %rd479;
ld.global.f64 %fd88, [%rd187+24];
st.local.f64 [%rd102+8], %fd88;
mov.u64 %rd609, %rd200;
mov.u64 %rd632, %rd189;

BB108_151:
mov.pred %p109, -1;
setp.ge.u64	%p95, %rd610, %rd98;
@%p95 bra BB108_160;

mov.pred %p109, 0;
setp.ge.u64	%p97, %rd633, %rd95;
@%p97 bra BB108_160;

ld.local.u64 %rd207, [%rd102];
or.b64 %rd487, %rd207, %rd230;
and.b64 %rd488, %rd487, -4294967296;
setp.eq.s64	%p98, %rd488, 0;
@%p98 bra BB108_155;

div.s64 %rd644, %rd207, %rd230;
bra.uni BB108_156;

BB108_155:
cvt.u32.u64	%r129, %rd230;
cvt.u32.u64	%r130, %rd207;
div.u32 %r131, %r130, %r129;
cvt.u64.u32	%rd644, %r131;

BB108_156:
ld.local.u64 %rd211, [%rd99];
or.b64 %rd491, %rd211, %rd230;
and.b64 %rd492, %rd491, -4294967296;
setp.eq.s64	%p99, %rd492, 0;
@%p99 bra BB108_158;

div.s64 %rd645, %rd211, %rd230;
bra.uni BB108_159;

BB108_158:
cvt.u32.u64	%r132, %rd230;
cvt.u32.u64	%r133, %rd211;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd645, %r134;

BB108_159:
setp.ge.s64	%p109, %rd644, %rd645;

BB108_160:
selp.b64	%rd497, %rd99, %rd102, %p109;
ld.local.u64 %rd215, [%rd497];
ld.local.f64 %fd61, [%rd497+8];
@%p109 bra BB108_162;
bra.uni BB108_161;

BB108_162:
ld.global.u64 %rd501, [%rd632+16];
st.local.u64 [%rd99], %rd501;
ld.global.f64 %fd91, [%rd632+24];
st.local.f64 [%rd99+8], %fd91;
bra.uni BB108_163;

BB108_161:
ld.global.u64 %rd498, [%rd609+16];
st.local.u64 [%rd102], %rd498;
ld.global.f64 %fd90, [%rd609+24];
st.local.f64 [%rd102+8], %fd90;

BB108_163:
bar.sync 0;
add.s64 %rd506, %rd73, %rd38;
shl.b64 %rd507, %rd506, 4;
add.s64 %rd508, %rd3, %rd507;
st.global.u64 [%rd508], %rd113;
st.global.f64 [%rd508+8], %fd55;
st.global.u64 [%rd508+16], %rd130;
st.global.f64 [%rd508+24], %fd56;
st.global.u64 [%rd508+32], %rd147;
st.global.f64 [%rd508+40], %fd57;
st.global.u64 [%rd508+48], %rd164;
st.global.f64 [%rd508+56], %fd58;
st.global.u64 [%rd508+64], %rd181;
st.global.f64 [%rd508+72], %fd59;
st.global.u64 [%rd508+80], %rd198;
st.global.f64 [%rd508+88], %fd60;
st.global.u64 [%rd508+96], %rd215;
st.global.f64 [%rd508+104], %fd61;
bar.sync 0;
setp.ge.s64	%p100, %rd647, %rd74;
@%p100 bra BB108_166;

mov.u32 %r138, %ctaid.x;
mov.u32 %r137, %tid.x;
cvta.to.global.u64 %rd509, %rd229;
mul.wide.u32 %rd646, %r137, 16;
mul.wide.u32 %rd511, %r138, 1792;
shl.b64 %rd512, %rd511, 4;
add.s64 %rd218, %rd509, %rd512;
mul.lo.s64 %rd513, %rd231, %rd309;
shl.b64 %rd514, %rd513, 4;
add.s64 %rd219, %rd3, %rd514;

BB108_165:
add.s64 %rd515, %rd219, %rd646;
ld.global.u64 %rd516, [%rd515];
add.s64 %rd517, %rd218, %rd646;
st.global.u64 [%rd517], %rd516;
ld.global.f64 %fd92, [%rd515+8];
st.global.f64 [%rd517+8], %fd92;
add.s64 %rd646, %rd646, 4096;
add.s64 %rd647, %rd647, 256;
setp.lt.s64	%p101, %rd647, %rd74;
@%p101 bra BB108_165;

BB108_166:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot109[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b32 %r<128>;
.reg .f64 %fd<155>;
.reg .b64 %rd<604>;


mov.u64 %rd603, __local_depot109;
cvta.local.u64 %SP, %rd603;
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd216, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd218, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd217, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEENSB_IdEENS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSA_IldSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd217;
cvta.to.global.u64 %rd2, %rd218;
cvta.to.global.u64 %rd223, %rd220;
cvt.u32.u64	%r1, %rd219;
cvt.u32.u64	%r17, %rd216;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd224, %r18, 8;
add.s64 %rd225, %rd223, %rd224;
ld.global.u32 %r2, [%rd225];
ld.global.u32 %r19, [%rd225+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r127, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r126, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB109_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r127, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r126, %r32, %r1;

BB109_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd226, %r126;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd226, %rd3;
cvt.s64.s32	%rd227, %r127;
cvt.s64.s32	%rd228, %r33;
sub.s64 %rd5, %rd227, %rd228;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd602, %r13;
add.s64 %rd229, %rd602, %rd228;
shl.b64 %rd230, %rd229, 3;
add.s64 %rd7, %rd1, %rd230;
add.s64 %rd8, %rd2, %rd230;
@%p16 bra BB109_17;
bra.uni BB109_3;

BB109_17:
ld.global.u64 %rd494, [%rd7];
ld.global.f64 %fd111, [%rd8];
ld.global.u64 %rd495, [%rd7+2048];
ld.global.f64 %fd112, [%rd8+2048];
ld.global.u64 %rd496, [%rd7+4096];
ld.global.f64 %fd113, [%rd8+4096];
ld.global.u64 %rd497, [%rd7+6144];
ld.global.f64 %fd114, [%rd8+6144];
ld.global.u64 %rd498, [%rd7+8192];
ld.global.f64 %fd115, [%rd8+8192];
ld.global.u64 %rd499, [%rd7+10240];
ld.global.f64 %fd116, [%rd8+10240];
ld.global.u64 %rd500, [%rd7+12288];
ld.global.f64 %fd117, [%rd8+12288];
bra.uni BB109_18;

BB109_3:
mov.u64 %rd231, 0;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.s64	%p17, %rd602, %rd5;
mov.f64 %fd123, %fd62;
mov.u64 %rd506, %rd231;
@%p17 bra BB109_5;

ld.global.u64 %rd9, [%rd7];
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd123, %fd1;
mov.u64 %rd506, %rd9;

BB109_5:
mov.u64 %rd482, %rd506;
mov.u64 %rd494, %rd482;
mov.f64 %fd99, %fd123;
mov.f64 %fd111, %fd99;
cvt.u32.u64	%r34, %rd602;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd233, %r35;
setp.ge.s64	%p18, %rd233, %rd5;
mov.f64 %fd122, %fd62;
mov.u64 %rd505, %rd231;
@%p18 bra BB109_7;

ld.global.u64 %rd505, [%rd7+2048];
ld.global.f64 %fd122, [%rd8+2048];

BB109_7:
mov.u64 %rd495, %rd505;
mov.f64 %fd112, %fd122;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd235, %r36;
setp.ge.s64	%p19, %rd235, %rd5;
mov.f64 %fd121, %fd62;
mov.u64 %rd504, %rd231;
@%p19 bra BB109_9;

ld.global.u64 %rd504, [%rd7+4096];
ld.global.f64 %fd121, [%rd8+4096];

BB109_9:
mov.u64 %rd496, %rd504;
mov.f64 %fd113, %fd121;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd237, %r37;
setp.ge.s64	%p20, %rd237, %rd5;
mov.f64 %fd120, %fd62;
mov.u64 %rd503, %rd231;
@%p20 bra BB109_11;

ld.global.u64 %rd503, [%rd7+6144];
ld.global.f64 %fd120, [%rd8+6144];

BB109_11:
mov.u64 %rd497, %rd503;
mov.f64 %fd114, %fd120;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd239, %r38;
setp.ge.s64	%p21, %rd239, %rd5;
mov.f64 %fd119, %fd62;
mov.u64 %rd502, %rd231;
@%p21 bra BB109_13;

ld.global.u64 %rd502, [%rd7+8192];
ld.global.f64 %fd119, [%rd8+8192];

BB109_13:
mov.u64 %rd498, %rd502;
mov.f64 %fd115, %fd119;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd241, %r39;
setp.ge.s64	%p22, %rd241, %rd5;
mov.f64 %fd118, %fd62;
mov.u64 %rd501, %rd231;
@%p22 bra BB109_15;

ld.global.u64 %rd501, [%rd7+10240];
ld.global.f64 %fd118, [%rd8+10240];

BB109_15:
mov.u64 %rd499, %rd501;
mov.f64 %fd116, %fd118;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd243, %r40;
setp.ge.s64	%p23, %rd243, %rd5;
mov.f64 %fd117, %fd62;
mov.u64 %rd500, %rd231;
@%p23 bra BB109_18;

ld.global.u64 %rd500, [%rd7+12288];
ld.global.f64 %fd117, [%rd8+12288];

BB109_18:
@%p16 bra BB109_33;
bra.uni BB109_19;

BB109_33:
mul.wide.u32 %rd272, %r13, 16;
mov.u64 %rd273, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd274, %rd273, %rd272;
st.shared.u64 [%rd274], %rd494;
st.shared.f64 [%rd274+8], %fd111;
st.shared.u64 [%rd274+4096], %rd495;
st.shared.f64 [%rd274+4104], %fd112;
st.shared.u64 [%rd274+8192], %rd496;
st.shared.f64 [%rd274+8200], %fd113;
st.shared.u64 [%rd274+12288], %rd497;
st.shared.f64 [%rd274+12296], %fd114;
st.shared.u64 [%rd274+16384], %rd498;
st.shared.f64 [%rd274+16392], %fd115;
st.shared.u64 [%rd274+20480], %rd499;
st.shared.f64 [%rd274+20488], %fd116;
st.shared.u64 [%rd274+24576], %rd500;
st.shared.f64 [%rd274+24584], %fd117;
bra.uni BB109_34;

BB109_19:
setp.ge.s64	%p25, %rd602, %rd5;
@%p25 bra BB109_21;

mul.wide.u32 %rd245, %r13, 16;
mov.u64 %rd246, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd247, %rd246, %rd245;
st.shared.u64 [%rd247], %rd494;
st.shared.f64 [%rd247+8], %fd111;

BB109_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd248, %r44;
setp.ge.s64	%p26, %rd248, %rd5;
@%p26 bra BB109_23;

mul.wide.u32 %rd249, %r13, 16;
mov.u64 %rd250, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd251, %rd250, %rd249;
st.shared.u64 [%rd251+4096], %rd495;
st.shared.f64 [%rd251+4104], %fd112;

BB109_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd252, %r47;
setp.ge.s64	%p27, %rd252, %rd5;
@%p27 bra BB109_25;

mul.wide.u32 %rd253, %r13, 16;
mov.u64 %rd254, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd255, %rd254, %rd253;
st.shared.u64 [%rd255+8192], %rd496;
st.shared.f64 [%rd255+8200], %fd113;

BB109_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd256, %r50;
setp.ge.s64	%p28, %rd256, %rd5;
@%p28 bra BB109_27;

mul.wide.u32 %rd257, %r13, 16;
mov.u64 %rd258, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd259, %rd258, %rd257;
st.shared.u64 [%rd259+12288], %rd497;
st.shared.f64 [%rd259+12296], %fd114;

BB109_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd260, %r53;
setp.ge.s64	%p29, %rd260, %rd5;
@%p29 bra BB109_29;

mul.wide.u32 %rd261, %r13, 16;
mov.u64 %rd262, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd263, %rd262, %rd261;
st.shared.u64 [%rd263+16384], %rd498;
st.shared.f64 [%rd263+16392], %fd115;

BB109_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd264, %r56;
setp.ge.s64	%p30, %rd264, %rd5;
@%p30 bra BB109_31;

mul.wide.u32 %rd265, %r13, 16;
mov.u64 %rd266, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd267, %rd266, %rd265;
st.shared.u64 [%rd267+20480], %rd499;
st.shared.f64 [%rd267+20488], %fd116;

BB109_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd268, %r59;
setp.ge.s64	%p31, %rd268, %rd5;
@%p31 bra BB109_34;

mul.wide.u32 %rd269, %r13, 16;
mov.u64 %rd270, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd271, %rd270, %rd269;
st.shared.u64 [%rd271+24576], %rd500;
st.shared.f64 [%rd271+24584], %fd117;

BB109_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd275, %rd602, %rd3;
shl.b64 %rd276, %rd275, 3;
add.s64 %rd37, %rd1, %rd276;
add.s64 %rd38, %rd2, %rd276;
@%p32 bra BB109_49;
bra.uni BB109_35;

BB109_49:
ld.global.u64 %rd525, [%rd37];
ld.global.f64 %fd142, [%rd38];
ld.global.u64 %rd526, [%rd37+2048];
ld.global.f64 %fd143, [%rd38+2048];
ld.global.u64 %rd527, [%rd37+4096];
ld.global.f64 %fd144, [%rd38+4096];
ld.global.u64 %rd528, [%rd37+6144];
ld.global.f64 %fd145, [%rd38+6144];
ld.global.u64 %rd529, [%rd37+8192];
ld.global.f64 %fd146, [%rd38+8192];
ld.global.u64 %rd530, [%rd37+10240];
ld.global.f64 %fd147, [%rd38+10240];
ld.global.u64 %rd531, [%rd37+12288];
ld.global.f64 %fd148, [%rd38+12288];
bra.uni BB109_50;

BB109_35:
mov.u64 %rd277, 0;
mov.f64 %fd69, 0d0000000000000000;
setp.ge.s64	%p33, %rd602, %rd4;
mov.f64 %fd154, %fd69;
mov.u64 %rd537, %rd277;
@%p33 bra BB109_37;

ld.global.u64 %rd39, [%rd37];
ld.global.f64 %fd28, [%rd38];
mov.f64 %fd154, %fd28;
mov.u64 %rd537, %rd39;

BB109_37:
mov.u64 %rd513, %rd537;
mov.u64 %rd525, %rd513;
mov.f64 %fd130, %fd154;
mov.f64 %fd142, %fd130;
cvt.u32.u64	%r62, %rd602;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd279, %r63;
setp.ge.s64	%p34, %rd279, %rd4;
mov.f64 %fd153, %fd69;
mov.u64 %rd536, %rd277;
@%p34 bra BB109_39;

ld.global.u64 %rd536, [%rd37+2048];
ld.global.f64 %fd153, [%rd38+2048];

BB109_39:
mov.u64 %rd526, %rd536;
mov.f64 %fd143, %fd153;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd281, %r64;
setp.ge.s64	%p35, %rd281, %rd4;
mov.f64 %fd152, %fd69;
mov.u64 %rd535, %rd277;
@%p35 bra BB109_41;

ld.global.u64 %rd535, [%rd37+4096];
ld.global.f64 %fd152, [%rd38+4096];

BB109_41:
mov.u64 %rd527, %rd535;
mov.f64 %fd144, %fd152;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd283, %r65;
setp.ge.s64	%p36, %rd283, %rd4;
mov.f64 %fd151, %fd69;
mov.u64 %rd534, %rd277;
@%p36 bra BB109_43;

ld.global.u64 %rd534, [%rd37+6144];
ld.global.f64 %fd151, [%rd38+6144];

BB109_43:
mov.u64 %rd528, %rd534;
mov.f64 %fd145, %fd151;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd285, %r66;
setp.ge.s64	%p37, %rd285, %rd4;
mov.f64 %fd150, %fd69;
mov.u64 %rd533, %rd277;
@%p37 bra BB109_45;

ld.global.u64 %rd533, [%rd37+8192];
ld.global.f64 %fd150, [%rd38+8192];

BB109_45:
mov.u64 %rd529, %rd533;
mov.f64 %fd146, %fd150;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd287, %r67;
setp.ge.s64	%p38, %rd287, %rd4;
mov.f64 %fd149, %fd69;
mov.u64 %rd532, %rd277;
@%p38 bra BB109_47;

ld.global.u64 %rd532, [%rd37+10240];
ld.global.f64 %fd149, [%rd38+10240];

BB109_47:
mov.u64 %rd530, %rd532;
mov.f64 %fd147, %fd149;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd289, %r68;
setp.ge.s64	%p39, %rd289, %rd4;
mov.f64 %fd148, %fd69;
mov.u64 %rd531, %rd277;
@%p39 bra BB109_50;

ld.global.u64 %rd531, [%rd37+12288];
ld.global.f64 %fd148, [%rd38+12288];

BB109_50:
add.s64 %rd290, %rd602, %rd5;
shl.b64 %rd291, %rd290, 4;
mov.u64 %rd292, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd67, %rd292, %rd291;
@%p32 bra BB109_64;
bra.uni BB109_51;

BB109_64:
st.shared.u64 [%rd67], %rd525;
st.shared.f64 [%rd67+8], %fd142;
st.shared.u64 [%rd67+4096], %rd526;
st.shared.f64 [%rd67+4104], %fd143;
st.shared.u64 [%rd67+8192], %rd527;
st.shared.f64 [%rd67+8200], %fd144;
st.shared.u64 [%rd67+12288], %rd528;
st.shared.f64 [%rd67+12296], %fd145;
st.shared.u64 [%rd67+16384], %rd529;
st.shared.f64 [%rd67+16392], %fd146;
st.shared.u64 [%rd67+20480], %rd530;
st.shared.f64 [%rd67+20488], %fd147;
bra.uni BB109_65;

BB109_51:
setp.ge.s64	%p41, %rd602, %rd4;
@%p41 bra BB109_53;

st.shared.u64 [%rd67], %rd525;
st.shared.f64 [%rd67+8], %fd142;

BB109_53:
cvt.u32.u64	%r69, %rd602;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd293, %r70;
setp.ge.s64	%p42, %rd293, %rd4;
@%p42 bra BB109_55;

st.shared.u64 [%rd67+4096], %rd526;
st.shared.f64 [%rd67+4104], %fd143;

BB109_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd294, %r71;
setp.ge.s64	%p43, %rd294, %rd4;
@%p43 bra BB109_57;

st.shared.u64 [%rd67+8192], %rd527;
st.shared.f64 [%rd67+8200], %fd144;

BB109_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd295, %r72;
setp.ge.s64	%p44, %rd295, %rd4;
@%p44 bra BB109_59;

st.shared.u64 [%rd67+12288], %rd528;
st.shared.f64 [%rd67+12296], %fd145;

BB109_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd296, %r73;
setp.ge.s64	%p45, %rd296, %rd4;
@%p45 bra BB109_61;

st.shared.u64 [%rd67+16384], %rd529;
st.shared.f64 [%rd67+16392], %fd146;

BB109_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd297, %r74;
setp.ge.s64	%p46, %rd297, %rd4;
@%p46 bra BB109_63;

st.shared.u64 [%rd67+20480], %rd530;
st.shared.f64 [%rd67+20488], %fd147;

BB109_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd298, %r75;
setp.ge.s64	%p47, %rd298, %rd4;
@%p47 bra BB109_66;

BB109_65:
st.shared.u64 [%rd67+24576], %rd531;
st.shared.f64 [%rd67+24584], %fd148;

BB109_66:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd69, %r76;
add.s64 %rd70, %rd5, %rd4;
min.s64 %rd71, %rd69, %rd70;
setp.lt.s64	%p48, %rd71, %rd4;
sub.s64 %rd299, %rd71, %rd4;
selp.b64	%rd541, 0, %rd299, %p48;
min.s64 %rd538, %rd5, %rd71;
setp.ge.s64	%p49, %rd541, %rd538;
@%p49 bra BB109_75;

add.s64 %rd300, %rd5, %rd71;
add.s64 %rd74, %rd300, -1;

BB109_68:
add.s64 %rd301, %rd538, %rd541;
shr.s64 %rd77, %rd301, 1;
sub.s64 %rd302, %rd74, %rd77;
shl.b64 %rd303, %rd302, 4;
add.s64 %rd305, %rd292, %rd303;
ld.shared.u64 %rd78, [%rd305];
or.b64 %rd306, %rd78, %rd222;
and.b64 %rd307, %rd306, -4294967296;
setp.eq.s64	%p50, %rd307, 0;
@%p50 bra BB109_70;
bra.uni BB109_69;

BB109_70:
cvt.u32.u64	%r77, %rd222;
cvt.u32.u64	%r78, %rd78;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd539, %r79;
bra.uni BB109_71;

BB109_69:
div.s64 %rd539, %rd78, %rd222;

BB109_71:
shl.b64 %rd308, %rd77, 4;
add.s64 %rd310, %rd292, %rd308;
ld.shared.u64 %rd82, [%rd310];
or.b64 %rd311, %rd82, %rd222;
and.b64 %rd312, %rd311, -4294967296;
setp.eq.s64	%p51, %rd312, 0;
@%p51 bra BB109_73;
bra.uni BB109_72;

BB109_73:
cvt.u32.u64	%r80, %rd222;
cvt.u32.u64	%r81, %rd82;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd540, %r82;
bra.uni BB109_74;

BB109_72:
div.s64 %rd540, %rd82, %rd222;

BB109_74:
add.s64 %rd313, %rd77, 1;
setp.lt.s64	%p52, %rd539, %rd540;
selp.b64	%rd541, %rd541, %rd313, %p52;
selp.b64	%rd538, %rd77, %rd538, %p52;
setp.lt.s64	%p53, %rd541, %rd538;
@%p53 bra BB109_68;

BB109_75:
shl.b64 %rd314, %rd5, 4;
add.s64 %rd89, %rd292, %rd314;
add.s64 %rd316, %rd71, %rd5;
sub.s64 %rd90, %rd316, %rd541;
shl.b64 %rd317, %rd90, 4;
add.s64 %rd91, %rd292, %rd317;
shl.b64 %rd318, %rd541, 4;
add.s64 %rd92, %rd292, %rd318;
ld.shared.u64 %rd319, [%rd92];
ld.shared.f64 %fd76, [%rd92+8];
add.u64 %rd320, %SP, 0;
cvta.to.local.u64 %rd321, %rd320;
st.local.f64 [%rd321+8], %fd76;
st.local.u64 [%rd321], %rd319;
ld.shared.u64 %rd322, [%rd91];
ld.shared.f64 %fd77, [%rd91+8];
add.u64 %rd323, %SP, 16;
cvta.to.local.u64 %rd324, %rd323;
st.local.f64 [%rd324+8], %fd77;
st.local.u64 [%rd324], %rd322;
shl.b64 %rd325, %rd70, 4;
add.s64 %rd93, %rd292, %rd325;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd91, %rd93;
@%p55 bra BB109_84;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd92, %rd89;
@%p57 bra BB109_84;

ld.local.u64 %rd94, [%rd324];
or.b64 %rd328, %rd94, %rd222;
and.b64 %rd329, %rd328, -4294967296;
setp.eq.s64	%p58, %rd329, 0;
@%p58 bra BB109_79;

div.s64 %rd542, %rd94, %rd222;
bra.uni BB109_80;

BB109_79:
cvt.u32.u64	%r83, %rd222;
cvt.u32.u64	%r84, %rd94;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd542, %r85;

BB109_80:
ld.local.u64 %rd98, [%rd321];
or.b64 %rd332, %rd98, %rd222;
and.b64 %rd333, %rd332, -4294967296;
setp.eq.s64	%p59, %rd333, 0;
@%p59 bra BB109_82;

div.s64 %rd543, %rd98, %rd222;
bra.uni BB109_83;

BB109_82:
cvt.u32.u64	%r86, %rd222;
cvt.u32.u64	%r87, %rd98;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd543, %r88;

BB109_83:
setp.ge.s64	%p98, %rd542, %rd543;

BB109_84:
selp.b64	%rd338, %rd321, %rd324, %p98;
ld.local.u64 %rd102, [%rd338];
ld.local.f64 %fd55, [%rd338+8];
@%p98 bra BB109_86;
bra.uni BB109_85;

BB109_86:
mov.u64 %rd575, %rd91;
add.s64 %rd347, %rd318, %rd292;
add.s64 %rd107, %rd347, 16;
mov.u64 %rd597, %rd107;
ld.shared.u64 %rd348, [%rd92+16];
ld.shared.f64 %fd79, [%rd92+24];
st.local.u64 [%rd321], %rd348;
st.local.f64 [%rd321+8], %fd79;
mov.u64 %rd564, %rd91;
mov.u64 %rd586, %rd107;
bra.uni BB109_87;

BB109_85:
mov.u64 %rd597, %rd92;
add.s64 %rd341, %rd317, %rd292;
add.s64 %rd104, %rd341, 16;
mov.u64 %rd575, %rd104;
ld.shared.u64 %rd342, [%rd91+16];
ld.shared.f64 %fd78, [%rd91+24];
st.local.u64 [%rd324], %rd342;
st.local.f64 [%rd324+8], %fd78;
mov.u64 %rd564, %rd104;
mov.u64 %rd586, %rd92;

BB109_87:
mov.u64 %rd112, %rd597;
mov.u64 %rd585, %rd586;
mov.u64 %rd110, %rd575;
mov.u64 %rd563, %rd564;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd563, %rd93;
@%p61 bra BB109_96;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd585, %rd89;
@%p63 bra BB109_96;

ld.local.u64 %rd113, [%rd324];
or.b64 %rd353, %rd113, %rd222;
and.b64 %rd354, %rd353, -4294967296;
setp.eq.s64	%p64, %rd354, 0;
@%p64 bra BB109_91;

div.s64 %rd544, %rd113, %rd222;
bra.uni BB109_92;

BB109_91:
cvt.u32.u64	%r89, %rd222;
cvt.u32.u64	%r90, %rd113;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd544, %r91;

BB109_92:
ld.local.u64 %rd117, [%rd321];
or.b64 %rd357, %rd117, %rd222;
and.b64 %rd358, %rd357, -4294967296;
setp.eq.s64	%p65, %rd358, 0;
@%p65 bra BB109_94;

div.s64 %rd545, %rd117, %rd222;
bra.uni BB109_95;

BB109_94:
cvt.u32.u64	%r92, %rd222;
cvt.u32.u64	%r93, %rd117;
div.u32 %r94, %r93, %r92;
cvt.u64.u32	%rd545, %r94;

BB109_95:
setp.ge.s64	%p99, %rd544, %rd545;

BB109_96:
selp.b64	%rd363, %rd321, %rd324, %p99;
ld.local.u64 %rd121, [%rd363];
ld.local.f64 %fd56, [%rd363+8];
@%p99 bra BB109_98;
bra.uni BB109_97;

BB109_98:
add.s64 %rd585, %rd585, 16;
add.s64 %rd125, %rd112, 16;
ld.shared.u64 %rd367, [%rd112+16];
ld.shared.f64 %fd81, [%rd112+24];
st.local.u64 [%rd321], %rd367;
st.local.f64 [%rd321+8], %fd81;
mov.u64 %rd574, %rd110;
mov.u64 %rd596, %rd125;
bra.uni BB109_99;

BB109_97:
add.s64 %rd563, %rd563, 16;
add.s64 %rd123, %rd110, 16;
ld.shared.u64 %rd364, [%rd110+16];
ld.shared.f64 %fd80, [%rd110+24];
st.local.u64 [%rd324], %rd364;
st.local.f64 [%rd324+8], %fd80;
mov.u64 %rd574, %rd123;
mov.u64 %rd596, %rd112;

BB109_99:
mov.u64 %rd129, %rd596;
mov.u64 %rd584, %rd585;
mov.u64 %rd127, %rd574;
mov.u64 %rd562, %rd563;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd562, %rd93;
@%p67 bra BB109_108;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd584, %rd89;
@%p69 bra BB109_108;

ld.local.u64 %rd130, [%rd324];
or.b64 %rd372, %rd130, %rd222;
and.b64 %rd373, %rd372, -4294967296;
setp.eq.s64	%p70, %rd373, 0;
@%p70 bra BB109_103;

div.s64 %rd546, %rd130, %rd222;
bra.uni BB109_104;

BB109_103:
cvt.u32.u64	%r95, %rd222;
cvt.u32.u64	%r96, %rd130;
div.u32 %r97, %r96, %r95;
cvt.u64.u32	%rd546, %r97;

BB109_104:
ld.local.u64 %rd134, [%rd321];
or.b64 %rd376, %rd134, %rd222;
and.b64 %rd377, %rd376, -4294967296;
setp.eq.s64	%p71, %rd377, 0;
@%p71 bra BB109_106;

div.s64 %rd547, %rd134, %rd222;
bra.uni BB109_107;

BB109_106:
cvt.u32.u64	%r98, %rd222;
cvt.u32.u64	%r99, %rd134;
div.u32 %r100, %r99, %r98;
cvt.u64.u32	%rd547, %r100;

BB109_107:
setp.ge.s64	%p100, %rd546, %rd547;

BB109_108:
selp.b64	%rd382, %rd321, %rd324, %p100;
ld.local.u64 %rd138, [%rd382];
ld.local.f64 %fd57, [%rd382+8];
@%p100 bra BB109_110;
bra.uni BB109_109;

BB109_110:
add.s64 %rd584, %rd584, 16;
add.s64 %rd142, %rd129, 16;
ld.shared.u64 %rd386, [%rd129+16];
st.local.u64 [%rd321], %rd386;
ld.shared.f64 %fd83, [%rd129+24];
st.local.f64 [%rd321+8], %fd83;
mov.u64 %rd573, %rd127;
mov.u64 %rd595, %rd142;
bra.uni BB109_111;

BB109_109:
add.s64 %rd562, %rd562, 16;
add.s64 %rd140, %rd127, 16;
ld.shared.u64 %rd383, [%rd127+16];
st.local.u64 [%rd324], %rd383;
ld.shared.f64 %fd82, [%rd127+24];
st.local.f64 [%rd324+8], %fd82;
mov.u64 %rd573, %rd140;
mov.u64 %rd595, %rd129;

BB109_111:
mov.u64 %rd146, %rd595;
mov.u64 %rd583, %rd584;
mov.u64 %rd144, %rd573;
mov.u64 %rd561, %rd562;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd561, %rd93;
@%p73 bra BB109_120;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd583, %rd89;
@%p75 bra BB109_120;

ld.local.u64 %rd147, [%rd324];
or.b64 %rd391, %rd147, %rd222;
and.b64 %rd392, %rd391, -4294967296;
setp.eq.s64	%p76, %rd392, 0;
@%p76 bra BB109_115;

div.s64 %rd548, %rd147, %rd222;
bra.uni BB109_116;

BB109_115:
cvt.u32.u64	%r101, %rd222;
cvt.u32.u64	%r102, %rd147;
div.u32 %r103, %r102, %r101;
cvt.u64.u32	%rd548, %r103;

BB109_116:
ld.local.u64 %rd151, [%rd321];
or.b64 %rd395, %rd151, %rd222;
and.b64 %rd396, %rd395, -4294967296;
setp.eq.s64	%p77, %rd396, 0;
@%p77 bra BB109_118;

div.s64 %rd549, %rd151, %rd222;
bra.uni BB109_119;

BB109_118:
cvt.u32.u64	%r104, %rd222;
cvt.u32.u64	%r105, %rd151;
div.u32 %r106, %r105, %r104;
cvt.u64.u32	%rd549, %r106;

BB109_119:
setp.ge.s64	%p101, %rd548, %rd549;

BB109_120:
selp.b64	%rd401, %rd321, %rd324, %p101;
ld.local.u64 %rd155, [%rd401];
ld.local.f64 %fd58, [%rd401+8];
@%p101 bra BB109_122;
bra.uni BB109_121;

BB109_122:
add.s64 %rd583, %rd583, 16;
add.s64 %rd159, %rd146, 16;
ld.shared.u64 %rd405, [%rd146+16];
st.local.u64 [%rd321], %rd405;
ld.shared.f64 %fd85, [%rd146+24];
st.local.f64 [%rd321+8], %fd85;
mov.u64 %rd572, %rd144;
mov.u64 %rd594, %rd159;
bra.uni BB109_123;

BB109_121:
add.s64 %rd561, %rd561, 16;
add.s64 %rd157, %rd144, 16;
ld.shared.u64 %rd402, [%rd144+16];
st.local.u64 [%rd324], %rd402;
ld.shared.f64 %fd84, [%rd144+24];
st.local.f64 [%rd324+8], %fd84;
mov.u64 %rd572, %rd157;
mov.u64 %rd594, %rd146;

BB109_123:
mov.u64 %rd163, %rd594;
mov.u64 %rd582, %rd583;
mov.u64 %rd161, %rd572;
mov.u64 %rd560, %rd561;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd560, %rd93;
@%p79 bra BB109_132;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd582, %rd89;
@%p81 bra BB109_132;

ld.local.u64 %rd164, [%rd324];
or.b64 %rd410, %rd164, %rd222;
and.b64 %rd411, %rd410, -4294967296;
setp.eq.s64	%p82, %rd411, 0;
@%p82 bra BB109_127;

div.s64 %rd550, %rd164, %rd222;
bra.uni BB109_128;

BB109_127:
cvt.u32.u64	%r107, %rd222;
cvt.u32.u64	%r108, %rd164;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd550, %r109;

BB109_128:
ld.local.u64 %rd168, [%rd321];
or.b64 %rd414, %rd168, %rd222;
and.b64 %rd415, %rd414, -4294967296;
setp.eq.s64	%p83, %rd415, 0;
@%p83 bra BB109_130;

div.s64 %rd551, %rd168, %rd222;
bra.uni BB109_131;

BB109_130:
cvt.u32.u64	%r110, %rd222;
cvt.u32.u64	%r111, %rd168;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd551, %r112;

BB109_131:
setp.ge.s64	%p102, %rd550, %rd551;

BB109_132:
selp.b64	%rd420, %rd321, %rd324, %p102;
ld.local.u64 %rd172, [%rd420];
ld.local.f64 %fd59, [%rd420+8];
@%p102 bra BB109_134;
bra.uni BB109_133;

BB109_134:
add.s64 %rd582, %rd582, 16;
add.s64 %rd176, %rd163, 16;
ld.shared.u64 %rd424, [%rd163+16];
st.local.u64 [%rd321], %rd424;
ld.shared.f64 %fd87, [%rd163+24];
st.local.f64 [%rd321+8], %fd87;
mov.u64 %rd571, %rd161;
mov.u64 %rd593, %rd176;
bra.uni BB109_135;

BB109_133:
add.s64 %rd560, %rd560, 16;
add.s64 %rd174, %rd161, 16;
ld.shared.u64 %rd421, [%rd161+16];
st.local.u64 [%rd324], %rd421;
ld.shared.f64 %fd86, [%rd161+24];
st.local.f64 [%rd324+8], %fd86;
mov.u64 %rd571, %rd174;
mov.u64 %rd593, %rd163;

BB109_135:
mov.u64 %rd180, %rd593;
mov.u64 %rd581, %rd582;
mov.u64 %rd178, %rd571;
mov.u64 %rd559, %rd560;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd559, %rd93;
@%p85 bra BB109_144;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd581, %rd89;
@%p87 bra BB109_144;

ld.local.u64 %rd181, [%rd324];
or.b64 %rd429, %rd181, %rd222;
and.b64 %rd430, %rd429, -4294967296;
setp.eq.s64	%p88, %rd430, 0;
@%p88 bra BB109_139;

div.s64 %rd552, %rd181, %rd222;
bra.uni BB109_140;

BB109_139:
cvt.u32.u64	%r113, %rd222;
cvt.u32.u64	%r114, %rd181;
div.u32 %r115, %r114, %r113;
cvt.u64.u32	%rd552, %r115;

BB109_140:
ld.local.u64 %rd185, [%rd321];
or.b64 %rd433, %rd185, %rd222;
and.b64 %rd434, %rd433, -4294967296;
setp.eq.s64	%p89, %rd434, 0;
@%p89 bra BB109_142;

div.s64 %rd553, %rd185, %rd222;
bra.uni BB109_143;

BB109_142:
cvt.u32.u64	%r116, %rd222;
cvt.u32.u64	%r117, %rd185;
div.u32 %r118, %r117, %r116;
cvt.u64.u32	%rd553, %r118;

BB109_143:
setp.ge.s64	%p103, %rd552, %rd553;

BB109_144:
selp.b64	%rd439, %rd321, %rd324, %p103;
ld.local.u64 %rd189, [%rd439];
ld.local.f64 %fd60, [%rd439+8];
@%p103 bra BB109_146;
bra.uni BB109_145;

BB109_146:
add.s64 %rd581, %rd581, 16;
add.s64 %rd193, %rd180, 16;
ld.shared.u64 %rd443, [%rd180+16];
st.local.u64 [%rd321], %rd443;
ld.shared.f64 %fd89, [%rd180+24];
st.local.f64 [%rd321+8], %fd89;
mov.u64 %rd570, %rd178;
mov.u64 %rd592, %rd193;
bra.uni BB109_147;

BB109_145:
add.s64 %rd559, %rd559, 16;
add.s64 %rd191, %rd178, 16;
ld.shared.u64 %rd440, [%rd178+16];
st.local.u64 [%rd324], %rd440;
ld.shared.f64 %fd88, [%rd178+24];
st.local.f64 [%rd324+8], %fd88;
mov.u64 %rd570, %rd191;
mov.u64 %rd592, %rd180;

BB109_147:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd559, %rd93;
@%p91 bra BB109_156;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd581, %rd89;
@%p93 bra BB109_156;

ld.local.u64 %rd198, [%rd324];
or.b64 %rd448, %rd198, %rd222;
and.b64 %rd449, %rd448, -4294967296;
setp.eq.s64	%p94, %rd449, 0;
@%p94 bra BB109_151;

div.s64 %rd598, %rd198, %rd222;
bra.uni BB109_152;

BB109_151:
cvt.u32.u64	%r119, %rd222;
cvt.u32.u64	%r120, %rd198;
div.u32 %r121, %r120, %r119;
cvt.u64.u32	%rd598, %r121;

BB109_152:
ld.local.u64 %rd202, [%rd321];
or.b64 %rd452, %rd202, %rd222;
and.b64 %rd453, %rd452, -4294967296;
setp.eq.s64	%p95, %rd453, 0;
@%p95 bra BB109_154;

div.s64 %rd599, %rd202, %rd222;
bra.uni BB109_155;

BB109_154:
cvt.u32.u64	%r122, %rd222;
cvt.u32.u64	%r123, %rd202;
div.u32 %r124, %r123, %r122;
cvt.u64.u32	%rd599, %r124;

BB109_155:
setp.ge.s64	%p104, %rd598, %rd599;

BB109_156:
selp.b64	%rd458, %rd321, %rd324, %p104;
ld.local.u64 %rd206, [%rd458];
ld.local.f64 %fd61, [%rd458+8];
@%p104 bra BB109_158;
bra.uni BB109_157;

BB109_158:
ld.shared.u64 %rd462, [%rd592+16];
st.local.u64 [%rd321], %rd462;
ld.shared.f64 %fd91, [%rd592+24];
st.local.f64 [%rd321+8], %fd91;
bra.uni BB109_159;

BB109_157:
ld.shared.u64 %rd459, [%rd570+16];
st.local.u64 [%rd324], %rd459;
ld.shared.f64 %fd90, [%rd570+24];
st.local.f64 [%rd324+8], %fd90;

BB109_159:
bar.sync 0;
shl.b64 %rd465, %rd69, 4;
add.s64 %rd467, %rd292, %rd465;
st.shared.u64 [%rd467], %rd102;
st.shared.f64 [%rd467+8], %fd55;
st.shared.u64 [%rd467+16], %rd121;
st.shared.f64 [%rd467+24], %fd56;
st.shared.u64 [%rd467+32], %rd138;
st.shared.f64 [%rd467+40], %fd57;
st.shared.u64 [%rd467+48], %rd155;
st.shared.f64 [%rd467+56], %fd58;
st.shared.u64 [%rd467+64], %rd172;
st.shared.f64 [%rd467+72], %fd59;
st.shared.u64 [%rd467+80], %rd189;
st.shared.f64 [%rd467+88], %fd60;
st.shared.u64 [%rd467+96], %rd206;
st.shared.f64 [%rd467+104], %fd61;
bar.sync 0;
setp.ge.s64	%p96, %rd602, %rd70;
@%p96 bra BB109_162;

cvta.to.global.u64 %rd468, %rd221;
cvt.u64.u32	%rd469, %r13;
mul.wide.u32 %rd470, %r13, 16;
add.s64 %rd601, %rd292, %rd470;
mul.wide.u32 %rd472, %r18, 1792;
add.s64 %rd473, %rd472, %rd469;
shl.b64 %rd474, %rd473, 4;
add.s64 %rd600, %rd468, %rd474;

BB109_161:
ld.shared.u64 %rd475, [%rd601];
ld.shared.f64 %fd92, [%rd601+8];
st.global.u64 [%rd600], %rd475;
st.global.f64 [%rd600+8], %fd92;
add.s64 %rd601, %rd601, 4096;
add.s64 %rd600, %rd600, 4096;
add.s64 %rd602, %rd602, 256;
setp.lt.s64	%p97, %rd602, %rd70;
@%p97 bra BB109_161;

BB109_162:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot110[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<110>;
.reg .b16 %rs<3>;
.reg .b32 %r<151>;
.reg .f64 %fd<155>;
.reg .b64 %rd<660>;


mov.u64 %rd659, __local_depot110;
cvta.local.u64 %SP, %rd659;
ld.param.u64 %rd231, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd230, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+48];
ld.param.u64 %rd229, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd228, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd232, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd227, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd225;
cvta.to.global.u64 %rd233, %rd227;
cvta.to.global.u64 %rd2, %rd232;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd226;
cvt.u32.u64	%r17, %rd224;
mul.wide.u32 %rd234, %r16, 8;
add.s64 %rd235, %rd233, %rd234;
ld.global.u32 %r2, [%rd235];
ld.global.u32 %r18, [%rd235+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r150, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r149, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB110_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r150, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r149, %r31, %r1;

BB110_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd236, %r149;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd236, %rd3;
cvt.s64.s32	%rd237, %r150;
cvt.s64.s32	%rd238, %r32;
sub.s64 %rd5, %rd237, %rd238;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd658, %r13;
add.s64 %rd239, %rd658, %rd238;
shl.b64 %rd240, %rd239, 4;
add.s64 %rd7, %rd1, %rd240;
@%p16 bra BB110_17;
bra.uni BB110_3;

BB110_17:
ld.global.u64 %rd545, [%rd7];
ld.global.f64 %fd111, [%rd7+8];
ld.global.u64 %rd546, [%rd7+4096];
ld.global.f64 %fd112, [%rd7+4104];
ld.global.u64 %rd547, [%rd7+8192];
ld.global.f64 %fd113, [%rd7+8200];
ld.global.u64 %rd548, [%rd7+12288];
ld.global.f64 %fd114, [%rd7+12296];
ld.global.u64 %rd549, [%rd7+16384];
ld.global.f64 %fd115, [%rd7+16392];
ld.global.u64 %rd550, [%rd7+20480];
ld.global.f64 %fd116, [%rd7+20488];
ld.global.u64 %rd551, [%rd7+24576];
ld.global.f64 %fd117, [%rd7+24584];
bra.uni BB110_18;

BB110_3:
mov.u64 %rd241, 0;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.s64	%p17, %rd658, %rd5;
mov.f64 %fd123, %fd62;
mov.u64 %rd557, %rd241;
@%p17 bra BB110_5;

ld.global.u64 %rd8, [%rd7];
ld.global.f64 %fd1, [%rd7+8];
mov.f64 %fd123, %fd1;
mov.u64 %rd557, %rd8;

BB110_5:
mov.u64 %rd533, %rd557;
mov.u64 %rd545, %rd533;
mov.f64 %fd99, %fd123;
mov.f64 %fd111, %fd99;
cvt.u32.u64	%r33, %rd658;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd243, %r34;
setp.ge.s64	%p18, %rd243, %rd5;
mov.f64 %fd122, %fd62;
mov.u64 %rd556, %rd241;
@%p18 bra BB110_7;

ld.global.u64 %rd556, [%rd7+4096];
ld.global.f64 %fd122, [%rd7+4104];

BB110_7:
mov.u64 %rd546, %rd556;
mov.f64 %fd112, %fd122;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd245, %r35;
setp.ge.s64	%p19, %rd245, %rd5;
mov.f64 %fd121, %fd62;
mov.u64 %rd555, %rd241;
@%p19 bra BB110_9;

ld.global.u64 %rd555, [%rd7+8192];
ld.global.f64 %fd121, [%rd7+8200];

BB110_9:
mov.u64 %rd547, %rd555;
mov.f64 %fd113, %fd121;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd247, %r36;
setp.ge.s64	%p20, %rd247, %rd5;
mov.f64 %fd120, %fd62;
mov.u64 %rd554, %rd241;
@%p20 bra BB110_11;

ld.global.u64 %rd554, [%rd7+12288];
ld.global.f64 %fd120, [%rd7+12296];

BB110_11:
mov.u64 %rd548, %rd554;
mov.f64 %fd114, %fd120;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd249, %r37;
setp.ge.s64	%p21, %rd249, %rd5;
mov.f64 %fd119, %fd62;
mov.u64 %rd553, %rd241;
@%p21 bra BB110_13;

ld.global.u64 %rd553, [%rd7+16384];
ld.global.f64 %fd119, [%rd7+16392];

BB110_13:
mov.u64 %rd549, %rd553;
mov.f64 %fd115, %fd119;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd251, %r38;
setp.ge.s64	%p22, %rd251, %rd5;
mov.f64 %fd118, %fd62;
mov.u64 %rd552, %rd241;
@%p22 bra BB110_15;

ld.global.u64 %rd552, [%rd7+20480];
ld.global.f64 %fd118, [%rd7+20488];

BB110_15:
mov.u64 %rd550, %rd552;
mov.f64 %fd116, %fd118;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd253, %r39;
setp.ge.s64	%p23, %rd253, %rd5;
mov.f64 %fd117, %fd62;
mov.u64 %rd551, %rd241;
@%p23 bra BB110_18;

ld.global.u64 %rd551, [%rd7+24576];
ld.global.f64 %fd117, [%rd7+24584];

BB110_18:
@%p16 bra BB110_33;
bra.uni BB110_19;

BB110_33:
cvt.u64.u32	%rd303, %r13;
cvt.u64.u32	%rd304, %r16;
mul.lo.s64 %rd305, %rd304, %rd231;
add.s64 %rd306, %rd303, %rd305;
shl.b64 %rd307, %rd306, 4;
add.s64 %rd308, %rd2, %rd307;
st.global.u64 [%rd308], %rd545;
st.global.f64 [%rd308+8], %fd111;
st.global.u64 [%rd308+4096], %rd546;
st.global.f64 [%rd308+4104], %fd112;
st.global.u64 [%rd308+8192], %rd547;
st.global.f64 [%rd308+8200], %fd113;
st.global.u64 [%rd308+12288], %rd548;
st.global.f64 [%rd308+12296], %fd114;
st.global.u64 [%rd308+16384], %rd549;
st.global.f64 [%rd308+16392], %fd115;
st.global.u64 [%rd308+20480], %rd550;
st.global.f64 [%rd308+20488], %fd116;
st.global.u64 [%rd308+24576], %rd551;
st.global.f64 [%rd308+24584], %fd117;
bra.uni BB110_34;

BB110_19:
setp.ge.s64	%p25, %rd658, %rd5;
@%p25 bra BB110_21;

cvt.u64.u32	%rd256, %r16;
mul.lo.s64 %rd257, %rd256, %rd231;
add.s64 %rd258, %rd658, %rd257;
shl.b64 %rd259, %rd258, 4;
add.s64 %rd260, %rd2, %rd259;
st.global.u64 [%rd260], %rd545;
st.global.f64 [%rd260+8], %fd111;

BB110_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd261, %r44;
setp.ge.s64	%p26, %rd261, %rd5;
@%p26 bra BB110_23;

cvt.u64.u32	%rd263, %r16;
mul.lo.s64 %rd264, %rd263, %rd231;
add.s64 %rd265, %rd658, %rd264;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd267, %rd2, %rd266;
st.global.u64 [%rd267+4096], %rd546;
st.global.f64 [%rd267+4104], %fd112;

BB110_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd268, %r48;
setp.ge.s64	%p27, %rd268, %rd5;
@%p27 bra BB110_25;

cvt.u64.u32	%rd270, %r16;
mul.lo.s64 %rd271, %rd270, %rd231;
add.s64 %rd272, %rd658, %rd271;
shl.b64 %rd273, %rd272, 4;
add.s64 %rd274, %rd2, %rd273;
st.global.u64 [%rd274+8192], %rd547;
st.global.f64 [%rd274+8200], %fd113;

BB110_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd275, %r52;
setp.ge.s64	%p28, %rd275, %rd5;
@%p28 bra BB110_27;

cvt.u64.u32	%rd277, %r16;
mul.lo.s64 %rd278, %rd277, %rd231;
add.s64 %rd279, %rd658, %rd278;
shl.b64 %rd280, %rd279, 4;
add.s64 %rd281, %rd2, %rd280;
st.global.u64 [%rd281+12288], %rd548;
st.global.f64 [%rd281+12296], %fd114;

BB110_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd282, %r56;
setp.ge.s64	%p29, %rd282, %rd5;
@%p29 bra BB110_29;

cvt.u64.u32	%rd284, %r16;
mul.lo.s64 %rd285, %rd284, %rd231;
add.s64 %rd286, %rd658, %rd285;
shl.b64 %rd287, %rd286, 4;
add.s64 %rd288, %rd2, %rd287;
st.global.u64 [%rd288+16384], %rd549;
st.global.f64 [%rd288+16392], %fd115;

BB110_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd289, %r60;
setp.ge.s64	%p30, %rd289, %rd5;
@%p30 bra BB110_31;

cvt.u64.u32	%rd291, %r16;
mul.lo.s64 %rd292, %rd291, %rd231;
add.s64 %rd293, %rd658, %rd292;
shl.b64 %rd294, %rd293, 4;
add.s64 %rd295, %rd2, %rd294;
st.global.u64 [%rd295+20480], %rd550;
st.global.f64 [%rd295+20488], %fd116;

BB110_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd296, %r64;
setp.ge.s64	%p31, %rd296, %rd5;
@%p31 bra BB110_34;

cvt.u64.u32	%rd298, %r16;
mul.lo.s64 %rd299, %rd298, %rd231;
add.s64 %rd300, %rd658, %rd299;
shl.b64 %rd301, %rd300, 4;
add.s64 %rd302, %rd2, %rd301;
st.global.u64 [%rd302+24576], %rd551;
st.global.f64 [%rd302+24584], %fd117;

BB110_34:
cvt.u64.u32	%rd36, %r16;
mul.lo.s64 %rd309, %rd36, %rd231;
add.s64 %rd37, %rd5, %rd309;
add.s64 %rd310, %rd658, %rd3;
shl.b64 %rd311, %rd310, 4;
add.s64 %rd39, %rd1, %rd311;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB110_49;
bra.uni BB110_35;

BB110_49:
ld.global.u64 %rd576, [%rd39];
ld.global.f64 %fd142, [%rd39+8];
ld.global.u64 %rd577, [%rd39+4096];
ld.global.f64 %fd143, [%rd39+4104];
ld.global.u64 %rd578, [%rd39+8192];
ld.global.f64 %fd144, [%rd39+8200];
ld.global.u64 %rd579, [%rd39+12288];
ld.global.f64 %fd145, [%rd39+12296];
ld.global.u64 %rd580, [%rd39+16384];
ld.global.f64 %fd146, [%rd39+16392];
ld.global.u64 %rd581, [%rd39+20480];
ld.global.f64 %fd147, [%rd39+20488];
ld.global.u64 %rd582, [%rd39+24576];
ld.global.f64 %fd148, [%rd39+24584];
bra.uni BB110_50;

BB110_35:
mov.u64 %rd312, 0;
mov.f64 %fd69, 0d0000000000000000;
setp.ge.s64	%p33, %rd658, %rd4;
mov.f64 %fd154, %fd69;
mov.u64 %rd588, %rd312;
@%p33 bra BB110_37;

ld.global.u64 %rd40, [%rd39];
ld.global.f64 %fd28, [%rd39+8];
mov.f64 %fd154, %fd28;
mov.u64 %rd588, %rd40;

BB110_37:
mov.u64 %rd564, %rd588;
mov.u64 %rd576, %rd564;
mov.f64 %fd130, %fd154;
mov.f64 %fd142, %fd130;
cvt.u32.u64	%r70, %rd658;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd314, %r71;
setp.ge.s64	%p34, %rd314, %rd4;
mov.f64 %fd153, %fd69;
mov.u64 %rd587, %rd312;
@%p34 bra BB110_39;

ld.global.u64 %rd587, [%rd39+4096];
ld.global.f64 %fd153, [%rd39+4104];

BB110_39:
mov.u64 %rd577, %rd587;
mov.f64 %fd143, %fd153;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd316, %r72;
setp.ge.s64	%p35, %rd316, %rd4;
mov.f64 %fd152, %fd69;
mov.u64 %rd586, %rd312;
@%p35 bra BB110_41;

ld.global.u64 %rd586, [%rd39+8192];
ld.global.f64 %fd152, [%rd39+8200];

BB110_41:
mov.u64 %rd578, %rd586;
mov.f64 %fd144, %fd152;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd318, %r73;
setp.ge.s64	%p36, %rd318, %rd4;
mov.f64 %fd151, %fd69;
mov.u64 %rd585, %rd312;
@%p36 bra BB110_43;

ld.global.u64 %rd585, [%rd39+12288];
ld.global.f64 %fd151, [%rd39+12296];

BB110_43:
mov.u64 %rd579, %rd585;
mov.f64 %fd145, %fd151;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd320, %r74;
setp.ge.s64	%p37, %rd320, %rd4;
mov.f64 %fd150, %fd69;
mov.u64 %rd584, %rd312;
@%p37 bra BB110_45;

ld.global.u64 %rd584, [%rd39+16384];
ld.global.f64 %fd150, [%rd39+16392];

BB110_45:
mov.u64 %rd580, %rd584;
mov.f64 %fd146, %fd150;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd322, %r75;
setp.ge.s64	%p38, %rd322, %rd4;
mov.f64 %fd149, %fd69;
mov.u64 %rd583, %rd312;
@%p38 bra BB110_47;

ld.global.u64 %rd583, [%rd39+20480];
ld.global.f64 %fd149, [%rd39+20488];

BB110_47:
mov.u64 %rd581, %rd583;
mov.f64 %fd147, %fd149;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd324, %r76;
setp.ge.s64	%p39, %rd324, %rd4;
mov.f64 %fd148, %fd69;
mov.u64 %rd582, %rd312;
@%p39 bra BB110_50;

ld.global.u64 %rd582, [%rd39+24576];
ld.global.f64 %fd148, [%rd39+24584];

BB110_50:
add.s64 %rd326, %rd658, %rd37;
shl.b64 %rd327, %rd326, 4;
add.s64 %rd67, %rd2, %rd327;
@%p32 bra BB110_64;
bra.uni BB110_51;

BB110_64:
st.global.u64 [%rd67], %rd576;
st.global.f64 [%rd67+8], %fd142;
st.global.u64 [%rd67+4096], %rd577;
st.global.f64 [%rd67+4104], %fd143;
st.global.u64 [%rd67+8192], %rd578;
st.global.f64 [%rd67+8200], %fd144;
st.global.u64 [%rd67+12288], %rd579;
st.global.f64 [%rd67+12296], %fd145;
st.global.u64 [%rd67+16384], %rd580;
st.global.f64 [%rd67+16392], %fd146;
st.global.u64 [%rd67+20480], %rd581;
st.global.f64 [%rd67+20488], %fd147;
bra.uni BB110_65;

BB110_51:
setp.ge.s64	%p41, %rd658, %rd4;
@%p41 bra BB110_53;

st.global.u64 [%rd67], %rd576;
st.global.f64 [%rd67+8], %fd142;

BB110_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd329, %r80;
setp.ge.s64	%p42, %rd329, %rd4;
@%p42 bra BB110_55;

st.global.u64 [%rd67+4096], %rd577;
st.global.f64 [%rd67+4104], %fd143;

BB110_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd330, %r82;
setp.ge.s64	%p43, %rd330, %rd4;
@%p43 bra BB110_57;

st.global.u64 [%rd67+8192], %rd578;
st.global.f64 [%rd67+8200], %fd144;

BB110_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd331, %r84;
setp.ge.s64	%p44, %rd331, %rd4;
@%p44 bra BB110_59;

st.global.u64 [%rd67+12288], %rd579;
st.global.f64 [%rd67+12296], %fd145;

BB110_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd332, %r86;
setp.ge.s64	%p45, %rd332, %rd4;
@%p45 bra BB110_61;

st.global.u64 [%rd67+16384], %rd580;
st.global.f64 [%rd67+16392], %fd146;

BB110_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd333, %r88;
setp.ge.s64	%p46, %rd333, %rd4;
@%p46 bra BB110_63;

st.global.u64 [%rd67+20480], %rd581;
st.global.f64 [%rd67+20488], %fd147;

BB110_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd334, %r90;
setp.ge.s64	%p47, %rd334, %rd4;
@%p47 bra BB110_66;

BB110_65:
st.global.u64 [%rd67+24576], %rd582;
st.global.f64 [%rd67+24584], %fd148;

BB110_66:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd335, %r92;
add.s64 %rd69, %rd5, %rd4;
min.s64 %rd70, %rd335, %rd69;
setp.lt.s64	%p48, %rd70, %rd4;
sub.s64 %rd336, %rd70, %rd4;
selp.b64	%rd592, 0, %rd336, %p48;
min.s64 %rd589, %rd5, %rd70;
setp.ge.s64	%p49, %rd592, %rd589;
@%p49 bra BB110_75;

add.s64 %rd337, %rd37, %rd70;
add.s64 %rd73, %rd337, -1;

BB110_68:
add.s64 %rd338, %rd589, %rd592;
shr.s64 %rd77, %rd338, 1;
sub.s64 %rd339, %rd73, %rd77;
shl.b64 %rd340, %rd339, 4;
add.s64 %rd341, %rd2, %rd340;
ld.global.u64 %rd78, [%rd341];
or.b64 %rd342, %rd78, %rd230;
and.b64 %rd343, %rd342, -4294967296;
setp.eq.s64	%p50, %rd343, 0;
@%p50 bra BB110_70;
bra.uni BB110_69;

BB110_70:
cvt.u32.u64	%r93, %rd230;
cvt.u32.u64	%r94, %rd78;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd590, %r95;
bra.uni BB110_71;

BB110_69:
div.s64 %rd590, %rd78, %rd230;

BB110_71:
add.s64 %rd344, %rd77, %rd309;
shl.b64 %rd345, %rd344, 4;
add.s64 %rd346, %rd2, %rd345;
ld.global.u64 %rd82, [%rd346];
or.b64 %rd347, %rd82, %rd230;
and.b64 %rd348, %rd347, -4294967296;
setp.eq.s64	%p51, %rd348, 0;
@%p51 bra BB110_73;
bra.uni BB110_72;

BB110_73:
cvt.u32.u64	%r96, %rd230;
cvt.u32.u64	%r97, %rd82;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd591, %r98;
bra.uni BB110_74;

BB110_72:
div.s64 %rd591, %rd82, %rd230;

BB110_74:
add.s64 %rd349, %rd77, 1;
setp.lt.s64	%p52, %rd590, %rd591;
selp.b64	%rd592, %rd592, %rd349, %p52;
selp.b64	%rd589, %rd77, %rd589, %p52;
setp.lt.s64	%p53, %rd592, %rd589;
@%p53 bra BB110_68;

BB110_75:
add.s64 %rd89, %rd592, %rd309;
shl.b64 %rd353, %rd89, 4;
add.s64 %rd90, %rd2, %rd353;
shl.b64 %rd354, %rd37, 4;
add.s64 %rd91, %rd2, %rd354;
add.s64 %rd355, %rd37, %rd70;
sub.s64 %rd92, %rd355, %rd592;
shl.b64 %rd356, %rd92, 4;
add.s64 %rd93, %rd2, %rd356;
add.s64 %rd357, %rd69, %rd309;
shl.b64 %rd358, %rd357, 4;
add.s64 %rd94, %rd2, %rd358;
add.u64 %rd359, %SP, 0;
cvta.to.local.u64 %rd95, %rd359;
mov.u64 %rd593, 0;
mov.pred %p54, 0;
@%p54 bra BB110_77;

BB110_76:
add.s64 %rd360, %rd95, %rd593;
mov.u16 %rs1, 0;
st.local.u8 [%rd360], %rs1;
add.s64 %rd593, %rd593, 1;
setp.lt.u64	%p55, %rd593, 16;
@%p55 bra BB110_76;

BB110_77:
ld.global.u64 %rd362, [%rd90];
ld.global.f64 %fd76, [%rd90+8];
st.local.f64 [%rd95+8], %fd76;
st.local.u64 [%rd95], %rd362;
add.u64 %rd365, %SP, 16;
cvta.to.local.u64 %rd98, %rd365;
mov.u64 %rd594, 0;
@%p54 bra BB110_79;

BB110_78:
add.s64 %rd366, %rd98, %rd594;
mov.u16 %rs2, 0;
st.local.u8 [%rd366], %rs2;
add.s64 %rd594, %rd594, 1;
setp.lt.u64	%p57, %rd594, 16;
@%p57 bra BB110_78;

BB110_79:
ld.global.u64 %rd367, [%rd93];
ld.global.f64 %fd77, [%rd93+8];
st.local.f64 [%rd98+8], %fd77;
st.local.u64 [%rd98], %rd367;
mov.pred %p103, -1;
setp.ge.u64	%p59, %rd93, %rd94;
@%p59 bra BB110_88;

mov.pred %p103, 0;
setp.ge.u64	%p61, %rd90, %rd91;
@%p61 bra BB110_88;

ld.local.u64 %rd101, [%rd98];
or.b64 %rd372, %rd101, %rd230;
and.b64 %rd373, %rd372, -4294967296;
setp.eq.s64	%p62, %rd373, 0;
@%p62 bra BB110_83;

div.s64 %rd595, %rd101, %rd230;
bra.uni BB110_84;

BB110_83:
cvt.u32.u64	%r100, %rd230;
cvt.u32.u64	%r101, %rd101;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd595, %r102;

BB110_84:
ld.local.u64 %rd105, [%rd95];
or.b64 %rd376, %rd105, %rd230;
and.b64 %rd377, %rd376, -4294967296;
setp.eq.s64	%p63, %rd377, 0;
@%p63 bra BB110_86;

div.s64 %rd596, %rd105, %rd230;
bra.uni BB110_87;

BB110_86:
cvt.u32.u64	%r103, %rd230;
cvt.u32.u64	%r104, %rd105;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd596, %r105;

BB110_87:
setp.ge.s64	%p103, %rd595, %rd596;

BB110_88:
selp.b64	%rd382, %rd95, %rd98, %p103;
ld.local.u64 %rd109, [%rd382];
ld.local.f64 %fd55, [%rd382+8];
@%p103 bra BB110_90;
bra.uni BB110_89;

BB110_90:
add.s64 %rd389, %rd353, %rd2;
add.s64 %rd112, %rd389, 16;
mov.u64 %rd651, %rd112;
ld.global.u64 %rd390, [%rd90+16];
st.local.u64 [%rd95], %rd390;
ld.global.f64 %fd79, [%rd90+24];
st.local.f64 [%rd95+8], %fd79;
mov.u64 %rd628, %rd93;
mov.u64 %rd629, %rd93;
mov.u64 %rd652, %rd112;
bra.uni BB110_91;

BB110_89:
add.s64 %rd384, %rd356, %rd2;
add.s64 %rd110, %rd384, 16;
mov.u64 %rd628, %rd110;
ld.global.u64 %rd385, [%rd93+16];
st.local.u64 [%rd98], %rd385;
ld.global.f64 %fd78, [%rd93+24];
st.local.f64 [%rd98+8], %fd78;
mov.u64 %rd629, %rd110;
mov.u64 %rd651, %rd90;
mov.u64 %rd652, %rd90;

BB110_91:
mov.u64 %rd117, %rd651;
mov.u64 %rd650, %rd652;
mov.u64 %rd115, %rd628;
mov.u64 %rd627, %rd629;
mov.pred %p104, -1;
setp.ge.u64	%p65, %rd627, %rd94;
@%p65 bra BB110_100;

mov.pred %p104, 0;
setp.ge.u64	%p67, %rd650, %rd91;
@%p67 bra BB110_100;

ld.local.u64 %rd118, [%rd98];
or.b64 %rd395, %rd118, %rd230;
and.b64 %rd396, %rd395, -4294967296;
setp.eq.s64	%p68, %rd396, 0;
@%p68 bra BB110_95;

div.s64 %rd597, %rd118, %rd230;
bra.uni BB110_96;

BB110_95:
cvt.u32.u64	%r106, %rd230;
cvt.u32.u64	%r107, %rd118;
div.u32 %r108, %r107, %r106;
cvt.u64.u32	%rd597, %r108;

BB110_96:
ld.local.u64 %rd122, [%rd95];
or.b64 %rd399, %rd122, %rd230;
and.b64 %rd400, %rd399, -4294967296;
setp.eq.s64	%p69, %rd400, 0;
@%p69 bra BB110_98;

div.s64 %rd598, %rd122, %rd230;
bra.uni BB110_99;

BB110_98:
cvt.u32.u64	%r109, %rd230;
cvt.u32.u64	%r110, %rd122;
div.u32 %r111, %r110, %r109;
cvt.u64.u32	%rd598, %r111;

BB110_99:
setp.ge.s64	%p104, %rd597, %rd598;

BB110_100:
selp.b64	%rd405, %rd95, %rd98, %p104;
ld.local.u64 %rd126, [%rd405];
ld.local.f64 %fd56, [%rd405+8];
@%p104 bra BB110_102;
bra.uni BB110_101;

BB110_102:
add.s64 %rd650, %rd650, 16;
add.s64 %rd130, %rd117, 16;
ld.global.u64 %rd409, [%rd117+16];
st.local.u64 [%rd95], %rd409;
ld.global.f64 %fd81, [%rd117+24];
st.local.f64 [%rd95+8], %fd81;
mov.u64 %rd626, %rd115;
mov.u64 %rd649, %rd130;
bra.uni BB110_103;

BB110_101:
add.s64 %rd627, %rd627, 16;
add.s64 %rd128, %rd115, 16;
ld.global.u64 %rd406, [%rd115+16];
st.local.u64 [%rd98], %rd406;
ld.global.f64 %fd80, [%rd115+24];
st.local.f64 [%rd98+8], %fd80;
mov.u64 %rd626, %rd128;
mov.u64 %rd649, %rd117;

BB110_103:
mov.u64 %rd134, %rd649;
mov.u64 %rd648, %rd650;
mov.u64 %rd132, %rd626;
mov.u64 %rd625, %rd627;
mov.pred %p105, -1;
setp.ge.u64	%p71, %rd625, %rd94;
@%p71 bra BB110_112;

mov.pred %p105, 0;
setp.ge.u64	%p73, %rd648, %rd91;
@%p73 bra BB110_112;

ld.local.u64 %rd135, [%rd98];
or.b64 %rd414, %rd135, %rd230;
and.b64 %rd415, %rd414, -4294967296;
setp.eq.s64	%p74, %rd415, 0;
@%p74 bra BB110_107;

div.s64 %rd599, %rd135, %rd230;
bra.uni BB110_108;

BB110_107:
cvt.u32.u64	%r112, %rd230;
cvt.u32.u64	%r113, %rd135;
div.u32 %r114, %r113, %r112;
cvt.u64.u32	%rd599, %r114;

BB110_108:
ld.local.u64 %rd139, [%rd95];
or.b64 %rd418, %rd139, %rd230;
and.b64 %rd419, %rd418, -4294967296;
setp.eq.s64	%p75, %rd419, 0;
@%p75 bra BB110_110;

div.s64 %rd600, %rd139, %rd230;
bra.uni BB110_111;

BB110_110:
cvt.u32.u64	%r115, %rd230;
cvt.u32.u64	%r116, %rd139;
div.u32 %r117, %r116, %r115;
cvt.u64.u32	%rd600, %r117;

BB110_111:
setp.ge.s64	%p105, %rd599, %rd600;

BB110_112:
selp.b64	%rd424, %rd95, %rd98, %p105;
ld.local.u64 %rd143, [%rd424];
ld.local.f64 %fd57, [%rd424+8];
@%p105 bra BB110_114;
bra.uni BB110_113;

BB110_114:
add.s64 %rd648, %rd648, 16;
add.s64 %rd147, %rd134, 16;
ld.global.u64 %rd428, [%rd134+16];
st.local.u64 [%rd95], %rd428;
ld.global.f64 %fd83, [%rd134+24];
st.local.f64 [%rd95+8], %fd83;
mov.u64 %rd624, %rd132;
mov.u64 %rd647, %rd147;
bra.uni BB110_115;

BB110_113:
add.s64 %rd625, %rd625, 16;
add.s64 %rd145, %rd132, 16;
ld.global.u64 %rd425, [%rd132+16];
st.local.u64 [%rd98], %rd425;
ld.global.f64 %fd82, [%rd132+24];
st.local.f64 [%rd98+8], %fd82;
mov.u64 %rd624, %rd145;
mov.u64 %rd647, %rd134;

BB110_115:
mov.u64 %rd151, %rd647;
mov.u64 %rd646, %rd648;
mov.u64 %rd149, %rd624;
mov.u64 %rd623, %rd625;
mov.pred %p106, -1;
setp.ge.u64	%p77, %rd623, %rd94;
@%p77 bra BB110_124;

mov.pred %p106, 0;
setp.ge.u64	%p79, %rd646, %rd91;
@%p79 bra BB110_124;

ld.local.u64 %rd152, [%rd98];
or.b64 %rd433, %rd152, %rd230;
and.b64 %rd434, %rd433, -4294967296;
setp.eq.s64	%p80, %rd434, 0;
@%p80 bra BB110_119;

div.s64 %rd601, %rd152, %rd230;
bra.uni BB110_120;

BB110_119:
cvt.u32.u64	%r118, %rd230;
cvt.u32.u64	%r119, %rd152;
div.u32 %r120, %r119, %r118;
cvt.u64.u32	%rd601, %r120;

BB110_120:
ld.local.u64 %rd156, [%rd95];
or.b64 %rd437, %rd156, %rd230;
and.b64 %rd438, %rd437, -4294967296;
setp.eq.s64	%p81, %rd438, 0;
@%p81 bra BB110_122;

div.s64 %rd602, %rd156, %rd230;
bra.uni BB110_123;

BB110_122:
cvt.u32.u64	%r121, %rd230;
cvt.u32.u64	%r122, %rd156;
div.u32 %r123, %r122, %r121;
cvt.u64.u32	%rd602, %r123;

BB110_123:
setp.ge.s64	%p106, %rd601, %rd602;

BB110_124:
selp.b64	%rd443, %rd95, %rd98, %p106;
ld.local.u64 %rd160, [%rd443];
ld.local.f64 %fd58, [%rd443+8];
@%p106 bra BB110_126;
bra.uni BB110_125;

BB110_126:
add.s64 %rd646, %rd646, 16;
add.s64 %rd164, %rd151, 16;
ld.global.u64 %rd447, [%rd151+16];
st.local.u64 [%rd95], %rd447;
ld.global.f64 %fd85, [%rd151+24];
st.local.f64 [%rd95+8], %fd85;
mov.u64 %rd622, %rd149;
mov.u64 %rd645, %rd164;
bra.uni BB110_127;

BB110_125:
add.s64 %rd623, %rd623, 16;
add.s64 %rd162, %rd149, 16;
ld.global.u64 %rd444, [%rd149+16];
st.local.u64 [%rd98], %rd444;
ld.global.f64 %fd84, [%rd149+24];
st.local.f64 [%rd98+8], %fd84;
mov.u64 %rd622, %rd162;
mov.u64 %rd645, %rd151;

BB110_127:
mov.u64 %rd168, %rd645;
mov.u64 %rd644, %rd646;
mov.u64 %rd166, %rd622;
mov.u64 %rd621, %rd623;
mov.pred %p107, -1;
setp.ge.u64	%p83, %rd621, %rd94;
@%p83 bra BB110_136;

mov.pred %p107, 0;
setp.ge.u64	%p85, %rd644, %rd91;
@%p85 bra BB110_136;

ld.local.u64 %rd169, [%rd98];
or.b64 %rd452, %rd169, %rd230;
and.b64 %rd453, %rd452, -4294967296;
setp.eq.s64	%p86, %rd453, 0;
@%p86 bra BB110_131;

div.s64 %rd603, %rd169, %rd230;
bra.uni BB110_132;

BB110_131:
cvt.u32.u64	%r124, %rd230;
cvt.u32.u64	%r125, %rd169;
div.u32 %r126, %r125, %r124;
cvt.u64.u32	%rd603, %r126;

BB110_132:
ld.local.u64 %rd173, [%rd95];
or.b64 %rd456, %rd173, %rd230;
and.b64 %rd457, %rd456, -4294967296;
setp.eq.s64	%p87, %rd457, 0;
@%p87 bra BB110_134;

div.s64 %rd604, %rd173, %rd230;
bra.uni BB110_135;

BB110_134:
cvt.u32.u64	%r127, %rd230;
cvt.u32.u64	%r128, %rd173;
div.u32 %r129, %r128, %r127;
cvt.u64.u32	%rd604, %r129;

BB110_135:
setp.ge.s64	%p107, %rd603, %rd604;

BB110_136:
selp.b64	%rd462, %rd95, %rd98, %p107;
ld.local.u64 %rd177, [%rd462];
ld.local.f64 %fd59, [%rd462+8];
@%p107 bra BB110_138;
bra.uni BB110_137;

BB110_138:
add.s64 %rd644, %rd644, 16;
add.s64 %rd181, %rd168, 16;
ld.global.u64 %rd466, [%rd168+16];
st.local.u64 [%rd95], %rd466;
ld.global.f64 %fd87, [%rd168+24];
st.local.f64 [%rd95+8], %fd87;
mov.u64 %rd620, %rd166;
mov.u64 %rd643, %rd181;
bra.uni BB110_139;

BB110_137:
add.s64 %rd621, %rd621, 16;
add.s64 %rd179, %rd166, 16;
ld.global.u64 %rd463, [%rd166+16];
st.local.u64 [%rd98], %rd463;
ld.global.f64 %fd86, [%rd166+24];
st.local.f64 [%rd98+8], %fd86;
mov.u64 %rd620, %rd179;
mov.u64 %rd643, %rd168;

BB110_139:
mov.u64 %rd185, %rd643;
mov.u64 %rd642, %rd644;
mov.u64 %rd183, %rd620;
mov.u64 %rd619, %rd621;
mov.pred %p108, -1;
setp.ge.u64	%p89, %rd619, %rd94;
@%p89 bra BB110_148;

mov.pred %p108, 0;
setp.ge.u64	%p91, %rd642, %rd91;
@%p91 bra BB110_148;

ld.local.u64 %rd186, [%rd98];
or.b64 %rd471, %rd186, %rd230;
and.b64 %rd472, %rd471, -4294967296;
setp.eq.s64	%p92, %rd472, 0;
@%p92 bra BB110_143;

div.s64 %rd605, %rd186, %rd230;
bra.uni BB110_144;

BB110_143:
cvt.u32.u64	%r130, %rd230;
cvt.u32.u64	%r131, %rd186;
div.u32 %r132, %r131, %r130;
cvt.u64.u32	%rd605, %r132;

BB110_144:
ld.local.u64 %rd190, [%rd95];
or.b64 %rd475, %rd190, %rd230;
and.b64 %rd476, %rd475, -4294967296;
setp.eq.s64	%p93, %rd476, 0;
@%p93 bra BB110_146;

div.s64 %rd606, %rd190, %rd230;
bra.uni BB110_147;

BB110_146:
cvt.u32.u64	%r133, %rd230;
cvt.u32.u64	%r134, %rd190;
div.u32 %r135, %r134, %r133;
cvt.u64.u32	%rd606, %r135;

BB110_147:
setp.ge.s64	%p108, %rd605, %rd606;

BB110_148:
selp.b64	%rd481, %rd95, %rd98, %p108;
ld.local.u64 %rd194, [%rd481];
ld.local.f64 %fd60, [%rd481+8];
@%p108 bra BB110_150;
bra.uni BB110_149;

BB110_150:
add.s64 %rd642, %rd642, 16;
add.s64 %rd198, %rd185, 16;
ld.global.u64 %rd485, [%rd185+16];
st.local.u64 [%rd95], %rd485;
ld.global.f64 %fd89, [%rd185+24];
st.local.f64 [%rd95+8], %fd89;
mov.u64 %rd618, %rd183;
mov.u64 %rd641, %rd198;
bra.uni BB110_151;

BB110_149:
add.s64 %rd619, %rd619, 16;
add.s64 %rd196, %rd183, 16;
ld.global.u64 %rd482, [%rd183+16];
st.local.u64 [%rd98], %rd482;
ld.global.f64 %fd88, [%rd183+24];
st.local.f64 [%rd98+8], %fd88;
mov.u64 %rd618, %rd196;
mov.u64 %rd641, %rd185;

BB110_151:
mov.pred %p109, -1;
setp.ge.u64	%p95, %rd619, %rd94;
@%p95 bra BB110_160;

mov.pred %p109, 0;
setp.ge.u64	%p97, %rd642, %rd91;
@%p97 bra BB110_160;

ld.local.u64 %rd203, [%rd98];
or.b64 %rd490, %rd203, %rd230;
and.b64 %rd491, %rd490, -4294967296;
setp.eq.s64	%p98, %rd491, 0;
@%p98 bra BB110_155;

div.s64 %rd653, %rd203, %rd230;
bra.uni BB110_156;

BB110_155:
cvt.u32.u64	%r136, %rd230;
cvt.u32.u64	%r137, %rd203;
div.u32 %r138, %r137, %r136;
cvt.u64.u32	%rd653, %r138;

BB110_156:
ld.local.u64 %rd207, [%rd95];
or.b64 %rd494, %rd207, %rd230;
and.b64 %rd495, %rd494, -4294967296;
setp.eq.s64	%p99, %rd495, 0;
@%p99 bra BB110_158;

div.s64 %rd654, %rd207, %rd230;
bra.uni BB110_159;

BB110_158:
cvt.u32.u64	%r139, %rd230;
cvt.u32.u64	%r140, %rd207;
div.u32 %r141, %r140, %r139;
cvt.u64.u32	%rd654, %r141;

BB110_159:
setp.ge.s64	%p109, %rd653, %rd654;

BB110_160:
selp.b64	%rd500, %rd95, %rd98, %p109;
ld.local.u64 %rd211, [%rd500];
ld.local.f64 %fd61, [%rd500+8];
@%p109 bra BB110_162;
bra.uni BB110_161;

BB110_162:
ld.global.u64 %rd504, [%rd641+16];
st.local.u64 [%rd95], %rd504;
ld.global.f64 %fd91, [%rd641+24];
st.local.f64 [%rd95+8], %fd91;
bra.uni BB110_163;

BB110_161:
ld.global.u64 %rd501, [%rd618+16];
st.local.u64 [%rd98], %rd501;
ld.global.f64 %fd90, [%rd618+24];
st.local.f64 [%rd98+8], %fd90;

BB110_163:
bar.sync 0;
mov.u32 %r146, %ctaid.x;
ld.param.u64 %rd526, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEENSQ_IdEESE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+56];
cvt.u64.u32	%rd525, %r146;
mul.lo.s64 %rd524, %rd525, %rd526;
add.s64 %rd510, %rd335, %rd524;
shl.b64 %rd511, %rd510, 4;
add.s64 %rd512, %rd2, %rd511;
st.global.u64 [%rd512], %rd109;
st.global.f64 [%rd512+8], %fd55;
st.global.u64 [%rd512+16], %rd126;
st.global.f64 [%rd512+24], %fd56;
st.global.u64 [%rd512+32], %rd143;
st.global.f64 [%rd512+40], %fd57;
st.global.u64 [%rd512+48], %rd160;
st.global.f64 [%rd512+56], %fd58;
st.global.u64 [%rd512+64], %rd177;
st.global.f64 [%rd512+72], %fd59;
st.global.u64 [%rd512+80], %rd194;
st.global.f64 [%rd512+88], %fd60;
st.global.u64 [%rd512+96], %rd211;
st.global.f64 [%rd512+104], %fd61;
bar.sync 0;
setp.ge.s64	%p100, %rd658, %rd69;
@%p100 bra BB110_166;

mov.u32 %r148, %ctaid.x;
mov.u32 %r147, %tid.x;
cvta.to.global.u64 %rd513, %rd228;
cvta.to.global.u64 %rd514, %rd229;
mul.wide.u32 %rd516, %r148, 1792;
cvt.u64.u32	%rd517, %r147;
add.s64 %rd518, %rd516, %rd517;
shl.b64 %rd519, %rd518, 3;
add.s64 %rd657, %rd514, %rd519;
add.s64 %rd656, %rd513, %rd519;
mul.lo.s64 %rd520, %rd231, %rd36;
add.s64 %rd521, %rd520, %rd517;
shl.b64 %rd522, %rd521, 4;
add.s64 %rd655, %rd2, %rd522;

BB110_165:
ld.global.u64 %rd523, [%rd655];
st.global.u64 [%rd656], %rd523;
ld.global.f64 %fd92, [%rd655+8];
st.global.f64 [%rd657], %fd92;
add.s64 %rd657, %rd657, 2048;
add.s64 %rd656, %rd656, 2048;
add.s64 %rd655, %rd655, 4096;
add.s64 %rd658, %rd658, 256;
setp.lt.s64	%p101, %rd658, %rd69;
@%p101 bra BB110_165;

BB110_166:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot111[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b32 %r<131>;
.reg .f64 %fd<155>;
.reg .b64 %rd<609>;


mov.u64 %rd608, __local_depot111;
cvta.local.u64 %SP, %rd608;
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd217, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd218, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd216, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIldNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEENSP_IdEESD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd216;
cvta.to.global.u64 %rd222, %rd218;
cvt.u32.u64	%r1, %rd217;
cvt.u32.u64	%r17, %rd215;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd223, %r18, 8;
add.s64 %rd224, %rd222, %rd223;
ld.global.u32 %r2, [%rd224];
ld.global.u32 %r19, [%rd224+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r130, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r129, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB111_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r130, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r129, %r32, %r1;

BB111_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd225, %r129;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd225, %rd2;
cvt.s64.s32	%rd226, %r130;
cvt.s64.s32	%rd227, %r33;
sub.s64 %rd4, %rd226, %rd227;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd607, %r13;
add.s64 %rd228, %rd607, %rd227;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd6, %rd1, %rd229;
@%p16 bra BB111_17;
bra.uni BB111_3;

BB111_17:
ld.global.u64 %rd498, [%rd6];
ld.global.f64 %fd111, [%rd6+8];
ld.global.u64 %rd499, [%rd6+4096];
ld.global.f64 %fd112, [%rd6+4104];
ld.global.u64 %rd500, [%rd6+8192];
ld.global.f64 %fd113, [%rd6+8200];
ld.global.u64 %rd501, [%rd6+12288];
ld.global.f64 %fd114, [%rd6+12296];
ld.global.u64 %rd502, [%rd6+16384];
ld.global.f64 %fd115, [%rd6+16392];
ld.global.u64 %rd503, [%rd6+20480];
ld.global.f64 %fd116, [%rd6+20488];
ld.global.u64 %rd504, [%rd6+24576];
ld.global.f64 %fd117, [%rd6+24584];
bra.uni BB111_18;

BB111_3:
mov.u64 %rd230, 0;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.s64	%p17, %rd607, %rd4;
mov.f64 %fd123, %fd62;
mov.u64 %rd510, %rd230;
@%p17 bra BB111_5;

ld.global.u64 %rd7, [%rd6];
ld.global.f64 %fd1, [%rd6+8];
mov.f64 %fd123, %fd1;
mov.u64 %rd510, %rd7;

BB111_5:
mov.u64 %rd486, %rd510;
mov.u64 %rd498, %rd486;
mov.f64 %fd99, %fd123;
mov.f64 %fd111, %fd99;
cvt.u32.u64	%r34, %rd607;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd232, %r35;
setp.ge.s64	%p18, %rd232, %rd4;
mov.f64 %fd122, %fd62;
mov.u64 %rd509, %rd230;
@%p18 bra BB111_7;

ld.global.u64 %rd509, [%rd6+4096];
ld.global.f64 %fd122, [%rd6+4104];

BB111_7:
mov.u64 %rd499, %rd509;
mov.f64 %fd112, %fd122;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd234, %r36;
setp.ge.s64	%p19, %rd234, %rd4;
mov.f64 %fd121, %fd62;
mov.u64 %rd508, %rd230;
@%p19 bra BB111_9;

ld.global.u64 %rd508, [%rd6+8192];
ld.global.f64 %fd121, [%rd6+8200];

BB111_9:
mov.u64 %rd500, %rd508;
mov.f64 %fd113, %fd121;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd236, %r37;
setp.ge.s64	%p20, %rd236, %rd4;
mov.f64 %fd120, %fd62;
mov.u64 %rd507, %rd230;
@%p20 bra BB111_11;

ld.global.u64 %rd507, [%rd6+12288];
ld.global.f64 %fd120, [%rd6+12296];

BB111_11:
mov.u64 %rd501, %rd507;
mov.f64 %fd114, %fd120;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd238, %r38;
setp.ge.s64	%p21, %rd238, %rd4;
mov.f64 %fd119, %fd62;
mov.u64 %rd506, %rd230;
@%p21 bra BB111_13;

ld.global.u64 %rd506, [%rd6+16384];
ld.global.f64 %fd119, [%rd6+16392];

BB111_13:
mov.u64 %rd502, %rd506;
mov.f64 %fd115, %fd119;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd240, %r39;
setp.ge.s64	%p22, %rd240, %rd4;
mov.f64 %fd118, %fd62;
mov.u64 %rd505, %rd230;
@%p22 bra BB111_15;

ld.global.u64 %rd505, [%rd6+20480];
ld.global.f64 %fd118, [%rd6+20488];

BB111_15:
mov.u64 %rd503, %rd505;
mov.f64 %fd116, %fd118;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd242, %r40;
setp.ge.s64	%p23, %rd242, %rd4;
mov.f64 %fd117, %fd62;
mov.u64 %rd504, %rd230;
@%p23 bra BB111_18;

ld.global.u64 %rd504, [%rd6+24576];
ld.global.f64 %fd117, [%rd6+24584];

BB111_18:
@%p16 bra BB111_33;
bra.uni BB111_19;

BB111_33:
mul.wide.u32 %rd271, %r13, 16;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd273, %rd272, %rd271;
st.shared.u64 [%rd273], %rd498;
st.shared.f64 [%rd273+8], %fd111;
st.shared.u64 [%rd273+4096], %rd499;
st.shared.f64 [%rd273+4104], %fd112;
st.shared.u64 [%rd273+8192], %rd500;
st.shared.f64 [%rd273+8200], %fd113;
st.shared.u64 [%rd273+12288], %rd501;
st.shared.f64 [%rd273+12296], %fd114;
st.shared.u64 [%rd273+16384], %rd502;
st.shared.f64 [%rd273+16392], %fd115;
st.shared.u64 [%rd273+20480], %rd503;
st.shared.f64 [%rd273+20488], %fd116;
st.shared.u64 [%rd273+24576], %rd504;
st.shared.f64 [%rd273+24584], %fd117;
bra.uni BB111_34;

BB111_19:
setp.ge.s64	%p25, %rd607, %rd4;
@%p25 bra BB111_21;

mul.wide.u32 %rd244, %r13, 16;
mov.u64 %rd245, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd246, %rd245, %rd244;
st.shared.u64 [%rd246], %rd498;
st.shared.f64 [%rd246+8], %fd111;

BB111_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd247, %r44;
setp.ge.s64	%p26, %rd247, %rd4;
@%p26 bra BB111_23;

mul.wide.u32 %rd248, %r13, 16;
mov.u64 %rd249, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd250, %rd249, %rd248;
st.shared.u64 [%rd250+4096], %rd499;
st.shared.f64 [%rd250+4104], %fd112;

BB111_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd251, %r47;
setp.ge.s64	%p27, %rd251, %rd4;
@%p27 bra BB111_25;

mul.wide.u32 %rd252, %r13, 16;
mov.u64 %rd253, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd254, %rd253, %rd252;
st.shared.u64 [%rd254+8192], %rd500;
st.shared.f64 [%rd254+8200], %fd113;

BB111_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd255, %r50;
setp.ge.s64	%p28, %rd255, %rd4;
@%p28 bra BB111_27;

mul.wide.u32 %rd256, %r13, 16;
mov.u64 %rd257, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd258, %rd257, %rd256;
st.shared.u64 [%rd258+12288], %rd501;
st.shared.f64 [%rd258+12296], %fd114;

BB111_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd259, %r53;
setp.ge.s64	%p29, %rd259, %rd4;
@%p29 bra BB111_29;

mul.wide.u32 %rd260, %r13, 16;
mov.u64 %rd261, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd262, %rd261, %rd260;
st.shared.u64 [%rd262+16384], %rd502;
st.shared.f64 [%rd262+16392], %fd115;

BB111_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd263, %r56;
setp.ge.s64	%p30, %rd263, %rd4;
@%p30 bra BB111_31;

mul.wide.u32 %rd264, %r13, 16;
mov.u64 %rd265, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd266, %rd265, %rd264;
st.shared.u64 [%rd266+20480], %rd503;
st.shared.f64 [%rd266+20488], %fd116;

BB111_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd267, %r59;
setp.ge.s64	%p31, %rd267, %rd4;
@%p31 bra BB111_34;

mul.wide.u32 %rd268, %r13, 16;
mov.u64 %rd269, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd270, %rd269, %rd268;
st.shared.u64 [%rd270+24576], %rd504;
st.shared.f64 [%rd270+24584], %fd117;

BB111_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd274, %rd607, %rd2;
shl.b64 %rd275, %rd274, 4;
add.s64 %rd35, %rd1, %rd275;
@%p32 bra BB111_49;
bra.uni BB111_35;

BB111_49:
ld.global.u64 %rd529, [%rd35];
ld.global.f64 %fd142, [%rd35+8];
ld.global.u64 %rd530, [%rd35+4096];
ld.global.f64 %fd143, [%rd35+4104];
ld.global.u64 %rd531, [%rd35+8192];
ld.global.f64 %fd144, [%rd35+8200];
ld.global.u64 %rd532, [%rd35+12288];
ld.global.f64 %fd145, [%rd35+12296];
ld.global.u64 %rd533, [%rd35+16384];
ld.global.f64 %fd146, [%rd35+16392];
ld.global.u64 %rd534, [%rd35+20480];
ld.global.f64 %fd147, [%rd35+20488];
ld.global.u64 %rd535, [%rd35+24576];
ld.global.f64 %fd148, [%rd35+24584];
bra.uni BB111_50;

BB111_35:
mov.u64 %rd276, 0;
mov.f64 %fd69, 0d0000000000000000;
setp.ge.s64	%p33, %rd607, %rd3;
mov.f64 %fd154, %fd69;
mov.u64 %rd541, %rd276;
@%p33 bra BB111_37;

ld.global.u64 %rd36, [%rd35];
ld.global.f64 %fd28, [%rd35+8];
mov.f64 %fd154, %fd28;
mov.u64 %rd541, %rd36;

BB111_37:
mov.u64 %rd517, %rd541;
mov.u64 %rd529, %rd517;
mov.f64 %fd130, %fd154;
mov.f64 %fd142, %fd130;
cvt.u32.u64	%r62, %rd607;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd278, %r63;
setp.ge.s64	%p34, %rd278, %rd3;
mov.f64 %fd153, %fd69;
mov.u64 %rd540, %rd276;
@%p34 bra BB111_39;

ld.global.u64 %rd540, [%rd35+4096];
ld.global.f64 %fd153, [%rd35+4104];

BB111_39:
mov.u64 %rd530, %rd540;
mov.f64 %fd143, %fd153;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd280, %r64;
setp.ge.s64	%p35, %rd280, %rd3;
mov.f64 %fd152, %fd69;
mov.u64 %rd539, %rd276;
@%p35 bra BB111_41;

ld.global.u64 %rd539, [%rd35+8192];
ld.global.f64 %fd152, [%rd35+8200];

BB111_41:
mov.u64 %rd531, %rd539;
mov.f64 %fd144, %fd152;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd282, %r65;
setp.ge.s64	%p36, %rd282, %rd3;
mov.f64 %fd151, %fd69;
mov.u64 %rd538, %rd276;
@%p36 bra BB111_43;

ld.global.u64 %rd538, [%rd35+12288];
ld.global.f64 %fd151, [%rd35+12296];

BB111_43:
mov.u64 %rd532, %rd538;
mov.f64 %fd145, %fd151;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd284, %r66;
setp.ge.s64	%p37, %rd284, %rd3;
mov.f64 %fd150, %fd69;
mov.u64 %rd537, %rd276;
@%p37 bra BB111_45;

ld.global.u64 %rd537, [%rd35+16384];
ld.global.f64 %fd150, [%rd35+16392];

BB111_45:
mov.u64 %rd533, %rd537;
mov.f64 %fd146, %fd150;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd286, %r67;
setp.ge.s64	%p38, %rd286, %rd3;
mov.f64 %fd149, %fd69;
mov.u64 %rd536, %rd276;
@%p38 bra BB111_47;

ld.global.u64 %rd536, [%rd35+20480];
ld.global.f64 %fd149, [%rd35+20488];

BB111_47:
mov.u64 %rd534, %rd536;
mov.f64 %fd147, %fd149;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd288, %r68;
setp.ge.s64	%p39, %rd288, %rd3;
mov.f64 %fd148, %fd69;
mov.u64 %rd535, %rd276;
@%p39 bra BB111_50;

ld.global.u64 %rd535, [%rd35+24576];
ld.global.f64 %fd148, [%rd35+24584];

BB111_50:
add.s64 %rd289, %rd607, %rd4;
shl.b64 %rd290, %rd289, 4;
mov.u64 %rd291, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd64, %rd291, %rd290;
@%p32 bra BB111_64;
bra.uni BB111_51;

BB111_64:
st.shared.u64 [%rd64], %rd529;
st.shared.f64 [%rd64+8], %fd142;
st.shared.u64 [%rd64+4096], %rd530;
st.shared.f64 [%rd64+4104], %fd143;
st.shared.u64 [%rd64+8192], %rd531;
st.shared.f64 [%rd64+8200], %fd144;
st.shared.u64 [%rd64+12288], %rd532;
st.shared.f64 [%rd64+12296], %fd145;
st.shared.u64 [%rd64+16384], %rd533;
st.shared.f64 [%rd64+16392], %fd146;
st.shared.u64 [%rd64+20480], %rd534;
st.shared.f64 [%rd64+20488], %fd147;
bra.uni BB111_65;

BB111_51:
setp.ge.s64	%p41, %rd607, %rd3;
@%p41 bra BB111_53;

st.shared.u64 [%rd64], %rd529;
st.shared.f64 [%rd64+8], %fd142;

BB111_53:
cvt.u32.u64	%r69, %rd607;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd292, %r70;
setp.ge.s64	%p42, %rd292, %rd3;
@%p42 bra BB111_55;

st.shared.u64 [%rd64+4096], %rd530;
st.shared.f64 [%rd64+4104], %fd143;

BB111_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd293, %r71;
setp.ge.s64	%p43, %rd293, %rd3;
@%p43 bra BB111_57;

st.shared.u64 [%rd64+8192], %rd531;
st.shared.f64 [%rd64+8200], %fd144;

BB111_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd294, %r72;
setp.ge.s64	%p44, %rd294, %rd3;
@%p44 bra BB111_59;

st.shared.u64 [%rd64+12288], %rd532;
st.shared.f64 [%rd64+12296], %fd145;

BB111_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd295, %r73;
setp.ge.s64	%p45, %rd295, %rd3;
@%p45 bra BB111_61;

st.shared.u64 [%rd64+16384], %rd533;
st.shared.f64 [%rd64+16392], %fd146;

BB111_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd296, %r74;
setp.ge.s64	%p46, %rd296, %rd3;
@%p46 bra BB111_63;

st.shared.u64 [%rd64+20480], %rd534;
st.shared.f64 [%rd64+20488], %fd147;

BB111_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd297, %r75;
setp.ge.s64	%p47, %rd297, %rd3;
@%p47 bra BB111_66;

BB111_65:
st.shared.u64 [%rd64+24576], %rd535;
st.shared.f64 [%rd64+24584], %fd148;

BB111_66:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd298, %r77;
add.s64 %rd66, %rd4, %rd3;
min.s64 %rd67, %rd298, %rd66;
setp.lt.s64	%p48, %rd67, %rd3;
sub.s64 %rd299, %rd67, %rd3;
selp.b64	%rd545, 0, %rd299, %p48;
min.s64 %rd542, %rd4, %rd67;
setp.ge.s64	%p49, %rd545, %rd542;
@%p49 bra BB111_75;

add.s64 %rd300, %rd4, %rd67;
add.s64 %rd70, %rd300, -1;

BB111_68:
add.s64 %rd301, %rd542, %rd545;
shr.s64 %rd73, %rd301, 1;
sub.s64 %rd302, %rd70, %rd73;
shl.b64 %rd303, %rd302, 4;
add.s64 %rd305, %rd291, %rd303;
ld.shared.u64 %rd74, [%rd305];
or.b64 %rd306, %rd74, %rd221;
and.b64 %rd307, %rd306, -4294967296;
setp.eq.s64	%p50, %rd307, 0;
@%p50 bra BB111_70;
bra.uni BB111_69;

BB111_70:
cvt.u32.u64	%r78, %rd221;
cvt.u32.u64	%r79, %rd74;
div.u32 %r80, %r79, %r78;
cvt.u64.u32	%rd543, %r80;
bra.uni BB111_71;

BB111_69:
div.s64 %rd543, %rd74, %rd221;

BB111_71:
shl.b64 %rd308, %rd73, 4;
add.s64 %rd310, %rd291, %rd308;
ld.shared.u64 %rd78, [%rd310];
or.b64 %rd311, %rd78, %rd221;
and.b64 %rd312, %rd311, -4294967296;
setp.eq.s64	%p51, %rd312, 0;
@%p51 bra BB111_73;
bra.uni BB111_72;

BB111_73:
cvt.u32.u64	%r81, %rd221;
cvt.u32.u64	%r82, %rd78;
div.u32 %r83, %r82, %r81;
cvt.u64.u32	%rd544, %r83;
bra.uni BB111_74;

BB111_72:
div.s64 %rd544, %rd78, %rd221;

BB111_74:
add.s64 %rd313, %rd73, 1;
setp.lt.s64	%p52, %rd543, %rd544;
selp.b64	%rd545, %rd545, %rd313, %p52;
selp.b64	%rd542, %rd73, %rd542, %p52;
setp.lt.s64	%p53, %rd545, %rd542;
@%p53 bra BB111_68;

BB111_75:
shl.b64 %rd314, %rd4, 4;
add.s64 %rd85, %rd291, %rd314;
add.s64 %rd316, %rd67, %rd4;
sub.s64 %rd86, %rd316, %rd545;
shl.b64 %rd317, %rd86, 4;
add.s64 %rd87, %rd291, %rd317;
shl.b64 %rd318, %rd545, 4;
add.s64 %rd88, %rd291, %rd318;
ld.shared.u64 %rd319, [%rd88];
ld.shared.f64 %fd76, [%rd88+8];
add.u64 %rd320, %SP, 0;
cvta.to.local.u64 %rd321, %rd320;
st.local.f64 [%rd321+8], %fd76;
st.local.u64 [%rd321], %rd319;
ld.shared.u64 %rd322, [%rd87];
ld.shared.f64 %fd77, [%rd87+8];
add.u64 %rd323, %SP, 16;
cvta.to.local.u64 %rd324, %rd323;
st.local.f64 [%rd324+8], %fd77;
st.local.u64 [%rd324], %rd322;
shl.b64 %rd325, %rd66, 4;
add.s64 %rd89, %rd291, %rd325;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd87, %rd89;
@%p55 bra BB111_84;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd88, %rd85;
@%p57 bra BB111_84;

ld.local.u64 %rd90, [%rd324];
or.b64 %rd328, %rd90, %rd221;
and.b64 %rd329, %rd328, -4294967296;
setp.eq.s64	%p58, %rd329, 0;
@%p58 bra BB111_79;

div.s64 %rd546, %rd90, %rd221;
bra.uni BB111_80;

BB111_79:
cvt.u32.u64	%r84, %rd221;
cvt.u32.u64	%r85, %rd90;
div.u32 %r86, %r85, %r84;
cvt.u64.u32	%rd546, %r86;

BB111_80:
ld.local.u64 %rd94, [%rd321];
or.b64 %rd332, %rd94, %rd221;
and.b64 %rd333, %rd332, -4294967296;
setp.eq.s64	%p59, %rd333, 0;
@%p59 bra BB111_82;

div.s64 %rd547, %rd94, %rd221;
bra.uni BB111_83;

BB111_82:
cvt.u32.u64	%r87, %rd221;
cvt.u32.u64	%r88, %rd94;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd547, %r89;

BB111_83:
setp.ge.s64	%p98, %rd546, %rd547;

BB111_84:
selp.b64	%rd338, %rd321, %rd324, %p98;
ld.local.u64 %rd98, [%rd338];
ld.local.f64 %fd55, [%rd338+8];
@%p98 bra BB111_86;
bra.uni BB111_85;

BB111_86:
mov.u64 %rd579, %rd87;
add.s64 %rd347, %rd318, %rd291;
add.s64 %rd103, %rd347, 16;
mov.u64 %rd601, %rd103;
ld.shared.u64 %rd348, [%rd88+16];
ld.shared.f64 %fd79, [%rd88+24];
st.local.u64 [%rd321], %rd348;
st.local.f64 [%rd321+8], %fd79;
mov.u64 %rd568, %rd87;
mov.u64 %rd590, %rd103;
bra.uni BB111_87;

BB111_85:
mov.u64 %rd601, %rd88;
add.s64 %rd341, %rd317, %rd291;
add.s64 %rd100, %rd341, 16;
mov.u64 %rd579, %rd100;
ld.shared.u64 %rd342, [%rd87+16];
ld.shared.f64 %fd78, [%rd87+24];
st.local.u64 [%rd324], %rd342;
st.local.f64 [%rd324+8], %fd78;
mov.u64 %rd568, %rd100;
mov.u64 %rd590, %rd88;

BB111_87:
mov.u64 %rd108, %rd601;
mov.u64 %rd589, %rd590;
mov.u64 %rd106, %rd579;
mov.u64 %rd567, %rd568;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd567, %rd89;
@%p61 bra BB111_96;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd589, %rd85;
@%p63 bra BB111_96;

ld.local.u64 %rd109, [%rd324];
or.b64 %rd353, %rd109, %rd221;
and.b64 %rd354, %rd353, -4294967296;
setp.eq.s64	%p64, %rd354, 0;
@%p64 bra BB111_91;

div.s64 %rd548, %rd109, %rd221;
bra.uni BB111_92;

BB111_91:
cvt.u32.u64	%r90, %rd221;
cvt.u32.u64	%r91, %rd109;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd548, %r92;

BB111_92:
ld.local.u64 %rd113, [%rd321];
or.b64 %rd357, %rd113, %rd221;
and.b64 %rd358, %rd357, -4294967296;
setp.eq.s64	%p65, %rd358, 0;
@%p65 bra BB111_94;

div.s64 %rd549, %rd113, %rd221;
bra.uni BB111_95;

BB111_94:
cvt.u32.u64	%r93, %rd221;
cvt.u32.u64	%r94, %rd113;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd549, %r95;

BB111_95:
setp.ge.s64	%p99, %rd548, %rd549;

BB111_96:
selp.b64	%rd363, %rd321, %rd324, %p99;
ld.local.u64 %rd117, [%rd363];
ld.local.f64 %fd56, [%rd363+8];
@%p99 bra BB111_98;
bra.uni BB111_97;

BB111_98:
add.s64 %rd589, %rd589, 16;
add.s64 %rd121, %rd108, 16;
ld.shared.u64 %rd367, [%rd108+16];
ld.shared.f64 %fd81, [%rd108+24];
st.local.u64 [%rd321], %rd367;
st.local.f64 [%rd321+8], %fd81;
mov.u64 %rd578, %rd106;
mov.u64 %rd600, %rd121;
bra.uni BB111_99;

BB111_97:
add.s64 %rd567, %rd567, 16;
add.s64 %rd119, %rd106, 16;
ld.shared.u64 %rd364, [%rd106+16];
ld.shared.f64 %fd80, [%rd106+24];
st.local.u64 [%rd324], %rd364;
st.local.f64 [%rd324+8], %fd80;
mov.u64 %rd578, %rd119;
mov.u64 %rd600, %rd108;

BB111_99:
mov.u64 %rd125, %rd600;
mov.u64 %rd588, %rd589;
mov.u64 %rd123, %rd578;
mov.u64 %rd566, %rd567;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd566, %rd89;
@%p67 bra BB111_108;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd588, %rd85;
@%p69 bra BB111_108;

ld.local.u64 %rd126, [%rd324];
or.b64 %rd372, %rd126, %rd221;
and.b64 %rd373, %rd372, -4294967296;
setp.eq.s64	%p70, %rd373, 0;
@%p70 bra BB111_103;

div.s64 %rd550, %rd126, %rd221;
bra.uni BB111_104;

BB111_103:
cvt.u32.u64	%r96, %rd221;
cvt.u32.u64	%r97, %rd126;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd550, %r98;

BB111_104:
ld.local.u64 %rd130, [%rd321];
or.b64 %rd376, %rd130, %rd221;
and.b64 %rd377, %rd376, -4294967296;
setp.eq.s64	%p71, %rd377, 0;
@%p71 bra BB111_106;

div.s64 %rd551, %rd130, %rd221;
bra.uni BB111_107;

BB111_106:
cvt.u32.u64	%r99, %rd221;
cvt.u32.u64	%r100, %rd130;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd551, %r101;

BB111_107:
setp.ge.s64	%p100, %rd550, %rd551;

BB111_108:
selp.b64	%rd382, %rd321, %rd324, %p100;
ld.local.u64 %rd134, [%rd382];
ld.local.f64 %fd57, [%rd382+8];
@%p100 bra BB111_110;
bra.uni BB111_109;

BB111_110:
add.s64 %rd588, %rd588, 16;
add.s64 %rd138, %rd125, 16;
ld.shared.u64 %rd386, [%rd125+16];
st.local.u64 [%rd321], %rd386;
ld.shared.f64 %fd83, [%rd125+24];
st.local.f64 [%rd321+8], %fd83;
mov.u64 %rd577, %rd123;
mov.u64 %rd599, %rd138;
bra.uni BB111_111;

BB111_109:
add.s64 %rd566, %rd566, 16;
add.s64 %rd136, %rd123, 16;
ld.shared.u64 %rd383, [%rd123+16];
st.local.u64 [%rd324], %rd383;
ld.shared.f64 %fd82, [%rd123+24];
st.local.f64 [%rd324+8], %fd82;
mov.u64 %rd577, %rd136;
mov.u64 %rd599, %rd125;

BB111_111:
mov.u64 %rd142, %rd599;
mov.u64 %rd587, %rd588;
mov.u64 %rd140, %rd577;
mov.u64 %rd565, %rd566;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd565, %rd89;
@%p73 bra BB111_120;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd587, %rd85;
@%p75 bra BB111_120;

ld.local.u64 %rd143, [%rd324];
or.b64 %rd391, %rd143, %rd221;
and.b64 %rd392, %rd391, -4294967296;
setp.eq.s64	%p76, %rd392, 0;
@%p76 bra BB111_115;

div.s64 %rd552, %rd143, %rd221;
bra.uni BB111_116;

BB111_115:
cvt.u32.u64	%r102, %rd221;
cvt.u32.u64	%r103, %rd143;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd552, %r104;

BB111_116:
ld.local.u64 %rd147, [%rd321];
or.b64 %rd395, %rd147, %rd221;
and.b64 %rd396, %rd395, -4294967296;
setp.eq.s64	%p77, %rd396, 0;
@%p77 bra BB111_118;

div.s64 %rd553, %rd147, %rd221;
bra.uni BB111_119;

BB111_118:
cvt.u32.u64	%r105, %rd221;
cvt.u32.u64	%r106, %rd147;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd553, %r107;

BB111_119:
setp.ge.s64	%p101, %rd552, %rd553;

BB111_120:
selp.b64	%rd401, %rd321, %rd324, %p101;
ld.local.u64 %rd151, [%rd401];
ld.local.f64 %fd58, [%rd401+8];
@%p101 bra BB111_122;
bra.uni BB111_121;

BB111_122:
add.s64 %rd587, %rd587, 16;
add.s64 %rd155, %rd142, 16;
ld.shared.u64 %rd405, [%rd142+16];
st.local.u64 [%rd321], %rd405;
ld.shared.f64 %fd85, [%rd142+24];
st.local.f64 [%rd321+8], %fd85;
mov.u64 %rd576, %rd140;
mov.u64 %rd598, %rd155;
bra.uni BB111_123;

BB111_121:
add.s64 %rd565, %rd565, 16;
add.s64 %rd153, %rd140, 16;
ld.shared.u64 %rd402, [%rd140+16];
st.local.u64 [%rd324], %rd402;
ld.shared.f64 %fd84, [%rd140+24];
st.local.f64 [%rd324+8], %fd84;
mov.u64 %rd576, %rd153;
mov.u64 %rd598, %rd142;

BB111_123:
mov.u64 %rd159, %rd598;
mov.u64 %rd586, %rd587;
mov.u64 %rd157, %rd576;
mov.u64 %rd564, %rd565;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd564, %rd89;
@%p79 bra BB111_132;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd586, %rd85;
@%p81 bra BB111_132;

ld.local.u64 %rd160, [%rd324];
or.b64 %rd410, %rd160, %rd221;
and.b64 %rd411, %rd410, -4294967296;
setp.eq.s64	%p82, %rd411, 0;
@%p82 bra BB111_127;

div.s64 %rd554, %rd160, %rd221;
bra.uni BB111_128;

BB111_127:
cvt.u32.u64	%r108, %rd221;
cvt.u32.u64	%r109, %rd160;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd554, %r110;

BB111_128:
ld.local.u64 %rd164, [%rd321];
or.b64 %rd414, %rd164, %rd221;
and.b64 %rd415, %rd414, -4294967296;
setp.eq.s64	%p83, %rd415, 0;
@%p83 bra BB111_130;

div.s64 %rd555, %rd164, %rd221;
bra.uni BB111_131;

BB111_130:
cvt.u32.u64	%r111, %rd221;
cvt.u32.u64	%r112, %rd164;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd555, %r113;

BB111_131:
setp.ge.s64	%p102, %rd554, %rd555;

BB111_132:
selp.b64	%rd420, %rd321, %rd324, %p102;
ld.local.u64 %rd168, [%rd420];
ld.local.f64 %fd59, [%rd420+8];
@%p102 bra BB111_134;
bra.uni BB111_133;

BB111_134:
add.s64 %rd586, %rd586, 16;
add.s64 %rd172, %rd159, 16;
ld.shared.u64 %rd424, [%rd159+16];
st.local.u64 [%rd321], %rd424;
ld.shared.f64 %fd87, [%rd159+24];
st.local.f64 [%rd321+8], %fd87;
mov.u64 %rd575, %rd157;
mov.u64 %rd597, %rd172;
bra.uni BB111_135;

BB111_133:
add.s64 %rd564, %rd564, 16;
add.s64 %rd170, %rd157, 16;
ld.shared.u64 %rd421, [%rd157+16];
st.local.u64 [%rd324], %rd421;
ld.shared.f64 %fd86, [%rd157+24];
st.local.f64 [%rd324+8], %fd86;
mov.u64 %rd575, %rd170;
mov.u64 %rd597, %rd159;

BB111_135:
mov.u64 %rd176, %rd597;
mov.u64 %rd585, %rd586;
mov.u64 %rd174, %rd575;
mov.u64 %rd563, %rd564;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd563, %rd89;
@%p85 bra BB111_144;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd585, %rd85;
@%p87 bra BB111_144;

ld.local.u64 %rd177, [%rd324];
or.b64 %rd429, %rd177, %rd221;
and.b64 %rd430, %rd429, -4294967296;
setp.eq.s64	%p88, %rd430, 0;
@%p88 bra BB111_139;

div.s64 %rd556, %rd177, %rd221;
bra.uni BB111_140;

BB111_139:
cvt.u32.u64	%r114, %rd221;
cvt.u32.u64	%r115, %rd177;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd556, %r116;

BB111_140:
ld.local.u64 %rd181, [%rd321];
or.b64 %rd433, %rd181, %rd221;
and.b64 %rd434, %rd433, -4294967296;
setp.eq.s64	%p89, %rd434, 0;
@%p89 bra BB111_142;

div.s64 %rd557, %rd181, %rd221;
bra.uni BB111_143;

BB111_142:
cvt.u32.u64	%r117, %rd221;
cvt.u32.u64	%r118, %rd181;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd557, %r119;

BB111_143:
setp.ge.s64	%p103, %rd556, %rd557;

BB111_144:
selp.b64	%rd439, %rd321, %rd324, %p103;
ld.local.u64 %rd185, [%rd439];
ld.local.f64 %fd60, [%rd439+8];
@%p103 bra BB111_146;
bra.uni BB111_145;

BB111_146:
add.s64 %rd585, %rd585, 16;
add.s64 %rd189, %rd176, 16;
ld.shared.u64 %rd443, [%rd176+16];
st.local.u64 [%rd321], %rd443;
ld.shared.f64 %fd89, [%rd176+24];
st.local.f64 [%rd321+8], %fd89;
mov.u64 %rd574, %rd174;
mov.u64 %rd596, %rd189;
bra.uni BB111_147;

BB111_145:
add.s64 %rd563, %rd563, 16;
add.s64 %rd187, %rd174, 16;
ld.shared.u64 %rd440, [%rd174+16];
st.local.u64 [%rd324], %rd440;
ld.shared.f64 %fd88, [%rd174+24];
st.local.f64 [%rd324+8], %fd88;
mov.u64 %rd574, %rd187;
mov.u64 %rd596, %rd176;

BB111_147:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd563, %rd89;
@%p91 bra BB111_156;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd585, %rd85;
@%p93 bra BB111_156;

ld.local.u64 %rd194, [%rd324];
or.b64 %rd451, %rd194, %rd221;
and.b64 %rd452, %rd451, -4294967296;
setp.eq.s64	%p94, %rd452, 0;
@%p94 bra BB111_151;

div.s64 %rd602, %rd194, %rd221;
bra.uni BB111_152;

BB111_151:
cvt.u32.u64	%r120, %rd221;
cvt.u32.u64	%r121, %rd194;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd602, %r122;

BB111_152:
ld.local.u64 %rd198, [%rd321];
or.b64 %rd455, %rd198, %rd221;
and.b64 %rd456, %rd455, -4294967296;
setp.eq.s64	%p95, %rd456, 0;
@%p95 bra BB111_154;

div.s64 %rd603, %rd198, %rd221;
bra.uni BB111_155;

BB111_154:
cvt.u32.u64	%r123, %rd221;
cvt.u32.u64	%r124, %rd198;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd603, %r125;

BB111_155:
setp.ge.s64	%p104, %rd602, %rd603;

BB111_156:
selp.b64	%rd461, %rd321, %rd324, %p104;
ld.local.u64 %rd202, [%rd461];
ld.local.f64 %fd61, [%rd461+8];
@%p104 bra BB111_158;
bra.uni BB111_157;

BB111_158:
ld.shared.u64 %rd465, [%rd596+16];
st.local.u64 [%rd321], %rd465;
ld.shared.f64 %fd91, [%rd596+24];
st.local.f64 [%rd321+8], %fd91;
bra.uni BB111_159;

BB111_157:
ld.shared.u64 %rd462, [%rd574+16];
st.local.u64 [%rd324], %rd462;
ld.shared.f64 %fd90, [%rd574+24];
st.local.f64 [%rd324+8], %fd90;

BB111_159:
bar.sync 0;
mul.wide.u32 %rd468, %r77, 16;
add.s64 %rd470, %rd291, %rd468;
st.shared.u64 [%rd470], %rd98;
st.shared.f64 [%rd470+8], %fd55;
st.shared.u64 [%rd470+16], %rd117;
st.shared.f64 [%rd470+24], %fd56;
st.shared.u64 [%rd470+32], %rd134;
st.shared.f64 [%rd470+40], %fd57;
st.shared.u64 [%rd470+48], %rd151;
st.shared.f64 [%rd470+56], %fd58;
st.shared.u64 [%rd470+64], %rd168;
st.shared.f64 [%rd470+72], %fd59;
st.shared.u64 [%rd470+80], %rd185;
st.shared.f64 [%rd470+88], %fd60;
st.shared.u64 [%rd470+96], %rd202;
st.shared.f64 [%rd470+104], %fd61;
bar.sync 0;
setp.ge.s64	%p96, %rd607, %rd66;
@%p96 bra BB111_162;

cvta.to.global.u64 %rd471, %rd219;
cvta.to.global.u64 %rd472, %rd220;
cvt.u64.u32	%rd473, %r13;
mul.wide.u32 %rd474, %r13, 16;
add.s64 %rd606, %rd291, %rd474;
mul.wide.u32 %rd476, %r18, 1792;
add.s64 %rd477, %rd476, %rd473;
shl.b64 %rd478, %rd477, 3;
add.s64 %rd605, %rd472, %rd478;
add.s64 %rd604, %rd471, %rd478;

BB111_161:
ld.shared.u64 %rd479, [%rd606];
ld.shared.f64 %fd92, [%rd606+8];
st.global.u64 [%rd604], %rd479;
st.global.f64 [%rd605], %fd92;
add.s64 %rd606, %rd606, 4096;
add.s64 %rd605, %rd605, 2048;
add.s64 %rd604, %rd604, 2048;
add.s64 %rd607, %rd607, 256;
setp.lt.s64	%p97, %rd607, %rd66;
@%p97 bra BB111_161;

BB111_162:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


