# Copyright (c) 2024, NVIDIA CORPORATION & AFFILIATES.  All rights reserved.
#
# This program is free software; you can redistribute it and/or modify it
# under the terms and conditions of the GNU General Public License,
# version 2, as published by the Free Software Foundation.
#
# This program is distributed in the hope it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# more details.

%YAML 1.2
---
$id: http://devicetree.org/schemas/dma-controller@8400000/nvidia,tegra264-gpcdma.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NVIDIA Tegra GPC DMA Controller driver

maintainers:
  - Suresh Mangipudi

description: |
     the compatability = nvidia,tegra264-gpcdma is mentioned in the following drivers
        - <TOP>/kernel/kernel-oot/drivers/dma/tegra186-gpc-dma.c

     The following nodes use this compatibility
        - /bus@0/dma-controller@8400000

select:
  properties:
    compatible:
        minItems: 1
        maxItems: 1
        items:
            enum:
                - nvidia,tegra264-gpcdma

  required:
    - compatible

properties:

    reg:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        description: |
            Registers are given by a tuple of two values:
                - register address:
                - register block size.
        items:
            minItems: 4
            maxItems: 4
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x0
                  maximum: 0x0
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x8400000
                  maximum: 0x8400000
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x0
                  maximum: 0x0
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x210000
                  maximum: 0x210000

    interrupts:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        description: |
            Interrupts are give by a tuple of 3 values:
                - interrupt specifier (GIC_SPI = 0, GIC_PPI = 1)
                  definitions in dt-bindings/interrupt-controller/arm-gic.h
                - interrupt number
                - trigger type (rising edge, falling edge, both, etc)
                  definitions in dt-bindings/interrupt-controller/irq.h
        items:
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x0
                  maximum: 0x0
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x248
                  maximum: 0x267
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x4
                  maximum: 0x4

    '#dma-cells':
        $ref: "/schemas/types.yaml#/definitions/uint32"
        minimum: 0x3
        maximum: 0x3

    iommus:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        description: |
            iommus are given by a tuple of 2 values:
                - Phandle to the device
                - Device ID
        items:
            minItems: 2
            maxItems: 2
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x800
                  maximum: 0x800

    dma-coherent:
        $ref: "/schemas/types.yaml#/definitions/flag"

    dma-channel-mask:
        $ref: "/schemas/types.yaml#/definitions/uint32"
        minimum: 0xf70dc3fe
        maximum: 0xf70dc3fe

required:
    - compatible
    - reg
    - interrupts
    - iommus

examples:
    - |
        dma-controller@8400000 {
            compatible = "nvidia,tegra264-gpcdma";
            status = "disabled";
            reg = <0x0 0x08400000 0x0 0x210000>;
            interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 593 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 599 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 600 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 609 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 610 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 611 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 612 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH>;
            #dma-cells = <3>;
            iommus = <&smmu1_mmu 0x00000800>;
            dma-coherent;
            dma-channel-mask = <0xfffffffe>;
        };
