

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Mon Nov 25 13:05:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.576 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      129|      129| 1.290 us | 1.290 us |  129|  129|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |      128|      128|        32|          -|          -|     4|    no    |
        | + CACHE_UPDATE_LOOP_2    |       30|       30|        10|          -|          -|     3|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |        8|        8|         2|          -|          -|     4|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read15)" [./layer.h:227]   --->   Operation 6 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_13 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read14)" [./layer.h:227]   --->   Operation 7 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read13)" [./layer.h:227]   --->   Operation 8 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_15 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read12)" [./layer.h:227]   --->   Operation 9 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_16 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read11)" [./layer.h:227]   --->   Operation 10 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_17 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)" [./layer.h:227]   --->   Operation 11 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_18 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)" [./layer.h:227]   --->   Operation 12 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_19 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)" [./layer.h:227]   --->   Operation 13 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_20 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)" [./layer.h:227]   --->   Operation 14 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_21 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)" [./layer.h:227]   --->   Operation 15 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read521 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)" [./layer.h:227]   --->   Operation 16 'read' 'p_read521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read420 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)" [./layer.h:227]   --->   Operation 17 'read' 'p_read420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read319 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)" [./layer.h:227]   --->   Operation 18 'read' 'p_read319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read218 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)" [./layer.h:227]   --->   Operation 19 'read' 'p_read218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read117 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)" [./layer.h:227]   --->   Operation 20 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read16 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)" [./layer.h:227]   --->   Operation 21 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:231]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %CACHE_UPDATE_LOOP_1_end ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln231 = icmp eq i3 %i_0, -4" [./layer.h:231]   --->   Operation 24 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:231]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %10, label %CACHE_UPDATE_LOOP_1_begin" [./layer.h:231]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str44) nounwind" [./layer.h:232]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str44)" [./layer.h:232]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i3 %i_0 to i5" [./layer.h:234]   --->   Operation 30 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:234]   --->   Operation 31 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i4 %tmp_2 to i5" [./layer.h:235]   --->   Operation 32 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [./layer.h:235]   --->   Operation 33 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%sub_ln203 = sub i5 %tmp_3, %zext_ln203_3" [./layer.h:235]   --->   Operation 34 'sub' 'sub_ln203' <Predicate = (!icmp_ln231)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i3 %i_0 to i2" [./layer.h:235]   --->   Operation 35 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:232]   --->   Operation 36 'br' <Predicate = (!icmp_ln231)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [./layer.h:236]   --->   Operation 37 'ret' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %CACHE_UPDATE_LOOP_1_begin ], [ %j, %CACHE_UPDATE_LOOP_2_end ]"   --->   Operation 38 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.95ns)   --->   "%icmp_ln232 = icmp eq i2 %j_0, -1" [./layer.h:232]   --->   Operation 39 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 40 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [./layer.h:232]   --->   Operation 41 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %CACHE_UPDATE_LOOP_1_end, label %CACHE_UPDATE_LOOP_2_begin" [./layer.h:232]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str45) nounwind" [./layer.h:233]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str45)" [./layer.h:233]   --->   Operation 44 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln234 = icmp eq i2 %j_0, -2" [./layer.h:234]   --->   Operation 45 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln232)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i2 %j_0 to i5" [./layer.h:234]   --->   Operation 46 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln203 = add i5 %zext_ln203_5, %zext_ln203_4" [./layer.h:234]   --->   Operation 47 'add' 'add_ln203' <Predicate = (!icmp_ln232)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln203, i2 0)" [./layer.h:235]   --->   Operation 48 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln203_1 = add i5 %zext_ln203_5, %sub_ln203" [./layer.h:235]   --->   Operation 49 'add' 'add_ln203_1' <Predicate = (!icmp_ln232)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %add_ln203_1 to i64" [./layer.h:235]   --->   Operation 50 'sext' 'sext_ln203' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%cache_out_0_V_addr = getelementptr [12 x i32]* %cache_out_0_V, i64 0, i64 %sext_ln203" [./layer.h:235]   --->   Operation 51 'getelementptr' 'cache_out_0_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%cache_out_1_V_addr = getelementptr [12 x i32]* %cache_out_1_V, i64 0, i64 %sext_ln203" [./layer.h:235]   --->   Operation 52 'getelementptr' 'cache_out_1_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%cache_out_2_V_addr = getelementptr [12 x i32]* %cache_out_2_V, i64 0, i64 %sext_ln203" [./layer.h:235]   --->   Operation 53 'getelementptr' 'cache_out_2_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%cache_out_3_V_addr = getelementptr [12 x i32]* %cache_out_3_V, i64 0, i64 %sext_ln203" [./layer.h:235]   --->   Operation 54 'getelementptr' 'cache_out_3_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:233]   --->   Operation 55 'br' <Predicate = (!icmp_ln232)> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str44, i32 %tmp)" [./layer.h:235]   --->   Operation 56 'specregionend' 'empty_69' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:231]   --->   Operation 57 'br' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %CACHE_UPDATE_LOOP_2_begin ], [ %k, %9 ]"   --->   Operation 58 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.13ns)   --->   "%icmp_ln233 = icmp eq i3 %k_0, -4" [./layer.h:233]   --->   Operation 59 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 60 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [./layer.h:233]   --->   Operation 61 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %CACHE_UPDATE_LOOP_2_end, label %4" [./layer.h:233]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str46) nounwind" [./layer.h:234]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i3 %k_0 to i7" [./layer.h:234]   --->   Operation 64 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.87ns)   --->   "%add_ln203_2 = add i7 %tmp_15_cast, %zext_ln203_6" [./layer.h:234]   --->   Operation 65 'add' 'add_ln203_2' <Predicate = (!icmp_ln233)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i7 %add_ln203_2 to i64" [./layer.h:234]   --->   Operation 66 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%cache_in_V_addr = getelementptr [32 x i32]* %cache_in_V, i64 0, i64 %zext_ln203_7" [./layer.h:234]   --->   Operation 67 'getelementptr' 'cache_in_V_addr' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %7, label %5" [./layer.h:234]   --->   Operation 68 'br' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%cache_in_V_load = load i32* %cache_in_V_addr, align 4" [./layer.h:234]   --->   Operation 69 'load' 'cache_in_V_load' <Predicate = (!icmp_ln233 & !icmp_ln234)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i3 %k_0 to i2" [./layer.h:234]   --->   Operation 70 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln233 & !icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i3 %k_0 to i2" [./layer.h:235]   --->   Operation 71 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln203_1, i2 %trunc_ln203)" [./layer.h:235]   --->   Operation 72 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp_1 to i5" [./layer.h:235]   --->   Operation 73 'zext' 'zext_ln203' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.06ns)   --->   "%tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i5(i32 %p_read16, i32 %p_read117, i32 %p_read218, i32 %p_read319, i32 %p_read420, i32 %p_read521, i32 %p_read_21, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i5 %zext_ln203)" [./layer.h:235]   --->   Operation 74 'mux' 'tmp_9' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_1, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./layer.h:235]   --->   Operation 75 'switch' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 1.30>
ST_4 : Operation 76 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %cache_out_2_V_addr, align 4" [./layer.h:235]   --->   Operation 76 'store' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %8" [./layer.h:235]   --->   Operation 77 'br' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %cache_out_1_V_addr, align 4" [./layer.h:235]   --->   Operation 78 'store' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %8" [./layer.h:235]   --->   Operation 79 'br' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %cache_out_0_V_addr, align 4" [./layer.h:235]   --->   Operation 80 'store' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %8" [./layer.h:235]   --->   Operation 81 'br' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %cache_out_3_V_addr, align 4" [./layer.h:235]   --->   Operation 82 'store' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br label %8" [./layer.h:235]   --->   Operation 83 'br' <Predicate = (!icmp_ln233 & icmp_ln234 & trunc_ln203_1 == 3)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 84 'br' <Predicate = (!icmp_ln233 & icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str45, i32 %tmp_s)" [./layer.h:235]   --->   Operation 85 'specregionend' 'empty_68' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:232]   --->   Operation 86 'br' <Predicate = (icmp_ln233)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%cache_in_V_load = load i32* %cache_in_V_addr, align 4" [./layer.h:234]   --->   Operation 87 'load' 'cache_in_V_load' <Predicate = (!icmp_ln234)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 88 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203_2, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [./layer.h:234]   --->   Operation 88 'switch' <Predicate = (!icmp_ln234)> <Delay = 1.30>
ST_5 : Operation 89 [1/1] (2.32ns)   --->   "store i32 %cache_in_V_load, i32* %cache_out_2_V_addr, align 4" [./layer.h:234]   --->   Operation 89 'store' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:234]   --->   Operation 90 'br' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 2)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.32ns)   --->   "store i32 %cache_in_V_load, i32* %cache_out_1_V_addr, align 4" [./layer.h:234]   --->   Operation 91 'store' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:234]   --->   Operation 92 'br' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (2.32ns)   --->   "store i32 %cache_in_V_load, i32* %cache_out_0_V_addr, align 4" [./layer.h:234]   --->   Operation 93 'store' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:234]   --->   Operation 94 'br' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 0)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (2.32ns)   --->   "store i32 %cache_in_V_load, i32* %cache_out_3_V_addr, align 4" [./layer.h:234]   --->   Operation 95 'store' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br label %6" [./layer.h:234]   --->   Operation 96 'br' <Predicate = (!icmp_ln234 & trunc_ln203_2 == 3)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br label %9" [./layer.h:234]   --->   Operation 97 'br' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:233]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:231) [40]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:231) [40]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:235) [52]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./layer.h:232) [56]  (0 ns)
	'add' operation ('add_ln203_1', ./layer.h:235) [68]  (1.78 ns)

 <State 4>: 5.12ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./layer.h:233) [76]  (0 ns)
	'add' operation ('add_ln203_2', ./layer.h:234) [84]  (1.87 ns)
	'getelementptr' operation ('cache_in_V_addr', ./layer.h:234) [86]  (0 ns)
	'load' operation ('cache_in_V_load', ./layer.h:234) on array 'cache_in_V' [89]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('cache_in_V_load', ./layer.h:234) on array 'cache_in_V' [89]  (3.25 ns)
	'store' operation ('store_ln234', ./layer.h:234) of variable 'cache_in_V_load', ./layer.h:234 on array 'cache_out_2_V' [93]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
