Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_sass_sim/gpgpu-sim-builds/accelsim-commit-f27c5430b80f8b73e4027c2c6d1a1db58dd4adea_modified_9.0:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/lib/gcc-8.4.0/cuda-11000/release::/usr/lib/x86_64-linux-gnu/slurm-wlm/:/usr/lib/x86_64-linux-gnu/slurm-wlm/
doing: cd /home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_sass_sim/pathfinder-rodinia-3.1/100000_100_20___result_txt/TITANX-Accelwattch_SASS_SIM
doing: export OPENCL_CURRENT_TEST_PATH=/home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_sass_sim/pathfinder-rodinia-3.1/100000_100_20___result_txt/TITANX-Accelwattch_SASS_SIM
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/htran197/anaconda3/envs/python2/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/home/htran197/.vscode-server/bin/6261075646f055b99068d3688932416f2346dd3b/bin/remote-cli:/home/htran197/anaconda3/condabin:/home/htran197/accel-sim-framework/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0/bin:/home/htran197/anaconda3/bin:/usr/local/cuda-11.0/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/usr/local/bin
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/htran197/accel-sim-framework/gpu-simulator/../accelwattch_runs/pascal_sass_sim/gpgpu-sim-builds/accelsim-commit-f27c5430b80f8b73e4027c2c6d1a1db58dd4adea_modified_9.0/accel-sim.out  -config ./gpgpusim.config -trace ./traces/kernelslist.g


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-971dd69e8a6c355c8cc4c8bd997db51376ff520a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       6 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                 20,8 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,4 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 6
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f0cadf00000,400000
launching memcpy command : MemcpyHtoD,0x00007f0ca0000000,39600000
Processing kernel ./traces/kernel-1.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (463,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 60
-cuda stream id = 0
-shmem base_addr = 0x00007f0cd5000000
-local mem base_addr = 0x00007f0cd3000000
-nvbit version = 1.5
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 183553
gpu_sim_insn = 94224728
gpu_ipc =     513.3380
gpu_tot_sim_cycle = 183553
gpu_tot_sim_insn = 94224728
gpu_tot_ipc =     513.3380
gpu_tot_issued_cta = 463
gpu_occupancy = 96.4175% 
gpu_tot_occupancy = 96.4175% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0426
partiton_level_parallism_total  =       2.0426
partiton_level_parallism_util =       2.2808
partiton_level_parallism_util_total  =       2.2808
L2_BW  =      92.6196 GB/Sec
L2_BW_total  =      92.6196 GB/Sec
gpu_total_sim_rate=1653065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 463, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9618, 9639, 9632, 9631, 9672, 9693, 9702, 9673, 9617, 9625, 9640, 9611, 9674, 9679, 9692, 9667, 9641, 9641, 9651, 9635, 9662, 9660, 9670, 9683, 9623, 9620, 9612, 9617, 9672, 9659, 9660, 9663, 9608, 9620, 9606, 9622, 9675, 9686, 9667, 9674, 8650, 8681, 8668, 8675, 8712, 8701, 8687, 8704, 8641, 8670, 8652, 8660, 8707, 8686, 8705, 8678, 8661, 8645, 8654, 8643, 8688, 8715, 8685, 8709, 
gpgpu_n_tot_thrd_icount = 94224728
gpgpu_n_tot_w_icount = 3140992
gpgpu_n_stall_shd_mem = 320025
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 359184
gpgpu_n_mem_write_global = 15741
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2294040
gpgpu_n_store_insn = 100000
gpgpu_n_shmem_insn = 13071840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26588
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293437
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1499687	W0_Idle:4472	W0_Scoreboard:111658	W1:0	W2:0	W3:0	W4:392	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:23492	W13:17556	W14:17556	W15:17556	W16:17556	W17:17556	W18:17556	W19:17556	W20:18481	W21:17556	W22:17556	W23:17556	W24:17556	W25:17556	W26:17556	W27:17556	W28:17557	W29:17556	W30:17556	W31:17556	W32:2705760
single_issue_nums: WS0:569546	WS1:569508	WS2:569450	WS3:569706	
dual_issue_nums: WS0:107851	WS1:107870	WS2:107899	WS3:107771	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2873472 {8:359184,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 629640 {40:15741,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14367360 {40:359184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125928 {8:15741,}
maxmflatency = 462 
max_icnt2mem_latency = 83 
maxmrqlatency = 144 
max_icnt2sh_latency = 160 
averagemflatency = 248 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 13 
mrq_lat_table:123937 	9644 	9912 	22914 	82233 	14076 	1186 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	141548 	233377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	285982 	86853 	998 	952 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	126223 	140737 	83463 	23683 	806 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	327 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        76        72        19        24        28        24        84        36        64        48        56        52        52        36        68        64 
dram[1]:        76        76        56        76        32        20        76        68        64        80        64        72        72        60        60        48 
dram[2]:        44        52        20        28        24        20        84        80        56        60        84        88        80        72        96        64 
dram[3]:        80        60        19        23        20        17        64        40        56        72        84        52        48        48        76        80 
dram[4]:        92        76        40        60        32        28        52        92        56        64        52        48        52        76        88        60 
dram[5]:        64        52        72        28        27        32        56        84        48        84        52        64        76        84        64        56 
dram[6]:        52        68        84        56        20        20        56        88        68        20        60        60        68        56        60        52 
dram[7]:        60        60        20        24        32        24        60        48        64        76        60        68        52        68        32        76 
dram[8]:        36        56        76        80        20        20        44        56        52        68        92        80        48        76        56        48 
dram[9]:        48        84        84        16        16        36        52        64       108        76        64        68        88        72        36        76 
dram[10]:        64        68        56        44        28        28        92        72        88        52        76        60        72        80        72        44 
dram[11]:        76        44        40        23        20        19        48        40        44        68        44        80        60        40        60       100 
maximum service time to same row:
dram[0]:     53882     57005     34608     37312     42596     43464     57301     47365     52831     56542     76073     45436     55456     52711     49322     40683 
dram[1]:     50919     56032     37459     44322     35675     31089     72213     58076     53673     55579     44267     41229     61167     54222     78048     41042 
dram[2]:     59270     56321     34997     38811     47195     43440     36970     74387     59654     55518     76013     57726     47944     51881     62404     51133 
dram[3]:     53808     45280     36550     34410     33430     36089     36897     57858     57438     53210     57613     47041     53738     54176     46685     39143 
dram[4]:     53773     57975     38765     35065     48539     41778     56496     57763     59158     58121     77528     73436     61080     57012     47016     63562 
dram[5]:     53092     56663     46994     35002     41485     38163     55833     71926     49388     59263     45260     77596     57109     58810     76259     53485 
dram[6]:     57353     54583     38903     39321     33677     33585     70734     70752     53997     54401     41771     41356     52370     57568     75748     72876 
dram[7]:     55306     53190     35250     35679     35047     35661     64608     64599     59552     55042     40813     45808     44811     54720     42633     43681 
dram[8]:     50127     52780     35724     34939     35072     37101     71890     46858     55354     64732     59149     76364     51732     58244     75971     43886 
dram[9]:     56049     51910     47411     37376     51054     51674     57714     45777     53774     57058     43053     47021     57544     56537     43762     78103 
dram[10]:     51356     53985     38918     48581     37539     35073     53390     37050     60459     49477     74120     59247     54144     55434     59064     51791 
dram[11]:     57118     57585     37604     36723     36353     40649     36982     72585     58644     62565     57172     61837     52279     53794     69102     59962 
average row accesses per activate:
dram[0]:  5.103571  5.398305  4.899254  4.938628  4.853282  5.045603  4.719697  4.757936  4.984906  4.782609  4.668942  4.993127  5.033088  4.561838  4.880795  4.908451 
dram[1]:  5.482213  4.837638  5.003759  4.780488  4.757143  4.517482  4.622517  4.751634  4.976654  4.909434  5.181818  4.811111  5.133803  4.974026  5.026022  4.741935 
dram[2]:  5.000000  4.806897  4.867596  4.922481  4.619926  4.676806  4.762542  4.745583  4.485805  4.883459  4.952381  4.910781  4.972696  4.814103  4.765734  4.909396 
dram[3]:  5.321285  5.433962  5.158915  4.810036  5.073944  4.686275  4.935153  4.632302  4.672131  4.692053  4.745454  5.014441  4.765079  5.063380  5.090226  4.847826 
dram[4]:  4.832765  4.913357  4.573477  4.996364  4.836601  4.810909  4.507936  4.895623  4.817857  4.876866  4.626667  4.498246  5.146429  5.064748  4.988848  5.086143 
dram[5]:  5.334711  4.843972  4.918699  5.207885  4.937037  4.881423  4.744828  4.441380  4.508039  4.973077  4.953238  5.028470  4.636364  5.120567  4.909747  5.028470 
dram[6]:  4.945652  4.809701  5.149797  4.624585  4.875940  4.608392  4.753472  4.795053  4.572993  4.368932  4.947369  4.802013  4.907850  4.777778  4.878327  5.048443 
dram[7]:  4.659864  5.020548  4.679442  5.083045  5.080139  4.916667  4.936567  4.514107  4.964844  4.580745  4.966330  4.639344  5.149091  4.747509  4.921052  5.100695 
dram[8]:  5.326613  4.996198  5.427451  5.151021  4.685513  4.751825  4.804081  4.787645  4.581081  4.801418  5.204698  5.248227  5.026217  5.201465  4.894737  4.763803 
dram[9]:  4.774546  5.213115  5.156667  5.227273  4.791667  4.621428  4.642857  4.652459  5.194552  4.751701  4.737828  5.054237  5.021202  4.992481  4.872483  4.862319 
dram[10]:  4.927481  4.943708  4.888087  4.917526  4.783688  4.879121  4.598705  4.767974  4.666667  4.333333  4.808777  4.697819  5.366301  5.361624  4.562701  4.757463 
dram[11]:  5.179104  4.890977  4.902174  4.829959  4.674825  5.098540  4.505085  4.636691  4.922794  4.733577  4.681159  4.954887  4.728188  4.616162  4.956923  5.063433 
average row locality = 263905/54177 = 4.871163
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1420      1259      1313      1368      1256      1547      1231      1181      1298      1305      1344      1444      1350      1274      1469      1391 
dram[1]:      1375      1300      1329      1174      1329      1289      1378      1440      1262      1278      1466      1287      1441      1516      1351      1466 
dram[2]:      1382      1387      1397      1270      1251      1228      1407      1333      1403      1283      1338      1301      1438      1490      1358      1460 
dram[3]:      1318      1433      1331      1342      1436      1430      1432      1332      1411      1399      1286      1377      1483      1420      1348      1331 
dram[4]:      1404      1355      1274      1372      1476      1318      1401      1439      1334      1289      1375      1272      1428      1395      1341      1357 
dram[5]:      1283      1358      1209      1453      1331      1234      1359      1272      1384      1278      1362      1393      1317      1431      1358      1410 
dram[6]:      1359      1275      1270      1390      1291      1315      1353      1344      1236      1335      1395      1409      1427      1406      1281      1459 
dram[7]:      1358      1450      1343      1469      1457      1531      1311      1426      1259      1457      1465      1399      1406      1419      1492      1466 
dram[8]:      1308      1307      1382      1260      1323      1295      1169      1221      1348      1346      1533      1464      1326      1406      1394      1552 
dram[9]:      1307      1266      1546      1380      1378      1294      1343      1404      1322      1379      1247      1471      1409      1312      1448      1342 
dram[10]:      1281      1485      1352      1429      1345      1329      1401      1440      1520      1468      1522      1494      1441      1438      1415      1274 
dram[11]:      1376      1294      1353      1193      1333      1394      1315      1267      1323      1283      1275      1299      1398      1356      1609      1354 
total dram reads = 262019
bank skew: 1609/1169 = 1.38
chip skew: 22708/21422 = 1.06
number of total write accesses:
dram[0]:        36        60         0         0         4         8        60        72        92        60        96        36        76        68        20        12 
dram[1]:        48        44         8         8        12        12        72        56        68        92        64        48        68        64         4        16 
dram[2]:        32        28         0         0         4         8        68        40        76        64        56        80        76        48        20        12 
dram[3]:        28        28         0         0        20        16        56        64        56        72        76        48        72        72        24        28 
dram[4]:        48        24         8         8        16        20        76        60        60        72        52        40        52        52         4         4 
dram[5]:        32        32         4         0         8         4        68        64        72        60        60        80        36        52         8        12 
dram[6]:        24        56         8         8        24        12        64        52        68        60        60        88        44        52         8         0 
dram[7]:        48        64         0         0         4        12        48        56        48        72        40        64        40        40        16        12 
dram[8]:        52        28         8         8        12        28        32        76        32        32        72        64        64        56         4         4 
dram[9]:        24        24         4         0         8         0        88        60        52        72        72        80        48        64        16         0 
dram[10]:        40        32         8         8        16        12        80        76        80        56        48        56        96        60        16         4 
dram[11]:        48        28         0         0        16        12        56        88        64        56        68        76        44        60         8        12 
total dram writes = 7544
min_bank_accesses = 0!
chip skew: 700/564 = 1.24
average mf latency per bank:
dram[0]:        341       331       347       347       346       353       341       334       329       331       333       338       331       334       344       345
dram[1]:        339       337       347       343       351       354       337       345       332       328       337       334       337       337       344       344
dram[2]:        338       342       347       353       352       347       339       337       331       332       336       337       337       340       338       341
dram[3]:        339       338       349       349       342       347       341       337       336       333       334       345       336       336       345       353
dram[4]:        341       340       346       352       344       347       343       338       337       336       337       337       335       338       350       342
dram[5]:       1330       344       354       345       347       350       337       342       335       336       344       334       337       336       349       346
dram[6]:        336       338       346       344       348       349       333       338       332       334       336       337       338       339       348       347
dram[7]:        338       337       348       350       351       344       340       342       336       335       337       335       339       344       342       342
dram[8]:        334       338       339       344       349       343       333       339       339       335       335       339       336       337       348       344
dram[9]:        342       339       354       355       348       350       335       338       332       336       338       333       336       333       341       349
dram[10]:        337       338       343       345       349       347       336       334       331       336       336       339       332       337       347       345
dram[11]:        336       343       346       348       349       346       340       334       336       334       334       330       340       336       344       339
maximum mf latency per bank:
dram[0]:        340       346       364       349       334       356       386       354       351       341       341       322       332       351       364       338
dram[1]:        375       344       341       333       329       392       366       398       341       350       361       338       339       354       325       359
dram[2]:        340       366       346       342       359       333       415       407       339       343       343       331       385       361       339       349
dram[3]:        347       333       345       326       359       344       411       382       330       344       346       357       342       323       370       343
dram[4]:        333       344       327       361       369       362       382       380       360       383       358       338       328       352       346       340
dram[5]:        346       343       330       342       370       381       432       462       375       366       346       354       331       372       339       318
dram[6]:        338       347       368       346       346       361       382       382       331       334       357       346       354       341       348       331
dram[7]:        353       363       346       353       337       341       390       400       346       356       354       359       352       375       332       345
dram[8]:        337       355       330       336       362       347       345       362       344       375       365       349       353       345       350       333
dram[9]:        342       367       341       363       351       338       379       369       341       337       344       335       367       327       367       355
dram[10]:        341       338       345       330       349       348       376       396       362       351       348       376       348       363       362       333
dram[11]:        329       336       344       351       358       343       395       376       358       355       341       324       344       399       361       336
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292930 n_act=4409 n_pre=4393 n_ref_event=0 n_req=21625 n_rd=21450 n_rd_L2_A=0 n_write=0 n_wr_bk=700 bw_util=0.1368
n_activity=218091 dram_eff=0.2031
bk0: 1420a 310781i bk1: 1259a 312630i bk2: 1313a 311537i bk3: 1368a 311186i bk4: 1256a 311970i bk5: 1547a 309484i bk6: 1231a 311307i bk7: 1181a 311916i bk8: 1298a 311211i bk9: 1305a 311237i bk10: 1344a 310025i bk11: 1444a 310275i bk12: 1350a 310993i bk13: 1274a 310899i bk14: 1469a 309705i bk15: 1391a 310752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796116
Row_Buffer_Locality_read = 0.798601
Row_Buffer_Locality_write = 0.491429
Bank_Level_Parallism = 1.358613
Bank_Level_Parallism_Col = 1.204851
Bank_Level_Parallism_Ready = 1.038679
write_to_read_ratio_blp_rw_average = 0.033377
GrpLevelPara = 1.188023 

BW Util details:
bwutil = 0.136796 
total_CMD = 323840 
util_bw = 44300 
Wasted_Col = 77946 
Wasted_Row = 45900 
Idle = 155694 

BW Util Bottlenecks: 
RCDc_limit = 60794 
RCDWRc_limit = 689 
WTRc_limit = 2777 
RTWc_limit = 1685 
CCDLc_limit = 25097 
rwq = 0 
CCDLc_limit_alone = 24926 
WTRc_limit_alone = 2680 
RTWc_limit_alone = 1611 

Commands details: 
total_CMD = 323840 
n_nop = 292930 
Read = 21450 
Write = 0 
L2_Alloc = 0 
L2_WB = 700 
n_act = 4409 
n_pre = 4393 
n_ref = 0 
n_req = 21625 
total_req = 22150 

Dual Bus Interface Util: 
issued_total_row = 8802 
issued_total_col = 22150 
Row_Bus_Util =  0.027180 
CoL_Bus_Util = 0.068398 
Either_Row_CoL_Bus_Util = 0.095448 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.001359 
queue_avg = 1.150868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.15087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 183611 -   mf: uid=1947308, sid4294967295:w4294967295, part=1, addr=0xadf90080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (183511), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292611 n_act=4459 n_pre=4443 n_ref_event=0 n_req=21852 n_rd=21681 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.1381
n_activity=220519 dram_eff=0.2028
bk0: 1375a 311808i bk1: 1300a 311209i bk2: 1329a 311629i bk3: 1174a 312836i bk4: 1329a 311099i bk5: 1289a 310942i bk6: 1378a 309531i bk7: 1440a 309643i bk8: 1262a 311442i bk9: 1278a 311236i bk10: 1466a 310134i bk11: 1287a 311335i bk12: 1441a 310225i bk13: 1516a 309266i bk14: 1351a 311560i bk15: 1466a 309829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795945
Row_Buffer_Locality_read = 0.798718
Row_Buffer_Locality_write = 0.444444
Bank_Level_Parallism = 1.361660
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.036118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.138124 
total_CMD = 323840 
util_bw = 44730 
Wasted_Col = 78459 
Wasted_Row = 46443 
Idle = 154208 

BW Util Bottlenecks: 
RCDc_limit = 61150 
RCDWRc_limit = 726 
WTRc_limit = 2563 
RTWc_limit = 1802 
CCDLc_limit = 25211 
rwq = 0 
CCDLc_limit_alone = 25025 
WTRc_limit_alone = 2469 
RTWc_limit_alone = 1710 

Commands details: 
total_CMD = 323840 
n_nop = 292611 
Read = 21681 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 4459 
n_pre = 4443 
n_ref = 0 
n_req = 21852 
total_req = 22365 

Dual Bus Interface Util: 
issued_total_row = 8902 
issued_total_col = 22365 
Row_Bus_Util =  0.027489 
CoL_Bus_Util = 0.069062 
Either_Row_CoL_Bus_Util = 0.096433 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.001217 
queue_avg = 1.177551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.17755
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292476 n_act=4543 n_pre=4527 n_ref_event=0 n_req=21879 n_rd=21726 n_rd_L2_A=0 n_write=0 n_wr_bk=612 bw_util=0.138
n_activity=222820 dram_eff=0.2005
bk0: 1382a 310999i bk1: 1387a 310488i bk2: 1397a 310619i bk3: 1270a 311954i bk4: 1251a 311555i bk5: 1228a 311975i bk6: 1407a 309849i bk7: 1333a 310917i bk8: 1403a 308970i bk9: 1283a 311134i bk10: 1338a 310947i bk11: 1301a 311262i bk12: 1438a 309989i bk13: 1490a 309177i bk14: 1358a 310698i bk15: 1460a 310147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792358
Row_Buffer_Locality_read = 0.795038
Row_Buffer_Locality_write = 0.411765
Bank_Level_Parallism = 1.353846
Bank_Level_Parallism_Col = 1.199106
Bank_Level_Parallism_Ready = 1.034976
write_to_read_ratio_blp_rw_average = 0.031612
GrpLevelPara = 1.183177 

BW Util details:
bwutil = 0.137957 
total_CMD = 323840 
util_bw = 44676 
Wasted_Col = 80079 
Wasted_Row = 47893 
Idle = 151192 

BW Util Bottlenecks: 
RCDc_limit = 62603 
RCDWRc_limit = 653 
WTRc_limit = 2102 
RTWc_limit = 1912 
CCDLc_limit = 25692 
rwq = 0 
CCDLc_limit_alone = 25551 
WTRc_limit_alone = 1988 
RTWc_limit_alone = 1885 

Commands details: 
total_CMD = 323840 
n_nop = 292476 
Read = 21726 
Write = 0 
L2_Alloc = 0 
L2_WB = 612 
n_act = 4543 
n_pre = 4527 
n_ref = 0 
n_req = 21879 
total_req = 22338 

Dual Bus Interface Util: 
issued_total_row = 9070 
issued_total_col = 22338 
Row_Bus_Util =  0.028008 
CoL_Bus_Util = 0.068979 
Either_Row_CoL_Bus_Util = 0.096850 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.001403 
queue_avg = 1.213871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.21387
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292073 n_act=4525 n_pre=4509 n_ref_event=0 n_req=22274 n_rd=22109 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.1406
n_activity=220504 dram_eff=0.2065
bk0: 1318a 312161i bk1: 1433a 311536i bk2: 1331a 312065i bk3: 1342a 311350i bk4: 1436a 310831i bk5: 1430a 309897i bk6: 1432a 309863i bk7: 1332a 310132i bk8: 1411a 309644i bk9: 1399a 309918i bk10: 1286a 310680i bk11: 1377a 310668i bk12: 1483a 308928i bk13: 1420a 310362i bk14: 1348a 311296i bk15: 1331a 311038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796848
Row_Buffer_Locality_read = 0.799086
Row_Buffer_Locality_write = 0.496970
Bank_Level_Parallism = 1.379862
Bank_Level_Parallism_Col = 1.219195
Bank_Level_Parallism_Ready = 1.042505
write_to_read_ratio_blp_rw_average = 0.032932
GrpLevelPara = 1.201910 

BW Util details:
bwutil = 0.140619 
total_CMD = 323840 
util_bw = 45538 
Wasted_Col = 78791 
Wasted_Row = 45813 
Idle = 153698 

BW Util Bottlenecks: 
RCDc_limit = 62019 
RCDWRc_limit = 598 
WTRc_limit = 2874 
RTWc_limit = 2052 
CCDLc_limit = 25353 
rwq = 0 
CCDLc_limit_alone = 25130 
WTRc_limit_alone = 2732 
RTWc_limit_alone = 1971 

Commands details: 
total_CMD = 323840 
n_nop = 292073 
Read = 22109 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 4525 
n_pre = 4509 
n_ref = 0 
n_req = 22274 
total_req = 22769 

Dual Bus Interface Util: 
issued_total_row = 9034 
issued_total_col = 22769 
Row_Bus_Util =  0.027896 
CoL_Bus_Util = 0.070309 
Either_Row_CoL_Bus_Util = 0.098095 
Issued_on_Two_Bus_Simul_Util = 0.000111 
issued_two_Eff = 0.001133 
queue_avg = 1.206969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.20697
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292407 n_act=4544 n_pre=4528 n_ref_event=0 n_req=21979 n_rd=21830 n_rd_L2_A=0 n_write=0 n_wr_bk=596 bw_util=0.1385
n_activity=221451 dram_eff=0.2025
bk0: 1404a 310106i bk1: 1355a 311188i bk2: 1274a 311285i bk3: 1372a 311347i bk4: 1476a 309781i bk5: 1318a 311232i bk6: 1401a 309110i bk7: 1439a 309621i bk8: 1334a 310508i bk9: 1289a 311128i bk10: 1375a 309637i bk11: 1272a 310805i bk12: 1428a 310588i bk13: 1395a 310761i bk14: 1341a 311499i bk15: 1357a 311630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793257
Row_Buffer_Locality_read = 0.795786
Row_Buffer_Locality_write = 0.422819
Bank_Level_Parallism = 1.376347
Bank_Level_Parallism_Col = 1.211423
Bank_Level_Parallism_Ready = 1.039229
write_to_read_ratio_blp_rw_average = 0.033519
GrpLevelPara = 1.195229 

BW Util details:
bwutil = 0.138500 
total_CMD = 323840 
util_bw = 44852 
Wasted_Col = 78947 
Wasted_Row = 46637 
Idle = 153404 

BW Util Bottlenecks: 
RCDc_limit = 62263 
RCDWRc_limit = 636 
WTRc_limit = 2096 
RTWc_limit = 1950 
CCDLc_limit = 25341 
rwq = 0 
CCDLc_limit_alone = 25183 
WTRc_limit_alone = 2052 
RTWc_limit_alone = 1836 

Commands details: 
total_CMD = 323840 
n_nop = 292407 
Read = 21830 
Write = 0 
L2_Alloc = 0 
L2_WB = 596 
n_act = 4544 
n_pre = 4528 
n_ref = 0 
n_req = 21979 
total_req = 22426 

Dual Bus Interface Util: 
issued_total_row = 9072 
issued_total_col = 22426 
Row_Bus_Util =  0.028014 
CoL_Bus_Util = 0.069250 
Either_Row_CoL_Bus_Util = 0.097063 
Issued_on_Two_Bus_Simul_Util = 0.000201 
issued_two_Eff = 0.002068 
queue_avg = 1.218923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.21892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=293056 n_act=4409 n_pre=4393 n_ref_event=0 n_req=21580 n_rd=21432 n_rd_L2_A=0 n_write=0 n_wr_bk=592 bw_util=0.136
n_activity=217661 dram_eff=0.2024
bk0: 1283a 312610i bk1: 1358a 310931i bk2: 1209a 312737i bk3: 1453a 311189i bk4: 1331a 311501i bk5: 1234a 312458i bk6: 1359a 310021i bk7: 1272a 310533i bk8: 1384a 309220i bk9: 1278a 311348i bk10: 1362a 310630i bk11: 1393a 310602i bk12: 1317a 310647i bk13: 1431a 310707i bk14: 1358a 310995i bk15: 1410a 311022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795737
Row_Buffer_Locality_read = 0.798899
Row_Buffer_Locality_write = 0.337838
Bank_Level_Parallism = 1.366381
Bank_Level_Parallism_Col = 1.213469
Bank_Level_Parallism_Ready = 1.040126
write_to_read_ratio_blp_rw_average = 0.031035
GrpLevelPara = 1.195846 

BW Util details:
bwutil = 0.136018 
total_CMD = 323840 
util_bw = 44048 
Wasted_Col = 76643 
Wasted_Row = 45591 
Idle = 157558 

BW Util Bottlenecks: 
RCDc_limit = 60288 
RCDWRc_limit = 690 
WTRc_limit = 2379 
RTWc_limit = 1832 
CCDLc_limit = 24637 
rwq = 0 
CCDLc_limit_alone = 24498 
WTRc_limit_alone = 2294 
RTWc_limit_alone = 1778 

Commands details: 
total_CMD = 323840 
n_nop = 293056 
Read = 21432 
Write = 0 
L2_Alloc = 0 
L2_WB = 592 
n_act = 4409 
n_pre = 4393 
n_ref = 0 
n_req = 21580 
total_req = 22024 

Dual Bus Interface Util: 
issued_total_row = 8802 
issued_total_col = 22024 
Row_Bus_Util =  0.027180 
CoL_Bus_Util = 0.068009 
Either_Row_CoL_Bus_Util = 0.095059 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.001364 
queue_avg = 1.148867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.14887
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292685 n_act=4523 n_pre=4507 n_ref_event=0 n_req=21702 n_rd=21545 n_rd_L2_A=0 n_write=0 n_wr_bk=628 bw_util=0.1369
n_activity=220726 dram_eff=0.2009
bk0: 1359a 311366i bk1: 1275a 311570i bk2: 1270a 312409i bk3: 1390a 310254i bk4: 1291a 311530i bk5: 1315a 311215i bk6: 1353a 310418i bk7: 1344a 310642i bk8: 1236a 311277i bk9: 1335a 309501i bk10: 1395a 310278i bk11: 1409a 309829i bk12: 1427a 309773i bk13: 1406a 309911i bk14: 1281a 311938i bk15: 1459a 310943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791586
Row_Buffer_Locality_read = 0.794059
Row_Buffer_Locality_write = 0.452229
Bank_Level_Parallism = 1.364352
Bank_Level_Parallism_Col = 1.205253
Bank_Level_Parallism_Ready = 1.036855
write_to_read_ratio_blp_rw_average = 0.032659
GrpLevelPara = 1.190546 

BW Util details:
bwutil = 0.136938 
total_CMD = 323840 
util_bw = 44346 
Wasted_Col = 79308 
Wasted_Row = 46056 
Idle = 154130 

BW Util Bottlenecks: 
RCDc_limit = 62271 
RCDWRc_limit = 632 
WTRc_limit = 2455 
RTWc_limit = 1975 
CCDLc_limit = 25303 
rwq = 0 
CCDLc_limit_alone = 25118 
WTRc_limit_alone = 2375 
RTWc_limit_alone = 1870 

Commands details: 
total_CMD = 323840 
n_nop = 292685 
Read = 21545 
Write = 0 
L2_Alloc = 0 
L2_WB = 628 
n_act = 4523 
n_pre = 4507 
n_ref = 0 
n_req = 21702 
total_req = 22173 

Dual Bus Interface Util: 
issued_total_row = 9030 
issued_total_col = 22173 
Row_Bus_Util =  0.027884 
CoL_Bus_Util = 0.068469 
Either_Row_CoL_Bus_Util = 0.096205 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.001541 
queue_avg = 1.150886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.15089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=291242 n_act=4696 n_pre=4680 n_ref_event=0 n_req=22849 n_rd=22708 n_rd_L2_A=0 n_write=0 n_wr_bk=564 bw_util=0.1437
n_activity=227097 dram_eff=0.205
bk0: 1358a 310533i bk1: 1450a 310240i bk2: 1343a 310874i bk3: 1469a 310601i bk4: 1457a 310810i bk5: 1531a 309295i bk6: 1311a 310870i bk7: 1426a 308798i bk8: 1259a 311944i bk9: 1457a 308913i bk10: 1465a 309793i bk11: 1399a 309554i bk12: 1406a 310930i bk13: 1419a 310065i bk14: 1492a 309860i bk15: 1466a 310685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794477
Row_Buffer_Locality_read = 0.796107
Row_Buffer_Locality_write = 0.531915
Bank_Level_Parallism = 1.371545
Bank_Level_Parallism_Col = 1.214915
Bank_Level_Parallism_Ready = 1.040349
write_to_read_ratio_blp_rw_average = 0.026706
GrpLevelPara = 1.196913 

BW Util details:
bwutil = 0.143725 
total_CMD = 323840 
util_bw = 46544 
Wasted_Col = 81778 
Wasted_Row = 47807 
Idle = 147711 

BW Util Bottlenecks: 
RCDc_limit = 64768 
RCDWRc_limit = 433 
WTRc_limit = 2528 
RTWc_limit = 1695 
CCDLc_limit = 26463 
rwq = 0 
CCDLc_limit_alone = 26296 
WTRc_limit_alone = 2435 
RTWc_limit_alone = 1621 

Commands details: 
total_CMD = 323840 
n_nop = 291242 
Read = 22708 
Write = 0 
L2_Alloc = 0 
L2_WB = 564 
n_act = 4696 
n_pre = 4680 
n_ref = 0 
n_req = 22849 
total_req = 23272 

Dual Bus Interface Util: 
issued_total_row = 9376 
issued_total_col = 23272 
Row_Bus_Util =  0.028953 
CoL_Bus_Util = 0.071863 
Either_Row_CoL_Bus_Util = 0.100661 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.001534 
queue_avg = 1.223314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.22331
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292940 n_act=4382 n_pre=4366 n_ref_event=0 n_req=21777 n_rd=21634 n_rd_L2_A=0 n_write=0 n_wr_bk=572 bw_util=0.1371
n_activity=217466 dram_eff=0.2042
bk0: 1308a 311893i bk1: 1307a 311480i bk2: 1382a 311955i bk3: 1260a 312550i bk4: 1323a 310889i bk5: 1295a 311329i bk6: 1169a 312507i bk7: 1221a 311412i bk8: 1348a 310178i bk9: 1346a 310847i bk10: 1533a 309439i bk11: 1464a 310569i bk12: 1326a 311192i bk13: 1406a 310810i bk14: 1394a 310635i bk15: 1552a 309126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798824
Row_Buffer_Locality_read = 0.801562
Row_Buffer_Locality_write = 0.384615
Bank_Level_Parallism = 1.366660
Bank_Level_Parallism_Col = 1.210248
Bank_Level_Parallism_Ready = 1.036781
write_to_read_ratio_blp_rw_average = 0.034103
GrpLevelPara = 1.191872 

BW Util details:
bwutil = 0.137142 
total_CMD = 323840 
util_bw = 44412 
Wasted_Col = 77137 
Wasted_Row = 45142 
Idle = 157149 

BW Util Bottlenecks: 
RCDc_limit = 60139 
RCDWRc_limit = 647 
WTRc_limit = 2095 
RTWc_limit = 2034 
CCDLc_limit = 25334 
rwq = 0 
CCDLc_limit_alone = 25150 
WTRc_limit_alone = 1995 
RTWc_limit_alone = 1950 

Commands details: 
total_CMD = 323840 
n_nop = 292940 
Read = 21634 
Write = 0 
L2_Alloc = 0 
L2_WB = 572 
n_act = 4382 
n_pre = 4366 
n_ref = 0 
n_req = 21777 
total_req = 22206 

Dual Bus Interface Util: 
issued_total_row = 8748 
issued_total_col = 22206 
Row_Bus_Util =  0.027013 
CoL_Bus_Util = 0.068571 
Either_Row_CoL_Bus_Util = 0.095417 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.001748 
queue_avg = 1.178122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.17812
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292478 n_act=4486 n_pre=4470 n_ref_event=0 n_req=22001 n_rd=21848 n_rd_L2_A=0 n_write=0 n_wr_bk=612 bw_util=0.1387
n_activity=218084 dram_eff=0.206
bk0: 1307a 311061i bk1: 1266a 312659i bk2: 1546a 309947i bk3: 1380a 311651i bk4: 1378a 310669i bk5: 1294a 311192i bk6: 1343a 309734i bk7: 1404a 309488i bk8: 1322a 311505i bk9: 1379a 309913i bk10: 1247a 311105i bk11: 1471a 309674i bk12: 1409a 310430i bk13: 1312a 311463i bk14: 1448a 309956i bk15: 1342a 311430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796100
Row_Buffer_Locality_read = 0.799204
Row_Buffer_Locality_write = 0.352941
Bank_Level_Parallism = 1.383620
Bank_Level_Parallism_Col = 1.216844
Bank_Level_Parallism_Ready = 1.040035
write_to_read_ratio_blp_rw_average = 0.034176
GrpLevelPara = 1.198286 

BW Util details:
bwutil = 0.138710 
total_CMD = 323840 
util_bw = 44920 
Wasted_Col = 78328 
Wasted_Row = 45116 
Idle = 155476 

BW Util Bottlenecks: 
RCDc_limit = 61281 
RCDWRc_limit = 720 
WTRc_limit = 2275 
RTWc_limit = 2104 
CCDLc_limit = 25602 
rwq = 0 
CCDLc_limit_alone = 25413 
WTRc_limit_alone = 2185 
RTWc_limit_alone = 2005 

Commands details: 
total_CMD = 323840 
n_nop = 292478 
Read = 21848 
Write = 0 
L2_Alloc = 0 
L2_WB = 612 
n_act = 4486 
n_pre = 4470 
n_ref = 0 
n_req = 22001 
total_req = 22460 

Dual Bus Interface Util: 
issued_total_row = 8956 
issued_total_col = 22460 
Row_Bus_Util =  0.027656 
CoL_Bus_Util = 0.069355 
Either_Row_CoL_Bus_Util = 0.096844 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.001722 
queue_avg = 1.204604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.2046
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=291117 n_act=4737 n_pre=4721 n_ref_event=0 n_req=22806 n_rd=22634 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.144
n_activity=226334 dram_eff=0.2061
bk0: 1281a 311693i bk1: 1485a 310048i bk2: 1352a 311155i bk3: 1429a 310689i bk4: 1345a 310837i bk5: 1329a 311618i bk6: 1401a 309377i bk7: 1440a 309513i bk8: 1520a 307967i bk9: 1468a 308032i bk10: 1522a 308625i bk11: 1494a 308159i bk12: 1441a 310313i bk13: 1438a 310684i bk14: 1415a 309632i bk15: 1274a 311701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792292
Row_Buffer_Locality_read = 0.794778
Row_Buffer_Locality_write = 0.465116
Bank_Level_Parallism = 1.389407
Bank_Level_Parallism_Col = 1.219168
Bank_Level_Parallism_Ready = 1.038180
write_to_read_ratio_blp_rw_average = 0.034210
GrpLevelPara = 1.199889 

BW Util details:
bwutil = 0.144034 
total_CMD = 323840 
util_bw = 46644 
Wasted_Col = 82149 
Wasted_Row = 47744 
Idle = 147303 

BW Util Bottlenecks: 
RCDc_limit = 64655 
RCDWRc_limit = 634 
WTRc_limit = 3073 
RTWc_limit = 2196 
CCDLc_limit = 26686 
rwq = 0 
CCDLc_limit_alone = 26434 
WTRc_limit_alone = 2918 
RTWc_limit_alone = 2099 

Commands details: 
total_CMD = 323840 
n_nop = 291117 
Read = 22634 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 4737 
n_pre = 4721 
n_ref = 0 
n_req = 22806 
total_req = 23322 

Dual Bus Interface Util: 
issued_total_row = 9458 
issued_total_col = 23322 
Row_Bus_Util =  0.029206 
CoL_Bus_Util = 0.072017 
Either_Row_CoL_Bus_Util = 0.101047 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.001742 
queue_avg = 1.263448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.26345
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=323840 n_nop=292899 n_act=4466 n_pre=4450 n_ref_event=0 n_req=21581 n_rd=21422 n_rd_L2_A=0 n_write=0 n_wr_bk=636 bw_util=0.1362
n_activity=218080 dram_eff=0.2023
bk0: 1376a 311190i bk1: 1294a 311617i bk2: 1353a 311289i bk3: 1193a 312822i bk4: 1333a 310794i bk5: 1394a 311262i bk6: 1315a 310255i bk7: 1267a 310766i bk8: 1323a 310757i bk9: 1283a 311195i bk10: 1275a 310987i bk11: 1299a 311214i bk12: 1398a 310153i bk13: 1356a 310063i bk14: 1609a 308786i bk15: 1354a 311531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793059
Row_Buffer_Locality_read = 0.796238
Row_Buffer_Locality_write = 0.364780
Bank_Level_Parallism = 1.374151
Bank_Level_Parallism_Col = 1.210823
Bank_Level_Parallism_Ready = 1.037185
write_to_read_ratio_blp_rw_average = 0.036670
GrpLevelPara = 1.195947 

BW Util details:
bwutil = 0.136228 
total_CMD = 323840 
util_bw = 44116 
Wasted_Col = 77643 
Wasted_Row = 45347 
Idle = 156734 

BW Util Bottlenecks: 
RCDc_limit = 60924 
RCDWRc_limit = 723 
WTRc_limit = 2141 
RTWc_limit = 2123 
CCDLc_limit = 24998 
rwq = 0 
CCDLc_limit_alone = 24807 
WTRc_limit_alone = 2026 
RTWc_limit_alone = 2047 

Commands details: 
total_CMD = 323840 
n_nop = 292899 
Read = 21422 
Write = 0 
L2_Alloc = 0 
L2_WB = 636 
n_act = 4466 
n_pre = 4450 
n_ref = 0 
n_req = 21581 
total_req = 22058 

Dual Bus Interface Util: 
issued_total_row = 8916 
issued_total_col = 22058 
Row_Bus_Util =  0.027532 
CoL_Bus_Util = 0.068114 
Either_Row_CoL_Bus_Util = 0.095544 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.001067 
queue_avg = 1.178369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.17837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15138, Miss = 11504, Miss_rate = 0.760, Pending_hits = 2407, Reservation_fails = 0
L2_cache_bank[1]: Access = 14875, Miss = 11346, Miss_rate = 0.763, Pending_hits = 2346, Reservation_fails = 0
L2_cache_bank[2]: Access = 15374, Miss = 11691, Miss_rate = 0.760, Pending_hits = 2450, Reservation_fails = 0
L2_cache_bank[3]: Access = 14986, Miss = 11428, Miss_rate = 0.763, Pending_hits = 2281, Reservation_fails = 0
L2_cache_bank[4]: Access = 15056, Miss = 11441, Miss_rate = 0.760, Pending_hits = 2383, Reservation_fails = 0
L2_cache_bank[5]: Access = 15190, Miss = 11559, Miss_rate = 0.761, Pending_hits = 2380, Reservation_fails = 0
L2_cache_bank[6]: Access = 15409, Miss = 11636, Miss_rate = 0.755, Pending_hits = 2446, Reservation_fails = 0
L2_cache_bank[7]: Access = 15574, Miss = 11861, Miss_rate = 0.762, Pending_hits = 2468, Reservation_fails = 0
L2_cache_bank[8]: Access = 15611, Miss = 11854, Miss_rate = 0.759, Pending_hits = 2501, Reservation_fails = 0
L2_cache_bank[9]: Access = 14856, Miss = 11233, Miss_rate = 0.756, Pending_hits = 2357, Reservation_fails = 0
L2_cache_bank[10]: Access = 24044, Miss = 11135, Miss_rate = 0.463, Pending_hits = 2395, Reservation_fails = 0
L2_cache_bank[11]: Access = 15246, Miss = 11615, Miss_rate = 0.762, Pending_hits = 2448, Reservation_fails = 0
L2_cache_bank[12]: Access = 15420, Miss = 11629, Miss_rate = 0.754, Pending_hits = 2445, Reservation_fails = 0
L2_cache_bank[13]: Access = 14708, Miss = 11188, Miss_rate = 0.761, Pending_hits = 2254, Reservation_fails = 0
L2_cache_bank[14]: Access = 15989, Miss = 12070, Miss_rate = 0.755, Pending_hits = 2559, Reservation_fails = 0
L2_cache_bank[15]: Access = 15586, Miss = 11837, Miss_rate = 0.759, Pending_hits = 2501, Reservation_fails = 0
L2_cache_bank[16]: Access = 15123, Miss = 11527, Miss_rate = 0.762, Pending_hits = 2415, Reservation_fails = 0
L2_cache_bank[17]: Access = 14906, Miss = 11282, Miss_rate = 0.757, Pending_hits = 2359, Reservation_fails = 0
L2_cache_bank[18]: Access = 15141, Miss = 11498, Miss_rate = 0.759, Pending_hits = 2338, Reservation_fails = 0
L2_cache_bank[19]: Access = 15361, Miss = 11739, Miss_rate = 0.764, Pending_hits = 2490, Reservation_fails = 0
L2_cache_bank[20]: Access = 15582, Miss = 11885, Miss_rate = 0.763, Pending_hits = 2397, Reservation_fails = 0
L2_cache_bank[21]: Access = 15920, Miss = 12063, Miss_rate = 0.758, Pending_hits = 2472, Reservation_fails = 0
L2_cache_bank[22]: Access = 15121, Miss = 11507, Miss_rate = 0.761, Pending_hits = 2378, Reservation_fails = 0
L2_cache_bank[23]: Access = 14709, Miss = 11232, Miss_rate = 0.764, Pending_hits = 2337, Reservation_fails = 0
L2_total_cache_accesses = 374925
L2_total_cache_misses = 277760
L2_total_cache_miss_rate = 0.7408
L2_total_cache_pending_hits = 57807
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 196392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 57807
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 416991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15741
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=374925
icnt_total_pkts_simt_to_mem=374925
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.50105
	minimum = 5
	maximum = 97
Network latency average = 6.50105
	minimum = 5
	maximum = 97
Slowest packet = 3088
Flit latency average = 6.50105
	minimum = 5
	maximum = 97
Slowest flit = 3088
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0785615
	minimum = 0 (at node 30)
	maximum = 0.34389 (at node 2)
Accepted packet rate average = 0.0785615
	minimum = 0 (at node 30)
	maximum = 0.34389 (at node 2)
Injected flit rate average = 0.0785615
	minimum = 0 (at node 30)
	maximum = 0.34389 (at node 2)
Accepted flit rate average= 0.0785615
	minimum = 0 (at node 30)
	maximum = 0.34389 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.50105 (1 samples)
	minimum = 5 (1 samples)
	maximum = 97 (1 samples)
Network latency average = 6.50105 (1 samples)
	minimum = 5 (1 samples)
	maximum = 97 (1 samples)
Flit latency average = 6.50105 (1 samples)
	minimum = 5 (1 samples)
	maximum = 97 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0785615 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.34389 (1 samples)
Accepted packet rate average = 0.0785615 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.34389 (1 samples)
Injected flit rate average = 0.0785615 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.34389 (1 samples)
Accepted flit rate average = 0.0785615 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.34389 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 1653065 (inst/sec)
gpgpu_simulation_rate = 3220 (cycle/sec)
gpgpu_silicon_slowdown = 440062x
Processing kernel ./traces/kernel-2.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (463,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 60
-cuda stream id = 0
-shmem base_addr = 0x00007f0cd5000000
-local mem base_addr = 0x00007f0cd3000000
-nvbit version = 1.5
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 183307
gpu_sim_insn = 94224728
gpu_ipc =     514.0269
gpu_tot_sim_cycle = 366860
gpu_tot_sim_insn = 188449456
gpu_tot_ipc =     513.6822
gpu_tot_issued_cta = 926
gpu_occupancy = 96.4024% 
gpu_tot_occupancy = 96.4099% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0453
partiton_level_parallism_total  =       2.0440
partiton_level_parallism_util =       2.2869
partiton_level_parallism_util_total  =       2.2838
L2_BW  =      92.7441 GB/Sec
L2_BW_total  =      92.6818 GB/Sec
gpu_total_sim_rate=1653065

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 926, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
19239, 19275, 19269, 19248, 19348, 19352, 19383, 19357, 19242, 19246, 19257, 19244, 19343, 19356, 19354, 19354, 19255, 19271, 19276, 19251, 19323, 19323, 19349, 19340, 19251, 19239, 19220, 19253, 19359, 19340, 19306, 19347, 19228, 19244, 19222, 19237, 19345, 19352, 19322, 19347, 17314, 17327, 17321, 17321, 17384, 17381, 17401, 17404, 17305, 17310, 17305, 17317, 17380, 17391, 17393, 17377, 17287, 17310, 17323, 17307, 17398, 17431, 17399, 17406, 
gpgpu_n_tot_thrd_icount = 188449456
gpgpu_n_tot_w_icount = 6281984
gpgpu_n_stall_shd_mem = 639835
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 718369
gpgpu_n_mem_write_global = 31482
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4588080
gpgpu_n_store_insn = 200000
gpgpu_n_shmem_insn = 26143680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 52960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 586875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2995754	W0_Idle:8908	W0_Scoreboard:224653	W1:0	W2:0	W3:0	W4:784	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:46984	W13:35112	W14:35112	W15:35112	W16:35112	W17:35112	W18:35112	W19:35112	W20:36962	W21:35112	W22:35112	W23:35112	W24:35112	W25:35112	W26:35112	W27:35112	W28:35114	W29:35112	W30:35112	W31:35112	W32:5411520
single_issue_nums: WS0:1139622	WS1:1138590	WS2:1138940	WS3:1138706	
dual_issue_nums: WS0:215437	WS1:215953	WS2:215778	WS3:215895	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5746952 {8:718369,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1259280 {40:31482,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28734760 {40:718369,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 251856 {8:31482,}
maxmflatency = 501 
max_icnt2mem_latency = 83 
maxmrqlatency = 144 
max_icnt2sh_latency = 197 
averagemflatency = 248 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 14 
mrq_lat_table:248982 	19470 	20150 	45958 	164212 	27944 	2361 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	282207 	467644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	572913 	172805 	1783 	1975 	375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250691 	280041 	167850 	48861 	2237 	171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	653 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        76        80        76        66        55        82        84        68        88        56        96        52        69        83        83        77 
dram[1]:       108        76        73        76        80        96        76        68        68        88        64        72        72        71        60        73 
dram[2]:        67        58        69       114        69        68        84        80        68        63        84        88        91        72        96        67 
dram[3]:        80        60        62        85        71        72        64        64        56        72        84        52        72        72        76       138 
dram[4]:        92        76        98        84        56        49        68        92        56        68        52        48        52        76        88        60 
dram[5]:        78        60       103       112        64        61        56        84        68        84        60        76        76        84        74       107 
dram[6]:        59       102        84        58        92        48        56        88        68        52        60        76        68        56        68        55 
dram[7]:        70        95        77        64        88        60        60        52        64        76        60        68        52        68        78        76 
dram[8]:        74        56        76        80        61        76        44        74        52        68        92        80        67        76        89        56 
dram[9]:        64        84        97       115        80        49        79        64       108        76        77        76        88        72        71        86 
dram[10]:        64        68        56        71        65        64        92        76        88        52        76        60        87        80       106        50 
dram[11]:        76        67        75        71        74        88        56        72        56        68        59        80        60        71        60       100 
maximum service time to same row:
dram[0]:     97101    103228    107180    101530     95873     82398     57301     47365     52831     56542     76073     50558     55456     72939     97166     97035 
dram[1]:    100762    100336    100610     99882     60605     43671     72213     58076     53673     55579     44267     41229     61167     81718     97066     97751 
dram[2]:     95299     95454     98225    110124     59279     67360     36970     74387     59654     55518     76013     57726     71311     67755     97015     96893 
dram[3]:     96742     93341    100955    105754     63973     46080     36897     57858     57438     53210     57613     47041     70711     54176     96900     99082 
dram[4]:    100693     96895    101690     97685     48539     89307     56496     57763     59158     58121     77528     73436     61080     57012    100803     97123 
dram[5]:     99428     98046    100670    105017     70393     47181     55833     71926     49388     59263     45260     77596     57109     65821     97011    100353 
dram[6]:    107092    103942    101326     98786     59849     58872     70734     70752     53997     54401     41771     41356     52370     63695     98566     96826 
dram[7]:     98038     96232    106819    106216     64581     45216     64608     64599     59552     55042     40813     45808     44811     80937     96709     98466 
dram[8]:     95809     63093    100117    106116     62155     98565     71890     46858     55354     64732     59149     76364     76425     76457     99999     97088 
dram[9]:    105852    102911    104280    105910     96751     53604     57714     45777     53774     57058     51192     47021     71993     56537     98182     99139 
dram[10]:     80854     95637     93855    104617     93777     81093     53390     37050     60459     49477     74120     59247     54144     74991     98961     97072 
dram[11]:     90738    100798    107250    108558     96065     75228     36982     72585     58644     62565     57172     61837     64564     63553     96034     97052 
average row accesses per activate:
dram[0]:  5.086876  5.460922  4.836590  4.954861  4.852575  4.907743  4.838710  4.927481  4.899635  4.873134  4.759494  4.848432  4.948767  4.820183  4.927562  4.934397 
dram[1]:  5.119565  5.048689  5.026267  4.828520  4.747127  4.697749  4.826307  4.913495  4.835125  4.797153  5.073260  4.971858  5.167911  4.898839  4.878216  4.838028 
dram[2]:  5.058407  4.931217  4.941979  5.082376  4.583477  4.879342  4.980392  4.797048  4.733333  4.938580  5.018553  5.059845  4.943761  4.828231  4.889680  5.158380 
dram[3]:  5.338000  5.291506  5.054945  4.992806  4.840830  4.737113  4.956748  4.955224  4.462016  4.714777  5.009174  5.141791  4.860427  4.996510  5.084249  5.071161 
dram[4]:  5.051095  4.953571  5.044117  5.025783  4.685446  4.636055  4.746454  4.942761  4.682211  4.867404  4.756184  4.959485  5.024955  4.990876  5.197697  4.749104 
dram[5]:  5.163809  4.950704  5.142857  5.019504  4.693241  4.840580  4.900885  4.720508  4.707106  4.734291  4.761658  5.212290  4.503322  4.858097  4.712500  5.000000 
dram[6]:  5.065487  5.228407  4.839622  4.879931  4.890435  4.690685  4.936131  4.794014  4.508503  4.634354  4.982363  4.858119  4.816697  4.972067  4.792419  4.996546 
dram[7]:  4.985637  5.111693  4.910714  4.907534  5.000000  4.902848  4.790146  4.775619  4.620253  4.708738  4.982301  4.832156  5.005291  4.732538  4.847902  5.043561 
dram[8]:  5.341603  5.020677  5.405303  5.030075  4.625886  4.729021  4.893878  4.866545  4.634275  4.716007  5.275801  5.070547  4.793166  4.991182  5.000000  5.098276 
dram[9]:  4.755672  5.070209  5.359489  5.181475  4.934744  4.659758  4.733668  4.972270  4.916512  4.865052  4.695423  5.186440  4.942471  4.937984  4.760067  4.957407 
dram[10]:  4.878947  5.029260  4.883362  5.162630  4.882353  4.650662  4.811448  4.809359  4.736755  4.599343  4.661392  4.916084  5.248619  5.031468  4.849829  4.565069 
dram[11]:  5.177570  4.924562  5.053286  4.855769  4.707192  5.046762  4.749553  4.901304  4.841355  4.928571  4.755515  5.003610  4.646758  4.757042  4.939900  5.054821 
average row locality = 529082/107875 = 4.904584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2722      2697      2711      2840      2717      2950      2514      2555      2646      2585      2594      2760      2577      2599      2767      2763 
dram[1]:      2789      2670      2663      2663      2860      2891      2825      2809      2665      2653      2738      2620      2735      2922      2829      2732 
dram[2]:      2836      2774      2882      2629      2639      2654      2756      2570      2807      2542      2670      2579      2772      2808      2733      2786 
dram[3]:      2643      2719      2746      2759      2775      2732      2835      2630      2850      2708      2690      2731      2931      2834      2760      2679 
dram[4]:      2732      2750      2724      2710      2969      2702      2645      2898      2682      2609      2670      2672      2796      2704      2690      2635 
dram[5]:      2682      2787      2532      2820      2687      2647      2738      2564      2686      2601      2730      2763      2685      2877      2621      2928 
dram[6]:      2842      2690      2552      2832      2786      2649      2675      2687      2617      2705      2795      2811      2627      2643      2638      2878 
dram[7]:      2749      2897      2734      2850      2911      2908      2598      2677      2527      2873      2790      2702      2816      2749      2755      2649 
dram[8]:      2772      2658      2842      2665      2587      2679      2379      2629      2602      2715      2924      2839      2634      2794      2582      2944 
dram[9]:      2701      2641      2915      2718      2774      2677      2791      2838      2610      2775      2632      2717      2888      2515      2822      2655 
dram[10]:      2756      2897      2835      2967      2630      2786      2815      2738      2819      2774      2915      2783      2809      2843      2820      2654 
dram[11]:      2739      2782      2828      2510      2727      2782      2629      2600      2689      2660      2559      2733      2694      2674      2946      2659 
total dram reads = 524034
bank skew: 2969/2379 = 1.25
chip skew: 44841/42997 = 1.04
number of total write accesses:
dram[0]:       120       112        48        56        60       116       144       108       156       108       152        92       124       112        88        80 
dram[1]:       148       104        64        48       124       124       148       124       132       172       128       120       140       128        60        64 
dram[2]:        88        88        56        96        96        60       152       120       132       124       140       168       164       124        60        60 
dram[3]:       104        88        56        68        92       100       120       104       112       144       160       100       116       116        64       116 
dram[4]:       144        96        80        76       100        96       128       152       116       136        88        84        92       124        72        60 
dram[5]:       116       100        96        44        84       100       124       148       120       144       108       144       104       132        72        88 
dram[6]:        80       136        52        52       104        80       120       144       136        80       120       124       108       108        68        60 
dram[7]:       112       128        64        64        96        76       108       104       112       148       100       132        88       116        72        56 
dram[8]:       108        52        48        44        88       104        76       132        84       100       164       144       124       144        72        52 
dram[9]:        96       124        88        92        96        84       140       124       160       148       140       148       132       132        60        88 
dram[10]:       100       100        48        68       104        92       172       148       168       108       124       116       164       140        88        48 
dram[11]:       124       100        68        60        88        96       104       128       108       124       112       156       116       112        52        60 
total dram writes = 20192
bank skew: 172/44 = 3.91
chip skew: 1852/1536 = 1.21
average mf latency per bank:
dram[0]:        338       335       344       340       338       340       336       339       331       335       334       336       332       332       338       339
dram[1]:        337       338       339       344       339       340       342       343       334       331       335       334       336       335       337       338
dram[2]:        336       340       342       336       338       340       336       336       334       331       333       334       335       336       342       340
dram[3]:        334       339       341       341       337       337       339       337       337       333       332       339       336       337       343       342
dram[4]:        337       339       339       344       340       339       342       337       337       337       334       334       336       336       341       339
dram[5]:       1265       340       339       345       340       336       335       337       333       335       340       335       337       337       341       339
dram[6]:        337       336       348       340       339       339       338       335       332       337       336       337       334       337       342       340
dram[7]:        336       339       342       344       343       339       337       341       333       334       334       334       337       339       336       340
dram[8]:        336       341       338       344       339       338       335       341       337       335       333       336       335       335       339       338
dram[9]:        338       336       344       343       341       338       341       336       332       334       337       330       333       333       339       340
dram[10]:        340       336       341       338       337       341       336       335       332       337       334       337       333       335       339       340
dram[11]:        337       339       341       340       340       339       338       340       336       330       335       330       336       334       341       340
maximum mf latency per bank:
dram[0]:        384       388       364       349       357       356       446       415       354       377       357       340       342       351       364       338
dram[1]:        401       344       377       369       365       392       476       409       358       358       361       346       342       354       349       359
dram[2]:        376       398       346       372       359       333       476       501       339       362       343       370       385       361       339       381
dram[3]:        347       361       345       344       359       350       411       440       346       349       346       364       345       362       370       343
dram[4]:        394       368       367       361       369       362       436       426       360       386       358       338       332       352       358       342
dram[5]:        391       364       342       358       370       381       432       462       375       366       346       354       365       372       346       346
dram[6]:        419       380       368       382       357       367       439       417       365       350       357       346       354       365       359       340
dram[7]:        384       424       346       353       371       350       432       422       346       360       354       359       352       375       335       346
dram[8]:        357       405       334       341       362       347       388       422       347       375       365       358       353       390       350       337
dram[9]:        385       367       341       363       354       345       445       448       426       337       346       339       367       342       367       355
dram[10]:        399       367       348       344       349       372       439       468       362       358       348       376       348       363       362       345
dram[11]:        385       389       360       360       358       364       413       444       358       355       341       361       366       399       361       344
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=585056 n_act=8813 n_pre=8797 n_ref_event=0 n_req=43416 n_rd=42997 n_rd_L2_A=0 n_write=0 n_wr_bk=1676 bw_util=0.138
n_activity=435652 dram_eff=0.2051
bk0: 2722a 621470i bk1: 2697a 623390i bk2: 2711a 620929i bk3: 2840a 620681i bk4: 2717a 620851i bk5: 2950a 618336i bk6: 2514a 621917i bk7: 2555a 622478i bk8: 2646a 620918i bk9: 2585a 622364i bk10: 2594a 621192i bk11: 2760a 620487i bk12: 2577a 622253i bk13: 2599a 621877i bk14: 2767a 620505i bk15: 2763a 620602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797010
Row_Buffer_Locality_read = 0.799242
Row_Buffer_Locality_write = 0.568019
Bank_Level_Parallism = 1.375089
Bank_Level_Parallism_Col = 1.217805
Bank_Level_Parallism_Ready = 1.040366
write_to_read_ratio_blp_rw_average = 0.043328
GrpLevelPara = 1.197674 

BW Util details:
bwutil = 0.138040 
total_CMD = 647246 
util_bw = 89346 
Wasted_Col = 156124 
Wasted_Row = 90393 
Idle = 311383 

BW Util Bottlenecks: 
RCDc_limit = 120620 
RCDWRc_limit = 1306 
WTRc_limit = 6570 
RTWc_limit = 5118 
CCDLc_limit = 51102 
rwq = 0 
CCDLc_limit_alone = 50437 
WTRc_limit_alone = 6232 
RTWc_limit_alone = 4791 

Commands details: 
total_CMD = 647246 
n_nop = 585056 
Read = 42997 
Write = 0 
L2_Alloc = 0 
L2_WB = 1676 
n_act = 8813 
n_pre = 8797 
n_ref = 0 
n_req = 43416 
total_req = 44673 

Dual Bus Interface Util: 
issued_total_row = 17610 
issued_total_col = 44673 
Row_Bus_Util =  0.027208 
CoL_Bus_Util = 0.069020 
Either_Row_CoL_Bus_Util = 0.096084 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.001495 
queue_avg = 1.149532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.14953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=583315 n_act=9064 n_pre=9048 n_ref_event=0 n_req=44521 n_rd=44064 n_rd_L2_A=0 n_write=0 n_wr_bk=1828 bw_util=0.1418
n_activity=443397 dram_eff=0.207
bk0: 2789a 620956i bk1: 2670a 621912i bk2: 2663a 622248i bk3: 2663a 621837i bk4: 2860a 618472i bk5: 2891a 617965i bk6: 2825a 618712i bk7: 2809a 619690i bk8: 2665a 620502i bk9: 2653a 620209i bk10: 2738a 620856i bk11: 2620a 622124i bk12: 2735a 621431i bk13: 2922a 618875i bk14: 2829a 620407i bk15: 2732a 621176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796411
Row_Buffer_Locality_read = 0.798861
Row_Buffer_Locality_write = 0.560175
Bank_Level_Parallism = 1.386321
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.040154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.141807 
total_CMD = 647246 
util_bw = 91784 
Wasted_Col = 159624 
Wasted_Row = 91799 
Idle = 304039 

BW Util Bottlenecks: 
RCDc_limit = 123695 
RCDWRc_limit = 1454 
WTRc_limit = 7669 
RTWc_limit = 5129 
CCDLc_limit = 52185 
rwq = 0 
CCDLc_limit_alone = 51506 
WTRc_limit_alone = 7309 
RTWc_limit_alone = 4810 

Commands details: 
total_CMD = 647246 
n_nop = 583315 
Read = 44064 
Write = 0 
L2_Alloc = 0 
L2_WB = 1828 
n_act = 9064 
n_pre = 9048 
n_ref = 0 
n_req = 44521 
total_req = 45892 

Dual Bus Interface Util: 
issued_total_row = 18112 
issued_total_col = 45892 
Row_Bus_Util =  0.027983 
CoL_Bus_Util = 0.070903 
Either_Row_CoL_Bus_Util = 0.098774 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.001142 
queue_avg = 1.231045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.23105
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=584357 n_act=8911 n_pre=8895 n_ref_event=0 n_req=43869 n_rd=43437 n_rd_L2_A=0 n_write=0 n_wr_bk=1728 bw_util=0.1396
n_activity=441858 dram_eff=0.2044
bk0: 2836a 620810i bk1: 2774a 620618i bk2: 2882a 619654i bk3: 2629a 622763i bk4: 2639a 620365i bk5: 2654a 621800i bk6: 2756a 620120i bk7: 2570a 621741i bk8: 2807a 618716i bk9: 2542a 622637i bk10: 2670a 621403i bk11: 2579a 622593i bk12: 2772a 620234i bk13: 2808a 619354i bk14: 2733a 621009i bk15: 2786a 621763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796872
Row_Buffer_Locality_read = 0.799365
Row_Buffer_Locality_write = 0.546296
Bank_Level_Parallism = 1.365866
Bank_Level_Parallism_Col = 1.212198
Bank_Level_Parallism_Ready = 1.038325
write_to_read_ratio_blp_rw_average = 0.045114
GrpLevelPara = 1.193983 

BW Util details:
bwutil = 0.139561 
total_CMD = 647246 
util_bw = 90330 
Wasted_Col = 159274 
Wasted_Row = 92214 
Idle = 305428 

BW Util Bottlenecks: 
RCDc_limit = 122208 
RCDWRc_limit = 1425 
WTRc_limit = 6736 
RTWc_limit = 5668 
CCDLc_limit = 52050 
rwq = 0 
CCDLc_limit_alone = 51466 
WTRc_limit_alone = 6385 
RTWc_limit_alone = 5435 

Commands details: 
total_CMD = 647246 
n_nop = 584357 
Read = 43437 
Write = 0 
L2_Alloc = 0 
L2_WB = 1728 
n_act = 8911 
n_pre = 8895 
n_ref = 0 
n_req = 43869 
total_req = 45165 

Dual Bus Interface Util: 
issued_total_row = 17806 
issued_total_col = 45165 
Row_Bus_Util =  0.027510 
CoL_Bus_Util = 0.069780 
Either_Row_CoL_Bus_Util = 0.097164 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.001304 
queue_avg = 1.185630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.18563
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=583734 n_act=8964 n_pre=8948 n_ref_event=0 n_req=44437 n_rd=44022 n_rd_L2_A=0 n_write=0 n_wr_bk=1660 bw_util=0.1412
n_activity=441250 dram_eff=0.2071
bk0: 2643a 623357i bk1: 2719a 622894i bk2: 2746a 621769i bk3: 2759a 621701i bk4: 2775a 620381i bk5: 2732a 620194i bk6: 2835a 619722i bk7: 2630a 621917i bk8: 2850a 617140i bk9: 2708a 619920i bk10: 2690a 620892i bk11: 2731a 621665i bk12: 2931a 618417i bk13: 2834a 620191i bk14: 2760a 621567i bk15: 2679a 622137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798276
Row_Buffer_Locality_read = 0.800418
Row_Buffer_Locality_write = 0.571084
Bank_Level_Parallism = 1.378327
Bank_Level_Parallism_Col = 1.220396
Bank_Level_Parallism_Ready = 1.040653
write_to_read_ratio_blp_rw_average = 0.040958
GrpLevelPara = 1.202273 

BW Util details:
bwutil = 0.141158 
total_CMD = 647246 
util_bw = 91364 
Wasted_Col = 158193 
Wasted_Row = 91069 
Idle = 306620 

BW Util Bottlenecks: 
RCDc_limit = 122866 
RCDWRc_limit = 1248 
WTRc_limit = 6817 
RTWc_limit = 5157 
CCDLc_limit = 51347 
rwq = 0 
CCDLc_limit_alone = 50718 
WTRc_limit_alone = 6474 
RTWc_limit_alone = 4871 

Commands details: 
total_CMD = 647246 
n_nop = 583734 
Read = 44022 
Write = 0 
L2_Alloc = 0 
L2_WB = 1660 
n_act = 8964 
n_pre = 8948 
n_ref = 0 
n_req = 44437 
total_req = 45682 

Dual Bus Interface Util: 
issued_total_row = 17912 
issued_total_col = 45682 
Row_Bus_Util =  0.027674 
CoL_Bus_Util = 0.070579 
Either_Row_CoL_Bus_Util = 0.098127 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.001291 
queue_avg = 1.186396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.1864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=584133 n_act=8999 n_pre=8983 n_ref_event=0 n_req=43999 n_rd=43588 n_rd_L2_A=0 n_write=0 n_wr_bk=1644 bw_util=0.1398
n_activity=442967 dram_eff=0.2042
bk0: 2732a 621018i bk1: 2750a 621269i bk2: 2724a 621676i bk3: 2710a 622153i bk4: 2969a 617404i bk5: 2702a 619986i bk6: 2645a 620491i bk7: 2898a 618642i bk8: 2682a 619664i bk9: 2609a 621390i bk10: 2670a 620794i bk11: 2672a 621813i bk12: 2796a 620811i bk13: 2704a 621399i bk14: 2690a 622757i bk15: 2635a 621728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795473
Row_Buffer_Locality_read = 0.797926
Row_Buffer_Locality_write = 0.535280
Bank_Level_Parallism = 1.378963
Bank_Level_Parallism_Col = 1.219364
Bank_Level_Parallism_Ready = 1.040174
write_to_read_ratio_blp_rw_average = 0.044339
GrpLevelPara = 1.199688 

BW Util details:
bwutil = 0.139768 
total_CMD = 647246 
util_bw = 90464 
Wasted_Col = 158681 
Wasted_Row = 91559 
Idle = 306542 

BW Util Bottlenecks: 
RCDc_limit = 123071 
RCDWRc_limit = 1356 
WTRc_limit = 6093 
RTWc_limit = 5516 
CCDLc_limit = 51636 
rwq = 0 
CCDLc_limit_alone = 50947 
WTRc_limit_alone = 5783 
RTWc_limit_alone = 5137 

Commands details: 
total_CMD = 647246 
n_nop = 584133 
Read = 43588 
Write = 0 
L2_Alloc = 0 
L2_WB = 1644 
n_act = 8999 
n_pre = 8983 
n_ref = 0 
n_req = 43999 
total_req = 45232 

Dual Bus Interface Util: 
issued_total_row = 17982 
issued_total_col = 45232 
Row_Bus_Util =  0.027782 
CoL_Bus_Util = 0.069884 
Either_Row_CoL_Bus_Util = 0.097510 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.001600 
queue_avg = 1.206557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.20656
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=584265 n_act=9001 n_pre=8985 n_ref_event=0 n_req=43779 n_rd=43348 n_rd_L2_A=0 n_write=0 n_wr_bk=1724 bw_util=0.1393
n_activity=439994 dram_eff=0.2049
bk0: 2682a 622164i bk1: 2787a 620279i bk2: 2532a 623851i bk3: 2820a 621091i bk4: 2687a 620398i bk5: 2647a 621809i bk6: 2738a 620221i bk7: 2564a 621338i bk8: 2686a 620067i bk9: 2601a 620864i bk10: 2730a 619745i bk11: 2763a 621772i bk12: 2685a 619438i bk13: 2877a 618648i bk14: 2621a 620897i bk15: 2928a 619582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794422
Row_Buffer_Locality_read = 0.797084
Row_Buffer_Locality_write = 0.526682
Bank_Level_Parallism = 1.384992
Bank_Level_Parallism_Col = 1.226618
Bank_Level_Parallism_Ready = 1.043297
write_to_read_ratio_blp_rw_average = 0.044544
GrpLevelPara = 1.206262 

BW Util details:
bwutil = 0.139273 
total_CMD = 647246 
util_bw = 90144 
Wasted_Col = 157606 
Wasted_Row = 91694 
Idle = 307802 

BW Util Bottlenecks: 
RCDc_limit = 122595 
RCDWRc_limit = 1458 
WTRc_limit = 7129 
RTWc_limit = 5444 
CCDLc_limit = 50932 
rwq = 0 
CCDLc_limit_alone = 50306 
WTRc_limit_alone = 6793 
RTWc_limit_alone = 5154 

Commands details: 
total_CMD = 647246 
n_nop = 584265 
Read = 43348 
Write = 0 
L2_Alloc = 0 
L2_WB = 1724 
n_act = 9001 
n_pre = 8985 
n_ref = 0 
n_req = 43779 
total_req = 45072 

Dual Bus Interface Util: 
issued_total_row = 17986 
issued_total_col = 45072 
Row_Bus_Util =  0.027789 
CoL_Bus_Util = 0.069637 
Either_Row_CoL_Bus_Util = 0.097306 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.001223 
queue_avg = 1.179290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.17929
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=584335 n_act=9008 n_pre=8992 n_ref_event=0 n_req=43820 n_rd=43427 n_rd_L2_A=0 n_write=0 n_wr_bk=1572 bw_util=0.139
n_activity=440185 dram_eff=0.2045
bk0: 2842a 620781i bk1: 2690a 622142i bk2: 2552a 622568i bk3: 2832a 620458i bk4: 2786a 619956i bk5: 2649a 621328i bk6: 2675a 621491i bk7: 2687a 620629i bk8: 2617a 620033i bk9: 2705a 619900i bk10: 2795a 620257i bk11: 2811a 619893i bk12: 2627a 620889i bk13: 2643a 621917i bk14: 2638a 621615i bk15: 2878a 620760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794432
Row_Buffer_Locality_read = 0.796693
Row_Buffer_Locality_write = 0.544529
Bank_Level_Parallism = 1.376375
Bank_Level_Parallism_Col = 1.216554
Bank_Level_Parallism_Ready = 1.040119
write_to_read_ratio_blp_rw_average = 0.039933
GrpLevelPara = 1.198936 

BW Util details:
bwutil = 0.139048 
total_CMD = 647246 
util_bw = 89998 
Wasted_Col = 158620 
Wasted_Row = 91122 
Idle = 307506 

BW Util Bottlenecks: 
RCDc_limit = 123457 
RCDWRc_limit = 1268 
WTRc_limit = 6238 
RTWc_limit = 4789 
CCDLc_limit = 51404 
rwq = 0 
CCDLc_limit_alone = 50844 
WTRc_limit_alone = 5959 
RTWc_limit_alone = 4508 

Commands details: 
total_CMD = 647246 
n_nop = 584335 
Read = 43427 
Write = 0 
L2_Alloc = 0 
L2_WB = 1572 
n_act = 9008 
n_pre = 8992 
n_ref = 0 
n_req = 43820 
total_req = 44999 

Dual Bus Interface Util: 
issued_total_row = 18000 
issued_total_col = 44999 
Row_Bus_Util =  0.027810 
CoL_Bus_Util = 0.069524 
Either_Row_CoL_Bus_Util = 0.097198 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.001399 
queue_avg = 1.172991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.17299
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=583342 n_act=9128 n_pre=9112 n_ref_event=0 n_req=44579 n_rd=44185 n_rd_L2_A=0 n_write=0 n_wr_bk=1576 bw_util=0.1414
n_activity=447017 dram_eff=0.2047
bk0: 2749a 621215i bk1: 2897a 620069i bk2: 2734a 621282i bk3: 2850a 620330i bk4: 2911a 619718i bk5: 2908a 619085i bk6: 2598a 621041i bk7: 2677a 620653i bk8: 2527a 621501i bk9: 2873a 618215i bk10: 2790a 620400i bk11: 2702a 620448i bk12: 2816a 620413i bk13: 2749a 620088i bk14: 2755a 620719i bk15: 2649a 623029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795240
Row_Buffer_Locality_read = 0.797013
Row_Buffer_Locality_write = 0.596447
Bank_Level_Parallism = 1.374710
Bank_Level_Parallism_Col = 1.216631
Bank_Level_Parallism_Ready = 1.038623
write_to_read_ratio_blp_rw_average = 0.038968
GrpLevelPara = 1.198521 

BW Util details:
bwutil = 0.141402 
total_CMD = 647246 
util_bw = 91522 
Wasted_Col = 160976 
Wasted_Row = 92903 
Idle = 301845 

BW Util Bottlenecks: 
RCDc_limit = 125589 
RCDWRc_limit = 1119 
WTRc_limit = 6739 
RTWc_limit = 4791 
CCDLc_limit = 52382 
rwq = 0 
CCDLc_limit_alone = 51738 
WTRc_limit_alone = 6355 
RTWc_limit_alone = 4531 

Commands details: 
total_CMD = 647246 
n_nop = 583342 
Read = 44185 
Write = 0 
L2_Alloc = 0 
L2_WB = 1576 
n_act = 9128 
n_pre = 9112 
n_ref = 0 
n_req = 44579 
total_req = 45761 

Dual Bus Interface Util: 
issued_total_row = 18240 
issued_total_col = 45761 
Row_Bus_Util =  0.028181 
CoL_Bus_Util = 0.070701 
Either_Row_CoL_Bus_Util = 0.098732 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.001518 
queue_avg = 1.190337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.19034
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=584997 n_act=8789 n_pre=8773 n_ref_event=0 n_req=43629 n_rd=43245 n_rd_L2_A=0 n_write=0 n_wr_bk=1536 bw_util=0.1384
n_activity=437035 dram_eff=0.2049
bk0: 2772a 621919i bk1: 2658a 622537i bk2: 2842a 622459i bk3: 2665a 622606i bk4: 2587a 621126i bk5: 2679a 620761i bk6: 2379a 624302i bk7: 2629a 621227i bk8: 2602a 620917i bk9: 2715a 620198i bk10: 2924a 620030i bk11: 2839a 620423i bk12: 2634a 621100i bk13: 2794a 620175i bk14: 2582a 622471i bk15: 2944a 620066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798574
Row_Buffer_Locality_read = 0.800994
Row_Buffer_Locality_write = 0.526042
Bank_Level_Parallism = 1.371568
Bank_Level_Parallism_Col = 1.216605
Bank_Level_Parallism_Ready = 1.039422
write_to_read_ratio_blp_rw_average = 0.041470
GrpLevelPara = 1.197542 

BW Util details:
bwutil = 0.138374 
total_CMD = 647246 
util_bw = 89562 
Wasted_Col = 155895 
Wasted_Row = 90055 
Idle = 311734 

BW Util Bottlenecks: 
RCDc_limit = 120460 
RCDWRc_limit = 1330 
WTRc_limit = 5937 
RTWc_limit = 4939 
CCDLc_limit = 51292 
rwq = 0 
CCDLc_limit_alone = 50749 
WTRc_limit_alone = 5682 
RTWc_limit_alone = 4651 

Commands details: 
total_CMD = 647246 
n_nop = 584997 
Read = 43245 
Write = 0 
L2_Alloc = 0 
L2_WB = 1536 
n_act = 8789 
n_pre = 8773 
n_ref = 0 
n_req = 43629 
total_req = 44781 

Dual Bus Interface Util: 
issued_total_row = 17562 
issued_total_col = 44781 
Row_Bus_Util =  0.027133 
CoL_Bus_Util = 0.069187 
Either_Row_CoL_Bus_Util = 0.096175 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.001510 
queue_avg = 1.180984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.18098
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=583920 n_act=8956 n_pre=8940 n_ref_event=0 n_req=44132 n_rd=43669 n_rd_L2_A=0 n_write=0 n_wr_bk=1852 bw_util=0.1407
n_activity=439135 dram_eff=0.2073
bk0: 2701a 620407i bk1: 2641a 622325i bk2: 2915a 621040i bk3: 2718a 622185i bk4: 2774a 620740i bk5: 2677a 620677i bk6: 2791a 618804i bk7: 2838a 619544i bk8: 2610a 621074i bk9: 2775a 619438i bk10: 2632a 620326i bk11: 2717a 621680i bk12: 2888a 619093i bk13: 2515a 622873i bk14: 2822a 619723i bk15: 2655a 622024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797063
Row_Buffer_Locality_read = 0.799652
Row_Buffer_Locality_write = 0.552916
Bank_Level_Parallism = 1.387136
Bank_Level_Parallism_Col = 1.223577
Bank_Level_Parallism_Ready = 1.040044
write_to_read_ratio_blp_rw_average = 0.046356
GrpLevelPara = 1.203109 

BW Util details:
bwutil = 0.140661 
total_CMD = 647246 
util_bw = 91042 
Wasted_Col = 158383 
Wasted_Row = 90073 
Idle = 307748 

BW Util Bottlenecks: 
RCDc_limit = 122029 
RCDWRc_limit = 1488 
WTRc_limit = 7450 
RTWc_limit = 5607 
CCDLc_limit = 52289 
rwq = 0 
CCDLc_limit_alone = 51533 
WTRc_limit_alone = 7007 
RTWc_limit_alone = 5294 

Commands details: 
total_CMD = 647246 
n_nop = 583920 
Read = 43669 
Write = 0 
L2_Alloc = 0 
L2_WB = 1852 
n_act = 8956 
n_pre = 8940 
n_ref = 0 
n_req = 44132 
total_req = 45521 

Dual Bus Interface Util: 
issued_total_row = 17896 
issued_total_col = 45521 
Row_Bus_Util =  0.027649 
CoL_Bus_Util = 0.070330 
Either_Row_CoL_Bus_Util = 0.097839 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.001437 
queue_avg = 1.193869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.19387
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=582077 n_act=9333 n_pre=9317 n_ref_event=0 n_req=45288 n_rd=44841 n_rd_L2_A=0 n_write=0 n_wr_bk=1788 bw_util=0.1441
n_activity=449199 dram_eff=0.2076
bk0: 2756a 620290i bk1: 2897a 619937i bk2: 2835a 620140i bk3: 2967a 620126i bk4: 2630a 621465i bk5: 2786a 619626i bk6: 2815a 618873i bk7: 2738a 619901i bk8: 2819a 618394i bk9: 2774a 618711i bk10: 2915a 617424i bk11: 2783a 619576i bk12: 2809a 620823i bk13: 2843a 620062i bk14: 2820a 619667i bk15: 2654a 620432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793919
Row_Buffer_Locality_read = 0.796191
Row_Buffer_Locality_write = 0.565996
Bank_Level_Parallism = 1.393776
Bank_Level_Parallism_Col = 1.226067
Bank_Level_Parallism_Ready = 1.039063
write_to_read_ratio_blp_rw_average = 0.044358
GrpLevelPara = 1.204453 

BW Util details:
bwutil = 0.144084 
total_CMD = 647246 
util_bw = 93258 
Wasted_Col = 163387 
Wasted_Row = 93482 
Idle = 297119 

BW Util Bottlenecks: 
RCDc_limit = 127062 
RCDWRc_limit = 1353 
WTRc_limit = 7668 
RTWc_limit = 5526 
CCDLc_limit = 53445 
rwq = 0 
CCDLc_limit_alone = 52658 
WTRc_limit_alone = 7213 
RTWc_limit_alone = 5194 

Commands details: 
total_CMD = 647246 
n_nop = 582077 
Read = 44841 
Write = 0 
L2_Alloc = 0 
L2_WB = 1788 
n_act = 9333 
n_pre = 9317 
n_ref = 0 
n_req = 45288 
total_req = 46629 

Dual Bus Interface Util: 
issued_total_row = 18650 
issued_total_col = 46629 
Row_Bus_Util =  0.028814 
CoL_Bus_Util = 0.072042 
Either_Row_CoL_Bus_Util = 0.100687 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.001688 
queue_avg = 1.244335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.24434
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=647246 n_nop=584694 n_act=8911 n_pre=8895 n_ref_event=0 n_req=43613 n_rd=43211 n_rd_L2_A=0 n_write=0 n_wr_bk=1608 bw_util=0.1385
n_activity=436754 dram_eff=0.2052
bk0: 2739a 621414i bk1: 2782a 620734i bk2: 2828a 620899i bk3: 2510a 623321i bk4: 2727a 619721i bk5: 2782a 620968i bk6: 2629a 621037i bk7: 2600a 622059i bk8: 2689a 620636i bk9: 2660a 621546i bk10: 2559a 621871i bk11: 2733a 621106i bk12: 2694a 620046i bk13: 2674a 620806i bk14: 2946a 619262i bk15: 2659a 622552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795680
Row_Buffer_Locality_read = 0.798338
Row_Buffer_Locality_write = 0.509950
Bank_Level_Parallism = 1.383566
Bank_Level_Parallism_Col = 1.221862
Bank_Level_Parallism_Ready = 1.040843
write_to_read_ratio_blp_rw_average = 0.043230
GrpLevelPara = 1.204486 

BW Util details:
bwutil = 0.138491 
total_CMD = 647246 
util_bw = 89638 
Wasted_Col = 156188 
Wasted_Row = 89791 
Idle = 311629 

BW Util Bottlenecks: 
RCDc_limit = 121444 
RCDWRc_limit = 1399 
WTRc_limit = 6302 
RTWc_limit = 5230 
CCDLc_limit = 50687 
rwq = 0 
CCDLc_limit_alone = 50112 
WTRc_limit_alone = 5975 
RTWc_limit_alone = 4982 

Commands details: 
total_CMD = 647246 
n_nop = 584694 
Read = 43211 
Write = 0 
L2_Alloc = 0 
L2_WB = 1608 
n_act = 8911 
n_pre = 8895 
n_ref = 0 
n_req = 43613 
total_req = 44819 

Dual Bus Interface Util: 
issued_total_row = 17806 
issued_total_col = 44819 
Row_Bus_Util =  0.027510 
CoL_Bus_Util = 0.069246 
Either_Row_CoL_Bus_Util = 0.096643 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.001167 
queue_avg = 1.177452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.17745

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29828, Miss = 22671, Miss_rate = 0.760, Pending_hits = 4708, Reservation_fails = 0
L2_cache_bank[1]: Access = 30171, Miss = 22943, Miss_rate = 0.760, Pending_hits = 4781, Reservation_fails = 0
L2_cache_bank[2]: Access = 30915, Miss = 23538, Miss_rate = 0.761, Pending_hits = 4895, Reservation_fails = 0
L2_cache_bank[3]: Access = 30794, Miss = 23344, Miss_rate = 0.758, Pending_hits = 4812, Reservation_fails = 0
L2_cache_bank[4]: Access = 30338, Miss = 23104, Miss_rate = 0.762, Pending_hits = 4817, Reservation_fails = 0
L2_cache_bank[5]: Access = 30220, Miss = 22966, Miss_rate = 0.760, Pending_hits = 4764, Reservation_fails = 0
L2_cache_bank[6]: Access = 30699, Miss = 23267, Miss_rate = 0.758, Pending_hits = 4835, Reservation_fails = 0
L2_cache_bank[7]: Access = 30794, Miss = 23420, Miss_rate = 0.761, Pending_hits = 4929, Reservation_fails = 0
L2_cache_bank[8]: Access = 30878, Miss = 23415, Miss_rate = 0.758, Pending_hits = 4931, Reservation_fails = 0
L2_cache_bank[9]: Access = 29986, Miss = 22722, Miss_rate = 0.758, Pending_hits = 4808, Reservation_fails = 0
L2_cache_bank[10]: Access = 48637, Miss = 22816, Miss_rate = 0.469, Pending_hits = 4799, Reservation_fails = 0
L2_cache_bank[11]: Access = 30479, Miss = 23267, Miss_rate = 0.763, Pending_hits = 4804, Reservation_fails = 0
L2_cache_bank[12]: Access = 30792, Miss = 23216, Miss_rate = 0.754, Pending_hits = 4901, Reservation_fails = 0
L2_cache_bank[13]: Access = 29810, Miss = 22703, Miss_rate = 0.762, Pending_hits = 4673, Reservation_fails = 0
L2_cache_bank[14]: Access = 31415, Miss = 23739, Miss_rate = 0.756, Pending_hits = 5021, Reservation_fails = 0
L2_cache_bank[15]: Access = 30206, Miss = 22936, Miss_rate = 0.759, Pending_hits = 4808, Reservation_fails = 0
L2_cache_bank[16]: Access = 30121, Miss = 22929, Miss_rate = 0.761, Pending_hits = 4823, Reservation_fails = 0
L2_cache_bank[17]: Access = 29965, Miss = 22744, Miss_rate = 0.759, Pending_hits = 4730, Reservation_fails = 0
L2_cache_bank[18]: Access = 30659, Miss = 23315, Miss_rate = 0.760, Pending_hits = 4796, Reservation_fails = 0
L2_cache_bank[19]: Access = 30483, Miss = 23206, Miss_rate = 0.761, Pending_hits = 4895, Reservation_fails = 0
L2_cache_bank[20]: Access = 31048, Miss = 23627, Miss_rate = 0.761, Pending_hits = 4848, Reservation_fails = 0
L2_cache_bank[21]: Access = 31484, Miss = 23895, Miss_rate = 0.759, Pending_hits = 4916, Reservation_fails = 0
L2_cache_bank[22]: Access = 30478, Miss = 23127, Miss_rate = 0.759, Pending_hits = 4793, Reservation_fails = 0
L2_cache_bank[23]: Access = 29651, Miss = 22606, Miss_rate = 0.762, Pending_hits = 4704, Reservation_fails = 0
L2_total_cache_accesses = 749851
L2_total_cache_misses = 555516
L2_total_cache_miss_rate = 0.7408
L2_total_cache_pending_hits = 115791
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 115791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 392783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 115791
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 834160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 31482
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=749851
icnt_total_pkts_simt_to_mem=749851
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.51508
	minimum = 5
	maximum = 97
Network latency average = 6.51472
	minimum = 5
	maximum = 97
Slowest packet = 3088
Flit latency average = 6.51472
	minimum = 5
	maximum = 97
Slowest flit = 3088
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0786142
	minimum = 0 (at node 30)
	maximum = 0.342071 (at node 2)
Accepted packet rate average = 0.0786142
	minimum = 0 (at node 30)
	maximum = 0.342071 (at node 2)
Injected flit rate average = 0.0786142
	minimum = 0 (at node 30)
	maximum = 0.342071 (at node 2)
Accepted flit rate average= 0.0786142
	minimum = 0 (at node 30)
	maximum = 0.342071 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.50806 (2 samples)
	minimum = 5 (2 samples)
	maximum = 97 (2 samples)
Network latency average = 6.50788 (2 samples)
	minimum = 5 (2 samples)
	maximum = 97 (2 samples)
Flit latency average = 6.50788 (2 samples)
	minimum = 5 (2 samples)
	maximum = 97 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0785879 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.34298 (2 samples)
Accepted packet rate average = 0.0785879 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.34298 (2 samples)
Injected flit rate average = 0.0785879 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.34298 (2 samples)
Accepted flit rate average = 0.0785879 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.34298 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 54 sec (114 sec)
gpgpu_simulation_rate = 1653065 (inst/sec)
gpgpu_simulation_rate = 3218 (cycle/sec)
gpgpu_silicon_slowdown = 440335x
Processing kernel ./traces/kernel-3.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (463,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 60
-cuda stream id = 0
-shmem base_addr = 0x00007f0cd5000000
-local mem base_addr = 0x00007f0cd3000000
-nvbit version = 1.5
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 183915
gpu_sim_insn = 94224728
gpu_ipc =     512.3276
gpu_tot_sim_cycle = 550775
gpu_tot_sim_insn = 282674184
gpu_tot_ipc =     513.2299
gpu_tot_issued_cta = 1389
gpu_occupancy = 96.4110% 
gpu_tot_occupancy = 96.4103% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0386
partiton_level_parallism_total  =       2.0422
partiton_level_parallism_util =       2.2796
partiton_level_parallism_util_total  =       2.2824
L2_BW  =      92.4375 GB/Sec
L2_BW_total  =      92.6002 GB/Sec
gpu_total_sim_rate=1643454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 1389, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
28858, 28908, 28899, 28895, 29043, 29045, 29055, 29031, 28863, 28867, 28864, 28852, 29036, 29004, 29025, 28995, 28861, 28899, 28915, 28872, 28981, 28966, 29012, 29017, 28871, 28841, 28843, 28886, 29023, 29015, 28982, 28982, 28846, 28856, 28832, 28851, 29000, 29028, 28980, 29016, 25959, 25985, 25968, 25966, 26075, 26069, 26104, 26093, 25949, 25974, 25967, 25978, 26077, 26088, 26105, 26066, 25928, 25962, 25988, 25963, 26080, 26142, 26110, 26132, 
gpgpu_n_tot_thrd_icount = 282674184
gpgpu_n_tot_w_icount = 9422976
gpgpu_n_stall_shd_mem = 959625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1077554
gpgpu_n_mem_write_global = 47223
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6882120
gpgpu_n_store_insn = 300000
gpgpu_n_shmem_insn = 39215520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 880313
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4496725	W0_Idle:13570	W0_Scoreboard:337198	W1:0	W2:0	W3:0	W4:1176	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:70476	W13:52668	W14:52668	W15:52668	W16:52668	W17:52668	W18:52668	W19:52668	W20:55443	W21:52668	W22:52668	W23:52668	W24:52668	W25:52668	W26:52668	W27:52668	W28:52671	W29:52668	W30:52668	W31:52668	W32:8117280
single_issue_nums: WS0:1709332	WS1:1708194	WS2:1708546	WS3:1707946	
dual_issue_nums: WS0:323206	WS1:323775	WS2:323599	WS3:323899	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8620432 {8:1077554,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1888920 {40:47223,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43102160 {40:1077554,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 377784 {8:47223,}
maxmflatency = 501 
max_icnt2mem_latency = 83 
maxmrqlatency = 144 
max_icnt2sh_latency = 197 
averagemflatency = 248 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 13 
mrq_lat_table:366328 	28445 	30160 	69885 	251870 	43907 	3479 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	415934 	708843 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	856452 	262061 	2776 	3113 	375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	379422 	420534 	249886 	71580 	3149 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	978 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        76        80        76        66        55        82        84        68        88        56        96        52        69        83        83        77 
dram[1]:       108        76        73        76        80        96        76        68        68        88        64        72        72        71        60        73 
dram[2]:        67        58        69       114        69        68        84        80        68        63        84        88        91        72        96        67 
dram[3]:        80        60        62        85        71        72        64        64        56        72        84        52        72        72        76       138 
dram[4]:        92        76        98        84        56        49        68        92        56        68        52        48        52        76        88        60 
dram[5]:        78        60       103       112        64        61        56        85        68        84        60        76        76        84        74       107 
dram[6]:        59       102        84        58        92        48        56        88        68        52        60        76        68        56        68        55 
dram[7]:        70        95        77        64        88        60        60        52        64        76        60        68        52        68        78        76 
dram[8]:        74        56        76        80        61        76        44        74        52        68        92        80        67        76        89        56 
dram[9]:        64        84        97       115        80        49        79        64       108        76        77        76        88        72        71        86 
dram[10]:        64        68        56        71        65        64        92        76        88        52        76        60        87        80       106        50 
dram[11]:        76        67        75        71        74        88        56        72        56        68        59        80        60        71        60       100 
maximum service time to same row:
dram[0]:     97101    103228    107180    101530     95873     87938     64706     63621     83899     82690     87833     63379     55456     72939     97166     97035 
dram[1]:    100762    100336    100610     99882     83516     78308     72213     64204     83314     84334     66045     69644     61167     81718     97066     97751 
dram[2]:     95299     95454     98225    110124     72281     82788     64956     74387     90356     85489     76013     65441     71311     67755     97015     96893 
dram[3]:     96742     93341    100955    105754     76917     79401     64590     69104     83164     86331     65599     71764     70711     54176     96900     99082 
dram[4]:    100693     96895    101690     97685     86598     89307     64836     65764     85092     72998     77528     73436     61080     57012    100803     97123 
dram[5]:     99428     98046    100670    105017     73300     82614     68180     71926     82885     82789     67919     77596     57109     65821     97011    100353 
dram[6]:    107092    103942    101326     98786     79898     80823     70734     70752     61508     81585     68029     64695     52370     63695     98566     96826 
dram[7]:     98038     96232    106819    106216     79250     84745     67811     64599     83220     88103     64736     63535     44811     80937     96709     98466 
dram[8]:     95809     63093    100117    106116     84033     98565     71890     61526     72548     65508     65915     76364     76425     76457     99999     97088 
dram[9]:    105852    102911    104280    105910     96751     86457     62301     61368     87842     81354     67409     66798     71993     56537     98182     99139 
dram[10]:     80854     95637     93855    104617     93777     82854     70268     61885     83259     75097     74120     65598     54144     74991     98961     97072 
dram[11]:     90738    100798    107250    108558     96065     86184     71289     72585     86734     76967     68708     69688     64564     63553     96034     97052 
average row accesses per activate:
dram[0]:  4.831541  5.112048  4.767878  4.767837  4.730682  4.743421  4.928571  4.958587  4.792148  4.889441  4.640230  4.801535  4.830918  4.739078  4.862950  4.812080 
dram[1]:  4.944445  4.911188  4.655329  4.760684  4.672826  4.600642  4.859629  5.071770  4.724654  4.664792  4.972488  4.851765  4.977218  4.741489  4.720721  4.775533 
dram[2]:  4.770715  4.800000  4.716630  4.805024  4.543113  4.763593  4.940435  4.919799  4.596548  4.821340  4.803877  5.001232  4.840698  4.732164  4.880896  4.955314 
dram[3]:  5.056790  4.840728  4.901113  4.773348  4.787428  4.744584  5.062271  4.998782  4.504663  4.686956  4.773714  5.020581  4.822024  4.827907  4.860438  4.815821 
dram[4]:  4.855173  4.866189  4.866588  4.846154  4.570526  4.648492  4.819124  4.955932  4.675459  4.736961  4.848010  4.869033  4.923636  4.768083  5.096178  4.836735 
dram[5]:  4.911408  4.627364  4.868256  4.875146  4.636986  4.746835  4.951249  4.845509  4.678281  4.686705  4.748524  5.074645  4.593036  4.685745  4.724221  4.859251 
dram[6]:  4.829493  4.854878  4.700000  4.761850  4.760139  4.677237  5.020962  4.839953  4.513936  4.759259  4.953181  4.794489  4.789474  4.828432  4.790725  4.696667 
dram[7]:  4.792740  4.937805  4.720639  4.757642  4.924107  4.809248  4.931361  4.840000  4.665891  4.635965  4.893303  4.746511  5.014670  4.687285  4.848769  4.829964 
dram[8]:  5.096416  4.826297  5.045721  4.740440  4.501722  4.683066  4.876141  4.944582  4.514317  4.625138  5.250599  4.923253  4.766467  4.975197  4.840741  4.946682 
dram[9]:  4.624419  4.883693  5.129870  4.974638  4.731073  4.603583  4.793919  4.892272  4.831615  4.790194  4.668973  5.048267  4.795017  4.852174  4.775320  4.741822 
dram[10]:  4.753792  4.828505  4.676372  4.871882  4.786304  4.600430  4.986238  4.944180  4.643326  4.573304  4.755651  4.881516  5.114182  4.939858  4.841743  4.508140 
dram[11]:  4.706992  4.723898  4.793427  4.659446  4.638857  4.888494  4.997537  4.943713  4.741822  4.726151  4.821298  4.903686  4.750000  4.710280  4.792179  4.916262 
average row locality = 794082/165136 = 4.808655
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4008      4200      4036      4184      4139      4277      3951      4026      4088      3894      3975      4346      3948      3856      4142      4267 
dram[1]:      4132      4217      4076      3868      4254      4249      4134      4195      4051      4081      4110      4082      4099      4405      4161      4220 
dram[2]:      4175      4124      4281      3985      4022      3998      4258      3886      4209      3839      4164      3999      4101      4002      4095      4069 
dram[3]:      4058      4223      3937      4159      4148      4119      4102      4062      4305      4258      4118      4110      4284      4105      4171      4022 
dram[4]:      4179      4040      4092      4061      4303      3971      4132      4333      4033      4126      3984      3946      4024      4109      4093      3998 
dram[5]:      4011      4133      3838      4139      4025      4087      4116      3993      3980      4003      3981      4227      4185      4290      3903      4240 
dram[6]:      4160      3934      3914      4092      4059      4098      4026      4093      3998      4077      4081      4123      3965      3901      3993      4197 
dram[7]:      4054      4006      4111      4326      4366      4126      4128      4195      3968      4173      4276      4034      4069      4050      4103      4026 
dram[8]:      4093      3975      4273      4060      3885      4048      3713      3963      4070      4162      4320      4245      3934      4363      3887      4148 
dram[9]:      3949      4035      4302      4076      4144      4080      4201      4132      4165      4146      3994      4022      4186      3857      4077      4014 
dram[10]:      4043      4132      4150      4269      4014      4244      4285      4107      4182      4139      4375      4077      4189      4137      4176      3852 
dram[11]:      4201      4042      4054      3843      4020      4075      4018      4074      4016      4166      3894      4066      4080      3986      4261      4009 
total dram reads = 786051
bank skew: 4405/3713 = 1.19
chip skew: 66371/64711 = 1.03
number of total write accesses:
dram[0]:       144       172       124       104        96       196       204       180       248       168       248       132       208       196       180       140 
dram[1]:       204       164       120       124       180       192       220       180       200       264       188       168       208       208       124       140 
dram[2]:       112       112       120       128       140       128       220       160       208       188       196       248       248       176       176       136 
dram[3]:       152       128       112       128       164       168       176       168       168       216       236       148       204       188       172       228 
dram[4]:       180       132       120       136       156       144       204       212       176       208       140       128       152       176       160       124 
dram[5]:       144       108       168       156       148       152       192       212       192       204       164       224       144       196       148       164 
dram[6]:       128       188       136       108       196       128       184       200       204       140       180       212       156       156       144       120 
dram[7]:       156       172       116       128       184       136       156       160       160       220       140       192       132       168       132       144 
dram[8]:       120       104       124       124       144       180       108       208       116       132       236       212       184       200       136       108 
dram[9]:       112       152       172       172       172       124       224       184       212       220       216       228       192       196       100       180 
dram[10]:       124       140       104       112       160       156       252       224       248       164       172       172       264       208       184       100 
dram[11]:       160       120       120       116       156       184       160       216       172       180       180       232       172       184       112       168 
total dram writes = 32124
bank skew: 264/96 = 2.75
chip skew: 2884/2436 = 1.18
average mf latency per bank:
dram[0]:        339       337       340       340       339       339       338       338       331       334       333       336       333       332       337       337
dram[1]:        339       338       339       340       338       339       342       343       334       332       336       334       336       335       335       336
dram[2]:        338       341       339       340       340       338       338       340       334       331       333       334       334       336       334       336
dram[3]:        335       340       339       339       337       337       338       337       337       334       332       339       334       336       337       337
dram[4]:        340       339       339       341       339       340       343       337       337       338       334       334       335       336       338       336
dram[5]:       1278       342       339       336       337       338       335       340       334       335       338       334       337       336       338       338
dram[6]:        338       339       341       339       337       339       337       337       332       336       334       334       334       338       338       339
dram[7]:        337       339       341       342       339       337       337       342       333       335       334       333       336       340       335       335
dram[8]:        339       339       336       339       340       336       335       339       337       337       334       335       337       337       338       337
dram[9]:        340       338       340       340       338       340       340       337       334       333       337       331       334       334       339       337
dram[10]:        341       336       340       340       338       339       337       335       332       336       334       336       332       334       336       339
dram[11]:        340       340       340       338       339       337       339       339       336       332       334       331       336       333       338       335
maximum mf latency per bank:
dram[0]:        384       388       364       376       395       356       446       415       354       377       357       365       381       351       364       338
dram[1]:        401       346       384       369       365       392       476       409       359       358       361       348       360       386       350       384
dram[2]:        376       398       346       372       359       349       476       501       339       375       343       370       389       361       340       381
dram[3]:        353       361       345       344       374       350       411       440       361       356       346       388       367       362       370       361
dram[4]:        394       368       367       361       369       362       436       426       360       386       358       375       355       360       358       342
dram[5]:        391       364       350       358       371       381       457       475       375       366       346       354       365       372       346       394
dram[6]:        419       380       368       382       357       367       439       417       365       350       357       346       354       365       359       348
dram[7]:        384       424       346       353       371       362       432       422       346       360       354       359       356       375       339       346
dram[8]:        357       405       347       346       362       347       391       422       363       375       365       358       358       390       368       345
dram[9]:        385       367       359       363       354       345       445       448       426       344       346       343       387       342       367       355
dram[10]:        399       367       385       344       349       372       439       468       362       358       348       376       348       363       362       345
dram[11]:        385       389       360       360       358       364       413       444       358       355       370       361       366       399       368       344
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=876436 n_act=13688 n_pre=13672 n_ref_event=0 n_req=66022 n_rd=65337 n_rd_L2_A=0 n_write=0 n_wr_bk=2740 bw_util=0.1401
n_activity=664940 dram_eff=0.2048
bk0: 4008a 932562i bk1: 4200a 932618i bk2: 4036a 931760i bk3: 4184a 931108i bk4: 4139a 930423i bk5: 4277a 928638i bk6: 3951a 932631i bk7: 4026a 932594i bk8: 4088a 930338i bk9: 3894a 933954i bk10: 3975a 930932i bk11: 4346a 929061i bk12: 3948a 932521i bk13: 3856a 933372i bk14: 4142a 930995i bk15: 4267a 929826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792675
Row_Buffer_Locality_read = 0.793593
Row_Buffer_Locality_write = 0.705109
Bank_Level_Parallism = 1.384017
Bank_Level_Parallism_Col = 1.222579
Bank_Level_Parallism_Ready = 1.040242
write_to_read_ratio_blp_rw_average = 0.042206
GrpLevelPara = 1.201092 

BW Util details:
bwutil = 0.140116 
total_CMD = 971726 
util_bw = 136154 
Wasted_Col = 240921 
Wasted_Row = 138631 
Idle = 456020 

BW Util Bottlenecks: 
RCDc_limit = 188305 
RCDWRc_limit = 1435 
WTRc_limit = 12019 
RTWc_limit = 7468 
CCDLc_limit = 78305 
rwq = 0 
CCDLc_limit_alone = 76876 
WTRc_limit_alone = 11193 
RTWc_limit_alone = 6865 

Commands details: 
total_CMD = 971726 
n_nop = 876436 
Read = 65337 
Write = 0 
L2_Alloc = 0 
L2_WB = 2740 
n_act = 13688 
n_pre = 13672 
n_ref = 0 
n_req = 66022 
total_req = 68077 

Dual Bus Interface Util: 
issued_total_row = 27360 
issued_total_col = 68077 
Row_Bus_Util =  0.028156 
CoL_Bus_Util = 0.070058 
Either_Row_CoL_Bus_Util = 0.098063 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.001543 
queue_avg = 1.205162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=1.20516
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=874727 n_act=13962 n_pre=13946 n_ref_event=0 n_req=67055 n_rd=66334 n_rd_L2_A=0 n_write=0 n_wr_bk=2884 bw_util=0.1425
n_activity=671556 dram_eff=0.2061
bk0: 4132a 931330i bk1: 4217a 930530i bk2: 4076a 930527i bk3: 3868a 933388i bk4: 4254a 928235i bk5: 4249a 928002i bk6: 4134a 930293i bk7: 4195a 931604i bk8: 4051a 930746i bk9: 4081a 929292i bk10: 4110a 931565i bk11: 4082a 932018i bk12: 4099a 931920i bk13: 4405a 927415i bk14: 4161a 930319i bk15: 4220a 929986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791783
Row_Buffer_Locality_read = 0.792881
Row_Buffer_Locality_write = 0.690707
Bank_Level_Parallism = 1.397845
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.042661
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142464 
total_CMD = 971726 
util_bw = 138436 
Wasted_Col = 243929 
Wasted_Row = 140463 
Idle = 448898 

BW Util Bottlenecks: 
RCDc_limit = 191171 
RCDWRc_limit = 1603 
WTRc_limit = 13286 
RTWc_limit = 7782 
CCDLc_limit = 79397 
rwq = 0 
CCDLc_limit_alone = 77915 
WTRc_limit_alone = 12435 
RTWc_limit_alone = 7151 

Commands details: 
total_CMD = 971726 
n_nop = 874727 
Read = 66334 
Write = 0 
L2_Alloc = 0 
L2_WB = 2884 
n_act = 13962 
n_pre = 13946 
n_ref = 0 
n_req = 67055 
total_req = 69218 

Dual Bus Interface Util: 
issued_total_row = 27908 
issued_total_col = 69218 
Row_Bus_Util =  0.028720 
CoL_Bus_Util = 0.071232 
Either_Row_CoL_Bus_Util = 0.099821 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.001309 
queue_avg = 1.270741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.27074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=876535 n_act=13719 n_pre=13703 n_ref_event=0 n_req=65881 n_rd=65207 n_rd_L2_A=0 n_write=0 n_wr_bk=2696 bw_util=0.1398
n_activity=669182 dram_eff=0.2029
bk0: 4175a 930796i bk1: 4124a 931372i bk2: 4281a 928779i bk3: 3985a 933010i bk4: 4022a 930199i bk5: 3998a 932331i bk6: 4258a 929651i bk7: 3886a 934006i bk8: 4209a 927798i bk9: 3839a 933780i bk10: 4164a 930247i bk11: 3999a 933026i bk12: 4101a 930753i bk13: 4002a 931661i bk14: 4095a 931432i bk15: 4069a 932791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791761
Row_Buffer_Locality_read = 0.792921
Row_Buffer_Locality_write = 0.679525
Bank_Level_Parallism = 1.374547
Bank_Level_Parallism_Col = 1.218352
Bank_Level_Parallism_Ready = 1.038801
write_to_read_ratio_blp_rw_average = 0.043869
GrpLevelPara = 1.197718 

BW Util details:
bwutil = 0.139757 
total_CMD = 971726 
util_bw = 135806 
Wasted_Col = 243355 
Wasted_Row = 141058 
Idle = 451507 

BW Util Bottlenecks: 
RCDc_limit = 189244 
RCDWRc_limit = 1561 
WTRc_limit = 11695 
RTWc_limit = 8270 
CCDLc_limit = 78656 
rwq = 0 
CCDLc_limit_alone = 77346 
WTRc_limit_alone = 10929 
RTWc_limit_alone = 7726 

Commands details: 
total_CMD = 971726 
n_nop = 876535 
Read = 65207 
Write = 0 
L2_Alloc = 0 
L2_WB = 2696 
n_act = 13719 
n_pre = 13703 
n_ref = 0 
n_req = 65881 
total_req = 67903 

Dual Bus Interface Util: 
issued_total_row = 27422 
issued_total_col = 67903 
Row_Bus_Util =  0.028220 
CoL_Bus_Util = 0.069879 
Either_Row_CoL_Bus_Util = 0.097961 
Issued_on_Two_Bus_Simul_Util = 0.000138 
issued_two_Eff = 0.001408 
queue_avg = 1.222987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.22299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=875279 n_act=13827 n_pre=13811 n_ref_event=0 n_req=66870 n_rd=66181 n_rd_L2_A=0 n_write=0 n_wr_bk=2756 bw_util=0.1419
n_activity=670133 dram_eff=0.2057
bk0: 4058a 933331i bk1: 4223a 930865i bk2: 3937a 933830i bk3: 4159a 931326i bk4: 4148a 930554i bk5: 4119a 930759i bk6: 4102a 932444i bk7: 4062a 932846i bk8: 4305a 926527i bk9: 4258a 928548i bk10: 4118a 929902i bk11: 4110a 932327i bk12: 4284a 928736i bk13: 4105a 931148i bk14: 4171a 930864i bk15: 4022a 932062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793226
Row_Buffer_Locality_read = 0.794125
Row_Buffer_Locality_write = 0.706822
Bank_Level_Parallism = 1.388415
Bank_Level_Parallism_Col = 1.226191
Bank_Level_Parallism_Ready = 1.041438
write_to_read_ratio_blp_rw_average = 0.041813
GrpLevelPara = 1.205302 

BW Util details:
bwutil = 0.141886 
total_CMD = 971726 
util_bw = 137874 
Wasted_Col = 243018 
Wasted_Row = 139239 
Idle = 451595 

BW Util Bottlenecks: 
RCDc_limit = 190288 
RCDWRc_limit = 1411 
WTRc_limit = 12375 
RTWc_limit = 7986 
CCDLc_limit = 78630 
rwq = 0 
CCDLc_limit_alone = 77304 
WTRc_limit_alone = 11643 
RTWc_limit_alone = 7392 

Commands details: 
total_CMD = 971726 
n_nop = 875279 
Read = 66181 
Write = 0 
L2_Alloc = 0 
L2_WB = 2756 
n_act = 13827 
n_pre = 13811 
n_ref = 0 
n_req = 66870 
total_req = 68937 

Dual Bus Interface Util: 
issued_total_row = 27638 
issued_total_col = 68937 
Row_Bus_Util =  0.028442 
CoL_Bus_Util = 0.070943 
Either_Row_CoL_Bus_Util = 0.099253 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.001327 
queue_avg = 1.232774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.23277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=876515 n_act=13704 n_pre=13688 n_ref_event=0 n_req=66061 n_rd=65424 n_rd_L2_A=0 n_write=0 n_wr_bk=2548 bw_util=0.1399
n_activity=667935 dram_eff=0.2035
bk0: 4179a 930367i bk1: 4040a 932814i bk2: 4092a 932221i bk3: 4061a 932478i bk4: 4303a 927499i bk5: 3971a 931955i bk6: 4132a 930338i bk7: 4333a 929412i bk8: 4033a 930019i bk9: 4126a 930225i bk10: 3984a 932585i bk11: 3946a 933880i bk12: 4024a 932874i bk13: 4109a 931266i bk14: 4093a 933186i bk15: 3998a 933446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792555
Row_Buffer_Locality_read = 0.793730
Row_Buffer_Locality_write = 0.671900
Bank_Level_Parallism = 1.381758
Bank_Level_Parallism_Col = 1.220955
Bank_Level_Parallism_Ready = 1.038972
write_to_read_ratio_blp_rw_average = 0.041854
GrpLevelPara = 1.200794 

BW Util details:
bwutil = 0.139900 
total_CMD = 971726 
util_bw = 135944 
Wasted_Col = 240590 
Wasted_Row = 139429 
Idle = 455763 

BW Util Bottlenecks: 
RCDc_limit = 188327 
RCDWRc_limit = 1482 
WTRc_limit = 10660 
RTWc_limit = 7636 
CCDLc_limit = 77882 
rwq = 0 
CCDLc_limit_alone = 76604 
WTRc_limit_alone = 9987 
RTWc_limit_alone = 7031 

Commands details: 
total_CMD = 971726 
n_nop = 876515 
Read = 65424 
Write = 0 
L2_Alloc = 0 
L2_WB = 2548 
n_act = 13704 
n_pre = 13688 
n_ref = 0 
n_req = 66061 
total_req = 67972 

Dual Bus Interface Util: 
issued_total_row = 27392 
issued_total_col = 67972 
Row_Bus_Util =  0.028189 
CoL_Bus_Util = 0.069950 
Either_Row_CoL_Bus_Util = 0.097981 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.001607 
queue_avg = 1.221067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.22107
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=876455 n_act=13776 n_pre=13760 n_ref_event=0 n_req=65830 n_rd=65151 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.1397
n_activity=665851 dram_eff=0.2039
bk0: 4011a 932905i bk1: 4133a 930026i bk2: 3838a 934304i bk3: 4139a 931665i bk4: 4025a 930858i bk5: 4087a 931798i bk6: 4116a 931402i bk7: 3993a 932195i bk8: 3980a 931232i bk9: 4003a 931305i bk10: 3981a 931761i bk11: 4227a 931878i bk12: 4185a 928748i bk13: 4290a 927875i bk14: 3903a 932443i bk15: 4240a 930352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790749
Row_Buffer_Locality_read = 0.791960
Row_Buffer_Locality_write = 0.674521
Bank_Level_Parallism = 1.388865
Bank_Level_Parallism_Col = 1.228186
Bank_Level_Parallism_Ready = 1.042533
write_to_read_ratio_blp_rw_average = 0.042995
GrpLevelPara = 1.206624 

BW Util details:
bwutil = 0.139683 
total_CMD = 971726 
util_bw = 135734 
Wasted_Col = 240575 
Wasted_Row = 139241 
Idle = 456176 

BW Util Bottlenecks: 
RCDc_limit = 188997 
RCDWRc_limit = 1572 
WTRc_limit = 12246 
RTWc_limit = 7790 
CCDLc_limit = 77199 
rwq = 0 
CCDLc_limit_alone = 75881 
WTRc_limit_alone = 11534 
RTWc_limit_alone = 7184 

Commands details: 
total_CMD = 971726 
n_nop = 876455 
Read = 65151 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 13776 
n_pre = 13760 
n_ref = 0 
n_req = 65830 
total_req = 67867 

Dual Bus Interface Util: 
issued_total_row = 27536 
issued_total_col = 67867 
Row_Bus_Util =  0.028337 
CoL_Bus_Util = 0.069842 
Either_Row_CoL_Bus_Util = 0.098043 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.001386 
queue_avg = 1.201356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.20136
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=877271 n_act=13664 n_pre=13648 n_ref_event=0 n_req=65356 n_rd=64711 n_rd_L2_A=0 n_write=0 n_wr_bk=2580 bw_util=0.1385
n_activity=660660 dram_eff=0.2037
bk0: 4160a 930882i bk1: 3934a 932928i bk2: 3914a 932584i bk3: 4092a 931809i bk4: 4059a 931041i bk5: 4098a 931320i bk6: 4026a 933360i bk7: 4093a 931711i bk8: 3998a 929832i bk9: 4077a 931318i bk10: 4081a 932284i bk11: 4123a 931005i bk12: 3965a 931900i bk13: 3901a 933286i bk14: 3993a 932435i bk15: 4197a 930684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790930
Row_Buffer_Locality_read = 0.791952
Row_Buffer_Locality_write = 0.688372
Bank_Level_Parallism = 1.387327
Bank_Level_Parallism_Col = 1.222852
Bank_Level_Parallism_Ready = 1.039954
write_to_read_ratio_blp_rw_average = 0.040248
GrpLevelPara = 1.202693 

BW Util details:
bwutil = 0.138498 
total_CMD = 971726 
util_bw = 134582 
Wasted_Col = 238836 
Wasted_Row = 136914 
Idle = 461394 

BW Util Bottlenecks: 
RCDc_limit = 187978 
RCDWRc_limit = 1421 
WTRc_limit = 11269 
RTWc_limit = 7087 
CCDLc_limit = 77051 
rwq = 0 
CCDLc_limit_alone = 75775 
WTRc_limit_alone = 10532 
RTWc_limit_alone = 6548 

Commands details: 
total_CMD = 971726 
n_nop = 877271 
Read = 64711 
Write = 0 
L2_Alloc = 0 
L2_WB = 2580 
n_act = 13664 
n_pre = 13648 
n_ref = 0 
n_req = 65356 
total_req = 67291 

Dual Bus Interface Util: 
issued_total_row = 27312 
issued_total_col = 67291 
Row_Bus_Util =  0.028107 
CoL_Bus_Util = 0.069249 
Either_Row_CoL_Bus_Util = 0.097203 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.001567 
queue_avg = 1.185385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.18538
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=875703 n_act=13845 n_pre=13829 n_ref_event=0 n_req=66635 n_rd=66011 n_rd_L2_A=0 n_write=0 n_wr_bk=2496 bw_util=0.141
n_activity=672256 dram_eff=0.2038
bk0: 4054a 931830i bk1: 4006a 933363i bk2: 4111a 931108i bk3: 4326a 929335i bk4: 4366a 929527i bk5: 4126a 931254i bk6: 4128a 931335i bk7: 4195a 930412i bk8: 3968a 931614i bk9: 4173a 928745i bk10: 4276a 929908i bk11: 4034a 931263i bk12: 4069a 933135i bk13: 4050a 931125i bk14: 4103a 931796i bk15: 4026a 933063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792226
Row_Buffer_Locality_read = 0.792989
Row_Buffer_Locality_write = 0.711538
Bank_Level_Parallism = 1.379815
Bank_Level_Parallism_Col = 1.219691
Bank_Level_Parallism_Ready = 1.038913
write_to_read_ratio_blp_rw_average = 0.038769
GrpLevelPara = 1.199080 

BW Util details:
bwutil = 0.141001 
total_CMD = 971726 
util_bw = 137014 
Wasted_Col = 243757 
Wasted_Row = 140218 
Idle = 450737 

BW Util Bottlenecks: 
RCDc_limit = 191269 
RCDWRc_limit = 1270 
WTRc_limit = 11357 
RTWc_limit = 7160 
CCDLc_limit = 79283 
rwq = 0 
CCDLc_limit_alone = 78008 
WTRc_limit_alone = 10602 
RTWc_limit_alone = 6640 

Commands details: 
total_CMD = 971726 
n_nop = 875703 
Read = 66011 
Write = 0 
L2_Alloc = 0 
L2_WB = 2496 
n_act = 13845 
n_pre = 13829 
n_ref = 0 
n_req = 66635 
total_req = 68507 

Dual Bus Interface Util: 
issued_total_row = 27674 
issued_total_col = 68507 
Row_Bus_Util =  0.028479 
CoL_Bus_Util = 0.070500 
Either_Row_CoL_Bus_Util = 0.098817 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.001645 
queue_avg = 1.220976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.22098
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=877169 n_act=13577 n_pre=13561 n_ref_event=0 n_req=65748 n_rd=65139 n_rd_L2_A=0 n_write=0 n_wr_bk=2436 bw_util=0.1391
n_activity=661512 dram_eff=0.2043
bk0: 4093a 933233i bk1: 3975a 933405i bk2: 4273a 931838i bk3: 4060a 931594i bk4: 3885a 931045i bk5: 4048a 931001i bk6: 3713a 935998i bk7: 3963a 933076i bk8: 4070a 929789i bk9: 4162a 929491i bk10: 4320a 931381i bk11: 4245a 930522i bk12: 3934a 932215i bk13: 4363a 929679i bk14: 3887a 933365i bk15: 4148a 932234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793515
Row_Buffer_Locality_read = 0.794777
Row_Buffer_Locality_write = 0.658457
Bank_Level_Parallism = 1.383650
Bank_Level_Parallism_Col = 1.222373
Bank_Level_Parallism_Ready = 1.040778
write_to_read_ratio_blp_rw_average = 0.040206
GrpLevelPara = 1.201699 

BW Util details:
bwutil = 0.139082 
total_CMD = 971726 
util_bw = 135150 
Wasted_Col = 238703 
Wasted_Row = 137262 
Idle = 460611 

BW Util Bottlenecks: 
RCDc_limit = 186582 
RCDWRc_limit = 1498 
WTRc_limit = 10456 
RTWc_limit = 7247 
CCDLc_limit = 77850 
rwq = 0 
CCDLc_limit_alone = 76712 
WTRc_limit_alone = 9862 
RTWc_limit_alone = 6703 

Commands details: 
total_CMD = 971726 
n_nop = 877169 
Read = 65139 
Write = 0 
L2_Alloc = 0 
L2_WB = 2436 
n_act = 13577 
n_pre = 13561 
n_ref = 0 
n_req = 65748 
total_req = 67575 

Dual Bus Interface Util: 
issued_total_row = 27138 
issued_total_col = 67575 
Row_Bus_Util =  0.027928 
CoL_Bus_Util = 0.069541 
Either_Row_CoL_Bus_Util = 0.097308 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.001650 
queue_avg = 1.220810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.22081
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=876216 n_act=13717 n_pre=13701 n_ref_event=0 n_req=66094 n_rd=65380 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.1404
n_activity=665096 dram_eff=0.2052
bk0: 3949a 931911i bk1: 4035a 932689i bk2: 4302a 931347i bk3: 4076a 932746i bk4: 4144a 930293i bk5: 4080a 930497i bk6: 4201a 929177i bk7: 4132a 931102i bk8: 4165a 929776i bk9: 4146a 929967i bk10: 3994a 930686i bk11: 4022a 933051i bk12: 4186a 929858i bk13: 3857a 933629i bk14: 4077a 931820i bk15: 4014a 931855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792462
Row_Buffer_Locality_read = 0.793760
Row_Buffer_Locality_write = 0.673669
Bank_Level_Parallism = 1.388852
Bank_Level_Parallism_Col = 1.224340
Bank_Level_Parallism_Ready = 1.040116
write_to_read_ratio_blp_rw_average = 0.043874
GrpLevelPara = 1.203356 

BW Util details:
bwutil = 0.140443 
total_CMD = 971726 
util_bw = 136472 
Wasted_Col = 240952 
Wasted_Row = 138704 
Idle = 455598 

BW Util Bottlenecks: 
RCDc_limit = 188069 
RCDWRc_limit = 1682 
WTRc_limit = 12591 
RTWc_limit = 7729 
CCDLc_limit = 78697 
rwq = 0 
CCDLc_limit_alone = 77291 
WTRc_limit_alone = 11743 
RTWc_limit_alone = 7171 

Commands details: 
total_CMD = 971726 
n_nop = 876216 
Read = 65380 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 13717 
n_pre = 13701 
n_ref = 0 
n_req = 66094 
total_req = 68236 

Dual Bus Interface Util: 
issued_total_row = 27418 
issued_total_col = 68236 
Row_Bus_Util =  0.028216 
CoL_Bus_Util = 0.070221 
Either_Row_CoL_Bus_Util = 0.098289 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.001508 
queue_avg = 1.222080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.22208
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=874757 n_act=14000 n_pre=13984 n_ref_event=0 n_req=67067 n_rd=66371 n_rd_L2_A=0 n_write=0 n_wr_bk=2784 bw_util=0.1423
n_activity=672922 dram_eff=0.2055
bk0: 4043a 931631i bk1: 4132a 931686i bk2: 4150a 930066i bk3: 4269a 930731i bk4: 4014a 931929i bk5: 4244a 928818i bk6: 4285a 929888i bk7: 4107a 931596i bk8: 4182a 928487i bk9: 4139a 929080i bk10: 4375a 927870i bk11: 4077a 931322i bk12: 4189a 931489i bk13: 4137a 931696i bk14: 4176a 930404i bk15: 3852a 932330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791254
Row_Buffer_Locality_read = 0.792349
Row_Buffer_Locality_write = 0.686782
Bank_Level_Parallism = 1.389693
Bank_Level_Parallism_Col = 1.222586
Bank_Level_Parallism_Ready = 1.037809
write_to_read_ratio_blp_rw_average = 0.043133
GrpLevelPara = 1.199836 

BW Util details:
bwutil = 0.142334 
total_CMD = 971726 
util_bw = 138310 
Wasted_Col = 245929 
Wasted_Row = 140069 
Idle = 447418 

BW Util Bottlenecks: 
RCDc_limit = 192202 
RCDWRc_limit = 1511 
WTRc_limit = 12361 
RTWc_limit = 7863 
CCDLc_limit = 79959 
rwq = 0 
CCDLc_limit_alone = 78426 
WTRc_limit_alone = 11472 
RTWc_limit_alone = 7219 

Commands details: 
total_CMD = 971726 
n_nop = 874757 
Read = 66371 
Write = 0 
L2_Alloc = 0 
L2_WB = 2784 
n_act = 14000 
n_pre = 13984 
n_ref = 0 
n_req = 67067 
total_req = 69155 

Dual Bus Interface Util: 
issued_total_row = 27984 
issued_total_col = 69155 
Row_Bus_Util =  0.028798 
CoL_Bus_Util = 0.071167 
Either_Row_CoL_Bus_Util = 0.099790 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.001753 
queue_avg = 1.242522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.24252
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=971726 n_nop=877110 n_act=13659 n_pre=13643 n_ref_event=0 n_req=65463 n_rd=64805 n_rd_L2_A=0 n_write=0 n_wr_bk=2632 bw_util=0.1388
n_activity=663132 dram_eff=0.2034
bk0: 4201a 929420i bk1: 4042a 931964i bk2: 4054a 932044i bk3: 3843a 933323i bk4: 4020a 930510i bk5: 4075a 931765i bk6: 4018a 933124i bk7: 4074a 932209i bk8: 4016a 931284i bk9: 4166a 930318i bk10: 3894a 933470i bk11: 4066a 932199i bk12: 4080a 931186i bk13: 3986a 932112i bk14: 4261a 929921i bk15: 4009a 933235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791348
Row_Buffer_Locality_read = 0.792578
Row_Buffer_Locality_write = 0.670213
Bank_Level_Parallism = 1.385394
Bank_Level_Parallism_Col = 1.223049
Bank_Level_Parallism_Ready = 1.040339
write_to_read_ratio_blp_rw_average = 0.042201
GrpLevelPara = 1.202940 

BW Util details:
bwutil = 0.138798 
total_CMD = 971726 
util_bw = 134874 
Wasted_Col = 239170 
Wasted_Row = 137397 
Idle = 460285 

BW Util Bottlenecks: 
RCDc_limit = 187448 
RCDWRc_limit = 1537 
WTRc_limit = 11698 
RTWc_limit = 7481 
CCDLc_limit = 77094 
rwq = 0 
CCDLc_limit_alone = 75889 
WTRc_limit_alone = 10974 
RTWc_limit_alone = 7000 

Commands details: 
total_CMD = 971726 
n_nop = 877110 
Read = 64805 
Write = 0 
L2_Alloc = 0 
L2_WB = 2632 
n_act = 13659 
n_pre = 13643 
n_ref = 0 
n_req = 65463 
total_req = 67437 

Dual Bus Interface Util: 
issued_total_row = 27302 
issued_total_col = 67437 
Row_Bus_Util =  0.028096 
CoL_Bus_Util = 0.069399 
Either_Row_CoL_Bus_Util = 0.097369 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.001300 
queue_avg = 1.197853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.19785

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45447, Miss = 34497, Miss_rate = 0.759, Pending_hits = 7179, Reservation_fails = 0
L2_cache_bank[1]: Access = 45798, Miss = 34857, Miss_rate = 0.761, Pending_hits = 7285, Reservation_fails = 0
L2_cache_bank[2]: Access = 46222, Miss = 35171, Miss_rate = 0.761, Pending_hits = 7341, Reservation_fails = 0
L2_cache_bank[3]: Access = 46647, Miss = 35419, Miss_rate = 0.759, Pending_hits = 7360, Reservation_fails = 0
L2_cache_bank[4]: Access = 45676, Miss = 34747, Miss_rate = 0.761, Pending_hits = 7241, Reservation_fails = 0
L2_cache_bank[5]: Access = 45182, Miss = 34367, Miss_rate = 0.761, Pending_hits = 7173, Reservation_fails = 0
L2_cache_bank[6]: Access = 46778, Miss = 35442, Miss_rate = 0.758, Pending_hits = 7332, Reservation_fails = 0
L2_cache_bank[7]: Access = 45698, Miss = 34792, Miss_rate = 0.761, Pending_hits = 7294, Reservation_fails = 0
L2_cache_bank[8]: Access = 45798, Miss = 34665, Miss_rate = 0.757, Pending_hits = 7251, Reservation_fails = 0
L2_cache_bank[9]: Access = 45586, Miss = 34565, Miss_rate = 0.758, Pending_hits = 7302, Reservation_fails = 0
L2_cache_bank[10]: Access = 73228, Miss = 34423, Miss_rate = 0.470, Pending_hits = 7275, Reservation_fails = 0
L2_cache_bank[11]: Access = 45596, Miss = 34781, Miss_rate = 0.763, Pending_hits = 7191, Reservation_fails = 0
L2_cache_bank[12]: Access = 45647, Miss = 34492, Miss_rate = 0.756, Pending_hits = 7266, Reservation_fails = 0
L2_cache_bank[13]: Access = 44713, Miss = 33983, Miss_rate = 0.760, Pending_hits = 7039, Reservation_fails = 0
L2_cache_bank[14]: Access = 46728, Miss = 35350, Miss_rate = 0.757, Pending_hits = 7438, Reservation_fails = 0
L2_cache_bank[15]: Access = 45183, Miss = 34350, Miss_rate = 0.760, Pending_hits = 7187, Reservation_fails = 0
L2_cache_bank[16]: Access = 45158, Miss = 34364, Miss_rate = 0.761, Pending_hits = 7170, Reservation_fails = 0
L2_cache_bank[17]: Access = 45384, Miss = 34378, Miss_rate = 0.757, Pending_hits = 7226, Reservation_fails = 0
L2_cache_bank[18]: Access = 45782, Miss = 34842, Miss_rate = 0.761, Pending_hits = 7198, Reservation_fails = 0
L2_cache_bank[19]: Access = 45702, Miss = 34779, Miss_rate = 0.761, Pending_hits = 7320, Reservation_fails = 0
L2_cache_bank[20]: Access = 46493, Miss = 35330, Miss_rate = 0.760, Pending_hits = 7316, Reservation_fails = 0
L2_cache_bank[21]: Access = 46101, Miss = 35036, Miss_rate = 0.760, Pending_hits = 7218, Reservation_fails = 0
L2_cache_bank[22]: Access = 45591, Miss = 34673, Miss_rate = 0.761, Pending_hits = 7196, Reservation_fails = 0
L2_cache_bank[23]: Access = 44639, Miss = 33971, Miss_rate = 0.761, Pending_hits = 7100, Reservation_fails = 0
L2_total_cache_accesses = 1124777
L2_total_cache_misses = 833274
L2_total_cache_miss_rate = 0.7408
L2_total_cache_pending_hits = 173898
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 173898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 589175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 173898
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 37848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1251452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 47223
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=1124777
icnt_total_pkts_simt_to_mem=1124777
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.5155
	minimum = 5
	maximum = 105
Network latency average = 6.51527
	minimum = 5
	maximum = 105
Slowest packet = 1502757
Flit latency average = 6.51527
	minimum = 5
	maximum = 105
Slowest flit = 1502757
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0785451
	minimum = 0 (at node 30)
	maximum = 0.342368 (at node 3)
Accepted packet rate average = 0.0785451
	minimum = 0 (at node 30)
	maximum = 0.342368 (at node 3)
Injected flit rate average = 0.0785451
	minimum = 0 (at node 30)
	maximum = 0.342368 (at node 3)
Accepted flit rate average= 0.0785451
	minimum = 0 (at node 30)
	maximum = 0.342368 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.51054 (3 samples)
	minimum = 5 (3 samples)
	maximum = 99.6667 (3 samples)
Network latency average = 6.51035 (3 samples)
	minimum = 5 (3 samples)
	maximum = 99.6667 (3 samples)
Flit latency average = 6.51035 (3 samples)
	minimum = 5 (3 samples)
	maximum = 99.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0785736 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.342776 (3 samples)
Accepted packet rate average = 0.0785736 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.342776 (3 samples)
Injected flit rate average = 0.0785736 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.342776 (3 samples)
Accepted flit rate average = 0.0785736 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.342776 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 1643454 (inst/sec)
gpgpu_simulation_rate = 3202 (cycle/sec)
gpgpu_silicon_slowdown = 442535x
Processing kernel ./traces/kernel-4.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (463,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 60
-cuda stream id = 0
-shmem base_addr = 0x00007f0cd5000000
-local mem base_addr = 0x00007f0cd3000000
-nvbit version = 1.5
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 183433
gpu_sim_insn = 94224728
gpu_ipc =     513.6738
gpu_tot_sim_cycle = 734208
gpu_tot_sim_insn = 376898912
gpu_tot_ipc =     513.3408
gpu_tot_issued_cta = 1852
gpu_occupancy = 96.5086% 
gpu_tot_occupancy = 96.4349% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0439
partiton_level_parallism_total  =       2.0426
partiton_level_parallism_util =       2.2906
partiton_level_parallism_util_total  =       2.2845
L2_BW  =      92.6804 GB/Sec
L2_BW_total  =      92.6203 GB/Sec
gpu_total_sim_rate=1645846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 1852, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
38491, 38550, 38520, 38536, 38722, 38735, 38713, 38714, 38479, 38486, 38474, 38477, 38721, 38671, 38701, 38659, 38472, 38524, 38537, 38493, 38666, 38635, 38693, 38693, 38494, 38476, 38453, 38514, 38699, 38682, 38651, 38660, 38455, 38473, 38454, 38466, 38671, 38691, 38641, 38646, 35576, 35591, 35595, 35582, 35738, 35722, 35774, 35758, 34611, 34625, 34628, 34634, 34772, 34783, 34804, 34748, 34582, 34619, 34633, 34636, 34798, 34855, 34820, 34830, 
gpgpu_n_tot_thrd_icount = 376898912
gpgpu_n_tot_w_icount = 12563968
gpgpu_n_stall_shd_mem = 1279397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1436739
gpgpu_n_mem_write_global = 62964
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9176160
gpgpu_n_store_insn = 400000
gpgpu_n_shmem_insn = 52287360
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 105646
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1173751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5997458	W0_Idle:18027	W0_Scoreboard:443374	W1:0	W2:0	W3:0	W4:1568	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:93968	W13:70224	W14:70224	W15:70224	W16:70224	W17:70224	W18:70224	W19:70224	W20:73924	W21:70224	W22:70224	W23:70224	W24:70224	W25:70224	W26:70224	W27:70224	W28:70228	W29:70224	W30:70224	W31:70224	W32:10823040
single_issue_nums: WS0:2278814	WS1:2277454	WS2:2278160	WS3:2277238	
dual_issue_nums: WS0:431089	WS1:431769	WS2:431416	WS3:431877	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11493912 {8:1436739,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2518560 {40:62964,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57469560 {40:1436739,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 503712 {8:62964,}
maxmflatency = 501 
max_icnt2mem_latency = 94 
maxmrqlatency = 144 
max_icnt2sh_latency = 197 
averagemflatency = 249 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 13 
mrq_lat_table:487628 	37730 	39711 	92985 	336067 	59966 	5293 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	554197 	945506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1142451 	348974 	3572 	3964 	742 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	506145 	560579 	333154 	95416 	4177 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1295 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        76        80        76        66        55        82        84        72        92        60        96        52        80        84        83        77 
dram[1]:       108        76        73        76        80        96        76        68        68        92        64        72        72        76        60        73 
dram[2]:        67        58        69       114        69        68        84        80        76        64        84        88        91        72        96        67 
dram[3]:        80        60        62        85        71        72        64        64        56        72        84        52        80        72        76       138 
dram[4]:        92        76        98        84        56        49        76        92        60        72        52        48        52        76        88        60 
dram[5]:        78        60       103       112        64        61        68        85        72        84        60        80        76        84        74       107 
dram[6]:        59       102        84        58        92        48        64        88        68        60        60        88        68        56        68        61 
dram[7]:        72        95        77        64        88        60        60        56        64        76        60        68        52        68        78        76 
dram[8]:        76        56        76        80        61        76        44        76        52        68        92        80        76        76        89        56 
dram[9]:        64        84        97       115        80        49        90        64       108        76        77        80        88        72        71        86 
dram[10]:        64        68        56        71        65        64        92        76        88        56        76        60        96        80       106        50 
dram[11]:        76        67        75        71        74        88        56        88        64        68        68        80        60        72        60       100 
maximum service time to same row:
dram[0]:     97101    103228    107180    101530     95873     87938     65384     65402     83899     82690     87833     72995     55456     72939     97166     97035 
dram[1]:    100762    100336    100610     99882     83516     78308     72213     65742     83314     84334     66045     69644     61167     81718     97066     97751 
dram[2]:     95299     95454     98225    110124     72281     82788     65349     74387     90356     85489     76013     74026     71311     67755     97015     96893 
dram[3]:     96742     93341    100955    105754     76917     79401     67728     69104     83164     86331     71233     75311     70711     54176     96900     99082 
dram[4]:    100693     96895    101690     97685     86598     89307     65509     67718     85092     72998     77528     73469     61080     57012    100803    109139 
dram[5]:     99428     98046    100670    105017     73300     82614     68180     71926     82885     82789     70903     77596     57109     65821     97011    100353 
dram[6]:    107092    103942    101326     98786     79898     80823     70734     70752     61508     81585     74962     75133     52370     63695    109966     96826 
dram[7]:     98038     96232    106819    106216     79250     84745     67811     67233     83220     88103     75406     63535     49921     80937    109118     98466 
dram[8]:     95809     63093    100117    106116     84033     98565     71890     65390     72548     65508     73102     76364     76425     76457    105516     97088 
dram[9]:    105852    102911    104280    105910     96751     86457     62301     65316     87842     81354     72944     73105     71993     56537     98182     99139 
dram[10]:     80854     95637     93855    104617     93777     82854     70268     65345     83259     75097     74120     71320     54144     74991     98961     97072 
dram[11]:     90738    100798    107250    108558     96065     86184     71289     72585     86734     76967     71102     73930     64564     63553     96034     97052 
average row accesses per activate:
dram[0]:  4.738302  5.043556  4.692443  4.740964  4.745048  4.724223  4.803099  4.796806  4.780239  4.722860  4.646515  4.735833  4.935484  4.830896  4.851211  4.803691 
dram[1]:  4.946619  5.000000  4.647611  4.669643  4.759866  4.660131  4.843778  4.861525  4.671209  4.682805  4.963162  4.899823  4.925926  4.781275  4.694352  4.780488 
dram[2]:  4.734888  4.783993  4.665049  4.764965  4.605646  4.796047  4.833757  4.784153  4.599665  4.788745  4.760888  4.922304  4.851282  4.840247  4.825327  4.723785 
dram[3]:  4.898032  4.770282  4.887022  4.735993  4.832035  4.760540  4.914701  4.829843  4.570975  4.672269  4.688301  4.939123  4.913735  4.906795  4.820869  4.767482 
dram[4]:  4.853016  4.813974  4.767544  4.785839  4.557724  4.687127  4.823377  4.812812  4.621417  4.718346  4.774711  4.759325  5.069154  4.806940  4.851883  4.712923 
dram[5]:  4.870968  4.647699  4.839529  4.837291  4.583966  4.797380  4.836985  4.798016  4.633162  4.674596  4.724763  5.018405  4.673333  4.865021  4.704091  4.868866 
dram[6]:  4.754637  4.851026  4.674028  4.694901  4.800170  4.677749  4.825664  4.830538  4.476910  4.623539  4.839681  4.839688  4.824934  4.826595  4.766956  4.658312 
dram[7]:  4.792863  4.889982  4.718405  4.774730  4.881956  4.718966  4.784928  4.793944  4.591266  4.575082  4.877551  4.813913  4.919183  4.763298  4.740484  4.679466 
dram[8]:  5.007279  4.749116  4.874246  4.680172  4.608097  4.704803  4.777355  4.913889  4.498353  4.561317  5.070386  4.793761  4.739207  4.928989  4.733807  4.858162 
dram[9]:  4.685102  4.792419  5.007785  4.887710  4.786030  4.614983  4.749789  4.808326  4.678209  4.748065  4.696367  5.016408  4.881034  4.914070  4.698805  4.699495 
dram[10]:  4.746935  4.786527  4.661925  4.765940  4.822064  4.616394  4.774874  4.865149  4.583401  4.517799  4.600000  4.899471  5.196133  4.921671  4.745577  4.542662 
dram[11]:  4.813834  4.675768  4.811423  4.527320  4.722985  4.915195  4.932384  4.832162  4.700086  4.723842  4.798238  4.910302  4.789289  4.792715  4.735632  4.839080 
average row locality = 1059391/221825 = 4.775796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5413      5614      5297      5469      5471      5697      5197      5352      5534      5297      5458      5637      5289      5227      5548      5671 
dram[1]:      5485      5594      5401      5187      5596      5628      5414      5485      5418      5524      5460      5467      5386      5859      5605      5632 
dram[2]:      5440      5517      5722      5357      5326      5293      5623      5193      5426      5129      5506      5301      5597      5422      5464      5484 
dram[3]:      5424      5537      5192      5529      5522      5583      5356      5483      5708      5488      5410      5467      5805      5574      5483      5366 
dram[4]:      5641      5459      5385      5422      5546      5443      5507      5709      5423      5410      5318      5315      5521      5340      5600      5384 
dram[5]:      5377      5509      5272      5450      5376      5431      5457      5247      5333      5430      5423      5655      5552      5844      5347      5691 
dram[6]:      5597      5362      5244      5392      5576      5438      5393      5401      5264      5499      5404      5523      5404      5317      5428      5530 
dram[7]:      5452      5400      5518      5695      5721      5424      5597      5648      5201      5471      5447      5470      5496      5314      5431      5550 
dram[8]:      5453      5344      5616      5387      5295      5323      4983      5241      5419      5492      5825      5458      5319      5830      5277      5403 
dram[9]:      5209      5251      5724      5462      5348      5246      5568      5482      5459      5448      5359      5430      5597      5139      5461      5516 
dram[10]:      5377      5425      5533      5636      5358      5573      5577      5482      5549      5530      5665      5498      5561      5588      5557      5286 
dram[11]:      5578      5432      5259      5176      5450      5497      5492      5435      5431      5446      5390      5451      5401      5470      5726      5412 
total dram reads = 1048068
bank skew: 5859/4983 = 1.18
chip skew: 88195/86665 = 1.02
number of total write accesses:
dram[0]:       220       240       172       160       152       304       288       216       312       216       304       184       264       232       240       220 
dram[1]:       300       244       184       172       292       304       296       248       264       344       256       240       268       260       188       208 
dram[2]:       172       168       176       224       232       180       304       240       264       248       276       336       316       248       244       228 
dram[3]:       208       196       168       200       236       252       240       208       224       288       320       200       248       236       244       352 
dram[4]:       284       212       200       212       240       220       256       304       232       272       176       176       200       252       268       200 
dram[5]:       236       180       264       200       224       248       248       296       240       288       212       284       224       268       232       256 
dram[6]:       168       304       188       160       276       196       240       288       272       160       240       248       212       220       216       184 
dram[7]:       220       268       180       196       276       200       216       208       224       296       200       264       172       236       196       224 
dram[8]:       200       128       172       168       220       256       152       264       168       200       328       296       240       280       232       172 
dram[9]:       172       236       260       264       260       208       280       248       320       296       280       292       260       260       184       268 
dram[10]:       176       184       152       180       248       236       344       296       336       216       248       232       328       268       304       152 
dram[11]:       236       192       192       176       228       268       208       256       216       248       224       312       216       224       168       244 
total dram writes = 45292
bank skew: 352/128 = 2.75
chip skew: 4088/3476 = 1.18
average mf latency per bank:
dram[0]:        338       337       339       338       338       337       337       339       332       335       335       336       334       333       337       335
dram[1]:        336       335       338       339       336       336       341       342       335       333       336       335       337       336       336       334
dram[2]:        336       340       339       335       337       337       337       339       335       332       334       335       336       336       335       334
dram[3]:        336       338       338       338       337       336       338       338       337       333       332       339       335       337       336       334
dram[4]:        337       337       337       339       337       339       342       337       335       337       335       335       334       335       335       335
dram[5]:       1262       340       336       338       337       335       336       339       335       335       338       335       337       337       334       335
dram[6]:        338       334       341       337       335       337       338       336       333       337       336       335       336       337       336       337
dram[7]:        336       336       338       339       337       337       337       343       334       334       334       334       338       339       335       335
dram[8]:        336       340       337       339       339       335       337       340       336       336       334       333       337       337       335       335
dram[9]:        337       336       338       338       335       338       340       337       333       333       337       332       334       336       335       336
dram[10]:        341       337       339       338       335       337       336       335       332       336       334       336       333       335       334       339
dram[11]:        337       338       336       338       337       335       340       341       335       332       336       332       338       334       337       336
maximum mf latency per bank:
dram[0]:        384       388       364       376       395       370       446       415       369       377       360       371       381       359       364       377
dram[1]:        401       368       384       369       365       392       490       432       359       358       372       363       360       386       369       384
dram[2]:        376       398       346       372       376       368       476       501       347       375       388       385       389       366       340       381
dram[3]:        353       375       345       348       374       350       460       491       361       356       371       388       367       362       370       378
dram[4]:        394       368       367       361       369       362       436       426       360       386       368       375       355       360       359       372
dram[5]:        391       364       373       358       371       399       457       475       375       366       346       360       365       372       353       394
dram[6]:        419       380       375       386       357       367       446       417       365       350       384       387       369       367       359       363
dram[7]:        384       424       354       353       371       362       432       422       346       360       376       359       368       375       339       346
dram[8]:        357       405       347       349       362       347       391       437       363       375       367       358       358       390       368       345
dram[9]:        385       367       361       363       354       346       445       449       426       347       346       343       387       342       367       355
dram[10]:        399       367       385       362       349       372       439       468       362       402       357       376       382       363       378       361
dram[11]:        385       389       360       370       358       370       438       444       364       355       385       385       366       399       368       344
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1167862 n_act=18411 n_pre=18395 n_ref_event=0 n_req=88102 n_rd=87171 n_rd_L2_A=0 n_write=0 n_wr_bk=3724 bw_util=0.1403
n_activity=889313 dram_eff=0.2044
bk0: 5413a 1241186i bk1: 5614a 1242191i bk2: 5297a 1242280i bk3: 5469a 1241804i bk4: 5471a 1240651i bk5: 5697a 1237465i bk6: 5197a 1242858i bk7: 5352a 1242187i bk8: 5534a 1239585i bk9: 5297a 1242316i bk10: 5458a 1239442i bk11: 5637a 1239455i bk12: 5289a 1243593i bk13: 5227a 1244345i bk14: 5548a 1240809i bk15: 5671a 1239492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791026
Row_Buffer_Locality_read = 0.793222
Row_Buffer_Locality_write = 0.585392
Bank_Level_Parallism = 1.385537
Bank_Level_Parallism_Col = 1.222780
Bank_Level_Parallism_Ready = 1.040196
write_to_read_ratio_blp_rw_average = 0.044869
GrpLevelPara = 1.202201 

BW Util details:
bwutil = 0.140340 
total_CMD = 1295355 
util_bw = 181790 
Wasted_Col = 322654 
Wasted_Row = 187233 
Idle = 603678 

BW Util Bottlenecks: 
RCDc_limit = 251703 
RCDWRc_limit = 2705 
WTRc_limit = 15172 
RTWc_limit = 10598 
CCDLc_limit = 104342 
rwq = 0 
CCDLc_limit_alone = 102724 
WTRc_limit_alone = 14244 
RTWc_limit_alone = 9908 

Commands details: 
total_CMD = 1295355 
n_nop = 1167862 
Read = 87171 
Write = 0 
L2_Alloc = 0 
L2_WB = 3724 
n_act = 18411 
n_pre = 18395 
n_ref = 0 
n_req = 88102 
total_req = 90895 

Dual Bus Interface Util: 
issued_total_row = 36806 
issued_total_col = 90895 
Row_Bus_Util =  0.028414 
CoL_Bus_Util = 0.070170 
Either_Row_CoL_Bus_Util = 0.098423 
Issued_on_Two_Bus_Simul_Util = 0.000161 
issued_two_Eff = 0.001631 
queue_avg = 1.226396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.2264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1166167 n_act=18588 n_pre=18572 n_ref_event=0 n_req=89158 n_rd=88141 n_rd_L2_A=0 n_write=0 n_wr_bk=4068 bw_util=0.1424
n_activity=894608 dram_eff=0.2061
bk0: 5485a 1241536i bk1: 5594a 1241496i bk2: 5401a 1240432i bk3: 5187a 1242812i bk4: 5596a 1238700i bk5: 5628a 1237613i bk6: 5414a 1240930i bk7: 5485a 1241274i bk8: 5418a 1240293i bk9: 5524a 1238231i bk10: 5460a 1241892i bk11: 5467a 1242288i bk12: 5386a 1242501i bk13: 5859a 1236899i bk14: 5605a 1238887i bk15: 5632a 1239739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791516
Row_Buffer_Locality_read = 0.794012
Row_Buffer_Locality_write = 0.575221
Bank_Level_Parallism = 1.398266
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.042279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.142369 
total_CMD = 1295355 
util_bw = 184418 
Wasted_Col = 325041 
Wasted_Row = 186914 
Idle = 598982 

BW Util Bottlenecks: 
RCDc_limit = 252783 
RCDWRc_limit = 3131 
WTRc_limit = 17151 
RTWc_limit = 11496 
CCDLc_limit = 105970 
rwq = 0 
CCDLc_limit_alone = 104158 
WTRc_limit_alone = 16149 
RTWc_limit_alone = 10686 

Commands details: 
total_CMD = 1295355 
n_nop = 1166167 
Read = 88141 
Write = 0 
L2_Alloc = 0 
L2_WB = 4068 
n_act = 18588 
n_pre = 18572 
n_ref = 0 
n_req = 89158 
total_req = 92209 

Dual Bus Interface Util: 
issued_total_row = 37160 
issued_total_col = 92209 
Row_Bus_Util =  0.028687 
CoL_Bus_Util = 0.071184 
Either_Row_CoL_Bus_Util = 0.099732 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.001401 
queue_avg = 1.264608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.26461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1168085 n_act=18415 n_pre=18399 n_ref_event=0 n_req=87764 n_rd=86800 n_rd_L2_A=0 n_write=0 n_wr_bk=3856 bw_util=0.14
n_activity=890027 dram_eff=0.2037
bk0: 5440a 1241500i bk1: 5517a 1241296i bk2: 5722a 1237497i bk3: 5357a 1242067i bk4: 5326a 1240284i bk5: 5293a 1243081i bk6: 5623a 1238754i bk7: 5193a 1243420i bk8: 5426a 1238955i bk9: 5129a 1244496i bk10: 5506a 1239917i bk11: 5301a 1243446i bk12: 5597a 1239337i bk13: 5422a 1241668i bk14: 5464a 1241070i bk15: 5484a 1240476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790176
Row_Buffer_Locality_read = 0.792800
Row_Buffer_Locality_write = 0.553942
Bank_Level_Parallism = 1.385687
Bank_Level_Parallism_Col = 1.223091
Bank_Level_Parallism_Ready = 1.039726
write_to_read_ratio_blp_rw_average = 0.047344
GrpLevelPara = 1.203076 

BW Util details:
bwutil = 0.139971 
total_CMD = 1295355 
util_bw = 181312 
Wasted_Col = 324038 
Wasted_Row = 187701 
Idle = 602304 

BW Util Bottlenecks: 
RCDc_limit = 251455 
RCDWRc_limit = 3129 
WTRc_limit = 15675 
RTWc_limit = 11455 
CCDLc_limit = 104593 
rwq = 0 
CCDLc_limit_alone = 103057 
WTRc_limit_alone = 14789 
RTWc_limit_alone = 10805 

Commands details: 
total_CMD = 1295355 
n_nop = 1168085 
Read = 86800 
Write = 0 
L2_Alloc = 0 
L2_WB = 3856 
n_act = 18415 
n_pre = 18399 
n_ref = 0 
n_req = 87764 
total_req = 90656 

Dual Bus Interface Util: 
issued_total_row = 36814 
issued_total_col = 90656 
Row_Bus_Util =  0.028420 
CoL_Bus_Util = 0.069985 
Either_Row_CoL_Bus_Util = 0.098251 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.001571 
queue_avg = 1.240056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.24006
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1166798 n_act=18502 n_pre=18486 n_ref_event=0 n_req=88882 n_rd=87927 n_rd_L2_A=0 n_write=0 n_wr_bk=3820 bw_util=0.1417
n_activity=894310 dram_eff=0.2052
bk0: 5424a 1242627i bk1: 5537a 1240690i bk2: 5192a 1244898i bk3: 5529a 1240897i bk4: 5522a 1240603i bk5: 5583a 1239819i bk6: 5356a 1242785i bk7: 5483a 1241435i bk8: 5708a 1235891i bk9: 5488a 1239471i bk10: 5410a 1239495i bk11: 5467a 1242373i bk12: 5805a 1238087i bk13: 5574a 1241262i bk14: 5483a 1241167i bk15: 5366a 1241365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791836
Row_Buffer_Locality_read = 0.794113
Row_Buffer_Locality_write = 0.582199
Bank_Level_Parallism = 1.389009
Bank_Level_Parallism_Col = 1.225096
Bank_Level_Parallism_Ready = 1.040099
write_to_read_ratio_blp_rw_average = 0.045705
GrpLevelPara = 1.204974 

BW Util details:
bwutil = 0.141655 
total_CMD = 1295355 
util_bw = 183494 
Wasted_Col = 324592 
Wasted_Row = 187614 
Idle = 599655 

BW Util Bottlenecks: 
RCDc_limit = 252825 
RCDWRc_limit = 2813 
WTRc_limit = 15859 
RTWc_limit = 11389 
CCDLc_limit = 104766 
rwq = 0 
CCDLc_limit_alone = 103191 
WTRc_limit_alone = 15027 
RTWc_limit_alone = 10646 

Commands details: 
total_CMD = 1295355 
n_nop = 1166798 
Read = 87927 
Write = 0 
L2_Alloc = 0 
L2_WB = 3820 
n_act = 18502 
n_pre = 18486 
n_ref = 0 
n_req = 88882 
total_req = 91747 

Dual Bus Interface Util: 
issued_total_row = 36988 
issued_total_col = 91747 
Row_Bus_Util =  0.028554 
CoL_Bus_Util = 0.070828 
Either_Row_CoL_Bus_Util = 0.099245 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.001385 
queue_avg = 1.240465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.24046
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1167447 n_act=18506 n_pre=18490 n_ref_event=0 n_req=88349 n_rd=87423 n_rd_L2_A=0 n_write=0 n_wr_bk=3704 bw_util=0.1407
n_activity=894472 dram_eff=0.2038
bk0: 5641a 1239024i bk1: 5459a 1242159i bk2: 5385a 1242026i bk3: 5422a 1242176i bk4: 5546a 1238083i bk5: 5443a 1240690i bk6: 5507a 1240318i bk7: 5709a 1238157i bk8: 5423a 1239082i bk9: 5410a 1240782i bk10: 5318a 1242550i bk11: 5315a 1243143i bk12: 5521a 1243136i bk13: 5340a 1242932i bk14: 5600a 1240156i bk15: 5384a 1242143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790535
Row_Buffer_Locality_read = 0.793075
Row_Buffer_Locality_write = 0.550756
Bank_Level_Parallism = 1.387166
Bank_Level_Parallism_Col = 1.220694
Bank_Level_Parallism_Ready = 1.038833
write_to_read_ratio_blp_rw_average = 0.046456
GrpLevelPara = 1.201042 

BW Util details:
bwutil = 0.140698 
total_CMD = 1295355 
util_bw = 182254 
Wasted_Col = 324469 
Wasted_Row = 186924 
Idle = 601708 

BW Util Bottlenecks: 
RCDc_limit = 252432 
RCDWRc_limit = 2994 
WTRc_limit = 14454 
RTWc_limit = 11200 
CCDLc_limit = 104579 
rwq = 0 
CCDLc_limit_alone = 102982 
WTRc_limit_alone = 13635 
RTWc_limit_alone = 10422 

Commands details: 
total_CMD = 1295355 
n_nop = 1167447 
Read = 87423 
Write = 0 
L2_Alloc = 0 
L2_WB = 3704 
n_act = 18506 
n_pre = 18490 
n_ref = 0 
n_req = 88349 
total_req = 91127 

Dual Bus Interface Util: 
issued_total_row = 36996 
issued_total_col = 91127 
Row_Bus_Util =  0.028561 
CoL_Bus_Util = 0.070349 
Either_Row_CoL_Bus_Util = 0.098744 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.001681 
queue_avg = 1.238512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.23851
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1167227 n_act=18519 n_pre=18503 n_ref_event=0 n_req=88369 n_rd=87394 n_rd_L2_A=0 n_write=0 n_wr_bk=3900 bw_util=0.141
n_activity=892632 dram_eff=0.2046
bk0: 5377a 1242769i bk1: 5509a 1239597i bk2: 5272a 1243425i bk3: 5450a 1242431i bk4: 5376a 1239840i bk5: 5431a 1242392i bk6: 5457a 1241090i bk7: 5247a 1242716i bk8: 5333a 1240703i bk9: 5430a 1240118i bk10: 5423a 1240811i bk11: 5655a 1241265i bk12: 5552a 1239010i bk13: 5844a 1237685i bk14: 5347a 1241128i bk15: 5691a 1239452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790447
Row_Buffer_Locality_read = 0.793052
Row_Buffer_Locality_write = 0.556923
Bank_Level_Parallism = 1.392473
Bank_Level_Parallism_Col = 1.228690
Bank_Level_Parallism_Ready = 1.041536
write_to_read_ratio_blp_rw_average = 0.047990
GrpLevelPara = 1.207401 

BW Util details:
bwutil = 0.140956 
total_CMD = 1295355 
util_bw = 182588 
Wasted_Col = 323045 
Wasted_Row = 186757 
Idle = 602965 

BW Util Bottlenecks: 
RCDc_limit = 252215 
RCDWRc_limit = 3080 
WTRc_limit = 15892 
RTWc_limit = 11539 
CCDLc_limit = 103909 
rwq = 0 
CCDLc_limit_alone = 102296 
WTRc_limit_alone = 15044 
RTWc_limit_alone = 10774 

Commands details: 
total_CMD = 1295355 
n_nop = 1167227 
Read = 87394 
Write = 0 
L2_Alloc = 0 
L2_WB = 3900 
n_act = 18519 
n_pre = 18503 
n_ref = 0 
n_req = 88369 
total_req = 91294 

Dual Bus Interface Util: 
issued_total_row = 37022 
issued_total_col = 91294 
Row_Bus_Util =  0.028581 
CoL_Bus_Util = 0.070478 
Either_Row_CoL_Bus_Util = 0.098913 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.001467 
queue_avg = 1.220833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.22083
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1168281 n_act=18471 n_pre=18455 n_ref_event=0 n_req=87665 n_rd=86772 n_rd_L2_A=0 n_write=0 n_wr_bk=3572 bw_util=0.1395
n_activity=888412 dram_eff=0.2034
bk0: 5597a 1239752i bk1: 5362a 1242028i bk2: 5244a 1242777i bk3: 5392a 1241789i bk4: 5576a 1239636i bk5: 5438a 1241401i bk6: 5393a 1242133i bk7: 5401a 1242208i bk8: 5264a 1239893i bk9: 5499a 1239865i bk10: 5404a 1242136i bk11: 5523a 1241493i bk12: 5404a 1241431i bk13: 5317a 1243041i bk14: 5428a 1241346i bk15: 5530a 1240592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789300
Row_Buffer_Locality_read = 0.791638
Row_Buffer_Locality_write = 0.562150
Bank_Level_Parallism = 1.388555
Bank_Level_Parallism_Col = 1.222045
Bank_Level_Parallism_Ready = 1.039230
write_to_read_ratio_blp_rw_average = 0.043401
GrpLevelPara = 1.202939 

BW Util details:
bwutil = 0.139489 
total_CMD = 1295355 
util_bw = 180688 
Wasted_Col = 321918 
Wasted_Row = 186006 
Idle = 606743 

BW Util Bottlenecks: 
RCDc_limit = 252367 
RCDWRc_limit = 2824 
WTRc_limit = 14553 
RTWc_limit = 10135 
CCDLc_limit = 103517 
rwq = 0 
CCDLc_limit_alone = 102041 
WTRc_limit_alone = 13710 
RTWc_limit_alone = 9502 

Commands details: 
total_CMD = 1295355 
n_nop = 1168281 
Read = 86772 
Write = 0 
L2_Alloc = 0 
L2_WB = 3572 
n_act = 18471 
n_pre = 18455 
n_ref = 0 
n_req = 87665 
total_req = 90344 

Dual Bus Interface Util: 
issued_total_row = 36926 
issued_total_col = 90344 
Row_Bus_Util =  0.028506 
CoL_Bus_Util = 0.069745 
Either_Row_CoL_Bus_Util = 0.098100 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.001542 
queue_avg = 1.220124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.22012
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1166950 n_act=18607 n_pre=18591 n_ref_event=0 n_req=88729 n_rd=87835 n_rd_L2_A=0 n_write=0 n_wr_bk=3576 bw_util=0.1411
n_activity=897148 dram_eff=0.2038
bk0: 5452a 1241525i bk1: 5400a 1242731i bk2: 5518a 1240623i bk3: 5695a 1239604i bk4: 5721a 1239367i bk5: 5424a 1240960i bk6: 5597a 1239419i bk7: 5648a 1239249i bk8: 5201a 1241897i bk9: 5471a 1238476i bk10: 5447a 1241829i bk11: 5470a 1240935i bk12: 5496a 1242351i bk13: 5314a 1242863i bk14: 5431a 1241214i bk15: 5550a 1240324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790294
Row_Buffer_Locality_read = 0.792509
Row_Buffer_Locality_write = 0.572707
Bank_Level_Parallism = 1.385416
Bank_Level_Parallism_Col = 1.222168
Bank_Level_Parallism_Ready = 1.039901
write_to_read_ratio_blp_rw_average = 0.043377
GrpLevelPara = 1.201760 

BW Util details:
bwutil = 0.141137 
total_CMD = 1295355 
util_bw = 182822 
Wasted_Col = 325770 
Wasted_Row = 188146 
Idle = 598617 

BW Util Bottlenecks: 
RCDc_limit = 254827 
RCDWRc_limit = 2810 
WTRc_limit = 15010 
RTWc_limit = 10464 
CCDLc_limit = 105409 
rwq = 0 
CCDLc_limit_alone = 103878 
WTRc_limit_alone = 14120 
RTWc_limit_alone = 9823 

Commands details: 
total_CMD = 1295355 
n_nop = 1166950 
Read = 87835 
Write = 0 
L2_Alloc = 0 
L2_WB = 3576 
n_act = 18607 
n_pre = 18591 
n_ref = 0 
n_req = 88729 
total_req = 91411 

Dual Bus Interface Util: 
issued_total_row = 37198 
issued_total_col = 91411 
Row_Bus_Util =  0.028716 
CoL_Bus_Util = 0.070568 
Either_Row_CoL_Bus_Util = 0.099127 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.001589 
queue_avg = 1.230993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.23099
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1168805 n_act=18318 n_pre=18302 n_ref_event=0 n_req=87534 n_rd=86665 n_rd_L2_A=0 n_write=0 n_wr_bk=3476 bw_util=0.1392
n_activity=885053 dram_eff=0.2037
bk0: 5453a 1243178i bk1: 5344a 1243109i bk2: 5616a 1241349i bk3: 5387a 1241426i bk4: 5295a 1240650i bk5: 5323a 1241844i bk6: 4983a 1246446i bk7: 5241a 1244198i bk8: 5419a 1239456i bk9: 5492a 1238793i bk10: 5825a 1239206i bk11: 5458a 1241356i bk12: 5319a 1241848i bk13: 5830a 1238608i bk14: 5277a 1242100i bk15: 5403a 1242997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790744
Row_Buffer_Locality_read = 0.793365
Row_Buffer_Locality_write = 0.529344
Bank_Level_Parallism = 1.389340
Bank_Level_Parallism_Col = 1.223231
Bank_Level_Parallism_Ready = 1.040354
write_to_read_ratio_blp_rw_average = 0.043975
GrpLevelPara = 1.203327 

BW Util details:
bwutil = 0.139176 
total_CMD = 1295355 
util_bw = 180282 
Wasted_Col = 319724 
Wasted_Row = 184724 
Idle = 610625 

BW Util Bottlenecks: 
RCDc_limit = 249888 
RCDWRc_limit = 2985 
WTRc_limit = 13581 
RTWc_limit = 10259 
CCDLc_limit = 103438 
rwq = 0 
CCDLc_limit_alone = 102054 
WTRc_limit_alone = 12880 
RTWc_limit_alone = 9576 

Commands details: 
total_CMD = 1295355 
n_nop = 1168805 
Read = 86665 
Write = 0 
L2_Alloc = 0 
L2_WB = 3476 
n_act = 18318 
n_pre = 18302 
n_ref = 0 
n_req = 87534 
total_req = 90141 

Dual Bus Interface Util: 
issued_total_row = 36620 
issued_total_col = 90141 
Row_Bus_Util =  0.028270 
CoL_Bus_Util = 0.069588 
Either_Row_CoL_Bus_Util = 0.097695 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.001667 
queue_avg = 1.225974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.22597
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1168150 n_act=18314 n_pre=18298 n_ref_event=0 n_req=87721 n_rd=86699 n_rd_L2_A=0 n_write=0 n_wr_bk=4088 bw_util=0.1402
n_activity=885417 dram_eff=0.2051
bk0: 5209a 1243250i bk1: 5251a 1243186i bk2: 5724a 1240341i bk3: 5462a 1241877i bk4: 5348a 1242000i bk5: 5246a 1242381i bk6: 5568a 1238831i bk7: 5482a 1241017i bk8: 5459a 1238944i bk9: 5448a 1240299i bk10: 5359a 1240884i bk11: 5430a 1243086i bk12: 5597a 1240289i bk13: 5139a 1245146i bk14: 5461a 1240857i bk15: 5516a 1239627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791224
Row_Buffer_Locality_read = 0.794104
Row_Buffer_Locality_write = 0.546967
Bank_Level_Parallism = 1.391338
Bank_Level_Parallism_Col = 1.224384
Bank_Level_Parallism_Ready = 1.039401
write_to_read_ratio_blp_rw_average = 0.049333
GrpLevelPara = 1.204884 

BW Util details:
bwutil = 0.140173 
total_CMD = 1295355 
util_bw = 181574 
Wasted_Col = 320758 
Wasted_Row = 184792 
Idle = 608231 

BW Util Bottlenecks: 
RCDc_limit = 248817 
RCDWRc_limit = 3346 
WTRc_limit = 16172 
RTWc_limit = 11319 
CCDLc_limit = 104498 
rwq = 0 
CCDLc_limit_alone = 102867 
WTRc_limit_alone = 15236 
RTWc_limit_alone = 10624 

Commands details: 
total_CMD = 1295355 
n_nop = 1168150 
Read = 86699 
Write = 0 
L2_Alloc = 0 
L2_WB = 4088 
n_act = 18314 
n_pre = 18298 
n_ref = 0 
n_req = 87721 
total_req = 90787 

Dual Bus Interface Util: 
issued_total_row = 36612 
issued_total_col = 90787 
Row_Bus_Util =  0.028264 
CoL_Bus_Util = 0.070087 
Either_Row_CoL_Bus_Util = 0.098201 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.001525 
queue_avg = 1.222994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.22299
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1165931 n_act=18782 n_pre=18766 n_ref_event=0 n_req=89170 n_rd=88195 n_rd_L2_A=0 n_write=0 n_wr_bk=3900 bw_util=0.1422
n_activity=897694 dram_eff=0.2052
bk0: 5377a 1241911i bk1: 5425a 1242219i bk2: 5533a 1239672i bk3: 5636a 1240054i bk4: 5358a 1242395i bk5: 5573a 1238880i bk6: 5577a 1238814i bk7: 5482a 1241022i bk8: 5549a 1237129i bk9: 5530a 1237931i bk10: 5665a 1236850i bk11: 5498a 1241098i bk12: 5561a 1242779i bk13: 5588a 1241323i bk14: 5557a 1238670i bk15: 5286a 1241394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789369
Row_Buffer_Locality_read = 0.791882
Row_Buffer_Locality_write = 0.562051
Bank_Level_Parallism = 1.393736
Bank_Level_Parallism_Col = 1.224050
Bank_Level_Parallism_Ready = 1.038476
write_to_read_ratio_blp_rw_average = 0.046527
GrpLevelPara = 1.201836 

BW Util details:
bwutil = 0.142193 
total_CMD = 1295355 
util_bw = 184190 
Wasted_Col = 328428 
Wasted_Row = 188016 
Idle = 594721 

BW Util Bottlenecks: 
RCDc_limit = 255911 
RCDWRc_limit = 3057 
WTRc_limit = 16408 
RTWc_limit = 11228 
CCDLc_limit = 106413 
rwq = 0 
CCDLc_limit_alone = 104525 
WTRc_limit_alone = 15349 
RTWc_limit_alone = 10399 

Commands details: 
total_CMD = 1295355 
n_nop = 1165931 
Read = 88195 
Write = 0 
L2_Alloc = 0 
L2_WB = 3900 
n_act = 18782 
n_pre = 18766 
n_ref = 0 
n_req = 89170 
total_req = 92095 

Dual Bus Interface Util: 
issued_total_row = 37548 
issued_total_col = 92095 
Row_Bus_Util =  0.028987 
CoL_Bus_Util = 0.071096 
Either_Row_CoL_Bus_Util = 0.099914 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.001692 
queue_avg = 1.261474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=1.26147
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1295355 n_nop=1168109 n_act=18394 n_pre=18378 n_ref_event=0 n_req=87948 n_rd=87046 n_rd_L2_A=0 n_write=0 n_wr_bk=3608 bw_util=0.14
n_activity=888040 dram_eff=0.2042
bk0: 5578a 1239988i bk1: 5432a 1240931i bk2: 5259a 1243550i bk3: 5176a 1242303i bk4: 5450a 1240211i bk5: 5497a 1241679i bk6: 5492a 1241981i bk7: 5435a 1241968i bk8: 5431a 1240516i bk9: 5446a 1240968i bk10: 5390a 1242031i bk11: 5451a 1241912i bk12: 5401a 1242010i bk13: 5470a 1241819i bk14: 5726a 1238328i bk15: 5412a 1242436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790854
Row_Buffer_Locality_read = 0.793018
Row_Buffer_Locality_write = 0.582040
Bank_Level_Parallism = 1.390200
Bank_Level_Parallism_Col = 1.225743
Bank_Level_Parallism_Ready = 1.041298
write_to_read_ratio_blp_rw_average = 0.043798
GrpLevelPara = 1.205727 

BW Util details:
bwutil = 0.139968 
total_CMD = 1295355 
util_bw = 181308 
Wasted_Col = 320723 
Wasted_Row = 185340 
Idle = 607984 

BW Util Bottlenecks: 
RCDc_limit = 251038 
RCDWRc_limit = 2659 
WTRc_limit = 15422 
RTWc_limit = 10254 
CCDLc_limit = 103360 
rwq = 0 
CCDLc_limit_alone = 101874 
WTRc_limit_alone = 14511 
RTWc_limit_alone = 9679 

Commands details: 
total_CMD = 1295355 
n_nop = 1168109 
Read = 87046 
Write = 0 
L2_Alloc = 0 
L2_WB = 3608 
n_act = 18394 
n_pre = 18378 
n_ref = 0 
n_req = 87948 
total_req = 90654 

Dual Bus Interface Util: 
issued_total_row = 36772 
issued_total_col = 90654 
Row_Bus_Util =  0.028388 
CoL_Bus_Util = 0.069984 
Either_Row_CoL_Bus_Util = 0.098233 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.001415 
queue_avg = 1.220297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.2203

========= L2 cache stats =========
L2_cache_bank[0]: Access = 60380, Miss = 45895, Miss_rate = 0.760, Pending_hits = 9572, Reservation_fails = 0
L2_cache_bank[1]: Access = 61182, Miss = 46510, Miss_rate = 0.760, Pending_hits = 9748, Reservation_fails = 0
L2_cache_bank[2]: Access = 61624, Miss = 46896, Miss_rate = 0.761, Pending_hits = 9742, Reservation_fails = 0
L2_cache_bank[3]: Access = 61801, Miss = 46881, Miss_rate = 0.759, Pending_hits = 9780, Reservation_fails = 0
L2_cache_bank[4]: Access = 60766, Miss = 46236, Miss_rate = 0.761, Pending_hits = 9646, Reservation_fails = 0
L2_cache_bank[5]: Access = 60275, Miss = 45830, Miss_rate = 0.760, Pending_hits = 9608, Reservation_fails = 0
L2_cache_bank[6]: Access = 61451, Miss = 46630, Miss_rate = 0.759, Pending_hits = 9639, Reservation_fails = 0
L2_cache_bank[7]: Access = 61390, Miss = 46627, Miss_rate = 0.760, Pending_hits = 9797, Reservation_fails = 0
L2_cache_bank[8]: Access = 61346, Miss = 46535, Miss_rate = 0.759, Pending_hits = 9732, Reservation_fails = 0
L2_cache_bank[9]: Access = 60632, Miss = 45986, Miss_rate = 0.758, Pending_hits = 9644, Reservation_fails = 0
L2_cache_bank[10]: Access = 97881, Miss = 46071, Miss_rate = 0.471, Pending_hits = 9641, Reservation_fails = 0
L2_cache_bank[11]: Access = 61399, Miss = 46793, Miss_rate = 0.762, Pending_hits = 9722, Reservation_fails = 0
L2_cache_bank[12]: Access = 60964, Miss = 46139, Miss_rate = 0.757, Pending_hits = 9683, Reservation_fails = 0
L2_cache_bank[13]: Access = 60008, Miss = 45617, Miss_rate = 0.760, Pending_hits = 9501, Reservation_fails = 0
L2_cache_bank[14]: Access = 62072, Miss = 47019, Miss_rate = 0.757, Pending_hits = 9834, Reservation_fails = 0
L2_cache_bank[15]: Access = 60321, Miss = 45796, Miss_rate = 0.759, Pending_hits = 9594, Reservation_fails = 0
L2_cache_bank[16]: Access = 60127, Miss = 45725, Miss_rate = 0.760, Pending_hits = 9566, Reservation_fails = 0
L2_cache_bank[17]: Access = 60374, Miss = 45796, Miss_rate = 0.759, Pending_hits = 9570, Reservation_fails = 0
L2_cache_bank[18]: Access = 60818, Miss = 46298, Miss_rate = 0.761, Pending_hits = 9497, Reservation_fails = 0
L2_cache_bank[19]: Access = 60672, Miss = 46105, Miss_rate = 0.760, Pending_hits = 9649, Reservation_fails = 0
L2_cache_bank[20]: Access = 61734, Miss = 46896, Miss_rate = 0.760, Pending_hits = 9711, Reservation_fails = 0
L2_cache_bank[21]: Access = 61404, Miss = 46661, Miss_rate = 0.760, Pending_hits = 9606, Reservation_fails = 0
L2_cache_bank[22]: Access = 61059, Miss = 46427, Miss_rate = 0.760, Pending_hits = 9649, Reservation_fails = 0
L2_cache_bank[23]: Access = 60023, Miss = 45663, Miss_rate = 0.761, Pending_hits = 9556, Reservation_fails = 0
L2_total_cache_accesses = 1499703
L2_total_cache_misses = 1111032
L2_total_cache_miss_rate = 0.7408
L2_total_cache_pending_hits = 231687
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 156984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 785567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 231687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1668426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 62964
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=1499703
icnt_total_pkts_simt_to_mem=1499703
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.50819
	minimum = 5
	maximum = 105
Network latency average = 6.50782
	minimum = 5
	maximum = 105
Slowest packet = 1502757
Flit latency average = 6.50782
	minimum = 5
	maximum = 105
Slowest flit = 1502757
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.078562
	minimum = 0 (at node 30)
	maximum = 0.341781 (at node 3)
Accepted packet rate average = 0.078562
	minimum = 0 (at node 30)
	maximum = 0.341781 (at node 3)
Injected flit rate average = 0.078562
	minimum = 0 (at node 30)
	maximum = 0.341781 (at node 3)
Accepted flit rate average= 0.078562
	minimum = 0 (at node 30)
	maximum = 0.341781 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.50995 (4 samples)
	minimum = 5 (4 samples)
	maximum = 101 (4 samples)
Network latency average = 6.50971 (4 samples)
	minimum = 5 (4 samples)
	maximum = 101 (4 samples)
Flit latency average = 6.50971 (4 samples)
	minimum = 5 (4 samples)
	maximum = 101 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0785707 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.342527 (4 samples)
Accepted packet rate average = 0.0785707 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.342527 (4 samples)
Injected flit rate average = 0.0785707 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.342527 (4 samples)
Accepted flit rate average = 0.0785707 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.342527 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 49 sec (229 sec)
gpgpu_simulation_rate = 1645846 (inst/sec)
gpgpu_simulation_rate = 3206 (cycle/sec)
gpgpu_silicon_slowdown = 441983x
Processing kernel ./traces/kernel-5.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 5
-grid dim = (463,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 60
-cuda stream id = 0
-shmem base_addr = 0x00007f0cd5000000
-local mem base_addr = 0x00007f0cd3000000
-nvbit version = 1.5
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 5,0,0
thread block = 6,0,0
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 170931
gpu_sim_insn = 89588156
gpu_ipc =     524.1188
gpu_tot_sim_cycle = 905139
gpu_tot_sim_insn = 466487068
gpu_tot_ipc =     515.3762
gpu_tot_issued_cta = 2315
gpu_occupancy = 96.8555% 
gpu_tot_occupancy = 96.5145% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9936
partiton_level_parallism_total  =       2.0334
partiton_level_parallism_util =       2.2393
partiton_level_parallism_util_total  =       2.2760
L2_BW  =      90.3981 GB/Sec
L2_BW_total  =      92.2006 GB/Sec
gpu_total_sim_rate=1648364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0

Total_core_cache_fail_stats:
ctas_completed 2315, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
47659, 47708, 47682, 47717, 47932, 47963, 47906, 47925, 47637, 47645, 47648, 47646, 47950, 47890, 47909, 47877, 47628, 47710, 47717, 47660, 47877, 47859, 47897, 47904, 47657, 47626, 47609, 47686, 47915, 47893, 47847, 47865, 47618, 47606, 47627, 47607, 47847, 47887, 47826, 47855, 43817, 43838, 43838, 43849, 44020, 43997, 44076, 44057, 42870, 42865, 42870, 42889, 43061, 43059, 43071, 43035, 42830, 42895, 42874, 42878, 43080, 43127, 43109, 43113, 
gpgpu_n_tot_thrd_icount = 466487068
gpgpu_n_tot_w_icount = 15556494
gpgpu_n_stall_shd_mem = 1567828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1762142
gpgpu_n_mem_write_global = 78330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11350200
gpgpu_n_store_insn = 500000
gpgpu_n_shmem_insn = 64644580
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 130378
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1437450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7377063	W0_Idle:22600	W0_Scoreboard:531385	W1:0	W2:0	W3:0	W4:1568	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:94341	W13:93124	W14:87628	W15:87628	W16:88002	W17:87628	W18:87628	W19:88544	W20:91329	W21:87628	W22:87628	W23:87628	W24:87628	W25:87628	W26:87628	W27:87628	W28:87632	W29:87628	W30:87628	W31:87628	W32:13392226
single_issue_nums: WS0:2822352	WS1:2820968	WS2:2821637	WS3:2820317	
dual_issue_nums: WS0:533388	WS1:534080	WS2:533741	WS3:534401	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14097136 {8:1762142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3133200 {40:78330,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70485680 {40:1762142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 626640 {8:78330,}
maxmflatency = 501 
max_icnt2mem_latency = 94 
maxmrqlatency = 144 
max_icnt2sh_latency = 197 
averagemflatency = 249 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 13 
mrq_lat_table:592368 	45246 	49610 	115568 	423853 	77570 	6899 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	666807 	1173665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1404080 	426642 	4305 	4547 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	631597 	686884 	403900 	113056 	4792 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1591 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        76        80        76        66        55        84        84        72        92        60        96        52        80        84        83        77 
dram[1]:       108        79        73        76        80       100        76        68        68        92        64        72        72        76        61        73 
dram[2]:        67        58        69       114        69        68        84        80        76        64        84        88        91        72        96        67 
dram[3]:        80        60        62        85        71        72        64        64        56        72        84        52        80        72        76       138 
dram[4]:        92        76        98        84        56        49        76        92        60        72        52        48        52        76        88        60 
dram[5]:        78        60       103       112        64        64        68        85        72        84        60        80        76        84        74       107 
dram[6]:        59       102        84        58        92        48        64        88        68        60        60        88        68        56        68        61 
dram[7]:        72        95        77        64        88        60        60        56        64        76        60        68        52        68        78        76 
dram[8]:        76        56        76        80        61        76        44        76        52        68        92        80        76        76        89        56 
dram[9]:        64        84        97       115        80        49        90        64       108        76        77        80        88        72        71        86 
dram[10]:        64        68        56        71        65        64        92        76        88        56        76        60        96        80       106        50 
dram[11]:        76        67        75        71        74        88        56        88        64        68        68        80        60        72        60       100 
maximum service time to same row:
dram[0]:    106143    105029    107180    105485    101175    102409     65384     65402     83899     82690     87833     72995     55456     72939     97166     97035 
dram[1]:    102962    105815    104656    106164     84364    106506     72213     65742     83314     84334     66045     69644     68749     81718     97066     97751 
dram[2]:    104287    103311    102531    110124    103591    104958     65349     74387     90356     85489     76013     74026     71311     67755     97015     96893 
dram[3]:    102885    102864    102881    105754    103163    102902     67728     69104     83164     86331     71233     75311     70711     54176     96900     99082 
dram[4]:    104053    103315    102476    103011    104083    104303     65509     67718     85092     72998     77528     73469     65740     57012    100803    109139 
dram[5]:    103104    104778    100670    106341    104916    102120     68180     71926     82885     82789     70903     77596     57109     67619     97011    100353 
dram[6]:    107092    104175    105606    104345    103937    104537     70734     70752     61508     81585     74962     75133     68022     63695    109966     96826 
dram[7]:    102631    102013    106819    106216    103799    103386     67811     67233     83220     88103     75406     63535     67415     80937    109118     98466 
dram[8]:    103022    102375    101470    106116    104677    102851     71890     65390     72548     65508     73102     76364     76425     76457    105516     97088 
dram[9]:    105852    103343    104280    105910    104211    103356     62301     65316     87842     81354     72944     73105     71993     56537     98182     99139 
dram[10]:    103549    103928     98579    104617    102781     91822     70268     65345     83259     75097     74120     71320     66835     74991     98961     97072 
dram[11]:    103133    100798    107250    108558     99631    103056     71289     72585     86734     76967     71102     73930     65303     63553     96034     97052 
average row accesses per activate:
dram[0]:  4.714678  4.935961  4.661076  4.697139  4.685753  4.722798  4.743814  4.727931  4.686275  4.591480  4.479497  4.610354  4.807220  4.669930  4.717421  4.686023 
dram[1]:  4.875354  4.987198  4.628767  4.680171  4.678092  4.645654  4.723803  4.790859  4.541777  4.581152  4.752621  4.710868  4.760475  4.663015  4.587101  4.686739 
dram[2]:  4.714784  4.695199  4.608047  4.707028  4.630832  4.751949  4.725817  4.714804  4.507611  4.645878  4.631930  4.780029  4.735609  4.710104  4.670540  4.591187 
dram[3]:  4.831067  4.690701  4.797943  4.695535  4.748458  4.664876  4.792507  4.691125  4.496782  4.593288  4.592944  4.749656  4.755319  4.737817  4.737171  4.651484 
dram[4]:  4.785666  4.708305  4.652507  4.730070  4.509044  4.653351  4.706246  4.623948  4.593535  4.659545  4.629044  4.644163  4.806201  4.703180  4.767568  4.671961 
dram[5]:  4.805014  4.640783  4.819269  4.800000  4.623030  4.714578  4.704226  4.694975  4.487984  4.577361  4.563172  4.898438  4.575033  4.767317  4.586585  4.767615 
dram[6]:  4.710274  4.742340  4.661982  4.616114  4.796399  4.646185  4.742917  4.697917  4.466346  4.502341  4.679442  4.687881  4.713684  4.658849  4.703601  4.538918 
dram[7]:  4.710990  4.770376  4.690921  4.759383  4.853180  4.677464  4.673220  4.691333  4.509356  4.492074  4.715901  4.723666  4.712195  4.604778  4.570451  4.577734 
dram[8]:  4.839031  4.667364  4.837404  4.634641  4.606726  4.647427  4.655325  4.731586  4.452412  4.531958  4.906529  4.591304  4.597742  4.777778  4.657950  4.642663 
dram[9]:  4.629866  4.723554  4.884849  4.815972  4.732542  4.639887  4.649229  4.728404  4.602981  4.664421  4.537729  4.824113  4.770345  4.762009  4.603390  4.599047 
dram[10]:  4.733757  4.702834  4.637097  4.695740  4.823779  4.622604  4.684385  4.680764  4.501286  4.448410  4.512056  4.752089  4.987179  4.814346  4.653949  4.456330 
dram[11]:  4.770977  4.593414  4.773218  4.583847  4.652262  4.803596  4.759494  4.715680  4.605567  4.667813  4.644323  4.723172  4.620853  4.633015  4.606376  4.699387 
average row locality = 1311128/280062 = 4.681563
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6801      6927      6608      6679      6827      7196      6431      6462      6830      6506      6673      6712      6572      6598      6791      6867 
dram[1]:      6789      6931      6698      6523      6874      6908      6715      6842      6766      6891      6721      6820      6730      7151      6835      6864 
dram[2]:      6711      6693      7041      6700      6780      6643      6991      6427      6726      6403      6850      6502      6972      6684      6752      6705 
dram[3]:      6676      6895      6474      6876      6851      6866      6578      6645      6918      6754      6671      6845      7069      6826      6748      6622 
dram[4]:      6983      6787      6621      6696      6906      6806      6774      7053      6606      6675      6669      6551      6756      6578      6967      6704 
dram[5]:      6827      6812      6769      6762      6673      6846      6601      6544      6645      6747      6721      6805      6825      7005      6626      6948 
dram[6]:      6818      6721      6566      6764      6834      6820      6787      6679      6418      6676      6640      6841      6651      6488      6727      6818 
dram[7]:      6876      6648      6969      7037      7082      6722      6827      6971      6439      6709      6613      6824      6706      6673      6620      6876 
dram[8]:      6725      6644      6870      6788      6643      6600      6248      6596      6780      6749      7039      6773      6435      7264      6517      6780 
dram[9]:      6485      6619      7168      6849      6693      6522      6840      6765      6701      6830      6586      6709      6835      6459      6734      6673 
dram[10]:      6645      6742      6848      6889      6740      6919      6944      6769      6900      6787      7040      6753      6897      6758      6862      6534 
dram[11]:      6865      6776      6570      6639      6816      6857      6702      6681      6714      6711      6718      6813      6754      6718      7024      6810 
total dram reads = 1296674
bank skew: 7264/6248 = 1.16
chip skew: 109058/107248 = 1.02
number of total write accesses:
dram[0]:       292       348       248       208       188       384       348       288       404       276       400       224       344       320       348       292 
dram[1]:       380       324       240       248       348       372       368       304       332       436       320       288       348       344       256       252 
dram[2]:       200       216       240       256       276       248       372       280       340       312       336       416       412       300       324       268 
dram[3]:       292       264       224       256       308       320       296       272       280       360       396       244       332       308       332       472 
dram[4]:       380       292       240       272       296       268       332       364       292       344       228       212       256       308       356       244 
dram[5]:       292       244       336       312       288       300       316       360       312       348       276       368       260       336       300       356 
dram[6]:       236       356       272       216       368       244       304       344       340       220       300       332       264       268       260       252 
dram[7]:       272       332       232       256       364       260       264       264       272       368       240       328       224       292       248       292 
dram[8]:       276       196       248       248       276       332       184       340       200       232       400       364       320       356       296       216 
dram[9]:       228       316       344       344       336       248       368       308       372       368       356       372       328       336       224       332 
dram[10]:       232       252       208       224       304       300       424       372       416       272       284       284       420       352       364       192 
dram[11]:       288       236       240       232       296       356       264       344       280       304       288       388       284       296       224       336 
total dram writes = 57816
bank skew: 472/184 = 2.57
chip skew: 5180/4484 = 1.16
average mf latency per bank:
dram[0]:        334       333       335       336       335       333       335       335       329       332       331       334       331       331       332       331
dram[1]:        334       331       336       336       333       334       338       338       332       330       333       332       334       333       332       332
dram[2]:        333       338       336       335       335       334       335       337       332       330       331       333       332       336       332       332
dram[3]:        331       335       334       337       335       333       336       334       334       331       330       338       332       333       332       330
dram[4]:        333       333       335       336       335       337       338       336       332       334       333       332       333       331       331       333
dram[5]:       1235       336       335       332       333       333       334       338       332       333       335       333       335       335       332       331
dram[6]:        336       333       336       334       331       334       335       334       330       335       332       333       333       335       334       334
dram[7]:        334       335       335       336       333       333       335       339       331       331       332       331       335       335       333       333
dram[8]:        333       335       334       334       336       331       333       336       334       333       332       330       334       334       332       333
dram[9]:        335       333       335       335       332       336       336       334       331       330       334       331       331       331       334       334
dram[10]:        337       334       335       336       332       335       335       333       330       333       333       333       330       332       332       336
dram[11]:        336       336       334       336       334       331       337       336       333       330       334       329       334       332       334       331
maximum mf latency per bank:
dram[0]:        384       394       364       376       395       370       446       415       369       377       362       371       381       361       364       377
dram[1]:        401       368       384       369       393       392       490       432       359       358       372       363       361       386       369       384
dram[2]:        376       398       351       372       376       368       476       501       347       412       388       385       389       366       345       381
dram[3]:        353       375       345       348       374       350       460       491       361       356       378       388       367       362       370       378
dram[4]:        394       368       367       374       369       377       436       426       360       386       368       375       355       360       359       388
dram[5]:        391       364       373       377       378       399       457       475       390       366       356       360       365       372       353       394
dram[6]:        419       380       375       386       380       367       446       417       365       362       384       387       369       374       359       363
dram[7]:        384       424       385       353       371       362       432       422       351       368       376       359       368       382       349       346
dram[8]:        380       405       360       349       362       347       391       437       393       375       367       358       358       390       368       360
dram[9]:        385       367       361       363       367       346       445       449       426       354       346       343       387       361       367       355
dram[10]:        399       367       385       390       389       372       439       468       362       402       357       376       382       363       378       361
dram[11]:        385       389       360       370       362       370       438       444       364       355       391       385       381       399       368       376
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1438504 n_act=23155 n_pre=23139 n_ref_event=0 n_req=108708 n_rd=107480 n_rd_L2_A=0 n_write=0 n_wr_bk=4912 bw_util=0.1408
n_activity=1104111 dram_eff=0.2036
bk0: 6801a 1528198i bk1: 6927a 1529749i bk2: 6608a 1529781i bk3: 6679a 1530772i bk4: 6827a 1528186i bk5: 7196a 1523845i bk6: 6431a 1531258i bk7: 6462a 1532029i bk8: 6830a 1526644i bk9: 6506a 1530211i bk10: 6673a 1526106i bk11: 6712a 1528970i bk12: 6572a 1531301i bk13: 6598a 1530020i bk14: 6791a 1527728i bk15: 6867a 1527576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786998
Row_Buffer_Locality_read = 0.789040
Row_Buffer_Locality_write = 0.608306
Bank_Level_Parallism = 1.393070
Bank_Level_Parallism_Col = 1.226872
Bank_Level_Parallism_Ready = 1.040716
write_to_read_ratio_blp_rw_average = 0.047063
GrpLevelPara = 1.205477 

BW Util details:
bwutil = 0.140760 
total_CMD = 1596927 
util_bw = 224784 
Wasted_Col = 404157 
Wasted_Row = 233552 
Idle = 734434 

BW Util Bottlenecks: 
RCDc_limit = 316312 
RCDWRc_limit = 3368 
WTRc_limit = 20464 
RTWc_limit = 14110 
CCDLc_limit = 129812 
rwq = 0 
CCDLc_limit_alone = 127695 
WTRc_limit_alone = 19251 
RTWc_limit_alone = 13206 

Commands details: 
total_CMD = 1596927 
n_nop = 1438504 
Read = 107480 
Write = 0 
L2_Alloc = 0 
L2_WB = 4912 
n_act = 23155 
n_pre = 23139 
n_ref = 0 
n_req = 108708 
total_req = 112392 

Dual Bus Interface Util: 
issued_total_row = 46294 
issued_total_col = 112392 
Row_Bus_Util =  0.028989 
CoL_Bus_Util = 0.070380 
Either_Row_CoL_Bus_Util = 0.099205 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.001660 
queue_avg = 1.256244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.25624
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1436027 n_act=23461 n_pre=23445 n_ref_event=0 n_req=110348 n_rd=109058 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.143
n_activity=1110290 dram_eff=0.2057
bk0: 6789a 1529196i bk1: 6931a 1530116i bk2: 6698a 1528386i bk3: 6523a 1530683i bk4: 6874a 1526459i bk5: 6908a 1525976i bk6: 6715a 1528149i bk7: 6842a 1528933i bk8: 6766a 1526305i bk9: 6891a 1524218i bk10: 6721a 1528541i bk11: 6820a 1528586i bk12: 6730a 1528498i bk13: 7151a 1523579i bk14: 6835a 1526453i bk15: 6864a 1527756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787391
Row_Buffer_Locality_read = 0.789754
Row_Buffer_Locality_write = 0.587597
Bank_Level_Parallism = 1.410421
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.043177
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.143047 
total_CMD = 1596927 
util_bw = 228436 
Wasted_Col = 406360 
Wasted_Row = 232899 
Idle = 729232 

BW Util Bottlenecks: 
RCDc_limit = 318816 
RCDWRc_limit = 3819 
WTRc_limit = 22278 
RTWc_limit = 14869 
CCDLc_limit = 131357 
rwq = 0 
CCDLc_limit_alone = 128930 
WTRc_limit_alone = 20964 
RTWc_limit_alone = 13756 

Commands details: 
total_CMD = 1596927 
n_nop = 1436027 
Read = 109058 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 23461 
n_pre = 23445 
n_ref = 0 
n_req = 110348 
total_req = 114218 

Dual Bus Interface Util: 
issued_total_row = 46906 
issued_total_col = 114218 
Row_Bus_Util =  0.029373 
CoL_Bus_Util = 0.071524 
Either_Row_CoL_Bus_Util = 0.100756 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.001392 
queue_avg = 1.292881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.29288
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1438286 n_act=23268 n_pre=23252 n_ref_event=0 n_req=108779 n_rd=107580 n_rd_L2_A=0 n_write=0 n_wr_bk=4796 bw_util=0.1407
n_activity=1106616 dram_eff=0.2031
bk0: 6711a 1529900i bk1: 6693a 1530319i bk2: 7041a 1524884i bk3: 6700a 1529804i bk4: 6780a 1527315i bk5: 6643a 1530664i bk6: 6991a 1525430i bk7: 6427a 1532189i bk8: 6726a 1525894i bk9: 6403a 1531708i bk10: 6850a 1526434i bk11: 6502a 1531708i bk12: 6972a 1525628i bk13: 6684a 1529361i bk14: 6752a 1527731i bk15: 6705a 1527912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786098
Row_Buffer_Locality_read = 0.788437
Row_Buffer_Locality_write = 0.576314
Bank_Level_Parallism = 1.394081
Bank_Level_Parallism_Col = 1.226336
Bank_Level_Parallism_Ready = 1.040342
write_to_read_ratio_blp_rw_average = 0.046650
GrpLevelPara = 1.205986 

BW Util details:
bwutil = 0.140740 
total_CMD = 1596927 
util_bw = 224752 
Wasted_Col = 406149 
Wasted_Row = 234881 
Idle = 731145 

BW Util Bottlenecks: 
RCDc_limit = 318091 
RCDWRc_limit = 3657 
WTRc_limit = 20035 
RTWc_limit = 14151 
CCDLc_limit = 129898 
rwq = 0 
CCDLc_limit_alone = 127863 
WTRc_limit_alone = 18906 
RTWc_limit_alone = 13245 

Commands details: 
total_CMD = 1596927 
n_nop = 1438286 
Read = 107580 
Write = 0 
L2_Alloc = 0 
L2_WB = 4796 
n_act = 23268 
n_pre = 23252 
n_ref = 0 
n_req = 108779 
total_req = 112376 

Dual Bus Interface Util: 
issued_total_row = 46520 
issued_total_col = 112376 
Row_Bus_Util =  0.029131 
CoL_Bus_Util = 0.070370 
Either_Row_CoL_Bus_Util = 0.099341 
Issued_on_Two_Bus_Simul_Util = 0.000160 
issued_two_Eff = 0.001607 
queue_avg = 1.274101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.2741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1437283 n_act=23311 n_pre=23295 n_ref_event=0 n_req=109553 n_rd=108314 n_rd_L2_A=0 n_write=0 n_wr_bk=4956 bw_util=0.1419
n_activity=1107597 dram_eff=0.2045
bk0: 6676a 1530916i bk1: 6895a 1527674i bk2: 6474a 1532771i bk3: 6876a 1528579i bk4: 6851a 1527550i bk5: 6866a 1527261i bk6: 6578a 1531093i bk7: 6645a 1530168i bk8: 6918a 1523973i bk9: 6754a 1527019i bk10: 6671a 1527098i bk11: 6845a 1528569i bk12: 7069a 1525194i bk13: 6826a 1528473i bk14: 6748a 1528807i bk15: 6622a 1528640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787217
Row_Buffer_Locality_read = 0.789289
Row_Buffer_Locality_write = 0.606134
Bank_Level_Parallism = 1.399212
Bank_Level_Parallism_Col = 1.229943
Bank_Level_Parallism_Ready = 1.041063
write_to_read_ratio_blp_rw_average = 0.046755
GrpLevelPara = 1.208811 

BW Util details:
bwutil = 0.141860 
total_CMD = 1596927 
util_bw = 226540 
Wasted_Col = 405602 
Wasted_Row = 233475 
Idle = 731310 

BW Util Bottlenecks: 
RCDc_limit = 318421 
RCDWRc_limit = 3401 
WTRc_limit = 21181 
RTWc_limit = 14318 
CCDLc_limit = 129821 
rwq = 0 
CCDLc_limit_alone = 127728 
WTRc_limit_alone = 20045 
RTWc_limit_alone = 13361 

Commands details: 
total_CMD = 1596927 
n_nop = 1437283 
Read = 108314 
Write = 0 
L2_Alloc = 0 
L2_WB = 4956 
n_act = 23311 
n_pre = 23295 
n_ref = 0 
n_req = 109553 
total_req = 113270 

Dual Bus Interface Util: 
issued_total_row = 46606 
issued_total_col = 113270 
Row_Bus_Util =  0.029185 
CoL_Bus_Util = 0.070930 
Either_Row_CoL_Bus_Util = 0.099970 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.001453 
queue_avg = 1.269834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.26983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1437661 n_act=23371 n_pre=23355 n_ref_event=0 n_req=109303 n_rd=108132 n_rd_L2_A=0 n_write=0 n_wr_bk=4684 bw_util=0.1413
n_activity=1111336 dram_eff=0.203
bk0: 6983a 1526191i bk1: 6787a 1528748i bk2: 6621a 1529925i bk3: 6696a 1530177i bk4: 6906a 1524673i bk5: 6806a 1527876i bk6: 6774a 1527804i bk7: 7053a 1523897i bk8: 6606a 1527970i bk9: 6675a 1528737i bk10: 6669a 1528825i bk11: 6551a 1531580i bk12: 6756a 1529963i bk13: 6578a 1531137i bk14: 6967a 1526935i bk15: 6704a 1529980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786182
Row_Buffer_Locality_read = 0.788453
Row_Buffer_Locality_write = 0.576430
Bank_Level_Parallism = 1.395821
Bank_Level_Parallism_Col = 1.224953
Bank_Level_Parallism_Ready = 1.038680
write_to_read_ratio_blp_rw_average = 0.046531
GrpLevelPara = 1.204548 

BW Util details:
bwutil = 0.141291 
total_CMD = 1596927 
util_bw = 225632 
Wasted_Col = 406805 
Wasted_Row = 234673 
Idle = 729817 

BW Util Bottlenecks: 
RCDc_limit = 319054 
RCDWRc_limit = 3548 
WTRc_limit = 18920 
RTWc_limit = 14270 
CCDLc_limit = 129777 
rwq = 0 
CCDLc_limit_alone = 127624 
WTRc_limit_alone = 17871 
RTWc_limit_alone = 13166 

Commands details: 
total_CMD = 1596927 
n_nop = 1437661 
Read = 108132 
Write = 0 
L2_Alloc = 0 
L2_WB = 4684 
n_act = 23371 
n_pre = 23355 
n_ref = 0 
n_req = 109303 
total_req = 112816 

Dual Bus Interface Util: 
issued_total_row = 46726 
issued_total_col = 112816 
Row_Bus_Util =  0.029260 
CoL_Bus_Util = 0.070646 
Either_Row_CoL_Bus_Util = 0.099733 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.001733 
queue_avg = 1.281466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=1.28147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1437351 n_act=23342 n_pre=23326 n_ref_event=0 n_req=109407 n_rd=108156 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.1417
n_activity=1109030 dram_eff=0.2041
bk0: 6827a 1529127i bk1: 6812a 1527866i bk2: 6769a 1529810i bk3: 6762a 1529859i bk4: 6673a 1528314i bk5: 6846a 1529214i bk6: 6601a 1529751i bk7: 6544a 1530208i bk8: 6645a 1526706i bk9: 6747a 1527108i bk10: 6721a 1526898i bk11: 6805a 1530379i bk12: 6825a 1526683i bk13: 7005a 1526492i bk14: 6626a 1527968i bk15: 6948a 1527044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786659
Row_Buffer_Locality_read = 0.788999
Row_Buffer_Locality_write = 0.584333
Bank_Level_Parallism = 1.401420
Bank_Level_Parallism_Col = 1.233096
Bank_Level_Parallism_Ready = 1.041169
write_to_read_ratio_blp_rw_average = 0.048790
GrpLevelPara = 1.211161 

BW Util details:
bwutil = 0.141722 
total_CMD = 1596927 
util_bw = 226320 
Wasted_Col = 404859 
Wasted_Row = 233224 
Idle = 732524 

BW Util Bottlenecks: 
RCDc_limit = 317921 
RCDWRc_limit = 3659 
WTRc_limit = 20920 
RTWc_limit = 14816 
CCDLc_limit = 129343 
rwq = 0 
CCDLc_limit_alone = 127061 
WTRc_limit_alone = 19730 
RTWc_limit_alone = 13724 

Commands details: 
total_CMD = 1596927 
n_nop = 1437351 
Read = 108156 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 23342 
n_pre = 23326 
n_ref = 0 
n_req = 109407 
total_req = 113160 

Dual Bus Interface Util: 
issued_total_row = 46668 
issued_total_col = 113160 
Row_Bus_Util =  0.029224 
CoL_Bus_Util = 0.070861 
Either_Row_CoL_Bus_Util = 0.099927 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.001579 
queue_avg = 1.259436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.25944
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1438840 n_act=23263 n_pre=23247 n_ref_event=0 n_req=108392 n_rd=107248 n_rd_L2_A=0 n_write=0 n_wr_bk=4576 bw_util=0.14
n_activity=1102522 dram_eff=0.2029
bk0: 6818a 1528227i bk1: 6721a 1529021i bk2: 6566a 1530370i bk3: 6764a 1528602i bk4: 6834a 1528423i bk5: 6820a 1528691i bk6: 6787a 1528775i bk7: 6679a 1529867i bk8: 6418a 1529085i bk9: 6676a 1527954i bk10: 6640a 1529589i bk11: 6841a 1528005i bk12: 6651a 1529453i bk13: 6488a 1531016i bk14: 6727a 1529234i bk15: 6818a 1527532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785381
Row_Buffer_Locality_read = 0.787371
Row_Buffer_Locality_write = 0.598776
Bank_Level_Parallism = 1.396854
Bank_Level_Parallism_Col = 1.225872
Bank_Level_Parallism_Ready = 1.038996
write_to_read_ratio_blp_rw_average = 0.044080
GrpLevelPara = 1.206333 

BW Util details:
bwutil = 0.140049 
total_CMD = 1596927 
util_bw = 223648 
Wasted_Col = 403013 
Wasted_Row = 232284 
Idle = 737982 

BW Util Bottlenecks: 
RCDc_limit = 318035 
RCDWRc_limit = 3289 
WTRc_limit = 19189 
RTWc_limit = 12965 
CCDLc_limit = 128608 
rwq = 0 
CCDLc_limit_alone = 126584 
WTRc_limit_alone = 18016 
RTWc_limit_alone = 12114 

Commands details: 
total_CMD = 1596927 
n_nop = 1438840 
Read = 107248 
Write = 0 
L2_Alloc = 0 
L2_WB = 4576 
n_act = 23263 
n_pre = 23247 
n_ref = 0 
n_req = 108392 
total_req = 111824 

Dual Bus Interface Util: 
issued_total_row = 46510 
issued_total_col = 111824 
Row_Bus_Util =  0.029125 
CoL_Bus_Util = 0.070024 
Either_Row_CoL_Bus_Util = 0.098995 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.001562 
queue_avg = 1.254144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.25414
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1437102 n_act=23493 n_pre=23477 n_ref_event=0 n_req=109719 n_rd=108592 n_rd_L2_A=0 n_write=0 n_wr_bk=4508 bw_util=0.1416
n_activity=1111853 dram_eff=0.2034
bk0: 6876a 1527872i bk1: 6648a 1530658i bk2: 6969a 1527040i bk3: 7037a 1527596i bk4: 7082a 1526737i bk5: 6722a 1528943i bk6: 6827a 1527235i bk7: 6971a 1526685i bk8: 6439a 1529677i bk9: 6709a 1526094i bk10: 6613a 1530206i bk11: 6824a 1528357i bk12: 6706a 1529797i bk13: 6673a 1529214i bk14: 6620a 1528443i bk15: 6876a 1527283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785880
Row_Buffer_Locality_read = 0.787913
Row_Buffer_Locality_write = 0.590062
Bank_Level_Parallism = 1.396042
Bank_Level_Parallism_Col = 1.225452
Bank_Level_Parallism_Ready = 1.039590
write_to_read_ratio_blp_rw_average = 0.043544
GrpLevelPara = 1.205114 

BW Util details:
bwutil = 0.141647 
total_CMD = 1596927 
util_bw = 226200 
Wasted_Col = 408002 
Wasted_Row = 234535 
Idle = 728190 

BW Util Bottlenecks: 
RCDc_limit = 321547 
RCDWRc_limit = 3370 
WTRc_limit = 19077 
RTWc_limit = 13126 
CCDLc_limit = 130916 
rwq = 0 
CCDLc_limit_alone = 128897 
WTRc_limit_alone = 17896 
RTWc_limit_alone = 12288 

Commands details: 
total_CMD = 1596927 
n_nop = 1437102 
Read = 108592 
Write = 0 
L2_Alloc = 0 
L2_WB = 4508 
n_act = 23493 
n_pre = 23477 
n_ref = 0 
n_req = 109719 
total_req = 113100 

Dual Bus Interface Util: 
issued_total_row = 46970 
issued_total_col = 113100 
Row_Bus_Util =  0.029413 
CoL_Bus_Util = 0.070824 
Either_Row_CoL_Bus_Util = 0.100083 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.001533 
queue_avg = 1.269302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.2693
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1438811 n_act=23238 n_pre=23222 n_ref_event=0 n_req=108572 n_rd=107451 n_rd_L2_A=0 n_write=0 n_wr_bk=4484 bw_util=0.1402
n_activity=1102852 dram_eff=0.203
bk0: 6725a 1530490i bk1: 6644a 1530780i bk2: 6870a 1529767i bk3: 6788a 1528237i bk4: 6643a 1528245i bk5: 6600a 1529650i bk6: 6248a 1534113i bk7: 6596a 1530172i bk8: 6780a 1526224i bk9: 6749a 1527078i bk10: 7039a 1527336i bk11: 6773a 1527543i bk12: 6435a 1530290i bk13: 7264a 1524274i bk14: 6517a 1530168i bk15: 6780a 1528553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785976
Row_Buffer_Locality_read = 0.788201
Row_Buffer_Locality_write = 0.572703
Bank_Level_Parallism = 1.398904
Bank_Level_Parallism_Col = 1.228260
Bank_Level_Parallism_Ready = 1.041006
write_to_read_ratio_blp_rw_average = 0.044191
GrpLevelPara = 1.207652 

BW Util details:
bwutil = 0.140188 
total_CMD = 1596927 
util_bw = 223870 
Wasted_Col = 402311 
Wasted_Row = 232477 
Idle = 738269 

BW Util Bottlenecks: 
RCDc_limit = 317080 
RCDWRc_limit = 3462 
WTRc_limit = 18307 
RTWc_limit = 13079 
CCDLc_limit = 128863 
rwq = 0 
CCDLc_limit_alone = 126971 
WTRc_limit_alone = 17331 
RTWc_limit_alone = 12163 

Commands details: 
total_CMD = 1596927 
n_nop = 1438811 
Read = 107451 
Write = 0 
L2_Alloc = 0 
L2_WB = 4484 
n_act = 23238 
n_pre = 23222 
n_ref = 0 
n_req = 108572 
total_req = 111935 

Dual Bus Interface Util: 
issued_total_row = 46460 
issued_total_col = 111935 
Row_Bus_Util =  0.029093 
CoL_Bus_Util = 0.070094 
Either_Row_CoL_Bus_Util = 0.099013 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.001765 
queue_avg = 1.263943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.26394
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1438262 n_act=23154 n_pre=23138 n_ref_event=0 n_req=108763 n_rd=107468 n_rd_L2_A=0 n_write=0 n_wr_bk=5180 bw_util=0.1411
n_activity=1100294 dram_eff=0.2048
bk0: 6485a 1531214i bk1: 6619a 1530272i bk2: 7168a 1526340i bk3: 6849a 1528806i bk4: 6693a 1529061i bk5: 6522a 1531183i bk6: 6840a 1526213i bk7: 6765a 1528991i bk8: 6701a 1526760i bk9: 6830a 1526853i bk10: 6586a 1527974i bk11: 6709a 1530143i bk12: 6835a 1528550i bk13: 6459a 1531728i bk14: 6734a 1528535i bk15: 6673a 1528346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787115
Row_Buffer_Locality_read = 0.789593
Row_Buffer_Locality_write = 0.581467
Bank_Level_Parallism = 1.401834
Bank_Level_Parallism_Col = 1.229954
Bank_Level_Parallism_Ready = 1.039560
write_to_read_ratio_blp_rw_average = 0.049386
GrpLevelPara = 1.210000 

BW Util details:
bwutil = 0.141081 
total_CMD = 1596927 
util_bw = 225296 
Wasted_Col = 401989 
Wasted_Row = 231152 
Idle = 738490 

BW Util Bottlenecks: 
RCDc_limit = 314576 
RCDWRc_limit = 3866 
WTRc_limit = 21211 
RTWc_limit = 14388 
CCDLc_limit = 129815 
rwq = 0 
CCDLc_limit_alone = 127598 
WTRc_limit_alone = 20002 
RTWc_limit_alone = 13380 

Commands details: 
total_CMD = 1596927 
n_nop = 1438262 
Read = 107468 
Write = 0 
L2_Alloc = 0 
L2_WB = 5180 
n_act = 23154 
n_pre = 23138 
n_ref = 0 
n_req = 108763 
total_req = 112648 

Dual Bus Interface Util: 
issued_total_row = 46292 
issued_total_col = 112648 
Row_Bus_Util =  0.028988 
CoL_Bus_Util = 0.070540 
Either_Row_CoL_Bus_Util = 0.099356 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.001733 
queue_avg = 1.259611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.25961
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1436024 n_act=23633 n_pre=23617 n_ref_event=0 n_req=110252 n_rd=109027 n_rd_L2_A=0 n_write=0 n_wr_bk=4900 bw_util=0.1427
n_activity=1114838 dram_eff=0.2044
bk0: 6645a 1530548i bk1: 6742a 1529690i bk2: 6848a 1527354i bk3: 6889a 1528266i bk4: 6740a 1530285i bk5: 6919a 1526786i bk6: 6944a 1525494i bk7: 6769a 1527759i bk8: 6900a 1523450i bk9: 6787a 1525484i bk10: 7040a 1522973i bk11: 6753a 1528569i bk12: 6897a 1529208i bk13: 6758a 1530046i bk14: 6862a 1525849i bk15: 6534a 1528903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785646
Row_Buffer_Locality_read = 0.787979
Row_Buffer_Locality_write = 0.577959
Bank_Level_Parallism = 1.401918
Bank_Level_Parallism_Col = 1.228218
Bank_Level_Parallism_Ready = 1.038678
write_to_read_ratio_blp_rw_average = 0.047075
GrpLevelPara = 1.205395 

BW Util details:
bwutil = 0.142683 
total_CMD = 1596927 
util_bw = 227854 
Wasted_Col = 410396 
Wasted_Row = 235102 
Idle = 723575 

BW Util Bottlenecks: 
RCDc_limit = 322107 
RCDWRc_limit = 3690 
WTRc_limit = 20772 
RTWc_limit = 14458 
CCDLc_limit = 131808 
rwq = 0 
CCDLc_limit_alone = 129301 
WTRc_limit_alone = 19448 
RTWc_limit_alone = 13275 

Commands details: 
total_CMD = 1596927 
n_nop = 1436024 
Read = 109027 
Write = 0 
L2_Alloc = 0 
L2_WB = 4900 
n_act = 23633 
n_pre = 23617 
n_ref = 0 
n_req = 110252 
total_req = 113927 

Dual Bus Interface Util: 
issued_total_row = 47250 
issued_total_col = 113927 
Row_Bus_Util =  0.029588 
CoL_Bus_Util = 0.071341 
Either_Row_CoL_Bus_Util = 0.100758 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.001703 
queue_avg = 1.294448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=1.29445
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=1596927 n_nop=1437603 n_act=23375 n_pre=23359 n_ref_event=0 n_req=109332 n_rd=108168 n_rd_L2_A=0 n_write=0 n_wr_bk=4656 bw_util=0.1413
n_activity=1106686 dram_eff=0.2039
bk0: 6865a 1528104i bk1: 6776a 1528133i bk2: 6570a 1531559i bk3: 6639a 1529193i bk4: 6816a 1527084i bk5: 6857a 1528428i bk6: 6702a 1529808i bk7: 6681a 1529792i bk8: 6714a 1527849i bk9: 6711a 1529243i bk10: 6718a 1528383i bk11: 6813a 1528295i bk12: 6754a 1528215i bk13: 6718a 1528644i bk14: 7024a 1524963i bk15: 6810a 1528354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786202
Row_Buffer_Locality_read = 0.788181
Row_Buffer_Locality_write = 0.602234
Bank_Level_Parallism = 1.403212
Bank_Level_Parallism_Col = 1.231458
Bank_Level_Parallism_Ready = 1.041356
write_to_read_ratio_blp_rw_average = 0.044592
GrpLevelPara = 1.210757 

BW Util details:
bwutil = 0.141301 
total_CMD = 1596927 
util_bw = 225648 
Wasted_Col = 403744 
Wasted_Row = 232079 
Idle = 735456 

BW Util Bottlenecks: 
RCDc_limit = 318758 
RCDWRc_limit = 3247 
WTRc_limit = 20298 
RTWc_limit = 13265 
CCDLc_limit = 129309 
rwq = 0 
CCDLc_limit_alone = 127326 
WTRc_limit_alone = 19127 
RTWc_limit_alone = 12453 

Commands details: 
total_CMD = 1596927 
n_nop = 1437603 
Read = 108168 
Write = 0 
L2_Alloc = 0 
L2_WB = 4656 
n_act = 23375 
n_pre = 23359 
n_ref = 0 
n_req = 109332 
total_req = 112824 

Dual Bus Interface Util: 
issued_total_row = 46734 
issued_total_col = 112824 
Row_Bus_Util =  0.029265 
CoL_Bus_Util = 0.070651 
Either_Row_CoL_Bus_Util = 0.099769 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.001469 
queue_avg = 1.270532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.27053

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74056, Miss = 56800, Miss_rate = 0.767, Pending_hits = 11274, Reservation_fails = 0
L2_cache_bank[1]: Access = 74709, Miss = 57281, Miss_rate = 0.767, Pending_hits = 11489, Reservation_fails = 0
L2_cache_bank[2]: Access = 75733, Miss = 58132, Miss_rate = 0.768, Pending_hits = 11504, Reservation_fails = 0
L2_cache_bank[3]: Access = 75787, Miss = 57988, Miss_rate = 0.765, Pending_hits = 11496, Reservation_fails = 0
L2_cache_bank[4]: Access = 74940, Miss = 57378, Miss_rate = 0.766, Pending_hits = 11451, Reservation_fails = 0
L2_cache_bank[5]: Access = 73894, Miss = 56709, Miss_rate = 0.767, Pending_hits = 11331, Reservation_fails = 0
L2_cache_bank[6]: Access = 75202, Miss = 57564, Miss_rate = 0.765, Pending_hits = 11430, Reservation_fails = 0
L2_cache_bank[7]: Access = 74966, Miss = 57421, Miss_rate = 0.766, Pending_hits = 11490, Reservation_fails = 0
L2_cache_bank[8]: Access = 74991, Miss = 57376, Miss_rate = 0.765, Pending_hits = 11456, Reservation_fails = 0
L2_cache_bank[9]: Access = 74527, Miss = 57069, Miss_rate = 0.766, Pending_hits = 11301, Reservation_fails = 0
L2_cache_bank[10]: Access = 120402, Miss = 57028, Miss_rate = 0.474, Pending_hits = 11403, Reservation_fails = 0
L2_cache_bank[11]: Access = 75430, Miss = 57899, Miss_rate = 0.768, Pending_hits = 11552, Reservation_fails = 0
L2_cache_bank[12]: Access = 74756, Miss = 57104, Miss_rate = 0.764, Pending_hits = 11442, Reservation_fails = 0
L2_cache_bank[13]: Access = 73554, Miss = 56374, Miss_rate = 0.766, Pending_hits = 11191, Reservation_fails = 0
L2_cache_bank[14]: Access = 75863, Miss = 57977, Miss_rate = 0.764, Pending_hits = 11555, Reservation_fails = 0
L2_cache_bank[15]: Access = 74085, Miss = 56752, Miss_rate = 0.766, Pending_hits = 11327, Reservation_fails = 0
L2_cache_bank[16]: Access = 73838, Miss = 56634, Miss_rate = 0.767, Pending_hits = 11223, Reservation_fails = 0
L2_cache_bank[17]: Access = 74249, Miss = 56823, Miss_rate = 0.765, Pending_hits = 11311, Reservation_fails = 0
L2_cache_bank[18]: Access = 75062, Miss = 57592, Miss_rate = 0.767, Pending_hits = 11316, Reservation_fails = 0
L2_cache_bank[19]: Access = 74267, Miss = 56940, Miss_rate = 0.767, Pending_hits = 11363, Reservation_fails = 0
L2_cache_bank[20]: Access = 75944, Miss = 58147, Miss_rate = 0.766, Pending_hits = 11499, Reservation_fails = 0
L2_cache_bank[21]: Access = 75016, Miss = 57523, Miss_rate = 0.767, Pending_hits = 11371, Reservation_fails = 0
L2_cache_bank[22]: Access = 74989, Miss = 57546, Miss_rate = 0.767, Pending_hits = 11358, Reservation_fails = 0
L2_cache_bank[23]: Access = 74212, Miss = 56947, Miss_rate = 0.767, Pending_hits = 11410, Reservation_fails = 0
L2_total_cache_accesses = 1840472
L2_total_cache_misses = 1375004
L2_total_cache_miss_rate = 0.7471
L2_total_cache_pending_hits = 273543
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 191925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 273543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 325001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 971673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 273543
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 62705
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2035685
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78330
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=1840472
icnt_total_pkts_simt_to_mem=1840472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.47639
	minimum = 5
	maximum = 105
Network latency average = 6.47602
	minimum = 5
	maximum = 105
Slowest packet = 1502757
Flit latency average = 6.47602
	minimum = 5
	maximum = 105
Slowest flit = 1502757
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0782061
	minimum = 0 (at node 30)
	maximum = 0.34069 (at node 3)
Accepted packet rate average = 0.0782061
	minimum = 0 (at node 30)
	maximum = 0.34069 (at node 3)
Injected flit rate average = 0.0782061
	minimum = 0 (at node 30)
	maximum = 0.34069 (at node 3)
Accepted flit rate average= 0.0782061
	minimum = 0 (at node 30)
	maximum = 0.34069 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.50324 (5 samples)
	minimum = 5 (5 samples)
	maximum = 101.8 (5 samples)
Network latency average = 6.50298 (5 samples)
	minimum = 5 (5 samples)
	maximum = 101.8 (5 samples)
Flit latency average = 6.50298 (5 samples)
	minimum = 5 (5 samples)
	maximum = 101.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0784978 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.34216 (5 samples)
Accepted packet rate average = 0.0784978 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.34216 (5 samples)
Injected flit rate average = 0.0784978 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.34216 (5 samples)
Accepted flit rate average = 0.0784978 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.34216 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 43 sec (283 sec)
gpgpu_simulation_rate = 1648364 (inst/sec)
gpgpu_simulation_rate = 3198 (cycle/sec)
gpgpu_silicon_slowdown = 443089x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
