#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Mar 25 00:13:33 2017
# Process ID: 6360
# Current directory: Z:/COD/lab2/lab2.runs/lab2_compute_sad_0_0_synth_1
# Command line: vivado.exe -log lab2_compute_sad_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_compute_sad_0_0.tcl
# Log file: Z:/COD/lab2/lab2.runs/lab2_compute_sad_0_0_synth_1/lab2_compute_sad_0_0.vds
# Journal file: Z:/COD/lab2/lab2.runs/lab2_compute_sad_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source lab2_compute_sad_0_0.tcl -notrace
Command: synth_design -top lab2_compute_sad_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 288.316 ; gain = 77.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2_compute_sad_0_0' [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ip/lab2_compute_sad_0_0/synth/lab2_compute_sad_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'compute_sad_v1_0' [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compute_sad_v1_0_S00_AXI' [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:317]
INFO: [Synth 8-226] default block is never used [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:455]
INFO: [Synth 8-256] done synthesizing module 'compute_sad_v1_0_S00_AXI' (1#1) [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'compute_sad_v1_0' (2#1) [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'lab2_compute_sad_0_0' (3#1) [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ip/lab2_compute_sad_0_0/synth/lab2_compute_sad_0_0.v:57]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 325.895 ; gain = 115.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 325.895 ; gain = 115.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 640.176 ; gain = 0.734
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 640.176 ; gain = 429.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 640.176 ; gain = 429.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 640.176 ; gain = 429.676
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v:402]
INFO: [Synth 8-5545] ROM "slv_reg8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slv_reg9" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 640.176 ; gain = 429.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     13 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 17    
	                9 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	  16 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module compute_sad_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     13 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 17    
	                9 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	  16 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slv_reg8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design compute_sad_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/compute_sad_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/compute_sad_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/compute_sad_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/compute_sad_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/compute_sad_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/compute_sad_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module compute_sad_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module compute_sad_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module compute_sad_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module compute_sad_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module compute_sad_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module compute_sad_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 640.176 ; gain = 429.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 640.176 ; gain = 429.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 640.176 ; gain = 429.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:11 . Memory (MB): peak = 649.465 ; gain = 438.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 649.465 ; gain = 438.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 649.465 ; gain = 438.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 649.465 ; gain = 438.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 649.465 ; gain = 438.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 649.465 ; gain = 438.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 649.465 ; gain = 438.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    87|
|2     |LUT1   |     1|
|3     |LUT2   |   133|
|4     |LUT3   |   201|
|5     |LUT4   |   191|
|6     |LUT5   |    56|
|7     |LUT6   |   217|
|8     |MUXF7  |    64|
|9     |MUXF8  |    32|
|10    |FDRE   |   701|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |  1683|
|2     |  inst                            |compute_sad_v1_0         |  1679|
|3     |    compute_sad_v1_0_S00_AXI_inst |compute_sad_v1_0_S00_AXI |  1676|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 649.465 ; gain = 438.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 649.465 ; gain = 123.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 649.465 ; gain = 438.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab2_compute_sad_0_0' is not ideal for floorplanning, since the cellview 'compute_sad_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 649.465 ; gain = 437.559
INFO: [Common 17-1381] The checkpoint 'Z:/COD/lab2/lab2.runs/lab2_compute_sad_0_0_synth_1/lab2_compute_sad_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP z:/COD/lab2/lab2.srcs/sources_1/bd/lab2/ip/lab2_compute_sad_0_0/lab2_compute_sad_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'Z:/COD/lab2/lab2.runs/lab2_compute_sad_0_0_synth_1/lab2_compute_sad_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 649.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 25 00:14:57 2017...
