# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:44:38 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:44:38 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:44:38 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 12:44:38 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:44:39 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 12:44:39 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:44:39 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.v 
# ** Error: (vlog-7) Failed to open design unit file "../tb/testbench_1.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:44:39 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 12
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../tb/testbench_1.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:45:02 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:45:02 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:45:03 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 12:45:03 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:45:03 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 12:45:03 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:45:03 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# ** Error: (vlog-13069) ../tb/testbench_1.sv(36): near "endmodule": syntax error, unexpected endmodule, expecting ';'.
# End time: 12:45:03 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 12
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../tb/testbench_1.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:45:22 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:45:22 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:45:22 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 12:45:22 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:45:22 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 12:45:22 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:45:22 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 12:45:23 on Oct 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 12:45:23 on Oct 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Error: ../tb/testbench_1.sv(30): Module 'top' is not defined.
#  For instance 'dut' at path 'testbench_1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 15
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:46:18 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:46:18 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:46:18 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# ** Error: (vlog-13069) ../rtl/simple_mem.sv(3): near ")": syntax error, unexpected ')'.
# End time: 12:46:18 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 8
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../rtl/simple_mem.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:46:48 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:46:48 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:46:48 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# ** Error: (vlog-13069) ../rtl/simple_mem.sv(16): near "reg": syntax error, unexpected reg, expecting ';'.
# End time: 12:46:48 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 8
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../rtl/simple_mem.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:47:11 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:47:11 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:47:11 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 12:47:11 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:47:11 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 12:47:11 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:47:11 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 12:47:11 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:47:11 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 12:47:11 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 12:45:23 on Oct 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Error: ../tb/testbench_1.sv(30): Module 'top' is not defined.
#  For instance 'dut' at path 'testbench_1'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=2.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
# A time value could not be extracted from the current line
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:49:33 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:49:33 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:49:33 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 12:49:33 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:49:33 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# ** Error: (vlog-13069) ../rtl/top.sv(3): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 12:49:33 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 9
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../rtl/top.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:49:48 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:49:48 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:49:49 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 12:49:49 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:49:49 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# ** Error: (vlog-13069) ../rtl/top.sv(8): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: (vlog-13069) ../rtl/top.sv(41): near "endmodule": syntax error, unexpected endmodule, expecting ';'.
# End time: 12:49:49 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 9
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../rtl/top.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:50:30 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:50:30 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:50:30 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 12:50:30 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:50:30 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# ** Error: (vlog-13069) ../rtl/top.sv(8): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 12:50:30 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 9
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../rtl/top.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:02 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:56:02 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:03 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 12:56:03 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:03 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:56:03 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:03 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 12:56:03 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:03 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 12:56:03 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:03 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 12:56:03 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 12:45:23 on Oct 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "picorv32(fast)".
# ** Warning: ../rtl/top.sv(16): (vopt-2685) [TFMPC] - Too few port connections for 'core'.  Expected 27, found 9.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trace_data'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trace_valid'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'eoi'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'irq'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_ready'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_wait'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rd'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_wr'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rs2'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rs1'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_insn'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_valid'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_wstrb'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_wdata'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_addr'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_write'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_read'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trap'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=7, Warnings=22.
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'testbench_1' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /testbench_1/dut/core File: ../rtl/picorv32.v
# Loading work.simple_mem(fast)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 17
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:31 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:56:31 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:32 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 12:56:32 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:32 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:56:32 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:32 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 12:56:32 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:32 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 12:56:32 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:56:32 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 12:56:32 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 12:45:23 on Oct 29,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=8, Warnings=23.
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# Loading work.simple_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anbu  Hostname: NITRO  ProcessID: 24956
#           Attempting to use alternate WLF file "./wlftdjfn4a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdjfn4a
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/testbench_1/uut/mem_valid'.
# Error in macro ./run.do line 42
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/testbench_1/uut/mem_valid'.
#     while executing
# "add wave sim:/testbench_1/clk"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:57:10 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:57:10 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:57:10 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 12:57:10 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:57:10 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:57:10 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:57:10 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 12:57:10 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:57:10 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 12:57:10 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:57:11 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 12:57:11 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:57:12 on Oct 29,2025, Elapsed time: 0:11:49
# Errors: 8, Warnings: 25
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 12:57:12 on Oct 29,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# Loading work.simple_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anbu  Hostname: NITRO  ProcessID: 24956
#           Attempting to use alternate WLF file "./wlft9sh73g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9sh73g
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:58:43 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:58:43 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:58:43 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 12:58:43 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:58:43 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:58:43 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:58:43 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 12:58:43 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:58:43 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 12:58:43 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:58:43 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 12:58:43 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:58:44 on Oct 29,2025, Elapsed time: 0:01:32
# Errors: 0, Warnings: 2
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 12:58:45 on Oct 29,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# Loading work.simple_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anbu  Hostname: NITRO  ProcessID: 24956
#           Attempting to use alternate WLF file "./wlft2t2rmg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2t2rmg
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:08:09 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 13:08:09 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:08:09 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 13:08:09 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:08:09 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:08:09 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:08:09 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 13:08:09 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:08:10 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 13:08:10 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:08:10 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 13:08:10 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:08:11 on Oct 29,2025, Elapsed time: 0:09:26
# Errors: 0, Warnings: 3
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 13:08:11 on Oct 29,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# Loading work.simple_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anbu  Hostname: NITRO  ProcessID: 24956
#           Attempting to use alternate WLF file "./wlft82kvv0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft82kvv0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:09:36 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 13:09:36 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:09:36 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 13:09:36 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:09:36 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:09:36 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:09:36 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 13:09:36 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:09:36 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 13:09:37 on Oct 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:09:37 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 13:09:37 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:09:38 on Oct 29,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 3
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 13:09:38 on Oct 29,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Error (suppressible): ../rtl/simple_mem.sv(25): (vopt-12003) Variable 'mem_rdata' written by continuous and procedural assignments. See ../rtl/simple_mem.sv(18). 
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 17
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:10:58 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 13:10:58 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:10:58 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# ** Error: ../rtl/simple_mem.sv(23): (vlog-2730) Undefined variable: 'memory'.
# End time: 13:10:58 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 8
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../rtl/simple_mem.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:07 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 13:11:07 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:07 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# ** Error: ../rtl/simple_mem.sv(35): (vlog-2730) Undefined variable: 'mem'.
# End time: 13:11:07 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 8
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../rtl/simple_mem.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:13 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 13:11:13 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:13 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# ** Error: ../rtl/simple_mem.sv(35): (vlog-2730) Undefined variable: 'mem'.
# End time: 13:11:13 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
# Error in macro ./run.do line 8
# C:/intelFPGA_lite/24.1std/questa_fse/win64/vlog failed.
#     while executing
# "vlog ../rtl/simple_mem.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:40 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 13:11:40 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:40 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 13:11:40 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:40 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:11:40 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:40 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 13:11:40 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:40 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 13:11:40 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:41 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 13:11:41 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 13:09:38 on Oct 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "picorv32(fast)".
# ** Warning: ../rtl/top.sv(16): (vopt-2685) [TFMPC] - Too few port connections for 'core'.  Expected 27, found 9.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trace_data'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trace_valid'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'eoi'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'irq'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_ready'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_wait'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rd'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_wr'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rs2'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rs1'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_insn'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_valid'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_wstrb'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_wdata'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_addr'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_write'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_read'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trap'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=21.
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# Loading work.simple_mem(fast)
# ** Error (suppressible): (vsim-PLI-3098) $readmemh : Argument 2 must be a memory.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/dut/mem File: ../rtl/simple_mem.sv Line: 42
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 17
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:11:59 on Oct 29,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 13:12:00 on Oct 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:12:00 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 13:12:00 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:12:00 on Oct 29,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:12:00 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:12:00 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 13:12:00 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:12:00 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 13:12:00 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:12:00 on Oct 29,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 13:12:00 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 13:09:38 on Oct 29,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=22.
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# Loading work.simple_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anbu  Hostname: NITRO  ProcessID: 24956
#           Attempting to use alternate WLF file "./wlftj6csmg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj6csmg
