/*
 * Versal PSX Shared Overlay.
 * This contains the overlay that's suitable for the both QEMU
 * instances in a multi-arch PSX/PMX setup.
 *
 * Copyright (c) 2021, Xilinx Inc
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of the <organization> nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "versal.dtsh"

#define MM_PMX_ADMA_CH0			0xffd00000
#define MM_PMX_ADMA_CH1			0xffd10000
#define MM_PMX_ADMA_CH2			0xffd20000
#define MM_PMX_ADMA_CH3			0xffd30000
#define MM_PMX_ADMA_CH4			0xffd40000
#define MM_PMX_ADMA_CH5			0xffd50000
#define MM_PMX_ADMA_CH6			0xffd60000
#define MM_PMX_ADMA_CH7			0xffd70000

&adma0 {
	reg = <0x0 MM_PMX_ADMA_CH0 0x0 MM_ADMA_CH0_SIZE 0x0>;
};
&adma1 {
	reg = <0x0 MM_PMX_ADMA_CH1 0x0 MM_ADMA_CH0_SIZE 0x0>;
};
&adma2 {
	reg = <0x0 MM_PMX_ADMA_CH2 0x0 MM_ADMA_CH0_SIZE 0x0>;
};
&adma3{
	reg = <0x0 MM_PMX_ADMA_CH3 0x0 MM_ADMA_CH0_SIZE 0x0>;
};
&adma4{
	reg = <0x0 MM_PMX_ADMA_CH4 0x0 MM_ADMA_CH0_SIZE 0x0>;
};
&adma5{
	reg = <0x0 MM_PMX_ADMA_CH5 0x0 MM_ADMA_CH0_SIZE 0x0>;
};
&adma6{
	reg = <0x0 MM_PMX_ADMA_CH6 0x0 MM_ADMA_CH0_SIZE 0x0>;
};
&adma7{
	reg = <0x0 MM_PMX_ADMA_CH7 0x0 MM_ADMA_CH0_SIZE 0x0>;
};

&ipi {
	num-master-ids = <32>;
};
