-- ==============================================================
-- File generated on Sat Dec 12 09:54:58 EST 2020
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
-- SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
-- IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity ntt_zetas_1_rom is 
    generic(
             DWIDTH     : integer := 23; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of ntt_zetas_1_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111110101010010011", 1 => "01100111111111101011010", 
    2 => "01000110101100011010100", 3 => "01110100100000111111000", 
    4 => "10011001101111101110011", 5 => "01000100011110111111011", 
    6 => "10110101000101110100000", 7 => "10010011000010000100011", 
    8 => "00001000001001011110101", 9 => "01001010010010110000111", 
    10 => "11011010000010011110001", 11 => "01101011001101101011101", 
    12 => "10010100010100010100001", 13 => "10001101000001011111101", 
    14 => "11011011001101101010111", 15 => "10011110010010111011111", 
    16 => "00011011011111001011110", 17 => "00111000101111000011010", 
    18 => "00011011110000011100110", 19 => "00011000111111101011010", 
    20 => "00001111000111110000011", 21 => "11001110100001010001011", 
    22 => "11111110011011100000101", 23 => "11101111110011011111101", 
    24 => "11101011110000000100010", 25 => "10100000011101011110111", 
    26 => "00111110000000010000100", 27 => "01100001110111110000110", 
    28 => "10010011001100101111110", 29 => "11101111101110011010111", 
    30 => "11101000010010110010011", 31 => "10010010000000111000011", 
    32 => "00001010011100100011001", 33 => "00001000110000100001100", 
    34 => "10110101010110101000010", 35 => "01111101011000000011011", 
    36 => "01101000111001011100111", 37 => "10011001110000000111100", 
    38 => "00110100111110011000111", 39 => "00000110001100100100100", 
    40 => "01010110101111011100101", 41 => "01010010001000110011001", 
    42 => "10110000101101000111011", 43 => "00100110100110101110001", 
    44 => "01111011110000100011100", 45 => "00100110000100110000100", 
    46 => "01001011111000001010001", 47 => "00110000101101001000110", 
    48 => "10001100110010100011001", 49 => "00100110001010010111110", 
    50 => "01010000011100010010001", 51 => "10010011011101110010001", 
    52 => "10100100011000010001010", 53 => "00111001000010100111111", 
    54 => "00111010000101101001011", 55 => "11011111101011010100111", 
    56 => "11010111000100010111111", 57 => "00100101110000100011011", 
    58 => "10011010011111000111111", 59 => "11010100000110100110000", 
    60 => "11110001111110111100101", 61 => "00101000000011011000111", 
    62 => "01100100111001010000011", 63 => "11000011110110101101111", 
    64 => "11011000101100101010100", 65 => "00111010100000010011001", 
    66 => "10110010000010101111001", 67 => "11010101110010110101110", 
    68 => "00101101110010000000101", 69 => "00010111101101111100111", 
    70 => "01000100001110111101000", 71 => "01100111111100011001111", 
    72 => "11101111001100100110101", 73 => "10101001010101000001101", 
    74 => "11001100101111111111001", 75 => "11000111011000101011000", 
    76 => "10110000111000100011100", 77 => "10001110000110000010011", 
    78 => "00010010001000011011000", 79 => "10001100011111000100000", 
    80 => "11000010010011001011001", 81 => "01001010001110110001011", 
    82 => "01001010111001110110111", 83 => "11111010101110010010000", 
    84 => "00111011101110110011000", 85 => "01100110110100010011000", 
    86 => "00000101101010010111011", 87 => "11011010111001110101000", 
    88 => "10011110100110010111111", 89 => "00000100111110000011100", 
    90 => "00110001010101000001000", 91 => "01011011111110101110001", 
    92 => "00011000101110010100101", 93 => "00110010011011110011010", 
    94 => "10001111000000101101000", 95 => "11001000110110000111110", 
    96 => "10100011000000100111101", 97 => "01101011100010100111001", 
    98 => "01110110000000100010101", 99 => "00001000001110111000000", 
    100 => "01000011100010011110111", 101 => "11100001111101111110101", 
    102 => "00110100011010111100111", 103 => "00001110011010000001110", 
    104 => "11110010101110101000110", 105 => "00110100100110011010000", 
    106 => "11001000101110010101111", 107 => "00111010010011001101000", 
    108 => "11001100110111010011001", 109 => "11011110000011000110100", 
    110 => "11110111110010111011011", 111 => "10001010101111111011100", 
    112 => "10100110000011101100101", 113 => "10111011100000110110000", 
    114 => "11110010111001111011110", 115 => "10111001111110100001010", 
    116 => "00000101100110010010011", 117 => "11100001111100000000110", 
    118 => "00110001001110000101010", 119 => "10010011100010110101010", 
    120 => "11101110110101001010001", 121 => "01110111100111100101100", 
    122 => "11111110010001101001111", 123 => "11010110001011011100000", 
    124 => "01111000001010111001010", 125 => "00101010101111001101000", 
    126 => "11100101111011010110111", 127 => "00111100010100111001110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity ntt_zetas_1 is
    generic (
        DataWidth : INTEGER := 23;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of ntt_zetas_1 is
    component ntt_zetas_1_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    ntt_zetas_1_rom_U :  component ntt_zetas_1_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


