onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /CPU_single_testbench/dut/clk
add wave -noupdate /CPU_single_testbench/dut/reset
add wave -noupdate -radix decimal -childformat {{{/CPU_single_testbench/dut/address[63]} -radix decimal} {{/CPU_single_testbench/dut/address[62]} -radix decimal} {{/CPU_single_testbench/dut/address[61]} -radix decimal} {{/CPU_single_testbench/dut/address[60]} -radix decimal} {{/CPU_single_testbench/dut/address[59]} -radix decimal} {{/CPU_single_testbench/dut/address[58]} -radix decimal} {{/CPU_single_testbench/dut/address[57]} -radix decimal} {{/CPU_single_testbench/dut/address[56]} -radix decimal} {{/CPU_single_testbench/dut/address[55]} -radix decimal} {{/CPU_single_testbench/dut/address[54]} -radix decimal} {{/CPU_single_testbench/dut/address[53]} -radix decimal} {{/CPU_single_testbench/dut/address[52]} -radix decimal} {{/CPU_single_testbench/dut/address[51]} -radix decimal} {{/CPU_single_testbench/dut/address[50]} -radix decimal} {{/CPU_single_testbench/dut/address[49]} -radix decimal} {{/CPU_single_testbench/dut/address[48]} -radix decimal} {{/CPU_single_testbench/dut/address[47]} -radix decimal} {{/CPU_single_testbench/dut/address[46]} -radix decimal} {{/CPU_single_testbench/dut/address[45]} -radix decimal} {{/CPU_single_testbench/dut/address[44]} -radix decimal} {{/CPU_single_testbench/dut/address[43]} -radix decimal} {{/CPU_single_testbench/dut/address[42]} -radix decimal} {{/CPU_single_testbench/dut/address[41]} -radix decimal} {{/CPU_single_testbench/dut/address[40]} -radix decimal} {{/CPU_single_testbench/dut/address[39]} -radix decimal} {{/CPU_single_testbench/dut/address[38]} -radix decimal} {{/CPU_single_testbench/dut/address[37]} -radix decimal} {{/CPU_single_testbench/dut/address[36]} -radix decimal} {{/CPU_single_testbench/dut/address[35]} -radix decimal} {{/CPU_single_testbench/dut/address[34]} -radix decimal} {{/CPU_single_testbench/dut/address[33]} -radix decimal} {{/CPU_single_testbench/dut/address[32]} -radix decimal} {{/CPU_single_testbench/dut/address[31]} -radix decimal} {{/CPU_single_testbench/dut/address[30]} -radix decimal} {{/CPU_single_testbench/dut/address[29]} -radix decimal} {{/CPU_single_testbench/dut/address[28]} -radix decimal} {{/CPU_single_testbench/dut/address[27]} -radix decimal} {{/CPU_single_testbench/dut/address[26]} -radix decimal} {{/CPU_single_testbench/dut/address[25]} -radix decimal} {{/CPU_single_testbench/dut/address[24]} -radix decimal} {{/CPU_single_testbench/dut/address[23]} -radix decimal} {{/CPU_single_testbench/dut/address[22]} -radix decimal} {{/CPU_single_testbench/dut/address[21]} -radix decimal} {{/CPU_single_testbench/dut/address[20]} -radix decimal} {{/CPU_single_testbench/dut/address[19]} -radix decimal} {{/CPU_single_testbench/dut/address[18]} -radix decimal} {{/CPU_single_testbench/dut/address[17]} -radix decimal} {{/CPU_single_testbench/dut/address[16]} -radix decimal} {{/CPU_single_testbench/dut/address[15]} -radix decimal} {{/CPU_single_testbench/dut/address[14]} -radix decimal} {{/CPU_single_testbench/dut/address[13]} -radix decimal} {{/CPU_single_testbench/dut/address[12]} -radix decimal} {{/CPU_single_testbench/dut/address[11]} -radix decimal} {{/CPU_single_testbench/dut/address[10]} -radix decimal} {{/CPU_single_testbench/dut/address[9]} -radix decimal} {{/CPU_single_testbench/dut/address[8]} -radix decimal} {{/CPU_single_testbench/dut/address[7]} -radix decimal} {{/CPU_single_testbench/dut/address[6]} -radix decimal} {{/CPU_single_testbench/dut/address[5]} -radix decimal} {{/CPU_single_testbench/dut/address[4]} -radix decimal} {{/CPU_single_testbench/dut/address[3]} -radix decimal} {{/CPU_single_testbench/dut/address[2]} -radix decimal} {{/CPU_single_testbench/dut/address[1]} -radix decimal} {{/CPU_single_testbench/dut/address[0]} -radix decimal}} -subitemconfig {{/CPU_single_testbench/dut/address[63]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[62]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[61]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[60]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[59]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[58]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[57]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[56]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[55]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[54]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[53]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[52]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[51]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[50]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[49]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[48]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[47]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[46]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[45]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[44]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[43]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[42]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[41]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[40]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[39]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[38]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[37]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[36]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[35]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[34]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[33]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[32]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[31]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[30]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[29]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[28]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[27]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[26]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[25]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[24]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[23]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[22]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[21]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[20]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[19]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[18]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[17]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[16]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[15]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[14]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[13]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[12]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[11]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[10]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[9]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[8]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[7]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[6]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[5]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[4]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[3]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[2]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[1]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/address[0]} {-height 15 -radix decimal}} /CPU_single_testbench/dut/address
add wave -noupdate -radix binary -childformat {{{/CPU_single_testbench/dut/instruction[31]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[30]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[29]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[28]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[27]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[26]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[25]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[24]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[23]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[22]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[21]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[20]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[19]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[18]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[17]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[16]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[15]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[14]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[13]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[12]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[11]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[10]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[9]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[8]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[7]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[6]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[5]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[4]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[3]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[2]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[1]} -radix hexadecimal} {{/CPU_single_testbench/dut/instruction[0]} -radix hexadecimal}} -subitemconfig {{/CPU_single_testbench/dut/instruction[31]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[30]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[29]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[28]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[27]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[26]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[25]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[24]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[23]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[22]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[21]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[20]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[19]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[18]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[17]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[16]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[15]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[14]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[13]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[12]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[11]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[10]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[9]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[8]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[7]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[6]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[5]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[4]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[3]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[2]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[1]} {-height 15 -radix hexadecimal} {/CPU_single_testbench/dut/instruction[0]} {-height 15 -radix hexadecimal}} /CPU_single_testbench/dut/instruction
add wave -noupdate /CPU_single_testbench/dut/check
add wave -noupdate /CPU_single_testbench/dut/branchTo
add wave -noupdate /CPU_single_testbench/dut/Rd
add wave -noupdate /CPU_single_testbench/dut/Rm
add wave -noupdate /CPU_single_testbench/dut/Rn
add wave -noupdate /CPU_single_testbench/dut/Aa
add wave -noupdate /CPU_single_testbench/dut/Ab
add wave -noupdate -radix decimal /CPU_single_testbench/dut/Da
add wave -noupdate -radix decimal /CPU_single_testbench/dut/Db
add wave -noupdate /CPU_single_testbench/dut/Reg2Loc
add wave -noupdate -radix decimal /CPU_single_testbench/dut/Imm12
add wave -noupdate -radix decimal /CPU_single_testbench/dut/aluB
add wave -noupdate /CPU_single_testbench/dut/aluBsel
add wave -noupdate -radix decimal /CPU_single_testbench/dut/aluresult
add wave -noupdate /CPU_single_testbench/dut/ALUcontrol
add wave -noupdate -radix decimal /CPU_single_testbench/dut/aluModule/A
add wave -noupdate -radix decimal /CPU_single_testbench/dut/aluModule/B
add wave -noupdate /CPU_single_testbench/dut/WrEn
add wave -noupdate /CPU_single_testbench/dut/WrEntemp
add wave -noupdate /CPU_single_testbench/dut/Regfile/writeMulti
add wave -noupdate -childformat {{{/CPU_single_testbench/dut/Regfile/writeMultitemp[7]} -radix decimal} {{/CPU_single_testbench/dut/Regfile/writeMultitemp[6]} -radix decimal} {{/CPU_single_testbench/dut/Regfile/writeMultitemp[5]} -radix decimal} {{/CPU_single_testbench/dut/Regfile/writeMultitemp[4]} -radix decimal} {{/CPU_single_testbench/dut/Regfile/writeMultitemp[3]} -radix decimal} {{/CPU_single_testbench/dut/Regfile/writeMultitemp[2]} -radix decimal} {{/CPU_single_testbench/dut/Regfile/writeMultitemp[1]} -radix decimal} {{/CPU_single_testbench/dut/Regfile/writeMultitemp[0]} -radix decimal}} -expand -subitemconfig {{/CPU_single_testbench/dut/Regfile/writeMultitemp[7]} {-radix decimal} {/CPU_single_testbench/dut/Regfile/writeMultitemp[6]} {-radix decimal} {/CPU_single_testbench/dut/Regfile/writeMultitemp[5]} {-radix decimal} {/CPU_single_testbench/dut/Regfile/writeMultitemp[4]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/Regfile/writeMultitemp[3]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/Regfile/writeMultitemp[2]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/Regfile/writeMultitemp[1]} {-height 15 -radix decimal} {/CPU_single_testbench/dut/Regfile/writeMultitemp[0]} {-height 15 -radix decimal}} /CPU_single_testbench/dut/Regfile/writeMultitemp
add wave -noupdate -childformat {{{/CPU_single_testbench/dut/data/mem[23]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[22]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[21]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[20]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[19]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[18]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[17]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[16]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[15]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[14]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[13]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[12]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[11]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[10]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[9]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[8]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[7]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[6]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[5]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[4]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[3]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[2]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[1]} -radix decimal} {{/CPU_single_testbench/dut/data/mem[0]} -radix decimal}} -expand -subitemconfig {{/CPU_single_testbench/dut/data/mem[23]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[22]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[21]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[20]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[19]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[18]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[17]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[16]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[15]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[14]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[13]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[12]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[11]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[10]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[9]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[8]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[7]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[6]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[5]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[4]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[3]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[2]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[1]} {-radix decimal} {/CPU_single_testbench/dut/data/mem[0]} {-radix decimal}} /CPU_single_testbench/dut/data/mem
add wave -noupdate /CPU_single_testbench/dut/getAddress/out
add wave -noupdate /CPU_single_testbench/dut/getAddress/ps
add wave -noupdate /CPU_single_testbench/dut/getAddress/ns
add wave -noupdate /CPU_single_testbench/dut/getAddress/instruction
add wave -noupdate -radix decimal /CPU_single_testbench/dut/getAddress/Imm19
add wave -noupdate -radix decimal /CPU_single_testbench/dut/getAddress/Imm26
add wave -noupdate -radix decimal /CPU_single_testbench/dut/getAddress/seOut
add wave -noupdate -radix decimal /CPU_single_testbench/dut/getAddress/seadd
add wave -noupdate /CPU_single_testbench/dut/getAddress/brTaken
add wave -noupdate /CPU_single_testbench/dut/zerocbzcase
add wave -noupdate -radix decimal /CPU_single_testbench/dut/getAddress/ns
add wave -noupdate /CPU_single_testbench/dut/tempblt
add wave -noupdate /CPU_single_testbench/dut/negative
add wave -noupdate /CPU_single_testbench/dut/overflow
add wave -noupdate /CPU_single_testbench/dut/tempN
add wave -noupdate /CPU_single_testbench/dut/flagControl
add wave -noupdate /CPU_single_testbench/dut/flagN/enabledInput
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {16116477 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {32025 ns}
