<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Memory Organization and Data Input/Output Pin Assignments</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part401.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part403.htm">Next &gt;</a></p><p class="s25" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark524">&zwnj;</a>Memory Organization and Data Input/Output Pin Assignments<a name="bookmark571">&zwnj;</a></p><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_LRAM2K_SDP block supports up to a 144-bit wide memory, with each port arranged as a 16 × 144, 32</p><p class="s3" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">× 72 or 64 × 36 memory array.</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part401.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part403.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
