Return-Path: <linux-clk+bounces-30765-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from ams.mirrors.kernel.org (ams.mirrors.kernel.org [IPv6:2a01:60a::1994:3:14])
	by mail.lfdr.de (Postfix) with ESMTPS id 316D9C5CCA3
	for <lists+linux-clk@lfdr.de>; Fri, 14 Nov 2025 12:14:49 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by ams.mirrors.kernel.org (Postfix) with ESMTPS id D030034C54B
	for <lists+linux-clk@lfdr.de>; Fri, 14 Nov 2025 11:08:30 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id B0A0B31197A;
	Fri, 14 Nov 2025 11:08:27 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="WCJEgfbl";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="GCQpKIvp"
X-Original-To: linux-clk@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0299F2E0910
	for <linux-clk@vger.kernel.org>; Fri, 14 Nov 2025 11:08:25 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1763118507; cv=none; b=r7tWoIHn9XR6OFJDaag1/XXq+kyN2C3GGyON3oMfZoIPEYkG+XAC1pUqbiScBsCMJ5rYOMx/gIv4kfPSpqO/hhLUGNp3eycx/6G5l2MTgrVGkT5hYcZjYnOrGvtK5GC+cx3XJbP/SjZ9uSCScw6p5DjNrxs8WKyYkiecDAKOito=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1763118507; c=relaxed/simple;
	bh=4pUWDt43EwGtF2dDtRLDwCafB0YJEWNAYp6rG9dbmtw=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=eKtxnlbp8kJRBUEO4mwMMmvjKBCbf9Qbm4ydRlAcGuI169Q+ufjqPJLAdzSOnDlvrfDkFYGuLaX+Dl31FTm/mJnXvkS81gHZuvRqCsqGaRfe4jbsGOkYGAkeL0qIZpALAITXwwgKNVtON+Nz/O5AtjODlR/6ugvlmMtdze/FNVo=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=WCJEgfbl; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=GCQpKIvp; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279872.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AE8ZwMX1485080
	for <linux-clk@vger.kernel.org>; Fri, 14 Nov 2025 11:08:24 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	mY++I7QpV4QeDNEEuadeqr45FpPeHgBkUhtrU4dkWK0=; b=WCJEgfblB6Lm71v+
	/tuI3uWeQ/8Wd/8Gt+1p/RHeY30DgDnDuHVx9syzMmgDUVK80m2hXO6cCW68c7mE
	xJuol7rPb2OWsnXI/tIFP1zxg3baUJBgYvJLG36vvja/Y2HABKJftcZ+bqs+0Krt
	53HjFvSfknkN7d1ZOeZCJQtBIBR7AoIkkx4AhdQVHgiC4yPXKSw8dKS8WroYw7Di
	gwTl8+cA30gqW0SjlKHKXWLnHU6OG3/hR+Sn5LT0CbXYhrXCVfG4szW8qSPrHaSa
	/oqqBuyjiXQfjXlpnSPjM2Uq2pvUJ4KJ6MmL7sGebQXYRI5vRtgU2mSRWD7zau2r
	cimygg==
Received: from mail-qv1-f71.google.com (mail-qv1-f71.google.com [209.85.219.71])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4adr9hswuh-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <linux-clk@vger.kernel.org>; Fri, 14 Nov 2025 11:08:24 +0000 (GMT)
Received: by mail-qv1-f71.google.com with SMTP id 6a1803df08f44-8823a371984so40769946d6.1
        for <linux-clk@vger.kernel.org>; Fri, 14 Nov 2025 03:08:24 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1763118504; x=1763723304; darn=vger.kernel.org;
        h=in-reply-to:content-transfer-encoding:content-disposition
         :mime-version:references:message-id:subject:cc:to:from:date:from:to
         :cc:subject:date:message-id:reply-to;
        bh=mY++I7QpV4QeDNEEuadeqr45FpPeHgBkUhtrU4dkWK0=;
        b=GCQpKIvpiKE3gnuYeTS3znA5J63kw9s4javdamrTdDlU2X7WBqZs9X2QZMuQwL5C3T
         DYCCSykQ9cn1kZ8GEuRlbDn3fHjhn9SIkMF+69bjrvW+2rtHlDjG1BxYjBnEWczUtrnn
         ZgcsF0aXBeNHTQkLo7q/O4G5xY2Y241pr06NfrB0HVyByKO1SvXkF/5AIA8UWPIYAMlu
         2gfY3NiHVismmS5XJxCTvf6Qyixka/M/LfLxDq0zSivsFV3BT1fBamK3WRSrxl6F7fvJ
         IZLAHVbWk0zrt0LqlFud3lAXkrq4z9XywBJ7NF47CrJ0rWly6ujqiFLTvDEpQmCE5xZO
         LITA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1763118504; x=1763723304;
        h=in-reply-to:content-transfer-encoding:content-disposition
         :mime-version:references:message-id:subject:cc:to:from:date:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
        bh=mY++I7QpV4QeDNEEuadeqr45FpPeHgBkUhtrU4dkWK0=;
        b=eCbOiUrlyMTLfKbEPiBOnDoneeynZWIaYIEP3eUYSNeeByv24m+Rq+VVM85zCM6pw4
         jS0kQlzww5ehqxk9wvB3AwVUT3jcJauAjl+guFRZILgQ2ajdoR+AJJTPrm8ln+hfUsig
         bgLfGMvYBRrlHZOLiClXnNgqCbuPOLS6lBMTPjq6DtK9/NIvW3gVkIG2UsY6U6joXCiZ
         rBG6hLnCBACK4h692i6LgCHRUbU5/xIQUrXifeiJQwXyt+/MPD9YdNvLRJwzRnEhKFWs
         LQpTjYUwukBOkkjFLIetVgHbWCBopqVdvsHrjfy+pW1EkwXxanBRRVwCIsIg7gEasfcF
         ezxQ==
X-Forwarded-Encrypted: i=1; AJvYcCUvQ+d6g0Tzs9+7PXKK6u5x9ABPXmG/N73xfWSM1Cn3h4ufV0MKZ4A7Cyr5u44EKN6hXhiJ1hFbdL0=@vger.kernel.org
X-Gm-Message-State: AOJu0YyUAoGyOlXDxqOZ+UgfDsAaYmyKvFprGtrPMdnUoMBNOWkdpfie
	Mj3XRQSfibT3ae3abW08jwoeKx0k28V3DHX9DtM/gBzVxogHSHwLjN5/rPl2KKh/Vyah/6uP9I0
	334/YoEt3RlVgfDopVcFZI7WoWQAbFnzkVXx8BWUdNRkoTFqLaS6T1kTYVt7ok1E=
X-Gm-Gg: ASbGncuI/FxdJoyfzWonvFzSovyN99M8FHgNWvdb9jxXrxlrGKsIRkvLq/TxCb7AmLt
	WfeP+G2VCxm5ALdzeGf0cOlD4BDjhsSOz1KF1w7xJh93rWqPYYg3Ar7jhn1skztzLWlVmYg0TQm
	v7RO0BZKGB3z99fDwcL8NBbvuaQadqvvv6HMKqbm5T/F+eVY3ykg7VqXZZN3/tYkJqfZx+Qw8u9
	VLMJGwVa6bsFZjdB41wzEsOeDCeB/c9DFh4Q3M0tOu2DRQAZmmq5E9KngDkXjU+e2TqMUJjqY24
	vznq09IKiFOjH7e949X+LHkvhi6zmI174q7mpa5FUFlif7wrF+6ox+5DHWz9yBiOt0Ikaetesg5
	OAdI7oixzbCsgdjFfphy/rvX/AD7uxszJI/apGV9s3Yz1wWEK1yLAo5XMYXpqPba3bo+Lscfx6r
	U1TgR2rRCGfwUN
X-Received: by 2002:a05:6214:415:b0:880:4d6e:1c44 with SMTP id 6a1803df08f44-88292594e3cmr33033146d6.14.1763118503878;
        Fri, 14 Nov 2025 03:08:23 -0800 (PST)
X-Google-Smtp-Source: AGHT+IG/jdfYi8yE5BoD54B37ubHvlpLDAF87+9or+E0qnNJmhMbby1/WknJAs9jRtiFFHZLqwnY0w==
X-Received: by 2002:a05:6214:415:b0:880:4d6e:1c44 with SMTP id 6a1803df08f44-88292594e3cmr33032696d6.14.1763118503402;
        Fri, 14 Nov 2025 03:08:23 -0800 (PST)
Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a])
        by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-37b9ced4e75sm9299881fa.32.2025.11.14.03.08.22
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 14 Nov 2025 03:08:22 -0800 (PST)
Date: Fri, 14 Nov 2025 13:08:21 +0200
From: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
To: Taniya Das <taniya.das@oss.qualcomm.com>
Cc: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>, jingyi.wang@oss.qualcomm.com,
        aiqun.yu@oss.qualcomm.com, Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Imran Shaik <imran.shaik@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 4/6] clk: qcom: rpmh: Add support for Kaanapali rpmh
 clocks
Message-ID: <2jfvrt4r7ddagh2ztbad7qnjpcvulcrtr3ekul6i26qg6zcd44@dxfhl3265okx>
References: <20251030-gcc_kaanapali-v2-v2-0-a774a587af6f@oss.qualcomm.com>
 <20251030-gcc_kaanapali-v2-v2-4-a774a587af6f@oss.qualcomm.com>
 <swma6lyjfmyhl5ookdzvpjn5qresgsze5wptg45jfgj7ub6a4t@bdgfstw6gzoq>
 <380aa79f-f334-44db-9527-85247f9735af@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <380aa79f-f334-44db-9527-85247f9735af@oss.qualcomm.com>
X-Proofpoint-GUID: RWlXEtkKpLqN17aJN3djFBnOebkd6NlH
X-Proofpoint-ORIG-GUID: RWlXEtkKpLqN17aJN3djFBnOebkd6NlH
X-Authority-Analysis: v=2.4 cv=N+Qk1m9B c=1 sm=1 tr=0 ts=69170da8 cx=c_pps
 a=UgVkIMxJMSkC9lv97toC5g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10
 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22
 a=EUspDBNiAAAA:8 a=NTO6UaGFn1Ib9pwZifkA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10
 a=1HOtulTD9v-eNWfpl4qZ:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE0MDA4NyBTYWx0ZWRfX8xYYgFGC1mcq
 D0xjsEtuAc9zlF/Qx1w564UiKYZTAOnD7uFDQYii2fj8fEO/XCTGPPcxQC9ebecNBZUNKPe+oYy
 cfGXzuKioqe0Xz6kFcQQn2Ip/HSV33xPsDtgnM+gSTQT8gzwZ7BF3mwRjjstG/oKR9JP+umsdla
 bjM+vApUdHNvKMvy7bkB3w6E8pf+YzMBMMx8jI/oLW8H0Mqx1B/YmyxU99Nu8Y3euMsY/eSDj0U
 rOeGwpBfdj4E07XG9t/zdjxoFtyrQ9DfCjB9mFaG0Ml6oPywPtAZdnG2/0Te8wAtc6rUoteJCXn
 2iwdhdqHnD3VjSN/kS+AyQX1s3jAyU8q6ICAD6i65NEH8WOrIs/7+ANRRQ/Xjy2rvxeO6E0xNWY
 KDfnEmAqdreZgKeYqRmlZsR4lLCKnw==
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49
 definitions=2025-11-14_03,2025-11-13_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 adultscore=0 priorityscore=1501 spamscore=0 suspectscore=0 impostorscore=0
 clxscore=1015 malwarescore=0 bulkscore=0 lowpriorityscore=0 phishscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511140087

On Fri, Nov 14, 2025 at 02:13:49PM +0530, Taniya Das wrote:
> 
> 
> On 11/11/2025 4:16 PM, Dmitry Baryshkov wrote:
> > On Thu, Oct 30, 2025 at 04:39:07PM +0530, Taniya Das wrote:
> >> Add the RPMH clocks present in Kaanapali SoC.
> >>
> >> Signed-off-by: Jingyi Wang <jingyi.wang@oss.qualcomm.com>
> >> Signed-off-by: Taniya Das <taniya.das@oss.qualcomm.com>
> >> ---
> >>  drivers/clk/qcom/clk-rpmh.c | 42 ++++++++++++++++++++++++++++++++++++++++++
> >>  1 file changed, 42 insertions(+)
> >>
> >> diff --git a/drivers/clk/qcom/clk-rpmh.c b/drivers/clk/qcom/clk-rpmh.c
> >> index 1a98b3a0c528c24b600326e6b951b2edb6dcadd7..fd0fe312a7f2830a27e6effc0c0bd905d9d5ebed 100644
> >> --- a/drivers/clk/qcom/clk-rpmh.c
> >> +++ b/drivers/clk/qcom/clk-rpmh.c
> >> @@ -395,6 +395,19 @@ DEFINE_CLK_RPMH_VRM(clk4, _a, "C4A_E0", 1);
> >>  DEFINE_CLK_RPMH_VRM(clk5, _a, "C5A_E0", 1);
> >>  DEFINE_CLK_RPMH_VRM(clk8, _a, "C8A_E0", 1);
> >>  
> >> +DEFINE_CLK_RPMH_VRM(ln_bb_clk1, _a2_e0, "C6A_E0", 2);
> >> +DEFINE_CLK_RPMH_VRM(ln_bb_clk2, _a2_e0, "C7A_E0", 2);
> >> +DEFINE_CLK_RPMH_VRM(ln_bb_clk3, _a2_e0, "C8A_E0", 2);
> >> +
> >> +DEFINE_CLK_RPMH_VRM(rf_clk1, _a_e0, "C1A_E0", 1);
> >> +DEFINE_CLK_RPMH_VRM(rf_clk2, _a_e0, "C2A_E0", 1);
> > 
> > What is the difference between these clocks and clk[3458] defined few
> > lines above? Why are they named differently? If the other name is
> > incorrect, please fix it.
> > 
> 
> Dmitry, my intention was to make a clear distinction between the ‘rf’
> clocks and the ‘ln’ clocks. Since there could be overlap in the
> numbering, I added prefixes for clarity. I should have applied the same
> approach to clk[3458] as well. I will add the fix-up for the same.

Why do we need to distinguish between them here? The resources in CMD-DB
don't have such a difference. You'll select whether the clock is RF or
LN when describing the platform data.

> 
> >> +
> >> +DEFINE_CLK_RPMH_VRM(rf_clk3, _a2_e0, "C3A_E0", 2);
> >> +DEFINE_CLK_RPMH_VRM(rf_clk4, _a2_e0, "C4A_E0", 2);
> >> +DEFINE_CLK_RPMH_VRM(rf_clk5, _a2_e0, "C5A_E0", 2);
> >> +
> >> +DEFINE_CLK_RPMH_VRM(div_clk1, _a4_e0, "C11A_E0", 4);
> >> +
> >>  DEFINE_CLK_RPMH_BCM(ce, "CE0");
> >>  DEFINE_CLK_RPMH_BCM(hwkm, "HK0");
> >>  DEFINE_CLK_RPMH_BCM(ipa, "IP0");
> >> @@ -901,6 +914,34 @@ static const struct clk_rpmh_desc clk_rpmh_glymur = {
> >>  	.num_clks = ARRAY_SIZE(glymur_rpmh_clocks),
> >>  };
> >>  
> >> +static struct clk_hw *kaanapali_rpmh_clocks[] = {
> >> +	[RPMH_CXO_CLK]		= &clk_rpmh_bi_tcxo_div2.hw,
> >> +	[RPMH_CXO_CLK_A]	= &clk_rpmh_bi_tcxo_div2_ao.hw,
> >> +	[RPMH_DIV_CLK1]		= &clk_rpmh_div_clk1_a4_e0.hw,
> >> +	[RPMH_LN_BB_CLK1]	= &clk_rpmh_ln_bb_clk1_a2_e0.hw,
> >> +	[RPMH_LN_BB_CLK1_A]	= &clk_rpmh_ln_bb_clk1_a2_e0_ao.hw,
> >> +	[RPMH_LN_BB_CLK2]	= &clk_rpmh_ln_bb_clk2_a2_e0.hw,
> >> +	[RPMH_LN_BB_CLK2_A]	= &clk_rpmh_ln_bb_clk2_a2_e0_ao.hw,
> >> +	[RPMH_LN_BB_CLK3]	= &clk_rpmh_ln_bb_clk3_a2_e0.hw,
> >> +	[RPMH_LN_BB_CLK3_A]	= &clk_rpmh_ln_bb_clk3_a2_e0_ao.hw,
> >> +	[RPMH_RF_CLK1]		= &clk_rpmh_rf_clk1_a_e0.hw,
> >> +	[RPMH_RF_CLK1_A]	= &clk_rpmh_rf_clk1_a_e0_ao.hw,
> >> +	[RPMH_RF_CLK2]		= &clk_rpmh_rf_clk2_a_e0.hw,
> >> +	[RPMH_RF_CLK2_A]	= &clk_rpmh_rf_clk2_a_e0_ao.hw,
> >> +	[RPMH_RF_CLK3]		= &clk_rpmh_rf_clk3_a2_e0.hw,
> >> +	[RPMH_RF_CLK3_A]	= &clk_rpmh_rf_clk3_a2_e0_ao.hw,
> >> +	[RPMH_RF_CLK4]		= &clk_rpmh_rf_clk4_a2_e0.hw,
> >> +	[RPMH_RF_CLK4]		= &clk_rpmh_rf_clk4_a2_e0_ao.hw,
> >> +	[RPMH_RF_CLK5_A]	= &clk_rpmh_rf_clk5_a2_e0.hw,
> >> +	[RPMH_RF_CLK5_A]	= &clk_rpmh_rf_clk5_a2_e0_ao.hw,
> >> +	[RPMH_IPA_CLK]		= &clk_rpmh_ipa.hw,
> >> +};
> >> +
> >> +static const struct clk_rpmh_desc clk_rpmh_kaanapali = {
> >> +	.clks = kaanapali_rpmh_clocks,
> >> +	.num_clks = ARRAY_SIZE(kaanapali_rpmh_clocks),
> >> +};
> >> +
> >>  static struct clk_hw *of_clk_rpmh_hw_get(struct of_phandle_args *clkspec,
> >>  					 void *data)
> >>  {
> >> @@ -991,6 +1032,7 @@ static int clk_rpmh_probe(struct platform_device *pdev)
> >>  
> >>  static const struct of_device_id clk_rpmh_match_table[] = {
> >>  	{ .compatible = "qcom,glymur-rpmh-clk", .data = &clk_rpmh_glymur},
> >> +	{ .compatible = "qcom,kaanapali-rpmh-clk", .data = &clk_rpmh_kaanapali},
> >>  	{ .compatible = "qcom,milos-rpmh-clk", .data = &clk_rpmh_milos},
> >>  	{ .compatible = "qcom,qcs615-rpmh-clk", .data = &clk_rpmh_qcs615},
> >>  	{ .compatible = "qcom,qdu1000-rpmh-clk", .data = &clk_rpmh_qdu1000},
> >>
> >> -- 
> >> 2.34.1
> >>
> > 
> 
> -- 
> Thanks,
> Taniya Das
> 

-- 
With best wishes
Dmitry

