module Spped (
	 speed[2:0],
	 output Q
);
	wire divided, divided1;
	
	ClockDivider20 DIV (
	  .clk(clk),
	  .reset(reset),
	  .T(1),
	  .Q(divided)
	);
	
	ClockDivider5 DIV1 (
	  .clk(divided),
	  .reset(reset),
	  .T(1),
	  .Q(divided1)
	);
	
endmodule
