{"vcs1":{"timestamp_begin":1682306008.281302922, "rt":0.69, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682306009.000886344, "rt":1.35, "ut":0.20, "st":0.26}}
{"link":{"timestamp_begin":1682306010.376354435, "rt":1.77, "ut":0.06, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682306007.991836508}
{"VCS_COMP_START_TIME": 1682306007.991836508}
{"VCS_COMP_END_TIME": 1682306012.884603694}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340296}}
{"stitch_vcselab": {"peak_mem": 238988}}
