{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623731901831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623731901832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 22:38:21 2021 " "Processing started: Mon Jun 14 22:38:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623731901832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731901832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAcontroller -c VGAcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAcontroller -c VGAcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731901833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623731902389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623731902389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a65.v 1 1 " "Found 1 design units, including 1 entities, in source file a65.v" { { "Info" "ISGN_ENTITY_NAME" "1 a65 " "Found entity 1: a65" {  } { { "a65.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/a65.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgbDecoder " "Found entity 1: rgbDecoder" {  } { { "rgbDecoder.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/rgbDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressGenerator " "Found entity 1: addressGenerator" {  } { { "addressGenerator.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAcontroller " "Found entity 1: VGAcontroller" {  } { { "VGAcontroller.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/VGAcontroller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterXY " "Found entity 1: counterXY" {  } { { "counterXY.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagememory/ascii65.v 1 1 " "Found 1 design units, including 1 entities, in source file imagememory/ascii65.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii65 " "Found entity 1: ascii65" {  } { { "imageMemory/ascii65.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/imageMemory/ascii65.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagememory/ascii66.v 1 1 " "Found 1 design units, including 1 entities, in source file imagememory/ascii66.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii66 " "Found entity 1: ascii66" {  } { { "imageMemory/ascii66.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/imageMemory/ascii66.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite65.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite65.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite65 " "Found entity 1: sprite65" {  } { { "sprite65.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printchar.sv 1 1 " "Found 1 design units, including 1 entities, in source file printchar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 printChar " "Found entity 1: printChar" {  } { { "printChar.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/printChar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file topcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topController " "Found entity 1: topController" {  } { { "topController.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/topController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcuvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file mcuvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcuVGA " "Found entity 1: mcuVGA" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_VGA " "Found entity 1: tb_VGA" {  } { { "tb_VGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_VGA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test65.v 1 1 " "Found 1 design units, including 1 entities, in source file test65.v" { { "Info" "ISGN_ENTITY_NAME" "1 test65 " "Found entity 1: test65" {  } { { "test65.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/test65.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roma.v 1 1 " "Found 1 design units, including 1 entities, in source file roma.v" { { "Info" "ISGN_ENTITY_NAME" "1 roma " "Found entity 1: roma" {  } { { "roma.v" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/roma.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romas.sv 1 1 " "Found 1 design units, including 1 entities, in source file romas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROMas " "Found entity 1: ROMas" {  } { { "ROMas.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/ROMas.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sprite " "Found entity 1: tb_sprite" {  } { { "tb_sprite.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counterxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_counterxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counterXY " "Found entity 1: tb_counterXY" {  } { { "tb_counterXY.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_counterXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623731913129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731913129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posx sprite65.sv(19) " "Verilog HDL Implicit Net warning at sprite65.sv(19): created implicit net for \"posx\"" {  } { { "sprite65.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posy sprite65.sv(19) " "Verilog HDL Implicit Net warning at sprite65.sv(19): created implicit net for \"posy\"" {  } { { "sprite65.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk tb_sprite.sv(9) " "Verilog HDL Implicit Net warning at tb_sprite.sv(9): created implicit net for \"clk\"" {  } { { "tb_sprite.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/tb_sprite.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcuVGA " "Elaborating entity \"mcuVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623731913184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:dvclk " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:dvclk\"" {  } { { "mcuVGA.sv" "dvclk" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAcontroller VGAcontroller:cntVGA " "Elaborating entity \"VGAcontroller\" for hierarchy \"VGAcontroller:cntVGA\"" {  } { { "mcuVGA.sv" "cntVGA" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterXY VGAcontroller:cntVGA\|counterXY:CXY " "Elaborating entity \"counterXY\" for hierarchy \"VGAcontroller:cntVGA\|counterXY:CXY\"" {  } { { "VGAcontroller.sv" "CXY" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/VGAcontroller.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counterXY.sv(21) " "Verilog HDL assignment warning at counterXY.sv(21): truncated value with size 32 to match size of target (13)" {  } { { "counterXY.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623731913218 "|counterXY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counterXY.sv(22) " "Verilog HDL assignment warning at counterXY.sv(22): truncated value with size 32 to match size of target (13)" {  } { { "counterXY.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623731913218 "|counterXY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topController topController:genVGA " "Elaborating entity \"topController\" for hierarchy \"topController:genVGA\"" {  } { { "mcuVGA.sv" "genVGA" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printChar topController:genVGA\|printChar:a65 " "Elaborating entity \"printChar\" for hierarchy \"topController:genVGA\|printChar:a65\"" {  } { { "topController.sv" "a65" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/topController.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite65 topController:genVGA\|printChar:a65\|sprite65:ascii65 " "Elaborating entity \"sprite65\" for hierarchy \"topController:genVGA\|printChar:a65\|sprite65:ascii65\"" {  } { { "printChar.sv" "ascii65" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/printChar.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMas topController:genVGA\|printChar:a65\|sprite65:ascii65\|ROMas:ROM65 " "Elaborating entity \"ROMas\" for hierarchy \"topController:genVGA\|printChar:a65\|sprite65:ascii65\|ROMas:ROM65\"" {  } { { "sprite65.sv" "ROM65" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgbDecoder topController:genVGA\|printChar:a65\|sprite65:ascii65\|rgbDecoder:DECOM " "Elaborating entity \"rgbDecoder\" for hierarchy \"topController:genVGA\|printChar:a65\|sprite65:ascii65\|rgbDecoder:DECOM\"" {  } { { "sprite65.sv" "DECOM" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressGenerator topController:genVGA\|printChar:a65\|sprite65:ascii65\|addressGenerator:direccionesM " "Elaborating entity \"addressGenerator\" for hierarchy \"topController:genVGA\|printChar:a65\|sprite65:ascii65\|addressGenerator:direccionesM\"" {  } { { "sprite65.sv" "direccionesM" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/sprite65.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731913274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 10 addressGenerator.sv(9) " "Verilog HDL assignment warning at addressGenerator.sv(9): truncated value with size 13 to match size of target (10)" {  } { { "addressGenerator.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623731913274 "|mcuVGA|topController:genVGA|printChar:a65|sprite65:ascii65|addressGenerator:direccionesM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 10 addressGenerator.sv(11) " "Verilog HDL assignment warning at addressGenerator.sv(11): truncated value with size 13 to match size of target (10)" {  } { { "addressGenerator.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/addressGenerator.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623731913274 "|mcuVGA|topController:genVGA|printChar:a65|sprite65:ascii65|addressGenerator:direccionesM"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "topController:genVGA\|printChar:a65\|sprite65:ascii65\|ROMas:ROM65\|Ram0 " "RAM logic \"topController:genVGA\|printChar:a65\|sprite65:ascii65\|ROMas:ROM65\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "ROMas.sv" "Ram0" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/ROMas.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1623731913774 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1623731913774 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623731913944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_B VCC " "Pin \"SYNC_B\" is stuck at VCC" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|SYNC_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[0\] VCC " "Pin \"RGB\[0\]\" is stuck at VCC" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[1\] GND " "Pin \"RGB\[1\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[2\] GND " "Pin \"RGB\[2\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[3\] GND " "Pin \"RGB\[3\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[4\] VCC " "Pin \"RGB\[4\]\" is stuck at VCC" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[5\] GND " "Pin \"RGB\[5\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[6\] GND " "Pin \"RGB\[6\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[7\] GND " "Pin \"RGB\[7\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[8\] VCC " "Pin \"RGB\[8\]\" is stuck at VCC" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[9\] GND " "Pin \"RGB\[9\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[10\] GND " "Pin \"RGB\[10\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[11\] GND " "Pin \"RGB\[11\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[12\] VCC " "Pin \"RGB\[12\]\" is stuck at VCC" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[13\] GND " "Pin \"RGB\[13\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[14\] GND " "Pin \"RGB\[14\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[15\] GND " "Pin \"RGB\[15\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[16\] VCC " "Pin \"RGB\[16\]\" is stuck at VCC" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[17\] GND " "Pin \"RGB\[17\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[18\] GND " "Pin \"RGB\[18\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[19\] GND " "Pin \"RGB\[19\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[20\] VCC " "Pin \"RGB\[20\]\" is stuck at VCC" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[21\] GND " "Pin \"RGB\[21\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[22\] GND " "Pin \"RGB\[22\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[23\] GND " "Pin \"RGB\[23\]\" is stuck at GND" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623731913985 "|mcuVGA|RGB[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623731913985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623731914065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623731914530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623731914530 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rstBtn " "No output dependent on input pin \"rstBtn\"" {  } { { "mcuVGA.sv" "" { Text "C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/mcuVGA.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623731914579 "|mcuVGA|rstBtn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623731914579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623731914580 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623731914580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623731914580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623731914580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623731914609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 22:38:34 2021 " "Processing ended: Mon Jun 14 22:38:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623731914609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623731914609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623731914609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623731914609 ""}
