ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Src/main.c"
  19              		.section	.text.main,"ax",%progbits
  20              		.align	1
  21              		.global	main
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	main:
  27              	.LFB141:
   1:Src/main.c    **** 
   2:Src/main.c    **** /**
   3:Src/main.c    ****  ******************************************************************************
   4:Src/main.c    ****  * @file           : main.c
   5:Src/main.c    ****  * @brief          : Main program body
   6:Src/main.c    ****  ******************************************************************************
   7:Src/main.c    ****  * @attention
   8:Src/main.c    ****  *
   9:Src/main.c    ****  * Copyright (c) 2024 STMicroelectronics.
  10:Src/main.c    ****  * All rights reserved.
  11:Src/main.c    ****  *
  12:Src/main.c    ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****  * in the root directory of this software component.
  14:Src/main.c    ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****  *
  16:Src/main.c    ****  ******************************************************************************
  17:Src/main.c    ****  */
  18:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  19:Src/main.c    **** #include "main.h"
  20:Src/main.c    **** #include "string.h"
  21:Src/main.c    **** 
  22:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  23:Src/main.c    **** 
  24:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  25:Src/main.c    **** 
  26:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  27:Src/main.c    **** 
  28:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  29:Src/main.c    **** 
  30:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  31:Src/main.c    **** #if defined(__ICCARM__) /*!< IAR Compiler */
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 2


  32:Src/main.c    **** #pragma location = 0x2007c000
  33:Src/main.c    **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  34:Src/main.c    **** #pragma location = 0x2007c0a0
  35:Src/main.c    **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  36:Src/main.c    **** 
  37:Src/main.c    **** #elif defined(__CC_ARM) /* MDK ARM Compiler */
  38:Src/main.c    **** 
  39:Src/main.c    **** __attribute__((at(0x2007c000))) ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DM
  40:Src/main.c    **** __attribute__((at(0x2007c0a0))) ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DM
  41:Src/main.c    **** 
  42:Src/main.c    **** #elif defined(__GNUC__) /* GNU Compiler */
  43:Src/main.c    **** 
  44:Src/main.c    **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  45:Src/main.c    **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection"))); /* E
  46:Src/main.c    **** #endif
  47:Src/main.c    **** 
  48:Src/main.c    **** ETH_TxPacketConfig TxConfig;
  49:Src/main.c    **** 
  50:Src/main.c    **** ETH_HandleTypeDef heth;
  51:Src/main.c    **** 
  52:Src/main.c    **** UART_HandleTypeDef huart3;
  53:Src/main.c    **** 
  54:Src/main.c    **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  55:Src/main.c    **** 
  56:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  57:Src/main.c    **** void SystemClock_Config(void);
  58:Src/main.c    **** static void MX_GPIO_Init(void);
  59:Src/main.c    **** static void MX_ETH_Init(void);
  60:Src/main.c    **** static void MX_USART3_UART_Init(void);
  61:Src/main.c    **** static void MX_USB_OTG_FS_PCD_Init(void);
  62:Src/main.c    **** 
  63:Src/main.c    **** #define PERIPH_BASE 0x40000000UL
  64:Src/main.c    **** #define AHB1_OFFSET 0x00020000UL
  65:Src/main.c    **** #define AHB1PERIPH_BASE_SELF (PERIPH_BASE + AHB1_OFFSET)
  66:Src/main.c    **** 
  67:Src/main.c    **** #define RCC_OFFSET 0x3800UL
  68:Src/main.c    **** #define RCC_BASE_SELF (AHB1PERIPH_BASE_SELF + RCC_OFFSET)
  69:Src/main.c    **** #define RCC_AHB1ENR_GPIOBEN (1UL << 1)
  70:Src/main.c    **** 
  71:Src/main.c    **** #define GPIOB_OFFSET 0x0400UL
  72:Src/main.c    **** #define GPIOB_BASE_BASE (AHB1PERIPH_BASE_SELF + GPIOB_OFFSET)
  73:Src/main.c    **** 
  74:Src/main.c    **** #define GPIOB_MODER_MODER0_OUTPUT (1UL << 0)
  75:Src/main.c    **** #define GPIOB_MODER_MODER7_OUTPUT (1UL << 14)
  76:Src/main.c    **** #define GPIOB_MODER_MODER14_OUTPUT (1UL << 28)
  77:Src/main.c    **** #define LEDS_MODER (GPIOB_MODER_MODER0_OUTPUT | GPIOB_MODER_MODER7_OUTPUT | GPIOB_MODER_MODER14_OUT
  78:Src/main.c    **** 
  79:Src/main.c    **** #define GPIOx_ODR_OFFSET 0x14UL
  80:Src/main.c    **** #define GPIOB_ODR_ODR0 (1UL << 0)
  81:Src/main.c    **** #define GPIOB_ODR_ODR7 (1UL << 7)
  82:Src/main.c    **** #define GPIOB_ODR_ODR14 (1UL << 14)
  83:Src/main.c    **** #define USER_LED_1 GPIOB_ODR_ODR0  // Green LED
  84:Src/main.c    **** #define USER_LED_2 GPIOB_ODR_ODR7  // Blue LED
  85:Src/main.c    **** #define USER_LED_3 GPIOB_ODR_ODR14 // Red LED
  86:Src/main.c    **** 
  87:Src/main.c    **** typedef struct
  88:Src/main.c    **** {
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 3


  89:Src/main.c    ****   volatile uint32_t DUMMY[12]; // 48 byte offset to the AHB1ENR register
  90:Src/main.c    ****   volatile uint32_t AHB1ENR;
  91:Src/main.c    **** } RCC_TypeDef_SELF;
  92:Src/main.c    **** 
  93:Src/main.c    **** typedef struct
  94:Src/main.c    **** {
  95:Src/main.c    ****   volatile uint32_t MODER;
  96:Src/main.c    ****   volatile uint32_t DUMMY[4]; // 16 byte offset to the ODR register
  97:Src/main.c    ****   volatile uint32_t ODR;
  98:Src/main.c    **** } GPIO_TypeDef_SELF;
  99:Src/main.c    **** 
 100:Src/main.c    **** #define RCC_SELF ((RCC_TypeDef_SELF *)RCC_BASE_SELF)
 101:Src/main.c    **** #define GPIOB_SELF ((GPIO_TypeDef_SELF *)GPIOB_BASE_BASE)
 102:Src/main.c    **** 
 103:Src/main.c    **** int main()
 104:Src/main.c    **** {
  28              		.loc 1 104 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 105:Src/main.c    ****   /* Enable clock access to port B */
 106:Src/main.c    ****   RCC_SELF->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
  33              		.loc 1 106 3 view .LVU1
  34              		.loc 1 106 11 is_stmt 0 view .LVU2
  35 0000 0B4A     		ldr	r2, .L5
  36 0002 136B     		ldr	r3, [r2, #48]
  37              		.loc 1 106 21 view .LVU3
  38 0004 43F00203 		orr	r3, r3, #2
  39 0008 1363     		str	r3, [r2, #48]
 107:Src/main.c    **** 
 108:Src/main.c    ****   /* Set PB0, PB7, and PB14 to output mode */
 109:Src/main.c    ****   GPIOB_SELF->MODER |= LEDS_MODER;
  40              		.loc 1 109 3 is_stmt 1 view .LVU4
  41              		.loc 1 109 13 is_stmt 0 view .LVU5
  42 000a A2F55052 		sub	r2, r2, #13312
  43 000e 1168     		ldr	r1, [r2]
  44              		.loc 1 109 21 view .LVU6
  45 0010 084B     		ldr	r3, .L5+4
  46 0012 0B43     		orrs	r3, r3, r1
  47 0014 1360     		str	r3, [r2]
  48 0016 03E0     		b	.L4
  49              	.LVL0:
  50              	.L3:
  51              	.LBB4:
 110:Src/main.c    **** 
 111:Src/main.c    ****   while (1)
 112:Src/main.c    ****   {
 113:Src/main.c    ****     /* Turn on all of our LEDs */
 114:Src/main.c    ****     // GPIOB_ODR |= USER_LED_1 | USER_LED_2 | USER_LED_3;
 115:Src/main.c    **** 
 116:Src/main.c    ****     /* Toggle all of our LEDs */
 117:Src/main.c    ****     GPIOB_SELF->ODR ^= USER_LED_1 | USER_LED_2 | USER_LED_3;
 118:Src/main.c    ****     for (int i = 0; i < 10000000; i++)
 119:Src/main.c    ****     {
 120:Src/main.c    ****     };
  52              		.loc 1 120 5 is_stmt 1 view .LVU7
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 4


 118:Src/main.c    ****     {
  53              		.loc 1 118 36 discriminator 3 view .LVU8
  54 0018 0133     		adds	r3, r3, #1
  55              	.LVL1:
  56              	.L2:
 118:Src/main.c    ****     {
  57              		.loc 1 118 23 discriminator 1 view .LVU9
  58 001a 074A     		ldr	r2, .L5+8
  59 001c 9342     		cmp	r3, r2
  60 001e FBDB     		blt	.L3
  61              	.LVL2:
  62              	.L4:
 118:Src/main.c    ****     {
  63              		.loc 1 118 23 is_stmt 0 discriminator 1 view .LVU10
  64              	.LBE4:
 111:Src/main.c    ****   {
  65              		.loc 1 111 3 is_stmt 1 view .LVU11
 117:Src/main.c    ****     for (int i = 0; i < 10000000; i++)
  66              		.loc 1 117 5 view .LVU12
 117:Src/main.c    ****     for (int i = 0; i < 10000000; i++)
  67              		.loc 1 117 15 is_stmt 0 view .LVU13
  68 0020 064A     		ldr	r2, .L5+12
  69 0022 5169     		ldr	r1, [r2, #20]
 117:Src/main.c    ****     for (int i = 0; i < 10000000; i++)
  70              		.loc 1 117 21 view .LVU14
  71 0024 44F28103 		movw	r3, #16513
  72 0028 4B40     		eors	r3, r3, r1
  73 002a 5361     		str	r3, [r2, #20]
 118:Src/main.c    ****     {
  74              		.loc 1 118 5 is_stmt 1 view .LVU15
  75              	.LBB5:
 118:Src/main.c    ****     {
  76              		.loc 1 118 10 view .LVU16
  77              	.LVL3:
 118:Src/main.c    ****     {
  78              		.loc 1 118 14 is_stmt 0 view .LVU17
  79 002c 0023     		movs	r3, #0
 118:Src/main.c    ****     {
  80              		.loc 1 118 5 view .LVU18
  81 002e F4E7     		b	.L2
  82              	.L6:
  83              		.align	2
  84              	.L5:
  85 0030 00380240 		.word	1073887232
  86 0034 01400010 		.word	268451841
  87 0038 80969800 		.word	10000000
  88 003c 00040240 		.word	1073873920
  89              	.LBE5:
  90              		.cfi_endproc
  91              	.LFE141:
  93              		.section	.text.Error_Handler,"ax",%progbits
  94              		.align	1
  95              		.global	Error_Handler
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	Error_Handler:
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 5


 101              	.LFB147:
 121:Src/main.c    ****   }
 122:Src/main.c    **** }
 123:Src/main.c    **** 
 124:Src/main.c    **** /**
 125:Src/main.c    ****  * @brief  The application entry point.
 126:Src/main.c    ****  * @retval int
 127:Src/main.c    ****  */
 128:Src/main.c    **** 
 129:Src/main.c    **** /**
 130:Src/main.c    ****  * @brief System Clock Configuration
 131:Src/main.c    ****  * @retval None
 132:Src/main.c    ****  */
 133:Src/main.c    **** void SystemClock_Config(void)
 134:Src/main.c    **** {
 135:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 136:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 137:Src/main.c    **** 
 138:Src/main.c    ****   /** Configure LSE Drive Capability
 139:Src/main.c    ****    */
 140:Src/main.c    ****   HAL_PWR_EnableBkUpAccess();
 141:Src/main.c    **** 
 142:Src/main.c    ****   /** Configure the main internal regulator output voltage
 143:Src/main.c    ****    */
 144:Src/main.c    ****   __HAL_RCC_PWR_CLK_ENABLE();
 145:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 146:Src/main.c    **** 
 147:Src/main.c    ****   /** Initializes the RCC Oscillators according to the specified parameters
 148:Src/main.c    ****    * in the RCC_OscInitTypeDef structure.
 149:Src/main.c    ****    */
 150:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 151:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 96;
 156:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 157:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 158:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 159:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 160:Src/main.c    ****   {
 161:Src/main.c    ****     Error_Handler();
 162:Src/main.c    ****   }
 163:Src/main.c    **** 
 164:Src/main.c    ****   /** Activate the Over-Drive mode
 165:Src/main.c    ****    */
 166:Src/main.c    ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 167:Src/main.c    ****   {
 168:Src/main.c    ****     Error_Handler();
 169:Src/main.c    ****   }
 170:Src/main.c    **** 
 171:Src/main.c    ****   /** Initializes the CPU, AHB and APB buses clocks
 172:Src/main.c    ****    */
 173:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 174:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 175:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 176:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 6


 177:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 178:Src/main.c    **** 
 179:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 180:Src/main.c    ****   {
 181:Src/main.c    ****     Error_Handler();
 182:Src/main.c    ****   }
 183:Src/main.c    **** }
 184:Src/main.c    **** 
 185:Src/main.c    **** /**
 186:Src/main.c    ****  * @brief ETH Initialization Function
 187:Src/main.c    ****  * @param None
 188:Src/main.c    ****  * @retval None
 189:Src/main.c    ****  */
 190:Src/main.c    **** static void MX_ETH_Init(void)
 191:Src/main.c    **** {
 192:Src/main.c    **** 
 193:Src/main.c    ****   static uint8_t MACAddr[6];
 194:Src/main.c    **** 
 195:Src/main.c    ****   heth.Instance = ETH;
 196:Src/main.c    ****   MACAddr[0] = 0x00;
 197:Src/main.c    ****   MACAddr[1] = 0x80;
 198:Src/main.c    ****   MACAddr[2] = 0xE1;
 199:Src/main.c    ****   MACAddr[3] = 0x00;
 200:Src/main.c    ****   MACAddr[4] = 0x00;
 201:Src/main.c    ****   MACAddr[5] = 0x00;
 202:Src/main.c    ****   heth.Init.MACAddr = &MACAddr[0];
 203:Src/main.c    ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 204:Src/main.c    ****   heth.Init.TxDesc = DMATxDscrTab;
 205:Src/main.c    ****   heth.Init.RxDesc = DMARxDscrTab;
 206:Src/main.c    ****   heth.Init.RxBuffLen = 1524;
 207:Src/main.c    **** 
 208:Src/main.c    ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 209:Src/main.c    ****   {
 210:Src/main.c    ****     Error_Handler();
 211:Src/main.c    ****   }
 212:Src/main.c    **** 
 213:Src/main.c    ****   memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 214:Src/main.c    ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 215:Src/main.c    ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 216:Src/main.c    ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 217:Src/main.c    **** }
 218:Src/main.c    **** 
 219:Src/main.c    **** /**
 220:Src/main.c    ****  * @brief USART3 Initialization Function
 221:Src/main.c    ****  * @param None
 222:Src/main.c    ****  * @retval None
 223:Src/main.c    ****  */
 224:Src/main.c    **** static void MX_USART3_UART_Init(void)
 225:Src/main.c    **** {
 226:Src/main.c    **** 
 227:Src/main.c    ****   huart3.Instance = USART3;
 228:Src/main.c    ****   huart3.Init.BaudRate = 115200;
 229:Src/main.c    ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 230:Src/main.c    ****   huart3.Init.StopBits = UART_STOPBITS_1;
 231:Src/main.c    ****   huart3.Init.Parity = UART_PARITY_NONE;
 232:Src/main.c    ****   huart3.Init.Mode = UART_MODE_TX_RX;
 233:Src/main.c    ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 7


 234:Src/main.c    ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 235:Src/main.c    ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 236:Src/main.c    ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 237:Src/main.c    ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 238:Src/main.c    ****   {
 239:Src/main.c    ****     Error_Handler();
 240:Src/main.c    ****   }
 241:Src/main.c    **** }
 242:Src/main.c    **** 
 243:Src/main.c    **** /**
 244:Src/main.c    ****  * @brief USB_OTG_FS Initialization Function
 245:Src/main.c    ****  * @param None
 246:Src/main.c    ****  * @retval None
 247:Src/main.c    ****  */
 248:Src/main.c    **** static void MX_USB_OTG_FS_PCD_Init(void)
 249:Src/main.c    **** {
 250:Src/main.c    **** 
 251:Src/main.c    ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 252:Src/main.c    ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 253:Src/main.c    ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 254:Src/main.c    ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 255:Src/main.c    ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 256:Src/main.c    ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 257:Src/main.c    ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 258:Src/main.c    ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 259:Src/main.c    ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 260:Src/main.c    ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 261:Src/main.c    ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 262:Src/main.c    ****   {
 263:Src/main.c    ****     Error_Handler();
 264:Src/main.c    ****   }
 265:Src/main.c    **** }
 266:Src/main.c    **** 
 267:Src/main.c    **** /**
 268:Src/main.c    ****  * @brief GPIO Initialization Function
 269:Src/main.c    ****  * @param None
 270:Src/main.c    ****  * @retval None
 271:Src/main.c    ****  */
 272:Src/main.c    **** static void MX_GPIO_Init(void)
 273:Src/main.c    **** {
 274:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 275:Src/main.c    **** 
 276:Src/main.c    ****   /* GPIO Ports Clock Enable */
 277:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 278:Src/main.c    ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 279:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 280:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 281:Src/main.c    ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 282:Src/main.c    ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 283:Src/main.c    **** 
 284:Src/main.c    ****   /*Configure GPIO pin Output Level */
 285:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 286:Src/main.c    **** 
 287:Src/main.c    ****   /*Configure GPIO pin Output Level */
 288:Src/main.c    ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 289:Src/main.c    **** 
 290:Src/main.c    ****   /*Configure GPIO pin : USER_Btn_Pin */
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 8


 291:Src/main.c    ****   GPIO_InitStruct.Pin = USER_Btn_Pin;
 292:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 293:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 294:Src/main.c    ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 295:Src/main.c    **** 
 296:Src/main.c    ****   /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
 297:Src/main.c    ****   GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 298:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 299:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 300:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 301:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 302:Src/main.c    **** 
 303:Src/main.c    ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 304:Src/main.c    ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 305:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 306:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 307:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 308:Src/main.c    ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 309:Src/main.c    **** 
 310:Src/main.c    ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 311:Src/main.c    ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 312:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 313:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 314:Src/main.c    ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 315:Src/main.c    **** }
 316:Src/main.c    **** 
 317:Src/main.c    **** /**
 318:Src/main.c    ****  * @brief  This function is executed in case of error occurrence.
 319:Src/main.c    ****  * @retval None
 320:Src/main.c    ****  */
 321:Src/main.c    **** void Error_Handler(void)
 322:Src/main.c    **** {
 102              		.loc 1 322 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ Volatile: function does not return.
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 323:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 324:Src/main.c    ****   __disable_irq();
 108              		.loc 1 324 3 view .LVU20
 109              	.LBB6:
 110              	.LBI6:
 111              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 9


  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 10


  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 11


 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 112              		.loc 2 140 27 view .LVU21
 113              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 114              		.loc 2 142 3 view .LVU22
 115              		.syntax unified
 116              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 117 0000 72B6     		cpsid i
 118              	@ 0 "" 2
 119              		.thumb
 120              		.syntax unified
 121              	.L8:
 122              	.LBE7:
 123              	.LBE6:
 325:Src/main.c    ****   while (1)
 124              		.loc 1 325 3 view .LVU23
 326:Src/main.c    ****   {
 327:Src/main.c    ****   }
 125              		.loc 1 327 3 view .LVU24
 325:Src/main.c    ****   while (1)
 126              		.loc 1 325 9 view .LVU25
 127 0002 FEE7     		b	.L8
 128              		.cfi_endproc
 129              	.LFE147:
 131              		.section	.text.SystemClock_Config,"ax",%progbits
 132              		.align	1
 133              		.global	SystemClock_Config
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 138              	SystemClock_Config:
 139              	.LFB142:
 134:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 140              		.loc 1 134 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 80
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144 0000 00B5     		push	{lr}
 145              		.cfi_def_cfa_offset 4
 146              		.cfi_offset 14, -4
 147 0002 95B0     		sub	sp, sp, #84
 148              		.cfi_def_cfa_offset 88
 135:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 149              		.loc 1 135 3 view .LVU27
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 12


 135:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 150              		.loc 1 135 22 is_stmt 0 view .LVU28
 151 0004 3422     		movs	r2, #52
 152 0006 0021     		movs	r1, #0
 153 0008 07A8     		add	r0, sp, #28
 154 000a FFF7FEFF 		bl	memset
 155              	.LVL4:
 136:Src/main.c    **** 
 156              		.loc 1 136 3 is_stmt 1 view .LVU29
 136:Src/main.c    **** 
 157              		.loc 1 136 22 is_stmt 0 view .LVU30
 158 000e 0023     		movs	r3, #0
 159 0010 0293     		str	r3, [sp, #8]
 160 0012 0393     		str	r3, [sp, #12]
 161 0014 0493     		str	r3, [sp, #16]
 162 0016 0593     		str	r3, [sp, #20]
 163 0018 0693     		str	r3, [sp, #24]
 140:Src/main.c    **** 
 164              		.loc 1 140 3 is_stmt 1 view .LVU31
 165 001a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 166              	.LVL5:
 144:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 167              		.loc 1 144 3 view .LVU32
 168              	.LBB8:
 144:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 169              		.loc 1 144 3 view .LVU33
 144:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 170              		.loc 1 144 3 view .LVU34
 171 001e 234B     		ldr	r3, .L17
 172 0020 1A6C     		ldr	r2, [r3, #64]
 173 0022 42F08052 		orr	r2, r2, #268435456
 174 0026 1A64     		str	r2, [r3, #64]
 144:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 175              		.loc 1 144 3 view .LVU35
 176 0028 1B6C     		ldr	r3, [r3, #64]
 177 002a 03F08053 		and	r3, r3, #268435456
 178 002e 0093     		str	r3, [sp]
 144:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 179              		.loc 1 144 3 view .LVU36
 180 0030 009B     		ldr	r3, [sp]
 181              	.LBE8:
 144:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 182              		.loc 1 144 3 view .LVU37
 145:Src/main.c    **** 
 183              		.loc 1 145 3 view .LVU38
 184              	.LBB9:
 145:Src/main.c    **** 
 185              		.loc 1 145 3 view .LVU39
 145:Src/main.c    **** 
 186              		.loc 1 145 3 view .LVU40
 187 0032 1F4A     		ldr	r2, .L17+4
 188 0034 1368     		ldr	r3, [r2]
 189 0036 23F44043 		bic	r3, r3, #49152
 190 003a 43F48043 		orr	r3, r3, #16384
 191 003e 1360     		str	r3, [r2]
 145:Src/main.c    **** 
 192              		.loc 1 145 3 view .LVU41
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 13


 193 0040 1368     		ldr	r3, [r2]
 194 0042 03F44043 		and	r3, r3, #49152
 195 0046 0193     		str	r3, [sp, #4]
 145:Src/main.c    **** 
 196              		.loc 1 145 3 view .LVU42
 197 0048 019B     		ldr	r3, [sp, #4]
 198              	.LBE9:
 145:Src/main.c    **** 
 199              		.loc 1 145 3 view .LVU43
 150:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 200              		.loc 1 150 3 view .LVU44
 150:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 201              		.loc 1 150 36 is_stmt 0 view .LVU45
 202 004a 0123     		movs	r3, #1
 203 004c 0793     		str	r3, [sp, #28]
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 204              		.loc 1 151 3 is_stmt 1 view .LVU46
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 205              		.loc 1 151 30 is_stmt 0 view .LVU47
 206 004e 4FF4A023 		mov	r3, #327680
 207 0052 0893     		str	r3, [sp, #32]
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 208              		.loc 1 152 3 is_stmt 1 view .LVU48
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 209              		.loc 1 152 34 is_stmt 0 view .LVU49
 210 0054 0223     		movs	r3, #2
 211 0056 0D93     		str	r3, [sp, #52]
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 212              		.loc 1 153 3 is_stmt 1 view .LVU50
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 4;
 213              		.loc 1 153 35 is_stmt 0 view .LVU51
 214 0058 4FF48002 		mov	r2, #4194304
 215 005c 0E92     		str	r2, [sp, #56]
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 96;
 216              		.loc 1 154 3 is_stmt 1 view .LVU52
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 96;
 217              		.loc 1 154 30 is_stmt 0 view .LVU53
 218 005e 0422     		movs	r2, #4
 219 0060 0F92     		str	r2, [sp, #60]
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 220              		.loc 1 155 3 is_stmt 1 view .LVU54
 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 221              		.loc 1 155 30 is_stmt 0 view .LVU55
 222 0062 6021     		movs	r1, #96
 223 0064 1091     		str	r1, [sp, #64]
 156:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 224              		.loc 1 156 3 is_stmt 1 view .LVU56
 156:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 225              		.loc 1 156 30 is_stmt 0 view .LVU57
 226 0066 1193     		str	r3, [sp, #68]
 157:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 227              		.loc 1 157 3 is_stmt 1 view .LVU58
 157:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLR = 2;
 228              		.loc 1 157 30 is_stmt 0 view .LVU59
 229 0068 1292     		str	r2, [sp, #72]
 158:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 230              		.loc 1 158 3 is_stmt 1 view .LVU60
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 14


 158:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 231              		.loc 1 158 30 is_stmt 0 view .LVU61
 232 006a 1393     		str	r3, [sp, #76]
 159:Src/main.c    ****   {
 233              		.loc 1 159 3 is_stmt 1 view .LVU62
 159:Src/main.c    ****   {
 234              		.loc 1 159 7 is_stmt 0 view .LVU63
 235 006c 07A8     		add	r0, sp, #28
 236 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 237              	.LVL6:
 159:Src/main.c    ****   {
 238              		.loc 1 159 6 discriminator 1 view .LVU64
 239 0072 A0B9     		cbnz	r0, .L14
 166:Src/main.c    ****   {
 240              		.loc 1 166 3 is_stmt 1 view .LVU65
 166:Src/main.c    ****   {
 241              		.loc 1 166 7 is_stmt 0 view .LVU66
 242 0074 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 243              	.LVL7:
 166:Src/main.c    ****   {
 244              		.loc 1 166 6 discriminator 1 view .LVU67
 245 0078 98B9     		cbnz	r0, .L15
 173:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 246              		.loc 1 173 3 is_stmt 1 view .LVU68
 173:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 247              		.loc 1 173 31 is_stmt 0 view .LVU69
 248 007a 0F23     		movs	r3, #15
 249 007c 0293     		str	r3, [sp, #8]
 174:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 250              		.loc 1 174 3 is_stmt 1 view .LVU70
 174:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 251              		.loc 1 174 34 is_stmt 0 view .LVU71
 252 007e 0223     		movs	r3, #2
 253 0080 0393     		str	r3, [sp, #12]
 175:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 254              		.loc 1 175 3 is_stmt 1 view .LVU72
 175:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 255              		.loc 1 175 35 is_stmt 0 view .LVU73
 256 0082 0023     		movs	r3, #0
 257 0084 0493     		str	r3, [sp, #16]
 176:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 258              		.loc 1 176 3 is_stmt 1 view .LVU74
 176:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 259              		.loc 1 176 36 is_stmt 0 view .LVU75
 260 0086 4FF48052 		mov	r2, #4096
 261 008a 0592     		str	r2, [sp, #20]
 177:Src/main.c    **** 
 262              		.loc 1 177 3 is_stmt 1 view .LVU76
 177:Src/main.c    **** 
 263              		.loc 1 177 36 is_stmt 0 view .LVU77
 264 008c 0693     		str	r3, [sp, #24]
 179:Src/main.c    ****   {
 265              		.loc 1 179 3 is_stmt 1 view .LVU78
 179:Src/main.c    ****   {
 266              		.loc 1 179 7 is_stmt 0 view .LVU79
 267 008e 0321     		movs	r1, #3
 268 0090 02A8     		add	r0, sp, #8
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 15


 269 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 270              	.LVL8:
 179:Src/main.c    ****   {
 271              		.loc 1 179 6 discriminator 1 view .LVU80
 272 0096 30B9     		cbnz	r0, .L16
 183:Src/main.c    **** 
 273              		.loc 1 183 1 view .LVU81
 274 0098 15B0     		add	sp, sp, #84
 275              		.cfi_remember_state
 276              		.cfi_def_cfa_offset 4
 277              		@ sp needed
 278 009a 5DF804FB 		ldr	pc, [sp], #4
 279              	.L14:
 280              		.cfi_restore_state
 161:Src/main.c    ****   }
 281              		.loc 1 161 5 is_stmt 1 view .LVU82
 282 009e FFF7FEFF 		bl	Error_Handler
 283              	.LVL9:
 284              	.L15:
 168:Src/main.c    ****   }
 285              		.loc 1 168 5 view .LVU83
 286 00a2 FFF7FEFF 		bl	Error_Handler
 287              	.LVL10:
 288              	.L16:
 181:Src/main.c    ****   }
 289              		.loc 1 181 5 view .LVU84
 290 00a6 FFF7FEFF 		bl	Error_Handler
 291              	.LVL11:
 292              	.L18:
 293 00aa 00BF     		.align	2
 294              	.L17:
 295 00ac 00380240 		.word	1073887232
 296 00b0 00700040 		.word	1073770496
 297              		.cfi_endproc
 298              	.LFE142:
 300              		.global	hpcd_USB_OTG_FS
 301              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 302              		.align	2
 305              	hpcd_USB_OTG_FS:
 306 0000 00000000 		.space	1248
 306      00000000 
 306      00000000 
 306      00000000 
 306      00000000 
 307              		.global	huart3
 308              		.section	.bss.huart3,"aw",%nobits
 309              		.align	2
 312              	huart3:
 313 0000 00000000 		.space	136
 313      00000000 
 313      00000000 
 313      00000000 
 313      00000000 
 314              		.global	heth
 315              		.section	.bss.heth,"aw",%nobits
 316              		.align	2
 319              	heth:
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 16


 320 0000 00000000 		.space	176
 320      00000000 
 320      00000000 
 320      00000000 
 320      00000000 
 321              		.global	TxConfig
 322              		.section	.bss.TxConfig,"aw",%nobits
 323              		.align	2
 326              	TxConfig:
 327 0000 00000000 		.space	56
 327      00000000 
 327      00000000 
 327      00000000 
 327      00000000 
 328              		.global	DMATxDscrTab
 329              		.section	.TxDecripSection,"aw"
 330              		.align	2
 333              	DMATxDscrTab:
 334 0000 00000000 		.space	160
 334      00000000 
 334      00000000 
 334      00000000 
 334      00000000 
 335              		.global	DMARxDscrTab
 336              		.section	.RxDecripSection,"aw"
 337              		.align	2
 340              	DMARxDscrTab:
 341 0000 00000000 		.space	160
 341      00000000 
 341      00000000 
 341      00000000 
 341      00000000 
 342              		.text
 343              	.Letext0:
 344              		.file 3 "/Users/isaiah.beckermayer/Library/Application Support/Cursor/User/globalStorage/bmd.stm32
 345              		.file 4 "/Users/isaiah.beckermayer/Library/Application Support/Cursor/User/globalStorage/bmd.stm32
 346              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 347              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 348              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 349              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 350              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 351              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 352              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 353              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_usb.h"
 354              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pcd.h"
 355              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 356              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 357              		.file 16 "<built-in>"
ARM GAS  /var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:20     .text.main:00000000 $t
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:26     .text.main:00000000 main
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:85     .text.main:00000030 $d
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:94     .text.Error_Handler:00000000 $t
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:100    .text.Error_Handler:00000000 Error_Handler
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:132    .text.SystemClock_Config:00000000 $t
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:138    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:295    .text.SystemClock_Config:000000ac $d
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:305    .bss.hpcd_USB_OTG_FS:00000000 hpcd_USB_OTG_FS
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:302    .bss.hpcd_USB_OTG_FS:00000000 $d
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:312    .bss.huart3:00000000 huart3
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:309    .bss.huart3:00000000 $d
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:319    .bss.heth:00000000 heth
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:316    .bss.heth:00000000 $d
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:326    .bss.TxConfig:00000000 TxConfig
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:323    .bss.TxConfig:00000000 $d
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:333    .TxDecripSection:00000000 DMATxDscrTab
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:330    .TxDecripSection:00000000 $d
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:340    .RxDecripSection:00000000 DMARxDscrTab
/var/folders/8d/8djywmp92nx9cg9c5pcw0px00000gn/T//ccAqq6k6.s:337    .RxDecripSection:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
