;redcode
;assert 1
	SPL 0, <-929
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, @106
	DJN -1, @-20
	SUB @121, @106
	SLT 0, 200
	SUB @0, @2
	MOV -1, <-20
	ADD 210, 30
	CMP @127, 100
	SUB 0, 1
	SUB 100, -100
	SUB @121, @106
	SUB @121, @106
	JMN 0, <-500
	SUB -0, 92
	ADD 270, <1
	SUB @0, 10
	MOV -11, <-420
	SLT 0, @42
	SUB @127, 106
	MOV -11, <-420
	MOV -1, <-20
	JMP 350, 200
	SLT 0, 200
	SUB @0, @2
	SUB 100, -100
	ADD 210, 30
	SPL @421, 116
	JMP -7, @-20
	MOV -1, <-20
	SUB @0, @2
	SUB @121, 306
	SLT 0, @42
	MOV #-1, <49
	JMN @-928, @-320
	JMN @-928, @-320
	JMN @-928, @-320
	ADD 270, 60
	ADD 270, 60
	SLT #500, @0
	SPL 0, <-929
	ADD <282, 480
	MOV -1, <-20
	SLT #500, @0
	SUB 350, 200
	MOV -1, <-20
	JMP @-52, #281
	DJN -1, @-20
