# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6618 kB (elbread=427 elab2=6050 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  9:20 AM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 1000ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 1 us
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run 1000ns
# KERNEL: stopped at time: 2 us
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Error: COMP96_0143: Control_unit.vhd : (88, 4): Object "RST" cannot be written.
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/mainn_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6614 kB (elbread=427 elab2=6047 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  9:52 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 1000ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 15 ns,  Iteration: 3,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6614 kB (elbread=427 elab2=6047 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  9:53 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 26 object(s) traced.
run 1000ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 15 ns,  Iteration: 3,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: stopped at time: 1 us
run 1000ns
# KERNEL: stopped at time: 2 us
acom -O3 -e 100 -work Final -2002  $dsn/src/PC_Register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/PC_Register.vhd
# Compile Entity "PC_Register"
# Compile Architecture "PC_Register" of Entity "PC_Register"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/ALU.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/mainn_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6615 kB (elbread=427 elab2=6047 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:01 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 1000ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 15 ns,  Iteration: 3,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: stopped at time: 1 us
run 100ns
# KERNEL: stopped at time: 1100 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Reg.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Reg.vhd
# Compile Entity "Reg"
# Compile Architecture "Reg" of Entity "Reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Ins_Register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Ins_Register.vhd
# Compile Entity "Ins_Register"
# Compile Architecture "Ins_Register" of Entity "Ins_Register"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/PC_Register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/PC_Register.vhd
# Compile Entity "PC_Register"
# Compile Architecture "PC_Register" of Entity "PC_Register"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/mainn_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6615 kB (elbread=427 elab2=6047 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:04 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 100ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Error: COMP96_0019: Control_unit.vhd : (60, 2): Keyword 'end' expected.
# Error: COMP96_0016: Control_unit.vhd : (60, 3): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/mainn_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6613 kB (elbread=427 elab2=6046 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:10 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 100ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Error: COMP96_0329: Mainn.vhd : (129, 3): Generate statement must have a label.
# Error: COMP96_0019: Mainn.vhd : (129, 18): Keyword 'generate' expected.
# Error: COMP96_0019: Mainn.vhd : (131, 3): Keyword 'end' expected.
# Error: COMP96_0016: Mainn.vhd : (131, 9): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Error: COMP96_0019: Mainn.vhd : (132, 16): Keyword 'end' expected.
# Error: COMP96_0016: Mainn.vhd : (132, 21): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Error: COMP96_0019: Mainn.vhd : (129, 16): Keyword 'end' expected.
# Error: COMP96_0016: Mainn.vhd : (129, 21): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Error: COMP96_0019: Mainn.vhd : (128, 16): Keyword 'end' expected.
# Error: COMP96_0016: Mainn.vhd : (128, 21): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6613 kB (elbread=427 elab2=6046 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:19 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/mainn_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6613 kB (elbread=427 elab2=6046 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:19 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 100ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/mainn_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6613 kB (elbread=427 elab2=6046 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:22 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 100ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/mainn_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6613 kB (elbread=427 elab2=6046 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:29 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 100ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 100 ns
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6613 kB (elbread=427 elab2=6046 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:33 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 300 ns
SetActiveLib -work
comp -include "$dsn\src\Reg.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Reg.vhd
# Compile Entity "Reg"
# Compile Architecture "Reg" of Entity "Reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp -include "$dsn\src\TestBench\reg_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/reg_TB.vhd
# Compile Entity "reg_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "reg_tb"
# Compile Configuration "TESTBENCH_FOR_reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_reg 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6424 kB (elbread=427 elab2=5858 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:43 AM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg LD
wave -noreg ZR
wave -noreg RIN
wave -noreg ROUT
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\reg_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_reg 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 300ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Reg.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Reg.asdb'.
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Reg.asdb ... Done
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Reg.awc ... Done
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/ins_register_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/ins_register_TB.vhd
# Compile Entity "ins_register_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ins_register_tb"
# Compile Configuration "TESTBENCH_FOR_ins_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Ins_Register.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Ins_Register.vhd
# Compile Entity "Ins_Register"
# Compile Architecture "Ins_Register" of Entity "Ins_Register"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\ins_register_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/ins_register_TB.vhd
# Compile Entity "ins_register_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ins_register_tb"
# Compile Configuration "TESTBENCH_FOR_ins_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ins_register 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5400 kB (elbread=427 elab2=4834 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:44 AM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg LD
wave -noreg RIN
wave -noreg ROUT
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ins_register_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ins_register 
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 300ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Ins_register.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Ins_register.asdb'.
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Ins_register.asdb ... Done
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Ins_register.awc ... Done
acom -O3 -e 100 -work Final -2002  $dsn/src/PC_Register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/PC_Register.vhd
# Compile Entity "PC_Register"
# Compile Architecture "PC_Register" of Entity "PC_Register"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\PC_Register.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/PC_Register.vhd
# Compile Entity "PC_Register"
# Compile Architecture "PC_Register" of Entity "PC_Register"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\pc_register_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/pc_register_TB.vhd
# Compile Entity "pc_register_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "pc_register_tb"
# Compile Configuration "TESTBENCH_FOR_pc_register"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_pc_register 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5439 kB (elbread=427 elab2=4873 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:45 AM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg LD
wave -noreg INC
wave -noreg CLR
wave -noreg RIN
wave -noreg ROUT
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\pc_register_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_pc_register 
# VSIM: 6 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 300ns
# KERNEL: stopped at time: 300 ns
# Waveform file 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/PC_Register.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/PC_Register.asdb'.
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\PC_Register.asdb ... Done
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\PC_Register.awc ... Done
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5440 kB (elbread=427 elab2=4873 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:47 AM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg CMD
wave -noreg IN1
wave -noreg IN2
wave -noreg Result
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 300ns
# EXECUTION:: ERROR  : Multiplication operation failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stim_process.
# EXECUTION:: ERROR  : Invalid command failed
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stim_process.
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ALU.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\alu_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_alu 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5439 kB (elbread=427 elab2=4873 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  10:50 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg CMD
wave -noreg IN1
wave -noreg IN2
wave -noreg Result
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\alu_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_alu 
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 300ns
# EXECUTION:: ERROR  : Multiplication operation failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /alu_tb,  Process: stim_process.
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/ALU.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/ALU.asdb'.
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\ALU.asdb ... Done
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\ALU.awc ... Done
acom -O3 -e 100 -work Final -2002  $dsn/src/Memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "Memory" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6613 kB (elbread=427 elab2=6046 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  11:09 AM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 300 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6613 kB (elbread=427 elab2=6046 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  11:10 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 300 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Error: COMP96_0019: Control_unit.vhd : (61, 2): Keyword 'when' expected.
# Error: COMP96_0015: Control_unit.vhd : (61, 2): ';' expected.
# Error: COMP96_0019: Control_unit.vhd : (62, 2): Keyword 'when' expected.
# Error: COMP96_0015: Control_unit.vhd : (62, 2): ';' expected.
# Error: COMP96_0019: Control_unit.vhd : (63, 2): Keyword 'when' expected.
# Error: COMP96_0015: Control_unit.vhd : (63, 2): ';' expected.
# Error: COMP96_0019: Control_unit.vhd : (64, 2): Keyword 'when' expected.
# Error: COMP96_0015: Control_unit.vhd : (64, 2): ';' expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6615 kB (elbread=427 elab2=6048 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  11:21 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 300 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Mainn.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6615 kB (elbread=427 elab2=6048 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  11:35 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 300 ns
SetActiveLib -work
comp -include "$dsn\src\Memory.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "Memory" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\memory_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_memory 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5569 kB (elbread=427 elab2=5003 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  11:51 AM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg Address
wave -noreg Data
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\memory_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_memory 
# VSIM: 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /memory_tb/UUT,  Process: line__50.
# EXECUTION:: ERROR  : Read from address 10 failed
# EXECUTION:: Time: 30 ns,  Iteration: 0,  Instance: /memory_tb,  Process: stim_process.
# EXECUTION:: ERROR  : Read from address 12 failed
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /memory_tb,  Process: stim_process.
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Memory.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Memory.asdb'.
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Memory.asdb ... Done
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Memory.awc ... Done
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Control_unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\control_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/control_unit_TB.vhd
# Compile Entity "control_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_unit_tb"
# Error: ELAB1_0022: TestBench/control_unit_TB.vhd : (60, 0): Incompatible modes for port "RST".
# Compile Configuration "TESTBENCH_FOR_control_unit"
# Error: ELAB1_0022: ../src/TestBench/control_unit_TB.vhd : (60, 0): Incompatible modes for port "RST".
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
# Error: DO_001 in file Z:\Apps\ActiveHdl store\Final_Project\Final\src\TestBench\control_unit_TB_runtest.do line 3
# Error: Cannot run Z:\Apps\ActiveHdl store\Final_Project\Final\src\TestBench\control_unit_TB_runtest.do
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/control_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/control_unit_TB.vhd
# Compile Entity "control_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_unit_tb"
# Error: ELAB1_0022: TestBench/control_unit_TB.vhd : (60, 0): Incompatible modes for port "RST".
# Compile Configuration "TESTBENCH_FOR_control_unit"
# Error: ELAB1_0022: ../src/TestBench/control_unit_TB.vhd : (60, 0): Incompatible modes for port "RST".
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/control_unit_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/control_unit_TB.vhd
# Compile Entity "control_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_unit_tb"
# Compile Configuration "TESTBENCH_FOR_control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Control_unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\control_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/control_unit_TB.vhd
# Compile Entity "control_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_unit_tb"
# Compile Configuration "TESTBENCH_FOR_control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_control_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6474 kB (elbread=427 elab2=5908 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  12:06 PM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg ZR0
wave -noreg ZR1
wave -noreg ZR2
wave -noreg ZR3
wave -noreg ROUTIR
wave -noreg LD0
wave -noreg LD1
wave -noreg LD2
wave -noreg LD3
wave -noreg LDPC
wave -noreg LDIR
wave -noreg Sele0
wave -noreg Sele1
wave -noreg BUS_Sel
wave -noreg CMD
wave -noreg INC
wave -noreg RST
wave -noreg clk
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\control_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_control_unit 
# VSIM: 18 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /control_unit_tb/UUT,  Process: line__59.
# KERNEL: stopped at time: 300 ns
# VSIM: 4 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_control_unit testbench_for_control_unit
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6474 kB (elbread=427 elab2=5908 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  12:06 PM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /control_unit_tb/UUT,  Process: line__59.
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "$dsn\src\Control_unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
comp -include "$dsn\src\TestBench\control_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/control_unit_TB.vhd
# Compile Entity "control_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_unit_tb"
# Compile Configuration "TESTBENCH_FOR_control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_control_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6474 kB (elbread=427 elab2=5908 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  12:07 PM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg ZR0
wave -noreg ZR1
wave -noreg ZR2
wave -noreg ZR3
wave -noreg ROUTIR
wave -noreg LD0
wave -noreg LD1
wave -noreg LD2
wave -noreg LD3
wave -noreg LDPC
wave -noreg LDIR
wave -noreg Sele0
wave -noreg Sele1
wave -noreg BUS_Sel
wave -noreg CMD
wave -noreg INC
wave -noreg RST
wave -noreg clk
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\control_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_control_unit 
# VSIM: 18 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 4 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /control_unit_tb/UUT,  Process: line__59.
# KERNEL: stopped at time: 300 ns
# Waveform file 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Control_unit.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Control_unit.asdb'.
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Control_unit.asdb ... Done
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Control_unit.awc ... Done
acom -O3 -e 100 -work Final -2002  $dsn/src/Memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "Memory" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6615 kB (elbread=427 elab2=6048 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  12:17 PM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__50.
# KERNEL: stopped at time: 300 ns
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Memory.asdb'.
acom -O3 -e 100 -work Final -2002  $dsn/src/Memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "Memory" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Final -2002  $dsn/src/TestBench/mainn_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6617 kB (elbread=427 elab2=6050 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  12:48 PM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__57.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__57.
# KERNEL: stopped at time: 300 ns
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Control_unit.asdb'.
acom -O3 -e 100 -work Final -2002  $dsn/src/Control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6617 kB (elbread=427 elab2=6050 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  12:52 PM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__57.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__57.
# KERNEL: stopped at time: 300 ns
SetActiveLib -work
comp -include "$dsn\src\Control_unit.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Control_unit.vhd
# Compile Entity "Control_unit"
# Compile Architecture "Control_unit" of Entity "Control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\control_unit_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/control_unit_TB.vhd
# Compile Entity "control_unit_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "control_unit_tb"
# Compile Configuration "TESTBENCH_FOR_control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_control_unit 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6474 kB (elbread=427 elab2=5908 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  12:53 PM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg ZR0
wave -noreg ZR1
wave -noreg ZR2
wave -noreg ZR3
wave -noreg ROUTIR
wave -noreg LD0
wave -noreg LD1
wave -noreg LD2
wave -noreg LD3
wave -noreg LDPC
wave -noreg LDIR
wave -noreg Sele0
wave -noreg Sele1
wave -noreg BUS_Sel
wave -noreg CMD
wave -noreg INC
wave -noreg RST
wave -noreg clk
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\control_unit_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_control_unit 
# VSIM: 18 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 4 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /control_unit_tb/UUT,  Process: line__59.
# KERNEL: stopped at time: 300 ns
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6617 kB (elbread=427 elab2=6050 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  12:58 PM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__57.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__57.
# KERNEL: stopped at time: 300 ns
acom -O3 -e 100 -work Final -2002  $dsn/src/Memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "Memory" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6615 kB (elbread=427 elab2=6048 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  3:06 PM, Friday, June 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__51.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__51.
# KERNEL: stopped at time: 300 ns
# Waveform file 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Mainn1.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Mainn1.asdb'.
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Mainn1.asdb ... Done
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Mainn1.awc ... Done
acom -O3 -e 100 -work Final -2002  $dsn/src/Memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Memory.vhd
# Compile Entity "Memory"
# Compile Architecture "Memory" of Entity "Memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\Mainn.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/Mainn.vhd
# Compile Entity "Mainn"
# Compile Architecture "Mainn" of Entity "Mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\mainn_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: Z:/Apps/ActiveHdl store/Final_Project/Final/src/TestBench/mainn_TB.vhd
# Compile Entity "mainn_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "mainn_tb"
# Compile Configuration "TESTBENCH_FOR_mainn"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_mainn 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6617 kB (elbread=427 elab2=6050 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location Z:\Apps\ActiveHdl store\Final_Project\Final\src\wave.asdb
#  3:22 PM, Friday, June 30, 2023
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg output0
wave -noreg output1
wave -noreg output2
wave -noreg output3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\mainn_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_mainn 
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'Z:/Apps/ActiveHdl store/Final_Project/Final/src/wave.asdb'.
# VSIM: 27 object(s) traced.
run 300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Memory,  Process: line__58.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /mainn_tb/UUT/Control_unit,  Process: line__59.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /mainn_tb/UUT/Memory,  Process: line__58.
# KERNEL: stopped at time: 300 ns
# Waveform file 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Mainn2.awc' connected to 'Z:/Apps/ActiveHdlstore/Final_Project/Final/src/Mainn2.asdb'.
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Mainn2.asdb ... Done
# Adding file Z:\Apps\ActiveHdlstore\Final_Project\Final\src\Mainn2.awc ... Done
