Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 16 22:40:50 2025
| Host         : ShanesDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mini_alu_timing_summary_routed.rpt -pb mini_alu_timing_summary_routed.pb -rpx mini_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : mini_alu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.589ns  (logic 5.612ns (44.582%)  route 6.976ns (55.418%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[4]_inst/O
                         net (fo=6, routed)           4.266     5.724    B_IBUF[4]
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.848 r  X_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.633     6.482    X_OBUF[5]_inst_i_6_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.606 r  X_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.606    X_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y15          MUXF7 (Prop_muxf7_I1_O)      0.217     6.823 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.077     8.899    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    12.589 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.589    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[1]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.517ns  (logic 5.206ns (41.588%)  route 7.312ns (58.412%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  fxn[1] (IN)
                         net (fo=0)                   0.000     0.000    fxn[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  fxn_IBUF[1]_inst/O
                         net (fo=12, routed)          4.432     5.885    fxn_IBUF[1]
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.124     6.009 r  X_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.658     6.667    X_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     6.791 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.221     9.013    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.517 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.517    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 5.864ns (47.488%)  route 6.484ns (52.512%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  B_IBUF[3]_inst/O
                         net (fo=9, routed)           4.226     5.678    B_IBUF[3]
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.152     5.830 r  X_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.587     6.417    ADDER/carry_3
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.332     6.749 r  X_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.749    X_OBUF[4]_inst_i_3_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     6.994 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.672     8.665    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.683    12.348 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.348    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[1]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.079ns  (logic 5.499ns (45.520%)  route 6.581ns (54.480%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  fxn[1] (IN)
                         net (fo=0)                   0.000     0.000    fxn[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  fxn_IBUF[1]_inst/O
                         net (fo=12, routed)          3.881     5.333    fxn_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I0_O)        0.124     5.457 r  X_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.457    X_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y15          MUXF7 (Prop_muxf7_I1_O)      0.217     5.674 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.700     8.375    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    12.079 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.079    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.941ns  (logic 5.472ns (45.828%)  route 6.468ns (54.172%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  B_IBUF[3]_inst/O
                         net (fo=9, routed)           4.655     6.107    B_IBUF[3]
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.124     6.231 r  X_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.231    X_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I0_O)      0.212     6.443 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.257    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684    11.941 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.941    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fxn[0]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.808ns  (logic 5.637ns (47.738%)  route 6.171ns (52.262%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  fxn[0] (IN)
                         net (fo=0)                   0.000     0.000    fxn[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  fxn_IBUF[0]_inst/O
                         net (fo=13, routed)          4.004     5.472    fxn_IBUF[0]
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.596 r  X_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.300     5.897    X_OBUF[2]_inst_i_6_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.124     6.021 r  X_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.021    X_OBUF[2]_inst_i_3_n_0
    SLICE_X0Y15          MUXF7 (Prop_muxf7_I1_O)      0.245     6.266 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.133    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.675    11.808 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.808    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.472ns (57.815%)  route 1.074ns (42.185%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=11, routed)          0.508     0.729    A_IBUF[0]
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.045     0.774 r  X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.566     1.340    X_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.546 r  X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.546    X[0]
    U16                                                               r  X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.613ns (62.618%)  route 0.963ns (37.382%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=8, routed)           0.558     0.790    A_IBUF[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.835 r  X_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.835    X_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y15          MUXF7 (Prop_muxf7_I0_O)      0.071     0.906 r  X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.311    X_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.265     2.576 r  X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.576    X[2]
    U19                                                               r  X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.597ns (61.982%)  route 0.979ns (38.018%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=9, routed)           0.585     0.802    A_IBUF[3]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.847 r  X_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.847    X_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     0.909 r  X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.303    X_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     2.576 r  X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.576    X[3]
    V19                                                               r  X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            X[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.623ns (62.223%)  route 0.985ns (37.777%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  A_IBUF[5]_inst/O
                         net (fo=3, routed)           0.476     0.710    A_IBUF[5]
    SLICE_X1Y15          LUT6 (Prop_lut6_I5_O)        0.045     0.755 r  X_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.755    X_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y15          MUXF7 (Prop_muxf7_I1_O)      0.065     0.820 r  X_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.329    X_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.279     2.608 r  X_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.608    X[5]
    U15                                                               r  X[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.608ns (61.278%)  route 1.016ns (38.722%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  A_IBUF[4]_inst/O
                         net (fo=6, routed)           0.693     0.912    A_IBUF[4]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.957 r  X_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.957    X_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I0_O)      0.071     1.028 r  X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.323     1.351    X_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.273     2.623 r  X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.623    X[4]
    W18                                                               r  X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.628ns (55.321%)  route 1.314ns (44.679%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  B_IBUF[1]_inst/O
                         net (fo=10, routed)          0.533     0.760    B_IBUF[1]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.805 r  X_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.805    X_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y15          MUXF7 (Prop_muxf7_I0_O)      0.062     0.867 r  X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.781     1.648    X_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.294     2.942 r  X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.942    X[1]
    E19                                                               r  X[1] (OUT)
  -------------------------------------------------------------------    -------------------





