\chapter{Introduction}

\section{Motivation}
\begin{itemize}
\item Importance of mobile communication
\item Need for bigger datarates
\item Need for miniaturization
\end{itemize}

\section{60 GHz}
\begin{itemize}
\item huge bandwidth possible
\item Big delay spread
\item Phase noise
\item Big freespace attenuation
\item Possibility of small antenna arrays with many antennas
\item Almost no interferer at the moment (and later due to high attenuation)
\end{itemize}

\chapter{Theory}
The proposed 60 GHz receiver in theory

\begin{itemize}
\item 802.11ad oriented receiver
\item but non standard supplient
\item aim: show that big datarates are possible
\item aim: use to investigate phase noise behaviour and find other non ideal effects
\end{itemize}

\section{Modulation and Pulse Shaping Scheme}
\begin{itemize}
\item bpsk / QAM
\item root raised cosine filter for pulse shaping
\end{itemize}

\section{Frequencies}
\begin{itemize}
\item Frequency space pictures of Baseband, TX-IF, 60G, RX-IF, Baseband
\item RX and TX-LO offset to make sure LSB part is out of band
\item Sub-nyquist sampling, reference to component restrictions
\item Show how sub-nyquist sampling works with hilbert transform to generate analytical signal
\end{itemize}

\section{Analytic signal using 90 deg shifter and its problems}
\begin{itemize}
\item Explain how perfect analytic signal is created using hilbert transform
\item Explain how it is created using the sin/cos mixer
\item Explain error introduced in non perfect case
\end{itemize}

\section{Frame strucutre}
\begin{itemize}
\item 802.11ad oriented
\item ZEROS FES CES FIRST\_PES DATA PES DATA PES ... ZEROS
\item Explain reason of all fields
\item Explain cyclic properties
\end{itemize}

\section{Frequency offset estimation and correction}

\section{Phase noise estimation and correction}
\begin{itemize}
\item Cite phase noise measurements of Radoslav
\item Explain how to estimate and correct it
\item reference to own results in later chapter
\end{itemize}

\chapter{Simulation}
\begin{itemize}
\item General simulation flow using Matlab
\item Simulated scenaries:
  \begin{itemize}
  \item Baseband receiver
  \item Simulated 90 deg coupler using hilbert transform
  \item hardware baseband QI receiver
  \item hardware intermediate frequency QI receiver
  \end{itemize}
\item Interface to AWG
\item Interface to Oscilloscope
\item Interface to FPGA
\item Replace more and more by hardware
\end{itemize}

\chapter{Implementation}
\section{Final Experiment setup}
\begin{itemize}
\item Overview picture
\item Consists of the following components:
\end{itemize}

\subsection{Arbitrary waveform generator: Tektronix AWG 7122C}
\begin{itemize}
\item Table with most important features
\end{itemize}

\subsection{58-63 GHz V-band Converter: Sivers IMA FC1005V/00}
\begin{itemize}
\item Table with most important features
\end{itemize}

\subsection{Mini-Circuits: High-Pass Filter, Amplifiers}
\begin{itemize}
\item Table with most important features
\item Show measurements done with Network Analyzer
\end{itemize}

\subsection{Texas-Instruments Balun: ADC-WB-BB}
\begin{itemize}
\item Table with most important features
\item Show measurements done with Network Analyzer
\end{itemize}

\subsection{Texes-Instruments ADC 12d1800}
\begin{itemize}
\item Table with most important features
\item Shortly describe different modes of ADC
\item Discribe what FPGA on Evaluation board does
\end{itemize}

\subsection{Xilinix Virtex 7: VC707}
\begin{itemize}
\item Table with most important features
\end{itemize}

\section{FPGA}
\subsection{Overview}
\begin{itemize}
\item Block diagram of all modules and clock domains
\item Short discription of the purpose of each module
\item Some words about where more receiver functions can be added
\item Req/Ack-protocoll, everything stallable
\end{itemize}

\subsection{Acquisition}
\begin{itemize}
\item FMC Plug
\item 4 x 12 bits ddr at 450 MHz
\item IDDR, INFIFO placement
\item Clock distribution
\item difficulties with reset 
\end{itemize}

\subsection{Storage}
\begin{itemize}
\item DDR3 and its difficulties (refresh, address scheme etc.)
\item MIG of xilinx and it's userinterface
\item pitfall: Mask-Bits 
\end{itemize}

\subsection{Download}
\begin{itemize}
\item considered options: UART, Ethernet, USB2
\item Used USB-PHY and Usb2 Ip Core of xilinx
\item Microblaze software and its features
\item Implemented endpoints and the transfer protocol
\item Linux software for download
\end{itemize}

\chapter{Results}
\section{Narrow Band Transmission}
\subsection{Channel impluse response}
\begin{itemize}
\item Show typical channel impulse response of one reflector setup.
\item Show delay spread.
\end{itemize}

\subsection{Phase Noise measueremnts}
\begin{itemize}
\item Phase-Noise plot measured using many short frames, show that correction algorithm works
\end{itemize}

\subsection{High Modulation Rate}
\begin{itemize}
\item Show that high modulation rates and multi GB/s throughput is possible (QAM 256?)
\end{itemize}

\section{Full Bandwidth Transmission}
\subsection{Transmitter Channel Imbalance}
\begin{itemize}
\item Show that transmitter channel imbalance is not an issue
\end{itemize}

\subsection{90deg Coupler Error Measurement and Correction}
\begin{itemize}
\item Show error introduced by non-perfect 90 deg spliter.
\item Show the best correction I will come up with
\end{itemize}

\chapter{Conclusion \& Outlook}
\begin{itemize}
\item Multi GB/s throughput is possible using high QAM modulation rates.
\item Phase noise must be considered.
\item Floating point Matlab implementations could be replaced by fixed-point implementations
\item Complete receiver could be implemented in FPGA
\end{itemize}
