# CPU-Cache-System
A successful implementation of a simplified CPU cache system in SWI Prolog and takes advantage of the Logic Programming Paradigm that works by retrieving data (from cache if possible, otherwise from memory) given the memory addresses of the data and successfully updating the cache upon the data retrieval.
