# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do miniproject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/led7_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:43 on Jul 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/led7_decoder.v 
# -- Compiling module led7_decoder
# 
# Top level modules:
# 	led7_decoder
# End time: 12:04:43 on Jul 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/mini\ project {C:/intelFPGA_lite/mini project/seccond_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:43 on Jul 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/mini project" C:/intelFPGA_lite/mini project/seccond_counter.v 
# -- Compiling module seccond_counter
# 
# Top level modules:
# 	seccond_counter
# End time: 12:04:43 on Jul 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/mini\ project {C:/intelFPGA_lite/mini project/minute_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:43 on Jul 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/mini project" C:/intelFPGA_lite/mini project/minute_counter.v 
# -- Compiling module minute_counter
# 
# Top level modules:
# 	minute_counter
# End time: 12:04:43 on Jul 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/mini\ project {C:/intelFPGA_lite/mini project/hour_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:43 on Jul 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/mini project" C:/intelFPGA_lite/mini project/hour_counter.v 
# -- Compiling module hour_counter
# 
# Top level modules:
# 	hour_counter
# End time: 12:04:43 on Jul 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/mini\ project {C:/intelFPGA_lite/mini project/switch_states.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:43 on Jul 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/mini project" C:/intelFPGA_lite/mini project/switch_states.v 
# -- Compiling module switch_states
# 
# Top level modules:
# 	switch_states
# End time: 12:04:43 on Jul 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/mini\ project {C:/intelFPGA_lite/mini project/interface_for_switch_states.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:43 on Jul 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/mini project" C:/intelFPGA_lite/mini project/interface_for_switch_states.v 
# -- Compiling module interface_for_switch_states
# 
# Top level modules:
# 	interface_for_switch_states
# End time: 12:04:43 on Jul 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/mini\ project {C:/intelFPGA_lite/mini project/bin_to_bcd4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:43 on Jul 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/mini project" C:/intelFPGA_lite/mini project/bin_to_bcd4.v 
# -- Compiling module bin_to_bcd4
# 
# Top level modules:
# 	bin_to_bcd4
# End time: 12:04:43 on Jul 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/mini\ project {C:/intelFPGA_lite/mini project/testbenchfinal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:43 on Jul 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/mini project" C:/intelFPGA_lite/mini project/testbenchfinal.v 
# -- Compiling module testbenchfinal
# ** Error: (vlog-3373) C:/intelFPGA_lite/mini project/testbenchfinal.v(12): Range of part-select [3:0] into 'clk' [0:3] is reversed.
# ** Error: (vlog-3373) C:/intelFPGA_lite/mini project/testbenchfinal.v(12): Range of part-select [3:0] into 'clk' [0:3] is reversed.
# End time: 12:04:43 on Jul 22,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./miniproject_run_msim_rtl_verilog.do line 16
# C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/mini\ project {C:/intelFPGA_lite/mini project/testbenchfinal.v}"
