$date
	Fri Nov 07 04:11:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Simulacao $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var integer 32 # i [31:0] $end
$scope module pqp $end
$var wire 1 ! i_Clk $end
$var wire 1 " i_Rst $end
$var wire 32 $ sinalShift [31:0] $end
$var wire 32 % sinalExtendido [31:0] $end
$var wire 32 & proximo_PC [31:0] $end
$var wire 32 ' instrucao [31:0] $end
$var wire 32 ( Reg_WriteData [31:0] $end
$var wire 32 ) Reg_ReadData2 [31:0] $end
$var wire 32 * Reg_ReadData1 [31:0] $end
$var wire 1 + RegWrite $end
$var wire 1 , RegToReg $end
$var wire 32 - PC_mais4 [31:0] $end
$var wire 32 . PC_Jump [31:0] $end
$var wire 32 / Mem_ReadData [31:0] $end
$var wire 32 0 Mem_Address [31:0] $end
$var wire 1 1 MemWrite $end
$var wire 1 2 MemRead $end
$var wire 1 3 Jump $end
$var wire 1 4 Halt $end
$var wire 2 5 CLU_ALUOp [1:0] $end
$var wire 32 6 ALU_entradaB [31:0] $end
$var wire 32 7 ALU_entradaA [31:0] $end
$var wire 1 8 ALUSrc $end
$var wire 32 9 ALUResult [31:0] $end
$var wire 4 : AC_ALUOp [3:0] $end
$var reg 32 ; PC [31:0] $end
$scope module ALUJump $end
$var wire 4 < ALUOperation [3:0] $end
$var wire 1 = Zero $end
$var wire 32 > B [31:0] $end
$var wire 32 ? A [31:0] $end
$var reg 32 @ ALUResult [31:0] $end
$upscope $end
$scope module aluc $end
$var wire 2 A i_ALUOp [1:0] $end
$var reg 4 B o_Op [3:0] $end
$upscope $end
$scope module banco $end
$var wire 32 C ReadData1 [31:0] $end
$var wire 32 D ReadData2 [31:0] $end
$var wire 4 E ReadRegister1 [3:0] $end
$var wire 4 F ReadRegister2 [3:0] $end
$var wire 32 G WriteData [31:0] $end
$var wire 4 H WriteRegister [3:0] $end
$var wire 1 ! clock $end
$var wire 1 + RegWrite $end
$var integer 32 I i [31:0] $end
$upscope $end
$scope module clu $end
$var wire 8 J Opcode [7:0] $end
$var reg 2 K ALUOp [1:0] $end
$var reg 1 8 ALUSrc $end
$var reg 1 4 Halt $end
$var reg 1 3 Jump $end
$var reg 1 2 MemRead $end
$var reg 1 1 MemWrite $end
$var reg 1 , RegToReg $end
$var reg 1 + RegWrite $end
$upscope $end
$scope module extensor $end
$var wire 16 L in [15:0] $end
$var wire 32 M out [31:0] $end
$upscope $end
$scope module mainALU $end
$var wire 32 N A [31:0] $end
$var wire 4 O ALUOperation [3:0] $end
$var wire 32 P B [31:0] $end
$var wire 1 Q Zero $end
$var reg 32 R ALUResult [31:0] $end
$upscope $end
$scope module memoria $end
$var wire 32 S MemAddress [31:0] $end
$var wire 1 2 MemRead $end
$var wire 1 1 MemWrite $end
$var wire 32 T WriteData [31:0] $end
$var wire 1 ! clk $end
$var wire 32 U instruction [31:0] $end
$var wire 32 V instructionAddress [31:0] $end
$var wire 6 W word_index [5:0] $end
$var reg 32 X ReadData [31:0] $end
$var integer 32 Y i [31:0] $end
$upscope $end
$scope module shift $end
$var wire 16 Z in [15:0] $end
$var wire 32 [ out [31:0] $end
$upscope $end
$scope module soma_pc $end
$var wire 32 \ A [31:0] $end
$var wire 4 ] ALUOperation [3:0] $end
$var wire 32 ^ B [31:0] $end
$var wire 1 _ Zero $end
$var reg 32 ` ALUResult [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 a \registers[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 b \registers[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 c \registers[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 d \registers[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 e \registers[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 f \registers[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 g \registers[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 h \registers[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 i \registers[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 j \registers[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 k \registers[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 l \registers[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 m \registers[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 n \registers[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 o \registers[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Simulacao $end
$scope module pqp $end
$scope module banco $end
$var reg 32 p \registers[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
bx `
x_
b100 ^
b1001 ]
bx \
b0xxxxxxxxxxxxxx00 [
bx Z
b111111 Y
b0 X
bx W
bx V
bx U
bx T
bx S
bx R
xQ
bx P
bx O
bx N
bx M
bx L
bx K
bx J
b10000 I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
b0xxxxxxxxxxxxxx00 ?
bx >
x=
b1001 <
bx ;
bx :
bx 9
x8
bx 7
bx 6
bx 5
x4
x3
x2
x1
bx 0
b0 /
bx .
bx -
x,
x+
bx *
bx )
bx (
bx '
bx &
bx %
b0xxxxxxxxxxxxxx00 $
b10000 #
0"
0!
$end
#5
0=
0Q
b100000100 .
b100000100 @
b1001 :
b1001 B
b1001 O
b1000000 (
b1000000 G
b100 &
b0 W
b1000000 9
b1000000 R
b100000000 $
b100000000 ?
b100000000 [
04
0,
1+
18
01
b10 5
b10 A
b10 K
02
03
b0 7
b0 N
b0 0
b0 S
b1000000 6
b1000000 P
b1000000 Z
b0 J
b1 H
b0 )
b0 D
b0 T
b0 F
b0 *
b0 C
b1 E
b1000000 %
b1000000 M
b1000000 L
0_
b100000000000001000000 '
b100000000000001000000 U
b100 -
b100 >
b100 `
b0 ;
b0 V
b0 \
1"
1!
#10
0!
#15
0Q
b1000000 (
b1000000 G
b0 $
b0 ?
b0 [
1,
08
b1000000 6
b1000000 P
b1000000 9
b1000000 R
b0 W
b0 Z
b1 J
b10 H
b1000000 )
b1000000 D
b1000000 T
b1 F
b10 E
b0 %
b0 M
b0 L
b1000 &
b1000 .
b1000 @
b0 7
b0 N
b0 0
b0 S
b1001000010000000000000000 '
b1001000010000000000000000 U
b1000 -
b1000 >
b1000 `
b1000000 b
b0 *
b0 C
b100 ;
b100 V
b100 \
1!
0"
#20
0!
#25
b1000000 7
b1000000 N
b1011 :
b1011 B
b1011 O
0,
0+
11
b0 5
b0 A
b0 K
b10000 W
b11 J
b1100 &
b1100 .
b1100 @
b1000000 0
b1000000 S
b11001000010000000000000000 '
b11001000010000000000000000 U
b1100 -
b1100 >
b1100 `
b1000000 c
b1000000 *
b1000000 C
b1000 ;
b1000 V
b1000 \
1!
#30
0!
#35
0Q
b1001 :
b1001 B
b1001 O
b1000000 /
b1000000 X
b1000000 (
b1000000 G
b1000000 9
b1000000 R
b10000 W
1+
01
b10 5
b10 A
b10 K
12
b0 7
b0 N
b1000000 0
b1000000 S
b10 J
b11 H
b10 F
b0 *
b0 C
b11 E
b10000 &
b10000 .
b10000 @
b10001100100000000000000000 '
b10001100100000000000000000 U
b10000 -
b10000 >
b10000 `
b1100 ;
b1100 V
b1100 \
1!
#40
0!
#45
0Q
b0 /
b0 X
b11 (
b11 G
b0 W
b1100 $
b1100 ?
b1100 [
0+
18
02
13
b11 6
b11 P
b0 0
b0 S
b11 9
b11 R
b11 Z
b101 J
b0 H
b0 )
b0 D
b0 T
b0 F
b0 E
b11 %
b11 M
b11 L
b100000 &
b100000 .
b100000 @
b0 7
b0 N
b101000000000000000000000011 '
b101000000000000000000000011 U
b10100 -
b10100 >
b10100 `
b1000000 d
b0 *
b0 C
b10000 ;
b10000 V
b10000 \
1!
#50
0!
#55
b10000000 (
b10000000 G
b10000 W
b10000000 9
b10000000 R
b0 $
b0 ?
b0 [
1+
08
03
b1000000 7
b1000000 N
b1000000 0
b1000000 S
b1000000 6
b1000000 P
b100100 &
b0 Z
b1001 J
b1 H
b1000000 )
b1000000 D
b1000000 T
b10 F
b1000000 *
b1000000 C
b1 E
b0 %
b0 M
b0 L
b100100 .
b100100 @
b1001000100100000000000000000 '
b1001000100100000000000000000 U
b100100 -
b100100 >
b100100 `
b100000 ;
b100000 V
b100000 \
1!
#60
0!
#65
b1010 :
b1010 B
b1010 O
b1000000 (
b1000000 G
b11 5
b11 A
b11 K
b1000000 9
b1000000 R
b100000 W
b1010 J
b101000 &
b101000 .
b101000 @
b10000000 7
b10000000 N
b10000000 0
b10000000 S
b1010000100100000000000000000 '
b1010000100100000000000000000 U
b101000 -
b101000 >
b101000 `
b10000000 b
b10000000 *
b10000000 C
b100100 ;
b100100 V
b100100 \
1!
#70
0!
#75
b1011 :
b1011 B
b1011 O
1Q
b0 (
b0 G
b0 5
b0 A
b0 K
b0 6
b0 P
b0 9
b0 R
b10000 W
b1011 J
b0 )
b0 D
b0 T
b100 F
b101100 &
b101100 .
b101100 @
b1000000 7
b1000000 N
b1000000 0
b1000000 S
b1011000101000000000000000000 '
b1011000101000000000000000000 U
b101100 -
b101100 >
b101100 `
b1000000 b
b1000000 *
b1000000 C
b101000 ;
b101000 V
b101000 \
1!
#80
0!
#85
0Q
b1000000 (
b1000000 G
b1000000 9
b1000000 R
b1100 :
b1100 B
b1100 O
b1 5
b1 A
b1 K
b1000000 6
b1000000 P
b0 W
b1100 J
b1000000 )
b1000000 D
b1000000 T
b10 F
b110000 &
b110000 .
b110000 @
b0 7
b0 N
b0 0
b0 S
b1100000100100000000000000000 '
b1100000100100000000000000000 U
b110000 -
b110000 >
b110000 `
b0 b
b0 *
b0 C
b101100 ;
b101100 V
b101100 \
1!
#90
0!
#95
1Q
b0 (
b0 G
b1011 :
b1011 B
b1011 O
b0 9
b0 R
14
0+
b0 5
b0 A
b0 K
b0 6
b0 P
b0 W
b11111111 J
b0 H
b0 )
b0 D
b0 T
b0 F
b0 E
b110100 &
b110100 .
b110100 @
b0 7
b0 N
b0 0
b0 S
b11111111000000000000000000000000 '
b11111111000000000000000000000000 U
b110100 -
b110100 >
b110100 `
b1000000 b
b0 *
b0 C
b110000 ;
b110000 V
b110000 \
1!
#100
0!
#105
1!
#110
0!
#115
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
#155
1!
#160
0!
#165
1!
