<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1845 ns  Iteration: 11  Process: /apatb_crazyFunction_top/AESL_inst_crazyFunction/fadd_32ns_32ns_32_5_full_dsp_1_U22/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;2045000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 2105 ns : File &quot;/home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog/crazyFunction.autotb.v&quot; Line 399&#xA;## quit" projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:31:10.753+0000" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog/AESL_autobram_res.v&quot; Line 105. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=29)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_crazyFunction_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot crazyFunction&#xA;&#xA;&#xA;****** xsim v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/crazyFunction/xsim_script.tcl&#xA;# xsim {crazyFunction} -autoloadwcfg -tclbatch {crazyFunction.tcl}&#xA;Time resolution is 1 ps&#xA;source crazyFunction.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;" projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:31:10.719+0000" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog/AESL_autobram_res.v&quot; Line 102. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:30:51.846+0000" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog/AESL_autobram_res.v&quot; Line 94. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:30:51.831+0000" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/pedro/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_06_hls/solution1/sim/verilog/AESL_autobram_x.v&quot; Line 105. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xA;Compiling module xil_defaultlib.AESL_autobram_res" projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:30:51.799+0000" type="Warning"/>
      </simLog>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'crazyFunction_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.535 ; gain = 0.000 ; free physical = 129 ; free virtual = 3417" projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:36:51.868+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'crazyFunction_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.535 ; gain = 0.000 ; free physical = 132 ; free virtual = 3426" projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:36:45.143+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'crazyFunction_fexp_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.535 ; gain = 0.004 ; free physical = 125 ; free virtual = 3438" projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:36:37.425+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.531 ; gain = 38.055 ; free physical = 123 ; free virtual = 3463" projectName="lab_06_hls" solutionName="solution1" date="2022-11-29T16:36:29.930+0000" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
