
ubuntu-preinstalled/mksunxiboot:     file format elf32-littlearm


Disassembly of section .init:

00000608 <.init>:
 608:	push	{r3, lr}
 60c:	bl	a00 <close@plt+0x300>
 610:	pop	{r3, pc}

Disassembly of section .plt:

00000614 <strcmp@plt-0x14>:
 614:	push	{lr}		; (str lr, [sp, #-4]!)
 618:	ldr	lr, [pc, #4]	; 624 <strcmp@plt-0x4>
 61c:	add	lr, pc, lr
 620:	ldr	pc, [lr, #8]!
 624:	andeq	r0, r1, r0, ror #18

00000628 <strcmp@plt>:
 628:	add	ip, pc, #0, 12
 62c:	add	ip, ip, #16, 20	; 0x10000
 630:	ldr	pc, [ip, #2400]!	; 0x960

00000634 <__cxa_finalize@plt>:
 634:	add	ip, pc, #0, 12
 638:	add	ip, ip, #16, 20	; 0x10000
 63c:	ldr	pc, [ip, #2392]!	; 0x958

00000640 <__read_chk@plt>:
 640:	add	ip, pc, #0, 12
 644:	add	ip, ip, #16, 20	; 0x10000
 648:	ldr	pc, [ip, #2384]!	; 0x950

0000064c <__stack_chk_fail@plt>:
 64c:	add	ip, pc, #0, 12
 650:	add	ip, ip, #16, 20	; 0x10000
 654:	ldr	pc, [ip, #2376]!	; 0x948

00000658 <perror@plt>:
 658:	add	ip, pc, #0, 12
 65c:	add	ip, ip, #16, 20	; 0x10000
 660:	ldr	pc, [ip, #2368]!	; 0x940

00000664 <__memcpy_chk@plt>:
 664:	add	ip, pc, #0, 12
 668:	add	ip, ip, #16, 20	; 0x10000
 66c:	ldr	pc, [ip, #2360]!	; 0x938

00000670 <fwrite@plt>:
 670:	add	ip, pc, #0, 12
 674:	add	ip, ip, #16, 20	; 0x10000
 678:	ldr	pc, [ip, #2352]!	; 0x930

0000067c <lseek64@plt>:
 67c:	add	ip, pc, #0, 12
 680:	add	ip, ip, #16, 20	; 0x10000
 684:	ldr	pc, [ip, #2344]!	; 0x928

00000688 <open64@plt>:
 688:	add	ip, pc, #0, 12
 68c:	add	ip, ip, #16, 20	; 0x10000
 690:	ldr	pc, [ip, #2336]!	; 0x920

00000694 <puts@plt>:
 694:	add	ip, pc, #0, 12
 698:	add	ip, ip, #16, 20	; 0x10000
 69c:	ldr	pc, [ip, #2328]!	; 0x918

000006a0 <__libc_start_main@plt>:
 6a0:	add	ip, pc, #0, 12
 6a4:	add	ip, ip, #16, 20	; 0x10000
 6a8:	ldr	pc, [ip, #2320]!	; 0x910

000006ac <__gmon_start__@plt>:
 6ac:	add	ip, pc, #0, 12
 6b0:	add	ip, ip, #16, 20	; 0x10000
 6b4:	ldr	pc, [ip, #2312]!	; 0x908

000006b8 <strlen@plt>:
 6b8:	add	ip, pc, #0, 12
 6bc:	add	ip, ip, #16, 20	; 0x10000
 6c0:	ldr	pc, [ip, #2304]!	; 0x900

000006c4 <memset@plt>:
 6c4:	add	ip, pc, #0, 12
 6c8:	add	ip, ip, #16, 20	; 0x10000
 6cc:	ldr	pc, [ip, #2296]!	; 0x8f8

000006d0 <__printf_chk@plt>:
 6d0:	add	ip, pc, #0, 12
 6d4:	add	ip, ip, #16, 20	; 0x10000
 6d8:	ldr	pc, [ip, #2288]!	; 0x8f0

000006dc <write@plt>:
 6dc:	add	ip, pc, #0, 12
 6e0:	add	ip, ip, #16, 20	; 0x10000
 6e4:	ldr	pc, [ip, #2280]!	; 0x8e8

000006e8 <__fprintf_chk@plt>:
 6e8:	add	ip, pc, #0, 12
 6ec:	add	ip, ip, #16, 20	; 0x10000
 6f0:	ldr	pc, [ip, #2272]!	; 0x8e0

000006f4 <abort@plt>:
 6f4:	add	ip, pc, #0, 12
 6f8:	add	ip, ip, #16, 20	; 0x10000
 6fc:	ldr	pc, [ip, #2264]!	; 0x8d8

00000700 <close@plt>:
 700:	add	ip, pc, #0, 12
 704:	add	ip, ip, #16, 20	; 0x10000
 708:	ldr	pc, [ip, #2256]!	; 0x8d0

Disassembly of section .text:

0000070c <.text>:
 70c:	svcmi	0x00f0e92d
 710:	ldmibmi	r3, {r0, r1, r2, r3, r9, sl, lr}
 714:	cfstr32mi	mvfx15, [r0, #-692]!	; 0xfffffd4c
 718:	umulllt	r4, r7, r2, sl
 71c:			; <UNDEFINED> instruction: 0xf50d4479
 720:			; <UNDEFINED> instruction: 0xf8df4320
 724:	stmdacs	r1, {r2, r6, r9, ip, pc}
 728:			; <UNDEFINED> instruction: 0xf103588a
 72c:	ldrbtmi	r0, [r9], #788	; 0x314
 730:	andsvs	r6, sl, r2, lsl r8
 734:	andeq	pc, r0, #79	; 0x4f
 738:			; <UNDEFINED> instruction: 0xf8dfdd17
 73c:			; <UNDEFINED> instruction: 0x46048230
 740:			; <UNDEFINED> instruction: 0xf04f463e
 744:	ldrbtmi	r0, [r8], #2560	; 0xa00
 748:	stmdavc	fp!, {r0, r2, r4, r5, r6, fp, sp, lr}
 74c:	cmple	r4, sp, lsr #22
 750:	strtmi	r4, [r8], -r1, asr #12
 754:	svc	0x0068f7ff
 758:	cmnle	lr, r0, lsl #16
 75c:	andsle	r2, lr, r2, lsl #24
 760:			; <UNDEFINED> instruction: 0xf8563c02
 764:	stccs	15, cr10, [r1], {8}
 768:	ldmdavs	sl!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
 76c:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
 770:			; <UNDEFINED> instruction: 0xf7ff9203
 774:	ldmdbmi	pc!, {r4, r7, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
 778:	andcs	r9, r1, r3, lsl #20
 77c:			; <UNDEFINED> instruction: 0xf7ff4479
 780:	ldmdami	sp!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
 784:			; <UNDEFINED> instruction: 0xf7ff4478
 788:	ldmdami	ip!, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}^
 78c:			; <UNDEFINED> instruction: 0xf7ff4478
 790:	ldmdami	fp!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}^
 794:			; <UNDEFINED> instruction: 0xf7ff4478
 798:	andcs	lr, r1, lr, ror pc
 79c:	blmi	1e787cc <close@plt+0x1e780cc>
 7a0:	ldmdami	r9!, {r0, r1, r3, r4, r9, sp}^
 7a4:			; <UNDEFINED> instruction: 0xf8592101
 7a8:	ldrbtmi	r3, [r8], #-3
 7ac:			; <UNDEFINED> instruction: 0xf7ff681b
 7b0:	andcs	lr, r1, r0, ror #30
 7b4:			; <UNDEFINED> instruction: 0xf50d4975
 7b8:	bmi	1a91440 <close@plt+0x1a90d40>
 7bc:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
 7c0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
 7c4:	subsmi	r6, r1, sl, lsl r8
 7c8:	andeq	pc, r0, #79	; 0x4f
 7cc:	sbchi	pc, r6, r0, asr #32
 7d0:	cfstr32mi	mvfx15, [r0, #-52]!	; 0xffffffcc
 7d4:	pop	{r0, r1, r2, ip, sp, pc}
 7d8:	stccs	15, cr8, [r2], {240}	; 0xf0
 7dc:	strtmi	sp, [r8], -r5, asr #1
 7e0:			; <UNDEFINED> instruction: 0xf7ff2100
 7e4:	mcrne	15, 0, lr, cr4, cr2, {2}
 7e8:			; <UNDEFINED> instruction: 0xf10ddb4f
 7ec:	vst2.8	{d16-d17}, [pc :64], r8
 7f0:			; <UNDEFINED> instruction: 0xf1a84220
 7f4:	tstcs	r0, r4, lsl #10
 7f8:	bleq	bc93c <close@plt+0xbc23c>
 7fc:			; <UNDEFINED> instruction: 0xf7ff4628
 800:	movwcs	lr, #3938	; 0xf62
 804:	strtmi	r2, [r0], -r0, lsl #4
 808:	andlt	pc, r0, sp, asr #17
 80c:	svc	0x0036f7ff
 810:	movvc	pc, #74448896	; 0x4700000
 814:			; <UNDEFINED> instruction: 0x46074298
 818:	ldmvs	r0!, {r0, r1, r3, r5, fp, ip, lr, pc}
 81c:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
 820:			; <UNDEFINED> instruction: 0xf7ff2141
 824:	mcrne	15, 0, lr, cr6, cr2, {1}
 828:	addhi	pc, r1, r0, asr #5
 82c:	andcs	r2, r0, #0, 2
 830:	strtmi	r2, [r0], -r0, lsl #6
 834:			; <UNDEFINED> instruction: 0xf7ff9100
 838:			; <UNDEFINED> instruction: 0xf108ef22
 83c:			; <UNDEFINED> instruction: 0xf649015c
 840:	ldrtmi	r7, [sl], -r0, lsr #7
 844:			; <UNDEFINED> instruction: 0xf7ff4620
 848:	adcsmi	lr, r8, #252, 28	; 0xfc0
 84c:	ldmdami	r0, {r0, r1, r5, ip, lr, pc}^
 850:			; <UNDEFINED> instruction: 0xf7ff4478
 854:	andcs	lr, r1, r2, lsl #30
 858:	stmdami	sl, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
 85c:	bmi	1352110 <close@plt+0x1351a10>
 860:			; <UNDEFINED> instruction: 0xf8592101
 864:	ldrbtmi	r0, [sl], #-0
 868:			; <UNDEFINED> instruction: 0xf7ff6800
 86c:	andcs	lr, r1, lr, lsr pc
 870:	blmi	113a6f8 <close@plt+0x1139ff8>
 874:	stmdami	r8, {r0, r1, r2, r4, r9, sp}^
 878:			; <UNDEFINED> instruction: 0xf8592101
 87c:	ldrbtmi	r3, [r8], #-3
 880:			; <UNDEFINED> instruction: 0xf7ff681b
 884:	strdcs	lr, [r1], -r6
 888:	stmdami	r4, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^
 88c:			; <UNDEFINED> instruction: 0xf7ff4478
 890:	andcs	lr, r1, r4, ror #29
 894:	bmi	10ba6d4 <close@plt+0x10b9fd4>
 898:	movwpl	pc, #5376	; 0x1500	; <UNPREDICTABLE>
 89c:	tstcc	pc, #1064960	; 0x104000
 8a0:	vld3.16	{d4-d6}, [r3 :256], sl
 8a4:	ldrbtmi	r5, [r9], #-1023	; 0xfffffc01
 8a8:	tsteq	pc, #35	; 0x23	; <UNPREDICTABLE>
 8ac:	stmdbgt	r3, {r1, r4, fp, sp, lr}
 8b0:	andslt	pc, r7, r5, lsl #17
 8b4:	tstcs	r6, #-1073741814	; 0xc000000a
 8b8:	andscs	pc, r0, r8, lsr #17
 8bc:	movwcs	pc, #1742	; 0x6ce	; <UNPREDICTABLE>
 8c0:	stm	r8, {r1, r4, sl, fp}
 8c4:			; <UNDEFINED> instruction: 0xf8880003
 8c8:	eorvs	r2, fp, r2, lsl r0
 8cc:	svceq	0x0000f1ba
 8d0:	ldrbmi	sp, [r0], -sp
 8d4:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
 8d8:	bcs	d079e8 <close@plt+0xd072e8>
 8dc:	teqcs	r4, #3473408	; 0x350000
 8e0:	eoreq	pc, r8, r8, lsl #2
 8e4:			; <UNDEFINED> instruction: 0xf7ff4651
 8e8:			; <UNDEFINED> instruction: 0x232ceebe
 8ec:	stmdbvs	sl!, {r0, r1, r3, r5, r9, sp, lr}
 8f0:	tsteq	r3, r2, lsl r0	; <UNPREDICTABLE>
 8f4:			; <UNDEFINED> instruction: 0xf646d10e
 8f8:	ldmeq	r7, {r0, r3, r4, r5, r8, r9, lr}
 8fc:	movwvc	pc, #42693	; 0xa6c5	; <UNPREDICTABLE>
 900:	strmi	r6, [fp], -fp, ror #1
 904:			; <UNDEFINED> instruction: 0xf855e003
 908:	movwcc	r0, #4131	; 0x1023
 90c:	addsmi	r4, pc, #16777216	; 0x1000000
 910:	strdvs	sp, [r9], #25	; <UNPREDICTABLE>
 914:	ldrtmi	r4, [r0], -r9, lsr #12
 918:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 91c:	addmi	r6, r3, #704512	; 0xac000
 920:	stmdami	r1!, {r0, r1, r3, ip, lr, pc}
 924:			; <UNDEFINED> instruction: 0xf7ff4478
 928:	mulcs	r1, r8, lr
 92c:	ldmdami	pc, {r1, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
 930:			; <UNDEFINED> instruction: 0xf7ff4478
 934:	mulcs	r1, r2, lr
 938:			; <UNDEFINED> instruction: 0x4620e73c
 93c:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 940:			; <UNDEFINED> instruction: 0xf7ff4630
 944:	ldrdcs	lr, [r0], -lr	; <UNPREDICTABLE>
 948:	ldmdami	r9, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
 94c:			; <UNDEFINED> instruction: 0xf7ff4478
 950:	ldmdami	r8, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
 954:			; <UNDEFINED> instruction: 0xf7ff4478
 958:	bfi	lr, lr, (invalid: 29:8)
 95c:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
 960:	andeq	r0, r1, r4, ror #16
 964:	andeq	r0, r0, r4, rrx
 968:	andeq	r0, r1, r2, asr r8
 96c:	andeq	r0, r0, r6, lsl #8
 970:	andeq	r0, r0, r2, lsr #8
 974:	andeq	r0, r0, ip, asr r4
 978:	andeq	r0, r0, r4, lsl #9
 97c:	muleq	r0, r4, r4
 980:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 984:	andeq	r0, r0, r8, rrx
 988:			; <UNDEFINED> instruction: 0x000003b2
 98c:	andeq	r0, r1, r2, asr #15
 990:	andeq	r0, r0, ip, lsl #9
 994:	andeq	r0, r0, r2, lsl r3
 998:	andeq	r0, r0, r2, lsr r4
 99c:	andeq	r0, r0, r4, lsl r4
 9a0:	andeq	r0, r0, ip, asr r4
 9a4:	andeq	r0, r0, sl, asr #8
 9a8:	andeq	r0, r0, r4, lsr r4
 9ac:	muleq	r0, r8, r3
 9b0:			; <UNDEFINED> instruction: 0x000003b4
 9b4:	ldrdeq	r0, [r0], -r4
 9b8:	bleq	3cafc <close@plt+0x3c3fc>
 9bc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 9c0:	strbtmi	fp, [sl], -r2, lsl #24
 9c4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 9c8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 9cc:	ldrmi	sl, [sl], #776	; 0x308
 9d0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 9d4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 9d8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 9dc:			; <UNDEFINED> instruction: 0xf85a4b06
 9e0:	stmdami	r6, {r0, r1, ip, sp}
 9e4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 9e8:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
 9ec:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 9f0:	muleq	r1, r4, r5
 9f4:	andeq	r0, r0, r8, asr r0
 9f8:	andeq	r0, r0, r0, ror r0
 9fc:	andeq	r0, r0, r4, ror r0
 a00:	ldr	r3, [pc, #20]	; a1c <close@plt+0x31c>
 a04:	ldr	r2, [pc, #20]	; a20 <close@plt+0x320>
 a08:	add	r3, pc, r3
 a0c:	ldr	r2, [r3, r2]
 a10:	cmp	r2, #0
 a14:	bxeq	lr
 a18:	b	6ac <__gmon_start__@plt>
 a1c:	andeq	r0, r1, r4, ror r5
 a20:	andeq	r0, r0, ip, rrx
 a24:	blmi	1d2a44 <close@plt+0x1d2344>
 a28:	bmi	1d1c10 <close@plt+0x1d1510>
 a2c:	addmi	r4, r3, #2063597568	; 0x7b000000
 a30:	andle	r4, r3, sl, ror r4
 a34:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a38:	ldrmi	fp, [r8, -r3, lsl #2]
 a3c:	svclt	0x00004770
 a40:	ldrdeq	r0, [r1], -ip
 a44:	ldrdeq	r0, [r1], -r8
 a48:	andeq	r0, r1, r0, asr r5
 a4c:	andeq	r0, r0, r0, rrx
 a50:	stmdbmi	r9, {r3, fp, lr}
 a54:	bmi	251c3c <close@plt+0x25153c>
 a58:	bne	251c44 <close@plt+0x251544>
 a5c:	svceq	0x00cb447a
 a60:			; <UNDEFINED> instruction: 0x01a1eb03
 a64:	andle	r1, r3, r9, asr #32
 a68:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a6c:	ldrmi	fp, [r8, -r3, lsl #2]
 a70:	svclt	0x00004770
 a74:			; <UNDEFINED> instruction: 0x000105b0
 a78:	andeq	r0, r1, ip, lsr #11
 a7c:	andeq	r0, r1, r4, lsr #10
 a80:	andeq	r0, r0, r8, ror r0
 a84:	blmi	2adeac <close@plt+0x2ad7ac>
 a88:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 a8c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 a90:	blmi	26f044 <close@plt+0x26e944>
 a94:	ldrdlt	r5, [r3, -r3]!
 a98:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 a9c:			; <UNDEFINED> instruction: 0xf7ff6818
 aa0:			; <UNDEFINED> instruction: 0xf7ffedca
 aa4:	blmi	1c09a8 <close@plt+0x1c02a8>
 aa8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 aac:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 ab0:	andeq	r0, r1, sl, ror r5
 ab4:	strdeq	r0, [r1], -r4
 ab8:	andeq	r0, r0, ip, asr r0
 abc:	andeq	r0, r1, r6, ror #10
 ac0:	andeq	r0, r1, sl, asr r5
 ac4:	svclt	0x0000e7c4
 ac8:	stmdbvs	r4, {r4, sl, ip, sp, pc}
 acc:	andeq	pc, r3, #20
 ad0:	stmiaeq	r4!, {r0, r1, r4, r8, ip, lr, pc}
 ad4:	teqmi	r9, #73400320	; 0x4600000	; <UNPREDICTABLE>
 ad8:	movwvc	pc, #42693	; 0xa6c5	; <UNPREDICTABLE>
 adc:	andle	r6, r7, r3, asr #1
 ae0:	streq	lr, [r4], #2816	; 0xb00
 ae4:			; <UNDEFINED> instruction: 0xf8534603
 ae8:	adcmi	r1, r3, #4, 22	; 0x1000
 aec:	mvnsle	r4, sl, lsl #8
 af0:	andcs	r6, r0, r2, asr #1
 af4:	blmi	13ec70 <close@plt+0x13e570>
 af8:			; <UNDEFINED> instruction: 0xf04f4770
 afc:	udf	#37647	; 0x930f
 b00:	mvnsmi	lr, #737280	; 0xb4000
 b04:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 b08:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 b0c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 b10:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
 b14:	blne	1d91d10 <close@plt+0x1d91610>
 b18:	strhle	r1, [sl], -r6
 b1c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 b20:	svccc	0x0004f855
 b24:	strbmi	r3, [sl], -r1, lsl #8
 b28:	ldrtmi	r4, [r8], -r1, asr #12
 b2c:	adcmi	r4, r6, #152, 14	; 0x2600000
 b30:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 b34:	svclt	0x000083f8
 b38:	andeq	r0, r1, lr, ror #6
 b3c:	andeq	r0, r1, r4, ror #6
 b40:	svclt	0x00004770

Disassembly of section .fini:

00000b44 <.fini>:
 b44:	push	{r3, lr}
 b48:	pop	{r3, pc}
