Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2065
design__instance__area,25408.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007529435097239912
power__switching__total,0.0007412824779748917
power__leakage__total,4.5396859604807105E-7
power__total,0.0014946800656616688
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2692252608163759
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2694964327978098
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11147388883047882
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.037505888345533
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111474
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.531240
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29363448614824655
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.291954330086412
timing__hold__ws__corner:nom_slow_1p08V_125C,0.609782908093848
timing__setup__ws__corner:nom_slow_1p08V_125C,12.364916551749328
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.609783
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.364917
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2779078712483204
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2773586439025051
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2964706897227429
timing__setup__ws__corner:nom_typ_1p20V_25C,14.665849394467692
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.296471
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.922224
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2692252608163759
clock__skew__worst_setup,0.2694964327978098
timing__hold__ws,0.11147388883047882
timing__setup__ws,12.364916551749328
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111474
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.364917
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,2065
design__instance__area__stdcell,25408.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.877939
design__instance__utilization__stdcell,0.877939
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,64
design__instance__area__class:inverter,359.251
design__instance__count__class:sequential_cell,103
design__instance__area__class:sequential_cell,4858.96
design__instance__count__class:multi_input_combinational_cell,1525
design__instance__area__class:multi_input_combinational_cell,15456.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,345
design__instance__area__class:timing_repair_buffer,4516.04
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,60606.7
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,138
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2178
route__net__special,2
route__drc_errors__iter:0,2758
route__wirelength__iter:0,71822
route__drc_errors__iter:1,1443
route__wirelength__iter:1,71203
route__drc_errors__iter:2,1487
route__wirelength__iter:2,70895
route__drc_errors__iter:3,324
route__wirelength__iter:3,70154
route__drc_errors__iter:4,26
route__wirelength__iter:4,70065
route__drc_errors__iter:5,6
route__wirelength__iter:5,70057
route__drc_errors__iter:6,0
route__wirelength__iter:6,70033
route__drc_errors,0
route__wirelength,70033
route__vias,15636
route__vias__singlecut,15636
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,380.405
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,108
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,108
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,108
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,108
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000327245
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000331288
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000199536
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000331288
design_powergrid__voltage__worst,0.0000331288
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000331288
design_powergrid__drop__worst__net:VPWR,0.0000327245
design_powergrid__voltage__worst__net:VGND,0.0000331288
design_powergrid__drop__worst__net:VGND,0.0000331288
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000019499999999999999646983772638719756287173368036746978759765625
ir__drop__worst,0.0000327000000000000020142741641304695576764061115682125091552734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
