
---------- Begin Simulation Statistics ----------
final_tick                               13751669404494                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183771                       # Simulator instruction rate (inst/s)
host_mem_usage                               17162696                       # Number of bytes of host memory used
host_op_rate                                   303534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4152.33                       # Real time elapsed on the host
host_tick_rate                                7855064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   763079577                       # Number of instructions simulated
sim_ops                                    1260375007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032617                       # Number of seconds simulated
sim_ticks                                 32616808209                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1028608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2056772                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          246                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              33                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        33                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu0.num_fp_insts                            8                       # number of float instructions
system.cpu0.num_fp_register_reads                   8                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu0.num_int_insts                          21                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       18     66.67%     66.67% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2      7.41%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     18.52%     92.59% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2      7.41%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2130928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      4262430                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          191                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059495                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          215                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests        10290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1696888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3394722                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 13                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu3.num_int_insts                          15                       # number of integer instructions
system.cpu3.num_int_register_reads                 37                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          8                       # Number of load instructions
system.cpu3.num_mem_refs                            9                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     33.33%     33.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     14.29%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      4.76%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.76%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  7     33.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1380715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2795100                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1303404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2686436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         88591872                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        62247481                       # number of cc regfile writes
system.switch_cpus0.committedInsts          208249827                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            330318822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.470341                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.470341                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        245300750                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       134485510                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  62738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         5413                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        20909626                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.373527                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            92345037                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23101010                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       31166915                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69258413                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         2474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23109166                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    330504938                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     69244027                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        15460                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    330431349                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         43305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       233295                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          6392                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       307452                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1694                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         2488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         2925                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        438571580                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            330421975                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.585796                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        256913684                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.373431                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             330425949                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       343322226                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      148639453                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.126119                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.126119                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         4042      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    161248878     48.80%     48.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       556783      0.17%     48.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      8241352      2.49%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5495759      1.66%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      3847005      1.16%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23046939      6.97%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3843674      1.16%     62.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2743427      0.83%     63.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27970679      8.46%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1095711      0.33%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26411234      7.99%     80.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      9913523      3.00%     83.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     42839454     12.96%     96.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     13188352      3.99%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     330446812                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      157909614                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    313278630                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    155359506                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    155433857                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5016327                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015180                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1111992     22.17%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         32646      0.65%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            4      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        34091      0.68%     23.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     23.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     23.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     23.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     23.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     23.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       167472      3.34%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     26.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1337777     26.67%     53.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        25800      0.51%     54.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      2305681     45.96%     99.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          864      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     177549483                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    450518802                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    175062469                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    175258793                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         330504938                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        330446812                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       186023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         1882                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       239845                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     97885602                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.375847                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.044872                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     34971652     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2740542      2.80%     38.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5565871      5.69%     44.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6832054      6.98%     51.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7888865      8.06%     59.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      9799028     10.01%     69.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8678805      8.87%     78.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7815344      7.98%     86.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     13593441     13.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     97885602                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.373685                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3859674                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       790574                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69258413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23109166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      148454953                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                97948340                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          2166335                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         1024991                       # number of cc regfile writes
system.switch_cpus1.committedInsts           60290155                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             66279817                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.624616                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.624616                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        110745467                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        49965402                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         1309                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches          382437                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.790752                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            37178248                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7416599                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       19388004                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     18630771                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts           65                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      7426210                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts     66337119                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29761649                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1299                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts     77452838                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         99664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     12372924                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          1543                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     12499894                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          485                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           13                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers         90988885                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count             66307153                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.536432                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         48809335                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.676960                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent              66307848                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads        82821851                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        8543503                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.615530                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.615530                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      9635725     12.44%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           14      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     18855397     24.34%     36.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       372108      0.48%     37.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     37.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     11411382     14.73%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     52.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      9975354     12.88%     64.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite           10      0.00%     64.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     19787538     25.55%     90.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      7416609      9.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      77454137                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       70305318                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    133855015                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     57381739                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     57441451                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            8588139                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.110880                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         120851      1.41%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      1526001     17.77%     19.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     19.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1253533     14.60%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     33.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1831966     21.33%     55.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite            0      0.00%     55.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3353106     39.04%     94.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       502682      5.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      15736958                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    127579564                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      8925414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes      8953338                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded          66337119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued         77454137                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        57185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1459                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       100473                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     97936707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.790859                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80570179     82.27%     82.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1864687      1.90%     84.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1855530      1.89%     86.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1527992      1.56%     87.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3856688      3.94%     91.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2852362      2.91%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2044454      2.09%     96.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1579392      1.61%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1785423      1.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     97936707                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.790765                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       599407                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       171063                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     18630771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7426210                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       39183735                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                97948340                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500646                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704609                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.391793                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.391793                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172495                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162813219                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  39530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118011                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338756                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.389162                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52560526                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292044                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        4400465                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437278                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305420                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520137                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50268482                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128776                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429911164                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       191236                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174350                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       217124                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644019396                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429031269                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589642                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379740872                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.380179                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429794758                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379262933                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144465                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.552366                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.552366                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684654      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215304795     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28733      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956176      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952029      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520738     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950628      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39331395      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924599      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10981107      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369225      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430039947                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174419466                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348201424                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173715136                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178381030                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450992                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003374                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386955     26.67%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3354      0.23%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          692      0.05%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91790      6.33%     33.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334182     23.03%     56.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       439121     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194898     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256386819                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    611240488                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316133                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261523690                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431519588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430039947                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8384508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2223                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4869767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     97908810                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.392250                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.846103                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18330794     18.72%     18.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3084791      3.15%     21.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6415881      6.55%     28.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7203512      7.36%     35.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10483600     10.71%     46.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12399829     12.66%     59.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10696808     10.93%     70.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9950295     10.16%     80.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19343300     19.76%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     97908810                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.390477                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14645                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        47729                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111303455                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                97948340                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        200205637                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        98407949                       # number of cc regfile writes
system.switch_cpus3.committedInsts          244539529                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            440640765                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.400542                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.400542                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        143971945                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        82508240                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 134037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1096264                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        45360112                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.799318                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           137967153                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          41704326                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        6093530                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    100963417                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     44330357                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    492464141                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     96262827                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3007652                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    470085195                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          9304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       195659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        986308                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       208937                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        16917                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       731518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       364746                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        615594478                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            468297900                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567182                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        349154220                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.781070                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             469542793                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       650855172                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      293329266                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.496617                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.496617                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2563061      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    283629475     59.95%     60.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       933158      0.20%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1067511      0.23%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2944711      0.62%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        78662      0.02%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     17174930      3.63%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        60336      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7445262      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       597987      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     17036411      3.60%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        39333      0.01%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     60384710     12.76%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     35789876      7.57%     90.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     37134769      7.85%     98.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6212655      1.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     473092847                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      101043261                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    197117897                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     94619374                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    106897418                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13352067                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028223                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3914742     29.32%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        10635      0.08%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        235642      1.76%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       507712      3.80%     34.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        53439      0.40%     35.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       346751      2.60%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3191039     23.90%     61.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1108928      8.31%     70.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3484288     26.10%     96.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       498890      3.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     382838592                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    860925574                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    373678526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    437406792                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         492464138                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        473092847                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     51823332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       691407                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     74538045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     97814303                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.836643                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.706011                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13935837     14.25%     14.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2689846      2.75%     17.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5011599      5.12%     22.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6532078      6.68%     28.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9153927      9.36%     38.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11944171     12.21%     50.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     14876155     15.21%     65.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14175444     14.49%     80.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19495246     19.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     97814303                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.830024                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5078893                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2492134                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    100963417                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     44330357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      231615882                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                97948340                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     83263757                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        83263759                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     83263757                       # number of overall hits
system.cpu0.dcache.overall_hits::total       83263759                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1468366                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1468371                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1468366                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1468371                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  21212761338                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21212761338                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  21212761338                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21212761338                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     84732123                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     84732130                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     84732123                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     84732130                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.714286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017330                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017330                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.714286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017330                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017330                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14446.508117                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14446.458925                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14446.508117                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14446.458925                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    25.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1027472                       # number of writebacks
system.cpu0.dcache.writebacks::total          1027472                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       439253                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       439253                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       439253                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       439253                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1029113                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1029113                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1029113                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1029113                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  17010266373                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17010266373                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  17010266373                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17010266373                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012145                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012145                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012145                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012145                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16529.055967                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16529.055967                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16529.055967                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16529.055967                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1027472                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     60170827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       60170829                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1466099                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1466104                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  21159488997                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21159488997                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     61636926                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     61636933                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.714286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.023786                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023786                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 14432.510354                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14432.461133                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       439250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       439250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1026849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1026849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  16957753605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16957753605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 16514.359565                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16514.359565                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23092930                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23092930                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2267                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2267                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     53272341                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     53272341                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23095197                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23095197                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000098                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 23499.047640                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23499.047640                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2264                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2264                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     52512768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52512768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 23194.685512                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23194.685512                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.396903                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           84292878                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1027984                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.998239                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.999999                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   506.396904                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.009766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.989056                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998822                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        678885024                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       678885024                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     24219455                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24219469                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     24219455                       # number of overall hits
system.cpu0.icache.overall_hits::total       24219469                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          228                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          228                       # number of overall misses
system.cpu0.icache.overall_misses::total          231                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     58810131                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     58810131                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     58810131                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     58810131                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           17                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     24219683                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24219700                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           17                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     24219683                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24219700                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.176471                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.176471                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 257939.171053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 254589.311688                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 257939.171053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 254589.311688                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           51                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           51                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          177                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     43505784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     43505784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     43505784                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     43505784                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 245795.389831                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 245795.389831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 245795.389831                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 245795.389831                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     24219455                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24219469                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          228                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     58810131                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     58810131                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     24219683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24219700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.176471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 257939.171053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 254589.311688                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           51                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     43505784                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     43505784                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 245795.389831                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 245795.389831                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          166.588900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24219649                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              180                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         134553.605556                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   163.588900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.319510                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.325369                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.351562                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        193757780                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       193757780                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1027034                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       308647                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       761254                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1136                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1136                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq          1130                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp         1130                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1027034                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          360                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3085712                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3086072                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        11520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    131549184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           131560704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        42429                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2715456                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1071729                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000230                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.015149                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1071483     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 246      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1071729                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1369198764                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         176823                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1027329309                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          3.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       981679                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         981679                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       981679                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        981679                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          177                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        46300                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        46485                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          177                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        46300                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        46485                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     43385571                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12642234111                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12685619682                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     43385571                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12642234111                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12685619682                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          177                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1027979                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1028164                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          177                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1027979                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1028164                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.045040                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.045212                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.045040                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.045212                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 245116.220339                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 273050.412765                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 272897.056728                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 245116.220339                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 273050.412765                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 272897.056728                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        42429                       # number of writebacks
system.cpu0.l2cache.writebacks::total           42429                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          177                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        46300                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        46477                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          177                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        46300                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        46477                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     43326630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12626816211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12670142841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     43326630                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12626816211                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12670142841                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.045040                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.045204                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.045040                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.045204                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 244783.220339                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 272717.412765                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 272611.029993                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 244783.220339                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 272717.412765                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 272611.029993                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                42429                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       305362                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       305362                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       305362                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       305362                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       722110                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       722110                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       722110                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       722110                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1136                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1136                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1136                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1136                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          875                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          875                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          255                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          255                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     43506117                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     43506117                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data         1130                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1130                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.225664                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.225664                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 170612.223529                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 170612.223529                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          255                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          255                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     43421202                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     43421202                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.225664                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.225664                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 170279.223529                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 170279.223529                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       980804                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       980804                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          177                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        46045                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        46230                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     43385571                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  12598727994                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  12642113565                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1026849                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1027034                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044841                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.045013                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 245116.220339                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 273617.721664                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 273461.249513                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          177                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        46045                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        46222                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     43326630                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  12583395009                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  12626721639                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044841                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.045005                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 244783.220339                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 273284.721664                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 273175.579572                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4002.374892                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2056772                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           46525                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           44.207888                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.082022                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.107444                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.185397                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     8.052741                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3988.947288                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001241                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000026                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000045                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.001966                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.973864                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.977142                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1204                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1687                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1046                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        32954877                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       32954877                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  32616797220                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-6806.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread-6806.numOps                      0                       # Number of Ops committed
system.cpu0.thread-6806.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     17238806                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17238807                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     17961257                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17961258                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1704827                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1704834                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      5850200                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5850207                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 133446386317                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 133446386317                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 133446386317                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 133446386317                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     18943633                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18943641                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     23811457                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23811465                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.089995                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.089995                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.245688                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.245689                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 78275.617595                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78275.296197                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 22810.568240                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22810.540946                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     35752452                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           994654                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    35.944612                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2130928                       # number of writebacks
system.cpu1.dcache.writebacks::total          2130928                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1627644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1627644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1627644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1627644                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        77183                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77183                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2131444                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2131444                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   5688914391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5688914391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 401780977173                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 401780977173                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.004074                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004074                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.089513                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089513                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 73706.831699                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73706.831699                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 188501.774934                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 188501.774934                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2130928                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     10022633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10022634                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1505357                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1505363                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 123558014637                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 123558014637                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     11527990                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11527997                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.130583                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130583                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 82078.878722                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82078.551577                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1498849                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1498849                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         6508                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6508                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   1066914684                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1066914684                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 163938.949600                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 163938.949600                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      7216173                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7216173                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       199470                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   9888371680                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9888371680                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      7415643                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7415644                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026899                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026899                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 49573.227453                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49572.978929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       128795                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       128795                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        70675                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        70675                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4621999707                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4621999707                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.009531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 65397.944209                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65397.944209                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       722451                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       722451                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      4145373                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      4145373                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      4867824                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      4867824                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.851586                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.851586                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      2054261                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      2054261                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 396092062782                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 396092062782                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.422008                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.422008                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 192814.867625                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 192814.867625                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.863311                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20092698                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2131440                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.426818                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.069566                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.793746                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000136                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999597                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999733                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          501                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        192623160                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       192623160                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      5257990                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5258017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      5257990                       # number of overall hits
system.cpu1.icache.overall_hits::total        5258017                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5852808                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5852808                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5852808                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5852808                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      5258039                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5258068                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      5258039                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5258068                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 119445.061224                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 114760.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 119445.061224                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 114760.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5836491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5836491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5836491                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5836491                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 119112.061224                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 119112.061224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 119112.061224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 119112.061224                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      5257990                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5258017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5852808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5852808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      5258039                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5258068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 119445.061224                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 114760.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5836491                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5836491                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 119112.061224                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 119112.061224                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           50.993526                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5258068                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         103099.372549                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    48.993526                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095690                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099597                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42064595                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42064595                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2060815                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2774245                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       645219                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         70676                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        70676                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2060826                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      6393819                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            6393921                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    272791552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           272794816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1288536                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               82466304                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       3420038                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000056                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007473                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             3419847     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 191      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         3420038                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2838584241                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.7                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2129301567                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       838989                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         838989                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       838989                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        838989                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1292455                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1292513                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1292455                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1292513                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5803857                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 396012614976                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 396018418833                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5803857                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 396012614976                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 396018418833                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2131444                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2131502                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2131444                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2131502                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606375                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606386                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606375                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606386                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 118446.061224                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 306403.406676                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 306394.147551                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 118446.061224                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 306403.406676                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 306394.147551                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1288536                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1288536                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1292455                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1292504                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1292455                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1292504                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5787540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 395582231124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 395588018664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5787540                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 395582231124                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 395588018664                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606375                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606382                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606375                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606382                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 118113.061224                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 306070.409511                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 306063.283877                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 118113.061224                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 306070.409511                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 306063.283877                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1288536                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1808012                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1808012                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1808012                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1808012                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       322916                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       322916                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       322916                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       322916                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        32143                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        32143                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        38532                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        38533                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4412179071                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4412179071                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        70675                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        70676                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.545200                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.545206                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 114506.879243                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 114503.907586                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        38532                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        38532                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4399347915                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4399347915                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545200                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.545192                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 114173.879243                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 114173.879243                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       806846                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       806846                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1253923                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1253980                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5803857                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 391600435905                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 391606239762                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2060769                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2060826                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.608473                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.608484                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 118446.061224                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 312300.225696                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 312290.658353                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1253923                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1253972                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5787540                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 391182883209                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 391188670749                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.608473                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608480                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 118113.061224                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 311967.228617                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 311959.653604                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4091.508406                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4262419                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1292632                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.297473                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.824453                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003966                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.016160                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.092854                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4090.570973                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000201                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000023                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.998675                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.998903                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          370                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3313                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        69491512                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       69491512                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  32616797220                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29001.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29001.numOps                      0                       # Number of Ops committed
system.cpu1.thread29001.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42678990                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42678992                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42961433                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42961435                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7505903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7505904                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7564922                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7564923                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  45265248375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  45265248375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  45265248375                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  45265248375                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50184893                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50184896                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526355                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526358                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149565                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149565                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149722                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149722                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  6030.619950                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  6030.619147                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5983.571063                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5983.570272                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       169690                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            266                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   637.932331                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529395                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529395                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4990189                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4990189                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4990189                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4990189                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515714                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529907                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529907                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  20070227949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  20070227949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  24351720504                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  24351720504                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7977.945008                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7977.945008                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  9625.539794                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9625.539794                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529395                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42279237                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42279239                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7489167                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7489168                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  40819370769                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  40819370769                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768407                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150480                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150480                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5450.455407                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5450.454679                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4990185                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4990185                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498982                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498982                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  15629962059                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15629962059                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  6254.531669                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6254.531669                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4445877606                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4445877606                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 265647.562500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 265647.562500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4440265890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4440265890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 265375.680732                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 265375.680732                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       282443                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       282443                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        59019                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        59019                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341462                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341462                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.172842                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.172842                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   4281492555                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   4281492555                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041565                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041565                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 301662.266963                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 301662.266963                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.572360                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45491343                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529907                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.981429                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052598616                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001779                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.570581                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999161                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999165                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406740771                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406740771                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356470                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356491                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356470                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356491                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          216                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     25036938                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     25036938                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     25036938                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     25036938                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356684                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356707                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356684                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356707                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.086957                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.086957                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 116995.037383                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 115911.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 116995.037383                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 115911.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           24                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     22754889                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     22754889                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     22754889                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     22754889                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 119762.573684                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 119762.573684                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 119762.573684                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 119762.573684                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356470                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356491                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     25036938                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     25036938                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356684                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356707                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 116995.037383                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 115911.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     22754889                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     22754889                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 119762.573684                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 119762.573684                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          130.031755                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356683                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106024.390625                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   128.031755                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.250062                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.253968                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162853848                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162853848                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513368                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        76868                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2496220                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513368                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589211                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589594                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323795328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323807552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43694                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2796416                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573793                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009203                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573575     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 218      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573793                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369387906                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527376427                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482330                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482330                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482330                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482330                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47576                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47768                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47576                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47768                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     22624353                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  13493866293                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  13516490646                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     22624353                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  13493866293                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  13516490646                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529906                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530098                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529906                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530098                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018880                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018880                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 119705.571429                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 283627.591496                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 282961.200929                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 119705.571429                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 283627.591496                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 282961.200929                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43693                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43693                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47576                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47765                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47576                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47765                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     22561416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  13478023485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  13500584901                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     22561416                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  13478023485                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  13500584901                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018879                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018879                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 119372.571429                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 283294.591496                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 282645.973014                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 119372.571429                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 283294.591496                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 282645.973014                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43693                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        61036                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        61036                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        61036                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        61036                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2468358                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2468358                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2468358                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2468358                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4423039200                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4423039200                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 290130.482125                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 290130.482125                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4417962615                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4417962615                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 289797.482125                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 289797.482125                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480844                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480844                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32331                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32523                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     22624353                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   9070827093                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   9093451446                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513175                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513367                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012865                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012940                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 119705.571429                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 280561.290804                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 279600.634812                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32331                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32520                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     22561416                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   9060060870                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   9082622286                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012865                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012939                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 119372.571429                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 280228.290804                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 279293.428229                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3929.739377                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059492                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47789                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.871477                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.423418                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.344137                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.135273                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    10.985288                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3915.851261                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000592                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000084                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000033                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002682                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.956018                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.959409                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2673                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999677                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999677                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  32616797220                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29001.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29001.numOps                      0                       # Number of Ops committed
system.cpu2.thread29001.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    114339125                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       114339129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    114340226                       # number of overall hits
system.cpu3.dcache.overall_hits::total      114340230                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3361364                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3361369                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3383991                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3383996                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  16364244708                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16364244708                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  16364244708                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16364244708                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            9                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    117700489                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    117700498                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            9                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    117724217                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    117724226                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.555556                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028559                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028559                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.555556                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028745                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028745                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4868.334613                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4868.327371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4835.782574                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4835.775429                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1696704                       # number of writebacks
system.cpu3.dcache.writebacks::total          1696704                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1671689                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1671689                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1671689                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1671689                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1689675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1689675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1697218                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1697218                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7824739428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7824739428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7858033434                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7858033434                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014356                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014356                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014417                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014417                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4630.913891                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4630.913891                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4629.949384                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4629.949384                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1696704                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     75177391                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       75177395                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3024443                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3024447                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14638059954                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14638059954                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     78201834                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     78201842                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038675                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038675                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4839.919269                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4839.912868                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1665015                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1665015                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1359428                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1359428                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6228367065                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6228367065                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017384                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017384                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4581.608636                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4581.608636                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     39161734                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      39161734                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       336921                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       336922                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1726184754                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1726184754                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     39498655                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     39498656                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008530                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008530                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5123.410990                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5123.395783                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6674                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6674                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       330247                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       330247                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1596372363                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1596372363                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008361                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008361                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4833.873928                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4833.873928                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1101                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1101                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22627                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22627                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        23728                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        23728                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.953599                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.953599                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7543                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7543                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     33294006                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     33294006                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317894                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317894                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4413.894472                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4413.894472                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          506.991126                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          116037454                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1697216                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.369291                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.860510                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   504.130616                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005587                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.984630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990217                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        943491024                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       943491024                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           24                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     44550131                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        44550155                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           24                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     44550131                       # number of overall hits
system.cpu3.icache.overall_hits::total       44550155                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          695                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           698                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          695                       # number of overall misses
system.cpu3.icache.overall_misses::total          698                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     90032877                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     90032877                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     90032877                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     90032877                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           27                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     44550826                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     44550853                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           27                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     44550826                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     44550853                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 129543.707914                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 128986.929799                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 129543.707914                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 128986.929799                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          168                       # number of writebacks
system.cpu3.icache.writebacks::total              168                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           71                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          624                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          624                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          624                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          624                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     77919336                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     77919336                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     77919336                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     77919336                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 124870.730769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 124870.730769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 124870.730769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 124870.730769                       # average overall mshr miss latency
system.cpu3.icache.replacements                   168                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           24                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     44550131                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       44550155                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          695                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          698                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     90032877                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     90032877                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     44550826                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     44550853                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 129543.707914                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 128986.929799                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          624                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          624                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     77919336                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     77919336                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 124870.730769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 124870.730769                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          447.262928                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           44550782                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              627                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         71053.878788                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   444.262929                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.867701                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.873560                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        356407451                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       356407451                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1367602                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       461917                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1234955                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        330241                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       330241                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1367602                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1415                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5091150                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5092565                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        50432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    217210880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           217261312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            7                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    448                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1697850                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006070                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.077674                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1687544     99.39%     99.39% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               10306      0.61%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1697850                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2260556514                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         625036                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1695516120                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          163                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1696289                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1696452                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          163                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1696289                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1696452                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          454                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          922                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1384                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          454                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          922                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1384                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     76872051                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    221423355                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    298295406                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     76872051                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    221423355                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    298295406                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          617                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1697211                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1697836                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          617                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1697211                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1697836                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.735818                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000543                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000815                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.735818                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000543                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000815                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 169321.698238                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 240155.482646                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 215531.362717                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 169321.698238                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 240155.482646                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 215531.362717                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          450                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          922                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1372                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          450                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          922                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1372                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     75948975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    221116329                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    297065304                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     75948975                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    221116329                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    297065304                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.729335                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000543                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000808                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.729335                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000543                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000808                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 168775.500000                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 239822.482646                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 216519.900875                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 168775.500000                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 239822.482646                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 216519.900875                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       461917                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       461917                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       461917                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       461917                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1229773                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1229773                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1229773                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1229773                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       329853                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       329853                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          387                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          388                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    114976908                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    114976908                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       330240                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       330241                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001172                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001175                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 297097.953488                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 296332.237113                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          387                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          387                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    114848037                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    114848037                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001172                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001172                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 296764.953488                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 296764.953488                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          163                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1366436                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1366599                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          454                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          535                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          996                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     76872051                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    106446447                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    183318498                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          617                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1366971                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1367595                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.735818                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000391                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000728                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 169321.698238                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 198965.321495                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 184054.716867                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          450                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          535                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          985                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     75948975                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    106268292                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    182217267                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.729335                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000391                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000720                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 168775.500000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 198632.321495                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 184992.149239                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1196.665892                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3389529                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1380                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2456.180435                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   446.429799                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   742.236094                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.108992                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.181210                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.292155                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1380                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1274                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.336914                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54233908                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54233908                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  32616797220                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1333714                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1922170                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        388657                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            366583                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              54421                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             54421                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1333725                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       135153                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3873360                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139017                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2760                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4150290                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5674752                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    165174208                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5839808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        88320                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                176777088                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1303403                       # Total snoops (count)
system.l3bus.snoopTraffic                    59956480                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2717789                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2717789    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2717789                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1396724819                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            30953682                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           860826898                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31812155                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              913752                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         3581                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         1533                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                5114                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         3581                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         1533                       # number of overall hits
system.l3cache.overall_hits::total               5114                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          177                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        42719                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1292455                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        46043                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          450                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          922                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1383032                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          177                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        42719                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1292455                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        46043                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          450                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          922                       # number of overall misses
system.l3cache.overall_misses::total          1383032                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     42615675                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  12389989984                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5591403                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 390340797386                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     21803841                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  13264455855                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     74144448                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    217408040                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 416356806632                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     42615675                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  12389989984                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5591403                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 390340797386                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     21803841                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  13264455855                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     74144448                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    217408040                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 416356806632                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          177                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        46300                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1292455                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47576                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          450                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          922                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1388146                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          177                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        46300                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1292455                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47576                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          450                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          922                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1388146                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.922657                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.967778                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.996316                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.922657                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.967778                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.996316                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 240766.525424                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 290034.644631                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 114110.265306                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 302015.000434                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 115364.238095                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 288088.435919                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 164765.440000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 235800.477223                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 301046.401408                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 240766.525424                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 290034.644631                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 114110.265306                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 302015.000434                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 115364.238095                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 288088.435919                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 164765.440000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 235800.477223                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 301046.401408                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         936820                       # number of writebacks
system.l3cache.writebacks::total               936820                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          177                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        42719                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1292455                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        46043                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          450                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          922                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1383004                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          177                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        42719                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1292455                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        46043                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          450                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          922                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1383004                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     41436855                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  12105481444                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      5265063                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 381733107026                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     20545101                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  12957809475                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     71147448                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    211267520                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 407146059932                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     41436855                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  12105481444                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      5265063                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 381733107026                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     20545101                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  12957809475                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     71147448                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    211267520                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 407146059932                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.922657                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.967778                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.996296                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.922657                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.967778                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.996296                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 234106.525424                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 283374.644631                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107450.265306                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 295355.046811                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 108704.238095                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 281428.435919                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 158105.440000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 229140.477223                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 294392.539669                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 234106.525424                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 283374.644631                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107450.265306                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 295355.046811                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 108704.238095                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 281428.435919                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 158105.440000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 229140.477223                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 294392.539669                       # average overall mshr miss latency
system.l3cache.replacements                   1303403                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       985350                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       985350                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       985350                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       985350                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       388657                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       388657                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       388657                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       388657                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data          131                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         1045                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1176                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          124                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        38532                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        14200                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          387                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          53245                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     40552738                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4245320074                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   4341917677                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    113286599                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   8741077088                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          255                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        38532                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15245                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          387                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        54421                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.486275                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.931453                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.978391                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 327038.209677                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 110176.478615                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 305768.850493                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 292730.229974                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 164167.097155                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          124                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        38532                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        14200                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          387                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        53243                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     39726898                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   3988696954                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4247345677                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    110709179                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   8386478708                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.486275                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.931453                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.978354                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 320378.209677                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 103516.478615                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 299108.850493                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 286070.229974                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 157513.263866                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3450                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          488                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3938                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          177                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        42595                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1253923                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31843                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          450                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          535                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1329787                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42615675                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  12349437246                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5591403                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 386095477312                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     21803841                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   8922538178                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     74144448                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    104121441                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 407615729544                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        46045                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1253923                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32331                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          450                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          535                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1333725                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.925073                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.984906                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.997047                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 240766.525424                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 289926.922080                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 114110.265306                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 307910.036990                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 115364.238095                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 280204.069277                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 164765.440000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 194619.515888                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 306527.082566                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          177                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        42595                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1253923                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31843                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          450                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          535                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1329761                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     41436855                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  12065754546                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5265063                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 377744410072                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     20545101                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   8710463798                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     71147448                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    100558341                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 398759581224                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.925073                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.984906                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.997028                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 234106.525424                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 283266.922080                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 107450.265306                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 301250.084791                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 108704.238095                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 273544.069277                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 158105.440000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 187959.515888                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 299873.120977                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64481.121380                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1379121                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1374007                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.003722                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719101663835                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64481.121380                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.983904                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.983904                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65490                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          402                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3897                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        40221                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        20970                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.999298                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             45568471                       # Number of tag accesses
system.l3cache.tags.data_accesses            45568471                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    936820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     42719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1292455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     46043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000025097280                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        58518                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        58518                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1807604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             899413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1383004                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     936820                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1383004                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   936820                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      12.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      74.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1383004                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               936820                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   69546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   79659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   95097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  108095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  109926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  102888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  103033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  100467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 100370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  81478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  68455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  55365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  14979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  21104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  28762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  37852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  48060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  58421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  67541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  69718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  39590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  35670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  31962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  28175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  24563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  21518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  19043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  16872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  15091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  13632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  12295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  10517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   9754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   9256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   8712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   7970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   7276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   6642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   6508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   6472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   6882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   6932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   7126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   7832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   8141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   8594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   9395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  9871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 10096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  9827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  9223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  8850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  8448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  8067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  6335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  4193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  2860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        58518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.633463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.774383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    292.445227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        58517    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-71679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58518                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.158997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58304     99.63%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      0.14%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               78      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58518                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                88512256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59956480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2713.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1838.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32616726957                       # Total gap between requests
system.mem_ctrls.avgGap                      14060.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        11328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2734016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     82717056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2946752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        59008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     59952192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 347305.595551015576                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 83822303.595162913203                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 96146.746790959121                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 2536025458.713515758514                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 370851.737622270884                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 90344584.948900625110                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 882980.327672073501                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1809128.582474781899                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1838076601.972884178162                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          177                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        42719                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1292455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        46043                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          450                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          922                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       936820                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     34796655                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  10502386093                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3428790                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 333105871222                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     13460366                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  11229205873                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     54281229                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    176694089                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2395041588022                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    196591.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    245848.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     69975.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    257731.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     71218.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    243885.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    120624.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    191642.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2556565.39                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           832000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8225                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    66179                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 103658                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           19                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            4                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        11328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2734016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     82716800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2946752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        59008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      88513728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        11328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     59956480                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     59956480                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          177                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        42719                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1292450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        46043                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          922                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1383027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       936820                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        936820                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         5887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        13735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         9811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       347306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     83822304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        96147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   2536017610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       370852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     90344585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       882980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1809129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2713745853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         5887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       347306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        96147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       370852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       882980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1716906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1838208068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1838208068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1838208068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         5887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        13735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         9811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       347306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     83822304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        96147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   2536017610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       370852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     90344585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       882980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1809129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4551953920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1383003                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              936753                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        42935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        43358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        43453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        44217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        43031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        43293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        43131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        42661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        43134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        43363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        43708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        43026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        42559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        42866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        42843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        42850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        43510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        43218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        43201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        44170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        43000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        42596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        42707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        43485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        44020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        43541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        42917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        43593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        43047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        42868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        43573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        43129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        28925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        29694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        29427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        29998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        28961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        29129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        28952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        29161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        29341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        29706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        29628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        29326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        28786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        28943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        29005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        28911                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        29677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        29192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        29168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        30186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        29398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        28580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        28937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        29441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        29614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        29305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        29004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        29779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        29284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        28896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        29426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        28973                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            330928635841                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4608165996                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       355120124317                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               239282.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          256774.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1052042                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             435669                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       832028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   178.432687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   114.673319                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   227.759141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       473858     56.95%     56.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       199512     23.98%     80.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        59691      7.17%     88.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        25132      3.02%     91.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        15900      1.91%     93.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10978      1.32%     94.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         8227      0.99%     95.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         6818      0.82%     96.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        31912      3.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       832028                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              88512192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           59952192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2713.698760                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1838.076602                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   23.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               14.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               9.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2594942007.839997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3449871643.142456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   5817331928.083196                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3520782403.487999                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11627474425.088295                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 27498469314.758575                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 163433800.319999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  54672305522.721657                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1676.200356                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        67599                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2937550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29679179621                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1329778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       936820                       # Transaction distribution
system.membus.trans_dist::CleanEvict           366583                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53245                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53245                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1329787                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      4069459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      4069459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4069459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    148469952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    148469952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               148469952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1383033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1383033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1383033                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2142431268                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2530905229                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       20931902                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     13776646                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         5298                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4430523                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4430187                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992416                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2199984                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2199957                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2198954                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         1003                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       186372                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         4876                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     97857558                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.375506                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.670182                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     43349917     44.30%     44.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9000718      9.20%     53.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1678853      1.72%     55.21% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3344713      3.42%     58.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2188790      2.24%     60.87% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1342456      1.37%     62.24% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       596493      0.61%     62.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1965083      2.01%     64.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     34390535     35.14%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     97857558                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    208249827                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     330318822                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           92306883                       # Number of memory references committed
system.switch_cpus0.commit.loads             69211681                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          20902957                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         155341527                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          234827883                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2198726                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         3395      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    161174217     48.79%     48.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       556515      0.17%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      8240115      2.49%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5494894      1.66%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      3846661      1.16%     54.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     54.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     54.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     54.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     54.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23046156      6.98%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3842351      1.16%     62.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2743236      0.83%     63.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     27969972      8.47%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1094427      0.33%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     26388903      7.99%     80.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      9909436      3.00%     83.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     42822778     12.96%     96.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     13185766      3.99%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    330318822                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     34390535                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4370723                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     49140545                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         36240732                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      8127207                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          6392                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4425917                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          435                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     330595814                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2073                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           69244020                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23101010                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27372                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  483                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        35918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             208540959                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           20931902                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      8829125                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97842870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          13628                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         24219683                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     97885602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.378998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.599669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        44612598     45.58%     45.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3399786      3.47%     49.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3246927      3.32%     52.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6283010      6.42%     58.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2138743      2.18%     60.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2163597      2.21%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1719751      1.76%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2248443      2.30%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        32072747     32.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     97885602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.213703                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.129091                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           24219683                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            7607087                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          46706                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1694                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         13961                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  32616808209                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          6392                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8237049                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       32241402                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         40446526                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     16954230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     330559688                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       490074                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4900887                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8888696                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         69707                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    345521864                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          826037391                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       343507081                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        245372223                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    345251851                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          269904                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         42699745                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               393972217                       # The number of ROB reads
system.switch_cpus0.rob.writes              661038683                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        208249827                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          330318822                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups         383403                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       383389                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         1310                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       134040                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         134038                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998508                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts        57434                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         1309                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     97928577                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.676818                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.009542                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     83317176     85.08%     85.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      4217630      4.31%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      1781298      1.82%     91.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      1109862      1.13%     92.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       738022      0.75%     93.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       350013      0.36%     93.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       314193      0.32%     93.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       220370      0.23%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      5880013      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     97928577                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     60290155                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      66279817                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           26009958                       # Number of memory references committed
system.switch_cpus1.commit.loads             18594315                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            382374                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          57375729                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           29937197                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu      9632905     14.53%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     18853511     28.45%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       372108      0.56%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     11411335     17.22%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      4976849      7.51%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     13617466     20.55%     88.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      7415643     11.19%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     66279817                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      5880013                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1063941                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     88414372                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles          6164312                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2292503                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          1543                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       133086                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts      66346901                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts            5                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           18628051                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7416599                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                19781                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  432                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles         5858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              60415264                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches             383403                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       134045                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97929305                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           3088                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines          5258039                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     97936707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.678135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.042944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        86875248     88.71%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1          594767      0.61%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          467370      0.48%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3          643906      0.66%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1189514      1.21%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1501376      1.53%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          927249      0.95%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7          773609      0.79%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8         4963668      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     97936707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.003914                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.616807                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            5258039                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2232223                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          36423                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          485                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         10546                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache        992918                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  32616808209                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          1543                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2061145                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       32315749                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles          7426832                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     56131402                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts      66340783                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       7134450                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      47286696                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       6849108                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands     59557061                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          201592211                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups        60587213                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        110773914                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps     59504882                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps           52082                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         12089472                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               158385815                       # The number of ROB reads
system.switch_cpus1.rob.writes              132682749                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         60290155                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           66279817                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876492                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683484                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117262                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251548                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251353                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998098                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14376                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7781                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7578                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          203                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123406                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117197                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     96911359                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.366212                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.494689                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     19593064     20.22%     20.22% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350581     19.97%     40.18% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104174      0.11%     40.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702916     10.01%     50.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154744      0.16%     50.46% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       341111      0.35%     50.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21772      0.02%     50.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131304      9.42%     60.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511693     39.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     96911359                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135512                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821151                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404662                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133346                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081285                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737087                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942019     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454304     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795582      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135512                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511693                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6888615                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     36308410                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40803217                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13734217                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174350                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144498                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434230832                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264246                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292044                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       152683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258430872                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876492                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273307                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97581712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348830                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356684                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     97908810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.495519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.620141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        27585170     28.17%     28.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9187218      9.38%     37.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          791680      0.81%     38.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985289      8.16%     46.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709144      1.75%     48.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          996874      1.02%     49.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          946195      0.97%     50.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1731547      1.77%     52.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975693     47.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     97908810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.305023                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.638441                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356684                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153997                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032604                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888931                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           266                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  32616808209                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174350                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13365075                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        4869922                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          231                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48019421                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     31479810                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432899714                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13764                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12310537                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         82168                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      13758922                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508897548                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025812290                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381686595                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806269                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241906                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8655486                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69012707                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               487916232                       # The number of ROB reads
system.switch_cpus2.rob.writes              861515416                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135512                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       51482608                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     32039109                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1039732                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     21903663                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       21478438                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.058658                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8134275                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2827912                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2638996                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       188916                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       119347                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     51823296                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       971410                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     90860138                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.849660                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.286591                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15902058     17.50%     17.50% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      7139843      7.86%     25.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4989184      5.49%     30.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9948730     10.95%     41.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3162199      3.48%     45.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2210383      2.43%     47.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3354373      3.69%     51.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3377529      3.72%     55.12% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     40775839     44.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     90860138                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    244539529                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     440640765                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          129277915                       # Number of memory references committed
system.switch_cpus3.commit.loads             89779260                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          43302896                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          91729662                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          387104125                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6784715                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2360371      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    262790190     59.64%     60.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       923922      0.21%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       999864      0.23%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2876206      0.65%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        78654      0.02%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     16809639      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        60336      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7259705      1.65%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       582888      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16589289      3.76%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        31786      0.01%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     55415845     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     33378711      7.58%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     34363415      7.80%     98.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6119944      1.39%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    440640765                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     40775839                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5844656                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     15074425                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         69946538                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5962373                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        986308                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     20872182                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        68866                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511090017                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       415479                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           96467821                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           41704326                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               635130                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               106497                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       980857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             289147074                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           51482608                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     32251709                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             95778816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2109260                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         44550826                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          308                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     97814303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.351249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.951531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11599083     11.86%     11.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4110836      4.20%     16.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6480122      6.62%     22.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4257065      4.35%     27.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11803430     12.07%     39.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3199791      3.27%     42.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8345933      8.53%     50.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3846180      3.93%     54.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        44171863     45.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     97814303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.525610                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.952036                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           44550826                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   59                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751669404494                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           17963877                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       11184148                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         5594                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        16917                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4831699                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        59141                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  32616808209                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        986308                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8769421                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6545695                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         72894172                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8618692                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     504802598                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        36359                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2301761                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1821017                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3023244                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    510785242                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1329791136                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       705923940                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        154581397                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    445260509                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        65524691                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         22555996                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               542548360                       # The number of ROB reads
system.switch_cpus3.rob.writes              991890999                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        244539529                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          440640765                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
