
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.25

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ shift_reg[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: parallel_in[7] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ parallel_in[7] (in)
                                         parallel_in[7] (net)
                  0.00    0.00    0.20 ^ _13_/B (sky130_fd_sc_hd__and2_2)
     1    0.00    0.03    0.11    0.31 ^ _13_/X (sky130_fd_sc_hd__and2_2)
                                         _07_ (net)
                  0.03    0.00    0.31 ^ shift_reg[7]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ shift_reg[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: load (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ _09_/A (sky130_fd_sc_hd__buf_6)
     8    0.04    0.09    0.12    0.32 ^ _09_/X (sky130_fd_sc_hd__buf_6)
                                         _08_ (net)
                  0.09    0.00    0.32 ^ _14_/S (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.05    0.29    0.61 v _14_/X (sky130_fd_sc_hd__mux2_4)
                                         _00_ (net)
                  0.05    0.00    0.61 v shift_reg[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.61   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ shift_reg[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: load (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ _09_/A (sky130_fd_sc_hd__buf_6)
     8    0.04    0.09    0.12    0.32 ^ _09_/X (sky130_fd_sc_hd__buf_6)
                                         _08_ (net)
                  0.09    0.00    0.32 ^ _14_/S (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.05    0.29    0.61 v _14_/X (sky130_fd_sc_hd__mux2_4)
                                         _00_ (net)
                  0.05    0.00    0.61 v shift_reg[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.61   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ shift_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.16e-05   9.37e-07   9.57e-11   7.26e-05  85.2%
Combinational          9.50e-06   3.12e-06   7.10e-11   1.26e-05  14.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.11e-05   4.06e-06   1.67e-10   8.52e-05 100.0%
                          95.2%       4.8%       0.0%
