1. Expend Verilog designs
  - Opencores
2. generating training data from all designs in the datasets: feature extraction with yosys and golden value from vivado
3. creating models with the exsiting data
4. Curating the datasets (e.g., tags)
