/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] _00_;
  reg [3:0] _01_;
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [5:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_10z;
  assign celloutsig_1_0z = in_data[132] ? in_data[108] : in_data[113];
  assign celloutsig_1_6z = celloutsig_1_4z ? in_data[117] : celloutsig_1_11z;
  assign celloutsig_1_11z = ~celloutsig_1_4z;
  assign celloutsig_0_15z = ~celloutsig_0_0z[0];
  assign celloutsig_0_22z = ~celloutsig_0_1z;
  assign celloutsig_1_18z = ~((celloutsig_1_14z[1] | celloutsig_1_4z) & (celloutsig_1_2z | celloutsig_1_14z[0]));
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 4'h0;
    else _01_ <= { in_data[68:67], celloutsig_0_2z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 23'h000000;
    else _00_ <= { in_data[28:9], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[34:14] / { 1'h1, in_data[29:10] };
  assign celloutsig_1_7z = { in_data[187:183], celloutsig_1_1z } / { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_1z[4:1], in_data[96] };
  assign celloutsig_0_2z = { in_data[66:65], celloutsig_0_1z } == in_data[16:14];
  assign celloutsig_1_2z = { in_data[96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } >= { in_data[110:104], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = { _00_[15], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } > { _00_[16:14], celloutsig_0_2z };
  assign celloutsig_0_8z = { _00_[8:1], _01_ } > { celloutsig_0_5z[3:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, _01_, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_11z = _00_[22:18] > { _00_[21], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_12z = { _00_[6:2], celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_2z } > { _00_[8:0], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_5z[3:1], celloutsig_0_5z } > { celloutsig_0_0z[7:6], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_22z };
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_22z } > { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_19z = { in_data[77:76], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z } > { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_16z, _01_, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[131:127], celloutsig_1_2z } > { celloutsig_1_3z[4:0], celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_5z[0] & ~(celloutsig_0_2z);
  assign celloutsig_0_13z = _01_[1] & ~(celloutsig_0_12z);
  assign celloutsig_1_10z = in_data[140:138] % { 1'h1, in_data[108], celloutsig_1_0z };
  assign celloutsig_1_1z = - in_data[158:154];
  assign celloutsig_0_5z = ~ { celloutsig_0_0z[17:15], celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_7z[7:6], celloutsig_1_6z } | { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_1z = ~^ in_data[85:83];
  assign celloutsig_1_14z = { celloutsig_1_9z[1], celloutsig_1_10z } >> { celloutsig_1_7z[5:3], celloutsig_1_6z };
  assign celloutsig_1_3z = in_data[150:145] ~^ { celloutsig_1_1z[2], celloutsig_1_1z };
  assign celloutsig_0_7z = ~((celloutsig_0_4z & _01_[0]) | _00_[20]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_7z[4]) | in_data[123]);
  always_latch
    if (!clkin_data[32]) celloutsig_1_19z = 6'h00;
    else if (!clkin_data[64]) celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_21z = ~((celloutsig_0_17z & celloutsig_0_22z) | (celloutsig_0_7z & celloutsig_0_19z));
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
