## files

- `full_adder.vhdl` : vhdl code for full adder
- `full_adder_tb.vhdl` : vhdl code for testbench

# Simulation result
![result](images/result.png)
