// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "digital_cam_impl2")
  (DATE "05/16/2019 14:47:58")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED_config_finished\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5502:5502:5502) (5406:5406:5406))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_hsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1476:1476:1476) (1475:1475:1475))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_vsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2269:2269:2269) (2346:2346:2346))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2989:2989:2989) (2948:2948:2948))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2648:2648:2648) (2573:2573:2573))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3154:3154:3154) (3050:3050:3050))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2910:2910:2910) (2802:2802:2802))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2483:2483:2483) (2490:2490:2490))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2916:2916:2916) (2818:2818:2818))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2960:2960:2960) (2934:2934:2934))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3343:3343:3343) (3286:3286:3286))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2508:2508:2508) (2509:2509:2509))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2552:2552:2552) (2597:2597:2597))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3833:3833:3833) (3756:3756:3756))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2116:2116:2116) (2189:2189:2189))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2593:2593:2593) (2641:2641:2641))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2193:2193:2193) (2200:2200:2200))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3833:3833:3833) (3758:3758:3758))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2346:2346:2346) (2404:2404:2404))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2866:2866:2866) (2850:2850:2850))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2328:2328:2328) (2355:2355:2355))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3383:3383:3383) (3325:3325:3325))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1800:1800:1800) (1770:1770:1770))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3070:3070:3070) (3031:3031:3031))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2422:2422:2422) (2498:2498:2498))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3383:3383:3383) (3325:3325:3325))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1853:1853:1853) (1867:1867:1867))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_blank_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1800:1800:1800) (1741:1741:1741))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1901:1901:1901) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_xclk\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (600:600:600) (608:608:608))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_sioc\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1160:1160:1160) (1154:1154:1154))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED_snapshot_retrieved\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4152:4152:4152) (4219:4219:4219))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3056:3056:3056) (3007:3007:3007))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2238:2238:2238) (2312:2312:2312))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3208:3208:3208) (3270:3270:3270))
        (IOPATH i o (2763:2763:2763) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2429:2429:2429) (2440:2440:2440))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3133:3133:3133) (3100:3100:3100))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3940:3940:3940) (4002:4002:4002))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2046:2046:2046) (2154:2154:2154))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3926:3926:3926) (3865:3865:3865))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3590:3590:3590) (3552:3552:3552))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2548:2548:2548) (2633:2633:2633))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1640:1640:1640) (1678:1678:1678))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3945:3945:3945) (4008:4008:4008))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_ADDR\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3632:3632:3632) (3587:3587:3587))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_BA_0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2946:2946:2946) (2994:2994:2994))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_BA_1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1669:1669:1669) (1711:1711:1711))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_CAS_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3344:3344:3344) (3333:3333:3333))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2002:2002:2002) (2028:2028:2028))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_CS_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3392:3392:3392) (3347:3347:3347))
        (IOPATH i o (2850:2850:2850) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_RAS_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1655:1655:1655) (1691:1691:1691))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_WE_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3459:3459:3459) (3400:3400:3400))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1583:1583:1583) (1549:1549:1549))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3246:3246:3246) (3308:3308:3308))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2251:2251:2251) (2252:2252:2252))
        (IOPATH i o (2826:2826:2826) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2286:2286:2286) (2267:2267:2267))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3119:3119:3119) (2957:2957:2957))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4951:4951:4951) (4811:4811:4811))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2077:2077:2077) (2030:2030:2030))
        (IOPATH i o (2745:2745:2745) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4600:4600:4600) (4606:4606:4606))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6142:6142:6142) (6106:6106:6106))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5158:5158:5158) (5132:5132:5132))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5485:5485:5485) (5459:5459:5459))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4210:4210:4210) (4078:4078:4078))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3307:3307:3307) (3383:3383:3383))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3708:3708:3708) (3541:3541:3541))
        (IOPATH i o (2860:2860:2860) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2803:2803:2803) (2882:2882:2882))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3676:3676:3676) (3652:3652:3652))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5706:5706:5706) (5592:5592:5592))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2519:2519:2519) (2435:2435:2435))
        (IOPATH i o (2870:2870:2870) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4229:4229:4229) (4204:4204:4204))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4906:4906:4906) (4919:4919:4919))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5582:5582:5582) (5528:5528:5528))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5589:5589:5589) (5530:5530:5530))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2070:2070:2070) (2009:2009:2009))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2355:2355:2355) (2262:2262:2262))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (641:641:641) (661:661:661))
        (IOPATH i o (2876:2876:2876) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (705:705:705) (693:693:693))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1217:1217:1217) (1167:1167:1167))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1168:1168:1168) (1115:1115:1115))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (978:978:978) (1013:1013:1013))
        (IOPATH i o (2816:2816:2816) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1477:1477:1477) (1410:1410:1410))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (954:954:954) (916:916:916))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (954:954:954) (916:916:916))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1201:1201:1201) (1151:1151:1151))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_siod\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1457:1457:1457) (1478:1478:1478))
        (PORT oe (1334:1334:1334) (1340:1340:1340))
        (IOPATH i o (2886:2886:2886) (2928:2928:2928))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3576:3576:3576) (3605:3605:3605))
        (PORT oe (3231:3231:3231) (3236:3236:3236))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2141:2141:2141) (2135:2135:2135))
        (PORT oe (3969:3969:3969) (3972:3972:3972))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2305:2305:2305) (2289:2289:2289))
        (PORT oe (2131:2131:2131) (2043:2043:2043))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2480:2480:2480) (2437:2437:2437))
        (PORT oe (3588:3588:3588) (3595:3595:3595))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1392:1392:1392) (1447:1447:1447))
        (PORT oe (2131:2131:2131) (2043:2043:2043))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1506:1506:1506) (1535:1535:1535))
        (PORT oe (3978:3978:3978) (3982:3982:3982))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1823:1823:1823) (1841:1841:1841))
        (PORT oe (3978:3978:3978) (3982:3982:3982))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2541:2541:2541) (2593:2593:2593))
        (PORT oe (2844:2844:2844) (2746:2746:2746))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2084:2084:2084) (2083:2083:2083))
        (PORT oe (3618:3618:3618) (3628:3628:3628))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2292:2292:2292) (2268:2268:2268))
        (PORT oe (3618:3618:3618) (3628:3628:3628))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1518:1518:1518) (1548:1548:1548))
        (PORT oe (3961:3961:3961) (3965:3965:3965))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3210:3210:3210) (3279:3279:3279))
        (PORT oe (3534:3534:3534) (3535:3535:3535))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
        (IOPATH oe o (2944:2944:2944) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3965:3965:3965) (3961:3961:3961))
        (IOPATH i o (2880:2880:2880) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3569:3569:3569) (3562:3562:3562))
        (IOPATH i o (2910:2910:2910) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3209:3209:3209) (3201:3201:3201))
        (IOPATH i o (2785:2785:2785) (2813:2813:2813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DRAM_DQ\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3628:3628:3628) (3618:3618:3618))
        (IOPATH i o (2890:2890:2890) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\Inst_four_clocks_pll\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_four_clocks_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (942:942:942) (1049:1049:1049))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (552:552:552))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (417:417:417))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (406:406:406))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (301:301:301))
        (PORT datab (252:252:252) (292:292:292))
        (PORT datac (482:482:482) (565:565:565))
        (PORT datad (399:399:399) (407:407:407))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (424:424:424))
        (PORT datab (466:466:466) (508:508:508))
        (PORT datad (448:448:448) (475:475:475))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (366:366:366))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (467:467:467) (509:509:509))
        (PORT datad (448:448:448) (476:476:476))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (544:544:544))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (452:452:452) (503:503:503))
        (PORT datad (450:450:450) (501:501:501))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (217:217:217) (259:259:259))
        (PORT datad (221:221:221) (252:252:252))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (337:337:337))
        (PORT datab (259:259:259) (306:306:306))
        (PORT datac (482:482:482) (565:565:565))
        (PORT datad (218:218:218) (247:247:247))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (469:469:469) (511:511:511))
        (PORT datad (450:450:450) (477:477:477))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (581:581:581))
        (PORT datab (485:485:485) (537:537:537))
        (PORT datac (475:475:475) (527:527:527))
        (PORT datad (445:445:445) (495:495:495))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (548:548:548))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (691:691:691) (716:716:716))
        (PORT datad (471:471:471) (519:519:519))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (342:342:342))
        (PORT datab (262:262:262) (308:308:308))
        (PORT datac (479:479:479) (562:562:562))
        (PORT datad (222:222:222) (251:251:251))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (423:423:423))
        (PORT datab (517:517:517) (600:600:600))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (428:428:428))
        (PORT datab (464:464:464) (505:505:505))
        (PORT datad (446:446:446) (472:472:472))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (421:421:421))
        (PORT datab (464:464:464) (506:506:506))
        (PORT datad (446:446:446) (473:473:473))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (465:465:465) (507:507:507))
        (PORT datad (447:447:447) (474:474:474))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (424:424:424))
        (PORT datab (470:470:470) (512:512:512))
        (PORT datad (450:450:450) (478:478:478))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (576:576:576))
        (PORT datab (763:763:763) (787:787:787))
        (PORT datac (689:689:689) (715:715:715))
        (PORT datad (473:473:473) (521:521:521))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (307:307:307))
        (PORT datac (252:252:252) (300:300:300))
        (PORT datad (221:221:221) (252:252:252))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|taken\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1071:1071:1071) (1190:1190:1190))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1315:1315:1315))
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_four_clocks_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\slide_sw_resend_reg_values\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[4\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[7\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[8\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[10\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[11\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[12\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[13\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[14\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[15\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[16\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[17\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[18\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[19\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[20\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[21\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[22\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|c\[23\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (392:392:392))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|c\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (541:541:541))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (261:261:261) (347:347:347))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (541:541:541))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (394:394:394))
        (PORT datab (297:297:297) (385:385:385))
        (PORT datac (263:263:263) (349:349:349))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (392:392:392))
        (PORT datab (297:297:297) (385:385:385))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (669:669:669) (669:669:669))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_resend\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (742:742:742) (740:740:740))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_resend\|o\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4462:4462:4462) (4282:4282:4282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1841:1841:1841) (1890:1890:1890))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1841:1841:1841) (1890:1890:1890))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1841:1841:1841) (1890:1890:1890))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1841:1841:1841) (1890:1890:1890))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1841:1841:1841) (1890:1890:1890))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1841:1841:1841) (1890:1890:1890))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1841:1841:1841) (1890:1890:1890))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1841:1841:1841) (1890:1890:1890))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (830:830:830) (858:858:858))
        (PORT d[1] (845:845:845) (894:894:894))
        (PORT d[2] (1037:1037:1037) (1062:1062:1062))
        (PORT d[3] (885:885:885) (930:930:930))
        (PORT d[4] (1083:1083:1083) (1106:1106:1106))
        (PORT d[5] (849:849:849) (891:891:891))
        (PORT d[6] (1200:1200:1200) (1193:1193:1193))
        (PORT d[7] (826:826:826) (870:870:870))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (738:738:738))
        (PORT datab (723:723:723) (734:734:734))
        (PORT datac (721:721:721) (714:714:714))
        (PORT datad (723:723:723) (724:724:724))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (770:770:770))
        (PORT datab (728:728:728) (730:730:730))
        (PORT datac (695:695:695) (693:693:693))
        (PORT datad (716:716:716) (717:717:717))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (968:968:968))
        (PORT datab (1020:1020:1020) (1014:1014:1014))
        (PORT datac (981:981:981) (972:972:972))
        (PORT datad (1013:1013:1013) (988:988:988))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (502:502:502))
        (PORT datab (481:481:481) (483:483:483))
        (PORT datac (441:441:441) (447:447:447))
        (PORT datad (411:411:411) (414:414:414))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1163:1163:1163))
        (PORT datab (1222:1222:1222) (1191:1191:1191))
        (PORT datac (589:589:589) (580:580:580))
        (PORT datad (1163:1163:1163) (1134:1134:1134))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (339:339:339))
        (PORT datab (260:260:260) (307:307:307))
        (PORT datac (480:480:480) (563:563:563))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (398:398:398))
        (PORT datac (937:937:937) (1043:1043:1043))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (432:432:432))
        (PORT datac (944:944:944) (1051:1051:1051))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (945:945:945) (1052:1052:1052))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (983:983:983) (1083:1083:1083))
        (PORT datac (257:257:257) (337:337:337))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (992:992:992) (1094:1094:1094))
        (PORT datac (258:258:258) (338:338:338))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (984:984:984) (1084:1084:1084))
        (PORT datac (257:257:257) (337:337:337))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (990:990:990) (1091:1091:1091))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (988:988:988) (1089:1089:1089))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (939:939:939) (1044:1044:1044))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datac (943:943:943) (1049:1049:1049))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1241:1241:1241) (1323:1323:1323))
        (PORT datac (434:434:434) (499:499:499))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (395:395:395))
        (PORT datac (1200:1200:1200) (1278:1278:1278))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1240:1240:1240) (1322:1322:1322))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1236:1236:1236) (1317:1317:1317))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1234:1234:1234) (1314:1314:1314))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datac (1189:1189:1189) (1266:1266:1266))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (1193:1193:1193) (1270:1270:1270))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1192:1192:1192) (1269:1269:1269))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1195:1195:1195) (1272:1272:1272))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (1196:1196:1196) (1273:1273:1273))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (382:382:382))
        (PORT datac (1191:1191:1191) (1268:1268:1268))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1239:1239:1239) (1321:1321:1321))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (1190:1190:1190) (1266:1266:1266))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1231:1231:1231) (1311:1311:1311))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1131:1131:1131) (1196:1196:1196))
        (PORT datac (464:464:464) (518:518:518))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datac (1098:1098:1098) (1165:1165:1165))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1097:1097:1097) (1163:1163:1163))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1129:1129:1129) (1194:1194:1194))
        (PORT datac (256:256:256) (337:337:337))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1200:1200:1200))
        (PORT datac (263:263:263) (347:347:347))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (992:992:992) (1093:1093:1093))
        (PORT datac (754:754:754) (780:780:780))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1486:1486:1486) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (890:890:890))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (230:230:230) (268:268:268))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (773:773:773))
        (PORT datac (947:947:947) (951:951:951))
        (PORT datad (1310:1310:1310) (1349:1349:1349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1406:1406:1406))
        (PORT datac (699:699:699) (698:698:698))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datab (763:763:763) (761:761:761))
        (PORT datad (1315:1315:1315) (1355:1355:1355))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (733:733:733) (736:736:736))
        (PORT datad (1316:1316:1316) (1355:1355:1355))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (741:741:741))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datad (1316:1316:1316) (1356:1356:1356))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datac (693:693:693) (704:704:704))
        (PORT datad (1314:1314:1314) (1354:1354:1354))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1403:1403:1403))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (728:728:728) (729:729:729))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1402:1402:1402))
        (PORT datac (724:724:724) (717:717:717))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1414:1414:1414))
        (PORT datad (260:260:260) (332:332:332))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (451:451:451) (461:461:461))
        (PORT datad (1313:1313:1313) (1352:1352:1352))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1409:1409:1409))
        (PORT datac (446:446:446) (453:453:453))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1413:1413:1413))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datad (437:437:437) (442:442:442))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1404:1404:1404))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (414:414:414) (418:418:418))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1945:1945:1945) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1017:1017:1017))
        (PORT datab (1035:1035:1035) (1071:1071:1071))
        (PORT datad (802:802:802) (875:875:875))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (933:933:933))
        (PORT datac (423:423:423) (482:482:482))
        (PORT datad (938:938:938) (925:925:925))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1021:1021:1021) (1016:1016:1016))
        (PORT datad (803:803:803) (877:877:877))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (931:931:931))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (1015:1015:1015) (991:991:991))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (938:938:938))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (932:932:932))
        (PORT datad (258:258:258) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (930:930:930))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (PORT datad (806:806:806) (881:881:881))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datad (801:801:801) (874:874:874))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (805:805:805) (879:879:879))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datad (804:804:804) (878:878:878))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (936:936:936))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (939:939:939))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (938:938:938))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1411:1411:1411) (1366:1366:1366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1200:1200:1200) (1277:1277:1277))
        (PORT datad (989:989:989) (1015:1015:1015))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1733:1733:1733) (1699:1699:1699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (524:524:524))
        (PORT datac (1099:1099:1099) (1164:1164:1164))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1736:1736:1736) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (542:542:542))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (431:431:431) (495:495:495))
        (PORT datad (261:261:261) (337:337:337))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (259:259:259) (342:342:342))
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_four_clocks_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_group_pixels\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_take_snapshot\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_display_snapshot\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5590:5590:5590) (5936:5936:5936))
        (PORT datac (5331:5331:5331) (5748:5748:5748))
        (PORT datad (5376:5376:5376) (5774:5774:5774))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\slide_sw_RESET\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[4\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[7\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[8\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[10\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[11\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4120:4120:4120) (3937:3937:3937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[12\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[13\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[14\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[15\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[16\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[17\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[18\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[19\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[20\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[21\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[22\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|c\[23\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (392:392:392))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|c\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (541:541:541))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (261:261:261) (347:347:347))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (541:541:541))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (394:394:394))
        (PORT datab (297:297:297) (385:385:385))
        (PORT datac (263:263:263) (349:349:349))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (392:392:392))
        (PORT datab (297:297:297) (385:385:385))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (266:266:266) (342:342:342))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (733:733:733) (730:730:730))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_debounce_reset\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (727:727:727) (725:725:725))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_debounce_reset\|o\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4119:4119:4119) (3936:3936:3936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (454:454:454))
        (PORT datad (871:871:871) (964:964:964))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[0\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (522:522:522))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (727:727:727) (758:758:758))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (644:644:644) (634:634:634))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (663:663:663))
        (PORT datac (205:205:205) (237:237:237))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (541:541:541))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (470:470:470) (526:526:526))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (396:396:396))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (638:638:638) (628:628:628))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (684:684:684))
        (PORT datab (678:678:678) (677:677:677))
        (PORT datac (707:707:707) (749:749:749))
        (PORT datad (727:727:727) (755:755:755))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (541:541:541))
        (PORT datab (301:301:301) (392:392:392))
        (PORT datac (267:267:267) (356:356:356))
        (PORT datad (269:269:269) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (470:470:470))
        (PORT datac (202:202:202) (234:234:234))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (467:467:467))
        (PORT datac (204:204:204) (235:235:235))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (419:419:419) (431:431:431))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (606:606:606))
        (PORT datab (533:533:533) (583:583:583))
        (PORT datac (466:466:466) (528:528:528))
        (PORT datad (467:467:467) (519:519:519))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (465:465:465))
        (PORT datab (512:512:512) (584:584:584))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (731:731:731) (758:758:758))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (467:467:467))
        (PORT datac (204:204:204) (235:235:235))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (541:541:541))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1176:1176:1176) (1160:1160:1160))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (394:394:394))
        (PORT datac (269:269:269) (358:358:358))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (612:612:612))
        (PORT datab (473:473:473) (543:543:543))
        (PORT datac (469:469:469) (532:532:532))
        (PORT datad (472:472:472) (524:524:524))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (469:469:469))
        (PORT datab (508:508:508) (579:579:579))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (728:728:728) (755:755:755))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (454:454:454))
        (PORT datab (924:924:924) (1008:1008:1008))
        (PORT datac (879:879:879) (946:946:946))
        (PORT datad (1115:1115:1115) (1151:1151:1151))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5025:5025:5025) (5406:5406:5406))
        (PORT datab (2974:2974:2974) (2995:2995:2995))
        (PORT datad (733:733:733) (746:746:746))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3519:3519:3519) (3515:3515:3515))
        (PORT datab (765:765:765) (786:786:786))
        (PORT datac (5270:5270:5270) (5675:5675:5675))
        (PORT datad (5029:5029:5029) (5435:5435:5435))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5026:5026:5026) (5406:5406:5406))
        (PORT datab (765:765:765) (785:785:785))
        (PORT datac (3259:3259:3259) (3265:3265:3265))
        (PORT datad (5029:5029:5029) (5435:5435:5435))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (606:606:606))
        (PORT datab (479:479:479) (485:485:485))
        (PORT datac (5268:5268:5268) (5672:5672:5672))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|cyc_i_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (554:554:554) (615:615:615))
        (PORT datac (744:744:744) (793:793:793))
        (PORT datad (309:309:309) (383:383:383))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|cyc_i_r\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1659:1659:1659))
        (PORT datab (554:554:554) (615:615:615))
        (PORT datac (742:742:742) (791:791:791))
        (PORT datad (310:310:310) (384:384:384))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|cyc_i_r\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (607:607:607))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|cyc_i_r\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (869:869:869) (936:936:936))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|cyc_i_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|stb_i_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1014:1014:1014))
        (PORT datad (1446:1446:1446) (1489:1489:1489))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|stb_i_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal18\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (843:843:843))
        (PORT datac (766:766:766) (807:807:807))
        (PORT datad (799:799:799) (845:845:845))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[0\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[7\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (316:316:316))
        (PORT datab (1847:1847:1847) (1896:1896:1896))
        (PORT datad (818:818:818) (869:869:869))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[7\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (287:287:287))
        (PORT datab (856:856:856) (919:919:919))
        (PORT datac (228:228:228) (277:277:277))
        (PORT datad (1799:1799:1799) (1854:1854:1854))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1085:1085:1085) (1094:1094:1094))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[1\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1086:1086:1086) (1095:1095:1095))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\reset_sdram_interface\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2094:2094:2094) (2124:2124:2124))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1361:1361:1361) (1350:1350:1350))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1361:1361:1361) (1349:1349:1349))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[4\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1089:1089:1089) (1100:1100:1100))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[5\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1090:1090:1090) (1101:1101:1101))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[6\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1091:1091:1091) (1101:1101:1101))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[7\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1092:1092:1092) (1102:1102:1102))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[8\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1358:1358:1358) (1346:1346:1346))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[9\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1358:1358:1358) (1346:1346:1346))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[10\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1094:1094:1094) (1105:1105:1105))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[11\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (386:386:386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1095:1095:1095) (1106:1106:1106))
        (PORT sload (1581:1581:1581) (1661:1661:1661))
        (PORT ena (1569:1569:1569) (1541:1541:1541))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[12\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1236:1236:1236) (1268:1268:1268))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[13\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1236:1236:1236) (1267:1267:1267))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[14\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1235:1235:1235) (1266:1266:1266))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[15\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1235:1235:1235) (1266:1266:1266))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[16\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1234:1234:1234) (1265:1265:1265))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[17\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1233:1233:1233) (1264:1264:1264))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[18\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1233:1233:1233) (1264:1264:1264))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[19\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1232:1232:1232) (1263:1263:1263))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (295:295:295) (383:383:383))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[20\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1231:1231:1231) (1261:1261:1261))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[21\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1230:1230:1230) (1261:1261:1261))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[22\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1230:1230:1230) (1260:1260:1260))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[23\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1229:1229:1229) (1259:1259:1259))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (769:769:769))
        (PORT datab (508:508:508) (580:580:580))
        (PORT datac (476:476:476) (545:545:545))
        (PORT datad (506:506:506) (565:565:565))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (582:582:582))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (619:619:619))
        (PORT datab (749:749:749) (777:777:777))
        (PORT datac (514:514:514) (574:574:574))
        (PORT datad (480:480:480) (538:538:538))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datab (296:296:296) (384:384:384))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (259:259:259) (344:344:344))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (476:476:476))
        (PORT datab (401:401:401) (418:418:418))
        (PORT datac (443:443:443) (462:462:462))
        (PORT datad (435:435:435) (449:449:449))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[24\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|rfsh_int_cntr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1229:1229:1229) (1259:1259:1259))
        (PORT sload (1145:1145:1145) (1214:1214:1214))
        (PORT ena (1128:1128:1128) (1103:1103:1103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (503:503:503))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (703:703:703) (696:696:696))
        (PORT datad (506:506:506) (566:566:566))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|do_refresh\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (316:316:316))
        (PORT datab (854:854:854) (916:916:916))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|do_refresh\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2556:2556:2556) (2480:2480:2480))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal18\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (737:737:737) (798:798:798))
        (PORT datad (819:819:819) (870:870:870))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|init_pre_cntr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2098:2098:2098) (2128:2128:2128))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[12\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (521:521:521))
        (PORT datab (1746:1746:1746) (1802:1802:1802))
        (PORT datac (340:340:340) (465:465:465))
        (PORT datad (357:357:357) (464:464:464))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (879:879:879) (911:911:911))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (879:879:879) (911:911:911))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (880:880:880) (912:912:912))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (880:880:880) (912:912:912))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (881:881:881) (913:913:913))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1430:1430:1430) (1422:1422:1422))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (882:882:882) (914:914:914))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (883:883:883) (915:915:915))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (PORT datab (734:734:734) (752:752:752))
        (PORT datac (698:698:698) (714:714:714))
        (PORT datad (436:436:436) (482:482:482))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (884:884:884) (916:916:916))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1428:1428:1428) (1419:1419:1419))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1427:1427:1427) (1419:1419:1419))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1427:1427:1427) (1418:1418:1418))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (749:749:749))
        (PORT datab (470:470:470) (526:526:526))
        (PORT datac (447:447:447) (492:492:492))
        (PORT datad (441:441:441) (487:487:487))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (886:886:886) (919:919:919))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (886:886:886) (920:920:920))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1425:1425:1425) (1417:1417:1417))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|wait_200us_cntr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (887:887:887) (921:921:921))
        (PORT sload (1405:1405:1405) (1459:1459:1459))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (773:773:773))
        (PORT datab (511:511:511) (552:552:552))
        (PORT datac (471:471:471) (518:518:518))
        (PORT datad (435:435:435) (479:479:479))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (PORT datab (478:478:478) (528:528:528))
        (PORT datac (437:437:437) (493:493:493))
        (PORT datad (464:464:464) (510:510:510))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (520:520:520))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (347:347:347) (473:473:473))
        (PORT datad (361:361:361) (469:469:469))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (521:521:521))
        (PORT datac (344:344:344) (469:469:469))
        (PORT datad (359:359:359) (467:467:467))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (521:521:521))
        (PORT datac (333:333:333) (457:457:457))
        (PORT datad (352:352:352) (459:459:459))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Add3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (432:432:432))
        (PORT datad (285:285:285) (368:368:368))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|trcd_cntr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1730:1730:1730) (1779:1779:1779))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (981:981:981) (971:971:971))
        (PORT datad (681:681:681) (683:683:683))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|trcd_cntr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Add3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (433:433:433))
        (PORT datac (277:277:277) (372:372:372))
        (PORT datad (285:285:285) (369:369:369))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|trcd_cntr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1015:1015:1015))
        (PORT datab (726:726:726) (725:725:725))
        (PORT datac (1694:1694:1694) (1736:1736:1736))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|trcd_cntr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (432:432:432))
        (PORT datac (277:277:277) (370:370:370))
        (PORT datad (287:287:287) (371:371:371))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (755:755:755))
        (PORT datab (240:240:240) (275:275:275))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (433:433:433) (440:440:440))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|current_init_state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2299:2299:2299) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|init_pre_cntr\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (523:523:523))
        (PORT datab (1745:1745:1745) (1801:1801:1801))
        (PORT datac (333:333:333) (457:457:457))
        (PORT datad (352:352:352) (459:459:459))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|init_pre_cntr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1491:1491:1491) (1465:1465:1465))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Add4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|init_pre_cntr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2678:2678:2678) (2749:2749:2749))
        (PORT ena (1491:1491:1491) (1465:1465:1465))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (407:407:407))
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|init_pre_cntr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2678:2678:2678) (2749:2749:2749))
        (PORT ena (1491:1491:1491) (1465:1465:1465))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (404:404:404))
        (PORT datab (327:327:327) (417:417:417))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|init_pre_cntr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2678:2678:2678) (2749:2749:2749))
        (PORT ena (1491:1491:1491) (1465:1465:1465))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (406:406:406))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (777:777:777) (816:816:816))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (432:432:432))
        (PORT datab (312:312:312) (406:406:406))
        (PORT datac (771:771:771) (814:814:814))
        (PORT datad (288:288:288) (372:372:372))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (519:519:519))
        (PORT datab (415:415:415) (436:436:436))
        (PORT datad (386:386:386) (394:394:394))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|current_init_state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2299:2299:2299) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (521:521:521))
        (PORT datac (710:710:710) (715:715:715))
        (PORT datad (433:433:433) (440:440:440))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (520:520:520))
        (PORT datab (417:417:417) (438:438:438))
        (PORT datac (348:348:348) (474:474:474))
        (PORT datad (388:388:388) (396:396:396))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (240:240:240) (275:275:275))
        (PORT datad (351:351:351) (458:458:458))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|current_init_state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2299:2299:2299) (2385:2385:2385))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|init_done\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (515:515:515))
        (PORT datab (391:391:391) (512:512:512))
        (PORT datad (343:343:343) (467:467:467))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|init_done\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (821:821:821))
        (PORT datab (781:781:781) (825:825:825))
        (PORT datac (688:688:688) (677:677:677))
        (PORT datad (461:461:461) (515:515:515))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|process_3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (490:490:490))
        (PORT datab (368:368:368) (484:484:484))
        (PORT datac (735:735:735) (792:792:792))
        (PORT datad (328:328:328) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|trc_cntr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (924:924:924))
        (PORT datad (1640:1640:1640) (1672:1672:1672))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|trc_cntr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|trc_cntr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (923:923:923))
        (PORT datab (310:310:310) (402:402:402))
        (PORT datad (1640:1640:1640) (1672:1672:1672))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|trc_cntr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Add2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (406:406:406))
        (PORT datac (270:270:270) (361:361:361))
        (PORT datad (280:280:280) (364:364:364))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|trc_cntr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1719:1719:1719))
        (PORT datac (896:896:896) (879:879:879))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|trc_cntr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (406:406:406))
        (PORT datab (305:305:305) (397:397:397))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (281:281:281) (364:364:364))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|trc_cntr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1719:1719:1719))
        (PORT datac (892:892:892) (873:873:873))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|trc_cntr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (406:406:406))
        (PORT datab (305:305:305) (397:397:397))
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (282:282:282) (366:366:366))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (492:492:492))
        (PORT datab (369:369:369) (485:485:485))
        (PORT datac (737:737:737) (794:794:794))
        (PORT datad (727:727:727) (739:739:739))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datad (332:332:332) (435:435:435))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|current_state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2273:2273:2273) (2350:2350:2350))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (774:774:774))
        (PORT datab (780:780:780) (824:824:824))
        (PORT datac (736:736:736) (777:777:777))
        (PORT datad (460:460:460) (514:514:514))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux46\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1430:1430:1430))
        (PORT datab (864:864:864) (942:942:942))
        (PORT datac (519:519:519) (587:587:587))
        (PORT datad (1162:1162:1162) (1219:1219:1219))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|we_i_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (559:559:559) (622:622:622))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (787:787:787) (847:847:847))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|we_i_r\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (808:808:808))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (213:213:213) (243:243:243))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|we_i_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (980:980:980) (970:970:970))
        (PORT datad (1446:1446:1446) (1489:1489:1489))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|we_i_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT asdata (1528:1528:1528) (1571:1571:1571))
        (PORT ena (1003:1003:1003) (1008:1008:1008))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (748:748:748))
        (PORT datab (935:935:935) (957:957:957))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (837:837:837))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (323:323:323) (439:439:439))
        (PORT datad (625:625:625) (606:606:606))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (481:481:481))
        (PORT datac (729:729:729) (785:785:785))
        (PORT datad (322:322:322) (415:415:415))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datad (723:723:723) (735:735:735))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|current_state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2273:2273:2273) (2350:2350:2350))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (484:484:484))
        (PORT datad (327:327:327) (420:420:420))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (671:671:671))
        (PORT datab (367:367:367) (482:482:482))
        (PORT datac (731:731:731) (787:787:787))
        (PORT datad (324:324:324) (416:416:416))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (293:293:293))
        (PORT datab (767:767:767) (776:776:776))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|current_state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2273:2273:2273) (2350:2350:2350))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (488:488:488))
        (PORT datab (367:367:367) (483:483:483))
        (PORT datac (734:734:734) (790:790:790))
        (PORT datad (327:327:327) (419:419:419))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|trcd_cntr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1016:1016:1016))
        (PORT datab (1741:1741:1741) (1786:1786:1786))
        (PORT datad (680:680:680) (682:682:682))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|trcd_cntr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (431:431:431))
        (PORT datab (311:311:311) (406:406:406))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (285:285:285) (369:369:369))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (488:488:488))
        (PORT datab (771:771:771) (780:780:780))
        (PORT datac (734:734:734) (791:791:791))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (477:477:477))
        (PORT datab (366:366:366) (480:480:480))
        (PORT datac (728:728:728) (783:783:783))
        (PORT datad (321:321:321) (413:413:413))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (673:673:673))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (322:322:322) (414:414:414))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|current_state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2273:2273:2273) (2350:2350:2350))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|process_11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (844:844:844))
        (PORT datab (853:853:853) (915:915:915))
        (PORT datac (767:767:767) (808:808:808))
        (PORT datad (800:800:800) (847:847:847))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|ack_o_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (653:653:653))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datad (333:333:333) (436:436:436))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|ack_o_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (872:872:872) (929:929:929))
        (PORT datac (863:863:863) (937:937:937))
        (PORT datad (909:909:909) (984:984:984))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2052:2052:2052) (2053:2053:2053))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1174:1174:1174) (1236:1236:1236))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1287:1287:1287))
        (PORT datab (956:956:956) (1028:1028:1028))
        (PORT datad (2006:2006:2006) (2011:2011:2011))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (985:985:985))
        (PORT datab (954:954:954) (1025:1025:1025))
        (PORT datac (1096:1096:1096) (1116:1116:1116))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux3\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (301:301:301))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (740:740:740) (742:742:742))
        (PORT datad (743:743:743) (735:735:735))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1071:1071:1071) (1177:1177:1177))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (605:605:605))
        (PORT datab (339:339:339) (440:440:440))
        (PORT datac (2992:2992:2992) (3005:3005:3005))
        (PORT datad (214:214:214) (244:244:244))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1288:1288:1288))
        (PORT datab (954:954:954) (1025:1025:1025))
        (PORT datac (865:865:865) (938:938:938))
        (PORT datad (2004:2004:2004) (2008:2008:2008))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (984:984:984))
        (PORT datab (871:871:871) (928:928:928))
        (PORT datac (376:376:376) (382:382:382))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1288:1288:1288))
        (PORT datab (955:955:955) (1027:1027:1027))
        (PORT datac (865:865:865) (938:938:938))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1048:1048:1048))
        (PORT datab (266:266:266) (303:303:303))
        (PORT datac (721:721:721) (774:774:774))
        (PORT datad (979:979:979) (954:954:954))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1429:1429:1429))
        (PORT datad (834:834:834) (903:903:903))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[16\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (884:884:884))
        (PORT datab (934:934:934) (1000:1000:1000))
        (PORT datac (1131:1131:1131) (1182:1182:1182))
        (PORT datad (1145:1145:1145) (1203:1203:1203))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[16\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1430:1430:1430))
        (PORT datad (1164:1164:1164) (1221:1221:1221))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[16\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (461:461:461))
        (PORT datab (864:864:864) (941:941:941))
        (PORT datac (518:518:518) (587:587:587))
        (PORT datad (785:785:785) (844:844:844))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[16\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (743:743:743) (754:754:754))
        (PORT datad (743:743:743) (739:739:739))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (994:994:994) (1042:1042:1042))
        (PORT ena (1480:1480:1480) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (994:994:994) (1042:1042:1042))
        (PORT ena (1480:1480:1480) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (994:994:994) (1042:1042:1042))
        (PORT ena (1480:1480:1480) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (994:994:994) (1042:1042:1042))
        (PORT ena (1480:1480:1480) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[4\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (994:994:994) (1042:1042:1042))
        (PORT ena (1480:1480:1480) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[5\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (385:385:385))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (994:994:994) (1042:1042:1042))
        (PORT ena (1480:1480:1480) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[6\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (994:994:994) (1042:1042:1042))
        (PORT ena (1480:1480:1480) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[7\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (994:994:994) (1042:1042:1042))
        (PORT ena (1480:1480:1480) (1457:1457:1457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[8\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[9\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[10\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[11\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[12\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[13\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[14\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[15\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[16\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (385:385:385))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|rw_cntr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1327:1327:1327) (1383:1383:1383))
        (PORT ena (941:941:941) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (539:539:539))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (724:724:724))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (711:711:711) (707:707:707))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[10\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[10\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (565:565:565))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datad (437:437:437) (484:484:484))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1017:1017:1017))
        (PORT datab (347:347:347) (455:455:455))
        (PORT datad (746:746:746) (751:751:751))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (461:461:461))
        (PORT datac (497:497:497) (562:562:562))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1020:1020:1020))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (219:219:219) (259:259:259))
        (PORT datad (310:310:310) (403:403:403))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1027:1027:1027))
        (PORT datab (355:355:355) (464:464:464))
        (PORT datad (1641:1641:1641) (1650:1650:1650))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (292:292:292))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (217:217:217) (257:257:257))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datac (1008:1008:1008) (1008:1008:1008))
        (PORT datad (238:238:238) (266:266:266))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1311:1311:1311) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[10\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (460:460:460))
        (PORT datac (497:497:497) (563:563:563))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1016:1016:1016))
        (PORT datab (343:343:343) (445:445:445))
        (PORT datac (220:220:220) (259:259:259))
        (PORT datad (1644:1644:1644) (1653:1653:1653))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1027:1027:1027))
        (PORT datab (244:244:244) (281:281:281))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (674:674:674) (665:665:665))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (455:455:455))
        (PORT datab (934:934:934) (1021:1021:1021))
        (PORT datac (887:887:887) (956:956:956))
        (PORT datad (1118:1118:1118) (1155:1155:1155))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1163:1163:1163) (1197:1197:1197))
        (PORT datac (751:751:751) (762:762:762))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2976:2976:2976) (2997:2997:2997))
        (PORT datac (5269:5269:5269) (5674:5674:5674))
        (PORT datad (734:734:734) (747:747:747))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (958:958:958))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (765:765:765) (820:820:820))
        (PORT datad (679:679:679) (680:680:680))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|led_done_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1017:1017:1017))
        (PORT datab (347:347:347) (449:449:449))
        (PORT datad (215:215:215) (244:244:244))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|led_done_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1311:1311:1311) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\reset_sdram_interface\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1050:1050:1050))
        (PORT datab (2697:2697:2697) (2887:2887:2887))
        (PORT datac (485:485:485) (536:536:536))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reset_sdram_interface)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal18\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (847:847:847))
        (PORT datab (857:857:857) (919:919:919))
        (PORT datac (772:772:772) (814:814:814))
        (PORT datad (806:806:806) (854:854:854))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (775:775:775))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (609:609:609))
        (PORT datab (536:536:536) (586:586:586))
        (PORT datac (468:468:468) (530:530:530))
        (PORT datad (470:470:470) (522:522:522))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (468:468:468))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (441:441:441) (501:501:501))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (512:512:512) (583:583:583))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (730:730:730) (758:758:758))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (682:682:682))
        (PORT datab (675:675:675) (673:673:673))
        (PORT datac (711:711:711) (753:753:753))
        (PORT datad (724:724:724) (753:753:753))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|activeArea\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datab (747:747:747) (786:786:786))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (460:460:460) (516:516:516))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (774:774:774))
        (PORT datab (477:477:477) (551:551:551))
        (PORT datac (900:900:900) (922:922:922))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2484:2484:2484) (2549:2549:2549))
        (PORT datac (3224:3224:3224) (3205:3205:3205))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3740:3740:3740) (3806:3806:3806))
        (PORT ena (1495:1495:1495) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (807:807:807))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3740:3740:3740) (3806:3806:3806))
        (PORT ena (1495:1495:1495) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3740:3740:3740) (3806:3806:3806))
        (PORT ena (1495:1495:1495) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (537:537:537))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3740:3740:3740) (3806:3806:3806))
        (PORT ena (1495:1495:1495) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (783:783:783))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3740:3740:3740) (3806:3806:3806))
        (PORT ena (1495:1495:1495) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3740:3740:3740) (3806:3806:3806))
        (PORT ena (1495:1495:1495) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3740:3740:3740) (3806:3806:3806))
        (PORT ena (1495:1495:1495) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3740:3740:3740) (3806:3806:3806))
        (PORT ena (1495:1495:1495) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (781:781:781))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (563:563:563))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (550:550:550))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (966:966:966))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (776:776:776))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3787:3787:3787) (3864:3864:3864))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[16\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (456:456:456))
        (PORT datab (443:443:443) (464:464:464))
        (PORT datac (765:765:765) (820:820:820))
        (PORT datad (680:680:680) (682:682:682))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1529:1529:1529) (1534:1534:1534))
        (PORT ena (1126:1126:1126) (1106:1106:1106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1529:1529:1529) (1534:1534:1534))
        (PORT ena (1126:1126:1126) (1106:1106:1106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1529:1529:1529) (1534:1534:1534))
        (PORT ena (1126:1126:1126) (1106:1106:1106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1529:1529:1529) (1534:1534:1534))
        (PORT ena (1126:1126:1126) (1106:1106:1106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1529:1529:1529) (1534:1534:1534))
        (PORT ena (1126:1126:1126) (1106:1106:1106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1529:1529:1529) (1534:1534:1534))
        (PORT ena (1126:1126:1126) (1106:1106:1106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1529:1529:1529) (1534:1534:1534))
        (PORT ena (1126:1126:1126) (1106:1106:1106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1529:1529:1529) (1534:1534:1534))
        (PORT ena (1126:1126:1126) (1106:1106:1106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (534:534:534))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf1_r\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1507:1507:1507) (1513:1513:1513))
        (PORT ena (1498:1498:1498) (1475:1475:1475))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5357:5357:5357) (5755:5755:5755))
        (PORT datac (688:688:688) (733:733:733))
        (PORT datad (765:765:765) (809:809:809))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_pclk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (765:765:765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_vsync\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (775:775:775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4024:4024:4024) (4299:4299:4299))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2631:2631:2631))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_href\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (765:765:765))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_href\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2484:2484:2484))
        (PORT asdata (5489:5489:5489) (5652:5652:5652))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (585:585:585))
        (PORT datac (445:445:445) (504:504:504))
        (PORT datad (2101:2101:2101) (2123:2123:2123))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (584:584:584))
        (PORT datab (479:479:479) (539:539:539))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1083:1083:1083) (1124:1124:1124))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3549:3549:3549))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1798:1798:1798) (1829:1829:1829))
        (PORT datad (2101:2101:2101) (2123:2123:2123))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (555:555:555))
        (PORT datab (1798:1798:1798) (1829:1829:1829))
        (PORT datad (2101:2101:2101) (2122:2122:2122))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (738:738:738) (783:783:783))
        (PORT datad (752:752:752) (798:798:798))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1078:1078:1078))
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3551:3551:3551) (3625:3625:3625))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1058:1058:1058) (1159:1159:1159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (412:412:412))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (461:461:461))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (458:458:458))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\wren_buf_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4994:4994:4994) (5374:5374:5374))
        (PORT datac (4909:4909:4909) (5306:5306:5306))
        (PORT datad (442:442:442) (487:487:487))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wren_buf_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (6102:6102:6102) (5805:5805:5805))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2778:2778:2778))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1364:1364:1364) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (810:810:810))
        (PORT datac (473:473:473) (531:531:531))
        (PORT datad (490:490:490) (543:543:543))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (668:668:668))
        (PORT datac (630:630:630) (629:629:629))
        (PORT datad (546:546:546) (620:620:620))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1998:1998:1998) (2125:2125:2125))
        (PORT datac (4932:4932:4932) (5336:5336:5336))
        (PORT datad (3009:3009:3009) (2902:2902:2902))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5357:5357:5357) (5755:5755:5755))
        (PORT datac (902:902:902) (924:924:924))
        (PORT datad (752:752:752) (800:800:800))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4980:4980:4980) (5380:5380:5380))
        (PORT datac (3191:3191:3191) (3095:3095:3095))
        (PORT datad (2915:2915:2915) (2823:2823:2823))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (495:495:495))
        (PORT datac (3080:3080:3080) (3127:3127:3127))
        (PORT datad (329:329:329) (424:424:424))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4665:4665:4665) (4827:4827:4827))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2236:2236:2236))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (820:820:820))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5684:5684:5684) (6078:6078:6078))
        (PORT datac (708:708:708) (737:737:737))
        (PORT datad (777:777:777) (823:823:823))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5684:5684:5684) (6077:6077:6077))
        (PORT datac (739:739:739) (774:774:774))
        (PORT datad (836:836:836) (882:882:882))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (910:910:910))
        (PORT datac (5331:5331:5331) (5749:5749:5749))
        (PORT datad (772:772:772) (823:823:823))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5685:5685:5685) (6079:6079:6079))
        (PORT datab (474:474:474) (542:542:542))
        (PORT datad (795:795:795) (841:841:841))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (915:915:915))
        (PORT datac (705:705:705) (747:747:747))
        (PORT datad (5630:5630:5630) (6025:6025:6025))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (955:955:955))
        (PORT datab (1031:1031:1031) (1063:1063:1063))
        (PORT datac (5332:5332:5332) (5750:5750:5750))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5371:5371:5371) (5799:5799:5799))
        (PORT datac (1062:1062:1062) (1080:1080:1080))
        (PORT datad (805:805:805) (855:855:855))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5371:5371:5371) (5799:5799:5799))
        (PORT datab (1044:1044:1044) (1078:1078:1078))
        (PORT datac (807:807:807) (857:857:857))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5372:5372:5372) (5800:5800:5800))
        (PORT datab (537:537:537) (586:586:586))
        (PORT datac (864:864:864) (918:918:918))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (768:768:768) (811:811:811))
        (PORT datac (5332:5332:5332) (5751:5751:5751))
        (PORT datad (819:819:819) (868:868:868))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (603:603:603))
        (PORT datab (835:835:835) (883:883:883))
        (PORT datac (5331:5331:5331) (5749:5749:5749))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5357:5357:5357) (5755:5755:5755))
        (PORT datac (712:712:712) (757:757:757))
        (PORT datad (1009:1009:1009) (1031:1031:1031))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (539:539:539))
        (PORT datac (838:838:838) (888:888:888))
        (PORT datad (4944:4944:4944) (5344:5344:5344))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_1\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4419:4419:4419))
        (PORT clk (3568:3568:3568) (3695:3695:3695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2965:2965:2965))
        (PORT d[1] (2523:2523:2523) (2608:2608:2608))
        (PORT d[2] (2878:2878:2878) (2938:2938:2938))
        (PORT d[3] (3552:3552:3552) (3636:3636:3636))
        (PORT d[4] (2958:2958:2958) (3046:3046:3046))
        (PORT d[5] (3022:3022:3022) (3028:3028:3028))
        (PORT d[6] (3070:3070:3070) (3258:3258:3258))
        (PORT d[7] (3110:3110:3110) (3118:3118:3118))
        (PORT d[8] (3371:3371:3371) (3372:3372:3372))
        (PORT d[9] (4137:4137:4137) (4271:4271:4271))
        (PORT d[10] (4554:4554:4554) (4602:4602:4602))
        (PORT d[11] (3118:3118:3118) (3120:3120:3120))
        (PORT d[12] (2973:2973:2973) (2987:2987:2987))
        (PORT clk (3564:3564:3564) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4796:4796:4796) (4763:4763:4763))
        (PORT clk (3564:3564:3564) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3568:3568:3568) (3695:3695:3695))
        (PORT d[0] (4981:4981:4981) (4957:4957:4957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3569:3569:3569) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3331:3331:3331))
        (PORT d[1] (1688:1688:1688) (1671:1671:1671))
        (PORT d[2] (3080:3080:3080) (3150:3150:3150))
        (PORT d[3] (2011:2011:2011) (2005:2005:2005))
        (PORT d[4] (1632:1632:1632) (1616:1616:1616))
        (PORT d[5] (1945:1945:1945) (1911:1911:1911))
        (PORT d[6] (3255:3255:3255) (3398:3398:3398))
        (PORT d[7] (1679:1679:1679) (1668:1668:1668))
        (PORT d[8] (4747:4747:4747) (4896:4896:4896))
        (PORT d[9] (3673:3673:3673) (3635:3635:3635))
        (PORT d[10] (3433:3433:3433) (3366:3366:3366))
        (PORT d[11] (2977:2977:2977) (2958:2958:2958))
        (PORT d[12] (1703:1703:1703) (1702:1702:1702))
        (PORT clk (2512:2512:2512) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (PORT d[0] (2708:2708:2708) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT asdata (1494:1494:1494) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (669:669:669))
        (PORT datab (665:665:665) (666:666:666))
        (PORT datad (548:548:548) (623:623:623))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (498:498:498))
        (PORT datac (3083:3083:3083) (3131:3131:3131))
        (PORT datad (332:332:332) (427:427:427))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (4073:4073:4073))
        (PORT clk (3501:3501:3501) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2930:2930:2930))
        (PORT d[1] (2531:2531:2531) (2629:2629:2629))
        (PORT d[2] (2871:2871:2871) (2929:2929:2929))
        (PORT d[3] (3510:3510:3510) (3592:3592:3592))
        (PORT d[4] (2624:2624:2624) (2718:2718:2718))
        (PORT d[5] (2983:2983:2983) (2983:2983:2983))
        (PORT d[6] (2947:2947:2947) (3078:3078:3078))
        (PORT d[7] (3071:3071:3071) (3075:3075:3075))
        (PORT d[8] (3081:3081:3081) (3092:3092:3092))
        (PORT d[9] (4009:4009:4009) (4142:4142:4142))
        (PORT d[10] (3541:3541:3541) (3614:3614:3614))
        (PORT d[11] (2758:2758:2758) (2766:2766:2766))
        (PORT d[12] (2983:2983:2983) (2998:2998:2998))
        (PORT clk (3497:3497:3497) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4495:4495:4495) (4309:4309:4309))
        (PORT clk (3497:3497:3497) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3501:3501:3501) (3617:3617:3617))
        (PORT d[0] (4601:4601:4601) (4752:4752:4752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (3001:3001:3001))
        (PORT d[1] (1997:1997:1997) (1983:1983:1983))
        (PORT d[2] (2865:2865:2865) (2951:2951:2951))
        (PORT d[3] (2315:2315:2315) (2287:2287:2287))
        (PORT d[4] (2236:2236:2236) (2199:2199:2199))
        (PORT d[5] (3286:3286:3286) (3232:3232:3232))
        (PORT d[6] (3279:3279:3279) (3424:3424:3424))
        (PORT d[7] (2013:2013:2013) (1996:1996:1996))
        (PORT d[8] (4385:4385:4385) (4540:4540:4540))
        (PORT d[9] (3292:3292:3292) (3259:3259:3259))
        (PORT d[10] (2577:2577:2577) (2549:2549:2549))
        (PORT d[11] (2612:2612:2612) (2599:2599:2599))
        (PORT d[12] (1304:1304:1304) (1307:1307:1307))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (2426:2426:2426) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1083:1083:1083) (1117:1117:1117))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (573:573:573))
        (PORT datac (701:701:701) (737:737:737))
        (PORT datad (490:490:490) (544:544:544))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (667:667:667))
        (PORT datac (646:646:646) (643:643:643))
        (PORT datad (545:545:545) (619:619:619))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (500:500:500))
        (PORT datac (3086:3086:3086) (3134:3134:3134))
        (PORT datad (334:334:334) (430:430:430))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4440:4440:4440))
        (PORT clk (3528:3528:3528) (3647:3647:3647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2615:2615:2615))
        (PORT d[1] (2806:2806:2806) (2891:2891:2891))
        (PORT d[2] (2820:2820:2820) (2864:2864:2864))
        (PORT d[3] (3475:3475:3475) (3550:3550:3550))
        (PORT d[4] (2610:2610:2610) (2710:2710:2710))
        (PORT d[5] (2663:2663:2663) (2669:2669:2669))
        (PORT d[6] (2700:2700:2700) (2857:2857:2857))
        (PORT d[7] (2710:2710:2710) (2720:2720:2720))
        (PORT d[8] (3028:3028:3028) (3032:3032:3032))
        (PORT d[9] (4124:4124:4124) (4261:4261:4261))
        (PORT d[10] (3429:3429:3429) (3610:3610:3610))
        (PORT d[11] (2778:2778:2778) (2783:2783:2783))
        (PORT d[12] (2618:2618:2618) (2636:2636:2636))
        (PORT clk (3524:3524:3524) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4816:4816:4816))
        (PORT clk (3524:3524:3524) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3647:3647:3647))
        (PORT d[0] (4882:4882:4882) (4937:4937:4937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3529:3529:3529) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3023:3023:3023))
        (PORT d[1] (2035:2035:2035) (2026:2026:2026))
        (PORT d[2] (2743:2743:2743) (2823:2823:2823))
        (PORT d[3] (2798:2798:2798) (2785:2785:2785))
        (PORT d[4] (1997:1997:1997) (1985:1985:1985))
        (PORT d[5] (2971:2971:2971) (2925:2925:2925))
        (PORT d[6] (2943:2943:2943) (3091:3091:3091))
        (PORT d[7] (2034:2034:2034) (2019:2019:2019))
        (PORT d[8] (3962:3962:3962) (4112:4112:4112))
        (PORT d[9] (3905:3905:3905) (3845:3845:3845))
        (PORT d[10] (3105:3105:3105) (3046:3046:3046))
        (PORT d[11] (1920:1920:1920) (1909:1909:1909))
        (PORT d[12] (1705:1705:1705) (1705:1705:1705))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (2575:2575:2575) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (458:458:458))
        (PORT datac (1357:1357:1357) (1345:1345:1345))
        (PORT datad (318:318:318) (414:414:414))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (499:499:499))
        (PORT datac (3085:3085:3085) (3133:3133:3133))
        (PORT datad (333:333:333) (429:429:429))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4406:4406:4406))
        (PORT clk (3555:3555:3555) (3681:3681:3681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3115:3115:3115))
        (PORT d[1] (2838:2838:2838) (2927:2927:2927))
        (PORT d[2] (2864:2864:2864) (2922:2922:2922))
        (PORT d[3] (3819:3819:3819) (3876:3876:3876))
        (PORT d[4] (2918:2918:2918) (3003:3003:3003))
        (PORT d[5] (3021:3021:3021) (3027:3027:3027))
        (PORT d[6] (3076:3076:3076) (3265:3265:3265))
        (PORT d[7] (3077:3077:3077) (3082:3082:3082))
        (PORT d[8] (3398:3398:3398) (3399:3399:3399))
        (PORT d[9] (4333:4333:4333) (4445:4445:4445))
        (PORT d[10] (4200:4200:4200) (4253:4253:4253))
        (PORT d[11] (3127:3127:3127) (3126:3126:3126))
        (PORT d[12] (2966:2966:2966) (2979:2979:2979))
        (PORT clk (3551:3551:3551) (3677:3677:3677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (3914:3914:3914))
        (PORT clk (3551:3551:3551) (3677:3677:3677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3555:3555:3555) (3681:3681:3681))
        (PORT d[0] (4164:4164:4164) (4091:4091:4091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3556:3556:3556) (3682:3682:3682))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3556:3556:3556) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3556:3556:3556) (3682:3682:3682))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3556:3556:3556) (3682:3682:3682))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1579:1579:1579))
        (PORT d[1] (1685:1685:1685) (1675:1675:1675))
        (PORT d[2] (2866:2866:2866) (2952:2952:2952))
        (PORT d[3] (1738:1738:1738) (1744:1744:1744))
        (PORT d[4] (2581:2581:2581) (2536:2536:2536))
        (PORT d[5] (3330:3330:3330) (3277:3277:3277))
        (PORT d[6] (3254:3254:3254) (3397:3397:3397))
        (PORT d[7] (1880:1880:1880) (1837:1837:1837))
        (PORT d[8] (4360:4360:4360) (4514:4514:4514))
        (PORT d[9] (3891:3891:3891) (3823:3823:3823))
        (PORT d[10] (3089:3089:3089) (3037:3037:3037))
        (PORT d[11] (2933:2933:2933) (2912:2912:2912))
        (PORT d[12] (1947:1947:1947) (1940:1940:1940))
        (PORT clk (2511:2511:2511) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (PORT d[0] (2397:2397:2397) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2231:2231:2231) (2243:2243:2243))
        (PORT datab (425:425:425) (436:436:436))
        (PORT datac (2205:2205:2205) (2227:2227:2227))
        (PORT datad (922:922:922) (895:895:895))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (770:770:770))
        (PORT datab (2244:2244:2244) (2260:2260:2260))
        (PORT datac (729:729:729) (720:720:720))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (672:672:672))
        (PORT datab (902:902:902) (871:871:871))
        (PORT datad (532:532:532) (613:613:613))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (502:502:502))
        (PORT datac (3087:3087:3087) (3136:3136:3136))
        (PORT datad (336:336:336) (432:432:432))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4792:4792:4792) (4757:4757:4757))
        (PORT clk (3510:3510:3510) (3633:3633:3633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2914:2914:2914))
        (PORT d[1] (2795:2795:2795) (2884:2884:2884))
        (PORT d[2] (2833:2833:2833) (2892:2892:2892))
        (PORT d[3] (3204:3204:3204) (3292:3292:3292))
        (PORT d[4] (2888:2888:2888) (2976:2976:2976))
        (PORT d[5] (2994:2994:2994) (2993:2993:2993))
        (PORT d[6] (2910:2910:2910) (3039:3039:3039))
        (PORT d[7] (2742:2742:2742) (2758:2758:2758))
        (PORT d[8] (3057:3057:3057) (3058:3058:3058))
        (PORT d[9] (4109:4109:4109) (4243:4243:4243))
        (PORT d[10] (3455:3455:3455) (3644:3644:3644))
        (PORT d[11] (2778:2778:2778) (2784:2784:2784))
        (PORT d[12] (2618:2618:2618) (2637:2637:2637))
        (PORT clk (3506:3506:3506) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4258:4258:4258))
        (PORT clk (3506:3506:3506) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3510:3510:3510) (3633:3633:3633))
        (PORT d[0] (4322:4322:4322) (4342:4342:4342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3634:3634:3634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1917:1917:1917))
        (PORT d[1] (1987:1987:1987) (1978:1978:1978))
        (PORT d[2] (2885:2885:2885) (2972:2972:2972))
        (PORT d[3] (2343:2343:2343) (2320:2320:2320))
        (PORT d[4] (2236:2236:2236) (2200:2200:2200))
        (PORT d[5] (3003:3003:3003) (2961:2961:2961))
        (PORT d[6] (2939:2939:2939) (3096:3096:3096))
        (PORT d[7] (2027:2027:2027) (2012:2012:2012))
        (PORT d[8] (4350:4350:4350) (4502:4502:4502))
        (PORT d[9] (3322:3322:3322) (3294:3294:3294))
        (PORT d[10] (3068:3068:3068) (3013:3013:3013))
        (PORT d[11] (2612:2612:2612) (2598:2598:2598))
        (PORT d[12] (1635:1635:1635) (1630:1630:1630))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (2175:2175:2175) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (877:877:877))
        (PORT datac (738:738:738) (764:764:764))
        (PORT datad (549:549:549) (623:623:623))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (491:491:491))
        (PORT datac (3077:3077:3077) (3123:3123:3123))
        (PORT datad (325:325:325) (420:420:420))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4420:4420:4420))
        (PORT clk (3462:3462:3462) (3568:3568:3568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2807:2807:2807))
        (PORT d[1] (2513:2513:2513) (2613:2613:2613))
        (PORT d[2] (2489:2489:2489) (2544:2544:2544))
        (PORT d[3] (3847:3847:3847) (3912:3912:3912))
        (PORT d[4] (2926:2926:2926) (3010:3010:3010))
        (PORT d[5] (2649:2649:2649) (2654:2654:2654))
        (PORT d[6] (2694:2694:2694) (2851:2851:2851))
        (PORT d[7] (2732:2732:2732) (2747:2747:2747))
        (PORT d[8] (2726:2726:2726) (2736:2736:2736))
        (PORT d[9] (4163:4163:4163) (4306:4306:4306))
        (PORT d[10] (3789:3789:3789) (3963:3963:3963))
        (PORT d[11] (2741:2741:2741) (2749:2749:2749))
        (PORT d[12] (2605:2605:2605) (2613:2613:2613))
        (PORT clk (3458:3458:3458) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4532:4532:4532))
        (PORT clk (3458:3458:3458) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3568:3568:3568))
        (PORT d[0] (4531:4531:4531) (4606:4606:4606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3569:3569:3569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3569:3569:3569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3569:3569:3569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2651:2651:2651))
        (PORT d[1] (2035:2035:2035) (2026:2026:2026))
        (PORT d[2] (2507:2507:2507) (2596:2596:2596))
        (PORT d[3] (2793:2793:2793) (2781:2781:2781))
        (PORT d[4] (2205:2205:2205) (2181:2181:2181))
        (PORT d[5] (2989:2989:2989) (2944:2944:2944))
        (PORT d[6] (2633:2633:2633) (2790:2790:2790))
        (PORT d[7] (2348:2348:2348) (2329:2329:2329))
        (PORT d[8] (4013:4013:4013) (4166:4166:4166))
        (PORT d[9] (3919:3919:3919) (3861:3861:3861))
        (PORT d[10] (2000:2000:2000) (2006:2006:2006))
        (PORT d[11] (2276:2276:2276) (2258:2258:2258))
        (PORT d[12] (1685:1685:1685) (1684:1684:1684))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (1826:1826:1826) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (667:667:667))
        (PORT datac (629:629:629) (628:628:628))
        (PORT datad (545:545:545) (618:618:618))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (499:499:499))
        (PORT datac (3084:3084:3084) (3132:3132:3132))
        (PORT datad (332:332:332) (428:428:428))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4469:4469:4469) (4450:4450:4450))
        (PORT clk (3451:3451:3451) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2607:2607:2607))
        (PORT d[1] (2812:2812:2812) (2906:2906:2906))
        (PORT d[2] (2817:2817:2817) (2873:2873:2873))
        (PORT d[3] (3527:3527:3527) (3604:3604:3604))
        (PORT d[4] (2952:2952:2952) (3048:3048:3048))
        (PORT d[5] (2624:2624:2624) (2626:2626:2626))
        (PORT d[6] (2944:2944:2944) (3065:3065:3065))
        (PORT d[7] (2685:2685:2685) (2692:2692:2692))
        (PORT d[8] (2725:2725:2725) (2735:2735:2735))
        (PORT d[9] (4133:4133:4133) (4271:4271:4271))
        (PORT d[10] (3803:3803:3803) (3978:3978:3978))
        (PORT d[11] (2404:2404:2404) (2412:2412:2412))
        (PORT d[12] (2293:2293:2293) (2303:2303:2303))
        (PORT clk (3447:3447:3447) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4712:4712:4712))
        (PORT clk (3447:3447:3447) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3559:3559:3559))
        (PORT d[0] (4796:4796:4796) (4624:4624:4624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3560:3560:3560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3442:3442:3442))
        (PORT d[1] (2374:2374:2374) (2357:2357:2357))
        (PORT d[2] (2723:2723:2723) (2800:2800:2800))
        (PORT d[3] (2753:2753:2753) (2738:2738:2738))
        (PORT d[4] (2581:2581:2581) (2541:2541:2541))
        (PORT d[5] (2949:2949:2949) (2900:2900:2900))
        (PORT d[6] (2657:2657:2657) (2816:2816:2816))
        (PORT d[7] (2351:2351:2351) (2329:2329:2329))
        (PORT d[8] (4012:4012:4012) (4165:4165:4165))
        (PORT d[9] (2937:2937:2937) (2902:2902:2902))
        (PORT d[10] (3021:3021:3021) (2964:2964:2964))
        (PORT d[11] (2330:2330:2330) (2323:2323:2323))
        (PORT d[12] (2096:2096:2096) (2162:2162:2162))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (1960:1960:1960) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (463:463:463))
        (PORT datac (316:316:316) (421:421:421))
        (PORT datad (1362:1362:1362) (1348:1348:1348))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (499:499:499))
        (PORT datac (3084:3084:3084) (3132:3132:3132))
        (PORT datad (333:333:333) (429:429:429))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3433:3433:3433))
        (PORT clk (3408:3408:3408) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2589:2589:2589))
        (PORT d[1] (2833:2833:2833) (2930:2930:2930))
        (PORT d[2] (2857:2857:2857) (2911:2911:2911))
        (PORT d[3] (3856:3856:3856) (3930:3930:3930))
        (PORT d[4] (2563:2563:2563) (2662:2662:2662))
        (PORT d[5] (2947:2947:2947) (2939:2939:2939))
        (PORT d[6] (2689:2689:2689) (2848:2848:2848))
        (PORT d[7] (2363:2363:2363) (2375:2375:2375))
        (PORT d[8] (2356:2356:2356) (2361:2361:2361))
        (PORT d[9] (4512:4512:4512) (4649:4649:4649))
        (PORT d[10] (3418:3418:3418) (3604:3604:3604))
        (PORT d[11] (2383:2383:2383) (2394:2394:2394))
        (PORT d[12] (2923:2923:2923) (2939:2939:2939))
        (PORT clk (3404:3404:3404) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (3990:3990:3990))
        (PORT clk (3404:3404:3404) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3519:3519:3519))
        (PORT d[0] (4160:4160:4160) (4063:4063:4063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3520:3520:3520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3090:3090:3090))
        (PORT d[1] (2351:2351:2351) (2335:2335:2335))
        (PORT d[2] (2116:2116:2116) (2206:2206:2206))
        (PORT d[3] (2715:2715:2715) (2692:2692:2692))
        (PORT d[4] (2943:2943:2943) (2896:2896:2896))
        (PORT d[5] (2926:2926:2926) (2882:2882:2882))
        (PORT d[6] (2640:2640:2640) (2797:2797:2797))
        (PORT d[7] (3527:3527:3527) (3536:3536:3536))
        (PORT d[8] (3603:3603:3603) (3754:3754:3754))
        (PORT d[9] (3197:3197:3197) (3157:3157:3157))
        (PORT d[10] (3744:3744:3744) (3677:3677:3677))
        (PORT d[11] (2615:2615:2615) (2592:2592:2592))
        (PORT d[12] (2395:2395:2395) (2459:2459:2459))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (1788:1788:1788) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2253:2253:2253))
        (PORT datab (425:425:425) (437:437:437))
        (PORT datac (2198:2198:2198) (2204:2204:2204))
        (PORT datad (765:765:765) (755:755:755))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2254:2254:2254))
        (PORT datab (1048:1048:1048) (1003:1003:1003))
        (PORT datac (711:711:711) (700:700:700))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT asdata (3113:3113:3113) (3135:3135:3135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (812:812:812))
        (PORT datac (474:474:474) (532:532:532))
        (PORT datad (489:489:489) (543:543:543))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (667:667:667))
        (PORT datab (697:697:697) (696:696:696))
        (PORT datad (546:546:546) (619:619:619))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (3959:3959:3959))
        (PORT clk (3605:3605:3605) (3733:3733:3733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2991:2991:2991))
        (PORT d[1] (2847:2847:2847) (2932:2932:2932))
        (PORT d[2] (3163:3163:3163) (3226:3226:3226))
        (PORT d[3] (2372:2372:2372) (2418:2418:2418))
        (PORT d[4] (2898:2898:2898) (3006:3006:3006))
        (PORT d[5] (3019:3019:3019) (3161:3161:3161))
        (PORT d[6] (2269:2269:2269) (2319:2319:2319))
        (PORT d[7] (2402:2402:2402) (2450:2450:2450))
        (PORT d[8] (2533:2533:2533) (2563:2563:2563))
        (PORT d[9] (2704:2704:2704) (2710:2710:2710))
        (PORT d[10] (2357:2357:2357) (2367:2367:2367))
        (PORT d[11] (2714:2714:2714) (2754:2754:2754))
        (PORT d[12] (2191:2191:2191) (2230:2230:2230))
        (PORT clk (3601:3601:3601) (3729:3729:3729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4450:4450:4450) (4594:4594:4594))
        (PORT clk (3601:3601:3601) (3729:3729:3729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3605:3605:3605) (3733:3733:3733))
        (PORT d[0] (4608:4608:4608) (4502:4502:4502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3734:3734:3734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3606:3606:3606) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3441:3441:3441))
        (PORT d[1] (4699:4699:4699) (4604:4604:4604))
        (PORT d[2] (2449:2449:2449) (2496:2496:2496))
        (PORT d[3] (3128:3128:3128) (3050:3050:3050))
        (PORT d[4] (4818:4818:4818) (4867:4867:4867))
        (PORT d[5] (4361:4361:4361) (4255:4255:4255))
        (PORT d[6] (2582:2582:2582) (2695:2695:2695))
        (PORT d[7] (3973:3973:3973) (4048:4048:4048))
        (PORT d[8] (3874:3874:3874) (4038:4038:4038))
        (PORT d[9] (4827:4827:4827) (4735:4735:4735))
        (PORT d[10] (3853:3853:3853) (3780:3780:3780))
        (PORT d[11] (3557:3557:3557) (3681:3681:3681))
        (PORT d[12] (2468:2468:2468) (2557:2557:2557))
        (PORT clk (2535:2535:2535) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2527:2527:2527))
        (PORT d[0] (1763:1763:1763) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (668:668:668))
        (PORT datab (698:698:698) (697:697:697))
        (PORT datad (547:547:547) (621:621:621))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3000:3000:3000))
        (PORT clk (3283:3283:3283) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1570:1570:1570))
        (PORT d[1] (1505:1505:1505) (1538:1538:1538))
        (PORT d[2] (1788:1788:1788) (1799:1799:1799))
        (PORT d[3] (1594:1594:1594) (1638:1638:1638))
        (PORT d[4] (2915:2915:2915) (3009:3009:3009))
        (PORT d[5] (1521:1521:1521) (1568:1568:1568))
        (PORT d[6] (1866:1866:1866) (1904:1904:1904))
        (PORT d[7] (1589:1589:1589) (1627:1627:1627))
        (PORT d[8] (1584:1584:1584) (1628:1628:1628))
        (PORT d[9] (1554:1554:1554) (1603:1603:1603))
        (PORT d[10] (1685:1685:1685) (1696:1696:1696))
        (PORT d[11] (1592:1592:1592) (1640:1640:1640))
        (PORT d[12] (1926:1926:1926) (1971:1971:1971))
        (PORT clk (3279:3279:3279) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4191:4191:4191))
        (PORT clk (3279:3279:3279) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3349:3349:3349))
        (PORT d[0] (4312:4312:4312) (4161:4161:4161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3350:3350:3350))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3350:3350:3350))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3350:3350:3350))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3349:3349:3349))
        (PORT d[1] (3659:3659:3659) (3573:3573:3573))
        (PORT d[2] (2561:2561:2561) (2692:2692:2692))
        (PORT d[3] (4758:4758:4758) (4873:4873:4873))
        (PORT d[4] (3436:3436:3436) (3499:3499:3499))
        (PORT d[5] (3768:3768:3768) (3679:3679:3679))
        (PORT d[6] (2233:2233:2233) (2348:2348:2348))
        (PORT d[7] (2888:2888:2888) (2972:2972:2972))
        (PORT d[8] (3555:3555:3555) (3736:3736:3736))
        (PORT d[9] (4100:4100:4100) (4008:4008:4008))
        (PORT d[10] (3431:3431:3431) (3356:3356:3356))
        (PORT d[11] (4692:4692:4692) (4864:4864:4864))
        (PORT d[12] (2547:2547:2547) (2658:2658:2658))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (993:993:993) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (571:571:571))
        (PORT datac (701:701:701) (737:737:737))
        (PORT datad (491:491:491) (544:544:544))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (668:668:668))
        (PORT datac (667:667:667) (660:660:660))
        (PORT datad (547:547:547) (621:621:621))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2356:2356:2356))
        (PORT clk (3194:3194:3194) (3295:3295:3295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1274:1274:1274))
        (PORT d[1] (1522:1522:1522) (1570:1570:1570))
        (PORT d[2] (1185:1185:1185) (1231:1231:1231))
        (PORT d[3] (1162:1162:1162) (1206:1206:1206))
        (PORT d[4] (2235:2235:2235) (2306:2306:2306))
        (PORT d[5] (1523:1523:1523) (1572:1572:1572))
        (PORT d[6] (1884:1884:1884) (1965:1965:1965))
        (PORT d[7] (1216:1216:1216) (1253:1253:1253))
        (PORT d[8] (1542:1542:1542) (1579:1579:1579))
        (PORT d[9] (1414:1414:1414) (1441:1441:1441))
        (PORT d[10] (2128:2128:2128) (2141:2141:2141))
        (PORT d[11] (1573:1573:1573) (1624:1624:1624))
        (PORT d[12] (2083:2083:2083) (2103:2103:2103))
        (PORT clk (3190:3190:3190) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4251:4251:4251))
        (PORT clk (3190:3190:3190) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3295:3295:3295))
        (PORT d[0] (4385:4385:4385) (4338:4338:4338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3296:3296:3296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3237:3237:3237))
        (PORT d[1] (5828:5828:5828) (5730:5730:5730))
        (PORT d[2] (3290:3290:3290) (3444:3444:3444))
        (PORT d[3] (4275:4275:4275) (4316:4316:4316))
        (PORT d[4] (3457:3457:3457) (3506:3506:3506))
        (PORT d[5] (4408:4408:4408) (4306:4306:4306))
        (PORT d[6] (2643:2643:2643) (2800:2800:2800))
        (PORT d[7] (3270:3270:3270) (3349:3349:3349))
        (PORT d[8] (3275:3275:3275) (3459:3459:3459))
        (PORT d[9] (5842:5842:5842) (5876:5876:5876))
        (PORT d[10] (4473:4473:4473) (4387:4387:4387))
        (PORT d[11] (4027:4027:4027) (4208:4208:4208))
        (PORT d[12] (2489:2489:2489) (2590:2590:2590))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (704:704:704) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1312:1312:1312) (1286:1286:1286))
        (PORT datac (316:316:316) (420:420:420))
        (PORT datad (318:318:318) (414:414:414))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5123:5123:5123) (5121:5121:5121))
        (PORT clk (4107:4107:4107) (4260:4260:4260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3597:3597:3597))
        (PORT d[1] (2982:2982:2982) (3120:3120:3120))
        (PORT d[2] (3752:3752:3752) (3842:3842:3842))
        (PORT d[3] (3992:3992:3992) (4116:4116:4116))
        (PORT d[4] (3018:3018:3018) (3142:3142:3142))
        (PORT d[5] (4534:4534:4534) (4490:4490:4490))
        (PORT d[6] (3123:3123:3123) (3354:3354:3354))
        (PORT d[7] (3732:3732:3732) (3936:3936:3936))
        (PORT d[8] (3227:3227:3227) (3322:3322:3322))
        (PORT d[9] (4941:4941:4941) (5050:5050:5050))
        (PORT d[10] (3310:3310:3310) (3443:3443:3443))
        (PORT d[11] (3315:3315:3315) (3481:3481:3481))
        (PORT d[12] (4343:4343:4343) (4314:4314:4314))
        (PORT clk (4103:4103:4103) (4256:4256:4256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4625:4625:4625) (4499:4499:4499))
        (PORT clk (4103:4103:4103) (4256:4256:4256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4107:4107:4107) (4260:4260:4260))
        (PORT d[0] (4655:4655:4655) (4665:4665:4665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4108:4108:4108) (4261:4261:4261))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4108:4108:4108) (4261:4261:4261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4108:4108:4108) (4261:4261:4261))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4108:4108:4108) (4261:4261:4261))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1853:1853:1853))
        (PORT d[1] (4580:4580:4580) (4557:4557:4557))
        (PORT d[2] (1236:1236:1236) (1279:1279:1279))
        (PORT d[3] (1167:1167:1167) (1226:1226:1226))
        (PORT d[4] (1202:1202:1202) (1241:1241:1241))
        (PORT d[5] (1148:1148:1148) (1195:1195:1195))
        (PORT d[6] (1168:1168:1168) (1212:1212:1212))
        (PORT d[7] (1457:1457:1457) (1500:1500:1500))
        (PORT d[8] (1242:1242:1242) (1301:1301:1301))
        (PORT d[9] (2192:2192:2192) (2232:2232:2232))
        (PORT d[10] (2600:2600:2600) (2635:2635:2635))
        (PORT d[11] (2427:2427:2427) (2476:2476:2476))
        (PORT d[12] (2504:2504:2504) (2538:2538:2538))
        (PORT clk (2497:2497:2497) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (PORT d[0] (2680:2680:2680) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1624:1624:1624))
        (PORT datab (1572:1572:1572) (1627:1627:1627))
        (PORT datac (1725:1725:1725) (1702:1702:1702))
        (PORT datad (2742:2742:2742) (2648:2648:2648))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1400:1400:1400))
        (PORT datab (1581:1581:1581) (1638:1638:1638))
        (PORT datac (1332:1332:1332) (1297:1297:1297))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (669:669:669))
        (PORT datac (1310:1310:1310) (1285:1285:1285))
        (PORT datad (548:548:548) (622:622:622))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3614:3614:3614))
        (PORT clk (3559:3559:3559) (3686:3686:3686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2186:2186:2186))
        (PORT d[1] (2896:2896:2896) (2985:2985:2985))
        (PORT d[2] (2861:2861:2861) (2933:2933:2933))
        (PORT d[3] (2322:2322:2322) (2363:2363:2363))
        (PORT d[4] (2562:2562:2562) (2673:2673:2673))
        (PORT d[5] (3013:3013:3013) (3156:3156:3156))
        (PORT d[6] (2214:2214:2214) (2255:2255:2255))
        (PORT d[7] (2017:2017:2017) (2062:2062:2062))
        (PORT d[8] (2118:2118:2118) (2144:2144:2144))
        (PORT d[9] (2174:2174:2174) (2209:2209:2209))
        (PORT d[10] (3535:3535:3535) (3769:3769:3769))
        (PORT d[11] (2337:2337:2337) (2377:2377:2377))
        (PORT d[12] (2155:2155:2155) (2193:2193:2193))
        (PORT clk (3555:3555:3555) (3682:3682:3682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4103:4103:4103))
        (PORT clk (3555:3555:3555) (3682:3682:3682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3686:3686:3686))
        (PORT d[0] (4175:4175:4175) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3687:3687:3687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2916:2916:2916))
        (PORT d[1] (4372:4372:4372) (4277:4277:4277))
        (PORT d[2] (2547:2547:2547) (2677:2677:2677))
        (PORT d[3] (2429:2429:2429) (2375:2375:2375))
        (PORT d[4] (4123:4123:4123) (4176:4176:4176))
        (PORT d[5] (4117:4117:4117) (4024:4024:4024))
        (PORT d[6] (2242:2242:2242) (2362:2362:2362))
        (PORT d[7] (3608:3608:3608) (3690:3690:3690))
        (PORT d[8] (3531:3531:3531) (3699:3699:3699))
        (PORT d[9] (4710:4710:4710) (4594:4594:4594))
        (PORT d[10] (3477:3477:3477) (3406:3406:3406))
        (PORT d[11] (3908:3908:3908) (4028:4028:4028))
        (PORT d[12] (2432:2432:2432) (2487:2487:2487))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (1721:1721:1721) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (461:461:461))
        (PORT datab (351:351:351) (457:457:457))
        (PORT datac (1074:1074:1074) (1081:1081:1081))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5130:5130:5130) (5123:5123:5123))
        (PORT clk (3898:3898:3898) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2961:2961:2961))
        (PORT d[1] (2918:2918:2918) (3060:3060:3060))
        (PORT d[2] (3382:3382:3382) (3477:3477:3477))
        (PORT d[3] (3986:3986:3986) (4112:4112:4112))
        (PORT d[4] (3006:3006:3006) (3150:3150:3150))
        (PORT d[5] (4122:4122:4122) (4078:4078:4078))
        (PORT d[6] (3166:3166:3166) (3405:3405:3405))
        (PORT d[7] (3712:3712:3712) (3918:3918:3918))
        (PORT d[8] (2908:2908:2908) (3023:3023:3023))
        (PORT d[9] (4551:4551:4551) (4729:4729:4729))
        (PORT d[10] (2944:2944:2944) (3082:3082:3082))
        (PORT d[11] (2937:2937:2937) (3115:3115:3115))
        (PORT d[12] (4432:4432:4432) (4396:4396:4396))
        (PORT clk (3894:3894:3894) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4711:4711:4711))
        (PORT clk (3894:3894:3894) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3898:3898:3898) (4051:4051:4051))
        (PORT d[0] (4842:4842:4842) (4694:4694:4694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (4052:4052:4052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3899:3899:3899) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2638:2638:2638))
        (PORT d[1] (3881:3881:3881) (3864:3864:3864))
        (PORT d[2] (1608:1608:1608) (1649:1649:1649))
        (PORT d[3] (2276:2276:2276) (2324:2324:2324))
        (PORT d[4] (2549:2549:2549) (2578:2578:2578))
        (PORT d[5] (1606:1606:1606) (1658:1658:1658))
        (PORT d[6] (1749:1749:1749) (1776:1776:1776))
        (PORT d[7] (1549:1549:1549) (1602:1602:1602))
        (PORT d[8] (1554:1554:1554) (1607:1607:1607))
        (PORT d[9] (1529:1529:1529) (1575:1575:1575))
        (PORT d[10] (2227:2227:2227) (2270:2270:2270))
        (PORT d[11] (2439:2439:2439) (2494:2494:2494))
        (PORT d[12] (1835:1835:1835) (1879:1879:1879))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (2794:2794:2794) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (459:459:459))
        (PORT datac (974:974:974) (951:951:951))
        (PORT datad (319:319:319) (416:416:416))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5161:5161:5161) (5093:5093:5093))
        (PORT clk (3914:3914:3914) (4081:4081:4081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3288:3288:3288))
        (PORT d[1] (2966:2966:2966) (3110:3110:3110))
        (PORT d[2] (3380:3380:3380) (3477:3477:3477))
        (PORT d[3] (3949:3949:3949) (4072:4072:4072))
        (PORT d[4] (3354:3354:3354) (3488:3488:3488))
        (PORT d[5] (4145:4145:4145) (4104:4104:4104))
        (PORT d[6] (3199:3199:3199) (3437:3437:3437))
        (PORT d[7] (3980:3980:3980) (4174:4174:4174))
        (PORT d[8] (2914:2914:2914) (3029:3029:3029))
        (PORT d[9] (4497:4497:4497) (4665:4665:4665))
        (PORT d[10] (3005:3005:3005) (3143:3143:3143))
        (PORT d[11] (3078:3078:3078) (3270:3270:3270))
        (PORT d[12] (4330:4330:4330) (4309:4309:4309))
        (PORT clk (3910:3910:3910) (4077:4077:4077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4601:4601:4601))
        (PORT clk (3910:3910:3910) (4077:4077:4077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3914:3914:3914) (4081:4081:4081))
        (PORT d[0] (4846:4846:4846) (4675:4675:4675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3915:3915:3915) (4082:4082:4082))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3915:3915:3915) (4082:4082:4082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3915:3915:3915) (4082:4082:4082))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3915:3915:3915) (4082:4082:4082))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2966:2966:2966))
        (PORT d[1] (4228:4228:4228) (4209:4209:4209))
        (PORT d[2] (1232:1232:1232) (1277:1277:1277))
        (PORT d[3] (1599:1599:1599) (1653:1653:1653))
        (PORT d[4] (1496:1496:1496) (1543:1543:1543))
        (PORT d[5] (1174:1174:1174) (1224:1224:1224))
        (PORT d[6] (1193:1193:1193) (1240:1240:1240))
        (PORT d[7] (1198:1198:1198) (1249:1249:1249))
        (PORT d[8] (1912:1912:1912) (1966:1966:1966))
        (PORT d[9] (1844:1844:1844) (1892:1892:1892))
        (PORT d[10] (2230:2230:2230) (2271:2271:2271))
        (PORT d[11] (2436:2436:2436) (2487:2487:2487))
        (PORT d[12] (2200:2200:2200) (2241:2241:2241))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (PORT d[0] (2619:2619:2619) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1626:1626:1626))
        (PORT datab (1574:1574:1574) (1630:1630:1630))
        (PORT datac (1794:1794:1794) (1767:1767:1767))
        (PORT datad (2430:2430:2430) (2448:2448:2448))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (669:669:669))
        (PORT datab (691:691:691) (677:677:677))
        (PORT datad (547:547:547) (622:622:622))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5119:5119:5119))
        (PORT clk (3999:3999:3999) (4172:4172:4172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3275:3275:3275))
        (PORT d[1] (2984:2984:2984) (3122:3122:3122))
        (PORT d[2] (3718:3718:3718) (3806:3806:3806))
        (PORT d[3] (3991:3991:3991) (4115:4115:4115))
        (PORT d[4] (3682:3682:3682) (3811:3811:3811))
        (PORT d[5] (4528:4528:4528) (4483:4483:4483))
        (PORT d[6] (3203:3203:3203) (3441:3441:3441))
        (PORT d[7] (4023:4023:4023) (4217:4217:4217))
        (PORT d[8] (3241:3241:3241) (3337:3337:3337))
        (PORT d[9] (4926:4926:4926) (5036:5036:5036))
        (PORT d[10] (3337:3337:3337) (3471:3471:3471))
        (PORT d[11] (3263:3263:3263) (3435:3435:3435))
        (PORT d[12] (4098:4098:4098) (4061:4061:4061))
        (PORT clk (3995:3995:3995) (4168:4168:4168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (5157:5157:5157))
        (PORT clk (3995:3995:3995) (4168:4168:4168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3999:3999:3999) (4172:4172:4172))
        (PORT d[0] (5048:5048:5048) (4865:4865:4865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4000:4000:4000) (4173:4173:4173))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4000:4000:4000) (4173:4173:4173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4000:4000:4000) (4173:4173:4173))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4000:4000:4000) (4173:4173:4173))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1831:1831:1831))
        (PORT d[1] (4237:4237:4237) (4220:4220:4220))
        (PORT d[2] (1251:1251:1251) (1297:1297:1297))
        (PORT d[3] (1177:1177:1177) (1237:1237:1237))
        (PORT d[4] (2873:2873:2873) (2905:2905:2905))
        (PORT d[5] (1195:1195:1195) (1250:1250:1250))
        (PORT d[6] (1214:1214:1214) (1266:1266:1266))
        (PORT d[7] (1190:1190:1190) (1240:1240:1240))
        (PORT d[8] (1206:1206:1206) (1264:1264:1264))
        (PORT d[9] (2157:2157:2157) (2197:2197:2197))
        (PORT d[10] (2599:2599:2599) (2634:2634:2634))
        (PORT d[11] (2457:2457:2457) (2511:2511:2511))
        (PORT d[12] (2176:2176:2176) (2217:2217:2217))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (PORT d[0] (2729:2729:2729) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1630:1630:1630))
        (PORT datab (1096:1096:1096) (1095:1095:1095))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1910:1910:1910) (1889:1889:1889))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2886:2886:2886) (3001:3001:3001))
        (PORT datab (1553:1553:1553) (1607:1607:1607))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[0\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2883:2883:2883) (2999:2999:2999))
        (PORT datab (1122:1122:1122) (1073:1073:1073))
        (PORT datac (1312:1312:1312) (1319:1319:1319))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (884:884:884))
        (PORT datab (1175:1175:1175) (1242:1242:1242))
        (PORT datac (742:742:742) (752:752:752))
        (PORT datad (1108:1108:1108) (1150:1150:1150))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2630:2630:2630) (2654:2654:2654))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2341:2341:2341) (2318:2318:2318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2459:2459:2459) (2482:2482:2482))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1747:1747:1747) (1803:1803:1803))
        (PORT datac (742:742:742) (737:737:737))
        (PORT datad (659:659:659) (690:690:690))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal18\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (738:738:738) (800:800:800))
        (PORT datad (821:821:821) (873:873:873))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (858:858:858))
        (PORT datab (855:855:855) (897:897:897))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1800:1800:1800) (1854:1854:1854))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[0\]\~en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|oe_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (316:316:316))
        (PORT datab (1847:1847:1847) (1896:1896:1896))
        (PORT datac (431:431:431) (439:439:439))
        (PORT datad (818:818:818) (869:869:869))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|oe_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (482:482:482))
        (PORT datad (427:427:427) (481:481:481))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2236:2236:2236))
        (PORT asdata (4432:4432:4432) (4750:4750:4750))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (799:799:799) (843:843:843))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2170:2170:2170))
        (PORT clk (2465:2465:2465) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2402:2402:2402))
        (PORT d[1] (2881:2881:2881) (3013:3013:3013))
        (PORT d[2] (2950:2950:2950) (3066:3066:3066))
        (PORT d[3] (3715:3715:3715) (3674:3674:3674))
        (PORT d[4] (3156:3156:3156) (3231:3231:3231))
        (PORT d[5] (2671:2671:2671) (2819:2819:2819))
        (PORT d[6] (2230:2230:2230) (2335:2335:2335))
        (PORT d[7] (2437:2437:2437) (2457:2457:2457))
        (PORT d[8] (3592:3592:3592) (3711:3711:3711))
        (PORT d[9] (3296:3296:3296) (3260:3260:3260))
        (PORT d[10] (3380:3380:3380) (3349:3349:3349))
        (PORT d[11] (2369:2369:2369) (2376:2376:2376))
        (PORT d[12] (3634:3634:3634) (3582:3582:3582))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3102:3102:3102))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (PORT d[0] (3444:3444:3444) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3740:3740:3740))
        (PORT d[1] (7169:7169:7169) (6984:6984:6984))
        (PORT d[2] (3284:3284:3284) (3472:3472:3472))
        (PORT d[3] (6374:6374:6374) (6517:6517:6517))
        (PORT d[4] (5849:5849:5849) (5982:5982:5982))
        (PORT d[5] (6424:6424:6424) (6501:6501:6501))
        (PORT d[6] (3710:3710:3710) (3933:3933:3933))
        (PORT d[7] (3689:3689:3689) (3841:3841:3841))
        (PORT d[8] (3329:3329:3329) (3563:3563:3563))
        (PORT d[9] (6244:6244:6244) (6298:6298:6298))
        (PORT d[10] (5937:5937:5937) (5920:5920:5920))
        (PORT d[11] (4380:4380:4380) (4583:4583:4583))
        (PORT d[12] (3982:3982:3982) (4142:4142:4142))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (2622:2622:2622) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3386:3386:3386))
        (PORT clk (2608:2608:2608) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2700:2700:2700))
        (PORT d[1] (3623:3623:3623) (3780:3780:3780))
        (PORT d[2] (3780:3780:3780) (3939:3939:3939))
        (PORT d[3] (4089:4089:4089) (4134:4134:4134))
        (PORT d[4] (3247:3247:3247) (3359:3359:3359))
        (PORT d[5] (2904:2904:2904) (3037:3037:3037))
        (PORT d[6] (2346:2346:2346) (2492:2492:2492))
        (PORT d[7] (2739:2739:2739) (2799:2799:2799))
        (PORT d[8] (3921:3921:3921) (4079:4079:4079))
        (PORT d[9] (3268:3268:3268) (3309:3309:3309))
        (PORT d[10] (3811:3811:3811) (4012:4012:4012))
        (PORT d[11] (2369:2369:2369) (2528:2528:2528))
        (PORT d[12] (2775:2775:2775) (2869:2869:2869))
        (PORT clk (2604:2604:2604) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3508:3508:3508))
        (PORT clk (2604:2604:2604) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2633:2633:2633))
        (PORT d[0] (3612:3612:3612) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2609:2609:2609) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (4582:4582:4582))
        (PORT d[1] (4473:4473:4473) (4691:4691:4691))
        (PORT d[2] (4014:4014:4014) (4241:4241:4241))
        (PORT d[3] (6441:6441:6441) (6577:6577:6577))
        (PORT d[4] (6318:6318:6318) (6488:6488:6488))
        (PORT d[5] (6454:6454:6454) (6488:6488:6488))
        (PORT d[6] (3745:3745:3745) (3981:3981:3981))
        (PORT d[7] (3980:3980:3980) (4127:4127:4127))
        (PORT d[8] (3406:3406:3406) (3656:3656:3656))
        (PORT d[9] (6799:6799:6799) (6835:6835:6835))
        (PORT d[10] (6540:6540:6540) (6613:6613:6613))
        (PORT d[11] (5022:5022:5022) (5220:5220:5220))
        (PORT d[12] (3428:3428:3428) (3618:3618:3618))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (2399:2399:2399) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3712:3712:3712))
        (PORT clk (2824:2824:2824) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3450:3450:3450))
        (PORT d[1] (3666:3666:3666) (3819:3819:3819))
        (PORT d[2] (3722:3722:3722) (3902:3902:3902))
        (PORT d[3] (3487:3487:3487) (3544:3544:3544))
        (PORT d[4] (3252:3252:3252) (3240:3240:3240))
        (PORT d[5] (2377:2377:2377) (2411:2411:2411))
        (PORT d[6] (2709:2709:2709) (2855:2855:2855))
        (PORT d[7] (3453:3453:3453) (3535:3535:3535))
        (PORT d[8] (3641:3641:3641) (3823:3823:3823))
        (PORT d[9] (2896:2896:2896) (2907:2907:2907))
        (PORT d[10] (4341:4341:4341) (4656:4656:4656))
        (PORT d[11] (3033:3033:3033) (3183:3183:3183))
        (PORT d[12] (2421:2421:2421) (2485:2485:2485))
        (PORT clk (2820:2820:2820) (2819:2819:2819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (4031:4031:4031))
        (PORT clk (2820:2820:2820) (2819:2819:2819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2824:2824:2824) (2823:2823:2823))
        (PORT d[0] (3966:3966:3966) (4074:4074:4074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2824:2824:2824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2824:2824:2824))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3716:3716:3716))
        (PORT d[1] (4117:4117:4117) (4304:4304:4304))
        (PORT d[2] (4085:4085:4085) (4263:4263:4263))
        (PORT d[3] (7785:7785:7785) (7890:7890:7890))
        (PORT d[4] (7410:7410:7410) (7582:7582:7582))
        (PORT d[5] (7605:7605:7605) (7745:7745:7745))
        (PORT d[6] (4536:4536:4536) (4774:4774:4774))
        (PORT d[7] (4141:4141:4141) (4299:4299:4299))
        (PORT d[8] (4094:4094:4094) (4336:4336:4336))
        (PORT d[9] (6904:6904:6904) (6994:6994:6994))
        (PORT d[10] (6966:6966:6966) (7036:7036:7036))
        (PORT d[11] (5017:5017:5017) (5215:5215:5215))
        (PORT d[12] (3713:3713:3713) (3894:3894:3894))
        (PORT clk (2481:2481:2481) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2473:2473:2473))
        (PORT d[0] (2818:2818:2818) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1592:1592:1592))
        (PORT datab (3014:3014:3014) (3061:3061:3061))
        (PORT datac (2360:2360:2360) (2398:2398:2398))
        (PORT datad (2490:2490:2490) (2481:2481:2481))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (2956:2956:2956))
        (PORT clk (2332:2332:2332) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2727:2727:2727))
        (PORT d[1] (3276:3276:3276) (3426:3426:3426))
        (PORT d[2] (3350:3350:3350) (3500:3500:3500))
        (PORT d[3] (4113:4113:4113) (4171:4171:4171))
        (PORT d[4] (3291:3291:3291) (3322:3322:3322))
        (PORT d[5] (2885:2885:2885) (3010:3010:3010))
        (PORT d[6] (2652:2652:2652) (2782:2782:2782))
        (PORT d[7] (2781:2781:2781) (2839:2839:2839))
        (PORT d[8] (4223:4223:4223) (4397:4397:4397))
        (PORT d[9] (3931:3931:3931) (3957:3957:3957))
        (PORT d[10] (3420:3420:3420) (3626:3626:3626))
        (PORT d[11] (2931:2931:2931) (3079:3079:3079))
        (PORT d[12] (2798:2798:2798) (2893:2893:2893))
        (PORT clk (2328:2328:2328) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3498:3498:3498))
        (PORT clk (2328:2328:2328) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2225:2225:2225))
        (PORT d[0] (4233:4233:4233) (4129:4129:4129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4213:4213:4213))
        (PORT d[1] (4374:4374:4374) (4575:4575:4575))
        (PORT d[2] (3712:3712:3712) (3940:3940:3940))
        (PORT d[3] (6626:6626:6626) (6737:6737:6737))
        (PORT d[4] (6346:6346:6346) (6529:6529:6529))
        (PORT d[5] (6823:6823:6823) (6929:6929:6929))
        (PORT d[6] (4039:4039:4039) (4295:4295:4295))
        (PORT d[7] (4350:4350:4350) (4519:4519:4519))
        (PORT d[8] (3969:3969:3969) (4220:4220:4220))
        (PORT d[9] (3810:3810:3810) (4039:4039:4039))
        (PORT d[10] (6088:6088:6088) (6112:6112:6112))
        (PORT d[11] (5043:5043:5043) (5296:5296:5296))
        (PORT d[12] (3716:3716:3716) (3923:3923:3923))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (2873:2873:2873) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2112:2112:2112) (2157:2157:2157))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1466:1466:1466) (1556:1556:1556))
        (PORT datad (3703:3703:3703) (3689:3689:3689))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2382:2382:2382))
        (PORT clk (2543:2543:2543) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2205:2205:2205))
        (PORT d[1] (3105:3105:3105) (3230:3230:3230))
        (PORT d[2] (2915:2915:2915) (3034:3034:3034))
        (PORT d[3] (3349:3349:3349) (3309:3309:3309))
        (PORT d[4] (2763:2763:2763) (2840:2840:2840))
        (PORT d[5] (2646:2646:2646) (2794:2794:2794))
        (PORT d[6] (1933:1933:1933) (2047:2047:2047))
        (PORT d[7] (2048:2048:2048) (2082:2082:2082))
        (PORT d[8] (3258:3258:3258) (3198:3198:3198))
        (PORT d[9] (2928:2928:2928) (2899:2899:2899))
        (PORT d[10] (3078:3078:3078) (3055:3055:3055))
        (PORT d[11] (2382:2382:2382) (2509:2509:2509))
        (PORT d[12] (3303:3303:3303) (3254:3254:3254))
        (PORT clk (2539:2539:2539) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (2950:2950:2950))
        (PORT clk (2539:2539:2539) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2551:2551:2551))
        (PORT d[0] (3389:3389:3389) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3732:3732:3732))
        (PORT d[1] (7558:7558:7558) (7368:7368:7368))
        (PORT d[2] (3613:3613:3613) (3792:3792:3792))
        (PORT d[3] (6066:6066:6066) (6144:6144:6144))
        (PORT d[4] (5663:5663:5663) (5799:5799:5799))
        (PORT d[5] (6738:6738:6738) (6799:6799:6799))
        (PORT d[6] (3692:3692:3692) (3911:3911:3911))
        (PORT d[7] (3688:3688:3688) (3842:3842:3842))
        (PORT d[8] (3701:3701:3701) (3938:3938:3938))
        (PORT d[9] (6132:6132:6132) (6155:6155:6155))
        (PORT d[10] (6312:6312:6312) (6285:6285:6285))
        (PORT d[11] (4872:4872:4872) (5029:5029:5029))
        (PORT d[12] (3982:3982:3982) (4141:4141:4141))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (3672:3672:3672) (3751:3751:3751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2409:2409:2409))
        (PORT clk (2580:2580:2580) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2238:2238:2238))
        (PORT d[1] (2872:2872:2872) (3004:3004:3004))
        (PORT d[2] (2967:2967:2967) (3092:3092:3092))
        (PORT d[3] (3005:3005:3005) (2966:2966:2966))
        (PORT d[4] (2979:2979:2979) (2940:2940:2940))
        (PORT d[5] (2837:2837:2837) (2901:2901:2901))
        (PORT d[6] (1929:1929:1929) (2042:2042:2042))
        (PORT d[7] (2067:2067:2067) (2102:2102:2102))
        (PORT d[8] (2710:2710:2710) (2676:2676:2676))
        (PORT d[9] (2916:2916:2916) (2882:2882:2882))
        (PORT d[10] (2632:2632:2632) (2606:2606:2606))
        (PORT d[11] (2006:2006:2006) (2135:2135:2135))
        (PORT d[12] (2973:2973:2973) (2928:2928:2928))
        (PORT clk (2576:2576:2576) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3158:3158:3158))
        (PORT clk (2576:2576:2576) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2604:2604:2604))
        (PORT d[0] (3507:3507:3507) (3344:3344:3344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3763:3763:3763))
        (PORT d[1] (6175:6175:6175) (5982:5982:5982))
        (PORT d[2] (3943:3943:3943) (4117:4117:4117))
        (PORT d[3] (6079:6079:6079) (6143:6143:6143))
        (PORT d[4] (5668:5668:5668) (5803:5803:5803))
        (PORT d[5] (5865:5865:5865) (5948:5948:5948))
        (PORT d[6] (4060:4060:4060) (4278:4278:4278))
        (PORT d[7] (3468:3468:3468) (3555:3555:3555))
        (PORT d[8] (3783:3783:3783) (4029:4029:4029))
        (PORT d[9] (6135:6135:6135) (6162:6162:6162))
        (PORT d[10] (5429:5429:5429) (5470:5470:5470))
        (PORT d[11] (4705:4705:4705) (4891:4891:4891))
        (PORT d[12] (3266:3266:3266) (3408:3408:3408))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (2388:2388:2388) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2184:2184:2184))
        (PORT clk (2531:2531:2531) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2240:2240:2240))
        (PORT d[1] (2873:2873:2873) (3004:3004:3004))
        (PORT d[2] (3261:3261:3261) (3362:3362:3362))
        (PORT d[3] (3682:3682:3682) (3639:3639:3639))
        (PORT d[4] (3072:3072:3072) (3145:3145:3145))
        (PORT d[5] (2664:2664:2664) (2813:2813:2813))
        (PORT d[6] (1955:1955:1955) (2072:2072:2072))
        (PORT d[7] (2353:2353:2353) (2370:2370:2370))
        (PORT d[8] (3579:3579:3579) (3512:3512:3512))
        (PORT d[9] (3290:3290:3290) (3253:3253:3253))
        (PORT d[10] (3361:3361:3361) (3330:3330:3330))
        (PORT d[11] (2333:2333:2333) (2346:2346:2346))
        (PORT d[12] (3070:3070:3070) (3169:3169:3169))
        (PORT clk (2527:2527:2527) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3542:3542:3542))
        (PORT clk (2527:2527:2527) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2534:2534:2534))
        (PORT d[0] (3718:3718:3718) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3703:3703:3703))
        (PORT d[1] (7183:7183:7183) (7000:7000:7000))
        (PORT d[2] (3577:3577:3577) (3756:3756:3756))
        (PORT d[3] (6934:6934:6934) (7042:7042:7042))
        (PORT d[4] (6031:6031:6031) (6160:6160:6160))
        (PORT d[5] (6719:6719:6719) (6780:6780:6780))
        (PORT d[6] (3988:3988:3988) (4196:4196:4196))
        (PORT d[7] (3683:3683:3683) (3841:3841:3841))
        (PORT d[8] (3375:3375:3375) (3618:3618:3618))
        (PORT d[9] (6142:6142:6142) (6159:6159:6159))
        (PORT d[10] (5947:5947:5947) (5931:5931:5931))
        (PORT d[11] (4435:4435:4435) (4636:4636:4636))
        (PORT d[12] (3638:3638:3638) (3810:3810:3810))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (2214:2214:2214) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3306:3306:3306))
        (PORT clk (2482:2482:2482) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (3019:3019:3019))
        (PORT d[1] (3236:3236:3236) (3396:3396:3396))
        (PORT d[2] (3337:3337:3337) (3496:3496:3496))
        (PORT d[3] (3771:3771:3771) (3846:3846:3846))
        (PORT d[4] (3584:3584:3584) (3687:3687:3687))
        (PORT d[5] (2546:2546:2546) (2676:2676:2676))
        (PORT d[6] (2285:2285:2285) (2421:2421:2421))
        (PORT d[7] (2859:2859:2859) (2925:2925:2925))
        (PORT d[8] (4230:4230:4230) (4414:4414:4414))
        (PORT d[9] (3582:3582:3582) (3613:3613:3613))
        (PORT d[10] (3442:3442:3442) (3648:3648:3648))
        (PORT d[11] (2710:2710:2710) (2862:2862:2862))
        (PORT d[12] (2814:2814:2814) (2915:2915:2915))
        (PORT clk (2478:2478:2478) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (4060:4060:4060))
        (PORT clk (2478:2478:2478) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2454:2454:2454))
        (PORT d[0] (4612:4612:4612) (4691:4691:4691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (4186:4186:4186))
        (PORT d[1] (4444:4444:4444) (4667:4667:4667))
        (PORT d[2] (4036:4036:4036) (4259:4259:4259))
        (PORT d[3] (6472:6472:6472) (6611:6611:6611))
        (PORT d[4] (6247:6247:6247) (6399:6399:6399))
        (PORT d[5] (7271:7271:7271) (7381:7381:7381))
        (PORT d[6] (4024:4024:4024) (4275:4275:4275))
        (PORT d[7] (4315:4315:4315) (4460:4460:4460))
        (PORT d[8] (4318:4318:4318) (4520:4520:4520))
        (PORT d[9] (6388:6388:6388) (6430:6430:6430))
        (PORT d[10] (6837:6837:6837) (6906:6906:6906))
        (PORT d[11] (5415:5415:5415) (5679:5679:5679))
        (PORT d[12] (3774:3774:3774) (3954:3954:3954))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (2629:2629:2629) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1942:1942:1942))
        (PORT datab (1462:1462:1462) (1560:1560:1560))
        (PORT datac (2973:2973:2973) (3025:3025:3025))
        (PORT datad (2623:2623:2623) (2684:2684:2684))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2135:2135:2135) (2158:2158:2158))
        (PORT datab (1462:1462:1462) (1561:1561:1561))
        (PORT datac (2080:2080:2080) (2042:2042:2042))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3352:3352:3352))
        (PORT clk (2745:2745:2745) (2735:2735:2735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (3080:3080:3080))
        (PORT d[1] (3585:3585:3585) (3739:3739:3739))
        (PORT d[2] (3687:3687:3687) (3840:3840:3840))
        (PORT d[3] (3117:3117:3117) (3183:3183:3183))
        (PORT d[4] (3212:3212:3212) (3197:3197:3197))
        (PORT d[5] (2125:2125:2125) (2203:2203:2203))
        (PORT d[6] (2740:2740:2740) (2888:2888:2888))
        (PORT d[7] (3454:3454:3454) (3536:3536:3536))
        (PORT d[8] (3674:3674:3674) (3857:3857:3857))
        (PORT d[9] (2904:2904:2904) (2917:2917:2917))
        (PORT d[10] (4285:4285:4285) (4555:4555:4555))
        (PORT d[11] (3020:3020:3020) (3170:3170:3170))
        (PORT d[12] (2961:2961:2961) (2990:2990:2990))
        (PORT clk (2741:2741:2741) (2731:2731:2731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3517:3517:3517))
        (PORT clk (2741:2741:2741) (2731:2731:2731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2735:2735:2735))
        (PORT d[0] (3988:3988:3988) (3925:3925:3925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2736:2736:2736))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2736:2736:2736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2736:2736:2736))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2736:2736:2736))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3618:3618:3618))
        (PORT d[1] (4116:4116:4116) (4303:4303:4303))
        (PORT d[2] (4068:4068:4068) (4258:4258:4258))
        (PORT d[3] (7202:7202:7202) (7373:7373:7373))
        (PORT d[4] (7448:7448:7448) (7621:7621:7621))
        (PORT d[5] (7242:7242:7242) (7386:7386:7386))
        (PORT d[6] (4182:4182:4182) (4428:4428:4428))
        (PORT d[7] (4140:4140:4140) (4298:4298:4298))
        (PORT d[8] (4056:4056:4056) (4292:4292:4292))
        (PORT d[9] (7214:7214:7214) (7298:7298:7298))
        (PORT d[10] (6587:6587:6587) (6664:6664:6664))
        (PORT d[11] (4712:4712:4712) (4917:4917:4917))
        (PORT d[12] (3712:3712:3712) (3893:3893:3893))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (2504:2504:2504) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3609:3609:3609))
        (PORT clk (2770:2770:2770) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2518:2518:2518))
        (PORT d[1] (1794:1794:1794) (1760:1760:1760))
        (PORT d[2] (2311:2311:2311) (2257:2257:2257))
        (PORT d[3] (1926:1926:1926) (1873:1873:1873))
        (PORT d[4] (1997:1997:1997) (1974:1974:1974))
        (PORT d[5] (2086:2086:2086) (2151:2151:2151))
        (PORT d[6] (2262:2262:2262) (2375:2375:2375))
        (PORT d[7] (1646:1646:1646) (1626:1626:1626))
        (PORT d[8] (1381:1381:1381) (1377:1377:1377))
        (PORT d[9] (1403:1403:1403) (1412:1412:1412))
        (PORT d[10] (1619:1619:1619) (1597:1597:1597))
        (PORT d[11] (1600:1600:1600) (1576:1576:1576))
        (PORT d[12] (1629:1629:1629) (1606:1606:1606))
        (PORT clk (2766:2766:2766) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3049:3049:3049))
        (PORT clk (2766:2766:2766) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2827:2827:2827))
        (PORT d[0] (3268:3268:3268) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2828:2828:2828))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3556:3556:3556))
        (PORT d[1] (3662:3662:3662) (3814:3814:3814))
        (PORT d[2] (3535:3535:3535) (3677:3677:3677))
        (PORT d[3] (6016:6016:6016) (6076:6076:6076))
        (PORT d[4] (6380:6380:6380) (6510:6510:6510))
        (PORT d[5] (6874:6874:6874) (6934:6934:6934))
        (PORT d[6] (2555:2555:2555) (2691:2691:2691))
        (PORT d[7] (3665:3665:3665) (3783:3783:3783))
        (PORT d[8] (3282:3282:3282) (3484:3484:3484))
        (PORT d[9] (6531:6531:6531) (6559:6559:6559))
        (PORT d[10] (6805:6805:6805) (6833:6833:6833))
        (PORT d[11] (5039:5039:5039) (5249:5249:5249))
        (PORT d[12] (2918:2918:2918) (3069:3069:3069))
        (PORT clk (2467:2467:2467) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (PORT d[0] (1985:1985:1985) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3912:3912:3912))
        (PORT clk (2968:2968:2968) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1348:1348:1348))
        (PORT d[1] (1636:1636:1636) (1620:1620:1620))
        (PORT d[2] (1262:1262:1262) (1247:1247:1247))
        (PORT d[3] (1299:1299:1299) (1287:1287:1287))
        (PORT d[4] (1263:1263:1263) (1250:1250:1250))
        (PORT d[5] (1806:1806:1806) (1883:1883:1883))
        (PORT d[6] (2314:2314:2314) (2431:2431:2431))
        (PORT d[7] (1942:1942:1942) (1913:1913:1913))
        (PORT d[8] (2024:2024:2024) (1990:1990:1990))
        (PORT d[9] (2565:2565:2565) (2535:2535:2535))
        (PORT d[10] (2195:2195:2195) (2151:2151:2151))
        (PORT d[11] (2654:2654:2654) (2767:2767:2767))
        (PORT d[12] (1987:1987:1987) (1960:1960:1960))
        (PORT clk (2964:2964:2964) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3098:3098:3098))
        (PORT clk (2964:2964:2964) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3011:3011:3011))
        (PORT d[0] (3442:3442:3442) (3279:3279:3279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3210:3210:3210))
        (PORT d[1] (3708:3708:3708) (3849:3849:3849))
        (PORT d[2] (3260:3260:3260) (3417:3417:3417))
        (PORT d[3] (6380:6380:6380) (6434:6434:6434))
        (PORT d[4] (6370:6370:6370) (6514:6514:6514))
        (PORT d[5] (5211:5211:5211) (5033:5033:5033))
        (PORT d[6] (3751:3751:3751) (3954:3954:3954))
        (PORT d[7] (4061:4061:4061) (4194:4194:4194))
        (PORT d[8] (3326:3326:3326) (3530:3530:3530))
        (PORT d[9] (6575:6575:6575) (6605:6605:6605))
        (PORT d[10] (6813:6813:6813) (6842:6842:6842))
        (PORT d[11] (5047:5047:5047) (5257:5257:5257))
        (PORT d[12] (3273:3273:3273) (3420:3420:3420))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (1347:1347:1347) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3800:3800:3800))
        (PORT clk (3091:3091:3091) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3798:3798:3798))
        (PORT d[1] (3658:3658:3658) (3824:3824:3824))
        (PORT d[2] (3350:3350:3350) (3505:3505:3505))
        (PORT d[3] (3848:3848:3848) (3944:3944:3944))
        (PORT d[4] (3639:3639:3639) (3803:3803:3803))
        (PORT d[5] (3325:3325:3325) (3454:3454:3454))
        (PORT d[6] (3347:3347:3347) (3516:3516:3516))
        (PORT d[7] (3498:3498:3498) (3638:3638:3638))
        (PORT d[8] (3219:3219:3219) (3361:3361:3361))
        (PORT d[9] (3933:3933:3933) (3969:3969:3969))
        (PORT d[10] (4402:4402:4402) (4719:4719:4719))
        (PORT d[11] (3686:3686:3686) (3860:3860:3860))
        (PORT d[12] (3094:3094:3094) (3183:3183:3183))
        (PORT clk (3087:3087:3087) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (4147:4147:4147))
        (PORT clk (3087:3087:3087) (3071:3071:3071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3075:3075:3075))
        (PORT d[0] (4155:4155:4155) (4212:4212:4212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3076:3076:3076))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3981:3981:3981))
        (PORT d[1] (4431:4431:4431) (4661:4661:4661))
        (PORT d[2] (4313:4313:4313) (4454:4454:4454))
        (PORT d[3] (7913:7913:7913) (8080:8080:8080))
        (PORT d[4] (7387:7387:7387) (7569:7569:7569))
        (PORT d[5] (7656:7656:7656) (7820:7820:7820))
        (PORT d[6] (2714:2714:2714) (2829:2829:2829))
        (PORT d[7] (5263:5263:5263) (5455:5455:5455))
        (PORT d[8] (5042:5042:5042) (5263:5263:5263))
        (PORT d[9] (7313:7313:7313) (7440:7440:7440))
        (PORT d[10] (6965:6965:6965) (7067:7067:7067))
        (PORT d[11] (6109:6109:6109) (6305:6305:6305))
        (PORT d[12] (3245:3245:3245) (3399:3399:3399))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (2915:2915:2915) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1595:1595:1595))
        (PORT datab (1047:1047:1047) (1039:1039:1039))
        (PORT datac (2972:2972:2972) (3023:3023:3023))
        (PORT datad (2694:2694:2694) (2700:2700:2700))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (2025:2025:2025))
        (PORT datab (3469:3469:3469) (3501:3501:3501))
        (PORT datac (1076:1076:1076) (1071:1071:1071))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1544:1544:1544))
        (PORT datab (2206:2206:2206) (2272:2272:2272))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (4150:4150:4150))
        (PORT clk (3300:3300:3300) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3348:3348:3348))
        (PORT d[1] (3565:3565:3565) (3691:3691:3691))
        (PORT d[2] (3187:3187:3187) (3277:3277:3277))
        (PORT d[3] (3426:3426:3426) (3470:3470:3470))
        (PORT d[4] (3590:3590:3590) (3704:3704:3704))
        (PORT d[5] (2665:2665:2665) (2809:2809:2809))
        (PORT d[6] (3258:3258:3258) (3220:3220:3220))
        (PORT d[7] (3698:3698:3698) (3657:3657:3657))
        (PORT d[8] (3144:3144:3144) (3239:3239:3239))
        (PORT d[9] (3676:3676:3676) (3760:3760:3760))
        (PORT d[10] (3519:3519:3519) (3461:3461:3461))
        (PORT d[11] (3186:3186:3186) (3416:3416:3416))
        (PORT d[12] (3756:3756:3756) (3723:3723:3723))
        (PORT clk (3296:3296:3296) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4281:4281:4281))
        (PORT clk (3296:3296:3296) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3377:3377:3377))
        (PORT d[0] (4397:4397:4397) (4422:4422:4422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3378:3378:3378))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3557:3557:3557))
        (PORT d[1] (5698:5698:5698) (5574:5574:5574))
        (PORT d[2] (2258:2258:2258) (2263:2263:2263))
        (PORT d[3] (5144:5144:5144) (5299:5299:5299))
        (PORT d[4] (3829:3829:3829) (3911:3911:3911))
        (PORT d[5] (5697:5697:5697) (5552:5552:5552))
        (PORT d[6] (2509:2509:2509) (2617:2617:2617))
        (PORT d[7] (3668:3668:3668) (3827:3827:3827))
        (PORT d[8] (5018:5018:5018) (5204:5204:5204))
        (PORT d[9] (3137:3137:3137) (3339:3339:3339))
        (PORT d[10] (2904:2904:2904) (3031:3031:3031))
        (PORT d[11] (6092:6092:6092) (6322:6322:6322))
        (PORT d[12] (3665:3665:3665) (3773:3773:3773))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (2922:2922:2922) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4479:4479:4479))
        (PORT clk (3344:3344:3344) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (2951:2951:2951))
        (PORT d[1] (2823:2823:2823) (2947:2947:2947))
        (PORT d[2] (3200:3200:3200) (3283:3283:3283))
        (PORT d[3] (3113:3113:3113) (3170:3170:3170))
        (PORT d[4] (3328:3328:3328) (3454:3454:3454))
        (PORT d[5] (2690:2690:2690) (2837:2837:2837))
        (PORT d[6] (3341:3341:3341) (3307:3307:3307))
        (PORT d[7] (3398:3398:3398) (3366:3366:3366))
        (PORT d[8] (2882:2882:2882) (2994:2994:2994))
        (PORT d[9] (3992:3992:3992) (4061:4061:4061))
        (PORT d[10] (3086:3086:3086) (3112:3112:3112))
        (PORT d[11] (3462:3462:3462) (3687:3687:3687))
        (PORT d[12] (3745:3745:3745) (3711:3711:3711))
        (PORT clk (3340:3340:3340) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (3906:3906:3906))
        (PORT clk (3340:3340:3340) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3411:3411:3411))
        (PORT d[0] (3942:3942:3942) (4029:4029:4029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3665:3665:3665))
        (PORT d[1] (5734:5734:5734) (5609:5609:5609))
        (PORT d[2] (2268:2268:2268) (2279:2279:2279))
        (PORT d[3] (5399:5399:5399) (5544:5544:5544))
        (PORT d[4] (3990:3990:3990) (4057:4057:4057))
        (PORT d[5] (5385:5385:5385) (5250:5250:5250))
        (PORT d[6] (2236:2236:2236) (2345:2345:2345))
        (PORT d[7] (3961:3961:3961) (4124:4124:4124))
        (PORT d[8] (5039:5039:5039) (5226:5226:5226))
        (PORT d[9] (3162:3162:3162) (3365:3365:3365))
        (PORT d[10] (7150:7150:7150) (7209:7209:7209))
        (PORT d[11] (3554:3554:3554) (3708:3708:3708))
        (PORT d[12] (3258:3258:3258) (3367:3367:3367))
        (PORT clk (2492:2492:2492) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2481:2481:2481))
        (PORT d[0] (2584:2584:2584) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4508:4508:4508))
        (PORT clk (3146:3146:3146) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2638:2638:2638))
        (PORT d[1] (3227:3227:3227) (3357:3357:3357))
        (PORT d[2] (2937:2937:2937) (3059:3059:3059))
        (PORT d[3] (2844:2844:2844) (2791:2791:2791))
        (PORT d[4] (3262:3262:3262) (3383:3383:3383))
        (PORT d[5] (2634:2634:2634) (2779:2779:2779))
        (PORT d[6] (2912:2912:2912) (2876:2876:2876))
        (PORT d[7] (2935:2935:2935) (2890:2890:2890))
        (PORT d[8] (2788:2788:2788) (2896:2896:2896))
        (PORT d[9] (4012:4012:4012) (4098:4098:4098))
        (PORT d[10] (3127:3127:3127) (3151:3151:3151))
        (PORT d[11] (3427:3427:3427) (3597:3597:3597))
        (PORT d[12] (3418:3418:3418) (3389:3389:3389))
        (PORT clk (3142:3142:3142) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (4048:4048:4048))
        (PORT clk (3142:3142:3142) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3229:3229:3229))
        (PORT d[0] (4180:4180:4180) (4081:4081:4081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3632:3632:3632))
        (PORT d[1] (5342:5342:5342) (5219:5219:5219))
        (PORT d[2] (3296:3296:3296) (3422:3422:3422))
        (PORT d[3] (5449:5449:5449) (5598:5598:5598))
        (PORT d[4] (4129:4129:4129) (4209:4209:4209))
        (PORT d[5] (5354:5354:5354) (5215:5215:5215))
        (PORT d[6] (2168:2168:2168) (2274:2274:2274))
        (PORT d[7] (3711:3711:3711) (3882:3882:3882))
        (PORT d[8] (4608:4608:4608) (4791:4791:4791))
        (PORT d[9] (7975:7975:7975) (7990:7990:7990))
        (PORT d[10] (7533:7533:7533) (7592:7592:7592))
        (PORT d[11] (5715:5715:5715) (5947:5947:5947))
        (PORT d[12] (3281:3281:3281) (3390:3390:3390))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (2818:2818:2818) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1449:1449:1449))
        (PORT datab (1462:1462:1462) (1560:1560:1560))
        (PORT datac (2973:2973:2973) (3025:3025:3025))
        (PORT datad (1997:1997:1997) (1964:1964:1964))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2598:2598:2598))
        (PORT clk (2331:2331:2331) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2698:2698:2698))
        (PORT d[1] (3265:3265:3265) (3428:3428:3428))
        (PORT d[2] (3492:3492:3492) (3621:3621:3621))
        (PORT d[3] (4046:4046:4046) (4111:4111:4111))
        (PORT d[4] (3322:3322:3322) (3351:3351:3351))
        (PORT d[5] (2888:2888:2888) (3014:3014:3014))
        (PORT d[6] (2656:2656:2656) (2786:2786:2786))
        (PORT d[7] (2818:2818:2818) (2880:2880:2880))
        (PORT d[8] (3961:3961:3961) (4161:4161:4161))
        (PORT d[9] (3828:3828:3828) (3846:3846:3846))
        (PORT d[10] (3421:3421:3421) (3626:3626:3626))
        (PORT d[11] (2587:2587:2587) (2751:2751:2751))
        (PORT d[12] (2771:2771:2771) (2865:2865:2865))
        (PORT clk (2327:2327:2327) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3586:3586:3586))
        (PORT clk (2327:2327:2327) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2224:2224:2224))
        (PORT d[0] (3986:3986:3986) (4069:4069:4069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (4185:4185:4185))
        (PORT d[1] (4330:4330:4330) (4518:4518:4518))
        (PORT d[2] (3657:3657:3657) (3881:3881:3881))
        (PORT d[3] (6680:6680:6680) (6818:6818:6818))
        (PORT d[4] (6538:6538:6538) (6695:6695:6695))
        (PORT d[5] (6500:6500:6500) (6615:6615:6615))
        (PORT d[6] (3759:3759:3759) (4016:4016:4016))
        (PORT d[7] (4029:4029:4029) (4198:4198:4198))
        (PORT d[8] (3687:3687:3687) (3939:3939:3939))
        (PORT d[9] (6859:6859:6859) (6899:6899:6899))
        (PORT d[10] (5806:5806:5806) (5903:5903:5903))
        (PORT d[11] (4836:4836:4836) (5111:5111:5111))
        (PORT d[12] (3932:3932:3932) (4119:4119:4119))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (2788:2788:2788) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2155:2155:2155))
        (PORT datab (3469:3469:3469) (3501:3501:3501))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3303:3303:3303) (3293:3293:3293))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[1\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1540:1540:1540))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2895:2895:2895) (2938:2938:2938))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2433:2433:2433) (2529:2529:2529))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1078:1078:1078))
        (PORT datac (2361:2361:2361) (2407:2407:2407))
        (PORT datad (1025:1025:1025) (1051:1051:1051))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (765:765:765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3928:3928:3928) (4222:4222:4222))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2236:2236:2236))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (810:810:810))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2634:2634:2634))
        (PORT clk (2993:2993:2993) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1672:1672:1672))
        (PORT d[1] (1918:1918:1918) (1891:1891:1891))
        (PORT d[2] (2038:2038:2038) (1997:1997:1997))
        (PORT d[3] (1909:1909:1909) (1869:1869:1869))
        (PORT d[4] (1584:1584:1584) (1573:1573:1573))
        (PORT d[5] (2155:2155:2155) (2225:2225:2225))
        (PORT d[6] (2315:2315:2315) (2431:2431:2431))
        (PORT d[7] (1955:1955:1955) (1928:1928:1928))
        (PORT d[8] (2312:2312:2312) (2259:2259:2259))
        (PORT d[9] (2585:2585:2585) (2556:2556:2556))
        (PORT d[10] (2712:2712:2712) (2692:2692:2692))
        (PORT d[11] (3792:3792:3792) (3964:3964:3964))
        (PORT d[12] (2028:2028:2028) (2004:2004:2004))
        (PORT clk (2989:2989:2989) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3432:3432:3432))
        (PORT clk (2989:2989:2989) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3048:3048:3048))
        (PORT d[0] (3576:3576:3576) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3264:3264:3264))
        (PORT d[1] (3709:3709:3709) (3849:3849:3849))
        (PORT d[2] (3293:3293:3293) (3453:3453:3453))
        (PORT d[3] (6651:6651:6651) (6696:6696:6696))
        (PORT d[4] (6696:6696:6696) (6838:6838:6838))
        (PORT d[5] (4908:4908:4908) (4754:4754:4754))
        (PORT d[6] (4045:4045:4045) (4240:4240:4240))
        (PORT d[7] (4068:4068:4068) (4203:4203:4203))
        (PORT d[8] (3351:3351:3351) (3555:3555:3555))
        (PORT d[9] (6913:6913:6913) (6940:6940:6940))
        (PORT d[10] (6845:6845:6845) (6879:6879:6879))
        (PORT d[11] (5048:5048:5048) (5258:5258:5258))
        (PORT d[12] (3625:3625:3625) (3764:3764:3764))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (PORT d[0] (1820:1820:1820) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3021:3021:3021))
        (PORT clk (2917:2917:2917) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1671:1671:1671))
        (PORT d[1] (1915:1915:1915) (1881:1881:1881))
        (PORT d[2] (2068:2068:2068) (2024:2024:2024))
        (PORT d[3] (1865:1865:1865) (1826:1826:1826))
        (PORT d[4] (1635:1635:1635) (1621:1621:1621))
        (PORT d[5] (2148:2148:2148) (2216:2216:2216))
        (PORT d[6] (2690:2690:2690) (2806:2806:2806))
        (PORT d[7] (2312:2312:2312) (2281:2281:2281))
        (PORT d[8] (2647:2647:2647) (2585:2585:2585))
        (PORT d[9] (2546:2546:2546) (2520:2520:2520))
        (PORT d[10] (2705:2705:2705) (2685:2685:2685))
        (PORT d[11] (3748:3748:3748) (3917:3917:3917))
        (PORT d[12] (2010:2010:2010) (1986:1986:1986))
        (PORT clk (2913:2913:2913) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3443:3443:3443))
        (PORT clk (2913:2913:2913) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2970:2970:2970))
        (PORT d[0] (3708:3708:3708) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2971:2971:2971))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2971:2971:2971))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2971:2971:2971))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3318:3318:3318))
        (PORT d[1] (4419:4419:4419) (4273:4273:4273))
        (PORT d[2] (2957:2957:2957) (3115:3115:3115))
        (PORT d[3] (6081:6081:6081) (6194:6194:6194))
        (PORT d[4] (6729:6729:6729) (6860:6860:6860))
        (PORT d[5] (4631:4631:4631) (4489:4489:4489))
        (PORT d[6] (4098:4098:4098) (4298:4298:4298))
        (PORT d[7] (4425:4425:4425) (4558:4558:4558))
        (PORT d[8] (3987:3987:3987) (4190:4190:4190))
        (PORT d[9] (6900:6900:6900) (6925:6925:6925))
        (PORT d[10] (7140:7140:7140) (7169:7169:7169))
        (PORT d[11] (5385:5385:5385) (5590:5590:5590))
        (PORT d[12] (3254:3254:3254) (3395:3395:3395))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (2649:2649:2649) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1662:1662:1662))
        (PORT clk (2593:2593:2593) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1869:1869:1869))
        (PORT d[1] (2843:2843:2843) (2972:2972:2972))
        (PORT d[2] (3313:3313:3313) (3433:3433:3433))
        (PORT d[3] (2733:2733:2733) (2715:2715:2715))
        (PORT d[4] (2648:2648:2648) (2618:2618:2618))
        (PORT d[5] (2811:2811:2811) (2873:2873:2873))
        (PORT d[6] (2019:2019:2019) (2045:2045:2045))
        (PORT d[7] (2373:2373:2373) (2390:2390:2390))
        (PORT d[8] (2710:2710:2710) (2676:2676:2676))
        (PORT d[9] (2625:2625:2625) (2602:2602:2602))
        (PORT d[10] (2698:2698:2698) (2670:2670:2670))
        (PORT d[11] (1967:1967:1967) (2090:2090:2090))
        (PORT d[12] (2965:2965:2965) (2919:2919:2919))
        (PORT clk (2589:2589:2589) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3094:3094:3094))
        (PORT clk (2589:2589:2589) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2593:2593:2593) (2616:2616:2616))
        (PORT d[0] (3383:3383:3383) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2594:2594:2594) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (4096:4096:4096))
        (PORT d[1] (6163:6163:6163) (5968:5968:5968))
        (PORT d[2] (3263:3263:3263) (3458:3458:3458))
        (PORT d[3] (5720:5720:5720) (5798:5798:5798))
        (PORT d[4] (5531:5531:5531) (5647:5647:5647))
        (PORT d[5] (6193:6193:6193) (6264:6264:6264))
        (PORT d[6] (3395:3395:3395) (3605:3605:3605))
        (PORT d[7] (3745:3745:3745) (3908:3908:3908))
        (PORT d[8] (4062:4062:4062) (4297:4297:4297))
        (PORT d[9] (6138:6138:6138) (6164:6164:6164))
        (PORT d[10] (5760:5760:5760) (5787:5787:5787))
        (PORT d[11] (4377:4377:4377) (4577:4577:4577))
        (PORT d[12] (3316:3316:3316) (3458:3458:3458))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (3637:3637:3637) (3719:3719:3719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3901:3901:3901))
        (PORT clk (2701:2701:2701) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3308:3308:3308))
        (PORT d[1] (3615:3615:3615) (3772:3772:3772))
        (PORT d[2] (3725:3725:3725) (3878:3878:3878))
        (PORT d[3] (3814:3814:3814) (3864:3864:3864))
        (PORT d[4] (2559:2559:2559) (2572:2572:2572))
        (PORT d[5] (2498:2498:2498) (2568:2568:2568))
        (PORT d[6] (2733:2733:2733) (2881:2881:2881))
        (PORT d[7] (3416:3416:3416) (3450:3450:3450))
        (PORT d[8] (3659:3659:3659) (3842:3842:3842))
        (PORT d[9] (2936:2936:2936) (2954:2954:2954))
        (PORT d[10] (4273:4273:4273) (4542:4542:4542))
        (PORT d[11] (2695:2695:2695) (2852:2852:2852))
        (PORT d[12] (2310:2310:2310) (2363:2363:2363))
        (PORT clk (2697:2697:2697) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3617:3617:3617))
        (PORT clk (2697:2697:2697) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2654:2654:2654))
        (PORT d[0] (3730:3730:3730) (3746:3746:3746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3729:3729:3729))
        (PORT d[1] (4110:4110:4110) (4296:4296:4296))
        (PORT d[2] (3729:3729:3729) (3925:3925:3925))
        (PORT d[3] (7383:7383:7383) (7500:7500:7500))
        (PORT d[4] (7052:7052:7052) (7225:7225:7225))
        (PORT d[5] (7249:7249:7249) (7391:7391:7391))
        (PORT d[6] (4150:4150:4150) (4391:4391:4391))
        (PORT d[7] (4126:4126:4126) (4281:4281:4281))
        (PORT d[8] (4041:4041:4041) (4275:4275:4275))
        (PORT d[9] (7213:7213:7213) (7298:7298:7298))
        (PORT d[10] (6591:6591:6591) (6671:6671:6671))
        (PORT d[11] (4680:4680:4680) (4881:4881:4881))
        (PORT d[12] (3705:3705:3705) (3884:3884:3884))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (2526:2526:2526) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1544:1544:1544))
        (PORT datab (1449:1449:1449) (1473:1473:1473))
        (PORT datac (2166:2166:2166) (2238:2238:2238))
        (PORT datad (2193:2193:2193) (2186:2186:2186))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1544:1544:1544))
        (PORT datab (1064:1064:1064) (1051:1051:1051))
        (PORT datac (1026:1026:1026) (1019:1019:1019))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2971:2971:2971))
        (PORT clk (3244:3244:3244) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1891:1891:1891))
        (PORT d[1] (1224:1224:1224) (1280:1280:1280))
        (PORT d[2] (1510:1510:1510) (1528:1528:1528))
        (PORT d[3] (1250:1250:1250) (1295:1295:1295))
        (PORT d[4] (2617:2617:2617) (2674:2674:2674))
        (PORT d[5] (1909:1909:1909) (1954:1954:1954))
        (PORT d[6] (1873:1873:1873) (1911:1911:1911))
        (PORT d[7] (1273:1273:1273) (1317:1317:1317))
        (PORT d[8] (1553:1553:1553) (1590:1590:1590))
        (PORT d[9] (1506:1506:1506) (1552:1552:1552))
        (PORT d[10] (1734:1734:1734) (1756:1756:1756))
        (PORT d[11] (1583:1583:1583) (1630:1630:1630))
        (PORT d[12] (1901:1901:1901) (1944:1944:1944))
        (PORT clk (3240:3240:3240) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4476:4476:4476) (4420:4420:4420))
        (PORT clk (3240:3240:3240) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3301:3301:3301))
        (PORT d[0] (4505:4505:4505) (4463:4463:4463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3042:3042:3042))
        (PORT d[1] (3373:3373:3373) (3297:3297:3297))
        (PORT d[2] (2904:2904:2904) (3026:3026:3026))
        (PORT d[3] (4746:4746:4746) (4875:4875:4875))
        (PORT d[4] (3470:3470:3470) (3531:3531:3531))
        (PORT d[5] (3756:3756:3756) (3668:3668:3668))
        (PORT d[6] (2505:2505:2505) (2609:2609:2609))
        (PORT d[7] (2912:2912:2912) (3000:3000:3000))
        (PORT d[8] (3263:3263:3263) (3450:3450:3450))
        (PORT d[9] (3766:3766:3766) (3675:3675:3675))
        (PORT d[10] (3465:3465:3465) (3393:3393:3393))
        (PORT d[11] (4460:4460:4460) (4657:4657:4657))
        (PORT d[12] (2546:2546:2546) (2657:2657:2657))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (669:669:669) (623:623:623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2957:2957:2957))
        (PORT clk (3266:3266:3266) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1271:1271:1271))
        (PORT d[1] (1528:1528:1528) (1578:1578:1578))
        (PORT d[2] (1461:1461:1461) (1477:1477:1477))
        (PORT d[3] (1215:1215:1215) (1259:1259:1259))
        (PORT d[4] (2548:2548:2548) (2601:2601:2601))
        (PORT d[5] (1917:1917:1917) (1962:1962:1962))
        (PORT d[6] (2213:2213:2213) (2286:2286:2286))
        (PORT d[7] (1290:1290:1290) (1334:1334:1334))
        (PORT d[8] (1529:1529:1529) (1563:1563:1563))
        (PORT d[9] (1175:1175:1175) (1231:1231:1231))
        (PORT d[10] (1656:1656:1656) (1671:1671:1671))
        (PORT d[11] (1204:1204:1204) (1251:1251:1251))
        (PORT d[12] (1157:1157:1157) (1207:1207:1207))
        (PORT clk (3262:3262:3262) (3312:3312:3312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4108:4108:4108))
        (PORT clk (3262:3262:3262) (3312:3312:3312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3266:3266:3266) (3316:3316:3316))
        (PORT d[0] (4411:4411:4411) (4269:4269:4269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3317:3317:3317))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3317:3317:3317))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3317:3317:3317))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3060:3060:3060))
        (PORT d[1] (3699:3699:3699) (3613:3613:3613))
        (PORT d[2] (3157:3157:3157) (3296:3296:3296))
        (PORT d[3] (4910:4910:4910) (4947:4947:4947))
        (PORT d[4] (3741:3741:3741) (3796:3796:3796))
        (PORT d[5] (4101:4101:4101) (4013:4013:4013))
        (PORT d[6] (2198:2198:2198) (2306:2306:2306))
        (PORT d[7] (2759:2759:2759) (2834:2834:2834))
        (PORT d[8] (3228:3228:3228) (3412:3412:3412))
        (PORT d[9] (4096:4096:4096) (3995:3995:3995))
        (PORT d[10] (3788:3788:3788) (3708:3708:3708))
        (PORT d[11] (4450:4450:4450) (4646:4646:4646))
        (PORT d[12] (2505:2505:2505) (2607:2607:2607))
        (PORT clk (2491:2491:2491) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2476:2476:2476))
        (PORT d[0] (673:673:673) (632:632:632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (453:453:453))
        (PORT datab (332:332:332) (428:428:428))
        (PORT datac (747:747:747) (743:743:743))
        (PORT datad (684:684:684) (653:653:653))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3653:3653:3653))
        (PORT clk (3202:3202:3202) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1250:1250:1250))
        (PORT d[1] (1178:1178:1178) (1217:1217:1217))
        (PORT d[2] (1484:1484:1484) (1524:1524:1524))
        (PORT d[3] (1217:1217:1217) (1259:1259:1259))
        (PORT d[4] (2220:2220:2220) (2292:2292:2292))
        (PORT d[5] (1487:1487:1487) (1534:1534:1534))
        (PORT d[6] (2190:2190:2190) (2261:2261:2261))
        (PORT d[7] (863:863:863) (908:908:908))
        (PORT d[8] (1533:1533:1533) (1569:1569:1569))
        (PORT d[9] (835:835:835) (890:890:890))
        (PORT d[10] (856:856:856) (911:911:911))
        (PORT d[11] (1580:1580:1580) (1626:1626:1626))
        (PORT d[12] (1500:1500:1500) (1537:1537:1537))
        (PORT clk (3198:3198:3198) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3379:3379:3379))
        (PORT clk (3198:3198:3198) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3303:3303:3303))
        (PORT d[0] (3640:3640:3640) (3564:3564:3564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3304:3304:3304))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3241:3241:3241))
        (PORT d[1] (5808:5808:5808) (5708:5708:5708))
        (PORT d[2] (3294:3294:3294) (3434:3434:3434))
        (PORT d[3] (4620:4620:4620) (4665:4665:4665))
        (PORT d[4] (3489:3489:3489) (3564:3564:3564))
        (PORT d[5] (4464:4464:4464) (4371:4371:4371))
        (PORT d[6] (2238:2238:2238) (2350:2350:2350))
        (PORT d[7] (2902:2902:2902) (2984:2984:2984))
        (PORT d[8] (3196:3196:3196) (3375:3375:3375))
        (PORT d[9] (6143:6143:6143) (6172:6172:6172))
        (PORT d[10] (4126:4126:4126) (4046:4046:4046))
        (PORT d[11] (4108:4108:4108) (4302:4302:4302))
        (PORT d[12] (2484:2484:2484) (2596:2596:2596))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (1160:1160:1160) (1075:1075:1075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3339:3339:3339))
        (PORT clk (3195:3195:3195) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (889:889:889) (949:949:949))
        (PORT d[1] (840:840:840) (891:891:891))
        (PORT d[2] (1490:1490:1490) (1530:1530:1530))
        (PORT d[3] (855:855:855) (899:899:899))
        (PORT d[4] (2273:2273:2273) (2336:2336:2336))
        (PORT d[5] (1470:1470:1470) (1514:1514:1514))
        (PORT d[6] (2204:2204:2204) (2277:2277:2277))
        (PORT d[7] (933:933:933) (976:976:976))
        (PORT d[8] (1519:1519:1519) (1553:1553:1553))
        (PORT d[9] (1306:1306:1306) (1327:1327:1327))
        (PORT d[10] (1315:1315:1315) (1337:1337:1337))
        (PORT d[11] (1580:1580:1580) (1627:1627:1627))
        (PORT d[12] (1171:1171:1171) (1220:1220:1220))
        (PORT clk (3191:3191:3191) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (4136:4136:4136))
        (PORT clk (3191:3191:3191) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3237:3237:3237))
        (PORT d[0] (4221:4221:4221) (4287:4287:4287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2711:2711:2711))
        (PORT d[1] (3733:3733:3733) (3649:3649:3649))
        (PORT d[2] (3285:3285:3285) (3437:3437:3437))
        (PORT d[3] (4354:4354:4354) (4434:4434:4434))
        (PORT d[4] (3748:3748:3748) (3804:3804:3804))
        (PORT d[5] (4141:4141:4141) (4059:4059:4059))
        (PORT d[6] (2231:2231:2231) (2342:2342:2342))
        (PORT d[7] (2865:2865:2865) (2944:2944:2944))
        (PORT d[8] (2930:2930:2930) (3118:3118:3118))
        (PORT d[9] (3769:3769:3769) (3680:3680:3680))
        (PORT d[10] (3800:3800:3800) (3726:3726:3726))
        (PORT d[11] (4079:4079:4079) (4265:4265:4265))
        (PORT d[12] (2514:2514:2514) (2616:2616:2616))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (334:334:334) (297:297:297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (455:455:455))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (764:764:764) (754:754:754))
        (PORT datad (706:706:706) (699:699:699))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3900:3900:3900))
        (PORT clk (2738:2738:2738) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3497:3497:3497))
        (PORT d[1] (3273:3273:3273) (3443:3443:3443))
        (PORT d[2] (3686:3686:3686) (3874:3874:3874))
        (PORT d[3] (3460:3460:3460) (3520:3520:3520))
        (PORT d[4] (3543:3543:3543) (3518:3518:3518))
        (PORT d[5] (2593:2593:2593) (2727:2727:2727))
        (PORT d[6] (2949:2949:2949) (3121:3121:3121))
        (PORT d[7] (3097:3097:3097) (3186:3186:3186))
        (PORT d[8] (3639:3639:3639) (3822:3822:3822))
        (PORT d[9] (3213:3213:3213) (3221:3221:3221))
        (PORT d[10] (4378:4378:4378) (4693:4693:4693))
        (PORT d[11] (2949:2949:2949) (3129:3129:3129))
        (PORT d[12] (2785:2785:2785) (2840:2840:2840))
        (PORT clk (2734:2734:2734) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (3735:3735:3735))
        (PORT clk (2734:2734:2734) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2726:2726:2726))
        (PORT d[0] (4261:4261:4261) (4346:4346:4346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2727:2727:2727))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2727:2727:2727))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2727:2727:2727))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (4039:4039:4039))
        (PORT d[1] (4075:4075:4075) (4257:4257:4257))
        (PORT d[2] (3569:3569:3569) (3715:3715:3715))
        (PORT d[3] (6854:6854:6854) (7028:7028:7028))
        (PORT d[4] (7809:7809:7809) (7980:7980:7980))
        (PORT d[5] (7921:7921:7921) (8054:8054:8054))
        (PORT d[6] (4961:4961:4961) (5206:5206:5206))
        (PORT d[7] (4536:4536:4536) (4701:4701:4701))
        (PORT d[8] (4417:4417:4417) (4647:4647:4647))
        (PORT d[9] (6911:6911:6911) (7003:7003:7003))
        (PORT d[10] (7183:7183:7183) (7251:7251:7251))
        (PORT d[11] (5392:5392:5392) (5590:5590:5590))
        (PORT d[12] (4065:4065:4065) (4237:4237:4237))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (3287:3287:3287) (3380:3380:3380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2600:2600:2600))
        (PORT clk (2741:2741:2741) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2190:2190:2190))
        (PORT d[1] (1952:1952:1952) (1935:1935:1935))
        (PORT d[2] (2060:2060:2060) (2017:2017:2017))
        (PORT d[3] (1901:1901:1901) (1861:1861:1861))
        (PORT d[4] (1701:1701:1701) (1673:1673:1673))
        (PORT d[5] (2101:2101:2101) (2168:2168:2168))
        (PORT d[6] (1948:1948:1948) (2066:2066:2066))
        (PORT d[7] (1967:1967:1967) (1934:1934:1934))
        (PORT d[8] (2007:2007:2007) (1974:1974:1974))
        (PORT d[9] (1951:1951:1951) (1926:1926:1926))
        (PORT d[10] (2051:2051:2051) (2028:2028:2028))
        (PORT d[11] (2318:2318:2318) (2437:2437:2437))
        (PORT d[12] (1916:1916:1916) (1877:1877:1877))
        (PORT clk (2737:2737:2737) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3036:3036:3036))
        (PORT clk (2737:2737:2737) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2798:2798:2798))
        (PORT d[0] (3341:3341:3341) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2799:2799:2799))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3556:3556:3556))
        (PORT d[1] (3648:3648:3648) (3798:3798:3798))
        (PORT d[2] (2917:2917:2917) (3079:3079:3079))
        (PORT d[3] (6319:6319:6319) (6369:6369:6369))
        (PORT d[4] (6333:6333:6333) (6473:6473:6473))
        (PORT d[5] (6879:6879:6879) (6935:6935:6935))
        (PORT d[6] (3711:3711:3711) (3911:3911:3911))
        (PORT d[7] (3693:3693:3693) (3830:3830:3830))
        (PORT d[8] (2997:2997:2997) (3207:3207:3207))
        (PORT d[9] (6241:6241:6241) (6280:6280:6280))
        (PORT d[10] (6789:6789:6789) (6815:6815:6815))
        (PORT d[11] (4061:4061:4061) (4226:4226:4226))
        (PORT d[12] (3289:3289:3289) (3437:3437:3437))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (1974:1974:1974) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4682:4682:4682))
        (PORT clk (3012:3012:3012) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3154:3154:3154))
        (PORT d[1] (3578:3578:3578) (3736:3736:3736))
        (PORT d[2] (3686:3686:3686) (3865:3865:3865))
        (PORT d[3] (3470:3470:3470) (3568:3568:3568))
        (PORT d[4] (3465:3465:3465) (3541:3541:3541))
        (PORT d[5] (2545:2545:2545) (2670:2670:2670))
        (PORT d[6] (2960:2960:2960) (3126:3126:3126))
        (PORT d[7] (3451:3451:3451) (3538:3538:3538))
        (PORT d[8] (3972:3972:3972) (4115:4115:4115))
        (PORT d[9] (3236:3236:3236) (3247:3247:3247))
        (PORT d[10] (4373:4373:4373) (4687:4687:4687))
        (PORT d[11] (3011:3011:3011) (3196:3196:3196))
        (PORT d[12] (2759:2759:2759) (2815:2815:2815))
        (PORT clk (3008:3008:3008) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4217:4217:4217))
        (PORT clk (3008:3008:3008) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3066:3066:3066))
        (PORT d[0] (4186:4186:4186) (4243:4243:4243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3013:3013:3013) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3013:3013:3013) (3067:3067:3067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3013:3013:3013) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3013:3013:3013) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3679:3679:3679))
        (PORT d[1] (4089:4089:4089) (4288:4288:4288))
        (PORT d[2] (3264:3264:3264) (3419:3419:3419))
        (PORT d[3] (7148:7148:7148) (7315:7315:7315))
        (PORT d[4] (7804:7804:7804) (7976:7976:7976))
        (PORT d[5] (7899:7899:7899) (8025:8025:8025))
        (PORT d[6] (4966:4966:4966) (5208:5208:5208))
        (PORT d[7] (4952:4952:4952) (5118:5118:5118))
        (PORT d[8] (4669:4669:4669) (4902:4902:4902))
        (PORT d[9] (7293:7293:7293) (7380:7380:7380))
        (PORT d[10] (7525:7525:7525) (7590:7590:7590))
        (PORT d[11] (5380:5380:5380) (5577:5577:5577))
        (PORT d[12] (2879:2879:2879) (3005:3005:3005))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (2631:2631:2631) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3664:3664:3664))
        (PORT clk (2533:2533:2533) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2709:2709:2709))
        (PORT d[1] (3616:3616:3616) (3772:3772:3772))
        (PORT d[2] (3720:3720:3720) (3874:3874:3874))
        (PORT d[3] (4126:4126:4126) (4169:4169:4169))
        (PORT d[4] (3411:3411:3411) (3449:3449:3449))
        (PORT d[5] (2929:2929:2929) (3063:3063:3063))
        (PORT d[6] (2376:2376:2376) (2527:2527:2527))
        (PORT d[7] (3210:3210:3210) (3270:3270:3270))
        (PORT d[8] (3922:3922:3922) (4079:4079:4079))
        (PORT d[9] (3535:3535:3535) (3561:3561:3561))
        (PORT d[10] (3837:3837:3837) (4038:4038:4038))
        (PORT d[11] (2351:2351:2351) (2509:2509:2509))
        (PORT d[12] (2754:2754:2754) (2847:2847:2847))
        (PORT clk (2529:2529:2529) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3776:3776:3776))
        (PORT clk (2529:2529:2529) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2508:2508:2508))
        (PORT d[0] (3624:3624:3624) (3722:3722:3722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4574:4574:4574))
        (PORT d[1] (4504:4504:4504) (4734:4734:4734))
        (PORT d[2] (3676:3676:3676) (3909:3909:3909))
        (PORT d[3] (6443:6443:6443) (6586:6586:6586))
        (PORT d[4] (6029:6029:6029) (6196:6196:6196))
        (PORT d[5] (7553:7553:7553) (7660:7660:7660))
        (PORT d[6] (3684:3684:3684) (3915:3915:3915))
        (PORT d[7] (4337:4337:4337) (4480:4480:4480))
        (PORT d[8] (4010:4010:4010) (4227:4227:4227))
        (PORT d[9] (6906:6906:6906) (7000:7000:7000))
        (PORT d[10] (6534:6534:6534) (6604:6604:6604))
        (PORT d[11] (5020:5020:5020) (5218:5218:5218))
        (PORT d[12] (3398:3398:3398) (3583:3583:3583))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (2436:2436:2436) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1546:1546:1546))
        (PORT datab (2204:2204:2204) (2270:2270:2270))
        (PORT datac (2466:2466:2466) (2437:2437:2437))
        (PORT datad (2857:2857:2857) (2827:2827:2827))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2221:2221:2221))
        (PORT datab (2209:2209:2209) (2275:2275:2275))
        (PORT datac (1095:1095:1095) (1092:1092:1092))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1068:1068:1068))
        (PORT datab (1464:1464:1464) (1563:1563:1563))
        (PORT datac (2969:2969:2969) (3019:3019:3019))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3821:3821:3821))
        (PORT clk (2652:2652:2652) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3030:3030:3030))
        (PORT d[1] (3271:3271:3271) (3435:3435:3435))
        (PORT d[2] (3316:3316:3316) (3473:3473:3473))
        (PORT d[3] (3834:3834:3834) (3879:3879:3879))
        (PORT d[4] (3213:3213:3213) (3198:3198:3198))
        (PORT d[5] (2848:2848:2848) (2913:2913:2913))
        (PORT d[6] (2317:2317:2317) (2465:2465:2465))
        (PORT d[7] (3051:3051:3051) (3092:3092:3092))
        (PORT d[8] (3697:3697:3697) (3883:3883:3883))
        (PORT d[9] (3273:3273:3273) (3284:3284:3284))
        (PORT d[10] (4024:4024:4024) (4303:4303:4303))
        (PORT d[11] (2701:2701:2701) (2852:2852:2852))
        (PORT d[12] (2458:2458:2458) (2523:2523:2523))
        (PORT clk (2648:2648:2648) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3621:3621:3621))
        (PORT clk (2648:2648:2648) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2682:2682:2682))
        (PORT d[0] (3863:3863:3863) (3713:3713:3713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2683:2683:2683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4912:4912:4912))
        (PORT d[1] (4497:4497:4497) (4728:4728:4728))
        (PORT d[2] (3390:3390:3390) (3575:3575:3575))
        (PORT d[3] (7054:7054:7054) (7176:7176:7176))
        (PORT d[4] (6700:6700:6700) (6875:6875:6875))
        (PORT d[5] (7989:7989:7989) (8102:8102:8102))
        (PORT d[6] (4131:4131:4131) (4367:4367:4367))
        (PORT d[7] (3697:3697:3697) (3848:3848:3848))
        (PORT d[8] (3681:3681:3681) (3913:3913:3913))
        (PORT d[9] (7448:7448:7448) (7474:7474:7474))
        (PORT d[10] (6567:6567:6567) (6643:6643:6643))
        (PORT d[11] (4663:4663:4663) (4863:4863:4863))
        (PORT d[12] (3629:3629:3629) (3810:3810:3810))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (2897:2897:2897) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1534:1534:1534))
        (PORT clk (2574:2574:2574) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1896:1896:1896))
        (PORT d[1] (2795:2795:2795) (2907:2907:2907))
        (PORT d[2] (2958:2958:2958) (3072:3072:3072))
        (PORT d[3] (3350:3350:3350) (3310:3310:3310))
        (PORT d[4] (3103:3103:3103) (3170:3170:3170))
        (PORT d[5] (2678:2678:2678) (2828:2828:2828))
        (PORT d[6] (1947:1947:1947) (2064:2064:2064))
        (PORT d[7] (2393:2393:2393) (2416:2416:2416))
        (PORT d[8] (3285:3285:3285) (3226:3226:3226))
        (PORT d[9] (2911:2911:2911) (2882:2882:2882))
        (PORT d[10] (3077:3077:3077) (3051:3051:3051))
        (PORT d[11] (2364:2364:2364) (2489:2489:2489))
        (PORT d[12] (3329:3329:3329) (3284:3284:3284))
        (PORT clk (2570:2570:2570) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3482:3482:3482))
        (PORT clk (2570:2570:2570) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2595:2595:2595))
        (PORT d[0] (3588:3588:3588) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2575:2575:2575) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3600:3600:3600))
        (PORT d[1] (7191:7191:7191) (7008:7008:7008))
        (PORT d[2] (3336:3336:3336) (3526:3526:3526))
        (PORT d[3] (6446:6446:6446) (6519:6519:6519))
        (PORT d[4] (6024:6024:6024) (6153:6153:6153))
        (PORT d[5] (6491:6491:6491) (6566:6566:6566))
        (PORT d[6] (3731:3731:3731) (3957:3957:3957))
        (PORT d[7] (3708:3708:3708) (3867:3867:3867))
        (PORT d[8] (3410:3410:3410) (3655:3655:3655))
        (PORT d[9] (6134:6134:6134) (6151:6151:6151))
        (PORT d[10] (5989:5989:5989) (5977:5977:5977))
        (PORT d[11] (4710:4710:4710) (4905:4905:4905))
        (PORT d[12] (3623:3623:3623) (3795:3795:3795))
        (PORT clk (2498:2498:2498) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2485:2485:2485))
        (PORT d[0] (1940:1940:1940) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1641:1641:1641))
        (PORT clk (2918:2918:2918) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2390:2390:2390))
        (PORT d[1] (2775:2775:2775) (2848:2848:2848))
        (PORT d[2] (2840:2840:2840) (2922:2922:2922))
        (PORT d[3] (1934:1934:1934) (1979:1979:1979))
        (PORT d[4] (2933:2933:2933) (2995:2995:2995))
        (PORT d[5] (2520:2520:2520) (2560:2560:2560))
        (PORT d[6] (1817:1817:1817) (1885:1885:1885))
        (PORT d[7] (1913:1913:1913) (1947:1947:1947))
        (PORT d[8] (2598:2598:2598) (2628:2628:2628))
        (PORT d[9] (2491:2491:2491) (2475:2475:2475))
        (PORT d[10] (1888:1888:1888) (1930:1930:1930))
        (PORT d[11] (2286:2286:2286) (2329:2329:2329))
        (PORT d[12] (2422:2422:2422) (2446:2446:2446))
        (PORT clk (2914:2914:2914) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3336:3336:3336))
        (PORT clk (2914:2914:2914) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2936:2936:2936))
        (PORT d[0] (3564:3564:3564) (3451:3451:3451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2937:2937:2937))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2937:2937:2937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2937:2937:2937))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2937:2937:2937))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3428:3428:3428))
        (PORT d[1] (5097:5097:5097) (5006:5006:5006))
        (PORT d[2] (3975:3975:3975) (4149:4149:4149))
        (PORT d[3] (6032:6032:6032) (6093:6093:6093))
        (PORT d[4] (5417:5417:5417) (5323:5323:5323))
        (PORT d[5] (5424:5424:5424) (5455:5455:5455))
        (PORT d[6] (2616:2616:2616) (2774:2774:2774))
        (PORT d[7] (3273:3273:3273) (3360:3360:3360))
        (PORT d[8] (3995:3995:3995) (4221:4221:4221))
        (PORT d[9] (5824:5824:5824) (5854:5854:5854))
        (PORT d[10] (6233:6233:6233) (6152:6152:6152))
        (PORT d[11] (4341:4341:4341) (4552:4552:4552))
        (PORT d[12] (2536:2536:2536) (2645:2645:2645))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (1388:1388:1388) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (1999:1999:1999))
        (PORT clk (3023:3023:3023) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2034:2034:2034))
        (PORT d[1] (2816:2816:2816) (2890:2890:2890))
        (PORT d[2] (2912:2912:2912) (2998:2998:2998))
        (PORT d[3] (1926:1926:1926) (1970:1970:1970))
        (PORT d[4] (1933:1933:1933) (1967:1967:1967))
        (PORT d[5] (2271:2271:2271) (2320:2320:2320))
        (PORT d[6] (1840:1840:1840) (1914:1914:1914))
        (PORT d[7] (1936:1936:1936) (1973:1973:1973))
        (PORT d[8] (2260:2260:2260) (2294:2294:2294))
        (PORT d[9] (2505:2505:2505) (2479:2479:2479))
        (PORT d[10] (1879:1879:1879) (1920:1920:1920))
        (PORT d[11] (1945:1945:1945) (1990:1990:1990))
        (PORT d[12] (2096:2096:2096) (2108:2108:2108))
        (PORT clk (3019:3019:3019) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3622:3622:3622))
        (PORT clk (3019:3019:3019) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3096:3096:3096))
        (PORT d[0] (3962:3962:3962) (3917:3917:3917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3097:3097:3097))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3645:3645:3645))
        (PORT d[1] (4434:4434:4434) (4368:4368:4368))
        (PORT d[2] (4301:4301:4301) (4466:4466:4466))
        (PORT d[3] (5734:5734:5734) (5817:5817:5817))
        (PORT d[4] (4507:4507:4507) (4436:4436:4436))
        (PORT d[5] (6459:6459:6459) (6476:6476:6476))
        (PORT d[6] (2648:2648:2648) (2807:2807:2807))
        (PORT d[7] (2954:2954:2954) (3048:3048:3048))
        (PORT d[8] (4406:4406:4406) (4634:4634:4634))
        (PORT d[9] (6200:6200:6200) (6221:6221:6221))
        (PORT d[10] (4789:4789:4789) (4695:4695:4695))
        (PORT d[11] (4789:4789:4789) (5010:5010:5010))
        (PORT d[12] (2558:2558:2558) (2664:2664:2664))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (1398:1398:1398) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1534:1534:1534))
        (PORT datab (1506:1506:1506) (1552:1552:1552))
        (PORT datac (718:718:718) (708:708:708))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2208:2208:2208) (2223:2223:2223))
        (PORT datab (1933:1933:1933) (1948:1948:1948))
        (PORT datac (1711:1711:1711) (1695:1695:1695))
        (PORT datad (1398:1398:1398) (1327:1327:1327))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[2\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1598:1598:1598))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1080:1080:1080) (1083:1083:1083))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2895:2895:2895) (2938:2938:2938))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3269:3269:3269) (3263:3263:3263))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1799:1799:1799) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1075:1075:1075))
        (PORT datab (2387:2387:2387) (2435:2435:2435))
        (PORT datac (257:257:257) (338:338:338))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (765:765:765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4080:4080:4080) (4427:4427:4427))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2236:2236:2236))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (745:745:745) (782:782:782))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4260:4260:4260))
        (PORT clk (3634:3634:3634) (3724:3724:3724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2574:2574:2574))
        (PORT d[1] (2853:2853:2853) (2928:2928:2928))
        (PORT d[2] (2823:2823:2823) (2891:2891:2891))
        (PORT d[3] (2764:2764:2764) (2812:2812:2812))
        (PORT d[4] (2935:2935:2935) (3043:3043:3043))
        (PORT d[5] (2995:2995:2995) (3135:3135:3135))
        (PORT d[6] (2657:2657:2657) (2701:2701:2701))
        (PORT d[7] (2762:2762:2762) (2807:2807:2807))
        (PORT d[8] (2917:2917:2917) (2940:2940:2940))
        (PORT d[9] (2765:2765:2765) (2779:2779:2779))
        (PORT d[10] (3879:3879:3879) (3929:3929:3929))
        (PORT d[11] (3068:3068:3068) (3108:3108:3108))
        (PORT d[12] (2875:2875:2875) (2907:2907:2907))
        (PORT clk (3630:3630:3630) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (4188:4188:4188))
        (PORT clk (3630:3630:3630) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3634:3634:3634) (3724:3724:3724))
        (PORT d[0] (4301:4301:4301) (4342:4342:4342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3635:3635:3635) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3635:3635:3635) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3635:3635:3635) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3635:3635:3635) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3557:3557:3557))
        (PORT d[1] (4751:4751:4751) (4661:4661:4661))
        (PORT d[2] (2069:2069:2069) (2114:2114:2114))
        (PORT d[3] (3459:3459:3459) (3371:3371:3371))
        (PORT d[4] (5144:5144:5144) (5179:5179:5179))
        (PORT d[5] (4783:4783:4783) (4684:4684:4684))
        (PORT d[6] (1812:1812:1812) (1881:1881:1881))
        (PORT d[7] (4275:4275:4275) (4350:4350:4350))
        (PORT d[8] (3532:3532:3532) (3706:3706:3706))
        (PORT d[9] (4853:4853:4853) (4763:4763:4763))
        (PORT d[10] (4223:4223:4223) (4146:4146:4146))
        (PORT d[11] (3165:3165:3165) (3289:3289:3289))
        (PORT d[12] (2863:2863:2863) (2954:2954:2954))
        (PORT clk (2509:2509:2509) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2498:2498:2498))
        (PORT d[0] (2103:2103:2103) (2047:2047:2047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3665:3665:3665))
        (PORT clk (3325:3325:3325) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2998:2998:2998))
        (PORT d[1] (2858:2858:2858) (2981:2981:2981))
        (PORT d[2] (2931:2931:2931) (3036:3036:3036))
        (PORT d[3] (3396:3396:3396) (3407:3407:3407))
        (PORT d[4] (3413:3413:3413) (3361:3361:3361))
        (PORT d[5] (2530:2530:2530) (2668:2668:2668))
        (PORT d[6] (3280:3280:3280) (3236:3236:3236))
        (PORT d[7] (3390:3390:3390) (3357:3357:3357))
        (PORT d[8] (2896:2896:2896) (3010:3010:3010))
        (PORT d[9] (4003:4003:4003) (4085:4085:4085))
        (PORT d[10] (3097:3097:3097) (3115:3115:3115))
        (PORT d[11] (2965:2965:2965) (3141:3141:3141))
        (PORT d[12] (3461:3461:3461) (3439:3439:3439))
        (PORT clk (3321:3321:3321) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4310:4310:4310))
        (PORT clk (3321:3321:3321) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3325:3325:3325) (3391:3391:3391))
        (PORT d[0] (4455:4455:4455) (4470:4470:4470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3326:3326:3326) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3326:3326:3326) (3392:3392:3392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3326:3326:3326) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3326:3326:3326) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3654:3654:3654))
        (PORT d[1] (5300:5300:5300) (5172:5172:5172))
        (PORT d[2] (3274:3274:3274) (3399:3399:3399))
        (PORT d[3] (5083:5083:5083) (5235:5235:5235))
        (PORT d[4] (4416:4416:4416) (4480:4480:4480))
        (PORT d[5] (5355:5355:5355) (5211:5211:5211))
        (PORT d[6] (2188:2188:2188) (2295:2295:2295))
        (PORT d[7] (3734:3734:3734) (3904:3904:3904))
        (PORT d[8] (4903:4903:4903) (5085:5085:5085))
        (PORT d[9] (3132:3132:3132) (3332:3332:3332))
        (PORT d[10] (7171:7171:7171) (7227:7227:7227))
        (PORT d[11] (3593:3593:3593) (3756:3756:3756))
        (PORT d[12] (3360:3360:3360) (3482:3482:3482))
        (PORT clk (2493:2493:2493) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (PORT d[0] (2902:2902:2902) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1291:1291:1291))
        (PORT clk (2966:2966:2966) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2337:2337:2337))
        (PORT d[1] (2511:2511:2511) (2600:2600:2600))
        (PORT d[2] (2786:2786:2786) (2852:2852:2852))
        (PORT d[3] (2308:2308:2308) (2353:2353:2353))
        (PORT d[4] (3061:3061:3061) (3214:3214:3214))
        (PORT d[5] (2628:2628:2628) (2677:2677:2677))
        (PORT d[6] (2065:2065:2065) (2113:2113:2113))
        (PORT d[7] (2287:2287:2287) (2321:2321:2321))
        (PORT d[8] (2619:2619:2619) (2652:2652:2652))
        (PORT d[9] (3249:3249:3249) (3221:3221:3221))
        (PORT d[10] (2243:2243:2243) (2285:2285:2285))
        (PORT d[11] (2309:2309:2309) (2356:2356:2356))
        (PORT d[12] (2749:2749:2749) (2765:2765:2765))
        (PORT clk (2962:2962:2962) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3966:3966:3966) (4031:4031:4031))
        (PORT clk (2962:2962:2962) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (3020:3020:3020))
        (PORT d[0] (4091:4091:4091) (4101:4101:4101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3021:3021:3021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3021:3021:3021))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3529:3529:3529))
        (PORT d[1] (5106:5106:5106) (5016:5016:5016))
        (PORT d[2] (3981:3981:3981) (4156:4156:4156))
        (PORT d[3] (6039:6039:6039) (6101:6101:6101))
        (PORT d[4] (5126:5126:5126) (5057:5057:5057))
        (PORT d[5] (5775:5775:5775) (5796:5796:5796))
        (PORT d[6] (2626:2626:2626) (2788:2788:2788))
        (PORT d[7] (3313:3313:3313) (3405:3405:3405))
        (PORT d[8] (4057:4057:4057) (4289:4289:4289))
        (PORT d[9] (5803:5803:5803) (5823:5823:5823))
        (PORT d[10] (6255:6255:6255) (6178:6178:6178))
        (PORT d[11] (4470:4470:4470) (4696:4696:4696))
        (PORT d[12] (2855:2855:2855) (2974:2974:2974))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (1749:1749:1749) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1427:1427:1427))
        (PORT clk (2796:2796:2796) (2770:2770:2770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3045:3045:3045))
        (PORT d[1] (3051:3051:3051) (3099:3099:3099))
        (PORT d[2] (2780:2780:2780) (2846:2846:2846))
        (PORT d[3] (2627:2627:2627) (2665:2665:2665))
        (PORT d[4] (3095:3095:3095) (3252:3252:3252))
        (PORT d[5] (2937:2937:2937) (3081:3081:3081))
        (PORT d[6] (2671:2671:2671) (2692:2692:2692))
        (PORT d[7] (2612:2612:2612) (2637:2637:2637))
        (PORT d[8] (3202:3202:3202) (3207:3207:3207))
        (PORT d[9] (3231:3231:3231) (3202:3202:3202))
        (PORT d[10] (2610:2610:2610) (2651:2651:2651))
        (PORT d[11] (2206:2206:2206) (2235:2235:2235))
        (PORT d[12] (3054:3054:3054) (3149:3149:3149))
        (PORT clk (2792:2792:2792) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (3830:3830:3830))
        (PORT clk (2792:2792:2792) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2770:2770:2770))
        (PORT d[0] (4067:4067:4067) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2797:2797:2797) (2771:2771:2771))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3295:3295:3295))
        (PORT d[1] (5754:5754:5754) (5648:5648:5648))
        (PORT d[2] (3276:3276:3276) (3447:3447:3447))
        (PORT d[3] (5875:5875:5875) (5759:5759:5759))
        (PORT d[4] (6084:6084:6084) (6196:6196:6196))
        (PORT d[5] (5994:5994:5994) (6009:6009:6009))
        (PORT d[6] (2991:2991:2991) (3145:3145:3145))
        (PORT d[7] (3705:3705:3705) (3773:3773:3773))
        (PORT d[8] (3234:3234:3234) (3464:3464:3464))
        (PORT d[9] (6021:6021:6021) (6027:6027:6027))
        (PORT d[10] (5501:5501:5501) (5418:5418:5418))
        (PORT d[11] (4112:4112:4112) (4331:4331:4331))
        (PORT d[12] (2804:2804:2804) (2934:2934:2934))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (1724:1724:1724) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2523:2523:2523) (2641:2641:2641))
        (PORT datab (1050:1050:1050) (1097:1097:1097))
        (PORT datac (1902:1902:1902) (1858:1858:1858))
        (PORT datad (2573:2573:2573) (2515:2515:2515))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2067:2067:2067))
        (PORT datab (1054:1054:1054) (1102:1102:1102))
        (PORT datac (2706:2706:2706) (2655:2655:2655))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2006:2006:2006))
        (PORT clk (3183:3183:3183) (3284:3284:3284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1661:1661:1661))
        (PORT d[1] (1488:1488:1488) (1534:1534:1534))
        (PORT d[2] (2891:2891:2891) (2973:2973:2973))
        (PORT d[3] (1213:1213:1213) (1258:1258:1258))
        (PORT d[4] (2223:2223:2223) (2294:2294:2294))
        (PORT d[5] (1830:1830:1830) (1876:1876:1876))
        (PORT d[6] (1830:1830:1830) (1904:1904:1904))
        (PORT d[7] (1242:1242:1242) (1281:1281:1281))
        (PORT d[8] (1879:1879:1879) (1911:1911:1911))
        (PORT d[9] (1392:1392:1392) (1420:1420:1420))
        (PORT d[10] (1500:1500:1500) (1543:1543:1543))
        (PORT d[11] (1192:1192:1192) (1242:1242:1242))
        (PORT d[12] (2108:2108:2108) (2131:2131:2131))
        (PORT clk (3179:3179:3179) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (3721:3721:3721))
        (PORT clk (3179:3179:3179) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3284:3284:3284))
        (PORT d[0] (3948:3948:3948) (3903:3903:3903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3267:3267:3267))
        (PORT d[1] (5435:5435:5435) (5341:5341:5341))
        (PORT d[2] (2923:2923:2923) (3073:3073:3073))
        (PORT d[3] (4271:4271:4271) (4317:4317:4317))
        (PORT d[4] (3447:3447:3447) (3517:3517:3517))
        (PORT d[5] (6821:6821:6821) (6834:6834:6834))
        (PORT d[6] (2643:2643:2643) (2800:2800:2800))
        (PORT d[7] (3258:3258:3258) (3333:3333:3333))
        (PORT d[8] (3244:3244:3244) (3425:3425:3425))
        (PORT d[9] (5865:5865:5865) (5903:5903:5903))
        (PORT d[10] (6933:6933:6933) (6848:6848:6848))
        (PORT d[11] (3666:3666:3666) (3850:3850:3850))
        (PORT d[12] (2505:2505:2505) (2607:2607:2607))
        (PORT clk (2461:2461:2461) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT d[0] (650:650:650) (605:605:605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4392:4392:4392))
        (PORT clk (2804:2804:2804) (2801:2801:2801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3075:3075:3075))
        (PORT d[1] (3641:3641:3641) (3798:3798:3798))
        (PORT d[2] (3751:3751:3751) (3906:3906:3906))
        (PORT d[3] (3784:3784:3784) (3829:3829:3829))
        (PORT d[4] (3136:3136:3136) (3100:3100:3100))
        (PORT d[5] (2488:2488:2488) (2558:2558:2558))
        (PORT d[6] (2340:2340:2340) (2491:2491:2491))
        (PORT d[7] (3309:3309:3309) (3346:3346:3346))
        (PORT d[8] (3676:3676:3676) (3861:3861:3861))
        (PORT d[9] (3300:3300:3300) (3311:3311:3311))
        (PORT d[10] (3868:3868:3868) (4138:4138:4138))
        (PORT d[11] (2694:2694:2694) (2851:2851:2851))
        (PORT d[12] (2403:2403:2403) (2462:2462:2462))
        (PORT clk (2800:2800:2800) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3917:3917:3917))
        (PORT clk (2800:2800:2800) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2801:2801:2801))
        (PORT d[0] (3854:3854:3854) (3897:3897:3897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2805:2805:2805) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3743:3743:3743))
        (PORT d[1] (4071:4071:4071) (4254:4254:4254))
        (PORT d[2] (3370:3370:3370) (3568:3568:3568))
        (PORT d[3] (7379:7379:7379) (7495:7495:7495))
        (PORT d[4] (7078:7078:7078) (7253:7253:7253))
        (PORT d[5] (7232:7232:7232) (7374:7374:7374))
        (PORT d[6] (4199:4199:4199) (4445:4445:4445))
        (PORT d[7] (3724:3724:3724) (3879:3879:3879))
        (PORT d[8] (4048:4048:4048) (4278:4278:4278))
        (PORT d[9] (7781:7781:7781) (7803:7803:7803))
        (PORT d[10] (6537:6537:6537) (6615:6615:6615))
        (PORT d[11] (4699:4699:4699) (4899:4899:4899))
        (PORT d[12] (3690:3690:3690) (3868:3868:3868))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (2230:2230:2230) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (1978:1978:1978))
        (PORT clk (2990:2990:2990) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1654:1654:1654))
        (PORT d[1] (1490:1490:1490) (1536:1536:1536))
        (PORT d[2] (2837:2837:2837) (2916:2916:2916))
        (PORT d[3] (1575:1575:1575) (1618:1618:1618))
        (PORT d[4] (2283:2283:2283) (2358:2358:2358))
        (PORT d[5] (1936:1936:1936) (1989:1989:1989))
        (PORT d[6] (1830:1830:1830) (1904:1904:1904))
        (PORT d[7] (1213:1213:1213) (1252:1252:1252))
        (PORT d[8] (1893:1893:1893) (1928:1928:1928))
        (PORT d[9] (1426:1426:1426) (1455:1455:1455))
        (PORT d[10] (1572:1572:1572) (1623:1623:1623))
        (PORT d[11] (1219:1219:1219) (1270:1270:1270))
        (PORT d[12] (2095:2095:2095) (2116:2116:2116))
        (PORT clk (2986:2986:2986) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3205:3205:3205))
        (PORT clk (2986:2986:2986) (3030:3030:3030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3034:3034:3034))
        (PORT d[0] (3563:3563:3563) (3443:3443:3443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3035:3035:3035))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3615:3615:3615))
        (PORT d[1] (5434:5434:5434) (5340:5340:5340))
        (PORT d[2] (2912:2912:2912) (3060:3060:3060))
        (PORT d[3] (4279:4279:4279) (4308:4308:4308))
        (PORT d[4] (3162:3162:3162) (3246:3246:3246))
        (PORT d[5] (6788:6788:6788) (6799:6799:6799))
        (PORT d[6] (2636:2636:2636) (2793:2793:2793))
        (PORT d[7] (3217:3217:3217) (3289:3289:3289))
        (PORT d[8] (3175:3175:3175) (3316:3316:3316))
        (PORT d[9] (5818:5818:5818) (5849:5849:5849))
        (PORT d[10] (4776:4776:4776) (4783:4783:4783))
        (PORT d[11] (5128:5128:5128) (5341:5341:5341))
        (PORT d[12] (2533:2533:2533) (2637:2637:2637))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (1475:1475:1475) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4603:4603:4603))
        (PORT clk (3577:3577:3577) (3704:3704:3704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2248:2248:2248))
        (PORT d[1] (2479:2479:2479) (2566:2566:2566))
        (PORT d[2] (2510:2510:2510) (2586:2586:2586))
        (PORT d[3] (2399:2399:2399) (2446:2446:2446))
        (PORT d[4] (2579:2579:2579) (2690:2690:2690))
        (PORT d[5] (3005:3005:3005) (3148:3148:3148))
        (PORT d[6] (2263:2263:2263) (2309:2309:2309))
        (PORT d[7] (2424:2424:2424) (2480:2480:2480))
        (PORT d[8] (2500:2500:2500) (2528:2528:2528))
        (PORT d[9] (2399:2399:2399) (2412:2412:2412))
        (PORT d[10] (4245:4245:4245) (4291:4291:4291))
        (PORT d[11] (2719:2719:2719) (2762:2762:2762))
        (PORT d[12] (2526:2526:2526) (2566:2566:2566))
        (PORT clk (3573:3573:3573) (3700:3700:3700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (3789:3789:3789))
        (PORT clk (3573:3573:3573) (3700:3700:3700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3577:3577:3577) (3704:3704:3704))
        (PORT d[0] (3985:3985:3985) (3945:3945:3945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3705:3705:3705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3240:3240:3240))
        (PORT d[1] (4381:4381:4381) (4292:4292:4292))
        (PORT d[2] (2895:2895:2895) (3021:3021:3021))
        (PORT d[3] (3114:3114:3114) (3035:3035:3035))
        (PORT d[4] (4472:4472:4472) (4514:4514:4514))
        (PORT d[5] (4050:4050:4050) (3953:3953:3953))
        (PORT d[6] (2556:2556:2556) (2666:2666:2666))
        (PORT d[7] (3968:3968:3968) (4042:4042:4042))
        (PORT d[8] (3582:3582:3582) (3756:3756:3756))
        (PORT d[9] (4488:4488:4488) (4399:4399:4399))
        (PORT d[10] (3852:3852:3852) (3779:3779:3779))
        (PORT d[11] (3558:3558:3558) (3682:3682:3682))
        (PORT d[12] (2884:2884:2884) (2974:2974:2974))
        (PORT clk (2523:2523:2523) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2510:2510:2510))
        (PORT d[0] (2137:2137:2137) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2524:2524:2524) (2643:2643:2643))
        (PORT datab (1052:1052:1052) (1100:1100:1100))
        (PORT datac (1044:1044:1044) (1029:1029:1029))
        (PORT datad (1630:1630:1630) (1578:1578:1578))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1319:1319:1319))
        (PORT datab (1050:1050:1050) (1097:1097:1097))
        (PORT datac (2697:2697:2697) (2660:2660:2660))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2727:2727:2727))
        (PORT clk (3242:3242:3242) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1881:1881:1881))
        (PORT d[1] (1188:1188:1188) (1233:1233:1233))
        (PORT d[2] (1458:1458:1458) (1472:1472:1472))
        (PORT d[3] (1227:1227:1227) (1270:1270:1270))
        (PORT d[4] (2581:2581:2581) (2647:2647:2647))
        (PORT d[5] (1173:1173:1173) (1226:1226:1226))
        (PORT d[6] (2212:2212:2212) (2285:2285:2285))
        (PORT d[7] (1218:1218:1218) (1253:1253:1253))
        (PORT d[8] (1222:1222:1222) (1269:1269:1269))
        (PORT d[9] (1242:1242:1242) (1297:1297:1297))
        (PORT d[10] (1357:1357:1357) (1375:1375:1375))
        (PORT d[11] (1165:1165:1165) (1208:1208:1208))
        (PORT d[12] (1507:1507:1507) (1546:1546:1546))
        (PORT clk (3238:3238:3238) (3278:3278:3278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4450:4450:4450) (4540:4540:4540))
        (PORT clk (3238:3238:3238) (3278:3278:3278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3282:3282:3282))
        (PORT d[0] (4656:4656:4656) (4571:4571:4571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3283:3283:3283))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3283:3283:3283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3283:3283:3283))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3283:3283:3283))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3009:3009:3009))
        (PORT d[1] (3707:3707:3707) (3621:3621:3621))
        (PORT d[2] (2946:2946:2946) (3106:3106:3106))
        (PORT d[3] (4895:4895:4895) (4931:4931:4931))
        (PORT d[4] (3774:3774:3774) (3830:3830:3830))
        (PORT d[5] (4141:4141:4141) (4058:4058:4058))
        (PORT d[6] (2216:2216:2216) (2325:2325:2325))
        (PORT d[7] (2852:2852:2852) (2932:2932:2932))
        (PORT d[8] (3212:3212:3212) (3394:3394:3394))
        (PORT d[9] (6185:6185:6185) (6217:6217:6217))
        (PORT d[10] (7629:7629:7629) (7535:7535:7535))
        (PORT d[11] (4381:4381:4381) (4560:4560:4560))
        (PORT d[12] (2526:2526:2526) (2629:2629:2629))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (674:674:674) (631:631:631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1263:1263:1263))
        (PORT clk (2863:2863:2863) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3198:3198:3198))
        (PORT d[1] (2459:2459:2459) (2545:2545:2545))
        (PORT d[2] (2549:2549:2549) (2619:2619:2619))
        (PORT d[3] (2290:2290:2290) (2335:2335:2335))
        (PORT d[4] (2985:2985:2985) (3128:3128:3128))
        (PORT d[5] (2594:2594:2594) (2749:2749:2749))
        (PORT d[6] (2429:2429:2429) (2474:2474:2474))
        (PORT d[7] (2262:2262:2262) (2293:2293:2293))
        (PORT d[8] (2957:2957:2957) (2986:2986:2986))
        (PORT d[9] (2841:2841:2841) (2828:2828:2828))
        (PORT d[10] (2253:2253:2253) (2296:2296:2296))
        (PORT d[11] (2644:2644:2644) (2683:2683:2683))
        (PORT d[12] (3469:3469:3469) (3560:3560:3560))
        (PORT clk (2859:2859:2859) (2860:2860:2860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3304:3304:3304))
        (PORT clk (2859:2859:2859) (2860:2860:2860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2863:2863:2863) (2864:2864:2864))
        (PORT d[0] (3554:3554:3554) (3438:3438:3438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2865:2865:2865))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2865:2865:2865))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2865:2865:2865))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3191:3191:3191))
        (PORT d[1] (5451:5451:5451) (5359:5359:5359))
        (PORT d[2] (3596:3596:3596) (3776:3776:3776))
        (PORT d[3] (6166:6166:6166) (6040:6040:6040))
        (PORT d[4] (5107:5107:5107) (5014:5014:5014))
        (PORT d[5] (5765:5765:5765) (5782:5782:5782))
        (PORT d[6] (2666:2666:2666) (2833:2833:2833))
        (PORT d[7] (3616:3616:3616) (3699:3699:3699))
        (PORT d[8] (3679:3679:3679) (3910:3910:3910))
        (PORT d[9] (5849:5849:5849) (5882:5882:5882))
        (PORT d[10] (6174:6174:6174) (6085:6085:6085))
        (PORT d[11] (4422:4422:4422) (4643:4643:4643))
        (PORT d[12] (2864:2864:2864) (2968:2968:2968))
        (PORT clk (2514:2514:2514) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (PORT d[0] (1367:1367:1367) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2885:2885:2885))
        (PORT clk (2981:2981:2981) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1983:1983:1983))
        (PORT d[1] (1957:1957:1957) (1932:1932:1932))
        (PORT d[2] (2066:2066:2066) (2023:2023:2023))
        (PORT d[3] (1895:1895:1895) (1853:1853:1853))
        (PORT d[4] (1608:1608:1608) (1592:1592:1592))
        (PORT d[5] (2140:2140:2140) (2207:2207:2207))
        (PORT d[6] (2280:2280:2280) (2395:2395:2395))
        (PORT d[7] (1961:1961:1961) (1934:1934:1934))
        (PORT d[8] (2011:2011:2011) (1976:1976:1976))
        (PORT d[9] (2230:2230:2230) (2211:2211:2211))
        (PORT d[10] (2711:2711:2711) (2692:2692:2692))
        (PORT d[11] (3760:3760:3760) (3931:3931:3931))
        (PORT d[12] (1989:1989:1989) (1959:1959:1959))
        (PORT clk (2977:2977:2977) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3590:3590:3590))
        (PORT clk (2977:2977:2977) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3036:3036:3036))
        (PORT d[0] (3765:3765:3765) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3037:3037:3037))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3280:3280:3280))
        (PORT d[1] (4503:4503:4503) (4365:4365:4365))
        (PORT d[2] (3267:3267:3267) (3424:3424:3424))
        (PORT d[3] (6129:6129:6129) (6238:6238:6238))
        (PORT d[4] (6741:6741:6741) (6872:6872:6872))
        (PORT d[5] (4687:4687:4687) (4546:4546:4546))
        (PORT d[6] (2601:2601:2601) (2736:2736:2736))
        (PORT d[7] (4379:4379:4379) (4505:4505:4505))
        (PORT d[8] (3961:3961:3961) (4160:4160:4160))
        (PORT d[9] (6581:6581:6581) (6611:6611:6611))
        (PORT d[10] (7133:7133:7133) (7157:7157:7157))
        (PORT d[11] (4455:4455:4455) (4714:4714:4714))
        (PORT d[12] (3260:3260:3260) (3401:3401:3401))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (2245:2245:2245) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2480:2480:2480))
        (PORT clk (2307:2307:2307) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2700:2700:2700))
        (PORT d[1] (3216:3216:3216) (3368:3368:3368))
        (PORT d[2] (3516:3516:3516) (3642:3642:3642))
        (PORT d[3] (4085:4085:4085) (4149:4149:4149))
        (PORT d[4] (3054:3054:3054) (3096:3096:3096))
        (PORT d[5] (2657:2657:2657) (2802:2802:2802))
        (PORT d[6] (2336:2336:2336) (2484:2484:2484))
        (PORT d[7] (2674:2674:2674) (2739:2739:2739))
        (PORT d[8] (4237:4237:4237) (4426:4426:4426))
        (PORT d[9] (3542:3542:3542) (3582:3582:3582))
        (PORT d[10] (3401:3401:3401) (3604:3604:3604))
        (PORT d[11] (2696:2696:2696) (2850:2850:2850))
        (PORT d[12] (2760:2760:2760) (2863:2863:2863))
        (PORT clk (2303:2303:2303) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (3894:3894:3894))
        (PORT clk (2303:2303:2303) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2207:2207:2207))
        (PORT d[0] (4499:4499:4499) (4525:4525:4525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (4190:4190:4190))
        (PORT d[1] (4492:4492:4492) (4710:4710:4710))
        (PORT d[2] (3988:3988:3988) (4198:4198:4198))
        (PORT d[3] (6961:6961:6961) (7061:7061:7061))
        (PORT d[4] (6682:6682:6682) (6860:6860:6860))
        (PORT d[5] (6903:6903:6903) (7020:7020:7020))
        (PORT d[6] (4129:4129:4129) (4376:4376:4376))
        (PORT d[7] (4066:4066:4066) (4244:4244:4244))
        (PORT d[8] (3988:3988:3988) (4238:4238:4238))
        (PORT d[9] (3835:3835:3835) (4057:4057:4057))
        (PORT d[10] (6541:6541:6541) (6611:6611:6611))
        (PORT d[11] (4821:4821:4821) (5094:5094:5094))
        (PORT d[12] (3681:3681:3681) (3885:3885:3885))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (2891:2891:2891) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2639:2639:2639))
        (PORT datab (1562:1562:1562) (1509:1509:1509))
        (PORT datad (2856:2856:2856) (2881:2881:2881))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2525:2525:2525) (2644:2644:2644))
        (PORT datab (987:987:987) (953:953:953))
        (PORT datac (2033:2033:2033) (2014:2014:2014))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4062:4062:4062))
        (PORT clk (2751:2751:2751) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3648:3648:3648))
        (PORT d[1] (3665:3665:3665) (3818:3818:3818))
        (PORT d[2] (3694:3694:3694) (3882:3882:3882))
        (PORT d[3] (3454:3454:3454) (3512:3512:3512))
        (PORT d[4] (3553:3553:3553) (3527:3527:3527))
        (PORT d[5] (2600:2600:2600) (2734:2734:2734))
        (PORT d[6] (2649:2649:2649) (2821:2821:2821))
        (PORT d[7] (3447:3447:3447) (3528:3528:3528))
        (PORT d[8] (3695:3695:3695) (3884:3884:3884))
        (PORT d[9] (3190:3190:3190) (3194:3194:3194))
        (PORT d[10] (4417:4417:4417) (4738:4738:4738))
        (PORT d[11] (3039:3039:3039) (3190:3190:3190))
        (PORT d[12] (2398:2398:2398) (2459:2459:2459))
        (PORT clk (2747:2747:2747) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (3968:3968:3968))
        (PORT clk (2747:2747:2747) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2750:2750:2750))
        (PORT d[0] (3932:3932:3932) (4012:4012:4012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2751:2751:2751))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (3725:3725:3725))
        (PORT d[1] (4072:4072:4072) (4264:4264:4264))
        (PORT d[2] (4075:4075:4075) (4266:4266:4266))
        (PORT d[3] (6878:6878:6878) (7057:7057:7057))
        (PORT d[4] (7445:7445:7445) (7620:7620:7620))
        (PORT d[5] (7869:7869:7869) (8000:8000:8000))
        (PORT d[6] (4570:4570:4570) (4811:4811:4811))
        (PORT d[7] (4085:4085:4085) (4238:4238:4238))
        (PORT d[8] (4095:4095:4095) (4337:4337:4337))
        (PORT d[9] (7265:7265:7265) (7333:7333:7333))
        (PORT d[10] (6869:6869:6869) (6944:6944:6944))
        (PORT d[11] (5062:5062:5062) (5267:5267:5267))
        (PORT d[12] (3217:3217:3217) (3337:3337:3337))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (2803:2803:2803) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1492:1492:1492))
        (PORT clk (2781:2781:2781) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3170:3170:3170))
        (PORT d[1] (2827:2827:2827) (2907:2907:2907))
        (PORT d[2] (3086:3086:3086) (3155:3155:3155))
        (PORT d[3] (2661:2661:2661) (2700:2700:2700))
        (PORT d[4] (3420:3420:3420) (3564:3564:3564))
        (PORT d[5] (2936:2936:2936) (3080:3080:3080))
        (PORT d[6] (2457:2457:2457) (2507:2507:2507))
        (PORT d[7] (2612:2612:2612) (2637:2637:2637))
        (PORT d[8] (2980:2980:2980) (3011:3011:3011))
        (PORT d[9] (3503:3503:3503) (3469:3469:3469))
        (PORT d[10] (2640:2640:2640) (2686:2686:2686))
        (PORT d[11] (2665:2665:2665) (2707:2707:2707))
        (PORT d[12] (3136:3136:3136) (3228:3228:3228))
        (PORT clk (2777:2777:2777) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (3938:3938:3938))
        (PORT clk (2777:2777:2777) (2771:2771:2771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2775:2775:2775))
        (PORT d[0] (4194:4194:4194) (4049:4049:4049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2776:2776:2776))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2776:2776:2776))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2776:2776:2776))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3543:3543:3543))
        (PORT d[1] (5760:5760:5760) (5641:5641:5641))
        (PORT d[2] (3513:3513:3513) (3678:3678:3678))
        (PORT d[3] (5310:5310:5310) (5242:5242:5242))
        (PORT d[4] (5885:5885:5885) (6013:6013:6013))
        (PORT d[5] (6016:6016:6016) (6031:6031:6031))
        (PORT d[6] (2882:2882:2882) (3025:3025:3025))
        (PORT d[7] (3500:3500:3500) (3588:3588:3588))
        (PORT d[8] (3651:3651:3651) (3878:3878:3878))
        (PORT d[9] (6185:6185:6185) (6209:6209:6209))
        (PORT d[10] (5875:5875:5875) (5794:5794:5794))
        (PORT d[11] (4360:4360:4360) (4572:4572:4572))
        (PORT d[12] (2881:2881:2881) (3007:3007:3007))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (2222:2222:2222) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1997:1997:1997))
        (PORT clk (3056:3056:3056) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1664:1664:1664))
        (PORT d[1] (1506:1506:1506) (1555:1555:1555))
        (PORT d[2] (2857:2857:2857) (2937:2937:2937))
        (PORT d[3] (1590:1590:1590) (1635:1635:1635))
        (PORT d[4] (1519:1519:1519) (1559:1559:1559))
        (PORT d[5] (1905:1905:1905) (1954:1954:1954))
        (PORT d[6] (1856:1856:1856) (1931:1931:1931))
        (PORT d[7] (1586:1586:1586) (1625:1625:1625))
        (PORT d[8] (1900:1900:1900) (1936:1936:1936))
        (PORT d[9] (2157:2157:2157) (2132:2132:2132))
        (PORT d[10] (1522:1522:1522) (1567:1567:1567))
        (PORT d[11] (1505:1505:1505) (1550:1550:1550))
        (PORT d[12] (1787:1787:1787) (1812:1812:1812))
        (PORT clk (3052:3052:3052) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (3962:3962:3962))
        (PORT clk (3052:3052:3052) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3056:3056:3056) (3139:3139:3139))
        (PORT d[0] (4135:4135:4135) (3962:3962:3962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3943:3943:3943))
        (PORT d[1] (5060:5060:5060) (4973:4973:4973))
        (PORT d[2] (3264:3264:3264) (3411:3411:3411))
        (PORT d[3] (3971:3971:3971) (4036:4036:4036))
        (PORT d[4] (4777:4777:4777) (4695:4695:4695))
        (PORT d[5] (6808:6808:6808) (6819:6819:6819))
        (PORT d[6] (2573:2573:2573) (2728:2728:2728))
        (PORT d[7] (2883:2883:2883) (2967:2967:2967))
        (PORT d[8] (3137:3137:3137) (3274:3274:3274))
        (PORT d[9] (5820:5820:5820) (5841:5841:5841))
        (PORT d[10] (6950:6950:6950) (6866:6866:6866))
        (PORT d[11] (5133:5133:5133) (5348:5348:5348))
        (PORT d[12] (2514:2514:2514) (2617:2617:2617))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (967:967:967) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1254:1254:1254))
        (PORT clk (2940:2940:2940) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3161:3161:3161))
        (PORT d[1] (2754:2754:2754) (2838:2838:2838))
        (PORT d[2] (3107:3107:3107) (3166:3166:3166))
        (PORT d[3] (2647:2647:2647) (2686:2686:2686))
        (PORT d[4] (3403:3403:3403) (3546:3546:3546))
        (PORT d[5] (3005:3005:3005) (3152:3152:3152))
        (PORT d[6] (1855:1855:1855) (1928:1928:1928))
        (PORT d[7] (2637:2637:2637) (2665:2665:2665))
        (PORT d[8] (2979:2979:2979) (3010:3010:3010))
        (PORT d[9] (3492:3492:3492) (3456:3456:3456))
        (PORT d[10] (2575:2575:2575) (2614:2614:2614))
        (PORT d[11] (2665:2665:2665) (2707:2707:2707))
        (PORT d[12] (3080:3080:3080) (3167:3167:3167))
        (PORT clk (2936:2936:2936) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3515:3515:3515))
        (PORT clk (2936:2936:2936) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2989:2989:2989))
        (PORT d[0] (3775:3775:3775) (3685:3685:3685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3506:3506:3506))
        (PORT d[1] (5434:5434:5434) (5341:5341:5341))
        (PORT d[2] (3261:3261:3261) (3433:3433:3433))
        (PORT d[3] (5804:5804:5804) (5707:5707:5707))
        (PORT d[4] (5882:5882:5882) (6026:6026:6026))
        (PORT d[5] (5685:5685:5685) (5715:5715:5715))
        (PORT d[6] (2898:2898:2898) (3048:3048:3048))
        (PORT d[7] (4083:4083:4083) (4153:4153:4153))
        (PORT d[8] (3958:3958:3958) (4184:4184:4184))
        (PORT d[9] (5826:5826:5826) (5856:5856:5856))
        (PORT d[10] (5885:5885:5885) (5803:5803:5803))
        (PORT d[11] (4381:4381:4381) (4595:4595:4595))
        (PORT d[12] (2849:2849:2849) (2972:2972:2972))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (2406:2406:2406) (2335:2335:2335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2639:2639:2639))
        (PORT datab (1048:1048:1048) (1095:1095:1095))
        (PORT datac (1304:1304:1304) (1267:1267:1267))
        (PORT datad (2072:2072:2072) (2043:2043:2043))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2523:2523:2523) (2641:2641:2641))
        (PORT datab (2232:2232:2232) (2210:2210:2210))
        (PORT datac (2347:2347:2347) (2314:2314:2314))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (457:457:457))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[3\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (461:461:461))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3355:3355:3355) (3474:3474:3474))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2311:2311:2311) (2358:2358:2358))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1799:1799:1799) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1077:1077:1077))
        (PORT datab (2396:2396:2396) (2446:2446:2446))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (765:765:765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3557:3557:3557) (3774:3774:3774))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2236:2236:2236))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (764:764:764) (811:811:811))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3782:3782:3782))
        (PORT clk (3948:3948:3948) (4110:4110:4110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (4002:4002:4002))
        (PORT d[1] (3320:3320:3320) (3492:3492:3492))
        (PORT d[2] (3303:3303:3303) (3416:3416:3416))
        (PORT d[3] (4428:4428:4428) (4613:4613:4613))
        (PORT d[4] (3356:3356:3356) (3503:3503:3503))
        (PORT d[5] (4931:4931:4931) (5155:5155:5155))
        (PORT d[6] (3246:3246:3246) (3509:3509:3509))
        (PORT d[7] (3699:3699:3699) (3890:3890:3890))
        (PORT d[8] (3037:3037:3037) (3186:3186:3186))
        (PORT d[9] (5597:5597:5597) (5801:5801:5801))
        (PORT d[10] (2973:2973:2973) (3108:3108:3108))
        (PORT d[11] (3501:3501:3501) (3715:3715:3715))
        (PORT d[12] (4527:4527:4527) (4761:4761:4761))
        (PORT clk (3944:3944:3944) (4106:4106:4106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4989:4989:4989) (4948:4948:4948))
        (PORT clk (3944:3944:3944) (4106:4106:4106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3948:3948:3948) (4110:4110:4110))
        (PORT d[0] (5034:5034:5034) (5185:5185:5185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3949:3949:3949) (4111:4111:4111))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3949:3949:3949) (4111:4111:4111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3949:3949:3949) (4111:4111:4111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3949:3949:3949) (4111:4111:4111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3970:3970:3970))
        (PORT d[1] (6703:6703:6703) (6701:6701:6701))
        (PORT d[2] (4036:4036:4036) (4255:4255:4255))
        (PORT d[3] (4000:4000:4000) (4068:4068:4068))
        (PORT d[4] (3560:3560:3560) (3669:3669:3669))
        (PORT d[5] (6576:6576:6576) (6625:6625:6625))
        (PORT d[6] (3797:3797:3797) (4031:4031:4031))
        (PORT d[7] (4788:4788:4788) (4855:4855:4855))
        (PORT d[8] (2780:2780:2780) (2928:2928:2928))
        (PORT d[9] (2644:2644:2644) (2753:2753:2753))
        (PORT d[10] (5657:5657:5657) (5751:5751:5751))
        (PORT d[11] (3200:3200:3200) (3323:3323:3323))
        (PORT d[12] (4172:4172:4172) (4432:4432:4432))
        (PORT clk (2451:2451:2451) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2442:2442:2442))
        (PORT d[0] (2505:2505:2505) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3634:3634:3634))
        (PORT clk (3812:3812:3812) (3912:3912:3912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3258:3258:3258))
        (PORT d[1] (2546:2546:2546) (2650:2650:2650))
        (PORT d[2] (2843:2843:2843) (2921:2921:2921))
        (PORT d[3] (4054:4054:4054) (4219:4219:4219))
        (PORT d[4] (2917:2917:2917) (3016:3016:3016))
        (PORT d[5] (4377:4377:4377) (4324:4324:4324))
        (PORT d[6] (2919:2919:2919) (3026:3026:3026))
        (PORT d[7] (3347:3347:3347) (3520:3520:3520))
        (PORT d[8] (2463:2463:2463) (2551:2551:2551))
        (PORT d[9] (4900:4900:4900) (5102:5102:5102))
        (PORT d[10] (3215:3215:3215) (3314:3314:3314))
        (PORT d[11] (2871:2871:2871) (2971:2971:2971))
        (PORT d[12] (4299:4299:4299) (4272:4272:4272))
        (PORT clk (3808:3808:3808) (3908:3908:3908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4884:4884:4884))
        (PORT clk (3808:3808:3808) (3908:3908:3908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3812:3812:3812) (3912:3912:3912))
        (PORT d[0] (4854:4854:4854) (4936:4936:4936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3813:3813:3813) (3913:3913:3913))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3813:3813:3813) (3913:3913:3913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3813:3813:3813) (3913:3913:3913))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3813:3813:3813) (3913:3913:3913))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2538:2538:2538))
        (PORT d[1] (6350:6350:6350) (6331:6331:6331))
        (PORT d[2] (2738:2738:2738) (2771:2771:2771))
        (PORT d[3] (2667:2667:2667) (2722:2722:2722))
        (PORT d[4] (2481:2481:2481) (2515:2515:2515))
        (PORT d[5] (2692:2692:2692) (2738:2738:2738))
        (PORT d[6] (2212:2212:2212) (2251:2251:2251))
        (PORT d[7] (2557:2557:2557) (2602:2602:2602))
        (PORT d[8] (2428:2428:2428) (2533:2533:2533))
        (PORT d[9] (2664:2664:2664) (2712:2712:2712))
        (PORT d[10] (3253:3253:3253) (3288:3288:3288))
        (PORT d[11] (3222:3222:3222) (3349:3349:3349))
        (PORT d[12] (1837:1837:1837) (1880:1880:1880))
        (PORT clk (2458:2458:2458) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2449:2449:2449))
        (PORT d[0] (2124:2124:2124) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3226:3226:3226))
        (PORT clk (3841:3841:3841) (3942:3942:3942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3228:3228:3228))
        (PORT d[1] (2509:2509:2509) (2617:2617:2617))
        (PORT d[2] (2494:2494:2494) (2570:2570:2570))
        (PORT d[3] (4598:4598:4598) (4700:4700:4700))
        (PORT d[4] (3019:3019:3019) (3119:3119:3119))
        (PORT d[5] (3981:3981:3981) (3936:3936:3936))
        (PORT d[6] (2946:2946:2946) (3054:3054:3054))
        (PORT d[7] (3646:3646:3646) (3806:3806:3806))
        (PORT d[8] (2560:2560:2560) (2648:2648:2648))
        (PORT d[9] (4909:4909:4909) (5114:5114:5114))
        (PORT d[10] (3077:3077:3077) (3263:3263:3263))
        (PORT d[11] (2882:2882:2882) (2984:2984:2984))
        (PORT d[12] (4006:4006:4006) (3989:3989:3989))
        (PORT clk (3837:3837:3837) (3938:3938:3938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (4024:4024:4024))
        (PORT clk (3837:3837:3837) (3938:3938:3938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3841:3841:3841) (3942:3942:3942))
        (PORT d[0] (4260:4260:4260) (4324:4324:4324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3842:3842:3842) (3943:3943:3943))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3842:3842:3842) (3943:3943:3943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3842:3842:3842) (3943:3943:3943))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3842:3842:3842) (3943:3943:3943))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2245:2245:2245))
        (PORT d[1] (3516:3516:3516) (3492:3492:3492))
        (PORT d[2] (2764:2764:2764) (2800:2800:2800))
        (PORT d[3] (2993:2993:2993) (3042:3042:3042))
        (PORT d[4] (2537:2537:2537) (2570:2570:2570))
        (PORT d[5] (2628:2628:2628) (2665:2665:2665))
        (PORT d[6] (2444:2444:2444) (2459:2459:2459))
        (PORT d[7] (2255:2255:2255) (2307:2307:2307))
        (PORT d[8] (2086:2086:2086) (2198:2198:2198))
        (PORT d[9] (2299:2299:2299) (2353:2353:2353))
        (PORT d[10] (3180:3180:3180) (3212:3212:3212))
        (PORT d[11] (3159:3159:3159) (3277:3277:3277))
        (PORT d[12] (1836:1836:1836) (1874:1874:1874))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (3369:3369:3369) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3282:3282:3282))
        (PORT clk (3518:3518:3518) (3632:3632:3632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3173:3173:3173))
        (PORT d[1] (3268:3268:3268) (3417:3417:3417))
        (PORT d[2] (2959:2959:2959) (3075:3075:3075))
        (PORT d[3] (4416:4416:4416) (4577:4577:4577))
        (PORT d[4] (3357:3357:3357) (3489:3489:3489))
        (PORT d[5] (3750:3750:3750) (3941:3941:3941))
        (PORT d[6] (2635:2635:2635) (2757:2757:2757))
        (PORT d[7] (3621:3621:3621) (3741:3741:3741))
        (PORT d[8] (2936:2936:2936) (3060:3060:3060))
        (PORT d[9] (4552:4552:4552) (4727:4727:4727))
        (PORT d[10] (2956:2956:2956) (3060:3060:3060))
        (PORT d[11] (3041:3041:3041) (3194:3194:3194))
        (PORT d[12] (3730:3730:3730) (3939:3939:3939))
        (PORT clk (3514:3514:3514) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (4454:4454:4454))
        (PORT clk (3514:3514:3514) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3632:3632:3632))
        (PORT d[0] (4737:4737:4737) (4745:4745:4745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3519:3519:3519) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3519:3519:3519) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3519:3519:3519) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3519:3519:3519) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3466:3466:3466))
        (PORT d[1] (5629:5629:5629) (5597:5597:5597))
        (PORT d[2] (3272:3272:3272) (3426:3426:3426))
        (PORT d[3] (3332:3332:3332) (3385:3385:3385))
        (PORT d[4] (3565:3565:3565) (3595:3595:3595))
        (PORT d[5] (3707:3707:3707) (3690:3690:3690))
        (PORT d[6] (3467:3467:3467) (3673:3673:3673))
        (PORT d[7] (3276:3276:3276) (3319:3319:3319))
        (PORT d[8] (2710:2710:2710) (2799:2799:2799))
        (PORT d[9] (3542:3542:3542) (3555:3555:3555))
        (PORT d[10] (3303:3303:3303) (3344:3344:3344))
        (PORT d[11] (3530:3530:3530) (3687:3687:3687))
        (PORT d[12] (2865:2865:2865) (2895:2895:2895))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (2204:2204:2204) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2317:2317:2317))
        (PORT datab (3122:3122:3122) (3220:3220:3220))
        (PORT datac (960:960:960) (935:935:935))
        (PORT datad (1071:1071:1071) (1060:1060:1060))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1731:1731:1731))
        (PORT datab (3119:3119:3119) (3217:3217:3217))
        (PORT datac (973:973:973) (938:938:938))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3589:3589:3589))
        (PORT clk (3870:3870:3870) (4002:4002:4002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2856:2856:2856))
        (PORT d[1] (2537:2537:2537) (2635:2635:2635))
        (PORT d[2] (2637:2637:2637) (2728:2728:2728))
        (PORT d[3] (4599:4599:4599) (4701:4701:4701))
        (PORT d[4] (3004:3004:3004) (3103:3103:3103))
        (PORT d[5] (3672:3672:3672) (3635:3635:3635))
        (PORT d[6] (2826:2826:2826) (3038:3038:3038))
        (PORT d[7] (3624:3624:3624) (3783:3783:3783))
        (PORT d[8] (3287:3287:3287) (3401:3401:3401))
        (PORT d[9] (4892:4892:4892) (5095:5095:5095))
        (PORT d[10] (3546:3546:3546) (3638:3638:3638))
        (PORT d[11] (3230:3230:3230) (3324:3324:3324))
        (PORT d[12] (3948:3948:3948) (3925:3925:3925))
        (PORT clk (3866:3866:3866) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4538:4538:4538))
        (PORT clk (3866:3866:3866) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4002:4002:4002))
        (PORT d[0] (4673:4673:4673) (4480:4480:4480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (4003:4003:4003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3871:3871:3871) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2506:2506:2506))
        (PORT d[1] (3146:3146:3146) (3132:3132:3132))
        (PORT d[2] (2706:2706:2706) (2744:2744:2744))
        (PORT d[3] (2977:2977:2977) (3025:3025:3025))
        (PORT d[4] (2559:2559:2559) (2592:2592:2592))
        (PORT d[5] (2694:2694:2694) (2737:2737:2737))
        (PORT d[6] (2238:2238:2238) (2279:2279:2279))
        (PORT d[7] (2222:2222:2222) (2271:2271:2271))
        (PORT d[8] (2342:2342:2342) (2445:2445:2445))
        (PORT d[9] (2267:2267:2267) (2316:2316:2316))
        (PORT d[10] (2223:2223:2223) (2276:2276:2276))
        (PORT d[11] (3127:3127:3127) (3172:3172:3172))
        (PORT d[12] (1830:1830:1830) (1872:1872:1872))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (2459:2459:2459) (2410:2410:2410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3287:3287:3287))
        (PORT clk (3591:3591:3591) (3725:3725:3725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3009:3009:3009))
        (PORT d[1] (2928:2928:2928) (3063:3063:3063))
        (PORT d[2] (2933:2933:2933) (3046:3046:3046))
        (PORT d[3] (4053:4053:4053) (4219:4219:4219))
        (PORT d[4] (2954:2954:2954) (3067:3067:3067))
        (PORT d[5] (4404:4404:4404) (4581:4581:4581))
        (PORT d[6] (2578:2578:2578) (2688:2688:2688))
        (PORT d[7] (3597:3597:3597) (3754:3754:3754))
        (PORT d[8] (2932:2932:2932) (3056:3056:3056))
        (PORT d[9] (5386:5386:5386) (5540:5540:5540))
        (PORT d[10] (2571:2571:2571) (2668:2668:2668))
        (PORT d[11] (3403:3403:3403) (3550:3550:3550))
        (PORT d[12] (3709:3709:3709) (3914:3914:3914))
        (PORT clk (3587:3587:3587) (3721:3721:3721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4202:4202:4202) (4043:4043:4043))
        (PORT clk (3587:3587:3587) (3721:3721:3721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3591:3591:3591) (3725:3725:3725))
        (PORT d[0] (4516:4516:4516) (4347:4347:4347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3726:3726:3726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3592:3592:3592) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3308:3308:3308))
        (PORT d[1] (5999:5999:5999) (5969:5969:5969))
        (PORT d[2] (3075:3075:3075) (3115:3115:3115))
        (PORT d[3] (3332:3332:3332) (3374:3374:3374))
        (PORT d[4] (3444:3444:3444) (3465:3465:3465))
        (PORT d[5] (4067:4067:4067) (4050:4050:4050))
        (PORT d[6] (3780:3780:3780) (3984:3984:3984))
        (PORT d[7] (2927:2927:2927) (2972:2972:2972))
        (PORT d[8] (2401:2401:2401) (2498:2498:2498))
        (PORT d[9] (2946:2946:2946) (2985:2985:2985))
        (PORT d[10] (3939:3939:3939) (3976:3976:3976))
        (PORT d[11] (3904:3904:3904) (4054:4054:4054))
        (PORT d[12] (2566:2566:2566) (2592:2592:2592))
        (PORT clk (2451:2451:2451) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (PORT d[0] (2240:2240:2240) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2307:2307:2307))
        (PORT datab (3119:3119:3119) (3217:3217:3217))
        (PORT datac (1002:1002:1002) (967:967:967))
        (PORT datad (735:735:735) (727:727:727))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3293:3293:3293))
        (PORT clk (3855:3855:3855) (3986:3986:3986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3259:3259:3259))
        (PORT d[1] (2551:2551:2551) (2650:2650:2650))
        (PORT d[2] (2628:2628:2628) (2720:2720:2720))
        (PORT d[3] (4339:4339:4339) (4464:4464:4464))
        (PORT d[4] (3387:3387:3387) (3518:3518:3518))
        (PORT d[5] (4328:4328:4328) (4272:4272:4272))
        (PORT d[6] (2832:2832:2832) (3046:3046:3046))
        (PORT d[7] (3634:3634:3634) (3793:3793:3793))
        (PORT d[8] (3244:3244:3244) (3355:3355:3355))
        (PORT d[9] (4849:4849:4849) (5049:5049:5049))
        (PORT d[10] (3047:3047:3047) (3184:3184:3184))
        (PORT d[11] (3216:3216:3216) (3310:3310:3310))
        (PORT d[12] (3966:3966:3966) (3943:3943:3943))
        (PORT clk (3851:3851:3851) (3982:3982:3982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4861:4861:4861) (4720:4720:4720))
        (PORT clk (3851:3851:3851) (3982:3982:3982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3855:3855:3855) (3986:3986:3986))
        (PORT d[0] (4881:4881:4881) (5084:5084:5084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3856:3856:3856) (3987:3987:3987))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3856:3856:3856) (3987:3987:3987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3856:3856:3856) (3987:3987:3987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3856:3856:3856) (3987:3987:3987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2284:2284:2284))
        (PORT d[1] (3535:3535:3535) (3518:3518:3518))
        (PORT d[2] (2374:2374:2374) (2414:2414:2414))
        (PORT d[3] (2554:2554:2554) (2601:2601:2601))
        (PORT d[4] (2546:2546:2546) (2580:2580:2580))
        (PORT d[5] (2353:2353:2353) (2406:2406:2406))
        (PORT d[6] (2194:2194:2194) (2233:2233:2233))
        (PORT d[7] (2215:2215:2215) (2263:2263:2263))
        (PORT d[8] (2292:2292:2292) (2342:2342:2342))
        (PORT d[9] (2247:2247:2247) (2289:2289:2289))
        (PORT d[10] (3487:3487:3487) (3510:3510:3510))
        (PORT d[11] (3152:3152:3152) (3270:3270:3270))
        (PORT d[12] (1831:1831:1831) (1872:1872:1872))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (2477:2477:2477) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (4134:4134:4134))
        (PORT clk (4045:4045:4045) (4161:4161:4161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (4067:4067:4067))
        (PORT d[1] (2892:2892:2892) (3023:3023:3023))
        (PORT d[2] (3252:3252:3252) (3360:3360:3360))
        (PORT d[3] (4430:4430:4430) (4613:4613:4613))
        (PORT d[4] (3314:3314:3314) (3457:3457:3457))
        (PORT d[5] (4926:4926:4926) (5152:5152:5152))
        (PORT d[6] (3241:3241:3241) (3496:3496:3496))
        (PORT d[7] (3984:3984:3984) (4156:4156:4156))
        (PORT d[8] (2975:2975:2975) (3094:3094:3094))
        (PORT d[9] (5344:5344:5344) (5587:5587:5587))
        (PORT d[10] (3302:3302:3302) (3435:3435:3435))
        (PORT d[11] (3822:3822:3822) (4028:4028:4028))
        (PORT d[12] (4726:4726:4726) (4928:4928:4928))
        (PORT clk (4041:4041:4041) (4157:4157:4157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4780:4780:4780))
        (PORT clk (4041:4041:4041) (4157:4157:4157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4161:4161:4161))
        (PORT d[0] (4638:4638:4638) (4838:4838:4838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4046:4046:4046) (4162:4162:4162))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4046:4046:4046) (4162:4162:4162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4046:4046:4046) (4162:4162:4162))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4046:4046:4046) (4162:4162:4162))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3622:3622:3622))
        (PORT d[1] (7010:7010:7010) (7016:7016:7016))
        (PORT d[2] (4010:4010:4010) (4216:4216:4216))
        (PORT d[3] (3911:3911:3911) (3969:3969:3969))
        (PORT d[4] (3902:3902:3902) (4003:4003:4003))
        (PORT d[5] (6962:6962:6962) (7008:7008:7008))
        (PORT d[6] (4172:4172:4172) (4401:4401:4401))
        (PORT d[7] (4816:4816:4816) (4888:4888:4888))
        (PORT d[8] (2896:2896:2896) (3037:3037:3037))
        (PORT d[9] (2638:2638:2638) (2768:2768:2768))
        (PORT d[10] (6546:6546:6546) (6581:6581:6581))
        (PORT d[11] (3198:3198:3198) (3318:3318:3318))
        (PORT d[12] (4458:4458:4458) (4707:4707:4707))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (3468:3468:3468) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2314:2314:2314))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (764:764:764) (754:754:754))
        (PORT datad (2134:2134:2134) (2082:2082:2082))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2343:2343:2343))
        (PORT datab (2507:2507:2507) (2531:2531:2531))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2770:2770:2770))
        (PORT clk (3071:3071:3071) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2846:2846:2846))
        (PORT d[1] (2790:2790:2790) (2917:2917:2917))
        (PORT d[2] (2536:2536:2536) (2616:2616:2616))
        (PORT d[3] (3343:3343:3343) (3325:3325:3325))
        (PORT d[4] (2607:2607:2607) (2676:2676:2676))
        (PORT d[5] (3793:3793:3793) (3997:3997:3997))
        (PORT d[6] (1988:1988:1988) (2113:2113:2113))
        (PORT d[7] (2698:2698:2698) (2699:2699:2699))
        (PORT d[8] (2875:2875:2875) (2949:2949:2949))
        (PORT d[9] (4722:4722:4722) (4832:4832:4832))
        (PORT d[10] (2302:2302:2302) (2417:2417:2417))
        (PORT d[11] (3082:3082:3082) (3088:3088:3088))
        (PORT d[12] (3319:3319:3319) (3481:3481:3481))
        (PORT clk (3067:3067:3067) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (3644:3644:3644))
        (PORT clk (3067:3067:3067) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3145:3145:3145))
        (PORT d[0] (3969:3969:3969) (3853:3853:3853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3121:3121:3121))
        (PORT d[1] (3424:3424:3424) (3417:3417:3417))
        (PORT d[2] (2870:2870:2870) (2995:2995:2995))
        (PORT d[3] (4205:4205:4205) (4190:4190:4190))
        (PORT d[4] (3993:3993:3993) (3967:3967:3967))
        (PORT d[5] (4300:4300:4300) (4243:4243:4243))
        (PORT d[6] (3772:3772:3772) (3959:3959:3959))
        (PORT d[7] (3481:3481:3481) (3489:3489:3489))
        (PORT d[8] (2829:2829:2829) (2974:2974:2974))
        (PORT d[9] (3727:3727:3727) (3696:3696:3696))
        (PORT d[10] (4047:4047:4047) (4022:4022:4022))
        (PORT d[11] (3687:3687:3687) (3671:3671:3671))
        (PORT d[12] (4372:4372:4372) (4547:4547:4547))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (2093:2093:2093) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3488:3488:3488))
        (PORT clk (3196:3196:3196) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3213:3213:3213))
        (PORT d[1] (2494:2494:2494) (2563:2563:2563))
        (PORT d[2] (2460:2460:2460) (2500:2500:2500))
        (PORT d[3] (2019:2019:2019) (2043:2043:2043))
        (PORT d[4] (2279:2279:2279) (2354:2354:2354))
        (PORT d[5] (3311:3311:3311) (3305:3305:3305))
        (PORT d[6] (2977:2977:2977) (3093:3093:3093))
        (PORT d[7] (2004:2004:2004) (2006:2006:2006))
        (PORT d[8] (2346:2346:2346) (2375:2375:2375))
        (PORT d[9] (3178:3178:3178) (3160:3160:3160))
        (PORT d[10] (3356:3356:3356) (3445:3445:3445))
        (PORT d[11] (2743:2743:2743) (2752:2752:2752))
        (PORT d[12] (3661:3661:3661) (3672:3672:3672))
        (PORT clk (3192:3192:3192) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4432:4432:4432))
        (PORT clk (3192:3192:3192) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3298:3298:3298))
        (PORT d[0] (4427:4427:4427) (4259:4259:4259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3299:3299:3299))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3299:3299:3299))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3299:3299:3299))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3455:3455:3455))
        (PORT d[1] (3347:3347:3347) (3331:3331:3331))
        (PORT d[2] (2873:2873:2873) (3004:3004:3004))
        (PORT d[3] (3878:3878:3878) (3861:3861:3861))
        (PORT d[4] (4335:4335:4335) (4299:4299:4299))
        (PORT d[5] (3628:3628:3628) (3578:3578:3578))
        (PORT d[6] (3432:3432:3432) (3627:3627:3627))
        (PORT d[7] (2823:2823:2823) (2843:2843:2843))
        (PORT d[8] (2844:2844:2844) (2995:2995:2995))
        (PORT d[9] (3309:3309:3309) (3275:3275:3275))
        (PORT d[10] (3637:3637:3637) (3605:3605:3605))
        (PORT d[11] (3044:3044:3044) (3035:3035:3035))
        (PORT d[12] (3087:3087:3087) (3145:3145:3145))
        (PORT clk (2460:2460:2460) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT d[0] (1617:1617:1617) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3516:3516:3516))
        (PORT clk (3203:3203:3203) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3214:3214:3214))
        (PORT d[1] (2487:2487:2487) (2556:2556:2556))
        (PORT d[2] (2803:2803:2803) (2823:2823:2823))
        (PORT d[3] (2316:2316:2316) (2341:2341:2341))
        (PORT d[4] (2212:2212:2212) (2288:2288:2288))
        (PORT d[5] (3310:3310:3310) (3305:3305:3305))
        (PORT d[6] (2958:2958:2958) (3074:3074:3074))
        (PORT d[7] (2300:2300:2300) (2292:2292:2292))
        (PORT d[8] (2331:2331:2331) (2350:2350:2350))
        (PORT d[9] (3168:3168:3168) (3149:3149:3149))
        (PORT d[10] (3332:3332:3332) (3418:3418:3418))
        (PORT d[11] (2697:2697:2697) (2707:2707:2707))
        (PORT d[12] (3677:3677:3677) (3683:3683:3683))
        (PORT clk (3199:3199:3199) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3576:3576:3576))
        (PORT clk (3199:3199:3199) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3306:3306:3306))
        (PORT d[0] (3914:3914:3914) (3771:3771:3771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3307:3307:3307))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3307:3307:3307))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3307:3307:3307))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3427:3427:3427))
        (PORT d[1] (3017:3017:3017) (3005:3005:3005))
        (PORT d[2] (3196:3196:3196) (3324:3324:3324))
        (PORT d[3] (3213:3213:3213) (3207:3207:3207))
        (PORT d[4] (3031:3031:3031) (3042:3042:3042))
        (PORT d[5] (3332:3332:3332) (3293:3293:3293))
        (PORT d[6] (2685:2685:2685) (2853:2853:2853))
        (PORT d[7] (3041:3041:3041) (3034:3034:3034))
        (PORT d[8] (2871:2871:2871) (3023:3023:3023))
        (PORT d[9] (3323:3323:3323) (3293:3293:3293))
        (PORT d[10] (3651:3651:3651) (3619:3619:3619))
        (PORT d[11] (3012:3012:3012) (2998:2998:2998))
        (PORT d[12] (2994:2994:2994) (2939:2939:2939))
        (PORT clk (2467:2467:2467) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (PORT d[0] (1486:1486:1486) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2649:2649:2649))
        (PORT datab (1969:1969:1969) (2026:2026:2026))
        (PORT datac (1036:1036:1036) (1021:1021:1021))
        (PORT datad (678:678:678) (676:676:676))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4100:4100:4100))
        (PORT clk (4082:4082:4082) (4205:4205:4205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3772:3772:3772))
        (PORT d[1] (3624:3624:3624) (3784:3784:3784))
        (PORT d[2] (3241:3241:3241) (3353:3353:3353))
        (PORT d[3] (4437:4437:4437) (4621:4621:4621))
        (PORT d[4] (3345:3345:3345) (3468:3468:3468))
        (PORT d[5] (4913:4913:4913) (5136:5136:5136))
        (PORT d[6] (3232:3232:3232) (3493:3493:3493))
        (PORT d[7] (4043:4043:4043) (4229:4229:4229))
        (PORT d[8] (2998:2998:2998) (3140:3140:3140))
        (PORT d[9] (5634:5634:5634) (5840:5840:5840))
        (PORT d[10] (3344:3344:3344) (3469:3469:3469))
        (PORT d[11] (3854:3854:3854) (4062:4062:4062))
        (PORT d[12] (4501:4501:4501) (4735:4735:4735))
        (PORT clk (4078:4078:4078) (4201:4201:4201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5103:5103:5103) (5230:5230:5230))
        (PORT clk (4078:4078:4078) (4201:4201:4201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4082:4082:4082) (4205:4205:4205))
        (PORT d[0] (5117:5117:5117) (5280:5280:5280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4083:4083:4083) (4206:4206:4206))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4083:4083:4083) (4206:4206:4206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4083:4083:4083) (4206:4206:4206))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4083:4083:4083) (4206:4206:4206))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3640:3640:3640))
        (PORT d[1] (6666:6666:6666) (6676:6676:6676))
        (PORT d[2] (4007:4007:4007) (4227:4227:4227))
        (PORT d[3] (3986:3986:3986) (4056:4056:4056))
        (PORT d[4] (3729:3729:3729) (3809:3809:3809))
        (PORT d[5] (6923:6923:6923) (6963:6963:6963))
        (PORT d[6] (4178:4178:4178) (4406:4406:4406))
        (PORT d[7] (4777:4777:4777) (4844:4844:4844))
        (PORT d[8] (2857:2857:2857) (2998:2998:2998))
        (PORT d[9] (2344:2344:2344) (2486:2486:2486))
        (PORT d[10] (5326:5326:5326) (5431:5431:5431))
        (PORT d[11] (3182:3182:3182) (3315:3315:3315))
        (PORT d[12] (5262:5262:5262) (5482:5482:5482))
        (PORT clk (2459:2459:2459) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (PORT d[0] (3479:3479:3479) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1837:1837:1837))
        (PORT datab (2071:2071:2071) (2176:2176:2176))
        (PORT datac (831:831:831) (806:806:806))
        (PORT datad (1892:1892:1892) (1871:1871:1871))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2441:2441:2441))
        (PORT clk (3004:3004:3004) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2461:2461:2461))
        (PORT d[1] (3150:3150:3150) (3233:3233:3233))
        (PORT d[2] (2552:2552:2552) (2631:2631:2631))
        (PORT d[3] (3385:3385:3385) (3382:3382:3382))
        (PORT d[4] (2613:2613:2613) (2723:2723:2723))
        (PORT d[5] (3714:3714:3714) (3890:3890:3890))
        (PORT d[6] (2596:2596:2596) (2712:2712:2712))
        (PORT d[7] (2766:2766:2766) (2834:2834:2834))
        (PORT d[8] (2864:2864:2864) (2932:2932:2932))
        (PORT d[9] (4009:4009:4009) (4133:4133:4133))
        (PORT d[10] (2915:2915:2915) (3008:3008:3008))
        (PORT d[11] (2620:2620:2620) (2723:2723:2723))
        (PORT d[12] (3333:3333:3333) (3501:3501:3501))
        (PORT clk (3000:3000:3000) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (4121:4121:4121))
        (PORT clk (3000:3000:3000) (3065:3065:3065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3069:3069:3069))
        (PORT d[0] (4256:4256:4256) (4126:4126:4126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3005:3005:3005) (3070:3070:3070))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3107:3107:3107))
        (PORT d[1] (4067:4067:4067) (4049:4049:4049))
        (PORT d[2] (2534:2534:2534) (2657:2657:2657))
        (PORT d[3] (4478:4478:4478) (4447:4447:4447))
        (PORT d[4] (3066:3066:3066) (3095:3095:3095))
        (PORT d[5] (4301:4301:4301) (4245:4245:4245))
        (PORT d[6] (3409:3409:3409) (3600:3600:3600))
        (PORT d[7] (3364:3364:3364) (3388:3388:3388))
        (PORT d[8] (3194:3194:3194) (3340:3340:3340))
        (PORT d[9] (4322:4322:4322) (4282:4282:4282))
        (PORT d[10] (5331:5331:5331) (5278:5278:5278))
        (PORT d[11] (4252:4252:4252) (4410:4410:4410))
        (PORT d[12] (3372:3372:3372) (3559:3559:3559))
        (PORT clk (2506:2506:2506) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (PORT d[0] (2526:2526:2526) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2862:2862:2862))
        (PORT clk (3065:3065:3065) (3139:3139:3139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2488:2488:2488))
        (PORT d[1] (3483:3483:3483) (3558:3558:3558))
        (PORT d[2] (2877:2877:2877) (2949:2949:2949))
        (PORT d[3] (3417:3417:3417) (3398:3398:3398))
        (PORT d[4] (2617:2617:2617) (2726:2726:2726))
        (PORT d[5] (3839:3839:3839) (4044:4044:4044))
        (PORT d[6] (2545:2545:2545) (2657:2657:2657))
        (PORT d[7] (2717:2717:2717) (2720:2720:2720))
        (PORT d[8] (2867:2867:2867) (2940:2940:2940))
        (PORT d[9] (4378:4378:4378) (4496:4496:4496))
        (PORT d[10] (2615:2615:2615) (2704:2704:2704))
        (PORT d[11] (2331:2331:2331) (2452:2452:2452))
        (PORT d[12] (3307:3307:3307) (3472:3472:3472))
        (PORT clk (3061:3061:3061) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4224:4224:4224) (4128:4128:4128))
        (PORT clk (3061:3061:3061) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3139:3139:3139))
        (PORT d[0] (4136:4136:4136) (4281:4281:4281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3140:3140:3140))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3644:3644:3644))
        (PORT d[1] (3722:3722:3722) (3714:3714:3714))
        (PORT d[2] (2918:2918:2918) (3046:3046:3046))
        (PORT d[3] (3913:3913:3913) (3903:3903:3903))
        (PORT d[4] (3641:3641:3641) (3620:3620:3620))
        (PORT d[5] (4247:4247:4247) (4181:4181:4181))
        (PORT d[6] (3464:3464:3464) (3661:3661:3661))
        (PORT d[7] (3490:3490:3490) (3500:3500:3500))
        (PORT d[8] (2838:2838:2838) (2983:2983:2983))
        (PORT d[9] (3708:3708:3708) (3686:3686:3686))
        (PORT d[10] (3993:3993:3993) (3963:3963:3963))
        (PORT d[11] (3709:3709:3709) (3692:3692:3692))
        (PORT d[12] (3740:3740:3740) (3921:3921:3921))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (2045:2045:2045) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2834:2834:2834))
        (PORT clk (3042:3042:3042) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2829:2829:2829))
        (PORT d[1] (3488:3488:3488) (3564:3564:3564))
        (PORT d[2] (2940:2940:2940) (3011:3011:3011))
        (PORT d[3] (3020:3020:3020) (3009:3009:3009))
        (PORT d[4] (2654:2654:2654) (2770:2770:2770))
        (PORT d[5] (3814:3814:3814) (4018:4018:4018))
        (PORT d[6] (2274:2274:2274) (2392:2392:2392))
        (PORT d[7] (2705:2705:2705) (2706:2706:2706))
        (PORT d[8] (2843:2843:2843) (2912:2912:2912))
        (PORT d[9] (4715:4715:4715) (4825:4825:4825))
        (PORT d[10] (2655:2655:2655) (2751:2751:2751))
        (PORT d[11] (2318:2318:2318) (2435:2435:2435))
        (PORT d[12] (3322:3322:3322) (3482:3482:3482))
        (PORT clk (3038:3038:3038) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4266:4266:4266))
        (PORT clk (3038:3038:3038) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3117:3117:3117))
        (PORT d[0] (4443:4443:4443) (4443:4443:4443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3960:3960:3960))
        (PORT d[1] (3721:3721:3721) (3704:3704:3704))
        (PORT d[2] (2868:2868:2868) (2980:2980:2980))
        (PORT d[3] (4165:4165:4165) (4147:4147:4147))
        (PORT d[4] (3953:3953:3953) (3923:3923:3923))
        (PORT d[5] (4293:4293:4293) (4234:4234:4234))
        (PORT d[6] (3020:3020:3020) (3216:3216:3216))
        (PORT d[7] (3519:3519:3519) (3528:3528:3528))
        (PORT d[8] (2868:2868:2868) (3018:3018:3018))
        (PORT d[9] (3697:3697:3697) (3662:3662:3662))
        (PORT d[10] (4033:4033:4033) (4004:4004:4004))
        (PORT d[11] (3719:3719:3719) (3704:3704:3704))
        (PORT d[12] (4038:4038:4038) (4209:4209:4209))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (2154:2154:2154) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3161:3161:3161))
        (PORT clk (3158:3158:3158) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3188:3188:3188))
        (PORT d[1] (3173:3173:3173) (3284:3284:3284))
        (PORT d[2] (2757:2757:2757) (2785:2785:2785))
        (PORT d[3] (3350:3350:3350) (3341:3341:3341))
        (PORT d[4] (2324:2324:2324) (2402:2402:2402))
        (PORT d[5] (3676:3676:3676) (3666:3666:3666))
        (PORT d[6] (2609:2609:2609) (2729:2729:2729))
        (PORT d[7] (2328:2328:2328) (2330:2330:2330))
        (PORT d[8] (3180:3180:3180) (3246:3246:3246))
        (PORT d[9] (2541:2541:2541) (2528:2528:2528))
        (PORT d[10] (2984:2984:2984) (3074:3074:3074))
        (PORT d[11] (2694:2694:2694) (2705:2705:2705))
        (PORT d[12] (3308:3308:3308) (3469:3469:3469))
        (PORT clk (3154:3154:3154) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3518:3518:3518))
        (PORT clk (3154:3154:3154) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3158:3158:3158) (3246:3246:3246))
        (PORT d[0] (3760:3760:3760) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3408:3408:3408))
        (PORT d[1] (3382:3382:3382) (3371:3371:3371))
        (PORT d[2] (2917:2917:2917) (3050:3050:3050))
        (PORT d[3] (3833:3833:3833) (3812:3812:3812))
        (PORT d[4] (4333:4333:4333) (4294:4294:4294))
        (PORT d[5] (4634:4634:4634) (4570:4570:4570))
        (PORT d[6] (2706:2706:2706) (2877:2877:2877))
        (PORT d[7] (3021:3021:3021) (3014:3014:3014))
        (PORT d[8] (3241:3241:3241) (3389:3389:3389))
        (PORT d[9] (3345:3345:3345) (3314:3314:3314))
        (PORT d[10] (3950:3950:3950) (3912:3912:3912))
        (PORT d[11] (3351:3351:3351) (3339:3339:3339))
        (PORT d[12] (3443:3443:3443) (3504:3504:3504))
        (PORT clk (2460:2460:2460) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (PORT d[0] (1966:1966:1966) (1866:1866:1866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2478:2478:2478) (2579:2579:2579))
        (PORT datab (2516:2516:2516) (2635:2635:2635))
        (PORT datac (689:689:689) (684:684:684))
        (PORT datad (1100:1100:1100) (1090:1090:1090))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1084:1084:1084))
        (PORT datab (2517:2517:2517) (2636:2636:2636))
        (PORT datac (987:987:987) (976:976:976))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[4\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2508:2508:2508) (2533:2533:2533))
        (PORT datac (608:608:608) (600:600:600))
        (PORT datad (1691:1691:1691) (1708:1708:1708))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2563:2563:2563))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2590:2590:2590) (2493:2493:2493))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1626:1626:1626) (1658:1658:1658))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1799:1799:1799) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1076:1076:1076))
        (PORT datab (2389:2389:2389) (2438:2438:2438))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4067:4067:4067) (4389:4389:4389))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2236:2236:2236))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (806:806:806) (853:853:853))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3841:3841:3841))
        (PORT clk (3118:3118:3118) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2721:2721:2721))
        (PORT d[1] (2852:2852:2852) (2983:2983:2983))
        (PORT d[2] (2978:2978:2978) (3103:3103:3103))
        (PORT d[3] (2874:2874:2874) (2820:2820:2820))
        (PORT d[4] (2951:2951:2951) (3091:3091:3091))
        (PORT d[5] (2647:2647:2647) (2794:2794:2794))
        (PORT d[6] (2984:2984:2984) (2955:2955:2955))
        (PORT d[7] (3043:3043:3043) (3012:3012:3012))
        (PORT d[8] (2881:2881:2881) (2992:2992:2992))
        (PORT d[9] (4351:4351:4351) (4429:4429:4429))
        (PORT d[10] (3095:3095:3095) (3115:3115:3115))
        (PORT d[11] (3235:3235:3235) (3397:3397:3397))
        (PORT d[12] (3067:3067:3067) (3038:3038:3038))
        (PORT clk (3114:3114:3114) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (4005:4005:4005))
        (PORT clk (3114:3114:3114) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3200:3200:3200))
        (PORT d[0] (4181:4181:4181) (4207:4207:4207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3201:3201:3201))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3201:3201:3201))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3201:3201:3201))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3611:3611:3611))
        (PORT d[1] (5379:5379:5379) (5244:5244:5244))
        (PORT d[2] (3262:3262:3262) (3384:3384:3384))
        (PORT d[3] (5063:5063:5063) (5163:5163:5163))
        (PORT d[4] (4054:4054:4054) (4106:4106:4106))
        (PORT d[5] (5011:5011:5011) (4873:4873:4873))
        (PORT d[6] (2195:2195:2195) (2301:2301:2301))
        (PORT d[7] (3694:3694:3694) (3861:3861:3861))
        (PORT d[8] (4322:4322:4322) (4514:4514:4514))
        (PORT d[9] (7943:7943:7943) (7955:7955:7955))
        (PORT d[10] (7483:7483:7483) (7537:7537:7537))
        (PORT d[11] (5738:5738:5738) (5978:5978:5978))
        (PORT d[12] (2979:2979:2979) (3092:3092:3092))
        (PORT clk (2506:2506:2506) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (PORT d[0] (2908:2908:2908) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3130:3130:3130))
        (PORT clk (2755:2755:2755) (2753:2753:2753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3102:3102:3102))
        (PORT d[1] (3673:3673:3673) (3840:3840:3840))
        (PORT d[2] (3721:3721:3721) (3910:3910:3910))
        (PORT d[3] (3489:3489:3489) (3545:3545:3545))
        (PORT d[4] (3510:3510:3510) (3472:3472:3472))
        (PORT d[5] (2599:2599:2599) (2734:2734:2734))
        (PORT d[6] (2961:2961:2961) (3133:3133:3133))
        (PORT d[7] (3433:3433:3433) (3513:3513:3513))
        (PORT d[8] (3672:3672:3672) (3856:3856:3856))
        (PORT d[9] (2831:2831:2831) (2835:2835:2835))
        (PORT d[10] (4385:4385:4385) (4701:4701:4701))
        (PORT d[11] (3040:3040:3040) (3190:3190:3190))
        (PORT d[12] (2399:2399:2399) (2460:2460:2460))
        (PORT clk (2751:2751:2751) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (3945:3945:3945))
        (PORT clk (2751:2751:2751) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2753:2753:2753))
        (PORT d[0] (4094:4094:4094) (4204:4204:4204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2754:2754:2754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2754:2754:2754))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2754:2754:2754))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3762:3762:3762))
        (PORT d[1] (4093:4093:4093) (4286:4286:4286))
        (PORT d[2] (3364:3364:3364) (3560:3560:3560))
        (PORT d[3] (6869:6869:6869) (7046:7046:7046))
        (PORT d[4] (7419:7419:7419) (7592:7592:7592))
        (PORT d[5] (7643:7643:7643) (7783:7783:7783))
        (PORT d[6] (4571:4571:4571) (4812:4812:4812))
        (PORT d[7] (4565:4565:4565) (4737:4737:4737))
        (PORT d[8] (4379:4379:4379) (4608:4608:4608))
        (PORT d[9] (6896:6896:6896) (6986:6986:6986))
        (PORT d[10] (7182:7182:7182) (7253:7253:7253))
        (PORT d[11] (5039:5039:5039) (5240:5240:5240))
        (PORT d[12] (2931:2931:2931) (3061:3061:3061))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (3302:3302:3302) (3381:3381:3381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3898:3898:3898))
        (PORT clk (3337:3337:3337) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (2963:2963:2963))
        (PORT d[1] (2837:2837:2837) (2964:2964:2964))
        (PORT d[2] (2918:2918:2918) (3030:3030:3030))
        (PORT d[3] (3397:3397:3397) (3407:3407:3407))
        (PORT d[4] (3308:3308:3308) (3448:3448:3448))
        (PORT d[5] (2619:2619:2619) (2759:2759:2759))
        (PORT d[6] (3275:3275:3275) (3237:3237:3237))
        (PORT d[7] (3366:3366:3366) (3330:3330:3330))
        (PORT d[8] (2902:2902:2902) (3015:3015:3015))
        (PORT d[9] (3969:3969:3969) (4049:4049:4049))
        (PORT d[10] (3426:3426:3426) (3442:3442:3442))
        (PORT d[11] (3247:3247:3247) (3420:3420:3420))
        (PORT d[12] (3431:3431:3431) (3403:3403:3403))
        (PORT clk (3333:3333:3333) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3917:3917:3917))
        (PORT clk (3333:3333:3333) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3404:3404:3404))
        (PORT d[0] (4021:4021:4021) (3850:3850:3850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3634:3634:3634))
        (PORT d[1] (5771:5771:5771) (5635:5635:5635))
        (PORT d[2] (2240:2240:2240) (2245:2245:2245))
        (PORT d[3] (5415:5415:5415) (5562:5562:5562))
        (PORT d[4] (3793:3793:3793) (3871:3871:3871))
        (PORT d[5] (5384:5384:5384) (5249:5249:5249))
        (PORT d[6] (2471:2471:2471) (2575:2575:2575))
        (PORT d[7] (3683:3683:3683) (3842:3842:3842))
        (PORT d[8] (5007:5007:5007) (5202:5202:5202))
        (PORT d[9] (7195:7195:7195) (7236:7236:7236))
        (PORT d[10] (7185:7185:7185) (7241:7241:7241))
        (PORT d[11] (6046:6046:6046) (6275:6275:6275))
        (PORT d[12] (3337:3337:3337) (3451:3451:3451))
        (PORT clk (2493:2493:2493) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (PORT d[0] (2901:2901:2901) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3112:3112:3112))
        (PORT clk (2719:2719:2719) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3117:3117:3117))
        (PORT d[1] (3285:3285:3285) (3441:3441:3441))
        (PORT d[2] (3722:3722:3722) (3903:3903:3903))
        (PORT d[3] (3464:3464:3464) (3508:3508:3508))
        (PORT d[4] (3127:3127:3127) (3219:3219:3219))
        (PORT d[5] (2605:2605:2605) (2740:2740:2740))
        (PORT d[6] (2663:2663:2663) (2840:2840:2840))
        (PORT d[7] (3079:3079:3079) (3167:3167:3167))
        (PORT d[8] (3945:3945:3945) (4087:4087:4087))
        (PORT d[9] (3259:3259:3259) (3274:3274:3274))
        (PORT d[10] (4373:4373:4373) (4688:4688:4688))
        (PORT d[11] (2718:2718:2718) (2906:2906:2906))
        (PORT d[12] (2761:2761:2761) (2820:2820:2820))
        (PORT clk (2715:2715:2715) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (3731:3731:3731))
        (PORT clk (2715:2715:2715) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2712:2712:2712))
        (PORT d[0] (3820:3820:3820) (3770:3770:3770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2713:2713:2713))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3657:3657:3657))
        (PORT d[1] (4028:4028:4028) (4209:4209:4209))
        (PORT d[2] (3235:3235:3235) (3387:3387:3387))
        (PORT d[3] (6804:6804:6804) (6969:6969:6969))
        (PORT d[4] (7770:7770:7770) (7940:7940:7940))
        (PORT d[5] (7921:7921:7921) (8055:8055:8055))
        (PORT d[6] (4939:4939:4939) (5180:5180:5180))
        (PORT d[7] (4969:4969:4969) (5137:5137:5137))
        (PORT d[8] (3755:3755:3755) (4019:4019:4019))
        (PORT d[9] (7255:7255:7255) (7338:7338:7338))
        (PORT d[10] (7518:7518:7518) (7583:7583:7583))
        (PORT d[11] (5405:5405:5405) (5605:5605:5605))
        (PORT d[12] (3535:3535:3535) (3650:3650:3650))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (3266:3266:3266) (3351:3351:3351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3063:3063:3063) (3119:3119:3119))
        (PORT datab (1454:1454:1454) (1545:1545:1545))
        (PORT datac (1395:1395:1395) (1410:1410:1410))
        (PORT datad (2438:2438:2438) (2409:2409:2409))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3063:3063:3063) (3119:3119:3119))
        (PORT datab (1451:1451:1451) (1455:1455:1455))
        (PORT datac (2229:2229:2229) (2233:2233:2233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2878:2878:2878))
        (PORT clk (2999:2999:2999) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1998:1998:1998))
        (PORT d[1] (2879:2879:2879) (3014:3014:3014))
        (PORT d[2] (2411:2411:2411) (2369:2369:2369))
        (PORT d[3] (2715:2715:2715) (2738:2738:2738))
        (PORT d[4] (1932:1932:1932) (1917:1917:1917))
        (PORT d[5] (2497:2497:2497) (2559:2559:2559))
        (PORT d[6] (2667:2667:2667) (2780:2780:2780))
        (PORT d[7] (2272:2272:2272) (2241:2241:2241))
        (PORT d[8] (2687:2687:2687) (2629:2629:2629))
        (PORT d[9] (2627:2627:2627) (2610:2610:2610))
        (PORT d[10] (2416:2416:2416) (2406:2406:2406))
        (PORT d[11] (3429:3429:3429) (3604:3604:3604))
        (PORT d[12] (2367:2367:2367) (2336:2336:2336))
        (PORT clk (2995:2995:2995) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3343:3343:3343))
        (PORT clk (2995:2995:2995) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2999:2999:2999) (3055:3055:3055))
        (PORT d[0] (3567:3567:3567) (3389:3389:3389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3000:3000:3000) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3616:3616:3616))
        (PORT d[1] (4872:4872:4872) (4726:4726:4726))
        (PORT d[2] (3632:3632:3632) (3785:3785:3785))
        (PORT d[3] (6416:6416:6416) (6508:6508:6508))
        (PORT d[4] (7041:7041:7041) (7177:7177:7177))
        (PORT d[5] (4580:4580:4580) (4433:4433:4433))
        (PORT d[6] (4758:4758:4758) (4955:4955:4955))
        (PORT d[7] (4403:4403:4403) (4532:4532:4532))
        (PORT d[8] (3982:3982:3982) (4184:4184:4184))
        (PORT d[9] (6939:6939:6939) (6967:6967:6967))
        (PORT d[10] (7179:7179:7179) (7210:7210:7210))
        (PORT d[11] (5392:5392:5392) (5597:5597:5597))
        (PORT d[12] (2864:2864:2864) (2964:2964:2964))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (1989:1989:1989) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3395:3395:3395))
        (PORT clk (3070:3070:3070) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2385:2385:2385))
        (PORT d[1] (2832:2832:2832) (2965:2965:2965))
        (PORT d[2] (3326:3326:3326) (3445:3445:3445))
        (PORT d[3] (2735:2735:2735) (2768:2768:2768))
        (PORT d[4] (3272:3272:3272) (3392:3392:3392))
        (PORT d[5] (2996:2996:2996) (3140:3140:3140))
        (PORT d[6] (2599:2599:2599) (2556:2556:2556))
        (PORT d[7] (2712:2712:2712) (2687:2687:2687))
        (PORT d[8] (2720:2720:2720) (2676:2676:2676))
        (PORT d[9] (2964:2964:2964) (2944:2944:2944))
        (PORT d[10] (2925:2925:2925) (2868:2868:2868))
        (PORT d[11] (3634:3634:3634) (3803:3803:3803))
        (PORT d[12] (2748:2748:2748) (2725:2725:2725))
        (PORT clk (3066:3066:3066) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3747:3747:3747))
        (PORT clk (3066:3066:3066) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3147:3147:3147))
        (PORT d[0] (3892:3892:3892) (3716:3716:3716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3071:3071:3071) (3148:3148:3148))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (3976:3976:3976))
        (PORT d[1] (4956:4956:4956) (4830:4830:4830))
        (PORT d[2] (2867:2867:2867) (2976:2976:2976))
        (PORT d[3] (6120:6120:6120) (6219:6219:6219))
        (PORT d[4] (3716:3716:3716) (3771:3771:3771))
        (PORT d[5] (4665:4665:4665) (4528:4528:4528))
        (PORT d[6] (4815:4815:4815) (5007:5007:5007))
        (PORT d[7] (4035:4035:4035) (4199:4199:4199))
        (PORT d[8] (3996:3996:3996) (4193:4193:4193))
        (PORT d[9] (6237:6237:6237) (6292:6292:6292))
        (PORT d[10] (6847:6847:6847) (6906:6906:6906))
        (PORT d[11] (5355:5355:5355) (5589:5589:5589))
        (PORT d[12] (2590:2590:2590) (2704:2704:2704))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (2532:2532:2532) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3227:3227:3227))
        (PORT clk (3051:3051:3051) (3128:3128:3128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2315:2315:2315))
        (PORT d[1] (2862:2862:2862) (2990:2990:2990))
        (PORT d[2] (2734:2734:2734) (2684:2684:2684))
        (PORT d[3] (2175:2175:2175) (2136:2136:2136))
        (PORT d[4] (2606:2606:2606) (2557:2557:2557))
        (PORT d[5] (2496:2496:2496) (2563:2563:2563))
        (PORT d[6] (2595:2595:2595) (2568:2568:2568))
        (PORT d[7] (2685:2685:2685) (2649:2649:2649))
        (PORT d[8] (2713:2713:2713) (2668:2668:2668))
        (PORT d[9] (2928:2928:2928) (2907:2907:2907))
        (PORT d[10] (2648:2648:2648) (2617:2617:2617))
        (PORT d[11] (3096:3096:3096) (3275:3275:3275))
        (PORT d[12] (2695:2695:2695) (2665:2665:2665))
        (PORT clk (3047:3047:3047) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (3972:3972:3972))
        (PORT clk (3047:3047:3047) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3051:3051:3051) (3128:3128:3128))
        (PORT d[0] (4196:4196:4196) (4068:4068:4068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3129:3129:3129))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3129:3129:3129))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3052:3052:3052) (3129:3129:3129))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3641:3641:3641))
        (PORT d[1] (4556:4556:4556) (4424:4424:4424))
        (PORT d[2] (2851:2851:2851) (2948:2948:2948))
        (PORT d[3] (6059:6059:6059) (6162:6162:6162))
        (PORT d[4] (7053:7053:7053) (7187:7187:7187))
        (PORT d[5] (4681:4681:4681) (4545:4545:4545))
        (PORT d[6] (4764:4764:4764) (4953:4953:4953))
        (PORT d[7] (4788:4788:4788) (4913:4913:4913))
        (PORT d[8] (3989:3989:3989) (4185:4185:4185))
        (PORT d[9] (7307:7307:7307) (7333:7333:7333))
        (PORT d[10] (7477:7477:7477) (7499:7499:7499))
        (PORT d[11] (5086:5086:5086) (5327:5327:5327))
        (PORT d[12] (2849:2849:2849) (2961:2961:2961))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (PORT d[0] (2499:2499:2499) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3218:3218:3218))
        (PORT clk (3035:3035:3035) (3092:3092:3092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1991:1991:1991))
        (PORT d[1] (2831:2831:2831) (2962:2962:2962))
        (PORT d[2] (2446:2446:2446) (2406:2406:2406))
        (PORT d[3] (2212:2212:2212) (2172:2172:2172))
        (PORT d[4] (1981:1981:1981) (1961:1961:1961))
        (PORT d[5] (2503:2503:2503) (2566:2566:2566))
        (PORT d[6] (2000:2000:2000) (1995:1995:1995))
        (PORT d[7] (2294:2294:2294) (2264:2264:2264))
        (PORT d[8] (2731:2731:2731) (2688:2688:2688))
        (PORT d[9] (2913:2913:2913) (2889:2889:2889))
        (PORT d[10] (3303:3303:3303) (3241:3241:3241))
        (PORT d[11] (3405:3405:3405) (3578:3578:3578))
        (PORT d[12] (2361:2361:2361) (2335:2335:2335))
        (PORT clk (3031:3031:3031) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3190:3190:3190))
        (PORT clk (3031:3031:3031) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3092:3092:3092))
        (PORT d[0] (3489:3489:3489) (3531:3531:3531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3036:3036:3036) (3093:3093:3093))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3670:3670:3670))
        (PORT d[1] (4593:4593:4593) (4449:4449:4449))
        (PORT d[2] (2825:2825:2825) (2936:2936:2936))
        (PORT d[3] (6413:6413:6413) (6518:6518:6518))
        (PORT d[4] (3698:3698:3698) (3749:3749:3749))
        (PORT d[5] (4550:4550:4550) (4395:4395:4395))
        (PORT d[6] (4468:4468:4468) (4664:4664:4664))
        (PORT d[7] (4813:4813:4813) (4939:4939:4939))
        (PORT d[8] (4334:4334:4334) (4535:4535:4535))
        (PORT d[9] (7275:7275:7275) (7297:7297:7297))
        (PORT d[10] (7472:7472:7472) (7493:7493:7493))
        (PORT d[11] (5373:5373:5373) (5591:5591:5591))
        (PORT d[12] (2482:2482:2482) (2580:2580:2580))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (2409:2409:2409) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1088:1088:1088))
        (PORT datab (1454:1454:1454) (1544:1544:1544))
        (PORT datac (1057:1057:1057) (1038:1038:1038))
        (PORT datad (3031:3031:3031) (3072:3072:3072))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3063:3063:3063) (3119:3119:3119))
        (PORT datab (1067:1067:1067) (1055:1055:1055))
        (PORT datac (1038:1038:1038) (1040:1040:1040))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2911:2911:2911))
        (PORT clk (3293:3293:3293) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1597:1597:1597))
        (PORT d[1] (2494:2494:2494) (2580:2580:2580))
        (PORT d[2] (3067:3067:3067) (3118:3118:3118))
        (PORT d[3] (1617:1617:1617) (1662:1662:1662))
        (PORT d[4] (2819:2819:2819) (2916:2916:2916))
        (PORT d[5] (1893:1893:1893) (1939:1939:1939))
        (PORT d[6] (1841:1841:1841) (1882:1882:1882))
        (PORT d[7] (1645:1645:1645) (1691:1691:1691))
        (PORT d[8] (1915:1915:1915) (1950:1950:1950))
        (PORT d[9] (1842:1842:1842) (1885:1885:1885))
        (PORT d[10] (1992:1992:1992) (2002:2002:2002))
        (PORT d[11] (1970:1970:1970) (2014:2014:2014))
        (PORT d[12] (2143:2143:2143) (2176:2176:2176))
        (PORT clk (3289:3289:3289) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (3923:3923:3923))
        (PORT clk (3289:3289:3289) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3364:3364:3364))
        (PORT d[0] (4240:4240:4240) (4110:4110:4110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2589:2589:2589))
        (PORT d[1] (3973:3973:3973) (3885:3885:3885))
        (PORT d[2] (2536:2536:2536) (2665:2665:2665))
        (PORT d[3] (4330:4330:4330) (4412:4412:4412))
        (PORT d[4] (4101:4101:4101) (4129:4129:4129))
        (PORT d[5] (3741:3741:3741) (3648:3648:3648))
        (PORT d[6] (2180:2180:2180) (2289:2289:2289))
        (PORT d[7] (3527:3527:3527) (3611:3611:3611))
        (PORT d[8] (3607:3607:3607) (3791:3791:3791))
        (PORT d[9] (4140:4140:4140) (4052:4052:4052))
        (PORT d[10] (3629:3629:3629) (3536:3536:3536))
        (PORT d[11] (4805:4805:4805) (4993:4993:4993))
        (PORT d[12] (2891:2891:2891) (2993:2993:2993))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (1267:1267:1267) (1198:1198:1198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3151:3151:3151))
        (PORT clk (2986:2986:2986) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (1967:1967:1967))
        (PORT d[1] (2879:2879:2879) (3015:3015:3015))
        (PORT d[2] (2421:2421:2421) (2377:2377:2377))
        (PORT d[3] (1842:1842:1842) (1803:1803:1803))
        (PORT d[4] (2477:2477:2477) (2426:2426:2426))
        (PORT d[5] (2149:2149:2149) (2217:2217:2217))
        (PORT d[6] (2666:2666:2666) (2779:2779:2779))
        (PORT d[7] (2357:2357:2357) (2331:2331:2331))
        (PORT d[8] (2655:2655:2655) (2593:2593:2593))
        (PORT d[9] (2561:2561:2561) (2538:2538:2538))
        (PORT d[10] (2723:2723:2723) (2705:2705:2705))
        (PORT d[11] (3455:3455:3455) (3632:3632:3632))
        (PORT d[12] (2339:2339:2339) (2311:2311:2311))
        (PORT clk (2982:2982:2982) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3536:3536:3536))
        (PORT clk (2982:2982:2982) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2986:2986:2986) (3040:3040:3040))
        (PORT d[0] (3660:3660:3660) (3463:3463:3463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3041:3041:3041))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3041:3041:3041))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3041:3041:3041))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3289:3289:3289))
        (PORT d[1] (4213:4213:4213) (4070:4070:4070))
        (PORT d[2] (3600:3600:3600) (3752:3752:3752))
        (PORT d[3] (6364:6364:6364) (6414:6414:6414))
        (PORT d[4] (6720:6720:6720) (6864:6864:6864))
        (PORT d[5] (4651:4651:4651) (4508:4508:4508))
        (PORT d[6] (4093:4093:4093) (4291:4291:4291))
        (PORT d[7] (4428:4428:4428) (4558:4558:4558))
        (PORT d[8] (3899:3899:3899) (4096:4096:4096))
        (PORT d[9] (6907:6907:6907) (6932:6932:6932))
        (PORT d[10] (7171:7171:7171) (7197:7197:7197))
        (PORT d[11] (5712:5712:5712) (5920:5920:5920))
        (PORT d[12] (2527:2527:2527) (2631:2631:2631))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (1737:1737:1737) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3073:3073:3073))
        (PORT clk (3007:3007:3007) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2033:2033:2033))
        (PORT d[1] (2846:2846:2846) (2979:2979:2979))
        (PORT d[2] (2445:2445:2445) (2405:2405:2405))
        (PORT d[3] (2182:2182:2182) (2142:2142:2142))
        (PORT d[4] (1951:1951:1951) (1930:1930:1930))
        (PORT d[5] (2489:2489:2489) (2555:2555:2555))
        (PORT d[6] (3042:3042:3042) (3148:3148:3148))
        (PORT d[7] (2668:2668:2668) (2631:2631:2631))
        (PORT d[8] (2371:2371:2371) (2335:2335:2335))
        (PORT d[9] (2597:2597:2597) (2575:2575:2575))
        (PORT d[10] (3278:3278:3278) (3214:3214:3214))
        (PORT d[11] (3420:3420:3420) (3595:3595:3595))
        (PORT d[12] (2391:2391:2391) (2370:2370:2370))
        (PORT clk (3003:3003:3003) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4062:4062:4062))
        (PORT clk (3003:3003:3003) (3059:3059:3059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3063:3063:3063))
        (PORT d[0] (4249:4249:4249) (4144:4144:4144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3064:3064:3064))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3064:3064:3064))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3064:3064:3064))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3605:3605:3605))
        (PORT d[1] (4572:4572:4572) (4440:4440:4440))
        (PORT d[2] (3605:3605:3605) (3756:3756:3756))
        (PORT d[3] (6439:6439:6439) (6546:6546:6546))
        (PORT d[4] (7084:7084:7084) (7209:7209:7209))
        (PORT d[5] (4276:4276:4276) (4136:4136:4136))
        (PORT d[6] (4473:4473:4473) (4671:4671:4671))
        (PORT d[7] (4837:4837:4837) (4967:4967:4967))
        (PORT d[8] (4026:4026:4026) (4225:4225:4225))
        (PORT d[9] (7300:7300:7300) (7325:7325:7325))
        (PORT d[10] (7460:7460:7460) (7480:7480:7480))
        (PORT d[11] (5353:5353:5353) (5571:5571:5571))
        (PORT d[12] (2541:2541:2541) (2645:2645:2645))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (2284:2284:2284) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3127:3127:3127))
        (PORT clk (2950:2950:2950) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3174:3174:3174))
        (PORT d[1] (3150:3150:3150) (3296:3296:3296))
        (PORT d[2] (3682:3682:3682) (3832:3832:3832))
        (PORT d[3] (3119:3119:3119) (3175:3175:3175))
        (PORT d[4] (3484:3484:3484) (3564:3564:3564))
        (PORT d[5] (2649:2649:2649) (2789:2789:2789))
        (PORT d[6] (2631:2631:2631) (2811:2811:2811))
        (PORT d[7] (3473:3473:3473) (3563:3563:3563))
        (PORT d[8] (3622:3622:3622) (3769:3769:3769))
        (PORT d[9] (3549:3549:3549) (3554:3554:3554))
        (PORT d[10] (4383:4383:4383) (4698:4698:4698))
        (PORT d[11] (3062:3062:3062) (3252:3252:3252))
        (PORT d[12] (3065:3065:3065) (3151:3151:3151))
        (PORT clk (2946:2946:2946) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4109:4109:4109))
        (PORT clk (2946:2946:2946) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2990:2990:2990))
        (PORT d[0] (4208:4208:4208) (4264:4264:4264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2951:2951:2951) (2991:2991:2991))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3631:3631:3631))
        (PORT d[1] (4136:4136:4136) (4340:4340:4340))
        (PORT d[2] (3624:3624:3624) (3757:3757:3757))
        (PORT d[3] (7232:7232:7232) (7407:7407:7407))
        (PORT d[4] (6954:6954:6954) (7116:7116:7116))
        (PORT d[5] (3274:3274:3274) (3463:3463:3463))
        (PORT d[6] (5335:5335:5335) (5572:5572:5572))
        (PORT d[7] (4894:4894:4894) (5058:5058:5058))
        (PORT d[8] (4024:4024:4024) (4284:4284:4284))
        (PORT d[9] (7641:7641:7641) (7765:7765:7765))
        (PORT d[10] (7494:7494:7494) (7559:7559:7559))
        (PORT d[11] (5753:5753:5753) (5952:5952:5952))
        (PORT d[12] (3829:3829:3829) (3933:3933:3933))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (2976:2976:2976) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2722:2722:2722) (2800:2800:2800))
        (PORT datab (1485:1485:1485) (1566:1566:1566))
        (PORT datac (695:695:695) (691:691:691))
        (PORT datad (2397:2397:2397) (2401:2401:2401))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1402:1402:1402))
        (PORT datab (1486:1486:1486) (1567:1567:1567))
        (PORT datac (1049:1049:1049) (1046:1046:1046))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (431:431:431))
        (PORT datab (1495:1495:1495) (1486:1486:1486))
        (PORT datac (1498:1498:1498) (1594:1594:1594))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3242:3242:3242))
        (PORT clk (3326:3326:3326) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1545:1545:1545))
        (PORT d[1] (2765:2765:2765) (2845:2845:2845))
        (PORT d[2] (3040:3040:3040) (3090:3090:3090))
        (PORT d[3] (1590:1590:1590) (1635:1635:1635))
        (PORT d[4] (2922:2922:2922) (3030:3030:3030))
        (PORT d[5] (1799:1799:1799) (1830:1830:1830))
        (PORT d[6] (1544:1544:1544) (1593:1593:1593))
        (PORT d[7] (1613:1613:1613) (1654:1654:1654))
        (PORT d[8] (1908:1908:1908) (1943:1943:1943))
        (PORT d[9] (1666:1666:1666) (1682:1682:1682))
        (PORT d[10] (1981:1981:1981) (1990:1990:1990))
        (PORT d[11] (1956:1956:1956) (1997:1997:1997))
        (PORT d[12] (1564:1564:1564) (1618:1618:1618))
        (PORT clk (3322:3322:3322) (3385:3385:3385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4454:4454:4454) (4422:4422:4422))
        (PORT clk (3322:3322:3322) (3385:3385:3385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3326:3326:3326) (3389:3389:3389))
        (PORT d[0] (4674:4674:4674) (4524:4524:4524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3390:3390:3390))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3390:3390:3390))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3390:3390:3390))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3399:3399:3399))
        (PORT d[1] (3295:3295:3295) (3412:3412:3412))
        (PORT d[2] (2537:2537:2537) (2653:2653:2653))
        (PORT d[3] (4723:4723:4723) (4849:4849:4849))
        (PORT d[4] (3738:3738:3738) (3796:3796:3796))
        (PORT d[5] (4040:4040:4040) (3941:3941:3941))
        (PORT d[6] (2247:2247:2247) (2367:2367:2367))
        (PORT d[7] (3228:3228:3228) (3311:3311:3311))
        (PORT d[8] (3607:3607:3607) (3791:3791:3791))
        (PORT d[9] (3789:3789:3789) (3702:3702:3702))
        (PORT d[10] (3443:3443:3443) (3367:3367:3367))
        (PORT d[11] (4828:4828:4828) (5017:5017:5017))
        (PORT d[12] (2853:2853:2853) (2953:2953:2953))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (1480:1480:1480) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3406:3406:3406))
        (PORT clk (3029:3029:3029) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2671:2671:2671))
        (PORT d[1] (3127:3127:3127) (3243:3243:3243))
        (PORT d[2] (2788:2788:2788) (2743:2743:2743))
        (PORT d[3] (3090:3090:3090) (3098:3098:3098))
        (PORT d[4] (2653:2653:2653) (2609:2609:2609))
        (PORT d[5] (2836:2836:2836) (2898:2898:2898))
        (PORT d[6] (2323:2323:2323) (2306:2306:2306))
        (PORT d[7] (3036:3036:3036) (3003:3003:3003))
        (PORT d[8] (2870:2870:2870) (2980:2980:2980))
        (PORT d[9] (3285:3285:3285) (3261:3261:3261))
        (PORT d[10] (2881:2881:2881) (2836:2836:2836))
        (PORT d[11] (2367:2367:2367) (2520:2520:2520))
        (PORT d[12] (2717:2717:2717) (2690:2690:2690))
        (PORT clk (3025:3025:3025) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3506:3506:3506))
        (PORT clk (3025:3025:3025) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3107:3107:3107))
        (PORT d[0] (3889:3889:3889) (3727:3727:3727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3108:3108:3108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3030:3030:3030) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (4012:4012:4012))
        (PORT d[1] (4978:4978:4978) (4840:4840:4840))
        (PORT d[2] (2870:2870:2870) (2995:2995:2995))
        (PORT d[3] (6064:6064:6064) (6164:6164:6164))
        (PORT d[4] (4034:4034:4034) (4080:4080:4080))
        (PORT d[5] (4973:4973:4973) (4830:4830:4830))
        (PORT d[6] (4816:4816:4816) (5008:5008:5008))
        (PORT d[7] (4054:4054:4054) (4219:4219:4219))
        (PORT d[8] (4697:4697:4697) (4895:4895:4895))
        (PORT d[9] (7637:7637:7637) (7657:7657:7657))
        (PORT d[10] (6887:6887:6887) (6949:6949:6949))
        (PORT d[11] (5359:5359:5359) (5590:5590:5590))
        (PORT d[12] (2596:2596:2596) (2717:2717:2717))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (2602:2602:2602) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3230:3230:3230))
        (PORT clk (3063:3063:3063) (3140:3140:3140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2351:2351:2351))
        (PORT d[1] (2845:2845:2845) (2977:2977:2977))
        (PORT d[2] (3334:3334:3334) (3454:3454:3454))
        (PORT d[3] (2759:2759:2759) (2683:2683:2683))
        (PORT d[4] (2646:2646:2646) (2600:2600:2600))
        (PORT d[5] (2996:2996:2996) (3140:3140:3140))
        (PORT d[6] (2667:2667:2667) (2640:2640:2640))
        (PORT d[7] (2680:2680:2680) (2651:2651:2651))
        (PORT d[8] (2719:2719:2719) (2675:2675:2675))
        (PORT d[9] (2994:2994:2994) (2979:2979:2979))
        (PORT d[10] (3288:3288:3288) (3225:3225:3225))
        (PORT d[11] (2751:2751:2751) (2938:2938:2938))
        (PORT d[12] (2709:2709:2709) (2681:2681:2681))
        (PORT clk (3059:3059:3059) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4270:4270:4270))
        (PORT clk (3059:3059:3059) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3063:3063:3063) (3140:3140:3140))
        (PORT d[0] (4219:4219:4219) (4040:4040:4040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3141:3141:3141))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3141:3141:3141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3141:3141:3141))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3141:3141:3141))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3961:3961:3961))
        (PORT d[1] (5252:5252:5252) (5111:5111:5111))
        (PORT d[2] (2781:2781:2781) (2863:2863:2863))
        (PORT d[3] (6378:6378:6378) (6468:6468:6468))
        (PORT d[4] (3743:3743:3743) (3824:3824:3824))
        (PORT d[5] (4664:4664:4664) (4527:4527:4527))
        (PORT d[6] (2602:2602:2602) (2707:2707:2707))
        (PORT d[7] (4041:4041:4041) (4205:4205:4205))
        (PORT d[8] (4344:4344:4344) (4538:4538:4538))
        (PORT d[9] (6920:6920:6920) (6966:6966:6966))
        (PORT d[10] (6510:6510:6510) (6582:6582:6582))
        (PORT d[11] (5130:5130:5130) (5372:5372:5372))
        (PORT d[12] (2611:2611:2611) (2732:2732:2732))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (2727:2727:2727) (2756:2756:2756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2343:2343:2343))
        (PORT clk (2532:2532:2532) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (3020:3020:3020))
        (PORT d[1] (3272:3272:3272) (3435:3435:3435))
        (PORT d[2] (3347:3347:3347) (3507:3507:3507))
        (PORT d[3] (4028:4028:4028) (4092:4092:4092))
        (PORT d[4] (3096:3096:3096) (3139:3139:3139))
        (PORT d[5] (2922:2922:2922) (3055:3055:3055))
        (PORT d[6] (2369:2369:2369) (2519:2519:2519))
        (PORT d[7] (3199:3199:3199) (3258:3258:3258))
        (PORT d[8] (4246:4246:4246) (4432:4432:4432))
        (PORT d[9] (3564:3564:3564) (3595:3595:3595))
        (PORT d[10] (3803:3803:3803) (4038:4038:4038))
        (PORT d[11] (2675:2675:2675) (2808:2808:2808))
        (PORT d[12] (2718:2718:2718) (2817:2817:2817))
        (PORT clk (2528:2528:2528) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3467:3467:3467))
        (PORT clk (2528:2528:2528) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2507:2507:2507))
        (PORT d[0] (3890:3890:3890) (3798:3798:3798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4590:4590:4590))
        (PORT d[1] (4425:4425:4425) (4646:4646:4646))
        (PORT d[2] (4018:4018:4018) (4228:4228:4228))
        (PORT d[3] (6450:6450:6450) (6587:6587:6587))
        (PORT d[4] (6260:6260:6260) (6407:6407:6407))
        (PORT d[5] (7232:7232:7232) (7344:7344:7344))
        (PORT d[6] (4022:4022:4022) (4267:4267:4267))
        (PORT d[7] (4019:4019:4019) (4193:4193:4193))
        (PORT d[8] (3744:3744:3744) (4023:4023:4023))
        (PORT d[9] (6761:6761:6761) (6792:6792:6792))
        (PORT d[10] (6536:6536:6536) (6611:6611:6611))
        (PORT d[11] (4780:4780:4780) (5061:5061:5061))
        (PORT d[12] (3772:3772:3772) (3954:3954:3954))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (2475:2475:2475) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3063:3063:3063) (3119:3119:3119))
        (PORT datab (1454:1454:1454) (1545:1545:1545))
        (PORT datac (1325:1325:1325) (1307:1307:1307))
        (PORT datad (3003:3003:3003) (2994:2994:2994))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1552:1552:1552))
        (PORT datab (1454:1454:1454) (1545:1545:1545))
        (PORT datac (1328:1328:1328) (1312:1312:1312))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[5\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1917:1917:1917))
        (PORT datab (405:405:405) (424:424:424))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2836:2836:2836) (2873:2873:2873))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2617:2617:2617) (2628:2628:2628))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1799:1799:1799) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1075:1075:1075))
        (PORT datab (2386:2386:2386) (2435:2435:2435))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2468:2468:2468))
        (PORT clk (3201:3201:3201) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1293:1293:1293))
        (PORT d[1] (1187:1187:1187) (1244:1244:1244))
        (PORT d[2] (1183:1183:1183) (1230:1230:1230))
        (PORT d[3] (1231:1231:1231) (1276:1276:1276))
        (PORT d[4] (2183:2183:2183) (2253:2253:2253))
        (PORT d[5] (1552:1552:1552) (1610:1610:1610))
        (PORT d[6] (1853:1853:1853) (1930:1930:1930))
        (PORT d[7] (1192:1192:1192) (1227:1227:1227))
        (PORT d[8] (1541:1541:1541) (1578:1578:1578))
        (PORT d[9] (1441:1441:1441) (1459:1459:1459))
        (PORT d[10] (2109:2109:2109) (2121:2121:2121))
        (PORT d[11] (1191:1191:1191) (1239:1239:1239))
        (PORT d[12] (1500:1500:1500) (1538:1538:1538))
        (PORT clk (3197:3197:3197) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3771:3771:3771))
        (PORT clk (3197:3197:3197) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3201:3201:3201) (3302:3302:3302))
        (PORT d[0] (3987:3987:3987) (3819:3819:3819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3303:3303:3303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3229:3229:3229))
        (PORT d[1] (4031:4031:4031) (3940:3940:3940))
        (PORT d[2] (2880:2880:2880) (3031:3031:3031))
        (PORT d[3] (4566:4566:4566) (4607:4607:4607))
        (PORT d[4] (3438:3438:3438) (3485:3485:3485))
        (PORT d[5] (4419:4419:4419) (4326:4326:4326))
        (PORT d[6] (2265:2265:2265) (2378:2378:2378))
        (PORT d[7] (3271:3271:3271) (3350:3350:3350))
        (PORT d[8] (3551:3551:3551) (3685:3685:3685))
        (PORT d[9] (5843:5843:5843) (5877:5877:5877))
        (PORT d[10] (7299:7299:7299) (7214:7214:7214))
        (PORT d[11] (4074:4074:4074) (4266:4266:4266))
        (PORT d[12] (2510:2510:2510) (2612:2612:2612))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (1130:1130:1130) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3709:3709:3709))
        (PORT clk (3352:3352:3352) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1607:1607:1607))
        (PORT d[1] (2779:2779:2779) (2859:2859:2859))
        (PORT d[2] (3209:3209:3209) (3276:3276:3276))
        (PORT d[3] (1582:1582:1582) (1626:1626:1626))
        (PORT d[4] (2903:2903:2903) (3010:3010:3010))
        (PORT d[5] (1543:1543:1543) (1594:1594:1594))
        (PORT d[6] (1877:1877:1877) (1915:1915:1915))
        (PORT d[7] (1630:1630:1630) (1672:1672:1672))
        (PORT d[8] (1893:1893:1893) (1926:1926:1926))
        (PORT d[9] (1824:1824:1824) (1864:1864:1864))
        (PORT d[10] (1666:1666:1666) (1688:1688:1688))
        (PORT d[11] (1593:1593:1593) (1641:1641:1641))
        (PORT d[12] (1510:1510:1510) (1563:1563:1563))
        (PORT clk (3348:3348:3348) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3916:3916:3916))
        (PORT clk (3348:3348:3348) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3352:3352:3352) (3415:3415:3415))
        (PORT d[0] (4239:4239:4239) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3364:3364:3364))
        (PORT d[1] (3695:3695:3695) (3613:3613:3613))
        (PORT d[2] (2534:2534:2534) (2665:2665:2665))
        (PORT d[3] (5052:5052:5052) (5169:5169:5169))
        (PORT d[4] (3483:3483:3483) (3545:3545:3545))
        (PORT d[5] (3437:3437:3437) (3354:3354:3354))
        (PORT d[6] (2201:2201:2201) (2312:2312:2312))
        (PORT d[7] (2889:2889:2889) (2973:2973:2973))
        (PORT d[8] (3623:3623:3623) (3804:3804:3804))
        (PORT d[9] (3789:3789:3789) (3701:3701:3701))
        (PORT d[10] (3488:3488:3488) (3419:3419:3419))
        (PORT d[11] (4833:4833:4833) (5024:5024:5024))
        (PORT d[12] (2867:2867:2867) (2968:2968:2968))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (1028:1028:1028) (960:960:960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (4011:4011:4011))
        (PORT clk (3251:3251:3251) (3296:3296:3296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1874:1874:1874))
        (PORT d[1] (1188:1188:1188) (1241:1241:1241))
        (PORT d[2] (1452:1452:1452) (1468:1468:1468))
        (PORT d[3] (1276:1276:1276) (1324:1324:1324))
        (PORT d[4] (2566:2566:2566) (2636:2636:2636))
        (PORT d[5] (1890:1890:1890) (1934:1934:1934))
        (PORT d[6] (1873:1873:1873) (1912:1912:1912))
        (PORT d[7] (1267:1267:1267) (1307:1307:1307))
        (PORT d[8] (1545:1545:1545) (1581:1581:1581))
        (PORT d[9] (1199:1199:1199) (1257:1257:1257))
        (PORT d[10] (1701:1701:1701) (1722:1722:1722))
        (PORT d[11] (1200:1200:1200) (1244:1244:1244))
        (PORT d[12] (1927:1927:1927) (1972:1972:1972))
        (PORT clk (3247:3247:3247) (3292:3292:3292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4317:4317:4317))
        (PORT clk (3247:3247:3247) (3292:3292:3292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3251:3251:3251) (3296:3296:3296))
        (PORT d[0] (4200:4200:4200) (4093:4093:4093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3297:3297:3297))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3297:3297:3297))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3297:3297:3297))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3056:3056:3056))
        (PORT d[1] (3711:3711:3711) (3625:3625:3625))
        (PORT d[2] (2885:2885:2885) (3048:3048:3048))
        (PORT d[3] (4965:4965:4965) (5003:5003:5003))
        (PORT d[4] (3753:3753:3753) (3808:3808:3808))
        (PORT d[5] (3762:3762:3762) (3675:3675:3675))
        (PORT d[6] (2219:2219:2219) (2326:2326:2326))
        (PORT d[7] (2866:2866:2866) (2948:2948:2948))
        (PORT d[8] (3268:3268:3268) (3458:3458:3458))
        (PORT d[9] (3460:3460:3460) (3376:3376:3376))
        (PORT d[10] (7615:7615:7615) (7520:7520:7520))
        (PORT d[11] (4485:4485:4485) (4683:4683:4683))
        (PORT d[12] (2507:2507:2507) (2613:2613:2613))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (987:987:987) (941:941:941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (458:458:458))
        (PORT datab (754:754:754) (759:759:759))
        (PORT datac (301:301:301) (397:397:397))
        (PORT datad (729:729:729) (720:720:720))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1429:1429:1429))
        (PORT clk (2861:2861:2861) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2336:2336:2336))
        (PORT d[1] (3120:3120:3120) (3188:3188:3188))
        (PORT d[2] (2528:2528:2528) (2613:2613:2613))
        (PORT d[3] (2293:2293:2293) (2332:2332:2332))
        (PORT d[4] (2964:2964:2964) (3028:3028:3028))
        (PORT d[5] (2659:2659:2659) (2711:2711:2711))
        (PORT d[6] (2113:2113:2113) (2166:2166:2166))
        (PORT d[7] (2242:2242:2242) (2271:2271:2271))
        (PORT d[8] (2612:2612:2612) (2644:2644:2644))
        (PORT d[9] (3221:3221:3221) (3200:3200:3200))
        (PORT d[10] (2202:2202:2202) (2240:2240:2240))
        (PORT d[11] (2301:2301:2301) (2347:2347:2347))
        (PORT d[12] (2414:2414:2414) (2437:2437:2437))
        (PORT clk (2857:2857:2857) (2872:2872:2872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3551:3551:3551))
        (PORT clk (2857:2857:2857) (2872:2872:2872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2876:2876:2876))
        (PORT d[0] (3447:3447:3447) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2877:2877:2877))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2877:2877:2877))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2877:2877:2877))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3546:3546:3546))
        (PORT d[1] (5105:5105:5105) (5015:5015:5015))
        (PORT d[2] (3224:3224:3224) (3408:3408:3408))
        (PORT d[3] (5979:5979:5979) (6044:6044:6044))
        (PORT d[4] (5097:5097:5097) (5031:5031:5031))
        (PORT d[5] (5749:5749:5749) (5764:5764:5764))
        (PORT d[6] (2654:2654:2654) (2815:2815:2815))
        (PORT d[7] (3312:3312:3312) (3404:3404:3404))
        (PORT d[8] (4052:4052:4052) (4282:4282:4282))
        (PORT d[9] (5780:5780:5780) (5807:5807:5807))
        (PORT d[10] (6263:6263:6263) (6187:6187:6187))
        (PORT d[11] (4440:4440:4440) (4661:4661:4661))
        (PORT d[12] (2537:2537:2537) (2646:2646:2646))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (1639:1639:1639) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (972:972:972))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1881:1881:1881) (1836:1836:1836))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3639:3639:3639))
        (PORT clk (3453:3453:3453) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2571:2571:2571))
        (PORT d[1] (3285:3285:3285) (3357:3357:3357))
        (PORT d[2] (2100:2100:2100) (2102:2102:2102))
        (PORT d[3] (2030:2030:2030) (2078:2078:2078))
        (PORT d[4] (2906:2906:2906) (3005:3005:3005))
        (PORT d[5] (1902:1902:1902) (1949:1949:1949))
        (PORT d[6] (1891:1891:1891) (1936:1936:1936))
        (PORT d[7] (2038:2038:2038) (2088:2088:2088))
        (PORT d[8] (2170:2170:2170) (2191:2191:2191))
        (PORT d[9] (2156:2156:2156) (2190:2190:2190))
        (PORT d[10] (2001:2001:2001) (2018:2018:2018))
        (PORT d[11] (1921:1921:1921) (1960:1960:1960))
        (PORT d[12] (1918:1918:1918) (1963:1963:1963))
        (PORT clk (3449:3449:3449) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (3838:3838:3838))
        (PORT clk (3449:3449:3449) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3569:3569:3569))
        (PORT d[0] (4120:4120:4120) (3957:3957:3957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3570:3570:3570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3570:3570:3570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3730:3730:3730))
        (PORT d[1] (3986:3986:3986) (3898:3898:3898))
        (PORT d[2] (2552:2552:2552) (2681:2681:2681))
        (PORT d[3] (4375:4375:4375) (4454:4454:4454))
        (PORT d[4] (3780:3780:3780) (3837:3837:3837))
        (PORT d[5] (3745:3745:3745) (3654:3654:3654))
        (PORT d[6] (2193:2193:2193) (2301:2301:2301))
        (PORT d[7] (3252:3252:3252) (3338:3338:3338))
        (PORT d[8] (3218:3218:3218) (3388:3388:3388))
        (PORT d[9] (4164:4164:4164) (4081:4081:4081))
        (PORT d[10] (3750:3750:3750) (3678:3678:3678))
        (PORT d[11] (5183:5183:5183) (5370:5370:5370))
        (PORT d[12] (3214:3214:3214) (3295:3295:3295))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (1828:1828:1828) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3553:3553:3553) (3726:3726:3726))
        (PORT clk (3010:3010:3010) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3726:3726:3726))
        (PORT d[1] (3624:3624:3624) (3789:3789:3789))
        (PORT d[2] (3364:3364:3364) (3512:3512:3512))
        (PORT d[3] (3587:3587:3587) (3690:3690:3690))
        (PORT d[4] (3653:3653:3653) (3828:3828:3828))
        (PORT d[5] (2452:2452:2452) (2513:2513:2513))
        (PORT d[6] (3341:3341:3341) (3509:3509:3509))
        (PORT d[7] (3828:3828:3828) (3913:3913:3913))
        (PORT d[8] (3594:3594:3594) (3726:3726:3726))
        (PORT d[9] (3579:3579:3579) (3620:3620:3620))
        (PORT d[10] (4373:4373:4373) (4689:4689:4689))
        (PORT d[11] (3394:3394:3394) (3577:3577:3577))
        (PORT d[12] (2779:2779:2779) (2876:2876:2876))
        (PORT clk (3006:3006:3006) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4318:4318:4318))
        (PORT clk (3006:3006:3006) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3074:3074:3074))
        (PORT d[0] (4525:4525:4525) (4674:4674:4674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3075:3075:3075))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3976:3976:3976))
        (PORT d[1] (4488:4488:4488) (4686:4686:4686))
        (PORT d[2] (3982:3982:3982) (4129:4129:4129))
        (PORT d[3] (7821:7821:7821) (7981:7981:7981))
        (PORT d[4] (7055:7055:7055) (7245:7245:7245))
        (PORT d[5] (7607:7607:7607) (7774:7774:7774))
        (PORT d[6] (2575:2575:2575) (2710:2710:2710))
        (PORT d[7] (5223:5223:5223) (5411:5411:5411))
        (PORT d[8] (4680:4680:4680) (4907:4907:4907))
        (PORT d[9] (6996:6996:6996) (7133:7133:7133))
        (PORT d[10] (6945:6945:6945) (7046:7046:7046))
        (PORT d[11] (6083:6083:6083) (6280:6280:6280))
        (PORT d[12] (3265:3265:3265) (3416:3416:3416))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (3332:3332:3332) (3462:3462:3462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3483:3483:3483))
        (PORT clk (3037:3037:3037) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3488:3488:3488))
        (PORT d[1] (3285:3285:3285) (3457:3457:3457))
        (PORT d[2] (4071:4071:4071) (4294:4294:4294))
        (PORT d[3] (3810:3810:3810) (3904:3904:3904))
        (PORT d[4] (3746:3746:3746) (3920:3920:3920))
        (PORT d[5] (2992:2992:2992) (3126:3126:3126))
        (PORT d[6] (3296:3296:3296) (3463:3463:3463))
        (PORT d[7] (3827:3827:3827) (3912:3912:3912))
        (PORT d[8] (3277:3277:3277) (3431:3431:3431))
        (PORT d[9] (3578:3578:3578) (3619:3619:3619))
        (PORT d[10] (4571:4571:4571) (4848:4848:4848))
        (PORT d[11] (3399:3399:3399) (3585:3585:3585))
        (PORT d[12] (2773:2773:2773) (2873:2873:2873))
        (PORT clk (3033:3033:3033) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (4174:4174:4174))
        (PORT clk (3033:3033:3033) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3037:3037:3037) (3102:3102:3102))
        (PORT d[0] (4043:4043:4043) (4174:4174:4174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3038:3038:3038) (3103:3103:3103))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3677:3677:3677))
        (PORT d[1] (4487:4487:4487) (4685:4685:4685))
        (PORT d[2] (3981:3981:3981) (4128:4128:4128))
        (PORT d[3] (7579:7579:7579) (7756:7756:7756))
        (PORT d[4] (7125:7125:7125) (7314:7314:7314))
        (PORT d[5] (7648:7648:7648) (7819:7819:7819))
        (PORT d[6] (2582:2582:2582) (2717:2717:2717))
        (PORT d[7] (5232:5232:5232) (5390:5390:5390))
        (PORT d[8] (4711:4711:4711) (4941:4941:4941))
        (PORT d[9] (7614:7614:7614) (7732:7732:7732))
        (PORT d[10] (6914:6914:6914) (7026:7026:7026))
        (PORT d[11] (6077:6077:6077) (6274:6274:6274))
        (PORT d[12] (3595:3595:3595) (3740:3740:3740))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (3243:3243:3243) (3369:3369:3369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2616:2616:2616))
        (PORT clk (2332:2332:2332) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2717:2717:2717))
        (PORT d[1] (3227:3227:3227) (3379:3379:3379))
        (PORT d[2] (3626:3626:3626) (3758:3758:3758))
        (PORT d[3] (4070:4070:4070) (4132:4132:4132))
        (PORT d[4] (3278:3278:3278) (3309:3309:3309))
        (PORT d[5] (2658:2658:2658) (2803:2803:2803))
        (PORT d[6] (2368:2368:2368) (2520:2520:2520))
        (PORT d[7] (2762:2762:2762) (2818:2818:2818))
        (PORT d[8] (4221:4221:4221) (4410:4410:4410))
        (PORT d[9] (3899:3899:3899) (3923:3923:3923))
        (PORT d[10] (3446:3446:3446) (3654:3654:3654))
        (PORT d[11] (2885:2885:2885) (3034:3034:3034))
        (PORT d[12] (2805:2805:2805) (2900:2900:2900))
        (PORT clk (2328:2328:2328) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (3916:3916:3916))
        (PORT clk (2328:2328:2328) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2228:2228:2228))
        (PORT d[0] (4480:4480:4480) (4547:4547:4547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (4208:4208:4208))
        (PORT d[1] (4454:4454:4454) (4671:4671:4671))
        (PORT d[2] (3741:3741:3741) (3966:3966:3966))
        (PORT d[3] (5229:5229:5229) (5409:5409:5409))
        (PORT d[4] (6696:6696:6696) (6873:6873:6873))
        (PORT d[5] (6869:6869:6869) (6984:6984:6984))
        (PORT d[6] (4038:4038:4038) (4294:4294:4294))
        (PORT d[7] (4366:4366:4366) (4534:4534:4534))
        (PORT d[8] (4014:4014:4014) (4267:4267:4267))
        (PORT d[9] (3785:3785:3785) (4011:4011:4011))
        (PORT d[10] (6542:6542:6542) (6612:6612:6612))
        (PORT d[11] (5110:5110:5110) (5376:5376:5376))
        (PORT d[12] (3689:3689:3689) (3895:3895:3895))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (2572:2572:2572) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1918:1918:1918))
        (PORT datab (1541:1541:1541) (1633:1633:1633))
        (PORT datac (2490:2490:2490) (2480:2480:2480))
        (PORT datad (3397:3397:3397) (3436:3436:3436))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1457:1457:1457))
        (PORT datab (1542:1542:1542) (1634:1634:1634))
        (PORT datac (2254:2254:2254) (2258:2258:2258))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3439:3439:3439))
        (PORT clk (2795:2795:2795) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3360:3360:3360))
        (PORT d[1] (3222:3222:3222) (3387:3387:3387))
        (PORT d[2] (3696:3696:3696) (3879:3879:3879))
        (PORT d[3] (3778:3778:3778) (3865:3865:3865))
        (PORT d[4] (3160:3160:3160) (3252:3252:3252))
        (PORT d[5] (2700:2700:2700) (2723:2723:2723))
        (PORT d[6] (2629:2629:2629) (2809:2809:2809))
        (PORT d[7] (3434:3434:3434) (3519:3519:3519))
        (PORT d[8] (3611:3611:3611) (3762:3762:3762))
        (PORT d[9] (3237:3237:3237) (3248:3248:3248))
        (PORT d[10] (4333:4333:4333) (4646:4646:4646))
        (PORT d[11] (3050:3050:3050) (3238:3238:3238))
        (PORT d[12] (2736:2736:2736) (2794:2794:2794))
        (PORT clk (2791:2791:2791) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3826:3826:3826))
        (PORT clk (2791:2791:2791) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2784:2784:2784))
        (PORT d[0] (3812:3812:3812) (3821:3821:3821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2796:2796:2796) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3606:3606:3606))
        (PORT d[1] (4129:4129:4129) (4331:4331:4331))
        (PORT d[2] (3605:3605:3605) (3750:3750:3750))
        (PORT d[3] (7145:7145:7145) (7306:7306:7306))
        (PORT d[4] (7777:7777:7777) (7948:7948:7948))
        (PORT d[5] (3249:3249:3249) (3436:3436:3436))
        (PORT d[6] (5294:5294:5294) (5533:5533:5533))
        (PORT d[7] (4948:4948:4948) (5111:5111:5111))
        (PORT d[8] (3773:3773:3773) (4044:4044:4044))
        (PORT d[9] (7294:7294:7294) (7380:7380:7380))
        (PORT d[10] (7525:7525:7525) (7591:7591:7591))
        (PORT d[11] (5705:5705:5705) (5906:5906:5906))
        (PORT d[12] (3512:3512:3512) (3624:3624:3624))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (3623:3623:3623) (3707:3707:3707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3431:3431:3431))
        (PORT clk (3097:3097:3097) (3177:3177:3177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2656:2656:2656))
        (PORT d[1] (2866:2866:2866) (3000:3000:3000))
        (PORT d[2] (2989:2989:2989) (3115:3115:3115))
        (PORT d[3] (2498:2498:2498) (2453:2453:2453))
        (PORT d[4] (3311:3311:3311) (3439:3439:3439))
        (PORT d[5] (3009:3009:3009) (3153:3153:3153))
        (PORT d[6] (2935:2935:2935) (2904:2904:2904))
        (PORT d[7] (2950:2950:2950) (2905:2905:2905))
        (PORT d[8] (2869:2869:2869) (2979:2979:2979))
        (PORT d[9] (4390:4390:4390) (4472:4472:4472))
        (PORT d[10] (3001:3001:3001) (2962:2962:2962))
        (PORT d[11] (3285:3285:3285) (3464:3464:3464))
        (PORT d[12] (3059:3059:3059) (3029:3029:3029))
        (PORT clk (3093:3093:3093) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3304:3304:3304))
        (PORT clk (3093:3093:3093) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3177:3177:3177))
        (PORT d[0] (3526:3526:3526) (3443:3443:3443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3178:3178:3178))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3178:3178:3178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3178:3178:3178))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3178:3178:3178))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (3983:3983:3983))
        (PORT d[1] (4941:4941:4941) (4815:4815:4815))
        (PORT d[2] (2906:2906:2906) (3033:3033:3033))
        (PORT d[3] (4850:4850:4850) (4895:4895:4895))
        (PORT d[4] (4366:4366:4366) (4399:4399:4399))
        (PORT d[5] (4972:4972:4972) (4830:4830:4830))
        (PORT d[6] (2216:2216:2216) (2325:2325:2325))
        (PORT d[7] (3729:3729:3729) (3898:3898:3898))
        (PORT d[8] (4704:4704:4704) (4886:4886:4886))
        (PORT d[9] (6590:6590:6590) (6647:6647:6647))
        (PORT d[10] (6869:6869:6869) (6930:6930:6930))
        (PORT d[11] (5391:5391:5391) (5627:5627:5627))
        (PORT d[12] (2939:2939:2939) (3048:3048:3048))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (2305:2305:2305) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3478:3478:3478))
        (PORT clk (2991:2991:2991) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3474:3474:3474))
        (PORT d[1] (3250:3250:3250) (3419:3419:3419))
        (PORT d[2] (3702:3702:3702) (3852:3852:3852))
        (PORT d[3] (3809:3809:3809) (3903:3903:3903))
        (PORT d[4] (3642:3642:3642) (3807:3807:3807))
        (PORT d[5] (2626:2626:2626) (2763:2763:2763))
        (PORT d[6] (2968:2968:2968) (3133:3133:3133))
        (PORT d[7] (3807:3807:3807) (3890:3890:3890))
        (PORT d[8] (3647:3647:3647) (3796:3796:3796))
        (PORT d[9] (3606:3606:3606) (3644:3644:3644))
        (PORT d[10] (4357:4357:4357) (4670:4670:4670))
        (PORT d[11] (3345:3345:3345) (3524:3524:3524))
        (PORT d[12] (2758:2758:2758) (2857:2857:2857))
        (PORT clk (2987:2987:2987) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3794:3794:3794))
        (PORT clk (2987:2987:2987) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3054:3054:3054))
        (PORT d[0] (3995:3995:3995) (4010:4010:4010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (3966:3966:3966))
        (PORT d[1] (4441:4441:4441) (4636:4636:4636))
        (PORT d[2] (3608:3608:3608) (3758:3758:3758))
        (PORT d[3] (7473:7473:7473) (7642:7642:7642))
        (PORT d[4] (7018:7018:7018) (7205:7205:7205))
        (PORT d[5] (7275:7275:7275) (7453:7453:7453))
        (PORT d[6] (2929:2929:2929) (3057:3057:3057))
        (PORT d[7] (5308:5308:5308) (5466:5466:5466))
        (PORT d[8] (4364:4364:4364) (4614:4614:4614))
        (PORT d[9] (7315:7315:7315) (7446:7446:7446))
        (PORT d[10] (7271:7271:7271) (7359:7359:7359))
        (PORT d[11] (5751:5751:5751) (5953:5953:5953))
        (PORT d[12] (3877:3877:3877) (3984:3984:3984))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (3193:3193:3193) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3243:3243:3243))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2951:2951:2951))
        (PORT d[1] (3298:3298:3298) (3463:3463:3463))
        (PORT d[2] (3398:3398:3398) (3562:3562:3562))
        (PORT d[3] (3760:3760:3760) (3836:3836:3836))
        (PORT d[4] (3523:3523:3523) (3625:3625:3625))
        (PORT d[5] (2850:2850:2850) (2976:2976:2976))
        (PORT d[6] (2324:2324:2324) (2468:2468:2468))
        (PORT d[7] (2891:2891:2891) (2961:2961:2961))
        (PORT d[8] (4183:4183:4183) (4355:4355:4355))
        (PORT d[9] (3914:3914:3914) (3941:3941:3941))
        (PORT d[10] (3449:3449:3449) (3655:3655:3655))
        (PORT d[11] (2698:2698:2698) (2847:2847:2847))
        (PORT d[12] (2779:2779:2779) (2872:2872:2872))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3920:3920:3920))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT d[0] (4517:4517:4517) (4551:4551:4551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (4224:4224:4224))
        (PORT d[1] (4483:4483:4483) (4713:4713:4713))
        (PORT d[2] (3738:3738:3738) (3962:3962:3962))
        (PORT d[3] (6465:6465:6465) (6604:6604:6604))
        (PORT d[4] (6248:6248:6248) (6401:6401:6401))
        (PORT d[5] (7240:7240:7240) (7347:7347:7347))
        (PORT d[6] (3746:3746:3746) (4004:4004:4004))
        (PORT d[7] (4315:4315:4315) (4459:4459:4459))
        (PORT d[8] (4014:4014:4014) (4277:4277:4277))
        (PORT d[9] (3840:3840:3840) (4066:4066:4066))
        (PORT d[10] (6562:6562:6562) (6639:6639:6639))
        (PORT d[11] (5083:5083:5083) (5351:5351:5351))
        (PORT d[12] (3649:3649:3649) (3849:3849:3849))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (2565:2565:2565) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (1918:1918:1918))
        (PORT datab (1541:1541:1541) (1633:1633:1633))
        (PORT datac (2177:2177:2177) (2170:2170:2170))
        (PORT datad (3424:3424:3424) (3412:3412:3412))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (2053:2053:2053))
        (PORT datab (1539:1539:1539) (1630:1630:1630))
        (PORT datac (1407:1407:1407) (1397:1397:1397))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2724:2724:2724) (2802:2802:2802))
        (PORT datab (1487:1487:1487) (1567:1567:1567))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1952:1952:1952))
        (PORT clk (3028:3028:3028) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2447:2447:2447))
        (PORT d[1] (3103:3103:3103) (3181:3181:3181))
        (PORT d[2] (3203:3203:3203) (3268:3268:3268))
        (PORT d[3] (3719:3719:3719) (3709:3709:3709))
        (PORT d[4] (2651:2651:2651) (2765:2765:2765))
        (PORT d[5] (3694:3694:3694) (3871:3871:3871))
        (PORT d[6] (2936:2936:2936) (3045:3045:3045))
        (PORT d[7] (2422:2422:2422) (2501:2501:2501))
        (PORT d[8] (2816:2816:2816) (2886:2886:2886))
        (PORT d[9] (4354:4354:4354) (4468:4468:4468))
        (PORT d[10] (2962:2962:2962) (3058:3058:3058))
        (PORT d[11] (2002:2002:2002) (2128:2128:2128))
        (PORT d[12] (3732:3732:3732) (3898:3898:3898))
        (PORT clk (3024:3024:3024) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4050:4050:4050))
        (PORT clk (3024:3024:3024) (3077:3077:3077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3028:3028:3028) (3081:3081:3081))
        (PORT d[0] (4353:4353:4353) (4221:4221:4221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3082:3082:3082))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3082:3082:3082))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3082:3082:3082))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (3870:3870:3870))
        (PORT d[1] (4065:4065:4065) (4043:4043:4043))
        (PORT d[2] (3758:3758:3758) (4008:4008:4008))
        (PORT d[3] (4915:4915:4915) (4903:4903:4903))
        (PORT d[4] (4342:4342:4342) (4316:4316:4316))
        (PORT d[5] (4306:4306:4306) (4246:4246:4246))
        (PORT d[6] (3386:3386:3386) (3574:3574:3574))
        (PORT d[7] (3376:3376:3376) (3402:3402:3402))
        (PORT d[8] (3534:3534:3534) (3674:3674:3674))
        (PORT d[9] (5374:5374:5374) (5309:5309:5309))
        (PORT d[10] (4334:4334:4334) (4303:4303:4303))
        (PORT d[11] (4315:4315:4315) (4467:4467:4467))
        (PORT d[12] (3333:3333:3333) (3514:3514:3514))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (2507:2507:2507) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1917:1917:1917))
        (PORT clk (3011:3011:3011) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2404:2404:2404))
        (PORT d[1] (3143:3143:3143) (3225:3225:3225))
        (PORT d[2] (2487:2487:2487) (2563:2563:2563))
        (PORT d[3] (3753:3753:3753) (3727:3727:3727))
        (PORT d[4] (2688:2688:2688) (2804:2804:2804))
        (PORT d[5] (3426:3426:3426) (3633:3633:3633))
        (PORT d[6] (2929:2929:2929) (3038:3038:3038))
        (PORT d[7] (2784:2784:2784) (2854:2854:2854))
        (PORT d[8] (2809:2809:2809) (2879:2879:2879))
        (PORT d[9] (4372:4372:4372) (4488:4488:4488))
        (PORT d[10] (2955:2955:2955) (3051:3051:3051))
        (PORT d[11] (2588:2588:2588) (2690:2690:2690))
        (PORT d[12] (3697:3697:3697) (3864:3864:3864))
        (PORT clk (3007:3007:3007) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (4031:4031:4031))
        (PORT clk (3007:3007:3007) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3066:3066:3066))
        (PORT d[0] (4002:4002:4002) (3946:3946:3946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3067:3067:3067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3012:3012:3012) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3118:3118:3118))
        (PORT d[1] (4093:4093:4093) (4077:4077:4077))
        (PORT d[2] (4074:4074:4074) (4313:4313:4313))
        (PORT d[3] (4787:4787:4787) (4745:4745:4745))
        (PORT d[4] (4032:4032:4032) (4010:4010:4010))
        (PORT d[5] (4336:4336:4336) (4282:4282:4282))
        (PORT d[6] (3080:3080:3080) (3281:3281:3281))
        (PORT d[7] (3384:3384:3384) (3409:3409:3409))
        (PORT d[8] (3547:3547:3547) (3688:3688:3688))
        (PORT d[9] (5418:5418:5418) (5356:5356:5356))
        (PORT d[10] (4327:4327:4327) (4296:4296:4296))
        (PORT d[11] (4288:4288:4288) (4439:4439:4439))
        (PORT d[12] (3340:3340:3340) (3523:3523:3523))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (2649:2649:2649) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1924:1924:1924))
        (PORT clk (3017:3017:3017) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2479:2479:2479))
        (PORT d[1] (3178:3178:3178) (3263:3263:3263))
        (PORT d[2] (2835:2835:2835) (2902:2902:2902))
        (PORT d[3] (3410:3410:3410) (3409:3409:3409))
        (PORT d[4] (2642:2642:2642) (2755:2755:2755))
        (PORT d[5] (3461:3461:3461) (3671:3671:3671))
        (PORT d[6] (2364:2364:2364) (2487:2487:2487))
        (PORT d[7] (2805:2805:2805) (2876:2876:2876))
        (PORT d[8] (2484:2484:2484) (2562:2562:2562))
        (PORT d[9] (4711:4711:4711) (4815:4815:4815))
        (PORT d[10] (2643:2643:2643) (2744:2744:2744))
        (PORT d[11] (2642:2642:2642) (2754:2754:2754))
        (PORT d[12] (3358:3358:3358) (3527:3527:3527))
        (PORT clk (3013:3013:3013) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3805:3805:3805) (3685:3685:3685))
        (PORT clk (3013:3013:3013) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3073:3073:3073))
        (PORT d[0] (3789:3789:3789) (3688:3688:3688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3403:3403:3403))
        (PORT d[1] (4086:4086:4086) (4069:4069:4069))
        (PORT d[2] (2506:2506:2506) (2634:2634:2634))
        (PORT d[3] (4090:4090:4090) (4060:4060:4060))
        (PORT d[4] (3996:3996:3996) (3970:3970:3970))
        (PORT d[5] (4286:4286:4286) (4226:4226:4226))
        (PORT d[6] (3450:3450:3450) (3644:3644:3644))
        (PORT d[7] (3713:3713:3713) (3731:3731:3731))
        (PORT d[8] (3224:3224:3224) (3375:3375:3375))
        (PORT d[9] (5393:5393:5393) (5328:5328:5328))
        (PORT d[10] (4033:4033:4033) (4007:4007:4007))
        (PORT d[11] (3964:3964:3964) (4120:4120:4120))
        (PORT d[12] (3733:3733:3733) (3913:3913:3913))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (2114:2114:2114) (2171:2171:2171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1901:1901:1901))
        (PORT clk (3082:3082:3082) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2490:2490:2490))
        (PORT d[1] (3445:3445:3445) (3520:3520:3520))
        (PORT d[2] (2545:2545:2545) (2626:2626:2626))
        (PORT d[3] (3375:3375:3375) (3371:3371:3371))
        (PORT d[4] (2648:2648:2648) (2763:2763:2763))
        (PORT d[5] (3832:3832:3832) (4037:4037:4037))
        (PORT d[6] (2273:2273:2273) (2393:2393:2393))
        (PORT d[7] (2805:2805:2805) (2877:2877:2877))
        (PORT d[8] (2852:2852:2852) (2923:2923:2923))
        (PORT d[9] (4369:4369:4369) (4488:4488:4488))
        (PORT d[10] (2644:2644:2644) (2738:2738:2738))
        (PORT d[11] (2332:2332:2332) (2453:2453:2453))
        (PORT d[12] (3323:3323:3323) (3490:3490:3490))
        (PORT clk (3078:3078:3078) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3528:3528:3528))
        (PORT clk (3078:3078:3078) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3153:3153:3153))
        (PORT d[0] (3759:3759:3759) (3652:3652:3652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3126:3126:3126))
        (PORT d[1] (4046:4046:4046) (4026:4026:4026))
        (PORT d[2] (2891:2891:2891) (3018:3018:3018))
        (PORT d[3] (3814:3814:3814) (3806:3806:3806))
        (PORT d[4] (3980:3980:3980) (3952:3952:3952))
        (PORT d[5] (3657:3657:3657) (3627:3627:3627))
        (PORT d[6] (3432:3432:3432) (3625:3625:3625))
        (PORT d[7] (3465:3465:3465) (3474:3474:3474))
        (PORT d[8] (3185:3185:3185) (3331:3331:3331))
        (PORT d[9] (5722:5722:5722) (5703:5703:5703))
        (PORT d[10] (4000:4000:4000) (3971:3971:3971))
        (PORT d[11] (3975:3975:3975) (4130:4130:4130))
        (PORT d[12] (3564:3564:3564) (3767:3767:3767))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (2944:2944:2944) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2350:2350:2350) (2415:2415:2415))
        (PORT datab (1968:1968:1968) (2041:2041:2041))
        (PORT datac (708:708:708) (697:697:697))
        (PORT datad (394:394:394) (394:394:394))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2351:2351:2351) (2415:2415:2415))
        (PORT datab (792:792:792) (784:784:784))
        (PORT datac (726:726:726) (718:718:718))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[6\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (2052:2052:2052))
        (PORT datab (1431:1431:1431) (1362:1362:1362))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2630:2630:2630) (2650:2650:2650))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2790:2790:2790) (2811:2811:2811))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2083:2083:2083) (2184:2184:2184))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1799:1799:1799) (1760:1760:1760))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[6\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1078:1078:1078))
        (PORT datab (2400:2400:2400) (2451:2451:2451))
        (PORT datac (256:256:256) (337:337:337))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2912:2912:2912))
        (PORT clk (3593:3593:3593) (3669:3669:3669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2939:2939:2939))
        (PORT d[1] (2513:2513:2513) (2603:2603:2603))
        (PORT d[2] (2501:2501:2501) (2566:2566:2566))
        (PORT d[3] (2692:2692:2692) (2734:2734:2734))
        (PORT d[4] (2881:2881:2881) (2988:2988:2988))
        (PORT d[5] (2643:2643:2643) (2797:2797:2797))
        (PORT d[6] (2654:2654:2654) (2701:2701:2701))
        (PORT d[7] (2411:2411:2411) (2467:2467:2467))
        (PORT d[8] (2512:2512:2512) (2541:2541:2541))
        (PORT d[9] (3272:3272:3272) (3259:3259:3259))
        (PORT d[10] (4234:4234:4234) (4279:4279:4279))
        (PORT d[11] (2679:2679:2679) (2714:2714:2714))
        (PORT d[12] (2524:2524:2524) (2563:2563:2563))
        (PORT clk (3589:3589:3589) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4711:4711:4711))
        (PORT clk (3589:3589:3589) (3665:3665:3665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3593:3593:3593) (3669:3669:3669))
        (PORT d[0] (4664:4664:4664) (4777:4777:4777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3670:3670:3670))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3670:3670:3670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3670:3670:3670))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3670:3670:3670))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3258:3258:3258))
        (PORT d[1] (4769:4769:4769) (4680:4680:4680))
        (PORT d[2] (2464:2464:2464) (2511:2511:2511))
        (PORT d[3] (3057:3057:3057) (2972:2972:2972))
        (PORT d[4] (4808:4808:4808) (4861:4861:4861))
        (PORT d[5] (4475:4475:4475) (4381:4381:4381))
        (PORT d[6] (1795:1795:1795) (1862:1862:1862))
        (PORT d[7] (3968:3968:3968) (4054:4054:4054))
        (PORT d[8] (3918:3918:3918) (4084:4084:4084))
        (PORT d[9] (4846:4846:4846) (4757:4757:4757))
        (PORT d[10] (4248:4248:4248) (4173:4173:4173))
        (PORT d[11] (3543:3543:3543) (3665:3665:3665))
        (PORT d[12] (2841:2841:2841) (2926:2926:2926))
        (PORT clk (2509:2509:2509) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (PORT d[0] (2096:2096:2096) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2853:2853:2853))
        (PORT clk (3110:3110:3110) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2687:2687:2687))
        (PORT d[1] (2885:2885:2885) (3017:3017:3017))
        (PORT d[2] (2988:2988:2988) (3114:3114:3114))
        (PORT d[3] (3095:3095:3095) (3107:3107:3107))
        (PORT d[4] (3029:3029:3029) (2979:2979:2979))
        (PORT d[5] (2654:2654:2654) (2802:2802:2802))
        (PORT d[6] (3013:3013:3013) (2984:2984:2984))
        (PORT d[7] (3075:3075:3075) (3046:3046:3046))
        (PORT d[8] (2863:2863:2863) (2972:2972:2972))
        (PORT d[9] (3335:3335:3335) (3314:3314:3314))
        (PORT d[10] (3087:3087:3087) (3107:3107:3107))
        (PORT d[11] (3316:3316:3316) (3499:3499:3499))
        (PORT d[12] (3098:3098:3098) (3072:3072:3072))
        (PORT clk (3106:3106:3106) (3188:3188:3188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (4018:4018:4018))
        (PORT clk (3106:3106:3106) (3188:3188:3188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3110:3110:3110) (3192:3192:3192))
        (PORT d[0] (4081:4081:4081) (3954:3954:3954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3111:3111:3111) (3193:3193:3193))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3111:3111:3111) (3193:3193:3193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3111:3111:3111) (3193:3193:3193))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3111:3111:3111) (3193:3193:3193))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3567:3567:3567))
        (PORT d[1] (5357:5357:5357) (5234:5234:5234))
        (PORT d[2] (2879:2879:2879) (3005:3005:3005))
        (PORT d[3] (5080:5080:5080) (5191:5191:5191))
        (PORT d[4] (4054:4054:4054) (4106:4106:4106))
        (PORT d[5] (5011:5011:5011) (4873:4873:4873))
        (PORT d[6] (2209:2209:2209) (2317:2317:2317))
        (PORT d[7] (3728:3728:3728) (3897:3897:3897))
        (PORT d[8] (4747:4747:4747) (4931:4931:4931))
        (PORT d[9] (7936:7936:7936) (7950:7950:7950))
        (PORT d[10] (6927:6927:6927) (6994:6994:6994))
        (PORT d[11] (5689:5689:5689) (5918:5918:5918))
        (PORT d[12] (2947:2947:2947) (3056:3056:3056))
        (PORT clk (2519:2519:2519) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (PORT d[0] (3397:3397:3397) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (868:868:868))
        (PORT clk (2960:2960:2960) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2386:2386:2386))
        (PORT d[1] (3086:3086:3086) (3153:3153:3153))
        (PORT d[2] (2827:2827:2827) (2895:2895:2895))
        (PORT d[3] (2299:2299:2299) (2338:2338:2338))
        (PORT d[4] (3074:3074:3074) (3227:3227:3227))
        (PORT d[5] (2990:2990:2990) (3031:3031:3031))
        (PORT d[6] (2097:2097:2097) (2149:2149:2149))
        (PORT d[7] (2420:2420:2420) (2484:2484:2484))
        (PORT d[8] (2620:2620:2620) (2653:2653:2653))
        (PORT d[9] (2895:2895:2895) (2875:2875:2875))
        (PORT d[10] (2283:2283:2283) (2331:2331:2331))
        (PORT d[11] (2336:2336:2336) (2384:2384:2384))
        (PORT d[12] (3476:3476:3476) (3568:3568:3568))
        (PORT clk (2956:2956:2956) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4091:4091:4091))
        (PORT clk (2956:2956:2956) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3014:3014:3014))
        (PORT d[0] (4342:4342:4342) (4174:4174:4174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3402:3402:3402))
        (PORT d[1] (5448:5448:5448) (5341:5341:5341))
        (PORT d[2] (3604:3604:3604) (3785:3785:3785))
        (PORT d[3] (5708:5708:5708) (5788:5788:5788))
        (PORT d[4] (5927:5927:5927) (6075:6075:6075))
        (PORT d[5] (5794:5794:5794) (5814:5814:5814))
        (PORT d[6] (2666:2666:2666) (2832:2832:2832))
        (PORT d[7] (3603:3603:3603) (3685:3685:3685))
        (PORT d[8] (3964:3964:3964) (4185:4185:4185))
        (PORT d[9] (5803:5803:5803) (5830:5830:5830))
        (PORT d[10] (6235:6235:6235) (6152:6152:6152))
        (PORT d[11] (4406:4406:4406) (4624:4624:4624))
        (PORT d[12] (2858:2858:2858) (2982:2982:2982))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (1755:1755:1755) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1548:1548:1548))
        (PORT datab (1554:1554:1554) (1607:1607:1607))
        (PORT datac (2789:2789:2789) (2872:2872:2872))
        (PORT datad (2664:2664:2664) (2621:2621:2621))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3192:3192:3192))
        (PORT clk (3639:3639:3639) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2640:2640:2640))
        (PORT d[1] (2811:2811:2811) (2887:2887:2887))
        (PORT d[2] (2806:2806:2806) (2862:2862:2862))
        (PORT d[3] (2704:2704:2704) (2748:2748:2748))
        (PORT d[4] (2897:2897:2897) (3009:3009:3009))
        (PORT d[5] (2621:2621:2621) (2659:2659:2659))
        (PORT d[6] (2630:2630:2630) (2673:2673:2673))
        (PORT d[7] (2755:2755:2755) (2800:2800:2800))
        (PORT d[8] (2878:2878:2878) (2897:2897:2897))
        (PORT d[9] (2733:2733:2733) (2742:2742:2742))
        (PORT d[10] (3562:3562:3562) (3797:3797:3797))
        (PORT d[11] (3089:3089:3089) (3126:3126:3126))
        (PORT d[12] (2556:2556:2556) (2600:2600:2600))
        (PORT clk (3635:3635:3635) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (4173:4173:4173))
        (PORT clk (3635:3635:3635) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3639:3639:3639) (3709:3709:3709))
        (PORT d[0] (4232:4232:4232) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3548:3548:3548))
        (PORT d[1] (4749:4749:4749) (4658:4658:4658))
        (PORT d[2] (2036:2036:2036) (2081:2081:2081))
        (PORT d[3] (3414:3414:3414) (3327:3327:3327))
        (PORT d[4] (4490:4490:4490) (4550:4550:4550))
        (PORT d[5] (4850:4850:4850) (4754:4754:4754))
        (PORT d[6] (1838:1838:1838) (1911:1911:1911))
        (PORT d[7] (3943:3943:3943) (4026:4026:4026))
        (PORT d[8] (3782:3782:3782) (3932:3932:3932))
        (PORT d[9] (5075:5075:5075) (4957:4957:4957))
        (PORT d[10] (4125:4125:4125) (4047:4047:4047))
        (PORT d[11] (3808:3808:3808) (3928:3928:3928))
        (PORT d[12] (2856:2856:2856) (2946:2946:2946))
        (PORT clk (2509:2509:2509) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (PORT d[0] (2130:2130:2130) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1491:1491:1491))
        (PORT datab (1554:1554:1554) (1608:1608:1608))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1378:1378:1378) (1365:1365:1365))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3162:3162:3162))
        (PORT clk (3574:3574:3574) (3701:3701:3701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3253:3253:3253))
        (PORT d[1] (2473:2473:2473) (2571:2571:2571))
        (PORT d[2] (2538:2538:2538) (2605:2605:2605))
        (PORT d[3] (3580:3580:3580) (3666:3666:3666))
        (PORT d[4] (2937:2937:2937) (3024:3024:3024))
        (PORT d[5] (3333:3333:3333) (3329:3329:3329))
        (PORT d[6] (2785:2785:2785) (2983:2983:2983))
        (PORT d[7] (3066:3066:3066) (3075:3075:3075))
        (PORT d[8] (3415:3415:3415) (3417:3417:3417))
        (PORT d[9] (4137:4137:4137) (4271:4271:4271))
        (PORT d[10] (4247:4247:4247) (4303:4303:4303))
        (PORT d[11] (3093:3093:3093) (3094:3094:3094))
        (PORT d[12] (2974:2974:2974) (2988:2988:2988))
        (PORT clk (3570:3570:3570) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4467:4467:4467))
        (PORT clk (3570:3570:3570) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3701:3701:3701))
        (PORT d[0] (4604:4604:4604) (4452:4452:4452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3702:3702:3702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1622:1622:1622))
        (PORT d[1] (1626:1626:1626) (1613:1613:1613))
        (PORT d[2] (3223:3223:3223) (3302:3302:3302))
        (PORT d[3] (2051:2051:2051) (2046:2046:2046))
        (PORT d[4] (1569:1569:1569) (1556:1556:1556))
        (PORT d[5] (1626:1626:1626) (1615:1615:1615))
        (PORT d[6] (3564:3564:3564) (3699:3699:3699))
        (PORT d[7] (1963:1963:1963) (1951:1951:1951))
        (PORT d[8] (4697:4697:4697) (4848:4848:4848))
        (PORT d[9] (3646:3646:3646) (3605:3605:3605))
        (PORT d[10] (2907:2907:2907) (2873:2873:2873))
        (PORT d[11] (2950:2950:2950) (2931:2931:2931))
        (PORT d[12] (1683:1683:1683) (1681:1681:1681))
        (PORT clk (2513:2513:2513) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (PORT d[0] (2515:2515:2515) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2019:2019:2019))
        (PORT clk (2969:2969:2969) (3000:3000:3000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2034:2034:2034))
        (PORT d[1] (2429:2429:2429) (2516:2516:2516))
        (PORT d[2] (2489:2489:2489) (2570:2570:2570))
        (PORT d[3] (1572:1572:1572) (1617:1617:1617))
        (PORT d[4] (1920:1920:1920) (1956:1956:1956))
        (PORT d[5] (2267:2267:2267) (2318:2318:2318))
        (PORT d[6] (1864:1864:1864) (1938:1938:1938))
        (PORT d[7] (1562:1562:1562) (1599:1599:1599))
        (PORT d[8] (2238:2238:2238) (2269:2269:2269))
        (PORT d[9] (2142:2142:2142) (2125:2125:2125))
        (PORT d[10] (1531:1531:1531) (1578:1578:1578))
        (PORT d[11] (1922:1922:1922) (1964:1964:1964))
        (PORT d[12] (2082:2082:2082) (2109:2109:2109))
        (PORT clk (2965:2965:2965) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3597:3597:3597))
        (PORT clk (2965:2965:2965) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3000:3000:3000))
        (PORT d[0] (3786:3786:3786) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3001:3001:3001))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3001:3001:3001))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3001:3001:3001))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3909:3909:3909))
        (PORT d[1] (5145:5145:5145) (5041:5041:5041))
        (PORT d[2] (3237:3237:3237) (3387:3387:3387))
        (PORT d[3] (5756:5756:5756) (5841:5841:5841))
        (PORT d[4] (5422:5422:5422) (5347:5347:5347))
        (PORT d[5] (6473:6473:6473) (6493:6493:6493))
        (PORT d[6] (2622:2622:2622) (2781:2781:2781))
        (PORT d[7] (2914:2914:2914) (3002:3002:3002))
        (PORT d[8] (2798:2798:2798) (2939:2939:2939))
        (PORT d[9] (5851:5851:5851) (5882:5882:5882))
        (PORT d[10] (4787:4787:4787) (4795:4795:4795))
        (PORT d[11] (4008:4008:4008) (4189:4189:4189))
        (PORT d[12] (2552:2552:2552) (2659:2659:2659))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (1382:1382:1382) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3557:3557:3557))
        (PORT clk (3992:3992:3992) (4156:4156:4156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3260:3260:3260))
        (PORT d[1] (2968:2968:2968) (3113:3113:3113))
        (PORT d[2] (3380:3380:3380) (3475:3475:3475))
        (PORT d[3] (3987:3987:3987) (4110:4110:4110))
        (PORT d[4] (3053:3053:3053) (3196:3196:3196))
        (PORT d[5] (4203:4203:4203) (4168:4168:4168))
        (PORT d[6] (3192:3192:3192) (3430:3430:3430))
        (PORT d[7] (4054:4054:4054) (4249:4249:4249))
        (PORT d[8] (3247:3247:3247) (3344:3344:3344))
        (PORT d[9] (4623:4623:4623) (4723:4723:4723))
        (PORT d[10] (3292:3292:3292) (3425:3425:3425))
        (PORT d[11] (3424:3424:3424) (3610:3610:3610))
        (PORT d[12] (4337:4337:4337) (4302:4302:4302))
        (PORT clk (3988:3988:3988) (4152:4152:4152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4569:4569:4569) (4462:4462:4462))
        (PORT clk (3988:3988:3988) (4152:4152:4152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3992:3992:3992) (4156:4156:4156))
        (PORT d[0] (4554:4554:4554) (4573:4573:4573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3993:3993:3993) (4157:4157:4157))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3993:3993:3993) (4157:4157:4157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3993:3993:3993) (4157:4157:4157))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3993:3993:3993) (4157:4157:4157))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2970:2970:2970))
        (PORT d[1] (4209:4209:4209) (4190:4190:4190))
        (PORT d[2] (1259:1259:1259) (1306:1306:1306))
        (PORT d[3] (1920:1920:1920) (1964:1964:1964))
        (PORT d[4] (1501:1501:1501) (1547:1547:1547))
        (PORT d[5] (1230:1230:1230) (1286:1286:1286))
        (PORT d[6] (1192:1192:1192) (1239:1239:1239))
        (PORT d[7] (1471:1471:1471) (1512:1512:1512))
        (PORT d[8] (1505:1505:1505) (1551:1551:1551))
        (PORT d[9] (1877:1877:1877) (1928:1928:1928))
        (PORT d[10] (2598:2598:2598) (2634:2634:2634))
        (PORT d[11] (2450:2450:2450) (2503:2503:2503))
        (PORT d[12] (2170:2170:2170) (2211:2211:2211))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (3081:3081:3081) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3090:3090:3090))
        (PORT clk (3570:3570:3570) (3697:3697:3697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2266:2266:2266))
        (PORT d[1] (2908:2908:2908) (2984:2984:2984))
        (PORT d[2] (2494:2494:2494) (2561:2561:2561))
        (PORT d[3] (2337:2337:2337) (2381:2381:2381))
        (PORT d[4] (2894:2894:2894) (2999:2999:2999))
        (PORT d[5] (3012:3012:3012) (3156:3156:3156))
        (PORT d[6] (2229:2229:2229) (2273:2273:2273))
        (PORT d[7] (2348:2348:2348) (2392:2392:2392))
        (PORT d[8] (2450:2450:2450) (2466:2466:2466))
        (PORT d[9] (2175:2175:2175) (2210:2210:2210))
        (PORT d[10] (2356:2356:2356) (2362:2362:2362))
        (PORT d[11] (2630:2630:2630) (2663:2663:2663))
        (PORT d[12] (2187:2187:2187) (2229:2229:2229))
        (PORT clk (3566:3566:3566) (3693:3693:3693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3814:3814:3814))
        (PORT clk (3566:3566:3566) (3693:3693:3693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3570:3570:3570) (3697:3697:3697))
        (PORT d[0] (3943:3943:3943) (3838:3838:3838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3698:3698:3698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3571:3571:3571) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3236:3236:3236))
        (PORT d[1] (4343:4343:4343) (4248:4248:4248))
        (PORT d[2] (2794:2794:2794) (2830:2830:2830))
        (PORT d[3] (3096:3096:3096) (3014:3014:3014))
        (PORT d[4] (4117:4117:4117) (4177:4177:4177))
        (PORT d[5] (4092:4092:4092) (3997:3997:3997))
        (PORT d[6] (2243:2243:2243) (2363:2363:2363))
        (PORT d[7] (3589:3589:3589) (3674:3674:3674))
        (PORT d[8] (3544:3544:3544) (3714:3714:3714))
        (PORT d[9] (5024:5024:5024) (4900:4900:4900))
        (PORT d[10] (3876:3876:3876) (3806:3806:3806))
        (PORT d[11] (3875:3875:3875) (3993:3993:3993))
        (PORT d[12] (2436:2436:2436) (2522:2522:2522))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (2208:2208:2208) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2885:2885:2885) (3000:3000:3000))
        (PORT datab (1555:1555:1555) (1609:1609:1609))
        (PORT datac (2002:2002:2002) (1975:1975:1975))
        (PORT datad (1044:1044:1044) (1038:1038:1038))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1753:1753:1753))
        (PORT datab (1553:1553:1553) (1606:1606:1606))
        (PORT datac (2106:2106:2106) (2121:2121:2121))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2862:2862:2862))
        (PORT clk (3366:3366:3366) (3437:3437:3437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2598:2598:2598))
        (PORT d[1] (2459:2459:2459) (2551:2551:2551))
        (PORT d[2] (2674:2674:2674) (2730:2730:2730))
        (PORT d[3] (2004:2004:2004) (2049:2049:2049))
        (PORT d[4] (2559:2559:2559) (2655:2655:2655))
        (PORT d[5] (2235:2235:2235) (2274:2274:2274))
        (PORT d[6] (1897:1897:1897) (1947:1947:1947))
        (PORT d[7] (2016:2016:2016) (2061:2061:2061))
        (PORT d[8] (1883:1883:1883) (1913:1913:1913))
        (PORT d[9] (2379:2379:2379) (2376:2376:2376))
        (PORT d[10] (2031:2031:2031) (2050:2050:2050))
        (PORT d[11] (2342:2342:2342) (2384:2384:2384))
        (PORT d[12] (2179:2179:2179) (2220:2220:2220))
        (PORT clk (3362:3362:3362) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (3868:3868:3868))
        (PORT clk (3362:3362:3362) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3437:3437:3437))
        (PORT d[0] (4129:4129:4129) (4188:4188:4188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3438:3438:3438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3731:3731:3731))
        (PORT d[1] (4016:4016:4016) (3930:3930:3930))
        (PORT d[2] (2566:2566:2566) (2697:2697:2697))
        (PORT d[3] (4692:4692:4692) (4815:4815:4815))
        (PORT d[4] (4136:4136:4136) (4197:4197:4197))
        (PORT d[5] (4386:4386:4386) (4284:4284:4284))
        (PORT d[6] (1813:1813:1813) (1880:1880:1880))
        (PORT d[7] (3570:3570:3570) (3654:3654:3654))
        (PORT d[8] (3178:3178:3178) (3352:3352:3352))
        (PORT d[9] (4165:4165:4165) (4082:4082:4082))
        (PORT d[10] (3476:3476:3476) (3405:3405:3405))
        (PORT d[11] (5179:5179:5179) (5363:5363:5363))
        (PORT d[12] (2792:2792:2792) (2872:2872:2872))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (1779:1779:1779) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3473:3473:3473))
        (PORT clk (3370:3370:3370) (3437:3437:3437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1947:1947:1947))
        (PORT d[1] (3286:3286:3286) (3358:3358:3358))
        (PORT d[2] (2855:2855:2855) (2928:2928:2928))
        (PORT d[3] (1969:1969:1969) (2012:2012:2012))
        (PORT d[4] (2609:2609:2609) (2721:2721:2721))
        (PORT d[5] (1870:1870:1870) (1912:1912:1912))
        (PORT d[6] (1913:1913:1913) (1963:1963:1963))
        (PORT d[7] (1966:1966:1966) (2006:2006:2006))
        (PORT d[8] (1947:1947:1947) (1987:1987:1987))
        (PORT d[9] (2031:2031:2031) (2044:2044:2044))
        (PORT d[10] (2027:2027:2027) (2037:2037:2037))
        (PORT d[11] (1970:1970:1970) (2015:2015:2015))
        (PORT d[12] (2126:2126:2126) (2164:2164:2164))
        (PORT clk (3366:3366:3366) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4265:4265:4265))
        (PORT clk (3366:3366:3366) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3370:3370:3370) (3437:3437:3437))
        (PORT d[0] (4382:4382:4382) (4349:4349:4349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3371:3371:3371) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3371:3371:3371) (3438:3438:3438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3371:3371:3371) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3371:3371:3371) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3696:3696:3696))
        (PORT d[1] (4013:4013:4013) (3926:3926:3926))
        (PORT d[2] (2516:2516:2516) (2642:2642:2642))
        (PORT d[3] (4675:4675:4675) (4798:4798:4798))
        (PORT d[4] (3764:3764:3764) (3825:3825:3825))
        (PORT d[5] (3722:3722:3722) (3628:3628:3628))
        (PORT d[6] (2213:2213:2213) (2323:2323:2323))
        (PORT d[7] (3252:3252:3252) (3337:3337:3337))
        (PORT d[8] (3219:3219:3219) (3382:3382:3382))
        (PORT d[9] (4471:4471:4471) (4384:4384:4384))
        (PORT d[10] (3452:3452:3452) (3377:3377:3377))
        (PORT d[11] (5201:5201:5201) (5389:5389:5389))
        (PORT d[12] (2825:2825:2825) (2906:2906:2906))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (1327:1327:1327) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2884:2884:2884) (2999:2999:2999))
        (PORT datab (1557:1557:1557) (1611:1611:1611))
        (PORT datac (1028:1028:1028) (1021:1021:1021))
        (PORT datad (699:699:699) (686:686:686))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3450:3450:3450))
        (PORT clk (2993:2993:2993) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3451:3451:3451))
        (PORT d[1] (3258:3258:3258) (3429:3429:3429))
        (PORT d[2] (3690:3690:3690) (3841:3841:3841))
        (PORT d[3] (3544:3544:3544) (3652:3652:3652))
        (PORT d[4] (3667:3667:3667) (3834:3834:3834))
        (PORT d[5] (2986:2986:2986) (3119:3119:3119))
        (PORT d[6] (2974:2974:2974) (3151:3151:3151))
        (PORT d[7] (3789:3789:3789) (3870:3870:3870))
        (PORT d[8] (3278:3278:3278) (3431:3431:3431))
        (PORT d[9] (3637:3637:3637) (3678:3678:3678))
        (PORT d[10] (4363:4363:4363) (4678:4678:4678))
        (PORT d[11] (3386:3386:3386) (3568:3568:3568))
        (PORT d[12] (3064:3064:3064) (3115:3115:3115))
        (PORT clk (2989:2989:2989) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3916:3916:3916))
        (PORT clk (2989:2989:2989) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3055:3055:3055))
        (PORT d[0] (4085:4085:4085) (4214:4214:4214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3673:3673:3673))
        (PORT d[1] (4481:4481:4481) (4678:4678:4678))
        (PORT d[2] (3974:3974:3974) (4120:4120:4120))
        (PORT d[3] (7525:7525:7525) (7699:7699:7699))
        (PORT d[4] (7077:7077:7077) (7251:7251:7251))
        (PORT d[5] (3323:3323:3323) (3516:3516:3516))
        (PORT d[6] (5627:5627:5627) (5860:5860:5860))
        (PORT d[7] (5289:5289:5289) (5449:5449:5449))
        (PORT d[8] (4677:4677:4677) (4906:4906:4906))
        (PORT d[9] (7309:7309:7309) (7440:7440:7440))
        (PORT d[10] (6191:6191:6191) (6286:6286:6286))
        (PORT d[11] (5783:5783:5783) (5990:5990:5990))
        (PORT d[12] (3878:3878:3878) (3985:3985:3985))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (3590:3590:3590) (3706:3706:3706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1688:1688:1688))
        (PORT clk (3016:3016:3016) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2035:2035:2035))
        (PORT d[1] (2766:2766:2766) (2847:2847:2847))
        (PORT d[2] (2467:2467:2467) (2532:2532:2532))
        (PORT d[3] (1931:1931:1931) (1968:1968:1968))
        (PORT d[4] (1890:1890:1890) (1925:1925:1925))
        (PORT d[5] (2227:2227:2227) (2275:2275:2275))
        (PORT d[6] (1846:1846:1846) (1921:1921:1921))
        (PORT d[7] (1912:1912:1912) (1946:1946:1946))
        (PORT d[8] (2261:2261:2261) (2295:2295:2295))
        (PORT d[9] (2552:2552:2552) (2531:2531:2531))
        (PORT d[10] (1861:1861:1861) (1902:1902:1902))
        (PORT d[11] (1972:1972:1972) (2018:2018:2018))
        (PORT d[12] (2421:2421:2421) (2446:2446:2446))
        (PORT clk (3012:3012:3012) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4329:4329:4329) (4238:4238:4238))
        (PORT clk (3012:3012:3012) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3088:3088:3088))
        (PORT d[0] (4367:4367:4367) (4228:4228:4228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3089:3089:3089))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (3723:3723:3723))
        (PORT d[1] (5095:5095:5095) (4988:4988:4988))
        (PORT d[2] (3295:3295:3295) (3490:3490:3490))
        (PORT d[3] (5695:5695:5695) (5777:5777:5777))
        (PORT d[4] (5605:5605:5605) (5739:5739:5739))
        (PORT d[5] (6127:6127:6127) (6147:6147:6147))
        (PORT d[6] (2604:2604:2604) (2761:2761:2761))
        (PORT d[7] (3259:3259:3259) (3344:3344:3344))
        (PORT d[8] (4393:4393:4393) (4618:4618:4618))
        (PORT d[9] (6179:6179:6179) (6200:6200:6200))
        (PORT d[10] (6585:6585:6585) (6502:6502:6502))
        (PORT d[11] (4315:4315:4315) (4524:4524:4524))
        (PORT d[12] (2559:2559:2559) (2671:2671:2671))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (1810:1810:1810) (1755:1755:1755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2821:2821:2821) (2906:2906:2906))
        (PORT datac (2404:2404:2404) (2451:2451:2451))
        (PORT datad (2337:2337:2337) (2361:2361:2361))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2056:2056:2056))
        (PORT clk (3049:3049:3049) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1665:1665:1665))
        (PORT d[1] (1526:1526:1526) (1574:1574:1574))
        (PORT d[2] (3191:3191:3191) (3269:3269:3269))
        (PORT d[3] (1564:1564:1564) (1600:1600:1600))
        (PORT d[4] (1561:1561:1561) (1605:1605:1605))
        (PORT d[5] (1879:1879:1879) (1929:1929:1929))
        (PORT d[6] (1852:1852:1852) (1925:1925:1925))
        (PORT d[7] (1562:1562:1562) (1598:1598:1598))
        (PORT d[8] (1901:1901:1901) (1937:1937:1937))
        (PORT d[9] (1753:1753:1753) (1766:1766:1766))
        (PORT d[10] (1554:1554:1554) (1604:1604:1604))
        (PORT d[11] (1558:1558:1558) (1605:1605:1605))
        (PORT d[12] (1740:1740:1740) (1759:1759:1759))
        (PORT clk (3045:3045:3045) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3622:3622:3622))
        (PORT clk (3045:3045:3045) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3133:3133:3133))
        (PORT d[0] (3802:3802:3802) (3659:3659:3659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3050:3050:3050) (3134:3134:3134))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3943:3943:3943))
        (PORT d[1] (5085:5085:5085) (4996:4996:4996))
        (PORT d[2] (2956:2956:2956) (3119:3119:3119))
        (PORT d[3] (5729:5729:5729) (5812:5812:5812))
        (PORT d[4] (4804:4804:4804) (4723:4723:4723))
        (PORT d[5] (6769:6769:6769) (6778:6778:6778))
        (PORT d[6] (2648:2648:2648) (2806:2806:2806))
        (PORT d[7] (2899:2899:2899) (2985:2985:2985))
        (PORT d[8] (3124:3124:3124) (3260:3260:3260))
        (PORT d[9] (5806:5806:5806) (5834:5834:5834))
        (PORT d[10] (6936:6936:6936) (6850:6850:6850))
        (PORT d[11] (5094:5094:5094) (5306:5306:5306))
        (PORT d[12] (2511:2511:2511) (2613:2613:2613))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (1378:1378:1378) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3605:3605:3605))
        (PORT clk (3958:3958:3958) (4119:4119:4119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3266:3266:3266))
        (PORT d[1] (2932:2932:2932) (3076:3076:3076))
        (PORT d[2] (3372:3372:3372) (3468:3468:3468))
        (PORT d[3] (3617:3617:3617) (3747:3747:3747))
        (PORT d[4] (3339:3339:3339) (3472:3472:3472))
        (PORT d[5] (4137:4137:4137) (4095:4095:4095))
        (PORT d[6] (3199:3199:3199) (3438:3438:3438))
        (PORT d[7] (4009:4009:4009) (4202:4202:4202))
        (PORT d[8] (3545:3545:3545) (3627:3627:3627))
        (PORT d[9] (4532:4532:4532) (4704:4704:4704))
        (PORT d[10] (3311:3311:3311) (3440:3440:3440))
        (PORT d[11] (3077:3077:3077) (3269:3269:3269))
        (PORT d[12] (4681:4681:4681) (4649:4649:4649))
        (PORT clk (3954:3954:3954) (4115:4115:4115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4695:4695:4695))
        (PORT clk (3954:3954:3954) (4115:4115:4115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3958:3958:3958) (4119:4119:4119))
        (PORT d[0] (4843:4843:4843) (4704:4704:4704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3959:3959:3959) (4120:4120:4120))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3959:3959:3959) (4120:4120:4120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3959:3959:3959) (4120:4120:4120))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3959:3959:3959) (4120:4120:4120))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3024:3024:3024))
        (PORT d[1] (4187:4187:4187) (4165:4165:4165))
        (PORT d[2] (2369:2369:2369) (2398:2398:2398))
        (PORT d[3] (2335:2335:2335) (2387:2387:2387))
        (PORT d[4] (2539:2539:2539) (2582:2582:2582))
        (PORT d[5] (1522:1522:1522) (1570:1570:1570))
        (PORT d[6] (1507:1507:1507) (1552:1552:1552))
        (PORT d[7] (1503:1503:1503) (1549:1549:1549))
        (PORT d[8] (1901:1901:1901) (1953:1953:1953))
        (PORT d[9] (1497:1497:1497) (1542:1542:1542))
        (PORT d[10] (2203:2203:2203) (2243:2243:2243))
        (PORT d[11] (2406:2406:2406) (2462:2462:2462))
        (PORT d[12] (2161:2161:2161) (2201:2201:2201))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (2492:2492:2492) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3666:3666:3666) (3801:3801:3801))
        (PORT clk (2924:2924:2924) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3420:3420:3420))
        (PORT d[1] (3259:3259:3259) (3428:3428:3428))
        (PORT d[2] (4002:4002:4002) (4176:4176:4176))
        (PORT d[3] (3827:3827:3827) (3916:3916:3916))
        (PORT d[4] (3497:3497:3497) (3572:3572:3572))
        (PORT d[5] (2625:2625:2625) (2762:2762:2762))
        (PORT d[6] (2921:2921:2921) (3091:3091:3091))
        (PORT d[7] (3474:3474:3474) (3564:3564:3564))
        (PORT d[8] (3621:3621:3621) (3768:3768:3768))
        (PORT d[9] (3260:3260:3260) (3308:3308:3308))
        (PORT d[10] (4382:4382:4382) (4697:4697:4697))
        (PORT d[11] (3038:3038:3038) (3216:3216:3216))
        (PORT d[12] (3090:3090:3090) (3142:3142:3142))
        (PORT clk (2920:2920:2920) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4148:4148:4148))
        (PORT clk (2920:2920:2920) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (2963:2963:2963))
        (PORT d[0] (4403:4403:4403) (4434:4434:4434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2964:2964:2964))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3678:3678:3678))
        (PORT d[1] (4137:4137:4137) (4340:4340:4340))
        (PORT d[2] (3614:3614:3614) (3760:3760:3760))
        (PORT d[3] (7190:7190:7190) (7362:7362:7362))
        (PORT d[4] (6719:6719:6719) (6899:6899:6899))
        (PORT d[5] (7290:7290:7290) (7462:7462:7462))
        (PORT d[6] (5341:5341:5341) (5580:5580:5580))
        (PORT d[7] (5308:5308:5308) (5468:5468:5468))
        (PORT d[8] (4083:4083:4083) (4341:4341:4341))
        (PORT d[9] (7572:7572:7572) (7647:7647:7647))
        (PORT d[10] (7215:7215:7215) (7303:7303:7303))
        (PORT d[11] (5769:5769:5769) (5970:5970:5970))
        (PORT d[12] (3900:3900:3900) (4012:4012:4012))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (3005:3005:3005) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2883:2883:2883) (2998:2998:2998))
        (PORT datab (1559:1559:1559) (1613:1613:1613))
        (PORT datac (1860:1860:1860) (1828:1828:1828))
        (PORT datad (2959:2959:2959) (2881:2881:2881))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2072:2072:2072))
        (PORT clk (2459:2459:2459) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2660:2660:2660))
        (PORT d[1] (3247:3247:3247) (3407:3407:3407))
        (PORT d[2] (3346:3346:3346) (3504:3504:3504))
        (PORT d[3] (4015:4015:4015) (4083:4083:4083))
        (PORT d[4] (3106:3106:3106) (3149:3149:3149))
        (PORT d[5] (2605:2605:2605) (2743:2743:2743))
        (PORT d[6] (2347:2347:2347) (2496:2496:2496))
        (PORT d[7] (2877:2877:2877) (2944:2944:2944))
        (PORT d[8] (3969:3969:3969) (4162:4162:4162))
        (PORT d[9] (3606:3606:3606) (3641:3641:3641))
        (PORT d[10] (3429:3429:3429) (3633:3633:3633))
        (PORT d[11] (2715:2715:2715) (2865:2865:2865))
        (PORT d[12] (2760:2760:2760) (2854:2854:2854))
        (PORT clk (2455:2455:2455) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (3975:3975:3975))
        (PORT clk (2455:2455:2455) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2410:2410:2410))
        (PORT d[0] (4540:4540:4540) (4606:4606:4606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (4174:4174:4174))
        (PORT d[1] (4498:4498:4498) (4717:4717:4717))
        (PORT d[2] (3686:3686:3686) (3908:3908:3908))
        (PORT d[3] (5195:5195:5195) (5373:5373:5373))
        (PORT d[4] (6715:6715:6715) (6894:6894:6894))
        (PORT d[5] (7210:7210:7210) (7319:7319:7319))
        (PORT d[6] (4073:4073:4073) (4301:4301:4301))
        (PORT d[7] (4447:4447:4447) (4617:4617:4617))
        (PORT d[8] (4009:4009:4009) (4244:4244:4244))
        (PORT d[9] (6860:6860:6860) (6903:6903:6903))
        (PORT d[10] (6549:6549:6549) (6620:6620:6620))
        (PORT d[11] (5101:5101:5101) (5370:5370:5370))
        (PORT d[12] (3698:3698:3698) (3905:3905:3905))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (2909:2909:2909) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2884:2884:2884) (2999:2999:2999))
        (PORT datab (2054:2054:2054) (2057:2057:2057))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3998:3998:3998) (4003:4003:4003))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1632:1632:1632))
        (PORT datab (1580:1580:1580) (1637:1637:1637))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[7\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1625:1625:1625))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2630:2630:2630) (2654:2654:2654))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2341:2341:2341) (2318:2318:2318))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1733:1733:1733) (1803:1803:1803))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[7\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1077:1077:1077))
        (PORT datab (2395:2395:2395) (2444:2444:2444))
        (PORT datac (992:992:992) (1020:1020:1020))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (373:373:373))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3760:3760:3760))
        (PORT clk (3470:3470:3470) (3576:3576:3576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2578:2578:2578))
        (PORT d[1] (2832:2832:2832) (2929:2929:2929))
        (PORT d[2] (2817:2817:2817) (2868:2868:2868))
        (PORT d[3] (3849:3849:3849) (3921:3921:3921))
        (PORT d[4] (3245:3245:3245) (3329:3329:3329))
        (PORT d[5] (2290:2290:2290) (2301:2301:2301))
        (PORT d[6] (2674:2674:2674) (2832:2832:2832))
        (PORT d[7] (2338:2338:2338) (2347:2347:2347))
        (PORT d[8] (2670:2670:2670) (2670:2670:2670))
        (PORT d[9] (4474:4474:4474) (4607:4607:4607))
        (PORT d[10] (3811:3811:3811) (3987:3987:3987))
        (PORT d[11] (2399:2399:2399) (2413:2413:2413))
        (PORT d[12] (2905:2905:2905) (2912:2912:2912))
        (PORT clk (3466:3466:3466) (3572:3572:3572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4049:4049:4049))
        (PORT clk (3466:3466:3466) (3572:3572:3572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3576:3576:3576))
        (PORT d[0] (4288:4288:4288) (4222:4222:4222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3577:3577:3577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3577:3577:3577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3577:3577:3577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3418:3418:3418))
        (PORT d[1] (2387:2387:2387) (2379:2379:2379))
        (PORT d[2] (3550:3550:3550) (3673:3673:3673))
        (PORT d[3] (3098:3098:3098) (3069:3069:3069))
        (PORT d[4] (2274:2274:2274) (2245:2245:2245))
        (PORT d[5] (2425:2425:2425) (2410:2410:2410))
        (PORT d[6] (4553:4553:4553) (4737:4737:4737))
        (PORT d[7] (2432:2432:2432) (2417:2417:2417))
        (PORT d[8] (3630:3630:3630) (3783:3783:3783))
        (PORT d[9] (2960:2960:2960) (2928:2928:2928))
        (PORT d[10] (4297:4297:4297) (4252:4252:4252))
        (PORT d[11] (2236:2236:2236) (2216:2216:2216))
        (PORT d[12] (2387:2387:2387) (2451:2451:2451))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (1674:1674:1674) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (3998:3998:3998))
        (PORT clk (3138:3138:3138) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2858:2858:2858))
        (PORT d[1] (3146:3146:3146) (3255:3255:3255))
        (PORT d[2] (2776:2776:2776) (2807:2807:2807))
        (PORT d[3] (3381:3381:3381) (3364:3364:3364))
        (PORT d[4] (2606:2606:2606) (2675:2675:2675))
        (PORT d[5] (4011:4011:4011) (3994:3994:3994))
        (PORT d[6] (2625:2625:2625) (2747:2747:2747))
        (PORT d[7] (2337:2337:2337) (2340:2340:2340))
        (PORT d[8] (2657:2657:2657) (2674:2674:2674))
        (PORT d[9] (4717:4717:4717) (4826:4826:4826))
        (PORT d[10] (2990:2990:2990) (3072:3072:3072))
        (PORT d[11] (3113:3113:3113) (3123:3123:3123))
        (PORT d[12] (3608:3608:3608) (3749:3749:3749))
        (PORT clk (3134:3134:3134) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3929:3929:3929))
        (PORT clk (3134:3134:3134) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3224:3224:3224))
        (PORT d[0] (4146:4146:4146) (3990:3990:3990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3139:3139:3139) (3225:3225:3225))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3978:3978:3978))
        (PORT d[1] (3383:3383:3383) (3362:3362:3362))
        (PORT d[2] (2532:2532:2532) (2661:2661:2661))
        (PORT d[3] (4209:4209:4209) (4195:4195:4195))
        (PORT d[4] (3947:3947:3947) (3918:3918:3918))
        (PORT d[5] (4270:4270:4270) (4208:4208:4208))
        (PORT d[6] (3028:3028:3028) (3190:3190:3190))
        (PORT d[7] (3027:3027:3027) (3020:3020:3020))
        (PORT d[8] (2845:2845:2845) (2992:2992:2992))
        (PORT d[9] (3729:3729:3729) (3693:3693:3693))
        (PORT d[10] (3657:3657:3657) (3629:3629:3629))
        (PORT d[11] (3680:3680:3680) (3664:3664:3664))
        (PORT d[12] (4058:4058:4058) (4231:4231:4231))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (1778:1778:1778) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2924:2924:2924))
        (PORT clk (3382:3382:3382) (3475:3475:3475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2602:2602:2602))
        (PORT d[1] (2417:2417:2417) (2472:2472:2472))
        (PORT d[2] (2866:2866:2866) (2921:2921:2921))
        (PORT d[3] (2720:2720:2720) (2741:2741:2741))
        (PORT d[4] (3283:3283:3283) (3373:3373:3373))
        (PORT d[5] (2962:2962:2962) (2956:2956:2956))
        (PORT d[6] (2696:2696:2696) (2856:2856:2856))
        (PORT d[7] (2318:2318:2318) (2324:2324:2324))
        (PORT d[8] (2318:2318:2318) (2319:2319:2319))
        (PORT d[9] (4481:4481:4481) (4615:4615:4615))
        (PORT d[10] (3680:3680:3680) (3761:3761:3761))
        (PORT d[11] (1975:1975:1975) (1990:1990:1990))
        (PORT d[12] (3236:3236:3236) (3241:3241:3241))
        (PORT clk (3378:3378:3378) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (3764:3764:3764))
        (PORT clk (3378:3378:3378) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3475:3475:3475))
        (PORT d[0] (4098:4098:4098) (3990:3990:3990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3397:3397:3397))
        (PORT d[1] (2729:2729:2729) (2716:2716:2716))
        (PORT d[2] (3584:3584:3584) (3702:3702:3702))
        (PORT d[3] (2824:2824:2824) (2816:2816:2816))
        (PORT d[4] (2944:2944:2944) (2897:2897:2897))
        (PORT d[5] (2947:2947:2947) (2900:2900:2900))
        (PORT d[6] (4188:4188:4188) (4375:4375:4375))
        (PORT d[7] (3501:3501:3501) (3508:3508:3508))
        (PORT d[8] (3969:3969:3969) (4114:4114:4114))
        (PORT d[9] (2386:2386:2386) (2384:2384:2384))
        (PORT d[10] (3790:3790:3790) (3728:3728:3728))
        (PORT d[11] (2631:2631:2631) (2611:2611:2611))
        (PORT d[12] (2427:2427:2427) (2495:2495:2495))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (1505:1505:1505) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3268:3268:3268))
        (PORT clk (3390:3390:3390) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2582:2582:2582))
        (PORT d[1] (2421:2421:2421) (2473:2473:2473))
        (PORT d[2] (2811:2811:2811) (2845:2845:2845))
        (PORT d[3] (2366:2366:2366) (2395:2395:2395))
        (PORT d[4] (2298:2298:2298) (2373:2373:2373))
        (PORT d[5] (2971:2971:2971) (2966:2966:2966))
        (PORT d[6] (3017:3017:3017) (3169:3169:3169))
        (PORT d[7] (1953:1953:1953) (1965:1965:1965))
        (PORT d[8] (1972:1972:1972) (1981:1981:1981))
        (PORT d[9] (3187:3187:3187) (3171:3171:3171))
        (PORT d[10] (3704:3704:3704) (3788:3788:3788))
        (PORT d[11] (2332:2332:2332) (2342:2342:2342))
        (PORT d[12] (3318:3318:3318) (3333:3333:3333))
        (PORT clk (3386:3386:3386) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4610:4610:4610))
        (PORT clk (3386:3386:3386) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3480:3480:3480))
        (PORT d[0] (4803:4803:4803) (4617:4617:4617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (3072:3072:3072))
        (PORT d[1] (2690:2690:2690) (2669:2669:2669))
        (PORT d[2] (3216:3216:3216) (3346:3346:3346))
        (PORT d[3] (3434:3434:3434) (3412:3412:3412))
        (PORT d[4] (3027:3027:3027) (3035:3035:3035))
        (PORT d[5] (3260:3260:3260) (3205:3205:3205))
        (PORT d[6] (4153:4153:4153) (4338:4338:4338))
        (PORT d[7] (3155:3155:3155) (3169:3169:3169))
        (PORT d[8] (3232:3232:3232) (3383:3383:3383))
        (PORT d[9] (2932:2932:2932) (2896:2896:2896))
        (PORT d[10] (3792:3792:3792) (3728:3728:3728))
        (PORT d[11] (2671:2671:2671) (2661:2661:2661))
        (PORT d[12] (2741:2741:2741) (2803:2803:2803))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (2243:2243:2243) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2518:2518:2518) (2646:2646:2646))
        (PORT datab (1970:1970:1970) (2027:2027:2027))
        (PORT datac (1332:1332:1332) (1315:1315:1315))
        (PORT datad (1052:1052:1052) (1039:1039:1039))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1442:1442:1442))
        (PORT datab (1968:1968:1968) (2025:2025:2025))
        (PORT datac (1391:1391:1391) (1369:1369:1369))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2283:2283:2283))
        (PORT clk (2642:2642:2642) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1897:1897:1897))
        (PORT d[1] (2324:2324:2324) (2305:2305:2305))
        (PORT d[2] (2899:2899:2899) (3015:3015:3015))
        (PORT d[3] (2273:2273:2273) (2252:2252:2252))
        (PORT d[4] (2312:2312:2312) (2283:2283:2283))
        (PORT d[5] (2516:2516:2516) (2588:2588:2588))
        (PORT d[6] (2093:2093:2093) (2194:2194:2194))
        (PORT d[7] (2675:2675:2675) (2676:2676:2676))
        (PORT d[8] (2372:2372:2372) (2343:2343:2343))
        (PORT d[9] (2575:2575:2575) (2536:2536:2536))
        (PORT d[10] (2323:2323:2323) (2296:2296:2296))
        (PORT d[11] (1988:1988:1988) (2113:2113:2113))
        (PORT d[12] (2257:2257:2257) (2213:2213:2213))
        (PORT clk (2638:2638:2638) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3608:3608:3608))
        (PORT clk (2638:2638:2638) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2674:2674:2674))
        (PORT d[0] (3817:3817:3817) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4469:4469:4469))
        (PORT d[1] (3690:3690:3690) (3842:3842:3842))
        (PORT d[2] (3235:3235:3235) (3373:3373:3373))
        (PORT d[3] (6398:6398:6398) (6460:6460:6460))
        (PORT d[4] (5977:5977:5977) (6114:6114:6114))
        (PORT d[5] (6508:6508:6508) (6575:6575:6575))
        (PORT d[6] (3331:3331:3331) (3530:3530:3530))
        (PORT d[7] (3350:3350:3350) (3489:3489:3489))
        (PORT d[8] (2850:2850:2850) (3047:3047:3047))
        (PORT d[9] (5883:5883:5883) (5920:5920:5920))
        (PORT d[10] (6160:6160:6160) (6194:6194:6194))
        (PORT d[11] (4384:4384:4384) (4608:4608:4608))
        (PORT d[12] (3528:3528:3528) (3659:3659:3659))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (2345:2345:2345) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2325:2325:2325))
        (PORT clk (2653:2653:2653) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2161:2161:2161))
        (PORT d[1] (2292:2292:2292) (2269:2269:2269))
        (PORT d[2] (2907:2907:2907) (3023:3023:3023))
        (PORT d[3] (2275:2275:2275) (2237:2237:2237))
        (PORT d[4] (2289:2289:2289) (2255:2255:2255))
        (PORT d[5] (2476:2476:2476) (2544:2544:2544))
        (PORT d[6] (1922:1922:1922) (2037:2037:2037))
        (PORT d[7] (2384:2384:2384) (2408:2408:2408))
        (PORT d[8] (2029:2029:2029) (2001:2001:2001))
        (PORT d[9] (1968:1968:1968) (1943:1943:1943))
        (PORT d[10] (1982:1982:1982) (1965:1965:1965))
        (PORT d[11] (1957:1957:1957) (2079:2079:2079))
        (PORT d[12] (2005:2005:2005) (1982:1982:1982))
        (PORT clk (2649:2649:2649) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3010:3010:3010))
        (PORT clk (2649:2649:2649) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2705:2705:2705))
        (PORT d[0] (3341:3341:3341) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4452:4452:4452))
        (PORT d[1] (3683:3683:3683) (3835:3835:3835))
        (PORT d[2] (3236:3236:3236) (3387:3387:3387))
        (PORT d[3] (6126:6126:6126) (6237:6237:6237))
        (PORT d[4] (6022:6022:6022) (6147:6147:6147))
        (PORT d[5] (7523:7523:7523) (7587:7587:7587))
        (PORT d[6] (3372:3372:3372) (3575:3575:3575))
        (PORT d[7] (3638:3638:3638) (3767:3767:3767))
        (PORT d[8] (3355:3355:3355) (3556:3556:3556))
        (PORT d[9] (6159:6159:6159) (6186:6186:6186))
        (PORT d[10] (5452:5452:5452) (5447:5447:5447))
        (PORT d[11] (4389:4389:4389) (4603:4603:4603))
        (PORT d[12] (3217:3217:3217) (3351:3351:3351))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (2299:2299:2299) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2224:2224:2224))
        (PORT clk (2598:2598:2598) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2437:2437:2437))
        (PORT d[1] (2836:2836:2836) (2964:2964:2964))
        (PORT d[2] (3303:3303:3303) (3424:3424:3424))
        (PORT d[3] (2970:2970:2970) (2918:2918:2918))
        (PORT d[4] (2647:2647:2647) (2617:2617:2617))
        (PORT d[5] (2804:2804:2804) (2866:2866:2866))
        (PORT d[6] (1931:1931:1931) (2044:2044:2044))
        (PORT d[7] (2350:2350:2350) (2370:2370:2370))
        (PORT d[8] (2702:2702:2702) (2666:2666:2666))
        (PORT d[9] (2899:2899:2899) (2867:2867:2867))
        (PORT d[10] (2688:2688:2688) (2659:2659:2659))
        (PORT d[11] (1952:1952:1952) (2073:2073:2073))
        (PORT d[12] (3006:3006:3006) (2964:2964:2964))
        (PORT clk (2594:2594:2594) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3901:3901:3901))
        (PORT clk (2594:2594:2594) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2622:2622:2622))
        (PORT d[0] (4105:4105:4105) (3949:3949:3949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (4116:4116:4116))
        (PORT d[1] (5574:5574:5574) (5421:5421:5421))
        (PORT d[2] (3635:3635:3635) (3816:3816:3816))
        (PORT d[3] (6719:6719:6719) (6762:6762:6762))
        (PORT d[4] (5634:5634:5634) (5764:5764:5764))
        (PORT d[5] (6174:6174:6174) (6244:6244:6244))
        (PORT d[6] (3389:3389:3389) (3595:3595:3595))
        (PORT d[7] (3715:3715:3715) (3874:3874:3874))
        (PORT d[8] (4107:4107:4107) (4347:4347:4347))
        (PORT d[9] (3367:3367:3367) (3519:3519:3519))
        (PORT d[10] (6499:6499:6499) (6536:6536:6536))
        (PORT d[11] (4354:4354:4354) (4558:4558:4558))
        (PORT d[12] (3240:3240:3240) (3376:3376:3376))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (1841:1841:1841) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2177:2177:2177))
        (PORT datab (1929:1929:1929) (1944:1944:1944))
        (PORT datac (1026:1026:1026) (1019:1019:1019))
        (PORT datad (1069:1069:1069) (1062:1062:1062))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1766:1766:1766))
        (PORT clk (2515:2515:2515) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2122:2122:2122))
        (PORT d[1] (2881:2881:2881) (3014:3014:3014))
        (PORT d[2] (3295:3295:3295) (3398:3398:3398))
        (PORT d[3] (3716:3716:3716) (3675:3675:3675))
        (PORT d[4] (3097:3097:3097) (3165:3165:3165))
        (PORT d[5] (2671:2671:2671) (2820:2820:2820))
        (PORT d[6] (2235:2235:2235) (2339:2339:2339))
        (PORT d[7] (2627:2627:2627) (2618:2618:2618))
        (PORT d[8] (3516:3516:3516) (3619:3619:3619))
        (PORT d[9] (3292:3292:3292) (3254:3254:3254))
        (PORT d[10] (3340:3340:3340) (3310:3310:3310))
        (PORT d[11] (2325:2325:2325) (2336:2336:2336))
        (PORT d[12] (3115:3115:3115) (3218:3218:3218))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (3768:3768:3768))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (PORT d[0] (3883:3883:3883) (3732:3732:3732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3741:3741:3741))
        (PORT d[1] (6836:6836:6836) (6662:6662:6662))
        (PORT d[2] (3609:3609:3609) (3790:3790:3790))
        (PORT d[3] (6635:6635:6635) (6751:6751:6751))
        (PORT d[4] (5830:5830:5830) (5959:5959:5959))
        (PORT d[5] (6060:6060:6060) (6133:6133:6133))
        (PORT d[6] (3372:3372:3372) (3603:3603:3603))
        (PORT d[7] (3694:3694:3694) (3847:3847:3847))
        (PORT d[8] (3300:3300:3300) (3545:3545:3545))
        (PORT d[9] (6239:6239:6239) (6294:6294:6294))
        (PORT d[10] (5643:5643:5643) (5638:5638:5638))
        (PORT d[11] (4115:4115:4115) (4330:4330:4330))
        (PORT d[12] (3260:3260:3260) (3428:3428:3428))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (2382:2382:2382) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (729:729:729))
        (PORT datab (1929:1929:1929) (1943:1943:1943))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2052:2052:2052) (2024:2024:2024))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2079:2079:2079))
        (PORT clk (3426:3426:3426) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2846:2846:2846))
        (PORT d[1] (2414:2414:2414) (2468:2468:2468))
        (PORT d[2] (2839:2839:2839) (2892:2892:2892))
        (PORT d[3] (2664:2664:2664) (2684:2684:2684))
        (PORT d[4] (2579:2579:2579) (2641:2641:2641))
        (PORT d[5] (2970:2970:2970) (2965:2965:2965))
        (PORT d[6] (2697:2697:2697) (2857:2857:2857))
        (PORT d[7] (1960:1960:1960) (1973:1973:1973))
        (PORT d[8] (2336:2336:2336) (2338:2338:2338))
        (PORT d[9] (3481:3481:3481) (3455:3455:3455))
        (PORT d[10] (3679:3679:3679) (3760:3760:3760))
        (PORT d[11] (2342:2342:2342) (2351:2351:2351))
        (PORT d[12] (3252:3252:3252) (3260:3260:3260))
        (PORT clk (3422:3422:3422) (3505:3505:3505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (4524:4524:4524))
        (PORT clk (3422:3422:3422) (3505:3505:3505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3509:3509:3509))
        (PORT d[0] (4411:4411:4411) (4244:4244:4244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3510:3510:3510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3368:3368:3368))
        (PORT d[1] (2704:2704:2704) (2690:2690:2690))
        (PORT d[2] (3532:3532:3532) (3655:3655:3655))
        (PORT d[3] (3085:3085:3085) (3066:3066:3066))
        (PORT d[4] (3045:3045:3045) (3050:3050:3050))
        (PORT d[5] (3031:3031:3031) (2983:2983:2983))
        (PORT d[6] (4193:4193:4193) (4383:4383:4383))
        (PORT d[7] (2721:2721:2721) (2693:2693:2693))
        (PORT d[8] (3232:3232:3232) (3384:3384:3384))
        (PORT d[9] (4229:4229:4229) (4163:4163:4163))
        (PORT d[10] (3980:3980:3980) (3944:3944:3944))
        (PORT d[11] (2640:2640:2640) (2621:2621:2621))
        (PORT d[12] (2612:2612:2612) (2568:2568:2568))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (1730:1730:1730) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (4016:4016:4016))
        (PORT clk (3124:3124:3124) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2856:2856:2856))
        (PORT d[1] (3166:3166:3166) (3277:3277:3277))
        (PORT d[2] (2537:2537:2537) (2615:2615:2615))
        (PORT d[3] (3676:3676:3676) (3645:3645:3645))
        (PORT d[4] (2599:2599:2599) (2668:2668:2668))
        (PORT d[5] (3677:3677:3677) (3667:3667:3667))
        (PORT d[6] (2576:2576:2576) (2693:2693:2693))
        (PORT d[7] (2367:2367:2367) (2376:2376:2376))
        (PORT d[8] (3206:3206:3206) (3273:3273:3273))
        (PORT d[9] (4697:4697:4697) (4800:4800:4800))
        (PORT d[10] (3017:3017:3017) (3100:3100:3100))
        (PORT d[11] (3074:3074:3074) (3079:3079:3079))
        (PORT d[12] (3307:3307:3307) (3468:3468:3468))
        (PORT clk (3120:3120:3120) (3207:3207:3207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4061:4061:4061))
        (PORT clk (3120:3120:3120) (3207:3207:3207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3124:3124:3124) (3211:3211:3211))
        (PORT d[0] (4152:4152:4152) (4102:4102:4102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3125:3125:3125) (3212:3212:3212))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3125:3125:3125) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3125:3125:3125) (3212:3212:3212))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3125:3125:3125) (3212:3212:3212))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3082:3082:3082))
        (PORT d[1] (3366:3366:3366) (3355:3355:3355))
        (PORT d[2] (2848:2848:2848) (2976:2976:2976))
        (PORT d[3] (3520:3520:3520) (3511:3511:3511))
        (PORT d[4] (3974:3974:3974) (3946:3946:3946))
        (PORT d[5] (3674:3674:3674) (3626:3626:3626))
        (PORT d[6] (3399:3399:3399) (3589:3589:3589))
        (PORT d[7] (3155:3155:3155) (3173:3173:3173))
        (PORT d[8] (2472:2472:2472) (2622:2622:2622))
        (PORT d[9] (3681:3681:3681) (3646:3646:3646))
        (PORT d[10] (3649:3649:3649) (3621:3621:3621))
        (PORT d[11] (3930:3930:3930) (4079:4079:4079))
        (PORT d[12] (4091:4091:4091) (4267:4267:4267))
        (PORT clk (2467:2467:2467) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (PORT d[0] (2348:2348:2348) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3675:3675:3675))
        (PORT clk (3131:3131:3131) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3204:3204:3204))
        (PORT d[1] (2494:2494:2494) (2564:2564:2564))
        (PORT d[2] (2460:2460:2460) (2502:2502:2502))
        (PORT d[3] (2326:2326:2326) (2351:2351:2351))
        (PORT d[4] (2293:2293:2293) (2369:2369:2369))
        (PORT d[5] (3677:3677:3677) (3664:3664:3664))
        (PORT d[6] (2292:2292:2292) (2409:2409:2409))
        (PORT d[7] (2312:2312:2312) (2312:2312:2312))
        (PORT d[8] (2319:2319:2319) (2350:2350:2350))
        (PORT d[9] (2843:2843:2843) (2826:2826:2826))
        (PORT d[10] (2630:2630:2630) (2738:2738:2738))
        (PORT d[11] (2725:2725:2725) (2739:2739:2739))
        (PORT d[12] (3630:3630:3630) (3638:3638:3638))
        (PORT clk (3127:3127:3127) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4306:4306:4306))
        (PORT clk (3127:3127:3127) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3218:3218:3218))
        (PORT d[0] (4365:4365:4365) (4207:4207:4207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3473:3473:3473))
        (PORT d[1] (3373:3373:3373) (3350:3350:3350))
        (PORT d[2] (3219:3219:3219) (3339:3339:3339))
        (PORT d[3] (3874:3874:3874) (3856:3856:3856))
        (PORT d[4] (2756:2756:2756) (2781:2781:2781))
        (PORT d[5] (4640:4640:4640) (4576:4576:4576))
        (PORT d[6] (2706:2706:2706) (2876:2876:2876))
        (PORT d[7] (3128:3128:3128) (3140:3140:3140))
        (PORT d[8] (3203:3203:3203) (3350:3350:3350))
        (PORT d[9] (3374:3374:3374) (3349:3349:3349))
        (PORT d[10] (3053:3053:3053) (3054:3054:3054))
        (PORT d[11] (3333:3333:3333) (3314:3314:3314))
        (PORT d[12] (3094:3094:3094) (3152:3152:3152))
        (PORT clk (2452:2452:2452) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2443:2443:2443))
        (PORT d[0] (1436:1436:1436) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3334:3334:3334))
        (PORT clk (3341:3341:3341) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2822:2822:2822))
        (PORT d[1] (2106:2106:2106) (2179:2179:2179))
        (PORT d[2] (2115:2115:2115) (2161:2161:2161))
        (PORT d[3] (2363:2363:2363) (2393:2393:2393))
        (PORT d[4] (2292:2292:2292) (2367:2367:2367))
        (PORT d[5] (3329:3329:3329) (3320:3320:3320))
        (PORT d[6] (3028:3028:3028) (3182:3182:3182))
        (PORT d[7] (1938:1938:1938) (1948:1948:1948))
        (PORT d[8] (2630:2630:2630) (2652:2652:2652))
        (PORT d[9] (3169:3169:3169) (3146:3146:3146))
        (PORT d[10] (3660:3660:3660) (3740:3740:3740))
        (PORT d[11] (2372:2372:2372) (2388:2388:2388))
        (PORT d[12] (3288:3288:3288) (3298:3298:3298))
        (PORT clk (3337:3337:3337) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (3683:3683:3683))
        (PORT clk (3337:3337:3337) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3397:3397:3397))
        (PORT d[0] (3910:3910:3910) (3933:3933:3933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3398:3398:3398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2687:2687:2687))
        (PORT d[1] (2690:2690:2690) (2670:2670:2670))
        (PORT d[2] (3236:3236:3236) (3362:3362:3362))
        (PORT d[3] (3411:3411:3411) (3393:3393:3393))
        (PORT d[4] (3055:3055:3055) (3068:3068:3068))
        (PORT d[5] (2660:2660:2660) (2638:2638:2638))
        (PORT d[6] (3805:3805:3805) (3995:3995:3995))
        (PORT d[7] (3160:3160:3160) (3177:3177:3177))
        (PORT d[8] (3229:3229:3229) (3376:3376:3376))
        (PORT d[9] (2997:2997:2997) (2968:2968:2968))
        (PORT d[10] (4099:4099:4099) (4024:4024:4024))
        (PORT d[11] (3019:3019:3019) (3006:3006:3006))
        (PORT d[12] (2749:2749:2749) (2812:2812:2812))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (1326:1326:1326) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2522:2522:2522) (2650:2650:2650))
        (PORT datab (1968:1968:1968) (2025:2025:2025))
        (PORT datac (1083:1083:1083) (1079:1079:1079))
        (PORT datad (1100:1100:1100) (1091:1091:1091))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2649:2649:2649))
        (PORT datab (1133:1133:1133) (1126:1126:1126))
        (PORT datac (1038:1038:1038) (1028:1028:1028))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3412:3412:3412))
        (PORT clk (3865:3865:3865) (4023:4023:4023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2960:2960:2960))
        (PORT d[1] (2931:2931:2931) (3073:3073:3073))
        (PORT d[2] (3008:3008:3008) (3104:3104:3104))
        (PORT d[3] (3981:3981:3981) (4108:4108:4108))
        (PORT d[4] (3715:3715:3715) (3842:3842:3842))
        (PORT d[5] (3769:3769:3769) (3732:3732:3732))
        (PORT d[6] (3140:3140:3140) (3380:3380:3380))
        (PORT d[7] (3696:3696:3696) (3900:3900:3900))
        (PORT d[8] (2825:2825:2825) (2941:2941:2941))
        (PORT d[9] (4837:4837:4837) (5001:5001:5001))
        (PORT d[10] (3294:3294:3294) (3421:3421:3421))
        (PORT d[11] (2733:2733:2733) (2931:2931:2931))
        (PORT d[12] (4675:4675:4675) (4642:4642:4642))
        (PORT clk (3861:3861:3861) (4019:4019:4019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (4707:4707:4707))
        (PORT clk (3861:3861:3861) (4019:4019:4019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4023:4023:4023))
        (PORT d[0] (4921:4921:4921) (5089:5089:5089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (4024:4024:4024))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (4024:4024:4024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (4024:4024:4024))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (4024:4024:4024))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2972:2972:2972))
        (PORT d[1] (3871:3871:3871) (3853:3853:3853))
        (PORT d[2] (2325:2325:2325) (2353:2353:2353))
        (PORT d[3] (1959:1959:1959) (2013:2013:2013))
        (PORT d[4] (2516:2516:2516) (2555:2555:2555))
        (PORT d[5] (1549:1549:1549) (1600:1600:1600))
        (PORT d[6] (2069:2069:2069) (2092:2092:2092))
        (PORT d[7] (1556:1556:1556) (1611:1611:1611))
        (PORT d[8] (2699:2699:2699) (2799:2799:2799))
        (PORT d[9] (1900:1900:1900) (1947:1947:1947))
        (PORT d[10] (1908:1908:1908) (1957:1957:1957))
        (PORT d[11] (2722:2722:2722) (2768:2768:2768))
        (PORT d[12] (1785:1785:1785) (1825:1825:1825))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (2470:2470:2470) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3838:3838:3838))
        (PORT clk (3381:3381:3381) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3469:3469:3469))
        (PORT d[1] (3489:3489:3489) (3625:3625:3625))
        (PORT d[2] (3299:3299:3299) (3401:3401:3401))
        (PORT d[3] (4428:4428:4428) (4623:4623:4623))
        (PORT d[4] (3382:3382:3382) (3515:3515:3515))
        (PORT d[5] (3407:3407:3407) (3603:3603:3603))
        (PORT d[6] (2943:2943:2943) (3029:3029:3029))
        (PORT d[7] (3288:3288:3288) (3401:3401:3401))
        (PORT d[8] (2942:2942:2942) (3076:3076:3076))
        (PORT d[9] (4906:4906:4906) (5078:5078:5078))
        (PORT d[10] (3229:3229:3229) (3330:3330:3330))
        (PORT d[11] (3074:3074:3074) (3209:3209:3209))
        (PORT d[12] (4088:4088:4088) (4298:4298:4298))
        (PORT clk (3377:3377:3377) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3962:3962:3962))
        (PORT clk (3377:3377:3377) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3478:3478:3478))
        (PORT d[0] (3977:3977:3977) (4105:4105:4105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2987:2987:2987))
        (PORT d[1] (5308:5308:5308) (5298:5298:5298))
        (PORT d[2] (4063:4063:4063) (4314:4314:4314))
        (PORT d[3] (4057:4057:4057) (4107:4107:4107))
        (PORT d[4] (4465:4465:4465) (4472:4472:4472))
        (PORT d[5] (5382:5382:5382) (5395:5395:5395))
        (PORT d[6] (3131:3131:3131) (3339:3339:3339))
        (PORT d[7] (3511:3511:3511) (3604:3604:3604))
        (PORT d[8] (3135:3135:3135) (3228:3228:3228))
        (PORT d[9] (3909:3909:3909) (3935:3935:3935))
        (PORT d[10] (4054:4054:4054) (4088:4088:4088))
        (PORT d[11] (4165:4165:4165) (4306:4306:4306))
        (PORT d[12] (3688:3688:3688) (3904:3904:3904))
        (PORT clk (2501:2501:2501) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2494:2494:2494))
        (PORT d[0] (2733:2733:2733) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3411:3411:3411))
        (PORT clk (3887:3887:3887) (4034:4034:4034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3266:3266:3266))
        (PORT d[1] (2939:2939:2939) (3074:3074:3074))
        (PORT d[2] (3009:3009:3009) (3105:3105:3105))
        (PORT d[3] (4027:4027:4027) (4156:4156:4156))
        (PORT d[4] (3379:3379:3379) (3515:3515:3515))
        (PORT d[5] (3750:3750:3750) (3713:3713:3713))
        (PORT d[6] (3204:3204:3204) (3444:3444:3444))
        (PORT d[7] (4010:4010:4010) (4203:4203:4203))
        (PORT d[8] (2928:2928:2928) (3043:3043:3043))
        (PORT d[9] (4558:4558:4558) (4736:4736:4736))
        (PORT d[10] (2674:2674:2674) (2824:2824:2824))
        (PORT d[11] (3112:3112:3112) (3307:3307:3307))
        (PORT d[12] (4674:4674:4674) (4641:4641:4641))
        (PORT clk (3883:3883:3883) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4676:4676:4676))
        (PORT clk (3883:3883:3883) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (4034:4034:4034))
        (PORT d[0] (4825:4825:4825) (4676:4676:4676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4035:4035:4035))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4035:4035:4035))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4035:4035:4035))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (3015:3015:3015))
        (PORT d[1] (3853:3853:3853) (3834:3834:3834))
        (PORT d[2] (1607:1607:1607) (1648:1648:1648))
        (PORT d[3] (1929:1929:1929) (1977:1977:1977))
        (PORT d[4] (1835:1835:1835) (1881:1881:1881))
        (PORT d[5] (1574:1574:1574) (1626:1626:1626))
        (PORT d[6] (1781:1781:1781) (1812:1812:1812))
        (PORT d[7] (1834:1834:1834) (1875:1875:1875))
        (PORT d[8] (1947:1947:1947) (2005:2005:2005))
        (PORT d[9] (1558:1558:1558) (1611:1611:1611))
        (PORT d[10] (2202:2202:2202) (2247:2247:2247))
        (PORT d[11] (2453:2453:2453) (2511:2511:2511))
        (PORT d[12] (1826:1826:1826) (1870:1870:1870))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (2744:2744:2744) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3822:3822:3822))
        (PORT clk (3399:3399:3399) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3156:3156:3156))
        (PORT d[1] (3540:3540:3540) (3672:3672:3672))
        (PORT d[2] (3658:3658:3658) (3750:3750:3750))
        (PORT d[3] (4337:4337:4337) (4490:4490:4490))
        (PORT d[4] (3375:3375:3375) (3507:3507:3507))
        (PORT d[5] (3402:3402:3402) (3591:3591:3591))
        (PORT d[6] (2961:2961:2961) (3073:3073:3073))
        (PORT d[7] (2928:2928:2928) (3057:3057:3057))
        (PORT d[8] (2979:2979:2979) (3105:3105:3105))
        (PORT d[9] (4579:4579:4579) (4759:4759:4759))
        (PORT d[10] (3226:3226:3226) (3340:3340:3340))
        (PORT d[11] (2439:2439:2439) (2612:2612:2612))
        (PORT d[12] (4083:4083:4083) (4286:4286:4286))
        (PORT clk (3395:3395:3395) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4139:4139:4139))
        (PORT clk (3395:3395:3395) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3492:3492:3492))
        (PORT d[0] (4349:4349:4349) (4290:4290:4290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3120:3120:3120))
        (PORT d[1] (5241:5241:5241) (5220:5220:5220))
        (PORT d[2] (4097:4097:4097) (4350:4350:4350))
        (PORT d[3] (4039:4039:4039) (4078:4078:4078))
        (PORT d[4] (4472:4472:4472) (4480:4480:4480))
        (PORT d[5] (4356:4356:4356) (4332:4332:4332))
        (PORT d[6] (3714:3714:3714) (3904:3904:3904))
        (PORT d[7] (3580:3580:3580) (3672:3672:3672))
        (PORT d[8] (3111:3111:3111) (3200:3200:3200))
        (PORT d[9] (3890:3890:3890) (3896:3896:3896))
        (PORT d[10] (3614:3614:3614) (3659:3659:3659))
        (PORT d[11] (4183:4183:4183) (4326:4326:4326))
        (PORT d[12] (4021:4021:4021) (4223:4223:4223))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (2249:2249:2249) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1641:1641:1641))
        (PORT datab (2890:2890:2890) (2998:2998:2998))
        (PORT datac (1924:1924:1924) (1875:1875:1875))
        (PORT datad (2038:2038:2038) (2135:2135:2135))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1637:1637:1637))
        (PORT datab (2071:2071:2071) (2176:2176:2176))
        (PORT datac (1649:1649:1649) (1631:1631:1631))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2519:2519:2519) (2529:2529:2529))
        (PORT datab (1874:1874:1874) (1968:1968:1968))
        (PORT datac (897:897:897) (871:871:871))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[8\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (889:889:889))
        (PORT datab (2283:2283:2283) (2305:2305:2305))
        (PORT datac (2450:2450:2450) (2419:2419:2419))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2567:2567:2567))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2586:2586:2586) (2491:2491:2491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1922:1922:1922) (1936:1936:1936))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1077:1077:1077))
        (PORT datac (2357:2357:2357) (2402:2402:2402))
        (PORT datad (1022:1022:1022) (1051:1051:1051))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (669:669:669) (775:775:775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3219:3219:3219) (3453:3453:3453))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2236:2236:2236))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (774:774:774) (821:821:821))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3542:3542:3542))
        (PORT clk (3430:3430:3430) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3167:3167:3167))
        (PORT d[1] (3204:3204:3204) (3344:3344:3344))
        (PORT d[2] (2950:2950:2950) (3063:3063:3063))
        (PORT d[3] (4349:4349:4349) (4504:4504:4504))
        (PORT d[4] (3328:3328:3328) (3458:3458:3458))
        (PORT d[5] (3061:3061:3061) (3269:3269:3269))
        (PORT d[6] (2993:2993:2993) (3109:3109:3109))
        (PORT d[7] (3282:3282:3282) (3393:3393:3393))
        (PORT d[8] (2970:2970:2970) (3097:3097:3097))
        (PORT d[9] (4849:4849:4849) (5027:5027:5027))
        (PORT d[10] (2940:2940:2940) (3053:3053:3053))
        (PORT d[11] (2769:2769:2769) (2916:2916:2916))
        (PORT d[12] (4118:4118:4118) (4333:4333:4333))
        (PORT clk (3426:3426:3426) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4043:4043:4043) (3962:3962:3962))
        (PORT clk (3426:3426:3426) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3430:3430:3430) (3497:3497:3497))
        (PORT d[0] (4193:4193:4193) (4202:4202:4202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2726:2726:2726))
        (PORT d[1] (5198:5198:5198) (5173:5173:5173))
        (PORT d[2] (4036:4036:4036) (4274:4274:4274))
        (PORT d[3] (4381:4381:4381) (4428:4428:4428))
        (PORT d[4] (3806:3806:3806) (3824:3824:3824))
        (PORT d[5] (4338:4338:4338) (4312:4312:4312))
        (PORT d[6] (4042:4042:4042) (4229:4229:4229))
        (PORT d[7] (3201:3201:3201) (3299:3299:3299))
        (PORT d[8] (3153:3153:3153) (3245:3245:3245))
        (PORT d[9] (3870:3870:3870) (3893:3893:3893))
        (PORT d[10] (4022:4022:4022) (4052:4052:4052))
        (PORT d[11] (3979:3979:3979) (4133:4133:4133))
        (PORT d[12] (3249:3249:3249) (3276:3276:3276))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (2628:2628:2628) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3252:3252:3252))
        (PORT clk (3381:3381:3381) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3473:3473:3473))
        (PORT d[1] (3183:3183:3183) (3319:3319:3319))
        (PORT d[2] (3281:3281:3281) (3386:3386:3386))
        (PORT d[3] (4403:4403:4403) (4599:4599:4599))
        (PORT d[4] (3333:3333:3333) (3477:3477:3477))
        (PORT d[5] (3398:3398:3398) (3595:3595:3595))
        (PORT d[6] (2992:2992:2992) (3069:3069:3069))
        (PORT d[7] (3214:3214:3214) (3328:3328:3328))
        (PORT d[8] (2966:2966:2966) (3095:3095:3095))
        (PORT d[9] (4993:4993:4993) (5131:5131:5131))
        (PORT d[10] (3464:3464:3464) (3554:3554:3554))
        (PORT d[11] (2537:2537:2537) (2622:2622:2622))
        (PORT d[12] (4446:4446:4446) (4653:4653:4653))
        (PORT clk (3377:3377:3377) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4569:4569:4569))
        (PORT clk (3377:3377:3377) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3446:3446:3446))
        (PORT d[0] (4986:4986:4986) (4887:4887:4887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3382:3382:3382) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3086:3086:3086))
        (PORT d[1] (5636:5636:5636) (5632:5632:5632))
        (PORT d[2] (3785:3785:3785) (4044:4044:4044))
        (PORT d[3] (4373:4373:4373) (4409:4409:4409))
        (PORT d[4] (4092:4092:4092) (4104:4104:4104))
        (PORT d[5] (4691:4691:4691) (4657:4657:4657))
        (PORT d[6] (3473:3473:3473) (3678:3678:3678))
        (PORT d[7] (4065:4065:4065) (4120:4120:4120))
        (PORT d[8] (3138:3138:3138) (3233:3233:3233))
        (PORT d[9] (4149:4149:4149) (4157:4157:4157))
        (PORT d[10] (3962:3962:3962) (4005:4005:4005))
        (PORT d[11] (4136:4136:4136) (4267:4267:4267))
        (PORT d[12] (3659:3659:3659) (3843:3843:3843))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (PORT d[0] (2626:2626:2626) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3303:3303:3303))
        (PORT clk (3810:3810:3810) (3951:3951:3951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2597:2597:2597))
        (PORT d[1] (2930:2930:2930) (3072:3072:3072))
        (PORT d[2] (3010:3010:3010) (3103:3103:3103))
        (PORT d[3] (4346:4346:4346) (4469:4469:4469))
        (PORT d[4] (3749:3749:3749) (3879:3879:3879))
        (PORT d[5] (3390:3390:3390) (3360:3360:3360))
        (PORT d[6] (3179:3179:3179) (3385:3385:3385))
        (PORT d[7] (4030:4030:4030) (4224:4224:4224))
        (PORT d[8] (2865:2865:2865) (2944:2944:2944))
        (PORT d[9] (5449:5449:5449) (5583:5583:5583))
        (PORT d[10] (3060:3060:3060) (3198:3198:3198))
        (PORT d[11] (3057:3057:3057) (3245:3245:3245))
        (PORT d[12] (4250:4250:4250) (4207:4207:4207))
        (PORT clk (3806:3806:3806) (3947:3947:3947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (4853:4853:4853))
        (PORT clk (3806:3806:3806) (3947:3947:3947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3810:3810:3810) (3951:3951:3951))
        (PORT d[0] (5042:5042:5042) (4871:4871:4871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3952:3952:3952))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3952:3952:3952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3952:3952:3952))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3952:3952:3952))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2297:2297:2297))
        (PORT d[1] (3532:3532:3532) (3517:3517:3517))
        (PORT d[2] (1988:1988:1988) (2027:2027:2027))
        (PORT d[3] (2614:2614:2614) (2659:2659:2659))
        (PORT d[4] (2180:2180:2180) (2223:2223:2223))
        (PORT d[5] (1960:1960:1960) (2011:2011:2011))
        (PORT d[6] (2087:2087:2087) (2111:2111:2111))
        (PORT d[7] (1852:1852:1852) (1894:1894:1894))
        (PORT d[8] (1937:1937:1937) (1994:1994:1994))
        (PORT d[9] (1955:1955:1955) (2011:2011:2011))
        (PORT d[10] (1885:1885:1885) (1942:1942:1942))
        (PORT d[11] (2791:2791:2791) (2844:2844:2844))
        (PORT d[12] (1783:1783:1783) (1814:1814:1814))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (2444:2444:2444) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3230:3230:3230))
        (PORT clk (3435:3435:3435) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3245:3245:3245))
        (PORT d[1] (2916:2916:2916) (3047:3047:3047))
        (PORT d[2] (3292:3292:3292) (3393:3393:3393))
        (PORT d[3] (4422:4422:4422) (4604:4604:4604))
        (PORT d[4] (3636:3636:3636) (3745:3745:3745))
        (PORT d[5] (3738:3738:3738) (3922:3922:3922))
        (PORT d[6] (2644:2644:2644) (2768:2768:2768))
        (PORT d[7] (3281:3281:3281) (3406:3406:3406))
        (PORT d[8] (2927:2927:2927) (3060:3060:3060))
        (PORT d[9] (4564:4564:4564) (4741:4741:4741))
        (PORT d[10] (3303:3303:3303) (3397:3397:3397))
        (PORT d[11] (3024:3024:3024) (3177:3177:3177))
        (PORT d[12] (3752:3752:3752) (3964:3964:3964))
        (PORT clk (3431:3431:3431) (3528:3528:3528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4339:4339:4339))
        (PORT clk (3431:3431:3431) (3528:3528:3528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3532:3532:3532))
        (PORT d[0] (4492:4492:4492) (4525:4525:4525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3436:3436:3436) (3533:3533:3533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3436:3436:3436) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3436:3436:3436) (3533:3533:3533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3436:3436:3436) (3533:3533:3533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3147:3147:3147))
        (PORT d[1] (5568:5568:5568) (5544:5544:5544))
        (PORT d[2] (3236:3236:3236) (3385:3385:3385))
        (PORT d[3] (3691:3691:3691) (3738:3738:3738))
        (PORT d[4] (3558:3558:3558) (3574:3574:3574))
        (PORT d[5] (3985:3985:3985) (3963:3963:3963))
        (PORT d[6] (3727:3727:3727) (3917:3917:3917))
        (PORT d[7] (3315:3315:3315) (3363:3363:3363))
        (PORT d[8] (2741:2741:2741) (2835:2835:2835))
        (PORT d[9] (3577:3577:3577) (3592:3592:3592))
        (PORT d[10] (3642:3642:3642) (3678:3678:3678))
        (PORT d[11] (4537:4537:4537) (4673:4673:4673))
        (PORT d[12] (2905:2905:2905) (2940:2940:2940))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (2345:2345:2345) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1507:1507:1507))
        (PORT datab (1876:1876:1876) (1971:1971:1971))
        (PORT datac (2246:2246:2246) (2269:2269:2269))
        (PORT datad (1859:1859:1859) (1784:1784:1784))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1890:1890:1890))
        (PORT datab (1873:1873:1873) (1966:1966:1966))
        (PORT datac (2032:2032:2032) (2012:2012:2012))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3294:3294:3294))
        (PORT clk (3318:3318:3318) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3104:3104:3104))
        (PORT d[1] (3163:3163:3163) (3306:3306:3306))
        (PORT d[2] (3321:3321:3321) (3425:3425:3425))
        (PORT d[3] (4435:4435:4435) (4631:4631:4631))
        (PORT d[4] (3363:3363:3363) (3508:3508:3508))
        (PORT d[5] (3370:3370:3370) (3559:3559:3559))
        (PORT d[6] (2693:2693:2693) (2775:2775:2775))
        (PORT d[7] (3557:3557:3557) (3640:3640:3640))
        (PORT d[8] (3220:3220:3220) (3317:3317:3317))
        (PORT d[9] (4924:4924:4924) (5097:5097:5097))
        (PORT d[10] (3165:3165:3165) (3252:3252:3252))
        (PORT d[11] (3010:3010:3010) (3124:3124:3124))
        (PORT d[12] (3997:3997:3997) (4215:4215:4215))
        (PORT clk (3314:3314:3314) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4265:4265:4265) (4359:4359:4359))
        (PORT clk (3314:3314:3314) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3368:3368:3368))
        (PORT d[0] (4563:4563:4563) (4623:4623:4623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3369:3369:3369))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3369:3369:3369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3369:3369:3369))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3369:3369:3369))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (3058:3058:3058))
        (PORT d[1] (5653:5653:5653) (5637:5637:5637))
        (PORT d[2] (3979:3979:3979) (4210:4210:4210))
        (PORT d[3] (4385:4385:4385) (4419:4419:4419))
        (PORT d[4] (4137:4137:4137) (4146:4146:4146))
        (PORT d[5] (4727:4727:4727) (4697:4697:4697))
        (PORT d[6] (3391:3391:3391) (3595:3595:3595))
        (PORT d[7] (3562:3562:3562) (3658:3658:3658))
        (PORT d[8] (3523:3523:3523) (3611:3611:3611))
        (PORT d[9] (4225:4225:4225) (4232:4232:4232))
        (PORT d[10] (4318:4318:4318) (4352:4352:4352))
        (PORT d[11] (3584:3584:3584) (3743:3743:3743))
        (PORT d[12] (3928:3928:3928) (4110:4110:4110))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (2159:2159:2159) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3773:3773:3773))
        (PORT clk (3703:3703:3703) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3570:3570:3570))
        (PORT d[1] (3312:3312:3312) (3478:3478:3478))
        (PORT d[2] (3366:3366:3366) (3513:3513:3513))
        (PORT d[3] (4785:4785:4785) (4998:4998:4998))
        (PORT d[4] (3702:3702:3702) (3880:3880:3880))
        (PORT d[5] (3775:3775:3775) (3992:3992:3992))
        (PORT d[6] (3655:3655:3655) (3948:3948:3948))
        (PORT d[7] (3623:3623:3623) (3783:3783:3783))
        (PORT d[8] (3330:3330:3330) (3488:3488:3488))
        (PORT d[9] (5243:5243:5243) (5438:5438:5438))
        (PORT d[10] (3794:3794:3794) (4005:4005:4005))
        (PORT d[11] (3216:3216:3216) (3349:3349:3349))
        (PORT d[12] (4734:4734:4734) (4955:4955:4955))
        (PORT clk (3699:3699:3699) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4417:4417:4417))
        (PORT clk (3699:3699:3699) (3786:3786:3786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3790:3790:3790))
        (PORT d[0] (4383:4383:4383) (4519:4519:4519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3791:3791:3791))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3230:3230:3230))
        (PORT d[1] (5348:5348:5348) (5368:5368:5368))
        (PORT d[2] (3654:3654:3654) (3842:3842:3842))
        (PORT d[3] (5436:5436:5436) (5602:5602:5602))
        (PORT d[4] (5493:5493:5493) (5593:5593:5593))
        (PORT d[5] (5750:5750:5750) (5797:5797:5797))
        (PORT d[6] (3523:3523:3523) (3767:3767:3767))
        (PORT d[7] (3725:3725:3725) (3790:3790:3790))
        (PORT d[8] (2838:2838:2838) (2998:2998:2998))
        (PORT d[9] (5112:5112:5112) (5080:5080:5080))
        (PORT d[10] (5246:5246:5246) (5309:5309:5309))
        (PORT d[11] (3555:3555:3555) (3708:3708:3708))
        (PORT d[12] (3904:3904:3904) (4116:4116:4116))
        (PORT clk (2517:2517:2517) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2510:2510:2510))
        (PORT d[0] (3443:3443:3443) (3525:3525:3525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2518:2518:2518) (2528:2528:2528))
        (PORT datab (1875:1875:1875) (1969:1969:1969))
        (PORT datac (2432:2432:2432) (2353:2353:2353))
        (PORT datad (3175:3175:3175) (3121:3121:3121))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3349:3349:3349))
        (PORT clk (3968:3968:3968) (4130:4130:4130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3692:3692:3692))
        (PORT d[1] (3280:3280:3280) (3432:3432:3432))
        (PORT d[2] (3346:3346:3346) (3462:3462:3462))
        (PORT d[3] (4401:4401:4401) (4585:4585:4585))
        (PORT d[4] (3351:3351:3351) (3493:3493:3493))
        (PORT d[5] (4535:4535:4535) (4763:4763:4763))
        (PORT d[6] (3253:3253:3253) (3517:3517:3517))
        (PORT d[7] (4032:4032:4032) (4218:4218:4218))
        (PORT d[8] (3347:3347:3347) (3485:3485:3485))
        (PORT d[9] (5283:5283:5283) (5496:5496:5496))
        (PORT d[10] (2950:2950:2950) (3087:3087:3087))
        (PORT d[11] (3261:3261:3261) (3429:3429:3429))
        (PORT d[12] (4138:4138:4138) (4378:4378:4378))
        (PORT clk (3964:3964:3964) (4126:4126:4126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (5034:5034:5034))
        (PORT clk (3964:3964:3964) (4126:4126:4126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3968:3968:3968) (4130:4130:4130))
        (PORT d[0] (5017:5017:5017) (5160:5160:5160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3969:3969:3969) (4131:4131:4131))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3969:3969:3969) (4131:4131:4131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3969:3969:3969) (4131:4131:4131))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3969:3969:3969) (4131:4131:4131))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3656:3656:3656))
        (PORT d[1] (6322:6322:6322) (6338:6338:6338))
        (PORT d[2] (4070:4070:4070) (4281:4281:4281))
        (PORT d[3] (4028:4028:4028) (4113:4113:4113))
        (PORT d[4] (5546:5546:5546) (5612:5612:5612))
        (PORT d[5] (6535:6535:6535) (6579:6579:6579))
        (PORT d[6] (3765:3765:3765) (3999:3999:3999))
        (PORT d[7] (4424:4424:4424) (4495:4495:4495))
        (PORT d[8] (2826:2826:2826) (2966:2966:2966))
        (PORT d[9] (2375:2375:2375) (2508:2508:2508))
        (PORT d[10] (6217:6217:6217) (6258:6258:6258))
        (PORT d[11] (3183:3183:3183) (3305:3305:3305))
        (PORT d[12] (5280:5280:5280) (5501:5501:5501))
        (PORT clk (2467:2467:2467) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (PORT d[0] (3133:3133:3133) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3293:3293:3293))
        (PORT clk (2931:2931:2931) (2968:2968:2968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2669:2669:2669))
        (PORT d[1] (3054:3054:3054) (3175:3175:3175))
        (PORT d[2] (2950:2950:2950) (3026:3026:3026))
        (PORT d[3] (3947:3947:3947) (3915:3915:3915))
        (PORT d[4] (2639:2639:2639) (2746:2746:2746))
        (PORT d[5] (3426:3426:3426) (3628:3628:3628))
        (PORT d[6] (2219:2219:2219) (2334:2334:2334))
        (PORT d[7] (3034:3034:3034) (3084:3084:3084))
        (PORT d[8] (2851:2851:2851) (2924:2924:2924))
        (PORT d[9] (4227:4227:4227) (4170:4170:4170))
        (PORT d[10] (2866:2866:2866) (2962:2962:2962))
        (PORT d[11] (2563:2563:2563) (2653:2653:2653))
        (PORT d[12] (3607:3607:3607) (3787:3787:3787))
        (PORT clk (2927:2927:2927) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4088:4088:4088))
        (PORT clk (2927:2927:2927) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (2968:2968:2968))
        (PORT d[0] (4271:4271:4271) (4142:4142:4142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2969:2969:2969))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2969:2969:2969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2969:2969:2969))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2969:2969:2969))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3359:3359:3359))
        (PORT d[1] (4448:4448:4448) (4436:4436:4436))
        (PORT d[2] (3617:3617:3617) (3841:3841:3841))
        (PORT d[3] (4868:4868:4868) (4845:4845:4845))
        (PORT d[4] (4653:4653:4653) (4613:4613:4613))
        (PORT d[5] (4298:4298:4298) (4249:4249:4249))
        (PORT d[6] (3421:3421:3421) (3605:3605:3605))
        (PORT d[7] (3656:3656:3656) (3653:3653:3653))
        (PORT d[8] (3052:3052:3052) (3207:3207:3207))
        (PORT d[9] (5027:5027:5027) (4976:4976:4976))
        (PORT d[10] (4432:4432:4432) (4415:4415:4415))
        (PORT d[11] (3616:3616:3616) (3774:3774:3774))
        (PORT d[12] (3324:3324:3324) (3502:3502:3502))
        (PORT clk (2511:2511:2511) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (PORT d[0] (2063:2063:2063) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2280:2280:2280) (2302:2302:2302))
        (PORT datac (2125:2125:2125) (2086:2086:2086))
        (PORT datad (2033:2033:2033) (2080:2080:2080))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3541:3541:3541))
        (PORT clk (2958:2958:2958) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2765:2765:2765))
        (PORT d[1] (3424:3424:3424) (3528:3528:3528))
        (PORT d[2] (2900:2900:2900) (2973:2973:2973))
        (PORT d[3] (3319:3319:3319) (3325:3325:3325))
        (PORT d[4] (2664:2664:2664) (2778:2778:2778))
        (PORT d[5] (3444:3444:3444) (3647:3647:3647))
        (PORT d[6] (3261:3261:3261) (3363:3363:3363))
        (PORT d[7] (2739:2739:2739) (2803:2803:2803))
        (PORT d[8] (2801:2801:2801) (2870:2870:2870))
        (PORT d[9] (4490:4490:4490) (4428:4428:4428))
        (PORT d[10] (2980:2980:2980) (3096:3096:3096))
        (PORT d[11] (2949:2949:2949) (3032:3032:3032))
        (PORT d[12] (4055:4055:4055) (4217:4217:4217))
        (PORT clk (2954:2954:2954) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3631:3631:3631))
        (PORT clk (2954:2954:2954) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (2989:2989:2989))
        (PORT d[0] (3802:3802:3802) (3769:3769:3769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3559:3559:3559))
        (PORT d[1] (4391:4391:4391) (4376:4376:4376))
        (PORT d[2] (3736:3736:3736) (3984:3984:3984))
        (PORT d[3] (4619:4619:4619) (4611:4611:4611))
        (PORT d[4] (4393:4393:4393) (4372:4372:4372))
        (PORT d[5] (4915:4915:4915) (4845:4845:4845))
        (PORT d[6] (3332:3332:3332) (3520:3520:3520))
        (PORT d[7] (3070:3070:3070) (3112:3112:3112))
        (PORT d[8] (3353:3353:3353) (3504:3504:3504))
        (PORT d[9] (5072:5072:5072) (5017:5017:5017))
        (PORT d[10] (5007:5007:5007) (4961:4961:4961))
        (PORT d[11] (4220:4220:4220) (4371:4371:4371))
        (PORT d[12] (3307:3307:3307) (3485:3485:3485))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (2122:2122:2122) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3184:3184:3184))
        (PORT clk (3503:3503:3503) (3622:3622:3622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3523:3523:3523))
        (PORT d[1] (2908:2908:2908) (3059:3059:3059))
        (PORT d[2] (2901:2901:2901) (3006:3006:3006))
        (PORT d[3] (4330:4330:4330) (4469:4469:4469))
        (PORT d[4] (3306:3306:3306) (3420:3420:3420))
        (PORT d[5] (4081:4081:4081) (4263:4263:4263))
        (PORT d[6] (2316:2316:2316) (2434:2434:2434))
        (PORT d[7] (3660:3660:3660) (3784:3784:3784))
        (PORT d[8] (2920:2920:2920) (3000:3000:3000))
        (PORT d[9] (5123:5123:5123) (5270:5270:5270))
        (PORT d[10] (2254:2254:2254) (2375:2375:2375))
        (PORT d[11] (3403:3403:3403) (3548:3548:3548))
        (PORT d[12] (3720:3720:3720) (3925:3925:3925))
        (PORT clk (3499:3499:3499) (3618:3618:3618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4518:4518:4518))
        (PORT clk (3499:3499:3499) (3618:3618:3618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3622:3622:3622))
        (PORT d[0] (4561:4561:4561) (4730:4730:4730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3623:3623:3623))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3623:3623:3623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3623:3623:3623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3623:3623:3623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3505:3505:3505))
        (PORT d[1] (5949:5949:5949) (5914:5914:5914))
        (PORT d[2] (3606:3606:3606) (3754:3754:3754))
        (PORT d[3] (3645:3645:3645) (3691:3691:3691))
        (PORT d[4] (3182:3182:3182) (3210:3210:3210))
        (PORT d[5] (4028:4028:4028) (4006:4006:4006))
        (PORT d[6] (3740:3740:3740) (3938:3938:3938))
        (PORT d[7] (2967:2967:2967) (3016:3016:3016))
        (PORT d[8] (2058:2058:2058) (2170:2170:2170))
        (PORT d[9] (2955:2955:2955) (2995:2995:2995))
        (PORT d[10] (3630:3630:3630) (3675:3675:3675))
        (PORT d[11] (3896:3896:3896) (4046:4046:4046))
        (PORT d[12] (2543:2543:2543) (2578:2578:2578))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (2161:2161:2161) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3551:3551:3551))
        (PORT clk (3821:3821:3821) (3945:3945:3945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2861:2861:2861))
        (PORT d[1] (2558:2558:2558) (2658:2658:2658))
        (PORT d[2] (2636:2636:2636) (2727:2727:2727))
        (PORT d[3] (4332:4332:4332) (4456:4456:4456))
        (PORT d[4] (3074:3074:3074) (3212:3212:3212))
        (PORT d[5] (4012:4012:4012) (3968:3968:3968))
        (PORT d[6] (3177:3177:3177) (3386:3386:3386))
        (PORT d[7] (3995:3995:3995) (4186:4186:4186))
        (PORT d[8] (2924:2924:2924) (3043:3043:3043))
        (PORT d[9] (5206:5206:5206) (5370:5370:5370))
        (PORT d[10] (3072:3072:3072) (3212:3212:3212))
        (PORT d[11] (3094:3094:3094) (3286:3286:3286))
        (PORT d[12] (3628:3628:3628) (3604:3604:3604))
        (PORT clk (3817:3817:3817) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4140:4140:4140))
        (PORT clk (3817:3817:3817) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3821:3821:3821) (3945:3945:3945))
        (PORT d[0] (4348:4348:4348) (4369:4369:4369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3822:3822:3822) (3946:3946:3946))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3822:3822:3822) (3946:3946:3946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3822:3822:3822) (3946:3946:3946))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3822:3822:3822) (3946:3946:3946))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2662:2662:2662))
        (PORT d[1] (3503:3503:3503) (3486:3486:3486))
        (PORT d[2] (2662:2662:2662) (2691:2691:2691))
        (PORT d[3] (2286:2286:2286) (2334:2334:2334))
        (PORT d[4] (2158:2158:2158) (2194:2194:2194))
        (PORT d[5] (2682:2682:2682) (2726:2726:2726))
        (PORT d[6] (1872:1872:1872) (1918:1918:1918))
        (PORT d[7] (2185:2185:2185) (2227:2227:2227))
        (PORT d[8] (2286:2286:2286) (2336:2336:2336))
        (PORT d[9] (1900:1900:1900) (1948:1948:1948))
        (PORT d[10] (2208:2208:2208) (2244:2244:2244))
        (PORT d[11] (2804:2804:2804) (2859:2859:2859))
        (PORT d[12] (1498:1498:1498) (1540:1540:1540))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (2200:2200:2200) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1582:1582:1582))
        (PORT datab (1879:1879:1879) (1974:1974:1974))
        (PORT datac (2244:2244:2244) (2266:2266:2266))
        (PORT datad (1512:1512:1512) (1447:1447:1447))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3601:3601:3601))
        (PORT clk (3822:3822:3822) (3969:3969:3969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2924:2924:2924))
        (PORT d[1] (2970:2970:2970) (3114:3114:3114))
        (PORT d[2] (3000:3000:3000) (3094:3094:3094))
        (PORT d[3] (3982:3982:3982) (4109:4109:4109))
        (PORT d[4] (3053:3053:3053) (3192:3192:3192))
        (PORT d[5] (3728:3728:3728) (3688:3688:3688))
        (PORT d[6] (3179:3179:3179) (3386:3386:3386))
        (PORT d[7] (4061:4061:4061) (4258:4258:4258))
        (PORT d[8] (2929:2929:2929) (3047:3047:3047))
        (PORT d[9] (4872:4872:4872) (5040:5040:5040))
        (PORT d[10] (2712:2712:2712) (2859:2859:2859))
        (PORT d[11] (3076:3076:3076) (3265:3265:3265))
        (PORT d[12] (4761:4761:4761) (4723:4723:4723))
        (PORT clk (3818:3818:3818) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4344:4344:4344))
        (PORT clk (3818:3818:3818) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3822:3822:3822) (3969:3969:3969))
        (PORT d[0] (4596:4596:4596) (4456:4456:4456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3823:3823:3823) (3970:3970:3970))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3823:3823:3823) (3970:3970:3970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3823:3823:3823) (3970:3970:3970))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3823:3823:3823) (3970:3970:3970))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2674:2674:2674))
        (PORT d[1] (2900:2900:2900) (2869:2869:2869))
        (PORT d[2] (2014:2014:2014) (2056:2056:2056))
        (PORT d[3] (1922:1922:1922) (1972:1972:1972))
        (PORT d[4] (2148:2148:2148) (2189:2189:2189))
        (PORT d[5] (1928:1928:1928) (1974:1974:1974))
        (PORT d[6] (1851:1851:1851) (1894:1894:1894))
        (PORT d[7] (1856:1856:1856) (1903:1903:1903))
        (PORT d[8] (1968:1968:1968) (2028:2028:2028))
        (PORT d[9] (1912:1912:1912) (1996:1996:1996))
        (PORT d[10] (2216:2216:2216) (2252:2252:2252))
        (PORT d[11] (2460:2460:2460) (2519:2519:2519))
        (PORT d[12] (1496:1496:1496) (1540:1540:1540))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (3681:3681:3681) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1846:1846:1846))
        (PORT datab (2285:2285:2285) (2307:2307:2307))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1509:1509:1509) (1444:1444:1444))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3204:3204:3204))
        (PORT clk (3805:3805:3805) (3904:3904:3904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3609:3609:3609))
        (PORT d[1] (2558:2558:2558) (2664:2664:2664))
        (PORT d[2] (2623:2623:2623) (2706:2706:2706))
        (PORT d[3] (3905:3905:3905) (4015:4015:4015))
        (PORT d[4] (2621:2621:2621) (2746:2746:2746))
        (PORT d[5] (4041:4041:4041) (3992:3992:3992))
        (PORT d[6] (2913:2913:2913) (3019:3019:3019))
        (PORT d[7] (3344:3344:3344) (3517:3517:3517))
        (PORT d[8] (2570:2570:2570) (2658:2658:2658))
        (PORT d[9] (4887:4887:4887) (5090:5090:5090))
        (PORT d[10] (3194:3194:3194) (3270:3270:3270))
        (PORT d[11] (2839:2839:2839) (2937:2937:2937))
        (PORT d[12] (4029:4029:4029) (4228:4228:4228))
        (PORT clk (3801:3801:3801) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4359:4359:4359))
        (PORT clk (3801:3801:3801) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3805:3805:3805) (3904:3904:3904))
        (PORT d[0] (4531:4531:4531) (4384:4384:4384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3905:3905:3905))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3905:3905:3905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3905:3905:3905))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3905:3905:3905))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2532:2532:2532))
        (PORT d[1] (6360:6360:6360) (6327:6327:6327))
        (PORT d[2] (2728:2728:2728) (2770:2770:2770))
        (PORT d[3] (2946:2946:2946) (2999:2999:2999))
        (PORT d[4] (3177:3177:3177) (3207:3207:3207))
        (PORT d[5] (2693:2693:2693) (2739:2739:2739))
        (PORT d[6] (4142:4142:4142) (4342:4342:4342))
        (PORT d[7] (2572:2572:2572) (2618:2618:2618))
        (PORT d[8] (2442:2442:2442) (2550:2550:2550))
        (PORT d[9] (3001:3001:3001) (3036:3036:3036))
        (PORT d[10] (3226:3226:3226) (3260:3260:3260))
        (PORT d[11] (3216:3216:3216) (3343:3343:3343))
        (PORT d[12] (2135:2135:2135) (2169:2169:2169))
        (PORT clk (2451:2451:2451) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (PORT d[0] (2471:2471:2471) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3611:3611:3611))
        (PORT clk (3794:3794:3794) (3938:3938:3938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2873:2873:2873))
        (PORT d[1] (3227:3227:3227) (3358:3358:3358))
        (PORT d[2] (2636:2636:2636) (2729:2729:2729))
        (PORT d[3] (4339:4339:4339) (4463:4463:4463))
        (PORT d[4] (3387:3387:3387) (3518:3518:3518))
        (PORT d[5] (4037:4037:4037) (3994:3994:3994))
        (PORT d[6] (3132:3132:3132) (3336:3336:3336))
        (PORT d[7] (3660:3660:3660) (3821:3821:3821))
        (PORT d[8] (2956:2956:2956) (3079:3079:3079))
        (PORT d[9] (5207:5207:5207) (5370:5370:5370))
        (PORT d[10] (2696:2696:2696) (2839:2839:2839))
        (PORT d[11] (3040:3040:3040) (3225:3225:3225))
        (PORT d[12] (3951:3951:3951) (3926:3926:3926))
        (PORT clk (3790:3790:3790) (3934:3934:3934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4520:4520:4520))
        (PORT clk (3790:3790:3790) (3934:3934:3934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3794:3794:3794) (3938:3938:3938))
        (PORT d[0] (4564:4564:4564) (4618:4618:4618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3939:3939:3939))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3939:3939:3939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3939:3939:3939))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3795:3795:3795) (3939:3939:3939))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2645:2645:2645))
        (PORT d[1] (3496:3496:3496) (3478:3478:3478))
        (PORT d[2] (2401:2401:2401) (2443:2443:2443))
        (PORT d[3] (2311:2311:2311) (2365:2365:2365))
        (PORT d[4] (2167:2167:2167) (2207:2207:2207))
        (PORT d[5] (2313:2313:2313) (2361:2361:2361))
        (PORT d[6] (2218:2218:2218) (2256:2256:2256))
        (PORT d[7] (1909:1909:1909) (1963:1963:1963))
        (PORT d[8] (2361:2361:2361) (2466:2466:2466))
        (PORT d[9] (2243:2243:2243) (2290:2290:2290))
        (PORT d[10] (3520:3520:3520) (3545:3545:3545))
        (PORT d[11] (2779:2779:2779) (2831:2831:2831))
        (PORT d[12] (1549:1549:1549) (1597:1597:1597))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (2445:2445:2445) (2410:2410:2410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3509:3509:3509))
        (PORT clk (3455:3455:3455) (3561:3561:3561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2564:2564:2564))
        (PORT d[1] (2825:2825:2825) (2921:2921:2921))
        (PORT d[2] (2538:2538:2538) (2601:2601:2601))
        (PORT d[3] (3862:3862:3862) (3935:3935:3935))
        (PORT d[4] (2960:2960:2960) (3056:3056:3056))
        (PORT d[5] (2351:2351:2351) (2358:2358:2358))
        (PORT d[6] (2929:2929:2929) (3050:3050:3050))
        (PORT d[7] (2288:2288:2288) (2295:2295:2295))
        (PORT d[8] (2686:2686:2686) (2688:2688:2688))
        (PORT d[9] (4486:4486:4486) (4620:4620:4620))
        (PORT d[10] (3842:3842:3842) (4021:4021:4021))
        (PORT d[11] (2403:2403:2403) (2411:2411:2411))
        (PORT d[12] (2280:2280:2280) (2306:2306:2306))
        (PORT clk (3451:3451:3451) (3557:3557:3557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4713:4713:4713) (4785:4785:4785))
        (PORT clk (3451:3451:3451) (3557:3557:3557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3561:3561:3561))
        (PORT d[0] (4761:4761:4761) (4758:4758:4758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3562:3562:3562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3562:3562:3562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3562:3562:3562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3562:3562:3562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3409:3409:3409))
        (PORT d[1] (2335:2335:2335) (2327:2327:2327))
        (PORT d[2] (2418:2418:2418) (2499:2499:2499))
        (PORT d[3] (2501:2501:2501) (2493:2493:2493))
        (PORT d[4] (2582:2582:2582) (2542:2542:2542))
        (PORT d[5] (2361:2361:2361) (2343:2343:2343))
        (PORT d[6] (4534:4534:4534) (4717:4717:4717))
        (PORT d[7] (2389:2389:2389) (2370:2370:2370))
        (PORT d[8] (3978:3978:3978) (4129:4129:4129))
        (PORT d[9] (2967:2967:2967) (2937:2937:2937))
        (PORT d[10] (4308:4308:4308) (4264:4264:4264))
        (PORT d[11] (2280:2280:2280) (2262:2262:2262))
        (PORT d[12] (2244:2244:2244) (2206:2206:2206))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (2189:2189:2189) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3272:3272:3272))
        (PORT clk (2971:2971:2971) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2653:2653:2653))
        (PORT d[1] (3113:3113:3113) (3193:3193:3193))
        (PORT d[2] (2878:2878:2878) (2953:2953:2953))
        (PORT d[3] (3707:3707:3707) (3708:3708:3708))
        (PORT d[4] (2607:2607:2607) (2712:2712:2712))
        (PORT d[5] (3451:3451:3451) (3654:3654:3654))
        (PORT d[6] (2954:2954:2954) (3066:3066:3066))
        (PORT d[7] (3039:3039:3039) (3081:3081:3081))
        (PORT d[8] (2814:2814:2814) (2883:2883:2883))
        (PORT d[9] (4537:4537:4537) (4470:4470:4470))
        (PORT d[10] (3293:3293:3293) (3381:3381:3381))
        (PORT d[11] (2912:2912:2912) (2991:2991:2991))
        (PORT d[12] (3925:3925:3925) (4096:4096:4096))
        (PORT clk (2967:2967:2967) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4109:4109:4109))
        (PORT clk (2967:2967:2967) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3002:3002:3002))
        (PORT d[0] (4217:4217:4217) (4248:4248:4248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3003:3003:3003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3531:3531:3531))
        (PORT d[1] (4407:4407:4407) (4382:4382:4382))
        (PORT d[2] (3654:3654:3654) (3884:3884:3884))
        (PORT d[3] (4539:4539:4539) (4537:4537:4537))
        (PORT d[4] (4649:4649:4649) (4608:4608:4608))
        (PORT d[5] (4638:4638:4638) (4574:4574:4574))
        (PORT d[6] (3380:3380:3380) (3569:3569:3569))
        (PORT d[7] (3141:3141:3141) (3174:3174:3174))
        (PORT d[8] (3633:3633:3633) (3782:3782:3782))
        (PORT d[9] (5027:5027:5027) (4967:4967:4967))
        (PORT d[10] (5076:5076:5076) (5022:5022:5022))
        (PORT d[11] (3914:3914:3914) (4064:4064:4064))
        (PORT d[12] (3319:3319:3319) (3497:3497:3497))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (2083:2083:2083) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2513:2513:2513) (2523:2523:2523))
        (PORT datab (1881:1881:1881) (1977:1977:1977))
        (PORT datac (1761:1761:1761) (1788:1788:1788))
        (PORT datad (2659:2659:2659) (2644:2644:2644))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (876:876:876))
        (PORT datab (1876:1876:1876) (1970:1970:1970))
        (PORT datac (1549:1549:1549) (1491:1491:1491))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2573:2573:2573) (2623:2623:2623))
        (PORT datab (2889:2889:2889) (2997:2997:2997))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (2892:2892:2892) (3000:3000:3000))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2567:2567:2567))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2586:2586:2586) (2491:2491:2491))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1903:1903:1903) (1916:1916:1916))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[9\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1078:1078:1078))
        (PORT datac (2359:2359:2359) (2405:2405:2405))
        (PORT datad (968:968:968) (999:999:999))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3550:3550:3550) (3772:3772:3772))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2236:2236:2236))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (741:741:741) (789:789:789))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1943:1943:1943))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1881:1881:1881))
        (PORT d[1] (2845:2845:2845) (2976:2976:2976))
        (PORT d[2] (2939:2939:2939) (3062:3062:3062))
        (PORT d[3] (3352:3352:3352) (3311:3311:3311))
        (PORT d[4] (3018:3018:3018) (2982:2982:2982))
        (PORT d[5] (2664:2664:2664) (2812:2812:2812))
        (PORT d[6] (1917:1917:1917) (2028:2028:2028))
        (PORT d[7] (2380:2380:2380) (2404:2404:2404))
        (PORT d[8] (2702:2702:2702) (2665:2665:2665))
        (PORT d[9] (2631:2631:2631) (2615:2615:2615))
        (PORT d[10] (3055:3055:3055) (3025:3025:3025))
        (PORT d[11] (1976:1976:1976) (2100:2100:2100))
        (PORT d[12] (2974:2974:2974) (2929:2929:2929))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3218:3218:3218))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2540:2540:2540))
        (PORT d[0] (3580:3580:3580) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3737:3737:3737))
        (PORT d[1] (7564:7564:7564) (7374:7374:7374))
        (PORT d[2] (3318:3318:3318) (3508:3508:3508))
        (PORT d[3] (6361:6361:6361) (6416:6416:6416))
        (PORT d[4] (5972:5972:5972) (6094:6094:6094))
        (PORT d[5] (6803:6803:6803) (6875:6875:6875))
        (PORT d[6] (3698:3698:3698) (3898:3898:3898))
        (PORT d[7] (3666:3666:3666) (3821:3821:3821))
        (PORT d[8] (3751:3751:3751) (3992:3992:3992))
        (PORT d[9] (6439:6439:6439) (6437:6437:6437))
        (PORT d[10] (6823:6823:6823) (6853:6853:6853))
        (PORT d[11] (5059:5059:5059) (5273:5273:5273))
        (PORT d[12] (3241:3241:3241) (3382:3382:3382))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (1904:1904:1904) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3105:3105:3105))
        (PORT clk (2564:2564:2564) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2655:2655:2655))
        (PORT d[1] (3220:3220:3220) (3379:3379:3379))
        (PORT d[2] (3316:3316:3316) (3469:3469:3469))
        (PORT d[3] (3803:3803:3803) (3855:3855:3855))
        (PORT d[4] (3590:3590:3590) (3571:3571:3571))
        (PORT d[5] (2578:2578:2578) (2713:2713:2713))
        (PORT d[6] (2331:2331:2331) (2478:2478:2478))
        (PORT d[7] (2838:2838:2838) (2904:2904:2904))
        (PORT d[8] (3528:3528:3528) (3656:3656:3656))
        (PORT d[9] (3574:3574:3574) (3606:3606:3606))
        (PORT d[10] (3807:3807:3807) (4043:4043:4043))
        (PORT d[11] (2702:2702:2702) (2859:2859:2859))
        (PORT d[12] (2859:2859:2859) (2923:2923:2923))
        (PORT clk (2560:2560:2560) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (3658:3658:3658))
        (PORT clk (2560:2560:2560) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2583:2583:2583))
        (PORT d[0] (4185:4185:4185) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4648:4648:4648) (4922:4922:4922))
        (PORT d[1] (4465:4465:4465) (4695:4695:4695))
        (PORT d[2] (3540:3540:3540) (3711:3711:3711))
        (PORT d[3] (6741:6741:6741) (6866:6866:6866))
        (PORT d[4] (6385:6385:6385) (6566:6566:6566))
        (PORT d[5] (6892:6892:6892) (7029:7029:7029))
        (PORT d[6] (3449:3449:3449) (3696:3696:3696))
        (PORT d[7] (3955:3955:3955) (4099:4099:4099))
        (PORT d[8] (3657:3657:3657) (3883:3883:3883))
        (PORT d[9] (7143:7143:7143) (7175:7175:7175))
        (PORT d[10] (6512:6512:6512) (6581:6581:6581))
        (PORT d[11] (4685:4685:4685) (4888:4888:4888))
        (PORT d[12] (3300:3300:3300) (3473:3473:3473))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (2699:2699:2699) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1956:1956:1956))
        (PORT clk (2549:2549:2549) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1889:1889:1889))
        (PORT d[1] (2653:2653:2653) (2705:2705:2705))
        (PORT d[2] (2931:2931:2931) (3052:3052:3052))
        (PORT d[3] (3315:3315:3315) (3273:3273:3273))
        (PORT d[4] (2997:2997:2997) (2961:2961:2961))
        (PORT d[5] (2690:2690:2690) (2841:2841:2841))
        (PORT d[6] (2344:2344:2344) (2360:2360:2360))
        (PORT d[7] (2380:2380:2380) (2404:2404:2404))
        (PORT d[8] (3250:3250:3250) (3189:3189:3189))
        (PORT d[9] (2942:2942:2942) (2913:2913:2913))
        (PORT d[10] (3254:3254:3254) (3188:3188:3188))
        (PORT d[11] (2311:2311:2311) (2431:2431:2431))
        (PORT d[12] (3365:3365:3365) (3322:3322:3322))
        (PORT clk (2545:2545:2545) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (2938:2938:2938))
        (PORT clk (2545:2545:2545) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2557:2557:2557))
        (PORT d[0] (3445:3445:3445) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3753:3753:3753))
        (PORT d[1] (7591:7591:7591) (7403:7403:7403))
        (PORT d[2] (3670:3670:3670) (3852:3852:3852))
        (PORT d[3] (6065:6065:6065) (6143:6143:6143))
        (PORT d[4] (5662:5662:5662) (5799:5799:5799))
        (PORT d[5] (6827:6827:6827) (6902:6902:6902))
        (PORT d[6] (4021:4021:4021) (4238:4238:4238))
        (PORT d[7] (3973:3973:3973) (4121:4121:4121))
        (PORT d[8] (3748:3748:3748) (3992:3992:3992))
        (PORT d[9] (5785:5785:5785) (5808:5808:5808))
        (PORT d[10] (6855:6855:6855) (6890:6890:6890))
        (PORT d[11] (4688:4688:4688) (4873:4873:4873))
        (PORT d[12] (3988:3988:3988) (4148:4148:4148))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (3361:3361:3361) (3455:3455:3455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1932:1932:1932))
        (PORT clk (2476:2476:2476) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2196:2196:2196))
        (PORT d[1] (2886:2886:2886) (3018:3018:3018))
        (PORT d[2] (3249:3249:3249) (3349:3349:3349))
        (PORT d[3] (3721:3721:3721) (3679:3679:3679))
        (PORT d[4] (2803:2803:2803) (2885:2885:2885))
        (PORT d[5] (2683:2683:2683) (2833:2833:2833))
        (PORT d[6] (1955:1955:1955) (2072:2072:2072))
        (PORT d[7] (2042:2042:2042) (2071:2071:2071))
        (PORT d[8] (3599:3599:3599) (3534:3534:3534))
        (PORT d[9] (2934:2934:2934) (2906:2906:2906))
        (PORT d[10] (3383:3383:3383) (3349:3349:3349))
        (PORT d[11] (2333:2333:2333) (2455:2455:2455))
        (PORT d[12] (3330:3330:3330) (3285:3285:3285))
        (PORT clk (2472:2472:2472) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3025:3025:3025))
        (PORT clk (2472:2472:2472) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2478:2478:2478))
        (PORT d[0] (3366:3366:3366) (3227:3227:3227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (3933:3933:3933))
        (PORT d[1] (7218:7218:7218) (7037:7037:7037))
        (PORT d[2] (3589:3589:3589) (3770:3770:3770))
        (PORT d[3] (6228:6228:6228) (6286:6286:6286))
        (PORT d[4] (6030:6030:6030) (6159:6159:6159))
        (PORT d[5] (6731:6731:6731) (6793:6793:6793))
        (PORT d[6] (3698:3698:3698) (3922:3922:3922))
        (PORT d[7] (3674:3674:3674) (3828:3828:3828))
        (PORT d[8] (3379:3379:3379) (3618:3618:3618))
        (PORT d[9] (6141:6141:6141) (6159:6159:6159))
        (PORT d[10] (6007:6007:6007) (5989:5989:5989))
        (PORT d[11] (4401:4401:4401) (4607:4607:4607))
        (PORT d[12] (3618:3618:3618) (3783:3783:3783))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (2529:2529:2529) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2178:2178:2178))
        (PORT datab (1930:1930:1930) (1945:1945:1945))
        (PORT datac (1612:1612:1612) (1565:1565:1565))
        (PORT datad (1711:1711:1711) (1685:1685:1685))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1374:1374:1374))
        (PORT datab (1931:1931:1931) (1945:1945:1945))
        (PORT datac (1951:1951:1951) (1936:1936:1936))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1217:1217:1217))
        (PORT clk (2810:2810:2810) (2804:2804:2804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3227:3227:3227))
        (PORT d[1] (2806:2806:2806) (2884:2884:2884))
        (PORT d[2] (3087:3087:3087) (3144:3144:3144))
        (PORT d[3] (2680:2680:2680) (2719:2719:2719))
        (PORT d[4] (3388:3388:3388) (3530:3530:3530))
        (PORT d[5] (2917:2917:2917) (3061:3061:3061))
        (PORT d[6] (2475:2475:2475) (2526:2526:2526))
        (PORT d[7] (2592:2592:2592) (2615:2615:2615))
        (PORT d[8] (2972:2972:2972) (3002:3002:3002))
        (PORT d[9] (3218:3218:3218) (3190:3190:3190))
        (PORT d[10] (2560:2560:2560) (2598:2598:2598))
        (PORT d[11] (2683:2683:2683) (2726:2726:2726))
        (PORT d[12] (2736:2736:2736) (2747:2747:2747))
        (PORT clk (2806:2806:2806) (2800:2800:2800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3467:3467:3467))
        (PORT clk (2806:2806:2806) (2800:2800:2800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2810:2810:2810) (2804:2804:2804))
        (PORT d[0] (3328:3328:3328) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3827:3827:3827))
        (PORT d[1] (5433:5433:5433) (5340:5340:5340))
        (PORT d[2] (3584:3584:3584) (3762:3762:3762))
        (PORT d[3] (5832:5832:5832) (5733:5733:5733))
        (PORT d[4] (5921:5921:5921) (6068:6068:6068))
        (PORT d[5] (6029:6029:6029) (6046:6046:6046))
        (PORT d[6] (2877:2877:2877) (3029:3029:3029))
        (PORT d[7] (3653:3653:3653) (3737:3737:3737))
        (PORT d[8] (3683:3683:3683) (3921:3921:3921))
        (PORT d[9] (5826:5826:5826) (5855:5855:5855))
        (PORT d[10] (5897:5897:5897) (5819:5819:5819))
        (PORT d[11] (4109:4109:4109) (4331:4331:4331))
        (PORT d[12] (2874:2874:2874) (3000:3000:3000))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (2835:2835:2835) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2502:2502:2502))
        (PORT clk (2635:2635:2635) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2154:2154:2154))
        (PORT d[1] (2313:2313:2313) (2287:2287:2287))
        (PORT d[2] (2910:2910:2910) (3025:3025:3025))
        (PORT d[3] (2341:2341:2341) (2320:2320:2320))
        (PORT d[4] (2292:2292:2292) (2264:2264:2264))
        (PORT d[5] (2493:2493:2493) (2561:2561:2561))
        (PORT d[6] (1910:1910:1910) (2020:2020:2020))
        (PORT d[7] (2319:2319:2319) (2330:2330:2330))
        (PORT d[8] (2379:2379:2379) (2351:2351:2351))
        (PORT d[9] (2599:2599:2599) (2558:2558:2558))
        (PORT d[10] (2335:2335:2335) (2308:2308:2308))
        (PORT d[11] (1949:1949:1949) (2070:2070:2070))
        (PORT d[12] (2594:2594:2594) (2547:2547:2547))
        (PORT clk (2631:2631:2631) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3254:3254:3254))
        (PORT clk (2631:2631:2631) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2667:2667:2667))
        (PORT d[0] (3454:3454:3454) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4450:4450:4450))
        (PORT d[1] (3690:3690:3690) (3843:3843:3843))
        (PORT d[2] (2937:2937:2937) (3083:3083:3083))
        (PORT d[3] (6289:6289:6289) (6345:6345:6345))
        (PORT d[4] (5665:5665:5665) (5807:5807:5807))
        (PORT d[5] (7484:7484:7484) (7545:7545:7545))
        (PORT d[6] (3047:3047:3047) (3260:3260:3260))
        (PORT d[7] (3625:3625:3625) (3752:3752:3752))
        (PORT d[8] (2973:2973:2973) (3175:3175:3175))
        (PORT d[9] (6167:6167:6167) (6192:6192:6192))
        (PORT d[10] (6475:6475:6475) (6509:6509:6509))
        (PORT d[11] (4707:4707:4707) (4924:4924:4924))
        (PORT d[12] (3553:3553:3553) (3685:3685:3685))
        (PORT clk (2467:2467:2467) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (PORT d[0] (2273:2273:2273) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3408:3408:3408))
        (PORT clk (2590:2590:2590) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2660:2660:2660))
        (PORT d[1] (3607:3607:3607) (3764:3764:3764))
        (PORT d[2] (3204:3204:3204) (3335:3335:3335))
        (PORT d[3] (3700:3700:3700) (3775:3775:3775))
        (PORT d[4] (3591:3591:3591) (3572:3572:3572))
        (PORT d[5] (2590:2590:2590) (2725:2725:2725))
        (PORT d[6] (2342:2342:2342) (2491:2491:2491))
        (PORT d[7] (2827:2827:2827) (2892:2892:2892))
        (PORT d[8] (3902:3902:3902) (4057:4057:4057))
        (PORT d[9] (3242:3242:3242) (3288:3288:3288))
        (PORT d[10] (3801:3801:3801) (4039:4039:4039))
        (PORT d[11] (2336:2336:2336) (2492:2492:2492))
        (PORT d[12] (2828:2828:2828) (2889:2889:2889))
        (PORT clk (2586:2586:2586) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3581:3581:3581))
        (PORT clk (2586:2586:2586) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2616:2616:2616))
        (PORT d[0] (4101:4101:4101) (4212:4212:4212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4866:4866:4866))
        (PORT d[1] (4438:4438:4438) (4658:4658:4658))
        (PORT d[2] (4032:4032:4032) (4262:4262:4262))
        (PORT d[3] (6817:6817:6817) (6954:6954:6954))
        (PORT d[4] (6383:6383:6383) (6562:6562:6562))
        (PORT d[5] (7609:7609:7609) (7725:7725:7725))
        (PORT d[6] (4082:4082:4082) (4307:4307:4307))
        (PORT d[7] (4255:4255:4255) (4402:4402:4402))
        (PORT d[8] (3366:3366:3366) (3611:3611:3611))
        (PORT d[9] (6575:6575:6575) (6676:6676:6676))
        (PORT d[10] (6558:6558:6558) (6630:6630:6630))
        (PORT d[11] (5004:5004:5004) (5200:5200:5200))
        (PORT d[12] (3348:3348:3348) (3529:3529:3529))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (2577:2577:2577) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1586:1586:1586))
        (PORT clk (2868:2868:2868) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2002:2002:2002))
        (PORT d[1] (2766:2766:2766) (2843:2843:2843))
        (PORT d[2] (2885:2885:2885) (2970:2970:2970))
        (PORT d[3] (1939:1939:1939) (1982:1982:1982))
        (PORT d[4] (2624:2624:2624) (2695:2695:2695))
        (PORT d[5] (2301:2301:2301) (2354:2354:2354))
        (PORT d[6] (1837:1837:1837) (1912:1912:1912))
        (PORT d[7] (1538:1538:1538) (1568:1568:1568))
        (PORT d[8] (2253:2253:2253) (2286:2286:2286))
        (PORT d[9] (1739:1739:1739) (1759:1759:1759))
        (PORT d[10] (1838:1838:1838) (1876:1876:1876))
        (PORT d[11] (1963:1963:1963) (2008:2008:2008))
        (PORT d[12] (2083:2083:2083) (2110:2110:2110))
        (PORT clk (2864:2864:2864) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3497:3497:3497))
        (PORT clk (2864:2864:2864) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2868:2868:2868) (2898:2898:2898))
        (PORT d[0] (3723:3723:3723) (3554:3554:3554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2869:2869:2869) (2899:2899:2899))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2869:2869:2869) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2869:2869:2869) (2899:2899:2899))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2869:2869:2869) (2899:2899:2899))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (3922:3922:3922))
        (PORT d[1] (5071:5071:5071) (4980:4980:4980))
        (PORT d[2] (4336:4336:4336) (4502:4502:4502))
        (PORT d[3] (6026:6026:6026) (6085:6085:6085))
        (PORT d[4] (4810:4810:4810) (4731:4731:4731))
        (PORT d[5] (6441:6441:6441) (6457:6457:6457))
        (PORT d[6] (2636:2636:2636) (2794:2794:2794))
        (PORT d[7] (2953:2953:2953) (3047:3047:3047))
        (PORT d[8] (4376:4376:4376) (4600:4600:4600))
        (PORT d[9] (6098:6098:6098) (6117:6117:6117))
        (PORT d[10] (4744:4744:4744) (4744:4744:4744))
        (PORT d[11] (4784:4784:4784) (5003:5003:5003))
        (PORT d[12] (2532:2532:2532) (2636:2636:2636))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (1380:1380:1380) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2176:2176:2176))
        (PORT datab (1927:1927:1927) (1941:1941:1941))
        (PORT datac (2264:2264:2264) (2259:2259:2259))
        (PORT datad (1437:1437:1437) (1366:1366:1366))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1851:1851:1851) (1816:1816:1816))
        (PORT datab (1934:1934:1934) (1950:1950:1950))
        (PORT datac (1072:1072:1072) (1066:1066:1066))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2765:2765:2765))
        (PORT clk (2721:2721:2721) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2190:2190:2190))
        (PORT d[1] (1961:1961:1961) (1945:1945:1945))
        (PORT d[2] (2933:2933:2933) (3050:3050:3050))
        (PORT d[3] (2292:2292:2292) (2250:2250:2250))
        (PORT d[4] (2272:2272:2272) (2241:2241:2241))
        (PORT d[5] (2136:2136:2136) (2205:2205:2205))
        (PORT d[6] (1938:1938:1938) (2055:2055:2055))
        (PORT d[7] (2722:2722:2722) (2727:2727:2727))
        (PORT d[8] (2029:2029:2029) (2000:2000:2000))
        (PORT d[9] (1967:1967:1967) (1942:1942:1942))
        (PORT d[10] (1979:1979:1979) (1960:1960:1960))
        (PORT d[11] (2327:2327:2327) (2477:2477:2477))
        (PORT d[12] (1972:1972:1972) (1947:1947:1947))
        (PORT clk (2717:2717:2717) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (2977:2977:2977))
        (PORT clk (2717:2717:2717) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2776:2776:2776))
        (PORT d[0] (3313:3313:3313) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2777:2777:2777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2777:2777:2777))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2777:2777:2777))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4477:4477:4477))
        (PORT d[1] (3697:3697:3697) (3849:3849:3849))
        (PORT d[2] (2887:2887:2887) (3031:3031:3031))
        (PORT d[3] (6024:6024:6024) (6079:6079:6079))
        (PORT d[4] (6013:6013:6013) (6151:6151:6151))
        (PORT d[5] (6888:6888:6888) (6946:6946:6946))
        (PORT d[6] (3385:3385:3385) (3592:3592:3592))
        (PORT d[7] (3310:3310:3310) (3434:3434:3434))
        (PORT d[8] (2989:2989:2989) (3198:3198:3198))
        (PORT d[9] (6232:6232:6232) (6270:6270:6270))
        (PORT d[10] (5518:5518:5518) (5513:5513:5513))
        (PORT d[11] (3889:3889:3889) (4042:4042:4042))
        (PORT d[12] (2904:2904:2904) (3050:3050:3050))
        (PORT clk (2445:2445:2445) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (PORT d[0] (1982:1982:1982) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2754:2754:2754))
        (PORT clk (2670:2670:2670) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2992:2992:2992))
        (PORT d[1] (3245:3245:3245) (3406:3406:3406))
        (PORT d[2] (3343:3343:3343) (3501:3501:3501))
        (PORT d[3] (3449:3449:3449) (3505:3505:3505))
        (PORT d[4] (3250:3250:3250) (3224:3224:3224))
        (PORT d[5] (2497:2497:2497) (2567:2567:2567))
        (PORT d[6] (2332:2332:2332) (2482:2482:2482))
        (PORT d[7] (3366:3366:3366) (3397:3397:3397))
        (PORT d[8] (3670:3670:3670) (3855:3855:3855))
        (PORT d[9] (3307:3307:3307) (3319:3319:3319))
        (PORT d[10] (3986:3986:3986) (4261:4261:4261))
        (PORT d[11] (2739:2739:2739) (2893:2893:2893))
        (PORT d[12] (2431:2431:2431) (2494:2494:2494))
        (PORT clk (2666:2666:2666) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (3869:3869:3869))
        (PORT clk (2666:2666:2666) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2687:2687:2687))
        (PORT d[0] (3980:3980:3980) (4078:4078:4078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (5176:5176:5176))
        (PORT d[1] (4067:4067:4067) (4238:4238:4238))
        (PORT d[2] (3292:3292:3292) (3492:3492:3492))
        (PORT d[3] (7366:7366:7366) (7480:7480:7480))
        (PORT d[4] (6776:6776:6776) (6948:6948:6948))
        (PORT d[5] (7933:7933:7933) (8041:8041:8041))
        (PORT d[6] (3760:3760:3760) (4002:4002:4002))
        (PORT d[7] (3769:3769:3769) (3934:3934:3934))
        (PORT d[8] (3721:3721:3721) (3957:3957:3957))
        (PORT d[9] (6916:6916:6916) (7009:7009:7009))
        (PORT d[10] (6575:6575:6575) (6651:6651:6651))
        (PORT d[11] (4354:4354:4354) (4547:4547:4547))
        (PORT d[12] (3351:3351:3351) (3535:3535:3535))
        (PORT clk (2446:2446:2446) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2437:2437:2437))
        (PORT d[0] (3250:3250:3250) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2764:2764:2764))
        (PORT clk (2623:2623:2623) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1829:1829:1829))
        (PORT d[1] (2763:2763:2763) (2872:2872:2872))
        (PORT d[2] (3339:3339:3339) (3463:3463:3463))
        (PORT d[3] (2589:2589:2589) (2544:2544:2544))
        (PORT d[4] (2626:2626:2626) (2593:2593:2593))
        (PORT d[5] (2493:2493:2493) (2562:2562:2562))
        (PORT d[6] (1924:1924:1924) (2036:2036:2036))
        (PORT d[7] (2334:2334:2334) (2355:2355:2355))
        (PORT d[8] (2370:2370:2370) (2339:2339:2339))
        (PORT d[9] (2279:2279:2279) (2252:2252:2252))
        (PORT d[10] (2332:2332:2332) (2307:2307:2307))
        (PORT d[11] (2186:2186:2186) (2298:2298:2298))
        (PORT d[12] (2301:2301:2301) (2269:2269:2269))
        (PORT clk (2619:2619:2619) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (3903:3903:3903))
        (PORT clk (2619:2619:2619) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2653:2653:2653))
        (PORT d[0] (4028:4028:4028) (3852:3852:3852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2654:2654:2654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (4125:4125:4125))
        (PORT d[1] (5874:5874:5874) (5710:5710:5710))
        (PORT d[2] (3626:3626:3626) (3806:3806:3806))
        (PORT d[3] (6047:6047:6047) (6113:6113:6113))
        (PORT d[4] (5677:5677:5677) (5807:5807:5807))
        (PORT d[5] (7154:7154:7154) (7225:7225:7225))
        (PORT d[6] (3371:3371:3371) (3577:3577:3577))
        (PORT d[7] (4077:4077:4077) (4229:4229:4229))
        (PORT d[8] (2953:2953:2953) (3155:3155:3155))
        (PORT d[9] (6211:6211:6211) (6238:6238:6238))
        (PORT d[10] (6459:6459:6459) (6490:6490:6490))
        (PORT d[11] (4360:4360:4360) (4565:4565:4565))
        (PORT d[12] (3615:3615:3615) (3744:3744:3744))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (2206:2206:2206) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3069:3069:3069))
        (PORT clk (2620:2620:2620) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3018:3018:3018))
        (PORT d[1] (3209:3209:3209) (3368:3368:3368))
        (PORT d[2] (3307:3307:3307) (3462:3462:3462))
        (PORT d[3] (3752:3752:3752) (3813:3813:3813))
        (PORT d[4] (3609:3609:3609) (3591:3591:3591))
        (PORT d[5] (2524:2524:2524) (2650:2650:2650))
        (PORT d[6] (2275:2275:2275) (2413:2413:2413))
        (PORT d[7] (3030:3030:3030) (3069:3069:3069))
        (PORT d[8] (3951:3951:3951) (4113:4113:4113))
        (PORT d[9] (3616:3616:3616) (3614:3614:3614))
        (PORT d[10] (4025:4025:4025) (4303:4303:4303))
        (PORT d[11] (2358:2358:2358) (2517:2517:2517))
        (PORT d[12] (2820:2820:2820) (2881:2881:2881))
        (PORT clk (2616:2616:2616) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3786:3786:3786))
        (PORT clk (2616:2616:2616) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2633:2633:2633))
        (PORT d[0] (3989:3989:3989) (4089:4089:4089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2621:2621:2621) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4928:4928:4928))
        (PORT d[1] (4396:4396:4396) (4628:4628:4628))
        (PORT d[2] (4325:4325:4325) (4544:4544:4544))
        (PORT d[3] (7097:7097:7097) (7228:7228:7228))
        (PORT d[4] (6726:6726:6726) (6903:6903:6903))
        (PORT d[5] (6894:6894:6894) (7032:7032:7032))
        (PORT d[6] (4174:4174:4174) (4413:4413:4413))
        (PORT d[7] (3647:3647:3647) (3789:3789:3789))
        (PORT d[8] (3348:3348:3348) (3587:3587:3587))
        (PORT d[9] (7474:7474:7474) (7501:7501:7501))
        (PORT d[10] (5571:5571:5571) (5647:5647:5647))
        (PORT d[11] (4678:4678:4678) (4880:4880:4880))
        (PORT d[12] (3331:3331:3331) (3512:3512:3512))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (2454:2454:2454) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2082:2082:2082) (2183:2183:2183))
        (PORT datab (1936:1936:1936) (1952:1952:1952))
        (PORT datac (1035:1035:1035) (1022:1022:1022))
        (PORT datad (2124:2124:2124) (2092:2092:2092))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1073:1073:1073))
        (PORT datab (2162:2162:2162) (2241:2241:2241))
        (PORT datac (2425:2425:2425) (2390:2390:2390))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2869:2869:2869))
        (PORT clk (2735:2735:2735) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2205:2205:2205))
        (PORT d[1] (1988:1988:1988) (1974:1974:1974))
        (PORT d[2] (2016:2016:2016) (1971:1971:1971))
        (PORT d[3] (1977:1977:1977) (1946:1946:1946))
        (PORT d[4] (1950:1950:1950) (1930:1930:1930))
        (PORT d[5] (2135:2135:2135) (2204:2204:2204))
        (PORT d[6] (1947:1947:1947) (2065:2065:2065))
        (PORT d[7] (2729:2729:2729) (2735:2735:2735))
        (PORT d[8] (2032:2032:2032) (1993:1993:1993))
        (PORT d[9] (1965:1965:1965) (1942:1942:1942))
        (PORT d[10] (2069:2069:2069) (2052:2052:2052))
        (PORT d[11] (2349:2349:2349) (2470:2470:2470))
        (PORT d[12] (2238:2238:2238) (2193:2193:2193))
        (PORT clk (2731:2731:2731) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (2861:2861:2861))
        (PORT clk (2731:2731:2731) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2791:2791:2791))
        (PORT d[0] (3148:3148:3148) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3276:3276:3276))
        (PORT d[1] (3595:3595:3595) (3730:3730:3730))
        (PORT d[2] (3242:3242:3242) (3394:3394:3394))
        (PORT d[3] (5699:5699:5699) (5765:5765:5765))
        (PORT d[4] (6006:6006:6006) (6146:6146:6146))
        (PORT d[5] (6868:6868:6868) (6926:6926:6926))
        (PORT d[6] (3381:3381:3381) (3584:3584:3584))
        (PORT d[7] (3687:3687:3687) (3821:3821:3821))
        (PORT d[8] (3675:3675:3675) (3867:3867:3867))
        (PORT d[9] (6209:6209:6209) (6244:6244:6244))
        (PORT d[10] (5460:5460:5460) (5459:5459:5459))
        (PORT d[11] (4672:4672:4672) (4886:4886:4886))
        (PORT d[12] (3589:3589:3589) (3726:3726:3726))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (1982:1982:1982) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2399:2399:2399))
        (PORT clk (2603:2603:2603) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2684:2684:2684))
        (PORT d[1] (3650:3650:3650) (3808:3808:3808))
        (PORT d[2] (3754:3754:3754) (3910:3910:3910))
        (PORT d[3] (4091:4091:4091) (4134:4134:4134))
        (PORT d[4] (3187:3187:3187) (3296:3296:3296))
        (PORT d[5] (2627:2627:2627) (2765:2765:2765))
        (PORT d[6] (2316:2316:2316) (2462:2462:2462))
        (PORT d[7] (2665:2665:2665) (2734:2734:2734))
        (PORT d[8] (3915:3915:3915) (4072:4072:4072))
        (PORT d[9] (3600:3600:3600) (3632:3632:3632))
        (PORT d[10] (3812:3812:3812) (4012:4012:4012))
        (PORT d[11] (2319:2319:2319) (2466:2466:2466))
        (PORT d[12] (2799:2799:2799) (2861:2861:2861))
        (PORT clk (2599:2599:2599) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3510:3510:3510))
        (PORT clk (2599:2599:2599) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2628:2628:2628))
        (PORT d[0] (4103:4103:4103) (4119:4119:4119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4579:4579:4579))
        (PORT d[1] (4460:4460:4460) (4682:4682:4682))
        (PORT d[2] (4000:4000:4000) (4228:4228:4228))
        (PORT d[3] (6750:6750:6750) (6875:6875:6875))
        (PORT d[4] (6348:6348:6348) (6524:6524:6524))
        (PORT d[5] (7634:7634:7634) (7751:7751:7751))
        (PORT d[6] (4050:4050:4050) (4274:4274:4274))
        (PORT d[7] (3979:3979:3979) (4126:4126:4126))
        (PORT d[8] (3405:3405:3405) (3655:3655:3655))
        (PORT d[9] (7136:7136:7136) (7167:7167:7167))
        (PORT d[10] (6552:6552:6552) (6624:6624:6624))
        (PORT d[11] (5003:5003:5003) (5199:5199:5199))
        (PORT d[12] (3717:3717:3717) (3891:3891:3891))
        (PORT clk (2481:2481:2481) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2473:2473:2473))
        (PORT d[0] (3196:3196:3196) (3239:3239:3239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2821:2821:2821))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2206:2206:2206))
        (PORT d[1] (2851:2851:2851) (2980:2980:2980))
        (PORT d[2] (3311:3311:3311) (3433:3433:3433))
        (PORT d[3] (2590:2590:2590) (2545:2545:2545))
        (PORT d[4] (2609:2609:2609) (2556:2556:2556))
        (PORT d[5] (2790:2790:2790) (2852:2852:2852))
        (PORT d[6] (1930:1930:1930) (2043:2043:2043))
        (PORT d[7] (2016:2016:2016) (2045:2045:2045))
        (PORT d[8] (2371:2371:2371) (2340:2340:2340))
        (PORT d[9] (2947:2947:2947) (2912:2912:2912))
        (PORT d[10] (2301:2301:2301) (2279:2279:2279))
        (PORT d[11] (1918:1918:1918) (2035:2035:2035))
        (PORT d[12] (2602:2602:2602) (2555:2555:2555))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3672:3672:3672))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT d[0] (3777:3777:3777) (3759:3759:3759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (4095:4095:4095))
        (PORT d[1] (4074:4074:4074) (4268:4268:4268))
        (PORT d[2] (3595:3595:3595) (3773:3773:3773))
        (PORT d[3] (6708:6708:6708) (6764:6764:6764))
        (PORT d[4] (5629:5629:5629) (5767:5767:5767))
        (PORT d[5] (6229:6229:6229) (6295:6295:6295))
        (PORT d[6] (3355:3355:3355) (3558:3558:3558))
        (PORT d[7] (4039:4039:4039) (4189:4189:4189))
        (PORT d[8] (4108:4108:4108) (4346:4346:4346))
        (PORT d[9] (6811:6811:6811) (6805:6805:6805))
        (PORT d[10] (6493:6493:6493) (6526:6526:6526))
        (PORT d[11] (4723:4723:4723) (4941:4941:4941))
        (PORT d[12] (2932:2932:2932) (3084:3084:3084))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (PORT d[0] (2195:2195:2195) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2753:2753:2753))
        (PORT clk (2670:2670:2670) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3067:3067:3067))
        (PORT d[1] (3568:3568:3568) (3716:3716:3716))
        (PORT d[2] (3691:3691:3691) (3842:3842:3842))
        (PORT d[3] (3476:3476:3476) (3533:3533:3533))
        (PORT d[4] (3230:3230:3230) (3215:3215:3215))
        (PORT d[5] (2496:2496:2496) (2566:2566:2566))
        (PORT d[6] (2371:2371:2371) (2526:2526:2526))
        (PORT d[7] (3378:3378:3378) (3410:3410:3410))
        (PORT d[8] (3983:3983:3983) (4168:4168:4168))
        (PORT d[9] (3275:3275:3275) (3283:3283:3283))
        (PORT d[10] (3972:3972:3972) (4246:4246:4246))
        (PORT d[11] (2719:2719:2719) (2871:2871:2871))
        (PORT d[12] (2451:2451:2451) (2522:2522:2522))
        (PORT clk (2666:2666:2666) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3480:3480:3480))
        (PORT clk (2666:2666:2666) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2687:2687:2687))
        (PORT d[0] (3730:3730:3730) (3724:3724:3724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4978:4978:4978) (5247:5247:5247))
        (PORT d[1] (4114:4114:4114) (4306:4306:4306))
        (PORT d[2] (3694:3694:3694) (3888:3888:3888))
        (PORT d[3] (7433:7433:7433) (7552:7552:7552))
        (PORT d[4] (7033:7033:7033) (7190:7190:7190))
        (PORT d[5] (7260:7260:7260) (7396:7396:7396))
        (PORT d[6] (3787:3787:3787) (4030:4030:4030))
        (PORT d[7] (3753:3753:3753) (3917:3917:3917))
        (PORT d[8] (3734:3734:3734) (3975:3975:3975))
        (PORT d[9] (7801:7801:7801) (7824:7824:7824))
        (PORT d[10] (6544:6544:6544) (6617:6617:6617))
        (PORT d[11] (4659:4659:4659) (4856:4856:4856))
        (PORT d[12] (3616:3616:3616) (3730:3730:3730))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (2786:2786:2786) (2837:2837:2837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2081:2081:2081) (2182:2182:2182))
        (PORT datab (1935:1935:1935) (1950:1950:1950))
        (PORT datac (1079:1079:1079) (1075:1075:1075))
        (PORT datad (2487:2487:2487) (2540:2540:2540))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (2181:2181:2181))
        (PORT datab (1066:1066:1066) (1066:1066:1066))
        (PORT datac (2223:2223:2223) (2225:2225:2225))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2936:2936:2936) (2984:2984:2984))
        (PORT datab (2069:2069:2069) (2135:2135:2135))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (2070:2070:2070) (2136:2136:2136))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3249:3249:3249) (3321:3321:3321))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT asdata (4862:4862:4862) (4812:4812:4812))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1076:1076:1076))
        (PORT datac (2352:2352:2352) (2397:2397:2397))
        (PORT datad (944:944:944) (975:975:975))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3172:3172:3172) (3206:3206:3206))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (992:992:992) (1025:1025:1025))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2926:2926:2926))
        (PORT clk (3818:3818:3818) (3916:3916:3916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2995:2995:2995))
        (PORT d[1] (2564:2564:2564) (2670:2670:2670))
        (PORT d[2] (2872:2872:2872) (2952:2952:2952))
        (PORT d[3] (4243:4243:4243) (4350:4350:4350))
        (PORT d[4] (2971:2971:2971) (3086:3086:3086))
        (PORT d[5] (4457:4457:4457) (4636:4636:4636))
        (PORT d[6] (2800:2800:2800) (3006:3006:3006))
        (PORT d[7] (3619:3619:3619) (3777:3777:3777))
        (PORT d[8] (2588:2588:2588) (2681:2681:2681))
        (PORT d[9] (4889:4889:4889) (5091:5091:5091))
        (PORT d[10] (2892:2892:2892) (2979:2979:2979))
        (PORT d[11] (2549:2549:2549) (2657:2657:2657))
        (PORT d[12] (4320:4320:4320) (4294:4294:4294))
        (PORT clk (3814:3814:3814) (3912:3912:3912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4022:4022:4022))
        (PORT clk (3814:3814:3814) (3912:3912:3912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3818:3818:3818) (3916:3916:3916))
        (PORT d[0] (4277:4277:4277) (4343:4343:4343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3819:3819:3819) (3917:3917:3917))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3819:3819:3819) (3917:3917:3917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3819:3819:3819) (3917:3917:3917))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3819:3819:3819) (3917:3917:3917))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3357:3357:3357))
        (PORT d[1] (6343:6343:6343) (6323:6323:6323))
        (PORT d[2] (3409:3409:3409) (3432:3432:3432))
        (PORT d[3] (3186:3186:3186) (3204:3204:3204))
        (PORT d[4] (3199:3199:3199) (3230:3230:3230))
        (PORT d[5] (3262:3262:3262) (3275:3275:3275))
        (PORT d[6] (4111:4111:4111) (4305:4305:4305))
        (PORT d[7] (2580:2580:2580) (2627:2627:2627))
        (PORT d[8] (2377:2377:2377) (2480:2480:2480))
        (PORT d[9] (2640:2640:2640) (2684:2684:2684))
        (PORT d[10] (3128:3128:3128) (3154:3154:3154))
        (PORT d[11] (3235:3235:3235) (3363:3363:3363))
        (PORT d[12] (2170:2170:2170) (2207:2207:2207))
        (PORT clk (2444:2444:2444) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2434:2434:2434))
        (PORT d[0] (3048:3048:3048) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2626:2626:2626))
        (PORT clk (3599:3599:3599) (3733:3733:3733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3606:3606:3606))
        (PORT d[1] (3233:3233:3233) (3377:3377:3377))
        (PORT d[2] (3217:3217:3217) (3289:3289:3289))
        (PORT d[3] (4223:4223:4223) (4334:4334:4334))
        (PORT d[4] (2988:2988:2988) (3103:3103:3103))
        (PORT d[5] (4087:4087:4087) (4271:4271:4271))
        (PORT d[6] (2586:2586:2586) (2697:2697:2697))
        (PORT d[7] (3629:3629:3629) (3788:3788:3788))
        (PORT d[8] (2932:2932:2932) (3057:3057:3057))
        (PORT d[9] (4879:4879:4879) (5082:5082:5082))
        (PORT d[10] (2865:2865:2865) (2974:2974:2974))
        (PORT d[11] (2509:2509:2509) (2611:2611:2611))
        (PORT d[12] (3710:3710:3710) (3915:3915:3915))
        (PORT clk (3595:3595:3595) (3729:3729:3729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (3970:3970:3970))
        (PORT clk (3595:3595:3595) (3729:3729:3729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3599:3599:3599) (3733:3733:3733))
        (PORT d[0] (4145:4145:4145) (4080:4080:4080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3600:3600:3600) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3600:3600:3600) (3734:3734:3734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3600:3600:3600) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3600:3600:3600) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3321:3321:3321))
        (PORT d[1] (5989:5989:5989) (5973:5973:5973))
        (PORT d[2] (3091:3091:3091) (3124:3124:3124))
        (PORT d[3] (3017:3017:3017) (3065:3065:3065))
        (PORT d[4] (2829:2829:2829) (2864:2864:2864))
        (PORT d[5] (3308:3308:3308) (3324:3324:3324))
        (PORT d[6] (4088:4088:4088) (4281:4281:4281))
        (PORT d[7] (2912:2912:2912) (2955:2955:2955))
        (PORT d[8] (2814:2814:2814) (2916:2916:2916))
        (PORT d[9] (2925:2925:2925) (2959:2959:2959))
        (PORT d[10] (2950:2950:2950) (2990:2990:2990))
        (PORT d[11] (3487:3487:3487) (3592:3592:3592))
        (PORT d[12] (2176:2176:2176) (2212:2212:2212))
        (PORT clk (2444:2444:2444) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2434:2434:2434))
        (PORT d[0] (2668:2668:2668) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2346:2346:2346))
        (PORT datab (2509:2509:2509) (2535:2535:2535))
        (PORT datac (713:713:713) (702:702:702))
        (PORT datad (996:996:996) (960:960:960))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2515:2515:2515))
        (PORT clk (3577:3577:3577) (3708:3708:3708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3553:3553:3553))
        (PORT d[1] (2915:2915:2915) (3049:3049:3049))
        (PORT d[2] (3224:3224:3224) (3296:3296:3296))
        (PORT d[3] (4384:4384:4384) (4545:4545:4545))
        (PORT d[4] (3327:3327:3327) (3441:3441:3441))
        (PORT d[5] (4108:4108:4108) (4292:4292:4292))
        (PORT d[6] (2564:2564:2564) (2672:2672:2672))
        (PORT d[7] (3303:3303:3303) (3473:3473:3473))
        (PORT d[8] (2926:2926:2926) (3050:3050:3050))
        (PORT d[9] (5123:5123:5123) (5271:5271:5271))
        (PORT d[10] (2875:2875:2875) (2970:2970:2970))
        (PORT d[11] (2189:2189:2189) (2288:2288:2288))
        (PORT d[12] (3905:3905:3905) (4046:4046:4046))
        (PORT clk (3573:3573:3573) (3704:3704:3704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4534:4534:4534) (4686:4686:4686))
        (PORT clk (3573:3573:3573) (3704:3704:3704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3577:3577:3577) (3708:3708:3708))
        (PORT d[0] (4542:4542:4542) (4714:4714:4714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3709:3709:3709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3578:3578:3578) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3019:3019:3019))
        (PORT d[1] (5981:5981:5981) (5963:5963:5963))
        (PORT d[2] (3387:3387:3387) (3416:3416:3416))
        (PORT d[3] (3705:3705:3705) (3754:3754:3754))
        (PORT d[4] (3126:3126:3126) (3154:3154:3154))
        (PORT d[5] (4035:4035:4035) (4013:4013:4013))
        (PORT d[6] (3774:3774:3774) (3974:3974:3974))
        (PORT d[7] (2934:2934:2934) (2980:2980:2980))
        (PORT d[8] (2790:2790:2790) (2889:2889:2889))
        (PORT d[9] (2923:2923:2923) (2958:2958:2958))
        (PORT d[10] (3663:3663:3663) (3710:3710:3710))
        (PORT d[11] (3903:3903:3903) (4053:4053:4053))
        (PORT d[12] (2542:2542:2542) (2578:2578:2578))
        (PORT clk (2458:2458:2458) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2449:2449:2449))
        (PORT d[0] (2160:2160:2160) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2785:2785:2785))
        (PORT clk (2993:2993:2993) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2775:2775:2775))
        (PORT d[1] (3430:3430:3430) (3535:3535:3535))
        (PORT d[2] (2869:2869:2869) (2942:2942:2942))
        (PORT d[3] (3726:3726:3726) (3716:3716:3716))
        (PORT d[4] (2641:2641:2641) (2753:2753:2753))
        (PORT d[5] (3472:3472:3472) (3665:3665:3665))
        (PORT d[6] (2567:2567:2567) (2674:2674:2674))
        (PORT d[7] (3059:3059:3059) (3118:3118:3118))
        (PORT d[8] (2539:2539:2539) (2621:2621:2621))
        (PORT d[9] (4387:4387:4387) (4503:4503:4503))
        (PORT d[10] (3223:3223:3223) (3334:3334:3334))
        (PORT d[11] (2282:2282:2282) (2393:2393:2393))
        (PORT d[12] (3695:3695:3695) (3863:3863:3863))
        (PORT clk (2989:2989:2989) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3585:3585:3585))
        (PORT clk (2989:2989:2989) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3025:3025:3025))
        (PORT d[0] (3831:3831:3831) (3797:3797:3797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3504:3504:3504))
        (PORT d[1] (4408:4408:4408) (4391:4391:4391))
        (PORT d[2] (4041:4041:4041) (4278:4278:4278))
        (PORT d[3] (4871:4871:4871) (4855:4855:4855))
        (PORT d[4] (4397:4397:4397) (4369:4369:4369))
        (PORT d[5] (4254:4254:4254) (4209:4209:4209))
        (PORT d[6] (3073:3073:3073) (3274:3274:3274))
        (PORT d[7] (3076:3076:3076) (3118:3118:3118))
        (PORT d[8] (3540:3540:3540) (3680:3680:3680))
        (PORT d[9] (5079:5079:5079) (5025:5025:5025))
        (PORT d[10] (5014:5014:5014) (4966:4966:4966))
        (PORT d[11] (3962:3962:3962) (4114:4114:4114))
        (PORT d[12] (3301:3301:3301) (3487:3487:3487))
        (PORT clk (2518:2518:2518) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2511:2511:2511))
        (PORT d[0] (2146:2146:2146) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2341:2341:2341))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1339:1339:1339) (1298:1298:1298))
        (PORT datad (2566:2566:2566) (2537:2537:2537))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (3021:3021:3021))
        (PORT clk (3928:3928:3928) (4088:4088:4088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3956:3956:3956))
        (PORT d[1] (3284:3284:3284) (3447:3447:3447))
        (PORT d[2] (3657:3657:3657) (3749:3749:3749))
        (PORT d[3] (4689:4689:4689) (4868:4868:4868))
        (PORT d[4] (3654:3654:3654) (3797:3797:3797))
        (PORT d[5] (4552:4552:4552) (4780:4780:4780))
        (PORT d[6] (3578:3578:3578) (3834:3834:3834))
        (PORT d[7] (3706:3706:3706) (3897:3897:3897))
        (PORT d[8] (3371:3371:3371) (3511:3511:3511))
        (PORT d[9] (5302:5302:5302) (5515:5515:5515))
        (PORT d[10] (2953:2953:2953) (3091:3091:3091))
        (PORT d[11] (3190:3190:3190) (3415:3415:3415))
        (PORT d[12] (4130:4130:4130) (4369:4369:4369))
        (PORT clk (3924:3924:3924) (4084:4084:4084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4329:4329:4329) (4540:4540:4540))
        (PORT clk (3924:3924:3924) (4084:4084:4084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3928:3928:3928) (4088:4088:4088))
        (PORT d[0] (4528:4528:4528) (4711:4711:4711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3929:3929:3929) (4089:4089:4089))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3929:3929:3929) (4089:4089:4089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3929:3929:3929) (4089:4089:4089))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3929:3929:3929) (4089:4089:4089))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3940:3940:3940))
        (PORT d[1] (6318:6318:6318) (6332:6332:6332))
        (PORT d[2] (3724:3724:3724) (3952:3952:3952))
        (PORT d[3] (4878:4878:4878) (4838:4838:4838))
        (PORT d[4] (5483:5483:5483) (5549:5549:5549))
        (PORT d[5] (6189:6189:6189) (6238:6238:6238))
        (PORT d[6] (3796:3796:3796) (4032:4032:4032))
        (PORT d[7] (4415:4415:4415) (4486:4486:4486))
        (PORT d[8] (3168:3168:3168) (3330:3330:3330))
        (PORT d[9] (2344:2344:2344) (2474:2474:2474))
        (PORT d[10] (5643:5643:5643) (5738:5738:5738))
        (PORT d[11] (3156:3156:3156) (3280:3280:3280))
        (PORT d[12] (5266:5266:5266) (5487:5487:5487))
        (PORT clk (2474:2474:2474) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (PORT d[0] (3120:3120:3120) (3188:3188:3188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2523:2523:2523))
        (PORT clk (3231:3231:3231) (3335:3335:3335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2823:2823:2823))
        (PORT d[1] (2474:2474:2474) (2542:2542:2542))
        (PORT d[2] (2432:2432:2432) (2464:2464:2464))
        (PORT d[3] (2368:2368:2368) (2387:2387:2387))
        (PORT d[4] (2251:2251:2251) (2322:2322:2322))
        (PORT d[5] (3335:3335:3335) (3327:3327:3327))
        (PORT d[6] (2959:2959:2959) (3075:3075:3075))
        (PORT d[7] (1639:1639:1639) (1648:1648:1648))
        (PORT d[8] (2008:2008:2008) (2043:2043:2043))
        (PORT d[9] (2892:2892:2892) (2880:2880:2880))
        (PORT d[10] (3332:3332:3332) (3419:3419:3419))
        (PORT d[11] (2341:2341:2341) (2353:2353:2353))
        (PORT d[12] (3615:3615:3615) (3622:3622:3622))
        (PORT clk (3227:3227:3227) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4324:4324:4324))
        (PORT clk (3227:3227:3227) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3335:3335:3335))
        (PORT d[0] (4600:4600:4600) (4543:4543:4543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3232:3232:3232) (3336:3336:3336))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3232:3232:3232) (3336:3336:3336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3232:3232:3232) (3336:3336:3336))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3232:3232:3232) (3336:3336:3336))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3835:3835:3835))
        (PORT d[1] (3038:3038:3038) (3024:3024:3024))
        (PORT d[2] (2171:2171:2171) (2260:2260:2260))
        (PORT d[3] (3392:3392:3392) (3372:3372:3372))
        (PORT d[4] (3008:3008:3008) (3027:3027:3027))
        (PORT d[5] (3290:3290:3290) (3248:3248:3248))
        (PORT d[6] (3779:3779:3779) (3967:3967:3967))
        (PORT d[7] (3146:3146:3146) (3159:3159:3159))
        (PORT d[8] (3214:3214:3214) (3366:3366:3366))
        (PORT d[9] (2967:2967:2967) (2934:2934:2934))
        (PORT d[10] (3657:3657:3657) (3626:3626:3626))
        (PORT d[11] (2964:2964:2964) (2941:2941:2941))
        (PORT d[12] (2781:2781:2781) (2848:2848:2848))
        (PORT clk (2475:2475:2475) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2466:2466:2466))
        (PORT d[0] (1453:1453:1453) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (3001:3001:3001))
        (PORT clk (3395:3395:3395) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3462:3462:3462))
        (PORT d[1] (3196:3196:3196) (3335:3335:3335))
        (PORT d[2] (3323:3323:3323) (3421:3421:3421))
        (PORT d[3] (4335:4335:4335) (4477:4477:4477))
        (PORT d[4] (3024:3024:3024) (3184:3184:3184))
        (PORT d[5] (3700:3700:3700) (3885:3885:3885))
        (PORT d[6] (2713:2713:2713) (2797:2797:2797))
        (PORT d[7] (3220:3220:3220) (3334:3334:3334))
        (PORT d[8] (2997:2997:2997) (3130:3130:3130))
        (PORT d[9] (4886:4886:4886) (5059:5059:5059))
        (PORT d[10] (3249:3249:3249) (3358:3358:3358))
        (PORT d[11] (2443:2443:2443) (2540:2540:2540))
        (PORT d[12] (4407:4407:4407) (4611:4611:4611))
        (PORT clk (3391:3391:3391) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4363:4363:4363) (4469:4469:4469))
        (PORT clk (3391:3391:3391) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3395:3395:3395) (3461:3461:3461))
        (PORT d[0] (4544:4544:4544) (4612:4612:4612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3462:3462:3462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3462:3462:3462))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2975:2975:2975))
        (PORT d[1] (5650:5650:5650) (5648:5648:5648))
        (PORT d[2] (4029:4029:4029) (4271:4271:4271))
        (PORT d[3] (4047:4047:4047) (4100:4100:4100))
        (PORT d[4] (4424:4424:4424) (4428:4428:4428))
        (PORT d[5] (4377:4377:4377) (4356:4356:4356))
        (PORT d[6] (3396:3396:3396) (3593:3593:3593))
        (PORT d[7] (3524:3524:3524) (3617:3617:3617))
        (PORT d[8] (3192:3192:3192) (3292:3292:3292))
        (PORT d[9] (3890:3890:3890) (3915:3915:3915))
        (PORT d[10] (3984:3984:3984) (4025:4025:4025))
        (PORT d[11] (3941:3941:3941) (4093:4093:4093))
        (PORT d[12] (3641:3641:3641) (3824:3824:3824))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (2498:2498:2498) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2349:2349:2349))
        (PORT datab (2513:2513:2513) (2540:2540:2540))
        (PORT datac (1729:1729:1729) (1751:1751:1751))
        (PORT datad (1940:1940:1940) (1894:1894:1894))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (3000:3000:3000))
        (PORT clk (3862:3862:3862) (3990:3990:3990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (4065:4065:4065))
        (PORT d[1] (3309:3309:3309) (3479:3479:3479))
        (PORT d[2] (3674:3674:3674) (3761:3761:3761))
        (PORT d[3] (4600:4600:4600) (4733:4733:4733))
        (PORT d[4] (3324:3324:3324) (3469:3469:3469))
        (PORT d[5] (4593:4593:4593) (4827:4827:4827))
        (PORT d[6] (3284:3284:3284) (3551:3551:3551))
        (PORT d[7] (4063:4063:4063) (4251:4251:4251))
        (PORT d[8] (3355:3355:3355) (3493:3493:3493))
        (PORT d[9] (5284:5284:5284) (5497:5497:5497))
        (PORT d[10] (2947:2947:2947) (3087:3087:3087))
        (PORT d[11] (3478:3478:3478) (3694:3694:3694))
        (PORT d[12] (4171:4171:4171) (4414:4414:4414))
        (PORT clk (3858:3858:3858) (3986:3986:3986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4938:4938:4938))
        (PORT clk (3858:3858:3858) (3986:3986:3986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3862:3862:3862) (3990:3990:3990))
        (PORT d[0] (4962:4962:4962) (5093:5093:5093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (3991:3991:3991))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (3991:3991:3991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (3991:3991:3991))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (3991:3991:3991))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3767:3767:3767) (3970:3970:3970))
        (PORT d[1] (6659:6659:6659) (6668:6668:6668))
        (PORT d[2] (3767:3767:3767) (3979:3979:3979))
        (PORT d[3] (3963:3963:3963) (4046:4046:4046))
        (PORT d[4] (5479:5479:5479) (5536:5536:5536))
        (PORT d[5] (6518:6518:6518) (6561:6561:6561))
        (PORT d[6] (4163:4163:4163) (4396:4396:4396))
        (PORT d[7] (4456:4456:4456) (4532:4532:4532))
        (PORT d[8] (2848:2848:2848) (2993:2993:2993))
        (PORT d[9] (2363:2363:2363) (2494:2494:2494))
        (PORT d[10] (6218:6218:6218) (6259:6259:6259))
        (PORT d[11] (3170:3170:3170) (3293:3293:3293))
        (PORT d[12] (5305:5305:5305) (5527:5527:5527))
        (PORT clk (2459:2459:2459) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (PORT d[0] (3139:3139:3139) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2340:2340:2340))
        (PORT datab (2064:2064:2064) (2053:2053:2053))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1858:1858:1858) (1826:1826:1826))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (3010:3010:3010))
        (PORT clk (3428:3428:3428) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3143:3143:3143))
        (PORT d[1] (3546:3546:3546) (3679:3679:3679))
        (PORT d[2] (2956:2956:2956) (3076:3076:3076))
        (PORT d[3] (4358:4358:4358) (4511:4511:4511))
        (PORT d[4] (3033:3033:3033) (3173:3173:3173))
        (PORT d[5] (3409:3409:3409) (3598:3598:3598))
        (PORT d[6] (2935:2935:2935) (3046:3046:3046))
        (PORT d[7] (3273:3273:3273) (3398:3398:3398))
        (PORT d[8] (2934:2934:2934) (3059:3059:3059))
        (PORT d[9] (4728:4728:4728) (4889:4889:4889))
        (PORT d[10] (3335:3335:3335) (3433:3433:3433))
        (PORT d[11] (2688:2688:2688) (2846:2846:2846))
        (PORT d[12] (3853:3853:3853) (4000:4000:4000))
        (PORT clk (3424:3424:3424) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3826:3826:3826))
        (PORT clk (3424:3424:3424) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3542:3542:3542))
        (PORT d[0] (4245:4245:4245) (4189:4189:4189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3429:3429:3429) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3429:3429:3429) (3543:3543:3543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3429:3429:3429) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3429:3429:3429) (3543:3543:3543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3146:3146:3146))
        (PORT d[1] (5249:5249:5249) (5229:5229:5229))
        (PORT d[2] (2956:2956:2956) (3123:3123:3123))
        (PORT d[3] (3701:3701:3701) (3751:3751:3751))
        (PORT d[4] (3472:3472:3472) (3495:3495:3495))
        (PORT d[5] (4023:4023:4023) (4005:4005:4005))
        (PORT d[6] (3754:3754:3754) (3951:3951:3951))
        (PORT d[7] (3916:3916:3916) (3950:3950:3950))
        (PORT d[8] (2734:2734:2734) (2833:2833:2833))
        (PORT d[9] (3870:3870:3870) (3875:3875:3875))
        (PORT d[10] (3681:3681:3681) (3721:3721:3721))
        (PORT d[11] (4174:4174:4174) (4314:4314:4314))
        (PORT d[12] (3198:3198:3198) (3223:3223:3223))
        (PORT clk (2489:2489:2489) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (PORT d[0] (2111:2111:2111) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2643:2643:2643))
        (PORT clk (3524:3524:3524) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3516:3516:3516))
        (PORT d[1] (3225:3225:3225) (3371:3371:3371))
        (PORT d[2] (2974:2974:2974) (3092:3092:3092))
        (PORT d[3] (4337:4337:4337) (4496:4496:4496))
        (PORT d[4] (3370:3370:3370) (3489:3489:3489))
        (PORT d[5] (3782:3782:3782) (3977:3977:3977))
        (PORT d[6] (2619:2619:2619) (2739:2739:2739))
        (PORT d[7] (3628:3628:3628) (3748:3748:3748))
        (PORT d[8] (2955:2955:2955) (3080:3080:3080))
        (PORT d[9] (4553:4553:4553) (4728:4728:4728))
        (PORT d[10] (2592:2592:2592) (2701:2701:2701))
        (PORT d[11] (3042:3042:3042) (3195:3195:3195))
        (PORT d[12] (3558:3558:3558) (3708:3708:3708))
        (PORT clk (3520:3520:3520) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4471:4471:4471))
        (PORT clk (3520:3520:3520) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3639:3639:3639))
        (PORT d[0] (4768:4768:4768) (4760:4760:4760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3640:3640:3640))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3504:3504:3504))
        (PORT d[1] (5619:5619:5619) (5601:5601:5601))
        (PORT d[2] (3303:3303:3303) (3457:3457:3457))
        (PORT d[3] (3347:3347:3347) (3396:3396:3396))
        (PORT d[4] (3575:3575:3575) (3605:3605:3605))
        (PORT d[5] (3988:3988:3988) (3963:3963:3963))
        (PORT d[6] (3114:3114:3114) (3321:3321:3321))
        (PORT d[7] (3263:3263:3263) (3304:3304:3304))
        (PORT d[8] (2709:2709:2709) (2798:2798:2798))
        (PORT d[9] (3522:3522:3522) (3529:3529:3529))
        (PORT d[10] (3623:3623:3623) (3667:3667:3667))
        (PORT d[11] (3883:3883:3883) (4032:4032:4032))
        (PORT d[12] (2850:2850:2850) (2878:2878:2878))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (2221:2221:2221) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2945:2945:2945))
        (PORT clk (3628:3628:3628) (3763:3763:3763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3576:3576:3576))
        (PORT d[1] (2935:2935:2935) (3071:3071:3071))
        (PORT d[2] (3231:3231:3231) (3303:3303:3303))
        (PORT d[3] (4016:4016:4016) (4186:4186:4186))
        (PORT d[4] (2913:2913:2913) (3023:3023:3023))
        (PORT d[5] (4424:4424:4424) (4601:4601:4601))
        (PORT d[6] (2612:2612:2612) (2725:2725:2725))
        (PORT d[7] (3644:3644:3644) (3803:3803:3803))
        (PORT d[8] (2563:2563:2563) (2653:2653:2653))
        (PORT d[9] (4893:4893:4893) (5097:5097:5097))
        (PORT d[10] (3194:3194:3194) (3290:3290:3290))
        (PORT d[11] (2543:2543:2543) (2647:2647:2647))
        (PORT d[12] (4352:4352:4352) (4329:4329:4329))
        (PORT clk (3624:3624:3624) (3759:3759:3759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4286:4286:4286))
        (PORT clk (3624:3624:3624) (3759:3759:3759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3628:3628:3628) (3763:3763:3763))
        (PORT d[0] (4256:4256:4256) (4302:4302:4302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3629:3629:3629) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3629:3629:3629) (3764:3764:3764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3629:3629:3629) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3629:3629:3629) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2566:2566:2566))
        (PORT d[1] (6301:6301:6301) (6278:6278:6278))
        (PORT d[2] (3115:3115:3115) (3153:3153:3153))
        (PORT d[3] (3266:3266:3266) (3287:3287:3287))
        (PORT d[4] (3186:3186:3186) (3215:3215:3215))
        (PORT d[5] (3276:3276:3276) (3290:3290:3290))
        (PORT d[6] (4103:4103:4103) (4297:4297:4297))
        (PORT d[7] (2612:2612:2612) (2663:2663:2663))
        (PORT d[8] (2371:2371:2371) (2474:2474:2474))
        (PORT d[9] (2587:2587:2587) (2627:2627:2627))
        (PORT d[10] (2858:2858:2858) (2889:2889:2889))
        (PORT d[11] (3191:3191:3191) (3315:3315:3315))
        (PORT d[12] (2222:2222:2222) (2257:2257:2257))
        (PORT clk (2435:2435:2435) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2426:2426:2426))
        (PORT d[0] (2843:2843:2843) (2790:2790:2790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2350:2350:2350))
        (PORT datab (2514:2514:2514) (2540:2540:2540))
        (PORT datac (1337:1337:1337) (1289:1289:1289))
        (PORT datad (703:703:703) (695:695:695))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2783:2783:2783))
        (PORT clk (2965:2965:2965) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2781:2781:2781))
        (PORT d[1] (2747:2747:2747) (2830:2830:2830))
        (PORT d[2] (2554:2554:2554) (2624:2624:2624))
        (PORT d[3] (3769:3769:3769) (3745:3745:3745))
        (PORT d[4] (2707:2707:2707) (2824:2824:2824))
        (PORT d[5] (3129:3129:3129) (3335:3335:3335))
        (PORT d[6] (2567:2567:2567) (2675:2675:2675))
        (PORT d[7] (3040:3040:3040) (3098:3098:3098))
        (PORT d[8] (2859:2859:2859) (2927:2927:2927))
        (PORT d[9] (4585:4585:4585) (4519:4519:4519))
        (PORT d[10] (2633:2633:2633) (2753:2753:2753))
        (PORT d[11] (2294:2294:2294) (2404:2404:2404))
        (PORT d[12] (3726:3726:3726) (3898:3898:3898))
        (PORT clk (2961:2961:2961) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4185:4185:4185))
        (PORT clk (2961:2961:2961) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (2997:2997:2997))
        (PORT d[0] (4286:4286:4286) (4353:4353:4353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3132:3132:3132))
        (PORT d[1] (4106:4106:4106) (4098:4098:4098))
        (PORT d[2] (3784:3784:3784) (4036:4036:4036))
        (PORT d[3] (4911:4911:4911) (4898:4898:4898))
        (PORT d[4] (4357:4357:4357) (4333:4333:4333))
        (PORT d[5] (4921:4921:4921) (4851:4851:4851))
        (PORT d[6] (3744:3744:3744) (3927:3927:3927))
        (PORT d[7] (2835:2835:2835) (2885:2885:2885))
        (PORT d[8] (3391:3391:3391) (3545:3545:3545))
        (PORT d[9] (4622:4622:4622) (4574:4574:4574))
        (PORT d[10] (4684:4684:4684) (4643:4643:4643))
        (PORT d[11] (3962:3962:3962) (4115:4115:4115))
        (PORT d[12] (3318:3318:3318) (3498:3498:3498))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (2086:2086:2086) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1638:1638:1638))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2477:2477:2477) (2501:2501:2501))
        (PORT datad (2774:2774:2774) (2707:2707:2707))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (3011:3011:3011))
        (PORT clk (3410:3410:3410) (3504:3504:3504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2854:2854:2854))
        (PORT d[1] (3610:3610:3610) (3754:3754:3754))
        (PORT d[2] (2968:2968:2968) (3068:3068:3068))
        (PORT d[3] (4380:4380:4380) (4575:4575:4575))
        (PORT d[4] (3691:3691:3691) (3807:3807:3807))
        (PORT d[5] (3351:3351:3351) (3541:3541:3541))
        (PORT d[6] (2968:2968:2968) (3080:3080:3080))
        (PORT d[7] (3292:3292:3292) (3395:3395:3395))
        (PORT d[8] (2947:2947:2947) (3072:3072:3072))
        (PORT d[9] (4534:4534:4534) (4709:4709:4709))
        (PORT d[10] (3568:3568:3568) (3667:3667:3667))
        (PORT d[11] (2992:2992:2992) (3138:3138:3138))
        (PORT d[12] (4089:4089:4089) (4297:4297:4297))
        (PORT clk (3406:3406:3406) (3500:3500:3500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4724:4724:4724))
        (PORT clk (3406:3406:3406) (3500:3500:3500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3504:3504:3504))
        (PORT d[0] (4753:4753:4753) (4615:4615:4615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3505:3505:3505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3505:3505:3505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3505:3505:3505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3505:3505:3505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (3108:3108:3108))
        (PORT d[1] (5259:5259:5259) (5225:5225:5225))
        (PORT d[2] (4383:4383:4383) (4620:4620:4620))
        (PORT d[3] (3692:3692:3692) (3748:3748:3748))
        (PORT d[4] (3902:3902:3902) (3925:3925:3925))
        (PORT d[5] (4000:4000:4000) (3970:3970:3970))
        (PORT d[6] (3103:3103:3103) (3316:3316:3316))
        (PORT d[7] (3609:3609:3609) (3645:3645:3645))
        (PORT d[8] (2703:2703:2703) (2801:2801:2801))
        (PORT d[9] (3890:3890:3890) (3896:3896:3896))
        (PORT d[10] (3671:3671:3671) (3720:3720:3720))
        (PORT d[11] (4577:4577:4577) (4714:4714:4714))
        (PORT d[12] (3211:3211:3211) (3235:3235:3235))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (2647:2647:2647) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3304:3304:3304))
        (PORT clk (4044:4044:4044) (4167:4167:4167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (4025:4025:4025))
        (PORT d[1] (3327:3327:3327) (3499:3499:3499))
        (PORT d[2] (2992:2992:2992) (3112:3112:3112))
        (PORT d[3] (4273:4273:4273) (4410:4410:4410))
        (PORT d[4] (3040:3040:3040) (3184:3184:3184))
        (PORT d[5] (4971:4971:4971) (5199:5199:5199))
        (PORT d[6] (3155:3155:3155) (3416:3416:3416))
        (PORT d[7] (3715:3715:3715) (3909:3909:3909))
        (PORT d[8] (3009:3009:3009) (3150:3150:3150))
        (PORT d[9] (5323:5323:5323) (5567:5567:5567))
        (PORT d[10] (3308:3308:3308) (3431:3431:3431))
        (PORT d[11] (3865:3865:3865) (4073:4073:4073))
        (PORT d[12] (4534:4534:4534) (4768:4768:4768))
        (PORT clk (4040:4040:4040) (4163:4163:4163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4991:4991:4991) (5124:5124:5124))
        (PORT clk (4040:4040:4040) (4163:4163:4163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4044:4044:4044) (4167:4167:4167))
        (PORT d[0] (5074:5074:5074) (5250:5250:5250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4168:4168:4168))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4168:4168:4168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4168:4168:4168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4168:4168:4168))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3940:3940:3940))
        (PORT d[1] (6668:6668:6668) (6681:6681:6681))
        (PORT d[2] (3712:3712:3712) (3943:3943:3943))
        (PORT d[3] (3608:3608:3608) (3678:3678:3678))
        (PORT d[4] (3862:3862:3862) (3960:3960:3960))
        (PORT d[5] (6905:6905:6905) (6944:6944:6944))
        (PORT d[6] (4166:4166:4166) (4394:4394:4394))
        (PORT d[7] (4784:4784:4784) (4851:4851:4851))
        (PORT d[8] (3455:3455:3455) (3610:3610:3610))
        (PORT d[9] (2573:2573:2573) (2680:2680:2680))
        (PORT d[10] (6546:6546:6546) (6581:6581:6581))
        (PORT d[11] (3151:3151:3151) (3272:3272:3272))
        (PORT d[12] (4477:4477:4477) (4728:4728:4728))
        (PORT clk (2467:2467:2467) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (PORT d[0] (2831:2831:2831) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2649:2649:2649))
        (PORT clk (3504:3504:3504) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3240:3240:3240))
        (PORT d[1] (3273:3273:3273) (3423:3423:3423))
        (PORT d[2] (2914:2914:2914) (3025:3025:3025))
        (PORT d[3] (4165:4165:4165) (4114:4114:4114))
        (PORT d[4] (3351:3351:3351) (3484:3484:3484))
        (PORT d[5] (3765:3765:3765) (3951:3951:3951))
        (PORT d[6] (2669:2669:2669) (2794:2794:2794))
        (PORT d[7] (3313:3313:3313) (3442:3442:3442))
        (PORT d[8] (2968:2968:2968) (3095:3095:3095))
        (PORT d[9] (5053:5053:5053) (5215:5215:5215))
        (PORT d[10] (3269:3269:3269) (3362:3362:3362))
        (PORT d[11] (3039:3039:3039) (3194:3194:3194))
        (PORT d[12] (4176:4176:4176) (4313:4313:4313))
        (PORT clk (3500:3500:3500) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4128:4128:4128))
        (PORT clk (3500:3500:3500) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3616:3616:3616))
        (PORT d[0] (4360:4360:4360) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3617:3617:3617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3617:3617:3617))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3479:3479:3479))
        (PORT d[1] (5610:5610:5610) (5591:5591:5591))
        (PORT d[2] (3279:3279:3279) (3434:3434:3434))
        (PORT d[3] (4059:4059:4059) (4109:4109:4109))
        (PORT d[4] (3584:3584:3584) (3602:3602:3602))
        (PORT d[5] (3833:3833:3833) (3786:3786:3786))
        (PORT d[6] (3398:3398:3398) (3596:3596:3596))
        (PORT d[7] (3918:3918:3918) (4001:4001:4001))
        (PORT d[8] (2416:2416:2416) (2514:2514:2514))
        (PORT d[9] (3519:3519:3519) (3528:3528:3528))
        (PORT d[10] (3290:3290:3290) (3341:3341:3341))
        (PORT d[11] (4538:4538:4538) (4673:4673:4673))
        (PORT d[12] (2904:2904:2904) (2939:2939:2939))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (2592:2592:2592) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2342:2342:2342))
        (PORT datab (2505:2505:2505) (2529:2529:2529))
        (PORT datac (1887:1887:1887) (1759:1759:1759))
        (PORT datad (1382:1382:1382) (1363:1363:1363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3332:3332:3332))
        (PORT clk (3743:3743:3743) (3846:3846:3846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3582:3582:3582))
        (PORT d[1] (3290:3290:3290) (3459:3459:3459))
        (PORT d[2] (3365:3365:3365) (3514:3514:3514))
        (PORT d[3] (4652:4652:4652) (4819:4819:4819))
        (PORT d[4] (3460:3460:3460) (3634:3634:3634))
        (PORT d[5] (3876:3876:3876) (4110:4110:4110))
        (PORT d[6] (3788:3788:3788) (4057:4057:4057))
        (PORT d[7] (3986:3986:3986) (4137:4137:4137))
        (PORT d[8] (3709:3709:3709) (3857:3857:3857))
        (PORT d[9] (4978:4978:4978) (5187:5187:5187))
        (PORT d[10] (3455:3455:3455) (3674:3674:3674))
        (PORT d[11] (2861:2861:2861) (3001:3001:3001))
        (PORT d[12] (4147:4147:4147) (4386:4386:4386))
        (PORT clk (3739:3739:3739) (3842:3842:3842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4908:4908:4908))
        (PORT clk (3739:3739:3739) (3842:3842:3842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3743:3743:3743) (3846:3846:3846))
        (PORT d[0] (4861:4861:4861) (5040:5040:5040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3847:3847:3847))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3847:3847:3847))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3847:3847:3847))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3445:3445:3445))
        (PORT d[1] (5639:5639:5639) (5658:5658:5658))
        (PORT d[2] (3349:3349:3349) (3555:3555:3555))
        (PORT d[3] (5422:5422:5422) (5586:5586:5586))
        (PORT d[4] (5852:5852:5852) (5945:5945:5945))
        (PORT d[5] (5781:5781:5781) (5831:5831:5831))
        (PORT d[6] (3837:3837:3837) (4073:4073:4073))
        (PORT d[7] (3731:3731:3731) (3813:3813:3813))
        (PORT d[8] (2792:2792:2792) (2954:2954:2954))
        (PORT d[9] (5447:5447:5447) (5407:5407:5407))
        (PORT d[10] (5296:5296:5296) (5398:5398:5398))
        (PORT d[11] (3547:3547:3547) (3694:3694:3694))
        (PORT d[12] (4582:4582:4582) (4776:4776:4776))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (2475:2475:2475) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_1\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1932:1932:1932))
        (PORT datab (2510:2510:2510) (2536:2536:2536))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2854:2854:2854) (2809:2809:2809))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2191:2191:2191) (2309:2309:2309))
        (PORT datab (3120:3120:3120) (3218:3218:3218))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_1\|q\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2148:2148:2148) (2273:2273:2273))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dat_i_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2563:2563:2563))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2590:2590:2590) (2493:2493:2493))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1734:1734:1734) (1749:1749:1749))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_i_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1779:1779:1779) (1730:1730:1730))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[11\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1076:1076:1076))
        (PORT datac (2353:2353:2353) (2398:2398:2398))
        (PORT datad (759:759:759) (804:804:804))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_dq_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (780:780:780))
        (PORT datac (712:712:712) (755:755:755))
        (PORT datad (682:682:682) (716:716:716))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (632:632:632))
        (PORT datab (320:320:320) (410:410:410))
        (PORT datac (270:270:270) (359:359:359))
        (PORT datad (687:687:687) (721:721:721))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT asdata (2715:2715:2715) (2724:2724:2724))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2182:2182:2182))
        (PORT asdata (1982:1982:1982) (1999:1999:1999))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2606:2606:2606))
        (PORT asdata (3071:3071:3071) (3071:3071:3071))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (606:606:606))
        (PORT datab (767:767:767) (788:788:788))
        (PORT datac (5267:5267:5267) (5671:5671:5671))
        (PORT datad (2948:2948:2948) (2961:2961:2961))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[16\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (811:811:811))
        (PORT datab (5061:5061:5061) (5477:5477:5477))
        (PORT datac (217:217:217) (258:258:258))
        (PORT datad (430:430:430) (440:440:440))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[10\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (455:455:455))
        (PORT datab (930:930:930) (1015:1015:1015))
        (PORT datac (1330:1330:1330) (1361:1361:1361))
        (PORT datad (724:724:724) (725:725:725))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[16\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (991:991:991))
        (PORT datab (786:786:786) (829:829:829))
        (PORT datac (218:218:218) (259:259:259))
        (PORT datad (704:704:704) (707:707:707))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[16\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1522:1522:1522) (1498:1498:1498))
        (PORT ena (1461:1461:1461) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[1\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (551:551:551))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1522:1522:1522) (1498:1498:1498))
        (PORT ena (1461:1461:1461) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1522:1522:1522) (1498:1498:1498))
        (PORT ena (1461:1461:1461) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[3\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1522:1522:1522) (1498:1498:1498))
        (PORT ena (1461:1461:1461) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1522:1522:1522) (1498:1498:1498))
        (PORT ena (1461:1461:1461) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1522:1522:1522) (1498:1498:1498))
        (PORT ena (1461:1461:1461) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[6\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1522:1522:1522) (1498:1498:1498))
        (PORT ena (1461:1461:1461) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[7\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1522:1522:1522) (1498:1498:1498))
        (PORT ena (1461:1461:1461) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[8\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[9\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[10\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[11\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[12\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[13\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (419:419:419))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[14\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[15\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[16\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (424:424:424))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_buf2_r\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1469:1469:1469) (1469:1469:1469))
        (PORT ena (1480:1480:1480) (1469:1469:1469))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|we_buf2_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (993:993:993))
        (PORT datab (553:553:553) (614:614:614))
        (PORT datac (748:748:748) (798:798:798))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|we_buf2_r\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (479:479:479) (486:486:486))
        (PORT datac (5268:5268:5268) (5672:5672:5672))
        (PORT datad (236:236:236) (263:263:263))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|we_buf2_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1071:1071:1071) (1177:1177:1177))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (420:420:420))
        (PORT datac (839:839:839) (891:891:891))
        (PORT datad (287:287:287) (374:374:374))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1320:1320:1320) (1414:1414:1414))
        (PORT datac (1168:1168:1168) (1181:1181:1181))
        (PORT datad (1195:1195:1195) (1242:1242:1242))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2265:2265:2265) (2253:2253:2253))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT asdata (2663:2663:2663) (2642:2642:2642))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (492:492:492))
        (PORT datac (494:494:494) (563:563:563))
        (PORT datad (327:327:327) (422:422:422))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4097:4097:4097) (4359:4359:4359))
        (PORT datad (2310:2310:2310) (2361:2361:2361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (771:771:771) (813:813:813))
        (PORT datad (805:805:805) (853:853:853))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (843:843:843))
        (PORT datab (1846:1846:1846) (1895:1895:1895))
        (PORT datac (229:229:229) (261:261:261))
        (PORT datad (816:816:816) (866:866:866))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2841:2841:2841) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux118\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (662:662:662) (695:695:695))
        (PORT datad (2437:2437:2437) (2454:2454:2454))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1022:1022:1022))
        (PORT datab (351:351:351) (459:459:459))
        (PORT datac (497:497:497) (563:563:563))
        (PORT datad (1643:1643:1643) (1651:1651:1651))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1017:1017:1017))
        (PORT datab (343:343:343) (445:445:445))
        (PORT datac (439:439:439) (452:452:452))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2215:2215:2215) (2224:2224:2224))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (709:709:709) (738:738:738))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (740:740:740) (775:775:775))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (823:823:823))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (543:543:543))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (704:704:704) (746:746:746))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT asdata (1404:1404:1404) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (804:804:804) (853:853:853))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT asdata (1419:1419:1419) (1446:1446:1446))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT asdata (902:902:902) (952:952:952))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT asdata (1145:1145:1145) (1183:1183:1183))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (603:603:603))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (710:710:710) (755:755:755))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\rdaddress_buf_2\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (548:548:548))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\rdaddress_buf_2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2303:2303:2303))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1568:1568:1568))
        (PORT d[1] (1202:1202:1202) (1250:1250:1250))
        (PORT d[2] (1594:1594:1594) (1644:1644:1644))
        (PORT d[3] (1919:1919:1919) (1967:1967:1967))
        (PORT d[4] (1265:1265:1265) (1320:1320:1320))
        (PORT d[5] (1210:1210:1210) (1265:1265:1265))
        (PORT d[6] (1303:1303:1303) (1358:1358:1358))
        (PORT d[7] (1154:1154:1154) (1197:1197:1197))
        (PORT d[8] (1593:1593:1593) (1652:1652:1652))
        (PORT d[9] (1174:1174:1174) (1218:1218:1218))
        (PORT d[10] (2320:2320:2320) (2369:2369:2369))
        (PORT d[11] (2309:2309:2309) (2348:2348:2348))
        (PORT d[12] (3469:3469:3469) (3507:3507:3507))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2126:2126:2126))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (2823:2823:2823) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1227:1227:1227))
        (PORT d[1] (1232:1232:1232) (1279:1279:1279))
        (PORT d[2] (1575:1575:1575) (1636:1636:1636))
        (PORT d[3] (1545:1545:1545) (1593:1593:1593))
        (PORT d[4] (1737:1737:1737) (1791:1791:1791))
        (PORT d[5] (1329:1329:1329) (1339:1339:1339))
        (PORT d[6] (1705:1705:1705) (1718:1718:1718))
        (PORT d[7] (1614:1614:1614) (1674:1674:1674))
        (PORT d[8] (1546:1546:1546) (1593:1593:1593))
        (PORT d[9] (1736:1736:1736) (1745:1745:1745))
        (PORT d[10] (2238:2238:2238) (2278:2278:2278))
        (PORT d[11] (2377:2377:2377) (2387:2387:2387))
        (PORT d[12] (4363:4363:4363) (4373:4373:4373))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (PORT d[0] (2742:2742:2742) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT asdata (2056:2056:2056) (2092:2092:2092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2046:2046:2046) (2089:2089:2089))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2536:2536:2536))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (292:292:292))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (285:285:285) (363:363:363))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (492:492:492))
        (PORT datad (328:328:328) (422:422:422))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1919:1919:1919))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1295:1295:1295))
        (PORT d[1] (1980:1980:1980) (2037:2037:2037))
        (PORT d[2] (1199:1199:1199) (1251:1251:1251))
        (PORT d[3] (1561:1561:1561) (1613:1613:1613))
        (PORT d[4] (1200:1200:1200) (1250:1250:1250))
        (PORT d[5] (1959:1959:1959) (2005:2005:2005))
        (PORT d[6] (1576:1576:1576) (1630:1630:1630))
        (PORT d[7] (3861:3861:3861) (3877:3877:3877))
        (PORT d[8] (1222:1222:1222) (1283:1283:1283))
        (PORT d[9] (1514:1514:1514) (1560:1560:1560))
        (PORT d[10] (1200:1200:1200) (1253:1253:1253))
        (PORT d[11] (1951:1951:1951) (1994:1994:1994))
        (PORT d[12] (2690:2690:2690) (2735:2735:2735))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1367:1367:1367))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (2056:2056:2056) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2718:2718:2718))
        (PORT d[1] (1910:1910:1910) (1947:1947:1947))
        (PORT d[2] (1265:1265:1265) (1330:1330:1330))
        (PORT d[3] (1880:1880:1880) (1921:1921:1921))
        (PORT d[4] (2609:2609:2609) (2714:2714:2714))
        (PORT d[5] (1561:1561:1561) (1603:1603:1603))
        (PORT d[6] (1199:1199:1199) (1253:1253:1253))
        (PORT d[7] (1283:1283:1283) (1354:1354:1354))
        (PORT d[8] (1551:1551:1551) (1602:1602:1602))
        (PORT d[9] (1768:1768:1768) (1779:1779:1779))
        (PORT d[10] (1464:1464:1464) (1510:1510:1510))
        (PORT d[11] (2033:2033:2033) (2046:2046:2046))
        (PORT d[12] (4027:4027:4027) (4043:4043:4043))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (3048:3048:3048) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1330:1330:1330))
        (PORT datab (2883:2883:2883) (2935:2935:2935))
        (PORT datac (2306:2306:2306) (2473:2473:2473))
        (PORT datad (996:996:996) (961:961:961))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (420:420:420))
        (PORT datac (838:838:838) (891:891:891))
        (PORT datad (287:287:287) (374:374:374))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1321:1321:1321) (1415:1415:1415))
        (PORT datac (1073:1073:1073) (1072:1072:1072))
        (PORT datad (1195:1195:1195) (1243:1243:1243))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (493:493:493))
        (PORT datac (500:500:500) (569:569:569))
        (PORT datad (332:332:332) (427:427:427))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1714:1714:1714))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7202:7202:7202) (7472:7472:7472))
        (PORT d[1] (8188:8188:8188) (8641:8641:8641))
        (PORT d[2] (8747:8747:8747) (8779:8779:8779))
        (PORT d[3] (6587:6587:6587) (6689:6689:6689))
        (PORT d[4] (7196:7196:7196) (7219:7219:7219))
        (PORT d[5] (5800:5800:5800) (5913:5913:5913))
        (PORT d[6] (9727:9727:9727) (9929:9929:9929))
        (PORT d[7] (8697:8697:8697) (8599:8599:8599))
        (PORT d[8] (6078:6078:6078) (6525:6525:6525))
        (PORT d[9] (2454:2454:2454) (2500:2500:2500))
        (PORT d[10] (4968:4968:4968) (5129:5129:5129))
        (PORT d[11] (6308:6308:6308) (6399:6399:6399))
        (PORT d[12] (6427:6427:6427) (6483:6483:6483))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3086:3086:3086))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT d[0] (3686:3686:3686) (3742:3742:3742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2398:2398:2398))
        (PORT d[1] (3163:3163:3163) (3365:3365:3365))
        (PORT d[2] (4032:4032:4032) (4215:4215:4215))
        (PORT d[3] (3193:3193:3193) (3416:3416:3416))
        (PORT d[4] (2283:2283:2283) (2373:2373:2373))
        (PORT d[5] (2678:2678:2678) (2740:2740:2740))
        (PORT d[6] (2627:2627:2627) (2731:2731:2731))
        (PORT d[7] (6312:6312:6312) (6286:6286:6286))
        (PORT d[8] (7795:7795:7795) (7800:7800:7800))
        (PORT d[9] (4638:4638:4638) (4740:4740:4740))
        (PORT d[10] (4218:4218:4218) (4363:4363:4363))
        (PORT d[11] (3664:3664:3664) (3609:3609:3609))
        (PORT d[12] (5495:5495:5495) (5575:5575:5575))
        (PORT clk (2499:2499:2499) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (PORT d[0] (2496:2496:2496) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1319:1319:1319) (1413:1413:1413))
        (PORT datac (1074:1074:1074) (1073:1073:1073))
        (PORT datad (1195:1195:1195) (1242:1242:1242))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (492:492:492))
        (PORT datac (495:495:495) (563:563:563))
        (PORT datad (328:328:328) (422:422:422))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1807:1807:1807))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6852:6852:6852) (7136:7136:7136))
        (PORT d[1] (8160:8160:8160) (8611:8611:8611))
        (PORT d[2] (8739:8739:8739) (8769:8769:8769))
        (PORT d[3] (6574:6574:6574) (6677:6677:6677))
        (PORT d[4] (7203:7203:7203) (7231:7231:7231))
        (PORT d[5] (5792:5792:5792) (5904:5904:5904))
        (PORT d[6] (9408:9408:9408) (9622:9622:9622))
        (PORT d[7] (6811:6811:6811) (6757:6757:6757))
        (PORT d[8] (6040:6040:6040) (6486:6486:6486))
        (PORT d[9] (2712:2712:2712) (2862:2862:2862))
        (PORT d[10] (4964:4964:4964) (5121:5121:5121))
        (PORT d[11] (6298:6298:6298) (6384:6384:6384))
        (PORT d[12] (6427:6427:6427) (6482:6482:6482))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6532:6532:6532) (6401:6401:6401))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT d[0] (7154:7154:7154) (7032:7032:7032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2071:2071:2071))
        (PORT d[1] (3171:3171:3171) (3410:3410:3410))
        (PORT d[2] (3822:3822:3822) (3952:3952:3952))
        (PORT d[3] (3178:3178:3178) (3398:3398:3398))
        (PORT d[4] (2627:2627:2627) (2706:2706:2706))
        (PORT d[5] (2704:2704:2704) (2768:2768:2768))
        (PORT d[6] (2619:2619:2619) (2723:2723:2723))
        (PORT d[7] (6294:6294:6294) (6267:6267:6267))
        (PORT d[8] (7769:7769:7769) (7772:7772:7772))
        (PORT d[9] (2744:2744:2744) (2837:2837:2837))
        (PORT d[10] (4217:4217:4217) (4362:4362:4362))
        (PORT d[11] (3289:3289:3289) (3252:3252:3252))
        (PORT d[12] (5449:5449:5449) (5522:5522:5522))
        (PORT clk (2496:2496:2496) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2490:2490:2490))
        (PORT d[0] (3544:3544:3544) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2339:2339:2339) (2505:2505:2505))
        (PORT datac (1863:1863:1863) (1849:1849:1849))
        (PORT datad (2164:2164:2164) (2131:2131:2131))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (419:419:419))
        (PORT datac (837:837:837) (889:889:889))
        (PORT datad (286:286:286) (372:372:372))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1063:1063:1063) (1078:1078:1078))
        (PORT datac (1270:1270:1270) (1368:1368:1368))
        (PORT datad (1193:1193:1193) (1240:1240:1240))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2270:2270:2270))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1257:1257:1257))
        (PORT d[1] (1211:1211:1211) (1259:1259:1259))
        (PORT d[2] (1638:1638:1638) (1690:1690:1690))
        (PORT d[3] (1555:1555:1555) (1608:1608:1608))
        (PORT d[4] (1219:1219:1219) (1270:1270:1270))
        (PORT d[5] (2297:2297:2297) (2338:2338:2338))
        (PORT d[6] (2595:2595:2595) (2639:2639:2639))
        (PORT d[7] (1135:1135:1135) (1177:1177:1177))
        (PORT d[8] (1558:1558:1558) (1612:1612:1612))
        (PORT d[9] (860:860:860) (913:913:913))
        (PORT d[10] (2284:2284:2284) (2331:2331:2331))
        (PORT d[11] (2305:2305:2305) (2344:2344:2344))
        (PORT d[12] (3080:3080:3080) (3122:3122:3122))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2124:2124:2124))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (2827:2827:2827) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1647:1647:1647))
        (PORT d[1] (2241:2241:2241) (2271:2271:2271))
        (PORT d[2] (1566:1566:1566) (1612:1612:1612))
        (PORT d[3] (1510:1510:1510) (1555:1555:1555))
        (PORT d[4] (1450:1450:1450) (1518:1518:1518))
        (PORT d[5] (1189:1189:1189) (1240:1240:1240))
        (PORT d[6] (1145:1145:1145) (1188:1188:1188))
        (PORT d[7] (1153:1153:1153) (1203:1203:1203))
        (PORT d[8] (1560:1560:1560) (1608:1608:1608))
        (PORT d[9] (1466:1466:1466) (1483:1483:1483))
        (PORT d[10] (2197:2197:2197) (2233:2233:2233))
        (PORT d[11] (2087:2087:2087) (2107:2107:2107))
        (PORT d[12] (4367:4367:4367) (4377:4377:4377))
        (PORT clk (2484:2484:2484) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (PORT d[0] (2670:2670:2670) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1064:1064:1064) (1079:1079:1079))
        (PORT datac (1269:1269:1269) (1367:1367:1367))
        (PORT datad (1193:1193:1193) (1240:1240:1240))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1426:1426:1426))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7208:7208:7208) (7493:7493:7493))
        (PORT d[1] (8518:8518:8518) (8968:8968:8968))
        (PORT d[2] (9103:9103:9103) (9135:9135:9135))
        (PORT d[3] (6913:6913:6913) (7011:7011:7011))
        (PORT d[4] (7534:7534:7534) (7558:7558:7558))
        (PORT d[5] (6153:6153:6153) (6264:6264:6264))
        (PORT d[6] (9752:9752:9752) (9963:9963:9963))
        (PORT d[7] (7996:7996:7996) (7906:7906:7906))
        (PORT d[8] (6450:6450:6450) (6894:6894:6894))
        (PORT d[9] (2409:2409:2409) (2451:2451:2451))
        (PORT d[10] (5302:5302:5302) (5459:5459:5459))
        (PORT d[11] (6644:6644:6644) (6732:6732:6732))
        (PORT d[12] (6776:6776:6776) (6828:6828:6828))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (5315:5315:5315))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT d[0] (5898:5898:5898) (5946:5946:5946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2452:2452:2452))
        (PORT d[1] (3201:3201:3201) (3441:3441:3441))
        (PORT d[2] (4056:4056:4056) (4242:4242:4242))
        (PORT d[3] (3588:3588:3588) (3806:3806:3806))
        (PORT d[4] (2262:2262:2262) (2349:2349:2349))
        (PORT d[5] (2124:2124:2124) (2222:2222:2222))
        (PORT d[6] (2977:2977:2977) (3079:3079:3079))
        (PORT d[7] (6981:6981:6981) (6949:6949:6949))
        (PORT d[8] (8135:8135:8135) (8134:8134:8134))
        (PORT d[9] (3462:3462:3462) (3549:3549:3549))
        (PORT d[10] (4578:4578:4578) (4751:4751:4751))
        (PORT d[11] (3308:3308:3308) (3349:3349:3349))
        (PORT d[12] (5800:5800:5800) (5873:5873:5873))
        (PORT clk (2506:2506:2506) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (PORT d[0] (2731:2731:2731) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1280:1280:1280))
        (PORT datab (2885:2885:2885) (2937:2937:2937))
        (PORT datac (2308:2308:2308) (2475:2475:2475))
        (PORT datad (2038:2038:2038) (2001:2001:2001))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (420:420:420))
        (PORT datac (838:838:838) (890:890:890))
        (PORT datad (286:286:286) (373:373:373))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1096:1096:1096) (1097:1097:1097))
        (PORT datac (1272:1272:1272) (1370:1370:1370))
        (PORT datad (1194:1194:1194) (1242:1242:1242))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1910:1910:1910))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1305:1305:1305))
        (PORT d[1] (1237:1237:1237) (1290:1290:1290))
        (PORT d[2] (1251:1251:1251) (1290:1290:1290))
        (PORT d[3] (1199:1199:1199) (1254:1254:1254))
        (PORT d[4] (1205:1205:1205) (1256:1256:1256))
        (PORT d[5] (1958:1958:1958) (2004:2004:2004))
        (PORT d[6] (1241:1241:1241) (1305:1305:1305))
        (PORT d[7] (3861:3861:3861) (3876:3876:3876))
        (PORT d[8] (1523:1523:1523) (1572:1572:1572))
        (PORT d[9] (1243:1243:1243) (1294:1294:1294))
        (PORT d[10] (3366:3366:3366) (3399:3399:3399))
        (PORT d[11] (1950:1950:1950) (1993:1993:1993))
        (PORT d[12] (2689:2689:2689) (2734:2734:2734))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1353:1353:1353))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT d[0] (2052:2052:2052) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2671:2671:2671))
        (PORT d[1] (1901:1901:1901) (1937:1937:1937))
        (PORT d[2] (1580:1580:1580) (1642:1642:1642))
        (PORT d[3] (1565:1565:1565) (1620:1620:1620))
        (PORT d[4] (2320:2320:2320) (2433:2433:2433))
        (PORT d[5] (1593:1593:1593) (1640:1640:1640))
        (PORT d[6] (2975:2975:2975) (3061:3061:3061))
        (PORT d[7] (1583:1583:1583) (1645:1645:1645))
        (PORT d[8] (1559:1559:1559) (1610:1610:1610))
        (PORT d[9] (1800:1800:1800) (1815:1815:1815))
        (PORT d[10] (1834:1834:1834) (1876:1876:1876))
        (PORT d[11] (1725:1725:1725) (1748:1748:1748))
        (PORT d[12] (4025:4025:4025) (4035:4035:4035))
        (PORT clk (2492:2492:2492) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2488:2488:2488))
        (PORT d[0] (2818:2818:2818) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1096:1096:1096) (1097:1097:1097))
        (PORT datac (1270:1270:1270) (1369:1369:1369))
        (PORT datad (1193:1193:1193) (1241:1241:1241))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1934:1934:1934))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3023:3023:3023))
        (PORT d[1] (1604:1604:1604) (1663:1663:1663))
        (PORT d[2] (1608:1608:1608) (1649:1649:1649))
        (PORT d[3] (1521:1521:1521) (1566:1566:1566))
        (PORT d[4] (6140:6140:6140) (6189:6189:6189))
        (PORT d[5] (1936:1936:1936) (1979:1979:1979))
        (PORT d[6] (1962:1962:1962) (2019:2019:2019))
        (PORT d[7] (1757:1757:1757) (1779:1779:1779))
        (PORT d[8] (3258:3258:3258) (3482:3482:3482))
        (PORT d[9] (1549:1549:1549) (1590:1590:1590))
        (PORT d[10] (1566:1566:1566) (1619:1619:1619))
        (PORT d[11] (1599:1599:1599) (1647:1647:1647))
        (PORT d[12] (2341:2341:2341) (2391:2391:2391))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1381:1381:1381))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT d[0] (2070:2070:2070) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2695:2695:2695))
        (PORT d[1] (1509:1509:1509) (1547:1547:1547))
        (PORT d[2] (1917:1917:1917) (1972:1972:1972))
        (PORT d[3] (1908:1908:1908) (1953:1953:1953))
        (PORT d[4] (2259:2259:2259) (2367:2367:2367))
        (PORT d[5] (1957:1957:1957) (2006:2006:2006))
        (PORT d[6] (1567:1567:1567) (1614:1614:1614))
        (PORT d[7] (1607:1607:1607) (1671:1671:1671))
        (PORT d[8] (1916:1916:1916) (1961:1961:1961))
        (PORT d[9] (2155:2155:2155) (2166:2166:2166))
        (PORT d[10] (4977:4977:4977) (5116:5116:5116))
        (PORT d[11] (2049:2049:2049) (2064:2064:2064))
        (PORT d[12] (3986:3986:3986) (3994:3994:3994))
        (PORT clk (2488:2488:2488) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2481:2481:2481))
        (PORT d[0] (1765:1765:1765) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (2338:2338:2338) (2504:2504:2504))
        (PORT datac (986:986:986) (951:951:951))
        (PORT datad (921:921:921) (889:889:889))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (603:603:603))
        (PORT datab (3915:3915:3915) (3977:3977:3977))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1061:1061:1061) (1076:1076:1076))
        (PORT datac (1272:1272:1272) (1371:1371:1371))
        (PORT datad (1194:1194:1194) (1242:1242:1242))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (493:493:493))
        (PORT datac (499:499:499) (568:568:568))
        (PORT datad (331:331:331) (426:426:426))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3913:3913:3913))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4964:4964:4964))
        (PORT d[1] (6504:6504:6504) (6833:6833:6833))
        (PORT d[2] (4374:4374:4374) (4393:4393:4393))
        (PORT d[3] (4930:4930:4930) (5039:5039:5039))
        (PORT d[4] (4270:4270:4270) (4208:4208:4208))
        (PORT d[5] (4610:4610:4610) (4601:4601:4601))
        (PORT d[6] (6088:6088:6088) (6164:6164:6164))
        (PORT d[7] (4458:4458:4458) (4680:4680:4680))
        (PORT d[8] (5504:5504:5504) (5865:5865:5865))
        (PORT d[9] (3143:3143:3143) (3338:3338:3338))
        (PORT d[10] (4391:4391:4391) (4351:4351:4351))
        (PORT d[11] (4485:4485:4485) (4446:4446:4446))
        (PORT d[12] (5350:5350:5350) (5267:5267:5267))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4861:4861:4861) (4819:4819:4819))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (5483:5483:5483) (5450:5450:5450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3314:3314:3314))
        (PORT d[1] (2356:2356:2356) (2506:2506:2506))
        (PORT d[2] (4959:4959:4959) (5130:5130:5130))
        (PORT d[3] (3571:3571:3571) (3792:3792:3792))
        (PORT d[4] (3214:3214:3214) (3445:3445:3445))
        (PORT d[5] (3915:3915:3915) (3858:3858:3858))
        (PORT d[6] (3135:3135:3135) (3325:3325:3325))
        (PORT d[7] (3956:3956:3956) (3907:3907:3907))
        (PORT d[8] (4667:4667:4667) (4607:4607:4607))
        (PORT d[9] (2911:2911:2911) (2994:2994:2994))
        (PORT d[10] (4556:4556:4556) (4689:4689:4689))
        (PORT d[11] (4256:4256:4256) (4393:4393:4393))
        (PORT d[12] (3948:3948:3948) (3905:3905:3905))
        (PORT clk (2483:2483:2483) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (PORT d[0] (1581:1581:1581) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1092:1092:1092) (1093:1093:1093))
        (PORT datac (1274:1274:1274) (1373:1373:1373))
        (PORT datad (1195:1195:1195) (1243:1243:1243))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (PORT datad (340:340:340) (447:447:447))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3867:3867:3867) (3842:3842:3842))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4966:4966:4966))
        (PORT d[1] (6253:6253:6253) (6596:6596:6596))
        (PORT d[2] (4340:4340:4340) (4357:4357:4357))
        (PORT d[3] (4797:4797:4797) (4896:4896:4896))
        (PORT d[4] (4263:4263:4263) (4200:4200:4200))
        (PORT d[5] (4550:4550:4550) (4522:4522:4522))
        (PORT d[6] (5753:5753:5753) (5837:5837:5837))
        (PORT d[7] (4425:4425:4425) (4645:4645:4645))
        (PORT d[8] (5167:5167:5167) (5532:5532:5532))
        (PORT d[9] (3118:3118:3118) (3310:3310:3310))
        (PORT d[10] (4348:4348:4348) (4304:4304:4304))
        (PORT d[11] (4968:4968:4968) (4908:4908:4908))
        (PORT d[12] (5304:5304:5304) (5226:5226:5226))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3151:3151:3151))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT d[0] (3881:3881:3881) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3088:3088:3088))
        (PORT d[1] (3025:3025:3025) (3177:3177:3177))
        (PORT d[2] (4323:4323:4323) (4515:4515:4515))
        (PORT d[3] (3570:3570:3570) (3791:3791:3791))
        (PORT d[4] (3186:3186:3186) (3415:3415:3415))
        (PORT d[5] (3572:3572:3572) (3544:3544:3544))
        (PORT d[6] (2603:2603:2603) (2709:2709:2709))
        (PORT d[7] (4009:4009:4009) (3961:3961:3961))
        (PORT d[8] (4353:4353:4353) (4304:4304:4304))
        (PORT d[9] (2877:2877:2877) (2956:2956:2956))
        (PORT d[10] (3861:3861:3861) (4014:4014:4014))
        (PORT d[11] (4267:4267:4267) (4411:4411:4411))
        (PORT d[12] (3965:3965:3965) (3925:3925:3925))
        (PORT clk (2488:2488:2488) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (PORT d[0] (1897:1897:1897) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1063:1063:1063) (1078:1078:1078))
        (PORT datac (1271:1271:1271) (1369:1369:1369))
        (PORT datad (1194:1194:1194) (1241:1241:1241))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (492:492:492))
        (PORT datac (496:496:496) (565:565:565))
        (PORT datad (329:329:329) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4303:4303:4303))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4472:4472:4472) (4590:4590:4590))
        (PORT d[1] (6943:6943:6943) (7291:7291:7291))
        (PORT d[2] (5093:5093:5093) (5116:5116:5116))
        (PORT d[3] (5270:5270:5270) (5379:5379:5379))
        (PORT d[4] (3232:3232:3232) (3173:3173:3173))
        (PORT d[5] (5271:5271:5271) (5252:5252:5252))
        (PORT d[6] (6741:6741:6741) (6805:6805:6805))
        (PORT d[7] (3337:3337:3337) (3305:3305:3305))
        (PORT d[8] (5894:5894:5894) (6261:6261:6261))
        (PORT d[9] (3508:3508:3508) (3703:3703:3703))
        (PORT d[10] (5142:5142:5142) (5107:5107:5107))
        (PORT d[11] (5645:5645:5645) (5577:5577:5577))
        (PORT d[12] (6029:6029:6029) (5950:5950:5950))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2482:2482:2482))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT d[0] (3232:3232:3232) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2173:2173:2173))
        (PORT d[1] (2301:2301:2301) (2426:2426:2426))
        (PORT d[2] (5312:5312:5312) (5482:5482:5482))
        (PORT d[3] (2570:2570:2570) (2687:2687:2687))
        (PORT d[4] (3967:3967:3967) (4198:4198:4198))
        (PORT d[5] (2924:2924:2924) (2907:2907:2907))
        (PORT d[6] (3810:3810:3810) (3990:3990:3990))
        (PORT d[7] (3379:3379:3379) (3334:3334:3334))
        (PORT d[8] (5409:5409:5409) (5344:5344:5344))
        (PORT d[9] (2166:2166:2166) (2220:2220:2220))
        (PORT d[10] (3541:3541:3541) (3649:3649:3649))
        (PORT d[11] (3877:3877:3877) (3978:3978:3978))
        (PORT d[12] (3327:3327:3327) (3302:3302:3302))
        (PORT clk (2452:2452:2452) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (PORT d[0] (1256:1256:1256) (1187:1187:1187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1093:1093:1093) (1095:1095:1095))
        (PORT datac (1272:1272:1272) (1371:1371:1371))
        (PORT datad (1194:1194:1194) (1242:1242:1242))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (493:493:493))
        (PORT datac (503:503:503) (572:572:572))
        (PORT datad (334:334:334) (429:429:429))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3939:3939:3939))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4840:4840:4840) (4988:4988:4988))
        (PORT d[1] (6586:6586:6586) (6922:6922:6922))
        (PORT d[2] (4768:4768:4768) (4792:4792:4792))
        (PORT d[3] (4926:4926:4926) (5037:5037:5037))
        (PORT d[4] (3536:3536:3536) (3461:3461:3461))
        (PORT d[5] (4967:4967:4967) (4957:4957:4957))
        (PORT d[6] (5524:5524:5524) (5694:5694:5694))
        (PORT d[7] (4754:4754:4754) (4964:4964:4964))
        (PORT d[8] (5527:5527:5527) (5890:5890:5890))
        (PORT d[9] (3154:3154:3154) (3358:3358:3358))
        (PORT d[10] (4778:4778:4778) (4737:4737:4737))
        (PORT d[11] (5313:5313:5313) (5250:5250:5250))
        (PORT d[12] (5662:5662:5662) (5581:5581:5581))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2892:2892:2892))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (3674:3674:3674) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2505:2505:2505))
        (PORT d[1] (2706:2706:2706) (2865:2865:2865))
        (PORT d[2] (4955:4955:4955) (5127:5127:5127))
        (PORT d[3] (3037:3037:3037) (3214:3214:3214))
        (PORT d[4] (3547:3547:3547) (3776:3776:3776))
        (PORT d[5] (3251:3251:3251) (3230:3230:3230))
        (PORT d[6] (2272:2272:2272) (2385:2385:2385))
        (PORT d[7] (3664:3664:3664) (3622:3622:3622))
        (PORT d[8] (4717:4717:4717) (4662:4662:4662))
        (PORT d[9] (2537:2537:2537) (2632:2632:2632))
        (PORT d[10] (3843:3843:3843) (3944:3944:3944))
        (PORT d[11] (4266:4266:4266) (4412:4412:4412))
        (PORT d[12] (4315:4315:4315) (4272:4272:4272))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (1275:1275:1275) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (729:729:729))
        (PORT datab (1509:1509:1509) (1592:1592:1592))
        (PORT datac (2573:2573:2573) (2629:2629:2629))
        (PORT datad (1026:1026:1026) (1017:1017:1017))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1402:1402:1402))
        (PORT datab (2607:2607:2607) (2657:2657:2657))
        (PORT datac (1353:1353:1353) (1333:1333:1333))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1322:1322:1322) (1416:1416:1416))
        (PORT datac (1167:1167:1167) (1180:1180:1180))
        (PORT datad (1196:1196:1196) (1243:1243:1243))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4628:4628:4628) (4610:4610:4610))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4940:4940:4940))
        (PORT d[1] (7283:7283:7283) (7625:7625:7625))
        (PORT d[2] (5479:5479:5479) (5504:5504:5504))
        (PORT d[3] (5636:5636:5636) (5741:5741:5741))
        (PORT d[4] (2892:2892:2892) (2827:2827:2827))
        (PORT d[5] (5283:5283:5283) (5294:5294:5294))
        (PORT d[6] (6119:6119:6119) (6270:6270:6270))
        (PORT d[7] (2977:2977:2977) (2952:2952:2952))
        (PORT d[8] (6233:6233:6233) (6594:6594:6594))
        (PORT d[9] (3505:3505:3505) (3707:3707:3707))
        (PORT d[10] (5513:5513:5513) (5470:5470:5470))
        (PORT d[11] (5993:5993:5993) (5920:5920:5920))
        (PORT d[12] (2942:2942:2942) (2896:2896:2896))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3141:3141:3141))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (3780:3780:3780) (3772:3772:3772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2399:2399:2399))
        (PORT d[1] (1967:1967:1967) (2098:2098:2098))
        (PORT d[2] (3574:3574:3574) (3715:3715:3715))
        (PORT d[3] (2632:2632:2632) (2751:2751:2751))
        (PORT d[4] (3018:3018:3018) (3166:3166:3166))
        (PORT d[5] (2905:2905:2905) (2861:2861:2861))
        (PORT d[6] (1953:1953:1953) (2069:2069:2069))
        (PORT d[7] (3019:3019:3019) (2982:2982:2982))
        (PORT d[8] (5456:5456:5456) (5395:5395:5395))
        (PORT d[9] (2181:2181:2181) (2238:2238:2238))
        (PORT d[10] (3098:3098:3098) (3204:3204:3204))
        (PORT d[11] (4234:4234:4234) (4337:4337:4337))
        (PORT d[12] (4670:4670:4670) (4623:4623:4623))
        (PORT clk (2472:2472:2472) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT d[0] (927:927:927) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1317:1317:1317) (1410:1410:1410))
        (PORT datac (1078:1078:1078) (1077:1077:1077))
        (PORT datad (1193:1193:1193) (1241:1241:1241))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4599:4599:4599))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4484:4484:4484) (4604:4604:4604))
        (PORT d[1] (6926:6926:6926) (7274:7274:7274))
        (PORT d[2] (5128:5128:5128) (5153:5153:5153))
        (PORT d[3] (5632:5632:5632) (5739:5739:5739))
        (PORT d[4] (3881:3881:3881) (3820:3820:3820))
        (PORT d[5] (4955:4955:4955) (4975:4975:4975))
        (PORT d[6] (5805:5805:5805) (5958:5958:5958))
        (PORT d[7] (2984:2984:2984) (2960:2960:2960))
        (PORT d[8] (6233:6233:6233) (6593:6593:6593))
        (PORT d[9] (3516:3516:3516) (3711:3711:3711))
        (PORT d[10] (5421:5421:5421) (5370:5370:5370))
        (PORT d[11] (6012:6012:6012) (5940:5940:5940))
        (PORT d[12] (6057:6057:6057) (5973:5973:5973))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2725:2725:2725))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (3399:3399:3399) (3356:3356:3356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2121:2121:2121))
        (PORT d[1] (2248:2248:2248) (2364:2364:2364))
        (PORT d[2] (4043:4043:4043) (4228:4228:4228))
        (PORT d[3] (2232:2232:2232) (2356:2356:2356))
        (PORT d[4] (4239:4239:4239) (4461:4461:4461))
        (PORT d[5] (2915:2915:2915) (2877:2877:2877))
        (PORT d[6] (1934:1934:1934) (2048:2048:2048))
        (PORT d[7] (3362:3362:3362) (3316:3316:3316))
        (PORT d[8] (2704:2704:2704) (2697:2697:2697))
        (PORT d[9] (2499:2499:2499) (2539:2539:2539))
        (PORT d[10] (3133:3133:3133) (3245:3245:3245))
        (PORT d[11] (4194:4194:4194) (4292:4292:4292))
        (PORT d[12] (2971:2971:2971) (2953:2953:2953))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (1181:1181:1181) (1092:1092:1092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1322:1322:1322) (1416:1416:1416))
        (PORT datac (1073:1073:1073) (1071:1071:1071))
        (PORT datad (1196:1196:1196) (1243:1243:1243))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4246:4246:4246))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4500:4500:4500))
        (PORT d[1] (6587:6587:6587) (6937:6937:6937))
        (PORT d[2] (4749:4749:4749) (4771:4771:4771))
        (PORT d[3] (5311:5311:5311) (5419:5419:5419))
        (PORT d[4] (3231:3231:3231) (3179:3179:3179))
        (PORT d[5] (4937:4937:4937) (4922:4922:4922))
        (PORT d[6] (5513:5513:5513) (5681:5681:5681))
        (PORT d[7] (4783:4783:4783) (4997:4997:4997))
        (PORT d[8] (5870:5870:5870) (6233:6233:6233))
        (PORT d[9] (3171:3171:3171) (3377:3377:3377))
        (PORT d[10] (4747:4747:4747) (4703:4703:4703))
        (PORT d[11] (4820:4820:4820) (4774:4774:4774))
        (PORT d[12] (5715:5715:5715) (5631:5631:5631))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2707:2707:2707))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (3352:3352:3352) (3338:3338:3338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2538:2538:2538))
        (PORT d[1] (2293:2293:2293) (2416:2416:2416))
        (PORT d[2] (5318:5318:5318) (5487:5487:5487))
        (PORT d[3] (3011:3011:3011) (3172:3172:3172))
        (PORT d[4] (3574:3574:3574) (3804:3804:3804))
        (PORT d[5] (3588:3588:3588) (3541:3541:3541))
        (PORT d[6] (3480:3480:3480) (3665:3665:3665))
        (PORT d[7] (3631:3631:3631) (3586:3586:3586))
        (PORT d[8] (5030:5030:5030) (4964:4964:4964))
        (PORT d[9] (2809:2809:2809) (2840:2840:2840))
        (PORT d[10] (3842:3842:3842) (3943:3943:3943))
        (PORT d[11] (4304:4304:4304) (4454:4454:4454))
        (PORT d[12] (4297:4297:4297) (4253:4253:4253))
        (PORT clk (2460:2460:2460) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT d[0] (1536:1536:1536) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1318:1318:1318) (1411:1411:1411))
        (PORT datac (1171:1171:1171) (1184:1184:1184))
        (PORT datad (1194:1194:1194) (1241:1241:1241))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4590:4590:4590))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4574:4574:4574))
        (PORT d[1] (6953:6953:6953) (7302:7302:7302))
        (PORT d[2] (5127:5127:5127) (5152:5152:5152))
        (PORT d[3] (5629:5629:5629) (5733:5733:5733))
        (PORT d[4] (3585:3585:3585) (3531:3531:3531))
        (PORT d[5] (4923:4923:4923) (4938:4938:4938))
        (PORT d[6] (6752:6752:6752) (6817:6817:6817))
        (PORT d[7] (3326:3326:3326) (3292:3292:3292))
        (PORT d[8] (6195:6195:6195) (6552:6552:6552))
        (PORT d[9] (3547:3547:3547) (3745:3745:3745))
        (PORT d[10] (5113:5113:5113) (5072:5072:5072))
        (PORT d[11] (5651:5651:5651) (5584:5584:5584))
        (PORT d[12] (6070:6070:6070) (5986:5986:5986))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2410:2410:2410))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (3161:3161:3161) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2400:2400:2400))
        (PORT d[1] (1948:1948:1948) (2078:2078:2078))
        (PORT d[2] (4068:4068:4068) (4254:4254:4254))
        (PORT d[3] (2252:2252:2252) (2369:2369:2369))
        (PORT d[4] (3940:3940:3940) (4170:4170:4170))
        (PORT d[5] (4235:4235:4235) (4163:4163:4163))
        (PORT d[6] (3815:3815:3815) (3995:3995:3995))
        (PORT d[7] (3281:3281:3281) (3238:3238:3238))
        (PORT d[8] (5454:5454:5454) (5395:5395:5395))
        (PORT d[9] (3140:3140:3140) (3162:3162:3162))
        (PORT d[10] (3526:3526:3526) (3632:3632:3632))
        (PORT d[11] (3851:3851:3851) (3955:3955:3955))
        (PORT d[12] (4632:4632:4632) (4583:4583:4583))
        (PORT clk (2460:2460:2460) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (PORT d[0] (927:927:927) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1595:1595:1595))
        (PORT datab (2885:2885:2885) (2930:2930:2930))
        (PORT datac (723:723:723) (714:714:714))
        (PORT datad (614:614:614) (591:591:591))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (784:784:784))
        (PORT datab (2883:2883:2883) (2928:2928:2928))
        (PORT datac (710:710:710) (699:699:699))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1812:1812:1812) (1897:1897:1897))
        (PORT datac (491:491:491) (562:562:562))
        (PORT datad (2117:2117:2117) (2166:2166:2166))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1561:1561:1561) (1534:1534:1534))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2358:2358:2358) (2351:2351:2351))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2286:2286:2286) (2267:2267:2267))
        (PORT datad (1907:1907:1907) (1892:1892:1892))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3841:3841:3841) (4137:4137:4137))
        (PORT datad (2309:2309:2309) (2360:2360:2360))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2841:2841:2841) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux117\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (724:724:724) (750:750:750))
        (PORT datad (2438:2438:2438) (2455:2455:2455))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2215:2215:2215) (2224:2224:2224))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2684:2684:2684))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6458:6458:6458) (6731:6731:6731))
        (PORT d[1] (7084:7084:7084) (7536:7536:7536))
        (PORT d[2] (7628:7628:7628) (7651:7651:7651))
        (PORT d[3] (5545:5545:5545) (5647:5647:5647))
        (PORT d[4] (6485:6485:6485) (6504:6504:6504))
        (PORT d[5] (6116:6116:6116) (6208:6208:6208))
        (PORT d[6] (7720:7720:7720) (7965:7965:7965))
        (PORT d[7] (5746:5746:5746) (5698:5698:5698))
        (PORT d[8] (5299:5299:5299) (5755:5755:5755))
        (PORT d[9] (3495:3495:3495) (3681:3681:3681))
        (PORT d[10] (4964:4964:4964) (5117:5117:5117))
        (PORT d[11] (6044:6044:6044) (6171:6171:6171))
        (PORT d[12] (5381:5381:5381) (5463:5463:5463))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3577:3577:3577))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (4152:4152:4152) (4208:4208:4208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2466:2466:2466))
        (PORT d[1] (3583:3583:3583) (3848:3848:3848))
        (PORT d[2] (4978:4978:4978) (5140:5140:5140))
        (PORT d[3] (3230:3230:3230) (3465:3465:3465))
        (PORT d[4] (3632:3632:3632) (3779:3779:3779))
        (PORT d[5] (2772:2772:2772) (2904:2904:2904))
        (PORT d[6] (2741:2741:2741) (2919:2919:2919))
        (PORT d[7] (5236:5236:5236) (5211:5211:5211))
        (PORT d[8] (6274:6274:6274) (6283:6283:6283))
        (PORT d[9] (3532:3532:3532) (3642:3642:3642))
        (PORT d[10] (4081:4081:4081) (4241:4241:4241))
        (PORT d[11] (4655:4655:4655) (4843:4843:4843))
        (PORT d[12] (5468:5468:5468) (5543:5543:5543))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (2807:2807:2807) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5585:5585:5585) (5363:5363:5363))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5549:5549:5549) (5668:5668:5668))
        (PORT d[1] (2519:2519:2519) (2671:2671:2671))
        (PORT d[2] (6225:6225:6225) (6254:6254:6254))
        (PORT d[3] (6319:6319:6319) (6418:6418:6418))
        (PORT d[4] (3292:3292:3292) (3240:3240:3240))
        (PORT d[5] (5944:5944:5944) (5958:5958:5958))
        (PORT d[6] (6845:6845:6845) (6999:6999:6999))
        (PORT d[7] (2272:2272:2272) (2249:2249:2249))
        (PORT d[8] (3196:3196:3196) (3364:3364:3364))
        (PORT d[9] (4557:4557:4557) (4747:4747:4747))
        (PORT d[10] (6210:6210:6210) (6172:6172:6172))
        (PORT d[11] (5419:5419:5419) (5409:5409:5409))
        (PORT d[12] (6814:6814:6814) (6732:6732:6732))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5358:5358:5358))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT d[0] (6098:6098:6098) (5989:5989:5989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2072:2072:2072))
        (PORT d[1] (1915:1915:1915) (2044:2044:2044))
        (PORT d[2] (2602:2602:2602) (2575:2575:2575))
        (PORT d[3] (1862:1862:1862) (1947:1947:1947))
        (PORT d[4] (3088:3088:3088) (3238:3238:3238))
        (PORT d[5] (2554:2554:2554) (2513:2513:2513))
        (PORT d[6] (2298:2298:2298) (2412:2412:2412))
        (PORT d[7] (2702:2702:2702) (2669:2669:2669))
        (PORT d[8] (3074:3074:3074) (3063:3063:3063))
        (PORT d[9] (2831:2831:2831) (2863:2863:2863))
        (PORT d[10] (3816:3816:3816) (3920:3920:3920))
        (PORT d[11] (2304:2304:2304) (2304:2304:2304))
        (PORT d[12] (3355:3355:3355) (3331:3331:3331))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (1267:1267:1267) (1206:1206:1206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2058:2058:2058))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6468:6468:6468) (6747:6747:6747))
        (PORT d[1] (7802:7802:7802) (8253:8253:8253))
        (PORT d[2] (8366:8366:8366) (8395:8395:8395))
        (PORT d[3] (6231:6231:6231) (6333:6333:6333))
        (PORT d[4] (7177:7177:7177) (7193:7193:7193))
        (PORT d[5] (5195:5195:5195) (5328:5328:5328))
        (PORT d[6] (9370:9370:9370) (9574:9574:9574))
        (PORT d[7] (6457:6457:6457) (6405:6405:6405))
        (PORT d[8] (6695:6695:6695) (7087:7087:7087))
        (PORT d[9] (2357:2357:2357) (2511:2511:2511))
        (PORT d[10] (4989:4989:4989) (5147:5147:5147))
        (PORT d[11] (5960:5960:5960) (6050:6050:6050))
        (PORT d[12] (6064:6064:6064) (6118:6118:6118))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6608:6608:6608) (6445:6445:6445))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT d[0] (7230:7230:7230) (7076:7076:7076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2467:2467:2467))
        (PORT d[1] (2824:2824:2824) (3032:3032:3032))
        (PORT d[2] (4252:4252:4252) (4381:4381:4381))
        (PORT d[3] (3179:3179:3179) (3398:3398:3398))
        (PORT d[4] (2357:2357:2357) (2515:2515:2515))
        (PORT d[5] (2821:2821:2821) (2911:2911:2911))
        (PORT d[6] (2608:2608:2608) (2707:2707:2707))
        (PORT d[7] (5940:5940:5940) (5914:5914:5914))
        (PORT d[8] (7748:7748:7748) (7746:7746:7746))
        (PORT d[9] (4294:4294:4294) (4407:4407:4407))
        (PORT d[10] (3873:3873:3873) (4027:4027:4027))
        (PORT d[11] (3425:3425:3425) (3505:3505:3505))
        (PORT d[12] (5439:5439:5439) (5511:5511:5511))
        (PORT clk (2477:2477:2477) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2473:2473:2473))
        (PORT d[0] (2486:2486:2486) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3670:3670:3670))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4601:4601:4601))
        (PORT d[1] (6930:6930:6930) (7276:7276:7276))
        (PORT d[2] (5102:5102:5102) (5124:5124:5124))
        (PORT d[3] (5293:5293:5293) (5399:5399:5399))
        (PORT d[4] (3576:3576:3576) (3521:3521:3521))
        (PORT d[5] (5302:5302:5302) (5284:5284:5284))
        (PORT d[6] (6460:6460:6460) (6535:6535:6535))
        (PORT d[7] (3311:3311:3311) (3282:3282:3282))
        (PORT d[8] (6150:6150:6150) (6513:6513:6513))
        (PORT d[9] (3151:3151:3151) (3350:3350:3350))
        (PORT d[10] (5102:5102:5102) (5060:5060:5060))
        (PORT d[11] (5306:5306:5306) (5243:5243:5243))
        (PORT d[12] (5742:5742:5742) (5665:5665:5665))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3211:3211:3211))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT d[0] (3839:3839:3839) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2332:2332:2332))
        (PORT d[1] (2312:2312:2312) (2437:2437:2437))
        (PORT d[2] (5339:5339:5339) (5511:5511:5511))
        (PORT d[3] (2259:2259:2259) (2365:2365:2365))
        (PORT d[4] (3959:3959:3959) (4190:4190:4190))
        (PORT d[5] (3575:3575:3575) (3523:3523:3523))
        (PORT d[6] (3798:3798:3798) (3976:3976:3976))
        (PORT d[7] (3972:3972:3972) (3921:3921:3921))
        (PORT d[8] (5097:5097:5097) (5040:5040:5040))
        (PORT d[9] (2434:2434:2434) (2478:2478:2478))
        (PORT d[10] (3522:3522:3522) (3629:3629:3629))
        (PORT d[11] (3890:3890:3890) (3996:3996:3996))
        (PORT d[12] (4336:4336:4336) (4296:4296:4296))
        (PORT clk (2445:2445:2445) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2438:2438:2438))
        (PORT d[0] (1354:1354:1354) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2506:2506:2506) (2487:2487:2487))
        (PORT datab (1921:1921:1921) (1903:1903:1903))
        (PORT datad (3885:3885:3885) (3939:3939:3939))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2656:2656:2656) (2553:2553:2553))
        (PORT datab (3891:3891:3891) (3940:3940:3940))
        (PORT datac (1493:1493:1493) (1454:1454:1454))
        (PORT datad (628:628:628) (611:611:611))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5068:5068:5068) (4878:4878:4878))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5218:5218:5218) (5335:5335:5335))
        (PORT d[1] (2854:2854:2854) (3004:3004:3004))
        (PORT d[2] (5877:5877:5877) (5907:5907:5907))
        (PORT d[3] (6337:6337:6337) (6437:6437:6437))
        (PORT d[4] (2951:2951:2951) (2906:2906:2906))
        (PORT d[5] (5626:5626:5626) (5638:5638:5638))
        (PORT d[6] (6488:6488:6488) (6638:6638:6638))
        (PORT d[7] (2231:2231:2231) (2218:2218:2218))
        (PORT d[8] (2827:2827:2827) (3000:3000:3000))
        (PORT d[9] (4551:4551:4551) (4740:4740:4740))
        (PORT d[10] (5802:5802:5802) (5762:5762:5762))
        (PORT d[11] (5113:5113:5113) (5112:5112:5112))
        (PORT d[12] (6775:6775:6775) (6688:6688:6688))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1377:1377:1377))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT d[0] (2125:2125:2125) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2800:2800:2800))
        (PORT d[1] (2579:2579:2579) (2693:2693:2693))
        (PORT d[2] (2636:2636:2636) (2613:2613:2613))
        (PORT d[3] (2597:2597:2597) (2717:2717:2717))
        (PORT d[4] (3037:3037:3037) (3182:3182:3182))
        (PORT d[5] (2567:2567:2567) (2528:2528:2528))
        (PORT d[6] (2277:2277:2277) (2391:2391:2391))
        (PORT d[7] (2615:2615:2615) (2579:2579:2579))
        (PORT d[8] (2748:2748:2748) (2748:2748:2748))
        (PORT d[9] (2443:2443:2443) (2487:2487:2487))
        (PORT d[10] (3814:3814:3814) (3914:3914:3914))
        (PORT d[11] (4566:4566:4566) (4663:4663:4663))
        (PORT d[12] (2976:2976:2976) (2956:2956:2956))
        (PORT clk (2500:2500:2500) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (PORT d[0] (928:928:928) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5526:5526:5526) (5336:5336:5336))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (3030:3030:3030))
        (PORT d[1] (2009:2009:2009) (2068:2068:2068))
        (PORT d[2] (1633:1633:1633) (1676:1676:1676))
        (PORT d[3] (2683:2683:2683) (2726:2726:2726))
        (PORT d[4] (6204:6204:6204) (6252:6252:6252))
        (PORT d[5] (3754:3754:3754) (3797:3797:3797))
        (PORT d[6] (1606:1606:1606) (1670:1670:1670))
        (PORT d[7] (3515:3515:3515) (3534:3534:3534))
        (PORT d[8] (3263:3263:3263) (3485:3485:3485))
        (PORT d[9] (1588:1588:1588) (1632:1632:1632))
        (PORT d[10] (2988:2988:2988) (3027:3027:3027))
        (PORT d[11] (1905:1905:1905) (1941:1941:1941))
        (PORT d[12] (2300:2300:2300) (2345:2345:2345))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1014:1014:1014))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (1705:1705:1705) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2341:2341:2341))
        (PORT d[1] (2790:2790:2790) (2960:2960:2960))
        (PORT d[2] (1937:1937:1937) (1994:1994:1994))
        (PORT d[3] (1904:1904:1904) (1954:1954:1954))
        (PORT d[4] (1935:1935:1935) (2053:2053:2053))
        (PORT d[5] (2006:2006:2006) (2059:2059:2059))
        (PORT d[6] (2644:2644:2644) (2740:2740:2740))
        (PORT d[7] (1982:1982:1982) (2042:2042:2042))
        (PORT d[8] (1902:1902:1902) (1947:1947:1947))
        (PORT d[9] (2138:2138:2138) (2149:2149:2149))
        (PORT d[10] (5019:5019:5019) (5159:5159:5159))
        (PORT d[11] (2089:2089:2089) (2109:2109:2109))
        (PORT d[12] (1990:1990:1990) (2019:2019:2019))
        (PORT clk (2483:2483:2483) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (PORT d[0] (2900:2900:2900) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3672:3672:3672))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3348:3348:3348))
        (PORT d[1] (6464:6464:6464) (6900:6900:6900))
        (PORT d[2] (3486:3486:3486) (3558:3558:3558))
        (PORT d[3] (5115:5115:5115) (5160:5160:5160))
        (PORT d[4] (5146:5146:5146) (5167:5167:5167))
        (PORT d[5] (3365:3365:3365) (3404:3404:3404))
        (PORT d[6] (3701:3701:3701) (3744:3744:3744))
        (PORT d[7] (4153:4153:4153) (4159:4159:4159))
        (PORT d[8] (4875:4875:4875) (5241:5241:5241))
        (PORT d[9] (2740:2740:2740) (2943:2943:2943))
        (PORT d[10] (4151:4151:4151) (4193:4193:4193))
        (PORT d[11] (4103:4103:4103) (4130:4130:4130))
        (PORT d[12] (4846:4846:4846) (4861:4861:4861))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3150:3150:3150))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT d[0] (3679:3679:3679) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3458:3458:3458))
        (PORT d[1] (3198:3198:3198) (3413:3413:3413))
        (PORT d[2] (3989:3989:3989) (4158:4158:4158))
        (PORT d[3] (3131:3131:3131) (3348:3348:3348))
        (PORT d[4] (2370:2370:2370) (2528:2528:2528))
        (PORT d[5] (4434:4434:4434) (4647:4647:4647))
        (PORT d[6] (3434:3434:3434) (3620:3620:3620))
        (PORT d[7] (4070:4070:4070) (4114:4114:4114))
        (PORT d[8] (3205:3205:3205) (3233:3233:3233))
        (PORT d[9] (3282:3282:3282) (3415:3415:3415))
        (PORT d[10] (3817:3817:3817) (3956:3956:3956))
        (PORT d[11] (3682:3682:3682) (3680:3680:3680))
        (PORT d[12] (3295:3295:3295) (3305:3305:3305))
        (PORT clk (2471:2471:2471) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2464:2464:2464))
        (PORT d[0] (2038:2038:2038) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3044:3044:3044))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6103:6103:6103) (6379:6379:6379))
        (PORT d[1] (6726:6726:6726) (7179:7179:7179))
        (PORT d[2] (7229:7229:7229) (7253:7253:7253))
        (PORT d[3] (5196:5196:5196) (5296:5296:5296))
        (PORT d[4] (6146:6146:6146) (6170:6170:6170))
        (PORT d[5] (5780:5780:5780) (5878:5878:5878))
        (PORT d[6] (7675:7675:7675) (7916:7916:7916))
        (PORT d[7] (5395:5395:5395) (5346:5346:5346))
        (PORT d[8] (5702:5702:5702) (6113:6113:6113))
        (PORT d[9] (3093:3093:3093) (3275:3275:3275))
        (PORT d[10] (4624:4624:4624) (4749:4749:4749))
        (PORT d[11] (6335:6335:6335) (6442:6442:6442))
        (PORT d[12] (5933:5933:5933) (5977:5977:5977))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (3003:3003:3003))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT d[0] (3619:3619:3619) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2576:2576:2576))
        (PORT d[1] (3673:3673:3673) (3960:3960:3960))
        (PORT d[2] (4231:4231:4231) (4402:4402:4402))
        (PORT d[3] (3588:3588:3588) (3825:3825:3825))
        (PORT d[4] (3271:3271:3271) (3420:3420:3420))
        (PORT d[5] (3422:3422:3422) (3546:3546:3546))
        (PORT d[6] (3739:3739:3739) (3902:3902:3902))
        (PORT d[7] (5959:5959:5959) (5950:5950:5950))
        (PORT d[8] (5918:5918:5918) (5928:5928:5928))
        (PORT d[9] (3501:3501:3501) (3620:3620:3620))
        (PORT d[10] (4211:4211:4211) (4393:4393:4393))
        (PORT d[11] (4745:4745:4745) (4977:4977:4977))
        (PORT d[12] (5800:5800:5800) (5869:5869:5869))
        (PORT clk (2487:2487:2487) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (PORT d[0] (2166:2166:2166) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2532:2532:2532) (2500:2500:2500))
        (PORT datab (3920:3920:3920) (3982:3982:3982))
        (PORT datac (491:491:491) (562:562:562))
        (PORT datad (2803:2803:2803) (2810:2810:2810))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1536:1536:1536))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (971:971:971) (932:932:932))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6238:6238:6238) (6036:6036:6036))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1265:1265:1265))
        (PORT d[1] (1154:1154:1154) (1204:1204:1204))
        (PORT d[2] (1239:1239:1239) (1279:1279:1279))
        (PORT d[3] (1601:1601:1601) (1656:1656:1656))
        (PORT d[4] (1566:1566:1566) (1602:1602:1602))
        (PORT d[5] (1582:1582:1582) (1630:1630:1630))
        (PORT d[6] (2271:2271:2271) (2323:2323:2323))
        (PORT d[7] (1390:1390:1390) (1423:1423:1423))
        (PORT d[8] (1565:1565:1565) (1622:1622:1622))
        (PORT d[9] (1204:1204:1204) (1250:1250:1250))
        (PORT d[10] (1891:1891:1891) (1936:1936:1936))
        (PORT d[11] (1184:1184:1184) (1236:1236:1236))
        (PORT d[12] (3103:3103:3103) (3148:3148:3148))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1684:1684:1684))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT d[0] (2379:2379:2379) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2707:2707:2707))
        (PORT d[1] (1883:1883:1883) (1919:1919:1919))
        (PORT d[2] (1585:1585:1585) (1646:1646:1646))
        (PORT d[3] (1186:1186:1186) (1222:1222:1222))
        (PORT d[4] (2643:2643:2643) (2750:2750:2750))
        (PORT d[5] (1553:1553:1553) (1595:1595:1595))
        (PORT d[6] (1167:1167:1167) (1213:1213:1213))
        (PORT d[7] (1589:1589:1589) (1647:1647:1647))
        (PORT d[8] (1214:1214:1214) (1271:1271:1271))
        (PORT d[9] (1438:1438:1438) (1456:1456:1456))
        (PORT d[10] (1861:1861:1861) (1908:1908:1908))
        (PORT d[11] (2079:2079:2079) (2098:2098:2098))
        (PORT d[12] (4327:4327:4327) (4334:4334:4334))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (3042:3042:3042) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1788:1788:1788))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7546:7546:7546) (7817:7817:7817))
        (PORT d[1] (8546:8546:8546) (8999:8999:8999))
        (PORT d[2] (9111:9111:9111) (9144:9144:9144))
        (PORT d[3] (6925:6925:6925) (7024:7024:7024))
        (PORT d[4] (8171:8171:8171) (8175:8175:8175))
        (PORT d[5] (6160:6160:6160) (6272:6272:6272))
        (PORT d[6] (10068:10068:10068) (10275:10275:10275))
        (PORT d[7] (8367:8367:8367) (8275:8275:8275))
        (PORT d[8] (6419:6419:6419) (6860:6860:6860))
        (PORT d[9] (2159:2159:2159) (2214:2214:2214))
        (PORT d[10] (5315:5315:5315) (5472:5472:5472))
        (PORT d[11] (6649:6649:6649) (6736:6736:6736))
        (PORT d[12] (7076:7076:7076) (7121:7121:7121))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3777:3777:3777))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT d[0] (4379:4379:4379) (4408:4408:4408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2560:2560:2560))
        (PORT d[1] (3221:3221:3221) (3463:3463:3463))
        (PORT d[2] (4386:4386:4386) (4567:4567:4567))
        (PORT d[3] (3508:3508:3508) (3725:3725:3725))
        (PORT d[4] (1920:1920:1920) (2010:2010:2010))
        (PORT d[5] (2655:2655:2655) (2721:2721:2721))
        (PORT d[6] (2984:2984:2984) (3086:3086:3086))
        (PORT d[7] (6958:6958:6958) (6924:6924:6924))
        (PORT d[8] (8138:8138:8138) (8139:8139:8139))
        (PORT d[9] (3463:3463:3463) (3550:3550:3550))
        (PORT d[10] (3908:3908:3908) (4097:4097:4097))
        (PORT d[11] (3045:3045:3045) (3080:3080:3080))
        (PORT d[12] (5789:5789:5789) (5891:5891:5891))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (2993:2993:2993) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3258:3258:3258))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2699:2699:2699))
        (PORT d[1] (2712:2712:2712) (2764:2764:2764))
        (PORT d[2] (3474:3474:3474) (3530:3530:3530))
        (PORT d[3] (2662:2662:2662) (2703:2703:2703))
        (PORT d[4] (5121:5121:5121) (5175:5175:5175))
        (PORT d[5] (3069:3069:3069) (3120:3120:3120))
        (PORT d[6] (3708:3708:3708) (3755:3755:3755))
        (PORT d[7] (3466:3466:3466) (3476:3476:3476))
        (PORT d[8] (2931:2931:2931) (3155:3155:3155))
        (PORT d[9] (2396:2396:2396) (2563:2563:2563))
        (PORT d[10] (4086:4086:4086) (4120:4120:4120))
        (PORT d[11] (4819:4819:4819) (4850:4850:4850))
        (PORT d[12] (2665:2665:2665) (2708:2708:2708))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2039:2039:2039))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (2733:2733:2733) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1638:1638:1638))
        (PORT d[1] (2749:2749:2749) (2904:2904:2904))
        (PORT d[2] (3625:3625:3625) (3754:3754:3754))
        (PORT d[3] (3102:3102:3102) (3279:3279:3279))
        (PORT d[4] (2001:2001:2001) (2112:2112:2112))
        (PORT d[5] (3221:3221:3221) (3392:3392:3392))
        (PORT d[6] (2276:2276:2276) (2376:2376:2376))
        (PORT d[7] (2637:2637:2637) (2691:2691:2691))
        (PORT d[8] (2503:2503:2503) (2541:2541:2541))
        (PORT d[9] (2923:2923:2923) (3058:3058:3058))
        (PORT d[10] (3889:3889:3889) (4033:4033:4033))
        (PORT d[11] (3018:3018:3018) (3025:3025:3025))
        (PORT d[12] (2934:2934:2934) (2945:2945:2945))
        (PORT clk (2436:2436:2436) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2429:2429:2429))
        (PORT d[0] (1945:1945:1945) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3298:3298:3298))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3031:3031:3031))
        (PORT d[1] (2700:2700:2700) (2753:2753:2753))
        (PORT d[2] (2394:2394:2394) (2460:2460:2460))
        (PORT d[3] (2990:2990:2990) (3029:3029:3029))
        (PORT d[4] (6129:6129:6129) (6139:6139:6139))
        (PORT d[5] (3044:3044:3044) (3094:3094:3094))
        (PORT d[6] (2331:2331:2331) (2390:2390:2390))
        (PORT d[7] (3480:3480:3480) (3489:3489:3489))
        (PORT d[8] (2923:2923:2923) (3146:3146:3146))
        (PORT d[9] (2342:2342:2342) (2504:2504:2504))
        (PORT d[10] (4061:4061:4061) (4094:4094:4094))
        (PORT d[11] (2579:2579:2579) (2615:2615:2615))
        (PORT d[12] (2664:2664:2664) (2707:2707:2707))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1763:1763:1763))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT d[0] (2454:2454:2454) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3440:3440:3440))
        (PORT d[1] (2444:2444:2444) (2612:2612:2612))
        (PORT d[2] (3619:3619:3619) (3761:3761:3761))
        (PORT d[3] (3536:3536:3536) (3740:3740:3740))
        (PORT d[4] (1962:1962:1962) (2085:2085:2085))
        (PORT d[5] (3241:3241:3241) (3417:3417:3417))
        (PORT d[6] (2260:2260:2260) (2358:2358:2358))
        (PORT d[7] (2654:2654:2654) (2709:2709:2709))
        (PORT d[8] (2497:2497:2497) (2535:2535:2535))
        (PORT d[9] (3240:3240:3240) (3366:3366:3366))
        (PORT d[10] (4230:4230:4230) (4368:4368:4368))
        (PORT d[11] (3385:3385:3385) (3388:3388:3388))
        (PORT d[12] (2645:2645:2645) (2663:2663:2663))
        (PORT clk (2443:2443:2443) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (PORT d[0] (2439:2439:2439) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3277:3277:3277) (3336:3336:3336))
        (PORT datab (1809:1809:1809) (1857:1857:1857))
        (PORT datac (732:732:732) (730:730:730))
        (PORT datad (397:397:397) (398:398:398))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1278:1278:1278))
        (PORT datab (2159:2159:2159) (2121:2121:2121))
        (PORT datac (1242:1242:1242) (1236:1236:1236))
        (PORT datad (3887:3887:3887) (3941:3941:3941))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1745:1745:1745))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7203:7203:7203) (7473:7473:7473))
        (PORT d[1] (8523:8523:8523) (8972:8972:8972))
        (PORT d[2] (8748:8748:8748) (8780:8780:8780))
        (PORT d[3] (6618:6618:6618) (6722:6722:6722))
        (PORT d[4] (7842:7842:7842) (7852:7852:7852))
        (PORT d[5] (5775:5775:5775) (5887:5887:5887))
        (PORT d[6] (9739:9739:9739) (9941:9941:9941))
        (PORT d[7] (7139:7139:7139) (7080:7080:7080))
        (PORT d[8] (6398:6398:6398) (6836:6836:6836))
        (PORT d[9] (2732:2732:2732) (2884:2884:2884))
        (PORT d[10] (5007:5007:5007) (5172:5172:5172))
        (PORT d[11] (6304:6304:6304) (6391:6391:6391))
        (PORT d[12] (6737:6737:6737) (6785:6785:6785))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3094:3094:3094))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (3697:3697:3697) (3698:3698:3698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2402:2402:2402))
        (PORT d[1] (3165:3165:3165) (3403:3403:3403))
        (PORT d[2] (4049:4049:4049) (4235:4235:4235))
        (PORT d[3] (3515:3515:3515) (3714:3714:3714))
        (PORT d[4] (2283:2283:2283) (2372:2372:2372))
        (PORT d[5] (2112:2112:2112) (2208:2208:2208))
        (PORT d[6] (2627:2627:2627) (2732:2732:2732))
        (PORT d[7] (6584:6584:6584) (6549:6549:6549))
        (PORT d[8] (8124:8124:8124) (8125:8125:8125))
        (PORT d[9] (3135:3135:3135) (3215:3215:3215))
        (PORT d[10] (4602:4602:4602) (4744:4744:4744))
        (PORT d[11] (2764:2764:2764) (2816:2816:2816))
        (PORT d[12] (5503:5503:5503) (5583:5583:5583))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (4579:4579:4579) (4583:4583:4583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5895:5895:5895) (5688:5688:5688))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3018:3018:3018))
        (PORT d[1] (1644:1644:1644) (1697:1697:1697))
        (PORT d[2] (1580:1580:1580) (1636:1636:1636))
        (PORT d[3] (2668:2668:2668) (2711:2711:2711))
        (PORT d[4] (6217:6217:6217) (6252:6252:6252))
        (PORT d[5] (1629:1629:1629) (1683:1683:1683))
        (PORT d[6] (1917:1917:1917) (1968:1968:1968))
        (PORT d[7] (3515:3515:3515) (3535:3535:3535))
        (PORT d[8] (3257:3257:3257) (3477:3477:3477))
        (PORT d[9] (1555:1555:1555) (1597:1597:1597))
        (PORT d[10] (3370:3370:3370) (3402:3402:3402))
        (PORT d[11] (1924:1924:1924) (1962:1962:1962))
        (PORT d[12] (2309:2309:2309) (2354:2354:2354))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (1718:1718:1718))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT d[0] (2411:2411:2411) (2349:2349:2349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2377:2377:2377))
        (PORT d[1] (3365:3365:3365) (3507:3507:3507))
        (PORT d[2] (1958:1958:1958) (2017:2017:2017))
        (PORT d[3] (1925:1925:1925) (1976:1976:1976))
        (PORT d[4] (2269:2269:2269) (2376:2376:2376))
        (PORT d[5] (1998:1998:1998) (2050:2050:2050))
        (PORT d[6] (1841:1841:1841) (1878:1878:1878))
        (PORT d[7] (1639:1639:1639) (1709:1709:1709))
        (PORT d[8] (1896:1896:1896) (1941:1941:1941))
        (PORT d[9] (2163:2163:2163) (2176:2176:2176))
        (PORT d[10] (5020:5020:5020) (5160:5160:5160))
        (PORT d[11] (2057:2057:2057) (2073:2073:2073))
        (PORT d[12] (3688:3688:3688) (3704:3704:3704))
        (PORT clk (2486:2486:2486) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2478:2478:2478))
        (PORT d[0] (4080:4080:4080) (4040:4040:4040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1792:1792:1792))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7567:7567:7567) (7841:7841:7841))
        (PORT d[1] (8845:8845:8845) (9289:9289:9289))
        (PORT d[2] (9423:9423:9423) (9448:9448:9448))
        (PORT d[3] (6954:6954:6954) (7058:7058:7058))
        (PORT d[4] (7860:7860:7860) (7874:7874:7874))
        (PORT d[5] (6516:6516:6516) (6622:6622:6622))
        (PORT d[6] (10049:10049:10049) (10250:10250:10250))
        (PORT d[7] (7994:7994:7994) (7906:7906:7906))
        (PORT d[8] (6738:6738:6738) (7171:7171:7171))
        (PORT d[9] (2430:2430:2430) (2473:2473:2473))
        (PORT d[10] (5322:5322:5322) (5480:5480:5480))
        (PORT d[11] (6966:6966:6966) (7045:7045:7045))
        (PORT d[12] (7114:7114:7114) (7163:7163:7163))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2607:2607:2607))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT d[0] (3287:3287:3287) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2752:2752:2752))
        (PORT d[1] (3187:3187:3187) (3426:3426:3426))
        (PORT d[2] (4406:4406:4406) (4589:4589:4589))
        (PORT d[3] (3032:3032:3032) (3000:3000:3000))
        (PORT d[4] (1914:1914:1914) (2004:2004:2004))
        (PORT d[5] (2429:2429:2429) (2519:2519:2519))
        (PORT d[6] (3339:3339:3339) (3436:3436:3436))
        (PORT d[7] (6976:6976:6976) (6943:6943:6943))
        (PORT d[8] (2361:2361:2361) (2353:2353:2353))
        (PORT d[9] (3793:3793:3793) (3871:3871:3871))
        (PORT d[10] (4902:4902:4902) (5035:5035:5035))
        (PORT d[11] (2743:2743:2743) (2794:2794:2794))
        (PORT d[12] (6130:6130:6130) (6196:6196:6196))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (2729:2729:2729) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1438:1438:1438))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7222:7222:7222) (7500:7500:7500))
        (PORT d[1] (8510:8510:8510) (8959:8959:8959))
        (PORT d[2] (9063:9063:9063) (9092:9092:9092))
        (PORT d[3] (6617:6617:6617) (6727:6727:6727))
        (PORT d[4] (7843:7843:7843) (7853:7853:7853))
        (PORT d[5] (6112:6112:6112) (6221:6221:6221))
        (PORT d[6] (9776:9776:9776) (9981:9981:9981))
        (PORT d[7] (7698:7698:7698) (7616:7616:7616))
        (PORT d[8] (5738:5738:5738) (6222:6222:6222))
        (PORT d[9] (2707:2707:2707) (2858:2858:2858))
        (PORT d[10] (4976:4976:4976) (5138:5138:5138))
        (PORT d[11] (6642:6642:6642) (6729:6729:6729))
        (PORT d[12] (6775:6775:6775) (6828:6828:6828))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5280:5280:5280) (5320:5320:5320))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT d[0] (5902:5902:5902) (5951:5951:5951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2410:2410:2410))
        (PORT d[1] (3207:3207:3207) (3448:3448:3448))
        (PORT d[2] (4055:4055:4055) (4242:4242:4242))
        (PORT d[3] (3177:3177:3177) (3399:3399:3399))
        (PORT d[4] (2277:2277:2277) (2366:2366:2366))
        (PORT d[5] (2137:2137:2137) (2237:2237:2237))
        (PORT d[6] (2989:2989:2989) (3090:3090:3090))
        (PORT d[7] (6636:6636:6636) (6606:6606:6606))
        (PORT d[8] (8160:8160:8160) (8160:8160:8160))
        (PORT d[9] (3113:3113:3113) (3192:3192:3192))
        (PORT d[10] (4274:4274:4274) (4453:4453:4453))
        (PORT d[11] (2712:2712:2712) (2762:2762:2762))
        (PORT d[12] (5503:5503:5503) (5584:5584:5584))
        (PORT clk (2504:2504:2504) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (PORT d[0] (2743:2743:2743) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (604:604:604))
        (PORT datab (3918:3918:3918) (3981:3981:3981))
        (PORT datac (2369:2369:2369) (2288:2288:2288))
        (PORT datad (2341:2341:2341) (2240:2240:2240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (605:605:605))
        (PORT datab (2142:2142:2142) (2091:2091:2091))
        (PORT datac (976:976:976) (951:951:951))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2883:2883:2883) (2936:2936:2936))
        (PORT datac (2307:2307:2307) (2474:2474:2474))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (413:413:413))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2305:2305:2305) (2472:2472:2472))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1562:1562:1562) (1535:1535:1535))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2254:2254:2254) (2235:2235:2235))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2286:2286:2286) (2267:2267:2267))
        (PORT datac (1940:1940:1940) (1922:1922:1922))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (710:710:710) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4026:4026:4026) (4287:4287:4287))
        (PORT datad (2309:2309:2309) (2359:2359:2359))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2841:2841:2841) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux116\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (692:692:692) (726:726:726))
        (PORT datad (2441:2441:2441) (2459:2459:2459))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2215:2215:2215) (2224:2224:2224))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4418:4418:4418))
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4799:4799:4799) (4946:4946:4946))
        (PORT d[1] (5503:5503:5503) (5853:5853:5853))
        (PORT d[2] (4392:4392:4392) (4404:4404:4404))
        (PORT d[3] (4028:4028:4028) (4124:4124:4124))
        (PORT d[4] (4292:4292:4292) (4249:4249:4249))
        (PORT d[5] (4612:4612:4612) (4603:4603:4603))
        (PORT d[6] (5004:5004:5004) (5098:5098:5098))
        (PORT d[7] (4057:4057:4057) (4271:4271:4271))
        (PORT d[8] (4788:4788:4788) (5149:5149:5149))
        (PORT d[9] (5095:5095:5095) (5461:5461:5461))
        (PORT d[10] (4347:4347:4347) (4306:4306:4306))
        (PORT d[11] (4418:4418:4418) (4372:4372:4372))
        (PORT d[12] (4426:4426:4426) (4379:4379:4379))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3188:3188:3188))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (PORT d[0] (3783:3783:3783) (3819:3819:3819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2614:2614:2614))
        (PORT d[1] (3032:3032:3032) (3187:3187:3187))
        (PORT d[2] (4527:4527:4527) (4762:4762:4762))
        (PORT d[3] (3193:3193:3193) (3416:3416:3416))
        (PORT d[4] (3470:3470:3470) (3686:3686:3686))
        (PORT d[5] (4047:4047:4047) (4296:4296:4296))
        (PORT d[6] (2734:2734:2734) (2919:2919:2919))
        (PORT d[7] (4642:4642:4642) (4586:4586:4586))
        (PORT d[8] (4062:4062:4062) (4037:4037:4037))
        (PORT d[9] (3014:3014:3014) (3169:3169:3169))
        (PORT d[10] (3872:3872:3872) (4017:4017:4017))
        (PORT d[11] (5032:5032:5032) (5169:5169:5169))
        (PORT d[12] (4266:4266:4266) (4222:4222:4222))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (PORT d[0] (2017:2017:2017) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4783:4783:4783) (4744:4744:4744))
        (PORT clk (2554:2554:2554) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (4930:4930:4930))
        (PORT d[1] (5529:5529:5529) (5881:5881:5881))
        (PORT d[2] (4998:4998:4998) (5005:5005:5005))
        (PORT d[3] (4150:4150:4150) (4258:4258:4258))
        (PORT d[4] (4528:4528:4528) (4461:4461:4461))
        (PORT d[5] (4902:4902:4902) (4883:4883:4883))
        (PORT d[6] (4972:4972:4972) (5061:5061:5061))
        (PORT d[7] (4102:4102:4102) (4322:4322:4322))
        (PORT d[8] (4501:4501:4501) (4860:4860:4860))
        (PORT d[9] (5125:5125:5125) (5496:5496:5496))
        (PORT d[10] (4707:4707:4707) (4660:4660:4660))
        (PORT d[11] (4711:4711:4711) (4656:4656:4656))
        (PORT d[12] (5028:5028:5028) (4970:4970:4970))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3510:3510:3510))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT d[0] (4271:4271:4271) (4141:4141:4141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3129:3129:3129))
        (PORT d[1] (3031:3031:3031) (3187:3187:3187))
        (PORT d[2] (4863:4863:4863) (5086:5086:5086))
        (PORT d[3] (3075:3075:3075) (3287:3287:3287))
        (PORT d[4] (2773:2773:2773) (2985:2985:2985))
        (PORT d[5] (3949:3949:3949) (4188:4188:4188))
        (PORT d[6] (2814:2814:2814) (3007:3007:3007))
        (PORT d[7] (4655:4655:4655) (4598:4598:4598))
        (PORT d[8] (4395:4395:4395) (4365:4365:4365))
        (PORT d[9] (2842:2842:2842) (2927:2927:2927))
        (PORT d[10] (3835:3835:3835) (3987:3987:3987))
        (PORT d[11] (5033:5033:5033) (5170:5170:5170))
        (PORT d[12] (4306:4306:4306) (4266:4266:4266))
        (PORT clk (2508:2508:2508) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2504:2504:2504))
        (PORT d[0] (2323:2323:2323) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4802:4802:4802) (4765:4765:4765))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4965:4965:4965))
        (PORT d[1] (5189:5189:5189) (5537:5537:5537))
        (PORT d[2] (4738:4738:4738) (4745:4745:4745))
        (PORT d[3] (4198:4198:4198) (4309:4309:4309))
        (PORT d[4] (4582:4582:4582) (4520:4520:4520))
        (PORT d[5] (4954:4954:4954) (4938:4938:4938))
        (PORT d[6] (4666:4666:4666) (4756:4756:4756))
        (PORT d[7] (4300:4300:4300) (4493:4493:4493))
        (PORT d[8] (4818:4818:4818) (5175:5175:5175))
        (PORT d[9] (4827:4827:4827) (5198:5198:5198))
        (PORT d[10] (4702:4702:4702) (4657:4657:4657))
        (PORT d[11] (6007:6007:6007) (6126:6126:6126))
        (PORT d[12] (5719:5719:5719) (5850:5850:5850))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3749:3749:3749))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (4381:4381:4381) (4380:4380:4380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2866:2866:2866))
        (PORT d[1] (2664:2664:2664) (2825:2825:2825))
        (PORT d[2] (4881:4881:4881) (5104:5104:5104))
        (PORT d[3] (3197:3197:3197) (3417:3417:3417))
        (PORT d[4] (3354:3354:3354) (3548:3548:3548))
        (PORT d[5] (4620:4620:4620) (4567:4567:4567))
        (PORT d[6] (3041:3041:3041) (3210:3210:3210))
        (PORT d[7] (4646:4646:4646) (4589:4589:4589))
        (PORT d[8] (4385:4385:4385) (4354:4354:4354))
        (PORT d[9] (3329:3329:3329) (3479:3479:3479))
        (PORT d[10] (4102:4102:4102) (4234:4234:4234))
        (PORT d[11] (5379:5379:5379) (5510:5510:5510))
        (PORT d[12] (4506:4506:4506) (4439:4439:4439))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (2574:2574:2574) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1602:1602:1602))
        (PORT datab (2903:2903:2903) (2955:2955:2955))
        (PORT datac (1875:1875:1875) (1825:1825:1825))
        (PORT datad (1345:1345:1345) (1349:1349:1349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6111:6111:6111) (6244:6244:6244))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6711:6711:6711) (6919:6919:6919))
        (PORT d[1] (3723:3723:3723) (3974:3974:3974))
        (PORT d[2] (8975:8975:8975) (9042:9042:9042))
        (PORT d[3] (6365:6365:6365) (6542:6542:6542))
        (PORT d[4] (6691:6691:6691) (6864:6864:6864))
        (PORT d[5] (5610:5610:5610) (5786:5786:5786))
        (PORT d[6] (5853:5853:5853) (6036:6036:6036))
        (PORT d[7] (3989:3989:3989) (4183:4183:4183))
        (PORT d[8] (4084:4084:4084) (4380:4380:4380))
        (PORT d[9] (5082:5082:5082) (5387:5387:5387))
        (PORT d[10] (6975:6975:6975) (6946:6946:6946))
        (PORT d[11] (7162:7162:7162) (7228:7228:7228))
        (PORT d[12] (7640:7640:7640) (7848:7848:7848))
        (PORT clk (2481:2481:2481) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3647:3647:3647))
        (PORT clk (2481:2481:2481) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (PORT d[0] (4220:4220:4220) (4253:4253:4253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3401:3401:3401))
        (PORT d[1] (3913:3913:3913) (4117:4117:4117))
        (PORT d[2] (4508:4508:4508) (4736:4736:4736))
        (PORT d[3] (3150:3150:3150) (3367:3367:3367))
        (PORT d[4] (4411:4411:4411) (4709:4709:4709))
        (PORT d[5] (5326:5326:5326) (5704:5704:5704))
        (PORT d[6] (4216:4216:4216) (4432:4432:4432))
        (PORT d[7] (7595:7595:7595) (7511:7511:7511))
        (PORT d[8] (5582:5582:5582) (5707:5707:5707))
        (PORT d[9] (4149:4149:4149) (4362:4362:4362))
        (PORT d[10] (3921:3921:3921) (4091:4091:4091))
        (PORT d[11] (5205:5205:5205) (5310:5310:5310))
        (PORT d[12] (6221:6221:6221) (6367:6367:6367))
        (PORT clk (2439:2439:2439) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2431:2431:2431))
        (PORT d[0] (3884:3884:3884) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1602:1602:1602))
        (PORT datab (1368:1368:1368) (1384:1384:1384))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (3335:3335:3335) (3301:3301:3301))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2298:2298:2298))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6150:6150:6150) (6427:6427:6427))
        (PORT d[1] (7113:7113:7113) (7566:7566:7566))
        (PORT d[2] (7661:7661:7661) (7686:7686:7686))
        (PORT d[3] (5557:5557:5557) (5659:5659:5659))
        (PORT d[4] (6193:6193:6193) (6229:6229:6229))
        (PORT d[5] (6652:6652:6652) (6714:6714:6714))
        (PORT d[6] (8339:8339:8339) (8554:8554:8554))
        (PORT d[7] (5747:5747:5747) (5699:5699:5699))
        (PORT d[8] (5344:5344:5344) (5794:5794:5794))
        (PORT d[9] (3496:3496:3496) (3681:3681:3681))
        (PORT d[10] (4965:4965:4965) (5122:5122:5122))
        (PORT d[11] (6340:6340:6340) (6460:6460:6460))
        (PORT d[12] (5372:5372:5372) (5430:5430:5430))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5916:5916:5916) (5764:5764:5764))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT d[0] (6538:6538:6538) (6395:6395:6395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2461:2461:2461))
        (PORT d[1] (3584:3584:3584) (3867:3867:3867))
        (PORT d[2] (4965:4965:4965) (5127:5127:5127))
        (PORT d[3] (3196:3196:3196) (3428:3428:3428))
        (PORT d[4] (3639:3639:3639) (3786:3786:3786))
        (PORT d[5] (3092:3092:3092) (3208:3208:3208))
        (PORT d[6] (3081:3081:3081) (3245:3245:3245))
        (PORT d[7] (5282:5282:5282) (5264:5264:5264))
        (PORT d[8] (6591:6591:6591) (6596:6596:6596))
        (PORT d[9] (3516:3516:3516) (3623:3623:3623))
        (PORT d[10] (4234:4234:4234) (4421:4421:4421))
        (PORT d[11] (4650:4650:4650) (4837:4837:4837))
        (PORT d[12] (5461:5461:5461) (5534:5534:5534))
        (PORT clk (2459:2459:2459) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2451:2451:2451))
        (PORT d[0] (3141:3141:3141) (3190:3190:3190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4356:4356:4356))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (4914:4914:4914))
        (PORT d[1] (5853:5853:5853) (6204:6204:6204))
        (PORT d[2] (3976:3976:3976) (3998:3998:3998))
        (PORT d[3] (4183:4183:4183) (4301:4301:4301))
        (PORT d[4] (3993:3993:3993) (3936:3936:3936))
        (PORT d[5] (3959:3959:3959) (3958:3958:3958))
        (PORT d[6] (3940:3940:3940) (3947:3947:3947))
        (PORT d[7] (4095:4095:4095) (4315:4315:4315))
        (PORT d[8] (5128:5128:5128) (5488:5488:5488))
        (PORT d[9] (5443:5443:5443) (5807:5807:5807))
        (PORT d[10] (4030:4030:4030) (3993:3993:3993))
        (PORT d[11] (4080:4080:4080) (4042:4042:4042))
        (PORT d[12] (3903:3903:3903) (3891:3891:3891))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3152:3152:3152))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (3914:3914:3914) (3783:3783:3783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (3111:3111:3111))
        (PORT d[1] (2355:2355:2355) (2527:2527:2527))
        (PORT d[2] (4928:4928:4928) (5096:5096:5096))
        (PORT d[3] (3551:3551:3551) (3770:3770:3770))
        (PORT d[4] (3821:3821:3821) (4036:4036:4036))
        (PORT d[5] (3603:3603:3603) (3575:3575:3575))
        (PORT d[6] (2800:2800:2800) (2992:2992:2992))
        (PORT d[7] (4332:4332:4332) (4275:4275:4275))
        (PORT d[8] (3696:3696:3696) (3671:3671:3671))
        (PORT d[9] (3329:3329:3329) (3479:3479:3479))
        (PORT d[10] (4201:4201:4201) (4349:4349:4349))
        (PORT d[11] (4611:4611:4611) (4748:4748:4748))
        (PORT d[12] (3908:3908:3908) (3865:3865:3865))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (2172:2172:2172) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4775:4775:4775) (4737:4737:4737))
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4990:4990:4990))
        (PORT d[1] (4940:4940:4940) (5329:5329:5329))
        (PORT d[2] (4732:4732:4732) (4740:4740:4740))
        (PORT d[3] (4197:4197:4197) (4309:4309:4309))
        (PORT d[4] (4499:4499:4499) (4436:4436:4436))
        (PORT d[5] (4921:4921:4921) (4903:4903:4903))
        (PORT d[6] (4508:4508:4508) (4517:4517:4517))
        (PORT d[7] (4109:4109:4109) (4330:4330:4330))
        (PORT d[8] (4839:4839:4839) (5196:5196:5196))
        (PORT d[9] (5097:5097:5097) (5461:5461:5461))
        (PORT d[10] (4701:4701:4701) (4656:4656:4656))
        (PORT d[11] (4749:4749:4749) (4696:4696:4696))
        (PORT d[12] (4795:4795:4795) (4744:4744:4744))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (4710:4710:4710))
        (PORT clk (2542:2542:2542) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (PORT d[0] (5408:5408:5408) (5341:5341:5341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2890:2890:2890))
        (PORT d[1] (2676:2676:2676) (2834:2834:2834))
        (PORT d[2] (4908:4908:4908) (5134:5134:5134))
        (PORT d[3] (3164:3164:3164) (3383:3383:3383))
        (PORT d[4] (3123:3123:3123) (3341:3341:3341))
        (PORT d[5] (3675:3675:3675) (3926:3926:3926))
        (PORT d[6] (2835:2835:2835) (3031:3031:3031))
        (PORT d[7] (4972:4972:4972) (4907:4907:4907))
        (PORT d[8] (4384:4384:4384) (4353:4353:4353))
        (PORT d[9] (3302:3302:3302) (3451:3451:3451))
        (PORT d[10] (3522:3522:3522) (3662:3662:3662))
        (PORT d[11] (5348:5348:5348) (5477:5477:5477))
        (PORT d[12] (4320:4320:4320) (4283:4283:4283))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (PORT d[0] (2541:2541:2541) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4385:4385:4385) (4347:4347:4347))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4860:4860:4860) (5009:5009:5009))
        (PORT d[1] (6202:6202:6202) (6551:6551:6551))
        (PORT d[2] (4375:4375:4375) (4394:4394:4394))
        (PORT d[3] (4523:4523:4523) (4638:4638:4638))
        (PORT d[4] (4297:4297:4297) (4236:4236:4236))
        (PORT d[5] (4580:4580:4580) (4567:4567:4567))
        (PORT d[6] (6095:6095:6095) (6172:6172:6172))
        (PORT d[7] (4770:4770:4770) (4981:4981:4981))
        (PORT d[8] (5544:5544:5544) (5908:5908:5908))
        (PORT d[9] (3098:3098:3098) (3288:3288:3288))
        (PORT d[10] (4382:4382:4382) (4340:4340:4340))
        (PORT d[11] (4454:4454:4454) (4412:4412:4412))
        (PORT d[12] (5338:5338:5338) (5256:5256:5256))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3098:3098:3098))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT d[0] (3850:3850:3850) (3735:3735:3735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2591:2591:2591))
        (PORT d[1] (3044:3044:3044) (3196:3196:3196))
        (PORT d[2] (5000:5000:5000) (5174:5174:5174))
        (PORT d[3] (3084:3084:3084) (3280:3280:3280))
        (PORT d[4] (4150:4150:4150) (4359:4359:4359))
        (PORT d[5] (3901:3901:3901) (3846:3846:3846))
        (PORT d[6] (2597:2597:2597) (2702:2702:2702))
        (PORT d[7] (4033:4033:4033) (3982:3982:3982))
        (PORT d[8] (5037:5037:5037) (4972:4972:4972))
        (PORT d[9] (2857:2857:2857) (2937:2937:2937))
        (PORT d[10] (4161:4161:4161) (4308:4308:4308))
        (PORT d[11] (3915:3915:3915) (4070:4070:4070))
        (PORT d[12] (3955:3955:3955) (3914:3914:3914))
        (PORT clk (2478:2478:2478) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2474:2474:2474))
        (PORT d[0] (1632:1632:1632) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1597:1597:1597))
        (PORT datab (2881:2881:2881) (2926:2926:2926))
        (PORT datac (2094:2094:2094) (2073:2073:2073))
        (PORT datad (1088:1088:1088) (1078:1078:1078))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1597:1597:1597))
        (PORT datab (2226:2226:2226) (2191:2191:2191))
        (PORT datac (1329:1329:1329) (1334:1334:1334))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4393:4393:4393))
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5893:5893:5893) (6097:6097:6097))
        (PORT d[1] (5374:5374:5374) (5808:5808:5808))
        (PORT d[2] (4252:4252:4252) (4328:4328:4328))
        (PORT d[3] (4380:4380:4380) (4428:4428:4428))
        (PORT d[4] (4651:4651:4651) (4657:4657:4657))
        (PORT d[5] (4352:4352:4352) (4378:4378:4378))
        (PORT d[6] (6668:6668:6668) (6894:6894:6894))
        (PORT d[7] (3789:3789:3789) (3794:3794:3794))
        (PORT d[8] (4787:4787:4787) (5152:5152:5152))
        (PORT d[9] (2796:2796:2796) (3003:3003:3003))
        (PORT d[10] (6133:6133:6133) (6087:6087:6087))
        (PORT d[11] (4302:4302:4302) (4311:4311:4311))
        (PORT d[12] (5164:5164:5164) (5177:5177:5177))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3404:3404:3404))
        (PORT clk (2525:2525:2525) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (PORT d[0] (3950:3950:3950) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3378:3378:3378))
        (PORT d[1] (2780:2780:2780) (2983:2983:2983))
        (PORT d[2] (4669:4669:4669) (4850:4850:4850))
        (PORT d[3] (3166:3166:3166) (3381:3381:3381))
        (PORT d[4] (2394:2394:2394) (2554:2554:2554))
        (PORT d[5] (3273:3273:3273) (3489:3489:3489))
        (PORT d[6] (3072:3072:3072) (3257:3257:3257))
        (PORT d[7] (4711:4711:4711) (4740:4740:4740))
        (PORT d[8] (3865:3865:3865) (3887:3887:3887))
        (PORT d[9] (3296:3296:3296) (3467:3467:3467))
        (PORT d[10] (3888:3888:3888) (4033:4033:4033))
        (PORT d[11] (4514:4514:4514) (4514:4514:4514))
        (PORT d[12] (4903:4903:4903) (4908:4908:4908))
        (PORT clk (2483:2483:2483) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (PORT d[0] (2108:2108:2108) (2154:2154:2154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4787:4787:4787))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4840:4840:4840) (4987:4987:4987))
        (PORT d[1] (5519:5519:5519) (5869:5869:5869))
        (PORT d[2] (4720:4720:4720) (4741:4741:4741))
        (PORT d[3] (4191:4191:4191) (4303:4303:4303))
        (PORT d[4] (4293:4293:4293) (4245:4245:4245))
        (PORT d[5] (4949:4949:4949) (4914:4914:4914))
        (PORT d[6] (4965:4965:4965) (5053:5053:5053))
        (PORT d[7] (4355:4355:4355) (4571:4571:4571))
        (PORT d[8] (4833:4833:4833) (5188:5188:5188))
        (PORT d[9] (5086:5086:5086) (5451:5451:5451))
        (PORT d[10] (4721:4721:4721) (4676:4676:4676))
        (PORT d[11] (6324:6324:6324) (6432:6432:6432))
        (PORT d[12] (4789:4789:4789) (4738:4738:4738))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3453:3453:3453))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (4081:4081:4081) (4084:4084:4084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3129:3129:3129))
        (PORT d[1] (2681:2681:2681) (2836:2836:2836))
        (PORT d[2] (4336:4336:4336) (4528:4528:4528))
        (PORT d[3] (3464:3464:3464) (3670:3670:3670))
        (PORT d[4] (3474:3474:3474) (3689:3689:3689))
        (PORT d[5] (4010:4010:4010) (4245:4245:4245))
        (PORT d[6] (2796:2796:2796) (2987:2987:2987))
        (PORT d[7] (4999:4999:4999) (4935:4935:4935))
        (PORT d[8] (4416:4416:4416) (4386:4386:4386))
        (PORT d[9] (3295:3295:3295) (3443:3443:3443))
        (PORT d[10] (3484:3484:3484) (3623:3623:3623))
        (PORT d[11] (5367:5367:5367) (5498:5498:5498))
        (PORT d[12] (4288:4288:4288) (4247:4247:4247))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (PORT d[0] (2503:2503:2503) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6151:6151:6151) (6283:6283:6283))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6320:6320:6320) (6531:6531:6531))
        (PORT d[1] (4019:4019:4019) (4262:4262:4262))
        (PORT d[2] (8571:8571:8571) (8645:8645:8645))
        (PORT d[3] (6003:6003:6003) (6182:6182:6182))
        (PORT d[4] (6684:6684:6684) (6856:6856:6856))
        (PORT d[5] (6591:6591:6591) (6770:6770:6770))
        (PORT d[6] (5819:5819:5819) (6000:6000:6000))
        (PORT d[7] (4256:4256:4256) (4445:4445:4445))
        (PORT d[8] (4044:4044:4044) (4335:4335:4335))
        (PORT d[9] (4725:4725:4725) (5032:5032:5032))
        (PORT d[10] (6670:6670:6670) (6647:6647:6647))
        (PORT d[11] (6822:6822:6822) (6891:6891:6891))
        (PORT d[12] (7344:7344:7344) (7558:7558:7558))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4547:4547:4547))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (PORT d[0] (5073:5073:5073) (5174:5174:5174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (3799:3799:3799))
        (PORT d[1] (3168:3168:3168) (3399:3399:3399))
        (PORT d[2] (4505:4505:4505) (4735:4735:4735))
        (PORT d[3] (3190:3190:3190) (3413:3413:3413))
        (PORT d[4] (4025:4025:4025) (4320:4320:4320))
        (PORT d[5] (5287:5287:5287) (5660:5660:5660))
        (PORT d[6] (4151:4151:4151) (4362:4362:4362))
        (PORT d[7] (7242:7242:7242) (7160:7160:7160))
        (PORT d[8] (5587:5587:5587) (5712:5712:5712))
        (PORT d[9] (3811:3811:3811) (4031:4031:4031))
        (PORT d[10] (3957:3957:3957) (4136:4136:4136))
        (PORT d[11] (4788:4788:4788) (4892:4892:4892))
        (PORT d[12] (7008:7008:7008) (7194:7194:7194))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (2485:2485:2485) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6141:6141:6141) (6257:6257:6257))
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6665:6665:6665) (6871:6871:6871))
        (PORT d[1] (3652:3652:3652) (3913:3913:3913))
        (PORT d[2] (8975:8975:8975) (9057:9057:9057))
        (PORT d[3] (6354:6354:6354) (6531:6531:6531))
        (PORT d[4] (7064:7064:7064) (7239:7239:7239))
        (PORT d[5] (5602:5602:5602) (5776:5776:5776))
        (PORT d[6] (5839:5839:5839) (6027:6027:6027))
        (PORT d[7] (3941:3941:3941) (4136:4136:4136))
        (PORT d[8] (4413:4413:4413) (4707:4707:4707))
        (PORT d[9] (5446:5446:5446) (5749:5749:5749))
        (PORT d[10] (7015:7015:7015) (6990:6990:6990))
        (PORT d[11] (7166:7166:7166) (7232:7232:7232))
        (PORT d[12] (6614:6614:6614) (6804:6804:6804))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4210:4210:4210))
        (PORT clk (2496:2496:2496) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (PORT d[0] (4589:4589:4589) (4538:4538:4538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3408:3408:3408))
        (PORT d[1] (3136:3136:3136) (3357:3357:3357))
        (PORT d[2] (4882:4882:4882) (5106:5106:5106))
        (PORT d[3] (3047:3047:3047) (3247:3247:3247))
        (PORT d[4] (4393:4393:4393) (4690:4690:4690))
        (PORT d[5] (5645:5645:5645) (6017:6017:6017))
        (PORT d[6] (3571:3571:3571) (3834:3834:3834))
        (PORT d[7] (7662:7662:7662) (7585:7585:7585))
        (PORT d[8] (5597:5597:5597) (5726:5726:5726))
        (PORT d[9] (4187:4187:4187) (4405:4405:4405))
        (PORT d[10] (4301:4301:4301) (4480:4480:4480))
        (PORT d[11] (5550:5550:5550) (5646:5646:5646))
        (PORT d[12] (7346:7346:7346) (7527:7527:7527))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (3616:3616:3616) (3739:3739:3739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1602:1602:1602))
        (PORT datab (2902:2902:2902) (2955:2955:2955))
        (PORT datac (3061:3061:3061) (3063:3063:3063))
        (PORT datad (3419:3419:3419) (3419:3419:3419))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2827:2827:2827) (2834:2834:2834))
        (PORT datab (2908:2908:2908) (2962:2962:2962))
        (PORT datac (1375:1375:1375) (1371:1371:1371))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (419:419:419))
        (PORT datab (2735:2735:2735) (2716:2716:2716))
        (PORT datac (2522:2522:2522) (2486:2486:2486))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (2921:2921:2921))
        (PORT clk (2556:2556:2556) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5905:5905:5905) (6023:6023:6023))
        (PORT d[1] (2476:2476:2476) (2613:2613:2613))
        (PORT d[2] (6599:6599:6599) (6629:6629:6629))
        (PORT d[3] (6651:6651:6651) (6743:6743:6743))
        (PORT d[4] (1930:1930:1930) (1877:1877:1877))
        (PORT d[5] (6335:6335:6335) (6349:6349:6349))
        (PORT d[6] (7497:7497:7497) (7638:7638:7638))
        (PORT d[7] (1951:1951:1951) (1919:1919:1919))
        (PORT d[8] (3568:3568:3568) (3729:3729:3729))
        (PORT d[9] (4952:4952:4952) (5150:5150:5150))
        (PORT d[10] (6555:6555:6555) (6510:6510:6510))
        (PORT d[11] (5777:5777:5777) (5765:5765:5765))
        (PORT d[12] (2305:2305:2305) (2277:2277:2277))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2650:2650:2650))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (PORT d[0] (3435:3435:3435) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2586:2586:2586))
        (PORT d[1] (3273:3273:3273) (3380:3380:3380))
        (PORT d[2] (2548:2548:2548) (2494:2494:2494))
        (PORT d[3] (1850:1850:1850) (1932:1932:1932))
        (PORT d[4] (3426:3426:3426) (3569:3569:3569))
        (PORT d[5] (2910:2910:2910) (2864:2864:2864))
        (PORT d[6] (2671:2671:2671) (2781:2781:2781))
        (PORT d[7] (2315:2315:2315) (2281:2281:2281))
        (PORT d[8] (2419:2419:2419) (2404:2404:2404))
        (PORT d[9] (2015:2015:2015) (2001:2001:2001))
        (PORT d[10] (4206:4206:4206) (4307:4307:4307))
        (PORT d[11] (2011:2011:2011) (2013:2013:2013))
        (PORT d[12] (3665:3665:3665) (3639:3639:3639))
        (PORT clk (2510:2510:2510) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2506:2506:2506))
        (PORT d[0] (1995:1995:1995) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5106:5106:5106) (5092:5092:5092))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5188:5188:5188) (5325:5325:5325))
        (PORT d[1] (6092:6092:6092) (6471:6471:6471))
        (PORT d[2] (5405:5405:5405) (5323:5323:5323))
        (PORT d[3] (4888:4888:4888) (4985:4985:4985))
        (PORT d[4] (6453:6453:6453) (6552:6552:6552))
        (PORT d[5] (4793:4793:4793) (4896:4896:4896))
        (PORT d[6] (5044:5044:5044) (5163:5163:5163))
        (PORT d[7] (3617:3617:3617) (3785:3785:3785))
        (PORT d[8] (4776:4776:4776) (5100:5100:5100))
        (PORT d[9] (5164:5164:5164) (5535:5535:5535))
        (PORT d[10] (6661:6661:6661) (6565:6565:6565))
        (PORT d[11] (6624:6624:6624) (6685:6685:6685))
        (PORT d[12] (5874:5874:5874) (6032:6032:6032))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4400:4400:4400))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT d[0] (5261:5261:5261) (5057:5057:5057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2647:2647:2647))
        (PORT d[1] (3373:3373:3373) (3510:3510:3510))
        (PORT d[2] (4103:4103:4103) (4296:4296:4296))
        (PORT d[3] (3032:3032:3032) (3194:3194:3194))
        (PORT d[4] (3838:3838:3838) (4039:4039:4039))
        (PORT d[5] (4948:4948:4948) (4942:4942:4942))
        (PORT d[6] (4204:4204:4204) (4458:4458:4458))
        (PORT d[7] (5179:5179:5179) (5084:5084:5084))
        (PORT d[8] (4871:4871:4871) (4940:4940:4940))
        (PORT d[9] (3186:3186:3186) (3314:3314:3314))
        (PORT d[10] (3087:3087:3087) (3187:3187:3187))
        (PORT d[11] (3879:3879:3879) (4033:4033:4033))
        (PORT d[12] (5061:5061:5061) (4944:4944:4944))
        (PORT clk (2487:2487:2487) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2483:2483:2483))
        (PORT d[0] (2218:2218:2218) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1599:1599:1599))
        (PORT datab (2908:2908:2908) (2961:2961:2961))
        (PORT datac (1912:1912:1912) (1858:1858:1858))
        (PORT datad (1873:1873:1873) (1836:1836:1836))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6101:6101:6101) (6231:6231:6231))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5849:5849:5849))
        (PORT d[1] (4083:4083:4083) (4369:4369:4369))
        (PORT d[2] (7589:7589:7589) (7694:7694:7694))
        (PORT d[3] (5307:5307:5307) (5490:5490:5490))
        (PORT d[4] (6301:6301:6301) (6473:6473:6473))
        (PORT d[5] (5926:5926:5926) (6123:6123:6123))
        (PORT d[6] (5805:5805:5805) (5950:5950:5950))
        (PORT d[7] (4310:4310:4310) (4538:4538:4538))
        (PORT d[8] (3649:3649:3649) (3937:3937:3937))
        (PORT d[9] (3972:3972:3972) (4284:4284:4284))
        (PORT d[10] (6304:6304:6304) (6283:6283:6283))
        (PORT d[11] (6148:6148:6148) (6226:6226:6226))
        (PORT d[12] (6587:6587:6587) (6802:6802:6802))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3600:3600:3600))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT d[0] (4127:4127:4127) (4229:4229:4229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3817:3817:3817))
        (PORT d[1] (3180:3180:3180) (3409:3409:3409))
        (PORT d[2] (5202:5202:5202) (5415:5415:5415))
        (PORT d[3] (3739:3739:3739) (3962:3962:3962))
        (PORT d[4] (3660:3660:3660) (3956:3956:3956))
        (PORT d[5] (5146:5146:5146) (5505:5505:5505))
        (PORT d[6] (3160:3160:3160) (3391:3391:3391))
        (PORT d[7] (6497:6497:6497) (6422:6422:6422))
        (PORT d[8] (5118:5118:5118) (5142:5142:5142))
        (PORT d[9] (3793:3793:3793) (4011:4011:4011))
        (PORT d[10] (3842:3842:3842) (3977:3977:3977))
        (PORT d[11] (4095:4095:4095) (4207:4207:4207))
        (PORT d[12] (6928:6928:6928) (7104:7104:7104))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (3008:3008:3008) (3147:3147:3147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5183:5183:5183) (5183:5183:5183))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5624:5624:5624) (5801:5801:5801))
        (PORT d[1] (4833:4833:4833) (5177:5177:5177))
        (PORT d[2] (7629:7629:7629) (7695:7695:7695))
        (PORT d[3] (4908:4908:4908) (5041:5041:5041))
        (PORT d[4] (6121:6121:6121) (6270:6270:6270))
        (PORT d[5] (5583:5583:5583) (5757:5757:5757))
        (PORT d[6] (5418:5418:5418) (5547:5547:5547))
        (PORT d[7] (5592:5592:5592) (5839:5839:5839))
        (PORT d[8] (4478:4478:4478) (4696:4696:4696))
        (PORT d[9] (4318:4318:4318) (4644:4644:4644))
        (PORT d[10] (5611:5611:5611) (5577:5577:5577))
        (PORT d[11] (5860:5860:5860) (5911:5911:5911))
        (PORT d[12] (6272:6272:6272) (6465:6465:6465))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3285:3285:3285))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT d[0] (3935:3935:3935) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3693:3693:3693))
        (PORT d[1] (2777:2777:2777) (2955:2955:2955))
        (PORT d[2] (4405:4405:4405) (4616:4616:4616))
        (PORT d[3] (3185:3185:3185) (3404:3404:3404))
        (PORT d[4] (3609:3609:3609) (3869:3869:3869))
        (PORT d[5] (4166:4166:4166) (4469:4469:4469))
        (PORT d[6] (3416:3416:3416) (3613:3613:3613))
        (PORT d[7] (6609:6609:6609) (6491:6491:6491))
        (PORT d[8] (5162:5162:5162) (5230:5230:5230))
        (PORT d[9] (3908:3908:3908) (4050:4050:4050))
        (PORT d[10] (3539:3539:3539) (3657:3657:3657))
        (PORT d[11] (4402:4402:4402) (4468:4468:4468))
        (PORT d[12] (6292:6292:6292) (6449:6449:6449))
        (PORT clk (2491:2491:2491) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2480:2480:2480))
        (PORT d[0] (2643:2643:2643) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2909:2909:2909) (2963:2963:2963))
        (PORT datac (2997:2997:2997) (3080:3080:3080))
        (PORT datad (2786:2786:2786) (2828:2828:2828))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2730:2730:2730) (2711:2711:2711))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3118:3118:3118) (3029:3029:3029))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (3701:3701:3701) (3716:3716:3716))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2557:2557:2557))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2287:2287:2287) (2268:2268:2268))
        (PORT datac (734:734:734) (784:784:784))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4122:4122:4122) (4431:4431:4431))
        (PORT datad (2307:2307:2307) (2357:2357:2357))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2841:2841:2841) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux115\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (689:689:689) (709:709:709))
        (PORT datad (2436:2436:2436) (2453:2453:2453))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2215:2215:2215) (2224:2224:2224))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2045:2045:2045))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (3007:3007:3007))
        (PORT d[1] (6811:6811:6811) (7242:7242:7242))
        (PORT d[2] (3122:3122:3122) (3195:3195:3195))
        (PORT d[3] (3031:3031:3031) (3071:3071:3071))
        (PORT d[4] (5809:5809:5809) (5825:5825:5825))
        (PORT d[5] (3048:3048:3048) (3096:3096:3096))
        (PORT d[6] (3367:3367:3367) (3419:3419:3419))
        (PORT d[7] (3118:3118:3118) (3133:3133:3133))
        (PORT d[8] (5489:5489:5489) (5841:5841:5841))
        (PORT d[9] (3121:3121:3121) (3326:3326:3326))
        (PORT d[10] (3731:3731:3731) (3773:3773:3773))
        (PORT d[11] (4436:4436:4436) (4461:4461:4461))
        (PORT d[12] (3015:3015:3015) (3055:3055:3055))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3380:3380:3380))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT d[0] (3919:3919:3919) (4011:4011:4011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3100:3100:3100))
        (PORT d[1] (3532:3532:3532) (3743:3743:3743))
        (PORT d[2] (4363:4363:4363) (4524:4524:4524))
        (PORT d[3] (3151:3151:3151) (3340:3340:3340))
        (PORT d[4] (2336:2336:2336) (2496:2496:2496))
        (PORT d[5] (3188:3188:3188) (3359:3359:3359))
        (PORT d[6] (2632:2632:2632) (2732:2732:2732))
        (PORT d[7] (3010:3010:3010) (3062:3062:3062))
        (PORT d[8] (2901:2901:2901) (2939:2939:2939))
        (PORT d[9] (3255:3255:3255) (3382:3382:3382))
        (PORT d[10] (3519:3519:3519) (3667:3667:3667))
        (PORT d[11] (3707:3707:3707) (3703:3703:3703))
        (PORT d[12] (3251:3251:3251) (3254:3254:3254))
        (PORT clk (2450:2450:2450) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2443:2443:2443))
        (PORT d[0] (1790:1790:1790) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2075:2075:2075))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3081:3081:3081))
        (PORT d[1] (6783:6783:6783) (7209:7209:7209))
        (PORT d[2] (3100:3100:3100) (3172:3172:3172))
        (PORT d[3] (3028:3028:3028) (3071:3071:3071))
        (PORT d[4] (5496:5496:5496) (5516:5516:5516))
        (PORT d[5] (3039:3039:3039) (3087:3087:3087))
        (PORT d[6] (3390:3390:3390) (3447:3447:3447))
        (PORT d[7] (2814:2814:2814) (2837:2837:2837))
        (PORT d[8] (3643:3643:3643) (3854:3854:3854))
        (PORT d[9] (3107:3107:3107) (3310:3310:3310))
        (PORT d[10] (3697:3697:3697) (3736:3736:3736))
        (PORT d[11] (4435:4435:4435) (4460:4460:4460))
        (PORT d[12] (3897:3897:3897) (3909:3909:3909))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2388:2388:2388))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT d[0] (3088:3088:3088) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (3083:3083:3083))
        (PORT d[1] (3530:3530:3530) (3741:3741:3741))
        (PORT d[2] (3981:3981:3981) (4103:4103:4103))
        (PORT d[3] (3153:3153:3153) (3343:3343:3343))
        (PORT d[4] (2330:2330:2330) (2489:2489:2489))
        (PORT d[5] (3162:3162:3162) (3318:3318:3318))
        (PORT d[6] (3780:3780:3780) (3960:3960:3960))
        (PORT d[7] (3711:3711:3711) (3757:3757:3757))
        (PORT d[8] (3560:3560:3560) (3591:3591:3591))
        (PORT d[9] (2912:2912:2912) (3046:3046:3046))
        (PORT d[10] (3835:3835:3835) (3964:3964:3964))
        (PORT d[11] (3355:3355:3355) (3358:3358:3358))
        (PORT d[12] (3918:3918:3918) (3908:3908:3908))
        (PORT clk (2455:2455:2455) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2449:2449:2449))
        (PORT d[0] (2533:2533:2533) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3269:3269:3269) (3327:3327:3327))
        (PORT datab (1415:1415:1415) (1366:1366:1366))
        (PORT datac (1773:1773:1773) (1828:1828:1828))
        (PORT datad (1317:1317:1317) (1275:1275:1275))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2393:2393:2393))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3414:3414:3414))
        (PORT d[1] (6506:6506:6506) (6947:6947:6947))
        (PORT d[2] (3152:3152:3152) (3225:3225:3225))
        (PORT d[3] (3025:3025:3025) (3066:3066:3066))
        (PORT d[4] (5435:5435:5435) (5451:5451:5451))
        (PORT d[5] (3359:3359:3359) (3400:3400:3400))
        (PORT d[6] (3029:3029:3029) (3091:3091:3091))
        (PORT d[7] (4153:4153:4153) (4160:4160:4160))
        (PORT d[8] (5207:5207:5207) (5569:5569:5569))
        (PORT d[9] (2761:2761:2761) (2965:2965:2965))
        (PORT d[10] (3322:3322:3322) (3357:3357:3357))
        (PORT d[11] (3332:3332:3332) (3358:3358:3358))
        (PORT d[12] (3891:3891:3891) (3903:3903:3903))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2247:2247:2247))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT d[0] (2897:2897:2897) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3045:3045:3045))
        (PORT d[1] (3196:3196:3196) (3413:3413:3413))
        (PORT d[2] (4289:4289:4289) (4445:4445:4445))
        (PORT d[3] (3147:3147:3147) (3350:3350:3350))
        (PORT d[4] (2425:2425:2425) (2591:2591:2591))
        (PORT d[5] (4379:4379:4379) (4584:4584:4584))
        (PORT d[6] (2994:2994:2994) (3087:3087:3087))
        (PORT d[7] (3375:3375:3375) (3431:3431:3431))
        (PORT d[8] (3520:3520:3520) (3547:3547:3547))
        (PORT d[9] (3267:3267:3267) (3398:3398:3398))
        (PORT d[10] (3771:3771:3771) (3906:3906:3906))
        (PORT d[11] (3704:3704:3704) (3700:3700:3700))
        (PORT d[12] (3623:3623:3623) (3627:3627:3627))
        (PORT clk (2467:2467:2467) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (PORT d[0] (1710:1710:1710) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2023:2023:2023))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2333:2333:2333))
        (PORT d[1] (2382:2382:2382) (2442:2442:2442))
        (PORT d[2] (2351:2351:2351) (2415:2415:2415))
        (PORT d[3] (2991:2991:2991) (3030:3030:3030))
        (PORT d[4] (6186:6186:6186) (6195:6195:6195))
        (PORT d[5] (3378:3378:3378) (3424:3424:3424))
        (PORT d[6] (2664:2664:2664) (2713:2713:2713))
        (PORT d[7] (3517:3517:3517) (3531:3531:3531))
        (PORT d[8] (2908:2908:2908) (3129:3129:3129))
        (PORT d[9] (3533:3533:3533) (3742:3742:3742))
        (PORT d[10] (4359:4359:4359) (4383:4383:4383))
        (PORT d[11] (5168:5168:5168) (5184:5184:5184))
        (PORT d[12] (2656:2656:2656) (2698:2698:2698))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1708:1708:1708))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT d[0] (2418:2418:2418) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1688:1688:1688))
        (PORT d[1] (2711:2711:2711) (2869:2869:2869))
        (PORT d[2] (3940:3940:3940) (4071:4071:4071))
        (PORT d[3] (3110:3110:3110) (3288:3288:3288))
        (PORT d[4] (2012:2012:2012) (2135:2135:2135))
        (PORT d[5] (3218:3218:3218) (3389:3389:3389))
        (PORT d[6] (1911:1911:1911) (2017:2017:2017))
        (PORT d[7] (2612:2612:2612) (2664:2664:2664))
        (PORT d[8] (2485:2485:2485) (2523:2523:2523))
        (PORT d[9] (2901:2901:2901) (3036:3036:3036))
        (PORT d[10] (3103:3103:3103) (3212:3212:3212))
        (PORT d[11] (3360:3360:3360) (3360:3360:3360))
        (PORT d[12] (2991:2991:2991) (3007:3007:3007))
        (PORT clk (2450:2450:2450) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2443:2443:2443))
        (PORT d[0] (1311:1311:1311) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3275:3275:3275) (3335:3335:3335))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (1284:1284:1284) (1237:1237:1237))
        (PORT datad (754:754:754) (741:741:741))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2462:2462:2462))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6870:6870:6870) (7148:7148:7148))
        (PORT d[1] (8152:8152:8152) (8602:8602:8602))
        (PORT d[2] (8697:8697:8697) (8724:8724:8724))
        (PORT d[3] (6273:6273:6273) (6384:6384:6384))
        (PORT d[4] (7510:7510:7510) (7523:7523:7523))
        (PORT d[5] (5750:5750:5750) (5859:5859:5859))
        (PORT d[6] (9370:9370:9370) (9579:9579:9579))
        (PORT d[7] (6810:6810:6810) (6756:6756:6756))
        (PORT d[8] (5685:5685:5685) (6135:6135:6135))
        (PORT d[9] (2355:2355:2355) (2510:2510:2510))
        (PORT d[10] (4995:4995:4995) (5154:5154:5154))
        (PORT d[11] (6300:6300:6300) (6390:6390:6390))
        (PORT d[12] (6420:6420:6420) (6474:6474:6474))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3917:3917:3917))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT d[0] (4488:4488:4488) (4548:4548:4548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2361:2361:2361))
        (PORT d[1] (3127:3127:3127) (3328:3328:3328))
        (PORT d[2] (4017:4017:4017) (4195:4195:4195))
        (PORT d[3] (3094:3094:3094) (3310:3310:3310))
        (PORT d[4] (2405:2405:2405) (2566:2566:2566))
        (PORT d[5] (2474:2474:2474) (2567:2567:2567))
        (PORT d[6] (2661:2661:2661) (2769:2769:2769))
        (PORT d[7] (6293:6293:6293) (6266:6266:6266))
        (PORT d[8] (7759:7759:7759) (7761:7761:7761))
        (PORT d[9] (4657:4657:4657) (4760:4760:4760))
        (PORT d[10] (4614:4614:4614) (4787:4787:4787))
        (PORT d[11] (2749:2749:2749) (2800:2800:2800))
        (PORT d[12] (5797:5797:5797) (5861:5861:5861))
        (PORT clk (2492:2492:2492) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (PORT d[0] (3843:3843:3843) (3879:3879:3879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2097:2097:2097))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6127:6127:6127) (6402:6402:6402))
        (PORT d[1] (7442:7442:7442) (7894:7894:7894))
        (PORT d[2] (7993:7993:7993) (8018:8018:8018))
        (PORT d[3] (5888:5888:5888) (5990:5990:5990))
        (PORT d[4] (6825:6825:6825) (6842:6842:6842))
        (PORT d[5] (6983:6983:6983) (7038:7038:7038))
        (PORT d[6] (8081:8081:8081) (8328:8328:8328))
        (PORT d[7] (6362:6362:6362) (6300:6300:6300))
        (PORT d[8] (5359:5359:5359) (5809:5809:5809))
        (PORT d[9] (2341:2341:2341) (2493:2493:2493))
        (PORT d[10] (5002:5002:5002) (5161:5161:5161))
        (PORT d[11] (6695:6695:6695) (6809:6809:6809))
        (PORT d[12] (5718:5718:5718) (5775:5775:5775))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5875:5875:5875) (5755:5755:5755))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (6497:6497:6497) (6386:6386:6386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2112:2112:2112))
        (PORT d[1] (3617:3617:3617) (3902:3902:3902))
        (PORT d[2] (3867:3867:3867) (3999:3999:3999))
        (PORT d[3] (3194:3194:3194) (3417:3417:3417))
        (PORT d[4] (2545:2545:2545) (2666:2666:2666))
        (PORT d[5] (3139:3139:3139) (3224:3224:3224))
        (PORT d[6] (2315:2315:2315) (2435:2435:2435))
        (PORT d[7] (5583:5583:5583) (5556:5556:5556))
        (PORT d[8] (6610:6610:6610) (6616:6616:6616))
        (PORT d[9] (3909:3909:3909) (4018:4018:4018))
        (PORT d[10] (3797:3797:3797) (3937:3937:3937))
        (PORT d[11] (4317:4317:4317) (4509:4509:4509))
        (PORT d[12] (5446:5446:5446) (5516:5516:5516))
        (PORT clk (2451:2451:2451) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2445:2445:2445))
        (PORT d[0] (3545:3545:3545) (3559:3559:3559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2064:2064:2064))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3070:3070:3070))
        (PORT d[1] (6851:6851:6851) (7284:7284:7284))
        (PORT d[2] (2769:2769:2769) (2838:2838:2838))
        (PORT d[3] (3412:3412:3412) (3450:3450:3450))
        (PORT d[4] (5795:5795:5795) (5812:5812:5812))
        (PORT d[5] (2768:2768:2768) (2822:2822:2822))
        (PORT d[6] (3367:3367:3367) (3420:3420:3420))
        (PORT d[7] (2795:2795:2795) (2816:2816:2816))
        (PORT d[8] (3298:3298:3298) (3516:3516:3516))
        (PORT d[9] (2384:2384:2384) (2551:2551:2551))
        (PORT d[10] (3676:3676:3676) (3708:3708:3708))
        (PORT d[11] (2934:2934:2934) (2969:2969:2969))
        (PORT d[12] (2983:2983:2983) (3020:3020:3020))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2124:2124:2124))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT d[0] (2833:2833:2833) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3108:3108:3108))
        (PORT d[1] (2769:2769:2769) (2924:2924:2924))
        (PORT d[2] (3961:3961:3961) (4086:4086:4086))
        (PORT d[3] (3145:3145:3145) (3334:3334:3334))
        (PORT d[4] (2014:2014:2014) (2126:2126:2126))
        (PORT d[5] (4471:4471:4471) (4791:4791:4791))
        (PORT d[6] (3771:3771:3771) (3950:3950:3950))
        (PORT d[7] (3744:3744:3744) (3791:3791:3791))
        (PORT d[8] (3202:3202:3202) (3229:3229:3229))
        (PORT d[9] (3254:3254:3254) (3381:3381:3381))
        (PORT d[10] (3839:3839:3839) (3979:3979:3979))
        (PORT d[11] (3740:3740:3740) (3738:3738:3738))
        (PORT d[12] (2980:2980:2980) (2993:2993:2993))
        (PORT clk (2443:2443:2443) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2435:2435:2435))
        (PORT d[0] (1856:1856:1856) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2778:2778:2778))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6370:6370:6370) (6599:6599:6599))
        (PORT d[1] (6397:6397:6397) (6851:6851:6851))
        (PORT d[2] (6934:6934:6934) (6962:6962:6962))
        (PORT d[3] (4822:4822:4822) (4926:4926:4926))
        (PORT d[4] (5480:5480:5480) (5523:5523:5523))
        (PORT d[5] (5700:5700:5700) (5805:5805:5805))
        (PORT d[6] (7001:7001:7001) (7247:7247:7247))
        (PORT d[7] (5027:5027:5027) (4976:4976:4976))
        (PORT d[8] (5341:5341:5341) (5753:5753:5753))
        (PORT d[9] (2755:2755:2755) (2944:2944:2944))
        (PORT d[10] (4646:4646:4646) (4774:4774:4774))
        (PORT d[11] (5960:5960:5960) (6072:6072:6072))
        (PORT d[12] (5586:5586:5586) (5636:5636:5636))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6066:6066:6066) (5927:5927:5927))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT d[0] (6725:6725:6725) (6580:6580:6580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2570:2570:2570))
        (PORT d[1] (3642:3642:3642) (3928:3928:3928))
        (PORT d[2] (4571:4571:4571) (4731:4731:4731))
        (PORT d[3] (3924:3924:3924) (4154:4154:4154))
        (PORT d[4] (3009:3009:3009) (3159:3159:3159))
        (PORT d[5] (3492:3492:3492) (3644:3644:3644))
        (PORT d[6] (3364:3364:3364) (3531:3531:3531))
        (PORT d[7] (5586:5586:5586) (5579:5579:5579))
        (PORT d[8] (6222:6222:6222) (6221:6221:6221))
        (PORT d[9] (3881:3881:3881) (3996:3996:3996))
        (PORT d[10] (4559:4559:4559) (4734:4734:4734))
        (PORT d[11] (5054:5054:5054) (5281:5281:5281))
        (PORT d[12] (5343:5343:5343) (5364:5364:5364))
        (PORT clk (2499:2499:2499) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (PORT d[0] (2109:2109:2109) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3598:3598:3598) (3649:3649:3649))
        (PORT datab (2175:2175:2175) (2201:2201:2201))
        (PORT datac (1527:1527:1527) (1464:1464:1464))
        (PORT datad (2590:2590:2590) (2476:2476:2476))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3600:3600:3600) (3651:3651:3651))
        (PORT datab (2469:2469:2469) (2330:2330:2330))
        (PORT datac (2398:2398:2398) (2332:2332:2332))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2118:2118:2118))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6483:6483:6483) (6763:6763:6763))
        (PORT d[1] (7806:7806:7806) (8256:8256:8256))
        (PORT d[2] (8002:8002:8002) (8029:8029:8029))
        (PORT d[3] (5931:5931:5931) (6035:6035:6035))
        (PORT d[4] (7169:7169:7169) (7185:7185:7185))
        (PORT d[5] (5503:5503:5503) (5627:5627:5627))
        (PORT d[6] (8411:8411:8411) (8652:8652:8652))
        (PORT d[7] (6435:6435:6435) (6380:6380:6380))
        (PORT d[8] (5591:5591:5591) (6017:6017:6017))
        (PORT d[9] (2322:2322:2322) (2471:2471:2471))
        (PORT d[10] (4972:4972:4972) (5129:5129:5129))
        (PORT d[11] (5619:5619:5619) (5710:5710:5710))
        (PORT d[12] (6013:6013:6013) (6062:6062:6062))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3822:3822:3822))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (4112:4112:4112) (4156:4156:4156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2443:2443:2443))
        (PORT d[1] (3597:3597:3597) (3879:3879:3879))
        (PORT d[2] (4246:4246:4246) (4375:4375:4375))
        (PORT d[3] (3446:3446:3446) (3665:3665:3665))
        (PORT d[4] (2557:2557:2557) (2678:2678:2678))
        (PORT d[5] (3196:3196:3196) (3276:3276:3276))
        (PORT d[6] (1995:1995:1995) (2116:2116:2116))
        (PORT d[7] (5633:5633:5633) (5609:5609:5609))
        (PORT d[8] (7041:7041:7041) (7047:7047:7047))
        (PORT d[9] (3945:3945:3945) (4056:4056:4056))
        (PORT d[10] (3524:3524:3524) (3675:3675:3675))
        (PORT d[11] (3450:3450:3450) (3532:3532:3532))
        (PORT d[12] (5463:5463:5463) (5534:5534:5534))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (3388:3388:3388) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2625:2625:2625))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4813:4813:4813) (4955:4955:4955))
        (PORT d[1] (6235:6235:6235) (6584:6584:6584))
        (PORT d[2] (4350:4350:4350) (4366:4366:4366))
        (PORT d[3] (4569:4569:4569) (4682:4682:4682))
        (PORT d[4] (4250:4250:4250) (4185:4185:4185))
        (PORT d[5] (4558:4558:4558) (4542:4542:4542))
        (PORT d[6] (5721:5721:5721) (5801:5801:5801))
        (PORT d[7] (4096:4096:4096) (4316:4316:4316))
        (PORT d[8] (5167:5167:5167) (5531:5531:5531))
        (PORT d[9] (3119:3119:3119) (3311:3311:3311))
        (PORT d[10] (4365:4365:4365) (4319:4319:4319))
        (PORT d[11] (4432:4432:4432) (4387:4387:4387))
        (PORT d[12] (4981:4981:4981) (4901:4901:4901))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3419:3419:3419))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (4183:4183:4183) (4050:4050:4050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2616:2616:2616))
        (PORT d[1] (2650:2650:2650) (2808:2808:2808))
        (PORT d[2] (4917:4917:4917) (5086:5086:5086))
        (PORT d[3] (3563:3563:3563) (3784:3784:3784))
        (PORT d[4] (3822:3822:3822) (4036:4036:4036))
        (PORT d[5] (4355:4355:4355) (4595:4595:4595))
        (PORT d[6] (3117:3117:3117) (3305:3305:3305))
        (PORT d[7] (4296:4296:4296) (4242:4242:4242))
        (PORT d[8] (4636:4636:4636) (4573:4573:4573))
        (PORT d[9] (3165:3165:3165) (3236:3236:3236))
        (PORT d[10] (4562:4562:4562) (4696:4696:4696))
        (PORT d[11] (4301:4301:4301) (4442:4442:4442))
        (PORT d[12] (3572:3572:3572) (3535:3535:3535))
        (PORT clk (2492:2492:2492) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2487:2487:2487))
        (PORT d[0] (1974:1974:1974) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2444:2444:2444))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4840:4840:4840) (4963:4963:4963))
        (PORT d[1] (7276:7276:7276) (7619:7619:7619))
        (PORT d[2] (5518:5518:5518) (5533:5533:5533))
        (PORT d[3] (5976:5976:5976) (6080:6080:6080))
        (PORT d[4] (2927:2927:2927) (2878:2878:2878))
        (PORT d[5] (5301:5301:5301) (5321:5321:5321))
        (PORT d[6] (6464:6464:6464) (6610:6610:6610))
        (PORT d[7] (2630:2630:2630) (2606:2606:2606))
        (PORT d[8] (2401:2401:2401) (2574:2574:2574))
        (PORT d[9] (3865:3865:3865) (4061:4061:4061))
        (PORT d[10] (5769:5769:5769) (5721:5721:5721))
        (PORT d[11] (4789:4789:4789) (4785:4785:4785))
        (PORT d[12] (6705:6705:6705) (6619:6619:6619))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (2954:2954:2954))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT d[0] (3742:3742:3742) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2035:2035:2035))
        (PORT d[1] (1959:1959:1959) (2083:2083:2083))
        (PORT d[2] (4424:4424:4424) (4601:4601:4601))
        (PORT d[3] (2611:2611:2611) (2729:2729:2729))
        (PORT d[4] (2970:2970:2970) (3114:3114:3114))
        (PORT d[5] (2288:2288:2288) (2279:2279:2279))
        (PORT d[6] (1945:1945:1945) (2063:2063:2063))
        (PORT d[7] (3028:3028:3028) (2987:2987:2987))
        (PORT d[8] (2357:2357:2357) (2356:2356:2356))
        (PORT d[9] (2481:2481:2481) (2522:2522:2522))
        (PORT d[10] (3496:3496:3496) (3602:3602:3602))
        (PORT d[11] (2340:2340:2340) (2334:2334:2334))
        (PORT d[12] (2584:2584:2584) (2565:2565:2565))
        (PORT clk (2488:2488:2488) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (PORT d[0] (963:963:963) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2030:2030:2030))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2677:2677:2677))
        (PORT d[1] (2014:2014:2014) (2071:2071:2071))
        (PORT d[2] (1982:1982:1982) (2026:2026:2026))
        (PORT d[3] (2325:2325:2325) (2373:2373:2373))
        (PORT d[4] (5842:5842:5842) (5882:5882:5882))
        (PORT d[5] (3746:3746:3746) (3789:3789:3789))
        (PORT d[6] (3000:3000:3000) (3046:3046:3046))
        (PORT d[7] (3492:3492:3492) (3509:3509:3509))
        (PORT d[8] (3224:3224:3224) (3442:3442:3442))
        (PORT d[9] (4227:4227:4227) (4423:4423:4423))
        (PORT d[10] (2645:2645:2645) (2692:2692:2692))
        (PORT d[11] (1996:1996:1996) (2042:2042:2042))
        (PORT d[12] (1967:1967:1967) (2021:2021:2021))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2409:2409:2409))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT d[0] (3110:3110:3110) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2020:2020:2020))
        (PORT d[1] (2755:2755:2755) (2924:2924:2924))
        (PORT d[2] (3958:3958:3958) (4083:4083:4083))
        (PORT d[3] (2747:2747:2747) (2938:2938:2938))
        (PORT d[4] (1988:1988:1988) (2111:2111:2111))
        (PORT d[5] (2313:2313:2313) (2359:2359:2359))
        (PORT d[6] (2605:2605:2605) (2695:2695:2695))
        (PORT d[7] (1990:1990:1990) (2051:2051:2051))
        (PORT d[8] (2231:2231:2231) (2274:2274:2274))
        (PORT d[9] (2496:2496:2496) (2505:2505:2505))
        (PORT d[10] (4640:4640:4640) (4786:4786:4786))
        (PORT d[11] (2393:2393:2393) (2403:2403:2403))
        (PORT d[12] (3347:3347:3347) (3363:3363:3363))
        (PORT clk (2476:2476:2476) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2471:2471:2471))
        (PORT d[0] (2432:2432:2432) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3600:3600:3600) (3651:3651:3651))
        (PORT datab (2176:2176:2176) (2202:2202:2202))
        (PORT datac (1295:1295:1295) (1276:1276:1276))
        (PORT datad (1260:1260:1260) (1199:1199:1199))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2725:2725:2725) (2619:2619:2619))
        (PORT datab (2176:2176:2176) (2201:2201:2201))
        (PORT datac (2288:2288:2288) (2254:2254:2254))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2842:2842:2842) (2881:2881:2881))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (2137:2137:2137) (2233:2233:2233))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2845:2845:2845))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4771:4771:4771) (4897:4897:4897))
        (PORT d[1] (5905:5905:5905) (6254:6254:6254))
        (PORT d[2] (4976:4976:4976) (4976:4976:4976))
        (PORT d[3] (4163:4163:4163) (4277:4277:4277))
        (PORT d[4] (4568:4568:4568) (4518:4518:4518))
        (PORT d[5] (4580:4580:4580) (4567:4567:4567))
        (PORT d[6] (5517:5517:5517) (5581:5581:5581))
        (PORT d[7] (3977:3977:3977) (4183:4183:4183))
        (PORT d[8] (4776:4776:4776) (5138:5138:5138))
        (PORT d[9] (5447:5447:5447) (5811:5811:5811))
        (PORT d[10] (4346:4346:4346) (4305:4305:4305))
        (PORT d[11] (4428:4428:4428) (4381:4381:4381))
        (PORT d[12] (4488:4488:4488) (4440:4440:4440))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3521:3521:3521))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT d[0] (4084:4084:4084) (4126:4126:4126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3111:3111:3111))
        (PORT d[1] (2370:2370:2370) (2536:2536:2536))
        (PORT d[2] (4847:4847:4847) (5067:5067:5067))
        (PORT d[3] (3206:3206:3206) (3431:3431:3431))
        (PORT d[4] (3470:3470:3470) (3687:3687:3687))
        (PORT d[5] (4017:4017:4017) (4261:4261:4261))
        (PORT d[6] (2778:2778:2778) (2968:2968:2968))
        (PORT d[7] (4609:4609:4609) (4547:4547:4547))
        (PORT d[8] (4061:4061:4061) (4036:4036:4036))
        (PORT d[9] (2573:2573:2573) (2658:2658:2658))
        (PORT d[10] (3824:3824:3824) (3973:3973:3973))
        (PORT d[11] (5055:5055:5055) (5196:5196:5196))
        (PORT d[12] (3962:3962:3962) (3927:3927:3927))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (2236:2236:2236) (2162:2162:2162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2787:2787:2787))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5999:5999:5999) (6236:6236:6236))
        (PORT d[1] (6361:6361:6361) (6812:6812:6812))
        (PORT d[2] (6559:6559:6559) (6585:6585:6585))
        (PORT d[3] (4822:4822:4822) (4920:4920:4920))
        (PORT d[4] (5160:5160:5160) (5208:5208:5208))
        (PORT d[5] (6055:6055:6055) (6149:6149:6149))
        (PORT d[6] (6992:6992:6992) (7237:7237:7237))
        (PORT d[7] (5018:5018:5018) (4967:4967:4967))
        (PORT d[8] (5333:5333:5333) (5743:5743:5743))
        (PORT d[9] (2634:2634:2634) (2815:2815:2815))
        (PORT d[10] (4982:4982:4982) (5101:5101:5101))
        (PORT d[11] (5980:5980:5980) (6094:6094:6094))
        (PORT d[12] (5292:5292:5292) (5349:5349:5349))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4723:4723:4723))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT d[0] (5231:5231:5231) (5354:5354:5354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2600:2600:2600))
        (PORT d[1] (4022:4022:4022) (4303:4303:4303))
        (PORT d[2] (4616:4616:4616) (4772:4772:4772))
        (PORT d[3] (3948:3948:3948) (4212:4212:4212))
        (PORT d[4] (2657:2657:2657) (2826:2826:2826))
        (PORT d[5] (3485:3485:3485) (3636:3636:3636))
        (PORT d[6] (3329:3329:3329) (3494:3494:3494))
        (PORT d[7] (5608:5608:5608) (5604:5604:5604))
        (PORT d[8] (5744:5744:5744) (5724:5724:5724))
        (PORT d[9] (3902:3902:3902) (4023:4023:4023))
        (PORT d[10] (4288:4288:4288) (4474:4474:4474))
        (PORT d[11] (4917:4917:4917) (5120:5120:5120))
        (PORT d[12] (5377:5377:5377) (5400:5400:5400))
        (PORT clk (2504:2504:2504) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (PORT d[0] (2753:2753:2753) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2881:2881:2881))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5675:5675:5675) (5879:5879:5879))
        (PORT d[1] (6068:6068:6068) (6495:6495:6495))
        (PORT d[2] (3890:3890:3890) (3968:3968:3968))
        (PORT d[3] (4727:4727:4727) (4774:4774:4774))
        (PORT d[4] (5035:5035:5035) (5042:5042:5042))
        (PORT d[5] (3788:3788:3788) (3824:3824:3824))
        (PORT d[6] (3789:3789:3789) (3833:3833:3833))
        (PORT d[7] (3779:3779:3779) (3782:3782:3782))
        (PORT d[8] (3187:3187:3187) (3425:3425:3425))
        (PORT d[9] (2772:2772:2772) (2976:2976:2976))
        (PORT d[10] (4449:4449:4449) (4480:4480:4480))
        (PORT d[11] (3756:3756:3756) (3783:3783:3783))
        (PORT d[12] (4623:4623:4623) (4648:4648:4648))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3649:3649:3649))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT d[0] (4237:4237:4237) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3432:3432:3432))
        (PORT d[1] (2822:2822:2822) (3038:3038:3038))
        (PORT d[2] (4355:4355:4355) (4521:4521:4521))
        (PORT d[3] (3194:3194:3194) (3415:3415:3415))
        (PORT d[4] (2369:2369:2369) (2533:2533:2533))
        (PORT d[5] (3620:3620:3620) (3831:3831:3831))
        (PORT d[6] (3103:3103:3103) (3292:3292:3292))
        (PORT d[7] (3735:3735:3735) (3788:3788:3788))
        (PORT d[8] (3873:3873:3873) (3895:3895:3895))
        (PORT d[9] (4010:4010:4010) (4160:4160:4160))
        (PORT d[10] (3827:3827:3827) (3965:3965:3965))
        (PORT d[11] (4112:4112:4112) (4108:4108:4108))
        (PORT d[12] (3962:3962:3962) (3961:3961:3961))
        (PORT clk (2488:2488:2488) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2481:2481:2481))
        (PORT d[0] (2562:2562:2562) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2050:2050:2050))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3083:3083:3083))
        (PORT d[1] (7103:7103:7103) (7506:7506:7506))
        (PORT d[2] (2729:2729:2729) (2797:2797:2797))
        (PORT d[3] (2652:2652:2652) (2698:2698:2698))
        (PORT d[4] (5083:5083:5083) (5133:5133:5133))
        (PORT d[5] (3046:3046:3046) (3095:3095:3095))
        (PORT d[6] (3733:3733:3733) (3782:3782:3782))
        (PORT d[7] (3169:3169:3169) (3187:3187:3187))
        (PORT d[8] (3259:3259:3259) (3474:3474:3474))
        (PORT d[9] (2384:2384:2384) (2550:2550:2550))
        (PORT d[10] (4034:4034:4034) (4062:4062:4062))
        (PORT d[11] (4874:4874:4874) (4903:4903:4903))
        (PORT d[12] (3007:3007:3007) (3047:3047:3047))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2137:2137:2137))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (2852:2852:2852) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (3079:3079:3079))
        (PORT d[1] (2678:2678:2678) (2841:2841:2841))
        (PORT d[2] (3587:3587:3587) (3726:3726:3726))
        (PORT d[3] (3107:3107:3107) (3294:3294:3294))
        (PORT d[4] (2379:2379:2379) (2542:2542:2542))
        (PORT d[5] (3229:3229:3229) (3399:3399:3399))
        (PORT d[6] (2285:2285:2285) (2386:2386:2386))
        (PORT d[7] (2964:2964:2964) (3015:3015:3015))
        (PORT d[8] (3182:3182:3182) (3209:3209:3209))
        (PORT d[9] (3277:3277:3277) (3409:3409:3409))
        (PORT d[10] (3427:3427:3427) (3532:3532:3532))
        (PORT d[11] (3715:3715:3715) (3711:3711:3711))
        (PORT d[12] (3929:3929:3929) (3920:3920:3920))
        (PORT clk (2436:2436:2436) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2429:2429:2429))
        (PORT d[0] (3751:3751:3751) (3678:3678:3678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3272:3272:3272) (3331:3331:3331))
        (PORT datab (1813:1813:1813) (1862:1862:1862))
        (PORT datac (1754:1754:1754) (1727:1727:1727))
        (PORT datad (1365:1365:1365) (1342:1342:1342))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3150:3150:3150) (3199:3199:3199))
        (PORT datab (2328:2328:2328) (2286:2286:2286))
        (PORT datac (2647:2647:2647) (2683:2683:2683))
        (PORT datad (623:623:623) (606:606:606))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (927:927:927))
        (PORT datab (2837:2837:2837) (2876:2876:2876))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (663:663:663) (662:662:662))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (2877:2877:2877) (2790:2790:2790))
        (PORT datac (2515:2515:2515) (2651:2651:2651))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2602:2602:2602))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2287:2287:2287) (2268:2268:2268))
        (PORT datac (1259:1259:1259) (1263:1263:1263))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4014:4014:4014) (4280:4280:4280))
        (PORT datad (2308:2308:2308) (2358:2358:2358))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2841:2841:2841) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux122\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (654:654:654) (693:693:693))
        (PORT datad (2438:2438:2438) (2455:2455:2455))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2215:2215:2215) (2224:2224:2224))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4856:4856:4856))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6011:6011:6011) (6208:6208:6208))
        (PORT d[1] (6092:6092:6092) (6529:6529:6529))
        (PORT d[2] (3866:3866:3866) (3941:3941:3941))
        (PORT d[3] (4788:4788:4788) (4834:4834:4834))
        (PORT d[4] (5097:5097:5097) (5113:5113:5113))
        (PORT d[5] (3716:3716:3716) (3755:3755:3755))
        (PORT d[6] (3387:3387:3387) (3443:3443:3443))
        (PORT d[7] (3804:3804:3804) (3816:3816:3816))
        (PORT d[8] (4821:4821:4821) (5181:5181:5181))
        (PORT d[9] (2755:2755:2755) (2959:2959:2959))
        (PORT d[10] (4101:4101:4101) (4139:4139:4139))
        (PORT d[11] (4092:4092:4092) (4113:4113:4113))
        (PORT d[12] (4603:4603:4603) (4626:4626:4626))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3229:3229:3229))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (3971:3971:3971) (3860:3860:3860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3371:3371:3371))
        (PORT d[1] (2858:2858:2858) (3078:3078:3078))
        (PORT d[2] (4362:4362:4362) (4528:4528:4528))
        (PORT d[3] (3152:3152:3152) (3370:3370:3370))
        (PORT d[4] (2326:2326:2326) (2474:2474:2474))
        (PORT d[5] (3979:3979:3979) (4188:4188:4188))
        (PORT d[6] (3099:3099:3099) (3289:3289:3289))
        (PORT d[7] (3740:3740:3740) (3791:3791:3791))
        (PORT d[8] (3499:3499:3499) (3528:3528:3528))
        (PORT d[9] (3608:3608:3608) (3732:3732:3732))
        (PORT d[10] (3878:3878:3878) (4022:4022:4022))
        (PORT d[11] (4006:4006:4006) (3993:3993:3993))
        (PORT d[12] (3649:3649:3649) (3653:3653:3653))
        (PORT clk (2483:2483:2483) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (PORT d[0] (2529:2529:2529) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4953:4953:4953) (4920:4920:4920))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6457:6457:6457) (6730:6730:6730))
        (PORT d[1] (7076:7076:7076) (7527:7527:7527))
        (PORT d[2] (7293:7293:7293) (7309:7309:7309))
        (PORT d[3] (5243:5243:5243) (5354:5354:5354))
        (PORT d[4] (6485:6485:6485) (6504:6504:6504))
        (PORT d[5] (6645:6645:6645) (6706:6706:6706))
        (PORT d[6] (7719:7719:7719) (7964:7964:7964))
        (PORT d[7] (5730:5730:5730) (5681:5681:5681))
        (PORT d[8] (5365:5365:5365) (5816:5816:5816))
        (PORT d[9] (3476:3476:3476) (3660:3660:3660))
        (PORT d[10] (4609:4609:4609) (4730:4730:4730))
        (PORT d[11] (6044:6044:6044) (6170:6170:6170))
        (PORT d[12] (5320:5320:5320) (5373:5373:5373))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5551:5551:5551) (5407:5407:5407))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT d[0] (6173:6173:6173) (6038:6038:6038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2908:2908:2908))
        (PORT d[1] (3595:3595:3595) (3875:3875:3875))
        (PORT d[2] (4625:4625:4625) (4795:4795:4795))
        (PORT d[3] (3231:3231:3231) (3466:3466:3466))
        (PORT d[4] (3292:3292:3292) (3444:3444:3444))
        (PORT d[5] (2773:2773:2773) (2905:2905:2905))
        (PORT d[6] (2649:2649:2649) (2764:2764:2764))
        (PORT d[7] (4899:4899:4899) (4881:4881:4881))
        (PORT d[8] (6273:6273:6273) (6282:6282:6282))
        (PORT d[9] (3169:3169:3169) (3283:3283:3283))
        (PORT d[10] (4206:4206:4206) (4389:4389:4389))
        (PORT d[11] (4725:4725:4725) (4951:4951:4951))
        (PORT d[12] (5501:5501:5501) (5579:5579:5579))
        (PORT clk (2471:2471:2471) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2465:2465:2465))
        (PORT d[0] (2836:2836:2836) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (3726:3726:3726))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6056:6056:6056) (6243:6243:6243))
        (PORT d[1] (6422:6422:6422) (6848:6848:6848))
        (PORT d[2] (3482:3482:3482) (3542:3542:3542))
        (PORT d[3] (5075:5075:5075) (5118:5118:5118))
        (PORT d[4] (5395:5395:5395) (5402:5402:5402))
        (PORT d[5] (3418:3418:3418) (3459:3459:3459))
        (PORT d[6] (3695:3695:3695) (3738:3738:3738))
        (PORT d[7] (4114:4114:4114) (4117:4117:4117))
        (PORT d[8] (4843:4843:4843) (5205:5205:5205))
        (PORT d[9] (2773:2773:2773) (2977:2977:2977))
        (PORT d[10] (4150:4150:4150) (4193:4193:4193))
        (PORT d[11] (4131:4131:4131) (4157:4157:4157))
        (PORT d[12] (3666:3666:3666) (3692:3692:3692))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2811:2811:2811))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT d[0] (3515:3515:3515) (3442:3442:3442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3455:3455:3455))
        (PORT d[1] (3196:3196:3196) (3410:3410:3410))
        (PORT d[2] (4716:4716:4716) (4873:4873:4873))
        (PORT d[3] (3171:3171:3171) (3390:3390:3390))
        (PORT d[4] (2392:2392:2392) (2557:2557:2557))
        (PORT d[5] (4401:4401:4401) (4612:4612:4612))
        (PORT d[6] (3448:3448:3448) (3635:3635:3635))
        (PORT d[7] (4063:4063:4063) (4109:4109:4109))
        (PORT d[8] (3171:3171:3171) (3205:3205:3205))
        (PORT d[9] (3259:3259:3259) (3388:3388:3388))
        (PORT d[10] (3792:3792:3792) (3928:3928:3928))
        (PORT d[11] (3752:3752:3752) (3753:3753:3753))
        (PORT d[12] (3658:3658:3658) (3662:3662:3662))
        (PORT clk (2476:2476:2476) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2471:2471:2471))
        (PORT d[0] (4238:4238:4238) (4263:4263:4263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2616:2616:2616) (2701:2701:2701))
        (PORT datab (1980:1980:1980) (2119:2119:2119))
        (PORT datac (2158:2158:2158) (2125:2125:2125))
        (PORT datad (1656:1656:1656) (1611:1611:1611))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4355:4355:4355))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5875:5875:5875) (6081:6081:6081))
        (PORT d[1] (5597:5597:5597) (6009:6009:6009))
        (PORT d[2] (4227:4227:4227) (4302:4302:4302))
        (PORT d[3] (4010:4010:4010) (4060:4060:4060))
        (PORT d[4] (4680:4680:4680) (4688:4688:4688))
        (PORT d[5] (4354:4354:4354) (4364:4364:4364))
        (PORT d[6] (6275:6275:6275) (6516:6516:6516))
        (PORT d[7] (3789:3789:3789) (3794:3794:3794))
        (PORT d[8] (4482:4482:4482) (4843:4843:4843))
        (PORT d[9] (2801:2801:2801) (3009:3009:3009))
        (PORT d[10] (5821:5821:5821) (5772:5772:5772))
        (PORT d[11] (6295:6295:6295) (6444:6444:6444))
        (PORT d[12] (4875:4875:4875) (4900:4900:4900))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3532:3532:3532))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (4238:4238:4238) (4163:4163:4163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3107:3107:3107))
        (PORT d[1] (3116:3116:3116) (3317:3317:3317))
        (PORT d[2] (4671:4671:4671) (4855:4855:4855))
        (PORT d[3] (3092:3092:3092) (3294:3294:3294))
        (PORT d[4] (2369:2369:2369) (2530:2530:2530))
        (PORT d[5] (3521:3521:3521) (3701:3701:3701))
        (PORT d[6] (3139:3139:3139) (3323:3323:3323))
        (PORT d[7] (4394:4394:4394) (4435:4435:4435))
        (PORT d[8] (4149:4149:4149) (4159:4159:4159))
        (PORT d[9] (3299:3299:3299) (3470:3470:3470))
        (PORT d[10] (3894:3894:3894) (4042:4042:4042))
        (PORT d[11] (4830:4830:4830) (4808:4808:4808))
        (PORT d[12] (4908:4908:4908) (4913:4913:4913))
        (PORT clk (2484:2484:2484) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (PORT d[0] (3516:3516:3516) (3379:3379:3379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2623:2623:2623) (2709:2709:2709))
        (PORT datab (1675:1675:1675) (1632:1632:1632))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (2326:2326:2326) (2263:2263:2263))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3912:3912:3912))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6003:6003:6003) (6234:6234:6234))
        (PORT d[1] (6047:6047:6047) (6498:6498:6498))
        (PORT d[2] (6888:6888:6888) (6897:6897:6897))
        (PORT d[3] (4453:4453:4453) (4547:4547:4547))
        (PORT d[4] (5114:5114:5114) (5158:5158:5158))
        (PORT d[5] (5670:5670:5670) (5773:5773:5773))
        (PORT d[6] (6644:6644:6644) (6891:6891:6891))
        (PORT d[7] (4684:4684:4684) (4638:4638:4638))
        (PORT d[8] (4932:4932:4932) (5343:5343:5343))
        (PORT d[9] (2703:2703:2703) (2889:2889:2889))
        (PORT d[10] (4987:4987:4987) (5108:5108:5108))
        (PORT d[11] (5972:5972:5972) (6087:6087:6087))
        (PORT d[12] (5242:5242:5242) (5296:5296:5296))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (3869:3869:3869))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT d[0] (4451:4451:4451) (4500:4500:4500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2905:2905:2905))
        (PORT d[1] (3120:3120:3120) (3353:3353:3353))
        (PORT d[2] (4267:4267:4267) (4438:4438:4438))
        (PORT d[3] (3619:3619:3619) (3889:3889:3889))
        (PORT d[4] (2622:2622:2622) (2790:2790:2790))
        (PORT d[5] (3209:3209:3209) (3368:3368:3368))
        (PORT d[6] (3016:3016:3016) (3190:3190:3190))
        (PORT d[7] (5204:5204:5204) (5197:5197:5197))
        (PORT d[8] (5282:5282:5282) (5298:5298:5298))
        (PORT d[9] (4200:4200:4200) (4311:4311:4311))
        (PORT d[10] (4261:4261:4261) (4442:4442:4442))
        (PORT d[11] (4688:4688:4688) (4911:4911:4911))
        (PORT d[12] (5355:5355:5355) (5382:5382:5382))
        (PORT clk (2507:2507:2507) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2503:2503:2503))
        (PORT d[0] (4435:4435:4435) (4416:4416:4416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3808:3808:3808))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2671:2671:2671))
        (PORT d[1] (2029:2029:2029) (2091:2091:2091))
        (PORT d[2] (1953:1953:1953) (2012:2012:2012))
        (PORT d[3] (2318:2318:2318) (2365:2365:2365))
        (PORT d[4] (5829:5829:5829) (5882:5882:5882))
        (PORT d[5] (3758:3758:3758) (3801:3801:3801))
        (PORT d[6] (3026:3026:3026) (3074:3074:3074))
        (PORT d[7] (3155:3155:3155) (3177:3177:3177))
        (PORT d[8] (3211:3211:3211) (3429:3429:3429))
        (PORT d[9] (4219:4219:4219) (4416:4416:4416))
        (PORT d[10] (2670:2670:2670) (2717:2717:2717))
        (PORT d[11] (1965:1965:1965) (2007:2007:2007))
        (PORT d[12] (2235:2235:2235) (2278:2278:2278))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1356:1356:1356))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT d[0] (2046:2046:2046) (1987:1987:1987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2017:2017:2017))
        (PORT d[1] (3072:3072:3072) (3227:3227:3227))
        (PORT d[2] (3628:3628:3628) (3763:3763:3763))
        (PORT d[3] (2766:2766:2766) (2948:2948:2948))
        (PORT d[4] (1938:1938:1938) (2047:2047:2047))
        (PORT d[5] (2353:2353:2353) (2402:2402:2402))
        (PORT d[6] (2590:2590:2590) (2678:2678:2678))
        (PORT d[7] (1979:1979:1979) (2043:2043:2043))
        (PORT d[8] (2213:2213:2213) (2254:2254:2254))
        (PORT d[9] (3246:3246:3246) (3371:3371:3371))
        (PORT d[10] (4583:4583:4583) (4722:4722:4722))
        (PORT d[11] (2400:2400:2400) (2411:2411:2411))
        (PORT d[12] (3315:3315:3315) (3328:3328:3328))
        (PORT clk (2471:2471:2471) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2464:2464:2464))
        (PORT d[0] (1308:1308:1308) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2697:2697:2697))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6449:6449:6449) (6724:6724:6724))
        (PORT d[1] (7471:7471:7471) (7924:7924:7924))
        (PORT d[2] (8001:8001:8001) (8028:8028:8028))
        (PORT d[3] (5900:5900:5900) (6002:6002:6002))
        (PORT d[4] (6530:6530:6530) (6564:6564:6564))
        (PORT d[5] (5504:5504:5504) (5626:5626:5626))
        (PORT d[6] (8410:8410:8410) (8651:8651:8651))
        (PORT d[7] (6098:6098:6098) (6047:6047:6047))
        (PORT d[8] (5330:5330:5330) (5783:5783:5783))
        (PORT d[9] (2335:2335:2335) (2486:2486:2486))
        (PORT d[10] (4934:4934:4934) (5090:5090:5090))
        (PORT d[11] (5649:5649:5649) (5745:5745:5745))
        (PORT d[12] (5719:5719:5719) (5775:5775:5775))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3587:3587:3587))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT d[0] (4152:4152:4152) (4218:4218:4218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2439:2439:2439))
        (PORT d[1] (2815:2815:2815) (3013:3013:3013))
        (PORT d[2] (4230:4230:4230) (4356:4356:4356))
        (PORT d[3] (3206:3206:3206) (3431:3431:3431))
        (PORT d[4] (2224:2224:2224) (2354:2354:2354))
        (PORT d[5] (2742:2742:2742) (2869:2869:2869))
        (PORT d[6] (2677:2677:2677) (2791:2791:2791))
        (PORT d[7] (5628:5628:5628) (5603:5603:5603))
        (PORT d[8] (7040:7040:7040) (7046:7046:7046))
        (PORT d[9] (3944:3944:3944) (4055:4055:4055))
        (PORT d[10] (4149:4149:4149) (4283:4283:4283))
        (PORT d[11] (4302:4302:4302) (4493:4493:4493))
        (PORT d[12] (5426:5426:5426) (5495:5495:5495))
        (PORT clk (2459:2459:2459) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2451:2451:2451))
        (PORT d[0] (3479:3479:3479) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4484:4484:4484) (4507:4507:4507))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5963:5963:5963) (6152:6152:6152))
        (PORT d[1] (6051:6051:6051) (6479:6479:6479))
        (PORT d[2] (3891:3891:3891) (3969:3969:3969))
        (PORT d[3] (4456:4456:4456) (4512:4512:4512))
        (PORT d[4] (4778:4778:4778) (4799:4799:4799))
        (PORT d[5] (4091:4091:4091) (4131:4131:4131))
        (PORT d[6] (3968:3968:3968) (3994:3994:3994))
        (PORT d[7] (4055:4055:4055) (4060:4060:4060))
        (PORT d[8] (4499:4499:4499) (4863:4863:4863))
        (PORT d[9] (2818:2818:2818) (3028:3028:3028))
        (PORT d[10] (4417:4417:4417) (4446:4446:4446))
        (PORT d[11] (4059:4059:4059) (4086:4086:4086))
        (PORT d[12] (5183:5183:5183) (5196:5196:5196))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3083:3083:3083))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT d[0] (3783:3783:3783) (3714:3714:3714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2934:2934:2934))
        (PORT d[1] (3128:3128:3128) (3331:3331:3331))
        (PORT d[2] (4340:4340:4340) (4503:4503:4503))
        (PORT d[3] (3180:3180:3180) (3400:3400:3400))
        (PORT d[4] (2401:2401:2401) (2566:2566:2566))
        (PORT d[5] (3619:3619:3619) (3830:3830:3830))
        (PORT d[6] (2750:2750:2750) (2940:2940:2940))
        (PORT d[7] (4420:4420:4420) (4460:4460:4460))
        (PORT d[8] (3915:3915:3915) (3928:3928:3928))
        (PORT d[9] (3973:3973:3973) (4119:4119:4119))
        (PORT d[10] (3555:3555:3555) (3706:3706:3706))
        (PORT d[11] (4458:4458:4458) (4450:4450:4450))
        (PORT d[12] (4963:4963:4963) (4970:4970:4970))
        (PORT clk (2478:2478:2478) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (PORT d[0] (4244:4244:4244) (4256:4256:4256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1842:1842:1842))
        (PORT datab (1980:1980:1980) (2119:2119:2119))
        (PORT datac (1958:1958:1958) (1905:1905:1905))
        (PORT datad (2582:2582:2582) (2652:2652:2652))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2615:2615:2615) (2701:2701:2701))
        (PORT datab (2535:2535:2535) (2542:2542:2542))
        (PORT datac (1101:1101:1101) (1084:1084:1084))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2365:2365:2365))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6467:6467:6467) (6746:6746:6746))
        (PORT d[1] (7832:7832:7832) (8270:8270:8270))
        (PORT d[2] (8325:8325:8325) (8350:8350:8350))
        (PORT d[3] (5930:5930:5930) (6041:6041:6041))
        (PORT d[4] (7176:7176:7176) (7192:7192:7192))
        (PORT d[5] (5459:5459:5459) (5578:5578:5578))
        (PORT d[6] (8415:8415:8415) (8660:8660:8660))
        (PORT d[7] (6450:6450:6450) (6396:6396:6396))
        (PORT d[8] (5338:5338:5338) (5791:5791:5791))
        (PORT d[9] (2566:2566:2566) (2702:2702:2702))
        (PORT d[10] (4935:4935:4935) (5089:5089:5089))
        (PORT d[11] (5952:5952:5952) (6041:6041:6041))
        (PORT d[12] (6731:6731:6731) (6771:6771:6771))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3292:3292:3292))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT d[0] (3984:3984:3984) (3923:3923:3923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2413:2413:2413))
        (PORT d[1] (2816:2816:2816) (3024:3024:3024))
        (PORT d[2] (4253:4253:4253) (4382:4382:4382))
        (PORT d[3] (3180:3180:3180) (3398:3398:3398))
        (PORT d[4] (2252:2252:2252) (2382:2382:2382))
        (PORT d[5] (2828:2828:2828) (2919:2919:2919))
        (PORT d[6] (2657:2657:2657) (2770:2770:2770))
        (PORT d[7] (5926:5926:5926) (5897:5897:5897))
        (PORT d[8] (7378:7378:7378) (7381:7381:7381))
        (PORT d[9] (4300:4300:4300) (4406:4406:4406))
        (PORT d[10] (3858:3858:3858) (4010:4010:4010))
        (PORT d[11] (4509:4509:4509) (4678:4678:4678))
        (PORT d[12] (5426:5426:5426) (5497:5497:5497))
        (PORT clk (2471:2471:2471) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2465:2465:2465))
        (PORT d[0] (2835:2835:2835) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2735:2735:2735))
        (PORT clk (2491:2491:2491) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6469:6469:6469) (6745:6745:6745))
        (PORT d[1] (7434:7434:7434) (7885:7885:7885))
        (PORT d[2] (7612:7612:7612) (7639:7639:7639))
        (PORT d[3] (5587:5587:5587) (5697:5697:5697))
        (PORT d[4] (6459:6459:6459) (6490:6490:6490))
        (PORT d[5] (6018:6018:6018) (6105:6105:6105))
        (PORT d[6] (8081:8081:8081) (8327:8327:8327))
        (PORT d[7] (6091:6091:6091) (6039:6039:6039))
        (PORT d[8] (5358:5358:5358) (5809:5809:5809))
        (PORT d[9] (2947:2947:2947) (3064:3064:3064))
        (PORT d[10] (4984:4984:4984) (5141:5141:5141))
        (PORT d[11] (6376:6376:6376) (6494:6494:6494))
        (PORT d[12] (5711:5711:5711) (5767:5767:5767))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5601:5601:5601) (5701:5701:5701))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT d[0] (6223:6223:6223) (6332:6332:6332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2291:2291:2291) (2407:2407:2407))
        (PORT d[1] (3581:3581:3581) (3865:3865:3865))
        (PORT d[2] (4964:4964:4964) (5129:5129:5129))
        (PORT d[3] (3188:3188:3188) (3420:3420:3420))
        (PORT d[4] (2580:2580:2580) (2704:2704:2704))
        (PORT d[5] (3103:3103:3103) (3221:3221:3221))
        (PORT d[6] (3009:3009:3009) (3179:3179:3179))
        (PORT d[7] (5572:5572:5572) (5545:5545:5545))
        (PORT d[8] (6655:6655:6655) (6662:6662:6662))
        (PORT d[9] (3525:3525:3525) (3633:3633:3633))
        (PORT d[10] (3785:3785:3785) (3925:3925:3925))
        (PORT d[11] (4324:4324:4324) (4518:4518:4518))
        (PORT d[12] (5415:5415:5415) (5483:5483:5483))
        (PORT clk (2445:2445:2445) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (PORT d[0] (3482:3482:3482) (3570:3570:3570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2617:2617:2617) (2702:2702:2702))
        (PORT datab (1980:1980:1980) (2119:2119:2119))
        (PORT datac (2211:2211:2211) (2166:2166:2166))
        (PORT datad (1905:1905:1905) (1887:1887:1887))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4570:4570:4570))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6410:6410:6410) (6679:6679:6679))
        (PORT d[1] (6755:6755:6755) (7209:7209:7209))
        (PORT d[2] (7298:7298:7298) (7328:7328:7328))
        (PORT d[3] (5210:5210:5210) (5312:5312:5312))
        (PORT d[4] (5859:5859:5859) (5901:5901:5901))
        (PORT d[5] (6031:6031:6031) (6126:6126:6126))
        (PORT d[6] (7362:7362:7362) (7607:7607:7607))
        (PORT d[7] (5395:5395:5395) (5347:5347:5347))
        (PORT d[8] (5702:5702:5702) (6114:6114:6114))
        (PORT d[9] (3152:3152:3152) (3342:3342:3342))
        (PORT d[10] (4714:4714:4714) (4814:4814:4814))
        (PORT d[11] (5997:5997:5997) (6113:6113:6113))
        (PORT d[12] (5024:5024:5024) (5086:5086:5086))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5103:5103:5103))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (5803:5803:5803) (5709:5709:5709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2897:2897:2897))
        (PORT d[1] (3606:3606:3606) (3883:3883:3883))
        (PORT d[2] (4576:4576:4576) (4741:4741:4741))
        (PORT d[3] (3555:3555:3555) (3789:3789:3789))
        (PORT d[4] (2604:2604:2604) (2766:2766:2766))
        (PORT d[5] (3120:3120:3120) (3252:3252:3252))
        (PORT d[6] (3033:3033:3033) (3201:3201:3201))
        (PORT d[7] (5928:5928:5928) (5916:5916:5916))
        (PORT d[8] (6627:6627:6627) (6631:6631:6631))
        (PORT d[9] (3849:3849:3849) (3960:3960:3960))
        (PORT d[10] (4224:4224:4224) (4405:4405:4405))
        (PORT d[11] (4703:4703:4703) (4931:4931:4931))
        (PORT d[12] (5795:5795:5795) (5863:5863:5863))
        (PORT clk (2483:2483:2483) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (PORT d[0] (3391:3391:3391) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (4936:4936:4936))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6477:6477:6477) (6751:6751:6751))
        (PORT d[1] (7089:7089:7089) (7539:7539:7539))
        (PORT d[2] (7279:7279:7279) (7309:7309:7309))
        (PORT d[3] (5241:5241:5241) (5345:5345:5345))
        (PORT d[4] (6479:6479:6479) (6497:6497:6497))
        (PORT d[5] (6076:6076:6076) (6166:6166:6166))
        (PORT d[6] (7711:7711:7711) (7955:7955:7955))
        (PORT d[7] (5725:5725:5725) (5674:5674:5674))
        (PORT d[8] (5331:5331:5331) (5776:5776:5776))
        (PORT d[9] (3127:3127:3127) (3316:3316:3316))
        (PORT d[10] (4568:4568:4568) (4684:4684:4684))
        (PORT d[11] (6036:6036:6036) (6160:6160:6160))
        (PORT d[12] (5025:5025:5025) (5087:5087:5087))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2965:2965:2965))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT d[0] (3573:3573:3573) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2573:2573:2573))
        (PORT d[1] (3595:3595:3595) (3875:3875:3875))
        (PORT d[2] (4629:4629:4629) (4785:4785:4785))
        (PORT d[3] (3556:3556:3556) (3782:3782:3782))
        (PORT d[4] (3292:3292:3292) (3444:3444:3444))
        (PORT d[5] (3113:3113:3113) (3244:3244:3244))
        (PORT d[6] (2707:2707:2707) (2827:2827:2827))
        (PORT d[7] (5550:5550:5550) (5510:5510:5510))
        (PORT d[8] (6293:6293:6293) (6310:6310:6310))
        (PORT d[9] (3120:3120:3120) (3234:3234:3234))
        (PORT d[10] (3868:3868:3868) (4059:4059:4059))
        (PORT d[11] (4635:4635:4635) (4850:4850:4850))
        (PORT d[12] (5310:5310:5310) (5335:5335:5335))
        (PORT clk (2477:2477:2477) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2473:2473:2473))
        (PORT d[0] (2171:2171:2171) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1980:1980:1980) (2119:2119:2119))
        (PORT datac (2289:2289:2289) (2202:2202:2202))
        (PORT datad (2355:2355:2355) (2398:2398:2398))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3247:3247:3247))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2693:2693:2693))
        (PORT d[1] (2717:2717:2717) (2770:2770:2770))
        (PORT d[2] (3462:3462:3462) (3530:3530:3530))
        (PORT d[3] (3363:3363:3363) (3401:3401:3401))
        (PORT d[4] (5855:5855:5855) (5876:5876:5876))
        (PORT d[5] (3035:3035:3035) (3085:3085:3085))
        (PORT d[6] (3707:3707:3707) (3755:3755:3755))
        (PORT d[7] (2800:2800:2800) (2823:2823:2823))
        (PORT d[8] (2901:2901:2901) (3120:3120:3120))
        (PORT d[9] (2409:2409:2409) (2578:2578:2578))
        (PORT d[10] (4032:4032:4032) (4064:4064:4064))
        (PORT d[11] (4818:4818:4818) (4841:4841:4841))
        (PORT d[12] (2663:2663:2663) (2707:2707:2707))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2082:2082:2082))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT d[0] (2765:2765:2765) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3420:3420:3420))
        (PORT d[1] (2735:2735:2735) (2888:2888:2888))
        (PORT d[2] (3994:3994:3994) (4118:4118:4118))
        (PORT d[3] (2768:2768:2768) (2962:2962:2962))
        (PORT d[4] (1997:1997:1997) (2121:2121:2121))
        (PORT d[5] (2908:2908:2908) (3089:3089:3089))
        (PORT d[6] (2310:2310:2310) (2412:2412:2412))
        (PORT d[7] (2694:2694:2694) (2756:2756:2756))
        (PORT d[8] (3219:3219:3219) (3249:3249:3249))
        (PORT d[9] (3231:3231:3231) (3356:3356:3356))
        (PORT d[10] (3857:3857:3857) (3997:3997:3997))
        (PORT d[11] (3029:3029:3029) (3036:3036:3036))
        (PORT d[12] (2947:2947:2947) (2958:2958:2958))
        (PORT clk (2429:2429:2429) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2421:2421:2421))
        (PORT d[0] (1849:1849:1849) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4504:4504:4504) (4528:4528:4528))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (5517:5517:5517))
        (PORT d[1] (5745:5745:5745) (6180:6180:6180))
        (PORT d[2] (4219:4219:4219) (4293:4293:4293))
        (PORT d[3] (4422:4422:4422) (4475:4475:4475))
        (PORT d[4] (4670:4670:4670) (4690:4690:4690))
        (PORT d[5] (4081:4081:4081) (4120:4120:4120))
        (PORT d[6] (6627:6627:6627) (6858:6858:6858))
        (PORT d[7] (3782:3782:3782) (3787:3787:3787))
        (PORT d[8] (4498:4498:4498) (4859:4859:4859))
        (PORT d[9] (2826:2826:2826) (3037:3037:3037))
        (PORT d[10] (4094:4094:4094) (4136:4136:4136))
        (PORT d[11] (6657:6657:6657) (6790:6790:6790))
        (PORT d[12] (5177:5177:5177) (5191:5191:5191))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3427:3427:3427))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (3970:3970:3970) (4058:4058:4058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3368:3368:3368))
        (PORT d[1] (3095:3095:3095) (3296:3296:3296))
        (PORT d[2] (4360:4360:4360) (4559:4559:4559))
        (PORT d[3] (3169:3169:3169) (3389:3389:3389))
        (PORT d[4] (2420:2420:2420) (2581:2581:2581))
        (PORT d[5] (3626:3626:3626) (3840:3840:3840))
        (PORT d[6] (3075:3075:3075) (3259:3259:3259))
        (PORT d[7] (4729:4729:4729) (4759:4759:4759))
        (PORT d[8] (4134:4134:4134) (4142:4142:4142))
        (PORT d[9] (3635:3635:3635) (3796:3796:3796))
        (PORT d[10] (4201:4201:4201) (4336:4336:4336))
        (PORT d[11] (4508:4508:4508) (4504:4504:4504))
        (PORT d[12] (4005:4005:4005) (4000:4000:4000))
        (PORT clk (2482:2482:2482) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (PORT d[0] (2103:2103:2103) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3460:3460:3460))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2325:2325:2325))
        (PORT d[1] (2381:2381:2381) (2441:2441:2441))
        (PORT d[2] (2347:2347:2347) (2411:2411:2411))
        (PORT d[3] (2287:2287:2287) (2331:2331:2331))
        (PORT d[4] (5454:5454:5454) (5510:5510:5510))
        (PORT d[5] (3392:3392:3392) (3440:3440:3440))
        (PORT d[6] (2684:2684:2684) (2738:2738:2738))
        (PORT d[7] (3487:3487:3487) (3497:3497:3497))
        (PORT d[8] (2765:2765:2765) (2981:2981:2981))
        (PORT d[9] (3816:3816:3816) (4014:4014:4014))
        (PORT d[10] (2257:2257:2257) (2304:2304:2304))
        (PORT d[11] (5187:5187:5187) (5212:5212:5212))
        (PORT d[12] (2615:2615:2615) (2654:2654:2654))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2084:2084:2084))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT d[0] (2779:2779:2779) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1635:1635:1635))
        (PORT d[1] (2403:2403:2403) (2575:2575:2575))
        (PORT d[2] (3955:3955:3955) (4087:4087:4087))
        (PORT d[3] (3099:3099:3099) (3282:3282:3282))
        (PORT d[4] (2010:2010:2010) (2133:2133:2133))
        (PORT d[5] (3250:3250:3250) (3426:3426:3426))
        (PORT d[6] (2254:2254:2254) (2340:2340:2340))
        (PORT d[7] (2260:2260:2260) (2322:2322:2322))
        (PORT d[8] (2206:2206:2206) (2256:2256:2256))
        (PORT d[9] (3259:3259:3259) (3386:3386:3386))
        (PORT d[10] (4270:4270:4270) (4413:4413:4413))
        (PORT d[11] (3392:3392:3392) (3396:3396:3396))
        (PORT d[12] (3007:3007:3007) (3024:3024:3024))
        (PORT clk (2455:2455:2455) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2449:2449:2449))
        (PORT d[0] (2431:2431:2431) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3070:3070:3070))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6086:6086:6086) (6358:6358:6358))
        (PORT d[1] (7447:7447:7447) (7897:7897:7897))
        (PORT d[2] (7662:7662:7662) (7687:7687:7687))
        (PORT d[3] (5588:5588:5588) (5692:5692:5692))
        (PORT d[4] (6819:6819:6819) (6835:6835:6835))
        (PORT d[5] (7003:7003:7003) (7059:7059:7059))
        (PORT d[6] (8073:8073:8073) (8319:8319:8319))
        (PORT d[7] (6077:6077:6077) (6024:6024:6024))
        (PORT d[8] (5631:5631:5631) (6074:6074:6074))
        (PORT d[9] (3471:3471:3471) (3654:3654:3654))
        (PORT d[10] (4964:4964:4964) (5121:5121:5121))
        (PORT d[11] (6371:6371:6371) (6489:6489:6489))
        (PORT d[12] (5372:5372:5372) (5431:5431:5431))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (4027:4027:4027))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (4559:4559:4559) (4629:4629:4629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2425:2425:2425))
        (PORT d[1] (3618:3618:3618) (3884:3884:3884))
        (PORT d[2] (4997:4997:4997) (5161:5161:5161))
        (PORT d[3] (3193:3193:3193) (3412:3412:3412))
        (PORT d[4] (3614:3614:3614) (3759:3759:3759))
        (PORT d[5] (3085:3085:3085) (3201:3201:3201))
        (PORT d[6] (3096:3096:3096) (3262:3262:3262))
        (PORT d[7] (5290:5290:5290) (5273:5273:5273))
        (PORT d[8] (6680:6680:6680) (6689:6689:6689))
        (PORT d[9] (3550:3550:3550) (3659:3659:3659))
        (PORT d[10] (3860:3860:3860) (3999:3999:3999))
        (PORT d[11] (4356:4356:4356) (4554:4554:4554))
        (PORT d[12] (5436:5436:5436) (5505:5505:5505))
        (PORT clk (2451:2451:2451) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2445:2445:2445))
        (PORT d[0] (3482:3482:3482) (3570:3570:3570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2620:2620:2620) (2706:2706:2706))
        (PORT datab (1980:1980:1980) (2119:2119:2119))
        (PORT datac (1009:1009:1009) (967:967:967))
        (PORT datad (1857:1857:1857) (1825:1825:1825))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1017:1017:1017))
        (PORT datab (2059:2059:2059) (2043:2043:2043))
        (PORT datac (1936:1936:1936) (2083:2083:2083))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3273:3273:3273) (3332:3332:3332))
        (PORT datab (1813:1813:1813) (1862:1862:1862))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1815:1815:1815) (1864:1864:1864))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3415:3415:3415) (3318:3318:3318))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2759:2759:2759) (2825:2825:2825))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1983:1983:1983))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3800:3800:3800) (4109:4109:4109))
        (PORT datad (2308:2308:2308) (2359:2359:2359))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2841:2841:2841) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux121\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (678:678:678) (712:712:712))
        (PORT datad (2441:2441:2441) (2458:2458:2458))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2215:2215:2215) (2224:2224:2224))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3283:3283:3283))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6096:6096:6096) (6369:6369:6369))
        (PORT d[1] (6731:6731:6731) (7182:7182:7182))
        (PORT d[2] (6915:6915:6915) (6942:6942:6942))
        (PORT d[3] (4837:4837:4837) (4943:4943:4943))
        (PORT d[4] (5512:5512:5512) (5557:5557:5557))
        (PORT d[5] (5741:5741:5741) (5838:5838:5838))
        (PORT d[6] (7371:7371:7371) (7617:7617:7617))
        (PORT d[7] (5371:5371:5371) (5319:5319:5319))
        (PORT d[8] (5962:5962:5962) (6366:6366:6366))
        (PORT d[9] (2789:2789:2789) (2980:2980:2980))
        (PORT d[10] (4614:4614:4614) (4738:4738:4738))
        (PORT d[11] (6351:6351:6351) (6459:6459:6459))
        (PORT d[12] (5625:5625:5625) (5676:5676:5676))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (5050:5050:5050))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT d[0] (5796:5796:5796) (5681:5681:5681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2949:2949:2949))
        (PORT d[1] (3667:3667:3667) (3955:3955:3955))
        (PORT d[2] (4950:4950:4950) (5112:5112:5112))
        (PORT d[3] (3922:3922:3922) (4151:4151:4151))
        (PORT d[4] (3004:3004:3004) (3167:3167:3167))
        (PORT d[5] (3435:3435:3435) (3561:3561:3561))
        (PORT d[6] (3736:3736:3736) (3901:3901:3901))
        (PORT d[7] (5893:5893:5893) (5874:5874:5874))
        (PORT d[8] (6214:6214:6214) (6216:6216:6216))
        (PORT d[9] (3874:3874:3874) (3988:3988:3988))
        (PORT d[10] (4239:4239:4239) (4414:4414:4414))
        (PORT d[11] (4785:4785:4785) (5023:5023:5023))
        (PORT d[12] (5052:5052:5052) (5085:5085:5085))
        (PORT clk (2496:2496:2496) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2490:2490:2490))
        (PORT d[0] (3054:3054:3054) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (4931:4931:4931))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2678:2678:2678))
        (PORT d[1] (2022:2022:2022) (2083:2083:2083))
        (PORT d[2] (1652:1652:1652) (1713:1713:1713))
        (PORT d[3] (2326:2326:2326) (2374:2374:2374))
        (PORT d[4] (5809:5809:5809) (5850:5850:5850))
        (PORT d[5] (3779:3779:3779) (3823:3823:3823))
        (PORT d[6] (3001:3001:3001) (3047:3047:3047))
        (PORT d[7] (3538:3538:3538) (3561:3561:3561))
        (PORT d[8] (3231:3231:3231) (3449:3449:3449))
        (PORT d[9] (4265:4265:4265) (4465:4465:4465))
        (PORT d[10] (3013:3013:3013) (3054:3054:3054))
        (PORT d[11] (1988:1988:1988) (2034:2034:2034))
        (PORT d[12] (2316:2316:2316) (2363:2363:2363))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1354:1354:1354))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT d[0] (2043:2043:2043) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2381:2381:2381))
        (PORT d[1] (2788:2788:2788) (2958:2958:2958))
        (PORT d[2] (3584:3584:3584) (3719:3719:3719))
        (PORT d[3] (1907:1907:1907) (1956:1956:1956))
        (PORT d[4] (1989:1989:1989) (2112:2112:2112))
        (PORT d[5] (2006:2006:2006) (2060:2060:2060))
        (PORT d[6] (2643:2643:2643) (2739:2739:2739))
        (PORT d[7] (2016:2016:2016) (2077:2077:2077))
        (PORT d[8] (1924:1924:1924) (1972:1972:1972))
        (PORT d[9] (2600:2600:2600) (2707:2707:2707))
        (PORT d[10] (4954:4954:4954) (5089:5089:5089))
        (PORT d[11] (2362:2362:2362) (2375:2375:2375))
        (PORT d[12] (2258:2258:2258) (2272:2272:2272))
        (PORT clk (2480:2480:2480) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2474:2474:2474))
        (PORT d[0] (2097:2097:2097) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4392:4392:4392))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5183:5183:5183) (5297:5297:5297))
        (PORT d[1] (2901:2901:2901) (3040:3040:3040))
        (PORT d[2] (5853:5853:5853) (5879:5879:5879))
        (PORT d[3] (5978:5978:5978) (6079:6079:6079))
        (PORT d[4] (2942:2942:2942) (2895:2895:2895))
        (PORT d[5] (5588:5588:5588) (5598:5598:5598))
        (PORT d[6] (6502:6502:6502) (6652:6652:6652))
        (PORT d[7] (2622:2622:2622) (2597:2597:2597))
        (PORT d[8] (3041:3041:3041) (3199:3199:3199))
        (PORT d[9] (3868:3868:3868) (4068:4068:4068))
        (PORT d[10] (5861:5861:5861) (5821:5821:5821))
        (PORT d[11] (5085:5085:5085) (5076:5076:5076))
        (PORT d[12] (2619:2619:2619) (2585:2585:2585))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (1947:1947:1947))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (2720:2720:2720) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2749:2749:2749))
        (PORT d[1] (2249:2249:2249) (2368:2368:2368))
        (PORT d[2] (2961:2961:2961) (2933:2933:2933))
        (PORT d[3] (2284:2284:2284) (2409:2409:2409))
        (PORT d[4] (2638:2638:2638) (2787:2787:2787))
        (PORT d[5] (2878:2878:2878) (2835:2835:2835))
        (PORT d[6] (1952:1952:1952) (2071:2071:2071))
        (PORT d[7] (3052:3052:3052) (3015:3015:3015))
        (PORT d[8] (2701:2701:2701) (2696:2696:2696))
        (PORT d[9] (2476:2476:2476) (2516:2516:2516))
        (PORT d[10] (3453:3453:3453) (3556:3556:3556))
        (PORT d[11] (4584:4584:4584) (4682:4682:4682))
        (PORT d[12] (2927:2927:2927) (2903:2903:2903))
        (PORT clk (2492:2492:2492) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2487:2487:2487))
        (PORT d[0] (921:921:921) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3604:3604:3604) (3657:3657:3657))
        (PORT datab (2179:2179:2179) (2205:2205:2205))
        (PORT datac (1295:1295:1295) (1231:1231:1231))
        (PORT datad (1415:1415:1415) (1426:1426:1426))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3346:3346:3346))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6356:6356:6356) (6584:6584:6584))
        (PORT d[1] (6369:6369:6369) (6821:6821:6821))
        (PORT d[2] (6866:6866:6866) (6888:6888:6888))
        (PORT d[3] (4483:4483:4483) (4589:4589:4589))
        (PORT d[4] (5465:5465:5465) (5506:5506:5506))
        (PORT d[5] (5338:5338:5338) (5451:5451:5451))
        (PORT d[6] (7000:7000:7000) (7246:7246:7246))
        (PORT d[7] (5026:5026:5026) (4975:4975:4975))
        (PORT d[8] (5340:5340:5340) (5752:5752:5752))
        (PORT d[9] (2765:2765:2765) (2954:2954:2954))
        (PORT d[10] (4969:4969:4969) (5088:5088:5088))
        (PORT d[11] (5999:5999:5999) (6114:6114:6114))
        (PORT d[12] (4958:4958:4958) (5014:5014:5014))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3467:3467:3467) (3463:3463:3463))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (4089:4089:4089) (4094:4094:4094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2830:2830:2830))
        (PORT d[1] (4017:4017:4017) (4298:4298:4298))
        (PORT d[2] (4638:4638:4638) (4808:4808:4808))
        (PORT d[3] (3549:3549:3549) (3796:3796:3796))
        (PORT d[4] (2640:2640:2640) (2803:2803:2803))
        (PORT d[5] (3517:3517:3517) (3671:3671:3671))
        (PORT d[6] (3363:3363:3363) (3531:3531:3531))
        (PORT d[7] (5616:5616:5616) (5613:5613:5613))
        (PORT d[8] (5587:5587:5587) (5599:5599:5599))
        (PORT d[9] (3882:3882:3882) (3997:3997:3997))
        (PORT d[10] (4255:4255:4255) (4439:4439:4439))
        (PORT d[11] (5066:5066:5066) (5293:5293:5293))
        (PORT d[12] (5382:5382:5382) (5407:5407:5407))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (2084:2084:2084) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3600:3600:3600) (3652:3652:3652))
        (PORT datab (2847:2847:2847) (2863:2863:2863))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (3300:3300:3300) (3320:3320:3320))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5459:5459:5459) (5530:5530:5530))
        (PORT clk (2536:2536:2536) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7736:7736:7736) (7912:7912:7912))
        (PORT d[1] (3989:3989:3989) (4199:4199:4199))
        (PORT d[2] (8426:8426:8426) (8529:8529:8529))
        (PORT d[3] (7605:7605:7605) (7718:7718:7718))
        (PORT d[4] (7026:7026:7026) (7173:7173:7173))
        (PORT d[5] (6714:6714:6714) (6899:6899:6899))
        (PORT d[6] (7224:7224:7224) (7335:7335:7335))
        (PORT d[7] (3940:3940:3940) (4098:4098:4098))
        (PORT d[8] (2891:2891:2891) (3098:3098:3098))
        (PORT d[9] (3514:3514:3514) (3715:3715:3715))
        (PORT d[10] (6662:6662:6662) (6637:6637:6637))
        (PORT d[11] (6997:6997:6997) (7140:7140:7140))
        (PORT d[12] (8590:8590:8590) (8744:8744:8744))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4195:4195:4195))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2565:2565:2565))
        (PORT d[0] (4857:4857:4857) (4826:4826:4826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3426:3426:3426))
        (PORT d[1] (2386:2386:2386) (2534:2534:2534))
        (PORT d[2] (3991:3991:3991) (4165:4165:4165))
        (PORT d[3] (2922:2922:2922) (3074:3074:3074))
        (PORT d[4] (4299:4299:4299) (4578:4578:4578))
        (PORT d[5] (6298:6298:6298) (6290:6290:6290))
        (PORT d[6] (2716:2716:2716) (2874:2874:2874))
        (PORT d[7] (6869:6869:6869) (6786:6786:6786))
        (PORT d[8] (6708:6708:6708) (6755:6755:6755))
        (PORT d[9] (3029:3029:3029) (3182:3182:3182))
        (PORT d[10] (3067:3067:3067) (3134:3134:3134))
        (PORT d[11] (3431:3431:3431) (3483:3483:3483))
        (PORT d[12] (6575:6575:6575) (6690:6690:6690))
        (PORT clk (2490:2490:2490) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2483:2483:2483))
        (PORT d[0] (4191:4191:4191) (4112:4112:4112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4548:4548:4548))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5985:5985:5985) (6163:6163:6163))
        (PORT d[1] (5216:5216:5216) (5568:5568:5568))
        (PORT d[2] (7600:7600:7600) (7664:7664:7664))
        (PORT d[3] (5575:5575:5575) (5709:5709:5709))
        (PORT d[4] (6655:6655:6655) (6811:6811:6811))
        (PORT d[5] (5556:5556:5556) (5730:5730:5730))
        (PORT d[6] (5464:5464:5464) (5593:5593:5593))
        (PORT d[7] (5956:5956:5956) (6201:6201:6201))
        (PORT d[8] (4866:4866:4866) (5081:5081:5081))
        (PORT d[9] (3561:3561:3561) (3799:3799:3799))
        (PORT d[10] (5252:5252:5252) (5220:5220:5220))
        (PORT d[11] (5861:5861:5861) (5908:5908:5908))
        (PORT d[12] (6905:6905:6905) (7073:7073:7073))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (4028:4028:4028))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (4782:4782:4782) (4659:4659:4659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3445:3445:3445))
        (PORT d[1] (2827:2827:2827) (3028:3028:3028))
        (PORT d[2] (4876:4876:4876) (5103:5103:5103))
        (PORT d[3] (3137:3137:3137) (3354:3354:3354))
        (PORT d[4] (3141:3141:3141) (3391:3391:3391))
        (PORT d[5] (4962:4962:4962) (4960:4960:4960))
        (PORT d[6] (3404:3404:3404) (3589:3589:3589))
        (PORT d[7] (6349:6349:6349) (6222:6222:6222))
        (PORT d[8] (5158:5158:5158) (5219:5219:5219))
        (PORT d[9] (3852:3852:3852) (4047:4047:4047))
        (PORT d[10] (3477:3477:3477) (3584:3584:3584))
        (PORT d[11] (3793:3793:3793) (3886:3886:3886))
        (PORT d[12] (6278:6278:6278) (6434:6434:6434))
        (PORT clk (2481:2481:2481) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (PORT d[0] (3118:3118:3118) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5186:5186:5186) (5266:5266:5266))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7404:7404:7404) (7578:7578:7578))
        (PORT d[1] (3636:3636:3636) (3845:3845:3845))
        (PORT d[2] (8079:8079:8079) (8188:8188:8188))
        (PORT d[3] (6943:6943:6943) (7071:7071:7071))
        (PORT d[4] (7040:7040:7040) (7180:7180:7180))
        (PORT d[5] (6707:6707:6707) (6888:6888:6888))
        (PORT d[6] (7254:7254:7254) (7364:7364:7364))
        (PORT d[7] (4364:4364:4364) (4520:4520:4520))
        (PORT d[8] (4899:4899:4899) (5137:5137:5137))
        (PORT d[9] (3521:3521:3521) (3724:3724:3724))
        (PORT d[10] (6650:6650:6650) (6620:6620:6620))
        (PORT d[11] (6674:6674:6674) (6823:6823:6823))
        (PORT d[12] (8399:8399:8399) (8572:8572:8572))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4736:4736:4736))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (5207:5207:5207) (5367:5367:5367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (3049:3049:3049))
        (PORT d[1] (2418:2418:2418) (2580:2580:2580))
        (PORT d[2] (4083:4083:4083) (4258:4258:4258))
        (PORT d[3] (2911:2911:2911) (3067:3067:3067))
        (PORT d[4] (3673:3673:3673) (3961:3961:3961))
        (PORT d[5] (5964:5964:5964) (5961:5961:5961))
        (PORT d[6] (2660:2660:2660) (2809:2809:2809))
        (PORT d[7] (6867:6867:6867) (6779:6779:6779))
        (PORT d[8] (6341:6341:6341) (6392:6392:6392))
        (PORT d[9] (3384:3384:3384) (3532:3532:3532))
        (PORT d[10] (3346:3346:3346) (3399:3399:3399))
        (PORT d[11] (3398:3398:3398) (3449:3449:3449))
        (PORT d[12] (6272:6272:6272) (6398:6398:6398))
        (PORT clk (2476:2476:2476) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT d[0] (2819:2819:2819) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5119:5119:5119) (5116:5116:5116))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6345:6345:6345) (6525:6525:6525))
        (PORT d[1] (5612:5612:5612) (5959:5959:5959))
        (PORT d[2] (7974:7974:7974) (8039:8039:8039))
        (PORT d[3] (5923:5923:5923) (6060:6060:6060))
        (PORT d[4] (5839:5839:5839) (5969:5969:5969))
        (PORT d[5] (5948:5948:5948) (6115:6115:6115))
        (PORT d[6] (5843:5843:5843) (5968:5968:5968))
        (PORT d[7] (6330:6330:6330) (6573:6573:6573))
        (PORT d[8] (3512:3512:3512) (3760:3760:3760))
        (PORT d[9] (3597:3597:3597) (3834:3834:3834))
        (PORT d[10] (5268:5268:5268) (5242:5242:5242))
        (PORT d[11] (5444:5444:5444) (5468:5468:5468))
        (PORT d[12] (7244:7244:7244) (7409:7409:7409))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3386:3386:3386))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (PORT d[0] (3944:3944:3944) (4017:4017:4017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3377:3377:3377))
        (PORT d[1] (3203:3203:3203) (3407:3407:3407))
        (PORT d[2] (4837:4837:4837) (5054:5054:5054))
        (PORT d[3] (3129:3129:3129) (3335:3335:3335))
        (PORT d[4] (3295:3295:3295) (3560:3560:3560))
        (PORT d[5] (5245:5245:5245) (5245:5245:5245))
        (PORT d[6] (3062:3062:3062) (3260:3260:3260))
        (PORT d[7] (6123:6123:6123) (6021:6021:6021))
        (PORT d[8] (4860:4860:4860) (4923:4923:4923))
        (PORT d[9] (3448:3448:3448) (3645:3645:3645))
        (PORT d[10] (3504:3504:3504) (3613:3613:3613))
        (PORT d[11] (4143:4143:4143) (4234:4234:4234))
        (PORT d[12] (6290:6290:6290) (6450:6450:6450))
        (PORT clk (2481:2481:2481) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (PORT d[0] (2366:2366:2366) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3012:3012:3012) (3070:3070:3070))
        (PORT datab (2961:2961:2961) (2992:2992:2992))
        (PORT datac (744:744:744) (752:752:752))
        (PORT datad (1394:1394:1394) (1419:1419:1419))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3009:3009:3009) (3065:3065:3065))
        (PORT datab (1054:1054:1054) (1061:1061:1061))
        (PORT datac (2039:2039:2039) (2017:2017:2017))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1180:1180:1180))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7547:7547:7547) (7825:7825:7825))
        (PORT d[1] (8851:8851:8851) (9295:9295:9295))
        (PORT d[2] (9439:9439:9439) (9466:9466:9466))
        (PORT d[3] (7247:7247:7247) (7346:7346:7346))
        (PORT d[4] (7865:7865:7865) (7880:7880:7880))
        (PORT d[5] (6528:6528:6528) (6634:6634:6634))
        (PORT d[6] (10086:10086:10086) (10289:10289:10289))
        (PORT d[7] (8343:8343:8343) (8250:8250:8250))
        (PORT d[8] (5687:5687:5687) (6168:6168:6168))
        (PORT d[9] (2463:2463:2463) (2507:2507:2507))
        (PORT d[10] (5672:5672:5672) (5823:5823:5823))
        (PORT d[11] (6967:6967:6967) (7046:7046:7046))
        (PORT d[12] (7423:7423:7423) (7462:7462:7462))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3605:3605:3605))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT d[0] (4270:4270:4270) (4236:4236:4236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2476:2476:2476))
        (PORT d[1] (3185:3185:3185) (3410:3410:3410))
        (PORT d[2] (4407:4407:4407) (4590:4590:4590))
        (PORT d[3] (2738:2738:2738) (2713:2713:2713))
        (PORT d[4] (1927:1927:1927) (2016:2016:2016))
        (PORT d[5] (2117:2117:2117) (2212:2212:2212))
        (PORT d[6] (3328:3328:3328) (3424:3424:3424))
        (PORT d[7] (7294:7294:7294) (7253:7253:7253))
        (PORT d[8] (2329:2329:2329) (2315:2315:2315))
        (PORT d[9] (3798:3798:3798) (3877:3877:3877))
        (PORT d[10] (4213:4213:4213) (4394:4394:4394))
        (PORT d[11] (3160:3160:3160) (3249:3249:3249))
        (PORT d[12] (6144:6144:6144) (6210:6210:6210))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (3098:3098:3098) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2032:2032:2032))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6841:6841:6841) (7118:7118:7118))
        (PORT d[1] (8165:8165:8165) (8614:8614:8614))
        (PORT d[2] (8376:8376:8376) (8405:8405:8405))
        (PORT d[3] (6275:6275:6275) (6379:6379:6379))
        (PORT d[4] (7509:7509:7509) (7522:7522:7522))
        (PORT d[5] (5508:5508:5508) (5630:5630:5630))
        (PORT d[6] (8760:8760:8760) (8998:8998:8998))
        (PORT d[7] (6803:6803:6803) (6748:6748:6748))
        (PORT d[8] (5716:5716:5716) (6169:6169:6169))
        (PORT d[9] (2380:2380:2380) (2536:2536:2536))
        (PORT d[10] (4977:4977:4977) (5138:5138:5138))
        (PORT d[11] (5967:5967:5967) (6059:6059:6059))
        (PORT d[12] (6374:6374:6374) (6422:6422:6422))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3832:3832:3832))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT d[0] (4448:4448:4448) (4463:4463:4463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2367:2367:2367))
        (PORT d[1] (3213:3213:3213) (3453:3453:3453))
        (PORT d[2] (3870:3870:3870) (3996:3996:3996))
        (PORT d[3] (3175:3175:3175) (3393:3393:3393))
        (PORT d[4] (2404:2404:2404) (2566:2566:2566))
        (PORT d[5] (2507:2507:2507) (2602:2602:2602))
        (PORT d[6] (2316:2316:2316) (2427:2427:2427))
        (PORT d[7] (5979:5979:5979) (5958:5958:5958))
        (PORT d[8] (7371:7371:7371) (7374:7374:7374))
        (PORT d[9] (4271:4271:4271) (4380:4380:4380))
        (PORT d[10] (3850:3850:3850) (4000:4000:4000))
        (PORT d[11] (3556:3556:3556) (3507:3507:3507))
        (PORT d[12] (5785:5785:5785) (5849:5849:5849))
        (PORT clk (2487:2487:2487) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (PORT d[0] (3640:3640:3640) (3568:3568:3568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4463:4463:4463) (4524:4524:4524))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3429:3429:3429))
        (PORT d[1] (6742:6742:6742) (7152:7152:7152))
        (PORT d[2] (3112:3112:3112) (3184:3184:3184))
        (PORT d[3] (5147:5147:5147) (5194:5194:5194))
        (PORT d[4] (5759:5759:5759) (5765:5765:5765))
        (PORT d[5] (3379:3379:3379) (3419:3419:3419))
        (PORT d[6] (3371:3371:3371) (3422:3422:3422))
        (PORT d[7] (2815:2815:2815) (2838:2838:2838))
        (PORT d[8] (5182:5182:5182) (5541:5541:5541))
        (PORT d[9] (2832:2832:2832) (3045:3045:3045))
        (PORT d[10] (3680:3680:3680) (3716:3716:3716))
        (PORT d[11] (4451:4451:4451) (4477:4477:4477))
        (PORT d[12] (4607:4607:4607) (4627:4627:4627))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2428:2428:2428))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT d[0] (3129:3129:3129) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2917:2917:2917))
        (PORT d[1] (3524:3524:3524) (3734:3734:3734))
        (PORT d[2] (4303:4303:4303) (4460:4460:4460))
        (PORT d[3] (3161:3161:3161) (3380:3380:3380))
        (PORT d[4] (2377:2377:2377) (2536:2536:2536))
        (PORT d[5] (4688:4688:4688) (4891:4891:4891))
        (PORT d[6] (2671:2671:2671) (2776:2776:2776))
        (PORT d[7] (3692:3692:3692) (3737:3737:3737))
        (PORT d[8] (3528:3528:3528) (3555:3555:3555))
        (PORT d[9] (2925:2925:2925) (3062:3062:3062))
        (PORT d[10] (3477:3477:3477) (3617:3617:3617))
        (PORT d[11] (3397:3397:3397) (3403:3403:3403))
        (PORT d[12] (3651:3651:3651) (3655:3655:3655))
        (PORT clk (2462:2462:2462) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2457:2457:2457))
        (PORT d[0] (4546:4546:4546) (4566:4566:4566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4594:4594:4594) (4702:4702:4702))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (921:921:921))
        (PORT d[1] (1933:1933:1933) (1987:1987:1987))
        (PORT d[2] (1596:1596:1596) (1644:1644:1644))
        (PORT d[3] (881:881:881) (930:930:930))
        (PORT d[4] (874:874:874) (920:920:920))
        (PORT d[5] (2296:2296:2296) (2337:2337:2337))
        (PORT d[6] (849:849:849) (907:907:907))
        (PORT d[7] (4211:4211:4211) (4219:4219:4219))
        (PORT d[8] (1582:1582:1582) (1641:1641:1641))
        (PORT d[9] (1190:1190:1190) (1234:1234:1234))
        (PORT d[10] (2267:2267:2267) (2311:2311:2311))
        (PORT d[11] (2330:2330:2330) (2372:2372:2372))
        (PORT d[12] (3080:3080:3080) (3121:3121:3121))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2087:2087:2087))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT d[0] (2787:2787:2787) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1224:1224:1224))
        (PORT d[1] (1197:1197:1197) (1238:1238:1238))
        (PORT d[2] (1248:1248:1248) (1316:1316:1316))
        (PORT d[3] (1195:1195:1195) (1233:1233:1233))
        (PORT d[4] (2616:2616:2616) (2722:2722:2722))
        (PORT d[5] (1563:1563:1563) (1604:1604:1604))
        (PORT d[6] (1159:1159:1159) (1204:1204:1204))
        (PORT d[7] (1605:1605:1605) (1664:1664:1664))
        (PORT d[8] (1401:1401:1401) (1419:1419:1419))
        (PORT d[9] (1430:1430:1430) (1448:1448:1448))
        (PORT d[10] (1830:1830:1830) (1873:1873:1873))
        (PORT d[11] (2055:2055:2055) (2070:2070:2070))
        (PORT d[12] (4334:4334:4334) (4342:4342:4342))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (3030:3030:3030) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3599:3599:3599) (3650:3650:3650))
        (PORT datab (2176:2176:2176) (2201:2201:2201))
        (PORT datac (1892:1892:1892) (1817:1817:1817))
        (PORT datad (1834:1834:1834) (1765:1765:1765))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3602:3602:3602) (3654:3654:3654))
        (PORT datab (2795:2795:2795) (2864:2864:2864))
        (PORT datac (2430:2430:2430) (2285:2285:2285))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4580:4580:4580))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2322:2322:2322))
        (PORT d[1] (2374:2374:2374) (2433:2433:2433))
        (PORT d[2] (2355:2355:2355) (2417:2417:2417))
        (PORT d[3] (1961:1961:1961) (2010:2010:2010))
        (PORT d[4] (5467:5467:5467) (5510:5510:5510))
        (PORT d[5] (2296:2296:2296) (2343:2343:2343))
        (PORT d[6] (2660:2660:2660) (2711:2711:2711))
        (PORT d[7] (3178:3178:3178) (3198:3198:3198))
        (PORT d[8] (2903:2903:2903) (3128:3128:3128))
        (PORT d[9] (3831:3831:3831) (4031:4031:4031))
        (PORT d[10] (2614:2614:2614) (2654:2654:2654))
        (PORT d[11] (5161:5161:5161) (5186:5186:5186))
        (PORT d[12] (2255:2255:2255) (2298:2298:2298))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1701:1701:1701))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT d[0] (2395:2395:2395) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2022:2022:2022))
        (PORT d[1] (2436:2436:2436) (2610:2610:2610))
        (PORT d[2] (3917:3917:3917) (4036:4036:4036))
        (PORT d[3] (2759:2759:2759) (2942:2942:2942))
        (PORT d[4] (1983:1983:1983) (2108:2108:2108))
        (PORT d[5] (2361:2361:2361) (2410:2410:2410))
        (PORT d[6] (2596:2596:2596) (2680:2680:2680))
        (PORT d[7] (2267:2267:2267) (2320:2320:2320))
        (PORT d[8] (2252:2252:2252) (2297:2297:2297))
        (PORT d[9] (3260:3260:3260) (3387:3387:3387))
        (PORT d[10] (2151:2151:2151) (2188:2188:2188))
        (PORT d[11] (3669:3669:3669) (3663:3663:3663))
        (PORT d[12] (3040:3040:3040) (3060:3060:3060))
        (PORT clk (2462:2462:2462) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2457:2457:2457))
        (PORT d[0] (1687:1687:1687) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4070:4070:4070))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5688:5688:5688) (5880:5880:5880))
        (PORT d[1] (6104:6104:6104) (6536:6536:6536))
        (PORT d[2] (3856:3856:3856) (3932:3932:3932))
        (PORT d[3] (5094:5094:5094) (5130:5130:5130))
        (PORT d[4] (4786:4786:4786) (4808:4808:4808))
        (PORT d[5] (3723:3723:3723) (3762:3762:3762))
        (PORT d[6] (3962:3962:3962) (3987:3987:3987))
        (PORT d[7] (3817:3817:3817) (3821:3821:3821))
        (PORT d[8] (4485:4485:4485) (4849:4849:4849))
        (PORT d[9] (2752:2752:2752) (2965:2965:2965))
        (PORT d[10] (3748:3748:3748) (3796:3796:3796))
        (PORT d[11] (3763:3763:3763) (3796:3796:3796))
        (PORT d[12] (4616:4616:4616) (4641:4641:4641))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4555:4555:4555))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT d[0] (5123:5123:5123) (5186:5186:5186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (3092:3092:3092))
        (PORT d[1] (2855:2855:2855) (3074:3074:3074))
        (PORT d[2] (4707:4707:4707) (4894:4894:4894))
        (PORT d[3] (3174:3174:3174) (3395:3395:3395))
        (PORT d[4] (2410:2410:2410) (2574:2574:2574))
        (PORT d[5] (3952:3952:3952) (4155:4155:4155))
        (PORT d[6] (3092:3092:3092) (3281:3281:3281))
        (PORT d[7] (4433:4433:4433) (4476:4476:4476))
        (PORT d[8] (3506:3506:3506) (3536:3536:3536))
        (PORT d[9] (3620:3620:3620) (3743:3743:3743))
        (PORT d[10] (3840:3840:3840) (3980:3980:3980))
        (PORT d[11] (4137:4137:4137) (4135:4135:4135))
        (PORT d[12] (3681:3681:3681) (3690:3690:3690))
        (PORT clk (2486:2486:2486) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2478:2478:2478))
        (PORT d[0] (3287:3287:3287) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2013:2013:2013))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6784:6784:6784) (7053:7053:7053))
        (PORT d[1] (7830:7830:7830) (8283:8283:8283))
        (PORT d[2] (8387:8387:8387) (8404:8404:8404))
        (PORT d[3] (6244:6244:6244) (6346:6346:6346))
        (PORT d[4] (6871:6871:6871) (6905:6905:6905))
        (PORT d[5] (5884:5884:5884) (5990:5990:5990))
        (PORT d[6] (8759:8759:8759) (8997:8997:8997))
        (PORT d[7] (6458:6458:6458) (6405:6405:6405))
        (PORT d[8] (5677:5677:5677) (6126:6126:6126))
        (PORT d[9] (2549:2549:2549) (2680:2680:2680))
        (PORT d[10] (4976:4976:4976) (5133:5133:5133))
        (PORT d[11] (5959:5959:5959) (6049:6049:6049))
        (PORT d[12] (6065:6065:6065) (6119:6119:6119))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4643:4643:4643) (4692:4692:4692))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (5265:5265:5265) (5323:5323:5323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2382:2382:2382))
        (PORT d[1] (2826:2826:2826) (3035:3035:3035))
        (PORT d[2] (4036:4036:4036) (4217:4217:4217))
        (PORT d[3] (3147:3147:3147) (3363:3363:3363))
        (PORT d[4] (2409:2409:2409) (2557:2557:2557))
        (PORT d[5] (2839:2839:2839) (2931:2931:2931))
        (PORT d[6] (2594:2594:2594) (2693:2693:2693))
        (PORT d[7] (6272:6272:6272) (6242:6242:6242))
        (PORT d[8] (7396:7396:7396) (7400:7400:7400))
        (PORT d[9] (4307:4307:4307) (4413:4413:4413))
        (PORT d[10] (3849:3849:3849) (3999:3999:3999))
        (PORT d[11] (3109:3109:3109) (3199:3199:3199))
        (PORT d[12] (5477:5477:5477) (5552:5552:5552))
        (PORT clk (2483:2483:2483) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (PORT d[0] (3071:3071:3071) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3324:3324:3324))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6376:6376:6376) (6606:6606:6606))
        (PORT d[1] (6718:6718:6718) (7170:7170:7170))
        (PORT d[2] (6916:6916:6916) (6943:6943:6943))
        (PORT d[3] (4897:4897:4897) (5007:5007:5007))
        (PORT d[4] (5812:5812:5812) (5851:5851:5851))
        (PORT d[5] (5721:5721:5721) (5828:5828:5828))
        (PORT d[6] (7354:7354:7354) (7598:7598:7598))
        (PORT d[7] (5386:5386:5386) (5337:5337:5337))
        (PORT d[8] (5694:5694:5694) (6104:6104:6104))
        (PORT d[9] (2764:2764:2764) (2954:2954:2954))
        (PORT d[10] (4638:4638:4638) (4765:4765:4765))
        (PORT d[11] (5988:5988:5988) (6096:6096:6096))
        (PORT d[12] (4973:4973:4973) (5030:5030:5030))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4938:4938:4938) (5057:5057:5057))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT d[0] (5562:5562:5562) (5692:5692:5692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2950:2950:2950))
        (PORT d[1] (3660:3660:3660) (3947:3947:3947))
        (PORT d[2] (4982:4982:4982) (5146:5146:5146))
        (PORT d[3] (3591:3591:3591) (3828:3828:3828))
        (PORT d[4] (2915:2915:2915) (3071:3071:3071))
        (PORT d[5] (2840:2840:2840) (3009:3009:3009))
        (PORT d[6] (3738:3738:3738) (3901:3901:3901))
        (PORT d[7] (5952:5952:5952) (5943:5943:5943))
        (PORT d[8] (4195:4195:4195) (4275:4275:4275))
        (PORT d[9] (3559:3559:3559) (3684:3684:3684))
        (PORT d[10] (3936:3936:3936) (4129:4129:4129))
        (PORT d[11] (4728:4728:4728) (4959:4959:4959))
        (PORT d[12] (4974:4974:4974) (5010:5010:5010))
        (PORT clk (2492:2492:2492) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (PORT d[0] (2779:2779:2779) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3601:3601:3601) (3653:3653:3653))
        (PORT datab (2177:2177:2177) (2203:2203:2203))
        (PORT datac (2102:2102:2102) (2035:2035:2035))
        (PORT datad (3178:3178:3178) (3119:3119:3119))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1210:1210:1210))
        (PORT datab (2178:2178:2178) (2204:2204:2204))
        (PORT datac (2370:2370:2370) (2349:2349:2349))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2280:2280:2280))
        (PORT datab (2844:2844:2844) (2883:2883:2883))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2170:2170:2170) (2280:2280:2280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1678:1678:1678) (1734:1734:1734))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datac (2836:2836:2836) (2754:2754:2754))
        (PORT datad (3186:3186:3186) (3199:3199:3199))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2602:2602:2602))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2291:2291:2291) (2273:2273:2273))
        (PORT datac (1247:1247:1247) (1254:1254:1254))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2088:2088:2088) (2134:2134:2134))
        (PORT datad (4033:4033:4033) (4331:4331:4331))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2750:2750:2750) (2699:2699:2699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux120\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1866:1866:1866) (1934:1934:1934))
        (PORT datac (671:671:671) (701:701:701))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2130:2130:2130) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4397:4397:4397) (4420:4420:4420))
        (PORT clk (2536:2536:2536) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6012:6012:6012) (6191:6191:6191))
        (PORT d[1] (5225:5225:5225) (5578:5578:5578))
        (PORT d[2] (7659:7659:7659) (7728:7728:7728))
        (PORT d[3] (5885:5885:5885) (6005:6005:6005))
        (PORT d[4] (6663:6663:6663) (6820:6820:6820))
        (PORT d[5] (5567:5567:5567) (5743:5743:5743))
        (PORT d[6] (5822:5822:5822) (5944:5944:5944))
        (PORT d[7] (5957:5957:5957) (6202:6202:6202))
        (PORT d[8] (5161:5161:5161) (5366:5366:5366))
        (PORT d[9] (3911:3911:3911) (4134:4134:4134))
        (PORT d[10] (5238:5238:5238) (5205:5205:5205))
        (PORT d[11] (6185:6185:6185) (6221:6221:6221))
        (PORT d[12] (6271:6271:6271) (6459:6459:6459))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4607:4607:4607))
        (PORT clk (2532:2532:2532) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2565:2565:2565))
        (PORT d[0] (5515:5515:5515) (5238:5238:5238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3461:3461:3461))
        (PORT d[1] (3153:3153:3153) (3352:3352:3352))
        (PORT d[2] (4882:4882:4882) (5109:5109:5109))
        (PORT d[3] (3144:3144:3144) (3362:3362:3362))
        (PORT d[4] (3300:3300:3300) (3564:3564:3564))
        (PORT d[5] (4938:4938:4938) (4940:4940:4940))
        (PORT d[6] (3061:3061:3061) (3260:3260:3260))
        (PORT d[7] (6073:6073:6073) (5967:5967:5967))
        (PORT d[8] (4804:4804:4804) (4859:4859:4859))
        (PORT d[9] (3462:3462:3462) (3663:3663:3663))
        (PORT d[10] (3440:3440:3440) (3549:3549:3549))
        (PORT d[11] (4124:4124:4124) (4212:4212:4212))
        (PORT d[12] (6240:6240:6240) (6393:6393:6393))
        (PORT clk (2490:2490:2490) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2483:2483:2483))
        (PORT d[0] (1889:1889:1889) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4378:4378:4378) (4380:4380:4380))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4976:4976:4976))
        (PORT d[1] (3220:3220:3220) (3384:3384:3384))
        (PORT d[2] (6527:6527:6527) (6448:6448:6448))
        (PORT d[3] (6293:6293:6293) (6373:6373:6373))
        (PORT d[4] (7531:7531:7531) (7624:7624:7624))
        (PORT d[5] (5451:5451:5451) (5551:5551:5551))
        (PORT d[6] (6118:6118:6118) (6231:6231:6231))
        (PORT d[7] (3165:3165:3165) (3291:3291:3291))
        (PORT d[8] (2775:2775:2775) (2930:2930:2930))
        (PORT d[9] (5859:5859:5859) (6225:6225:6225))
        (PORT d[10] (7652:7652:7652) (7547:7547:7547))
        (PORT d[11] (6193:6193:6193) (6241:6241:6241))
        (PORT d[12] (6210:6210:6210) (6395:6395:6395))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4011:4011:4011))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (4883:4883:4883) (4642:4642:4642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2222:2222:2222))
        (PORT d[1] (2647:2647:2647) (2759:2759:2759))
        (PORT d[2] (4306:4306:4306) (4452:4452:4452))
        (PORT d[3] (2546:2546:2546) (2668:2668:2668))
        (PORT d[4] (4958:4958:4958) (5160:5160:5160))
        (PORT d[5] (5475:5475:5475) (5748:5748:5748))
        (PORT d[6] (2241:2241:2241) (2337:2337:2337))
        (PORT d[7] (6284:6284:6284) (6183:6183:6183))
        (PORT d[8] (4853:4853:4853) (4915:4915:4915))
        (PORT d[9] (2953:2953:2953) (3060:3060:3060))
        (PORT d[10] (3174:3174:3174) (3291:3291:3291))
        (PORT d[11] (4172:4172:4172) (4276:4276:4276))
        (PORT d[12] (6076:6076:6076) (6142:6142:6142))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (2251:2251:2251) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1469:1469:1469))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2681:2681:2681))
        (PORT d[1] (2360:2360:2360) (2416:2416:2416))
        (PORT d[2] (2004:2004:2004) (2050:2050:2050))
        (PORT d[3] (2330:2330:2330) (2377:2377:2377))
        (PORT d[4] (5795:5795:5795) (5847:5847:5847))
        (PORT d[5] (3400:3400:3400) (3448:3448:3448))
        (PORT d[6] (2660:2660:2660) (2712:2712:2712))
        (PORT d[7] (3179:3179:3179) (3198:3198:3198))
        (PORT d[8] (2916:2916:2916) (3144:3144:3144))
        (PORT d[9] (3896:3896:3896) (4103:4103:4103))
        (PORT d[10] (2635:2635:2635) (2681:2681:2681))
        (PORT d[11] (2351:2351:2351) (2387:2387:2387))
        (PORT d[12] (2358:2358:2358) (2399:2399:2399))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1697:1697:1697))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT d[0] (2389:2389:2389) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2009:2009:2009))
        (PORT d[1] (2439:2439:2439) (2614:2614:2614))
        (PORT d[2] (3961:3961:3961) (4094:4094:4094))
        (PORT d[3] (2778:2778:2778) (2962:2962:2962))
        (PORT d[4] (1969:1969:1969) (2090:2090:2090))
        (PORT d[5] (2360:2360:2360) (2410:2410:2410))
        (PORT d[6] (2282:2282:2282) (2378:2378:2378))
        (PORT d[7] (2255:2255:2255) (2308:2308:2308))
        (PORT d[8] (2219:2219:2219) (2261:2261:2261))
        (PORT d[9] (3214:3214:3214) (3336:3336:3336))
        (PORT d[10] (4599:4599:4599) (4739:4739:4739))
        (PORT d[11] (2432:2432:2432) (2446:2446:2446))
        (PORT d[12] (2984:2984:2984) (2997:2997:2997))
        (PORT clk (2467:2467:2467) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (PORT d[0] (1997:1997:1997) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (468:468:468))
        (PORT datab (1158:1158:1158) (1095:1095:1095))
        (PORT datac (1656:1656:1656) (1673:1673:1673))
        (PORT datad (2122:2122:2122) (2032:2032:2032))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (5093:5093:5093))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (6194:6194:6194))
        (PORT d[1] (4087:4087:4087) (4373:4373:4373))
        (PORT d[2] (8233:8233:8233) (8310:8310:8310))
        (PORT d[3] (5639:5639:5639) (5804:5804:5804))
        (PORT d[4] (6329:6329:6329) (6504:6504:6504))
        (PORT d[5] (6281:6281:6281) (6469:6469:6469))
        (PORT d[6] (5841:5841:5841) (6022:6022:6022))
        (PORT d[7] (4304:4304:4304) (4532:4532:4532))
        (PORT d[8] (3692:3692:3692) (3985:3985:3985))
        (PORT d[9] (4359:4359:4359) (4667:4667:4667))
        (PORT d[10] (6312:6312:6312) (6290:6290:6290))
        (PORT d[11] (6474:6474:6474) (6545:6545:6545))
        (PORT d[12] (6976:6976:6976) (7188:7188:7188))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4235:4235:4235))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT d[0] (4941:4941:4941) (4866:4866:4866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3876:3876:3876))
        (PORT d[1] (3157:3157:3157) (3380:3380:3380))
        (PORT d[2] (4871:4871:4871) (5103:5103:5103))
        (PORT d[3] (3869:3869:3869) (4114:4114:4114))
        (PORT d[4] (3680:3680:3680) (3980:3980:3980))
        (PORT d[5] (4937:4937:4937) (5312:5312:5312))
        (PORT d[6] (3864:3864:3864) (4085:4085:4085))
        (PORT d[7] (6902:6902:6902) (6825:6825:6825))
        (PORT d[8] (5259:5259:5259) (5349:5349:5349))
        (PORT d[9] (3751:3751:3751) (3967:3967:3967))
        (PORT d[10] (4195:4195:4195) (4324:4324:4324))
        (PORT d[11] (4423:4423:4423) (4530:4530:4530))
        (PORT d[12] (6676:6676:6676) (6867:6867:6867))
        (PORT clk (2477:2477:2477) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (PORT d[0] (3435:3435:3435) (3364:3364:3364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1709:1709:1709))
        (PORT datab (2174:2174:2174) (2157:2157:2157))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2796:2796:2796) (2889:2889:2889))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3676:3676:3676))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4825:4825:4825) (4970:4970:4970))
        (PORT d[1] (5912:5912:5912) (6262:6262:6262))
        (PORT d[2] (4640:4640:4640) (4638:4638:4638))
        (PORT d[3] (4549:4549:4549) (4659:4659:4659))
        (PORT d[4] (4578:4578:4578) (4529:4529:4529))
        (PORT d[5] (4560:4560:4560) (4536:4536:4536))
        (PORT d[6] (5338:5338:5338) (5422:5422:5422))
        (PORT d[7] (4098:4098:4098) (4317:4317:4317))
        (PORT d[8] (4815:4815:4815) (5181:5181:5181))
        (PORT d[9] (5767:5767:5767) (6123:6123:6123))
        (PORT d[10] (4364:4364:4364) (4324:4324:4324))
        (PORT d[11] (4405:4405:4405) (4357:4357:4357))
        (PORT d[12] (4451:4451:4451) (4406:4406:4406))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3627:3627:3627))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT d[0] (4196:4196:4196) (4258:4258:4258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2623:2623:2623))
        (PORT d[1] (2383:2383:2383) (2547:2547:2547))
        (PORT d[2] (4871:4871:4871) (5080:5080:5080))
        (PORT d[3] (3214:3214:3214) (3439:3439:3439))
        (PORT d[4] (3826:3826:3826) (4039:4039:4039))
        (PORT d[5] (4369:4369:4369) (4607:4607:4607))
        (PORT d[6] (2792:2792:2792) (2984:2984:2984))
        (PORT d[7] (4308:4308:4308) (4258:4258:4258))
        (PORT d[8] (4654:4654:4654) (4593:4593:4593))
        (PORT d[9] (3291:3291:3291) (3438:3438:3438))
        (PORT d[10] (4220:4220:4220) (4370:4370:4370))
        (PORT d[11] (4620:4620:4620) (4758:4758:4758))
        (PORT d[12] (3930:3930:3930) (3890:3890:3890))
        (PORT clk (2502:2502:2502) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2495:2495:2495))
        (PORT d[0] (2248:2248:2248) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (6025:6025:6025))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7716:7716:7716) (7925:7925:7925))
        (PORT d[1] (3599:3599:3599) (3812:3812:3812))
        (PORT d[2] (9975:9975:9975) (10053:10053:10053))
        (PORT d[3] (7725:7725:7725) (7886:7886:7886))
        (PORT d[4] (7376:7376:7376) (7559:7559:7559))
        (PORT d[5] (6682:6682:6682) (6850:6850:6850))
        (PORT d[6] (7281:7281:7281) (7451:7451:7451))
        (PORT d[7] (3923:3923:3923) (4114:4114:4114))
        (PORT d[8] (3572:3572:3572) (3806:3806:3806))
        (PORT d[9] (3983:3983:3983) (4300:4300:4300))
        (PORT d[10] (7999:7999:7999) (7958:7958:7958))
        (PORT d[11] (6550:6550:6550) (6631:6631:6631))
        (PORT d[12] (9024:9024:9024) (9216:9216:9216))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2680:2680:2680))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT d[0] (3267:3267:3267) (3311:3311:3311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3516:3516:3516))
        (PORT d[1] (2813:2813:2813) (3013:3013:3013))
        (PORT d[2] (4104:4104:4104) (4288:4288:4288))
        (PORT d[3] (3487:3487:3487) (3728:3728:3728))
        (PORT d[4] (3184:3184:3184) (3424:3424:3424))
        (PORT d[5] (6703:6703:6703) (7070:7070:7070))
        (PORT d[6] (3788:3788:3788) (3968:3968:3968))
        (PORT d[7] (7593:7593:7593) (7544:7544:7544))
        (PORT d[8] (5980:5980:5980) (6138:6138:6138))
        (PORT d[9] (4178:4178:4178) (4432:4432:4432))
        (PORT d[10] (4304:4304:4304) (4510:4510:4510))
        (PORT d[11] (5054:5054:5054) (5107:5107:5107))
        (PORT d[12] (7625:7625:7625) (7754:7754:7754))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (2776:2776:2776) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5176:5176:5176) (5273:5273:5273))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6325:6325:6325) (6537:6537:6537))
        (PORT d[1] (4020:4020:4020) (4263:4263:4263))
        (PORT d[2] (8921:8921:8921) (8995:8995:8995))
        (PORT d[3] (6358:6358:6358) (6533:6533:6533))
        (PORT d[4] (6683:6683:6683) (6857:6857:6857))
        (PORT d[5] (5557:5557:5557) (5720:5720:5720))
        (PORT d[6] (5826:5826:5826) (6008:6008:6008))
        (PORT d[7] (4328:4328:4328) (4556:4556:4556))
        (PORT d[8] (4083:4083:4083) (4379:4379:4379))
        (PORT d[9] (5044:5044:5044) (5347:5347:5347))
        (PORT d[10] (6649:6649:6649) (6626:6626:6626))
        (PORT d[11] (7156:7156:7156) (7221:7221:7221))
        (PORT d[12] (6224:6224:6224) (6412:6412:6412))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (4866:4866:4866))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT d[0] (5370:5370:5370) (5471:5471:5471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3434:3434:3434))
        (PORT d[1] (3553:3553:3553) (3768:3768:3768))
        (PORT d[2] (4860:4860:4860) (5081:5081:5081))
        (PORT d[3] (3163:3163:3163) (3385:3385:3385))
        (PORT d[4] (4370:4370:4370) (4664:4664:4664))
        (PORT d[5] (5326:5326:5326) (5703:5703:5703))
        (PORT d[6] (4184:4184:4184) (4397:4397:4397))
        (PORT d[7] (7217:7217:7217) (7134:7134:7134))
        (PORT d[8] (5642:5642:5642) (5773:5773:5773))
        (PORT d[9] (4167:4167:4167) (4381:4381:4381))
        (PORT d[10] (4277:4277:4277) (4451:4451:4451))
        (PORT d[11] (5140:5140:5140) (5237:5237:5237))
        (PORT d[12] (6229:6229:6229) (6378:6378:6378))
        (PORT clk (2446:2446:2446) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (PORT d[0] (2511:2511:2511) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (5716:5716:5716))
        (PORT clk (2549:2549:2549) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7705:7705:7705) (7912:7912:7912))
        (PORT d[1] (3942:3942:3942) (4150:4150:4150))
        (PORT d[2] (10324:10324:10324) (10397:10397:10397))
        (PORT d[3] (7699:7699:7699) (7858:7858:7858))
        (PORT d[4] (7435:7435:7435) (7621:7621:7621))
        (PORT d[5] (6683:6683:6683) (6851:6851:6851))
        (PORT d[6] (7599:7599:7599) (7760:7760:7760))
        (PORT d[7] (3884:3884:3884) (4073:4073:4073))
        (PORT d[8] (5491:5491:5491) (5779:5779:5779))
        (PORT d[9] (6376:6376:6376) (6659:6659:6659))
        (PORT d[10] (8004:8004:8004) (7962:7962:7962))
        (PORT d[11] (6561:6561:6561) (6644:6644:6644))
        (PORT d[12] (9068:9068:9068) (9262:9262:9262))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4611:4611:4611))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (PORT d[0] (5290:5290:5290) (5242:5242:5242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3823:3823:3823))
        (PORT d[1] (3154:3154:3154) (3332:3332:3332))
        (PORT d[2] (4097:4097:4097) (4281:4281:4281))
        (PORT d[3] (3509:3509:3509) (3760:3760:3760))
        (PORT d[4] (5810:5810:5810) (6093:6093:6093))
        (PORT d[5] (6740:6740:6740) (7109:7109:7109))
        (PORT d[6] (3820:3820:3820) (4003:4003:4003))
        (PORT d[7] (7941:7941:7941) (7883:7883:7883))
        (PORT d[8] (6322:6322:6322) (6444:6444:6444))
        (PORT d[9] (4205:4205:4205) (4460:4460:4460))
        (PORT d[10] (4619:4619:4619) (4812:4812:4812))
        (PORT d[11] (5365:5365:5365) (5407:5407:5407))
        (PORT d[12] (7657:7657:7657) (7790:7790:7790))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (3636:3636:3636) (3768:3768:3768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (470:470:470))
        (PORT datab (2373:2373:2373) (2368:2368:2368))
        (PORT datac (1650:1650:1650) (1666:1666:1666))
        (PORT datad (3222:3222:3222) (3198:3198:3198))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (469:469:469))
        (PORT datab (1797:1797:1797) (1831:1831:1831))
        (PORT datac (2801:2801:2801) (2781:2781:2781))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3010:3010:3010) (3067:3067:3067))
        (PORT datab (2963:2963:2963) (2994:2994:2994))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5079:5079:5079) (5132:5132:5132))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (4948:4948:4948))
        (PORT d[1] (3266:3266:3266) (3398:3398:3398))
        (PORT d[2] (5523:5523:5523) (5552:5552:5552))
        (PORT d[3] (5614:5614:5614) (5720:5720:5720))
        (PORT d[4] (3916:3916:3916) (3853:3853:3853))
        (PORT d[5] (5252:5252:5252) (5262:5262:5262))
        (PORT d[6] (6158:6158:6158) (6314:6314:6314))
        (PORT d[7] (2963:2963:2963) (2935:2935:2935))
        (PORT d[8] (6220:6220:6220) (6576:6576:6576))
        (PORT d[9] (3877:3877:3877) (4079:4079:4079))
        (PORT d[10] (5482:5482:5482) (5437:5437:5437))
        (PORT d[11] (6000:6000:6000) (5926:5926:5926))
        (PORT d[12] (6427:6427:6427) (6341:6341:6341))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2315:2315:2315))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT d[0] (3091:3091:3091) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2413:2413:2413))
        (PORT d[1] (2287:2287:2287) (2411:2411:2411))
        (PORT d[2] (3284:3284:3284) (3247:3247:3247))
        (PORT d[3] (2242:2242:2242) (2361:2361:2361))
        (PORT d[4] (2990:2990:2990) (3136:3136:3136))
        (PORT d[5] (2595:2595:2595) (2581:2581:2581))
        (PORT d[6] (2218:2218:2218) (2325:2325:2325))
        (PORT d[7] (3002:3002:3002) (2960:2960:2960))
        (PORT d[8] (2703:2703:2703) (2697:2697:2697))
        (PORT d[9] (2403:2403:2403) (2442:2442:2442))
        (PORT d[10] (3111:3111:3111) (3219:3219:3219))
        (PORT d[11] (4242:4242:4242) (4345:4345:4345))
        (PORT d[12] (2932:2932:2932) (2909:2909:2909))
        (PORT clk (2478:2478:2478) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2474:2474:2474))
        (PORT d[0] (922:922:922) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5505:5505:5505) (5595:5595:5595))
        (PORT clk (2532:2532:2532) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7408:7408:7408) (7617:7617:7617))
        (PORT d[1] (3701:3701:3701) (3955:3955:3955))
        (PORT d[2] (9652:9652:9652) (9728:9728:9728))
        (PORT d[3] (7018:7018:7018) (7188:7188:7188))
        (PORT d[4] (7382:7382:7382) (7549:7549:7549))
        (PORT d[5] (6336:6336:6336) (6510:6510:6510))
        (PORT d[6] (6573:6573:6573) (6751:6751:6751))
        (PORT d[7] (3939:3939:3939) (4132:4132:4132))
        (PORT d[8] (4806:4806:4806) (5105:5105:5105))
        (PORT d[9] (5783:5783:5783) (6082:6082:6082))
        (PORT d[10] (7651:7651:7651) (7617:7617:7617))
        (PORT d[11] (7846:7846:7846) (7902:7902:7902))
        (PORT d[12] (8325:8325:8325) (8526:8526:8526))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4289:4289:4289))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (PORT d[0] (4804:4804:4804) (4920:4920:4920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3895:3895:3895))
        (PORT d[1] (2812:2812:2812) (3015:3015:3015))
        (PORT d[2] (4466:4466:4466) (4675:4675:4675))
        (PORT d[3] (3119:3119:3119) (3319:3319:3319))
        (PORT d[4] (5099:5099:5099) (5393:5393:5393))
        (PORT d[5] (6347:6347:6347) (6709:6709:6709))
        (PORT d[6] (3099:3099:3099) (3286:3286:3286))
        (PORT d[7] (7186:7186:7186) (7138:7138:7138))
        (PORT d[8] (5644:5644:5644) (5774:5774:5774))
        (PORT d[9] (4857:4857:4857) (5068:5068:5068))
        (PORT d[10] (4991:4991:4991) (5167:5167:5167))
        (PORT d[11] (4324:4324:4324) (4379:4379:4379))
        (PORT d[12] (7254:7254:7254) (7386:7386:7386))
        (PORT clk (2486:2486:2486) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2481:2481:2481))
        (PORT d[0] (2906:2906:2906) (3024:3024:3024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5135:5135:5135) (5186:5186:5186))
        (PORT clk (2554:2554:2554) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5585:5585:5585) (5707:5707:5707))
        (PORT d[1] (2483:2483:2483) (2631:2631:2631))
        (PORT d[2] (6249:6249:6249) (6281:6281:6281))
        (PORT d[3] (6671:6671:6671) (6766:6766:6766))
        (PORT d[4] (3300:3300:3300) (3250:3250:3250))
        (PORT d[5] (5983:5983:5983) (5998:5998:5998))
        (PORT d[6] (7142:7142:7142) (7289:7289:7289))
        (PORT d[7] (1967:1967:1967) (1949:1949:1949))
        (PORT d[8] (3561:3561:3561) (3722:3722:3722))
        (PORT d[9] (4930:4930:4930) (5125:5125:5125))
        (PORT d[10] (6457:6457:6457) (6406:6406:6406))
        (PORT d[11] (5467:5467:5467) (5462:5462:5462))
        (PORT d[12] (7119:7119:7119) (7026:7026:7026))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2614:2614:2614))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT d[0] (3400:3400:3400) (3245:3245:3245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2098:2098:2098))
        (PORT d[1] (3236:3236:3236) (3326:3326:3326))
        (PORT d[2] (1974:1974:1974) (1961:1961:1961))
        (PORT d[3] (1892:1892:1892) (1964:1964:1964))
        (PORT d[4] (3418:3418:3418) (3560:3560:3560))
        (PORT d[5] (2606:2606:2606) (2573:2573:2573))
        (PORT d[6] (2663:2663:2663) (2773:2773:2773))
        (PORT d[7] (2292:2292:2292) (2259:2259:2259))
        (PORT d[8] (3081:3081:3081) (3071:3071:3071))
        (PORT d[9] (2853:2853:2853) (2963:2963:2963))
        (PORT d[10] (4155:4155:4155) (4252:4252:4252))
        (PORT d[11] (1995:1995:1995) (1992:1992:1992))
        (PORT d[12] (3393:3393:3393) (3374:3374:3374))
        (PORT clk (2508:2508:2508) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2504:2504:2504))
        (PORT d[0] (1657:1657:1657) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4716:4716:4716) (4759:4759:4759))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6025:6025:6025) (6241:6241:6241))
        (PORT d[1] (4370:4370:4370) (4652:4652:4652))
        (PORT d[2] (8169:8169:8169) (8232:8232:8232))
        (PORT d[3] (5636:5636:5636) (5811:5811:5811))
        (PORT d[4] (6302:6302:6302) (6469:6469:6469))
        (PORT d[5] (5894:5894:5894) (6090:6090:6090))
        (PORT d[6] (6163:6163:6163) (6300:6300:6300))
        (PORT d[7] (4743:4743:4743) (4970:4970:4970))
        (PORT d[8] (3678:3678:3678) (3969:3969:3969))
        (PORT d[9] (4377:4377:4377) (4686:4686:4686))
        (PORT d[10] (5964:5964:5964) (5951:5951:5951))
        (PORT d[11] (5882:5882:5882) (5943:5943:5943))
        (PORT d[12] (7287:7287:7287) (7490:7490:7490))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6480:6480:6480) (6414:6414:6414))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT d[0] (7102:7102:7102) (7045:7045:7045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3861:3861:3861))
        (PORT d[1] (3138:3138:3138) (3368:3368:3368))
        (PORT d[2] (4845:4845:4845) (5075:5075:5075))
        (PORT d[3] (3855:3855:3855) (4099:4099:4099))
        (PORT d[4] (3680:3680:3680) (3979:3979:3979))
        (PORT d[5] (4924:4924:4924) (5297:5297:5297))
        (PORT d[6] (3793:3793:3793) (4007:4007:4007))
        (PORT d[7] (6864:6864:6864) (6783:6783:6783))
        (PORT d[8] (5596:5596:5596) (5670:5670:5670))
        (PORT d[9] (3842:3842:3842) (4064:4064:4064))
        (PORT d[10] (4220:4220:4220) (4352:4352:4352))
        (PORT d[11] (4400:4400:4400) (4503:4503:4503))
        (PORT d[12] (6664:6664:6664) (6853:6853:6853))
        (PORT clk (2482:2482:2482) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (PORT d[0] (2685:2685:2685) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (468:468:468))
        (PORT datab (2226:2226:2226) (2226:2226:2226))
        (PORT datac (1659:1659:1659) (1677:1677:1677))
        (PORT datad (2450:2450:2450) (2502:2502:2502))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (469:469:469))
        (PORT datab (2226:2226:2226) (2103:2103:2103))
        (PORT datac (2179:2179:2179) (2164:2164:2164))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4770:4770:4770) (4823:4823:4823))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7763:7763:7763) (7940:7940:7940))
        (PORT d[1] (3997:3997:3997) (4208:4208:4208))
        (PORT d[2] (8427:8427:8427) (8537:8537:8537))
        (PORT d[3] (7291:7291:7291) (7421:7421:7421))
        (PORT d[4] (7392:7392:7392) (7532:7532:7532))
        (PORT d[5] (7058:7058:7058) (7235:7235:7235))
        (PORT d[6] (7596:7596:7596) (7703:7703:7703))
        (PORT d[7] (3972:3972:3972) (4138:4138:4138))
        (PORT d[8] (5249:5249:5249) (5485:5485:5485))
        (PORT d[9] (3851:3851:3851) (4048:4048:4048))
        (PORT d[10] (6994:6994:6994) (6966:6966:6966))
        (PORT d[11] (7011:7011:7011) (7158:7158:7158))
        (PORT d[12] (8875:8875:8875) (9017:9017:9017))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2230:2230:2230))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT d[0] (2938:2938:2938) (2861:2861:2861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (3036:3036:3036))
        (PORT d[1] (2352:2352:2352) (2524:2524:2524))
        (PORT d[2] (4340:4340:4340) (4504:4504:4504))
        (PORT d[3] (2606:2606:2606) (2772:2772:2772))
        (PORT d[4] (4358:4358:4358) (4641:4641:4641))
        (PORT d[5] (4912:4912:4912) (5279:5279:5279))
        (PORT d[6] (3051:3051:3051) (3203:3203:3203))
        (PORT d[7] (6877:6877:6877) (6794:6794:6794))
        (PORT d[8] (6689:6689:6689) (6736:6736:6736))
        (PORT d[9] (3210:3210:3210) (3342:3342:3342))
        (PORT d[10] (3357:3357:3357) (3417:3417:3417))
        (PORT d[11] (3365:3365:3365) (3415:3415:3415))
        (PORT d[12] (6611:6611:6611) (6733:6733:6733))
        (PORT clk (2492:2492:2492) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2485:2485:2485))
        (PORT d[0] (4577:4577:4577) (4552:4552:4552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (3989:3989:3989))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4831:4831:4831) (4983:4983:4983))
        (PORT d[1] (5341:5341:5341) (5725:5725:5725))
        (PORT d[2] (5373:5373:5373) (5303:5303:5303))
        (PORT d[3] (4482:4482:4482) (4579:4579:4579))
        (PORT d[4] (6456:6456:6456) (6539:6539:6539))
        (PORT d[5] (5479:5479:5479) (5570:5570:5570))
        (PORT d[6] (5037:5037:5037) (5158:5158:5158))
        (PORT d[7] (3592:3592:3592) (3760:3760:3760))
        (PORT d[8] (4399:4399:4399) (4720:4720:4720))
        (PORT d[9] (4818:4818:4818) (5190:5190:5190))
        (PORT d[10] (6266:6266:6266) (6171:6171:6171))
        (PORT d[11] (6203:6203:6203) (6263:6263:6263))
        (PORT d[12] (6645:6645:6645) (6828:6828:6828))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4136:4136:4136))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (4641:4641:4641) (4465:4465:4465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2665:2665:2665))
        (PORT d[1] (2992:2992:2992) (3135:3135:3135))
        (PORT d[2] (4081:4081:4081) (4274:4274:4274))
        (PORT d[3] (2979:2979:2979) (3144:3144:3144))
        (PORT d[4] (3492:3492:3492) (3691:3691:3691))
        (PORT d[5] (4070:4070:4070) (4358:4358:4358))
        (PORT d[6] (3850:3850:3850) (4079:4079:4079))
        (PORT d[7] (5422:5422:5422) (5279:5279:5279))
        (PORT d[8] (4636:4636:4636) (4630:4630:4630))
        (PORT d[9] (3586:3586:3586) (3700:3700:3700))
        (PORT d[10] (3592:3592:3592) (3751:3751:3751))
        (PORT d[11] (4943:4943:4943) (4993:4993:4993))
        (PORT d[12] (6228:6228:6228) (6333:6333:6333))
        (PORT clk (2498:2498:2498) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2486:2486:2486))
        (PORT d[0] (2608:2608:2608) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (468:468:468))
        (PORT datab (1130:1130:1130) (1120:1120:1120))
        (PORT datac (1657:1657:1657) (1674:1674:1674))
        (PORT datad (2236:2236:2236) (2184:2184:2184))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5483:5483:5483) (5573:5573:5573))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7361:7361:7361) (7568:7568:7568))
        (PORT d[1] (3979:3979:3979) (4229:4229:4229))
        (PORT d[2] (9674:9674:9674) (9755:9755:9755))
        (PORT d[3] (7035:7035:7035) (7206:7206:7206))
        (PORT d[4] (6716:6716:6716) (6912:6912:6912))
        (PORT d[5] (6320:6320:6320) (6491:6491:6491))
        (PORT d[6] (6599:6599:6599) (6779:6779:6779))
        (PORT d[7] (3925:3925:3925) (4114:4114:4114))
        (PORT d[8] (5104:5104:5104) (5394:5394:5394))
        (PORT d[9] (5784:5784:5784) (6083:6083:6083))
        (PORT d[10] (7690:7690:7690) (7656:7656:7656))
        (PORT d[11] (7846:7846:7846) (7902:7902:7902))
        (PORT d[12] (8332:8332:8332) (8533:8533:8533))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (4040:4040:4040))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT d[0] (4603:4603:4603) (4671:4671:4671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3650:3650:3650) (3874:3874:3874))
        (PORT d[1] (2735:2735:2735) (2928:2928:2928))
        (PORT d[2] (4462:4462:4462) (4685:4685:4685))
        (PORT d[3] (3372:3372:3372) (3572:3572:3572))
        (PORT d[4] (5125:5125:5125) (5421:5421:5421))
        (PORT d[5] (6347:6347:6347) (6716:6716:6716))
        (PORT d[6] (3131:3131:3131) (3323:3323:3323))
        (PORT d[7] (7560:7560:7560) (7511:7511:7511))
        (PORT d[8] (5956:5956:5956) (6081:6081:6081))
        (PORT d[9] (4924:4924:4924) (5136:5136:5136))
        (PORT d[10] (4991:4991:4991) (5167:5167:5167))
        (PORT d[11] (4665:4665:4665) (4719:4719:4719))
        (PORT d[12] (7268:7268:7268) (7403:7403:7403))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (4205:4205:4205) (4185:4185:4185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4427:4427:4427))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5951:5951:5951) (6125:6125:6125))
        (PORT d[1] (5238:5238:5238) (5582:5582:5582))
        (PORT d[2] (7613:7613:7613) (7678:7678:7678))
        (PORT d[3] (5578:5578:5578) (5714:5714:5714))
        (PORT d[4] (6294:6294:6294) (6459:6459:6459))
        (PORT d[5] (5569:5569:5569) (5742:5742:5742))
        (PORT d[6] (5457:5457:5457) (5585:5585:5585))
        (PORT d[7] (5948:5948:5948) (6193:6193:6193))
        (PORT d[8] (4860:4860:4860) (5072:5072:5072))
        (PORT d[9] (3219:3219:3219) (3463:3463:3463))
        (PORT d[10] (5838:5838:5838) (5785:5785:5785))
        (PORT d[11] (5788:5788:5788) (5806:5806:5806))
        (PORT d[12] (6614:6614:6614) (6797:6797:6797))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3451:3451:3451))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (3765:3765:3765) (3785:3785:3785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (3087:3087:3087))
        (PORT d[1] (2826:2826:2826) (3027:3027:3027))
        (PORT d[2] (4514:4514:4514) (4747:4747:4747))
        (PORT d[3] (3104:3104:3104) (3315:3315:3315))
        (PORT d[4] (3256:3256:3256) (3499:3499:3499))
        (PORT d[5] (4943:4943:4943) (4940:4940:4940))
        (PORT d[6] (2829:2829:2829) (3036:3036:3036))
        (PORT d[7] (6939:6939:6939) (6821:6821:6821))
        (PORT d[8] (4918:4918:4918) (4987:4987:4987))
        (PORT d[9] (3801:3801:3801) (3992:3992:3992))
        (PORT d[10] (3161:3161:3161) (3282:3282:3282))
        (PORT d[11] (3504:3504:3504) (3612:3612:3612))
        (PORT d[12] (6290:6290:6290) (6446:6446:6446))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2471:2471:2471))
        (PORT d[0] (2253:2253:2253) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2260:2260:2260) (2229:2229:2229))
        (PORT datac (1653:1653:1653) (1669:1669:1669))
        (PORT datad (1755:1755:1755) (1763:1763:1763))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (2962:2962:2962) (2994:2994:2994))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3209:3209:3209) (3173:3173:3173))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1865:1865:1865) (1904:1904:1904))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2464:2464:2464) (2437:2437:2437))
        (PORT datac (2170:2170:2170) (2153:2153:2153))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3743:3743:3743) (3996:3996:3996))
        (PORT datad (2301:2301:2301) (2350:2350:2350))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2841:2841:2841) (2764:2764:2764))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux119\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1822:1822:1822) (1897:1897:1897))
        (PORT datad (1696:1696:1696) (1656:1656:1656))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2130:2130:2130) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5546:5546:5546) (5662:5662:5662))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5633:5633:5633) (5811:5811:5811))
        (PORT d[1] (4875:4875:4875) (5223:5223:5223))
        (PORT d[2] (7636:7636:7636) (7703:7703:7703))
        (PORT d[3] (5227:5227:5227) (5362:5362:5362))
        (PORT d[4] (6297:6297:6297) (6460:6460:6460))
        (PORT d[5] (5902:5902:5902) (6073:6073:6073))
        (PORT d[6] (5136:5136:5136) (5269:5269:5269))
        (PORT d[7] (5600:5600:5600) (5848:5848:5848))
        (PORT d[8] (4486:4486:4486) (4704:4704:4704))
        (PORT d[9] (3217:3217:3217) (3461:3461:3461))
        (PORT d[10] (5598:5598:5598) (5564:5564:5564))
        (PORT d[11] (5494:5494:5494) (5558:5558:5558))
        (PORT d[12] (6620:6620:6620) (6805:6805:6805))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3280:3280:3280))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (3913:3913:3913) (3885:3885:3885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3435:3435:3435))
        (PORT d[1] (2753:2753:2753) (2952:2952:2952))
        (PORT d[2] (4517:4517:4517) (4749:4749:4749))
        (PORT d[3] (3185:3185:3185) (3406:3406:3406))
        (PORT d[4] (3292:3292:3292) (3559:3559:3559))
        (PORT d[5] (5296:5296:5296) (5288:5288:5288))
        (PORT d[6] (3128:3128:3128) (3330:3330:3330))
        (PORT d[7] (6683:6683:6683) (6549:6549:6549))
        (PORT d[8] (5168:5168:5168) (5236:5236:5236))
        (PORT d[9] (4200:4200:4200) (4340:4340:4340))
        (PORT d[10] (3507:3507:3507) (3621:3621:3621))
        (PORT d[11] (4105:4105:4105) (4190:4190:4190))
        (PORT d[12] (6274:6274:6274) (6430:6430:6430))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (PORT d[0] (2669:2669:2669) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5379:5379:5379) (5406:5406:5406))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5458:5458:5458) (5538:5538:5538))
        (PORT d[1] (2924:2924:2924) (3077:3077:3077))
        (PORT d[2] (6849:6849:6849) (6782:6782:6782))
        (PORT d[3] (6314:6314:6314) (6395:6395:6395))
        (PORT d[4] (7882:7882:7882) (7978:7978:7978))
        (PORT d[5] (5822:5822:5822) (5924:5924:5924))
        (PORT d[6] (6140:6140:6140) (6256:6256:6256))
        (PORT d[7] (3149:3149:3149) (3274:3274:3274))
        (PORT d[8] (5788:5788:5788) (6109:6109:6109))
        (PORT d[9] (3859:3859:3859) (4097:4097:4097))
        (PORT d[10] (7633:7633:7633) (7535:7535:7535))
        (PORT d[11] (5898:5898:5898) (5955:5955:5955))
        (PORT d[12] (6216:6216:6216) (6402:6402:6402))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2234:2234:2234))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (2939:2939:2939) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2520:2520:2520))
        (PORT d[1] (2996:2996:2996) (3106:3106:3106))
        (PORT d[2] (3967:3967:3967) (4119:4119:4119))
        (PORT d[3] (2306:2306:2306) (2428:2428:2428))
        (PORT d[4] (5292:5292:5292) (5489:5489:5489))
        (PORT d[5] (5556:5556:5556) (5839:5839:5839))
        (PORT d[6] (2294:2294:2294) (2398:2398:2398))
        (PORT d[7] (6641:6641:6641) (6544:6544:6544))
        (PORT d[8] (4886:4886:4886) (4951:4951:4951))
        (PORT d[9] (2612:2612:2612) (2725:2725:2725))
        (PORT d[10] (3197:3197:3197) (3317:3317:3317))
        (PORT d[11] (4158:4158:4158) (4258:4258:4258))
        (PORT d[12] (6448:6448:6448) (6509:6509:6509))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT d[0] (1890:1890:1890) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (5431:5431:5431))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5181:5181:5181) (5319:5319:5319))
        (PORT d[1] (5722:5722:5722) (6104:6104:6104))
        (PORT d[2] (5385:5385:5385) (5316:5316:5316))
        (PORT d[3] (4826:4826:4826) (4920:4920:4920))
        (PORT d[4] (6479:6479:6479) (6571:6571:6571))
        (PORT d[5] (5140:5140:5140) (5276:5276:5276))
        (PORT d[6] (5089:5089:5089) (5213:5213:5213))
        (PORT d[7] (3610:3610:3610) (3778:3778:3778))
        (PORT d[8] (4451:4451:4451) (4778:4778:4778))
        (PORT d[9] (5180:5180:5180) (5549:5549:5549))
        (PORT d[10] (6261:6261:6261) (6171:6171:6171))
        (PORT d[11] (6616:6616:6616) (6676:6676:6676))
        (PORT d[12] (7017:7017:7017) (7194:7194:7194))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5151:5151:5151))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT d[0] (5834:5834:5834) (5782:5782:5782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2667:2667:2667))
        (PORT d[1] (3012:3012:3012) (3157:3157:3157))
        (PORT d[2] (4061:4061:4061) (4257:4257:4257))
        (PORT d[3] (3026:3026:3026) (3188:3188:3188))
        (PORT d[4] (4125:4125:4125) (4313:4313:4313))
        (PORT d[5] (4945:4945:4945) (4941:4941:4941))
        (PORT d[6] (3521:3521:3521) (3756:3756:3756))
        (PORT d[7] (5168:5168:5168) (5072:5072:5072))
        (PORT d[8] (4879:4879:4879) (4950:4950:4950))
        (PORT d[9] (3018:3018:3018) (3160:3160:3160))
        (PORT d[10] (3647:3647:3647) (3814:3814:3814))
        (PORT d[11] (4293:4293:4293) (4446:4446:4446))
        (PORT d[12] (6584:6584:6584) (6682:6682:6682))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT d[0] (2760:2760:2760) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3324:3324:3324) (3380:3380:3380))
        (PORT datab (1054:1054:1054) (1054:1054:1054))
        (PORT datac (1596:1596:1596) (1640:1640:1640))
        (PORT datad (1809:1809:1809) (1835:1835:1835))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5407:5407:5407) (5436:5436:5436))
        (PORT clk (2552:2552:2552) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5192:5192:5192) (5302:5302:5302))
        (PORT d[1] (2949:2949:2949) (3104:3104:3104))
        (PORT d[2] (6857:6857:6857) (6791:6791:6791))
        (PORT d[3] (6663:6663:6663) (6741:6741:6741))
        (PORT d[4] (7917:7917:7917) (8016:8016:8016))
        (PORT d[5] (5806:5806:5806) (5906:5906:5906))
        (PORT d[6] (6141:6141:6141) (6257:6257:6257))
        (PORT d[7] (3186:3186:3186) (3311:3311:3311))
        (PORT d[8] (5820:5820:5820) (6144:6144:6144))
        (PORT d[9] (6191:6191:6191) (6551:6551:6551))
        (PORT d[10] (7659:7659:7659) (7563:7563:7563))
        (PORT d[11] (6566:6566:6566) (6616:6616:6616))
        (PORT d[12] (6227:6227:6227) (6415:6415:6415))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2456:2456:2456))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (PORT d[0] (3181:3181:3181) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2593:2593:2593))
        (PORT d[1] (2996:2996:2996) (3105:3105:3105))
        (PORT d[2] (3636:3636:3636) (3791:3791:3791))
        (PORT d[3] (2570:2570:2570) (2684:2684:2684))
        (PORT d[4] (5307:5307:5307) (5506:5506:5506))
        (PORT d[5] (5526:5526:5526) (5804:5804:5804))
        (PORT d[6] (2264:2264:2264) (2364:2364:2364))
        (PORT d[7] (6616:6616:6616) (6516:6516:6516))
        (PORT d[8] (4882:4882:4882) (4953:4953:4953))
        (PORT d[9] (2636:2636:2636) (2754:2754:2754))
        (PORT d[10] (3229:3229:3229) (3354:3354:3354))
        (PORT d[11] (4170:4170:4170) (4270:4270:4270))
        (PORT d[12] (6494:6494:6494) (6561:6561:6561))
        (PORT clk (2506:2506:2506) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (PORT d[0] (3350:3350:3350) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2983:2983:2983) (3019:3019:3019))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1597:1597:1597) (1641:1641:1641))
        (PORT datad (1033:1033:1033) (1023:1023:1023))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5409:5409:5409) (5605:5605:5605))
        (PORT clk (2518:2518:2518) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5982:5982:5982) (6195:6195:6195))
        (PORT d[1] (4703:4703:4703) (4972:4972:4972))
        (PORT d[2] (8261:8261:8261) (8340:8340:8340))
        (PORT d[3] (6007:6007:6007) (6184:6184:6184))
        (PORT d[4] (6343:6343:6343) (6520:6520:6520))
        (PORT d[5] (6276:6276:6276) (6467:6467:6467))
        (PORT d[6] (5797:5797:5797) (5976:5976:5976))
        (PORT d[7] (4704:4704:4704) (4927:4927:4927))
        (PORT d[8] (3730:3730:3730) (4027:4027:4027))
        (PORT d[9] (4360:4360:4360) (4668:4668:4668))
        (PORT d[10] (6318:6318:6318) (6297:6297:6297))
        (PORT d[11] (6801:6801:6801) (6867:6867:6867))
        (PORT d[12] (7008:7008:7008) (7225:7225:7225))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (3964:3964:3964))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2550:2550:2550))
        (PORT d[0] (4491:4491:4491) (4595:4595:4595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3509:3509:3509))
        (PORT d[1] (3184:3184:3184) (3401:3401:3401))
        (PORT d[2] (4847:4847:4847) (5062:5062:5062))
        (PORT d[3] (3849:3849:3849) (4093:4093:4093))
        (PORT d[4] (4006:4006:4006) (4301:4301:4301))
        (PORT d[5] (4975:4975:4975) (5354:5354:5354))
        (PORT d[6] (3845:3845:3845) (4065:4065:4065))
        (PORT d[7] (6534:6534:6534) (6463:6463:6463))
        (PORT d[8] (5610:5610:5610) (5696:5696:5696))
        (PORT d[9] (3737:3737:3737) (3944:3944:3944))
        (PORT d[10] (4196:4196:4196) (4325:4325:4325))
        (PORT d[11] (4434:4434:4434) (4542:4542:4542))
        (PORT d[12] (6956:6956:6956) (7136:7136:7136))
        (PORT clk (2472:2472:2472) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2468:2468:2468))
        (PORT d[0] (2957:2957:2957) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5811:5811:5811) (6037:6037:6037))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7017:7017:7017) (7230:7230:7230))
        (PORT d[1] (4072:4072:4072) (4324:4324:4324))
        (PORT d[2] (9651:9651:9651) (9727:9727:9727))
        (PORT d[3] (7043:7043:7043) (7214:7214:7214))
        (PORT d[4] (7400:7400:7400) (7566:7566:7566))
        (PORT d[5] (5966:5966:5966) (6139:6139:6139))
        (PORT d[6] (6218:6218:6218) (6405:6405:6405))
        (PORT d[7] (4244:4244:4244) (4436:4436:4436))
        (PORT d[8] (4775:4775:4775) (5064:5064:5064))
        (PORT d[9] (5717:5717:5717) (6011:6011:6011))
        (PORT d[10] (7323:7323:7323) (7292:7292:7292))
        (PORT d[11] (7839:7839:7839) (7895:7895:7895))
        (PORT d[12] (6574:6574:6574) (6788:6788:6788))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4050:4050:4050))
        (PORT clk (2524:2524:2524) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT d[0] (4616:4616:4616) (4681:4681:4681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3466:3466:3466))
        (PORT d[1] (2779:2779:2779) (2970:2970:2970))
        (PORT d[2] (4468:4468:4468) (4690:4690:4690))
        (PORT d[3] (3357:3357:3357) (3547:3547:3547))
        (PORT d[4] (5143:5143:5143) (5440:5440:5440))
        (PORT d[5] (6042:6042:6042) (6418:6418:6418))
        (PORT d[6] (3091:3091:3091) (3278:3278:3278))
        (PORT d[7] (6860:6860:6860) (6814:6814:6814))
        (PORT d[8] (5969:5969:5969) (6098:6098:6098))
        (PORT d[9] (4886:4886:4886) (5096:5096:5096))
        (PORT d[10] (4984:4984:4984) (5160:5160:5160))
        (PORT d[11] (4369:4369:4369) (4430:4430:4430))
        (PORT d[12] (6950:6950:6950) (7091:7091:7091))
        (PORT clk (2482:2482:2482) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (PORT d[0] (3905:3905:3905) (3889:3889:3889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5699:5699:5699) (5879:5879:5879))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7686:7686:7686) (7857:7857:7857))
        (PORT d[1] (3611:3611:3611) (3819:3819:3819))
        (PORT d[2] (8445:8445:8445) (8548:8548:8548))
        (PORT d[3] (7253:7253:7253) (7366:7366:7366))
        (PORT d[4] (7048:7048:7048) (7188:7188:7188))
        (PORT d[5] (6715:6715:6715) (6896:6896:6896))
        (PORT d[6] (7261:7261:7261) (7371:7371:7371))
        (PORT d[7] (3913:3913:3913) (4066:4066:4066))
        (PORT d[8] (5228:5228:5228) (5461:5461:5461))
        (PORT d[9] (3505:3505:3505) (3705:3705:3705))
        (PORT d[10] (6689:6689:6689) (6661:6661:6661))
        (PORT d[11] (6675:6675:6675) (6824:6824:6824))
        (PORT d[12] (8374:8374:8374) (8546:8546:8546))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2200:2200:2200))
        (PORT clk (2523:2523:2523) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (PORT d[0] (2822:2822:2822) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (3053:3053:3053))
        (PORT d[1] (2367:2367:2367) (2527:2527:2527))
        (PORT d[2] (4340:4340:4340) (4503:4503:4503))
        (PORT d[3] (2939:2939:2939) (3093:3093:3093))
        (PORT d[4] (4015:4015:4015) (4304:4304:4304))
        (PORT d[5] (6292:6292:6292) (6284:6284:6284))
        (PORT d[6] (2706:2706:2706) (2864:2864:2864))
        (PORT d[7] (6524:6524:6524) (6449:6449:6449))
        (PORT d[8] (6348:6348:6348) (6400:6400:6400))
        (PORT d[9] (3070:3070:3070) (3228:3228:3228))
        (PORT d[10] (3032:3032:3032) (3099:3099:3099))
        (PORT d[11] (3336:3336:3336) (3386:3386:3386))
        (PORT d[12] (6568:6568:6568) (6683:6683:6683))
        (PORT clk (2481:2481:2481) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2472:2472:2472))
        (PORT d[0] (2824:2824:2824) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5777:5777:5777) (5999:5999:5999))
        (PORT clk (2518:2518:2518) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7018:7018:7018) (7225:7225:7225))
        (PORT d[1] (3712:3712:3712) (3968:3968:3968))
        (PORT d[2] (9313:9313:9313) (9394:9394:9394))
        (PORT d[3] (6723:6723:6723) (6899:6899:6899))
        (PORT d[4] (6996:6996:6996) (7163:7163:7163))
        (PORT d[5] (5957:5957:5957) (6129:6129:6129))
        (PORT d[6] (6208:6208:6208) (6393:6393:6393))
        (PORT d[7] (3997:3997:3997) (4192:4192:4192))
        (PORT d[8] (4753:4753:4753) (5045:5045:5045))
        (PORT d[9] (5774:5774:5774) (6066:6066:6066))
        (PORT d[10] (7353:7353:7353) (7326:7326:7326))
        (PORT d[11] (7504:7504:7504) (7567:7567:7567))
        (PORT d[12] (7988:7988:7988) (8193:8193:8193))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4972:4972:4972) (4890:4890:4890))
        (PORT clk (2514:2514:2514) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2550:2550:2550))
        (PORT d[0] (5594:5594:5594) (5521:5521:5521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3487:3487:3487))
        (PORT d[1] (3181:3181:3181) (3379:3379:3379))
        (PORT d[2] (4445:4445:4445) (4661:4661:4661))
        (PORT d[3] (3451:3451:3451) (3673:3673:3673))
        (PORT d[4] (4764:4764:4764) (5058:5058:5058))
        (PORT d[5] (5989:5989:5989) (6358:6358:6358))
        (PORT d[6] (2766:2766:2766) (2958:2958:2958))
        (PORT d[7] (7962:7962:7962) (7874:7874:7874))
        (PORT d[8] (5608:5608:5608) (5735:5735:5735))
        (PORT d[9] (4558:4558:4558) (4778:4778:4778))
        (PORT d[10] (4643:4643:4643) (4818:4818:4818))
        (PORT d[11] (3689:3689:3689) (3768:3768:3768))
        (PORT d[12] (6911:6911:6911) (7047:7047:7047))
        (PORT clk (2472:2472:2472) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2468:2468:2468))
        (PORT d[0] (3887:3887:3887) (3861:3861:3861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3011:3011:3011) (3069:3069:3069))
        (PORT datab (2962:2962:2962) (2993:2993:2993))
        (PORT datac (1114:1114:1114) (1108:1108:1108))
        (PORT datad (2650:2650:2650) (2606:2606:2606))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2312:2312:2312))
        (PORT datab (2961:2961:2961) (2993:2993:2993))
        (PORT datac (1955:1955:1955) (1952:1952:1952))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4346:4346:4346) (4414:4414:4414))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5201:5201:5201))
        (PORT d[1] (3199:3199:3199) (3361:3361:3361))
        (PORT d[2] (6509:6509:6509) (6442:6442:6442))
        (PORT d[3] (5961:5961:5961) (6046:6046:6046))
        (PORT d[4] (7523:7523:7523) (7616:7616:7616))
        (PORT d[5] (5459:5459:5459) (5561:5561:5561))
        (PORT d[6] (5460:5460:5460) (5586:5586:5586))
        (PORT d[7] (3235:3235:3235) (3374:3374:3374))
        (PORT d[8] (5439:5439:5439) (5765:5765:5765))
        (PORT d[9] (5883:5883:5883) (6252:6252:6252))
        (PORT d[10] (7283:7283:7283) (7187:7187:7187))
        (PORT d[11] (6158:6158:6158) (6204:6204:6204))
        (PORT d[12] (6210:6210:6210) (6396:6396:6396))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3383:3383:3383))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT d[0] (4225:4225:4225) (4014:4014:4014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2169:2169:2169))
        (PORT d[1] (2612:2612:2612) (2722:2722:2722))
        (PORT d[2] (3658:3658:3658) (3800:3800:3800))
        (PORT d[3] (2633:2633:2633) (2759:2759:2759))
        (PORT d[4] (4933:4933:4933) (5132:5132:5132))
        (PORT d[5] (5185:5185:5185) (5466:5466:5466))
        (PORT d[6] (2226:2226:2226) (2333:2333:2333))
        (PORT d[7] (6306:6306:6306) (6202:6202:6202))
        (PORT d[8] (4811:4811:4811) (4872:4872:4872))
        (PORT d[9] (3299:3299:3299) (3399:3399:3399))
        (PORT d[10] (3195:3195:3195) (3314:3314:3314))
        (PORT d[11] (3809:3809:3809) (3912:3912:3912))
        (PORT d[12] (5770:5770:5770) (5844:5844:5844))
        (PORT clk (2481:2481:2481) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (PORT d[0] (2264:2264:2264) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5039:5039:5039))
        (PORT clk (2533:2533:2533) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5115:5115:5115) (5201:5201:5201))
        (PORT d[1] (2861:2861:2861) (3032:3032:3032))
        (PORT d[2] (6516:6516:6516) (6449:6449:6449))
        (PORT d[3] (5989:5989:5989) (6076:6076:6076))
        (PORT d[4] (7530:7530:7530) (7623:7623:7623))
        (PORT d[5] (5468:5468:5468) (5569:5569:5569))
        (PORT d[6] (5782:5782:5782) (5900:5900:5900))
        (PORT d[7] (3266:3266:3266) (3402:3402:3402))
        (PORT d[8] (2818:2818:2818) (2973:2973:2973))
        (PORT d[9] (5858:5858:5858) (6224:6224:6224))
        (PORT d[10] (7310:7310:7310) (7215:7215:7215))
        (PORT d[11] (6167:6167:6167) (6213:6213:6213))
        (PORT d[12] (6221:6221:6221) (6408:6408:6408))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2804:2804:2804))
        (PORT clk (2529:2529:2529) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2565:2565:2565))
        (PORT d[0] (3611:3611:3611) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2244:2244:2244))
        (PORT d[1] (2646:2646:2646) (2758:2758:2758))
        (PORT d[2] (4309:4309:4309) (4445:4445:4445))
        (PORT d[3] (2332:2332:2332) (2468:2468:2468))
        (PORT d[4] (4951:4951:4951) (5153:5153:5153))
        (PORT d[5] (5155:5155:5155) (5431:5431:5431))
        (PORT d[6] (1917:1917:1917) (2029:2029:2029))
        (PORT d[7] (6275:6275:6275) (6168:6168:6168))
        (PORT d[8] (4838:4838:4838) (4899:4899:4899))
        (PORT d[9] (2939:2939:2939) (3073:3073:3073))
        (PORT d[10] (2721:2721:2721) (2779:2779:2779))
        (PORT d[11] (3822:3822:3822) (3928:3928:3928))
        (PORT d[12] (6063:6063:6063) (6129:6129:6129))
        (PORT clk (2487:2487:2487) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2483:2483:2483))
        (PORT d[0] (2296:2296:2296) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5730:5730:5730) (5953:5953:5953))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8120:8120:8120) (8292:8292:8292))
        (PORT d[1] (4354:4354:4354) (4561:4561:4561))
        (PORT d[2] (8766:8766:8766) (8869:8869:8869))
        (PORT d[3] (7616:7616:7616) (7739:7739:7739))
        (PORT d[4] (7722:7722:7722) (7860:7860:7860))
        (PORT d[5] (7410:7410:7410) (7584:7584:7584))
        (PORT d[6] (7970:7970:7970) (8070:8070:8070))
        (PORT d[7] (4310:4310:4310) (4466:4466:4466))
        (PORT d[8] (5922:5922:5922) (6155:6155:6155))
        (PORT d[9] (4188:4188:4188) (4381:4381:4381))
        (PORT d[10] (7327:7327:7327) (7292:7292:7292))
        (PORT d[11] (7361:7361:7361) (7503:7503:7503))
        (PORT d[12] (9224:9224:9224) (9364:9364:9364))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3933:3933:3933))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (4611:4611:4611) (4564:4564:4564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3380:3380:3380))
        (PORT d[1] (2415:2415:2415) (2579:2579:2579))
        (PORT d[2] (3696:3696:3696) (3835:3835:3835))
        (PORT d[3] (3064:3064:3064) (3236:3236:3236))
        (PORT d[4] (4684:4684:4684) (4959:4959:4959))
        (PORT d[5] (6621:6621:6621) (6611:6611:6611))
        (PORT d[6] (3372:3372:3372) (3519:3519:3519))
        (PORT d[7] (7217:7217:7217) (7128:7128:7128))
        (PORT d[8] (5933:5933:5933) (6062:6062:6062))
        (PORT d[9] (2995:2995:2995) (3144:3144:3144))
        (PORT d[10] (3725:3725:3725) (3779:3779:3779))
        (PORT d[11] (3351:3351:3351) (3402:3402:3402))
        (PORT d[12] (6916:6916:6916) (7030:7030:7030))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (3071:3071:3071) (3107:3107:3107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4389:4389:4389) (4458:4458:4458))
        (PORT clk (2564:2564:2564) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5528:5528:5528) (5633:5633:5633))
        (PORT d[1] (2518:2518:2518) (2670:2670:2670))
        (PORT d[2] (7229:7229:7229) (7147:7147:7147))
        (PORT d[3] (7022:7022:7022) (7098:7098:7098))
        (PORT d[4] (8222:8222:8222) (8315:8315:8315))
        (PORT d[5] (6159:6159:6159) (6254:6254:6254))
        (PORT d[6] (6834:6834:6834) (6941:6941:6941))
        (PORT d[7] (3172:3172:3172) (3296:3296:3296))
        (PORT d[8] (2483:2483:2483) (2654:2654:2654))
        (PORT d[9] (3575:3575:3575) (3827:3827:3827))
        (PORT d[10] (8323:8323:8323) (8212:8212:8212))
        (PORT d[11] (6867:6867:6867) (6909:6909:6909))
        (PORT d[12] (6540:6540:6540) (6716:6716:6716))
        (PORT clk (2560:2560:2560) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (3830:3830:3830))
        (PORT clk (2560:2560:2560) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (PORT d[0] (4408:4408:4408) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2111:2111:2111))
        (PORT d[1] (1891:1891:1891) (1955:1955:1955))
        (PORT d[2] (3270:3270:3270) (3376:3376:3376))
        (PORT d[3] (2176:2176:2176) (2243:2243:2243))
        (PORT d[4] (3000:3000:3000) (3148:3148:3148))
        (PORT d[5] (6270:6270:6270) (6545:6545:6545))
        (PORT d[6] (2967:2967:2967) (3060:3060:3060))
        (PORT d[7] (6944:6944:6944) (6841:6841:6841))
        (PORT d[8] (5269:5269:5269) (5369:5369:5369))
        (PORT d[9] (2638:2638:2638) (2753:2753:2753))
        (PORT d[10] (3879:3879:3879) (3992:3992:3992))
        (PORT d[11] (2999:2999:2999) (3013:3013:3013))
        (PORT d[12] (7578:7578:7578) (7623:7623:7623))
        (PORT clk (2518:2518:2518) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (PORT d[0] (2591:2591:2591) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3323:3323:3323) (3379:3379:3379))
        (PORT datab (1631:1631:1631) (1674:1674:1674))
        (PORT datac (1838:1838:1838) (1869:1869:1869))
        (PORT datad (1373:1373:1373) (1355:1355:1355))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3325:3325:3325) (3381:3381:3381))
        (PORT datab (1105:1105:1105) (1093:1093:1093))
        (PORT datac (1014:1014:1014) (1017:1017:1017))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (5168:5168:5168))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5167:5167:5167) (5302:5302:5302))
        (PORT d[1] (5304:5304:5304) (5673:5673:5673))
        (PORT d[2] (5396:5396:5396) (5325:5325:5325))
        (PORT d[3] (4594:4594:4594) (4705:4705:4705))
        (PORT d[4] (6472:6472:6472) (6563:6563:6563))
        (PORT d[5] (5517:5517:5517) (5647:5647:5647))
        (PORT d[6] (5057:5057:5057) (5178:5178:5178))
        (PORT d[7] (3600:3600:3600) (3767:3767:3767))
        (PORT d[8] (4419:4419:4419) (4742:4742:4742))
        (PORT d[9] (4838:4838:4838) (5212:5212:5212))
        (PORT d[10] (6300:6300:6300) (6207:6207:6207))
        (PORT d[11] (6526:6526:6526) (6587:6587:6587))
        (PORT d[12] (6235:6235:6235) (6387:6387:6387))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2380:2380:2380))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (3031:3031:3031) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2633:2633:2633))
        (PORT d[1] (3011:3011:3011) (3156:3156:3156))
        (PORT d[2] (4856:4856:4856) (5050:5050:5050))
        (PORT d[3] (2708:2708:2708) (2881:2881:2881))
        (PORT d[4] (3501:3501:3501) (3701:3701:3701))
        (PORT d[5] (4900:4900:4900) (4890:4890:4890))
        (PORT d[6] (4220:4220:4220) (4469:4469:4469))
        (PORT d[7] (5152:5152:5152) (5054:5054:5054))
        (PORT d[8] (5193:5193:5193) (5252:5252:5252))
        (PORT d[9] (2992:2992:2992) (3132:3132:3132))
        (PORT d[10] (3615:3615:3615) (3777:3777:3777))
        (PORT d[11] (4244:4244:4244) (4392:4392:4392))
        (PORT d[12] (4438:4438:4438) (4348:4348:4348))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (PORT d[0] (2321:2321:2321) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (5524:5524:5524))
        (PORT clk (2532:2532:2532) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5984:5984:5984) (6196:6196:6196))
        (PORT d[1] (4098:4098:4098) (4386:4386:4386))
        (PORT d[2] (8153:8153:8153) (8216:8216:8216))
        (PORT d[3] (5599:5599:5599) (5775:5775:5775))
        (PORT d[4] (6643:6643:6643) (6785:6785:6785))
        (PORT d[5] (6291:6291:6291) (6479:6479:6479))
        (PORT d[6] (6125:6125:6125) (6260:6260:6260))
        (PORT d[7] (5015:5015:5015) (5232:5232:5232))
        (PORT d[8] (3636:3636:3636) (3921:3921:3921))
        (PORT d[9] (4367:4367:4367) (4677:4677:4677))
        (PORT d[10] (5974:5974:5974) (5958:5958:5958))
        (PORT d[11] (6180:6180:6180) (6236:6236:6236))
        (PORT d[12] (6954:6954:6954) (7164:7164:7164))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6775:6775:6775) (6686:6686:6686))
        (PORT clk (2528:2528:2528) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2563:2563:2563))
        (PORT d[0] (7096:7096:7096) (7043:7043:7043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3524:3524:3524))
        (PORT d[1] (3147:3147:3147) (3374:3374:3374))
        (PORT d[2] (5232:5232:5232) (5459:5459:5459))
        (PORT d[3] (3500:3500:3500) (3748:3748:3748))
        (PORT d[4] (3700:3700:3700) (4000:4000:4000))
        (PORT d[5] (4865:4865:4865) (5231:5231:5231))
        (PORT d[6] (3460:3460:3460) (3679:3679:3679))
        (PORT d[7] (6484:6484:6484) (6411:6411:6411))
        (PORT d[8] (5206:5206:5206) (5290:5290:5290))
        (PORT d[9] (3849:3849:3849) (4072:4072:4072))
        (PORT d[10] (4201:4201:4201) (4329:4329:4329))
        (PORT d[11] (4387:4387:4387) (4491:4491:4491))
        (PORT d[12] (6616:6616:6616) (6801:6801:6801))
        (PORT clk (2486:2486:2486) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2481:2481:2481))
        (PORT d[0] (2426:2426:2426) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5022:5022:5022) (5056:5056:5056))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5457:5457:5457) (5537:5537:5537))
        (PORT d[1] (3248:3248:3248) (3413:3413:3413))
        (PORT d[2] (6481:6481:6481) (6404:6404:6404))
        (PORT d[3] (6610:6610:6610) (6679:6679:6679))
        (PORT d[4] (7504:7504:7504) (7604:7604:7604))
        (PORT d[5] (5451:5451:5451) (5552:5552:5552))
        (PORT d[6] (6133:6133:6133) (6248:6248:6248))
        (PORT d[7] (3169:3169:3169) (3293:3293:3293))
        (PORT d[8] (5807:5807:5807) (6129:6129:6129))
        (PORT d[9] (6186:6186:6186) (6545:6545:6545))
        (PORT d[10] (7678:7678:7678) (7575:7575:7575))
        (PORT d[11] (5904:5904:5904) (5962:5962:5962))
        (PORT d[12] (6525:6525:6525) (6708:6708:6708))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3563:3563:3563))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT d[0] (4212:4212:4212) (4194:4194:4194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2253:2253:2253))
        (PORT d[1] (2988:2988:2988) (3097:3097:3097))
        (PORT d[2] (3961:3961:3961) (4110:4110:4110))
        (PORT d[3] (2604:2604:2604) (2715:2715:2715))
        (PORT d[4] (4959:4959:4959) (5161:5161:5161))
        (PORT d[5] (5491:5491:5491) (5767:5767:5767))
        (PORT d[6] (2605:2605:2605) (2702:2702:2702))
        (PORT d[7] (6222:6222:6222) (6126:6126:6126))
        (PORT d[8] (4860:4860:4860) (4923:4923:4923))
        (PORT d[9] (2940:2940:2940) (3046:3046:3046))
        (PORT d[10] (3189:3189:3189) (3308:3308:3308))
        (PORT d[11] (3269:3269:3269) (3282:3282:3282))
        (PORT d[12] (3461:3461:3461) (3387:3387:3387))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT d[0] (1379:1379:1379) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4867:4867:4867))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4787:4787:4787) (4929:4929:4929))
        (PORT d[1] (6161:6161:6161) (6487:6487:6487))
        (PORT d[2] (4327:4327:4327) (4346:4346:4346))
        (PORT d[3] (4481:4481:4481) (4592:4592:4592))
        (PORT d[4] (4584:4584:4584) (4535:4535:4535))
        (PORT d[5] (4559:4559:4559) (4544:4544:4544))
        (PORT d[6] (5731:5731:5731) (5812:5812:5812))
        (PORT d[7] (4088:4088:4088) (4307:4307:4307))
        (PORT d[8] (4815:4815:4815) (5182:5182:5182))
        (PORT d[9] (5468:5468:5468) (5833:5833:5833))
        (PORT d[10] (4354:4354:4354) (4315:4315:4315))
        (PORT d[11] (4397:4397:4397) (4349:4349:4349))
        (PORT d[12] (4429:4429:4429) (4383:4383:4383))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3518:3518:3518))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT d[0] (4322:4322:4322) (4149:4149:4149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2989:2989:2989))
        (PORT d[1] (2684:2684:2684) (2836:2836:2836))
        (PORT d[2] (4894:4894:4894) (5117:5117:5117))
        (PORT d[3] (3214:3214:3214) (3440:3440:3440))
        (PORT d[4] (2813:2813:2813) (3043:3043:3043))
        (PORT d[5] (4218:4218:4218) (4171:4171:4171))
        (PORT d[6] (2800:2800:2800) (2992:2992:2992))
        (PORT d[7] (4296:4296:4296) (4243:4243:4243))
        (PORT d[8] (4042:4042:4042) (4017:4017:4017))
        (PORT d[9] (2501:2501:2501) (2584:2584:2584))
        (PORT d[10] (4183:4183:4183) (4329:4329:4329))
        (PORT d[11] (4645:4645:4645) (4784:4784:4784))
        (PORT d[12] (3949:3949:3949) (3909:3909:3909))
        (PORT clk (2500:2500:2500) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2493:2493:2493))
        (PORT d[0] (1996:1996:1996) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3322:3322:3322) (3377:3377:3377))
        (PORT datab (1628:1628:1628) (1672:1672:1672))
        (PORT datac (992:992:992) (981:981:981))
        (PORT datad (2713:2713:2713) (2621:2621:2621))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2128:2128:2128))
        (PORT datab (1629:1629:1629) (1672:1672:1672))
        (PORT datac (2863:2863:2863) (2984:2984:2984))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1438:1438:1438))
        (PORT datab (1384:1384:1384) (1413:1413:1413))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1385:1385:1385) (1413:1413:1413))
        (PORT datac (1138:1138:1138) (1111:1111:1111))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3493:3493:3493) (3428:3428:3428))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2023:2023:2023) (2027:2027:2027))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2464:2464:2464) (2437:2437:2437))
        (PORT datac (1293:1293:1293) (1313:1313:1313))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2181:2181:2181))
        (PORT datac (4604:4604:4604) (4962:4962:4962))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2750:2750:2750) (2699:2699:2699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux126\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1867:1867:1867) (1934:1934:1934))
        (PORT datac (727:727:727) (753:753:753))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2130:2130:2130) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4559:4559:4559))
        (PORT clk (2552:2552:2552) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4870:4870:4870) (5020:5020:5020))
        (PORT d[1] (5259:5259:5259) (5634:5634:5634))
        (PORT d[2] (5731:5731:5731) (5660:5660:5660))
        (PORT d[3] (4832:4832:4832) (4918:4918:4918))
        (PORT d[4] (6116:6116:6116) (6210:6210:6210))
        (PORT d[5] (5516:5516:5516) (5645:5645:5645))
        (PORT d[6] (5080:5080:5080) (5202:5202:5202))
        (PORT d[7] (3592:3592:3592) (3758:3758:3758))
        (PORT d[8] (4031:4031:4031) (4354:4354:4354))
        (PORT d[9] (4271:4271:4271) (4599:4599:4599))
        (PORT d[10] (6208:6208:6208) (6113:6113:6113))
        (PORT d[11] (5848:5848:5848) (5911:5911:5911))
        (PORT d[12] (6257:6257:6257) (6442:6442:6442))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3031:3031:3031))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2576:2576:2576))
        (PORT d[0] (3646:3646:3646) (3662:3662:3662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2626:2626:2626))
        (PORT d[1] (3270:3270:3270) (3407:3407:3407))
        (PORT d[2] (4453:4453:4453) (4651:4651:4651))
        (PORT d[3] (2693:2693:2693) (2868:2868:2868))
        (PORT d[4] (3701:3701:3701) (3878:3878:3878))
        (PORT d[5] (4746:4746:4746) (5024:5024:5024))
        (PORT d[6] (3512:3512:3512) (3770:3770:3770))
        (PORT d[7] (5557:5557:5557) (5453:5453:5453))
        (PORT d[8] (5365:5365:5365) (5365:5365:5365))
        (PORT d[9] (3005:3005:3005) (3149:3149:3149))
        (PORT d[10] (3605:3605:3605) (3767:3767:3767))
        (PORT d[11] (4608:4608:4608) (4668:4668:4668))
        (PORT d[12] (5693:5693:5693) (5728:5728:5728))
        (PORT clk (2506:2506:2506) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (PORT d[0] (2459:2459:2459) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (3884:3884:3884))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (5305:5305:5305))
        (PORT d[1] (2863:2863:2863) (3013:3013:3013))
        (PORT d[2] (5843:5843:5843) (5871:5871:5871))
        (PORT d[3] (5957:5957:5957) (6061:6061:6061))
        (PORT d[4] (2976:2976:2976) (2932:2932:2932))
        (PORT d[5] (5609:5609:5609) (5626:5626:5626))
        (PORT d[6] (6502:6502:6502) (6652:6652:6652))
        (PORT d[7] (2898:2898:2898) (2843:2843:2843))
        (PORT d[8] (2826:2826:2826) (2999:2999:2999))
        (PORT d[9] (4216:4216:4216) (4413:4413:4413))
        (PORT d[10] (5830:5830:5830) (5787:5787:5787))
        (PORT d[11] (5419:5419:5419) (5406:5406:5406))
        (PORT d[12] (6787:6787:6787) (6699:6699:6699))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5460:5460:5460) (5340:5340:5340))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (6082:6082:6082) (5971:5971:5971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2762:2762:2762))
        (PORT d[1] (2194:2194:2194) (2307:2307:2307))
        (PORT d[2] (2949:2949:2949) (2920:2920:2920))
        (PORT d[3] (2559:2559:2559) (2675:2675:2675))
        (PORT d[4] (2660:2660:2660) (2807:2807:2807))
        (PORT d[5] (2281:2281:2281) (2273:2273:2273))
        (PORT d[6] (2325:2325:2325) (2435:2435:2435))
        (PORT d[7] (2665:2665:2665) (2631:2631:2631))
        (PORT d[8] (2684:2684:2684) (2677:2677:2677))
        (PORT d[9] (2164:2164:2164) (2215:2215:2215))
        (PORT d[10] (3466:3466:3466) (3572:3572:3572))
        (PORT d[11] (4591:4591:4591) (4689:4689:4689))
        (PORT d[12] (2942:2942:2942) (2920:2920:2920))
        (PORT clk (2497:2497:2497) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2491:2491:2491))
        (PORT d[0] (936:936:936) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3301:3301:3301))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4863:4863:4863) (4978:4978:4978))
        (PORT d[1] (7303:7303:7303) (7647:7647:7647))
        (PORT d[2] (5505:5505:5505) (5533:5533:5533))
        (PORT d[3] (5996:5996:5996) (6098:6098:6098))
        (PORT d[4] (2589:2589:2589) (2546:2546:2546))
        (PORT d[5] (5268:5268:5268) (5285:5285:5285))
        (PORT d[6] (6159:6159:6159) (6315:6315:6315))
        (PORT d[7] (2662:2662:2662) (2642:2642:2642))
        (PORT d[8] (2449:2449:2449) (2624:2624:2624))
        (PORT d[9] (3896:3896:3896) (4093:4093:4093))
        (PORT d[10] (5462:5462:5462) (5424:5424:5424))
        (PORT d[11] (6000:6000:6000) (5927:5927:5927))
        (PORT d[12] (6472:6472:6472) (6392:6392:6392))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (2995:2995:2995))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (3798:3798:3798) (3626:3626:3626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2479:2479:2479))
        (PORT d[1] (2321:2321:2321) (2438:2438:2438))
        (PORT d[2] (2942:2942:2942) (2914:2914:2914))
        (PORT d[3] (2625:2625:2625) (2744:2744:2744))
        (PORT d[4] (4285:4285:4285) (4510:4510:4510))
        (PORT d[5] (2920:2920:2920) (2879:2879:2879))
        (PORT d[6] (1931:1931:1931) (2047:2047:2047))
        (PORT d[7] (2955:2955:2955) (2914:2914:2914))
        (PORT d[8] (2690:2690:2690) (2682:2682:2682))
        (PORT d[9] (2114:2114:2114) (2165:2165:2165))
        (PORT d[10] (3495:3495:3495) (3601:3601:3601))
        (PORT d[11] (4217:4217:4217) (4319:4319:4319))
        (PORT d[12] (3235:3235:3235) (3211:3211:3211))
        (PORT clk (2483:2483:2483) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2476:2476:2476))
        (PORT d[0] (595:595:595) (536:536:536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4542:4542:4542) (4513:4513:4513))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (5022:5022:5022))
        (PORT d[1] (4952:4952:4952) (5338:5338:5338))
        (PORT d[2] (5418:5418:5418) (5351:5351:5351))
        (PORT d[3] (4204:4204:4204) (4308:4308:4308))
        (PORT d[4] (5785:5785:5785) (5888:5888:5888))
        (PORT d[5] (5517:5517:5517) (5645:5645:5645))
        (PORT d[6] (4955:4955:4955) (5020:5020:5020))
        (PORT d[7] (3646:3646:3646) (3819:3819:3819))
        (PORT d[8] (4072:4072:4072) (4398:4398:4398))
        (PORT d[9] (4581:4581:4581) (4893:4893:4893))
        (PORT d[10] (5881:5881:5881) (5787:5787:5787))
        (PORT d[11] (5888:5888:5888) (5955:5955:5955))
        (PORT d[12] (6623:6623:6623) (6802:6802:6802))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3769:3769:3769))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (4385:4385:4385) (4400:4400:4400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2611:2611:2611))
        (PORT d[1] (3271:3271:3271) (3408:3408:3408))
        (PORT d[2] (4493:4493:4493) (4694:4694:4694))
        (PORT d[3] (2696:2696:2696) (2871:2871:2871))
        (PORT d[4] (3676:3676:3676) (3851:3851:3851))
        (PORT d[5] (4456:4456:4456) (4745:4745:4745))
        (PORT d[6] (3527:3527:3527) (3787:3787:3787))
        (PORT d[7] (5192:5192:5192) (5098:5098:5098))
        (PORT d[8] (5404:5404:5404) (5409:5409:5409))
        (PORT d[9] (3212:3212:3212) (3331:3331:3331))
        (PORT d[10] (3630:3630:3630) (3794:3794:3794))
        (PORT d[11] (4579:4579:4579) (4633:4633:4633))
        (PORT d[12] (5668:5668:5668) (5699:5699:5699))
        (PORT clk (2504:2504:2504) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2492:2492:2492))
        (PORT d[0] (2890:2890:2890) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1436:1436:1436))
        (PORT datab (1384:1384:1384) (1412:1412:1412))
        (PORT datac (1445:1445:1445) (1350:1350:1350))
        (PORT datad (2101:2101:2101) (2118:2118:2118))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1442:1442:1442))
        (PORT datab (2073:2073:2073) (2086:2086:2086))
        (PORT datac (1447:1447:1447) (1495:1495:1495))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5663:5663:5663) (5693:5693:5693))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7019:7019:7019) (7226:7226:7226))
        (PORT d[1] (4017:4017:4017) (4267:4267:4267))
        (PORT d[2] (9323:9323:9323) (9407:9407:9407))
        (PORT d[3] (6698:6698:6698) (6872:6872:6872))
        (PORT d[4] (7402:7402:7402) (7570:7570:7570))
        (PORT d[5] (5965:5965:5965) (6138:6138:6138))
        (PORT d[6] (6191:6191:6191) (6377:6377:6377))
        (PORT d[7] (3931:3931:3931) (4125:4125:4125))
        (PORT d[8] (4766:4766:4766) (5061:5061:5061))
        (PORT d[9] (5973:5973:5973) (6236:6236:6236))
        (PORT d[10] (7354:7354:7354) (7327:7327:7327))
        (PORT d[11] (7498:7498:7498) (7557:7557:7557))
        (PORT d[12] (6943:6943:6943) (7124:7124:7124))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2640:2640:2640))
        (PORT clk (2519:2519:2519) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT d[0] (3225:3225:3225) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3361:3361:3361))
        (PORT d[1] (2794:2794:2794) (2997:2997:2997))
        (PORT d[2] (4444:4444:4444) (4658:4658:4658))
        (PORT d[3] (3505:3505:3505) (3729:3729:3729))
        (PORT d[4] (4729:4729:4729) (5021:5021:5021))
        (PORT d[5] (6003:6003:6003) (6375:6375:6375))
        (PORT d[6] (3076:3076:3076) (3261:3261:3261))
        (PORT d[7] (7941:7941:7941) (7854:7854:7854))
        (PORT d[8] (5936:5936:5936) (6062:6062:6062))
        (PORT d[9] (4559:4559:4559) (4779:4779:4779))
        (PORT d[10] (4650:4650:4650) (4831:4831:4831))
        (PORT d[11] (4287:4287:4287) (4341:4341:4341))
        (PORT d[12] (6918:6918:6918) (7055:7055:7055))
        (PORT clk (2477:2477:2477) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (PORT d[0] (3224:3224:3224) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (5109:5109:5109))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6664:6664:6664) (6870:6870:6870))
        (PORT d[1] (3989:3989:3989) (4239:4239:4239))
        (PORT d[2] (8947:8947:8947) (9026:9026:9026))
        (PORT d[3] (6379:6379:6379) (6557:6557:6557))
        (PORT d[4] (6664:6664:6664) (6838:6838:6838))
        (PORT d[5] (5620:5620:5620) (5794:5794:5794))
        (PORT d[6] (5862:5862:5862) (6053:6053:6053))
        (PORT d[7] (3988:3988:3988) (4182:4182:4182))
        (PORT d[8] (4397:4397:4397) (4688:4688:4688))
        (PORT d[9] (5063:5063:5063) (5367:5367:5367))
        (PORT d[10] (7014:7014:7014) (6990:6990:6990))
        (PORT d[11] (7165:7165:7165) (7231:7231:7231))
        (PORT d[12] (6575:6575:6575) (6759:6759:6759))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4782:4782:4782) (4871:4871:4871))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT d[0] (5404:5404:5404) (5502:5502:5502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3363:3363:3363))
        (PORT d[1] (3577:3577:3577) (3807:3807:3807))
        (PORT d[2] (4854:4854:4854) (5076:5076:5076))
        (PORT d[3] (3145:3145:3145) (3367:3367:3367))
        (PORT d[4] (4392:4392:4392) (4689:4689:4689))
        (PORT d[5] (5631:5631:5631) (6000:6000:6000))
        (PORT d[6] (3368:3368:3368) (3544:3544:3544))
        (PORT d[7] (7635:7635:7635) (7557:7557:7557))
        (PORT d[8] (5615:5615:5615) (5741:5741:5741))
        (PORT d[9] (4160:4160:4160) (4412:4412:4412))
        (PORT d[10] (4300:4300:4300) (4479:4479:4479))
        (PORT d[11] (5175:5175:5175) (5275:5275:5275))
        (PORT d[12] (7334:7334:7334) (7513:7513:7513))
        (PORT clk (2446:2446:2446) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (PORT d[0] (2535:2535:2535) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4677:4677:4677) (4693:4693:4693))
        (PORT clk (2510:2510:2510) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7377:7377:7377) (7549:7549:7549))
        (PORT d[1] (3587:3587:3587) (3791:3791:3791))
        (PORT d[2] (8388:8388:8388) (8481:8481:8481))
        (PORT d[3] (6941:6941:6941) (7069:7069:7069))
        (PORT d[4] (6670:6670:6670) (6816:6816:6816))
        (PORT d[5] (6332:6332:6332) (6514:6514:6514))
        (PORT d[6] (6904:6904:6904) (7013:7013:7013))
        (PORT d[7] (7422:7422:7422) (7661:7661:7661))
        (PORT d[8] (4554:4554:4554) (4793:4793:4793))
        (PORT d[9] (3926:3926:3926) (4160:4160:4160))
        (PORT d[10] (6315:6315:6315) (6279:6279:6279))
        (PORT d[11] (6542:6542:6542) (6564:6564:6564))
        (PORT d[12] (8243:8243:8243) (8398:8398:8398))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3737:3737:3737))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2540:2540:2540))
        (PORT d[0] (4464:4464:4464) (4368:4368:4368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2929:2929:2929))
        (PORT d[1] (2410:2410:2410) (2571:2571:2571))
        (PORT d[2] (4375:4375:4375) (4555:4555:4555))
        (PORT d[3] (3070:3070:3070) (3258:3258:3258))
        (PORT d[4] (3628:3628:3628) (3905:3905:3905))
        (PORT d[5] (5955:5955:5955) (5951:5951:5951))
        (PORT d[6] (2674:2674:2674) (2829:2829:2829))
        (PORT d[7] (6883:6883:6883) (6797:6797:6797))
        (PORT d[8] (5993:5993:5993) (6047:6047:6047))
        (PORT d[9] (3449:3449:3449) (3603:3603:3603))
        (PORT d[10] (3030:3030:3030) (3093:3093:3093))
        (PORT d[11] (3350:3350:3350) (3402:3402:3402))
        (PORT d[12] (5897:5897:5897) (6018:6018:6018))
        (PORT clk (2464:2464:2464) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2458:2458:2458))
        (PORT d[0] (2715:2715:2715) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5243:5243:5243) (5222:5222:5222))
        (PORT clk (2517:2517:2517) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7399:7399:7399) (7577:7577:7577))
        (PORT d[1] (3602:3602:3602) (3809:3809:3809))
        (PORT d[2] (8063:8063:8063) (8162:8162:8162))
        (PORT d[3] (7258:7258:7258) (7372:7372:7372))
        (PORT d[4] (6699:6699:6699) (6846:6846:6846))
        (PORT d[5] (6359:6359:6359) (6542:6542:6542))
        (PORT d[6] (6887:6887:6887) (7002:7002:7002))
        (PORT d[7] (4333:4333:4333) (4487:4487:4487))
        (PORT d[8] (4892:4892:4892) (5129:5129:5129))
        (PORT d[9] (3125:3125:3125) (3328:3328:3328))
        (PORT d[10] (6317:6317:6317) (6292:6292:6292))
        (PORT d[11] (6538:6538:6538) (6559:6559:6559))
        (PORT d[12] (8253:8253:8253) (8410:8410:8410))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (2983:2983:2983))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT d[0] (3658:3658:3658) (3614:3614:3614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (3043:3043:3043))
        (PORT d[1] (2390:2390:2390) (2550:2550:2550))
        (PORT d[2] (4376:4376:4376) (4541:4541:4541))
        (PORT d[3] (2632:2632:2632) (2706:2706:2706))
        (PORT d[4] (3953:3953:3953) (4232:4232:4232))
        (PORT d[5] (5963:5963:5963) (5960:5960:5960))
        (PORT d[6] (2412:2412:2412) (2576:2576:2576))
        (PORT d[7] (6879:6879:6879) (6793:6793:6793))
        (PORT d[8] (6358:6358:6358) (6411:6411:6411))
        (PORT d[9] (3417:3417:3417) (3567:3567:3567))
        (PORT d[10] (2737:2737:2737) (2817:2817:2817))
        (PORT d[11] (3032:3032:3032) (3096:3096:3096))
        (PORT d[12] (6234:6234:6234) (6355:6355:6355))
        (PORT clk (2471:2471:2471) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2466:2466:2466))
        (PORT d[0] (1962:1962:1962) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1716:1716:1716))
        (PORT datab (1126:1126:1126) (1132:1132:1132))
        (PORT datad (1045:1045:1045) (1039:1039:1039))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1440:1440:1440))
        (PORT datab (2978:2978:2978) (2929:2929:2929))
        (PORT datac (2648:2648:2648) (2756:2756:2756))
        (PORT datad (1444:1444:1444) (1388:1388:1388))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3324:3324:3324) (3380:3380:3380))
        (PORT datab (1633:1633:1633) (1677:1677:1677))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4625:4625:4625))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4497:4497:4497) (4608:4608:4608))
        (PORT d[1] (6098:6098:6098) (6464:6464:6464))
        (PORT d[2] (5772:5772:5772) (5708:5708:5708))
        (PORT d[3] (5281:5281:5281) (5383:5383:5383))
        (PORT d[4] (6830:6830:6830) (6923:6923:6923))
        (PORT d[5] (4771:4771:4771) (4870:4870:4870))
        (PORT d[6] (5077:5077:5077) (5198:5198:5198))
        (PORT d[7] (3584:3584:3584) (3750:3750:3750))
        (PORT d[8] (5080:5080:5080) (5401:5401:5401))
        (PORT d[9] (5518:5518:5518) (5877:5877:5877))
        (PORT d[10] (6975:6975:6975) (6875:6875:6875))
        (PORT d[11] (7356:7356:7356) (7403:7403:7403))
        (PORT d[12] (6096:6096:6096) (6243:6243:6243))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (4762:4762:4762))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (PORT d[0] (5617:5617:5617) (5393:5393:5393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2634:2634:2634))
        (PORT d[1] (3319:3319:3319) (3457:3457:3457))
        (PORT d[2] (4772:4772:4772) (4969:4969:4969))
        (PORT d[3] (2668:2668:2668) (2781:2781:2781))
        (PORT d[4] (4243:4243:4243) (4441:4441:4441))
        (PORT d[5] (4103:4103:4103) (4392:4392:4392))
        (PORT d[6] (2653:2653:2653) (2765:2765:2765))
        (PORT d[7] (5562:5562:5562) (5465:5465:5465))
        (PORT d[8] (4829:4829:4829) (4889:4889:4889))
        (PORT d[9] (3023:3023:3023) (3166:3166:3166))
        (PORT d[10] (3431:3431:3431) (3524:3524:3524))
        (PORT d[11] (4485:4485:4485) (4631:4631:4631))
        (PORT d[12] (5780:5780:5780) (5850:5850:5850))
        (PORT clk (2470:2470:2470) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (PORT d[0] (1982:1982:1982) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4227:4227:4227))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4919:4919:4919) (5069:5069:5069))
        (PORT d[1] (6079:6079:6079) (6458:6458:6458))
        (PORT d[2] (5772:5772:5772) (5706:5706:5706))
        (PORT d[3] (4930:4930:4930) (5036:5036:5036))
        (PORT d[4] (6822:6822:6822) (6914:6914:6914))
        (PORT d[5] (4793:4793:4793) (4895:4895:4895))
        (PORT d[6] (5036:5036:5036) (5156:5156:5156))
        (PORT d[7] (3586:3586:3586) (3752:3752:3752))
        (PORT d[8] (4757:4757:4757) (5080:5080:5080))
        (PORT d[9] (5171:5171:5171) (5541:5541:5541))
        (PORT d[10] (6590:6590:6590) (6497:6497:6497))
        (PORT d[11] (6959:6959:6959) (7010:7010:7010))
        (PORT d[12] (7376:7376:7376) (7546:7546:7546))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2417:2417:2417))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (3068:3068:3068) (3048:3048:3048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2611:2611:2611))
        (PORT d[1] (3374:3374:3374) (3511:3511:3511))
        (PORT d[2] (4462:4462:4462) (4666:4666:4666))
        (PORT d[3] (2646:2646:2646) (2810:2810:2810))
        (PORT d[4] (3838:3838:3838) (4040:4040:4040))
        (PORT d[5] (4416:4416:4416) (4693:4693:4693))
        (PORT d[6] (3473:3473:3473) (3703:3703:3703))
        (PORT d[7] (5611:5611:5611) (5519:5519:5519))
        (PORT d[8] (4856:4856:4856) (4923:4923:4923))
        (PORT d[9] (2972:2972:2972) (3111:3111:3111))
        (PORT d[10] (3849:3849:3849) (3957:3957:3957))
        (PORT d[11] (4223:4223:4223) (4366:4366:4366))
        (PORT d[12] (5707:5707:5707) (5554:5554:5554))
        (PORT clk (2470:2470:2470) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2458:2458:2458))
        (PORT d[0] (2044:2044:2044) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1451:1451:1451))
        (PORT datab (1302:1302:1302) (1243:1243:1243))
        (PORT datac (316:316:316) (424:424:424))
        (PORT datad (1592:1592:1592) (1523:1523:1523))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4435:4435:4435))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (5430:5430:5430))
        (PORT d[1] (4691:4691:4691) (4994:4994:4994))
        (PORT d[2] (7278:7278:7278) (7350:7350:7350))
        (PORT d[3] (4898:4898:4898) (5034:5034:5034))
        (PORT d[4] (6224:6224:6224) (6374:6374:6374))
        (PORT d[5] (5573:5573:5573) (5747:5747:5747))
        (PORT d[6] (5037:5037:5037) (5152:5152:5152))
        (PORT d[7] (5311:5311:5311) (5564:5564:5564))
        (PORT d[8] (4071:4071:4071) (4299:4299:4299))
        (PORT d[9] (4364:4364:4364) (4693:4693:4693))
        (PORT d[10] (5618:5618:5618) (5584:5584:5584))
        (PORT d[11] (5572:5572:5572) (5637:5637:5637))
        (PORT d[12] (6185:6185:6185) (6370:6370:6370))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3181:3181:3181))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (3885:3885:3885) (3838:3838:3838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3335:3335:3335))
        (PORT d[1] (2756:2756:2756) (2949:2949:2949))
        (PORT d[2] (4406:4406:4406) (4620:4620:4620))
        (PORT d[3] (3164:3164:3164) (3379:3379:3379))
        (PORT d[4] (3627:3627:3627) (3875:3875:3875))
        (PORT d[5] (4051:4051:4051) (4335:4335:4335))
        (PORT d[6] (3127:3127:3127) (3335:3335:3335))
        (PORT d[7] (6839:6839:6839) (6783:6783:6783))
        (PORT d[8] (5045:5045:5045) (5100:5100:5100))
        (PORT d[9] (3596:3596:3596) (3737:3737:3737))
        (PORT d[10] (3808:3808:3808) (3915:3915:3915))
        (PORT d[11] (3767:3767:3767) (3859:3859:3859))
        (PORT d[12] (6147:6147:6147) (6282:6282:6282))
        (PORT clk (2493:2493:2493) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (PORT d[0] (3835:3835:3835) (3767:3767:3767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (4921:4921:4921))
        (PORT clk (2505:2505:2505) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7337:7337:7337) (7499:7499:7499))
        (PORT d[1] (3332:3332:3332) (3542:3542:3542))
        (PORT d[2] (8082:8082:8082) (8182:8182:8182))
        (PORT d[3] (6913:6913:6913) (7028:7028:7028))
        (PORT d[4] (6687:6687:6687) (6832:6832:6832))
        (PORT d[5] (6323:6323:6323) (6504:6504:6504))
        (PORT d[6] (6903:6903:6903) (7012:7012:7012))
        (PORT d[7] (7415:7415:7415) (7654:7654:7654))
        (PORT d[8] (4548:4548:4548) (4787:4787:4787))
        (PORT d[9] (3899:3899:3899) (4132:4132:4132))
        (PORT d[10] (6340:6340:6340) (6318:6318:6318))
        (PORT d[11] (6342:6342:6342) (6496:6496:6496))
        (PORT d[12] (8041:8041:8041) (8217:8217:8217))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3550:3550:3550))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (PORT d[0] (4187:4187:4187) (4181:4181:4181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2656:2656:2656))
        (PORT d[1] (2368:2368:2368) (2525:2525:2525))
        (PORT d[2] (4358:4358:4358) (4539:4539:4539))
        (PORT d[3] (3110:3110:3110) (3313:3313:3313))
        (PORT d[4] (3683:3683:3683) (3974:3974:3974))
        (PORT d[5] (5601:5601:5601) (5592:5592:5592))
        (PORT d[6] (2714:2714:2714) (2871:2871:2871))
        (PORT d[7] (6844:6844:6844) (6740:6740:6740))
        (PORT d[8] (5992:5992:5992) (6046:6046:6046))
        (PORT d[9] (4152:4152:4152) (4333:4333:4333))
        (PORT d[10] (3332:3332:3332) (3384:3384:3384))
        (PORT d[11] (3058:3058:3058) (3129:3129:3129))
        (PORT d[12] (5927:5927:5927) (6053:6053:6053))
        (PORT clk (2459:2459:2459) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (PORT d[0] (3846:3846:3846) (3777:3777:3777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1452:1452:1452))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1792:1792:1792) (1852:1852:1852))
        (PORT datad (1498:1498:1498) (1447:1447:1447))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (4944:4944:4944))
        (PORT clk (2521:2521:2521) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (5192:5192:5192))
        (PORT d[1] (2903:2903:2903) (3078:3078:3078))
        (PORT d[2] (6128:6128:6128) (6051:6051:6051))
        (PORT d[3] (5619:5619:5619) (5712:5712:5712))
        (PORT d[4] (7154:7154:7154) (7253:7253:7253))
        (PORT d[5] (4804:4804:4804) (4904:4904:4904))
        (PORT d[6] (5775:5775:5775) (5892:5892:5892))
        (PORT d[7] (3249:3249:3249) (3385:3385:3385))
        (PORT d[8] (5489:5489:5489) (5812:5812:5812))
        (PORT d[9] (5837:5837:5837) (6200:6200:6200))
        (PORT d[10] (7314:7314:7314) (7212:7212:7212))
        (PORT d[11] (5453:5453:5453) (5515:5515:5515))
        (PORT d[12] (6227:6227:6227) (6414:6414:6414))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3078:3078:3078))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2551:2551:2551))
        (PORT d[0] (3629:3629:3629) (3462:3462:3462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2115:2115:2115))
        (PORT d[1] (2521:2521:2521) (2621:2621:2621))
        (PORT d[2] (3647:3647:3647) (3802:3802:3802))
        (PORT d[3] (2344:2344:2344) (2466:2466:2466))
        (PORT d[4] (4557:4557:4557) (4755:4755:4755))
        (PORT d[5] (5120:5120:5120) (5394:5394:5394))
        (PORT d[6] (2268:2268:2268) (2379:2379:2379))
        (PORT d[7] (5930:5930:5930) (5840:5840:5840))
        (PORT d[8] (4860:4860:4860) (4922:4922:4922))
        (PORT d[9] (3273:3273:3273) (3372:3372:3372))
        (PORT d[10] (3208:3208:3208) (3329:3329:3329))
        (PORT d[11] (3474:3474:3474) (3586:3586:3586))
        (PORT d[12] (6033:6033:6033) (6078:6078:6078))
        (PORT clk (2475:2475:2475) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2469:2469:2469))
        (PORT d[0] (1681:1681:1681) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4513:4513:4513) (4494:4494:4494))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6347:6347:6347) (6513:6513:6513))
        (PORT d[1] (5527:5527:5527) (5871:5871:5871))
        (PORT d[2] (7632:7632:7632) (7699:7699:7699))
        (PORT d[3] (5912:5912:5912) (6039:6039:6039))
        (PORT d[4] (6663:6663:6663) (6821:6821:6821))
        (PORT d[5] (5554:5554:5554) (5730:5730:5730))
        (PORT d[6] (5857:5857:5857) (5978:5978:5978))
        (PORT d[7] (4658:4658:4658) (4924:4924:4924))
        (PORT d[8] (5161:5161:5161) (5367:5367:5367))
        (PORT d[9] (3937:3937:3937) (4162:4162:4162))
        (PORT d[10] (5543:5543:5543) (5501:5501:5501))
        (PORT d[11] (6491:6491:6491) (6505:6505:6505))
        (PORT d[12] (7025:7025:7025) (7213:7213:7213))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5589:5589:5589) (5254:5254:5254))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (6211:6211:6211) (5885:5885:5885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (3087:3087:3087))
        (PORT d[1] (3196:3196:3196) (3401:3401:3401))
        (PORT d[2] (4883:4883:4883) (5110:5110:5110))
        (PORT d[3] (3173:3173:3173) (3392:3392:3392))
        (PORT d[4] (3287:3287:3287) (3551:3551:3551))
        (PORT d[5] (4425:4425:4425) (4758:4758:4758))
        (PORT d[6] (3357:3357:3357) (3540:3540:3540))
        (PORT d[7] (6108:6108:6108) (6004:6004:6004))
        (PORT d[8] (4877:4877:4877) (4943:4943:4943))
        (PORT d[9] (3430:3430:3430) (3627:3627:3627))
        (PORT d[10] (3530:3530:3530) (3639:3639:3639))
        (PORT d[11] (4105:4105:4105) (4192:4192:4192))
        (PORT d[12] (6217:6217:6217) (6368:6368:6368))
        (PORT clk (2485:2485:2485) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT d[0] (2518:2518:2518) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1435:1435:1435))
        (PORT datab (1570:1570:1570) (1598:1598:1598))
        (PORT datac (699:699:699) (695:695:695))
        (PORT datad (2008:2008:2008) (2054:2054:2054))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5069:5069:5069))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5201:5201:5201) (5318:5318:5318))
        (PORT d[1] (2888:2888:2888) (3039:3039:3039))
        (PORT d[2] (6869:6869:6869) (6789:6789:6789))
        (PORT d[3] (6678:6678:6678) (6758:6758:6758))
        (PORT d[4] (7891:7891:7891) (7988:7988:7988))
        (PORT d[5] (5814:5814:5814) (5915:5915:5915))
        (PORT d[6] (6478:6478:6478) (6589:6589:6589))
        (PORT d[7] (3486:3486:3486) (3605:3605:3605))
        (PORT d[8] (5815:5815:5815) (6140:6140:6140))
        (PORT d[9] (3211:3211:3211) (3470:3470:3470))
        (PORT d[10] (7991:7991:7991) (7885:7885:7885))
        (PORT d[11] (6535:6535:6535) (6582:6582:6582))
        (PORT d[12] (6200:6200:6200) (6386:6386:6386))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4142:4142:4142))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT d[0] (4851:4851:4851) (4773:4773:4773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2571:2571:2571))
        (PORT d[1] (2962:2962:2962) (3071:3071:3071))
        (PORT d[2] (4000:4000:4000) (4149:4149:4149))
        (PORT d[3] (2303:2303:2303) (2423:2423:2423))
        (PORT d[4] (2381:2381:2381) (2530:2530:2530))
        (PORT d[5] (5847:5847:5847) (6121:6121:6121))
        (PORT d[6] (2599:2599:2599) (2695:2695:2695))
        (PORT d[7] (6591:6591:6591) (6490:6490:6490))
        (PORT d[8] (5206:5206:5206) (5269:5269:5269))
        (PORT d[9] (2617:2617:2617) (2729:2729:2729))
        (PORT d[10] (3541:3541:3541) (3659:3659:3659))
        (PORT d[11] (4176:4176:4176) (4276:4276:4276))
        (PORT d[12] (6501:6501:6501) (6569:6569:6569))
        (PORT clk (2509:2509:2509) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2502:2502:2502))
        (PORT d[0] (3496:3496:3496) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4184:4184:4184))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4838:4838:4838) (4977:4977:4977))
        (PORT d[1] (4804:4804:4804) (5163:5163:5163))
        (PORT d[2] (5774:5774:5774) (5706:5706:5706))
        (PORT d[3] (4537:4537:4537) (4636:4636:4636))
        (PORT d[4] (6061:6061:6061) (6140:6140:6140))
        (PORT d[5] (5218:5218:5218) (5356:5356:5356))
        (PORT d[6] (4892:4892:4892) (4942:4942:4942))
        (PORT d[7] (4009:4009:4009) (4181:4181:4181))
        (PORT d[8] (4051:4051:4051) (4371:4371:4371))
        (PORT d[9] (4450:4450:4450) (4821:4821:4821))
        (PORT d[10] (5448:5448:5448) (5356:5356:5356))
        (PORT d[11] (5937:5937:5937) (6050:6050:6050))
        (PORT d[12] (6172:6172:6172) (6345:6345:6345))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4513:4513:4513) (4454:4454:4454))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT d[0] (5163:5163:5163) (5111:5111:5111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2650:2650:2650))
        (PORT d[1] (2893:2893:2893) (3037:3037:3037))
        (PORT d[2] (4398:4398:4398) (4586:4586:4586))
        (PORT d[3] (2944:2944:2944) (3089:3089:3089))
        (PORT d[4] (3349:3349:3349) (3528:3528:3528))
        (PORT d[5] (4796:4796:4796) (5077:5077:5077))
        (PORT d[6] (3478:3478:3478) (3720:3720:3720))
        (PORT d[7] (6868:6868:6868) (6813:6813:6813))
        (PORT d[8] (4927:4927:4927) (4923:4923:4923))
        (PORT d[9] (3332:3332:3332) (3466:3466:3466))
        (PORT d[10] (3934:3934:3934) (4089:4089:4089))
        (PORT d[11] (4216:4216:4216) (4266:4266:4266))
        (PORT d[12] (5523:5523:5523) (5530:5530:5530))
        (PORT clk (2509:2509:2509) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2499:2499:2499))
        (PORT d[0] (3427:3427:3427) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (765:765:765))
        (PORT datab (1384:1384:1384) (1412:1412:1412))
        (PORT datac (1113:1113:1113) (1107:1107:1107))
        (PORT datad (2646:2646:2646) (2603:2603:2603))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3324:3324:3324) (3380:3380:3380))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1286:1286:1286) (1270:1270:1270))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3493:3493:3493) (3428:3428:3428))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1928:1928:1928) (1929:1929:1929))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2465:2465:2465) (2438:2438:2438))
        (PORT datad (1316:1316:1316) (1332:1332:1332))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4091:4091:4091) (4389:4389:4389))
        (PORT datac (2091:2091:2091) (2139:2139:2139))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2750:2750:2750) (2699:2699:2699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux125\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1866:1866:1866) (1934:1934:1934))
        (PORT datac (663:663:663) (694:694:694))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2130:2130:2130) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4488:4488:4488))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7362:7362:7362) (7569:7569:7569))
        (PORT d[1] (3705:3705:3705) (3945:3945:3945))
        (PORT d[2] (9645:9645:9645) (9729:9729:9729))
        (PORT d[3] (7391:7391:7391) (7559:7559:7559))
        (PORT d[4] (7043:7043:7043) (7231:7231:7231))
        (PORT d[5] (6328:6328:6328) (6500:6500:6500))
        (PORT d[6] (6586:6586:6586) (6768:6768:6768))
        (PORT d[7] (3928:3928:3928) (4118:4118:4118))
        (PORT d[8] (5118:5118:5118) (5410:5410:5410))
        (PORT d[9] (4339:4339:4339) (4649:4649:4649))
        (PORT d[10] (7690:7690:7690) (7657:7657:7657))
        (PORT d[11] (6568:6568:6568) (6652:6652:6652))
        (PORT d[12] (6641:6641:6641) (6857:6857:6857))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4192:4192:4192) (4309:4309:4309))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (4814:4814:4814) (4940:4940:4940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3848:3848:3848))
        (PORT d[1] (2760:2760:2760) (2949:2949:2949))
        (PORT d[2] (4489:4489:4489) (4713:4713:4713))
        (PORT d[3] (3470:3470:3470) (3670:3670:3670))
        (PORT d[4] (5512:5512:5512) (5802:5802:5802))
        (PORT d[5] (6361:6361:6361) (6732:6732:6732))
        (PORT d[6] (3434:3434:3434) (3618:3618:3618))
        (PORT d[7] (7183:7183:7183) (7136:7136:7136))
        (PORT d[8] (6254:6254:6254) (6375:6375:6375))
        (PORT d[9] (4895:4895:4895) (5108:5108:5108))
        (PORT d[10] (4987:4987:4987) (5165:5165:5165))
        (PORT d[11] (4704:4704:4704) (4764:4764:4764))
        (PORT d[12] (7276:7276:7276) (7411:7411:7411))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (3360:3360:3360) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5398:5398:5398) (5203:5203:5203))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7715:7715:7715) (7924:7924:7924))
        (PORT d[1] (4334:4334:4334) (4579:4579:4579))
        (PORT d[2] (10015:10015:10015) (10094:10094:10094))
        (PORT d[3] (7387:7387:7387) (7556:7556:7556))
        (PORT d[4] (7390:7390:7390) (7572:7572:7572))
        (PORT d[5] (6701:6701:6701) (6870:6870:6870))
        (PORT d[6] (6965:6965:6965) (7142:7142:7142))
        (PORT d[7] (3937:3937:3937) (4128:4128:4128))
        (PORT d[8] (5441:5441:5441) (5726:5726:5726))
        (PORT d[9] (6072:6072:6072) (6363:6363:6363))
        (PORT d[10] (7987:7987:7987) (7945:7945:7945))
        (PORT d[11] (6230:6230:6230) (6320:6320:6320))
        (PORT d[12] (6613:6613:6613) (6828:6828:6828))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2651:2651:2651))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT d[0] (3236:3236:3236) (3282:3282:3282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3844:3844:3844))
        (PORT d[1] (2813:2813:2813) (3012:3012:3012))
        (PORT d[2] (4104:4104:4104) (4288:4288:4288))
        (PORT d[3] (3497:3497:3497) (3747:3747:3747))
        (PORT d[4] (5463:5463:5463) (5754:5754:5754))
        (PORT d[5] (6691:6691:6691) (7057:7057:7057))
        (PORT d[6] (3782:3782:3782) (3961:3961:3961))
        (PORT d[7] (7566:7566:7566) (7516:7516:7516))
        (PORT d[8] (6303:6303:6303) (6425:6425:6425))
        (PORT d[9] (4555:4555:4555) (4807:4807:4807))
        (PORT d[10] (5328:5328:5328) (5500:5500:5500))
        (PORT d[11] (5085:5085:5085) (5141:5141:5141))
        (PORT d[12] (7618:7618:7618) (7748:7748:7748))
        (PORT clk (2500:2500:2500) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (PORT d[0] (2782:2782:2782) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (846:846:846))
        (PORT datab (3461:3461:3461) (3551:3551:3551))
        (PORT datac (2658:2658:2658) (2623:2623:2623))
        (PORT datad (2125:2125:2125) (2103:2103:2103))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4092:4092:4092))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8045:8045:8045) (8212:8212:8212))
        (PORT d[1] (4026:4026:4026) (4239:4239:4239))
        (PORT d[2] (8788:8788:8788) (8891:8891:8891))
        (PORT d[3] (7602:7602:7602) (7717:7717:7717))
        (PORT d[4] (7399:7399:7399) (7540:7540:7540))
        (PORT d[5] (7091:7091:7091) (7270:7270:7270))
        (PORT d[6] (7605:7605:7605) (7711:7711:7711))
        (PORT d[7] (4309:4309:4309) (4462:4462:4462))
        (PORT d[8] (5576:5576:5576) (5806:5806:5806))
        (PORT d[9] (3845:3845:3845) (4044:4044:4044))
        (PORT d[10] (7016:7016:7016) (6985:6985:6985))
        (PORT d[11] (7037:7037:7037) (7186:7186:7186))
        (PORT d[12] (8901:8901:8901) (9049:9049:9049))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4193:4193:4193))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT d[0] (4840:4840:4840) (4824:4824:4824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3051:3051:3051))
        (PORT d[1] (2366:2366:2366) (2527:2527:2527))
        (PORT d[2] (4074:4074:4074) (4207:4207:4207))
        (PORT d[3] (2733:2733:2733) (2896:2896:2896))
        (PORT d[4] (4332:4332:4332) (4613:4613:4613))
        (PORT d[5] (6671:6671:6671) (6666:6666:6666))
        (PORT d[6] (3026:3026:3026) (3176:3176:3176))
        (PORT d[7] (6878:6878:6878) (6795:6795:6795))
        (PORT d[8] (6696:6696:6696) (6742:6742:6742))
        (PORT d[9] (2950:2950:2950) (3092:3092:3092))
        (PORT d[10] (2761:2761:2761) (2836:2836:2836))
        (PORT d[11] (3389:3389:3389) (3446:3446:3446))
        (PORT d[12] (6579:6579:6579) (6699:6699:6699))
        (PORT clk (2495:2495:2495) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2487:2487:2487))
        (PORT d[0] (3868:3868:3868) (3801:3801:3801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (4957:4957:4957))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7372:7372:7372) (7586:7586:7586))
        (PORT d[1] (4315:4315:4315) (4554:4554:4554))
        (PORT d[2] (9993:9993:9993) (10071:10071:10071))
        (PORT d[3] (7375:7375:7375) (7542:7542:7542))
        (PORT d[4] (7030:7030:7030) (7219:7219:7219))
        (PORT d[5] (6329:6329:6329) (6501:6501:6501))
        (PORT d[6] (6931:6931:6931) (7106:7106:7106))
        (PORT d[7] (3928:3928:3928) (4118:4118:4118))
        (PORT d[8] (5156:5156:5156) (5453:5453:5453))
        (PORT d[9] (6054:6054:6054) (6344:6344:6344))
        (PORT d[10] (7665:7665:7665) (7630:7630:7630))
        (PORT d[11] (5951:5951:5951) (6059:6059:6059))
        (PORT d[12] (8726:8726:8726) (8927:8927:8927))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5122:5122:5122) (5033:5033:5033))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (PORT d[0] (5744:5744:5744) (5664:5664:5664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3535:3535:3535))
        (PORT d[1] (2801:2801:2801) (2984:2984:2984))
        (PORT d[2] (4427:4427:4427) (4646:4646:4646))
        (PORT d[3] (3428:3428:3428) (3614:3614:3614))
        (PORT d[4] (5491:5491:5491) (5780:5780:5780))
        (PORT d[5] (6400:6400:6400) (6776:6776:6776))
        (PORT d[6] (3440:3440:3440) (3626:3626:3626))
        (PORT d[7] (7183:7183:7183) (7137:7137:7137))
        (PORT d[8] (5978:5978:5978) (6106:6106:6106))
        (PORT d[9] (4146:4146:4146) (4406:4406:4406))
        (PORT d[10] (5321:5321:5321) (5493:5493:5493))
        (PORT d[11] (4731:4731:4731) (4792:4792:4792))
        (PORT d[12] (7308:7308:7308) (7447:7447:7447))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (4215:4215:4215) (4185:4185:4185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3461:3461:3461) (3550:3550:3550))
        (PORT datac (1425:1425:1425) (1465:1465:1465))
        (PORT datad (2177:2177:2177) (2176:2176:2176))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4068:4068:4068))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (5567:5567:5567))
        (PORT d[1] (2899:2899:2899) (3048:3048:3048))
        (PORT d[2] (6825:6825:6825) (6745:6745:6745))
        (PORT d[3] (6686:6686:6686) (6767:6767:6767))
        (PORT d[4] (7858:7858:7858) (7959:7959:7959))
        (PORT d[5] (6155:6155:6155) (6250:6250:6250))
        (PORT d[6] (6492:6492:6492) (6605:6605:6605))
        (PORT d[7] (3182:3182:3182) (3310:3310:3310))
        (PORT d[8] (6176:6176:6176) (6497:6497:6497))
        (PORT d[9] (3551:3551:3551) (3801:3801:3801))
        (PORT d[10] (8018:8018:8018) (7913:7913:7913))
        (PORT d[11] (5827:5827:5827) (5874:5874:5874))
        (PORT d[12] (6192:6192:6192) (6377:6377:6377))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2210:2210:2210))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT d[0] (2923:2923:2923) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2601:2601:2601))
        (PORT d[1] (3323:3323:3323) (3428:3428:3428))
        (PORT d[2] (3662:3662:3662) (3816:3816:3816))
        (PORT d[3] (2625:2625:2625) (2739:2739:2739))
        (PORT d[4] (5287:5287:5287) (5484:5484:5484))
        (PORT d[5] (5862:5862:5862) (6139:6139:6139))
        (PORT d[6] (2964:2964:2964) (3060:3060:3060))
        (PORT d[7] (6573:6573:6573) (6477:6477:6477))
        (PORT d[8] (5172:5172:5172) (5231:5231:5231))
        (PORT d[9] (2786:2786:2786) (2867:2867:2867))
        (PORT d[10] (3548:3548:3548) (3667:3667:3667))
        (PORT d[11] (2954:2954:2954) (2972:2972:2972))
        (PORT d[12] (6502:6502:6502) (6570:6570:6570))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (3387:3387:3387) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3179:3179:3179))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5907:5907:5907) (6027:6027:6027))
        (PORT d[1] (3033:3033:3033) (3140:3140:3140))
        (PORT d[2] (6629:6629:6629) (6662:6662:6662))
        (PORT d[3] (7007:7007:7007) (7100:7100:7100))
        (PORT d[4] (1909:1909:1909) (1867:1867:1867))
        (PORT d[5] (6636:6636:6636) (6642:6642:6642))
        (PORT d[6] (7488:7488:7488) (7629:7629:7629))
        (PORT d[7] (2252:2252:2252) (2226:2226:2226))
        (PORT d[8] (3860:3860:3860) (4020:4020:4020))
        (PORT d[9] (5267:5267:5267) (5455:5455:5455))
        (PORT d[10] (6820:6820:6820) (6769:6769:6769))
        (PORT d[11] (5805:5805:5805) (5795:5795:5795))
        (PORT d[12] (2329:2329:2329) (2300:2300:2300))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3334:3334:3334))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (4005:4005:4005) (3999:3999:3999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2457:2457:2457))
        (PORT d[1] (1802:1802:1802) (1877:1877:1877))
        (PORT d[2] (1318:1318:1318) (1311:1311:1311))
        (PORT d[3] (2174:2174:2174) (2244:2244:2244))
        (PORT d[4] (3738:3738:3738) (3877:3877:3877))
        (PORT d[5] (1287:1287:1287) (1280:1280:1280))
        (PORT d[6] (3048:3048:3048) (3155:3155:3155))
        (PORT d[7] (2302:2302:2302) (2271:2271:2271))
        (PORT d[8] (2801:2801:2801) (2780:2780:2780))
        (PORT d[9] (1370:1370:1370) (1351:1351:1351))
        (PORT d[10] (1311:1311:1311) (1306:1306:1306))
        (PORT d[11] (1372:1372:1372) (1361:1361:1361))
        (PORT d[12] (3705:3705:3705) (3685:3685:3685))
        (PORT clk (2515:2515:2515) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2501:2501:2501))
        (PORT d[0] (1956:1956:1956) (1987:1987:1987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4159:4159:4159))
        (PORT clk (2543:2543:2543) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8097:8097:8097) (8254:8254:8254))
        (PORT d[1] (4308:4308:4308) (4511:4511:4511))
        (PORT d[2] (8813:8813:8813) (8919:8919:8919))
        (PORT d[3] (7618:7618:7618) (7740:7740:7740))
        (PORT d[4] (7427:7427:7427) (7570:7570:7570))
        (PORT d[5] (7092:7092:7092) (7270:7270:7270))
        (PORT d[6] (7605:7605:7605) (7712:7712:7712))
        (PORT d[7] (4316:4316:4316) (4470:4470:4470))
        (PORT d[8] (2845:2845:2845) (3055:3055:3055))
        (PORT d[9] (3589:3589:3589) (3873:3873:3873))
        (PORT d[10] (7001:7001:7001) (6974:6974:6974))
        (PORT d[11] (7373:7373:7373) (7516:7516:7516))
        (PORT d[12] (8902:8902:8902) (9050:9050:9050))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2911:2911:2911))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (PORT d[0] (3290:3290:3290) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3230:3230:3230))
        (PORT d[1] (2408:2408:2408) (2573:2573:2573))
        (PORT d[2] (4055:4055:4055) (4200:4200:4200))
        (PORT d[3] (2736:2736:2736) (2913:2913:2913))
        (PORT d[4] (4320:4320:4320) (4603:4603:4603))
        (PORT d[5] (6645:6645:6645) (6638:6638:6638))
        (PORT d[6] (3058:3058:3058) (3211:3211:3211))
        (PORT d[7] (7231:7231:7231) (7142:7142:7142))
        (PORT d[8] (6696:6696:6696) (6743:6743:6743))
        (PORT d[9] (3009:3009:3009) (3158:3158:3158))
        (PORT d[10] (3385:3385:3385) (3450:3450:3450))
        (PORT d[11] (3349:3349:3349) (3407:3407:3407))
        (PORT d[12] (6940:6940:6940) (7056:7056:7056))
        (PORT clk (2497:2497:2497) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (PORT d[0] (2342:2342:2342) (2395:2395:2395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2485:2485:2485))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5196:5196:5196) (5319:5319:5319))
        (PORT d[1] (2877:2877:2877) (3013:3013:3013))
        (PORT d[2] (5878:5878:5878) (5908:5908:5908))
        (PORT d[3] (6320:6320:6320) (6421:6421:6421))
        (PORT d[4] (3278:3278:3278) (3225:3225:3225))
        (PORT d[5] (5649:5649:5649) (5671:5671:5671))
        (PORT d[6] (6862:6862:6862) (7016:7016:7016))
        (PORT d[7] (2280:2280:2280) (2257:2257:2257))
        (PORT d[8] (2755:2755:2755) (2921:2921:2921))
        (PORT d[9] (4230:4230:4230) (4427:4427:4427))
        (PORT d[10] (6126:6126:6126) (6082:6082:6082))
        (PORT d[11] (5083:5083:5083) (5077:5077:5077))
        (PORT d[12] (2258:2258:2258) (2228:2228:2228))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5247:5247:5247) (5235:5235:5235))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT d[0] (5869:5869:5869) (5866:5866:5866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2013:2013:2013))
        (PORT d[1] (2610:2610:2610) (2728:2728:2728))
        (PORT d[2] (2521:2521:2521) (2497:2497:2497))
        (PORT d[3] (2577:2577:2577) (2696:2696:2696))
        (PORT d[4] (3037:3037:3037) (3169:3169:3169))
        (PORT d[5] (1966:1966:1966) (1958:1958:1958))
        (PORT d[6] (2309:2309:2309) (2419:2419:2419))
        (PORT d[7] (2678:2678:2678) (2642:2642:2642))
        (PORT d[8] (3068:3068:3068) (3054:3054:3054))
        (PORT d[9] (2584:2584:2584) (2701:2701:2701))
        (PORT d[10] (3834:3834:3834) (3939:3939:3939))
        (PORT d[11] (2017:2017:2017) (2018:2018:2018))
        (PORT d[12] (3340:3340:3340) (3315:3315:3315))
        (PORT clk (2502:2502:2502) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2495:2495:2495))
        (PORT d[0] (1252:1252:1252) (1172:1172:1172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (842:842:842))
        (PORT datab (3458:3458:3458) (3548:3548:3548))
        (PORT datac (1523:1523:1523) (1491:1491:1491))
        (PORT datad (1851:1851:1851) (1822:1822:1822))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (843:843:843))
        (PORT datab (981:981:981) (965:965:965))
        (PORT datac (2219:2219:2219) (2182:2182:2182))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2853:2853:2853))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5897:5897:5897) (6013:6013:6013))
        (PORT d[1] (2731:2731:2731) (2858:2858:2858))
        (PORT d[2] (6644:6644:6644) (6679:6679:6679))
        (PORT d[3] (1271:1271:1271) (1256:1256:1256))
        (PORT d[4] (1607:1607:1607) (1578:1578:1578))
        (PORT d[5] (6283:6283:6283) (6296:6296:6296))
        (PORT d[6] (7178:7178:7178) (7326:7326:7326))
        (PORT d[7] (1914:1914:1914) (1881:1881:1881))
        (PORT d[8] (3500:3500:3500) (3665:3665:3665))
        (PORT d[9] (4922:4922:4922) (5115:5115:5115))
        (PORT d[10] (6524:6524:6524) (6477:6477:6477))
        (PORT d[11] (5794:5794:5794) (5784:5784:5784))
        (PORT d[12] (2609:2609:2609) (2581:2581:2581))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3260:3260:3260))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT d[0] (4064:4064:4064) (3891:3891:3891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2446:2446:2446))
        (PORT d[1] (3246:3246:3246) (3351:3351:3351))
        (PORT d[2] (1650:1650:1650) (1646:1646:1646))
        (PORT d[3] (2201:2201:2201) (2271:2271:2271))
        (PORT d[4] (3404:3404:3404) (3550:3550:3550))
        (PORT d[5] (1612:1612:1612) (1607:1607:1607))
        (PORT d[6] (3039:3039:3039) (3144:3144:3144))
        (PORT d[7] (2333:2333:2333) (2301:2301:2301))
        (PORT d[8] (2420:2420:2420) (2405:2405:2405))
        (PORT d[9] (2057:2057:2057) (2041:2041:2041))
        (PORT d[10] (1907:1907:1907) (1873:1873:1873))
        (PORT d[11] (1650:1650:1650) (1648:1648:1648))
        (PORT d[12] (3704:3704:3704) (3682:3682:3682))
        (PORT clk (2511:2511:2511) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2507:2507:2507))
        (PORT d[0] (1953:1953:1953) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4347:4347:4347) (4141:4141:4141))
        (PORT clk (2545:2545:2545) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8093:8093:8093) (8265:8265:8265))
        (PORT d[1] (4348:4348:4348) (4554:4554:4554))
        (PORT d[2] (8767:8767:8767) (8869:8869:8869))
        (PORT d[3] (7619:7619:7619) (7743:7743:7743))
        (PORT d[4] (7400:7400:7400) (7545:7545:7545))
        (PORT d[5] (7057:7057:7057) (7238:7238:7238))
        (PORT d[6] (7964:7964:7964) (8065:8065:8065))
        (PORT d[7] (4348:4348:4348) (4505:4505:4505))
        (PORT d[8] (5596:5596:5596) (5827:5827:5827))
        (PORT d[9] (3852:3852:3852) (4051:4051:4051))
        (PORT d[10] (7348:7348:7348) (7314:7314:7314))
        (PORT d[11] (7386:7386:7386) (7531:7531:7531))
        (PORT d[12] (8924:8924:8924) (9070:9070:9070))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4237:4237:4237))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2577:2577:2577))
        (PORT d[0] (4924:4924:4924) (4868:4868:4868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3394:3394:3394))
        (PORT d[1] (2414:2414:2414) (2578:2578:2578))
        (PORT d[2] (3697:3697:3697) (3836:3836:3836))
        (PORT d[3] (2717:2717:2717) (2894:2894:2894))
        (PORT d[4] (4623:4623:4623) (4897:4897:4897))
        (PORT d[5] (6950:6950:6950) (6935:6935:6935))
        (PORT d[6] (3053:3053:3053) (3207:3207:3207))
        (PORT d[7] (7211:7211:7211) (7123:7123:7123))
        (PORT d[8] (5635:5635:5635) (5778:5778:5778))
        (PORT d[9] (2990:2990:2990) (3138:3138:3138))
        (PORT d[10] (3380:3380:3380) (3443:3443:3443))
        (PORT d[11] (3026:3026:3026) (3094:3094:3094))
        (PORT d[12] (6947:6947:6947) (7063:7063:7063))
        (PORT clk (2499:2499:2499) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2495:2495:2495))
        (PORT d[0] (3379:3379:3379) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2830:2830:2830))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5542:5542:5542) (5664:5664:5664))
        (PORT d[1] (2505:2505:2505) (2640:2640:2640))
        (PORT d[2] (6250:6250:6250) (6282:6282:6282))
        (PORT d[3] (6657:6657:6657) (6754:6754:6754))
        (PORT d[4] (1969:1969:1969) (1929:1929:1929))
        (PORT d[5] (5983:5983:5983) (6000:6000:6000))
        (PORT d[6] (7180:7180:7180) (7329:7329:7329))
        (PORT d[7] (1934:1934:1934) (1913:1913:1913))
        (PORT d[8] (3567:3567:3567) (3729:3729:3729))
        (PORT d[9] (4914:4914:4914) (5106:5106:5106))
        (PORT d[10] (6464:6464:6464) (6416:6416:6416))
        (PORT d[11] (5442:5442:5442) (5436:5436:5436))
        (PORT d[12] (1738:1738:1738) (1742:1742:1742))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4587:4587:4587))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (5379:5379:5379) (5218:5218:5218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2099:2099:2099))
        (PORT d[1] (3239:3239:3239) (3344:3344:3344))
        (PORT d[2] (2298:2298:2298) (2281:2281:2281))
        (PORT d[3] (1838:1838:1838) (1921:1921:1921))
        (PORT d[4] (3399:3399:3399) (3541:3541:3541))
        (PORT d[5] (2924:2924:2924) (2882:2882:2882))
        (PORT d[6] (2670:2670:2670) (2781:2781:2781))
        (PORT d[7] (2321:2321:2321) (2288:2288:2288))
        (PORT d[8] (2411:2411:2411) (2395:2395:2395))
        (PORT d[9] (1687:1687:1687) (1690:1690:1690))
        (PORT d[10] (4194:4194:4194) (4293:4293:4293))
        (PORT d[11] (1659:1659:1659) (1658:1658:1658))
        (PORT d[12] (3357:3357:3357) (3341:3341:3341))
        (PORT clk (2499:2499:2499) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (PORT d[0] (2323:2323:2323) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (847:847:847))
        (PORT datab (3462:3462:3462) (3552:3552:3552))
        (PORT datac (1221:1221:1221) (1190:1190:1190))
        (PORT datad (2016:2016:2016) (1903:1903:1903))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3798:3798:3798))
        (PORT clk (2565:2565:2565) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5799:5799:5799) (5901:5901:5901))
        (PORT d[1] (2528:2528:2528) (2678:2678:2678))
        (PORT d[2] (7163:7163:7163) (7077:7077:7077))
        (PORT d[3] (7028:7028:7028) (7104:7104:7104))
        (PORT d[4] (8194:8194:8194) (8288:8288:8288))
        (PORT d[5] (6475:6475:6475) (6564:6564:6564))
        (PORT d[6] (6834:6834:6834) (6942:6942:6942))
        (PORT d[7] (3134:3134:3134) (3259:3259:3259))
        (PORT d[8] (3033:3033:3033) (3164:3164:3164))
        (PORT d[9] (3201:3201:3201) (3456:3456:3456))
        (PORT d[10] (8349:8349:8349) (8240:8240:8240))
        (PORT d[11] (5841:5841:5841) (5899:5899:5899))
        (PORT d[12] (6224:6224:6224) (6412:6412:6412))
        (PORT clk (2561:2561:2561) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3657:3657:3657))
        (PORT clk (2561:2561:2561) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2597:2597:2597))
        (PORT d[0] (4201:4201:4201) (4259:4259:4259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2141:2141:2141))
        (PORT d[1] (1898:1898:1898) (1959:1959:1959))
        (PORT d[2] (3595:3595:3595) (3673:3673:3673))
        (PORT d[3] (2181:2181:2181) (2259:2259:2259))
        (PORT d[4] (3036:3036:3036) (3183:3183:3183))
        (PORT d[5] (6302:6302:6302) (6579:6579:6579))
        (PORT d[6] (3301:3301:3301) (3391:3391:3391))
        (PORT d[7] (6907:6907:6907) (6805:6805:6805))
        (PORT d[8] (5256:5256:5256) (5354:5354:5354))
        (PORT d[9] (2986:2986:2986) (3098:3098:3098))
        (PORT d[10] (3911:3911:3911) (4026:4026:4026))
        (PORT d[11] (2618:2618:2618) (2638:2638:2638))
        (PORT d[12] (7196:7196:7196) (7251:7251:7251))
        (PORT clk (2519:2519:2519) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2515:2515:2515))
        (PORT d[0] (2343:2343:2343) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (849:849:849))
        (PORT datab (2068:2068:2068) (1954:1954:1954))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (974:974:974) (940:940:940))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1773:1773:1773))
        (PORT datab (1694:1694:1694) (1704:1704:1704))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (2976:2976:2976))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4565:4565:4565))
        (PORT d[1] (6560:6560:6560) (6908:6908:6908))
        (PORT d[2] (4750:4750:4750) (4772:4772:4772))
        (PORT d[3] (5289:5289:5289) (5398:5398:5398))
        (PORT d[4] (3563:3563:3563) (3506:3506:3506))
        (PORT d[5] (4551:4551:4551) (4567:4567:4567))
        (PORT d[6] (5407:5407:5407) (5576:5576:5576))
        (PORT d[7] (3317:3317:3317) (3289:3289:3289))
        (PORT d[8] (5911:5911:5911) (6277:6277:6277))
        (PORT d[9] (3175:3175:3175) (3376:3376:3376))
        (PORT d[10] (4719:4719:4719) (4669:4669:4669))
        (PORT d[11] (4788:4788:4788) (4742:4742:4742))
        (PORT d[12] (5729:5729:5729) (5648:5648:5648))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3015:3015:3015))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT d[0] (3669:3669:3669) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2156:2156:2156))
        (PORT d[1] (2697:2697:2697) (2855:2855:2855))
        (PORT d[2] (5358:5358:5358) (5530:5530:5530))
        (PORT d[3] (3007:3007:3007) (3167:3167:3167))
        (PORT d[4] (3891:3891:3891) (4116:4116:4116))
        (PORT d[5] (3243:3243:3243) (3197:3197:3197))
        (PORT d[6] (3481:3481:3481) (3666:3666:3666))
        (PORT d[7] (3928:3928:3928) (3875:3875:3875))
        (PORT d[8] (5127:5127:5127) (5074:5074:5074))
        (PORT d[9] (2465:2465:2465) (2503:2503:2503))
        (PORT d[10] (3523:3523:3523) (3630:3630:3630))
        (PORT d[11] (4273:4273:4273) (4420:4420:4420))
        (PORT d[12] (3302:3302:3302) (3276:3276:3276))
        (PORT clk (2452:2452:2452) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (PORT d[0] (1270:1270:1270) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4219:4219:4219))
        (PORT clk (2531:2531:2531) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7739:7739:7739) (7901:7901:7901))
        (PORT d[1] (3248:3248:3248) (3458:3458:3458))
        (PORT d[2] (8425:8425:8425) (8528:8528:8528))
        (PORT d[3] (7289:7289:7289) (7417:7417:7417))
        (PORT d[4] (7049:7049:7049) (7189:7189:7189))
        (PORT d[5] (6713:6713:6713) (6898:6898:6898))
        (PORT d[6] (7262:7262:7262) (7372:7372:7372))
        (PORT d[7] (4287:4287:4287) (4439:4439:4439))
        (PORT d[8] (5269:5269:5269) (5502:5502:5502))
        (PORT d[9] (3513:3513:3513) (3714:3714:3714))
        (PORT d[10] (6658:6658:6658) (6628:6628:6628))
        (PORT d[11] (7019:7019:7019) (7167:7167:7167))
        (PORT d[12] (8568:8568:8568) (8718:8718:8718))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7203:7203:7203) (6862:6862:6862))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2561:2561:2561))
        (PORT d[0] (7825:7825:7825) (7493:7493:7493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3421:3421:3421))
        (PORT d[1] (2389:2389:2389) (2550:2550:2550))
        (PORT d[2] (4380:4380:4380) (4543:4543:4543))
        (PORT d[3] (2657:2657:2657) (2818:2818:2818))
        (PORT d[4] (3989:3989:3989) (4275:4275:4275))
        (PORT d[5] (6296:6296:6296) (6291:6291:6291))
        (PORT d[6] (2684:2684:2684) (2837:2837:2837))
        (PORT d[7] (6886:6886:6886) (6805:6805:6805))
        (PORT d[8] (6349:6349:6349) (6401:6401:6401))
        (PORT d[9] (3038:3038:3038) (3191:3191:3191))
        (PORT d[10] (3093:3093:3093) (3161:3161:3161))
        (PORT d[11] (3383:3383:3383) (3436:3436:3436))
        (PORT d[12] (6574:6574:6574) (6690:6690:6690))
        (PORT clk (2485:2485:2485) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2479:2479:2479))
        (PORT d[0] (2493:2493:2493) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5070:5070:5070) (4878:4878:4878))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7762:7762:7762) (7973:7973:7973))
        (PORT d[1] (4307:4307:4307) (4536:4536:4536))
        (PORT d[2] (10021:10021:10021) (10101:10101:10101))
        (PORT d[3] (7412:7412:7412) (7583:7583:7583))
        (PORT d[4] (7089:7089:7089) (7282:7282:7282))
        (PORT d[5] (6693:6693:6693) (6862:6862:6862))
        (PORT d[6] (6938:6938:6938) (7114:7114:7114))
        (PORT d[7] (3921:3921:3921) (4111:4111:4111))
        (PORT d[8] (3251:3251:3251) (3498:3498:3498))
        (PORT d[9] (6135:6135:6135) (6427:6427:6427))
        (PORT d[10] (7666:7666:7666) (7631:7631:7631))
        (PORT d[11] (6550:6550:6550) (6632:6632:6632))
        (PORT d[12] (6616:6616:6616) (6826:6826:6826))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4426:4426:4426) (4535:4535:4535))
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT d[0] (5048:5048:5048) (5166:5166:5166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3777:3777:3777))
        (PORT d[1] (2831:2831:2831) (3032:3032:3032))
        (PORT d[2] (4460:4460:4460) (4681:4681:4681))
        (PORT d[3] (3427:3427:3427) (3619:3619:3619))
        (PORT d[4] (5491:5491:5491) (5781:5781:5781))
        (PORT d[5] (6705:6705:6705) (7067:7067:7067))
        (PORT d[6] (3800:3800:3800) (3980:3980:3980))
        (PORT d[7] (7558:7558:7558) (7507:7507:7507))
        (PORT d[8] (6005:6005:6005) (6134:6134:6134))
        (PORT d[9] (4157:4157:4157) (4409:4409:4409))
        (PORT d[10] (5328:5328:5328) (5500:5500:5500))
        (PORT d[11] (5103:5103:5103) (5160:5160:5160))
        (PORT d[12] (7605:7605:7605) (7733:7733:7733))
        (PORT clk (2498:2498:2498) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2491:2491:2491))
        (PORT d[0] (4418:4418:4418) (4101:4101:4101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (854:854:854))
        (PORT datab (3466:3466:3466) (3556:3556:3556))
        (PORT datac (1846:1846:1846) (1793:1793:1793))
        (PORT datad (2635:2635:2635) (2584:2584:2584))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5063:5063:5063) (4852:4852:4852))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (4998:4998:4998))
        (PORT d[1] (5934:5934:5934) (6284:6284:6284))
        (PORT d[2] (7040:7040:7040) (7155:7155:7155))
        (PORT d[3] (6565:6565:6565) (6681:6681:6681))
        (PORT d[4] (6308:6308:6308) (6448:6448:6448))
        (PORT d[5] (5153:5153:5153) (5287:5287:5287))
        (PORT d[6] (6555:6555:6555) (6669:6669:6669))
        (PORT d[7] (7077:7077:7077) (7318:7318:7318))
        (PORT d[8] (4206:4206:4206) (4448:4448:4448))
        (PORT d[9] (3574:3574:3574) (3813:3813:3813))
        (PORT d[10] (5607:5607:5607) (5581:5581:5581))
        (PORT d[11] (6200:6200:6200) (6228:6228:6228))
        (PORT d[12] (7694:7694:7694) (7872:7872:7872))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (5732:5732:5732))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT d[0] (6441:6441:6441) (6366:6366:6366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2975:2975:2975))
        (PORT d[1] (2371:2371:2371) (2531:2531:2531))
        (PORT d[2] (4060:4060:4060) (4247:4247:4247))
        (PORT d[3] (3141:3141:3141) (3357:3357:3357))
        (PORT d[4] (4041:4041:4041) (4295:4295:4295))
        (PORT d[5] (4541:4541:4541) (4870:4870:4870))
        (PORT d[6] (3805:3805:3805) (3988:3988:3988))
        (PORT d[7] (6840:6840:6840) (6732:6732:6732))
        (PORT d[8] (5612:5612:5612) (5666:5666:5666))
        (PORT d[9] (3430:3430:3430) (3625:3625:3625))
        (PORT d[10] (4120:4120:4120) (4221:4221:4221))
        (PORT d[11] (4796:4796:4796) (4875:4875:4875))
        (PORT d[12] (5852:5852:5852) (5968:5968:5968))
        (PORT clk (2445:2445:2445) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2438:2438:2438))
        (PORT d[0] (2089:2089:2089) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (855:855:855))
        (PORT datab (2074:2074:2074) (2095:2095:2095))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (2408:2408:2408) (2359:2359:2359))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1480:1480:1480) (1535:1535:1535))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3797:3797:3797) (3763:3763:3763))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2349:2349:2349) (2306:2306:2306))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2606:2606:2606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2466:2466:2466) (2439:2439:2439))
        (PORT datad (2447:2447:2447) (2434:2434:2434))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4129:4129:4129) (4437:4437:4437))
        (PORT datac (2087:2087:2087) (2134:2134:2134))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2750:2750:2750) (2699:2699:2699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux124\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1867:1867:1867) (1935:1935:1935))
        (PORT datac (698:698:698) (730:730:730))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2130:2130:2130) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3930:3930:3930))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5659:5659:5659) (5839:5839:5839))
        (PORT d[1] (4858:4858:4858) (5206:5206:5206))
        (PORT d[2] (7637:7637:7637) (7703:7703:7703))
        (PORT d[3] (5557:5557:5557) (5690:5690:5690))
        (PORT d[4] (6284:6284:6284) (6448:6448:6448))
        (PORT d[5] (5570:5570:5570) (5743:5743:5743))
        (PORT d[6] (5332:5332:5332) (5437:5437:5437))
        (PORT d[7] (5632:5632:5632) (5884:5884:5884))
        (PORT d[8] (4481:4481:4481) (4697:4697:4697))
        (PORT d[9] (3581:3581:3581) (3816:3816:3816))
        (PORT d[10] (5611:5611:5611) (5573:5573:5573))
        (PORT d[11] (5821:5821:5821) (5878:5878:5878))
        (PORT d[12] (6605:6605:6605) (6787:6787:6787))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3211:3211:3211))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT d[0] (3836:3836:3836) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (3130:3130:3130))
        (PORT d[1] (2776:2776:2776) (2973:2973:2973))
        (PORT d[2] (4505:4505:4505) (4737:4737:4737))
        (PORT d[3] (3151:3151:3151) (3369:3369:3369))
        (PORT d[4] (3302:3302:3302) (3555:3555:3555))
        (PORT d[5] (4151:4151:4151) (4452:4452:4452))
        (PORT d[6] (3421:3421:3421) (3607:3607:3607))
        (PORT d[7] (6368:6368:6368) (6242:6242:6242))
        (PORT d[8] (4901:4901:4901) (4969:4969:4969))
        (PORT d[9] (3928:3928:3928) (4070:4070:4070))
        (PORT d[10] (3498:3498:3498) (3611:3611:3611))
        (PORT d[11] (3468:3468:3468) (3573:3573:3573))
        (PORT d[12] (6312:6312:6312) (6472:6472:6472))
        (PORT clk (2487:2487:2487) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2475:2475:2475))
        (PORT d[0] (2294:2294:2294) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3860:3860:3860))
        (PORT clk (2484:2484:2484) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7041:7041:7041) (7213:7213:7213))
        (PORT d[1] (6222:6222:6222) (6551:6551:6551))
        (PORT d[2] (7768:7768:7768) (7874:7874:7874))
        (PORT d[3] (6584:6584:6584) (6711:6711:6711))
        (PORT d[4] (6290:6290:6290) (6430:6430:6430))
        (PORT d[5] (5982:5982:5982) (6164:6164:6164))
        (PORT d[6] (6555:6555:6555) (6670:6670:6670))
        (PORT d[7] (7110:7110:7110) (7353:7353:7353))
        (PORT d[8] (4214:4214:4214) (4456:4456:4456))
        (PORT d[9] (3575:3575:3575) (3814:3814:3814))
        (PORT d[10] (5986:5986:5986) (5962:5962:5962))
        (PORT d[11] (6178:6178:6178) (6202:6202:6202))
        (PORT d[12] (7912:7912:7912) (8072:8072:8072))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (3218:3218:3218))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2512:2512:2512))
        (PORT d[0] (3849:3849:3849) (3849:3849:3849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2924:2924:2924))
        (PORT d[1] (2712:2712:2712) (2857:2857:2857))
        (PORT d[2] (4045:4045:4045) (4230:4230:4230))
        (PORT d[3] (3141:3141:3141) (3357:3357:3357))
        (PORT d[4] (4042:4042:4042) (4296:4296:4296))
        (PORT d[5] (5584:5584:5584) (5574:5574:5574))
        (PORT d[6] (3837:3837:3837) (4024:4024:4024))
        (PORT d[7] (6824:6824:6824) (6720:6720:6720))
        (PORT d[8] (5619:5619:5619) (5674:5674:5674))
        (PORT d[9] (3799:3799:3799) (3989:3989:3989))
        (PORT d[10] (4451:4451:4451) (4545:4545:4545))
        (PORT d[11] (3826:3826:3826) (3921:3921:3921))
        (PORT d[12] (6605:6605:6605) (6756:6756:6756))
        (PORT clk (2438:2438:2438) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2430:2430:2430))
        (PORT d[0] (3475:3475:3475) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3548:3548:3548))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6684:6684:6684) (6861:6861:6861))
        (PORT d[1] (5886:5886:5886) (6221:6221:6221))
        (PORT d[2] (7388:7388:7388) (7491:7491:7491))
        (PORT d[3] (6253:6253:6253) (6384:6384:6384))
        (PORT d[4] (5922:5922:5922) (6060:6060:6060))
        (PORT d[5] (5625:5625:5625) (5806:5806:5806))
        (PORT d[6] (6198:6198:6198) (6314:6314:6314))
        (PORT d[7] (7037:7037:7037) (7277:7277:7277))
        (PORT d[8] (3852:3852:3852) (4088:4088:4088))
        (PORT d[9] (3198:3198:3198) (3441:3441:3441))
        (PORT d[10] (5640:5640:5640) (5613:5613:5613))
        (PORT d[11] (5807:5807:5807) (5828:5828:5828))
        (PORT d[12] (7325:7325:7325) (7503:7503:7503))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (2886:2886:2886))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (3591:3591:3591) (3517:3517:3517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3359:3359:3359))
        (PORT d[1] (3564:3564:3564) (3767:3767:3767))
        (PORT d[2] (5204:5204:5204) (5414:5414:5414))
        (PORT d[3] (3109:3109:3109) (3312:3312:3312))
        (PORT d[4] (3673:3673:3673) (3935:3935:3935))
        (PORT d[5] (4513:4513:4513) (4852:4852:4852))
        (PORT d[6] (3429:3429:3429) (3616:3616:3616))
        (PORT d[7] (6473:6473:6473) (6369:6369:6369))
        (PORT d[8] (5228:5228:5228) (5286:5286:5286))
        (PORT d[9] (3439:3439:3439) (3636:3636:3636))
        (PORT d[10] (4099:4099:4099) (4198:4198:4198))
        (PORT d[11] (4456:4456:4456) (4540:4540:4540))
        (PORT d[12] (6282:6282:6282) (6440:6440:6440))
        (PORT clk (2453:2453:2453) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2441:2441:2441))
        (PORT d[0] (4232:4232:4232) (4179:4179:4179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3320:3320:3320))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5680:5680:5680) (5883:5883:5883))
        (PORT d[1] (5735:5735:5735) (6172:6172:6172))
        (PORT d[2] (4230:4230:4230) (4304:4304:4304))
        (PORT d[3] (4715:4715:4715) (4758:4758:4758))
        (PORT d[4] (4968:4968:4968) (4974:4974:4974))
        (PORT d[5] (4073:4073:4073) (4112:4112:4112))
        (PORT d[6] (6655:6655:6655) (6881:6881:6881))
        (PORT d[7] (3994:3994:3994) (3982:3982:3982))
        (PORT d[8] (4523:4523:4523) (4898:4898:4898))
        (PORT d[9] (2820:2820:2820) (3028:3028:3028))
        (PORT d[10] (4435:4435:4435) (4465:4465:4465))
        (PORT d[11] (6695:6695:6695) (6831:6831:6831))
        (PORT d[12] (4937:4937:4937) (4947:4947:4947))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3116:3116:3116))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT d[0] (3815:3815:3815) (3747:3747:3747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (3057:3057:3057))
        (PORT d[1] (2743:2743:2743) (2939:2939:2939))
        (PORT d[2] (4012:4012:4012) (4183:4183:4183))
        (PORT d[3] (3158:3158:3158) (3376:3376:3376))
        (PORT d[4] (2414:2414:2414) (2575:2575:2575))
        (PORT d[5] (3642:3642:3642) (3858:3858:3858))
        (PORT d[6] (3121:3121:3121) (3306:3306:3306))
        (PORT d[7] (4105:4105:4105) (4158:4158:4158))
        (PORT d[8] (3884:3884:3884) (3905:3905:3905))
        (PORT d[9] (3960:3960:3960) (4107:4107:4107))
        (PORT d[10] (3839:3839:3839) (3980:3980:3980))
        (PORT d[11] (4474:4474:4474) (4468:4468:4468))
        (PORT d[12] (5259:5259:5259) (5256:5256:5256))
        (PORT clk (2492:2492:2492) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2488:2488:2488))
        (PORT d[0] (4258:4258:4258) (4269:4269:4269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1453:1453:1453))
        (PORT datab (1678:1678:1678) (1647:1647:1647))
        (PORT datac (324:324:324) (433:433:433))
        (PORT datad (2185:2185:2185) (2270:2270:2270))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1948:1948:1948))
        (PORT datab (1633:1633:1633) (1586:1586:1586))
        (PORT datac (325:325:325) (434:434:434))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3612:3612:3612))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5495:5495:5495) (5645:5645:5645))
        (PORT d[1] (4511:4511:4511) (4857:4857:4857))
        (PORT d[2] (7615:7615:7615) (7679:7679:7679))
        (PORT d[3] (5207:5207:5207) (5340:5340:5340))
        (PORT d[4] (6519:6519:6519) (6640:6640:6640))
        (PORT d[5] (5539:5539:5539) (5706:5706:5706))
        (PORT d[6] (5081:5081:5081) (5206:5206:5206))
        (PORT d[7] (5604:5604:5604) (5850:5850:5850))
        (PORT d[8] (3863:3863:3863) (4130:4130:4130))
        (PORT d[9] (3843:3843:3843) (4067:4067:4067))
        (PORT d[10] (5628:5628:5628) (5592:5592:5592))
        (PORT d[11] (5545:5545:5545) (5607:5607:5607))
        (PORT d[12] (6521:6521:6521) (6690:6690:6690))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3351:3351:3351))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT d[0] (3929:3929:3929) (4008:4008:4008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3651:3651:3651))
        (PORT d[1] (2780:2780:2780) (2970:2970:2970))
        (PORT d[2] (4402:4402:4402) (4616:4616:4616))
        (PORT d[3] (3129:3129:3129) (3344:3344:3344))
        (PORT d[4] (3654:3654:3654) (3902:3902:3902))
        (PORT d[5] (5281:5281:5281) (5272:5272:5272))
        (PORT d[6] (3462:3462:3462) (3661:3661:3661))
        (PORT d[7] (6732:6732:6732) (6601:6601:6601))
        (PORT d[8] (5150:5150:5150) (5216:5216:5216))
        (PORT d[9] (3579:3579:3579) (3727:3727:3727))
        (PORT d[10] (3752:3752:3752) (3847:3847:3847))
        (PORT d[11] (4329:4329:4329) (4397:4397:4397))
        (PORT d[12] (6248:6248:6248) (6399:6399:6399))
        (PORT clk (2492:2492:2492) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2481:2481:2481))
        (PORT d[0] (2025:2025:2025) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3830:3830:3830))
        (PORT clk (2522:2522:2522) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6372:6372:6372) (6554:6554:6554))
        (PORT d[1] (5592:5592:5592) (5938:5938:5938))
        (PORT d[2] (7948:7948:7948) (8011:8011:8011))
        (PORT d[3] (5915:5915:5915) (6047:6047:6047))
        (PORT d[4] (5899:5899:5899) (6033:6033:6033))
        (PORT d[5] (5606:5606:5606) (5788:5788:5788))
        (PORT d[6] (5844:5844:5844) (5969:5969:5969))
        (PORT d[7] (6362:6362:6362) (6609:6609:6609))
        (PORT d[8] (3804:3804:3804) (4046:4046:4046))
        (PORT d[9] (3195:3195:3195) (3440:3440:3440))
        (PORT d[10] (5307:5307:5307) (5286:5286:5286))
        (PORT d[11] (5784:5784:5784) (5803:5803:5803))
        (PORT d[12] (7380:7380:7380) (7562:7562:7562))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3112:3112:3112) (3003:3003:3003))
        (PORT clk (2518:2518:2518) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2551:2551:2551))
        (PORT d[0] (3734:3734:3734) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3416:3416:3416))
        (PORT d[1] (3204:3204:3204) (3408:3408:3408))
        (PORT d[2] (5212:5212:5212) (5436:5436:5436))
        (PORT d[3] (3131:3131:3131) (3347:3347:3347))
        (PORT d[4] (3295:3295:3295) (3561:3561:3561))
        (PORT d[5] (4937:4937:4937) (4937:4937:4937))
        (PORT d[6] (3436:3436:3436) (3626:3626:3626))
        (PORT d[7] (6131:6131:6131) (6030:6030:6030))
        (PORT d[8] (4867:4867:4867) (4931:4931:4931))
        (PORT d[9] (3663:3663:3663) (3832:3832:3832))
        (PORT d[10] (3771:3771:3771) (3875:3875:3875))
        (PORT d[11] (3404:3404:3404) (3501:3501:3501))
        (PORT d[12] (6273:6273:6273) (6431:6431:6431))
        (PORT clk (2476:2476:2476) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2469:2469:2469))
        (PORT d[0] (2414:2414:2414) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3269:3269:3269))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7052:7052:7052) (7259:7259:7259))
        (PORT d[1] (3752:3752:3752) (4007:4007:4007))
        (PORT d[2] (9304:9304:9304) (9384:9384:9384))
        (PORT d[3] (6704:6704:6704) (6878:6878:6878))
        (PORT d[4] (7016:7016:7016) (7186:7186:7186))
        (PORT d[5] (5603:5603:5603) (5777:5777:5777))
        (PORT d[6] (5866:5866:5866) (6055:6055:6055))
        (PORT d[7] (3973:3973:3973) (4167:4167:4167))
        (PORT d[8] (4453:4453:4453) (4753:4753:4753))
        (PORT d[9] (5385:5385:5385) (5684:5684:5684))
        (PORT d[10] (6992:6992:6992) (6964:6964:6964))
        (PORT d[11] (7498:7498:7498) (7559:7559:7559))
        (PORT d[12] (6641:6641:6641) (6832:6832:6832))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (3850:3850:3850))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT d[0] (4546:4546:4546) (4481:4481:4481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3106:3106:3106))
        (PORT d[1] (3901:3901:3901) (4121:4121:4121))
        (PORT d[2] (4458:4458:4458) (4678:4678:4678))
        (PORT d[3] (3486:3486:3486) (3709:3709:3709))
        (PORT d[4] (4784:4784:4784) (5079:5079:5079))
        (PORT d[5] (5684:5684:5684) (6061:6061:6061))
        (PORT d[6] (3093:3093:3093) (3279:3279:3279))
        (PORT d[7] (7948:7948:7948) (7861:7861:7861))
        (PORT d[8] (5630:5630:5630) (5761:5761:5761))
        (PORT d[9] (4534:4534:4534) (4750:4750:4750))
        (PORT d[10] (4636:4636:4636) (4810:4810:4810))
        (PORT d[11] (5532:5532:5532) (5627:5627:5627))
        (PORT d[12] (6569:6569:6569) (6710:6710:6710))
        (PORT clk (2460:2460:2460) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (PORT d[0] (3938:3938:3938) (4049:4049:4049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3407:3407:3407))
        (PORT clk (2511:2511:2511) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7065:7065:7065) (7274:7274:7274))
        (PORT d[1] (3971:3971:3971) (4220:4220:4220))
        (PORT d[2] (9313:9313:9313) (9393:9393:9393))
        (PORT d[3] (6679:6679:6679) (6851:6851:6851))
        (PORT d[4] (7047:7047:7047) (7221:7221:7221))
        (PORT d[5] (5973:5973:5973) (6148:6148:6148))
        (PORT d[6] (6169:6169:6169) (6352:6352:6352))
        (PORT d[7] (3966:3966:3966) (4163:4163:4163))
        (PORT d[8] (4454:4454:4454) (4754:4754:4754))
        (PORT d[9] (5436:5436:5436) (5739:5739:5739))
        (PORT d[10] (6992:6992:6992) (6965:6965:6965))
        (PORT d[11] (7524:7524:7524) (7585:7585:7585))
        (PORT d[12] (7982:7982:7982) (8185:8185:8185))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4136:4136:4136))
        (PORT clk (2507:2507:2507) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2541:2541:2541))
        (PORT d[0] (4659:4659:4659) (4742:4742:4742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3468:3468:3468))
        (PORT d[1] (3158:3158:3158) (3357:3357:3357))
        (PORT d[2] (4427:4427:4427) (4645:4645:4645))
        (PORT d[3] (3432:3432:3432) (3626:3626:3626))
        (PORT d[4] (4752:4752:4752) (5043:5043:5043))
        (PORT d[5] (5685:5685:5685) (6061:6061:6061))
        (PORT d[6] (3547:3547:3547) (3803:3803:3803))
        (PORT d[7] (7987:7987:7987) (7900:7900:7900))
        (PORT d[8] (5671:5671:5671) (5801:5801:5801))
        (PORT d[9] (4518:4518:4518) (4732:4732:4732))
        (PORT d[10] (4642:4642:4642) (4817:4817:4817))
        (PORT d[11] (5559:5559:5559) (5655:5655:5655))
        (PORT d[12] (7352:7352:7352) (7533:7533:7533))
        (PORT clk (2465:2465:2465) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (PORT d[0] (2148:2148:2148) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1452:1452:1452))
        (PORT datab (2255:2255:2255) (2237:2237:2237))
        (PORT datac (321:321:321) (429:429:429))
        (PORT datad (2609:2609:2609) (2567:2567:2567))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1452:1452:1452))
        (PORT datab (2232:2232:2232) (2350:2350:2350))
        (PORT datac (1640:1640:1640) (1622:1622:1622))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3492:3492:3492))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (5354:5354:5354))
        (PORT d[1] (5733:5733:5733) (6103:6103:6103))
        (PORT d[2] (5393:5393:5393) (5325:5325:5325))
        (PORT d[3] (4575:4575:4575) (4686:4686:4686))
        (PORT d[4] (6480:6480:6480) (6572:6572:6572))
        (PORT d[5] (5103:5103:5103) (5198:5198:5198))
        (PORT d[6] (5088:5088:5088) (5209:5209:5209))
        (PORT d[7] (3616:3616:3616) (3785:3785:3785))
        (PORT d[8] (4446:4446:4446) (4778:4778:4778))
        (PORT d[9] (4830:4830:4830) (5207:5207:5207))
        (PORT d[10] (6635:6635:6635) (6537:6537:6537))
        (PORT d[11] (6623:6623:6623) (6684:6684:6684))
        (PORT d[12] (7338:7338:7338) (7506:7506:7506))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3815:3815:3815))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (4527:4527:4527) (4421:4421:4421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2668:2668:2668))
        (PORT d[1] (2642:2642:2642) (2787:2787:2787))
        (PORT d[2] (4462:4462:4462) (4664:4664:4664))
        (PORT d[3] (2668:2668:2668) (2820:2820:2820))
        (PORT d[4] (3854:3854:3854) (4056:4056:4056))
        (PORT d[5] (4922:4922:4922) (4914:4914:4914))
        (PORT d[6] (3552:3552:3552) (3790:3790:3790))
        (PORT d[7] (5203:5203:5203) (5110:5110:5110))
        (PORT d[8] (4879:4879:4879) (4949:4949:4949))
        (PORT d[9] (2974:2974:2974) (3113:3113:3113))
        (PORT d[10] (3935:3935:3935) (4092:4092:4092))
        (PORT d[11] (4652:4652:4652) (4796:4796:4796))
        (PORT d[12] (6585:6585:6585) (6683:6683:6683))
        (PORT clk (2493:2493:2493) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2486:2486:2486))
        (PORT d[0] (2365:2365:2365) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3557:3557:3557))
        (PORT clk (2517:2517:2517) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6650:6650:6650) (6825:6825:6825))
        (PORT d[1] (5574:5574:5574) (5926:5926:5926))
        (PORT d[2] (7376:7376:7376) (7479:7479:7479))
        (PORT d[3] (6225:6225:6225) (6343:6343:6343))
        (PORT d[4] (5940:5940:5940) (6077:6077:6077))
        (PORT d[5] (5590:5590:5590) (5769:5769:5769))
        (PORT d[6] (6197:6197:6197) (6313:6313:6313))
        (PORT d[7] (6682:6682:6682) (6924:6924:6924))
        (PORT d[8] (3507:3507:3507) (3750:3750:3750))
        (PORT d[9] (3500:3500:3500) (3735:3735:3735))
        (PORT d[10] (5583:5583:5583) (5551:5551:5551))
        (PORT d[11] (5830:5830:5830) (5855:5855:5855))
        (PORT d[12] (7387:7387:7387) (7570:7570:7570))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6175:6175:6175) (5840:5840:5840))
        (PORT clk (2513:2513:2513) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2548:2548:2548))
        (PORT d[0] (6510:6510:6510) (6200:6200:6200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3264:3264:3264))
        (PORT d[1] (3522:3522:3522) (3721:3721:3721))
        (PORT d[2] (5219:5219:5219) (5443:5443:5443))
        (PORT d[3] (3169:3169:3169) (3373:3373:3373))
        (PORT d[4] (3665:3665:3665) (3927:3927:3927))
        (PORT d[5] (4938:4938:4938) (4938:4938:4938))
        (PORT d[6] (3477:3477:3477) (3671:3671:3671))
        (PORT d[7] (6132:6132:6132) (6031:6031:6031))
        (PORT d[8] (4868:4868:4868) (4932:4932:4932))
        (PORT d[9] (3467:3467:3467) (3667:3667:3667))
        (PORT d[10] (3772:3772:3772) (3876:3876:3876))
        (PORT d[11] (4474:4474:4474) (4560:4560:4560))
        (PORT d[12] (6312:6312:6312) (6475:6475:6475))
        (PORT clk (2471:2471:2471) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2466:2466:2466))
        (PORT d[0] (2528:2528:2528) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3840:3840:3840))
        (PORT clk (2552:2552:2552) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4837:4837:4837) (4985:4985:4985))
        (PORT d[1] (5353:5353:5353) (5723:5723:5723))
        (PORT d[2] (5098:5098:5098) (5043:5043:5043))
        (PORT d[3] (4203:4203:4203) (4318:4318:4318))
        (PORT d[4] (6103:6103:6103) (6201:6201:6201))
        (PORT d[5] (5547:5547:5547) (5682:5682:5682))
        (PORT d[6] (5082:5082:5082) (5205:5205:5205))
        (PORT d[7] (3586:3586:3586) (3754:3754:3754))
        (PORT d[8] (4438:4438:4438) (4762:4762:4762))
        (PORT d[9] (4832:4832:4832) (5205:5205:5205))
        (PORT d[10] (6274:6274:6274) (6179:6179:6179))
        (PORT d[11] (6242:6242:6242) (6307:6307:6307))
        (PORT d[12] (6978:6978:6978) (7151:7151:7151))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4905:4905:4905) (4858:4858:4858))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2582:2582:2582))
        (PORT d[0] (5497:5497:5497) (5463:5463:5463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2645:2645:2645))
        (PORT d[1] (3007:3007:3007) (3142:3142:3142))
        (PORT d[2] (4828:4828:4828) (5020:5020:5020))
        (PORT d[3] (2668:2668:2668) (2836:2836:2836))
        (PORT d[4] (3500:3500:3500) (3700:3700:3700))
        (PORT d[5] (4852:4852:4852) (4841:4841:4841))
        (PORT d[6] (3879:3879:3879) (4141:4141:4141))
        (PORT d[7] (4834:4834:4834) (4742:4742:4742))
        (PORT d[8] (4439:4439:4439) (4454:4454:4454))
        (PORT d[9] (3555:3555:3555) (3666:3666:3666))
        (PORT d[10] (3607:3607:3607) (3768:3768:3768))
        (PORT d[11] (4271:4271:4271) (4420:4420:4420))
        (PORT d[12] (5440:5440:5440) (5317:5317:5317))
        (PORT clk (2506:2506:2506) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2500:2500:2500))
        (PORT d[0] (3059:3059:3059) (2914:2914:2914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3056:3056:3056))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4840:4840:4840) (4988:4988:4988))
        (PORT d[1] (6565:6565:6565) (6912:6912:6912))
        (PORT d[2] (4725:4725:4725) (4743:4743:4743))
        (PORT d[3] (4870:4870:4870) (4977:4977:4977))
        (PORT d[4] (3537:3537:3537) (3476:3476:3476))
        (PORT d[5] (4928:4928:4928) (4913:4913:4913))
        (PORT d[6] (6128:6128:6128) (6208:6208:6208))
        (PORT d[7] (4745:4745:4745) (4957:4957:4957))
        (PORT d[8] (5526:5526:5526) (5889:5889:5889))
        (PORT d[9] (2772:2772:2772) (2977:2977:2977))
        (PORT d[10] (4679:4679:4679) (4627:4627:4627))
        (PORT d[11] (4961:4961:4961) (4902:4902:4902))
        (PORT d[12] (5541:5541:5541) (5428:5428:5428))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3086:3086:3086))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (3846:3846:3846) (3717:3717:3717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2519:2519:2519))
        (PORT d[1] (2365:2365:2365) (2531:2531:2531))
        (PORT d[2] (4981:4981:4981) (5156:5156:5156))
        (PORT d[3] (3040:3040:3040) (3217:3217:3217))
        (PORT d[4] (3592:3592:3592) (3823:3823:3823))
        (PORT d[5] (3922:3922:3922) (3867:3867:3867))
        (PORT d[6] (3460:3460:3460) (3644:3644:3644))
        (PORT d[7] (3691:3691:3691) (3649:3649:3649))
        (PORT d[8] (4747:4747:4747) (4697:4697:4697))
        (PORT d[9] (2849:2849:2849) (2883:2883:2883))
        (PORT d[10] (4236:4236:4236) (4378:4378:4378))
        (PORT d[11] (4252:4252:4252) (4396:4396:4396))
        (PORT d[12] (3987:3987:3987) (3950:3950:3950))
        (PORT clk (2472:2472:2472) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2466:2466:2466))
        (PORT d[0] (1624:1624:1624) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1453:1453:1453))
        (PORT datab (1850:1850:1850) (1791:1791:1791))
        (PORT datac (323:323:323) (432:432:432))
        (PORT datad (1935:1935:1935) (1949:1949:1949))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1490:1490:1490))
        (PORT datab (1609:1609:1609) (1599:1599:1599))
        (PORT datac (326:326:326) (436:436:436))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (1977:1977:1977))
        (PORT datab (2703:2703:2703) (2741:2741:2741))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4188:4188:4188))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (5037:5037:5037))
        (PORT d[1] (4952:4952:4952) (5336:5336:5336))
        (PORT d[2] (6034:6034:6034) (5955:5955:5955))
        (PORT d[3] (4503:4503:4503) (4600:4600:4600))
        (PORT d[4] (5792:5792:5792) (5891:5891:5891))
        (PORT d[5] (5509:5509:5509) (5638:5638:5638))
        (PORT d[6] (4917:4917:4917) (4977:4977:4977))
        (PORT d[7] (4027:4027:4027) (4200:4200:4200))
        (PORT d[8] (4034:4034:4034) (4353:4353:4353))
        (PORT d[9] (4473:4473:4473) (4838:4838:4838))
        (PORT d[10] (5493:5493:5493) (5401:5401:5401))
        (PORT d[11] (5834:5834:5834) (5894:5894:5894))
        (PORT d[12] (6559:6559:6559) (6738:6738:6738))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4094:4094:4094))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT d[0] (4411:4411:4411) (4447:4447:4447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2671:2671:2671))
        (PORT d[1] (2873:2873:2873) (3013:3013:3013))
        (PORT d[2] (4092:4092:4092) (4296:4296:4296))
        (PORT d[3] (3046:3046:3046) (3218:3218:3218))
        (PORT d[4] (3641:3641:3641) (3814:3814:3814))
        (PORT d[5] (4758:4758:4758) (5038:5038:5038))
        (PORT d[6] (3454:3454:3454) (3703:3703:3703))
        (PORT d[7] (5596:5596:5596) (5496:5496:5496))
        (PORT d[8] (5324:5324:5324) (5321:5321:5321))
        (PORT d[9] (3050:3050:3050) (3199:3199:3199))
        (PORT d[10] (3944:3944:3944) (4098:4098:4098))
        (PORT d[11] (4574:4574:4574) (4632:4632:4632))
        (PORT d[12] (5649:5649:5649) (5680:5680:5680))
        (PORT clk (2508:2508:2508) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2497:2497:2497))
        (PORT d[0] (2548:2548:2548) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4399:4399:4399))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4806:4806:4806) (4949:4949:4949))
        (PORT d[1] (4856:4856:4856) (5224:5224:5224))
        (PORT d[2] (5801:5801:5801) (5734:5734:5734))
        (PORT d[3] (4538:4538:4538) (4637:4637:4637))
        (PORT d[4] (6123:6123:6123) (6213:6213:6213))
        (PORT d[5] (5496:5496:5496) (5622:5622:5622))
        (PORT d[6] (4904:4904:4904) (4962:4962:4962))
        (PORT d[7] (4003:4003:4003) (4172:4172:4172))
        (PORT d[8] (4078:4078:4078) (4400:4400:4400))
        (PORT d[9] (4801:4801:4801) (5167:5167:5167))
        (PORT d[10] (5510:5510:5510) (5416:5416:5416))
        (PORT d[11] (5512:5512:5512) (5580:5580:5580))
        (PORT d[12] (6205:6205:6205) (6385:6385:6385))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3068:3068:3068))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT d[0] (3681:3681:3681) (3699:3699:3699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2649:2649:2649))
        (PORT d[1] (3275:3275:3275) (3412:3412:3412))
        (PORT d[2] (4446:4446:4446) (4635:4635:4635))
        (PORT d[3] (2771:2771:2771) (2952:2952:2952))
        (PORT d[4] (3117:3117:3117) (3323:3323:3323))
        (PORT d[5] (3737:3737:3737) (3986:3986:3986))
        (PORT d[6] (3474:3474:3474) (3716:3716:3716))
        (PORT d[7] (5540:5540:5540) (5435:5435:5435))
        (PORT d[8] (5002:5002:5002) (5012:5012:5012))
        (PORT d[9] (3025:3025:3025) (3170:3170:3170))
        (PORT d[10] (3955:3955:3955) (4111:4111:4111))
        (PORT d[11] (4527:4527:4527) (4577:4577:4577))
        (PORT d[12] (5294:5294:5294) (5334:5334:5334))
        (PORT clk (2509:2509:2509) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2498:2498:2498))
        (PORT d[0] (2093:2093:2093) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2813:2813:2813))
        (PORT clk (2547:2547:2547) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5876:5876:5876) (5993:5993:5993))
        (PORT d[1] (2491:2491:2491) (2638:2638:2638))
        (PORT d[2] (6625:6625:6625) (6657:6657:6657))
        (PORT d[3] (6991:6991:6991) (7083:7083:7083))
        (PORT d[4] (2189:2189:2189) (2131:2131:2131))
        (PORT d[5] (6648:6648:6648) (6656:6656:6656))
        (PORT d[6] (7502:7502:7502) (7643:7643:7643))
        (PORT d[7] (1592:1592:1592) (1575:1575:1575))
        (PORT d[8] (3501:3501:3501) (3666:3666:3666))
        (PORT d[9] (5281:5281:5281) (5470:5470:5470))
        (PORT d[10] (6848:6848:6848) (6800:6800:6800))
        (PORT d[11] (5827:5827:5827) (5818:5818:5818))
        (PORT d[12] (2355:2355:2355) (2331:2331:2331))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (2984:2984:2984))
        (PORT clk (2543:2543:2543) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2572:2572:2572))
        (PORT d[0] (3774:3774:3774) (3615:3615:3615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2453:2453:2453))
        (PORT d[1] (1499:1499:1499) (1583:1583:1583))
        (PORT d[2] (2202:2202:2202) (2161:2161:2161))
        (PORT d[3] (2217:2217:2217) (2290:2290:2290))
        (PORT d[4] (1338:1338:1338) (1328:1328:1328))
        (PORT d[5] (2941:2941:2941) (2902:2902:2902))
        (PORT d[6] (3045:3045:3045) (3151:3151:3151))
        (PORT d[7] (1970:1970:1970) (1946:1946:1946))
        (PORT d[8] (2792:2792:2792) (2770:2770:2770))
        (PORT d[9] (1692:1692:1692) (1693:1693:1693))
        (PORT d[10] (1928:1928:1928) (1896:1896:1896))
        (PORT d[11] (1637:1637:1637) (1633:1633:1633))
        (PORT d[12] (3730:3730:3730) (3710:3710:3710))
        (PORT clk (2501:2501:2501) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (PORT d[0] (1996:1996:1996) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3311:3311:3311))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6044:6044:6044) (6243:6243:6243))
        (PORT d[1] (6415:6415:6415) (6834:6834:6834))
        (PORT d[2] (3494:3494:3494) (3570:3570:3570))
        (PORT d[3] (4803:4803:4803) (4857:4857:4857))
        (PORT d[4] (5138:5138:5138) (5159:5159:5159))
        (PORT d[5] (3711:3711:3711) (3742:3742:3742))
        (PORT d[6] (3708:3708:3708) (3752:3752:3752))
        (PORT d[7] (3797:3797:3797) (3801:3801:3801))
        (PORT d[8] (4861:4861:4861) (5224:5224:5224))
        (PORT d[9] (2799:2799:2799) (3006:3006:3006))
        (PORT d[10] (4116:4116:4116) (4157:4157:4157))
        (PORT d[11] (4073:4073:4073) (4094:4094:4094))
        (PORT d[12] (4494:4494:4494) (4505:4505:4505))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2782:2782:2782))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT d[0] (3485:3485:3485) (3413:3413:3413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (3043:3043:3043))
        (PORT d[1] (3189:3189:3189) (3403:3403:3403))
        (PORT d[2] (4022:4022:4022) (4187:4187:4187))
        (PORT d[3] (3177:3177:3177) (3397:3397:3397))
        (PORT d[4] (2351:2351:2351) (2498:2498:2498))
        (PORT d[5] (4385:4385:4385) (4594:4594:4594))
        (PORT d[6] (3440:3440:3440) (3619:3619:3619))
        (PORT d[7] (4057:4057:4057) (4100:4100:4100))
        (PORT d[8] (3484:3484:3484) (3511:3511:3511))
        (PORT d[9] (3291:3291:3291) (3425:3425:3425))
        (PORT d[10] (3824:3824:3824) (3964:3964:3964))
        (PORT d[11] (3758:3758:3758) (3762:3762:3762))
        (PORT d[12] (3641:3641:3641) (3644:3644:3644))
        (PORT clk (2480:2480:2480) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2474:2474:2474))
        (PORT d[0] (2743:2743:2743) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (481:481:481))
        (PORT datab (2258:2258:2258) (2309:2309:2309))
        (PORT datac (1364:1364:1364) (1409:1409:1409))
        (PORT datad (2497:2497:2497) (2551:2551:2551))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1453:1453:1453))
        (PORT datab (2299:2299:2299) (2239:2239:2239))
        (PORT datac (2199:2199:2199) (2152:2152:2152))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1983:1983:1983))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3288:3288:3288) (3265:3265:3265))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2666:2666:2666) (2655:2655:2655))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1320:1320:1320) (1390:1390:1390))
        (PORT datad (2435:2435:2435) (2400:2400:2400))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DRAM_DQ\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4242:4242:4242) (4576:4576:4576))
        (PORT datac (2092:2092:2092) (2140:2140:2140))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dat_o_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2750:2750:2750) (2699:2699:2699))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Mux123\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1866:1866:1866) (1934:1934:1934))
        (PORT datac (692:692:692) (723:723:723))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|dout_buf2_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2130:2130:2130) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3839:3839:3839))
        (PORT clk (2500:2500:2500) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4472:4472:4472) (4585:4585:4585))
        (PORT d[1] (2872:2872:2872) (3051:3051:3051))
        (PORT d[2] (6181:6181:6181) (6118:6118:6118))
        (PORT d[3] (5552:5552:5552) (5639:5639:5639))
        (PORT d[4] (7199:7199:7199) (7293:7293:7293))
        (PORT d[5] (5101:5101:5101) (5203:5203:5203))
        (PORT d[6] (5122:5122:5122) (5250:5250:5250))
        (PORT d[7] (3587:3587:3587) (3716:3716:3716))
        (PORT d[8] (5097:5097:5097) (5423:5423:5423))
        (PORT d[9] (5526:5526:5526) (5896:5896:5896))
        (PORT d[10] (6937:6937:6937) (6842:6842:6842))
        (PORT d[11] (7376:7376:7376) (7426:7426:7426))
        (PORT d[12] (5831:5831:5831) (5982:5982:5982))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2732:2732:2732))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (PORT d[0] (3404:3404:3404) (3363:3363:3363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2204:2204:2204))
        (PORT d[1] (3339:3339:3339) (3479:3479:3479))
        (PORT d[2] (4821:4821:4821) (5022:5022:5022))
        (PORT d[3] (2354:2354:2354) (2494:2494:2494))
        (PORT d[4] (4198:4198:4198) (4398:4398:4398))
        (PORT d[5] (4818:4818:4818) (5098:5098:5098))
        (PORT d[6] (2568:2568:2568) (2673:2673:2673))
        (PORT d[7] (5963:5963:5963) (5865:5865:5865))
        (PORT d[8] (4881:4881:4881) (4945:4945:4945))
        (PORT d[9] (3296:3296:3296) (3427:3427:3427))
        (PORT d[10] (4327:4327:4327) (4481:4481:4481))
        (PORT d[11] (4865:4865:4865) (5005:5005:5005))
        (PORT d[12] (5500:5500:5500) (5575:5575:5575))
        (PORT clk (2454:2454:2454) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2447:2447:2447))
        (PORT d[0] (3459:3459:3459) (3403:3403:3403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4828:4828:4828) (4764:4764:4764))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5216:5216:5216) (5384:5384:5384))
        (PORT d[1] (5148:5148:5148) (5490:5490:5490))
        (PORT d[2] (7274:7274:7274) (7347:7347:7347))
        (PORT d[3] (5582:5582:5582) (5715:5715:5715))
        (PORT d[4] (6293:6293:6293) (6458:6458:6458))
        (PORT d[5] (5574:5574:5574) (5748:5748:5748))
        (PORT d[6] (5442:5442:5442) (5568:5568:5568))
        (PORT d[7] (5959:5959:5959) (6204:6204:6204))
        (PORT d[8] (4853:4853:4853) (5064:5064:5064))
        (PORT d[9] (3601:3601:3601) (3835:3835:3835))
        (PORT d[10] (5306:5306:5306) (5281:5281:5281))
        (PORT d[11] (6110:6110:6110) (6132:6132:6132))
        (PORT d[12] (6613:6613:6613) (6797:6797:6797))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3055:3055:3055))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (3603:3603:3603) (3686:3686:3686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3453:3453:3453))
        (PORT d[1] (2819:2819:2819) (3021:3021:3021))
        (PORT d[2] (4513:4513:4513) (4746:4746:4746))
        (PORT d[3] (3162:3162:3162) (3380:3380:3380))
        (PORT d[4] (3256:3256:3256) (3520:3520:3520))
        (PORT d[5] (4950:4950:4950) (4948:4948:4948))
        (PORT d[6] (3084:3084:3084) (3282:3282:3282))
        (PORT d[7] (6912:6912:6912) (6793:6793:6793))
        (PORT d[8] (4869:4869:4869) (4933:4933:4933))
        (PORT d[9] (3929:3929:3929) (4071:4071:4071))
        (PORT d[10] (3756:3756:3756) (3848:3848:3848))
        (PORT d[11] (4124:4124:4124) (4210:4210:4210))
        (PORT d[12] (6282:6282:6282) (6437:6437:6437))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (PORT d[0] (2634:2634:2634) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3840:3840:3840))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4910:4910:4910))
        (PORT d[1] (3164:3164:3164) (3325:3325:3325))
        (PORT d[2] (6161:6161:6161) (6097:6097:6097))
        (PORT d[3] (5586:5586:5586) (5675:5675:5675))
        (PORT d[4] (7208:7208:7208) (7303:7303:7303))
        (PORT d[5] (5082:5082:5082) (5183:5183:5183))
        (PORT d[6] (5432:5432:5432) (5554:5554:5554))
        (PORT d[7] (3635:3635:3635) (3771:3771:3771))
        (PORT d[8] (5131:5131:5131) (5455:5455:5455))
        (PORT d[9] (5500:5500:5500) (5868:5868:5868))
        (PORT d[10] (6963:6963:6963) (6870:6870:6870))
        (PORT d[11] (7376:7376:7376) (7426:7426:7426))
        (PORT d[12] (5876:5876:5876) (6031:6031:6031))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4174:4174:4174))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT d[0] (4915:4915:4915) (4805:4805:4805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2439:2439:2439))
        (PORT d[1] (3323:3323:3323) (3459:3459:3459))
        (PORT d[2] (4794:4794:4794) (4993:4993:4993))
        (PORT d[3] (2627:2627:2627) (2756:2756:2756))
        (PORT d[4] (4576:4576:4576) (4775:4775:4775))
        (PORT d[5] (4787:4787:4787) (5064:5064:5064))
        (PORT d[6] (3241:3241:3241) (3488:3488:3488))
        (PORT d[7] (5989:5989:5989) (5893:5893:5893))
        (PORT d[8] (4886:4886:4886) (4953:4953:4953))
        (PORT d[9] (3296:3296:3296) (3428:3428:3428))
        (PORT d[10] (3520:3520:3520) (3633:3633:3633))
        (PORT d[11] (4846:4846:4846) (4986:4986:4986))
        (PORT d[12] (5797:5797:5797) (5854:5854:5854))
        (PORT clk (2462:2462:2462) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d[0] (1994:1994:1994) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2775:2775:2775) (2834:2834:2834))
        (PORT datab (1931:1931:1931) (1949:1949:1949))
        (PORT datac (2460:2460:2460) (2480:2480:2480))
        (PORT datad (911:911:911) (880:880:880))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4137:4137:4137))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (5028:5028:5028))
        (PORT d[1] (5333:5333:5333) (5716:5716:5716))
        (PORT d[2] (5701:5701:5701) (5623:5623:5623))
        (PORT d[3] (4535:4535:4535) (4638:4638:4638))
        (PORT d[4] (6467:6467:6467) (6537:6537:6537))
        (PORT d[5] (5468:5468:5468) (5595:5595:5595))
        (PORT d[6] (5238:5238:5238) (5293:5293:5293))
        (PORT d[7] (3572:3572:3572) (3740:3740:3740))
        (PORT d[8] (4421:4421:4421) (4748:4748:4748))
        (PORT d[9] (4486:4486:4486) (4863:4863:4863))
        (PORT d[10] (5891:5891:5891) (5798:5798:5798))
        (PORT d[11] (5491:5491:5491) (5556:5556:5556))
        (PORT d[12] (6645:6645:6645) (6827:6827:6827))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2986:2986:2986))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (3605:3605:3605) (3617:3617:3617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2600:2600:2600))
        (PORT d[1] (2632:2632:2632) (2779:2779:2779))
        (PORT d[2] (4835:4835:4835) (5026:5026:5026))
        (PORT d[3] (2740:2740:2740) (2915:2915:2915))
        (PORT d[4] (3124:3124:3124) (3322:3322:3322))
        (PORT d[5] (4404:4404:4404) (4687:4687:4687))
        (PORT d[6] (3567:3567:3567) (3832:3832:3832))
        (PORT d[7] (5209:5209:5209) (5115:5115:5115))
        (PORT d[8] (4474:4474:4474) (4492:4492:4492))
        (PORT d[9] (3548:3548:3548) (3658:3658:3658))
        (PORT d[10] (3535:3535:3535) (3685:3685:3685))
        (PORT d[11] (4974:4974:4974) (5027:5027:5027))
        (PORT d[12] (6221:6221:6221) (6325:6325:6325))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2488:2488:2488))
        (PORT d[0] (2765:2765:2765) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (803:803:803))
        (PORT datab (1931:1931:1931) (1950:1950:1950))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1461:1461:1461) (1490:1490:1490))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4202:4202:4202))
        (PORT clk (2516:2516:2516) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4634:4634:4634))
        (PORT d[1] (2860:2860:2860) (3037:3037:3037))
        (PORT d[2] (6173:6173:6173) (6096:6096:6096))
        (PORT d[3] (5614:5614:5614) (5705:5705:5705))
        (PORT d[4] (7181:7181:7181) (7274:7274:7274))
        (PORT d[5] (4803:4803:4803) (4903:4903:4903))
        (PORT d[6] (5761:5761:5761) (5876:5876:5876))
        (PORT d[7] (3564:3564:3564) (3691:3691:3691))
        (PORT d[8] (5420:5420:5420) (5739:5739:5739))
        (PORT d[9] (2811:2811:2811) (3017:3017:3017))
        (PORT d[10] (7313:7313:7313) (7211:7211:7211))
        (PORT d[11] (5814:5814:5814) (5862:5862:5862))
        (PORT d[12] (5882:5882:5882) (6037:6037:6037))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2619:2619:2619))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (PORT d[0] (3288:3288:3288) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2182:2182:2182))
        (PORT d[1] (2259:2259:2259) (2369:2369:2369))
        (PORT d[2] (3953:3953:3953) (4096:4096:4096))
        (PORT d[3] (2639:2639:2639) (2770:2770:2770))
        (PORT d[4] (4557:4557:4557) (4754:4754:4754))
        (PORT d[5] (5105:5105:5105) (5376:5376:5376))
        (PORT d[6] (2307:2307:2307) (2424:2424:2424))
        (PORT d[7] (6255:6255:6255) (6148:6148:6148))
        (PORT d[8] (4879:4879:4879) (4945:4945:4945))
        (PORT d[9] (3274:3274:3274) (3373:3373:3373))
        (PORT d[10] (3183:3183:3183) (3301:3301:3301))
        (PORT d[11] (4816:4816:4816) (4951:4951:4951))
        (PORT d[12] (5739:5739:5739) (5802:5802:5802))
        (PORT clk (2470:2470:2470) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (PORT d[0] (1594:1594:1594) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3860:3860:3860))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4546:4546:4546))
        (PORT d[1] (3165:3165:3165) (3330:3330:3330))
        (PORT d[2] (5784:5784:5784) (5707:5707:5707))
        (PORT d[3] (5293:5293:5293) (5394:5394:5394))
        (PORT d[4] (6804:6804:6804) (6903:6903:6903))
        (PORT d[5] (4766:4766:4766) (4856:4856:4856))
        (PORT d[6] (5095:5095:5095) (5222:5222:5222))
        (PORT d[7] (3613:3613:3613) (3745:3745:3745))
        (PORT d[8] (5150:5150:5150) (5475:5475:5475))
        (PORT d[9] (5481:5481:5481) (5846:5846:5846))
        (PORT d[10] (6976:6976:6976) (6876:6876:6876))
        (PORT d[11] (7338:7338:7338) (7383:7383:7383))
        (PORT d[12] (5811:5811:5811) (5963:5963:5963))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4858:4858:4858))
        (PORT clk (2504:2504:2504) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT d[0] (5553:5553:5553) (5515:5515:5515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2664:2664:2664))
        (PORT d[1] (3305:3305:3305) (3444:3444:3444))
        (PORT d[2] (4800:4800:4800) (4999:4999:4999))
        (PORT d[3] (2602:2602:2602) (2718:2718:2718))
        (PORT d[4] (4244:4244:4244) (4442:4442:4442))
        (PORT d[5] (4752:4752:4752) (5026:5026:5026))
        (PORT d[6] (3203:3203:3203) (3446:3446:3446))
        (PORT d[7] (5518:5518:5518) (5423:5423:5423))
        (PORT d[8] (4881:4881:4881) (4950:4950:4950))
        (PORT d[9] (3024:3024:3024) (3167:3167:3167))
        (PORT d[10] (4294:4294:4294) (4446:4446:4446))
        (PORT d[11] (4794:4794:4794) (4928:4928:4928))
        (PORT d[12] (5779:5779:5779) (5843:5843:5843))
        (PORT clk (2462:2462:2462) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (PORT d[0] (2053:2053:2053) (1925:1925:1925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2775:2775:2775) (2835:2835:2835))
        (PORT datab (1932:1932:1932) (1951:1951:1951))
        (PORT datac (622:622:622) (595:595:595))
        (PORT datad (965:965:965) (936:936:936))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (3803:3803:3803))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4647:4647:4647))
        (PORT d[1] (6086:6086:6086) (6465:6465:6465))
        (PORT d[2] (5763:5763:5763) (5698:5698:5698))
        (PORT d[3] (5227:5227:5227) (5318:5318:5318))
        (PORT d[4] (6829:6829:6829) (6922:6922:6922))
        (PORT d[5] (4785:4785:4785) (4887:4887:4887))
        (PORT d[6] (5072:5072:5072) (5196:5196:5196))
        (PORT d[7] (3572:3572:3572) (3736:3736:3736))
        (PORT d[8] (4789:4789:4789) (5115:5115:5115))
        (PORT d[9] (5171:5171:5171) (5542:5542:5542))
        (PORT d[10] (6591:6591:6591) (6498:6498:6498))
        (PORT d[11] (6997:6997:6997) (7052:7052:7052))
        (PORT d[12] (5898:5898:5898) (6058:6058:6058))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3769:3769:3769))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (4005:4005:4005) (4007:4007:4007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2602:2602:2602))
        (PORT d[1] (2990:2990:2990) (3137:3137:3137))
        (PORT d[2] (4436:4436:4436) (4638:4638:4638))
        (PORT d[3] (2651:2651:2651) (2765:2765:2765))
        (PORT d[4] (4237:4237:4237) (4435:4435:4435))
        (PORT d[5] (4095:4095:4095) (4384:4384:4384))
        (PORT d[6] (2623:2623:2623) (2731:2731:2731))
        (PORT d[7] (5593:5593:5593) (5500:5500:5500))
        (PORT d[8] (4840:4840:4840) (4901:4901:4901))
        (PORT d[9] (2990:2990:2990) (3129:3129:3129))
        (PORT d[10] (4275:4275:4275) (4427:4427:4427))
        (PORT d[11] (4209:4209:4209) (4352:4352:4352))
        (PORT d[12] (5682:5682:5682) (5533:5533:5533))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (PORT d[0] (2243:2243:2243) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4743:4743:4743))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (5029:5029:5029))
        (PORT d[1] (4964:4964:4964) (5336:5336:5336))
        (PORT d[2] (5445:5445:5445) (5380:5380:5380))
        (PORT d[3] (4186:4186:4186) (4299:4299:4299))
        (PORT d[4] (6447:6447:6447) (6529:6529:6529))
        (PORT d[5] (5175:5175:5175) (5313:5313:5313))
        (PORT d[6] (5063:5063:5063) (5183:5183:5183))
        (PORT d[7] (3645:3645:3645) (3818:3818:3818))
        (PORT d[8] (4061:4061:4061) (4387:4387:4387))
        (PORT d[9] (4511:4511:4511) (4890:4890:4890))
        (PORT d[10] (5890:5890:5890) (5797:5797:5797))
        (PORT d[11] (5888:5888:5888) (5956:5956:5956))
        (PORT d[12] (6606:6606:6606) (6783:6783:6783))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3447:3447:3447))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (4053:4053:4053) (4078:4078:4078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2615:2615:2615))
        (PORT d[1] (2655:2655:2655) (2801:2801:2801))
        (PORT d[2] (4446:4446:4446) (4645:4645:4645))
        (PORT d[3] (3120:3120:3120) (3296:3296:3296))
        (PORT d[4] (3183:3183:3183) (3385:3385:3385))
        (PORT d[5] (4449:4449:4449) (4737:4737:4737))
        (PORT d[6] (3535:3535:3535) (3796:3796:3796))
        (PORT d[7] (5217:5217:5217) (5124:5124:5124))
        (PORT d[8] (5374:5374:5374) (5374:5374:5374))
        (PORT d[9] (2981:2981:2981) (3122:3122:3122))
        (PORT d[10] (3616:3616:3616) (3778:3778:3778))
        (PORT d[11] (4909:4909:4909) (4959:4959:4959))
        (PORT d[12] (6239:6239:6239) (6345:6345:6345))
        (PORT clk (2502:2502:2502) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (PORT d[0] (2970:2970:2970) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1933:1933:1933) (1952:1952:1952))
        (PORT datac (1073:1073:1073) (1067:1067:1067))
        (PORT datad (1705:1705:1705) (1684:1684:1684))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (850:850:850))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3024:3024:3024))
        (PORT d[1] (1594:1594:1594) (1656:1656:1656))
        (PORT d[2] (1271:1271:1271) (1328:1328:1328))
        (PORT d[3] (2674:2674:2674) (2718:2718:2718))
        (PORT d[4] (6153:6153:6153) (6188:6188:6188))
        (PORT d[5] (1951:1951:1951) (1996:1996:1996))
        (PORT d[6] (1937:1937:1937) (1991:1991:1991))
        (PORT d[7] (1724:1724:1724) (1745:1745:1745))
        (PORT d[8] (3570:3570:3570) (3779:3779:3779))
        (PORT d[9] (1536:1536:1536) (1577:1577:1577))
        (PORT d[10] (3422:3422:3422) (3460:3460:3460))
        (PORT d[11] (1567:1567:1567) (1611:1611:1611))
        (PORT d[12] (3012:3012:3012) (3048:3048:3048))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1370:1370:1370))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT d[0] (2061:2061:2061) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2682:2682:2682))
        (PORT d[1] (1504:1504:1504) (1540:1540:1540))
        (PORT d[2] (1582:1582:1582) (1634:1634:1634))
        (PORT d[3] (1566:1566:1566) (1621:1621:1621))
        (PORT d[4] (2292:2292:2292) (2402:2402:2402))
        (PORT d[5] (1939:1939:1939) (1976:1976:1976))
        (PORT d[6] (1534:1534:1534) (1579:1579:1579))
        (PORT d[7] (1599:1599:1599) (1662:1662:1662))
        (PORT d[8] (1591:1591:1591) (1647:1647:1647))
        (PORT d[9] (2113:2113:2113) (2121:2121:2121))
        (PORT d[10] (1558:1558:1558) (1610:1610:1610))
        (PORT d[11] (2035:2035:2035) (2048:2048:2048))
        (PORT d[12] (3993:3993:3993) (4000:4000:4000))
        (PORT clk (2490:2490:2490) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2486:2486:2486))
        (PORT d[0] (1989:1989:1989) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4905:4905:4905))
        (PORT clk (2562:2562:2562) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5534:5534:5534) (5644:5644:5644))
        (PORT d[1] (2579:2579:2579) (2735:2735:2735))
        (PORT d[2] (7217:7217:7217) (7149:7149:7149))
        (PORT d[3] (7006:7006:7006) (7079:7079:7079))
        (PORT d[4] (8263:8263:8263) (8355:8355:8355))
        (PORT d[5] (6153:6153:6153) (6248:6248:6248))
        (PORT d[6] (6499:6499:6499) (6613:6613:6613))
        (PORT d[7] (3186:3186:3186) (3310:3310:3310))
        (PORT d[8] (6158:6158:6158) (6478:6478:6478))
        (PORT d[9] (3548:3548:3548) (3799:3799:3799))
        (PORT d[10] (7997:7997:7997) (7895:7895:7895))
        (PORT d[11] (5518:5518:5518) (5584:5584:5584))
        (PORT d[12] (6218:6218:6218) (6407:6407:6407))
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (3997:3997:3997))
        (PORT clk (2558:2558:2558) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2594:2594:2594))
        (PORT d[0] (4840:4840:4840) (4628:4628:4628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2133:2133:2133))
        (PORT d[1] (3330:3330:3330) (3435:3435:3435))
        (PORT d[2] (4355:4355:4355) (4495:4495:4495))
        (PORT d[3] (2224:2224:2224) (2294:2294:2294))
        (PORT d[4] (2723:2723:2723) (2873:2873:2873))
        (PORT d[5] (5898:5898:5898) (6177:6177:6177))
        (PORT d[6] (2622:2622:2622) (2721:2721:2721))
        (PORT d[7] (6969:6969:6969) (6867:6867:6867))
        (PORT d[8] (5269:5269:5269) (5368:5368:5368))
        (PORT d[9] (2974:2974:2974) (3078:3078:3078))
        (PORT d[10] (2630:2630:2630) (2691:2691:2691))
        (PORT d[11] (2973:2973:2973) (2986:2986:2986))
        (PORT d[12] (6871:6871:6871) (6934:6934:6934))
        (PORT clk (2516:2516:2516) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2512:2512:2512))
        (PORT d[0] (2044:2044:2044) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4209:4209:4209))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5557:5557:5557) (5677:5677:5677))
        (PORT d[1] (2491:2491:2491) (2640:2640:2640))
        (PORT d[2] (6215:6215:6215) (6245:6245:6245))
        (PORT d[3] (6301:6301:6301) (6402:6402:6402))
        (PORT d[4] (3326:3326:3326) (3276:3276:3276))
        (PORT d[5] (5950:5950:5950) (5965:5965:5965))
        (PORT d[6] (6845:6845:6845) (7000:7000:7000))
        (PORT d[7] (2280:2280:2280) (2262:2262:2262))
        (PORT d[8] (3197:3197:3197) (3365:3365:3365))
        (PORT d[9] (4559:4559:4559) (4754:4754:4754))
        (PORT d[10] (6180:6180:6180) (6137:6137:6137))
        (PORT d[11] (5434:5434:5434) (5426:5426:5426))
        (PORT d[12] (7107:7107:7107) (7014:7014:7014))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1743:1743:1743))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (PORT d[0] (2498:2498:2498) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2089:2089:2089))
        (PORT d[1] (2920:2920:2920) (3031:3031:3031))
        (PORT d[2] (2316:2316:2316) (2299:2299:2299))
        (PORT d[3] (1862:1862:1862) (1946:1946:1946))
        (PORT d[4] (3062:3062:3062) (3210:3210:3210))
        (PORT d[5] (2568:2568:2568) (2530:2530:2530))
        (PORT d[6] (2298:2298:2298) (2413:2413:2413))
        (PORT d[7] (2662:2662:2662) (2626:2626:2626))
        (PORT d[8] (2041:2041:2041) (2031:2031:2031))
        (PORT d[9] (2824:2824:2824) (2863:2863:2863))
        (PORT d[10] (4113:4113:4113) (4217:4217:4217))
        (PORT d[11] (2009:2009:2009) (2009:2009:2009))
        (PORT d[12] (3362:3362:3362) (3338:3338:3338))
        (PORT clk (2507:2507:2507) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2502:2502:2502))
        (PORT d[0] (1598:1598:1598) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4828:4828:4828) (4899:4899:4899))
        (PORT clk (2560:2560:2560) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5526:5526:5526) (5629:5629:5629))
        (PORT d[1] (2555:2555:2555) (2710:2710:2710))
        (PORT d[2] (7210:7210:7210) (7141:7141:7141))
        (PORT d[3] (6740:6740:6740) (6824:6824:6824))
        (PORT d[4] (8290:8290:8290) (8383:8383:8383))
        (PORT d[5] (6172:6172:6172) (6268:6268:6268))
        (PORT d[6] (6499:6499:6499) (6613:6613:6613))
        (PORT d[7] (3188:3188:3188) (3316:3316:3316))
        (PORT d[8] (6125:6125:6125) (6443:6443:6443))
        (PORT d[9] (3540:3540:3540) (3790:3790:3790))
        (PORT d[10] (7971:7971:7971) (7867:7867:7867))
        (PORT d[11] (6860:6860:6860) (6900:6900:6900))
        (PORT d[12] (6256:6256:6256) (6446:6446:6446))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3007:3007:3007))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (PORT d[0] (3844:3844:3844) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2060:2060:2060))
        (PORT d[1] (3330:3330:3330) (3435:3435:3435))
        (PORT d[2] (4352:4352:4352) (4496:4496:4496))
        (PORT d[3] (2234:2234:2234) (2319:2319:2319))
        (PORT d[4] (2667:2667:2667) (2826:2826:2826))
        (PORT d[5] (5928:5928:5928) (6212:6212:6212))
        (PORT d[6] (2652:2652:2652) (2756:2756:2756))
        (PORT d[7] (6994:6994:6994) (6895:6895:6895))
        (PORT d[8] (5245:5245:5245) (5309:5309:5309))
        (PORT d[9] (2585:2585:2585) (2694:2694:2694))
        (PORT d[10] (3581:3581:3581) (3703:3703:3703))
        (PORT d[11] (2953:2953:2953) (2971:2971:2971))
        (PORT d[12] (6833:6833:6833) (6893:6893:6893))
        (PORT clk (2514:2514:2514) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2506:2506:2506))
        (PORT d[0] (2051:2051:2051) (1919:1919:1919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1697:1697:1697))
        (PORT datab (3458:3458:3458) (3547:3547:3547))
        (PORT datad (1149:1149:1149) (1094:1094:1094))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1862:1862:1862))
        (PORT datab (3460:3460:3460) (3549:3549:3549))
        (PORT datac (886:886:886) (844:844:844))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4210:4210:4210))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7040:7040:7040) (7220:7220:7220))
        (PORT d[1] (6321:6321:6321) (6663:6663:6663))
        (PORT d[2] (7723:7723:7723) (7827:7827:7827))
        (PORT d[3] (6596:6596:6596) (6725:6725:6725))
        (PORT d[4] (6319:6319:6319) (6460:6460:6460))
        (PORT d[5] (5983:5983:5983) (6165:6165:6165))
        (PORT d[6] (6541:6541:6541) (6658:6658:6658))
        (PORT d[7] (7116:7116:7116) (7362:7362:7362))
        (PORT d[8] (4214:4214:4214) (4457:4457:4457))
        (PORT d[9] (3131:3131:3131) (3329:3329:3329))
        (PORT d[10] (5994:5994:5994) (5972:5972:5972))
        (PORT d[11] (6209:6209:6209) (6239:6239:6239))
        (PORT d[12] (8032:8032:8032) (8207:8207:8207))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3137:3137:3137))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT d[0] (3778:3778:3778) (3797:3797:3797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2903:2903:2903))
        (PORT d[1] (2387:2387:2387) (2532:2532:2532))
        (PORT d[2] (3992:3992:3992) (4163:4163:4163))
        (PORT d[3] (3057:3057:3057) (3219:3219:3219))
        (PORT d[4] (3649:3649:3649) (3939:3939:3939))
        (PORT d[5] (5607:5607:5607) (5603:5603:5603))
        (PORT d[6] (2721:2721:2721) (2879:2879:2879))
        (PORT d[7] (6894:6894:6894) (6794:6794:6794))
        (PORT d[8] (5967:5967:5967) (6026:6026:6026))
        (PORT d[9] (3806:3806:3806) (3997:3997:3997))
        (PORT d[10] (4459:4459:4459) (4553:4553:4553))
        (PORT d[11] (3764:3764:3764) (3858:3858:3858))
        (PORT d[12] (5905:5905:5905) (6028:6028:6028))
        (PORT clk (2445:2445:2445) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2438:2438:2438))
        (PORT d[0] (3198:3198:3198) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4136:4136:4136))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6689:6689:6689) (6866:6866:6866))
        (PORT d[1] (5913:5913:5913) (6260:6260:6260))
        (PORT d[2] (8289:8289:8289) (8346:8346:8346))
        (PORT d[3] (6259:6259:6259) (6393:6393:6393))
        (PORT d[4] (5950:5950:5950) (6090:6090:6090))
        (PORT d[5] (5626:5626:5626) (5807:5807:5807))
        (PORT d[6] (6213:6213:6213) (6336:6336:6336))
        (PORT d[7] (6734:6734:6734) (6982:6982:6982))
        (PORT d[8] (3856:3856:3856) (4104:4104:4104))
        (PORT d[9] (3520:3520:3520) (3757:3757:3757))
        (PORT d[10] (5647:5647:5647) (5620:5620:5620))
        (PORT d[11] (5839:5839:5839) (5864:5864:5864))
        (PORT d[12] (7587:7587:7587) (7753:7753:7753))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6238:6238:6238) (5911:5911:5911))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (6860:6860:6860) (6542:6542:6542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (3056:3056:3056))
        (PORT d[1] (3570:3570:3570) (3772:3772:3772))
        (PORT d[2] (4068:4068:4068) (4256:4256:4256))
        (PORT d[3] (3148:3148:3148) (3365:3365:3365))
        (PORT d[4] (3674:3674:3674) (3936:3936:3936))
        (PORT d[5] (5267:5267:5267) (5261:5261:5261))
        (PORT d[6] (3460:3460:3460) (3653:3653:3653))
        (PORT d[7] (6488:6488:6488) (6386:6386:6386))
        (PORT d[8] (5235:5235:5235) (5293:5293:5293))
        (PORT d[9] (3422:3422:3422) (3617:3617:3617))
        (PORT d[10] (4132:4132:4132) (4232:4232:4232))
        (PORT d[11] (4494:4494:4494) (4582:4582:4582))
        (PORT d[12] (5902:5902:5902) (6020:6020:6020))
        (PORT clk (2447:2447:2447) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2435:2435:2435))
        (PORT d[0] (2901:2901:2901) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4569:4569:4569))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7067:7067:7067) (7248:7248:7248))
        (PORT d[1] (6301:6301:6301) (6643:6643:6643))
        (PORT d[2] (7724:7724:7724) (7828:7828:7828))
        (PORT d[3] (6603:6603:6603) (6732:6732:6732))
        (PORT d[4] (6644:6644:6644) (6785:6785:6785))
        (PORT d[5] (6337:6337:6337) (6522:6522:6522))
        (PORT d[6] (6896:6896:6896) (7005:7005:7005))
        (PORT d[7] (7055:7055:7055) (7300:7300:7300))
        (PORT d[8] (3216:3216:3216) (3419:3419:3419))
        (PORT d[9] (3918:3918:3918) (4152:4152:4152))
        (PORT d[10] (5964:5964:5964) (5938:5938:5938))
        (PORT d[11] (6536:6536:6536) (6557:6557:6557))
        (PORT d[12] (8040:8040:8040) (8216:8216:8216))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6180:6180:6180) (6088:6088:6088))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT d[0] (6775:6775:6775) (6689:6689:6689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2890:2890:2890))
        (PORT d[1] (2407:2407:2407) (2559:2559:2559))
        (PORT d[2] (4346:4346:4346) (4527:4527:4527))
        (PORT d[3] (2641:2641:2641) (2814:2814:2814))
        (PORT d[4] (3975:3975:3975) (4249:4249:4249))
        (PORT d[5] (5608:5608:5608) (5603:5603:5603))
        (PORT d[6] (2752:2752:2752) (2913:2913:2913))
        (PORT d[7] (6858:6858:6858) (6752:6752:6752))
        (PORT d[8] (5985:5985:5985) (6038:6038:6038))
        (PORT d[9] (3807:3807:3807) (3998:3998:3998))
        (PORT d[10] (4485:4485:4485) (4581:4581:4581))
        (PORT d[11] (3344:3344:3344) (3400:3400:3400))
        (PORT d[12] (5888:5888:5888) (6009:6009:6009))
        (PORT clk (2453:2453:2453) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2444:2444:2444))
        (PORT d[0] (2108:2108:2108) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4188:4188:4188))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6715:6715:6715) (6894:6894:6894))
        (PORT d[1] (5927:5927:5927) (6276:6276:6276))
        (PORT d[2] (7336:7336:7336) (7437:7437:7437))
        (PORT d[3] (6255:6255:6255) (6386:6386:6386))
        (PORT d[4] (6267:6267:6267) (6403:6403:6403))
        (PORT d[5] (5966:5966:5966) (6147:6147:6147))
        (PORT d[6] (6546:6546:6546) (6660:6660:6660))
        (PORT d[7] (6740:6740:6740) (6994:6994:6994))
        (PORT d[8] (4223:4223:4223) (4467:4467:4467))
        (PORT d[9] (3521:3521:3521) (3758:3758:3758))
        (PORT d[10] (5616:5616:5616) (5586:5586:5586))
        (PORT d[11] (6153:6153:6153) (6174:6174:6174))
        (PORT d[12] (7719:7719:7719) (7898:7898:7898))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (4061:4061:4061))
        (PORT clk (2495:2495:2495) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT d[0] (4646:4646:4646) (4718:4718:4718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3291:3291:3291))
        (PORT d[1] (3573:3573:3573) (3776:3776:3776))
        (PORT d[2] (4105:4105:4105) (4281:4281:4281))
        (PORT d[3] (3092:3092:3092) (3245:3245:3245))
        (PORT d[4] (4035:4035:4035) (4288:4288:4288))
        (PORT d[5] (5267:5267:5267) (5262:5262:5262))
        (PORT d[6] (3798:3798:3798) (3981:3981:3981))
        (PORT d[7] (6527:6527:6527) (6431:6431:6431))
        (PORT d[8] (5597:5597:5597) (5650:5650:5650))
        (PORT d[9] (3429:3429:3429) (3625:3625:3625))
        (PORT d[10] (4133:4133:4133) (4233:4233:4233))
        (PORT d[11] (3724:3724:3724) (3805:3805:3805))
        (PORT d[12] (5890:5890:5890) (6008:6008:6008))
        (PORT clk (2453:2453:2453) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2444:2444:2444))
        (PORT d[0] (1804:1804:1804) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buf_2\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2519:2519:2519) (2548:2548:2548))
        (PORT datab (2940:2940:2940) (2971:2971:2971))
        (PORT datac (688:688:688) (683:683:683))
        (PORT datad (1064:1064:1064) (1055:1055:1055))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1110:1110:1110))
        (PORT datab (2938:2938:2938) (2969:2969:2969))
        (PORT datac (1358:1358:1358) (1339:1339:1339))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1476:1476:1476) (1530:1530:1530))
        (PORT datac (1529:1529:1529) (1521:1521:1521))
        (PORT datad (1648:1648:1648) (1661:1661:1661))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1644:1644:1644))
        (PORT datab (1694:1694:1694) (1704:1704:1704))
        (PORT datac (1563:1563:1563) (1524:1524:1524))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\data_to_rgb\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3796:3796:3796) (3763:3763:3763))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1864:1864:1864) (1822:1822:1822))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\data_to_rgb\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2291:2291:2291) (2273:2273:2273))
        (PORT datad (2570:2570:2570) (2608:2608:2608))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (788:788:788))
        (PORT datab (741:741:741) (783:783:783))
        (PORT datac (702:702:702) (739:739:739))
        (PORT datad (479:479:479) (542:542:542))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (460:460:460))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (729:729:729) (756:756:756))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (425:425:425))
        (PORT datab (302:302:302) (394:394:394))
        (PORT datac (937:937:937) (1042:1042:1042))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (426:426:426))
        (PORT datab (302:302:302) (394:394:394))
        (PORT datac (938:938:938) (1043:1043:1043))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (751:751:751) (777:777:777))
        (PORT datad (273:273:273) (351:351:351))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (751:751:751) (777:777:777))
        (PORT datad (273:273:273) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (PORT datab (755:755:755) (758:758:758))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (723:723:723) (729:729:729))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (701:701:701) (706:706:706))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1868:1868:1868) (1855:1855:1855))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (516:516:516))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1244:1244:1244) (1321:1321:1321))
        (PORT datac (411:411:411) (420:420:420))
        (PORT datad (1211:1211:1211) (1296:1296:1296))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[10\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (997:997:997))
        (PORT datab (933:933:933) (1020:1020:1020))
        (PORT datac (233:233:233) (269:269:269))
        (PORT datad (1117:1117:1117) (1154:1154:1154))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[10\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (805:805:805))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (882:882:882) (949:949:949))
        (PORT datad (405:405:405) (401:401:401))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (526:526:526))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1240:1240:1240) (1316:1316:1316))
        (PORT datac (374:374:374) (390:390:390))
        (PORT datad (1213:1213:1213) (1298:1298:1298))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (1149:1149:1149) (1216:1216:1216))
        (PORT datad (1197:1197:1197) (1262:1262:1262))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1755:1755:1755) (1727:1727:1727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1310:1310:1310))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1149:1149:1149) (1217:1217:1217))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1755:1755:1755) (1727:1727:1727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1150:1150:1150) (1218:1218:1218))
        (PORT datad (1196:1196:1196) (1262:1262:1262))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1755:1755:1755) (1727:1727:1727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (554:554:554))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1263:1263:1263) (1344:1344:1344))
        (PORT datac (1200:1200:1200) (1273:1273:1273))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1148:1148:1148) (1216:1216:1216))
        (PORT datad (1197:1197:1197) (1263:1263:1263))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1755:1755:1755) (1727:1727:1727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (563:563:563))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1264:1264:1264) (1345:1345:1345))
        (PORT datac (1196:1196:1196) (1269:1269:1269))
        (PORT datad (406:406:406) (411:411:411))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1264:1264:1264) (1345:1345:1345))
        (PORT datac (1197:1197:1197) (1269:1269:1269))
        (PORT datad (626:626:626) (614:614:614))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (810:810:810))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1259:1259:1259) (1339:1339:1339))
        (PORT datac (1208:1208:1208) (1282:1282:1282))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT asdata (896:896:896) (945:945:945))
        (PORT ena (1494:1494:1494) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|Equal14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (520:520:520))
        (PORT datac (345:345:345) (471:471:471))
        (PORT datad (360:360:360) (468:468:468))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|process_13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (844:844:844))
        (PORT datab (853:853:853) (915:915:915))
        (PORT datac (768:768:768) (809:809:809))
        (PORT datad (801:801:801) (849:849:849))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1000:1000:1000))
        (PORT datab (740:740:740) (720:720:720))
        (PORT datad (714:714:714) (722:722:722))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (871:871:871))
        (PORT datab (417:417:417) (435:435:435))
        (PORT datac (979:979:979) (969:969:969))
        (PORT datad (444:444:444) (458:458:458))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (645:645:645) (676:676:676))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (553:553:553))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1260:1260:1260) (1340:1340:1340))
        (PORT datac (1206:1206:1206) (1280:1280:1280))
        (PORT datad (374:374:374) (379:379:379))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (550:550:550))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1335:1335:1335))
        (PORT datab (502:502:502) (553:553:553))
        (PORT datac (464:464:464) (518:518:518))
        (PORT datad (767:767:767) (788:788:788))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (694:694:694) (718:718:718))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (551:551:551))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1246:1246:1246) (1323:1323:1323))
        (PORT datac (408:408:408) (415:415:415))
        (PORT datad (1210:1210:1210) (1294:1294:1294))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (506:506:506))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1494:1494:1494) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1339:1339:1339))
        (PORT datab (459:459:459) (524:524:524))
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (759:759:759) (780:780:780))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT asdata (1074:1074:1074) (1101:1101:1101))
        (PORT ena (1494:1494:1494) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1351:1351:1351) (1386:1386:1386))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1292:1292:1292))
        (PORT datac (1160:1160:1160) (1224:1224:1224))
        (PORT datad (705:705:705) (700:700:700))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1442:1442:1442) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1019:1019:1019) (1066:1066:1066))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (828:828:828))
        (PORT datab (1272:1272:1272) (1236:1236:1236))
        (PORT datac (258:258:258) (338:338:338))
        (PORT datad (429:429:429) (480:480:480))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT asdata (1426:1426:1426) (1440:1440:1440))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1288:1288:1288))
        (PORT datab (1258:1258:1258) (1324:1324:1324))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1717:1717:1717) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (804:804:804) (854:854:854))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1001:1001:1001))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (432:432:432))
        (PORT datac (384:384:384) (400:400:400))
        (PORT datad (445:445:445) (459:459:459))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT asdata (1492:1492:1492) (1533:1533:1533))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1258:1258:1258) (1324:1324:1324))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1171:1171:1171) (1243:1243:1243))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1717:1717:1717) (1673:1673:1673))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT asdata (1201:1201:1201) (1248:1248:1248))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1001:1001:1001))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (524:524:524))
        (PORT datab (390:390:390) (511:511:511))
        (PORT datac (338:338:338) (463:463:463))
        (PORT datad (621:621:621) (602:602:602))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (672:672:672) (705:705:705))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (818:818:818))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (751:751:751))
        (PORT datac (1197:1197:1197) (1270:1270:1270))
        (PORT datad (1214:1214:1214) (1299:1299:1299))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1759:1759:1759) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (540:540:540))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1336:1336:1336))
        (PORT datab (501:501:501) (552:552:552))
        (PORT datac (426:426:426) (487:487:487))
        (PORT datad (766:766:766) (787:787:787))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (891:891:891))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1291:1291:1291))
        (PORT datac (1164:1164:1164) (1228:1228:1228))
        (PORT datad (713:713:713) (709:709:709))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[17\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (455:455:455))
        (PORT datab (932:932:932) (1019:1019:1019))
        (PORT datac (409:409:409) (429:429:429))
        (PORT datad (405:405:405) (400:400:400))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[17\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (803:803:803))
        (PORT datab (267:267:267) (305:305:305))
        (PORT datac (880:880:880) (947:947:947))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1466:1466:1466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1061:1061:1061) (1110:1110:1110))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1494:1494:1494) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (668:668:668) (703:703:703))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1494:1494:1494) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1338:1338:1338))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (762:762:762) (783:783:783))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1258:1258:1258) (1324:1324:1324))
        (PORT datad (1170:1170:1170) (1242:1242:1242))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1771:1771:1771) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (965:965:965) (988:988:988))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1494:1494:1494) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT asdata (895:895:895) (942:942:942))
        (PORT ena (1494:1494:1494) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1336:1336:1336))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (765:765:765) (786:786:786))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (576:576:576))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1414:1414:1414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1125:1125:1125) (1167:1167:1167))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (1002:1002:1002))
        (PORT datac (1133:1133:1133) (1184:1184:1184))
        (PORT datad (968:968:968) (959:959:959))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1464:1464:1464) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT asdata (1142:1142:1142) (1189:1189:1189))
        (PORT ena (1494:1494:1494) (1460:1460:1460))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1337:1337:1337))
        (PORT datab (504:504:504) (553:553:553))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (764:764:764) (786:786:786))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (861:861:861))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1289:1289:1289))
        (PORT datab (745:745:745) (734:734:734))
        (PORT datac (1169:1169:1169) (1234:1234:1234))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1466:1466:1466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT asdata (1489:1489:1489) (1521:1521:1521))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1001:1001:1001))
        (PORT datad (716:716:716) (725:725:725))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (525:525:525))
        (PORT datab (390:390:390) (510:510:510))
        (PORT datac (337:337:337) (462:462:462))
        (PORT datad (641:641:641) (620:620:620))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (823:823:823))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1290:1290:1290))
        (PORT datac (1167:1167:1167) (1232:1232:1232))
        (PORT datad (672:672:672) (671:671:671))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1466:1466:1466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1096:1096:1096) (1145:1145:1145))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1003:1003:1003) (1008:1008:1008))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (727:727:727))
        (PORT datac (981:981:981) (971:971:971))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1289:1289:1289))
        (PORT datab (1258:1258:1258) (1324:1324:1324))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1771:1771:1771) (1740:1740:1740))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT asdata (1238:1238:1238) (1285:1285:1285))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (724:724:724))
        (PORT datac (979:979:979) (969:969:969))
        (PORT datad (428:428:428) (481:481:481))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_addr_r\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1461:1461:1461) (1499:1499:1499))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1289:1289:1289))
        (PORT datac (1170:1170:1170) (1235:1235:1235))
        (PORT datad (673:673:673) (655:655:655))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1466:1466:1466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1127:1127:1127) (1169:1169:1169))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_bank_r\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1002:1002:1002))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (716:716:716) (725:725:725))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_bank_r\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1403:1403:1403) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (746:746:746) (791:791:791))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_rw\|Add2\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1289:1289:1289))
        (PORT datac (1171:1171:1171) (1236:1236:1236))
        (PORT datad (693:693:693) (689:689:689))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_rw\|addr_i_r\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1482:1482:1482) (1466:1466:1466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|address_r\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1089:1089:1089) (1125:1125:1125))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|address_r\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1204:1204:1204) (1191:1191:1191))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|dram_bank_r\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1002:1002:1002))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (716:716:716) (725:725:725))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_bank_r\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1403:1403:1403) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|process_14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (472:472:472))
        (PORT datab (465:465:465) (489:489:489))
        (PORT datac (692:692:692) (680:680:680))
        (PORT datad (422:422:422) (434:434:434))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_cas_n_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE \\Inst_four_clocks_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl_e_DRAM_CLK\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (330:330:330) (300:300:300))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (185:185:185) (185:185:185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (110:110:110))
      (HOLD d (posedge clk) (93:93:93))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE \\Inst_four_clocks_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl_e_DRAM_CLK\\.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (314:314:314) (292:292:292))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (110:110:110))
      (HOLD d (posedge clk) (93:93:93))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|process_14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (482:482:482))
        (PORT datab (688:688:688) (682:682:682))
        (PORT datac (431:431:431) (453:453:453))
        (PORT datad (683:683:683) (669:669:669))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_ras_n_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_sdram_controller\|process_14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (509:509:509))
        (PORT datab (387:387:387) (507:507:507))
        (PORT datac (746:746:746) (742:742:742))
        (PORT datad (344:344:344) (469:469:469))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_sdram_controller\|dram_we_n_r\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1610:1610:1610) (1619:1619:1619))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5595:5595:5595) (5941:5941:5941))
        (PORT datac (5333:5333:5333) (5751:5751:5751))
        (PORT datad (5381:5381:5381) (5779:5779:5779))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2534:2534:2534) (2542:2542:2542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1662:1662:1662) (1659:1659:1659))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2534:2534:2534) (2542:2542:2542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT asdata (2723:2723:2723) (2763:2763:2763))
        (PORT ena (2534:2534:2534) (2542:2542:2542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT asdata (1779:1779:1779) (1820:1820:1820))
        (PORT ena (2534:2534:2534) (2542:2542:2542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|blue\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (377:377:377))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT asdata (2693:2693:2693) (2862:2862:2862))
        (PORT ena (2534:2534:2534) (2542:2542:2542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1599:1599:1599) (1591:1591:1591))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2813:2813:2813) (2808:2808:2808))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (748:748:748) (793:793:793))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1848:1848:1848) (1840:1840:1840))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2534:2534:2534) (2542:2542:2542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1673:1673:1673) (1698:1698:1698))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2534:2534:2534) (2542:2542:2542))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT asdata (663:663:663) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|blue\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (283:283:283) (366:366:366))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1294:1294:1294) (1292:1292:1292))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2813:2813:2813) (2808:2808:2808))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT asdata (662:662:662) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1224:1224:1224) (1231:1231:1231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2813:2813:2813) (2808:2808:2808))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT asdata (903:903:903) (968:968:968))
        (PORT ena (2921:2921:2921) (2936:2936:2936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT asdata (1995:1995:1995) (1973:1973:1973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT asdata (1704:1704:1704) (1722:1722:1722))
        (PORT ena (2813:2813:2813) (2808:2808:2808))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|blue\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2921:2921:2921) (2936:2936:2936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3168:3168:3168) (3213:3213:3213))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2921:2921:2921) (2936:2936:2936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[31\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (345:345:345))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\address_main\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (342:342:342) (450:450:450))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\address_main\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2921:2921:2921) (2936:2936:2936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2146:2146:2146))
        (PORT asdata (670:670:670) (749:749:749))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|blue\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (283:283:283) (366:366:366))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|blue\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (707:707:707) (700:700:700))
        (PORT datad (1231:1231:1231) (1207:1207:1207))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (547:547:547))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (442:442:442))
        (PORT datab (1623:1623:1623) (1593:1593:1593))
        (PORT datad (1471:1471:1471) (1467:1467:1467))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (548:548:548))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (442:442:442))
        (PORT datab (1621:1621:1621) (1591:1591:1591))
        (PORT datad (1471:1471:1471) (1467:1467:1467))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (578:578:578))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1421:1421:1421))
        (PORT datab (395:395:395) (407:407:407))
        (PORT datad (1471:1471:1471) (1467:1467:1467))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (560:560:560))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (630:630:630))
        (PORT datab (1630:1630:1630) (1603:1603:1603))
        (PORT datad (1467:1467:1467) (1463:1463:1463))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (570:570:570))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (416:416:416))
        (PORT datab (1629:1629:1629) (1600:1600:1600))
        (PORT datad (1468:1468:1468) (1464:1464:1464))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (566:566:566))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (PORT datab (1626:1626:1626) (1597:1597:1597))
        (PORT datad (1469:1469:1469) (1465:1465:1465))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (543:543:543))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (448:448:448))
        (PORT datab (1632:1632:1632) (1605:1605:1605))
        (PORT datad (1467:1467:1467) (1462:1462:1462))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (531:531:531))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (704:704:704))
        (PORT datab (1139:1139:1139) (1174:1174:1174))
        (PORT datad (1380:1380:1380) (1372:1372:1372))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (536:536:536))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1435:1435:1435))
        (PORT datab (1143:1143:1143) (1178:1178:1178))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (525:525:525))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1438:1438:1438))
        (PORT datab (1144:1144:1144) (1180:1180:1180))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (552:552:552))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[10\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (429:429:429))
        (PORT datab (1145:1145:1145) (1182:1182:1182))
        (PORT datad (1391:1391:1391) (1385:1385:1385))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (553:553:553))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[11\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1439:1439:1439))
        (PORT datab (1144:1144:1144) (1180:1180:1180))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (562:562:562))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1441:1441:1441))
        (PORT datab (1145:1145:1145) (1181:1181:1181))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (774:774:774))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[13\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (453:453:453))
        (PORT datab (1620:1620:1620) (1590:1590:1590))
        (PORT datad (1472:1472:1472) (1468:1468:1468))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (532:532:532))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[14\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1427:1427:1427))
        (PORT datab (1139:1139:1139) (1174:1174:1174))
        (PORT datad (377:377:377) (383:383:383))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (554:554:554))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[15\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (462:462:462))
        (PORT datab (1143:1143:1143) (1179:1179:1179))
        (PORT datad (1387:1387:1387) (1381:1381:1381))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (851:851:851))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1436:1436:1436))
        (PORT datab (1143:1143:1143) (1179:1179:1179))
        (PORT datad (919:919:919) (909:909:909))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (842:842:842))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[17\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1429:1429:1429))
        (PORT datab (1140:1140:1140) (1175:1175:1175))
        (PORT datad (970:970:970) (950:950:950))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (834:834:834))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[18\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1432:1432:1432))
        (PORT datab (1141:1141:1141) (1177:1177:1177))
        (PORT datad (963:963:963) (945:945:945))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (558:558:558))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[19\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (457:457:457))
        (PORT datab (663:663:663) (642:642:642))
        (PORT datad (1208:1208:1208) (1181:1181:1181))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (850:850:850) (891:891:891))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[20\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (733:733:733))
        (PORT datab (1629:1629:1629) (1601:1601:1601))
        (PORT datad (1468:1468:1468) (1464:1464:1464))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (850:850:850))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[21\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (912:912:912))
        (PORT datab (1624:1624:1624) (1595:1595:1595))
        (PORT datad (1470:1470:1470) (1466:1466:1466))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1068:1068:1068) (1097:1097:1097))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[22\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (909:909:909))
        (PORT datab (1628:1628:1628) (1599:1599:1599))
        (PORT datad (1469:1469:1469) (1464:1464:1464))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (856:856:856) (899:899:899))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[23\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1422:1422:1422))
        (PORT datab (702:702:702) (699:699:699))
        (PORT datad (1467:1467:1467) (1463:1463:1463))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (273:273:273) (353:353:353))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (458:458:458) (521:521:521))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (556:556:556))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[24\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (456:456:456))
        (PORT datab (663:663:663) (644:644:644))
        (PORT datad (1207:1207:1207) (1181:1181:1181))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (539:539:539))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[25\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (447:447:447))
        (PORT datab (1235:1235:1235) (1220:1220:1220))
        (PORT datad (368:368:368) (371:371:371))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (570:570:570))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[26\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (444:444:444))
        (PORT datab (1233:1233:1233) (1218:1218:1218))
        (PORT datad (392:392:392) (394:394:394))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (724:724:724) (774:774:774))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (445:445:445))
        (PORT datab (1234:1234:1234) (1219:1219:1219))
        (PORT datad (365:365:365) (368:368:368))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (794:794:794))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (275:275:275) (354:354:354))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (400:400:400))
        (PORT datab (305:305:305) (388:388:388))
        (PORT datac (704:704:704) (742:742:742))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (528:528:528))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (532:532:532))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (646:646:646) (640:640:640))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (548:548:548))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[28\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (452:452:452))
        (PORT datab (1238:1238:1238) (1224:1224:1224))
        (PORT datad (398:398:398) (402:402:402))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (463:463:463) (531:531:531))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[29\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (440:440:440))
        (PORT datab (1231:1231:1231) (1215:1215:1215))
        (PORT datad (610:610:610) (592:592:592))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (747:747:747) (788:788:788))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[30\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (449:449:449))
        (PORT datab (1237:1237:1237) (1222:1222:1222))
        (PORT datad (392:392:392) (393:393:393))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add3\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (806:806:806))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[31\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (442:442:442))
        (PORT datab (1232:1232:1232) (1217:1217:1217))
        (PORT datad (362:362:362) (364:364:364))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|pixelCounter\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (531:531:531))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (463:463:463))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (594:594:594) (579:579:579))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_green\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1506:1506:1506) (1473:1473:1473))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_green\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2914:2914:2914) (2815:2815:2815))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2309:2309:2309))
        (PORT datac (205:205:205) (236:236:236))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|red\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1787:1787:1787) (1795:1795:1795))
        (PORT datad (1626:1626:1626) (1584:1584:1584))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|blue\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1686:1686:1686) (1613:1613:1613))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1279:1279:1279) (1266:1266:1266))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3632:3632:3632) (3522:3522:3522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_green\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2129:2129:2129))
        (PORT asdata (1907:1907:1907) (1892:1892:1892))
        (PORT ena (2914:2914:2914) (2815:2815:2815))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (459:459:459) (511:511:511))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2301:2301:2301) (2265:2265:2265))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|blue\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1686:1686:1686) (1613:1613:1613))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1274:1274:1274) (1265:1265:1265))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3632:3632:3632) (3522:3522:3522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_green\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2129:2129:2129))
        (PORT asdata (1701:1701:1701) (1716:1716:1716))
        (PORT ena (2914:2914:2914) (2815:2815:2815))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_green\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2129:2129:2129))
        (PORT asdata (2578:2578:2578) (2557:2557:2557))
        (PORT ena (2914:2914:2914) (2815:2815:2815))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (PORT datab (453:453:453) (515:515:515))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2304:2304:2304) (2268:2268:2268))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|blue\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1686:1686:1686) (1613:1613:1613))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2307:2307:2307))
        (PORT datad (377:377:377) (374:374:374))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|blue\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1686:1686:1686) (1613:1613:1613))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1282:1282:1282) (1267:1267:1267))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3632:3632:3632) (3522:3522:3522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1240:1240:1240) (1233:1233:1233))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3632:3632:3632) (3522:3522:3522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (455:455:455))
        (PORT datab (338:338:338) (452:452:452))
        (PORT datac (307:307:307) (413:413:413))
        (PORT datad (307:307:307) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (454:454:454))
        (PORT datab (336:336:336) (451:451:451))
        (PORT datac (307:307:307) (414:414:414))
        (PORT datad (307:307:307) (402:402:402))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (461:461:461))
        (PORT datab (347:347:347) (463:463:463))
        (PORT datac (305:305:305) (412:412:412))
        (PORT datad (309:309:309) (404:404:404))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (455:455:455))
        (PORT datab (338:338:338) (452:452:452))
        (PORT datac (307:307:307) (414:414:414))
        (PORT datad (307:307:307) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (456:456:456))
        (PORT datab (340:340:340) (455:455:455))
        (PORT datac (307:307:307) (413:413:413))
        (PORT datad (307:307:307) (403:403:403))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (460:460:460))
        (PORT datab (346:346:346) (462:462:462))
        (PORT datac (305:305:305) (412:412:412))
        (PORT datad (308:308:308) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (460:460:460))
        (PORT datab (345:345:345) (460:460:460))
        (PORT datac (306:306:306) (413:413:413))
        (PORT datad (308:308:308) (404:404:404))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (445:445:445))
        (PORT datac (306:306:306) (412:412:412))
        (PORT datad (311:311:311) (415:415:415))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_red\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2121:2121:2121))
        (PORT asdata (1667:1667:1667) (1667:1667:1667))
        (PORT ena (2373:2373:2373) (2305:2305:2305))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_red\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2121:2121:2121))
        (PORT asdata (1145:1145:1145) (1190:1190:1190))
        (PORT ena (2373:2373:2373) (2305:2305:2305))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_red\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2121:2121:2121))
        (PORT asdata (2350:2350:2350) (2327:2327:2327))
        (PORT ena (2373:2373:2373) (2305:2305:2305))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|temp_red\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1908:1908:1908) (1894:1894:1894))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|temp_red\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2373:2373:2373) (2305:2305:2305))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1839:1839:1839))
        (PORT datac (204:204:204) (236:236:236))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|red\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (418:418:418))
        (PORT datac (1785:1785:1785) (1793:1793:1793))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|red\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (519:519:519))
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1836:1836:1836))
        (PORT datad (371:371:371) (374:374:374))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|red\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (417:417:417))
        (PORT datac (1784:1784:1784) (1792:1792:1792))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|red\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1801:1801:1801) (1813:1813:1813))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1819:1819:1819) (1813:1813:1813))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1737:1737:1737) (1753:1753:1753))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1039:1039:1039) (1078:1078:1078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1782:1782:1782) (1795:1795:1795))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1039:1039:1039) (1078:1078:1078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4897:4897:4897) (4933:4933:4933))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition\|colour\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (5408:5408:5408) (5340:5340:5340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4128:4128:4128) (4265:4265:4265))
        (PORT datab (3366:3366:3366) (3596:3596:3596))
        (PORT datac (4592:4592:4592) (4612:4612:4612))
        (PORT datad (305:305:305) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4129:4129:4129) (4266:4266:4266))
        (PORT datab (3367:3367:3367) (3597:3597:3597))
        (PORT datac (4592:4592:4592) (4612:4612:4612))
        (PORT datad (305:305:305) (398:398:398))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4129:4129:4129) (4266:4266:4266))
        (PORT datab (3365:3365:3365) (3595:3595:3595))
        (PORT datac (4593:4593:4593) (4613:4613:4613))
        (PORT datad (306:306:306) (400:400:400))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4128:4128:4128) (4266:4266:4266))
        (PORT datab (3364:3364:3364) (3593:3593:3593))
        (PORT datac (4593:4593:4593) (4613:4613:4613))
        (PORT datad (307:307:307) (401:401:401))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4129:4129:4129) (4266:4266:4266))
        (PORT datab (3369:3369:3369) (3600:3600:3600))
        (PORT datac (4591:4591:4591) (4611:4611:4611))
        (PORT datad (303:303:303) (397:397:397))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4128:4128:4128) (4266:4266:4266))
        (PORT datab (3365:3365:3365) (3595:3595:3595))
        (PORT datac (4593:4593:4593) (4612:4612:4612))
        (PORT datad (306:306:306) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4128:4128:4128) (4265:4265:4265))
        (PORT datab (3362:3362:3362) (3591:3591:3591))
        (PORT datac (4594:4594:4594) (4614:4614:4614))
        (PORT datad (308:308:308) (402:402:402))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4632:4632:4632) (4662:4662:4662))
        (PORT datac (4077:4077:4077) (4220:4220:4220))
        (PORT datad (309:309:309) (402:402:402))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
