// Seed: 547358721
macromodule module_0 (
    output wire id_0,
    input supply1 id_1,
    output tri id_2,
    output supply1 id_3
    , id_14,
    input wor id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    input supply0 id_12
);
  supply0 id_15 = 1;
  tri1  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  =  1  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  assign id_6  = id_19;
  assign id_27 = id_5;
  id_29(
      id_14
  );
  tri  id_30 = id_28 ^ id_24;
  wire id_31;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    input  wire id_5
);
  wire id_7;
  module_0(
      id_1, id_5, id_1, id_1, id_5, id_0, id_1, id_0, id_1, id_5, id_3, id_2, id_4
  );
endmodule
