Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 24 11:23:11 2023
| Host         : AbdullahsFreund running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  326         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.547    -4158.037                  10369               137813        0.014        0.000                      0               137813        3.750        0.000                       0                 58609  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.547    -3817.517                   9429               118041        0.014        0.000                      0               118041        3.750        0.000                       0                 58609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -1.252     -340.519                    940                19772        1.150        0.000                      0                19772  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         9429  Failing Endpoints,  Worst Slack       -1.547ns,  Total Violation    -3817.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.547ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.188ns  (logic 5.345ns (47.776%)  route 5.843ns (52.224%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.768     3.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X99Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.419     3.481 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/Q
                         net (fo=518, routed)         1.118     4.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.299     4.898 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[128]_i_4/O
                         net (fo=643, routed)         1.268     6.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/sel[2]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_3/O
                         net (fo=2, routed)           0.803     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[256]_0[6]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_637
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.598 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.066 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.417    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.002 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.002    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.119 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.947    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.649 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.766 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.766    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/CO[0]
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=137, routed)         1.719    12.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X62Y76         LUT3 (Prop_lut3_I1_O)        0.332    13.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[165]_i_1/O
                         net (fo=3, routed)           0.925    14.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/D[37]
    SLICE_X80Y76         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X80Y76         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[165]/C
                         clock pessimism              0.229    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)       -0.081    12.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[165]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[165]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.339ns  (logic 5.469ns (48.233%)  route 5.870ns (51.767%))
  Logic Levels:           37  (CARRY4=32 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.768     3.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X99Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.419     3.481 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/Q
                         net (fo=518, routed)         1.118     4.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.299     4.898 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[128]_i_4/O
                         net (fo=643, routed)         1.268     6.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/sel[2]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_3/O
                         net (fo=2, routed)           0.803     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[256]_0[6]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_637
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.598 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.066 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.417    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.002 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.002    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.119 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.947    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.649 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.766 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.766    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/CO[0]
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=137, routed)         1.719    12.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X62Y76         LUT3 (Prop_lut3_I1_O)        0.332    13.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[165]_i_1/O
                         net (fo=3, routed)           0.952    14.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_0_in[164]
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.401 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg[165]_i_1/O
                         net (fo=1, routed)           0.000    14.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/next_product_reg[165]
    SLICE_X62Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.537    12.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X62Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[165]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X62Y61         FDCE (Setup_fdce_C_D)        0.077    12.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[165]
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.513ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/U_reg_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 5.531ns (50.574%)  route 5.406ns (49.427%))
  Logic Levels:           37  (CARRY4=33 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 12.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.965     3.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/clk
    SLICE_X90Y116        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDCE (Prop_fdce_C_Q)         0.518     3.777 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/done_reg_reg/Q
                         net (fo=24, routed)          1.103     4.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/r_monpro_done
    SLICE_X81Y115        LUT5 (Prop_lut5_I0_O)        0.124     5.004 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/B_plus_N_reg[128]_i_4__8/O
                         net (fo=643, routed)         1.410     6.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/sel[2]
    SLICE_X83Y107        LUT6 (Prop_lut6_I1_O)        0.124     6.538 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/B_plus_N_reg[3]_i_5__8/O
                         net (fo=2, routed)           0.708     7.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/B_plus_N_reg_reg[256]_0[1]
    SLICE_X82Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/B_plus_N_reg[3]_i_9__8/O
                         net (fo=1, routed)           0.000     7.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_6411
    SLICE_X82Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.904 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.904    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[3]_i_1__3_n_0
    SLICE_X82Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.021    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[7]_i_1__3_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.138    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[11]_i_1__3_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.255 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.255    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[15]_i_1__3_n_0
    SLICE_X82Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.372 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[19]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.372    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[19]_i_1__3_n_0
    SLICE_X82Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.489 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[23]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.489    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[23]_i_1__3_n_0
    SLICE_X82Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.606 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[27]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.606    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[27]_i_1__3_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.723 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[31]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.723    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[31]_i_1__3_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.840 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[35]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.840    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[35]_i_1__3_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.957 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[39]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.957    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[39]_i_1__3_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.074 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[43]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.074    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[43]_i_1__3_n_0
    SLICE_X82Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.191 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[47]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.191    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[47]_i_1__3_n_0
    SLICE_X82Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.308 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[51]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.308    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[51]_i_1__3_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.425 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[55]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.425    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[55]_i_1__3_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.542 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[59]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.542    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[59]_i_1__3_n_0
    SLICE_X82Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.659 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[63]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.659    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[63]_i_1__3_n_0
    SLICE_X82Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[67]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.776    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[67]_i_1__3_n_0
    SLICE_X82Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.893 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[71]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.893    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[71]_i_1__3_n_0
    SLICE_X82Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[75]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.010    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[75]_i_1__3_n_0
    SLICE_X82Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[79]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.127    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[79]_i_1__3_n_0
    SLICE_X82Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[83]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.244    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[83]_i_1__3_n_0
    SLICE_X82Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[87]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.361    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[87]_i_1__3_n_0
    SLICE_X82Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.478 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[91]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009    10.487    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[91]_i_1__3_n_0
    SLICE_X82Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.604 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[95]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.604    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[95]_i_1__3_n_0
    SLICE_X82Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.721 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[99]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.721    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[99]_i_1__3_n_0
    SLICE_X82Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.838 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[103]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.838    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[103]_i_1__3_n_0
    SLICE_X82Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.955 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[107]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.955    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[107]_i_1__3_n_0
    SLICE_X82Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[111]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    11.072    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[111]_i_1__3_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[115]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    11.189    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[115]_i_1__3_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[119]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    11.306    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[119]_i_1__3_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[123]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    11.423    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[123]_i_1__3_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.540 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[127]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    11.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/B_plus_N_reg_reg[128]_0[0]
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/B_plus_N_reg_reg[128]_i_1__3/CO[1]
                         net (fo=256, routed)         1.222    12.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/CO[0]
    SLICE_X82Y144        LUT3 (Prop_lut3_I1_O)        0.324    13.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/B_plus_N_reg[224]_i_1__3/O
                         net (fo=2, routed)           0.953    14.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/p_0_in[223]
    SLICE_X89Y144        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/U_reg_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.720    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/clk
    SLICE_X89Y144        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/U_reg_reg[223]/C
                         clock pessimism              0.247    13.146    
                         clock uncertainty           -0.154    12.992    
    SLICE_X89Y144        FDRE (Setup_fdre_C_D)       -0.309    12.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/U_reg_reg[223]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                 -1.513    

Slack (VIOLATED) :        -1.503ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[136]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.266ns  (logic 5.469ns (48.544%)  route 5.797ns (51.456%))
  Logic Levels:           37  (CARRY4=32 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.768     3.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X99Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.419     3.481 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/Q
                         net (fo=518, routed)         1.118     4.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.299     4.898 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[128]_i_4/O
                         net (fo=643, routed)         1.268     6.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/sel[2]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_3/O
                         net (fo=2, routed)           0.803     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[256]_0[6]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_637
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.598 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.066 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.417    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.002 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.002    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.119 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.947    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.649 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.766 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.766    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/CO[0]
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=137, routed)         1.417    12.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.332    13.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[136]_i_1/O
                         net (fo=3, routed)           1.181    14.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_0_in[135]
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.124    14.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg[136]_i_1/O
                         net (fo=1, routed)           0.000    14.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/next_product_reg[136]
    SLICE_X63Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.539    12.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X63Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[136]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X63Y57         FDCE (Setup_fdce_C_D)        0.032    12.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[136]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 -1.503    

Slack (VIOLATED) :        -1.489ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.072ns  (logic 5.345ns (48.274%)  route 5.727ns (51.727%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.768     3.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X99Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.419     3.481 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/Q
                         net (fo=518, routed)         1.118     4.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.299     4.898 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[128]_i_4/O
                         net (fo=643, routed)         1.268     6.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/sel[2]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_3/O
                         net (fo=2, routed)           0.803     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[256]_0[6]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_637
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.598 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.066 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.417    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.002 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.002    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.119 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.947    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.649 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.766 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.766    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/CO[0]
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=137, routed)         1.705    12.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X62Y72         LUT3 (Prop_lut3_I1_O)        0.332    13.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[161]_i_1/O
                         net (fo=3, routed)           0.824    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/D[33]
    SLICE_X53Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.449    12.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X53Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[161]/C
                         clock pessimism              0.229    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)       -0.058    12.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[161]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -1.489    

Slack (VIOLATED) :        -1.482ns  (required time - arrival time)
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[16][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.197ns  (logic 1.450ns (12.950%)  route 9.747ns (87.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.737     3.031    rsa_soc_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.481 r  rsa_soc_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=39, routed)          9.747    14.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/s00_axi_wdata[16]
    SLICE_X111Y9         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[16][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.700    12.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X111Y9         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[16][16]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X111Y9         FDRE (Setup_fdre_C_D)       -0.095    12.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[16][16]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                 -1.482    

Slack (VIOLATED) :        -1.474ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 5.345ns (48.358%)  route 5.708ns (51.642%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.768     3.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X99Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.419     3.481 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/Q
                         net (fo=518, routed)         1.118     4.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.299     4.898 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[128]_i_4/O
                         net (fo=643, routed)         1.268     6.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/sel[2]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_3/O
                         net (fo=2, routed)           0.803     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[256]_0[6]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_637
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.598 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.066 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.417    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.002 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.002    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.119 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.947    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.649 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.766 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.766    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/CO[0]
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=137, routed)         1.682    12.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.332    13.287 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[162]_i_1/O
                         net (fo=3, routed)           0.828    14.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/D[34]
    SLICE_X53Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.449    12.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X53Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[162]/C
                         clock pessimism              0.229    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)       -0.062    12.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[162]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                 -1.474    

Slack (VIOLATED) :        -1.466ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[185]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 5.469ns (49.489%)  route 5.582ns (50.511%))
  Logic Levels:           37  (CARRY4=32 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.768     3.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X99Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.419     3.481 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/Q
                         net (fo=518, routed)         1.118     4.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.299     4.898 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[128]_i_4/O
                         net (fo=643, routed)         1.268     6.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/sel[2]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_3/O
                         net (fo=2, routed)           0.803     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[256]_0[6]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_637
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.598 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.066 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.417    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.002 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.002    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.119 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.947    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.649 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.766 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.766    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/CO[0]
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=137, routed)         1.397    12.670    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X61Y80         LUT3 (Prop_lut3_I1_O)        0.332    13.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[185]_i_1/O
                         net (fo=3, routed)           0.987    13.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_0_in[184]
    SLICE_X45Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg[185]_i_1/O
                         net (fo=1, routed)           0.000    14.113    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/next_product_reg[185]
    SLICE_X45Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.461    12.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X45Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[185]/C
                         clock pessimism              0.129    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X45Y74         FDCE (Setup_fdce_C_D)        0.032    12.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[185]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                 -1.466    

Slack (VIOLATED) :        -1.452ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[171]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.213ns  (logic 5.469ns (48.773%)  route 5.744ns (51.227%))
  Logic Levels:           37  (CARRY4=32 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.768     3.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X99Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.419     3.481 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/Q
                         net (fo=518, routed)         1.118     4.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.299     4.898 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[128]_i_4/O
                         net (fo=643, routed)         1.268     6.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/sel[2]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_3/O
                         net (fo=2, routed)           0.803     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[256]_0[6]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_637
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.598 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.066 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.417    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.002 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.002    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.119 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.947    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.649 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.766 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.766    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/CO[0]
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=137, routed)         1.491    12.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X84Y67         LUT3 (Prop_lut3_I1_O)        0.332    13.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[171]_i_1/O
                         net (fo=3, routed)           1.055    14.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_0_in[170]
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.124    14.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg[171]_i_1/O
                         net (fo=1, routed)           0.000    14.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/next_product_reg[171]
    SLICE_X63Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.538    12.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X63Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[171]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X63Y60         FDCE (Setup_fdce_C_D)        0.031    12.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/product_reg_reg[171]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                 -1.452    

Slack (VIOLATED) :        -1.446ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/U_reg_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.092ns  (logic 5.345ns (48.187%)  route 5.747ns (51.813%))
  Logic Levels:           36  (CARRY4=32 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.768     3.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X99Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDCE (Prop_fdce_C_Q)         0.419     3.481 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process_reg/Q
                         net (fo=518, routed)         1.118     4.599    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/pre_process
    SLICE_X81Y70         LUT5 (Prop_lut5_I4_O)        0.299     4.898 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[128]_i_4/O
                         net (fo=643, routed)         1.268     6.166    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/sel[2]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_3/O
                         net (fo=2, routed)           0.803     7.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[256]_0[6]
    SLICE_X82Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_637
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.598 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1_n_0
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1_n_0
    SLICE_X82Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.949    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1_n_0
    SLICE_X82Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.066 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.183 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.183    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.300 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1_n_0
    SLICE_X82Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.417 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.417    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.534 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.534    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.768    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.002 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.002    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.119 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.236 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.236    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.353 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.470 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.587 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.587    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.704 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.704    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.821 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.938 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.947    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.181 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.181    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.415 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.532 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.649 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.649    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.766 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.766    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.883 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.000 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.000    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.117 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/CO[0]
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1/CO[1]
                         net (fo=137, routed)         1.755    13.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1_n_2
    SLICE_X66Y66         LUT3 (Prop_lut3_I1_O)        0.332    13.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_plus_N_reg[154]_i_1/O
                         net (fo=3, routed)           0.793    14.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/D[26]
    SLICE_X81Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/U_reg_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X81Y68         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/U_reg_reg[153]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X81Y68         FDRE (Setup_fdre_C_D)       -0.081    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/U_reg_reg[153]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 -1.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r2_reg_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r_monpro/B_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.860%)  route 0.130ns (41.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.659     0.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/clk
    SLICE_X55Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r2_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDCE (Prop_fdce_C_Q)         0.141     1.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r2_reg_reg[47]/Q
                         net (fo=2, routed)           0.130     1.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r2_reg[47]
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/B_reg[47]_i_1__0/O
                         net (fo=1, routed)           0.000     1.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r_monpro/B_reg_reg[47]_0
    SLICE_X54Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r_monpro/B_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.846     1.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r_monpro/clk
    SLICE_X54Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r_monpro/B_reg_reg[47]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.120     1.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[6].i_MonExp/r_monpro/B_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.317%)  route 0.184ns (49.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/clk
    SLICE_X48Y10         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg_reg[16]/Q
                         net (fo=1, routed)           0.184     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg__0[16]
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg[15]_i_1__9/O
                         net (fo=1, routed)           0.000     1.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg[15]_i_1__9_n_0
    SLICE_X51Y8          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/clk
    SLICE_X51Y8          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg_reg[15]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y8          FDRE (Hold_fdre_C_D)         0.092     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/r_monpro/A_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.062%)  route 0.193ns (50.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/clk
    SLICE_X52Y9          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[18]/Q
                         net (fo=1, routed)           0.193     1.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/A_reg__0[18]
    SLICE_X49Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/i___30/O
                         net (fo=1, routed)           0.000     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[256]_1[17]
    SLICE_X49Y9          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.828     1.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/clk
    SLICE_X49Y9          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[17]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y9          FDRE (Hold_fdre_C_D)         0.092     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/n_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/N_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.080%)  route 0.299ns (67.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.583     0.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/clk
    SLICE_X84Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/n_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/n_reg_reg[19]/Q
                         net (fo=2, routed)           0.299     1.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/N_reg_reg[255]_0[19]
    SLICE_X67Y104        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/N_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.934     1.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/clk
    SLICE_X67Y104        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/N_reg_reg[19]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.070     1.335    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/r_monpro/N_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/result_reg_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/A_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.709%)  route 0.240ns (56.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.606     0.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/clk
    SLICE_X91Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/result_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDCE (Prop_fdce_C_Q)         0.141     1.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/result_reg_reg[37]/Q
                         net (fo=2, routed)           0.240     1.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/A_reg_reg[256]_0[37]
    SLICE_X90Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/A_reg[38]_i_1__4/O
                         net (fo=1, routed)           0.000     1.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/A_reg[38]_i_1__4_n_0
    SLICE_X90Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/A_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.882     1.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/clk
    SLICE_X90Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/A_reg_reg[38]/C
                         clock pessimism             -0.030     1.218    
    SLICE_X90Y48         FDRE (Hold_fdre_C_D)         0.121     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/A_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.535%)  route 0.205ns (52.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/clk
    SLICE_X52Y7          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[7]/Q
                         net (fo=1, routed)           0.205     1.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/A_reg__0[7]
    SLICE_X48Y6          LUT5 (Prop_lut5_I4_O)        0.045     1.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/i___19/O
                         net (fo=1, routed)           0.000     1.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[256]_1[6]
    SLICE_X48Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/clk
    SLICE_X48Y6          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[6]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y6          FDRE (Hold_fdre_C_D)         0.092     1.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/p_monpro/A_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.491%)  route 0.182ns (46.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.542     0.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg_reg[94]/Q
                         net (fo=1, routed)           0.182     1.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg__0[94]
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg[93]_i_1/O
                         net (fo=1, routed)           0.000     1.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg[93]_i_1_n_0
    SLICE_X49Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X49Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg_reg[93]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.092     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/A_reg_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r_monpro/B_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.462%)  route 0.161ns (41.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X49Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.128     1.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[49]/Q
                         net (fo=2, routed)           0.161     1.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg[49]
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.098     1.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/B_reg[49]_i_1__0/O
                         net (fo=1, routed)           0.000     1.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r_monpro/B_reg_reg[49]_0
    SLICE_X51Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r_monpro/B_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.818     1.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r_monpro/clk
    SLICE_X51Y88         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r_monpro/B_reg_reg[49]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.092     1.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r_monpro/B_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/p_monpro/B_reg_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.056%)  route 0.209ns (52.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.634     0.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X53Y104        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[84]/Q
                         net (fo=2, routed)           0.209     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg[84]
    SLICE_X48Y103        LUT4 (Prop_lut4_I3_O)        0.045     1.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/B_reg[84]_i_1/O
                         net (fo=1, routed)           0.000     1.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/p_monpro/B_reg_reg[84]_0
    SLICE_X48Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/p_monpro/B_reg_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.910     1.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/p_monpro/clk
    SLICE_X48Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/p_monpro/B_reg_reg[84]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.092     1.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/p_monpro/B_reg_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.052%)  route 0.230ns (61.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.580     0.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X63Y52         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[12]/Q
                         net (fo=2, routed)           0.230     1.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[255]_0[12]
    SLICE_X66Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.854     1.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X66Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[12]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X66Y49         FDRE (Hold_fdre_C_D)         0.060     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y3      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y3      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y20     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          940  Failing Endpoints,  Worst Slack       -1.252ns,  Total Violation     -340.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[156]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 0.575ns (5.603%)  route 9.687ns (94.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.598    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/pre_process_reg
    SLICE_X99Y94         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.608    12.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/clk
    SLICE_X99Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[156]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X99Y94         FDCE (Recov_fdce_C_CLR)     -0.613    12.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[156]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[161]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 0.575ns (5.603%)  route 9.687ns (94.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.598    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/pre_process_reg
    SLICE_X99Y94         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.608    12.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/clk
    SLICE_X99Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[161]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X99Y94         FDCE (Recov_fdce_C_CLR)     -0.613    12.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[161]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[165]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 0.575ns (5.603%)  route 9.687ns (94.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.598    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/pre_process_reg
    SLICE_X99Y94         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[165]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.608    12.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/clk
    SLICE_X99Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[165]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X99Y94         FDCE (Recov_fdce_C_CLR)     -0.613    12.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[165]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[92]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 0.575ns (5.603%)  route 9.687ns (94.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.598    13.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/pre_process_reg
    SLICE_X99Y94         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.608    12.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/clk
    SLICE_X99Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[92]/C
                         clock pessimism              0.129    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X99Y94         FDCE (Recov_fdce_C_CLR)     -0.613    12.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/product_reg_reg[92]
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[155]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 0.575ns (5.705%)  route 9.503ns (94.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.414    13.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/pre_process_reg
    SLICE_X24Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[155]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.571    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/clk
    SLICE_X24Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[155]/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X24Y42         FDCE (Recov_fdce_C_CLR)     -0.613    12.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[155]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[171]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 0.575ns (5.705%)  route 9.503ns (94.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.414    13.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/pre_process_reg
    SLICE_X24Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[171]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.571    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/clk
    SLICE_X24Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[171]/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X24Y42         FDCE (Recov_fdce_C_CLR)     -0.613    12.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[171]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[189]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 0.575ns (5.705%)  route 9.503ns (94.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.414    13.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/pre_process_reg
    SLICE_X24Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.571    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/clk
    SLICE_X24Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[189]/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X24Y42         FDCE (Recov_fdce_C_CLR)     -0.613    12.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[189]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[194]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 0.575ns (5.705%)  route 9.503ns (94.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.414    13.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/pre_process_reg
    SLICE_X24Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[194]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.571    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/clk
    SLICE_X24Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[194]/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X24Y42         FDCE (Recov_fdce_C_CLR)     -0.613    12.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[10].i_MonExp/product_reg_reg[194]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[105]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.074ns  (logic 0.575ns (5.708%)  route 9.499ns (94.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.409    13.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/pre_process_reg
    SLICE_X25Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.571    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/clk
    SLICE_X25Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[105]/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X25Y42         FDCE (Recov_fdce_C_CLR)     -0.613    12.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[105]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[186]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.074ns  (logic 0.575ns (5.708%)  route 9.499ns (94.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.089     4.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.119     4.803 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       8.409    13.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/pre_process_reg
    SLICE_X25Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[186]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.571    12.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/clk
    SLICE_X25Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[186]/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X25Y42         FDCE (Recov_fdce_C_CLR)     -0.613    12.098    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[186]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 -1.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[215]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.190ns (18.217%)  route 0.853ns (81.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.346     2.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X29Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[215]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X29Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[215]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X29Y141        FDCE (Remov_fdce_C_CLR)     -0.159     0.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[215]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[238]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.190ns (17.236%)  route 0.912ns (82.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.405     2.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y137        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[238]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.926     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y137        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[238]/C
                         clock pessimism             -0.268     1.024    
    SLICE_X31Y137        FDCE (Remov_fdce_C_CLR)     -0.159     0.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[238]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[242]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.190ns (17.236%)  route 0.912ns (82.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.405     2.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y137        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[242]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.926     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y137        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[242]/C
                         clock pessimism             -0.268     1.024    
    SLICE_X31Y137        FDCE (Remov_fdce_C_CLR)     -0.159     0.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[242]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[246]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.190ns (17.236%)  route 0.912ns (82.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.405     2.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y137        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[246]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.926     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y137        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[246]/C
                         clock pessimism             -0.268     1.024    
    SLICE_X31Y137        FDCE (Remov_fdce_C_CLR)     -0.159     0.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[246]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[253]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.190ns (17.236%)  route 0.912ns (82.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.405     2.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y137        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.926     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y137        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[253]/C
                         clock pessimism             -0.268     1.024    
    SLICE_X31Y137        FDCE (Remov_fdce_C_CLR)     -0.159     0.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/product_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[189]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.190ns (16.170%)  route 0.985ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.478     2.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y136        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.925     1.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[189]/C
                         clock pessimism             -0.268     1.023    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.159     0.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[189]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[192]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.190ns (16.170%)  route 0.985ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.478     2.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y136        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[192]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.925     1.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[192]/C
                         clock pessimism             -0.268     1.023    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.159     0.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[192]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[195]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.190ns (16.170%)  route 0.985ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.478     2.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y136        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[195]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.925     1.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[195]/C
                         clock pessimism             -0.268     1.023    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.159     0.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[195]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[196]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.190ns (16.170%)  route 0.985ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.478     2.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y136        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[196]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.925     1.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[196]/C
                         clock pessimism             -0.268     1.023    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.159     0.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[196]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[197]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.190ns (16.170%)  route 0.985ns (83.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.507     1.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/reset_n
    SLICE_X27Y147        LUT1 (Prop_lut1_I0_O)        0.049     1.672 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=20847, routed)       0.478     2.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/pre_process_reg
    SLICE_X31Y136        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[197]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.925     1.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/clk
    SLICE_X31Y136        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[197]/C
                         clock pessimism             -0.268     1.023    
    SLICE_X31Y136        FDCE (Remov_fdce_C_CLR)     -0.159     0.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[7].i_MonExp/r2_reg_reg[197]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.286    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 0.124ns (2.942%)  route 4.090ns (97.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.332     3.332    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y144        LUT1 (Prop_lut1_I0_O)        0.124     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.759     4.214    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.045ns (2.522%)  route 1.739ns (97.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.435     1.435    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y144        LUT1 (Prop_lut1_I0_O)        0.045     1.480 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.305     1.784    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.910     1.276    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.455ns  (logic 0.580ns (8.985%)  route 5.875ns (91.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.115     8.710    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X16Y3          LUT1 (Prop_lut1_I0_O)        0.124     8.834 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.760     9.594    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X1Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.659     2.839    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.589ns  (logic 0.456ns (9.937%)  route 4.133ns (90.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X37Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.133     7.728    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X29Y0          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.572     2.751    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X29Y0          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.508ns  (logic 0.668ns (19.040%)  route 2.840ns (80.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.849     5.499    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y10         LUT1 (Prop_lut1_I0_O)        0.150     5.649 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.992     6.640    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X7Y16          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.651     2.830    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y16          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.508ns  (logic 0.668ns (19.040%)  route 2.840ns (80.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.849     5.499    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y10         LUT1 (Prop_lut1_I0_O)        0.150     5.649 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.992     6.640    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X7Y16          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.651     2.830    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y16          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.508ns  (logic 0.668ns (19.040%)  route 2.840ns (80.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.849     5.499    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y10         LUT1 (Prop_lut1_I0_O)        0.150     5.649 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.992     6.640    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X7Y16          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.651     2.830    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y16          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 0.642ns (18.665%)  route 2.798ns (81.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.849     5.499    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.623 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.949     6.572    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.580     2.759    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 0.642ns (18.665%)  route 2.798ns (81.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.849     5.499    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.623 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.949     6.572    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.580     2.759    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 0.642ns (18.665%)  route 2.798ns (81.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.849     5.499    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y10         LUT1 (Prop_lut1_I0_O)        0.124     5.623 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.949     6.572    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X15Y5          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.580     2.759    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X15Y5          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.127ns  (logic 0.642ns (20.531%)  route 2.485ns (79.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.519     5.169    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.966     6.259    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y3           FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.658     2.837    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y3           FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.127ns  (logic 0.642ns (20.531%)  route 2.485ns (79.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.519     5.169    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     5.293 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.966     6.259    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y3           FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       1.658     2.837    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y3           FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.858%)  route 0.468ns (69.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.289     1.414    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.459 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.638    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X2Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.858%)  route 0.468ns (69.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.289     1.414    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.459 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.638    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X2Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.858%)  route 0.468ns (69.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.289     1.414    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.459 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.638    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X2Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.206ns (27.749%)  route 0.536ns (72.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.289     1.414    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y5           LUT1 (Prop_lut1_I0_O)        0.042     1.456 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.247     1.703    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y6           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y6           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.206ns (27.749%)  route 0.536ns (72.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.289     1.414    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y5           LUT1 (Prop_lut1_I0_O)        0.042     1.456 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.247     1.703    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y6           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y6           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.206ns (27.749%)  route 0.536ns (72.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.289     1.414    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y5           LUT1 (Prop_lut1_I0_O)        0.042     1.456 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.247     1.703    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y6           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y6           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.402%)  route 0.554ns (72.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.371     1.495    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.723    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.402%)  route 0.554ns (72.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.371     1.495    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.723    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.402%)  route 0.554ns (72.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.371     1.495    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.723    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.209ns (24.475%)  route 0.645ns (75.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y3           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.465     1.589    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.634 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.180     1.814    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y2          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=58610, routed)       0.866     1.232    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y2          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





