// Seed: 1435264444
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  tri   id_8,
    output tri0  id_9,
    input  uwire id_10,
    output tri0  id_11
);
  assign id_9 = -1;
  always @(1 == id_6 or posedge id_7);
endmodule
module module_1 (
    input supply0 id_0
    , id_12,
    input tri id_1,
    input tri id_2,
    output logic id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output wand id_10
);
  for (id_13 = -1; -1'b0; id_3 = id_4 ==? -1'd0) begin : LABEL_0
    always @(1'h0) id_3 <= id_2;
  end
  module_0 modCall_1 (
      id_0,
      id_10,
      id_1,
      id_8,
      id_2,
      id_4,
      id_7,
      id_6,
      id_6,
      id_8,
      id_1,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
