# compile vhdl design source files
vhdl xil_defaultlib  "../../../full_adder_structural.srcs/sources_1/imports/Anidipta_002/or_gate/or_gate.srcs/sources_1/new/OR_GATE.vhd"
vhdl xil_defaultlib  "../../../full_adder_structural.srcs/sources_1/imports/Anidipta_002/half_adder/half_adder.srcs/sources_1/new/HAKF_ADDER.vhd"
vhdl xil_defaultlib  "../../../full_adder_structural.srcs/sources_1/new/FULL_ADDER_STR.vhd"
vhdl xil_defaultlib  "../../../full_adder_structural.srcs/sim_1/new/FULL_ADDER.vhd"

# Do not sort compile order
nosort
