`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_16(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111010010101101111111010010110100000000000000011111111111110010100000000010010000100000000000001101000000000000100010000001001101111100000001001110100;
		2'd1: data <= 153'b111111111001110111111111110001101011111111101001111111111111001010111111111101111011111111111100011101111111111000101111111111101101100111111111011111000;
		2'd2: data <= 153'b111111110010000011111111110001011000000011101000000111111100101101000000000001010000011111101011110100000000100011000010000000000100101011111111001111101;
		2'd3: data <= 153'b000000010010110101111110101010111011111110100111101111111101000011100000001010101111000000011101100011000000000001100110000000001000000111111101100111101;
		endcase
		end
	end
	assign dout = data;
endmodule
