timestamp 1724830150
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__pfet_01v8_EDT3T7 sky130_fd_pr__pfet_01v8_EDT3T7_0 0 1 27729 -1 0 175
use sky130_fd_pr__nfet_01v8_EA9ZG2 sky130_fd_pr__nfet_01v8_EA9ZG2_1 0 1 19982 -1 0 85
use sky130_fd_pr__nfet_01v8_EA9ZG2 sky130_fd_pr__nfet_01v8_EA9ZG2_0 0 1 23920 -1 0 181
port "ua[5]" 8 11042 0 11222 200 m4
port "ua[6]" 9 7178 0 7358 200 m4
port "ua[7]" 10 3314 0 3494 200 m4
port "ena" 1 29318 44952 29378 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "ua[4]" 7 14906 0 15086 200 m4
port "ua[4]" 7 14906 0 15086 200 m4
port "ua[0]" 3 30362 0 30542 200 m4
port "ua[0]" 3 30362 0 30542 200 m4
port "VDPWR" 53 200 1000 600 44152 m4
port "ua[1]" 4 26498 0 26678 200 m4
port "ua[1]" 4 26498 0 26678 200 m4
port "ua[2]" 5 22634 0 22814 200 m4
port "ua[2]" 5 22634 0 22814 200 m4
port "ua[3]" 6 18770 0 18950 200 m4
port "ua[3]" 6 18770 0 18950 200 m4
port "VGND" 54 800 1000 1200 44152 m4
node "ua[5]" 0 128.236 11042 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[6]" 0 128.236 7178 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[7]" 0 128.236 3314 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ena" 0 70.3847 29318 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "clk" 0 42.8754 28766 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "rst_n" 0 42.8754 28214 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[0]" 0 42.8754 27662 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[1]" 0 42.8754 27110 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[2]" 0 42.8754 26558 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[3]" 0 42.8754 26006 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[4]" 0 42.8754 25454 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[5]" 0 42.8754 24902 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[6]" 0 42.8754 24350 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[7]" 0 42.8754 23798 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[0]" 0 42.8754 23246 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[1]" 0 42.8754 22694 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[2]" 0 42.8754 22142 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[3]" 0 42.8754 21590 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[4]" 0 42.8754 21038 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[5]" 0 42.8754 20486 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[6]" 0 42.8754 19934 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[7]" 0 42.8754 19382 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[0]" 0 42.8754 18830 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[1]" 0 42.8754 18278 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[2]" 0 42.8754 17726 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[3]" 0 42.8754 17174 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[4]" 0 42.8754 16622 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[5]" 0 42.8754 16070 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[6]" 0 42.8754 15518 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[7]" 0 42.8754 14966 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[0]" 0 42.8754 14414 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[1]" 0 42.8754 13862 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[2]" 0 42.8754 13310 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[3]" 0 42.8754 12758 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[4]" 0 42.8754 12206 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[5]" 0 42.8754 11654 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[6]" 0 42.8754 11102 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[7]" 0 42.8754 10550 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[0]" 0 42.8754 9998 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[1]" 0 42.8754 9446 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[2]" 0 42.8754 8894 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[3]" 0 42.8754 8342 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[4]" 0 42.8754 7790 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[5]" 0 42.8754 7238 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[6]" 0 42.8754 6686 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[7]" 0 70.3847 6134 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "m1_27864_146#" 0 17.5455 27864 146 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3720 244 0 0 0 0 0 0 0 0 0 0
node "m1_24048_152#" 0 23.0097 24048 152 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3480 236 0 0 0 0 0 0 0 0 0 0
node "m1_20112_54#" 0 22.5346 20112 54 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3248 228 0 0 0 0 0 0 0 0 0 0
node "ua[4]" 26 8198.84 14906 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75576 1100 2586880 31788 80936 1140 84096 1160 307286 2254 0 0 0 0
node "ua[0]" 28 5937.38 30362 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 39804 800 1494508 25444 43524 840 46144 860 214636 1866 0 0 0 0
node "VDPWR" 57 30938.6 200 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 92916 1560 572400 5896 89388 1232 94488 1252 37130976 153300 0 0 0 0
node "ua[1]" 17 1185.41 26498 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 46256 864 81312 1744 50176 904 64000 1012 219560 2268 0 0 0 0
node "ua[2]" 15 1106.78 22634 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45792 856 84324 2012 50032 896 52432 916 150048 1796 0 0 0 0
node "ua[3]" 15 1067.6 18770 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47080 868 83352 1868 51360 908 53820 928 144716 1780 0 0 0 0
node "VGND" 66 23944.1 800 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72368 1448 161144 2412 64584 1020 67564 1040 33797396 125196 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "uio_oe[3]" "uio_oe[4]" 31.0231
cap "uio_out[6]" "uio_out[7]" 31.0231
cap "m1_24048_152#" "ua[0]" 16.5
cap "VGND" "ua[4]" 66.4297
cap "uio_oe[6]" "uio_oe[5]" 31.0231
cap "ua[7]" "VGND" 15.7542
cap "ui_in[6]" "ui_in[5]" 31.0231
cap "VGND" "ua[5]" 15.7542
cap "VGND" "VDPWR" 12991.3
cap "uio_in[3]" "uio_in[4]" 31.0231
cap "uio_out[1]" "uio_out[0]" 31.0231
cap "VGND" "ua[6]" 15.7542
cap "ui_in[0]" "ui_in[1]" 31.0231
cap "m1_24048_152#" "ua[4]" 16.5
cap "ua[3]" "VGND" 178.02
cap "uio_in[2]" "uio_in[3]" 31.0231
cap "uio_out[0]" "uo_out[7]" 31.0231
cap "uio_out[6]" "uio_out[5]" 31.0231
cap "clk" "ena" 31.0231
cap "uio_out[3]" "uio_out[4]" 31.0231
cap "uio_oe[1]" "uio_oe[0]" 31.0231
cap "ui_in[2]" "ui_in[3]" 31.0231
cap "ua[2]" "m1_24048_152#" 8.32958
cap "uio_out[1]" "uio_out[2]" 31.0231
cap "m1_27864_146#" "ua[0]" 14.6891
cap "ui_in[5]" "ui_in[4]" 31.0231
cap "ua[4]" "ua[0]" 492.002
cap "uio_oe[4]" "uio_oe[5]" 31.0231
cap "m1_20112_54#" "ua[0]" 14.5252
cap "uo_out[6]" "uo_out[7]" 31.0231
cap "uo_out[1]" "uo_out[0]" 31.0231
cap "uo_out[4]" "uo_out[3]" 31.0231
cap "ua[1]" "ua[0]" 161.41
cap "ui_in[2]" "ui_in[1]" 31.0231
cap "uio_in[0]" "ui_in[7]" 31.0231
cap "uio_in[6]" "uio_in[7]" 31.0231
cap "VDPWR" "ua[0]" 156.576
cap "uio_oe[7]" "uio_oe[6]" 31.0231
cap "uio_in[1]" "uio_in[2]" 31.0231
cap "ui_in[3]" "ui_in[4]" 31.0231
cap "uio_out[4]" "uio_out[5]" 31.0231
cap "uio_oe[1]" "uio_oe[2]" 31.0231
cap "uo_out[4]" "uo_out[5]" 31.0231
cap "clk" "rst_n" 31.0231
cap "uio_oe[0]" "uio_out[7]" 31.0231
cap "uio_in[5]" "uio_in[4]" 31.0231
cap "m1_27864_146#" "ua[4]" 16.7089
cap "uo_out[6]" "uo_out[5]" 31.0231
cap "ua[3]" "ua[0]" 14.3131
cap "ua[2]" "ua[0]" 170.341
cap "m1_20112_54#" "ua[4]" 15.5949
cap "uio_in[7]" "uo_out[0]" 31.0231
cap "ua[1]" "m1_27864_146#" 9.13394
cap "uio_in[1]" "uio_in[0]" 31.0231
cap "uo_out[1]" "uo_out[2]" 31.0231
cap "uio_out[3]" "uio_out[2]" 31.0231
cap "ua[1]" "ua[4]" 133.937
cap "VDPWR" "m1_27864_146#" 7.53591
cap "VDPWR" "ua[4]" 86.6384
cap "uio_oe[2]" "uio_oe[3]" 31.0231
cap "uo_out[2]" "uo_out[3]" 31.0231
cap "ua[1]" "VDPWR" 11.417
cap "ui_in[0]" "rst_n" 31.0231
cap "uio_in[6]" "uio_in[5]" 31.0231
cap "ui_in[7]" "ui_in[6]" 31.0231
cap "VGND" "ua[0]" 69.7865
cap "ua[3]" "ua[4]" 139.327
cap "ua[3]" "m1_20112_54#" 8.62424
cap "ua[2]" "ua[4]" 129.221
cap "VDPWR" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 0.000983377
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 1.48436
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 2.47902
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" 12.2543
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 2.33422
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" 68.4053
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 22.8547
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 6.47005
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" -53.6062
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" 80.101
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" 6.04846
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" 6.46511
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" 31.3407
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" 32.9723
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" 30.518
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" 7.67106
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" -0.435658
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" 2.60992
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" 2.32293
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" -57.1801
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" -1.28209
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" 47.8029
cap "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" 59.6166
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" -55.9905
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 121.286
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" 9.93217
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 75.1231
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" 11.0625
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 106.231
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 0.765168
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" 1.21397
cap "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" -0.70443
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/w_n221_n319#" "VDPWR" -116.847 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3896 -300 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/VSUBS" "VGND" -68.192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2100 -200 0 0 0 0 0 0 0 0 0 0 0 0
merge "VGND" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n185_n274#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n185_n274#" "VSUBS"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n33_n188#" "m1_24048_152#" -108.633 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5044 -404 0 0 0 0 0 0 0 0 0 0
merge "m1_24048_152#" "ua[2]"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n33_n188#" "m1_20112_54#" -115.033 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5244 -412 0 0 0 0 0 0 0 0 0 0
merge "m1_20112_54#" "ua[3]"
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" -1758.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -39804 -800 -176304 -4162 -43524 -840 -46144 -860 -135004 -1550 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_n83_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_n83_n100#" "ua[0]"
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_n33_n197#" "m1_27864_146#" -151.698 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5336 -416 0 0 0 0 0 0 0 0 0 0
merge "m1_27864_146#" "ua[1]"
merge "sky130_fd_pr__pfet_01v8_EDT3T7_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" -406.572 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -44286 -1748 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_0/a_25_n100#" "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#"
merge "sky130_fd_pr__nfet_01v8_EA9ZG2_1/a_25_n100#" "ua[4]"
