\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\textbf{ \+\_\+\+SELock} }{\pageref{class__SELock}}{}
\item\contentsline{section}{\textbf{ \+\_\+\+Set\+Lock} }{\pageref{class__SetLock}}{}
\item\contentsline{section}{\textbf{ \+\_\+\+Thread} }{\pageref{class__Thread}}{}
\item\contentsline{section}{\textbf{ \+\_\+uint128} }{\pageref{struct__uint128}}{}
\item\contentsline{section}{\textbf{ Memory\+::\+Access} }{\pageref{structMemory_1_1Access}}{}
\item\contentsline{section}{\textbf{ Address\+Home\+Lookup} }{\pageref{classAddressHomeLookup}}{}
\item\contentsline{section}{\textbf{ Memory\+Tracker\+::\+Allocation} }{\pageref{structMemoryTracker_1_1Allocation}}{}
\item\contentsline{section}{\textbf{ Allocation\+Manager} }{\pageref{classAllocationManager}}{}
\item\contentsline{section}{\textbf{ Memory\+Tracker\+::\+Allocation\+Site} }{\pageref{structMemoryTracker_1_1AllocationSite}}{}
\item\contentsline{section}{\textbf{ Allocator} }{\pageref{classAllocator}}{}
\item\contentsline{section}{\textbf{ Trace\+Manager\+::app\+\_\+info\+\_\+t} }{\pageref{structTraceManager_1_1app__info__t}}{}
\item\contentsline{section}{\textbf{ Arith\+Instruction} }{\pageref{classArithInstruction}}{}
\item\contentsline{section}{\textbf{ ATD} }{\pageref{classATD}}{}
\item\contentsline{section}{\textbf{ Dram\+Perf\+Model\+Disagg\+::\+Bank\+Info} }{\pageref{structDramPerfModelDisagg_1_1BankInfo}}{}
\item\contentsline{section}{\textbf{ Barrier} }{\pageref{classBarrier}}{}
\item\contentsline{section}{\textbf{ Barrier\+Sync\+Client} }{\pageref{classBarrierSyncClient}}{}
\item\contentsline{section}{\textbf{ Barrier\+Sync\+Server} }{\pageref{classBarrierSyncServer}}{}
\item\contentsline{section}{\textbf{ Base\+Core\+Model$<$ T $>$} }{\pageref{classBaseCoreModel}}{}
\item\contentsline{section}{\textbf{ Base\+Lock} }{\pageref{classBaseLock}}{}
\item\contentsline{section}{\textbf{ Basic\+Hash} }{\pageref{classBasicHash}}{}
\item\contentsline{section}{\textbf{ Bbv\+Count} }{\pageref{classBbvCount}}{}
\item\contentsline{section}{\textbf{ Bit\+Vector} }{\pageref{classBitVector}}{}
\item\contentsline{section}{\textbf{ blake2b\+\_\+state\+\_\+\+\_\+} }{\pageref{structblake2b__state____}}{}
\item\contentsline{section}{\textbf{ blake2bp\+\_\+state\+\_\+\+\_\+} }{\pageref{structblake2bp__state____}}{}
\item\contentsline{section}{\textbf{ blake2s\+\_\+state\+\_\+\+\_\+} }{\pageref{structblake2s__state____}}{}
\item\contentsline{section}{\textbf{ blake2sp\+\_\+state\+\_\+\+\_\+} }{\pageref{structblake2sp__state____}}{}
\item\contentsline{section}{\textbf{ blake2xb\+\_\+state\+\_\+\+\_\+} }{\pageref{structblake2xb__state____}}{}
\item\contentsline{section}{\textbf{ blake2xs\+\_\+state\+\_\+\+\_\+} }{\pageref{structblake2xs__state____}}{}
\item\contentsline{section}{\textbf{ FSBAllocator\+\_\+\+Elem\+Allocator$<$ Elem\+Size, Max\+Elem, Type\+To\+Alloc $>$\+::\+Blocks\+Vector} }{\pageref{structFSBAllocator__ElemAllocator_1_1BlocksVector}}{}
\item\contentsline{section}{\textbf{ Bottle\+Graph\+Manager} }{\pageref{classBottleGraphManager}}{}
\item\contentsline{section}{\textbf{ Dynamic\+Instruction\+::\+Branch\+Info} }{\pageref{structDynamicInstruction_1_1BranchInfo}}{}
\item\contentsline{section}{\textbf{ Branch\+Instruction} }{\pageref{classBranchInstruction}}{}
\item\contentsline{section}{\textbf{ Branch\+Predictor} }{\pageref{classBranchPredictor}}{}
\item\contentsline{section}{\textbf{ Branch\+Predictor\+Return\+Value} }{\pageref{classBranchPredictorReturnValue}}{}
\item\contentsline{section}{\textbf{ Branch\+Target\+Buffer} }{\pageref{classBranchTargetBuffer}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Buddy\+Allocator} }{\pageref{classParametricDramDirectoryMSI_1_1BuddyAllocator}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Buddy\+Allocator\+::\+Buddy\+Initializer} }{\pageref{classParametricDramDirectoryMSI_1_1BuddyAllocator_1_1BuddyInitializer}}{}
\item\contentsline{section}{\textbf{ Cache} }{\pageref{classCache}}{}
\item\contentsline{section}{\textbf{ Fast\+Nehalem\+::\+Cache$<$ assoc, size\+\_\+kb $>$} }{\pageref{classFastNehalem_1_1Cache}}{}
\item\contentsline{section}{\textbf{ Cache\+Base} }{\pageref{classCacheBase}}{}
\item\contentsline{section}{\textbf{ Fast\+Nehalem\+::\+Cache\+Base} }{\pageref{classFastNehalem_1_1CacheBase}}{}
\item\contentsline{section}{\textbf{ Cache\+Block\+Info} }{\pageref{classCacheBlockInfo}}{}
\item\contentsline{section}{\textbf{ Cache\+Cntlr} }{\pageref{classCacheCntlr}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr} }{\pageref{classParametricDramDirectoryMSI_1_1CacheCntlr}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+List} }{\pageref{classParametricDramDirectoryMSI_1_1CacheCntlrList}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Directory\+Waiter} }{\pageref{classParametricDramDirectoryMSI_1_1CacheDirectoryWaiter}}{}
\item\contentsline{section}{\textbf{ Fast\+Nehalem\+::\+Cache\+Locked$<$ assoc, size\+\_\+kb $>$} }{\pageref{classFastNehalem_1_1CacheLocked}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Master\+Cntlr} }{\pageref{classParametricDramDirectoryMSI_1_1CacheMasterCntlr}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters} }{\pageref{classParametricDramDirectoryMSI_1_1CacheParameters}}{}
\item\contentsline{section}{\textbf{ Cache\+Perf\+Model} }{\pageref{classCachePerfModel}}{}
\item\contentsline{section}{\textbf{ Cache\+Perf\+Model\+Parallel} }{\pageref{classCachePerfModelParallel}}{}
\item\contentsline{section}{\textbf{ Cache\+Perf\+Model\+Sequential} }{\pageref{classCachePerfModelSequential}}{}
\item\contentsline{section}{\textbf{ Cache\+Set} }{\pageref{classCacheSet}}{}
\item\contentsline{section}{\textbf{ Fast\+Nehalem\+::\+Cache\+Set$<$ assoc $>$} }{\pageref{classFastNehalem_1_1CacheSet}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+Info} }{\pageref{classCacheSetInfo}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+Info\+LRU} }{\pageref{classCacheSetInfoLRU}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+LRU} }{\pageref{classCacheSetLRU}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+MRU} }{\pageref{classCacheSetMRU}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+NMRU} }{\pageref{classCacheSetNMRU}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+NRU} }{\pageref{classCacheSetNRU}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+PLRU} }{\pageref{classCacheSetPLRU}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+Random} }{\pageref{classCacheSetRandom}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+Round\+Robin} }{\pageref{classCacheSetRoundRobin}}{}
\item\contentsline{section}{\textbf{ Cache\+Set\+SRRIP} }{\pageref{classCacheSetSRRIP}}{}
\item\contentsline{section}{\textbf{ Cache\+State} }{\pageref{classCacheState}}{}
\item\contentsline{section}{\textbf{ Cache\+Efficiency\+Tracker\+::\+Callbacks} }{\pageref{structCacheEfficiencyTracker_1_1Callbacks}}{}
\item\contentsline{section}{\textbf{ Cheetah\+Manager} }{\pageref{classCheetahManager}}{}
\item\contentsline{section}{\textbf{ Cheetah\+Model} }{\pageref{classCheetahModel}}{}
\item\contentsline{section}{\textbf{ Cheetah\+SACLRU} }{\pageref{classCheetahSACLRU}}{}
\item\contentsline{section}{\textbf{ Cheetah\+Manager\+::\+Cheetah\+Stats} }{\pageref{classCheetahManager_1_1CheetahStats}}{}
\item\contentsline{section}{\textbf{ Circular\+Log} }{\pageref{classCircularLog}}{}
\item\contentsline{section}{\textbf{ Circular\+Queue$<$ T $>$} }{\pageref{classCircularQueue}}{}
\item\contentsline{section}{\textbf{ Clock\+Skew\+Minimization\+Client} }{\pageref{classClockSkewMinimizationClient}}{}
\item\contentsline{section}{\textbf{ Clock\+Skew\+Minimization\+Manager} }{\pageref{classClockSkewMinimizationManager}}{}
\item\contentsline{section}{\textbf{ Clock\+Skew\+Minimization\+Object} }{\pageref{classClockSkewMinimizationObject}}{}
\item\contentsline{section}{\textbf{ Clock\+Skew\+Minimization\+Server} }{\pageref{classClockSkewMinimizationServer}}{}
\item\contentsline{section}{\textbf{ Coherency\+Protocol} }{\pageref{classCoherencyProtocol}}{}
\item\contentsline{section}{\textbf{ Component\+Bandwidth} }{\pageref{classComponentBandwidth}}{}
\item\contentsline{section}{\textbf{ Component\+Bandwidth\+Per\+Cycle} }{\pageref{classComponentBandwidthPerCycle}}{}
\item\contentsline{section}{\textbf{ Component\+Latency} }{\pageref{classComponentLatency}}{}
\item\contentsline{section}{\textbf{ Component\+Period} }{\pageref{classComponentPeriod}}{}
\item\contentsline{section}{\textbf{ Component\+Time} }{\pageref{classComponentTime}}{}
\item\contentsline{section}{\textbf{ Condition\+Variable} }{\pageref{classConditionVariable}}{}
\item\contentsline{section}{\textbf{ Sim\+Cond\+::\+Cond\+Waiter} }{\pageref{classSimCond_1_1CondWaiter}}{}
\item\contentsline{section}{\textbf{ Config} }{\pageref{classConfig}}{}
\item\contentsline{section}{\textbf{ config\+::\+Config} \\*\doxyref{Config}{p.}{classconfig_1_1Config}\+: A class for managing the interface to persistent configuration entries defined at runtime. This class is used to manage a configuration interface. It is the base class for which different back ends will derive from }{\pageref{classconfig_1_1Config}}{}
\item\contentsline{section}{\textbf{ config\+::config\+\_\+parser} }{\pageref{structconfig_1_1config__parser}}{}
\item\contentsline{section}{\textbf{ config\+::\+Config\+File} \\*\doxyref{Config\+File}{p.}{classconfig_1_1ConfigFile}\+: A flat-\/file interface for the \doxyref{Config}{p.}{classconfig_1_1Config} Class. This file contains the class that is used to interface a flat file for config input / output. It uses boost\+::spirit for the config grammar }{\pageref{classconfig_1_1ConfigFile}}{}
\item\contentsline{section}{\textbf{ Constant\+Time\+Distribution} }{\pageref{classConstantTimeDistribution}}{}
\item\contentsline{section}{\textbf{ Contention\+Model} }{\pageref{classContentionModel}}{}
\item\contentsline{section}{\textbf{ Core} }{\pageref{classCore}}{}
\item\contentsline{section}{\textbf{ Core\+Manager} }{\pageref{classCoreManager}}{}
\item\contentsline{section}{\textbf{ Core\+Model} }{\pageref{classCoreModel}}{}
\item\contentsline{section}{\textbf{ Core\+Model\+Boom\+V1} }{\pageref{classCoreModelBoomV1}}{}
\item\contentsline{section}{\textbf{ Core\+Model\+Nehalem} }{\pageref{classCoreModelNehalem}}{}
\item\contentsline{section}{\textbf{ Core\+Thread} }{\pageref{classCoreThread}}{}
\item\contentsline{section}{\textbf{ cpuid\+\_\+result\+\_\+t} }{\pageref{structcpuid__result__t}}{}
\item\contentsline{section}{\textbf{ cuckoo\+Table\+\_\+t} }{\pageref{structcuckooTable__t}}{}
\item\contentsline{section}{\textbf{ Allocator\+::\+Data\+Element} }{\pageref{structAllocator_1_1DataElement}}{}
\item\contentsline{section}{\textbf{ config\+::config\+\_\+parser\+::definition$<$ Scanner\+T $>$} }{\pageref{structconfig_1_1config__parser_1_1definition}}{}
\item\contentsline{section}{\textbf{ Delay\+Instruction} }{\pageref{classDelayInstruction}}{}
\item\contentsline{section}{\textbf{ Directory} }{\pageref{classDirectory}}{}
\item\contentsline{section}{\textbf{ Directory\+Block\+Info} }{\pageref{classDirectoryBlockInfo}}{}
\item\contentsline{section}{\textbf{ Directory\+Entry} }{\pageref{classDirectoryEntry}}{}
\item\contentsline{section}{\textbf{ Directory\+Entry\+Limited\+No\+Broadcast$<$ Directory\+Sharers $>$} }{\pageref{classDirectoryEntryLimitedNoBroadcast}}{}
\item\contentsline{section}{\textbf{ Directory\+Entry\+Limitless$<$ Directory\+Sharers $>$} }{\pageref{classDirectoryEntryLimitless}}{}
\item\contentsline{section}{\textbf{ Directory\+Entry\+Sized$<$ Directory\+Sharers $>$} }{\pageref{classDirectoryEntrySized}}{}
\item\contentsline{section}{\textbf{ Directory\+Sharers\+Bitset$<$ Size $>$} }{\pageref{classDirectorySharersBitset}}{}
\item\contentsline{section}{\textbf{ Directory\+Sharers\+Vector} }{\pageref{classDirectorySharersVector}}{}
\item\contentsline{section}{\textbf{ Directory\+State} }{\pageref{classDirectoryState}}{}
\item\contentsline{section}{\textbf{ Fast\+Nehalem\+::\+Dram} }{\pageref{classFastNehalem_1_1Dram}}{}
\item\contentsline{section}{\textbf{ Dram\+Cache} }{\pageref{classDramCache}}{}
\item\contentsline{section}{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Cntlr} }{\pageref{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr}}{}
\item\contentsline{section}{\textbf{ Dram\+Cntlr\+Interface} }{\pageref{classDramCntlrInterface}}{}
\item\contentsline{section}{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cache} }{\pageref{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache}}{}
\item\contentsline{section}{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr} }{\pageref{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr}}{}
\item\contentsline{section}{\textbf{ Dram\+Directory\+Perf\+Model} }{\pageref{classDramDirectoryPerfModel}}{}
\item\contentsline{section}{\textbf{ Dram\+Directory\+Perf\+Model\+Base} }{\pageref{classDramDirectoryPerfModelBase}}{}
\item\contentsline{section}{\textbf{ Dram\+Perf\+Model} }{\pageref{classDramPerfModel}}{}
\item\contentsline{section}{\textbf{ Dram\+Perf\+Model\+Constant} }{\pageref{classDramPerfModelConstant}}{}
\item\contentsline{section}{\textbf{ Dram\+Perf\+Model\+Disagg} }{\pageref{classDramPerfModelDisagg}}{}
\item\contentsline{section}{\textbf{ Dram\+Perf\+Model\+Normal} }{\pageref{classDramPerfModelNormal}}{}
\item\contentsline{section}{\textbf{ Dram\+Perf\+Model\+Read\+Write} }{\pageref{classDramPerfModelReadWrite}}{}
\item\contentsline{section}{\textbf{ Dvfs\+Manager} }{\pageref{classDvfsManager}}{}
\item\contentsline{section}{\textbf{ Dynamic\+Instruction} }{\pageref{classDynamicInstruction}}{}
\item\contentsline{section}{\textbf{ Dynamic\+Micro\+Op} }{\pageref{classDynamicMicroOp}}{}
\item\contentsline{section}{\textbf{ Dynamic\+Micro\+Op\+Boom\+V1} }{\pageref{classDynamicMicroOpBoomV1}}{}
\item\contentsline{section}{\textbf{ Dynamic\+Micro\+Op\+Nehalem} }{\pageref{classDynamicMicroOpNehalem}}{}
\item\contentsline{section}{\textbf{ elastic\+Cuckoo\+Table\+\_\+t} }{\pageref{structelasticCuckooTable__t}}{}
\item\contentsline{section}{\textbf{ elem\+\_\+t} }{\pageref{structelem__t}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW\+::entry} }{\pageref{structParametricDramDirectoryMSI_1_1HashTablePTW_1_1entry}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Hash\+Dont\+Cache\+::entry} }{\pageref{structParametricDramDirectoryMSI_1_1PageTableHashDontCache_1_1entry}}{}
\item\contentsline{section}{\textbf{ Circular\+Log\+::event\+\_\+t} }{\pageref{structCircularLog_1_1event__t}}{}
\item\contentsline{section}{\textbf{ Fast\+Forward\+Performance\+Manager} }{\pageref{classFastForwardPerformanceManager}}{}
\item\contentsline{section}{\textbf{ Fastforward\+Performance\+Model} }{\pageref{classFastforwardPerformanceModel}}{}
\item\contentsline{section}{\textbf{ Faultinjection\+Manager} }{\pageref{classFaultinjectionManager}}{}
\item\contentsline{section}{\textbf{ Fault\+Injector} }{\pageref{classFaultInjector}}{}
\item\contentsline{section}{\textbf{ Fault\+Injector\+Random} }{\pageref{classFaultInjectorRandom}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager\+::features} }{\pageref{structParametricDramDirectoryMSI_1_1MemoryManager_1_1features}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::features} }{\pageref{structParametricDramDirectoryMSI_1_1TLB_1_1features}}{}
\item\contentsline{section}{\textbf{ config\+::\+File\+Not\+Found} }{\pageref{classconfig_1_1FileNotFound}}{}
\item\contentsline{section}{\textbf{ Float\+Distribution} }{\pageref{classFloatDistribution}}{}
\item\contentsline{section}{\textbf{ FSBAllocator\+\_\+\+Elem\+Allocator$<$ Elem\+Size, Max\+Elem, Type\+To\+Alloc $>$} }{\pageref{classFSBAllocator__ElemAllocator}}{}
\item\contentsline{section}{\textbf{ Pthread\+Thread\+::\+Func\+Data} }{\pageref{structPthreadThread_1_1FuncData}}{}
\item\contentsline{section}{\textbf{ Function\+Tracer} }{\pageref{classFunctionTracer}}{}
\item\contentsline{section}{\textbf{ Syscall\+Server\+::futex\+\_\+args\+\_\+t} }{\pageref{structSyscallServer_1_1futex__args__t}}{}
\item\contentsline{section}{\textbf{ Syscall\+Mdl\+::futex\+\_\+counters\+\_\+t} }{\pageref{structSyscallMdl_1_1futex__counters__t}}{}
\item\contentsline{section}{\textbf{ Fxsupport} }{\pageref{classFxsupport}}{}
\item\contentsline{section}{\textbf{ Generic\+Instruction} }{\pageref{classGenericInstruction}}{}
\item\contentsline{section}{\textbf{ Ghb\+Prefetcher\+::\+GHBEntry} }{\pageref{structGhbPrefetcher_1_1GHBEntry}}{}
\item\contentsline{section}{\textbf{ Ghb\+Prefetcher} }{\pageref{classGhbPrefetcher}}{}
\item\contentsline{section}{\textbf{ Global\+Predictor} }{\pageref{classGlobalPredictor}}{}
\item\contentsline{section}{\textbf{ std\+::hash$<$ Hit\+Where\+::where\+\_\+t $>$} }{\pageref{structstd_1_1hash_3_01HitWhere_1_1where__t_01_4}}{}
\item\contentsline{section}{\textbf{ std\+::hash$<$ Hook\+Type\+::hook\+\_\+type\+\_\+t $>$} }{\pageref{structstd_1_1hash_3_01HookType_1_1hook__type__t_01_4}}{}
\item\contentsline{section}{\textbf{ std\+::hash$<$ REG $>$} }{\pageref{structstd_1_1hash_3_01REG_01_4}}{}
\item\contentsline{section}{\textbf{ std\+::hash$<$ std\+::deque$<$ T $>$ $>$} }{\pageref{structstd_1_1hash_3_01std_1_1deque_3_01T_01_4_01_4}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::hash\+\_\+pair} }{\pageref{structParametricDramDirectoryMSI_1_1PageTableWalker_1_1hash__pair}}{}
\item\contentsline{section}{\textbf{ hash\+\_\+table} }{\pageref{structhash__table}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::hash\+\_\+tuple3} }{\pageref{structParametricDramDirectoryMSI_1_1PageTableWalker_1_1hash__tuple3}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+::hash\+\_\+tuple4} }{\pageref{structParametricDramDirectoryMSI_1_1PageTableWalker_1_1hash__tuple4}}{}
\item\contentsline{section}{\textbf{ Hash\+Map\+Set$<$ T $>$} }{\pageref{classHashMapSet}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Hash\+Table\+PTW} }{\pageref{classParametricDramDirectoryMSI_1_1HashTablePTW}}{}
\item\contentsline{section}{\textbf{ Hit\+Where} }{\pageref{classHitWhere}}{}
\item\contentsline{section}{\textbf{ Hooks\+Manager\+::\+Hook\+Callback} }{\pageref{structHooksManager_1_1HookCallback}}{}
\item\contentsline{section}{\textbf{ Hooks\+Manager} }{\pageref{classHooksManager}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py} }{\pageref{classHooksPy}}{}
\item\contentsline{section}{\textbf{ Syscall\+Mdl\+::\+Hook\+Syscall\+Enter} }{\pageref{structSyscallMdl_1_1HookSyscallEnter}}{}
\item\contentsline{section}{\textbf{ Syscall\+Mdl\+::\+Hook\+Syscall\+Exit} }{\pageref{structSyscallMdl_1_1HookSyscallExit}}{}
\item\contentsline{section}{\textbf{ Hook\+Type} }{\pageref{classHookType}}{}
\item\contentsline{section}{\textbf{ Network\+Model\+::\+Hop} }{\pageref{structNetworkModel_1_1Hop}}{}
\item\contentsline{section}{\textbf{ Indirect\+Branch\+Target\+Buffer} }{\pageref{classIndirectBranchTargetBuffer}}{}
\item\contentsline{section}{\textbf{ Inst\+Mode} }{\pageref{classInstMode}}{}
\item\contentsline{section}{\textbf{ Loop\+Tracer\+::\+Instr} }{\pageref{classLoopTracer_1_1Instr}}{}
\item\contentsline{section}{\textbf{ Instr\+Count\+Sampling} }{\pageref{classInstrCountSampling}}{}
\item\contentsline{section}{\textbf{ Instruction} }{\pageref{classInstruction}}{}
\item\contentsline{section}{\textbf{ Instruction\+Decoder} }{\pageref{classInstructionDecoder}}{}
\item\contentsline{section}{\textbf{ Instruction\+Modeling} }{\pageref{classInstructionModeling}}{}
\item\contentsline{section}{\textbf{ Instruction\+Tracer} }{\pageref{classInstructionTracer}}{}
\item\contentsline{section}{\textbf{ Instruction\+Tracer\+FPStats} }{\pageref{classInstructionTracerFPStats}}{}
\item\contentsline{section}{\textbf{ Instruction\+Tracer\+Print} }{\pageref{classInstructionTracerPrint}}{}
\item\contentsline{section}{\textbf{ Interval\+Contention} }{\pageref{classIntervalContention}}{}
\item\contentsline{section}{\textbf{ Interval\+Contention\+Boom\+V1} }{\pageref{classIntervalContentionBoomV1}}{}
\item\contentsline{section}{\textbf{ Interval\+Contention\+Nehalem} }{\pageref{classIntervalContentionNehalem}}{}
\item\contentsline{section}{\textbf{ Interval\+Performance\+Model} }{\pageref{classIntervalPerformanceModel}}{}
\item\contentsline{section}{\textbf{ Interval\+Timer} }{\pageref{classIntervalTimer}}{}
\item\contentsline{section}{\textbf{ IPStride\+Prefetcher} }{\pageref{classIPStridePrefetcher}}{}
\item\contentsline{section}{\textbf{ Windows\+::\+Iterator} }{\pageref{classWindows_1_1Iterator}}{}
\item\contentsline{section}{\textbf{ Circular\+Queue$<$ T $>$\+::iterator} }{\pageref{classCircularQueue_1_1iterator}}{}
\item\contentsline{section}{\textbf{ MTCircular\+Queue$<$ T $>$\+::iterator} }{\pageref{classMTCircularQueue_1_1iterator}}{}
\item\contentsline{section}{\textbf{ Jmp\+Instruction} }{\pageref{classJmpInstruction}}{}
\item\contentsline{section}{\textbf{ config\+::\+Key} \\*\doxyref{Key}{p.}{classconfig_1_1Key}\+: A configuration setting entry This class is used to hold a given setting from a configuration. It contains the actual data, as well as functions to get the type }{\pageref{classconfig_1_1Key}}{}
\item\contentsline{section}{\textbf{ config\+::\+Key\+Not\+Found} }{\pageref{classconfig_1_1KeyNotFound}}{}
\item\contentsline{section}{\textbf{ Lock\+Creator} }{\pageref{classLockCreator}}{}
\item\contentsline{section}{\textbf{ Lock\+Creator\+\_\+\+Default} }{\pageref{classLockCreator__Default}}{}
\item\contentsline{section}{\textbf{ Lock\+Creator\+\_\+\+Null\+Lock} }{\pageref{classLockCreator__NullLock}}{}
\item\contentsline{section}{\textbf{ Lock\+Creator\+\_\+\+Rw\+Lock} }{\pageref{classLockCreator__RwLock}}{}
\item\contentsline{section}{\textbf{ Lock\+Creator\+\_\+\+Spinlock} }{\pageref{classLockCreator__Spinlock}}{}
\item\contentsline{section}{\textbf{ Locked\+Hash} }{\pageref{classLockedHash}}{}
\item\contentsline{section}{\textbf{ Lock\+Free\+Hash} }{\pageref{classLockFreeHash}}{}
\item\contentsline{section}{\textbf{ Lock\+Implementation} }{\pageref{classLockImplementation}}{}
\item\contentsline{section}{\textbf{ Log} }{\pageref{classLog}}{}
\item\contentsline{section}{\textbf{ Loop\+Profiler\+::\+Loop} }{\pageref{structLoopProfiler_1_1Loop}}{}
\item\contentsline{section}{\textbf{ Loop\+Branch\+Predictor} }{\pageref{classLoopBranchPredictor}}{}
\item\contentsline{section}{\textbf{ Loop\+Profiler} }{\pageref{classLoopProfiler}}{}
\item\contentsline{section}{\textbf{ Loop\+Tracer} }{\pageref{classLoopTracer}}{}
\item\contentsline{section}{\textbf{ Magic\+Server\+::\+Magic\+Marker\+Type} }{\pageref{structMagicServer_1_1MagicMarkerType}}{}
\item\contentsline{section}{\textbf{ Magic\+Server} }{\pageref{classMagicServer}}{}
\item\contentsline{section}{\textbf{ Mem\+Access\+Instruction} }{\pageref{classMemAccessInstruction}}{}
\item\contentsline{section}{\textbf{ FSBAllocator\+\_\+\+Elem\+Allocator$<$ Elem\+Size, Max\+Elem, Type\+To\+Alloc $>$\+::\+Mem\+Block} }{\pageref{classFSBAllocator__ElemAllocator_1_1MemBlock}}{}
\item\contentsline{section}{\textbf{ Mem\+Component} }{\pageref{classMemComponent}}{}
\item\contentsline{section}{\textbf{ Mem\+Guard} }{\pageref{classMemGuard}}{}
\item\contentsline{section}{\textbf{ Memory\+Dependencies} }{\pageref{classMemoryDependencies}}{}
\item\contentsline{section}{\textbf{ Dynamic\+Instruction\+::\+Memory\+Info} }{\pageref{structDynamicInstruction_1_1MemoryInfo}}{}
\item\contentsline{section}{\textbf{ Fast\+Nehalem\+::\+Memory\+Manager} }{\pageref{classFastNehalem_1_1MemoryManager}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Memory\+Manager} }{\pageref{classParametricDramDirectoryMSI_1_1MemoryManager}}{}
\item\contentsline{section}{\textbf{ Memory\+Manager\+Base} }{\pageref{classMemoryManagerBase}}{}
\item\contentsline{section}{\textbf{ Memory\+Manager\+Fast} }{\pageref{classMemoryManagerFast}}{}
\item\contentsline{section}{\textbf{ Memory\+Result} }{\pageref{structMemoryResult}}{}
\item\contentsline{section}{\textbf{ Memory\+Tracker} }{\pageref{classMemoryTracker}}{}
\item\contentsline{section}{\textbf{ Micro\+Op} }{\pageref{structMicroOp}}{}
\item\contentsline{section}{\textbf{ Micro\+Op\+Performance\+Model} }{\pageref{classMicroOpPerformanceModel}}{}
\item\contentsline{section}{\textbf{ MMUPerf\+Model} }{\pageref{classMMUPerfModel}}{}
\item\contentsline{section}{\textbf{ MMUPerf\+Model\+Base} }{\pageref{classMMUPerfModelBase}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Modrian\+Memory\+Manager} }{\pageref{classParametricDramDirectoryMSI_1_1ModrianMemoryManager}}{}
\item\contentsline{section}{\textbf{ Modulo\+Num} }{\pageref{classModuloNum}}{}
\item\contentsline{section}{\textbf{ Trace\+Manager\+::\+Monitor} }{\pageref{classTraceManager_1_1Monitor}}{}
\item\contentsline{section}{\textbf{ Moving\+Arithmetic\+Mean$<$ T $>$} }{\pageref{classMovingArithmeticMean}}{}
\item\contentsline{section}{\textbf{ Moving\+Average$<$ T $>$} }{\pageref{classMovingAverage}}{}
\item\contentsline{section}{\textbf{ Moving\+Geometric\+Mean$<$ T $>$} }{\pageref{classMovingGeometricMean}}{}
\item\contentsline{section}{\textbf{ Moving\+Median$<$ T $>$} }{\pageref{classMovingMedian}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Mshr\+Entry} }{\pageref{structParametricDramDirectoryMSI_1_1MshrEntry}}{}
\item\contentsline{section}{\textbf{ MTCircular\+Queue$<$ T $>$} }{\pageref{classMTCircularQueue}}{}
\item\contentsline{section}{\textbf{ config\+::config\+\_\+parser\+::\+Name} }{\pageref{structconfig_1_1config__parser_1_1Name}}{}
\item\contentsline{section}{\textbf{ Net\+Match} }{\pageref{classNetMatch}}{}
\item\contentsline{section}{\textbf{ Net\+Packet} }{\pageref{classNetPacket}}{}
\item\contentsline{section}{\textbf{ Net\+Recv\+Iterator} }{\pageref{classNetRecvIterator}}{}
\item\contentsline{section}{\textbf{ Network} }{\pageref{classNetwork}}{}
\item\contentsline{section}{\textbf{ Network\+Model} }{\pageref{classNetworkModel}}{}
\item\contentsline{section}{\textbf{ Network\+Model\+Bus} }{\pageref{classNetworkModelBus}}{}
\item\contentsline{section}{\textbf{ Network\+Model\+Bus\+Global} }{\pageref{classNetworkModelBusGlobal}}{}
\item\contentsline{section}{\textbf{ Network\+Model\+EMesh\+Hop\+By\+Hop} }{\pageref{classNetworkModelEMeshHopByHop}}{}
\item\contentsline{section}{\textbf{ Network\+Model\+EMesh\+Hop\+Counter} }{\pageref{classNetworkModelEMeshHopCounter}}{}
\item\contentsline{section}{\textbf{ Network\+Model\+Magic} }{\pageref{classNetworkModelMagic}}{}
\item\contentsline{section}{\textbf{ Transport\+::\+Node} }{\pageref{classTransport_1_1Node}}{}
\item\contentsline{section}{\textbf{ config\+::config\+\_\+parser\+::\+Node\+Value} }{\pageref{structconfig_1_1config__parser_1_1NodeValue}}{}
\item\contentsline{section}{\textbf{ Normal\+Float\+Distribution} }{\pageref{classNormalFloatDistribution}}{}
\item\contentsline{section}{\textbf{ Normal\+Time\+Distribution} }{\pageref{classNormalTimeDistribution}}{}
\item\contentsline{section}{\textbf{ Nuca\+Cache} }{\pageref{classNucaCache}}{}
\item\contentsline{section}{\textbf{ One\+Bit\+Branch\+Predictor} }{\pageref{classOneBitBranchPredictor}}{}
\item\contentsline{section}{\textbf{ One\+IPCPerformance\+Model} }{\pageref{classOneIPCPerformanceModel}}{}
\item\contentsline{section}{\textbf{ Operand} }{\pageref{classOperand}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Hash\+Dont\+Cache} }{\pageref{classParametricDramDirectoryMSI_1_1PageTableHashDontCache}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Virtualized} }{\pageref{classParametricDramDirectoryMSI_1_1PageTableVirtualized}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker} }{\pageref{classParametricDramDirectoryMSI_1_1PageTableWalker}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Cuckoo} }{\pageref{classParametricDramDirectoryMSI_1_1PageTableWalkerCuckoo}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Page\+Table\+Walker\+Radix} }{\pageref{classParametricDramDirectoryMSI_1_1PageTableWalkerRadix}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB\+::pair\+\_\+hash} }{\pageref{structParametricDramDirectoryMSI_1_1TLB_1_1pair__hash}}{}
\item\contentsline{section}{\textbf{ config\+::parser\+Error} }{\pageref{classconfig_1_1parserError}}{}
\item\contentsline{section}{\textbf{ Pentium\+MBimodal\+Table} }{\pageref{classPentiumMBimodalTable}}{}
\item\contentsline{section}{\textbf{ Pentium\+MBranch\+Predictor} }{\pageref{classPentiumMBranchPredictor}}{}
\item\contentsline{section}{\textbf{ Pentium\+MBranch\+Target\+Buffer} }{\pageref{classPentiumMBranchTargetBuffer}}{}
\item\contentsline{section}{\textbf{ Pentium\+MGlobal\+Predictor} }{\pageref{classPentiumMGlobalPredictor}}{}
\item\contentsline{section}{\textbf{ Pentium\+MIndirect\+Branch\+Target\+Buffer} }{\pageref{classPentiumMIndirectBranchTargetBuffer}}{}
\item\contentsline{section}{\textbf{ Pentium\+MLoop\+Branch\+Predictor} }{\pageref{classPentiumMLoopBranchPredictor}}{}
\item\contentsline{section}{\textbf{ Performance\+Model} }{\pageref{classPerformanceModel}}{}
\item\contentsline{section}{\textbf{ Periodic\+Sampling} }{\pageref{classPeriodicSampling}}{}
\item\contentsline{section}{\textbf{ \+\_\+\+Set\+Lock\+::\+Perset\+Lock} }{\pageref{class__SetLock_1_1PersetLock}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Physical\+Memory\+Allocator} }{\pageref{classParametricDramDirectoryMSI_1_1PhysicalMemoryAllocator}}{}
\item\contentsline{section}{\textbf{ Pin\+Lock} }{\pageref{classPinLock}}{}
\item\contentsline{section}{\textbf{ Pin\+Thread} }{\pageref{classPinThread}}{}
\item\contentsline{section}{\textbf{ Pin\+TLS} }{\pageref{classPinTLS}}{}
\item\contentsline{section}{\textbf{ Pow2$<$ N $>$} }{\pageref{classPow2}}{}
\item\contentsline{section}{\textbf{ Pow2$<$ 0 $>$} }{\pageref{classPow2_3_010_01_4}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Prefetch} }{\pageref{classParametricDramDirectoryMSI_1_1Prefetch}}{}
\item\contentsline{section}{\textbf{ Prefetcher} }{\pageref{classPrefetcher}}{}
\item\contentsline{section}{\textbf{ Pr\+L1\+Cache\+Block\+Info} }{\pageref{classPrL1CacheBlockInfo}}{}
\item\contentsline{section}{\textbf{ Pr\+L2\+Cache\+Block\+Info} }{\pageref{classPrL2CacheBlockInfo}}{}
\item\contentsline{section}{\textbf{ Memory\+Dependencies\+::\+Producer} }{\pageref{structMemoryDependencies_1_1Producer}}{}
\item\contentsline{section}{\textbf{ Progress} }{\pageref{classProgress}}{}
\item\contentsline{section}{\textbf{ Pseudo\+Instruction} }{\pageref{classPseudoInstruction}}{}
\item\contentsline{section}{\textbf{ Pthread\+Emu\+::pthread\+\_\+counters\+\_\+t} }{\pageref{structPthreadEmu_1_1pthread__counters__t}}{}
\item\contentsline{section}{\textbf{ lite\+::pthread\+\_\+functions\+\_\+t} }{\pageref{structlite_1_1pthread__functions__t}}{}
\item\contentsline{section}{\textbf{ Pthread\+Lock} }{\pageref{classPthreadLock}}{}
\item\contentsline{section}{\textbf{ Pthread\+Thread} }{\pageref{classPthreadThread}}{}
\item\contentsline{section}{\textbf{ Pthread\+TLS} }{\pageref{classPthreadTLS}}{}
\item\contentsline{section}{\textbf{ ptw\+\_\+table} }{\pageref{structptw__table}}{}
\item\contentsline{section}{\textbf{ ptw\+\_\+table\+\_\+entry} }{\pageref{structptw__table__entry}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+PWC} }{\pageref{classParametricDramDirectoryMSI_1_1PWC}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py\+::\+Py\+Bbv} }{\pageref{classHooksPy_1_1PyBbv}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py\+::\+Py\+Config} }{\pageref{classHooksPy_1_1PyConfig}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py\+::\+Py\+Control} }{\pageref{classHooksPy_1_1PyControl}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py\+::\+Py\+Dvfs} }{\pageref{classHooksPy_1_1PyDvfs}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py\+::\+Py\+Hooks} }{\pageref{classHooksPy_1_1PyHooks}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py\+::\+Py\+Mem} }{\pageref{classHooksPy_1_1PyMem}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py\+::\+Py\+Stats} }{\pageref{classHooksPy_1_1PyStats}}{}
\item\contentsline{section}{\textbf{ Hooks\+Py\+::\+Py\+Thread} }{\pageref{classHooksPy_1_1PyThread}}{}
\item\contentsline{section}{\textbf{ Queue\+Model} }{\pageref{classQueueModel}}{}
\item\contentsline{section}{\textbf{ Queue\+Model\+Basic} }{\pageref{classQueueModelBasic}}{}
\item\contentsline{section}{\textbf{ Queue\+Model\+Contention} }{\pageref{classQueueModelContention}}{}
\item\contentsline{section}{\textbf{ Queue\+Model\+History\+List} }{\pageref{classQueueModelHistoryList}}{}
\item\contentsline{section}{\textbf{ Queue\+Model\+Windowed\+MG1} }{\pageref{classQueueModelWindowedMG1}}{}
\item\contentsline{section}{\textbf{ Random} }{\pageref{classRandom}}{}
\item\contentsline{section}{\textbf{ Range} }{\pageref{structRange}}{}
\item\contentsline{section}{\textbf{ raw\+\_\+spinlock\+\_\+t} }{\pageref{structraw__spinlock__t}}{}
\item\contentsline{section}{\textbf{ Recv\+Instruction} }{\pageref{classRecvInstruction}}{}
\item\contentsline{section}{\textbf{ Register\+Dependencies} }{\pageref{classRegisterDependencies}}{}
\item\contentsline{section}{\textbf{ Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$} }{\pageref{classReqQueueListTemplate}}{}
\item\contentsline{section}{\textbf{ riscvinstr} }{\pageref{structriscvinstr}}{}
\item\contentsline{section}{\textbf{ RLB} }{\pageref{classRLB}}{}
\item\contentsline{section}{\textbf{ Rob\+Contention} }{\pageref{classRobContention}}{}
\item\contentsline{section}{\textbf{ Rob\+Contention\+Boom\+V1} }{\pageref{classRobContentionBoomV1}}{}
\item\contentsline{section}{\textbf{ Rob\+Contention\+Nehalem} }{\pageref{classRobContentionNehalem}}{}
\item\contentsline{section}{\textbf{ Rob\+Smt\+Timer\+::\+Rob\+Entry} }{\pageref{classRobSmtTimer_1_1RobEntry}}{}
\item\contentsline{section}{\textbf{ Rob\+Timer\+::\+Rob\+Entry} }{\pageref{classRobTimer_1_1RobEntry}}{}
\item\contentsline{section}{\textbf{ Rob\+Performance\+Model} }{\pageref{classRobPerformanceModel}}{}
\item\contentsline{section}{\textbf{ Rob\+Smt\+Performance\+Model} }{\pageref{classRobSmtPerformanceModel}}{}
\item\contentsline{section}{\textbf{ Rob\+Smt\+Timer} }{\pageref{classRobSmtTimer}}{}
\item\contentsline{section}{\textbf{ Rob\+Smt\+Timer\+::\+Rob\+Thread} }{\pageref{classRobSmtTimer_1_1RobThread}}{}
\item\contentsline{section}{\textbf{ Rob\+Timer} }{\pageref{classRobTimer}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+::\+Routine} }{\pageref{classRoutineTracer_1_1Routine}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Function\+Stats\+::\+Routine} }{\pageref{classRoutineTracerFunctionStats_1_1Routine}}{}
\item\contentsline{section}{\textbf{ Memory\+Tracker\+::\+Routine\+Tracer} }{\pageref{classMemoryTracker_1_1RoutineTracer}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer} }{\pageref{classRoutineTracer}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Function\+Stats} }{\pageref{classRoutineTracerFunctionStats}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Ondemand} }{\pageref{classRoutineTracerOndemand}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Print} }{\pageref{classRoutineTracerPrint}}{}
\item\contentsline{section}{\textbf{ Memory\+Tracker\+::\+Routine\+Tracer\+Thread} }{\pageref{classMemoryTracker_1_1RoutineTracerThread}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Thread} }{\pageref{classRoutineTracerThread}}{}
\item\contentsline{section}{\textbf{ RPTEntry} }{\pageref{classRPTEntry}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Function\+Stats\+::\+Rtn\+Master} }{\pageref{classRoutineTracerFunctionStats_1_1RtnMaster}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Ondemand\+::\+Rtn\+Master} }{\pageref{classRoutineTracerOndemand_1_1RtnMaster}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Print\+::\+Rtn\+Master} }{\pageref{classRoutineTracerPrint_1_1RtnMaster}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Function\+Stats\+::\+Rtn\+Thread} }{\pageref{classRoutineTracerFunctionStats_1_1RtnThread}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Ondemand\+::\+Rtn\+Thread} }{\pageref{classRoutineTracerOndemand_1_1RtnThread}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Print\+::\+Rtn\+Thread} }{\pageref{classRoutineTracerPrint_1_1RtnThread}}{}
\item\contentsline{section}{\textbf{ Runnable} }{\pageref{classRunnable}}{}
\item\contentsline{section}{\textbf{ Sampling\+Algorithm} }{\pageref{classSamplingAlgorithm}}{}
\item\contentsline{section}{\textbf{ Sampling\+Manager} }{\pageref{classSamplingManager}}{}
\item\contentsline{section}{\textbf{ Sampling\+Provider} }{\pageref{classSamplingProvider}}{}
\item\contentsline{section}{\textbf{ Saturating\+Predictor$<$ n $>$} }{\pageref{classSaturatingPredictor}}{}
\item\contentsline{section}{\textbf{ config\+::\+Save\+Error} }{\pageref{classconfig_1_1SaveError}}{}
\item\contentsline{section}{\textbf{ Scheduler} }{\pageref{classScheduler}}{}
\item\contentsline{section}{\textbf{ Scheduler\+Big\+Small} }{\pageref{classSchedulerBigSmall}}{}
\item\contentsline{section}{\textbf{ Scheduler\+Dynamic} }{\pageref{classSchedulerDynamic}}{}
\item\contentsline{section}{\textbf{ Scheduler\+Pinned} }{\pageref{classSchedulerPinned}}{}
\item\contentsline{section}{\textbf{ Scheduler\+Pinned\+Base} }{\pageref{classSchedulerPinnedBase}}{}
\item\contentsline{section}{\textbf{ Scheduler\+Roaming} }{\pageref{classSchedulerRoaming}}{}
\item\contentsline{section}{\textbf{ Scheduler\+Sequential} }{\pageref{classSchedulerSequential}}{}
\item\contentsline{section}{\textbf{ Scheduler\+Static} }{\pageref{classSchedulerStatic}}{}
\item\contentsline{section}{\textbf{ Scoped\+Fxsave} }{\pageref{classScopedFxsave}}{}
\item\contentsline{section}{\textbf{ Scoped\+Lock} }{\pageref{classScopedLock}}{}
\item\contentsline{section}{\textbf{ Scoped\+Read\+Lock} }{\pageref{classScopedReadLock}}{}
\item\contentsline{section}{\textbf{ Scoped\+Timer} }{\pageref{classScopedTimer}}{}
\item\contentsline{section}{\textbf{ Spin\+Loop\+Detector\+::\+Sdt\+Entry} }{\pageref{structSpinLoopDetector_1_1SdtEntry}}{}
\item\contentsline{section}{\textbf{ config\+::\+Section} \\*\doxyref{Section}{p.}{classconfig_1_1Section}\+: A configuration section entry This class is used to hold a given section from a configuration. It contains both a list of subsections as well as a list of keys. The root of a configuration tree is of this class type }{\pageref{classconfig_1_1Section}}{}
\item\contentsline{section}{\textbf{ SELock} }{\pageref{classSELock}}{}
\item\contentsline{section}{\textbf{ Semaphore} }{\pageref{classSemaphore}}{}
\item\contentsline{section}{\textbf{ Shared\+Cache\+Block\+Info} }{\pageref{classSharedCacheBlockInfo}}{}
\item\contentsline{section}{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} }{\pageref{classPrL1PrL2DramDirectoryMSI_1_1ShmemMsg}}{}
\item\contentsline{section}{\textbf{ Shmem\+Perf} }{\pageref{classShmemPerf}}{}
\item\contentsline{section}{\textbf{ Shmem\+Perf\+Model} }{\pageref{classShmemPerfModel}}{}
\item\contentsline{section}{\textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Req} }{\pageref{classPrL1PrL2DramDirectoryMSI_1_1ShmemReq}}{}
\item\contentsline{section}{\textbf{ Sim\+Barrier} }{\pageref{classSimBarrier}}{}
\item\contentsline{section}{\textbf{ Sim\+Cond} }{\pageref{classSimCond}}{}
\item\contentsline{section}{\textbf{ Sim\+Futex} }{\pageref{classSimFutex}}{}
\item\contentsline{section}{\textbf{ Sim\+Mutex} }{\pageref{classSimMutex}}{}
\item\contentsline{section}{\textbf{ Simple\+Bimodal\+Table} }{\pageref{classSimpleBimodalTable}}{}
\item\contentsline{section}{\textbf{ Simple\+Prefetcher} }{\pageref{classSimplePrefetcher}}{}
\item\contentsline{section}{\textbf{ Sim\+Thread} }{\pageref{classSimThread}}{}
\item\contentsline{section}{\textbf{ Sim\+Thread\+Manager} }{\pageref{classSimThreadManager}}{}
\item\contentsline{section}{\textbf{ Simulator} }{\pageref{classSimulator}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Slab\+Allocator} }{\pageref{classParametricDramDirectoryMSI_1_1SlabAllocator}}{}
\item\contentsline{section}{\textbf{ Sm\+Transport\+::\+Sm\+Node} }{\pageref{classSmTransport_1_1SmNode}}{}
\item\contentsline{section}{\textbf{ Sm\+Transport} }{\pageref{classSmTransport}}{}
\item\contentsline{section}{\textbf{ Smt\+Timer\+::\+Smt\+Thread} }{\pageref{classSmtTimer_1_1SmtThread}}{}
\item\contentsline{section}{\textbf{ Smt\+Timer} }{\pageref{classSmtTimer}}{}
\item\contentsline{section}{\textbf{ Spawn\+Instruction} }{\pageref{classSpawnInstruction}}{}
\item\contentsline{section}{\textbf{ Spin\+Loop\+Detection\+State} }{\pageref{structSpinLoopDetectionState}}{}
\item\contentsline{section}{\textbf{ Spin\+Loop\+Detector} }{\pageref{classSpinLoopDetector}}{}
\item\contentsline{section}{\textbf{ Stable\+Iterator$<$ T $>$} }{\pageref{classStableIterator}}{}
\item\contentsline{section}{\textbf{ stack\+\_\+frame} }{\pageref{structstack__frame}}{}
\item\contentsline{section}{\textbf{ Thread\+Stats\+Manager\+::\+Stat\+Callback} }{\pageref{structThreadStatsManager_1_1StatCallback}}{}
\item\contentsline{section}{\textbf{ Stat\+Hist} }{\pageref{classStatHist}}{}
\item\contentsline{section}{\textbf{ stats\+Getter\+Object} }{\pageref{structstatsGetterObject}}{}
\item\contentsline{section}{\textbf{ Stats\+Manager} }{\pageref{classStatsManager}}{}
\item\contentsline{section}{\textbf{ Stats\+Metric$<$ T $>$} }{\pageref{classStatsMetric}}{}
\item\contentsline{section}{\textbf{ Stats\+Metric\+Base} }{\pageref{classStatsMetricBase}}{}
\item\contentsline{section}{\textbf{ Stats\+Metric\+Callback} }{\pageref{classStatsMetricCallback}}{}
\item\contentsline{section}{\textbf{ Stream\+Entry} }{\pageref{classStreamEntry}}{}
\item\contentsline{section}{\textbf{ Streamer} }{\pageref{classStreamer}}{}
\item\contentsline{section}{\textbf{ subsecond\+\_\+time\+\_\+s} }{\pageref{structsubsecond__time__s}}{}
\item\contentsline{section}{\textbf{ Subsecond\+Time} }{\pageref{classSubsecondTime}}{}
\item\contentsline{section}{\textbf{ Subsecond\+Time\+Cycle\+Converter} }{\pageref{classSubsecondTimeCycleConverter}}{}
\item\contentsline{section}{\textbf{ Sync\+Client} }{\pageref{classSyncClient}}{}
\item\contentsline{section}{\textbf{ Sync\+Instruction} }{\pageref{classSyncInstruction}}{}
\item\contentsline{section}{\textbf{ Sync\+Server} }{\pageref{classSyncServer}}{}
\item\contentsline{section}{\textbf{ Syscall\+Mdl\+::syscall\+\_\+args\+\_\+t} }{\pageref{structSyscallMdl_1_1syscall__args__t}}{}
\item\contentsline{section}{\textbf{ Syscall\+Mdl} }{\pageref{classSyscallMdl}}{}
\item\contentsline{section}{\textbf{ Syscall\+Server} }{\pageref{classSyscallServer}}{}
\item\contentsline{section}{\textbf{ table} }{\pageref{structtable}}{}
\item\contentsline{section}{\textbf{ table\+\_\+entry} }{\pageref{structtable__entry}}{}
\item\contentsline{section}{\textbf{ Ghb\+Prefetcher\+::\+Table\+Entry} }{\pageref{structGhbPrefetcher_1_1TableEntry}}{}
\item\contentsline{section}{\textbf{ Tag} }{\pageref{structTag}}{}
\item\contentsline{section}{\textbf{ Tags\+Manager} }{\pageref{classTagsManager}}{}
\item\contentsline{section}{\textbf{ TFixed\+Point$<$ one $>$} }{\pageref{classTFixedPoint}}{}
\item\contentsline{section}{\textbf{ Thread} }{\pageref{classThread}}{}
\item\contentsline{section}{\textbf{ Hooks\+Manager\+::\+Thread\+Create} }{\pageref{structHooksManager_1_1ThreadCreate}}{}
\item\contentsline{section}{\textbf{ Scheduler\+Pinned\+Base\+::\+Thread\+Info} }{\pageref{classSchedulerPinnedBase_1_1ThreadInfo}}{}
\item\contentsline{section}{\textbf{ Thread\+Local\+Storage} }{\pageref{structThreadLocalStorage}}{}
\item\contentsline{section}{\textbf{ Thread\+Manager} }{\pageref{classThreadManager}}{}
\item\contentsline{section}{\textbf{ Hooks\+Manager\+::\+Thread\+Migrate} }{\pageref{structHooksManager_1_1ThreadMigrate}}{}
\item\contentsline{section}{\textbf{ Hooks\+Manager\+::\+Thread\+Resume} }{\pageref{structHooksManager_1_1ThreadResume}}{}
\item\contentsline{section}{\textbf{ Thread\+Manager\+::\+Thread\+Spawn\+Request} }{\pageref{structThreadManager_1_1ThreadSpawnRequest}}{}
\item\contentsline{section}{\textbf{ Hooks\+Manager\+::\+Thread\+Stall} }{\pageref{structHooksManager_1_1ThreadStall}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Function\+Stats\+::\+Thread\+Stat\+Aggregates} }{\pageref{classRoutineTracerFunctionStats_1_1ThreadStatAggregates}}{}
\item\contentsline{section}{\textbf{ Thread\+Stat\+Aggregates} }{\pageref{classThreadStatAggregates}}{}
\item\contentsline{section}{\textbf{ Routine\+Tracer\+Function\+Stats\+::\+Thread\+Stat\+Cpi\+Mem} }{\pageref{classRoutineTracerFunctionStats_1_1ThreadStatCpiMem}}{}
\item\contentsline{section}{\textbf{ Thread\+Manager\+::\+Thread\+State} }{\pageref{structThreadManager_1_1ThreadState}}{}
\item\contentsline{section}{\textbf{ Thread\+Stat\+Named\+Stat} }{\pageref{classThreadStatNamedStat}}{}
\item\contentsline{section}{\textbf{ Thread\+Stats\+Manager\+::\+Thread\+Stats} }{\pageref{classThreadStatsManager_1_1ThreadStats}}{}
\item\contentsline{section}{\textbf{ Thread\+Stats\+Manager} }{\pageref{classThreadStatsManager}}{}
\item\contentsline{section}{\textbf{ Hooks\+Manager\+::\+Thread\+Time} }{\pageref{structHooksManager_1_1ThreadTime}}{}
\item\contentsline{section}{\textbf{ Time\+Converter$<$ T $>$} }{\pageref{structTimeConverter}}{}
\item\contentsline{section}{\textbf{ Time\+Distribution} }{\pageref{classTimeDistribution}}{}
\item\contentsline{section}{\textbf{ Timer} }{\pageref{classTimer}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+TLB} }{\pageref{classParametricDramDirectoryMSI_1_1TLB}}{}
\item\contentsline{section}{\textbf{ TLBMiss\+Instruction} }{\pageref{classTLBMissInstruction}}{}
\item\contentsline{section}{\textbf{ TLock$<$ T\+\_\+\+Lock\+Creator $>$} }{\pageref{classTLock}}{}
\item\contentsline{section}{\textbf{ TLS} }{\pageref{classTLS}}{}
\item\contentsline{section}{\textbf{ Tools} }{\pageref{classTools}}{}
\item\contentsline{section}{\textbf{ Topology\+Info} }{\pageref{classTopologyInfo}}{}
\item\contentsline{section}{\textbf{ Total\+Timer} }{\pageref{classTotalTimer}}{}
\item\contentsline{section}{\textbf{ Trace\+Manager} }{\pageref{classTraceManager}}{}
\item\contentsline{section}{\textbf{ Trace\+Thread} }{\pageref{classTraceThread}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Transition} }{\pageref{classParametricDramDirectoryMSI_1_1Transition}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Translation\+Result\+Struct} }{\pageref{structParametricDramDirectoryMSI_1_1TranslationResultStruct}}{}
\item\contentsline{section}{\textbf{ Transport} }{\pageref{classTransport}}{}
\item\contentsline{section}{\textbf{ tree\+\_\+node} }{\pageref{structtree__node}}{}
\item\contentsline{section}{\textbf{ Typed\+Allocator$<$ T, Max\+Items $>$} }{\pageref{classTypedAllocator}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+ULB} }{\pageref{classParametricDramDirectoryMSI_1_1ULB}}{}
\item\contentsline{section}{\textbf{ Unknown\+Instruction} }{\pageref{classUnknownInstruction}}{}
\item\contentsline{section}{\textbf{ Unspecified\+Type} }{\pageref{classUnspecifiedType}}{}
\item\contentsline{section}{\textbf{ Unstructured\+Buffer} }{\pageref{classUnstructuredBuffer}}{}
\item\contentsline{section}{\textbf{ Instruction\+Tracer\+::uop\+\_\+times\+\_\+t} }{\pageref{structInstructionTracer_1_1uop__times__t}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia} }{\pageref{classParametricDramDirectoryMSI_1_1Utopia}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Utopia\+Cache} }{\pageref{classParametricDramDirectoryMSI_1_1UtopiaCache}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+UTR} }{\pageref{classParametricDramDirectoryMSI_1_1UTR}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::va\+Area\+Reader} }{\pageref{classParametricDramDirectoryMSI_1_1vaAreaReader}}{}
\item\contentsline{section}{\textbf{ Sim\+Futex\+::\+Waiter} }{\pageref{structSimFutex_1_1Waiter}}{}
\item\contentsline{section}{\textbf{ Global\+Predictor\+::\+Way} }{\pageref{classGlobalPredictor_1_1Way}}{}
\item\contentsline{section}{\textbf{ Loop\+Branch\+Predictor\+::\+Way} }{\pageref{classLoopBranchPredictor_1_1Way}}{}
\item\contentsline{section}{\textbf{ Pentium\+MBranch\+Target\+Buffer\+::\+Way} }{\pageref{classPentiumMBranchTargetBuffer_1_1Way}}{}
\item\contentsline{section}{\textbf{ Windows\+::\+Window\+Entry} }{\pageref{structWindows_1_1WindowEntry}}{}
\item\contentsline{section}{\textbf{ Windows} }{\pageref{classWindows}}{}
\item\contentsline{section}{\textbf{ Parametric\+Dram\+Directory\+MSI\+::\+XMem\+Manager} }{\pageref{classParametricDramDirectoryMSI_1_1XMemManager}}{}
\end{DoxyCompactList}
