{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579162634310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579162634316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 10:17:13 2020 " "Processing started: Thu Jan 16 10:17:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579162634316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579162634316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_core -c mips_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_core -c mips_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579162634318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1579162637015 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "dram_w_cahce.v(57) " "Verilog HDL Event Control warning at dram_w_cahce.v(57): Event Control contains a complex event expression" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 57 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1579162637971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dram_w_cahce.v(57) " "Verilog HDL information at dram_w_cahce.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1579162637972 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "dram_w_cahce.v(92) " "Verilog HDL Event Control warning at dram_w_cahce.v(92): Event Control contains a complex event expression" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 92 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1579162637973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dram_w_cahce.v(98) " "Verilog HDL information at dram_w_cahce.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1579162637973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_w_cahce.v 2 2 " "Found 2 design units, including 2 entities, in source file dram_w_cahce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162637983 ""} { "Info" "ISGN_ENTITY_NAME" "2 dram " "Found entity 2: dram" {  } { { "dram_w_cahce.v" "" { Text "/home/sr/labs/lab9/dram_w_cahce.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162637983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162637983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "alu/shift.v" "" { Text "/home/sr/labs/lab9/alu/shift.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162637990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162637990 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_OP_DIAP /home/sr/labs/lab7/alu/defines.v 16 defines.v(15) " "Verilog HDL macro warning at defines.v(15): overriding existing definition for macro \"ALU_OP_DIAP\", which was defined in \"/home/sr/labs/lab7/alu/defines.v\", line 16" {  } { { "/home/sr/labs/lab5-6/alu/defines.v" "" { Text "/home/sr/labs/lab5-6/alu/defines.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579162637994 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(11) " "Verilog HDL Declaration warning at logic.v(11): \"logic\" is SystemVerilog-2005 keyword" {  } { { "alu/logic.v" "" { Text "/home/sr/labs/lab9/alu/logic.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1579162637995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/logic.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "alu/logic.v" "" { Text "/home/sr/labs/lab9/alu/logic.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162637996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162637996 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ALU_OP_DIAP /home/sr/labs/lab7/alu/defines.v 16 defines.v(16) " "Verilog HDL macro warning at defines.v(16): overriding existing definition for macro \"ALU_OP_DIAP\", which was defined in \"/home/sr/labs/lab7/alu/defines.v\", line 16" {  } { { "alu/defines.v" "" { Text "/home/sr/labs/lab9/alu/defines.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579162638000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file alu/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/arithm.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/arithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithm " "Found entity 1: arithm" {  } { { "alu/arithm.v" "" { Text "/home/sr/labs/lab9/alu/arithm.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "/home/sr/labs/lab9/alu/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass " "Found entity 1: bypass" {  } { { "bypass.v" "" { Text "/home/sr/labs/lab9/bypass.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_tb " "Found entity 1: mips_core_tb" {  } { { "mips_core_tb.v" "" { Text "/home/sr/labs/lab9/mips_core_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "/home/sr/labs/lab9/reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638040 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpio.v(33) " "Verilog HDL information at gpio.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1579162638045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpio.v(50) " "Verilog HDL information at gpio.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1579162638045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.v 2 2 " "Found 2 design units, including 2 entities, in source file gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638046 ""} { "Info" "ISGN_ENTITY_NAME" "2 gpio_cell " "Found entity 2: gpio_cell" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 by_mux " "Found entity 1: by_mux" {  } { { "bypass_mux.v" "" { Text "/home/sr/labs/lab9/bypass_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core.v" "" { Text "/home/sr/labs/lab9/mips_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_control " "Found entity 1: main_control" {  } { { "main_control.v" "" { Text "/home/sr/labs/lab9/main_control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm_table.v 0 0 " "Found 0 design units, including 0 entities, in source file asm_table.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pip_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pip_reg " "Found entity 1: pip_reg" {  } { { "pip_reg.v" "" { Text "/home/sr/labs/lab9/pip_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "/home/sr/labs/lab9/alu_control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.v" "" { Text "/home/sr/labs/lab9/extender.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/sr/labs/lab9/data_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "/home/sr/labs/lab9/bus_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "prog_counter.v" "" { Text "/home/sr/labs/lab9/prog_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "/home/sr/labs/lab9/instruction_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file next_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_pc " "Found entity 1: next_pc" {  } { { "next_pc.v" "" { Text "/home/sr/labs/lab9/next_pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.v" "" { Text "/home/sr/labs/lab9/incrementer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_control.v 2 2 " "Found 2 design units, including 2 entities, in source file data_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_control " "Found entity 1: data_control" {  } { { "data_control.v" "" { Text "/home/sr/labs/lab9/data_control.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638126 ""} { "Info" "ISGN_ENTITY_NAME" "2 decod " "Found entity 2: decod" {  } { { "data_control.v" "" { Text "/home/sr/labs/lab9/data_control.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162638126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162638126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_core " "Elaborating entity \"mips_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579162638564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass bypass:bypass_module " "Elaborating entity \"bypass\" for hierarchy \"bypass:bypass_module\"" {  } { { "mips_core.v" "bypass_module" { Text "/home/sr/labs/lab9/mips_core.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer incrementer:inc_0 " "Elaborating entity \"incrementer\" for hierarchy \"incrementer:inc_0\"" {  } { { "mips_core.v" "inc_0" { Text "/home/sr/labs/lab9/mips_core.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_counter prog_counter:pc_0 " "Elaborating entity \"prog_counter\" for hierarchy \"prog_counter:pc_0\"" {  } { { "mips_core.v" "pc_0" { Text "/home/sr/labs/lab9/mips_core.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instr_mem_0 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instr_mem_0\"" {  } { { "mips_core.v" "instr_mem_0" { Text "/home/sr/labs/lab9/mips_core.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638784 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 127 instruction_memory.v(15) " "Verilog HDL warning at instruction_memory.v(15): number of words (21) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "instruction_memory.v" "" { Text "/home/sr/labs/lab9/instruction_memory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1579162638794 "|mips_core|instruction_memory:instr_mem_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.data_a 0 instruction_memory.v(11) " "Net \"instruction_mem.data_a\" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/sr/labs/lab9/instruction_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1579162638806 "|mips_core|instruction_memory:instr_mem_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.waddr_a 0 instruction_memory.v(11) " "Net \"instruction_mem.waddr_a\" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/sr/labs/lab9/instruction_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1579162638806 "|mips_core|instruction_memory:instr_mem_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem.we_a 0 instruction_memory.v(11) " "Net \"instruction_mem.we_a\" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "/home/sr/labs/lab9/instruction_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1579162638807 "|mips_core|instruction_memory:instr_mem_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_reg pip_reg:F_reg_0 " "Elaborating entity \"pip_reg\" for hierarchy \"pip_reg:F_reg_0\"" {  } { { "mips_core.v" "F_reg_0" { Text "/home/sr/labs/lab9/mips_core.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_ctrl_0 " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_ctrl_0\"" {  } { { "mips_core.v" "alu_ctrl_0" { Text "/home/sr/labs/lab9/mips_core.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 alu_control.v(14) " "Verilog HDL assignment warning at alu_control.v(14): truncated value with size 6 to match size of target (5)" {  } { { "alu_control.v" "" { Text "/home/sr/labs/lab9/alu_control.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579162638845 "|mips_core|alu_control:alu_ctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_control main_control:main_ctrl_0 " "Elaborating entity \"main_control\" for hierarchy \"main_control:main_ctrl_0\"" {  } { { "mips_core.v" "main_ctrl_0" { Text "/home/sr/labs/lab9/mips_core.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file_0 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file_0\"" {  } { { "mips_core.v" "reg_file_0" { Text "/home/sr/labs/lab9/mips_core.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638880 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(23) " "Verilog HDL Always Construct warning at reg_file.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "/home/sr/labs/lab9/reg_file.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1579162638933 "|mips_core|reg_file:reg_file_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:ext_0 " "Elaborating entity \"extender\" for hierarchy \"extender:ext_0\"" {  } { { "mips_core.v" "ext_0" { Text "/home/sr/labs/lab9/mips_core.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_pc next_pc:next_pc_0 " "Elaborating entity \"next_pc\" for hierarchy \"next_pc:next_pc_0\"" {  } { { "mips_core.v" "next_pc_0" { Text "/home/sr/labs/lab9/mips_core.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_reg pip_reg:D_reg_0 " "Elaborating entity \"pip_reg\" for hierarchy \"pip_reg:D_reg_0\"" {  } { { "mips_core.v" "D_reg_0" { Text "/home/sr/labs/lab9/mips_core.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pip_reg pip_reg:D_reg_3 " "Elaborating entity \"pip_reg\" for hierarchy \"pip_reg:D_reg_3\"" {  } { { "mips_core.v" "D_reg_3" { Text "/home/sr/labs/lab9/mips_core.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162638973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "by_mux by_mux:by_mux_0 " "Elaborating entity \"by_mux\" for hierarchy \"by_mux:by_mux_0\"" {  } { { "mips_core.v" "by_mux_0" { Text "/home/sr/labs/lab9/mips_core.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_0\"" {  } { { "mips_core.v" "alu_0" { Text "/home/sr/labs/lab9/mips_core.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift alu:alu_0\|shift:shifter_0 " "Elaborating entity \"shift\" for hierarchy \"alu:alu_0\|shift:shifter_0\"" {  } { { "alu/alu.v" "shifter_0" { Text "/home/sr/labs/lab9/alu/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 shift.v(27) " "Verilog HDL assignment warning at shift.v(27): truncated value with size 65 to match size of target (64)" {  } { { "alu/shift.v" "" { Text "/home/sr/labs/lab9/alu/shift.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579162639051 "|mips_core|alu:alu_0|shift:shifter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithm alu:alu_0\|arithm:arithm_0 " "Elaborating entity \"arithm\" for hierarchy \"alu:alu_0\|arithm:arithm_0\"" {  } { { "alu/alu.v" "arithm_0" { Text "/home/sr/labs/lab9/alu/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic alu:alu_0\|logic:logic_0 " "Elaborating entity \"logic\" for hierarchy \"alu:alu_0\|logic:logic_0\"" {  } { { "alu/alu.v" "logic_0" { Text "/home/sr/labs/lab9/alu/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_control data_control:data_control_0 " "Elaborating entity \"data_control\" for hierarchy \"data_control:data_control_0\"" {  } { { "mips_core.v" "data_control_0" { Text "/home/sr/labs/lab9/mips_core.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod data_control:data_control_0\|decod:dec_0 " "Elaborating entity \"decod\" for hierarchy \"data_control:data_control_0\|decod:dec_0\"" {  } { { "data_control.v" "dec_0" { Text "/home/sr/labs/lab9/data_control.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:mux_0 " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:mux_0\"" {  } { { "mips_core.v" "mux_0" { Text "/home/sr/labs/lab9/mips_core.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem_0 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem_0\"" {  } { { "mips_core.v" "data_mem_0" { Text "/home/sr/labs/lab9/mips_core.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639195 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 127 data_memory.v(17) " "Verilog HDL warning at data_memory.v(17): number of words (22) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "data_memory.v" "" { Text "/home/sr/labs/lab9/data_memory.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1579162639213 "|mips_core|data_memory:data_mem_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio_0 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio_0\"" {  } { { "mips_core.v" "gpio_0" { Text "/home/sr/labs/lab9/mips_core.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639253 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "gpio.v(39) " "Verilog HDL Case Statement warning at gpio.v(39): can't check case statement for completeness because the case expression has too many possible states" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 39 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1579162639261 "|mips_core|gpio:gpio_0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "gpio.v(52) " "Verilog HDL Case Statement warning at gpio.v(52): can't check case statement for completeness because the case expression has too many possible states" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 52 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1579162639261 "|mips_core|gpio:gpio_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_cell gpio:gpio_0\|gpio_cell:gpio_0\[0\] " "Elaborating entity \"gpio_cell\" for hierarchy \"gpio:gpio_0\|gpio_cell:gpio_0\[0\]\"" {  } { { "gpio.v" "gpio_0\[0\]" { Text "/home/sr/labs/lab9/gpio.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162639269 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/sr/labs/lab9/db/mips_core.ram0_data_memory_c34c853e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/sr/labs/lab9/db/mips_core.ram0_data_memory_c34c853e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1579162643597 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_memory:data_mem_0\|ram_rtl_0 " "Inferred RAM node \"data_memory:data_mem_0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1579162643599 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/sr/labs/lab9/db/mips_core.ram0_data_memory_c34c853e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/sr/labs/lab9/db/mips_core.ram0_data_memory_c34c853e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1579162643609 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_control:data_control_0\|decod:dec_0\|Ram0 " "RAM logic \"data_control:data_control_0\|decod:dec_0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "data_control.v" "Ram0" { Text "/home/sr/labs/lab9/data_control.v" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1579162643613 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1579162643613 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/sr/labs/lab9/db/mips_core.ram0_instruction_memory_234bd339.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/sr/labs/lab9/db/mips_core.ram0_instruction_memory_234bd339.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1579162643629 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:data_mem_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:data_mem_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mips_core.ram0_data_memory_c34c853e.hdl.mif " "Parameter INIT_FILE set to db/mips_core.ram0_data_memory_c34c853e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1579162647354 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1579162647354 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1579162647354 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_0\|arithm:arithm_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_0\|arithm:arithm_0\|Mod0\"" {  } { { "alu/arithm.v" "Mod0" { Text "/home/sr/labs/lab9/alu/arithm.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579162647361 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu_0\|arithm:arithm_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu_0\|arithm:arithm_0\|Mult0\"" {  } { { "alu/arithm.v" "Mult0" { Text "/home/sr/labs/lab9/alu/arithm.v" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579162647361 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_0\|arithm:arithm_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_0\|arithm:arithm_0\|Div0\"" {  } { { "alu/arithm.v" "Div0" { Text "/home/sr/labs/lab9/alu/arithm.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579162647361 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1579162647361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem_0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"data_memory:data_mem_0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579162648293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem_0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"data_memory:data_mem_0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mips_core.ram0_data_memory_c34c853e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mips_core.ram0_data_memory_c34c853e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648294 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579162648294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ejh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejh1 " "Found entity 1: altsyncram_ejh1" {  } { { "db/altsyncram_ejh1.tdf" "" { Text "/home/sr/labs/lab9/db/altsyncram_ejh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162648531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162648531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_0\|arithm:arithm_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:alu_0\|arithm:arithm_0\|lpm_divide:Mod0\"" {  } { { "alu/arithm.v" "" { Text "/home/sr/labs/lab9/alu/arithm.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579162648625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_0\|arithm:arithm_0\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:alu_0\|arithm:arithm_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162648626 ""}  } { { "alu/arithm.v" "" { Text "/home/sr/labs/lab9/alu/arithm.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579162648626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_28m " "Found entity 1: lpm_divide_28m" {  } { { "db/lpm_divide_28m.tdf" "" { Text "/home/sr/labs/lab9/db/lpm_divide_28m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162648842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162648842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/sr/labs/lab9/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162648882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162648882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "/home/sr/labs/lab9/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162649431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162649431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/sr/labs/lab9/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162649825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162649825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/sr/labs/lab9/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162650041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162650041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_0\|arithm:arithm_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:alu_0\|arithm:arithm_0\|lpm_mult:Mult0\"" {  } { { "alu/arithm.v" "" { Text "/home/sr/labs/lab9/alu/arithm.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_0\|arithm:arithm_0\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:alu_0\|arithm:arithm_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650160 ""}  } { { "alu/arithm.v" "" { Text "/home/sr/labs/lab9/alu/arithm.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579162650160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "/home/sr/labs/lab9/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162650397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162650397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_0\|arithm:arithm_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:alu_0\|arithm:arithm_0\|lpm_divide:Div0\"" {  } { { "alu/arithm.v" "" { Text "/home/sr/labs/lab9/alu/arithm.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579162650423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_0\|arithm:arithm_0\|lpm_divide:Div0 " "Instantiated megafunction \"alu:alu_0\|arithm:arithm_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579162650424 ""}  } { { "alu/arithm.v" "" { Text "/home/sr/labs/lab9/alu/arithm.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579162650424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "/home/sr/labs/lab9/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579162650651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579162650651 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1579162656341 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1579162656341 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[5\]\|io gpio:gpio_0\|Selector90 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[5\]\|io\" to the node \"gpio:gpio_0\|Selector90\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[6\]\|io gpio:gpio_0\|Selector89 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[6\]\|io\" to the node \"gpio:gpio_0\|Selector89\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[7\]\|io gpio:gpio_0\|Selector88 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[7\]\|io\" to the node \"gpio:gpio_0\|Selector88\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[29\]\|io gpio:gpio_0\|Selector66 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[29\]\|io\" to the node \"gpio:gpio_0\|Selector66\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[30\]\|io gpio:gpio_0\|Selector65 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[30\]\|io\" to the node \"gpio:gpio_0\|Selector65\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[31\]\|io gpio:gpio_0\|Selector64 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[31\]\|io\" to the node \"gpio:gpio_0\|Selector64\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[8\]\|io gpio:gpio_0\|Selector87 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[8\]\|io\" to the node \"gpio:gpio_0\|Selector87\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[9\]\|io gpio:gpio_0\|Selector86 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[9\]\|io\" to the node \"gpio:gpio_0\|Selector86\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[10\]\|io gpio:gpio_0\|Selector85 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[10\]\|io\" to the node \"gpio:gpio_0\|Selector85\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[11\]\|io gpio:gpio_0\|Selector84 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[11\]\|io\" to the node \"gpio:gpio_0\|Selector84\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[12\]\|io gpio:gpio_0\|Selector83 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[12\]\|io\" to the node \"gpio:gpio_0\|Selector83\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[13\]\|io gpio:gpio_0\|Selector82 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[13\]\|io\" to the node \"gpio:gpio_0\|Selector82\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[14\]\|io gpio:gpio_0\|Selector81 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[14\]\|io\" to the node \"gpio:gpio_0\|Selector81\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[15\]\|io gpio:gpio_0\|Selector80 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[15\]\|io\" to the node \"gpio:gpio_0\|Selector80\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[16\]\|io gpio:gpio_0\|Selector79 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[16\]\|io\" to the node \"gpio:gpio_0\|Selector79\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[17\]\|io gpio:gpio_0\|Selector78 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[17\]\|io\" to the node \"gpio:gpio_0\|Selector78\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[18\]\|io gpio:gpio_0\|Selector77 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[18\]\|io\" to the node \"gpio:gpio_0\|Selector77\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[19\]\|io gpio:gpio_0\|Selector76 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[19\]\|io\" to the node \"gpio:gpio_0\|Selector76\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[20\]\|io gpio:gpio_0\|Selector75 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[20\]\|io\" to the node \"gpio:gpio_0\|Selector75\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[21\]\|io gpio:gpio_0\|Selector74 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[21\]\|io\" to the node \"gpio:gpio_0\|Selector74\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[22\]\|io gpio:gpio_0\|Selector73 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[22\]\|io\" to the node \"gpio:gpio_0\|Selector73\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[23\]\|io gpio:gpio_0\|Selector72 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[23\]\|io\" to the node \"gpio:gpio_0\|Selector72\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[24\]\|io gpio:gpio_0\|Selector71 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[24\]\|io\" to the node \"gpio:gpio_0\|Selector71\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[25\]\|io gpio:gpio_0\|Selector70 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[25\]\|io\" to the node \"gpio:gpio_0\|Selector70\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[26\]\|io gpio:gpio_0\|Selector69 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[26\]\|io\" to the node \"gpio:gpio_0\|Selector69\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[27\]\|io gpio:gpio_0\|Selector68 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[27\]\|io\" to the node \"gpio:gpio_0\|Selector68\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpio:gpio_0\|gpio_cell:gpio_0\[28\]\|io gpio:gpio_0\|Selector67 " "Converted the fan-out from the tri-state buffer \"gpio:gpio_0\|gpio_cell:gpio_0\[28\]\|io\" to the node \"gpio:gpio_0\|Selector67\" into an OR gate" {  } { { "gpio.v" "" { Text "/home/sr/labs/lab9/gpio.v" 71 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1579162656615 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1579162656615 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "818 " "818 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1579162678294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sr/labs/lab9/output_files/mips_core.map.smsg " "Generated suppressed messages file /home/sr/labs/lab9/output_files/mips_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1579162678729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579162680377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579162680377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4612 " "Implemented 4612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579162681438 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579162681438 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1579162681438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4528 " "Implemented 4528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579162681438 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1579162681438 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1579162681438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579162681438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579162681509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 10:18:01 2020 " "Processing ended: Thu Jan 16 10:18:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579162681509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579162681509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579162681509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579162681509 ""}
