<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Source Files Read</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>File Name with User-Entered Path</TH>
<TH>Used in Netlist</TH>
<TH>File Type</TH>
<TH>File Name with Absolute Path</TH>
<TH>Library</TH>
</TR>
</thead><tbody><TR >
<TD >DE0_Nano.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >bcd_counter.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >/home/brandon/Dropbox/engineering/FPGA clock/FPGA/bcd_counter.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >divide_by_50M.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >/home/brandon/Dropbox/engineering/FPGA clock/FPGA/divide_by_50M.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >count_seconds.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_seconds.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >count_minutes.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_minutes.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >count_hours.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_hours.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >clock_display.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >/home/brandon/Dropbox/engineering/FPGA clock/FPGA/clock_display.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
