{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 20:48:05 2022 " "Info: Processing started: Wed Dec 07 20:48:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab9 -c lab9 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab9 -c lab9 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "c register register s11_moore:inst1\|inst11 s11_moore:inst1\|inst6 500.0 MHz Internal " "Info: Clock \"c\" Internal fmax is restricted to 500.0 MHz between source register \"s11_moore:inst1\|inst11\" and destination register \"s11_moore:inst1\|inst6\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.688 ns + Longest register register " "Info: + Longest register to register delay is 0.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s11_moore:inst1\|inst11 1 REG LCFF_X14_Y1_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N17; Fanout = 8; REG Node = 's11_moore:inst1\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s11_moore:inst1|inst11 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 320 680 744 400 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.272 ns) 0.533 ns s11_moore:inst1\|inst1~22 2 COMB LCCOMB_X14_Y1_N28 1 " "Info: 2: + IC(0.261 ns) + CELL(0.272 ns) = 0.533 ns; Loc. = LCCOMB_X14_Y1_N28; Fanout = 1; COMB Node = 's11_moore:inst1\|inst1~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { s11_moore:inst1|inst11 s11_moore:inst1|inst1~22 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 120 560 624 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.688 ns s11_moore:inst1\|inst6 3 REG LCFF_X14_Y1_N29 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.688 ns; Loc. = LCFF_X14_Y1_N29; Fanout = 6; REG Node = 's11_moore:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { s11_moore:inst1|inst1~22 s11_moore:inst1|inst6 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 62.06 % ) " "Info: Total cell delay = 0.427 ns ( 62.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.261 ns ( 37.94 % ) " "Info: Total interconnect delay = 0.261 ns ( 37.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { s11_moore:inst1|inst11 s11_moore:inst1|inst1~22 s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.688 ns" { s11_moore:inst1|inst11 {} s11_moore:inst1|inst1~22 {} s11_moore:inst1|inst6 {} } { 0.000ns 0.261ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns s11_moore:inst1\|inst6 3 REG LCFF_X14_Y1_N29 6 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X14_Y1_N29; Fanout = 6; REG Node = 's11_moore:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns s11_moore:inst1\|inst11 3 REG LCFF_X14_Y1_N17 8 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X14_Y1_N17; Fanout = 8; REG Node = 's11_moore:inst1\|inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { c~clkctrl s11_moore:inst1|inst11 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 320 680 744 400 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst11 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst11 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 320 680 744 400 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { s11_moore:inst1|inst11 s11_moore:inst1|inst1~22 s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.688 ns" { s11_moore:inst1|inst11 {} s11_moore:inst1|inst1~22 {} s11_moore:inst1|inst6 {} } { 0.000ns 0.261ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst11 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst11 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { s11_moore:inst1|inst6 {} } {  } {  } "" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "s11_moore:inst1\|inst6 x1 c 3.688 ns register " "Info: tsu for register \"s11_moore:inst1\|inst6\" (data pin = \"x1\", clock pin = \"c\") is 3.688 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.070 ns + Longest pin register " "Info: + Longest pin to register delay is 6.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns x1 1 PIN PIN_B15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 7; PIN Node = 'x1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x1 } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 544 712 104 "x1" "" } { 224 176 264 240 "x1" "" } { 216 728 800 232 "x1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.690 ns) + CELL(0.378 ns) 5.915 ns s11_moore:inst1\|inst1~22 2 COMB LCCOMB_X14_Y1_N28 1 " "Info: 2: + IC(4.690 ns) + CELL(0.378 ns) = 5.915 ns; Loc. = LCCOMB_X14_Y1_N28; Fanout = 1; COMB Node = 's11_moore:inst1\|inst1~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { x1 s11_moore:inst1|inst1~22 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 120 560 624 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.070 ns s11_moore:inst1\|inst6 3 REG LCFF_X14_Y1_N29 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.070 ns; Loc. = LCFF_X14_Y1_N29; Fanout = 6; REG Node = 's11_moore:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { s11_moore:inst1|inst1~22 s11_moore:inst1|inst6 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.380 ns ( 22.73 % ) " "Info: Total cell delay = 1.380 ns ( 22.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.690 ns ( 77.27 % ) " "Info: Total interconnect delay = 4.690 ns ( 77.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.070 ns" { x1 s11_moore:inst1|inst1~22 s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.070 ns" { x1 {} x1~combout {} s11_moore:inst1|inst1~22 {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 4.690ns 0.000ns } { 0.000ns 0.847ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns s11_moore:inst1\|inst6 3 REG LCFF_X14_Y1_N29 6 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X14_Y1_N29; Fanout = 6; REG Node = 's11_moore:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 112 680 744 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.070 ns" { x1 s11_moore:inst1|inst1~22 s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.070 ns" { x1 {} x1~combout {} s11_moore:inst1|inst1~22 {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 4.690ns 0.000ns } { 0.000ns 0.847ns 0.378ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c moore_s_y2 s11_moore:inst1\|inst10 7.781 ns register " "Info: tco from clock \"c\" to destination pin \"moore_s_y2\" through register \"s11_moore:inst1\|inst10\" is 7.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns s11_moore:inst1\|inst10 3 REG LCFF_X14_Y1_N27 7 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X14_Y1_N27; Fanout = 7; REG Node = 's11_moore:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { c~clkctrl s11_moore:inst1|inst10 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 232 688 752 312 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst10 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 232 688 752 312 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.215 ns + Longest register pin " "Info: + Longest register to pin delay is 5.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s11_moore:inst1\|inst10 1 REG LCFF_X14_Y1_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N27; Fanout = 7; REG Node = 's11_moore:inst1\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s11_moore:inst1|inst10 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 232 688 752 312 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.366 ns) 0.930 ns s11_moore:inst1\|inst18~22 2 COMB LCCOMB_X14_Y1_N4 1 " "Info: 2: + IC(0.564 ns) + CELL(0.366 ns) = 0.930 ns; Loc. = LCCOMB_X14_Y1_N4; Fanout = 1; COMB Node = 's11_moore:inst1\|inst18~22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { s11_moore:inst1|inst10 s11_moore:inst1|inst18~22 } "NODE_NAME" } } { "s11_moore.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_moore.bdf" { { 272 1176 1240 320 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(1.952 ns) 5.215 ns moore_s_y2 3 PIN PIN_F13 0 " "Info: 3: + IC(2.333 ns) + CELL(1.952 ns) = 5.215 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'moore_s_y2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { s11_moore:inst1|inst18~22 moore_s_y2 } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 208 928 1104 224 "moore_s_y2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 44.45 % ) " "Info: Total cell delay = 2.318 ns ( 44.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.897 ns ( 55.55 % ) " "Info: Total interconnect delay = 2.897 ns ( 55.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.215 ns" { s11_moore:inst1|inst10 s11_moore:inst1|inst18~22 moore_s_y2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.215 ns" { s11_moore:inst1|inst10 {} s11_moore:inst1|inst18~22 {} moore_s_y2 {} } { 0.000ns 0.564ns 2.333ns } { 0.000ns 0.366ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_moore:inst1|inst10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_moore:inst1|inst10 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.215 ns" { s11_moore:inst1|inst10 s11_moore:inst1|inst18~22 moore_s_y2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.215 ns" { s11_moore:inst1|inst10 {} s11_moore:inst1|inst18~22 {} moore_s_y2 {} } { 0.000ns 0.564ns 2.333ns } { 0.000ns 0.366ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "x1 mealy_s_y2 8.420 ns Longest " "Info: Longest tpd from source pin \"x1\" to destination pin \"mealy_s_y2\" is 8.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns x1 1 PIN PIN_B15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 7; PIN Node = 'x1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x1 } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 544 712 104 "x1" "" } { 224 176 264 240 "x1" "" } { 216 728 800 232 "x1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.696 ns) + CELL(0.366 ns) 5.909 ns s11_mealy:inst\|inst14 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(4.696 ns) + CELL(0.366 ns) = 5.909 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 's11_mealy:inst\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { x1 s11_mealy:inst|inst14 } "NODE_NAME" } } { "s11_mealy.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_mealy.bdf" { { 80 744 808 128 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(1.972 ns) 8.420 ns mealy_s_y2 3 PIN PIN_AA16 0 " "Info: 3: + IC(0.539 ns) + CELL(1.972 ns) = 8.420 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'mealy_s_y2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { s11_mealy:inst|inst14 mealy_s_y2 } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 232 392 568 248 "mealy_s_y2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 37.83 % ) " "Info: Total cell delay = 3.185 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.235 ns ( 62.17 % ) " "Info: Total interconnect delay = 5.235 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { x1 s11_mealy:inst|inst14 mealy_s_y2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { x1 {} x1~combout {} s11_mealy:inst|inst14 {} mealy_s_y2 {} } { 0.000ns 0.000ns 4.696ns 0.539ns } { 0.000ns 0.847ns 0.366ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "s11_mealy:inst\|inst6 x1 c -3.284 ns register " "Info: th for register \"s11_mealy:inst\|inst6\" (data pin = \"x1\", clock pin = \"c\") is -3.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 112 280 104 "c" "" } { 192 216 264 208 "c" "" } { 184 744 800 200 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns s11_mealy:inst\|inst6 3 REG LCFF_X14_Y1_N1 6 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X14_Y1_N1; Fanout = 6; REG Node = 's11_mealy:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { c~clkctrl s11_mealy:inst|inst6 } "NODE_NAME" } } { "s11_mealy.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_mealy.bdf" { { 112 264 328 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_mealy:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_mealy:inst|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "s11_mealy.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_mealy.bdf" { { 112 264 328 192 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.905 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns x1 1 PIN PIN_B15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B15; Fanout = 7; PIN Node = 'x1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x1 } "NODE_NAME" } } { "s11.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11.bdf" { { 88 544 712 104 "x1" "" } { 224 176 264 240 "x1" "" } { 216 728 800 232 "x1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.675 ns) + CELL(0.228 ns) 5.750 ns s11_mealy:inst\|inst13~10 2 COMB LCCOMB_X14_Y1_N0 1 " "Info: 2: + IC(4.675 ns) + CELL(0.228 ns) = 5.750 ns; Loc. = LCCOMB_X14_Y1_N0; Fanout = 1; COMB Node = 's11_mealy:inst\|inst13~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { x1 s11_mealy:inst|inst13~10 } "NODE_NAME" } } { "s11_mealy.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_mealy.bdf" { { 72 632 696 120 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.905 ns s11_mealy:inst\|inst6 3 REG LCFF_X14_Y1_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.905 ns; Loc. = LCFF_X14_Y1_N1; Fanout = 6; REG Node = 's11_mealy:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { s11_mealy:inst|inst13~10 s11_mealy:inst|inst6 } "NODE_NAME" } } { "s11_mealy.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab9/s11_mealy.bdf" { { 112 264 328 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.230 ns ( 20.83 % ) " "Info: Total cell delay = 1.230 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.675 ns ( 79.17 % ) " "Info: Total interconnect delay = 4.675 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { x1 s11_mealy:inst|inst13~10 s11_mealy:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.905 ns" { x1 {} x1~combout {} s11_mealy:inst|inst13~10 {} s11_mealy:inst|inst6 {} } { 0.000ns 0.000ns 4.675ns 0.000ns } { 0.000ns 0.847ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { c c~clkctrl s11_mealy:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { c {} c~combout {} c~clkctrl {} s11_mealy:inst|inst6 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { x1 s11_mealy:inst|inst13~10 s11_mealy:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.905 ns" { x1 {} x1~combout {} s11_mealy:inst|inst13~10 {} s11_mealy:inst|inst6 {} } { 0.000ns 0.000ns 4.675ns 0.000ns } { 0.000ns 0.847ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 20:48:05 2022 " "Info: Processing ended: Wed Dec 07 20:48:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
