ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB221:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  62:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  63:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  68:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  69:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  70:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  72:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  73:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****     Error_Handler();
  81:Core/Src/tim.c ****   }
  82:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
  83:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  94:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 101:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c **** }
 104:Core/Src/tim.c **** /* TIM2 init function */
 105:Core/Src/tim.c **** void MX_TIM2_Init(void)
 106:Core/Src/tim.c **** {
  29              		.loc 1 106 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 56
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 8FB0     		sub	sp, sp, #60
  37              		.cfi_def_cfa_offset 64
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 112 3 view .LVU1
  39              		.loc 1 112 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0A93     		str	r3, [sp, #40]
  42 0008 0B93     		str	r3, [sp, #44]
  43 000a 0C93     		str	r3, [sp, #48]
  44 000c 0D93     		str	r3, [sp, #52]
 113:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 113 3 is_stmt 1 view .LVU3
  46              		.loc 1 113 27 is_stmt 0 view .LVU4
  47 000e 0893     		str	r3, [sp, #32]
  48 0010 0993     		str	r3, [sp, #36]
 114:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  49              		.loc 1 114 3 is_stmt 1 view .LVU5
  50              		.loc 1 114 22 is_stmt 0 view .LVU6
  51 0012 0193     		str	r3, [sp, #4]
  52 0014 0293     		str	r3, [sp, #8]
  53 0016 0393     		str	r3, [sp, #12]
  54 0018 0493     		str	r3, [sp, #16]
  55 001a 0593     		str	r3, [sp, #20]
  56 001c 0693     		str	r3, [sp, #24]
  57 001e 0793     		str	r3, [sp, #28]
 115:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 4


 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 119:Core/Src/tim.c ****   htim2.Instance = TIM2;
  58              		.loc 1 119 3 is_stmt 1 view .LVU7
  59              		.loc 1 119 18 is_stmt 0 view .LVU8
  60 0020 1F48     		ldr	r0, .L13
  61 0022 4FF08042 		mov	r2, #1073741824
  62 0026 0260     		str	r2, [r0]
 120:Core/Src/tim.c ****   htim2.Init.Prescaler = 84-1;
  63              		.loc 1 120 3 is_stmt 1 view .LVU9
  64              		.loc 1 120 24 is_stmt 0 view .LVU10
  65 0028 5322     		movs	r2, #83
  66 002a 4260     		str	r2, [r0, #4]
 121:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  67              		.loc 1 121 3 is_stmt 1 view .LVU11
  68              		.loc 1 121 26 is_stmt 0 view .LVU12
  69 002c 8360     		str	r3, [r0, #8]
 122:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
  70              		.loc 1 122 3 is_stmt 1 view .LVU13
  71              		.loc 1 122 21 is_stmt 0 view .LVU14
  72 002e 4FF0FF32 		mov	r2, #-1
  73 0032 C260     		str	r2, [r0, #12]
 123:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  74              		.loc 1 123 3 is_stmt 1 view .LVU15
  75              		.loc 1 123 28 is_stmt 0 view .LVU16
  76 0034 0361     		str	r3, [r0, #16]
 124:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  77              		.loc 1 124 3 is_stmt 1 view .LVU17
  78              		.loc 1 124 32 is_stmt 0 view .LVU18
  79 0036 8361     		str	r3, [r0, #24]
 125:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  80              		.loc 1 125 3 is_stmt 1 view .LVU19
  81              		.loc 1 125 7 is_stmt 0 view .LVU20
  82 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
  83              	.LVL0:
  84              		.loc 1 125 6 discriminator 1 view .LVU21
  85 003c 00BB     		cbnz	r0, .L8
  86              	.L2:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  87              		.loc 1 129 3 is_stmt 1 view .LVU22
  88              		.loc 1 129 34 is_stmt 0 view .LVU23
  89 003e 4FF48053 		mov	r3, #4096
  90 0042 0A93     		str	r3, [sp, #40]
 130:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  91              		.loc 1 130 3 is_stmt 1 view .LVU24
  92              		.loc 1 130 7 is_stmt 0 view .LVU25
  93 0044 0AA9     		add	r1, sp, #40
  94 0046 1648     		ldr	r0, .L13
  95 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  96              	.LVL1:
  97              		.loc 1 130 6 discriminator 1 view .LVU26
  98 004c D8B9     		cbnz	r0, .L9
  99              	.L3:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 5


 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 100              		.loc 1 134 3 is_stmt 1 view .LVU27
 101              		.loc 1 134 7 is_stmt 0 view .LVU28
 102 004e 1448     		ldr	r0, .L13
 103 0050 FFF7FEFF 		bl	HAL_TIM_OC_Init
 104              	.LVL2:
 105              		.loc 1 134 6 discriminator 1 view .LVU29
 106 0054 D0B9     		cbnz	r0, .L10
 107              	.L4:
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****     Error_Handler();
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 108              		.loc 1 138 3 is_stmt 1 view .LVU30
 109              		.loc 1 138 37 is_stmt 0 view .LVU31
 110 0056 0023     		movs	r3, #0
 111 0058 0893     		str	r3, [sp, #32]
 139:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 112              		.loc 1 139 3 is_stmt 1 view .LVU32
 113              		.loc 1 139 33 is_stmt 0 view .LVU33
 114 005a 0993     		str	r3, [sp, #36]
 140:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 115              		.loc 1 140 3 is_stmt 1 view .LVU34
 116              		.loc 1 140 7 is_stmt 0 view .LVU35
 117 005c 08A9     		add	r1, sp, #32
 118 005e 1048     		ldr	r0, .L13
 119 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 120              	.LVL3:
 121              		.loc 1 140 6 discriminator 1 view .LVU36
 122 0064 A8B9     		cbnz	r0, .L11
 123              	.L5:
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 124              		.loc 1 144 3 is_stmt 1 view .LVU37
 125              		.loc 1 144 20 is_stmt 0 view .LVU38
 126 0066 0022     		movs	r2, #0
 127 0068 0192     		str	r2, [sp, #4]
 145:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 128              		.loc 1 145 3 is_stmt 1 view .LVU39
 129              		.loc 1 145 19 is_stmt 0 view .LVU40
 130 006a 0292     		str	r2, [sp, #8]
 146:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 131              		.loc 1 146 3 is_stmt 1 view .LVU41
 132              		.loc 1 146 24 is_stmt 0 view .LVU42
 133 006c 0392     		str	r2, [sp, #12]
 147:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 134              		.loc 1 147 3 is_stmt 1 view .LVU43
 135              		.loc 1 147 24 is_stmt 0 view .LVU44
 136 006e 0592     		str	r2, [sp, #20]
 148:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 137              		.loc 1 148 3 is_stmt 1 view .LVU45
 138              		.loc 1 148 7 is_stmt 0 view .LVU46
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 6


 139 0070 01A9     		add	r1, sp, #4
 140 0072 0B48     		ldr	r0, .L13
 141 0074 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 142              	.LVL4:
 143              		.loc 1 148 6 discriminator 1 view .LVU47
 144 0078 70B9     		cbnz	r0, .L12
 145              	.L1:
 149:Core/Src/tim.c ****   {
 150:Core/Src/tim.c ****     Error_Handler();
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c **** }
 146              		.loc 1 156 1 view .LVU48
 147 007a 0FB0     		add	sp, sp, #60
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 4
 150              		@ sp needed
 151 007c 5DF804FB 		ldr	pc, [sp], #4
 152              	.L8:
 153              		.cfi_restore_state
 127:Core/Src/tim.c ****   }
 154              		.loc 1 127 5 is_stmt 1 view .LVU49
 155 0080 FFF7FEFF 		bl	Error_Handler
 156              	.LVL5:
 157 0084 DBE7     		b	.L2
 158              	.L9:
 132:Core/Src/tim.c ****   }
 159              		.loc 1 132 5 view .LVU50
 160 0086 FFF7FEFF 		bl	Error_Handler
 161              	.LVL6:
 162 008a E0E7     		b	.L3
 163              	.L10:
 136:Core/Src/tim.c ****   }
 164              		.loc 1 136 5 view .LVU51
 165 008c FFF7FEFF 		bl	Error_Handler
 166              	.LVL7:
 167 0090 E1E7     		b	.L4
 168              	.L11:
 142:Core/Src/tim.c ****   }
 169              		.loc 1 142 5 view .LVU52
 170 0092 FFF7FEFF 		bl	Error_Handler
 171              	.LVL8:
 172 0096 E6E7     		b	.L5
 173              	.L12:
 150:Core/Src/tim.c ****   }
 174              		.loc 1 150 5 view .LVU53
 175 0098 FFF7FEFF 		bl	Error_Handler
 176              	.LVL9:
 177              		.loc 1 156 1 is_stmt 0 view .LVU54
 178 009c EDE7     		b	.L1
 179              	.L14:
 180 009e 00BF     		.align	2
 181              	.L13:
 182 00a0 00000000 		.word	htim2
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 7


 183              		.cfi_endproc
 184              	.LFE221:
 186              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 187              		.align	1
 188              		.global	HAL_TIM_PWM_MspInit
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	HAL_TIM_PWM_MspInit:
 194              	.LVL10:
 195              	.LFB223:
 157:Core/Src/tim.c **** /* TIM3 init function */
 158:Core/Src/tim.c **** void MX_TIM3_Init(void)
 159:Core/Src/tim.c **** {
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 166:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 171:Core/Src/tim.c ****   htim3.Instance = TIM3;
 172:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 173:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 174:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 175:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 176:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 177:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 178:Core/Src/tim.c ****   {
 179:Core/Src/tim.c ****     Error_Handler();
 180:Core/Src/tim.c ****   }
 181:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 182:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 183:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 184:Core/Src/tim.c ****   {
 185:Core/Src/tim.c ****     Error_Handler();
 186:Core/Src/tim.c ****   }
 187:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 188:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 189:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 190:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 191:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 192:Core/Src/tim.c ****   {
 193:Core/Src/tim.c ****     Error_Handler();
 194:Core/Src/tim.c ****   }
 195:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 196:Core/Src/tim.c ****   {
 197:Core/Src/tim.c ****     Error_Handler();
 198:Core/Src/tim.c ****   }
 199:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 200:Core/Src/tim.c ****   {
 201:Core/Src/tim.c ****     Error_Handler();
 202:Core/Src/tim.c ****   }
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 8


 203:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****     Error_Handler();
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 210:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c **** }
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 215:Core/Src/tim.c **** {
 196              		.loc 1 215 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 8
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		.loc 1 215 1 is_stmt 0 view .LVU56
 201 0000 00B5     		push	{lr}
 202              		.cfi_def_cfa_offset 4
 203              		.cfi_offset 14, -4
 204 0002 83B0     		sub	sp, sp, #12
 205              		.cfi_def_cfa_offset 16
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 206              		.loc 1 217 3 is_stmt 1 view .LVU57
 207              		.loc 1 217 19 is_stmt 0 view .LVU58
 208 0004 0368     		ldr	r3, [r0]
 209              		.loc 1 217 5 view .LVU59
 210 0006 154A     		ldr	r2, .L21
 211 0008 9342     		cmp	r3, r2
 212 000a 05D0     		beq	.L19
 218:Core/Src/tim.c ****   {
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 222:Core/Src/tim.c ****     /* TIM1 clock enable */
 223:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 226:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 227:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 228:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 231:Core/Src/tim.c ****   }
 232:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 213              		.loc 1 232 8 is_stmt 1 view .LVU60
 214              		.loc 1 232 10 is_stmt 0 view .LVU61
 215 000c 144A     		ldr	r2, .L21+4
 216 000e 9342     		cmp	r3, r2
 217 0010 16D0     		beq	.L20
 218              	.LVL11:
 219              	.L15:
 233:Core/Src/tim.c ****   {
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 235:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 9


 236:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 237:Core/Src/tim.c ****     /* TIM3 clock enable */
 238:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c **** }
 220              		.loc 1 243 1 view .LVU62
 221 0012 03B0     		add	sp, sp, #12
 222              		.cfi_remember_state
 223              		.cfi_def_cfa_offset 4
 224              		@ sp needed
 225 0014 5DF804FB 		ldr	pc, [sp], #4
 226              	.LVL12:
 227              	.L19:
 228              		.cfi_restore_state
 223:Core/Src/tim.c **** 
 229              		.loc 1 223 5 is_stmt 1 view .LVU63
 230              	.LBB2:
 223:Core/Src/tim.c **** 
 231              		.loc 1 223 5 view .LVU64
 232 0018 0022     		movs	r2, #0
 233 001a 0092     		str	r2, [sp]
 223:Core/Src/tim.c **** 
 234              		.loc 1 223 5 view .LVU65
 235 001c 114B     		ldr	r3, .L21+8
 236 001e 596C     		ldr	r1, [r3, #68]
 237 0020 41F00101 		orr	r1, r1, #1
 238 0024 5964     		str	r1, [r3, #68]
 223:Core/Src/tim.c **** 
 239              		.loc 1 223 5 view .LVU66
 240 0026 5B6C     		ldr	r3, [r3, #68]
 241 0028 03F00103 		and	r3, r3, #1
 242 002c 0093     		str	r3, [sp]
 223:Core/Src/tim.c **** 
 243              		.loc 1 223 5 view .LVU67
 244 002e 009B     		ldr	r3, [sp]
 245              	.LBE2:
 223:Core/Src/tim.c **** 
 246              		.loc 1 223 5 view .LVU68
 226:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 247              		.loc 1 226 5 view .LVU69
 248 0030 0F21     		movs	r1, #15
 249 0032 1A20     		movs	r0, #26
 250              	.LVL13:
 226:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 251              		.loc 1 226 5 is_stmt 0 view .LVU70
 252 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 253              	.LVL14:
 227:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 254              		.loc 1 227 5 is_stmt 1 view .LVU71
 255 0038 1A20     		movs	r0, #26
 256 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 257              	.LVL15:
 258 003e E8E7     		b	.L15
 259              	.LVL16:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 10


 260              	.L20:
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 261              		.loc 1 238 5 view .LVU72
 262              	.LBB3:
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 263              		.loc 1 238 5 view .LVU73
 264 0040 0023     		movs	r3, #0
 265 0042 0193     		str	r3, [sp, #4]
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 266              		.loc 1 238 5 view .LVU74
 267 0044 074B     		ldr	r3, .L21+8
 268 0046 1A6C     		ldr	r2, [r3, #64]
 269 0048 42F00202 		orr	r2, r2, #2
 270 004c 1A64     		str	r2, [r3, #64]
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 271              		.loc 1 238 5 view .LVU75
 272 004e 1B6C     		ldr	r3, [r3, #64]
 273 0050 03F00203 		and	r3, r3, #2
 274 0054 0193     		str	r3, [sp, #4]
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 275              		.loc 1 238 5 view .LVU76
 276 0056 019B     		ldr	r3, [sp, #4]
 277              	.LBE3:
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 278              		.loc 1 238 5 discriminator 1 view .LVU77
 279              		.loc 1 243 1 is_stmt 0 view .LVU78
 280 0058 DBE7     		b	.L15
 281              	.L22:
 282 005a 00BF     		.align	2
 283              	.L21:
 284 005c 00000140 		.word	1073807360
 285 0060 00040040 		.word	1073742848
 286 0064 00380240 		.word	1073887232
 287              		.cfi_endproc
 288              	.LFE223:
 290              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 291              		.align	1
 292              		.global	HAL_TIM_Base_MspInit
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	HAL_TIM_Base_MspInit:
 298              	.LVL17:
 299              	.LFB224:
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 246:Core/Src/tim.c **** {
 300              		.loc 1 246 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 304              		.loc 1 248 3 view .LVU80
 305              		.loc 1 248 20 is_stmt 0 view .LVU81
 306 0000 0368     		ldr	r3, [r0]
 307              		.loc 1 248 5 view .LVU82
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 11


 308 0002 B3F1804F 		cmp	r3, #1073741824
 309 0006 00D0     		beq	.L29
 310 0008 7047     		bx	lr
 311              	.L29:
 246:Core/Src/tim.c **** 
 312              		.loc 1 246 1 view .LVU83
 313 000a 00B5     		push	{lr}
 314              		.cfi_def_cfa_offset 4
 315              		.cfi_offset 14, -4
 316 000c 83B0     		sub	sp, sp, #12
 317              		.cfi_def_cfa_offset 16
 249:Core/Src/tim.c ****   {
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 253:Core/Src/tim.c ****     /* TIM2 clock enable */
 254:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 318              		.loc 1 254 5 is_stmt 1 view .LVU84
 319              	.LBB4:
 320              		.loc 1 254 5 view .LVU85
 321 000e 0022     		movs	r2, #0
 322 0010 0192     		str	r2, [sp, #4]
 323              		.loc 1 254 5 view .LVU86
 324 0012 03F50E33 		add	r3, r3, #145408
 325 0016 196C     		ldr	r1, [r3, #64]
 326 0018 41F00101 		orr	r1, r1, #1
 327 001c 1964     		str	r1, [r3, #64]
 328              		.loc 1 254 5 view .LVU87
 329 001e 1B6C     		ldr	r3, [r3, #64]
 330 0020 03F00103 		and	r3, r3, #1
 331 0024 0193     		str	r3, [sp, #4]
 332              		.loc 1 254 5 view .LVU88
 333 0026 019B     		ldr	r3, [sp, #4]
 334              	.LBE4:
 335              		.loc 1 254 5 view .LVU89
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 257:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 336              		.loc 1 257 5 view .LVU90
 337 0028 0521     		movs	r1, #5
 338 002a 1C20     		movs	r0, #28
 339              	.LVL18:
 340              		.loc 1 257 5 is_stmt 0 view .LVU91
 341 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 342              	.LVL19:
 258:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 343              		.loc 1 258 5 is_stmt 1 view .LVU92
 344 0030 1C20     		movs	r0, #28
 345 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 346              	.LVL20:
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 260:Core/Src/tim.c **** 
 261:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 262:Core/Src/tim.c ****   }
 263:Core/Src/tim.c **** }
 347              		.loc 1 263 1 is_stmt 0 view .LVU93
 348 0036 03B0     		add	sp, sp, #12
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 12


 349              		.cfi_def_cfa_offset 4
 350              		@ sp needed
 351 0038 5DF804FB 		ldr	pc, [sp], #4
 352              		.cfi_endproc
 353              	.LFE224:
 355              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 356              		.align	1
 357              		.global	HAL_TIM_MspPostInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	HAL_TIM_MspPostInit:
 363              	.LVL21:
 364              	.LFB225:
 264:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 265:Core/Src/tim.c **** {
 365              		.loc 1 265 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 32
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		.loc 1 265 1 is_stmt 0 view .LVU95
 370 0000 00B5     		push	{lr}
 371              		.cfi_def_cfa_offset 4
 372              		.cfi_offset 14, -4
 373 0002 89B0     		sub	sp, sp, #36
 374              		.cfi_def_cfa_offset 40
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 375              		.loc 1 267 3 is_stmt 1 view .LVU96
 376              		.loc 1 267 20 is_stmt 0 view .LVU97
 377 0004 0023     		movs	r3, #0
 378 0006 0393     		str	r3, [sp, #12]
 379 0008 0493     		str	r3, [sp, #16]
 380 000a 0593     		str	r3, [sp, #20]
 381 000c 0693     		str	r3, [sp, #24]
 382 000e 0793     		str	r3, [sp, #28]
 268:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 383              		.loc 1 268 3 is_stmt 1 view .LVU98
 384              		.loc 1 268 15 is_stmt 0 view .LVU99
 385 0010 0368     		ldr	r3, [r0]
 386              		.loc 1 268 5 view .LVU100
 387 0012 1C4A     		ldr	r2, .L36
 388 0014 9342     		cmp	r3, r2
 389 0016 05D0     		beq	.L34
 269:Core/Src/tim.c ****   {
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 271:Core/Src/tim.c **** 
 272:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 273:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 274:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 275:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 276:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 277:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 278:Core/Src/tim.c ****     */
 279:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_OUT1_PIN_Pin|PWM_OUT2_PIN_Pin|PWM_OUT3_PIN_Pin;
 280:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 13


 282:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 283:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 284:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 289:Core/Src/tim.c ****   }
 290:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 390              		.loc 1 290 8 is_stmt 1 view .LVU101
 391              		.loc 1 290 10 is_stmt 0 view .LVU102
 392 0018 1B4A     		ldr	r2, .L36+4
 393 001a 9342     		cmp	r3, r2
 394 001c 1AD0     		beq	.L35
 395              	.LVL22:
 396              	.L30:
 291:Core/Src/tim.c ****   {
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 297:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 298:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 299:Core/Src/tim.c ****     PC7     ------> TIM3_CH2
 300:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 301:Core/Src/tim.c ****     PC9     ------> TIM3_CH4
 302:Core/Src/tim.c ****     */
 303:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ETB1_MOTOR1_Pin|ETB1_MOTOR2_Pin|ETB2_MOTOR1_Pin|ETB2_MOTOR2_Pin;
 304:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 306:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 307:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 308:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 313:Core/Src/tim.c ****   }
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c **** }
 397              		.loc 1 315 1 view .LVU103
 398 001e 09B0     		add	sp, sp, #36
 399              		.cfi_remember_state
 400              		.cfi_def_cfa_offset 4
 401              		@ sp needed
 402 0020 5DF804FB 		ldr	pc, [sp], #4
 403              	.LVL23:
 404              	.L34:
 405              		.cfi_restore_state
 273:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 406              		.loc 1 273 5 is_stmt 1 view .LVU104
 407              	.LBB5:
 273:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 408              		.loc 1 273 5 view .LVU105
 409 0024 0023     		movs	r3, #0
 410 0026 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 14


 273:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 411              		.loc 1 273 5 view .LVU106
 412 0028 184B     		ldr	r3, .L36+8
 413 002a 1A6B     		ldr	r2, [r3, #48]
 414 002c 42F00102 		orr	r2, r2, #1
 415 0030 1A63     		str	r2, [r3, #48]
 273:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 416              		.loc 1 273 5 view .LVU107
 417 0032 1B6B     		ldr	r3, [r3, #48]
 418 0034 03F00103 		and	r3, r3, #1
 419 0038 0193     		str	r3, [sp, #4]
 273:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 420              		.loc 1 273 5 view .LVU108
 421 003a 019B     		ldr	r3, [sp, #4]
 422              	.LBE5:
 273:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 423              		.loc 1 273 5 view .LVU109
 279:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 424              		.loc 1 279 5 view .LVU110
 279:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 425              		.loc 1 279 25 is_stmt 0 view .LVU111
 426 003c 4FF4E063 		mov	r3, #1792
 427 0040 0393     		str	r3, [sp, #12]
 280:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 428              		.loc 1 280 5 is_stmt 1 view .LVU112
 280:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 280 26 is_stmt 0 view .LVU113
 430 0042 0223     		movs	r3, #2
 431 0044 0493     		str	r3, [sp, #16]
 281:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 432              		.loc 1 281 5 is_stmt 1 view .LVU114
 282:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 433              		.loc 1 282 5 view .LVU115
 283:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 434              		.loc 1 283 5 view .LVU116
 283:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 435              		.loc 1 283 31 is_stmt 0 view .LVU117
 436 0046 0123     		movs	r3, #1
 437 0048 0793     		str	r3, [sp, #28]
 284:Core/Src/tim.c **** 
 438              		.loc 1 284 5 is_stmt 1 view .LVU118
 439 004a 03A9     		add	r1, sp, #12
 440 004c 1048     		ldr	r0, .L36+12
 441              	.LVL24:
 284:Core/Src/tim.c **** 
 442              		.loc 1 284 5 is_stmt 0 view .LVU119
 443 004e FFF7FEFF 		bl	HAL_GPIO_Init
 444              	.LVL25:
 445 0052 E4E7     		b	.L30
 446              	.LVL26:
 447              	.L35:
 296:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 448              		.loc 1 296 5 is_stmt 1 view .LVU120
 449              	.LBB6:
 296:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 450              		.loc 1 296 5 view .LVU121
 451 0054 0023     		movs	r3, #0
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 15


 452 0056 0293     		str	r3, [sp, #8]
 296:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 453              		.loc 1 296 5 view .LVU122
 454 0058 0C4B     		ldr	r3, .L36+8
 455 005a 1A6B     		ldr	r2, [r3, #48]
 456 005c 42F00402 		orr	r2, r2, #4
 457 0060 1A63     		str	r2, [r3, #48]
 296:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 458              		.loc 1 296 5 view .LVU123
 459 0062 1B6B     		ldr	r3, [r3, #48]
 460 0064 03F00403 		and	r3, r3, #4
 461 0068 0293     		str	r3, [sp, #8]
 296:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 462              		.loc 1 296 5 view .LVU124
 463 006a 029B     		ldr	r3, [sp, #8]
 464              	.LBE6:
 296:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 465              		.loc 1 296 5 view .LVU125
 303:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466              		.loc 1 303 5 view .LVU126
 303:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467              		.loc 1 303 25 is_stmt 0 view .LVU127
 468 006c 4FF47073 		mov	r3, #960
 469 0070 0393     		str	r3, [sp, #12]
 304:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 470              		.loc 1 304 5 is_stmt 1 view .LVU128
 304:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 471              		.loc 1 304 26 is_stmt 0 view .LVU129
 472 0072 0223     		movs	r3, #2
 473 0074 0493     		str	r3, [sp, #16]
 305:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 474              		.loc 1 305 5 is_stmt 1 view .LVU130
 306:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 475              		.loc 1 306 5 view .LVU131
 307:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 476              		.loc 1 307 5 view .LVU132
 307:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 477              		.loc 1 307 31 is_stmt 0 view .LVU133
 478 0076 0793     		str	r3, [sp, #28]
 308:Core/Src/tim.c **** 
 479              		.loc 1 308 5 is_stmt 1 view .LVU134
 480 0078 03A9     		add	r1, sp, #12
 481 007a 0648     		ldr	r0, .L36+16
 482              	.LVL27:
 308:Core/Src/tim.c **** 
 483              		.loc 1 308 5 is_stmt 0 view .LVU135
 484 007c FFF7FEFF 		bl	HAL_GPIO_Init
 485              	.LVL28:
 486              		.loc 1 315 1 view .LVU136
 487 0080 CDE7     		b	.L30
 488              	.L37:
 489 0082 00BF     		.align	2
 490              	.L36:
 491 0084 00000140 		.word	1073807360
 492 0088 00040040 		.word	1073742848
 493 008c 00380240 		.word	1073887232
 494 0090 00000240 		.word	1073872896
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 16


 495 0094 00080240 		.word	1073874944
 496              		.cfi_endproc
 497              	.LFE225:
 499              		.section	.text.MX_TIM1_Init,"ax",%progbits
 500              		.align	1
 501              		.global	MX_TIM1_Init
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 506              	MX_TIM1_Init:
 507              	.LFB220:
  33:Core/Src/tim.c **** 
 508              		.loc 1 33 1 is_stmt 1 view -0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 72
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 512 0000 10B5     		push	{r4, lr}
 513              		.cfi_def_cfa_offset 8
 514              		.cfi_offset 4, -8
 515              		.cfi_offset 14, -4
 516 0002 92B0     		sub	sp, sp, #72
 517              		.cfi_def_cfa_offset 80
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 518              		.loc 1 39 3 view .LVU138
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 519              		.loc 1 39 27 is_stmt 0 view .LVU139
 520 0004 0024     		movs	r4, #0
 521 0006 1094     		str	r4, [sp, #64]
 522 0008 1194     		str	r4, [sp, #68]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 523              		.loc 1 40 3 is_stmt 1 view .LVU140
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 524              		.loc 1 40 22 is_stmt 0 view .LVU141
 525 000a 0994     		str	r4, [sp, #36]
 526 000c 0A94     		str	r4, [sp, #40]
 527 000e 0B94     		str	r4, [sp, #44]
 528 0010 0C94     		str	r4, [sp, #48]
 529 0012 0D94     		str	r4, [sp, #52]
 530 0014 0E94     		str	r4, [sp, #56]
 531 0016 0F94     		str	r4, [sp, #60]
  41:Core/Src/tim.c **** 
 532              		.loc 1 41 3 is_stmt 1 view .LVU142
  41:Core/Src/tim.c **** 
 533              		.loc 1 41 34 is_stmt 0 view .LVU143
 534 0018 2022     		movs	r2, #32
 535 001a 2146     		mov	r1, r4
 536 001c 01A8     		add	r0, sp, #4
 537 001e FFF7FEFF 		bl	memset
 538              	.LVL29:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 539              		.loc 1 46 3 is_stmt 1 view .LVU144
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 540              		.loc 1 46 18 is_stmt 0 view .LVU145
 541 0022 3148     		ldr	r0, .L54
 542 0024 314B     		ldr	r3, .L54+4
 543 0026 0360     		str	r3, [r0]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 17


 544              		.loc 1 47 3 is_stmt 1 view .LVU146
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 545              		.loc 1 47 24 is_stmt 0 view .LVU147
 546 0028 4460     		str	r4, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 547              		.loc 1 48 3 is_stmt 1 view .LVU148
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 548              		.loc 1 48 26 is_stmt 0 view .LVU149
 549 002a 8460     		str	r4, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 550              		.loc 1 49 3 is_stmt 1 view .LVU150
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 551              		.loc 1 49 21 is_stmt 0 view .LVU151
 552 002c 4FF6FF73 		movw	r3, #65535
 553 0030 C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 554              		.loc 1 50 3 is_stmt 1 view .LVU152
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 555              		.loc 1 50 28 is_stmt 0 view .LVU153
 556 0032 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 557              		.loc 1 51 3 is_stmt 1 view .LVU154
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 558              		.loc 1 51 32 is_stmt 0 view .LVU155
 559 0034 4461     		str	r4, [r0, #20]
  52:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 560              		.loc 1 52 3 is_stmt 1 view .LVU156
  52:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 561              		.loc 1 52 32 is_stmt 0 view .LVU157
 562 0036 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 563              		.loc 1 53 3 is_stmt 1 view .LVU158
  53:Core/Src/tim.c ****   {
 564              		.loc 1 53 7 is_stmt 0 view .LVU159
 565 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 566              	.LVL30:
  53:Core/Src/tim.c ****   {
 567              		.loc 1 53 6 discriminator 1 view .LVU160
 568 003c 0028     		cmp	r0, #0
 569 003e 3DD1     		bne	.L47
 570              	.L39:
  57:Core/Src/tim.c ****   {
 571              		.loc 1 57 3 is_stmt 1 view .LVU161
  57:Core/Src/tim.c ****   {
 572              		.loc 1 57 7 is_stmt 0 view .LVU162
 573 0040 2948     		ldr	r0, .L54
 574 0042 FFF7FEFF 		bl	HAL_TIM_OC_Init
 575              	.LVL31:
  57:Core/Src/tim.c ****   {
 576              		.loc 1 57 6 discriminator 1 view .LVU163
 577 0046 0028     		cmp	r0, #0
 578 0048 3BD1     		bne	.L48
 579              	.L40:
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 580              		.loc 1 61 3 is_stmt 1 view .LVU164
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 581              		.loc 1 61 37 is_stmt 0 view .LVU165
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 18


 582 004a 0023     		movs	r3, #0
 583 004c 1093     		str	r3, [sp, #64]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 584              		.loc 1 62 3 is_stmt 1 view .LVU166
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 585              		.loc 1 62 33 is_stmt 0 view .LVU167
 586 004e 1193     		str	r3, [sp, #68]
  63:Core/Src/tim.c ****   {
 587              		.loc 1 63 3 is_stmt 1 view .LVU168
  63:Core/Src/tim.c ****   {
 588              		.loc 1 63 7 is_stmt 0 view .LVU169
 589 0050 10A9     		add	r1, sp, #64
 590 0052 2548     		ldr	r0, .L54
 591 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 592              	.LVL32:
  63:Core/Src/tim.c ****   {
 593              		.loc 1 63 6 discriminator 1 view .LVU170
 594 0058 0028     		cmp	r0, #0
 595 005a 35D1     		bne	.L49
 596              	.L41:
  67:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 597              		.loc 1 67 3 is_stmt 1 view .LVU171
  67:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 598              		.loc 1 67 20 is_stmt 0 view .LVU172
 599 005c 6023     		movs	r3, #96
 600 005e 0993     		str	r3, [sp, #36]
  68:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 601              		.loc 1 68 3 is_stmt 1 view .LVU173
  68:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 602              		.loc 1 68 19 is_stmt 0 view .LVU174
 603 0060 0022     		movs	r2, #0
 604 0062 0A92     		str	r2, [sp, #40]
  69:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 605              		.loc 1 69 3 is_stmt 1 view .LVU175
  69:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 606              		.loc 1 69 24 is_stmt 0 view .LVU176
 607 0064 0B92     		str	r2, [sp, #44]
  70:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 608              		.loc 1 70 3 is_stmt 1 view .LVU177
  70:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 609              		.loc 1 70 25 is_stmt 0 view .LVU178
 610 0066 0C92     		str	r2, [sp, #48]
  71:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 611              		.loc 1 71 3 is_stmt 1 view .LVU179
  71:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 612              		.loc 1 71 24 is_stmt 0 view .LVU180
 613 0068 0D92     		str	r2, [sp, #52]
  72:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 614              		.loc 1 72 3 is_stmt 1 view .LVU181
  72:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 615              		.loc 1 72 25 is_stmt 0 view .LVU182
 616 006a 0E92     		str	r2, [sp, #56]
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 617              		.loc 1 73 3 is_stmt 1 view .LVU183
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 618              		.loc 1 73 26 is_stmt 0 view .LVU184
 619 006c 0F92     		str	r2, [sp, #60]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 19


  74:Core/Src/tim.c ****   {
 620              		.loc 1 74 3 is_stmt 1 view .LVU185
  74:Core/Src/tim.c ****   {
 621              		.loc 1 74 7 is_stmt 0 view .LVU186
 622 006e 09A9     		add	r1, sp, #36
 623 0070 1D48     		ldr	r0, .L54
 624 0072 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 625              	.LVL33:
  74:Core/Src/tim.c ****   {
 626              		.loc 1 74 6 discriminator 1 view .LVU187
 627 0076 50BB     		cbnz	r0, .L50
 628              	.L42:
  78:Core/Src/tim.c ****   {
 629              		.loc 1 78 3 is_stmt 1 view .LVU188
  78:Core/Src/tim.c ****   {
 630              		.loc 1 78 7 is_stmt 0 view .LVU189
 631 0078 0422     		movs	r2, #4
 632 007a 09A9     		add	r1, sp, #36
 633 007c 1A48     		ldr	r0, .L54
 634 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 635              	.LVL34:
  78:Core/Src/tim.c ****   {
 636              		.loc 1 78 6 discriminator 1 view .LVU190
 637 0082 38BB     		cbnz	r0, .L51
 638              	.L43:
  82:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 639              		.loc 1 82 3 is_stmt 1 view .LVU191
  82:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 640              		.loc 1 82 20 is_stmt 0 view .LVU192
 641 0084 0023     		movs	r3, #0
 642 0086 0993     		str	r3, [sp, #36]
  83:Core/Src/tim.c ****   {
 643              		.loc 1 83 3 is_stmt 1 view .LVU193
  83:Core/Src/tim.c ****   {
 644              		.loc 1 83 7 is_stmt 0 view .LVU194
 645 0088 0822     		movs	r2, #8
 646 008a 09A9     		add	r1, sp, #36
 647 008c 1648     		ldr	r0, .L54
 648 008e FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 649              	.LVL35:
  83:Core/Src/tim.c ****   {
 650              		.loc 1 83 6 discriminator 1 view .LVU195
 651 0092 10BB     		cbnz	r0, .L52
 652              	.L44:
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 653              		.loc 1 87 3 is_stmt 1 view .LVU196
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 654              		.loc 1 87 40 is_stmt 0 view .LVU197
 655 0094 0023     		movs	r3, #0
 656 0096 0193     		str	r3, [sp, #4]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 657              		.loc 1 88 3 is_stmt 1 view .LVU198
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 658              		.loc 1 88 41 is_stmt 0 view .LVU199
 659 0098 0293     		str	r3, [sp, #8]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 660              		.loc 1 89 3 is_stmt 1 view .LVU200
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 20


  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 661              		.loc 1 89 34 is_stmt 0 view .LVU201
 662 009a 0393     		str	r3, [sp, #12]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 663              		.loc 1 90 3 is_stmt 1 view .LVU202
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 664              		.loc 1 90 33 is_stmt 0 view .LVU203
 665 009c 0493     		str	r3, [sp, #16]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 666              		.loc 1 91 3 is_stmt 1 view .LVU204
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 667              		.loc 1 91 35 is_stmt 0 view .LVU205
 668 009e 0593     		str	r3, [sp, #20]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 669              		.loc 1 92 3 is_stmt 1 view .LVU206
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 670              		.loc 1 92 38 is_stmt 0 view .LVU207
 671 00a0 4FF40052 		mov	r2, #8192
 672 00a4 0692     		str	r2, [sp, #24]
  93:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 673              		.loc 1 93 3 is_stmt 1 view .LVU208
  93:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 674              		.loc 1 93 40 is_stmt 0 view .LVU209
 675 00a6 0893     		str	r3, [sp, #32]
  94:Core/Src/tim.c ****   {
 676              		.loc 1 94 3 is_stmt 1 view .LVU210
  94:Core/Src/tim.c ****   {
 677              		.loc 1 94 7 is_stmt 0 view .LVU211
 678 00a8 01A9     		add	r1, sp, #4
 679 00aa 0F48     		ldr	r0, .L54
 680 00ac FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 681              	.LVL36:
  94:Core/Src/tim.c ****   {
 682              		.loc 1 94 6 discriminator 1 view .LVU212
 683 00b0 B0B9     		cbnz	r0, .L53
 684              	.L45:
 101:Core/Src/tim.c **** 
 685              		.loc 1 101 3 is_stmt 1 view .LVU213
 686 00b2 0D48     		ldr	r0, .L54
 687 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 688              	.LVL37:
 103:Core/Src/tim.c **** /* TIM2 init function */
 689              		.loc 1 103 1 is_stmt 0 view .LVU214
 690 00b8 12B0     		add	sp, sp, #72
 691              		.cfi_remember_state
 692              		.cfi_def_cfa_offset 8
 693              		@ sp needed
 694 00ba 10BD     		pop	{r4, pc}
 695              	.L47:
 696              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 697              		.loc 1 55 5 is_stmt 1 view .LVU215
 698 00bc FFF7FEFF 		bl	Error_Handler
 699              	.LVL38:
 700 00c0 BEE7     		b	.L39
 701              	.L48:
  59:Core/Src/tim.c ****   }
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 21


 702              		.loc 1 59 5 view .LVU216
 703 00c2 FFF7FEFF 		bl	Error_Handler
 704              	.LVL39:
 705 00c6 C0E7     		b	.L40
 706              	.L49:
  65:Core/Src/tim.c ****   }
 707              		.loc 1 65 5 view .LVU217
 708 00c8 FFF7FEFF 		bl	Error_Handler
 709              	.LVL40:
 710 00cc C6E7     		b	.L41
 711              	.L50:
  76:Core/Src/tim.c ****   }
 712              		.loc 1 76 5 view .LVU218
 713 00ce FFF7FEFF 		bl	Error_Handler
 714              	.LVL41:
 715 00d2 D1E7     		b	.L42
 716              	.L51:
  80:Core/Src/tim.c ****   }
 717              		.loc 1 80 5 view .LVU219
 718 00d4 FFF7FEFF 		bl	Error_Handler
 719              	.LVL42:
 720 00d8 D4E7     		b	.L43
 721              	.L52:
  85:Core/Src/tim.c ****   }
 722              		.loc 1 85 5 view .LVU220
 723 00da FFF7FEFF 		bl	Error_Handler
 724              	.LVL43:
 725 00de D9E7     		b	.L44
 726              	.L53:
  96:Core/Src/tim.c ****   }
 727              		.loc 1 96 5 view .LVU221
 728 00e0 FFF7FEFF 		bl	Error_Handler
 729              	.LVL44:
 730 00e4 E5E7     		b	.L45
 731              	.L55:
 732 00e6 00BF     		.align	2
 733              	.L54:
 734 00e8 00000000 		.word	htim1
 735 00ec 00000140 		.word	1073807360
 736              		.cfi_endproc
 737              	.LFE220:
 739              		.section	.text.MX_TIM3_Init,"ax",%progbits
 740              		.align	1
 741              		.global	MX_TIM3_Init
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 746              	MX_TIM3_Init:
 747              	.LFB222:
 159:Core/Src/tim.c **** 
 748              		.loc 1 159 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 40
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752 0000 00B5     		push	{lr}
 753              		.cfi_def_cfa_offset 4
 754              		.cfi_offset 14, -4
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 22


 755 0002 8BB0     		sub	sp, sp, #44
 756              		.cfi_def_cfa_offset 48
 165:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 757              		.loc 1 165 3 view .LVU223
 165:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 758              		.loc 1 165 27 is_stmt 0 view .LVU224
 759 0004 0023     		movs	r3, #0
 760 0006 0893     		str	r3, [sp, #32]
 761 0008 0993     		str	r3, [sp, #36]
 166:Core/Src/tim.c **** 
 762              		.loc 1 166 3 is_stmt 1 view .LVU225
 166:Core/Src/tim.c **** 
 763              		.loc 1 166 22 is_stmt 0 view .LVU226
 764 000a 0193     		str	r3, [sp, #4]
 765 000c 0293     		str	r3, [sp, #8]
 766 000e 0393     		str	r3, [sp, #12]
 767 0010 0493     		str	r3, [sp, #16]
 768 0012 0593     		str	r3, [sp, #20]
 769 0014 0693     		str	r3, [sp, #24]
 770 0016 0793     		str	r3, [sp, #28]
 171:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 771              		.loc 1 171 3 is_stmt 1 view .LVU227
 171:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 772              		.loc 1 171 18 is_stmt 0 view .LVU228
 773 0018 2548     		ldr	r0, .L70
 774 001a 264A     		ldr	r2, .L70+4
 775 001c 0260     		str	r2, [r0]
 172:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 776              		.loc 1 172 3 is_stmt 1 view .LVU229
 172:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 777              		.loc 1 172 24 is_stmt 0 view .LVU230
 778 001e 4360     		str	r3, [r0, #4]
 173:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 779              		.loc 1 173 3 is_stmt 1 view .LVU231
 173:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 780              		.loc 1 173 26 is_stmt 0 view .LVU232
 781 0020 8360     		str	r3, [r0, #8]
 174:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 782              		.loc 1 174 3 is_stmt 1 view .LVU233
 174:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 783              		.loc 1 174 21 is_stmt 0 view .LVU234
 784 0022 4FF6FF72 		movw	r2, #65535
 785 0026 C260     		str	r2, [r0, #12]
 175:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 786              		.loc 1 175 3 is_stmt 1 view .LVU235
 175:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 787              		.loc 1 175 28 is_stmt 0 view .LVU236
 788 0028 0361     		str	r3, [r0, #16]
 176:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 789              		.loc 1 176 3 is_stmt 1 view .LVU237
 176:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 790              		.loc 1 176 32 is_stmt 0 view .LVU238
 791 002a 8361     		str	r3, [r0, #24]
 177:Core/Src/tim.c ****   {
 792              		.loc 1 177 3 is_stmt 1 view .LVU239
 177:Core/Src/tim.c ****   {
 793              		.loc 1 177 7 is_stmt 0 view .LVU240
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 23


 794 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 795              	.LVL45:
 177:Core/Src/tim.c ****   {
 796              		.loc 1 177 6 discriminator 1 view .LVU241
 797 0030 58BB     		cbnz	r0, .L64
 798              	.L57:
 181:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 799              		.loc 1 181 3 is_stmt 1 view .LVU242
 181:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800              		.loc 1 181 37 is_stmt 0 view .LVU243
 801 0032 0023     		movs	r3, #0
 802 0034 0893     		str	r3, [sp, #32]
 182:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 803              		.loc 1 182 3 is_stmt 1 view .LVU244
 182:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804              		.loc 1 182 33 is_stmt 0 view .LVU245
 805 0036 0993     		str	r3, [sp, #36]
 183:Core/Src/tim.c ****   {
 806              		.loc 1 183 3 is_stmt 1 view .LVU246
 183:Core/Src/tim.c ****   {
 807              		.loc 1 183 7 is_stmt 0 view .LVU247
 808 0038 08A9     		add	r1, sp, #32
 809 003a 1D48     		ldr	r0, .L70
 810 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 811              	.LVL46:
 183:Core/Src/tim.c ****   {
 812              		.loc 1 183 6 discriminator 1 view .LVU248
 813 0040 30BB     		cbnz	r0, .L65
 814              	.L58:
 187:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 815              		.loc 1 187 3 is_stmt 1 view .LVU249
 187:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 816              		.loc 1 187 20 is_stmt 0 view .LVU250
 817 0042 6023     		movs	r3, #96
 818 0044 0193     		str	r3, [sp, #4]
 188:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 819              		.loc 1 188 3 is_stmt 1 view .LVU251
 188:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 820              		.loc 1 188 19 is_stmt 0 view .LVU252
 821 0046 0022     		movs	r2, #0
 822 0048 0292     		str	r2, [sp, #8]
 189:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 823              		.loc 1 189 3 is_stmt 1 view .LVU253
 189:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 824              		.loc 1 189 24 is_stmt 0 view .LVU254
 825 004a 0392     		str	r2, [sp, #12]
 190:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 826              		.loc 1 190 3 is_stmt 1 view .LVU255
 190:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 827              		.loc 1 190 24 is_stmt 0 view .LVU256
 828 004c 0592     		str	r2, [sp, #20]
 191:Core/Src/tim.c ****   {
 829              		.loc 1 191 3 is_stmt 1 view .LVU257
 191:Core/Src/tim.c ****   {
 830              		.loc 1 191 7 is_stmt 0 view .LVU258
 831 004e 01A9     		add	r1, sp, #4
 832 0050 1748     		ldr	r0, .L70
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 24


 833 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 834              	.LVL47:
 191:Core/Src/tim.c ****   {
 835              		.loc 1 191 6 discriminator 1 view .LVU259
 836 0056 F0B9     		cbnz	r0, .L66
 837              	.L59:
 195:Core/Src/tim.c ****   {
 838              		.loc 1 195 3 is_stmt 1 view .LVU260
 195:Core/Src/tim.c ****   {
 839              		.loc 1 195 7 is_stmt 0 view .LVU261
 840 0058 0422     		movs	r2, #4
 841 005a 0DEB0201 		add	r1, sp, r2
 842 005e 1448     		ldr	r0, .L70
 843 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 844              	.LVL48:
 195:Core/Src/tim.c ****   {
 845              		.loc 1 195 6 discriminator 1 view .LVU262
 846 0064 D0B9     		cbnz	r0, .L67
 847              	.L60:
 199:Core/Src/tim.c ****   {
 848              		.loc 1 199 3 is_stmt 1 view .LVU263
 199:Core/Src/tim.c ****   {
 849              		.loc 1 199 7 is_stmt 0 view .LVU264
 850 0066 0822     		movs	r2, #8
 851 0068 01A9     		add	r1, sp, #4
 852 006a 1148     		ldr	r0, .L70
 853 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 854              	.LVL49:
 199:Core/Src/tim.c ****   {
 855              		.loc 1 199 6 discriminator 1 view .LVU265
 856 0070 B8B9     		cbnz	r0, .L68
 857              	.L61:
 203:Core/Src/tim.c ****   {
 858              		.loc 1 203 3 is_stmt 1 view .LVU266
 203:Core/Src/tim.c ****   {
 859              		.loc 1 203 7 is_stmt 0 view .LVU267
 860 0072 0C22     		movs	r2, #12
 861 0074 01A9     		add	r1, sp, #4
 862 0076 0E48     		ldr	r0, .L70
 863 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 864              	.LVL50:
 203:Core/Src/tim.c ****   {
 865              		.loc 1 203 6 discriminator 1 view .LVU268
 866 007c A0B9     		cbnz	r0, .L69
 867              	.L62:
 210:Core/Src/tim.c **** 
 868              		.loc 1 210 3 is_stmt 1 view .LVU269
 869 007e 0C48     		ldr	r0, .L70
 870 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 871              	.LVL51:
 212:Core/Src/tim.c **** 
 872              		.loc 1 212 1 is_stmt 0 view .LVU270
 873 0084 0BB0     		add	sp, sp, #44
 874              		.cfi_remember_state
 875              		.cfi_def_cfa_offset 4
 876              		@ sp needed
 877 0086 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 25


 878              	.L64:
 879              		.cfi_restore_state
 179:Core/Src/tim.c ****   }
 880              		.loc 1 179 5 is_stmt 1 view .LVU271
 881 008a FFF7FEFF 		bl	Error_Handler
 882              	.LVL52:
 883 008e D0E7     		b	.L57
 884              	.L65:
 185:Core/Src/tim.c ****   }
 885              		.loc 1 185 5 view .LVU272
 886 0090 FFF7FEFF 		bl	Error_Handler
 887              	.LVL53:
 888 0094 D5E7     		b	.L58
 889              	.L66:
 193:Core/Src/tim.c ****   }
 890              		.loc 1 193 5 view .LVU273
 891 0096 FFF7FEFF 		bl	Error_Handler
 892              	.LVL54:
 893 009a DDE7     		b	.L59
 894              	.L67:
 197:Core/Src/tim.c ****   }
 895              		.loc 1 197 5 view .LVU274
 896 009c FFF7FEFF 		bl	Error_Handler
 897              	.LVL55:
 898 00a0 E1E7     		b	.L60
 899              	.L68:
 201:Core/Src/tim.c ****   }
 900              		.loc 1 201 5 view .LVU275
 901 00a2 FFF7FEFF 		bl	Error_Handler
 902              	.LVL56:
 903 00a6 E4E7     		b	.L61
 904              	.L69:
 205:Core/Src/tim.c ****   }
 905              		.loc 1 205 5 view .LVU276
 906 00a8 FFF7FEFF 		bl	Error_Handler
 907              	.LVL57:
 908 00ac E7E7     		b	.L62
 909              	.L71:
 910 00ae 00BF     		.align	2
 911              	.L70:
 912 00b0 00000000 		.word	htim3
 913 00b4 00040040 		.word	1073742848
 914              		.cfi_endproc
 915              	.LFE222:
 917              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 918              		.align	1
 919              		.global	HAL_TIM_PWM_MspDeInit
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	HAL_TIM_PWM_MspDeInit:
 925              	.LVL58:
 926              	.LFB226:
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 318:Core/Src/tim.c **** {
 927              		.loc 1 318 1 view -0
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 26


 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931              		.loc 1 318 1 is_stmt 0 view .LVU278
 932 0000 08B5     		push	{r3, lr}
 933              		.cfi_def_cfa_offset 8
 934              		.cfi_offset 3, -8
 935              		.cfi_offset 14, -4
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 936              		.loc 1 320 3 is_stmt 1 view .LVU279
 937              		.loc 1 320 19 is_stmt 0 view .LVU280
 938 0002 0368     		ldr	r3, [r0]
 939              		.loc 1 320 5 view .LVU281
 940 0004 0B4A     		ldr	r2, .L78
 941 0006 9342     		cmp	r3, r2
 942 0008 03D0     		beq	.L76
 321:Core/Src/tim.c ****   {
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 325:Core/Src/tim.c ****     /* Peripheral clock disable */
 326:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 329:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 333:Core/Src/tim.c ****   }
 334:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 943              		.loc 1 334 8 is_stmt 1 view .LVU282
 944              		.loc 1 334 10 is_stmt 0 view .LVU283
 945 000a 0B4A     		ldr	r2, .L78+4
 946 000c 9342     		cmp	r3, r2
 947 000e 0AD0     		beq	.L77
 948              	.LVL59:
 949              	.L72:
 335:Core/Src/tim.c ****   {
 336:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 339:Core/Src/tim.c ****     /* Peripheral clock disable */
 340:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 341:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 344:Core/Src/tim.c ****   }
 345:Core/Src/tim.c **** }
 950              		.loc 1 345 1 view .LVU284
 951 0010 08BD     		pop	{r3, pc}
 952              	.LVL60:
 953              	.L76:
 326:Core/Src/tim.c **** 
 954              		.loc 1 326 5 is_stmt 1 view .LVU285
 955 0012 02F59C32 		add	r2, r2, #79872
 956 0016 536C     		ldr	r3, [r2, #68]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 27


 957 0018 23F00103 		bic	r3, r3, #1
 958 001c 5364     		str	r3, [r2, #68]
 329:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 959              		.loc 1 329 5 view .LVU286
 960 001e 1A20     		movs	r0, #26
 961              	.LVL61:
 329:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 962              		.loc 1 329 5 is_stmt 0 view .LVU287
 963 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 964              	.LVL62:
 965 0024 F4E7     		b	.L72
 966              	.LVL63:
 967              	.L77:
 340:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 968              		.loc 1 340 5 is_stmt 1 view .LVU288
 969 0026 02F50D32 		add	r2, r2, #144384
 970 002a 136C     		ldr	r3, [r2, #64]
 971 002c 23F00203 		bic	r3, r3, #2
 972 0030 1364     		str	r3, [r2, #64]
 973              		.loc 1 345 1 is_stmt 0 view .LVU289
 974 0032 EDE7     		b	.L72
 975              	.L79:
 976              		.align	2
 977              	.L78:
 978 0034 00000140 		.word	1073807360
 979 0038 00040040 		.word	1073742848
 980              		.cfi_endproc
 981              	.LFE226:
 983              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 984              		.align	1
 985              		.global	HAL_TIM_Base_MspDeInit
 986              		.syntax unified
 987              		.thumb
 988              		.thumb_func
 990              	HAL_TIM_Base_MspDeInit:
 991              	.LVL64:
 992              	.LFB227:
 346:Core/Src/tim.c **** 
 347:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 348:Core/Src/tim.c **** {
 993              		.loc 1 348 1 is_stmt 1 view -0
 994              		.cfi_startproc
 995              		@ args = 0, pretend = 0, frame = 0
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 997              		.loc 1 348 1 is_stmt 0 view .LVU291
 998 0000 08B5     		push	{r3, lr}
 999              		.cfi_def_cfa_offset 8
 1000              		.cfi_offset 3, -8
 1001              		.cfi_offset 14, -4
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 1002              		.loc 1 350 3 is_stmt 1 view .LVU292
 1003              		.loc 1 350 20 is_stmt 0 view .LVU293
 1004 0002 0368     		ldr	r3, [r0]
 1005              		.loc 1 350 5 view .LVU294
 1006 0004 B3F1804F 		cmp	r3, #1073741824
 1007 0008 00D0     		beq	.L83
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 28


 1008              	.LVL65:
 1009              	.L80:
 351:Core/Src/tim.c ****   {
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 355:Core/Src/tim.c ****     /* Peripheral clock disable */
 356:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 359:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c **** }
 1010              		.loc 1 364 1 view .LVU295
 1011 000a 08BD     		pop	{r3, pc}
 1012              	.LVL66:
 1013              	.L83:
 356:Core/Src/tim.c **** 
 1014              		.loc 1 356 5 is_stmt 1 view .LVU296
 1015 000c 044A     		ldr	r2, .L84
 1016 000e 136C     		ldr	r3, [r2, #64]
 1017 0010 23F00103 		bic	r3, r3, #1
 1018 0014 1364     		str	r3, [r2, #64]
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1019              		.loc 1 359 5 view .LVU297
 1020 0016 1C20     		movs	r0, #28
 1021              	.LVL67:
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1022              		.loc 1 359 5 is_stmt 0 view .LVU298
 1023 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1024              	.LVL68:
 1025              		.loc 1 364 1 view .LVU299
 1026 001c F5E7     		b	.L80
 1027              	.L85:
 1028 001e 00BF     		.align	2
 1029              	.L84:
 1030 0020 00380240 		.word	1073887232
 1031              		.cfi_endproc
 1032              	.LFE227:
 1034              		.global	htim3
 1035              		.section	.bss.htim3,"aw",%nobits
 1036              		.align	2
 1039              	htim3:
 1040 0000 00000000 		.space	72
 1040      00000000 
 1040      00000000 
 1040      00000000 
 1040      00000000 
 1041              		.global	htim2
 1042              		.section	.bss.htim2,"aw",%nobits
 1043              		.align	2
 1046              	htim2:
 1047 0000 00000000 		.space	72
 1047      00000000 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 29


 1047      00000000 
 1047      00000000 
 1047      00000000 
 1048              		.global	htim1
 1049              		.section	.bss.htim1,"aw",%nobits
 1050              		.align	2
 1053              	htim1:
 1054 0000 00000000 		.space	72
 1054      00000000 
 1054      00000000 
 1054      00000000 
 1054      00000000 
 1055              		.text
 1056              	.Letext0:
 1057              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1058              		.file 3 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 1059              		.file 4 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 1060              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1061              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1062              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1063              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1064              		.file 9 "Core/Inc/tim.h"
 1065              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1066              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1067              		.file 12 "Core/Inc/main.h"
 1068              		.file 13 "<built-in>"
ARM GAS  C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:21     .text.MX_TIM2_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:182    .text.MX_TIM2_Init:000000a0 $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:1046   .bss.htim2:00000000 htim2
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:187    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:193    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:284    .text.HAL_TIM_PWM_MspInit:0000005c $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:291    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:297    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:356    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:362    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:491    .text.HAL_TIM_MspPostInit:00000084 $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:500    .text.MX_TIM1_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:506    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:734    .text.MX_TIM1_Init:000000e8 $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:1053   .bss.htim1:00000000 htim1
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:740    .text.MX_TIM3_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:746    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:912    .text.MX_TIM3_Init:000000b0 $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:1039   .bss.htim3:00000000 htim3
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:918    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:924    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:978    .text.HAL_TIM_PWM_MspDeInit:00000034 $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:984    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:990    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:1030   .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:1036   .bss.htim3:00000000 $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:1043   .bss.htim2:00000000 $d
C:\Users\alireza\AppData\Local\Temp\cchZdOwj.s:1050   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
