# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# $Id: //acds/rel/13.1/ip/sld/trace/monitors/altera_trace_printf_monitor/altera_trace_printf_monitor_hw.tcl#2 $
# $Revision: #2 $
# $Date: 2013/08/15 $
# $Author: aferrucc $
# TCL File Generated by Component Editor 12.1
# Thu Sep 27 17:40:03 PDT 2012
# DO NOT MODIFY


# 
# altera_trace_printf_monitor "Altera Trace Printf Monitor" v1.0
# null 2012.09.27.17:40:03
# 
# 

# 
# request TCL package from ACDS 12.1
# 
package require -exact qsys 12.1


# 
# module altera_trace_printf_monitor
# 
set_module_property NAME altera_trace_printf_monitor
set_module_property VERSION 13.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME "Altera Trace Printf Monitor"
set_module_property AUTHOR "Altera Corporation"
set_module_property GROUP "Verification/Debug & Performance"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL altera_trace_printf_monitor
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file altera_trace_printf_monitor.sv SYSTEM_VERILOG PATH altera_trace_printf_monitor.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL altera_trace_printf_monitor
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file altera_trace_printf_monitor.sv SYSTEM_VERILOG PATH altera_trace_printf_monitor.sv


# 
# parameters
# 
add_parameter CAPTURE_DATAWIDTH INTEGER 128
set_parameter_property CAPTURE_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property CAPTURE_DATAWIDTH DISPLAY_NAME CAPTURE_DATAWIDTH
set_parameter_property CAPTURE_DATAWIDTH TYPE INTEGER
set_parameter_property CAPTURE_DATAWIDTH ENABLED false
set_parameter_property CAPTURE_DATAWIDTH UNITS None
set_parameter_property CAPTURE_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CAPTURE_DATAWIDTH HDL_PARAMETER true
add_parameter FULL_TS_LENGTH INTEGER 40 ""
set_parameter_property FULL_TS_LENGTH DEFAULT_VALUE 40
set_parameter_property FULL_TS_LENGTH DISPLAY_NAME FULL_TS_LENGTH
set_parameter_property FULL_TS_LENGTH TYPE INTEGER
set_parameter_property FULL_TS_LENGTH ENABLED false
set_parameter_property FULL_TS_LENGTH UNITS None
set_parameter_property FULL_TS_LENGTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property FULL_TS_LENGTH DESCRIPTION ""
set_parameter_property FULL_TS_LENGTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point control
# 
add_interface control avalon end
set_interface_property control addressUnits WORDS
set_interface_property control associatedClock clock
set_interface_property control associatedReset reset
set_interface_property control bitsPerSymbol 8
set_interface_property control burstOnBurstBoundariesOnly false
set_interface_property control burstcountUnits WORDS
set_interface_property control explicitAddressSpan 0
set_interface_property control holdTime 0
set_interface_property control linewrapBursts false
set_interface_property control maximumPendingReadTransactions 0
set_interface_property control readLatency 0
set_interface_property control readWaitTime 1
set_interface_property control setupTime 0
set_interface_property control timingUnits Cycles
set_interface_property control writeWaitTime 0
set_interface_property control ENABLED true

add_interface_port control control_read read Input 1
add_interface_port control control_byteenable byteenable Input CAPTURE_DATAWIDTH/8
add_interface_port control control_address address Input 1
add_interface_port control control_readdata readdata Output CAPTURE_DATAWIDTH
set_interface_assignment control embeddedsw.configuration.isFlash 0
set_interface_assignment control embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment control embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment control embeddedsw.configuration.isPrintableDevice 0


# 
# connection point data
# 
add_interface data avalon end
set_interface_property data addressUnits SYMBOLS
set_interface_property data associatedClock clock
set_interface_property data associatedReset reset
set_interface_property data bitsPerSymbol 8
set_interface_property data burstOnBurstBoundariesOnly false
set_interface_property data burstcountUnits WORDS
set_interface_property data explicitAddressSpan 0
set_interface_property data holdTime 0
set_interface_property data linewrapBursts false
set_interface_property data maximumPendingReadTransactions 0
set_interface_property data readLatency 0
set_interface_property data readWaitTime 1
set_interface_property data setupTime 0
set_interface_property data timingUnits Cycles
set_interface_property data writeWaitTime 1
set_interface_property data ENABLED true
set_interface_property data CMSIS_SVD_FILE altera_trace_printf_monitor.svd

add_interface_port data data_writedata writedata Input CAPTURE_DATAWIDTH
add_interface_port data data_byteenable byteenable Input CAPTURE_DATAWIDTH/8
add_interface_port data data_write write Input 1
add_interface_port data data_address address Input 5
set_interface_assignment data embeddedsw.configuration.isFlash 0
set_interface_assignment data embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment data embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment data embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true

add_interface_port reset reset reset Input 1


# 
# connection point capture
# 
add_interface capture avalon_streaming start
set_interface_property capture associatedClock clock
set_interface_property capture associatedReset reset
set_interface_property capture dataBitsPerSymbol 8
set_interface_property capture errorDescriptor ""
set_interface_property capture firstSymbolInHighOrderBits true
set_interface_property capture maxChannel 0
set_interface_property capture readyLatency 0
set_interface_property capture ENABLED true

add_interface_port capture capture_data data Output CAPTURE_DATAWIDTH
add_interface_port capture capture_valid valid Output 1
add_interface_port capture capture_ready ready Input 1
add_interface_port capture capture_startofpacket startofpacket Output 1
add_interface_port capture capture_endofpacket endofpacket Output 1

set_interface_assignment capture debug.providesServices traceMonitor
set_interface_assignment capture debug.interfaceGroup {associatedControl control}
set_interface_assignment capture debug.monitoredInterfaces data
