29       
0 fpga_options_defs.v
0 /home/zhou/eda/synopsys/vcs/etc/systemverilog/fpga_options_defs.v
0 core.v
0 /home/zhou/eda/synopsys/vcs/etc/systemverilog/core.v
0 ../../../RevC/SMM_M0DS/fpga_top/verilog/core.v
0 ../../../logical/models/memories/core.v
0 cmsdk_mcu_defs.v
0 /home/zhou/eda/synopsys/vcs/etc/systemverilog/cmsdk_mcu_defs.v
0 cmsdk_ahb_memory_models_defs.v
0 /home/zhou/eda/synopsys/vcs/etc/systemverilog/cmsdk_ahb_memory_models_defs.v
0 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_ahb_memory_models_defs.v
0 SspDefs.v
0 /home/zhou/eda/synopsys/vcs/etc/systemverilog/SspDefs.v
0 ../../../RevC/SMM_M0DS/fpga_top/verilog/SspDefs.v
0 ../../../logical/models/memories/SspDefs.v
0 ../verilog/SspDefs.v
0 cmsdk_apb_dualtimers_defs.v
0 /home/zhou/eda/synopsys/vcs/etc/systemverilog/cmsdk_apb_dualtimers_defs.v
0 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_apb_dualtimers_defs.v
0 ../../../logical/models/memories/cmsdk_apb_dualtimers_defs.v
0 ../verilog/cmsdk_apb_dualtimers_defs.v
0 ../../../smm_common/verilog/pl022_ssp/verilog/cmsdk_apb_dualtimers_defs.v
0 cmsdk_apb_watchdog_defs.v
0 /home/zhou/eda/synopsys/vcs/etc/systemverilog/cmsdk_apb_watchdog_defs.v
0 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_apb_watchdog_defs.v
0 ../../../logical/models/memories/cmsdk_apb_watchdog_defs.v
0 ../verilog/cmsdk_apb_watchdog_defs.v
0 ../../../smm_common/verilog/pl022_ssp/verilog/cmsdk_apb_watchdog_defs.v
0 ../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_watchdog_defs.v
32
+itf+/home/zhou/eda/synopsys/vcs/linux64/lib/vcsdp_lite.tab
+lint=all,noTMR,noVCDE,noSVA-NSVU,noUI,noSVA-CE,noSVA-DIU,noPORTFRC
+v2k
+vcs+lic+wait
+vcsd1
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/home/zhou/eda/synopsys/vcs/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags=-L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic
-Mobjects= /home/zhou/eda/synopsys/vcs/linux64/lib/libvirsim.so /home/zhou/eda/synopsys/vcs/linux64/lib/liberrorinf.so /home/zhou/eda/synopsys/vcs/linux64/lib/libsnpsmalloc.so
-Mout=simv
-Msaverestoreobj=/home/zhou/eda/synopsys/vcs/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/home/zhou/eda/synopsys/verdi/share/PLI/VCS/LINUX64/pli.a -ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/home/zhou/eda/synopsys/vcs/include
-P
-debug_access+all
-f ./tbench.vc
-fsdb
-full64
-gen_obj
-picarchive
-sverilog
/home/zhou/eda/synopsys/vcs/linux64/bin/vcs1
/home/zhou/eda/synopsys/verdi/share/PLI/VCS/LINUX64/verdi.tab
86
sysc_uni_pwd=/home/zhou/work/arm/AT510-MN-80001-r2p0-00rel0/systems/fpga_testbench/rtl_sim
XMODIFIERS=@im=ibus
XDG_VTNR=7
XDG_SESSION_TYPE=x11
XDG_SESSION_PATH=/org/freedesktop/DisplayManager/Session0
XDG_SESSION_ID=c2
XDG_SESSION_DESKTOP=ubuntu
XDG_SEAT_PATH=/org/freedesktop/DisplayManager/Seat0
XDG_SEAT=seat0
XDG_RUNTIME_DIR=/run/user/1000
XDG_MENU_PREFIX=gnome-
XDG_GREETER_DATA_DIR=/var/lib/lightdm-data/zhou
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop:/var/lib/snapd/desktop
XDG_CURRENT_DESKTOP=Unity
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/usr/share/upstart/xdg:/etc/xdg
XAUTHORITY=/home/zhou/.Xauthority
VTE_VERSION=4205
VMR_MODE_FLAG=64
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_HOME=/home/zhou/eda/synopsys/vcs
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UPSTART_SESSION=unix:abstract=/com/ubuntu/upstart-session/1000/1957
UNAME=/bin/uname
TOOL_HOME=/home/zhou/eda/synopsys/vcs/linux64
SYNOPSYS=/home/zhou/eda/synopsys
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
SNPS_VCS_INTERNAL_LINKER_NEEDS_NO_AS_NEEDED=1
SHELL_SESSION_ID=038cea64df26400093243e72d4e1ea8a
SESSION_MANAGER=local/zhou-virtual-machine:@/tmp/.ICE-unix/2192,unix/zhou-virtual-machine:/tmp/.ICE-unix/2192
SESSIONTYPE=gnome-session
SESSION=ubuntu
SCRNAME=vcs
SCRIPT_NAME=vcs
QT_QPA_PLATFORMTHEME=appmenu-qt5
QT_LINUX_ACCESSIBILITY_ALWAYS_ON=1
QT_IM_MODULE=ibus
QT_ACCESSIBILITY=1
QT4_IM_MODULE=xim
PROFILEHOME=
OVA_UUM=0
NOVAS_HOME=/home/zhou/eda/synopsys/verdi
MFLAGS=
MANDATORY_PATH=/usr/share/gconf/ubuntu.mandatory.path
MAKE_TERMOUT=/dev/pts/19
MAKE_TERMERR=/dev/pts/19
MAKELEVEL=1
MAKEFLAGS=
LIBRARY_PATH=/usr/lib/x86_64-linux-gnu
LESSOPEN=| /usr/bin/lesspipe %s
LESSCLOSE=/usr/bin/lesspipe %s %s
LC_TIME=zh_CN.UTF-8
LC_TELEPHONE=zh_CN.UTF-8
LC_PAPER=zh_CN.UTF-8
LC_NUMERIC=zh_CN.UTF-8
LC_NAME=zh_CN.UTF-8
LC_MONETARY=zh_CN.UTF-8
LC_MEASUREMENT=zh_CN.UTF-8
LC_IDENTIFICATION=zh_CN.UTF-8
LC_ALL=C
LC_ADDRESS=zh_CN.UTF-8
KONSOLE_PROFILE_NAME=Profile #1
KONSOLE_DBUS_WINDOW=/Windows/1
KONSOLE_DBUS_SESSION=/Sessions/2
KONSOLE_DBUS_SERVICE=:1.79
JOB=dbus
INSTANCE=
IM_CONFIG_PHASE=1
GTK_MODULES=gail:atk-bridge:unity-gtk-module
GTK_IM_MODULE=ibus
GTK2_MODULES=overlay-scrollbar
GPG_AGENT_INFO=/home/zhou/.gnupg/S.gpg-agent:0:1
GNOME_KEYRING_PID=
GNOME_KEYRING_CONTROL=
GNOME_DESKTOP_SESSION_ID=this-is-deprecated
GDM_LANG=en_US
GDMSESSION=ubuntu
DESKTOP_SESSION=ubuntu
DEFAULTS_PATH=/usr/share/gconf/ubuntu.default.path
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-D3OgVzFOOn
CPATH=/usr/include/x86_64-linux-gnu
COMPIZ_CONFIG_PROFILE=ubuntu
COLORFGBG=15;0
CLUTTER_IM_MODULE=xim
0
97
1506940713 ../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v
1506940719 ../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_frc.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspTxRegFile.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspTxLJustify.v
1506962608 ../../../smm_common/verilog/pl022_ssp/verilog/SspTxFCntl.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspRxRegFile.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspRxFCntl.v
1506940729 ../../../cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v
1506940713 ../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_test_slave.v
1506940713 ../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_defs.v
1506940713 ../../../logical/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v
1506940716 ../../../logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v
1506940719 ../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers_defs.v
1506940719 ../../../logical/cmsdk_apb_dualtimers/verilog/cmsdk_apb_dualtimers.v
1506940711 ../../../logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspTxFIFO.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspTest.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspSynctoSSPCLK.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspSynctoPCLK.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspScaleCntr.v
1506962608 ../../../smm_common/verilog/pl022_ssp/verilog/SspSTxRxCntl.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspRxFIFO.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspRevAnd.v
1506962608 ../../../smm_common/verilog/pl022_ssp/verilog/SspRegCore.v
1506962608 ../../../smm_common/verilog/pl022_ssp/verilog/SspMTxRxCntl.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspIntGen.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspDataStp.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspDMA.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/SspDefs.v
1506962608 ../../../smm_common/verilog/pl022_ssp/verilog/SspApbif.v
1506962608 ../../../smm_common/verilog/apb_i2s/i2s_sync_cell.v
1506962608 ../../../smm_common/verilog/apb_i2s/i2s_pulse_sync.v
1506962608 ../../../smm_common/verilog/apb_i2s/i2s_if.v
1506962608 ../../../smm_common/verilog/apb_i2s/i2s_fifo_4.v
1506962608 ../../../smm_common/verilog/apb_i2s/i2s_async_src.v
1506962608 ../../../smm_common/verilog/apb_i2s/i2s_async_dest.v
1506962608 ../../../smm_common/verilog/apb_i2s/i2s_apb_if.v
1506962609 ../../../smm_common/verilog/vga_edk/font_rom.v
1506962609 ../../../smm_common/verilog/vga_edk/dual_port_ram_sync.v
1506940729 ../../../cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/CORTEXM0INTEGRATION.v
1506940711 ../../../logical/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v
1506940713 ../../../logical/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v
1506940717 ../../../logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v
1506940713 ../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem_m0ds.v
1506940718 ../../../logical/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v
1506962609 ../../../smm_common/verilog/cmsdk_ahb_to_extmem16_psram/verilog/cmsdk_ahb_to_extmem16_mem_fsm_psram.v
1506962609 ../../../smm_common/verilog/cmsdk_ahb_to_extmem16_psram/verilog/cmsdk_ahb_to_extmem16_ahb_fsm_psram.v
1506962609 ../../../smm_common/verilog/pl022_ssp/verilog/Ssp.v
1506962608 ../../../smm_common/verilog/apb_i2s/apb_i2s_top.v
1506962609 ../../../smm_common/verilog/vga_edk/vga_sync.v
1506962609 ../../../smm_common/verilog/vga_edk/vga_image.v
1506962609 ../../../smm_common/verilog/vga_edk/vga_console.v
1506962608 ../../../smm_common/verilog/fpga/fpga_io_regs.v
1506962608 ../../../smm_common/verilog/fpga/SBCon.v
1506962608 ../../../smm_common/verilog/ds703_scc_r0p3/scc.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_sysctrl.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_stclkctrl.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_addr_decode.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_ahb_cs_rom_table.v
1506940717 ../../../logical/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v
1506940714 ../../../logical/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v
1506940717 ../../../logical/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v
1506940713 ../../../logical/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v
1506962609 ../../../smm_common/verilog/cmsdk_ahb_to_extmem16_psram/verilog/cmsdk_ahb_to_extmem16_psram.v
1506962609 ../../../smm_common/verilog/vga_edk/AHBVGA.v
1506962608 ../../../smm_common/verilog/fpga/fpga_sys_bus_mux.v
1506962608 ../../../smm_common/verilog/fpga/fpga_apb_subsystem.v
1506962608 ../../../smm_common/verilog/fpga/ahb_zbtram_64.v
1506962608 ../../../smm_common/verilog/fpga/ahb_zbtram_32.v
1506962608 ../../../smm_common/verilog/fpga/ahb_blockram_32.v
1506962608 ../../../smm_common/verilog/spi2apb3/verilog/SPI2APB3.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_system.v
1506962607 ../verilog/SPI_EEPROM.v
1506962607 ../verilog/I2C_SRAM.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/user_partition.v
1506962608 ../../../smm_common/verilog/fpga/fpga_rst_sync.v
1506962608 ../../../smm_common/verilog/fpga/fpga_pll.v
1506962608 ../../../smm_common/verilog/fpga/fpga_100hz_gen.v
1506962607 ../verilog/arduino_shield.v
1506962607 ../verilog/arduino_adaptor.v
1506940716 ../../../logical/models/memories/cmsdk_ahb_memory_models_defs.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/cmsdk_mcu_defs.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_system.v
1506940716 ../../../logical/models/memories/cmsdk_sram256x16.v
1506962608 ../../../smm_common/verilog/spi2apb3/validation/dcc_spi_axi.v
1506962607 ../verilog/tb_arduino_shield.v
1506962607 ../verilog/scc_tb.v
1506962607 ../verilog/cmsdk_uart_capture_ard.v
1506962607 ../verilog/IS66WVE409616BLL.v
1506962607 ../verilog/core.v
1506962607 ../verilog/GS8160Z36DT.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_top.v
1506962609 ../../../RevC/SMM_M0DS/fpga_top/verilog/fpga_options_defs.v
1540575741 ../verilog/tb_fpga.v
1506940707 ./tbench.vc
1392055555 /home/zhou/eda/synopsys/verdi/share/PLI/VCS/LINUX64/verdi.tab
1464145466 /home/zhou/eda/synopsys/vcs/linux64/lib/vcsdp_lite.tab
4
0 
1464147802 /home/zhou/eda/synopsys/vcs/linux64/lib/libvirsim.so
1464147272 /home/zhou/eda/synopsys/vcs/linux64/lib/liberrorinf.so
1464147248 /home/zhou/eda/synopsys/vcs/linux64/lib/libsnpsmalloc.so
1540576105 simv.daidir
