/*****************************************************************************
 *
 *
 *                    (C) COPYRIGHT 2022 SYNOPSYS, INC.
 *                            ALL RIGHTS RESERVED
 *
 * This software and the associated  documentation are proprietary to 
 * Synopsys, Inc. This software may only be used in accordance with the terms 
 * and conditions of a written license agreement with Synopsys, Inc. All other
 * use, reproduction, or distribution of this software is strictly prohibited.
 *
 * The entire notice above must be reproduced on all authorized copies.
 *
 *****************************************************************************/

#ifndef SNPSDDRDEFINES_DWC_DDRCTL_CC_CONSTANTS_H
#define SNPSDDRDEFINES_DWC_DDRCTL_CC_CONSTANTS_H

#ifdef	__cplusplus
extern "C" {
#endif

/*************************************************************************
 * T Y P E D E F S    &    D E F I N E S
 *************************************************************************/


//Autogenerated from /home/projects_2/workspace/borges/hw/europa_cinit_ss4/sw/scripts/lpddr/synopsys/src/DWC_ddrctl_cc_constants.svh
#ifndef __GUARD__DWC_DDRCTL_CC_CONSTANTS__SVH__
#define __GUARD__DWC_DDRCTL_CC_CONSTANTS__SVH__
#define DDRCTL_PRODUCT_NAME  15
#define DDRCTL_UMCTL5
#define DDRCTL_ENABLE_INTERNAL_TESTING  1
#define MEMC_DRAM_DATA_WIDTH  32
#define DDRCTL_LLC_EN  0
#define DDRCTL_DDR5CTL_EN  0
#define DDRCTL_SECURE_EN  0
#define MEMC_FREQ_RATIO  4
#define MEMC_PROG_FREQ_RATIO  1
#define UMCTL2_A_DW  256
#define MEMC_BURST_LENGTH  16
#define DDRCTL_SYS_INTF  1
#define UMCTL2_INCL_ARB
#define UMCTL2_INCL_ARB_OR_CHB
#define DDRCTL_CHB_VERSION  3
#define DDRCTL_CHB_TSZ_SUBREG_EN
#define DDRCTL_CHB_TSZ_SUBREG_NUM  4
#define DDRCTL_CHB_TSZ_REG_NUM  4
#define DDRCTL_CHB_TSZ_REG_0
#define DDRCTL_CHB_TSZ_REG_1
#define DDRCTL_CHB_TSZ_REG_2
#define DDRCTL_CHB_TSZ_REG_3
#define DDRCTL_CHB_ADRW  44
#define DDRCTL_CHB_XFRSZ  64
#define DDRCTL_CHB_XFRSZ_LOG2  7
#define DDRCTL_CHB_TXIDW  8
#define DDRCTL_CHB_DW  256
#define DDRCTL_CHB_DW_256
#define DDRCTL_CHB_CHI_DW_GT_HIF_DW_VAL  0
#define DDRCTL_CHB_CHI_DW_LT_HIF_DW_VAL  0
#define DDRCTL_CHB_HIF_TO_CHI_DW_RATIO  1
#define DDRCTL_CHB_CHI_TO_HIF_DW_RATIO  1
#define DDRCTL_CHB_NUM_BEATS_BL32  4
#define DDRCTL_CHB_NUM_BEATS_BL16  2
#define DDRCTL_CHB_NUM_BEATS_BL8  1
#define DDRCTL_CHB_NUM_BEATS_BL  2
#define DDRCTL_CHB_HIF_NUM_BEATS_1_VAL  0
#define DDRCTL_CHB_HIF_NUM_BEATS_2_VAL  1
#define DDRCTL_CHB_HIF_NUM_BEATS_4_VAL  0
#define DDRCTL_CHB_HIF_NUM_BEATS_8_VAL  0
#define DDRCTL_CHB_NUM_BEATS_BL_LOG2  1
#define DDRCTL_CHB_HIF_MAX_NUM_CHUNKS_PER_BEAT  4
#define DDRCTL_CHB_HIF_MAX_NUM_CHUNKS_PER_BEAT_CLOG2  2
#define DDRCTL_CHB_HIF_BS_MAX_NUM_CHUNKS  8
#define DDRCTL_CHB_HIF_BS_MAX_NUM_CHUNKS_CLOG2  3
#define DDRCTL_CHB_NUM_CHI_BEATS_BL32  4
#define DDRCTL_CHB_NUM_CHI_BEATS_BL16  2
#define DDRCTL_CHB_NUM_CHI_BEATS_BL8  1
#define DDRCTL_CHB_DIDW  2
#define DDRCTL_CHB_WDPTR_BL32_DIDMW  4
#define DDRCTL_CHB_WDPTR_BL16_DIDMW  2
#define DDRCTL_CHB_WDPTR_BL8_DIDMW  1
#define DDRCTL_CHB_WDPTR_DIDMW  2
#define DDRCTL_CHB_RD_BL32_DIDMW  4
#define DDRCTL_CHB_RD_BL16_DIDMW  2
#define DDRCTL_CHB_RD_BL8_DIDMW  1
#define DDRCTL_CHB_RD_DIDMW  2
#define DDRCTL_CHB_NUM_CHI_BEATS_BL32W  3
#define DDRCTL_CHB_NUM_CHI_BEATS_BL16W  2
#define DDRCTL_CHB_NUM_CHI_BEATS_BL8W  1
#define DDRCTL_CHB_WDPTR_NDIDW  1
#define DDRCTL_CHB_WDPTR_DIDAW  2
#define DDRCTL_CHB_UPSZ_RT  1
#define DDRCTL_CHB_WRB_EXTRAM
#define DDRCTL_CHB_NUM_WRB_RAM  1
#define DDRCTL_CHB_RTLST_EXTRAM
#define DDRCTL_CHB_RTLST_EXTRAM_TRUE  1
#define DDRCTL_CHB_RDB_EXTRAM
#define DDRCTL_CHB_RD_PROTQ_SIZE  64
#define DDRCTL_CHB_WR_PROTQ_SIZE  64
#define DDRCTL_CHB_WR_PROTQ_SIZE_64_EN
#define DDRCTL_CHB_SYNC_MODE  0
#define DDRCTL_CHB_RTLST_NUM_LISTS  5
#define UPCTL2_EN  0
#define UMCTL_A_HIF  0
#define UMCTL2_DUAL_HIF  0
#define DDRCTL_DDR_EN  0
#define MEMC_DDR4_EN  0
#define MEMC_DDR2
#define MEMC_DDR3_EN  0
#define MEMC_MOBILE_EN  0
#define DDRCTL_LPDDR
#define DDRCTL_LPDDR_EN  1
#define MEMC_LPDDR4
#define MEMC_LPDDR4_EN  1
#define MEMC_LPDDR5
#define MEMC_LPDDR5_EN  1
#define MEMC_LPDDR2
#define MEMC_LPDDR2_EN  1
#define MEMC_LPDDR3
#define MEMC_LPDDR3_EN  1
#define MEMC_LPDDR5X
#define MEMC_NUM_RANKS  2
#define DDRCTL_MIN_M_BL  16
#define DDRCTL_PBW_MODE_SUPPORT  2
#define DDRCTL_MIN_DRAM_DW  32
#define DDRCTL_MIN_DRAM_XSIZE  512
#define MEMC_ECC_SUPPORT  1
#define MEMC_SIDEBAND_ECC_EN  0
#define UMCTL2_HIF_INLINE_ECC_INTERNAL_TESTING  1
#define MEMC_INLINE_ECC
#define MEMC_INLINE_ECC_EN  1
#define MEMC_SIDEBAND_ECC_0_OR_INLINE_ECC_1
#define MEMC_LINK_ECC
#define MEMC_LINK_ECC_EN  1
#define MEMC_IH_TE_PIPELINE
#define MEMC_IH_TE_PIPELINE_EN  1
#define MEMC_ECCAP
#define MEMC_ECCAP_EN  1
#define MEMC_USE_RMW
#define MEMC_USE_RMW_EN  1
#define MEMC_USE_RMW_OR_MEMC_INLINE_ECC
#define MEMC_INLINE_ECC_OR_BURST_LENGTH_32
#define UMCTL2_SBR_EN  1
#define UMCTL2_SBR_EN_1
#define UMCTL2_REG_SCRUB_INTERVALW  13
#define DDRCTL_SBR_RMW_FIFO_DEPTH  4
#define DDRCTL_HIF_SBR_EN  0
#define DDRCTL_ARB_OR_HIF_SBR_EN  1
#define DDRCTL_ARB_OR_HIF_SBR_EN_1
#define DDRCTL_CHB_SBR_OR_HIF_SBR_EN  0
#define DDRCTL_ARB_OR_CHB_OR_HIF_SBR_EN  1
#define DDRCTL_ARB_OR_CHB_OR_HIF_SBR_EN_1
#define MEMC_NUM_CLKS  1
#define DDRCTL_EXTRA_CLK_APB_EN  1
#define DDRCTL_EXTRA_CLK_APB
#define UMCTL2_RESET_WIDTH  1
#define UMCTL2_PARTIAL_WR
#define UMCTL2_PARTIAL_WR_EN  1
#define DDRCTL_MWR_BITS  1
#define UPCTL2_POSTED_WRITE_EN  0
#define MEMC_NO_OF_ENTRY  64
#define DDRCTL_HET_CAM  0
#define MEMC_NO_OF_RD_ENTRY  64
#define MEMC_NO_OF_WR_ENTRY  64
#define MEMC_NO_OF_MAX_ENTRY  64
#define MEMC_NO_OF_RD_ENTRY_CHB  64
#define MEMC_NO_OF_BLK_CHANNEL  32
#define MEMC_NO_OF_BLK_TOKEN  96
#define MEMC_BLK_TOKEN_BITS  7
#define MEMC_NO_OF_BRT  64
#define MEMC_NO_OF_BWT  64
#define UMCTL2_VPRW_EN
#define UMCTL2_VPR_EN
#define UMCTL2_VPR_EN_VAL  1
#define UMCTL2_VPW_EN
#define UMCTL2_VPW_EN_VAL  1
#define UMCTL2_DUAL_CHANNEL_EN  0
#define UMCTL2_NUM_DATA_CHANNEL  1
#define UMCTL2_NUM_DATA_CHANNEL_GT_0
#define UMCTL2_A_NPORTS  1
#define UMCTL2_SHARED_AC_EN  0
#define DDRCTL_1DDRC_2DFI
#define DDRCTL_1DDRC_2DFI_EN  1
#define DDRCTL_1DDRC_4DFI_EN  0
#define UMCTL2_A_NPORTS_0
#define UMCTL2_PORT_0
#define UMCTL2_A_NPORTS_GT_0
#define UMCTL2_A_TYPE_0  3
#define UMCTL2_A_TYPE_1  3
#define UMCTL2_A_TYPE_2  3
#define UMCTL2_A_TYPE_3  3
#define UMCTL2_A_TYPE_4  3
#define UMCTL2_A_TYPE_5  3
#define UMCTL2_A_TYPE_6  3
#define UMCTL2_A_TYPE_7  3
#define UMCTL2_A_TYPE_8  3
#define UMCTL2_A_TYPE_9  3
#define UMCTL2_A_TYPE_10  3
#define UMCTL2_A_TYPE_11  3
#define UMCTL2_A_TYPE_12  3
#define UMCTL2_A_TYPE_13  3
#define UMCTL2_A_TYPE_14  3
#define UMCTL2_A_TYPE_15  3
#define THEREIS_AXI_PORT  1
#define THEREIS_AXI4_PORT  1
#define THEREIS_AHB_PORT  0
#define UMCTL2_NUM_DFI  2
#define UMCTL2_DFI_0
#define UMCTL2_DFI_1
#define UMCTL2_DUAL_DFI
#define UMCTL2_PHY_0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_EN  0
#define UMCTL2_OCPAR_EN  0
#define UMCTL2_OCECC_EN  0
#define DDRCTL_OCSAP_EN  0
#define UMCTL2_REGPAR_EN  0
#define UMCTL2_REGPAR_TYPE  0
#define UMCTL2_REGPAR_TYPE_0
#define UMCTL2_OCCAP_DDRC_INTERNAL_TESTING  0
#define UMCTL2_OCCAP_EN  0
#define UMCTL2_OCCAP_PIPELINE_EN  0
#define MEMC_CMD_RTN2IDLE_EN  0
#define MEMC_OPT_TIMING
#define MEMC_OPT_TIMING_EN  1
#define DDRCTL_DDR_DUAL_CHANNEL_EN  0
#define DDRCTL_LPDDR_DUAL_CHANNEL_EN  0
#define DDRCTL_DDR_DUAL_CHANNEL__OR__SINGLE_INST_DUALCH_EN  0
#define DDRCTL_DDR_DCH_HBW  0
#define MEMC_REG_DFI_OUT
#define MEMC_REG_DFI_OUT_WR_DATA
#define MEMC_REG_DFI_OUT_VAL  1
#define MEMC_REG_DFI_OUT_WR_DATA_VAL  1
#define MEMC_REG_DFI_OUT_WR_DATA_VAL_EQ_1
#define MEMC_REG_DFI_IN_RD_DATA
#define MEMC_REG_DFI_IN_RD_DATA_VAL  1
#define DDRCTL_REG_DFI_OUT_INT
#define DDRCTL_REG_DFI_OUT_WR_DATA_INT
#define DDRCTL_REG_DFI_OUT_INT_OR_DDR
#define DDRCTL_ANY_REG_DFI_OR_DDR
#define DDRCTL_REG_DFI_OUT_OR_IN_RD_DATA
#define DDRCTL_DCH_SYNC_DELAY_PIPES  2
#define UMCTL2_WDATA_EXTRAM
#define DDRCTL_WDATARAM_WR_LATENCY  0
#define DDRCTL_WDATARAM_RD_LATENCY  1
#define UMCTL2_MAX_CMD_DELAY  5
#define UMCTL2_CMD_DELAY_BITS  3
#define DDRCTL_LUT_ADDRMAP_CS_WIN_BITS  5
#define DDRCTL_LUT_ADDRMAP_EN  0
#define UMCTL2_HET_RANK_EN  0
#define DDRCTL_NUM_ADDR_MAP  1
#define DDRCTL_DFI_CID_WIDTH  3
#define UMCTL2_CID_WIDTH  0
#define UMCTL2_MAX_NUM_STACKS  1
#define UMCTL2_NUM_LRANKS_TOTAL  2
#define UMCTL2_CG_EN  1
#define UMCTL2_CG_EN_1
#define DDRCTL_CLK_GATE_TE_EN  1
#define DDRCTL_CLK_GATE_TE
#define DDRCTL_CLK_GATE_ARB
#define DDRCTL_CLK_GATE_TE_OR_ARB
#define DDRCTL_LPDDR_OR_DDR_DUAL_DFI_DATA
#define DDRCTL_LPDDR_OR_DDR5CTL
#define UMCTL2_FREQUENCY_NUM  4
#define UMCTL2_FAST_FREQUENCY_CHANGE
#define UMCTL2_FAST_FREQUENCY_CHANGE_EN  1
#define UMCTL2_HWFFC_EN
#define UMCTL2_HWFFC_EN_VAL  1
#define DDRCTL_MRWBUF_WR_LATENCY  1
#define DDRCTL_MRWBUF_RD_LATENCY  2
#define DDRCTL_MRWBUF_NUM_PER_FREQ  64
#define DDRCTL_MRWBUF_DEPTH  256
#define DDRCTL_MRWBUF_DEPTH_LOG2  8
#define DDRCTL_MRWBUF_DATA_WIDTH  22
#define UMCTL2_AUTO_LOAD_MR
#define MEMC_PERF_LOG_ON
#define MEMC_USE_XVP  0
#define UMCTL2_REF_RDWR_SWITCH
#define UMCTL2_REF_RDWR_SWITCH_EN  1
#define PIPELINE_REF_RDWR_SWITCH
#define PIPELINE_REF_RDWR_SWITCH_EN  1
#define MEMC_DRAM_DATA_WIDTH_GT_31
#define MEMC_DRAM_DATA_WIDTH_GT_23
#define MEMC_DRAM_DATA_WIDTH_GT_15
#define MEMC_DDR3_OR_4_OR_LPDDR2
#define MEMC_LPDDR2_OR_DDR4
#define MEMC_MOBILE_OR_LPDDR2_EN  1
#define MEMC_MOBILE_OR_LPDDR2
#define MEMC_MOBILE_OR_LPDDR2_OR_DDR4_EN  1
#define MEMC_MOBILE_OR_LPDDR2_OR_DDR4
#define MEMC_DDR4_OR_LPDDR4
#define MEMC_DDR3_OR_4_OR_LPDDR4
#define MEMC_LPDDR2_OR_UMCTL2_CID_EN
#define MEMC_LPDDR4_OR_UMCTL2_CID_EN
#define MEMC_LPDDR4_OR_UMCTL2_PARTIAL_WR
#define UPCTL2_POSTED_WRITE_EN_OR_MEMC_INLINE_ECC
#define DDRCTL_LPDDR_OR_DDR4_PINS
#define MEMC_DFI_ADDR_WIDTH  14
#define MEMC_DFI_ADDR_WIDTH_P0  14
#define MEMC_DFI_ADDR_WIDTH_P1  6
#define MEMC_DFI_ADDR_WIDTH_P2  6
#define MEMC_DFI_ADDR_WIDTH_P3  6
#define MEMC_BG_EN
#define MEMC_ROW17_EN
#define MEMC_DDR4_BG_BITS2_INTERNAL_TESTING  0
#define DDRCTL_DFI_BG_WIDTH  2
#define MEMC_BG_BITS  2
#define MEMC_BG_BANK_BITS  4
#define MEMC_BANK_BITS  3
#define MEMC_DRAM_ECC_WIDTH  0
#define MEMC_ECC
#define MEMC_ECC_SUPPORT_GT_0
#define MEMC_ECC_OR_LINK_ECC
#define MEMC_DCERRBITS  8
#define MEMC_ECC_BITS_ON_DQ_BUS  0
#define MEMC_SECDED_ECC
#define MEMC_SECDED_INLINE_ECC
#define MEMC_DRAM_TOTAL_DATA_WIDTH  32
#define MEMC_DRAM_TOTAL_BYTE_NUM  4
#define MEMC_DRAM_TOTAL_BYTE_NUM_GT_0
#define MEMC_DRAM_TOTAL_BYTE_NUM_GT_1
#define MEMC_DRAM_TOTAL_BYTE_NUM_GT_2
#define MEMC_DRAM_TOTAL_BYTE_NUM_GT_3
#define MEMC_DRAM_TOTAL_MASK_WIDTH  4
#define MEMC_DFI_DATA_WIDTH  256
#define MEMC_DFI_MASK_WIDTH  32
#define MEMC_DFI_ECC_WIDTH  0
#define MEMC_DFI_TOTAL_DATA_WIDTH  256
#define PHY_DFI_TOTAL_DATA_WIDTH  256
#define MEMC_DFI_TOTAL_DATAEN_WIDTH  16
#define PHY_DFI_TOTAL_DATAEN_WIDTH  16
#define MEMC_DFI_TOTAL_MASK_WIDTH  32
#define PHY_DFI_TOTAL_MASK_WIDTH  32
#define MEMC_CORE_DATA_WIDTH_GTEQ_64
#define MEMC_CORE_DATA_WIDTH_GTEQ_128
#define MEMC_CORE_DATA_WIDTH_GTE_256
#define MEMC_BYTE1
#define MEMC_BYTE2
#define MEMC_BYTE3
#define MEMC_MRR_DATA_TOTAL_DATA_WIDTH  32
#define DDRCTL_DFI0_CS_WIDTH  2
#define DDRCTL_DFI1_CS_WIDTH  2
#define DDRCTL_DFI2_CS_WIDTH  2
#define DDRCTL_DFI3_CS_WIDTH  2
#define DDRCTL_INST_DFI0_CS_WIDTH  2
#define DDRCTL_INST_DFI1_CS_WIDTH  2
#define DDRCTL_INST_DFI2_CS_WIDTH  2
#define DDRCTL_INST_DFI3_CS_WIDTH  2
#define MEMC_NUM_RANKS_1_OR_2
#define MEMC_NUM_RANKS_2
#define MEMC_NUM_RANKS_GT_1
#define UMCTL2_RANKS_GT_1_OR_DCH_INTL_1
#define UMCTL2_NUM_LRANKS_TOTAL_GT_0
#define UMCTL2_NUM_LRANKS_TOTAL_GT_1
#define UMCTL2_NUM_LRANKS_TOTAL_2
#define UMCTL2_CID_WIDTH_0
#define MEMC_NUM_RANKS_GT_1_OR_UMCTL2_CID_WIDTH_GT_0
#define DDRCTL_FREQUENCY_BITS  2
#define MEMC_RANK_BITS  1
#define UMCTL2_LRANK_BITS  1
#define MEMC_RANKBANK_BITS  5
#define MEMC_NUM_TOTAL_BANKS  0x20
#define MEMC_HIF_MIN_ADDR_WIDTH  32
#define MEMC_HIF_ADDR_WIDTH_MAX  40
#define MEMC_HIF_ADDR_WIDTH_MAX_TB  40
#define MEMC_HIF_ADDR_WIDTH  33
#define MEMC_HIF_ADDR_WIDTH_GT_28
#define MEMC_HIF_ADDR_WIDTH_GT_29
#define MEMC_HIF_ADDR_WIDTH_GT_30
#define MEMC_HIF_ADDR_WIDTH_GT_31
#define MEMC_HIF_ADDR_WIDTH_GT_32
#define MEMC_NUM_TOTAL_BANKS_32
#define MEMC_FREQ_RATIO_4
#define MEMC_PROG_FREQ_RATIO_EN
#define MEMC_BURST_LENGTH_8_VAL  0
#define MEMC_BURST_LENGTH_16
#define MEMC_BURST_LENGTH_16_VAL  1
#define MEMC_BURST_LENGTH_8_OR_16
#define MEMC_BURST_LENGTH_32_VAL  0
#define MEMC_BURST_LENGTH_16_OR_32
#define MEMC_WRDATA_CYCLES  2
#define UMCTL2_SDRAM_BL16_SUPPORTED
#define UMCTL2_CMD_LEN_BITS  2
#define MEMC_DDR4_OR_INLINE_ECC
#define UMCTL2_PARTIAL_WR_BITS  2
#define MEMC_NO_OF_ENTRY_GT16
#define MEMC_NO_OF_ENTRY_GT32
#define MEMC_NO_OF_ENTRY_64
#define MEMC_NO_OF_RD_ENTRY_GT16
#define MEMC_NO_OF_RD_ENTRY_GT32
#define MEMC_NO_OF_RD_ENTRY_64
#define MEMC_NO_OF_WR_ENTRY_GT16
#define MEMC_NO_OF_WR_ENTRY_GT32
#define MEMC_NO_OF_WR_ENTRY_64
#define MEMC_WRCMD_ENTRY_BITS  6
#define MEMC_RDCMD_ENTRY_BITS  6
#define UMCTL2_FATL_BITS  4
#define UMCTL2_FREQUENCY_NUM_GT_0
#define UMCTL2_FREQUENCY_NUM_GT_1
#define UMCTL2_FREQUENCY_NUM_GT_2
#define UMCTL2_FREQUENCY_NUM_GT_3
#define MEMC_ECC_RAM_DEPTH  128
#define MEMC_DRAM_DATA_WIDTH_64_OR_MEMC_INLINE_ECC
#define MEMC_DRAM_DATA_WIDTH_64_OR_32__OR__MEMC_INLINE_ECC
#define MEMC_INLINE_ECC_OR_UMCTL2_VPR_EN
#define UMCTL2_OCPAR_WDATA_OUT_ERR_WIDTH  2
#define MEMC_HIF_CREDIT_BITS  2
#define MEMC_HIF_CMD_WDATA_MASK_FULL_EN
#define MEMC_MAX_INLINE_ECC_PER_BURST  8
#define MEMC_MAX_INLINE_ECC_PER_BURST_BITS  3
#define DDRCTL_DFI_PIPE_NUM  0
#define UMCTL2_DYN_BSM_EN  0
#define MEMC_OPT_TIMING_DYN_BSM_EN  0
#define UMCTL2_NUM_BSM  32
#define UMCTL2_BSM_BITS  5
#define DDRCTL_DYN_BSM_ALGORITHM  0
#define UMCTL2_APB_DW  32
#define UMCTL2_APB_AW  24
#define UMCTL2_P_ASYNC_EN  0
#define UMCTL2_P_SYNC_RATIO  1
#define UMCTL2_BCM_REG_OUTPUTS_C2P  1
#define UMCTL2_BCM_REG_OUTPUTS_P2C  1
#define UMCTL2_DUAL_PA  0
#define UMCTL2_EXCL_ACCESS  0
#define UMCTL2_EXCL_ACCESS_0
#define UMCTL2_EXT_PORTPRIO  0
#define UMCTL2_A_AXI_0
#define UMCTL2_A_AXI4_0
#define UMCTL2_A_AXI_OR_AHB_0
#define UMCTL2_A_AXI_OR_AHB_OR_CHB_0
#define UMCTL2_A_AXI_OR_CHB_0
#define UMCTL2_PORT_DW_0  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_0  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_0  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_0  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_0  0
#define UMCTL2_A_DW_INT_0  256
#define UMCTL2_XPI_USE2RAQ_0  1
#define UMCTL2_A_USE2RAQ_0
#define UMCTL2_PORT_DSIZE_0  1
#define UMCTL2_PORT_USIZE_0  0
#define UMCTL2_PORT_DW_1  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_1  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_1  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_1  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_1  0
#define UMCTL2_A_DW_INT_1  256
#define UMCTL2_XPI_USE2RAQ_1  0
#define UMCTL2_PORT_DSIZE_1  1
#define UMCTL2_PORT_USIZE_1  0
#define UMCTL2_PORT_DW_2  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_2  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_2  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_2  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_2  0
#define UMCTL2_A_DW_INT_2  256
#define UMCTL2_XPI_USE2RAQ_2  0
#define UMCTL2_PORT_DSIZE_2  1
#define UMCTL2_PORT_USIZE_2  0
#define UMCTL2_PORT_DW_3  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_3  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_3  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_3  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_3  0
#define UMCTL2_A_DW_INT_3  256
#define UMCTL2_XPI_USE2RAQ_3  0
#define UMCTL2_PORT_DSIZE_3  1
#define UMCTL2_PORT_USIZE_3  0
#define UMCTL2_PORT_DW_4  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_4  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_4  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_4  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_4  0
#define UMCTL2_A_DW_INT_4  256
#define UMCTL2_XPI_USE2RAQ_4  0
#define UMCTL2_PORT_DSIZE_4  1
#define UMCTL2_PORT_USIZE_4  0
#define UMCTL2_PORT_DW_5  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_5  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_5  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_5  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_5  0
#define UMCTL2_A_DW_INT_5  256
#define UMCTL2_XPI_USE2RAQ_5  0
#define UMCTL2_PORT_DSIZE_5  1
#define UMCTL2_PORT_USIZE_5  0
#define UMCTL2_PORT_DW_6  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_6  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_6  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_6  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_6  0
#define UMCTL2_A_DW_INT_6  256
#define UMCTL2_XPI_USE2RAQ_6  0
#define UMCTL2_PORT_DSIZE_6  1
#define UMCTL2_PORT_USIZE_6  0
#define UMCTL2_PORT_DW_7  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_7  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_7  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_7  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_7  0
#define UMCTL2_A_DW_INT_7  256
#define UMCTL2_XPI_USE2RAQ_7  0
#define UMCTL2_PORT_DSIZE_7  1
#define UMCTL2_PORT_USIZE_7  0
#define UMCTL2_PORT_DW_8  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_8  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_8  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_8  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_8  0
#define UMCTL2_A_DW_INT_8  256
#define UMCTL2_XPI_USE2RAQ_8  0
#define UMCTL2_PORT_DSIZE_8  1
#define UMCTL2_PORT_USIZE_8  0
#define UMCTL2_PORT_DW_9  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_9  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_9  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_9  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_9  0
#define UMCTL2_A_DW_INT_9  256
#define UMCTL2_XPI_USE2RAQ_9  0
#define UMCTL2_PORT_DSIZE_9  1
#define UMCTL2_PORT_USIZE_9  0
#define UMCTL2_PORT_DW_10  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_10  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_10  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_10  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_10  0
#define UMCTL2_A_DW_INT_10  256
#define UMCTL2_XPI_USE2RAQ_10  0
#define UMCTL2_PORT_DSIZE_10  1
#define UMCTL2_PORT_USIZE_10  0
#define UMCTL2_PORT_DW_11  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_11  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_11  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_11  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_11  0
#define UMCTL2_A_DW_INT_11  256
#define UMCTL2_XPI_USE2RAQ_11  0
#define UMCTL2_PORT_DSIZE_11  1
#define UMCTL2_PORT_USIZE_11  0
#define UMCTL2_PORT_DW_12  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_12  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_12  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_12  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_12  0
#define UMCTL2_A_DW_INT_12  256
#define UMCTL2_XPI_USE2RAQ_12  0
#define UMCTL2_PORT_DSIZE_12  1
#define UMCTL2_PORT_USIZE_12  0
#define UMCTL2_PORT_DW_13  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_13  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_13  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_13  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_13  0
#define UMCTL2_A_DW_INT_13  256
#define UMCTL2_XPI_USE2RAQ_13  0
#define UMCTL2_PORT_DSIZE_13  1
#define UMCTL2_PORT_USIZE_13  0
#define UMCTL2_PORT_DW_14  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_14  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_14  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_14  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_14  0
#define UMCTL2_A_DW_INT_14  256
#define UMCTL2_XPI_USE2RAQ_14  0
#define UMCTL2_PORT_DSIZE_14  1
#define UMCTL2_PORT_USIZE_14  0
#define UMCTL2_PORT_DW_15  256
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_15  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_HBW_15  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_QBW_15  0
#define UMCTL2_DATA_CHANNEL_INTERLEAVE_NS_ANY_15  0
#define UMCTL2_A_DW_INT_15  256
#define UMCTL2_XPI_USE2RAQ_15  0
#define UMCTL2_PORT_DSIZE_15  1
#define UMCTL2_PORT_USIZE_15  0
#define UMCTL2_TOT_INTERLEAVE_NS  0
#define THEREIS_INTLV_NS  0
#define UMCTL2_TOT_USE2RAQ  1
#define THEREIS_USE2RAQ
#define UMCTL2_RAQ_TABLE_0  0
#define UMCTL2_RAQ_TABLE_1  UMCTL2_RAQ_TABLE_0 + UMCTL2_XPI_USE2RAQ_0
#define UMCTL2_RAQ_TABLE_2  UMCTL2_RAQ_TABLE_1 + UMCTL2_XPI_USE2RAQ_1
#define UMCTL2_RAQ_TABLE_3  UMCTL2_RAQ_TABLE_2 + UMCTL2_XPI_USE2RAQ_2
#define UMCTL2_RAQ_TABLE_4  UMCTL2_RAQ_TABLE_3 + UMCTL2_XPI_USE2RAQ_3
#define UMCTL2_RAQ_TABLE_5  UMCTL2_RAQ_TABLE_4 + UMCTL2_XPI_USE2RAQ_4
#define UMCTL2_RAQ_TABLE_6  UMCTL2_RAQ_TABLE_5 + UMCTL2_XPI_USE2RAQ_5
#define UMCTL2_RAQ_TABLE_7  UMCTL2_RAQ_TABLE_6 + UMCTL2_XPI_USE2RAQ_6
#define UMCTL2_RAQ_TABLE_8  UMCTL2_RAQ_TABLE_7 + UMCTL2_XPI_USE2RAQ_7
#define UMCTL2_RAQ_TABLE_9  UMCTL2_RAQ_TABLE_8 + UMCTL2_XPI_USE2RAQ_8
#define UMCTL2_RAQ_TABLE_10  UMCTL2_RAQ_TABLE_9 + UMCTL2_XPI_USE2RAQ_9
#define UMCTL2_RAQ_TABLE_11  UMCTL2_RAQ_TABLE_10 + UMCTL2_XPI_USE2RAQ_10
#define UMCTL2_RAQ_TABLE_12  UMCTL2_RAQ_TABLE_11 + UMCTL2_XPI_USE2RAQ_11
#define UMCTL2_RAQ_TABLE_13  UMCTL2_RAQ_TABLE_12 + UMCTL2_XPI_USE2RAQ_12
#define UMCTL2_RAQ_TABLE_14  UMCTL2_RAQ_TABLE_13 + UMCTL2_XPI_USE2RAQ_13
#define UMCTL2_RAQ_TABLE_15  UMCTL2_RAQ_TABLE_14 + UMCTL2_XPI_USE2RAQ_14
#define UMCTL2_RAQ_TABLE  1
#define UMCTL2_XPI_RQOS_MLW  4
#define UMCTL2_XPI_RQOS_RW  2
#define UMCTL2_XPI_VPR_EN  1
#define UMCTL2_XPI_VPW_EN  1
#define UMCTL2_XPI_VPT_EN  1
#define UMCTL2_XPI_WQOS_MLW  4
#define UMCTL2_XPI_WQOS_RW  2
#define UMCTL2_XPI_RQOS_TW  11
#define UMCTL2_XPI_WQOS_TW  11
#define DDRCTL_CHB_RQOS_TW  11
#define DDRCTL_CHB_WQOS_TW  11
#define UMCTL2_XPI_VPR_EN_0  1
#define UMCTL2_XPI_VPR_0
#define UMCTL2_XPI_VPR_EN_1  0
#define UMCTL2_XPI_VPR_EN_2  0
#define UMCTL2_XPI_VPR_EN_3  0
#define UMCTL2_XPI_VPR_EN_4  0
#define UMCTL2_XPI_VPR_EN_5  0
#define UMCTL2_XPI_VPR_EN_6  0
#define UMCTL2_XPI_VPR_EN_7  0
#define UMCTL2_XPI_VPR_EN_8  0
#define UMCTL2_XPI_VPR_EN_9  0
#define UMCTL2_XPI_VPR_EN_10  0
#define UMCTL2_XPI_VPR_EN_11  0
#define UMCTL2_XPI_VPR_EN_12  0
#define UMCTL2_XPI_VPR_EN_13  0
#define UMCTL2_XPI_VPR_EN_14  0
#define UMCTL2_XPI_VPR_EN_15  0
#define UMCTL2_XPI_VPW_EN_0  1
#define UMCTL2_XPI_VPW_0
#define UMCTL2_XPI_VPW_EN_1  0
#define UMCTL2_XPI_VPW_EN_2  0
#define UMCTL2_XPI_VPW_EN_3  0
#define UMCTL2_XPI_VPW_EN_4  0
#define UMCTL2_XPI_VPW_EN_5  0
#define UMCTL2_XPI_VPW_EN_6  0
#define UMCTL2_XPI_VPW_EN_7  0
#define UMCTL2_XPI_VPW_EN_8  0
#define UMCTL2_XPI_VPW_EN_9  0
#define UMCTL2_XPI_VPW_EN_10  0
#define UMCTL2_XPI_VPW_EN_11  0
#define UMCTL2_XPI_VPW_EN_12  0
#define UMCTL2_XPI_VPW_EN_13  0
#define UMCTL2_XPI_VPW_EN_14  0
#define UMCTL2_XPI_VPW_EN_15  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_0  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_1  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_2  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_3  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_4  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_5  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_6  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_7  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_8  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_9  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_10  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_11  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_12  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_13  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_14  0
#define UMCTL2_READ_DATA_INTERLEAVE_EN_15  0
#define UMCTL2_INT_NPORTS  3
#define UMCTL2_INT_NPORTS_DATA  2
#define UMCTL2_INT_NPORTS_2
#define UMCTL2_XPI_USE_RMW  1
#define UMCTL2_MAX_XPI_PORT_DW  256
#define UMCTL2_MAX_XPI_PORT_DW_GTEQ_16
#define UMCTL2_MAX_XPI_PORT_DW_GTEQ_32
#define UMCTL2_MAX_XPI_PORT_DW_GTEQ_64
#define UMCTL2_MAX_XPI_PORT_DW_GTEQ_128
#define UMCTL2_MAX_XPI_PORT_DW_GTEQ_256
#define UMCTL2_PORT_NBYTES_0  32
#define UMCTL2_PORT_NBYTES_1  32
#define UMCTL2_PORT_NBYTES_2  32
#define UMCTL2_PORT_NBYTES_3  32
#define UMCTL2_PORT_NBYTES_4  32
#define UMCTL2_PORT_NBYTES_5  32
#define UMCTL2_PORT_NBYTES_6  32
#define UMCTL2_PORT_NBYTES_7  32
#define UMCTL2_PORT_NBYTES_8  32
#define UMCTL2_PORT_NBYTES_9  32
#define UMCTL2_PORT_NBYTES_10  32
#define UMCTL2_PORT_NBYTES_11  32
#define UMCTL2_PORT_NBYTES_12  32
#define UMCTL2_PORT_NBYTES_13  32
#define UMCTL2_PORT_NBYTES_14  32
#define UMCTL2_PORT_NBYTES_15  32
#define UMCTL2_PORT_NBYTES_MAX  64
#define UMCTL2_A_AXI
#define UMCTL2_A_AXI4
#define UMCTL2_A_AXI_OR_AHB
#define UMCTL2_A_AXI_OR_AHB_EN  1
#define UMCTL2_A_AXI_OR_AHB_OR_CHB
#define UMCTL2_A_AXI_OR_CHB
#define THEREIS_PORT_DSIZE  1
#define THEREIS_PORT_USIZE  0
#define UMCTL2_M_BLW  4
#define UMCTL2_A_LENW  8
#define UMCTL2_AXI_LOCK_WIDTH_0  1
#define UMCTL2_AXI_LOCK_WIDTH_1  1
#define UMCTL2_AXI_LOCK_WIDTH_2  1
#define UMCTL2_AXI_LOCK_WIDTH_3  1
#define UMCTL2_AXI_LOCK_WIDTH_4  1
#define UMCTL2_AXI_LOCK_WIDTH_5  1
#define UMCTL2_AXI_LOCK_WIDTH_6  1
#define UMCTL2_AXI_LOCK_WIDTH_7  1
#define UMCTL2_AXI_LOCK_WIDTH_8  1
#define UMCTL2_AXI_LOCK_WIDTH_9  1
#define UMCTL2_AXI_LOCK_WIDTH_10  1
#define UMCTL2_AXI_LOCK_WIDTH_11  1
#define UMCTL2_AXI_LOCK_WIDTH_12  1
#define UMCTL2_AXI_LOCK_WIDTH_13  1
#define UMCTL2_AXI_LOCK_WIDTH_14  1
#define UMCTL2_AXI_LOCK_WIDTH_15  1
#define UMCTL2_AXI_USER_WIDTH  0
#define UMCTL2_AXI_USER_WIDTH_INT  1
#define UMCTL2_AXI_LOCK_WIDTH  2
#define UMCTL2_AXI_REGION_WIDTH  4
#define UMCTL2_XPI_NBEATS  2
#define UMCTL2_XPI_NBEATS_LG2  1
#define UMCTL2_XPI_RP_INFOW_0  19
#define UMCTL2_XPI_RP_HINFOW_0  23
#define UMCTL2_XPI_RD_INFOW_NSA_0  22
#define UMCTL2_XPI_RD_INFOW_0  22
#define UMCTL2_XPI_WR_INFOW_0  24
#define UMCTL2_XPI_RP_INFOW_1  19
#define UMCTL2_XPI_RP_HINFOW_1  23
#define UMCTL2_XPI_RD_INFOW_NSA_1  22
#define UMCTL2_XPI_RD_INFOW_1  22
#define UMCTL2_XPI_WR_INFOW_1  24
#define UMCTL2_XPI_RP_INFOW_2  19
#define UMCTL2_XPI_RP_HINFOW_2  23
#define UMCTL2_XPI_RD_INFOW_NSA_2  22
#define UMCTL2_XPI_RD_INFOW_2  22
#define UMCTL2_XPI_WR_INFOW_2  24
#define UMCTL2_XPI_RP_INFOW_3  19
#define UMCTL2_XPI_RP_HINFOW_3  23
#define UMCTL2_XPI_RD_INFOW_NSA_3  22
#define UMCTL2_XPI_RD_INFOW_3  22
#define UMCTL2_XPI_WR_INFOW_3  24
#define UMCTL2_XPI_RP_INFOW_4  19
#define UMCTL2_XPI_RP_HINFOW_4  23
#define UMCTL2_XPI_RD_INFOW_NSA_4  22
#define UMCTL2_XPI_RD_INFOW_4  22
#define UMCTL2_XPI_WR_INFOW_4  24
#define UMCTL2_XPI_RP_INFOW_5  19
#define UMCTL2_XPI_RP_HINFOW_5  23
#define UMCTL2_XPI_RD_INFOW_NSA_5  22
#define UMCTL2_XPI_RD_INFOW_5  22
#define UMCTL2_XPI_WR_INFOW_5  24
#define UMCTL2_XPI_RP_INFOW_6  19
#define UMCTL2_XPI_RP_HINFOW_6  23
#define UMCTL2_XPI_RD_INFOW_NSA_6  22
#define UMCTL2_XPI_RD_INFOW_6  22
#define UMCTL2_XPI_WR_INFOW_6  24
#define UMCTL2_XPI_RP_INFOW_7  19
#define UMCTL2_XPI_RP_HINFOW_7  23
#define UMCTL2_XPI_RD_INFOW_NSA_7  22
#define UMCTL2_XPI_RD_INFOW_7  22
#define UMCTL2_XPI_WR_INFOW_7  24
#define UMCTL2_XPI_RP_INFOW_8  19
#define UMCTL2_XPI_RP_HINFOW_8  23
#define UMCTL2_XPI_RD_INFOW_NSA_8  22
#define UMCTL2_XPI_RD_INFOW_8  22
#define UMCTL2_XPI_WR_INFOW_8  24
#define UMCTL2_XPI_RP_INFOW_9  19
#define UMCTL2_XPI_RP_HINFOW_9  23
#define UMCTL2_XPI_RD_INFOW_NSA_9  22
#define UMCTL2_XPI_RD_INFOW_9  22
#define UMCTL2_XPI_WR_INFOW_9  24
#define UMCTL2_XPI_RP_INFOW_10  19
#define UMCTL2_XPI_RP_HINFOW_10  23
#define UMCTL2_XPI_RD_INFOW_NSA_10  22
#define UMCTL2_XPI_RD_INFOW_10  22
#define UMCTL2_XPI_WR_INFOW_10  24
#define UMCTL2_XPI_RP_INFOW_11  19
#define UMCTL2_XPI_RP_HINFOW_11  23
#define UMCTL2_XPI_RD_INFOW_NSA_11  22
#define UMCTL2_XPI_RD_INFOW_11  22
#define UMCTL2_XPI_WR_INFOW_11  24
#define UMCTL2_XPI_RP_INFOW_12  19
#define UMCTL2_XPI_RP_HINFOW_12  23
#define UMCTL2_XPI_RD_INFOW_NSA_12  22
#define UMCTL2_XPI_RD_INFOW_12  22
#define UMCTL2_XPI_WR_INFOW_12  24
#define UMCTL2_XPI_RP_INFOW_13  19
#define UMCTL2_XPI_RP_HINFOW_13  23
#define UMCTL2_XPI_RD_INFOW_NSA_13  22
#define UMCTL2_XPI_RD_INFOW_13  22
#define UMCTL2_XPI_WR_INFOW_13  24
#define UMCTL2_XPI_RP_INFOW_14  19
#define UMCTL2_XPI_RP_HINFOW_14  23
#define UMCTL2_XPI_RD_INFOW_NSA_14  22
#define UMCTL2_XPI_RD_INFOW_14  22
#define UMCTL2_XPI_WR_INFOW_14  24
#define UMCTL2_XPI_RP_INFOW_15  19
#define UMCTL2_XPI_RP_HINFOW_15  23
#define UMCTL2_XPI_RD_INFOW_NSA_15  22
#define UMCTL2_XPI_RD_INFOW_15  22
#define UMCTL2_XPI_WR_INFOW_15  24
#define UMCTL2_TOKENW  6
#define UMCTL2_AXI_ADDR_BOUNDARY  12
#define UMCTL2_A_IDW  8
#define UMCTL2_A_ID_MAPW  8
#define UMCTL2_A_NPORTS_LG2  1
#define UMCTL2_EXCL_ACC_FLAG  1
#define UMCTL2_XPI_RD_BEAT_INFOW  4
#define UMCTL2_AXI_TAGBITS_0  51
#define UMCTL2_AXI_TAGBITS_1  51
#define UMCTL2_AXI_TAGBITS_2  51
#define UMCTL2_AXI_TAGBITS_3  51
#define UMCTL2_AXI_TAGBITS_4  51
#define UMCTL2_AXI_TAGBITS_5  51
#define UMCTL2_AXI_TAGBITS_6  51
#define UMCTL2_AXI_TAGBITS_7  51
#define UMCTL2_AXI_TAGBITS_8  51
#define UMCTL2_AXI_TAGBITS_9  51
#define UMCTL2_AXI_TAGBITS_10  51
#define UMCTL2_AXI_TAGBITS_11  51
#define UMCTL2_AXI_TAGBITS_12  51
#define UMCTL2_AXI_TAGBITS_13  51
#define UMCTL2_AXI_TAGBITS_14  51
#define UMCTL2_AXI_TAGBITS_15  51
#define UMCTL2_MAX_AXI_TAGBITS  51
#define MEMC_HIF_TAGBITS  6
#define DDRCTL_CHB_MAX_PRC_LINES  8
#define DDRCTL_CHB_DRBIDW  6
#define DDRCTL_CHB_MAX_NUM_HIF_BUF_PER_CLN  2
#define DDRCTL_CHB_PRBIDW  4
#define DDRCTL_CHB_BIDW  7
#define UMCTL2_CHB_TAGBITS  16
#define MEMC_TAGBITS  51
#define MEMC_HIF_WDATA_PTR_BITS  1
#define UMCTL2_SEQ_BURST_MODE  1
#define UMCTL2_AXI_LOWPWR_NOPX_CNT  0
#define UMCTL2_A_QOSW  4
#define UMCTL2_A_SYNC_0  1
#define UMCTL2_A_SYNC_1  0
#define UMCTL2_A_SYNC_2  0
#define UMCTL2_A_SYNC_3  0
#define UMCTL2_A_SYNC_4  0
#define UMCTL2_A_SYNC_5  0
#define UMCTL2_A_SYNC_6  0
#define UMCTL2_A_SYNC_7  0
#define UMCTL2_A_SYNC_8  0
#define UMCTL2_A_SYNC_9  0
#define UMCTL2_A_SYNC_10  0
#define UMCTL2_A_SYNC_11  0
#define UMCTL2_A_SYNC_12  0
#define UMCTL2_A_SYNC_13  0
#define UMCTL2_A_SYNC_14  0
#define UMCTL2_A_SYNC_15  0
#define UMCTL2_AP_ASYNC_A_0  0
#define UMCTL2_AP_ASYNC_A_1  0
#define UMCTL2_AP_ASYNC_A_2  0
#define UMCTL2_AP_ASYNC_A_3  0
#define UMCTL2_AP_ASYNC_A_4  0
#define UMCTL2_AP_ASYNC_A_5  0
#define UMCTL2_AP_ASYNC_A_6  0
#define UMCTL2_AP_ASYNC_A_7  0
#define UMCTL2_AP_ASYNC_A_8  0
#define UMCTL2_AP_ASYNC_A_9  0
#define UMCTL2_AP_ASYNC_A_10  0
#define UMCTL2_AP_ASYNC_A_11  0
#define UMCTL2_AP_ASYNC_A_12  0
#define UMCTL2_AP_ASYNC_A_13  0
#define UMCTL2_AP_ASYNC_A_14  0
#define UMCTL2_AP_ASYNC_A_15  0
#define UMCTL2_AP_ANY_ASYNC  0
#define UMCTL2_ASYNC_REG_N_SYNC  2
#define UMCTL2_ASYNC_DDRC_N_SYNC  3
#define UMCTL2_ASYNC_LP4DCI_N_SYNC  2
#define DWC_DDRCTL_RM_BCM25  1
#define DWC_DDRCTL_RM_BCM23  1
#define DWC_DDRCTL_RM_BCM36_NHS  0
#define UMCTL2_BCM36_NHS_DELAY  3
#define UMCTL2_BCM36_NHS_INJECT_X  0
#define DWC_NO_TST_MODE
#define UMCTL2_A_SYNC_TABLE  0x1
#define UMCTL2_AP_ASYNC_TABLE  0x0
#define UMCTL2_A_DIR_0  0
#define UMCTL2_A_DIR_1  0
#define UMCTL2_A_DIR_2  0
#define UMCTL2_A_DIR_3  0
#define UMCTL2_A_DIR_4  0
#define UMCTL2_A_DIR_5  0
#define UMCTL2_A_DIR_6  0
#define UMCTL2_A_DIR_7  0
#define UMCTL2_A_DIR_8  0
#define UMCTL2_A_DIR_9  0
#define UMCTL2_A_DIR_10  0
#define UMCTL2_A_DIR_11  0
#define UMCTL2_A_DIR_12  0
#define UMCTL2_A_DIR_13  0
#define UMCTL2_A_DIR_14  0
#define UMCTL2_A_DIR_15  0
#define UMCTL2_STATIC_VIR_CH_0  0
#define UMCTL2_STATIC_VIR_CH_1  0
#define UMCTL2_STATIC_VIR_CH_2  0
#define UMCTL2_STATIC_VIR_CH_3  0
#define UMCTL2_STATIC_VIR_CH_4  0
#define UMCTL2_STATIC_VIR_CH_5  0
#define UMCTL2_STATIC_VIR_CH_6  0
#define UMCTL2_STATIC_VIR_CH_7  0
#define UMCTL2_STATIC_VIR_CH_8  0
#define UMCTL2_STATIC_VIR_CH_9  0
#define UMCTL2_STATIC_VIR_CH_10  0
#define UMCTL2_STATIC_VIR_CH_11  0
#define UMCTL2_STATIC_VIR_CH_12  0
#define UMCTL2_STATIC_VIR_CH_13  0
#define UMCTL2_STATIC_VIR_CH_14  0
#define UMCTL2_STATIC_VIR_CH_15  0
#define UMCTL2_STATIC_VIR_CH_TABLE  0x0
#define UMCTL2_XPI_SMALL_SIZED_PORT_0  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_1  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_2  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_3  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_4  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_5  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_6  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_7  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_8  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_9  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_10  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_11  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_12  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_13  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_14  0
#define UMCTL2_XPI_SMALL_SIZED_PORT_15  0
#define UMCTL2_NUM_VIR_CH_0  64
#define UMCTL2_NUM_VIR_CH_1  32
#define UMCTL2_NUM_VIR_CH_2  32
#define UMCTL2_NUM_VIR_CH_3  32
#define UMCTL2_NUM_VIR_CH_4  32
#define UMCTL2_NUM_VIR_CH_5  32
#define UMCTL2_NUM_VIR_CH_6  32
#define UMCTL2_NUM_VIR_CH_7  32
#define UMCTL2_NUM_VIR_CH_8  32
#define UMCTL2_NUM_VIR_CH_9  32
#define UMCTL2_NUM_VIR_CH_10  32
#define UMCTL2_NUM_VIR_CH_11  32
#define UMCTL2_NUM_VIR_CH_12  32
#define UMCTL2_NUM_VIR_CH_13  32
#define UMCTL2_NUM_VIR_CH_14  32
#define UMCTL2_NUM_VIR_CH_15  32
#define UMCTL2_ASYNC_FIFO_N_SYNC_0  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_1  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_2  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_3  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_4  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_5  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_6  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_7  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_8  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_9  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_10  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_11  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_12  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_13  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_14  2
#define UMCTL2_ASYNC_FIFO_N_SYNC_15  2
#define UMCTL2_RRB_THRESHOLD_EN_0  1
#define UMCTL2_A_RRB_THRESHOLD_EN_0
#define UMCTL2_RRB_THRESHOLD_PPL_0  1
#define UMCTL2_RRB_THRESHOLD_EN_1  0
#define UMCTL2_RRB_THRESHOLD_PPL_1  1
#define UMCTL2_RRB_THRESHOLD_EN_2  0
#define UMCTL2_RRB_THRESHOLD_PPL_2  1
#define UMCTL2_RRB_THRESHOLD_EN_3  0
#define UMCTL2_RRB_THRESHOLD_PPL_3  1
#define UMCTL2_RRB_THRESHOLD_EN_4  0
#define UMCTL2_RRB_THRESHOLD_PPL_4  1
#define UMCTL2_RRB_THRESHOLD_EN_5  0
#define UMCTL2_RRB_THRESHOLD_PPL_5  1
#define UMCTL2_RRB_THRESHOLD_EN_6  0
#define UMCTL2_RRB_THRESHOLD_PPL_6  1
#define UMCTL2_RRB_THRESHOLD_EN_7  0
#define UMCTL2_RRB_THRESHOLD_PPL_7  1
#define UMCTL2_RRB_THRESHOLD_EN_8  0
#define UMCTL2_RRB_THRESHOLD_PPL_8  1
#define UMCTL2_RRB_THRESHOLD_EN_9  0
#define UMCTL2_RRB_THRESHOLD_PPL_9  1
#define UMCTL2_RRB_THRESHOLD_EN_10  0
#define UMCTL2_RRB_THRESHOLD_PPL_10  1
#define UMCTL2_RRB_THRESHOLD_EN_11  0
#define UMCTL2_RRB_THRESHOLD_PPL_11  1
#define UMCTL2_RRB_THRESHOLD_EN_12  0
#define UMCTL2_RRB_THRESHOLD_PPL_12  1
#define UMCTL2_RRB_THRESHOLD_EN_13  0
#define UMCTL2_RRB_THRESHOLD_PPL_13  1
#define UMCTL2_RRB_THRESHOLD_EN_14  0
#define UMCTL2_RRB_THRESHOLD_PPL_14  1
#define UMCTL2_RRB_THRESHOLD_EN_15  0
#define UMCTL2_RRB_THRESHOLD_PPL_15  1
#define UMCTL2_RRB_EXTRAM_0  0
#define UMCTL2_RRB_EXTRAM_1  0
#define UMCTL2_RRB_EXTRAM_2  0
#define UMCTL2_RRB_EXTRAM_3  0
#define UMCTL2_RRB_EXTRAM_4  0
#define UMCTL2_RRB_EXTRAM_5  0
#define UMCTL2_RRB_EXTRAM_6  0
#define UMCTL2_RRB_EXTRAM_7  0
#define UMCTL2_RRB_EXTRAM_8  0
#define UMCTL2_RRB_EXTRAM_9  0
#define UMCTL2_RRB_EXTRAM_10  0
#define UMCTL2_RRB_EXTRAM_11  0
#define UMCTL2_RRB_EXTRAM_12  0
#define UMCTL2_RRB_EXTRAM_13  0
#define UMCTL2_RRB_EXTRAM_14  0
#define UMCTL2_RRB_EXTRAM_15  0
#define UMCTL2_RRB_EXTRAM_REG_0  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_0
#define UMCTL2_RRB_EXTRAM_REG_1  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_1
#define UMCTL2_RRB_EXTRAM_REG_2  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_2
#define UMCTL2_RRB_EXTRAM_REG_3  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_3
#define UMCTL2_RRB_EXTRAM_REG_4  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_4
#define UMCTL2_RRB_EXTRAM_REG_5  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_5
#define UMCTL2_RRB_EXTRAM_REG_6  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_6
#define UMCTL2_RRB_EXTRAM_REG_7  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_7
#define UMCTL2_RRB_EXTRAM_REG_8  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_8
#define UMCTL2_RRB_EXTRAM_REG_9  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_9
#define UMCTL2_RRB_EXTRAM_REG_10  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_10
#define UMCTL2_RRB_EXTRAM_REG_11  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_11
#define UMCTL2_RRB_EXTRAM_REG_12  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_12
#define UMCTL2_RRB_EXTRAM_REG_13  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_13
#define UMCTL2_RRB_EXTRAM_REG_14  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_14
#define UMCTL2_RRB_EXTRAM_REG_15  1
#define UMCTL2_RRB_EXTRAM_REG_ENABLED_15
#define UMCTL2_RRB_EXTRAM_RETIME_0  0
#define UMCTL2_RRB_EXTRAM_RETIME_1  0
#define UMCTL2_RRB_EXTRAM_RETIME_2  0
#define UMCTL2_RRB_EXTRAM_RETIME_3  0
#define UMCTL2_RRB_EXTRAM_RETIME_4  0
#define UMCTL2_RRB_EXTRAM_RETIME_5  0
#define UMCTL2_RRB_EXTRAM_RETIME_6  0
#define UMCTL2_RRB_EXTRAM_RETIME_7  0
#define UMCTL2_RRB_EXTRAM_RETIME_8  0
#define UMCTL2_RRB_EXTRAM_RETIME_9  0
#define UMCTL2_RRB_EXTRAM_RETIME_10  0
#define UMCTL2_RRB_EXTRAM_RETIME_11  0
#define UMCTL2_RRB_EXTRAM_RETIME_12  0
#define UMCTL2_RRB_EXTRAM_RETIME_13  0
#define UMCTL2_RRB_EXTRAM_RETIME_14  0
#define UMCTL2_RRB_EXTRAM_RETIME_15  0
#define UMCTL2_RRB_EXTRAM_TABLE  0
#define UMCTL2_RRB_EXTRAM_REG_TABLE  65535
#define UMCTL2_A_NSAR  0
#define THEREIS_SAR  0
#define UMCTL2_SARMINSIZE  1
#define UMCTL2_SAR_MAXNBLOCKS  ((0x1 << (((DDRCTL_SYS_INTF==2) ? DDRCTL_CHB_ADRW : UMCTL2_A_ADDRW)-27-UMCTL2_SARMINSIZE)) - 1)
#define UMCTL2_SAR_MINBLOCKSIZEBYTES  ((128*1024*1024) << UMCTL2_SARMINSIZE)
#define UMCTL2_XPI_USE_WAR  0
#define UMCTL2_XPI_USE_RAR  0
#define UMCTL2_XPI_USE_INPUT_RAR  1
#define UMCTL2_XPI_USE_RDR  0
#define UMCTL2_XPI_USE_RPR  0
#define UMCTL2_WDATARAM_DW  256
#define UMCTL2_WDATARAM_AW  7
#define UMCTL2_WDATARAM_DEPTH  128
#define UMCTL2_RDATARAM_DW  256
#define DDRCTL_DCH1_RDATARAM_OPT  0
#define UMCTL2_RDATARAM_DW_DCH1  256
#define UMCTL2_RDATARAM_DEPTH  128
#define UMCTL2_RDATARAM_AW  7
#define UMCTL2_DATARAM_PAR_DW  32
#define UMCTL2_DATARAM_PAR_DW_DCH1  32
#define UMCTL2_WDATARAM_PAR_DW  32
#define UMCTL2_DATARAM_PAR_DW_GUI  0
#define UMCTL2_DATARAM_PAR_DW_GUI_DCH1  0
#define UMCTL2_WDATARAM_PAR_DW_GUI  0
#define UMCTL2_WDATARAM_PAR_DW_EXT  32
#define UMCTL2_DATARAM_PAR_DW_LG2  5
#define MEMC_PAGE_BITS  18
#define MEMC_BLK_BITS  7
#define MEMC_WORD_BITS  4
#define DDRCTL_HIF_DRAM_ADDR_WIDTH  35
#define MEMC_CMD_TYPE_BLK_WR 0x0  
#define MEMC_CMD_TYPE_BLK_RD 0x1  
#define MEMC_CMD_TYPE_RMW 0x2  
#define MEMC_CMD_TYPE_RESERVED 0x3  
#define MEMC_CMD_PRI_LPR 0x0  
#define MEMC_CMD_PRI_VPR 0x1  
#define MEMC_CMD_PRI_HPR 0x2  
#define MEMC_CMD_PRI_XVPR 0x3  
#define MEMC_CMD_PRI_NPW 0x0  
#define MEMC_CMD_PRI_VPW 0x1  
#define MEMC_CMD_PRI_RSVD 0x2  
#define MEMC_CMD_PRI_XVPW 0x3  
#define MEMC_RMW_TYPE_PARTIAL_NBW 0x0  
#define MEMC_RMW_TYPE_RMW_CMD 0x1  
#define MEMC_RMW_TYPE_SCRUB 0x2  
#define MEMC_RMW_TYPE_NO_RMW 0x3  
#define UMCTL2_LPDDR4_DQ_WHEN_MASKED  0xF8  
#define UMCTL2_PHY_SPECIAL_IDLE 0x1E
#define MEMC_ADDR_WIDTH_BITS  17
#define UMCTL2_AXI_BURST_WIDTH   2
#define UMCTL2_AXI_SIZE_WIDTH    3
#define UMCTL2_AXI_CACHE_WIDTH   4
#define UMCTL2_AXI_PROT_WIDTH    3
#define UMCTL2_AXI_RESP_WIDTH    2
#define UMCTL2_XPI_RARD  2
#define UMCTL2_XPI_WARD  2
#define MEMC_DRAM_NBYTES  4
#define MEMC_DRAM_NBYTES_LG2  2
#define UMCTL2_OCPAR_ADDR_LOG_LOW_WIDTH  32
#define UMCTL2_OCPAR_SLICE_WIDTH  8
#define UMCTL2_OCPAR_POISON_DW  32
#define UMCTL2_MIN_ADDRW  35
#define UMCTL2_A_ADDRW  33
#define UMCTL2_AXI_ADDRW  35
#define UMCTL2_OCPAR_ADDR_PARITY_WIDTH  0
#define UMCTL2_OCPAR_ADDR_PARITY_W  1
#define UMCTL2_MAX_PL  16
#define UMCTL2_AXI_RAQD_0  32
#define UMCTL2_AXI_WAQD_0  32
#define UMCTL2_AXI_RDQD_0  128
#define UMCTL2_AXI_WDQD_0  128
#define UMCTL2_AXI_WRQD_0  64
#define UMCTL2_AXI_RAQD_1  4
#define UMCTL2_AXI_WAQD_1  4
#define UMCTL2_AXI_RDQD_1  10
#define UMCTL2_AXI_WDQD_1  10
#define UMCTL2_AXI_WRQD_1  10
#define UMCTL2_AXI_RAQD_2  4
#define UMCTL2_AXI_WAQD_2  4
#define UMCTL2_AXI_RDQD_2  10
#define UMCTL2_AXI_WDQD_2  10
#define UMCTL2_AXI_WRQD_2  10
#define UMCTL2_AXI_RAQD_3  4
#define UMCTL2_AXI_WAQD_3  4
#define UMCTL2_AXI_RDQD_3  10
#define UMCTL2_AXI_WDQD_3  10
#define UMCTL2_AXI_WRQD_3  10
#define UMCTL2_AXI_RAQD_4  4
#define UMCTL2_AXI_WAQD_4  4
#define UMCTL2_AXI_RDQD_4  10
#define UMCTL2_AXI_WDQD_4  10
#define UMCTL2_AXI_WRQD_4  10
#define UMCTL2_AXI_RAQD_5  4
#define UMCTL2_AXI_WAQD_5  4
#define UMCTL2_AXI_RDQD_5  10
#define UMCTL2_AXI_WDQD_5  10
#define UMCTL2_AXI_WRQD_5  10
#define UMCTL2_AXI_RAQD_6  4
#define UMCTL2_AXI_WAQD_6  4
#define UMCTL2_AXI_RDQD_6  10
#define UMCTL2_AXI_WDQD_6  10
#define UMCTL2_AXI_WRQD_6  10
#define UMCTL2_AXI_RAQD_7  4
#define UMCTL2_AXI_WAQD_7  4
#define UMCTL2_AXI_RDQD_7  10
#define UMCTL2_AXI_WDQD_7  10
#define UMCTL2_AXI_WRQD_7  10
#define UMCTL2_AXI_RAQD_8  4
#define UMCTL2_AXI_WAQD_8  4
#define UMCTL2_AXI_RDQD_8  10
#define UMCTL2_AXI_WDQD_8  10
#define UMCTL2_AXI_WRQD_8  10
#define UMCTL2_AXI_RAQD_9  4
#define UMCTL2_AXI_WAQD_9  4
#define UMCTL2_AXI_RDQD_9  10
#define UMCTL2_AXI_WDQD_9  10
#define UMCTL2_AXI_WRQD_9  10
#define UMCTL2_AXI_RAQD_10  4
#define UMCTL2_AXI_WAQD_10  4
#define UMCTL2_AXI_RDQD_10  10
#define UMCTL2_AXI_WDQD_10  10
#define UMCTL2_AXI_WRQD_10  10
#define UMCTL2_AXI_RAQD_11  4
#define UMCTL2_AXI_WAQD_11  4
#define UMCTL2_AXI_RDQD_11  10
#define UMCTL2_AXI_WDQD_11  10
#define UMCTL2_AXI_WRQD_11  10
#define UMCTL2_AXI_RAQD_12  4
#define UMCTL2_AXI_WAQD_12  4
#define UMCTL2_AXI_RDQD_12  10
#define UMCTL2_AXI_WDQD_12  10
#define UMCTL2_AXI_WRQD_12  10
#define UMCTL2_AXI_RAQD_13  4
#define UMCTL2_AXI_WAQD_13  4
#define UMCTL2_AXI_RDQD_13  10
#define UMCTL2_AXI_WDQD_13  10
#define UMCTL2_AXI_WRQD_13  10
#define UMCTL2_AXI_RAQD_14  4
#define UMCTL2_AXI_WAQD_14  4
#define UMCTL2_AXI_RDQD_14  10
#define UMCTL2_AXI_WDQD_14  10
#define UMCTL2_AXI_WRQD_14  10
#define UMCTL2_AXI_RAQD_15  4
#define UMCTL2_AXI_WAQD_15  4
#define UMCTL2_AXI_RDQD_15  10
#define UMCTL2_AXI_WDQD_15  10
#define UMCTL2_AXI_WRQD_15  10
#define UMCTL2_XPI_SQD  34
#define UMCTL2_XPI_OUTS_WRW  10
#define UMCTL2_XPI_OUTS_RDW  12
#define UMCTL2_XPI_WDATA_PTR_QD  64
#define UMCTL2_PA_OPT_TYPE  1
#define UMCTL2_PA_OPT_TYPE_TWOCYCLE
#define UMCTL2_PAGEMATCH_EN  1
#define UMCTL2_XPI_RMW_WDQD_LG2  4
#define UMCTL2_XPI_RMW_WDQD  16
#define UMCTL2_XPI_RMW_WARD  4
#define MEMC_DDR2_DIS_TB  0
#define UMCTL2_RDIMM_DIS_TB  0
#define UMCTL2_GEARDOWN_DIS_TB  0
#define MEMC_DFI_PHYUPD_NONCOMPLIANT_DIS_TB  0
#define UMCTL2_SINGLE_PORT  0
#define UMCTL2_OCPAR_ADDR_LOG_USE_MSB
#define UMCTL2_OCPAR_ADDR_LOG_HIGH_WIDTH  3
#define UMCTL2_SAR_MIN_ADDRW  28
#define UMCTL2_AXI_SAR_BW  1
#define UMCTL2_AXI_SAR_REG_BW  2
#define UMCTL2_AXI_SAR_SW  1
#define UMCTL2_A_ADDRW_33
#define MEMC_DRAM_DATA_WIDTH_32
#define DDRCTL_CHB_SAR_BW  1
#define DDRCTL_CHB_SAR_REG_BW  2
#define DDRCTL_CHB_SAR_SW  1
#define DDRCTL_SAR_REG_BW  2
#define DDRCTL_SAR_SW  1
#define UMCTL2_AHB_LITE_MODE_0  0
#define UMCTL2_AHB_LITE_MODE_1  0
#define UMCTL2_AHB_LITE_MODE_2  0
#define UMCTL2_AHB_LITE_MODE_3  0
#define UMCTL2_AHB_LITE_MODE_4  0
#define UMCTL2_AHB_LITE_MODE_5  0
#define UMCTL2_AHB_LITE_MODE_6  0
#define UMCTL2_AHB_LITE_MODE_7  0
#define UMCTL2_AHB_LITE_MODE_8  0
#define UMCTL2_AHB_LITE_MODE_9  0
#define UMCTL2_AHB_LITE_MODE_10  0
#define UMCTL2_AHB_LITE_MODE_11  0
#define UMCTL2_AHB_LITE_MODE_12  0
#define UMCTL2_AHB_LITE_MODE_13  0
#define UMCTL2_AHB_LITE_MODE_14  0
#define UMCTL2_AHB_LITE_MODE_15  0
#define UMCTL2_AHB_LITE_MODE_TABLE  0x0
#define UMCTL2_AHB_SPLIT_MODE_0  1
#define UMCTL2_AHB_SPLIT_MODE_1  1
#define UMCTL2_AHB_SPLIT_MODE_2  1
#define UMCTL2_AHB_SPLIT_MODE_3  1
#define UMCTL2_AHB_SPLIT_MODE_4  1
#define UMCTL2_AHB_SPLIT_MODE_5  1
#define UMCTL2_AHB_SPLIT_MODE_6  1
#define UMCTL2_AHB_SPLIT_MODE_7  1
#define UMCTL2_AHB_SPLIT_MODE_8  1
#define UMCTL2_AHB_SPLIT_MODE_9  1
#define UMCTL2_AHB_SPLIT_MODE_10  1
#define UMCTL2_AHB_SPLIT_MODE_11  1
#define UMCTL2_AHB_SPLIT_MODE_12  1
#define UMCTL2_AHB_SPLIT_MODE_13  1
#define UMCTL2_AHB_SPLIT_MODE_14  1
#define UMCTL2_AHB_SPLIT_MODE_15  1
#define UMCTL2_AHB_SPLIT_MODE_TABLE  0xffff
#define UMCTL2_AHB_HREADY_LOW_PERIOD_0  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_1  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_2  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_3  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_4  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_5  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_6  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_7  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_8  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_9  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_10  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_11  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_12  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_13  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_14  100
#define UMCTL2_AHB_HREADY_LOW_PERIOD_15  100
#define UMCTL2_AHB_NUM_MST_0  8
#define UMCTL2_AHB_NUM_MST_1  8
#define UMCTL2_AHB_NUM_MST_2  8
#define UMCTL2_AHB_NUM_MST_3  8
#define UMCTL2_AHB_NUM_MST_4  8
#define UMCTL2_AHB_NUM_MST_5  8
#define UMCTL2_AHB_NUM_MST_6  8
#define UMCTL2_AHB_NUM_MST_7  8
#define UMCTL2_AHB_NUM_MST_8  8
#define UMCTL2_AHB_NUM_MST_9  8
#define UMCTL2_AHB_NUM_MST_10  8
#define UMCTL2_AHB_NUM_MST_11  8
#define UMCTL2_AHB_NUM_MST_12  8
#define UMCTL2_AHB_NUM_MST_13  8
#define UMCTL2_AHB_NUM_MST_14  8
#define UMCTL2_AHB_NUM_MST_15  8
#define UMCTL2_AHB_WRITE_RESP_MODE_0  0
#define UMCTL2_AHB_WRITE_RESP_MODE_1  0
#define UMCTL2_AHB_WRITE_RESP_MODE_2  0
#define UMCTL2_AHB_WRITE_RESP_MODE_3  0
#define UMCTL2_AHB_WRITE_RESP_MODE_4  0
#define UMCTL2_AHB_WRITE_RESP_MODE_5  0
#define UMCTL2_AHB_WRITE_RESP_MODE_6  0
#define UMCTL2_AHB_WRITE_RESP_MODE_7  0
#define UMCTL2_AHB_WRITE_RESP_MODE_8  0
#define UMCTL2_AHB_WRITE_RESP_MODE_9  0
#define UMCTL2_AHB_WRITE_RESP_MODE_10  0
#define UMCTL2_AHB_WRITE_RESP_MODE_11  0
#define UMCTL2_AHB_WRITE_RESP_MODE_12  0
#define UMCTL2_AHB_WRITE_RESP_MODE_13  0
#define UMCTL2_AHB_WRITE_RESP_MODE_14  0
#define UMCTL2_AHB_WRITE_RESP_MODE_15  0
#define UMCTL2_AHB_WAQD_0  2
#define UMCTL2_AHB_WAQD_1  2
#define UMCTL2_AHB_WAQD_2  2
#define UMCTL2_AHB_WAQD_3  2
#define UMCTL2_AHB_WAQD_4  2
#define UMCTL2_AHB_WAQD_5  2
#define UMCTL2_AHB_WAQD_6  2
#define UMCTL2_AHB_WAQD_7  2
#define UMCTL2_AHB_WAQD_8  2
#define UMCTL2_AHB_WAQD_9  2
#define UMCTL2_AHB_WAQD_10  2
#define UMCTL2_AHB_WAQD_11  2
#define UMCTL2_AHB_WAQD_12  2
#define UMCTL2_AHB_WAQD_13  2
#define UMCTL2_AHB_WAQD_14  2
#define UMCTL2_AHB_WAQD_15  2
#define UMCTL2_AHB_WDQD_0  2
#define UMCTL2_AHB_WDQD_1  10
#define UMCTL2_AHB_WDQD_2  10
#define UMCTL2_AHB_WDQD_3  10
#define UMCTL2_AHB_WDQD_4  10
#define UMCTL2_AHB_WDQD_5  10
#define UMCTL2_AHB_WDQD_6  10
#define UMCTL2_AHB_WDQD_7  10
#define UMCTL2_AHB_WDQD_8  10
#define UMCTL2_AHB_WDQD_9  10
#define UMCTL2_AHB_WDQD_10  10
#define UMCTL2_AHB_WDQD_11  10
#define UMCTL2_AHB_WDQD_12  10
#define UMCTL2_AHB_WDQD_13  10
#define UMCTL2_AHB_WDQD_14  10
#define UMCTL2_AHB_WDQD_15  10
#define UMCTL2_AHB_RAQD_0  4
#define UMCTL2_AHB_RAQD_1  4
#define UMCTL2_AHB_RAQD_2  4
#define UMCTL2_AHB_RAQD_3  4
#define UMCTL2_AHB_RAQD_4  4
#define UMCTL2_AHB_RAQD_5  4
#define UMCTL2_AHB_RAQD_6  4
#define UMCTL2_AHB_RAQD_7  4
#define UMCTL2_AHB_RAQD_8  4
#define UMCTL2_AHB_RAQD_9  4
#define UMCTL2_AHB_RAQD_10  4
#define UMCTL2_AHB_RAQD_11  4
#define UMCTL2_AHB_RAQD_12  4
#define UMCTL2_AHB_RAQD_13  4
#define UMCTL2_AHB_RAQD_14  4
#define UMCTL2_AHB_RAQD_15  4
#define UMCTL2_AHB_RDQD_0  2
#define UMCTL2_AHB_RDQD_1  10
#define UMCTL2_AHB_RDQD_2  10
#define UMCTL2_AHB_RDQD_3  10
#define UMCTL2_AHB_RDQD_4  10
#define UMCTL2_AHB_RDQD_5  10
#define UMCTL2_AHB_RDQD_6  10
#define UMCTL2_AHB_RDQD_7  10
#define UMCTL2_AHB_RDQD_8  10
#define UMCTL2_AHB_RDQD_9  10
#define UMCTL2_AHB_RDQD_10  10
#define UMCTL2_AHB_RDQD_11  10
#define UMCTL2_AHB_RDQD_12  10
#define UMCTL2_AHB_RDQD_13  10
#define UMCTL2_AHB_RDQD_14  10
#define UMCTL2_AHB_RDQD_15  10
#define A2X_IDW         4
#define A2X_SP_IDW      4
#define A2X_PP_AW   32
#define A2X_SP_AW   32
#define A2X_AW   32
#define A2X_BLW  4
#define A2X_SP_BLW  4
#define A2X_PP_BLW  4
#define A2X_HBLW       3    
#define A2X_BSW        3    
#define A2X_HPTW       4    
#define A2X_HRESPW     2    
#define UMCTL2_RDWR_ORDERED_0  0
#define UMCTL2_RDWR_ORDERED_1  0
#define UMCTL2_RDWR_ORDERED_2  0
#define UMCTL2_RDWR_ORDERED_3  0
#define UMCTL2_RDWR_ORDERED_4  0
#define UMCTL2_RDWR_ORDERED_5  0
#define UMCTL2_RDWR_ORDERED_6  0
#define UMCTL2_RDWR_ORDERED_7  0
#define UMCTL2_RDWR_ORDERED_8  0
#define UMCTL2_RDWR_ORDERED_9  0
#define UMCTL2_RDWR_ORDERED_10  0
#define UMCTL2_RDWR_ORDERED_11  0
#define UMCTL2_RDWR_ORDERED_12  0
#define UMCTL2_RDWR_ORDERED_13  0
#define UMCTL2_RDWR_ORDERED_14  0
#define UMCTL2_RDWR_ORDERED_15  0
#define UMCTL2_RDWR_ORDERED_TABLE  0x0
#define DDRCTL_CHB_CHI2CORE_SYNCD  2
#define DDRCTL_CHB_CORE2CHI_SYNCD  2
#define DDRCTL_CHB_CHI2CORE_FSYNCD  2
#define DDRCTL_CHB_CORE2CHI_FSYNCD  2
#define DWC_DDRCTL_RM_BCM02  0
#define DWC_DDRCTL_RM_BCM05  1
#define DWC_DDRCTL_RM_BCM05_ATV  1
#define DWC_DDRCTL_RM_BCM01  1
#define DWC_DDRCTL_RM_BCM53  1
#define DWC_DDRCTL_RM_BCM51
#define DWC_DDRCTL_RM_BCM46_A  1
#define DWC_DDRCTL_RM_BCM46_B  1
#define DWC_DDRCTL_RM_BCM46_C  1
#define DWC_DDRCTL_RM_BCM46_D  1
#define DWC_DDRCTL_RM_BCM46_E  1
#define DWC_DDRCTL_RM_BCM57_CHB  1
#define DWC_DDRCTL_RM_BCM64  1
#define DWC_DDRCTL_RM_BCM86  1
#define DWC_DDRCTL_RM_BCM55  1
#define DWC_DDRCTL_RM_BCM06  0
#define DWC_DDRCTL_RM_BCM06_ATV  1
#define DWC_DDRCTL_RM_BCM07  1
#define DWC_DDRCTL_RM_BCM07_ATV  1
#define DWC_DDRCTL_RM_BCM66_WAE  1
#define DWC_DDRCTL_RM_BCM66_WAE_ATV  1
#define DWC_DDRCTL_RM_BCM07_EF_ATV  1
#define DWC_DDRCTL_RM_BCM07_EF  1
#define DWC_DDRCTL_RM_BCM05_EF  1
#define DWC_DDRCTL_RM_BCM05_EF_ATV  1
#define DWC_DDRCTL_RM_BCM21  0
#define DWC_DDRCTL_RM_SVA01  0
#define DWC_DDRCTL_RM_SVA02  0
#define DWC_DDRCTL_RM_SVA03  0
#define DWC_DDRCTL_RM_SVA04  0
#define DWC_DDRCTL_RM_SVA05  0
#define DWC_DDRCTL_RM_SVA06  0
#define DWC_DDRCTL_RM_SVA07  0
#define DWC_DDRCTL_RM_SVA08  0
#define DWC_DDRCTL_RM_SVA09  0
#define DWC_DDRCTL_RM_SVA12_B  0
#define DWC_DDRCTL_RM_SVA12_C  1
#define DWC_DDRCTL_RM_SVA99  0
#define DWC_DDRCTL_RM_BVM02  0
#define DWC_DDRCTL_RM_BCM00_MAJ  1
#define DWC_DDRCTL_RM_BCM21_ATV  1
#define DWC_DDRCTL_RM_BCM50  0
#define DWC_DDRCTL_RM_BCM56  0
#define DWC_DDRCTL_RM_BCM57  0
#define DWC_DDRCTL_RM_BCM57_ATV  1
#define DWC_DDRCTL_RM_BCM58  1
#define DWC_DDRCTL_RM_BCM58_ATV  1
#define DWC_DDRCTL_RM_BCM00_NAND  1
#define DWC_DDRCTL_RM_BCM00_MX  0
#define DWC_DDRCTL_RM_BCM65  0
#define DWC_DDRCTL_RM_BCM65_ATV  1
#define DWC_DDRCTL_RM_BCM95_I  0
#define DWC_DDRCTL_RM_BCM95_IE  1
#define DWC_DDRCTL_RM_BCM99  1
#define DWC_DDRCTL_RM_BCM22  1
#define DWC_DDRCTL_RM_BCM40  1
#define DWC_DDRCTL_RM_BCM00_ATPG_MX  1
#define DWC_DDRCTL_RM_BCM00_CK_INV  1
#define DWC_DDRCTL_RM_BCM00_CK_MX  1
#define DWC_DDRCTL_RM_BCM00_DFF_CLRN  1
#define DWC_BCM06_NO_DIAG_N
#define UMCTL2_MAX_AXI_DATAW  512
#define UMCTL2_MAX_AXI_ADDRW  64
#define UMCTL2_A2X_COH_BUFMODE
#define UMCTL2_PORT_EN_RESET_VALUE  0
#define MEMC_ENH_CAM_PTR
#define UMCTL2_DYN_BSM_OR_MEMC_ENH_CAM_PTR
#define MEMC_INLINE_ECC_OR_UMCTL2_DYN_BSM
#define MEMC_ENH_RDWR_SWITCH
#define UMCTL2_DYN_BSM_OR_MEMC_ENH_RDWR_SWITCH
#define MEMC_NTT_UPD_ACT
#define MEMC_NTT_UPD_PRE
#define MEMC_ADD_REPLACE_PRE
#define MEMC_OPT_MULTI_COL_OR_MEMC_INLINE_ECC
#define DDRCTL_HET_INTERLEAVE  0
#define MEMC_DDR5_EN  0
#define MEMC_DDR5_ONLY_EN  0
#define DDRCTL_DDR_OR_MEMC_LPDDR4
#define MEMC_DDR5_OR_INLINE_ECC
#define MEMC_DDR5_OR_MEMC_ECC
#define DDRCTL_DDR4_OR_LPDDR
#define DDRCTL_DDR4_OR_LPDDR__OR__UMCTL2_REF_ZQ_IO
#define DDRCTL_LLC_4CYCSCH_EN  0
#define MEMC_ENH_CAM_PTR_AND_NO_DDRCTL_LLC_4CYCSCH
#define DDRCTL_VER_NUMBER_VAL  0x3136302a
#define DDRCTL_VER_TYPE_VAL  0x6c633030
#define LPDDR45_DQSOSC  1
#define LPDDR45_DQSOSC_EN
#define LPDDR54_DQOSC_EN_OR_MEMC_DDR5
#define DDRCTL_PPT2
#define DDRCTL_PERRANK_LP
#define DDRCTL_PERRANK_LP_EN  1
#define DDRCTL_RW_ACT_SAME_CYC_EN
#define DDRCTL_THREE_CMD_COMB_EN
#define DDRCTL_HW_RFM_CTRL
#define DDRCTL_LPDDR_RFM
#define DDRCTL_LPDDR_RFMSBC
#define DDRCTL_LPDDR_RFMSBC_EN  1
#define DDRCTL_ENHANCED_WCK
#define DDRCTL_DFI_HIF_CMD_ADDR_EN_1  0
#define DDRCTL_DFI_HIF_CMD_WDATA_PTR_EN_1  0
#define DDRCTL_DFI_HIF_CMD_WDATA_PTR_RANGE  1
#define DDRCTL_CHB_WDATA_PTR_BITS  23
#define UMCTL2_AXI_WDATA_PTR_BITS  18
#define MEMC_WDATA_PTR_BITS  18
#define DDRCTL_DFI_HIF_CMD_WDATA_PTR_START  17
#define DDRCTL_DDRC_CPE
#define DDRCTL_DDRC_CPE_EN  1
#define DDRCTL_DUAL_DDRC_CPE_EN  0
#define DDRCTL_DDR_DCH_HBW_0
#define DDRCTL_DDR_DRAM_DATA_WIDTH  32
#define DDRCTL_DDR_DRAM_ECC_WIDTH  0
#define DDRCTL_DFI_DATA_WIDTH  32
#define DDRCTL_DFI_MASK_WIDTH  4
#define DDRCTL_DFI_DATAEN_WIDTH  2
#define DDRCTL_INST_DFI_DATA_WIDTH  32
#define DDRCTL_INST_DFI_MASK_WIDTH  4
#define DDRCTL_INST_DFI_DATAEN_WIDTH  2
#define DDRCTL_MAX_XPI_PORT_DW_GTEQ_512  0
#define DDRCTL_MCP_INCLUDE  1
#define DDRCTL_DDRC_CID_WIDTH  0
#define DDRCTL_DDRC_CID_WIDTH_0
#define DDRCTL_DDRC_MAX_NUM_STACKS  1
#define MEMC_NUM_RANKS_GT_1_OR_DDRCTL_DDRC_CID_WIDTH_GT_0
#define MEMC_LPDDR4_OR_DDRCTL_DDRC_CID_EN
#define DDRCTL_DDRC_NUM_LRANKS_TOTAL  2
#define DDRCTL_DDRC_NUM_LRANKS_TOTAL_GT_0
#define DDRCTL_DDRC_NUM_LRANKS_TOTAL_GT_1
#define DDRCTL_DDRC_NUM_LRANKS_TOTAL_2
#define DDRCTL_DDRC_LRANK_BITS  1
#define DDRCTL_DDRC_RANKBANK_BITS  5
#define DDRCTL_DDRC_NUM_TOTAL_BANKS  0x20
#define DDRCTL_DDRC_NUM_PR_CONSTRAINTS  0
#define DDRCTL_PAS_CID_WIDTH  0
#define DDRCTL_PAS_CID_WIDTH_0
#define DDRCTL_PAS_MAX_NUM_STACKS  1
#define DDRCTL_PAS_NUM_LRANKS_TOTAL  2
#define DDRCTL_PAS_NUM_LRANKS_TOTAL_GT_0
#define DDRCTL_PAS_NUM_LRANKS_TOTAL_GT_1
#define DDRCTL_PAS_NUM_LRANKS_TOTAL_2
#define DDRCTL_PAS_LRANK_BITS  1
#define DDRCTL_PAS_RANKBANK_BITS  5
#define DDRCTL_PAS_NUM_TOTAL_BANKS  0x20
#define DDRCTL_BF_ECC_EN  0
#define DDRCTL_KBD_ECC_BYP_EN  0
#define DDRCTL_KBD_ECC_EN  0
#define DDRCTL_NUM_BITS_PER_KBD  128
#define DDRCTL_HIF_KBD_WIDTH  2
#define DDRCTL_CHB_CHI_ECCW  18
#define DDRCTL_CHB_POIS_EN_VAL  0
#define DDRCTL_METADATA_EN  0
#define DDRCTL_HIF_METADATA_WIDTH  8
#define DBG_DFI_META_CTRL_PP_WIDTH  2
#define DDRCTL_CHB_METADATA_EN  0
#define DDRCTL_CHB_METADATA_WIDTH  0
#define MEMC_ADDR_ERR  1
#define MEMC_ADDR_ERR_EN
#define MEMC_ADDR_ERR_EN_VAL  1
#define DDRCTL_CHB_DERR_EN
#define DDRCTL_CHB_RME_EN  0
#define DDRCTL_CHB_RME_EN_0
#define DDRCTL_CHB_MPAM_VERSION  0
#define DDRCTL_CHB_MPAM_V11_EN  0
#define DDRCTL_CHB_MPAM_MON_EN  0
#define DDRCTL_CHB_MPAM_NONSEC_PARTS  128
#define DDRCTL_CHB_MPAM_SEC_PARTS  128
#define DDRCTL_CHB_MPAM_RT_PARTS  1
#define DDRCTL_CHB_MPAM_RT_PARTS_EN  1
#define DDRCTL_CHB_MPAM_RT_PARTS_EN_1
#define DDRCTL_CHB_MPAM_RL_PARTS  1
#define DDRCTL_CHB_MPAM_RL_PARTS_EN  1
#define DDRCTL_CHB_MPAM_RL_PARTS_EN_1
#define DDRCTL_CHB_MPAM_PROG_NS_RL  0
#define DDRCTL_CHB_MPAM_TOTAL_NS_RL_PARTS  0
#define DDRCTL_CHB_MPAM_SEP_NONSEC_EXIST
#define DDRCTL_CHB_MPAM_NSMON_NUM  0
#define DDRCTL_CHB_MPAM_NSMON_EN  0
#define DDRCTL_CHB_MPAM_SMON_NUM  0
#define DDRCTL_CHB_MPAM_SMON_EN  0
#define DDRCTL_CHB_MPAM_RTMON_NUM  0
#define DDRCTL_CHB_MPAM_RTMON_EN  0
#define DDRCTL_CHB_MPAM_RLMON_NUM  0
#define DDRCTL_CHB_MPAM_RLMON_EN  0
#define DDRCTL_CHB_MPAM_NSRL_MON_NUM  0
#define DDRCTL_CHB_MPAM_MON_OVF_EN  0
#define DDRCTL_CHB_MPAM_MON_LONG_EN  0
#define DDRCTL_CHB_MPAM_MON_CAP_EN  0
#define DDRCTL_CHB_MPAM_MON_NUM_EXT_CAP  0
#define DDRCTL_CHB_MPAM_MON_SIZE  63
#define DDRCTL_CHB_MPAM_MON_SHORT_EN  0
#define DDRCTL_CHB_MPAM_SHORT_MON_SIZE  31
#define DDRCTL_CHB_HIF_CRDT_CNT_WIDTH  7
#define DDRCTL_CHB_CBUSY_RD_THR_WIDTH  7
#define DDRCTL_CHB_CBUSY_WR_THR_WIDTH  7
#define DDRCTL_CHB_CAM_BUSY_THR_HPR  2
#define DDRCTL_CHB_CAM_MIDDLE_THR_HPR  5
#define DDRCTL_CHB_CAM_FREE_THR_HPR  7
#define DDRCTL_CHB_CAM_BUSY_THR_LPR  2
#define DDRCTL_CHB_CAM_MIDDLE_THR_LPR  5
#define DDRCTL_CHB_CAM_FREE_THR_LPR  7
#define DDRCTL_CHB_CAM_BUSY_THR_WR  2
#define DDRCTL_CHB_CAM_MIDDLE_THR_WR  5
#define DDRCTL_CHB_CAM_FREE_THR_WR  7
#define DDRCTL_CHB_MPAM_HAS_MAXLIMIT
#define DDRCTL_CHB_MPAM_HAS_MINLIMIT
#define DDRCTL_MPAMF_MBW_IDR_BWA_WD  0x8
#define DDRCTL_MPAMCFG_MBW_MIN  0xf
#define DDRCTL_MPAMCFG_MBW_MAX  0x20
#define DDRCTL_MPAMF_MBW_IDR_BWPBM_WD  0x8
#define DDRCTL_NS_MBWUMON_NUM_MON  0x0
#define DDRCTL_S_MBWUMON_NUM_MON  0x0
#define DDRCTL_MBW_WINWD_CYC_CNT  0xff
#define MPAMF_IMPL_IDR_VALUE  0xa00
#define DDRCTL_CHB_PREFETCH_EN_VAL  0
#define DDRCTL_CHB_RRB_CBGINFO_EN
#define DDRCTL_KBD_SBECC_EN  0
#define DDRCTL_EXT_SBECC_EN  0
#define DDRCTL_DFI_KBD_WIDTH  8
#define DBG_DFI_ECC_CTRL_PP_WIDTH  2
#define DDRCTL_CAPAR_RETRY_OR_DDRCTL_CLK_GATE_TE
#define DDRCTL_RETRY_FIFO_DEPTH  40
#define DDRCTL_RETRY_FIFO_DEPTH_BITS  6
#define DDRCTL_RETRY_WDATARAM_AW  7
#define DDRCTL_RETRY_WDATARAM_DEPTH  80
#define DDRCTL_RETRY_WDATARAM_WR_LATENCY  0
#define DDRCTL_RETRY_WDATARAM_RD_LATENCY  1
#define DDRCTL_RETRY_MAX_ADD_RD_LAT  0
#define DDRCTL_RETRY_MAX_ADD_RD_LAT_LG2  1
#define MEMC_RT_FIFO_DEPTH  32
#define DWC_NO_CDC_INIT
#define MEMC_INLINE_ECC_OR_DDRCTL_RD_CRC_RETRY
#define DDRCTL_CAPAR_CMDFIFO_DEPTH  128
#define DDRCTL_CAPAR_CMDFIFO_ADDR_BITS  7
#define DDRCTL_RSD_PIPELINE_EN  0
#define DDRCTL_RSD_PIPE_AT_ELP  0
#define DDRCTL_RSD_RETIME_EN  0
#define DDRCTL_RSD_REG_OUT_EN  0
#define DDRCTL_ENH_ECC_REPORT_EN_1  0
#define DDRCTL_1BIT_REG_FIELD_SIZE  1
#define DDRCTL_EAPAR_EN  0
#define DDRCTL_EAPAR_SIZE  1
#define DDRCTL_CHB_SRC_WIDTH  1
#define DDRCTL_CHB_SBR_PORTP1  2
#define DDRCTL_SRC_WIDTH  1
#define MEMC_ECC_SYNDROME_WIDTH  72
#define DDRCTL_LPDDR5_PPR
#define MEMC_LPDDR4_OR_DDRCTL_DDR4_PPR
#define DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4
#define DDRCTL_LPDDR5_PPR_OR_DDRCTL_DDR4_PPR
#define DDRCTL_XPI_USE_RMWR
#define DDRCTL_XPI_USE_RMWR_EN  1
#define DDRCTL_BANK_HASH
#define DDRCTL_BANK_HASH_EN  1
#define DDRCTL_OPT_ACT_LAT
#define DDRCTL_PASCTL21_SELFREF_ENTRY2_SIZE_0_DIMM_CH0_DEFAULT  0x13
#define DDRCTL_PASCTL21_SELFREF_ENTRY2_SIZE_0_DIMM_CH1_DEFAULT  0xd
#define DDRCTL_PASCTL21_SELFREF_ENTRY2_SIZE_0_NODIMM_DEFAULT  0x7
#define DDRCTL_PASCTL21_SELFREF_ENTRY2_BA_0_DEFAULT  0x4e
#define DDRCTL_PASCTL22_SELFREF_EXIT1_SIZE_0_DIMM_CH0_DEFAULT  0x4e
#define DDRCTL_PASCTL22_SELFREF_EXIT1_BA_0_DIMM_CH0_DEFAULT  0x62
#define DDRCTL_PASCTL22_SELFREF_EXIT1_SIZE_0_DIMM_CH1_DEFAULT  0x50
#define DDRCTL_PASCTL22_SELFREF_EXIT1_BA_0_DIMM_CH1_DEFAULT  0x5c
#define DDRCTL_PASCTL22_SELFREF_EXIT1_SIZE_0_NODIMM_DEFAULT  0x6a
#define DDRCTL_PASCTL22_SELFREF_EXIT1_BA_0_NODIMM_DEFAULT  0x56
#define DDRCTL_PASCTL23_SELFREF_EXIT2_BA_0_DIMM_CH0_DEFAULT  0xb1
#define DDRCTL_PASCTL23_SELFREF_EXIT2_BA_0_DIMM_CH1_DEFAULT  0xad
#define DDRCTL_PASCTL23_SELFREF_EXIT2_BA_0_NODIMM_DEFAULT  0xc1
#define DDRCTL_XLTR_REG_EN  1
#define DDRCTL_XLTR_REG_EN_1
#define DDRCTL_NUM_DFI_IN_BL_LOG2  1
#define DDRCTL_DDR4_OR_LPDDR_OR_ADVECC
#define DDRCTL_DDR5_1N_MODE_EN  0
#define DDRCTL_CHB_KEYID_TYPE  0
#define DDRCTL_HIF_KEYID_WIDTH  1
#define DDRCTL_CHB_BCM66_EARLY_DATA_EN  0
#define DDRCTL_ENCRYPT_WDATARAM_WR_LATENCY  0
#define DDRCTL_ENCRYPT_WDATARAM_RD_LATENCY  1
#define DDRCTL_SECURE_EM_TE_LATENCY_1
#define DWC_IME_NUM_REGIONS  1
#define DDRCTL_RAS_IRST_EN  0
#define DDRCTL_EXT_RAS_LOG_EN  0
#define DDRCTL_KBD_PHASE_ALIGN_EN  0
#define DWC_DDRCTL_RM_BCM94  1
#define DDRCTL_WDATARAM_ECC_DW  0
#define DDRCTL_LPDDR_MIXED_PKG_EN  0
#endif

/*************************************************************************
 * G L O B A L    V A R I A B L E S
 *************************************************************************/

/*************************************************************************
 * F U N C T I O N    P R O T O T Y P E S
 *************************************************************************/


#ifdef	__cplusplus
}
#endif

#endif	/* SNPSDDRDEFINES_DWC_DDRCTL_CC_CONSTANTS_H */
