// Seed: 1590281269
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output wire id_9,
    output wire id_10,
    input tri0 id_11,
    input wire id_12,
    input wand id_13,
    input tri0 id_14,
    output wire id_15,
    output tri id_16,
    output supply0 id_17,
    input tri0 id_18,
    output tri0 id_19,
    output wire id_20,
    output tri1 id_21,
    input uwire id_22,
    input uwire id_23,
    output wire id_24,
    output wor id_25,
    output tri0 id_26,
    output wire id_27,
    output uwire id_28,
    input supply0 id_29
);
  wire id_31;
  parameter id_32 = 1;
  assign id_26 = id_13;
  assign id_9  = id_12;
endmodule
module module_1 #(
    parameter id_4 = 32'd32
) (
    input  wire  id_0,
    output tri0  id_1,
    output wor   id_2,
    output logic id_3,
    input  tri0  _id_4,
    input  wand  id_5,
    output wire  id_6
);
  logic [-1  ||  1 'b0 : id_4] id_8;
  ;
  localparam id_9 = {1{(-1) + -1 || -1}};
  initial id_3 = {~1, -1'h0};
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_1,
      id_1,
      id_5,
      id_0,
      id_0,
      id_0,
      id_6,
      id_2,
      id_0,
      id_0,
      id_0,
      id_5,
      id_2,
      id_6,
      id_2,
      id_5,
      id_2,
      id_6,
      id_6,
      id_5,
      id_5,
      id_1,
      id_2,
      id_6,
      id_1,
      id_1,
      id_5
  );
  assign id_8 = 1;
  assign id_3 = -1;
  assign id_2 = -1;
  integer id_10 = !"";
endmodule
