# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../xdma_bpu_ex.gen/sources_1/ip/add_duc/sim/add_duc.vhd" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/mult_duc/sim/mult_duc.vhd" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/sub_duc/sim/sub_duc.vhd" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/dds_125m_q/sim/dds_125m_q.vhd" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/dds_125m_i/sim/dds_125m_i.vhd" \
"../../../../xdma_bpu_ex.gen/sources_1/ip/rs_encoder/sim/rs_encoder.vhd" \

# Do not sort compile order
nosort
