read -sv run_verilog_mid/adder_32b_9_90_1e8fb27394188240da2314e9693da462.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_90_1e8fb27394188240da2314e9693da462_yosys.v
