From 52288f8d7725ec70a5d02b3e5426625516888f38 Mon Sep 17 00:00:00 2001
From: Dan Nica <dan.nica@nxp.com>
Date: Tue, 15 Dec 2020 11:25:13 +0200
Subject: [PATCH 193/269] s32-gen1: Set SDHC_CLK to 400MHz

Issue: ALB-5959
Upstream-Status: Pending 

Signed-off-by: Dan Nica <dan.nica@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 fdts/fsl-s32-gen1.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/fdts/fsl-s32-gen1.dtsi b/fdts/fsl-s32-gen1.dtsi
index 95b2ddbf5..d83154d29 100644
--- a/fdts/fsl-s32-gen1.dtsi
+++ b/fdts/fsl-s32-gen1.dtsi
@@ -311,7 +311,7 @@
 				<125000000>,
 				<200000000>,
 				<100000000>,
-				<200000000>;
+				<400000000>;
 
 			clocks = <&clks S32GEN1_CLK_XBAR_2X>,
 				<&clks S32GEN1_CLK_SERDES_REF>,
-- 
2.17.1

