{
  "version": "1.0",
  "timestamp": "2026-01-28T00:00:00+08:00",
  "input": {
    "error_file": "origin/error.txt",
    "source_file": "origin/source.sv"
  },
  "tool": {
    "name": "circt-verilog",
    "version": "LLVM 22.0.0git / firtool-1.139.0",
    "path": "/opt/firtool-1.139.0/bin/circt-verilog"
  },
  "reproduction": {
    "command": "circt-verilog --ir-hw origin/source.sv",
    "exit_code": 0,
    "reproduced": true,
    "match_result": "exact_match"
  },
  "crash_signature": {
    "original": "Assertion `detail::isPresent(Val) && \"dyn_cast on a non-existent value\"' failed",
    "reproduced": "SVModuleOpConversion::matchAndRewrite MooreToCore.cpp",
    "crash_location": "MooreToCore.cpp:259 (getModulePortInfo / SVModuleOpConversion)"
  },
  "files": {
    "reproduce_log": "reproduce.log"
  }
}
