
*** Running vivado
    with args -log XADCdemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/WorkBORI/Basys-3/hw/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top XADCdemo -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:26]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [D:/UTEC/I/Circuitos_digitales/hw/hw.runs/synth_1/.Xil/Vivado-7792-DESKTOP-1JLB5A2/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.runs/synth_1/.Xil/Vivado-7792-DESKTOP-1JLB5A2/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:92]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:92]
INFO: [Synth 8-6157] synthesizing module 'ACF_7lag' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/new/ACF_7lag.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ACF_7lag' (2#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/new/ACF_7lag.v:27]
INFO: [Synth 8-638] synthesizing module 'transmitter' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/new/transmitter.vhd:17]
INFO: [Synth 8-226] default block is never used [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/new/transmitter.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'transmitter' (3#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/new/transmitter.vhd:17]
INFO: [Synth 8-155] case statement is not full and has no default [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:245]
INFO: [Synth 8-6157] synthesizing module 'bin2dec' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/bin2dec.v:19]
INFO: [Synth 8-6155] done synthesizing module 'bin2dec' (4#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/bin2dec.v:19]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (5#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (6#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (7#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (8#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (9#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (10#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (11#1) [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:26]
WARNING: [Synth 8-7129] Port rst in module counter3bit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1249.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UTEC/I/Circuitos_digitales/hw/hw.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [d:/UTEC/I/Circuitos_digitales/hw/hw.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UTEC/I/Circuitos_digitales/hw/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/UTEC/I/Circuitos_digitales/hw/hw.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/UTEC/I/Circuitos_digitales/hw/hw.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1249.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for XLXI_7. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bin2dec'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'XADCdemo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'XADCdemo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                S_DIVIDE |                              001 |                              010
               S_CONVERT |                              010 |                              100
            S_NEXT_DIGIT |                              011 |                              011
                  S_DONE |                              100 |                              001
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bin2dec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                             0001 |                             0000
             TX_LOAD_ACF |                             0010 |                             0001
            TX_SEND_BYTE |                             0100 |                             0010
            TX_WAIT_BUSY |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'XADCdemo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
            S_FRAME_WAIT |                              010 |                               01
            S_CONVERSION |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'XADCdemo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP data1, operation Mode is: A*(B:0x3e8).
DSP Report: operator data1 is absorbed into DSP data1.
DSP Report: Generating DSP acf_inst/acf_out_lag0_reg, operation Mode is: (A2*B2)'.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag0_reg.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag0_reg.
DSP Report: register acf_inst/acf_out_lag0_reg is absorbed into DSP acf_inst/acf_out_lag0_reg.
DSP Report: operator acf_inst/acf_out_lag00 is absorbed into DSP acf_inst/acf_out_lag0_reg.
DSP Report: Generating DSP acf_inst/acf_out_lag1_reg, operation Mode is: (A2*B'')'.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag1_reg.
DSP Report: register acf_inst/data_reg_1_reg is absorbed into DSP acf_inst/acf_out_lag1_reg.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag1_reg.
DSP Report: register acf_inst/acf_out_lag1_reg is absorbed into DSP acf_inst/acf_out_lag1_reg.
DSP Report: operator acf_inst/acf_out_lag10 is absorbed into DSP acf_inst/acf_out_lag1_reg.
DSP Report: Generating DSP acf_inst/acf_out_lag2_reg, operation Mode is: (ACIN''*B2)'.
DSP Report: register acf_inst/data_reg_1_reg is absorbed into DSP acf_inst/acf_out_lag2_reg.
DSP Report: register acf_inst/data_reg_2_reg is absorbed into DSP acf_inst/acf_out_lag2_reg.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag2_reg.
DSP Report: register acf_inst/acf_out_lag2_reg is absorbed into DSP acf_inst/acf_out_lag2_reg.
DSP Report: operator acf_inst/acf_out_lag20 is absorbed into DSP acf_inst/acf_out_lag2_reg.
DSP Report: Generating DSP acf_inst/acf_out_lag3_reg, operation Mode is: (A2*BCIN'')'.
DSP Report: register acf_inst/data_reg_2_reg is absorbed into DSP acf_inst/acf_out_lag3_reg.
DSP Report: register acf_inst/data_reg_3_reg is absorbed into DSP acf_inst/acf_out_lag3_reg.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag3_reg.
DSP Report: register acf_inst/acf_out_lag3_reg is absorbed into DSP acf_inst/acf_out_lag3_reg.
DSP Report: operator acf_inst/acf_out_lag30 is absorbed into DSP acf_inst/acf_out_lag3_reg.
DSP Report: Generating DSP acf_inst/acf_out_lag4_reg, operation Mode is: (ACIN''*B2)'.
DSP Report: register acf_inst/data_reg_3_reg is absorbed into DSP acf_inst/acf_out_lag4_reg.
DSP Report: register acf_inst/data_reg_4_reg is absorbed into DSP acf_inst/acf_out_lag4_reg.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag4_reg.
DSP Report: register acf_inst/acf_out_lag4_reg is absorbed into DSP acf_inst/acf_out_lag4_reg.
DSP Report: operator acf_inst/acf_out_lag40 is absorbed into DSP acf_inst/acf_out_lag4_reg.
DSP Report: Generating DSP acf_inst/acf_out_lag5_reg, operation Mode is: (A2*BCIN'')'.
DSP Report: register acf_inst/data_reg_4_reg is absorbed into DSP acf_inst/acf_out_lag5_reg.
DSP Report: register acf_inst/data_reg_5_reg is absorbed into DSP acf_inst/acf_out_lag5_reg.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag5_reg.
DSP Report: register acf_inst/acf_out_lag5_reg is absorbed into DSP acf_inst/acf_out_lag5_reg.
DSP Report: operator acf_inst/acf_out_lag50 is absorbed into DSP acf_inst/acf_out_lag5_reg.
DSP Report: Generating DSP acf_inst/acf_out_lag6_reg, operation Mode is: (ACIN''*B2)'.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag6_reg.
DSP Report: register acf_inst/data_reg_5_reg is absorbed into DSP acf_inst/acf_out_lag6_reg.
DSP Report: register acf_inst/data_reg_6_reg is absorbed into DSP acf_inst/acf_out_lag6_reg.
DSP Report: register acf_inst/acf_out_lag6_reg is absorbed into DSP acf_inst/acf_out_lag6_reg.
DSP Report: operator acf_inst/acf_out_lag60 is absorbed into DSP acf_inst/acf_out_lag6_reg.
DSP Report: Generating DSP acf_inst/acf_out_lag7_reg, operation Mode is: (A2*BCIN'')'.
DSP Report: register acf_inst/data_reg_6_reg is absorbed into DSP acf_inst/acf_out_lag7_reg.
DSP Report: register acf_inst/data_reg_7_reg is absorbed into DSP acf_inst/acf_out_lag7_reg.
DSP Report: register acf_inst/signed_data_in_reg is absorbed into DSP acf_inst/acf_out_lag7_reg.
DSP Report: register acf_inst/acf_out_lag7_reg is absorbed into DSP acf_inst/acf_out_lag7_reg.
DSP Report: operator acf_inst/acf_out_lag70 is absorbed into DSP acf_inst/acf_out_lag7_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1249.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bin2dec     | A*(B:0x3e8)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ACF_7lag    | (A2*B2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ACF_7lag    | (A2*B'')'    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ACF_7lag    | (ACIN''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|ACF_7lag    | (A2*BCIN'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ACF_7lag    | (ACIN''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|ACF_7lag    | (A2*BCIN'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|ACF_7lag    | (ACIN''*B2)' | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|ACF_7lag    | (A2*BCIN'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1256.477 ; gain = 6.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1272.113 ; gain = 22.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1291.160 ; gain = 41.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1305.418 ; gain = 55.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1305.418 ; gain = 55.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1305.418 ; gain = 55.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1305.418 ; gain = 55.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1305.418 ; gain = 55.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1305.418 ; gain = 55.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |   160|
|4     |DSP48E1  |     9|
|9     |LUT1     |    19|
|10    |LUT2     |   142|
|11    |LUT3     |   232|
|12    |LUT4     |   159|
|13    |LUT5     |    81|
|14    |LUT6     |   346|
|15    |MUXF7    |    32|
|16    |FDRE     |   273|
|17    |FDSE     |     2|
|18    |IBUF     |    14|
|19    |OBUF     |    29|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1305.418 ; gain = 55.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1305.418 ; gain = 55.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1305.418 ; gain = 55.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1317.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1321.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4630d72
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1321.180 ; gain = 71.535
INFO: [Common 17-1381] The checkpoint 'D:/UTEC/I/Circuitos_digitales/hw/hw.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 15:23:35 2025...
