
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111918824                       # Number of ticks simulated
final_tick                               400314060252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192975                       # Simulator instruction rate (inst/s)
host_op_rate                                   254043                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36839                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379808                       # Number of bytes of host memory used
host_seconds                                 30183.08                       # Real time elapsed on the host
sim_insts                                  5824584620                       # Number of instructions simulated
sim_ops                                    7667795934                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        61824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::total               216192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        93568                       # Number of bytes written to this memory
system.physmem.bytes_written::total             93568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          483                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1689                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             731                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  731                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3338373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33613965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2877908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18418611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     55601181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18418611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               194431460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3338373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2877908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20720937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84150028                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84150028                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84150028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3338373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33613965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2877908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18418611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     55601181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18418611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              278581488                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199698                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        109703                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2422048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2159754     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27844      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32245      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17680      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20340      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11690      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7713      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20665      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124117      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2422048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.449919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       127380                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          19497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98684                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2032931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6803345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6803345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          329825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2422048                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.564673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.257164                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1846449     76.24%     76.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231202      9.55%     85.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124591      5.14%     90.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85785      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75336      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38689      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9355      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2422048                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.64%     55.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1350     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144782     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126782      9.27%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74645      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367666                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.512912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5162439                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1659593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75412                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.504691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.503550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2380865                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.332428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1879368     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232739      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97570      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58504      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40162      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26309      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13807      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10785      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21621      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2380865                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21621                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3817215                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2957171                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.666468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.666468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.375028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.375028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          198803                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       178913                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12268                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        93333                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           69261                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10751                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          561                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2088357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1247418                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             198803                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80012                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               245938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          39025                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        136131                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           121611                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        12136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2496884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.586856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.910088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2250946     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8631      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18105      0.73%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7391      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           39950      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           35973      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6900      0.28%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14672      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          114316      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2496884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074557                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.467816                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2074558                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       150411                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           244830                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          848                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         26233                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17641                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1461724                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         26233                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2077466                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         127054                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        15298                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           242874                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7955                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1459413                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3109                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         3028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          200                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1720599                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6867652                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6867652                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1489082                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          231505                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          177                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            21464                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       341457                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       171538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1666                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8576                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1454424                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1387278                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1289                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       133856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       325459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2496884                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.555604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.349797                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2001049     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       150181      6.01%     86.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       122043      4.89%     91.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        52851      2.12%     93.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66639      2.67%     95.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        63298      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        36099      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2974      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1750      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2496884                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3456     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         26792     86.32%     97.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          789      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       873894     62.99%     62.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12067      0.87%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       330572     23.83%     87.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       170663     12.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1387278                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.520267                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31037                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022373                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5303766                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1588524                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1373332                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1418315                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2558                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        17404                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2113                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         26233                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         122263                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1963                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1454611                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           39                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       341457                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       171538                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           95                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        14013                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1376215                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       329242                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        11063                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              499844                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          180140                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            170602                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.516118                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1373467                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1373332                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           743604                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1469108                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.515037                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.506160                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1105143                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1298617                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       156100                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12295                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2470651                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.525617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.346595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1998348     80.88%     80.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       173444      7.02%     87.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        80951      3.28%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        79771      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21475      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        91969      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7126      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5079      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12488      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2470651                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1105143                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1298617                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                493471                       # Number of memory references committed
system.switch_cpus1.commit.loads               324046                       # Number of loads committed
system.switch_cpus1.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            171600                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1154672                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12578                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12488                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3912867                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2935691                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 169589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1105143                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1298617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1105143                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.412785                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.412785                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.414459                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.414459                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6795263                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1599932                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1731974                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          210237                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       172221                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22263                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        87083                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           80026                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2008974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1200082                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             210237                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       101329                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               262372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          64242                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        110588                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           125252                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21987                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2423527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.606367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.956802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2161155     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           27847      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           32254      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17682      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           20345      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11693      0.48%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7719      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20669      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          124163      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2423527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078845                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.450063                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1991936                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       128284                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           260018                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2089                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41196                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        34084                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1464340                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41196                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1995542                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          19678                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        99401                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           258528                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         9178                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1462041                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2042                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4468                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2033487                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6805312                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6805312                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1703501                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          329980                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            26757                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       140733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        75431                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1927                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15754                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1457978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1367986                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       201669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       472605                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2423527                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.564461                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.256927                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1847769     76.24%     76.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       231263      9.54%     85.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       124640      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        85818      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        75351      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        38691      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         9356      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6118      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2423527                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            347     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1313     43.65%     55.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1348     44.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1145044     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       126822      9.27%     94.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        74663      5.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1367986                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.513032                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3008                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002199                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5164558                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1660080                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1343020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1370994                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3393                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27816                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41196                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          14684                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1458376                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           57                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       140733                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        75431                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25286                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1346069                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       118691                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        21917                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              193308                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          187649                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             74617                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.504813                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1343115                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1343020                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           799053                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2093178                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.503669                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381742                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1000241                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1227194                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       231195                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        22212                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2382331                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.515123                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.332242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1880714     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       232797      9.77%     88.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97595      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        58514      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        40166      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        26318      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13809      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10787      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        21631      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2382331                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1000241                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1227194                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                185998                       # Number of memory references committed
system.switch_cpus2.commit.loads               112913                       # Number of loads committed
system.switch_cpus2.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            175592                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1106397                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24966                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        21631                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3819076                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2957988                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 242946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1000241                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1227194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1000241                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.665831                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.665831                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.375118                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.375118                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6070133                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1866522                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1365107                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          194858                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175050                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17005                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       132407                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          128566                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10689                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          538                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2068164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1109972                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             194858                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       139255                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               246628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56571                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         44828                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126445                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2399086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.753751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2152458     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           38395      1.60%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18313      0.76%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37880      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10678      0.45%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35448      1.48%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5100      0.21%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8574      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           92240      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2399086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073077                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.416270                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2044309                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        69475                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           245936                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          275                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39088                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17266                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1232328                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1668                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39088                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2047356                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          45119                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        15851                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           243091                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8578                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1229554                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1052                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1602252                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5557844                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5557844                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1264004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          338228                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          156                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            19034                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       230855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        33275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          317                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7385                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1221276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1131610                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1214                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       244496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       517194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2399086                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.471684                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.081724                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1903206     79.33%     79.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       151471      6.31%     85.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       171472      7.15%     92.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        97120      4.05%     96.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        48705      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12596      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        13874      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          345      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          297      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2399086                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1866     57.22%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           787     24.13%     81.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          608     18.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       881768     77.92%     77.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         8166      0.72%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       208855     18.46%     97.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32747      2.89%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1131610                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.424385                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3261                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002882                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4666781                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1465950                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1100347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1134871                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          875                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        51119                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1289                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39088                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          34466                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          992                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1221438                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       230855                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        33275                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           82                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        17876                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1116537                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       205591                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        15073                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238314                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170126                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             32723                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.418732                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1100764                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1100347                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           668198                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1422709                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.412660                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.469666                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       872629                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       974465                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       247022                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16712                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2359998                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.412909                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.282569                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2000643     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       138982      5.89%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91322      3.87%     94.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28067      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49028      2.08%     97.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8892      0.38%     98.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5748      0.24%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4950      0.21%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        32366      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2359998                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       872629                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        974465                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211717                       # Number of memory references committed
system.switch_cpus3.commit.loads               179731                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150371                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           848922                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        32366                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3549106                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2482109                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 267387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             872629                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               974465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       872629                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      3.055678                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.055678                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.327260                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.327260                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5200777                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1426623                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1319383                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          184391                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       150290                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19859                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        75433                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           70355                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           18528                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          896                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1797463                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1092019                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             184391                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        88883                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               224103                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61745                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        103606                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           112419                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19875                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2166346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.973305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1942243     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11681      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18982      0.88%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           28417      1.31%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           11713      0.54%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           13721      0.63%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           14401      0.66%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10309      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          114879      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2166346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.069152                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.409537                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1774872                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       126867                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           222500                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1243                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40863                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        29965                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          313                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1324090                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1071                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40863                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1779272                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          51393                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        61676                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           219422                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13711                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1321067                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          589                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2495                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         7020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         1026                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1807765                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6159746                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6159746                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1490335                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          317430                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          287                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          151                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            39848                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       133685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        74022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3660                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        14257                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1316599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1230458                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1879                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       199322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       458785                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2166346                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.567988                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.253627                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1641452     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       213374      9.85%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       117643      5.43%     91.05% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        77226      3.56%     94.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        70311      3.25%     97.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        21672      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        15692      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5444      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3532      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2166346                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            361     12.08%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1238     41.42%     53.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1390     46.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1013252     82.35%     82.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        22637      1.84%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       121818      9.90%     94.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        72615      5.90%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1230458                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.461455                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2989                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002429                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4632130                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1516268                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1207845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1233447                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5827                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        28135                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4932                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          985                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40863                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          39752                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1516                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1316886                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       133685                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        74022                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          151                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           807                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        22950                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1212355                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       115463                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18103                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              187933                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          164420                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             72470                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.454666                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1207938                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1207845                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           714821                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1813204                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.452975                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.394231                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       893145                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1089176                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       228712                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        20215                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2125483                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.512437                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.360727                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1683925     79.23%     79.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       210272      9.89%     89.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        87331      4.11%     93.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        44648      2.10%     95.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        33398      1.57%     96.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19128      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        11691      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9800      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25290      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2125483                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       893145                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1089176                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                174640                       # Number of memory references committed
system.switch_cpus4.commit.loads               105550                       # Number of loads committed
system.switch_cpus4.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            151243                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           984737                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        21251                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25290                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3418081                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2676651                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 500127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             893145                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1089176                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       893145                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.985487                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.985487                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.334954                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.334954                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5504167                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1650590                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1254777                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           272                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          195245                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       175413                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17013                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       132240                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          128444                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10623                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2067355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1112037                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             195245                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       139067                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               246987                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          56782                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         47695                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           126421                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2401705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.516062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.754669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2154718     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           38438      1.60%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18352      0.76%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           37910      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           10653      0.44%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           35458      1.48%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5126      0.21%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8502      0.35%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           92548      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2401705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073222                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.417044                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2043443                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        72389                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246317                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          266                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39287                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17310                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1234656                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1677                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39287                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2046502                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          47949                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        15936                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           243483                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8545                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1231914                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1031                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1605938                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5568068                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5568068                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1264325                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          341613                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19025                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       231003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        33370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          302                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7447                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1223553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1132297                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1197                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       246565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       522954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2401705                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.471455                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.081688                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1905911     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       150899      6.28%     85.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       171732      7.15%     92.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        97318      4.05%     96.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        48660      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        12715      0.53%     99.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        13829      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          337      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          304      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2401705                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           1903     57.81%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           782     23.75%     81.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          607     18.44%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       882536     77.94%     77.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         8183      0.72%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       208667     18.43%     97.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        32837      2.90%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1132297                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.424642                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3292                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002907                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4670788                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1470299                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1101106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1135589                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          879                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        51190                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1384                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39287                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          37233                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1021                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1223718                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       231003                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        33370                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10598                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        17983                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1117124                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       205539                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        15173                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              238355                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          170199                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             32816                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.418952                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1101492                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1101106                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           668686                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1423485                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.412945                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.469753                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       872901                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       974737                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       249036                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16718                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2362418                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.412601                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.282631                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2003292     84.80%     84.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       138604      5.87%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91415      3.87%     94.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        28090      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        49067      2.08%     97.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         8779      0.37%     98.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         5797      0.25%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4904      0.21%     98.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        32470      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2362418                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       872901                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        974737                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                211799                       # Number of memory references committed
system.switch_cpus5.commit.loads               179813                       # Number of loads committed
system.switch_cpus5.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            150416                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           849149                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        32470                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3553708                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2486863                       # The number of ROB writes
system.switch_cpus5.timesIdled                  48259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 264768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             872901                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               974737                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       872901                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.054726                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.054726                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.327362                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.327362                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5203345                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1427690                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1321660                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          237581                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       198026                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        23303                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        90730                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           85039                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           25112                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2057980                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1301962                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             237581                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       110151                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               270539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          65875                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        113807                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines           129496                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        22219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2484716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.644522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2214177     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           16444      0.66%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20365      0.82%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           33138      1.33%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13621      0.55%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           18089      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           20633      0.83%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9853      0.40%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          138396      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2484716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089099                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.488271                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2045907                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       127261                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           269173                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          165                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         42207                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        35839                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1591033                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         42207                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2048423                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6322                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       114746                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           266788                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6223                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1580522                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents           843                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4257                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2207930                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7344682                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7344682                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1811452                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          396470                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22437                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       149205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        76260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          812                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17406                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1540905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1466876                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       209023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       438884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2484716                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.590360                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.314655                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1864787     75.05%     75.05% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       281610     11.33%     86.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       115809      4.66%     91.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        65095      2.62%     93.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        87423      3.52%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        27760      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26909      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        14167      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2484716                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          10115     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1396     10.88%     89.72% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1319     10.28%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1236431     84.29%     84.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19848      1.35%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       134480      9.17%     94.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        75937      5.18%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1466876                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.550118                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12830                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008746                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5433048                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1750303                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1425974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1479706                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          958                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31482                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         42207                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4805                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          650                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1541274                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       149205                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        76260                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           571                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13619                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        26717                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1439304                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       131784                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        27572                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              207701                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          202866                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             75917                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.539778                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1425989                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1425974                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           854211                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2295420                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.534779                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372137                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1053637                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1298467                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       242803                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23331                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2442509                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.531612                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.349945                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1892051     77.46%     77.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       279470     11.44%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       101432      4.15%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        50257      2.06%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        45751      1.87%     96.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        19434      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        19287      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9150      0.37%     98.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        25677      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2442509                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1053637                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1298467                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                192582                       # Number of memory references committed
system.switch_cpus6.commit.loads               117719                       # Number of loads committed
system.switch_cpus6.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            188175                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1169116                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        26831                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        25677                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3958102                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3124760                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 181757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1053637                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1298467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1053637                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530732                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530732                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395143                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395143                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6473253                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1995008                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1468839                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           360                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2666429                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          217097                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       177698                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22957                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        88098                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           83112                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21890                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1059                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2083933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1215119                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             217097                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       105002                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               252142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63607                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         55586                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           129020                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2432025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2179883     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11563      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18236      0.75%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           24508      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           26000      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           22002      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11638      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18527      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          119668      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2432025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081419                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.455710                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2062786                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        77167                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           251536                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          373                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40156                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35479                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1489117                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40156                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2068805                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13904                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        50004                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           245904                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13243                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1487854                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1698                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2076730                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6917443                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6917443                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1767271                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          309323                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            41413                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       140028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        74683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          835                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        16671                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1485008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1399972                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          401                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       182901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       443118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2432025                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575640                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268530                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1841115     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       241734      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122945      5.06%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        93739      3.85%     94.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        73504      3.02%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        29246      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18657      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9737      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1348      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2432025                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            291     11.83%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           903     36.71%     48.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1266     51.46%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1177994     84.14%     84.14% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20785      1.48%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126748      9.05%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74271      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1399972                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525036                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2460                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001757                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5234830                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1668283                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1376886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1402432                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2757                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        25102                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1535                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40156                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10986                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1485372                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       140028                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        74683                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           993                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26104                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1379041                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       119166                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20931                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              193411                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          195430                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74245                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.517186                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1376965                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1376886                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           791262                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2132572                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.516378                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1030457                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1268039                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       217243                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23023                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2391869                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.530146                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377825                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1871849     78.26%     78.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       257575     10.77%     89.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        97713      4.09%     93.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        46197      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        38619      1.61%     96.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22687      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        20240      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8816      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        28173      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2391869                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1030457                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1268039                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                188057                       # Number of memory references committed
system.switch_cpus7.commit.loads               114917                       # Number of loads committed
system.switch_cpus7.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            182810                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1142545                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26126                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        28173                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3848965                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3010829                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 234404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1030457                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1268039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1030457                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.587618                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.587618                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386456                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386456                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6204399                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1919597                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1379949                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           352                       # number of misc regfile writes
system.l20.replacements                           150                       # number of replacements
system.l20.tagsinuse                      4094.524669                       # Cycle average of tags in use
system.l20.total_refs                          260982                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          257.504029                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    23.209247                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    72.181365                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3741.630028                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.017622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.913484                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          447                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l20.Writeback_hits::total                  249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          450                       # number of demand (read+write) hits
system.l20.demand_hits::total                     451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          450                       # number of overall hits
system.l20.overall_hits::total                    451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l20.demand_misses::total                   150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l20.overall_misses::total                  150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     24563447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     63945209                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       88508656                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     24563447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     63945209                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        88508656                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     24563447                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     63945209                       # number of overall miss cycles
system.l20.overall_miss_latency::total       88508656                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          576                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          576                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.219895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218750                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218750                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 507501.658730                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 590057.706667                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 507501.658730                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 590057.706667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 507501.658730                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 590057.706667                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  92                       # number of writebacks
system.l20.writebacks::total                       92                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     54895928                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     77735354                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     54895928                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     77735354                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     54895928                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     77735354                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 435681.968254                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 518235.693333                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 435681.968254                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 518235.693333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 435681.968254                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 518235.693333                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           321                       # number of replacements
system.l21.tagsinuse                      4095.703469                       # Cycle average of tags in use
system.l21.total_refs                          225277                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4417                       # Sample count of references to valid blocks.
system.l21.avg_refs                         51.002264                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.563538                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.162318                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   170.234246                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3891.743367                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002579                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005655                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.041561                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.950133                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999928                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          536                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    537                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             228                       # number of Writeback hits
system.l21.Writeback_hits::total                  228                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          539                       # number of demand (read+write) hits
system.l21.demand_hits::total                     540                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          539                       # number of overall hits
system.l21.overall_hits::total                    540                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           29                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          292                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  321                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           29                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          292                       # number of demand (read+write) misses
system.l21.demand_misses::total                   321                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           29                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          292                       # number of overall misses
system.l21.overall_misses::total                  321                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     25354515                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    151162239                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      176516754                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     25354515                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    151162239                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       176516754                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     25354515                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    151162239                       # number of overall miss cycles
system.l21.overall_miss_latency::total      176516754                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           30                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          828                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                858                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          228                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              228                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           30                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          831                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 861                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           30                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          831                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                861                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.966667                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.352657                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.374126                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.966667                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351384                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.372822                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.966667                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351384                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.372822                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 874293.620690                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 517678.900685                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 549896.429907                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 874293.620690                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 517678.900685                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 549896.429907                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 874293.620690                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 517678.900685                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 549896.429907                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  78                       # number of writebacks
system.l21.writebacks::total                       78                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          292                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             321                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          292                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              321                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          292                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             321                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     23261065                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    130091772                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    153352837                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     23261065                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    130091772                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    153352837                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     23261065                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    130091772                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    153352837                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.352657                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.374126                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.966667                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351384                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.372822                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.966667                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351384                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.372822                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 802105.689655                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 445519.767123                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 477734.694704                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 802105.689655                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 445519.767123                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 477734.694704                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 802105.689655                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 445519.767123                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 477734.694704                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           150                       # number of replacements
system.l22.tagsinuse                      4094.525341                       # Cycle average of tags in use
system.l22.total_refs                          260982                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l22.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          257.502025                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.213319                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    72.206965                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3741.603032                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005667                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.017629                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.913477                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          447                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l22.Writeback_hits::total                  249                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          450                       # number of demand (read+write) hits
system.l22.demand_hits::total                     451                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          450                       # number of overall hits
system.l22.overall_hits::total                    451                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          126                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          126                       # number of demand (read+write) misses
system.l22.demand_misses::total                   150                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          126                       # number of overall misses
system.l22.overall_misses::total                  150                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     24281955                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     64195704                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       88477659                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     24281955                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     64195704                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        88477659                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     24281955                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     64195704                       # number of overall miss cycles
system.l22.overall_miss_latency::total       88477659                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          573                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          576                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          576                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.219895                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.218750                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.218750                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1011748.125000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 509489.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 589851.060000                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1011748.125000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 509489.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 589851.060000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1011748.125000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 509489.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 589851.060000                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  92                       # number of writebacks
system.l22.writebacks::total                       92                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          126                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          126                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          126                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     22558755                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     55148904                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     77707659                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     22558755                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     55148904                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     77707659                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     22558755                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     55148904                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     77707659                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.218750                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.218750                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 939948.125000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 437689.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 518051.060000                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 939948.125000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 437689.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 518051.060000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 939948.125000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 437689.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 518051.060000                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           185                       # number of replacements
system.l23.tagsinuse                      4095.719978                       # Cycle average of tags in use
system.l23.total_refs                           75398                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4281                       # Sample count of references to valid blocks.
system.l23.avg_refs                         17.612240                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.290953                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.025962                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    91.151279                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3903.251784                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019114                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005622                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.022254                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.952942                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          410                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    411                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              65                       # number of Writeback hits
system.l23.Writeback_hits::total                   65                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          413                       # number of demand (read+write) hits
system.l23.demand_hits::total                     414                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          413                       # number of overall hits
system.l23.overall_hits::total                    414                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           25                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          160                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  185                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           25                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          160                       # number of demand (read+write) misses
system.l23.demand_misses::total                   185                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           25                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          160                       # number of overall misses
system.l23.overall_misses::total                  185                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     22826526                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     73258748                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       96085274                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     22826526                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     73258748                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        96085274                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     22826526                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     73258748                       # number of overall miss cycles
system.l23.overall_miss_latency::total       96085274                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           26                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          570                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                596                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           65                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               65                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           26                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          573                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 599                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           26                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          573                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                599                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.280702                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.310403                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.279232                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.308848                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.279232                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.308848                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 913061.040000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 457867.175000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 519379.859459                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 913061.040000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 457867.175000                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 519379.859459                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 913061.040000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 457867.175000                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 519379.859459                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  33                       # number of writebacks
system.l23.writebacks::total                       33                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          160                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             185                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          160                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              185                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          160                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             185                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     21030261                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     61764452                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     82794713                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     21030261                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     61764452                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     82794713                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     21030261                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     61764452                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     82794713                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.280702                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.310403                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.279232                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.308848                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.279232                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.308848                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 841210.440000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 386027.825000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 447538.989189                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 841210.440000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 386027.825000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 447538.989189                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 841210.440000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 386027.825000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 447538.989189                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           500                       # number of replacements
system.l24.tagsinuse                      4089.962463                       # Cycle average of tags in use
system.l24.total_refs                          318372                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4593                       # Sample count of references to valid blocks.
system.l24.avg_refs                         69.316786                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          311.560819                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.595534                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   214.657454                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.inst                    1                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3550.148656                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.076065                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003075                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.052407                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.inst            0.000244                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.866736                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.998526                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          510                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    510                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             506                       # number of Writeback hits
system.l24.Writeback_hits::total                  506                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          510                       # number of demand (read+write) hits
system.l24.demand_hits::total                     510                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          510                       # number of overall hits
system.l24.overall_hits::total                    510                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          434                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  447                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data           49                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                 49                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          483                       # number of demand (read+write) misses
system.l24.demand_misses::total                   496                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          483                       # number of overall misses
system.l24.overall_misses::total                  496                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      8028161                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    239692426                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      247720587                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data     21869890                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total     21869890                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      8028161                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    261562316                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       269590477                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      8028161                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    261562316                       # number of overall miss cycles
system.l24.overall_miss_latency::total      269590477                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          944                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                957                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          506                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              506                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           49                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          993                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                1006                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          993                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               1006                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.459746                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.467085                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.486405                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.493042                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.486405                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.493042                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 617550.846154                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 552286.695853                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 554184.758389                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 446324.285714                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 446324.285714                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 617550.846154                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 541536.886128                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 543529.187500                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 617550.846154                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 541536.886128                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 543529.187500                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 295                       # number of writebacks
system.l24.writebacks::total                      295                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          434                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             447                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data           49                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total            49                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          483                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              496                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          483                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             496                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      7094590                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    208519104                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    215613694                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data     18349700                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total     18349700                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      7094590                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    226868804                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    233963394                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      7094590                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    226868804                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    233963394                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.459746                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.467085                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.486405                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.493042                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.486405                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.493042                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 545737.692308                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 480458.764977                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 482357.257271                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 374483.673469                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 374483.673469                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 545737.692308                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 469707.668737                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 471700.391129                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 545737.692308                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 469707.668737                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 471700.391129                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           187                       # number of replacements
system.l25.tagsinuse                      4095.705083                       # Cycle average of tags in use
system.l25.total_refs                           75391                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4283                       # Sample count of references to valid blocks.
system.l25.avg_refs                         17.602382                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.278576                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    24.605289                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    91.158260                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3901.662958                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019111                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006007                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.022255                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.952554                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999928                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          407                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    408                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              61                       # number of Writeback hits
system.l25.Writeback_hits::total                   61                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          410                       # number of demand (read+write) hits
system.l25.demand_hits::total                     411                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          410                       # number of overall hits
system.l25.overall_hits::total                    411                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          160                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  187                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          160                       # number of demand (read+write) misses
system.l25.demand_misses::total                   187                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          160                       # number of overall misses
system.l25.overall_misses::total                  187                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     24415364                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     73287109                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       97702473                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     24415364                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     73287109                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        97702473                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     24415364                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     73287109                       # number of overall miss cycles
system.l25.overall_miss_latency::total       97702473                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          567                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                595                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           61                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               61                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          570                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 598                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          570                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                598                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.282187                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.314286                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.280702                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.312709                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.280702                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.312709                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 904272.740741                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 458044.431250                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 522473.117647                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 904272.740741                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 458044.431250                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 522473.117647                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 904272.740741                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 458044.431250                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 522473.117647                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  34                       # number of writebacks
system.l25.writebacks::total                       34                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          160                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             187                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          160                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              187                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          160                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             187                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     22476764                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     61797869                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     84274633                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     22476764                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     61797869                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     84274633                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     22476764                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     61797869                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     84274633                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.282187                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.314286                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.280702                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.312709                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.280702                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.312709                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 832472.740741                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 386236.681250                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 450666.486631                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 832472.740741                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 386236.681250                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 450666.486631                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 832472.740741                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 386236.681250                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 450666.486631                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            90                       # number of replacements
system.l26.tagsinuse                      4095.834175                       # Cycle average of tags in use
system.l26.total_refs                          181608                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l26.avg_refs                         43.384615                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          136.265463                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    10.764474                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    38.154388                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3910.649851                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002628                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.009315                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.954748                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          295                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    295                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l26.Writeback_hits::total                  100                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          295                       # number of demand (read+write) hits
system.l26.demand_hits::total                     295                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          295                       # number of overall hits
system.l26.overall_hits::total                    295                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           11                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           78                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           11                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           78                       # number of demand (read+write) misses
system.l26.demand_misses::total                    89                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           11                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           78                       # number of overall misses
system.l26.overall_misses::total                   89                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6005943                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     36628265                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       42634208                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6005943                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     36628265                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        42634208                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6005943                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     36628265                       # number of overall miss cycles
system.l26.overall_miss_latency::total       42634208                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           11                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          373                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                384                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           11                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          373                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 384                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           11                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          373                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                384                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.209115                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.231771                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.209115                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.231771                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.209115                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.231771                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 545994.818182                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 469593.141026                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 479036.044944                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 545994.818182                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 469593.141026                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 479036.044944                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 545994.818182                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 469593.141026                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 479036.044944                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  57                       # number of writebacks
system.l26.writebacks::total                       57                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           11                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           78                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           11                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           78                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           11                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           78                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5216143                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     31021758                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     36237901                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5216143                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     31021758                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     36237901                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5216143                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     31021758                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     36237901                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.209115                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.231771                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.209115                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.231771                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.209115                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.231771                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 474194.818182                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 397714.846154                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 407167.426966                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 474194.818182                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 397714.846154                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 407167.426966                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 474194.818182                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 397714.846154                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 407167.426966                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           111                       # number of replacements
system.l27.tagsinuse                      4095.726524                       # Cycle average of tags in use
system.l27.total_refs                          193719                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l27.avg_refs                         46.079686                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           91.633426                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    14.819778                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    39.841790                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3949.431530                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.022371                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003618                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009727                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.964217                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999933                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          322                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l27.Writeback_hits::total                  102                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          325                       # number of demand (read+write) hits
system.l27.demand_hits::total                     326                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          325                       # number of overall hits
system.l27.overall_hits::total                    326                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           84                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           84                       # number of demand (read+write) misses
system.l27.demand_misses::total                   111                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           84                       # number of overall misses
system.l27.overall_misses::total                  111                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30821173                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     47650676                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       78471849                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30821173                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     47650676                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        78471849                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30821173                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     47650676                       # number of overall miss cycles
system.l27.overall_miss_latency::total       78471849                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          406                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                434                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          409                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 437                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          409                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                437                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206897                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.255760                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205379                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.254005                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205379                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.254005                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1141524.925926                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 567269.952381                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 706953.594595                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1141524.925926                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 567269.952381                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 706953.594595                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1141524.925926                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 567269.952381                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 706953.594595                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  50                       # number of writebacks
system.l27.writebacks::total                       50                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           84                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           84                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           84                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28882078                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     41616618                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     70498696                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28882078                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     41616618                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     70498696                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28882078                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     41616618                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     70498696                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.255760                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205379                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.254005                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205379                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.254005                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1069706.592593                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 495435.928571                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 635123.387387                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1069706.592593                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 495435.928571                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 635123.387387                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1069706.592593                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 495435.928571                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 635123.387387                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.169681                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.564103                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.169681                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125188                       # number of overall hits
system.cpu0.icache.overall_hits::total         125188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38887606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38887606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              142071.638221                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.212116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.787884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.715672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.284328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159502                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    412600092                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    412600092                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452089525                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452089525                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452089525                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452089525                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213119.882231                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213119.882231                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224139.576103                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224139.576103                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224139.576103                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224139.576103                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       107868                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu0.dcache.writebacks::total              249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     94274702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94274702                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     94467002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94467002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     94467002                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94467002                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164528.275742                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164528.275742                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 164005.211806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 164005.211806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 164005.211806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 164005.211806                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               565.534437                       # Cycle average of tags in use
system.cpu1.icache.total_refs               768704897                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1341544.322862                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    23.788643                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.745794                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.038123                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868182                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.906305                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       121565                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         121565                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       121565                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          121565                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       121565                       # number of overall hits
system.cpu1.icache.overall_hits::total         121565                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     34312110                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34312110                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     34312110                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34312110                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     34312110                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34312110                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       121611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       121611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       121611                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       121611                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       121611                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       121611                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000378                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000378                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000378                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000378                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000378                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 745915.434783                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 745915.434783                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 745915.434783                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 745915.434783                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 745915.434783                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 745915.434783                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           30                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           30                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     25668204                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     25668204                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     25668204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     25668204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     25668204                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     25668204                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000247                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000247                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000247                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 855606.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 855606.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 855606.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 855606.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 855606.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 855606.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   831                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289298128                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1087                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              266143.632015                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   110.894738                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   145.105262                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433183                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566817                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       310574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         310574                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       169235                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        169235                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           86                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           84                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       479809                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          479809                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       479809                       # number of overall hits
system.cpu1.dcache.overall_hits::total         479809                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2945                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2945                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2960                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2960                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2960                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    728414681                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    728414681                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2486446                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2486446                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    730901127                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    730901127                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    730901127                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    730901127                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       313519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       313519                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       169250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       169250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       482769                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       482769                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       482769                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       482769                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009393                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009393                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000089                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006131                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006131                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006131                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006131                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 247339.450255                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 247339.450255                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 165763.066667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 165763.066667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 246926.056419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 246926.056419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 246926.056419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 246926.056419                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu1.dcache.writebacks::total              228                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2117                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2117                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          828                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          831                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          831                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    190276118                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    190276118                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       199334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       199334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    190475452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    190475452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    190475452                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    190475452                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001721                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001721                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001721                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001721                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 229802.074879                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 229802.074879                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66444.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66444.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 229212.336943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 229212.336943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 229212.336943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 229212.336943                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.173979                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750133175                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1479552.613412                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.173979                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.038740                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.811176                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       125213                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125213                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       125213                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125213                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       125213                       # number of overall hits
system.cpu2.icache.overall_hits::total         125213                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.cpu2.icache.overall_misses::total           39                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     38779098                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     38779098                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     38779098                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     38779098                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     38779098                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     38779098                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       125252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       125252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       125252                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       125252                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       125252                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       125252                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000311                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000311                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 994335.846154                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 994335.846154                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 994335.846154                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 994335.846154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 994335.846154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 994335.846154                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     24550783                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     24550783                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     24550783                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     24550783                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     24550783                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     24550783                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 982031.320000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 982031.320000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 982031.320000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 982031.320000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 982031.320000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 982031.320000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   576                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               118203649                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              142071.693510                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   183.255714                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    72.744286                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.715843                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.284157                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        86911                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          86911                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72637                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72637                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          184                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          168                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       159548                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          159548                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       159548                       # number of overall hits
system.cpu2.dcache.overall_hits::total         159548                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1936                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           81                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2017                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2017                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    410793333                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    410793333                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     39226216                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     39226216                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    450019549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    450019549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    450019549                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    450019549                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        88847                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        88847                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       161565                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       161565                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       161565                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       161565                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021790                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021790                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.001114                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012484                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012484                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012484                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012484                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 212186.638946                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 212186.638946                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 484274.271605                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 484274.271605                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 223113.311353                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 223113.311353                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 223113.311353                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 223113.311353                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       115898                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       115898                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu2.dcache.writebacks::total              249                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1363                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           78                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1441                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1441                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          573                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          576                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          576                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     94524689                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     94524689                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     94716989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     94716989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     94716989                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     94716989                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003565                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003565                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003565                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003565                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164964.553229                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 164964.553229                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 164439.217014                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 164439.217014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 164439.217014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 164439.217014                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               549.025023                       # Cycle average of tags in use
system.cpu3.icache.total_refs               646509973                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1171213.719203                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.909053                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.115970                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038316                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841532                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.879848                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126412                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126412                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126412                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126412                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126412                       # number of overall hits
system.cpu3.icache.overall_hits::total         126412                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.cpu3.icache.overall_misses::total           33                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     25058775                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     25058775                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     25058775                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     25058775                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     25058775                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     25058775                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126445                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126445                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126445                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126445                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126445                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126445                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 759356.818182                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 759356.818182                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 759356.818182                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 759356.818182                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 759356.818182                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 759356.818182                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     23114089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     23114089                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     23114089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     23114089                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     23114089                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     23114089                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 889003.423077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 889003.423077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 889003.423077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 889003.423077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 889003.423077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 889003.423077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   573                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151270776                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   829                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              182473.794934                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   152.487173                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   103.512827                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.595653                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.404347                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189199                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189199                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        31811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           77                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           76                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       221010                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          221010                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       221010                       # number of overall hits
system.cpu3.dcache.overall_hits::total         221010                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1921                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1936                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1936                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1936                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    442576634                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    442576634                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1230609                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1230609                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    443807243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    443807243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    443807243                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    443807243                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       191120                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       191120                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       222946                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       222946                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       222946                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       222946                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010051                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010051                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008684                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008684                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008684                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008684                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 230388.669443                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 230388.669443                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82040.600000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82040.600000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 229239.278409                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 229239.278409                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 229239.278409                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 229239.278409                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           65                       # number of writebacks
system.cpu3.dcache.writebacks::total               65                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1351                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1351                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1363                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1363                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          570                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          570                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          573                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          573                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          573                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          573                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    101520394                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    101520394                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       194640                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       194640                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    101715034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    101715034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    101715034                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    101715034                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002570                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002570                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 178105.954386                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 178105.954386                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64880                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64880                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 177513.148342                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 177513.148342                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 177513.148342                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 177513.148342                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               502.594694                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753304249                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1497622.761431                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.594694                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020184                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.805440                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       112405                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         112405                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       112405                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          112405                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       112405                       # number of overall hits
system.cpu4.icache.overall_hits::total         112405                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8474798                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8474798                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8474798                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8474798                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8474798                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8474798                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       112419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       112419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       112419                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       112419                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       112419                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       112419                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000125                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000125                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 605342.714286                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 605342.714286                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 605342.714286                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 605342.714286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 605342.714286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 605342.714286                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      8136428                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      8136428                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      8136428                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      8136428                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      8136428                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      8136428                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 625879.076923                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 625879.076923                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 625879.076923                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 625879.076923                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 625879.076923                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 625879.076923                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   993                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               125519381                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1249                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              100495.901521                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   188.896554                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    67.103446                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.737877                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.262123                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        84727                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          84727                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        68335                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         68335                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          141                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          136                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       153062                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          153062                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       153062                       # number of overall hits
system.cpu4.dcache.overall_hits::total         153062                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2343                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2343                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          394                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          394                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2737                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2737                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2737                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2737                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    744237733                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    744237733                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    184924754                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    184924754                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    929162487                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    929162487                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    929162487                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    929162487                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        87070                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        87070                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        68729                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        68729                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       155799                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       155799                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       155799                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       155799                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026909                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026909                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005733                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005733                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017568                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017568                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017568                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017568                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 317643.078532                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 317643.078532                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 469352.167513                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 469352.167513                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 339482.092437                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 339482.092437                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 339482.092437                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 339482.092437                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          506                       # number of writebacks
system.cpu4.dcache.writebacks::total              506                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1399                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1399                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          345                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          345                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1744                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1744                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1744                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1744                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          944                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          944                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           49                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          993                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          993                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          993                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          993                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    277375490                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    277375490                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     22276590                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     22276590                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    299652080                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    299652080                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    299652080                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    299652080                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.010842                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010842                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000713                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006374                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006374                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006374                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006374                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 293829.968220                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 293829.968220                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 454624.285714                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 454624.285714                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 301764.431017                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 301764.431017                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 301764.431017                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 301764.431017                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.604528                       # Cycle average of tags in use
system.cpu5.icache.total_refs               646509946                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1166985.462094                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    25.487333                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.117195                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.040845                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841534                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.882379                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       126385                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         126385                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       126385                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          126385                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       126385                       # number of overall hits
system.cpu5.icache.overall_hits::total         126385                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     28376977                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     28376977                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     28376977                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     28376977                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     28376977                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     28376977                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       126421                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       126421                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       126421                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       126421                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       126421                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       126421                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000285                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000285                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000285                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 788249.361111                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 788249.361111                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 788249.361111                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 788249.361111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 788249.361111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 788249.361111                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     24705565                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     24705565                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     24705565                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     24705565                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     24705565                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     24705565                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 882341.607143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 882341.607143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 882341.607143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 882341.607143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 882341.607143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 882341.607143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   570                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151270765                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   826                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              183136.519370                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   152.288840                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   103.711160                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.594878                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.405122                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       189184                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         189184                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        31815                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         31815                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           77                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           76                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       220999                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          220999                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       220999                       # number of overall hits
system.cpu5.dcache.overall_hits::total         220999                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1910                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1910                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           11                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1921                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1921                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1921                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1921                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    435136397                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    435136397                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       944203                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       944203                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    436080600                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    436080600                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    436080600                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    436080600                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       191094                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       191094                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       222920                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       222920                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       222920                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       222920                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009995                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009995                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000346                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000346                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008617                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008617                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008617                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008617                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227820.103141                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227820.103141                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85836.636364                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85836.636364                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 227007.079646                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 227007.079646                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 227007.079646                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 227007.079646                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           61                       # number of writebacks
system.cpu5.dcache.writebacks::total               61                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1343                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1343                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            8                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1351                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1351                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1351                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1351                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          567                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          567                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          570                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          570                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          570                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    101344550                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    101344550                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    101536850                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    101536850                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    101536850                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    101536850                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002967                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002967                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002557                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002557                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 178738.183422                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 178738.183422                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 178134.824561                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 178134.824561                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 178134.824561                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 178134.824561                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               465.763763                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753005732                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1615892.128755                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    10.763763                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.017250                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.746416                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       129480                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         129480                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       129480                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          129480                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       129480                       # number of overall hits
system.cpu6.icache.overall_hits::total         129480                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7492351                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7492351                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7492351                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7492351                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7492351                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7492351                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       129496                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       129496                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       129496                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       129496                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       129496                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       129496                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000124                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000124                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000124                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000124                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000124                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 468271.937500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 468271.937500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 468271.937500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 468271.937500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 468271.937500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 468271.937500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           11                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           11                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           11                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6097243                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6097243                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6097243                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6097243                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6097243                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6097243                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 554294.818182                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 554294.818182                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 554294.818182                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 554294.818182                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 554294.818182                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 554294.818182                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   373                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109337998                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   629                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              173828.295707                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   130.614437                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   125.385563                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.510213                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.489787                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       101249                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         101249                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        74503                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         74503                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          187                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          180                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       175752                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          175752                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       175752                       # number of overall hits
system.cpu6.dcache.overall_hits::total         175752                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          963                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          963                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          963                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           963                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          963                       # number of overall misses
system.cpu6.dcache.overall_misses::total          963                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    147297048                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    147297048                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    147297048                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    147297048                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    147297048                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    147297048                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       102212                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       102212                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        74503                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        74503                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       176715                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       176715                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       176715                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       176715                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009422                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009422                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005449                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005449                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005449                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005449                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 152956.436137                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 152956.436137                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 152956.436137                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 152956.436137                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 152956.436137                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 152956.436137                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu6.dcache.writebacks::total              100                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          590                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          590                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          590                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          373                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          373                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          373                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          373                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     56514273                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     56514273                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     56514273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     56514273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     56514273                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     56514273                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002111                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002111                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 151512.796247                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 151512.796247                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 151512.796247                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 151512.796247                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 151512.796247                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 151512.796247                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.909139                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749562929                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1490184.749503                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    14.909139                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.023893                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.785111                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       128986                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         128986                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       128986                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          128986                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       128986                       # number of overall hits
system.cpu7.icache.overall_hits::total         128986                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.cpu7.icache.overall_misses::total           34                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34014118                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34014118                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34014118                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34014118                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34014118                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34014118                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       129020                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       129020                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       129020                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       129020                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       129020                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       129020                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1000415.235294                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1000415.235294                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1000415.235294                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1000415.235294                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1000415.235294                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1000415.235294                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31114591                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31114591                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31114591                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31114591                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31114591                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31114591                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1111235.392857                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1111235.392857                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1111235.392857                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1111235.392857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1111235.392857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1111235.392857                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   407                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113240223                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   663                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              170799.733032                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   140.284948                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   115.715052                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.547988                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.452012                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        87565                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          87565                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72782                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72782                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          177                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          176                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       160347                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          160347                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       160347                       # number of overall hits
system.cpu7.dcache.overall_hits::total         160347                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1290                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1306                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1306                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1306                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1306                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    241437494                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    241437494                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1267840                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1267840                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    242705334                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    242705334                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    242705334                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    242705334                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88855                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88855                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72798                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72798                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       161653                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       161653                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       161653                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       161653                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014518                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014518                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000220                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008079                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008079                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008079                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008079                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 187160.848062                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 187160.848062                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data        79240                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total        79240                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 185838.693721                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 185838.693721                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 185838.693721                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 185838.693721                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu7.dcache.writebacks::total              102                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          884                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          897                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          897                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          897                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          897                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          406                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          409                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          409                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     69212566                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     69212566                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     69404866                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     69404866                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     69404866                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     69404866                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004569                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004569                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002530                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002530                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 170474.300493                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 170474.300493                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 169694.048900                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 169694.048900                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 169694.048900                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 169694.048900                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
