{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 20:24:46 2017 " "Info: Processing started: Fri May 12 20:24:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off autoseller_notimer -c autoseller_notimer " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off autoseller_notimer -c autoseller_notimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "seller:inst\|cur_state.st2_82 " "Warning: Node \"seller:inst\|cur_state.st2_82\" is a latch" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seller:inst\|cur_state.st1_88 " "Warning: Node \"seller:inst\|cur_state.st1_88\" is a latch" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seller:inst\|cur_state.st0_94 " "Warning: Node \"seller:inst\|cur_state.st0_94\" is a latch" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "X " "Info: Assuming node \"X\" is a latch enable. Will not compute fmax for this pin." {  } { { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 104 152 320 120 "X" "" } { 96 320 384 112 "X" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Y " "Info: Assuming node \"Y\" is a latch enable. Will not compute fmax for this pin." {  } { { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 144 152 320 160 "Y" "" } { 136 320 384 152 "Y" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "seller:inst\|cur_state.st0_94 " "Info: Detected ripple clock \"seller:inst\|cur_state.st0_94\" as buffer" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "seller:inst\|cur_state.st0_94" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "seller:inst\|cur_state.st1_88 " "Info: Detected ripple clock \"seller:inst\|cur_state.st1_88\" as buffer" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "seller:inst\|cur_state.st1_88" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "seller:inst\|cur_state.st2_82 " "Info: Detected ripple clock \"seller:inst\|cur_state.st2_82\" as buffer" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "seller:inst\|cur_state.st2_82" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seller:inst\|WideOr0~0 " "Info: Detected gated clock \"seller:inst\|WideOr0~0\" as buffer" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "seller:inst\|WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seller:inst\|Selector1~0 " "Info: Detected gated clock \"seller:inst\|Selector1~0\" as buffer" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "seller:inst\|Selector1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seller:inst\|Selector2~0 " "Info: Detected gated clock \"seller:inst\|Selector2~0\" as buffer" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "seller:inst\|Selector2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seller:inst\|Selector3~0 " "Info: Detected gated clock \"seller:inst\|Selector3~0\" as buffer" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "seller:inst\|Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seller:inst\|WideOr0 " "Info: Detected gated clock \"seller:inst\|WideOr0\" as buffer" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "seller:inst\|WideOr0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "X register seller:inst\|cur_state.st1_88 register seller:inst\|cur_state.st1_88 145.22 MHz 6.886 ns Internal " "Info: Clock \"X\" has Internal fmax of 145.22 MHz between source register \"seller:inst\|cur_state.st1_88\" and destination register \"seller:inst\|cur_state.st1_88\" (period= 6.886 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.777 ns + Longest register register " "Info: + Longest register to register delay is 4.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seller:inst\|cur_state.st1_88 1 REG LC_X8_Y4_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.914 ns) 2.713 ns seller:inst\|Selector2~0 2 COMB LC_X8_Y4_N7 2 " "Info: 2: + IC(1.799 ns) + CELL(0.914 ns) = 2.713 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'seller:inst\|Selector2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector2~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.914 ns) 4.777 ns seller:inst\|cur_state.st1_88 3 REG LC_X8_Y4_N4 5 " "Info: 3: + IC(1.150 ns) + CELL(0.914 ns) = 4.777 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.828 ns ( 38.27 % ) " "Info: Total cell delay = 1.828 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.949 ns ( 61.73 % ) " "Info: Total interconnect delay = 2.949 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.777 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.777 ns" { seller:inst|cur_state.st1_88 {} seller:inst|Selector2~0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 1.799ns 1.150ns } { 0.000ns 0.914ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.212 ns - Smallest " "Info: - Smallest clock skew is -0.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X destination 12.025 ns + Shortest register " "Info: + Shortest clock path from clock \"X\" to destination register is 12.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 CLK PIN_2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 104 152 320 120 "X" "" } { 96 320 384 112 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.373 ns) + CELL(0.200 ns) 4.705 ns seller:inst\|Selector2~0 2 COMB LC_X8_Y4_N7 2 " "Info: 2: + IC(3.373 ns) + CELL(0.200 ns) = 4.705 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'seller:inst\|Selector2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.573 ns" { X seller:inst|Selector2~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.511 ns) 5.972 ns seller:inst\|WideOr0~0 3 COMB LC_X8_Y4_N8 1 " "Info: 3: + IC(0.756 ns) + CELL(0.511 ns) = 5.972 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst\|WideOr0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { seller:inst|Selector2~0 seller:inst|WideOr0~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.477 ns seller:inst\|WideOr0 4 COMB LC_X8_Y4_N9 3 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.477 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst\|WideOr0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { seller:inst|WideOr0~0 seller:inst|WideOr0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.037 ns) + CELL(0.511 ns) 12.025 ns seller:inst\|cur_state.st1_88 5 REG LC_X8_Y4_N4 5 " "Info: 5: + IC(5.037 ns) + CELL(0.511 ns) = 12.025 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 21.24 % ) " "Info: Total cell delay = 2.554 ns ( 21.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.471 ns ( 78.76 % ) " "Info: Total interconnect delay = 9.471 ns ( 78.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.025 ns" { X seller:inst|Selector2~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.025 ns" { X {} X~combout {} seller:inst|Selector2~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.373ns 0.756ns 0.305ns 5.037ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X source 12.237 ns - Longest register " "Info: - Longest clock path from clock \"X\" to source register is 12.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 CLK PIN_2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 104 152 320 120 "X" "" } { 96 320 384 112 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.359 ns) + CELL(0.740 ns) 5.231 ns seller:inst\|Selector3~0 2 COMB LC_X8_Y4_N1 2 " "Info: 2: + IC(3.359 ns) + CELL(0.740 ns) = 5.231 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst\|Selector3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { X seller:inst|Selector3~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.200 ns) 6.184 ns seller:inst\|WideOr0~0 3 COMB LC_X8_Y4_N8 1 " "Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.184 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst\|WideOr0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { seller:inst|Selector3~0 seller:inst|WideOr0~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.689 ns seller:inst\|WideOr0 4 COMB LC_X8_Y4_N9 3 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.689 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst\|WideOr0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { seller:inst|WideOr0~0 seller:inst|WideOr0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.037 ns) + CELL(0.511 ns) 12.237 ns seller:inst\|cur_state.st1_88 5 REG LC_X8_Y4_N4 5 " "Info: 5: + IC(5.037 ns) + CELL(0.511 ns) = 12.237 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.783 ns ( 22.74 % ) " "Info: Total cell delay = 2.783 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.454 ns ( 77.26 % ) " "Info: Total interconnect delay = 9.454 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.237 ns" { X seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.237 ns" { X {} X~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.359ns 0.753ns 0.305ns 5.037ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.025 ns" { X seller:inst|Selector2~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.025 ns" { X {} X~combout {} seller:inst|Selector2~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.373ns 0.756ns 0.305ns 5.037ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.237 ns" { X seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.237 ns" { X {} X~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.359ns 0.753ns 0.305ns 5.037ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.897 ns + " "Info: + Micro setup delay of destination is 1.897 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.777 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.777 ns" { seller:inst|cur_state.st1_88 {} seller:inst|Selector2~0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 1.799ns 1.150ns } { 0.000ns 0.914ns 0.914ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.025 ns" { X seller:inst|Selector2~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.025 ns" { X {} X~combout {} seller:inst|Selector2~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.373ns 0.756ns 0.305ns 5.037ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.237 ns" { X seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.237 ns" { X {} X~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.359ns 0.753ns 0.305ns 5.037ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Y register seller:inst\|cur_state.st1_88 register seller:inst\|cur_state.st1_88 146.54 MHz 6.824 ns Internal " "Info: Clock \"Y\" has Internal fmax of 146.54 MHz between source register \"seller:inst\|cur_state.st1_88\" and destination register \"seller:inst\|cur_state.st1_88\" (period= 6.824 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.777 ns + Longest register register " "Info: + Longest register to register delay is 4.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seller:inst\|cur_state.st1_88 1 REG LC_X8_Y4_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.914 ns) 2.713 ns seller:inst\|Selector2~0 2 COMB LC_X8_Y4_N7 2 " "Info: 2: + IC(1.799 ns) + CELL(0.914 ns) = 2.713 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'seller:inst\|Selector2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector2~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.914 ns) 4.777 ns seller:inst\|cur_state.st1_88 3 REG LC_X8_Y4_N4 5 " "Info: 3: + IC(1.150 ns) + CELL(0.914 ns) = 4.777 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.828 ns ( 38.27 % ) " "Info: Total cell delay = 1.828 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.949 ns ( 61.73 % ) " "Info: Total interconnect delay = 2.949 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.777 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.777 ns" { seller:inst|cur_state.st1_88 {} seller:inst|Selector2~0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 1.799ns 1.150ns } { 0.000ns 0.914ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.150 ns - Smallest " "Info: - Smallest clock skew is -0.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Y destination 11.941 ns + Shortest register " "Info: + Shortest clock path from clock \"Y\" to destination register is 11.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Y 1 CLK PIN_12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 144 152 320 160 "Y" "" } { 136 320 384 152 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.018 ns) + CELL(0.914 ns) 5.095 ns seller:inst\|Selector1~0 2 COMB LC_X8_Y4_N5 2 " "Info: 2: + IC(3.018 ns) + CELL(0.914 ns) = 5.095 ns; Loc. = LC_X8_Y4_N5; Fanout = 2; COMB Node = 'seller:inst\|Selector1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.932 ns" { Y seller:inst|Selector1~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.511 ns) 6.393 ns seller:inst\|WideOr0 3 COMB LC_X8_Y4_N9 3 " "Info: 3: + IC(0.787 ns) + CELL(0.511 ns) = 6.393 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst\|WideOr0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { seller:inst|Selector1~0 seller:inst|WideOr0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.037 ns) + CELL(0.511 ns) 11.941 ns seller:inst\|cur_state.st1_88 4 REG LC_X8_Y4_N4 5 " "Info: 4: + IC(5.037 ns) + CELL(0.511 ns) = 11.941 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.099 ns ( 25.95 % ) " "Info: Total cell delay = 3.099 ns ( 25.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.842 ns ( 74.05 % ) " "Info: Total interconnect delay = 8.842 ns ( 74.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { Y seller:inst|Selector1~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { Y {} Y~combout {} seller:inst|Selector1~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.018ns 0.787ns 5.037ns } { 0.000ns 1.163ns 0.914ns 0.511ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Y source 12.091 ns - Longest register " "Info: - Longest clock path from clock \"Y\" to source register is 12.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Y 1 CLK PIN_12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 144 152 320 160 "Y" "" } { 136 320 384 152 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(0.914 ns) 5.085 ns seller:inst\|Selector3~0 2 COMB LC_X8_Y4_N1 2 " "Info: 2: + IC(3.008 ns) + CELL(0.914 ns) = 5.085 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst\|Selector3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { Y seller:inst|Selector3~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.200 ns) 6.038 ns seller:inst\|WideOr0~0 3 COMB LC_X8_Y4_N8 1 " "Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.038 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst\|WideOr0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { seller:inst|Selector3~0 seller:inst|WideOr0~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.543 ns seller:inst\|WideOr0 4 COMB LC_X8_Y4_N9 3 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.543 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst\|WideOr0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { seller:inst|WideOr0~0 seller:inst|WideOr0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.037 ns) + CELL(0.511 ns) 12.091 ns seller:inst\|cur_state.st1_88 5 REG LC_X8_Y4_N4 5 " "Info: 5: + IC(5.037 ns) + CELL(0.511 ns) = 12.091 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.988 ns ( 24.71 % ) " "Info: Total cell delay = 2.988 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.103 ns ( 75.29 % ) " "Info: Total interconnect delay = 9.103 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.091 ns" { Y seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.091 ns" { Y {} Y~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.008ns 0.753ns 0.305ns 5.037ns } { 0.000ns 1.163ns 0.914ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { Y seller:inst|Selector1~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { Y {} Y~combout {} seller:inst|Selector1~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.018ns 0.787ns 5.037ns } { 0.000ns 1.163ns 0.914ns 0.511ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.091 ns" { Y seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.091 ns" { Y {} Y~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.008ns 0.753ns 0.305ns 5.037ns } { 0.000ns 1.163ns 0.914ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.897 ns + " "Info: + Micro setup delay of destination is 1.897 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.777 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.777 ns" { seller:inst|cur_state.st1_88 {} seller:inst|Selector2~0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 1.799ns 1.150ns } { 0.000ns 0.914ns 0.914ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { Y seller:inst|Selector1~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { Y {} Y~combout {} seller:inst|Selector1~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.018ns 0.787ns 5.037ns } { 0.000ns 1.163ns 0.914ns 0.511ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.091 ns" { Y seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.091 ns" { Y {} Y~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.008ns 0.753ns 0.305ns 5.037ns } { 0.000ns 1.163ns 0.914ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "seller:inst\|cur_state.st1_88 Y Y -3.221 ns register " "Info: tsu for register \"seller:inst\|cur_state.st1_88\" (data pin = \"Y\", clock pin = \"Y\") is -3.221 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.823 ns + Longest pin register " "Info: + Longest pin to register delay is 6.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Y 1 CLK PIN_12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 144 152 320 160 "Y" "" } { 136 320 384 152 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.085 ns) + CELL(0.511 ns) 4.759 ns seller:inst\|Selector2~0 2 COMB LC_X8_Y4_N7 2 " "Info: 2: + IC(3.085 ns) + CELL(0.511 ns) = 4.759 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'seller:inst\|Selector2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { Y seller:inst|Selector2~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.914 ns) 6.823 ns seller:inst\|cur_state.st1_88 3 REG LC_X8_Y4_N4 5 " "Info: 3: + IC(1.150 ns) + CELL(0.914 ns) = 6.823 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.588 ns ( 37.93 % ) " "Info: Total cell delay = 2.588 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 62.07 % ) " "Info: Total interconnect delay = 4.235 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.823 ns" { Y seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.823 ns" { Y {} Y~combout {} seller:inst|Selector2~0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.085ns 1.150ns } { 0.000ns 1.163ns 0.511ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.897 ns + " "Info: + Micro setup delay of destination is 1.897 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Y destination 11.941 ns - Shortest register " "Info: - Shortest clock path from clock \"Y\" to destination register is 11.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Y 1 CLK PIN_12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 144 152 320 160 "Y" "" } { 136 320 384 152 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.018 ns) + CELL(0.914 ns) 5.095 ns seller:inst\|Selector1~0 2 COMB LC_X8_Y4_N5 2 " "Info: 2: + IC(3.018 ns) + CELL(0.914 ns) = 5.095 ns; Loc. = LC_X8_Y4_N5; Fanout = 2; COMB Node = 'seller:inst\|Selector1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.932 ns" { Y seller:inst|Selector1~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.511 ns) 6.393 ns seller:inst\|WideOr0 3 COMB LC_X8_Y4_N9 3 " "Info: 3: + IC(0.787 ns) + CELL(0.511 ns) = 6.393 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst\|WideOr0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { seller:inst|Selector1~0 seller:inst|WideOr0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.037 ns) + CELL(0.511 ns) 11.941 ns seller:inst\|cur_state.st1_88 4 REG LC_X8_Y4_N4 5 " "Info: 4: + IC(5.037 ns) + CELL(0.511 ns) = 11.941 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.099 ns ( 25.95 % ) " "Info: Total cell delay = 3.099 ns ( 25.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.842 ns ( 74.05 % ) " "Info: Total interconnect delay = 8.842 ns ( 74.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { Y seller:inst|Selector1~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { Y {} Y~combout {} seller:inst|Selector1~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.018ns 0.787ns 5.037ns } { 0.000ns 1.163ns 0.914ns 0.511ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.823 ns" { Y seller:inst|Selector2~0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.823 ns" { Y {} Y~combout {} seller:inst|Selector2~0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.085ns 1.150ns } { 0.000ns 1.163ns 0.511ns 0.914ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { Y seller:inst|Selector1~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { Y {} Y~combout {} seller:inst|Selector1~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.018ns 0.787ns 5.037ns } { 0.000ns 1.163ns 0.914ns 0.511ns 0.511ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "X S seller:inst\|cur_state.st1_88 18.175 ns register " "Info: tco from clock \"X\" to destination pin \"S\" through register \"seller:inst\|cur_state.st1_88\" is 18.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X source 12.237 ns + Longest register " "Info: + Longest clock path from clock \"X\" to source register is 12.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 CLK PIN_2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 104 152 320 120 "X" "" } { 96 320 384 112 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.359 ns) + CELL(0.740 ns) 5.231 ns seller:inst\|Selector3~0 2 COMB LC_X8_Y4_N1 2 " "Info: 2: + IC(3.359 ns) + CELL(0.740 ns) = 5.231 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst\|Selector3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { X seller:inst|Selector3~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.200 ns) 6.184 ns seller:inst\|WideOr0~0 3 COMB LC_X8_Y4_N8 1 " "Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.184 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst\|WideOr0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { seller:inst|Selector3~0 seller:inst|WideOr0~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.689 ns seller:inst\|WideOr0 4 COMB LC_X8_Y4_N9 3 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.689 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst\|WideOr0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { seller:inst|WideOr0~0 seller:inst|WideOr0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.037 ns) + CELL(0.511 ns) 12.237 ns seller:inst\|cur_state.st1_88 5 REG LC_X8_Y4_N4 5 " "Info: 5: + IC(5.037 ns) + CELL(0.511 ns) = 12.237 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.783 ns ( 22.74 % ) " "Info: Total cell delay = 2.783 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.454 ns ( 77.26 % ) " "Info: Total interconnect delay = 9.454 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.237 ns" { X seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.237 ns" { X {} X~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.359ns 0.753ns 0.305ns 5.037ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.938 ns + Longest register pin " "Info: + Longest register to pin delay is 5.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seller:inst\|cur_state.st1_88 1 REG LC_X8_Y4_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst\|cur_state.st1_88'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.740 ns) 1.930 ns seller:inst\|Selector0~0 2 COMB LC_X8_Y4_N0 1 " "Info: 2: + IC(1.190 ns) + CELL(0.740 ns) = 1.930 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'seller:inst\|Selector0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector0~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(2.322 ns) 5.938 ns S 3 PIN PIN_43 0 " "Info: 3: + IC(1.686 ns) + CELL(2.322 ns) = 5.938 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'S'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { seller:inst|Selector0~0 S } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 136 544 720 152 "S" "" } { 128 504 544 144 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 51.57 % ) " "Info: Total cell delay = 3.062 ns ( 51.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.876 ns ( 48.43 % ) " "Info: Total interconnect delay = 2.876 ns ( 48.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.938 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector0~0 S } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.938 ns" { seller:inst|cur_state.st1_88 {} seller:inst|Selector0~0 {} S {} } { 0.000ns 1.190ns 1.686ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.237 ns" { X seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st1_88 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.237 ns" { X {} X~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st1_88 {} } { 0.000ns 0.000ns 3.359ns 0.753ns 0.305ns 5.037ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.938 ns" { seller:inst|cur_state.st1_88 seller:inst|Selector0~0 S } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.938 ns" { seller:inst|cur_state.st1_88 {} seller:inst|Selector0~0 {} S {} } { 0.000ns 1.190ns 1.686ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "X P 10.241 ns Longest " "Info: Longest tpd from source pin \"X\" to destination pin \"P\" is 10.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 CLK PIN_2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 104 152 320 120 "X" "" } { 96 320 384 112 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.318 ns) + CELL(0.914 ns) 5.364 ns seller:inst\|P~0 2 COMB LC_X8_Y4_N3 1 " "Info: 2: + IC(3.318 ns) + CELL(0.914 ns) = 5.364 ns; Loc. = LC_X8_Y4_N3; Fanout = 1; COMB Node = 'seller:inst\|P~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.232 ns" { X seller:inst|P~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(2.322 ns) 10.241 ns P 3 PIN PIN_91 0 " "Info: 3: + IC(2.555 ns) + CELL(2.322 ns) = 10.241 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'P'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { seller:inst|P~0 P } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 104 544 720 120 "P" "" } { 96 504 544 112 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 42.65 % ) " "Info: Total cell delay = 4.368 ns ( 42.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.873 ns ( 57.35 % ) " "Info: Total interconnect delay = 5.873 ns ( 57.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.241 ns" { X seller:inst|P~0 P } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.241 ns" { X {} X~combout {} seller:inst|P~0 {} P {} } { 0.000ns 0.000ns 3.318ns 2.555ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "seller:inst\|cur_state.st2_82 Y X 6.648 ns register " "Info: th for register \"seller:inst\|cur_state.st2_82\" (data pin = \"Y\", clock pin = \"X\") is 6.648 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "X destination 12.238 ns + Longest register " "Info: + Longest clock path from clock \"X\" to destination register is 12.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X 1 CLK PIN_2 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 104 152 320 120 "X" "" } { 96 320 384 112 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.359 ns) + CELL(0.740 ns) 5.231 ns seller:inst\|Selector3~0 2 COMB LC_X8_Y4_N1 2 " "Info: 2: + IC(3.359 ns) + CELL(0.740 ns) = 5.231 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst\|Selector3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { X seller:inst|Selector3~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.200 ns) 6.184 ns seller:inst\|WideOr0~0 3 COMB LC_X8_Y4_N8 1 " "Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.184 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst\|WideOr0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { seller:inst|Selector3~0 seller:inst|WideOr0~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.689 ns seller:inst\|WideOr0 4 COMB LC_X8_Y4_N9 3 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.689 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst\|WideOr0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { seller:inst|WideOr0~0 seller:inst|WideOr0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.038 ns) + CELL(0.511 ns) 12.238 ns seller:inst\|cur_state.st2_82 5 REG LC_X8_Y4_N2 5 " "Info: 5: + IC(5.038 ns) + CELL(0.511 ns) = 12.238 ns; Loc. = LC_X8_Y4_N2; Fanout = 5; REG Node = 'seller:inst\|cur_state.st2_82'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { seller:inst|WideOr0 seller:inst|cur_state.st2_82 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.783 ns ( 22.74 % ) " "Info: Total cell delay = 2.783 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.455 ns ( 77.26 % ) " "Info: Total interconnect delay = 9.455 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.238 ns" { X seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st2_82 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.238 ns" { X {} X~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st2_82 {} } { 0.000ns 0.000ns 3.359ns 0.753ns 0.305ns 5.038ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.590 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Y 1 CLK PIN_12 5 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "autoseller_notimer.bdf" "" { Schematic "F:/quartus/autoseller_notimer/autoseller_notimer.bdf" { { 144 152 320 160 "Y" "" } { 136 320 384 152 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.008 ns) + CELL(0.914 ns) 5.085 ns seller:inst\|Selector3~0 2 COMB LC_X8_Y4_N1 2 " "Info: 2: + IC(3.008 ns) + CELL(0.914 ns) = 5.085 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst\|Selector3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { Y seller:inst|Selector3~0 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.590 ns seller:inst\|cur_state.st2_82 3 REG LC_X8_Y4_N2 5 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.590 ns; Loc. = LC_X8_Y4_N2; Fanout = 5; REG Node = 'seller:inst\|cur_state.st2_82'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { seller:inst|Selector3~0 seller:inst|cur_state.st2_82 } "NODE_NAME" } } { "seller.vhd" "" { Text "F:/quartus/autoseller_notimer/seller.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.277 ns ( 40.73 % ) " "Info: Total cell delay = 2.277 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.313 ns ( 59.27 % ) " "Info: Total interconnect delay = 3.313 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { Y seller:inst|Selector3~0 seller:inst|cur_state.st2_82 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { Y {} Y~combout {} seller:inst|Selector3~0 {} seller:inst|cur_state.st2_82 {} } { 0.000ns 0.000ns 3.008ns 0.305ns } { 0.000ns 1.163ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.238 ns" { X seller:inst|Selector3~0 seller:inst|WideOr0~0 seller:inst|WideOr0 seller:inst|cur_state.st2_82 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.238 ns" { X {} X~combout {} seller:inst|Selector3~0 {} seller:inst|WideOr0~0 {} seller:inst|WideOr0 {} seller:inst|cur_state.st2_82 {} } { 0.000ns 0.000ns 3.359ns 0.753ns 0.305ns 5.038ns } { 0.000ns 1.132ns 0.740ns 0.200ns 0.200ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { Y seller:inst|Selector3~0 seller:inst|cur_state.st2_82 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { Y {} Y~combout {} seller:inst|Selector3~0 {} seller:inst|cur_state.st2_82 {} } { 0.000ns 0.000ns 3.008ns 0.305ns } { 0.000ns 1.163ns 0.914ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 20:24:46 2017 " "Info: Processing ended: Fri May 12 20:24:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
