EESchema Schematic File Version 4
LIBS:MainBoard-cache
EELAYER 29 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 4 89
Title "PC/IF"
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 "and the control clock."
Comment3 "This alleviates timing constraints related to the phase shift between the register clock"
Comment4 "The PC/IF register sits between the program counter and the Instruction Fetch stage."
$EndDescr
Text HLabel 4300 4000 0    50   Input ~ 0
PC[0..15]
Text HLabel 6500 4000 2    50   Output ~ 0
PC_IF[0..15]
$Sheet
S 4800 3800 1150 500 
U 5FC6A49F
F0 "sheet5FC6A49A" 50
F1 "SixteenBitPipelineRegister.sch" 50
F2 "D[0..15]" I L 4800 4000 50 
F3 "Q[0..15]" O R 5950 4000 50 
F4 "CP" I L 4800 3900 50 
$EndSheet
Wire Bus Line
	4800 4000 4300 4000
Text HLabel 4300 3900 0    50   Input ~ 0
Phi1
Wire Wire Line
	4300 3900 4800 3900
Wire Bus Line
	6500 4000 5950 4000
$EndSCHEMATC
