# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 450 \
    name node_attr_cpy1_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_0_0 \
    op interface \
    ports { node_attr_cpy1_V_0_0_address0 { O 6 vector } node_attr_cpy1_V_0_0_ce0 { O 1 bit } node_attr_cpy1_V_0_0_q0 { I 14 vector } node_attr_cpy1_V_0_0_address1 { O 6 vector } node_attr_cpy1_V_0_0_ce1 { O 1 bit } node_attr_cpy1_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 451 \
    name node_attr_1D_s_mat_0_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_0_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 452 \
    name node_attr_cpy1_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_1_0 \
    op interface \
    ports { node_attr_cpy1_V_1_0_address0 { O 6 vector } node_attr_cpy1_V_1_0_ce0 { O 1 bit } node_attr_cpy1_V_1_0_q0 { I 14 vector } node_attr_cpy1_V_1_0_address1 { O 6 vector } node_attr_cpy1_V_1_0_ce1 { O 1 bit } node_attr_cpy1_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 453 \
    name node_attr_1D_s_mat_1_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_1_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 454 \
    name node_attr_cpy1_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_2_0 \
    op interface \
    ports { node_attr_cpy1_V_2_0_address0 { O 6 vector } node_attr_cpy1_V_2_0_ce0 { O 1 bit } node_attr_cpy1_V_2_0_q0 { I 14 vector } node_attr_cpy1_V_2_0_address1 { O 6 vector } node_attr_cpy1_V_2_0_ce1 { O 1 bit } node_attr_cpy1_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 455 \
    name node_attr_1D_s_mat_2_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_2_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 456 \
    name node_attr_1D_s_mat_3_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_3_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 457 \
    name node_attr_1D_s_mat_4_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_4_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 458 \
    name node_attr_1D_s_mat_5_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_5_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 459 \
    name node_attr_cpy1_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_3_0 \
    op interface \
    ports { node_attr_cpy1_V_3_0_address0 { O 6 vector } node_attr_cpy1_V_3_0_ce0 { O 1 bit } node_attr_cpy1_V_3_0_q0 { I 14 vector } node_attr_cpy1_V_3_0_address1 { O 6 vector } node_attr_cpy1_V_3_0_ce1 { O 1 bit } node_attr_cpy1_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 460 \
    name node_attr_1D_s_mat_6_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_6_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 461 \
    name node_attr_cpy1_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_4_0 \
    op interface \
    ports { node_attr_cpy1_V_4_0_address0 { O 6 vector } node_attr_cpy1_V_4_0_ce0 { O 1 bit } node_attr_cpy1_V_4_0_q0 { I 14 vector } node_attr_cpy1_V_4_0_address1 { O 6 vector } node_attr_cpy1_V_4_0_ce1 { O 1 bit } node_attr_cpy1_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 462 \
    name node_attr_1D_s_mat_7_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_7_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 463 \
    name node_attr_cpy1_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_5_0 \
    op interface \
    ports { node_attr_cpy1_V_5_0_address0 { O 6 vector } node_attr_cpy1_V_5_0_ce0 { O 1 bit } node_attr_cpy1_V_5_0_q0 { I 14 vector } node_attr_cpy1_V_5_0_address1 { O 6 vector } node_attr_cpy1_V_5_0_ce1 { O 1 bit } node_attr_cpy1_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 464 \
    name node_attr_1D_s_mat_8_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_8_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 465 \
    name node_attr_cpy1_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_6_0 \
    op interface \
    ports { node_attr_cpy1_V_6_0_address0 { O 6 vector } node_attr_cpy1_V_6_0_ce0 { O 1 bit } node_attr_cpy1_V_6_0_q0 { I 14 vector } node_attr_cpy1_V_6_0_address1 { O 6 vector } node_attr_cpy1_V_6_0_ce1 { O 1 bit } node_attr_cpy1_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 466 \
    name node_attr_1D_s_mat_9_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_9_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 467 \
    name node_attr_cpy1_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_7_0 \
    op interface \
    ports { node_attr_cpy1_V_7_0_address0 { O 6 vector } node_attr_cpy1_V_7_0_ce0 { O 1 bit } node_attr_cpy1_V_7_0_q0 { I 14 vector } node_attr_cpy1_V_7_0_address1 { O 6 vector } node_attr_cpy1_V_7_0_ce1 { O 1 bit } node_attr_cpy1_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 468 \
    name node_attr_1D_s_mat_10_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_10_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 469 \
    name node_attr_cpy1_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_8_0 \
    op interface \
    ports { node_attr_cpy1_V_8_0_address0 { O 6 vector } node_attr_cpy1_V_8_0_ce0 { O 1 bit } node_attr_cpy1_V_8_0_q0 { I 14 vector } node_attr_cpy1_V_8_0_address1 { O 6 vector } node_attr_cpy1_V_8_0_ce1 { O 1 bit } node_attr_cpy1_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 470 \
    name node_attr_1D_s_mat_11_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_11_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 471 \
    name node_attr_cpy1_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_9_0 \
    op interface \
    ports { node_attr_cpy1_V_9_0_address0 { O 6 vector } node_attr_cpy1_V_9_0_ce0 { O 1 bit } node_attr_cpy1_V_9_0_q0 { I 14 vector } node_attr_cpy1_V_9_0_address1 { O 6 vector } node_attr_cpy1_V_9_0_ce1 { O 1 bit } node_attr_cpy1_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 472 \
    name node_attr_1D_s_mat_12_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_12_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 473 \
    name node_attr_1D_r_mat_0_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_0_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 474 \
    name node_attr_1D_r_mat_1_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_1_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 475 \
    name node_attr_1D_r_mat_2_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_2_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 476 \
    name node_attr_1D_r_mat_3_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_3_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 477 \
    name node_attr_1D_r_mat_4_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_4_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 478 \
    name node_attr_1D_r_mat_5_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_5_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 479 \
    name node_attr_1D_r_mat_6_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_6_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 480 \
    name node_attr_1D_r_mat_7_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_7_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 481 \
    name node_attr_1D_r_mat_8_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_8_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 482 \
    name node_attr_1D_r_mat_9_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_9_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 483 \
    name node_attr_1D_r_mat_10_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_10_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 484 \
    name node_attr_1D_r_mat_11_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_11_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 485 \
    name node_attr_cpy1_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_10_0 \
    op interface \
    ports { node_attr_cpy1_V_10_0_address0 { O 6 vector } node_attr_cpy1_V_10_0_ce0 { O 1 bit } node_attr_cpy1_V_10_0_q0 { I 14 vector } node_attr_cpy1_V_10_0_address1 { O 6 vector } node_attr_cpy1_V_10_0_ce1 { O 1 bit } node_attr_cpy1_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 486 \
    name node_attr_1D_r_mat_12_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_12_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 487 \
    name node_attr_cpy1_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_0_1 \
    op interface \
    ports { node_attr_cpy1_V_0_1_address0 { O 6 vector } node_attr_cpy1_V_0_1_ce0 { O 1 bit } node_attr_cpy1_V_0_1_q0 { I 14 vector } node_attr_cpy1_V_0_1_address1 { O 6 vector } node_attr_cpy1_V_0_1_ce1 { O 1 bit } node_attr_cpy1_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 488 \
    name node_attr_1D_s_mat_0_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_0_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 489 \
    name node_attr_cpy1_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_1_1 \
    op interface \
    ports { node_attr_cpy1_V_1_1_address0 { O 6 vector } node_attr_cpy1_V_1_1_ce0 { O 1 bit } node_attr_cpy1_V_1_1_q0 { I 14 vector } node_attr_cpy1_V_1_1_address1 { O 6 vector } node_attr_cpy1_V_1_1_ce1 { O 1 bit } node_attr_cpy1_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 490 \
    name node_attr_1D_s_mat_1_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_1_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 491 \
    name node_attr_cpy1_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_2_1 \
    op interface \
    ports { node_attr_cpy1_V_2_1_address0 { O 6 vector } node_attr_cpy1_V_2_1_ce0 { O 1 bit } node_attr_cpy1_V_2_1_q0 { I 14 vector } node_attr_cpy1_V_2_1_address1 { O 6 vector } node_attr_cpy1_V_2_1_ce1 { O 1 bit } node_attr_cpy1_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 492 \
    name node_attr_1D_s_mat_2_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_2_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 493 \
    name node_attr_1D_s_mat_3_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_3_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 494 \
    name node_attr_1D_s_mat_4_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_4_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 495 \
    name node_attr_1D_s_mat_5_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_5_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 496 \
    name node_attr_cpy1_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_3_1 \
    op interface \
    ports { node_attr_cpy1_V_3_1_address0 { O 6 vector } node_attr_cpy1_V_3_1_ce0 { O 1 bit } node_attr_cpy1_V_3_1_q0 { I 14 vector } node_attr_cpy1_V_3_1_address1 { O 6 vector } node_attr_cpy1_V_3_1_ce1 { O 1 bit } node_attr_cpy1_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 497 \
    name node_attr_1D_s_mat_6_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_6_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 498 \
    name node_attr_cpy1_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_4_1 \
    op interface \
    ports { node_attr_cpy1_V_4_1_address0 { O 6 vector } node_attr_cpy1_V_4_1_ce0 { O 1 bit } node_attr_cpy1_V_4_1_q0 { I 14 vector } node_attr_cpy1_V_4_1_address1 { O 6 vector } node_attr_cpy1_V_4_1_ce1 { O 1 bit } node_attr_cpy1_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 499 \
    name node_attr_1D_s_mat_7_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_7_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 500 \
    name node_attr_cpy1_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_5_1 \
    op interface \
    ports { node_attr_cpy1_V_5_1_address0 { O 6 vector } node_attr_cpy1_V_5_1_ce0 { O 1 bit } node_attr_cpy1_V_5_1_q0 { I 14 vector } node_attr_cpy1_V_5_1_address1 { O 6 vector } node_attr_cpy1_V_5_1_ce1 { O 1 bit } node_attr_cpy1_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 501 \
    name node_attr_1D_s_mat_8_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_8_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 502 \
    name node_attr_cpy1_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_6_1 \
    op interface \
    ports { node_attr_cpy1_V_6_1_address0 { O 6 vector } node_attr_cpy1_V_6_1_ce0 { O 1 bit } node_attr_cpy1_V_6_1_q0 { I 14 vector } node_attr_cpy1_V_6_1_address1 { O 6 vector } node_attr_cpy1_V_6_1_ce1 { O 1 bit } node_attr_cpy1_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 503 \
    name node_attr_1D_s_mat_9_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_9_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 504 \
    name node_attr_cpy1_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_7_1 \
    op interface \
    ports { node_attr_cpy1_V_7_1_address0 { O 6 vector } node_attr_cpy1_V_7_1_ce0 { O 1 bit } node_attr_cpy1_V_7_1_q0 { I 14 vector } node_attr_cpy1_V_7_1_address1 { O 6 vector } node_attr_cpy1_V_7_1_ce1 { O 1 bit } node_attr_cpy1_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 505 \
    name node_attr_1D_s_mat_10_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_10_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 506 \
    name node_attr_cpy1_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_8_1 \
    op interface \
    ports { node_attr_cpy1_V_8_1_address0 { O 6 vector } node_attr_cpy1_V_8_1_ce0 { O 1 bit } node_attr_cpy1_V_8_1_q0 { I 14 vector } node_attr_cpy1_V_8_1_address1 { O 6 vector } node_attr_cpy1_V_8_1_ce1 { O 1 bit } node_attr_cpy1_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 507 \
    name node_attr_1D_s_mat_11_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_11_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 508 \
    name node_attr_cpy1_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_9_1 \
    op interface \
    ports { node_attr_cpy1_V_9_1_address0 { O 6 vector } node_attr_cpy1_V_9_1_ce0 { O 1 bit } node_attr_cpy1_V_9_1_q0 { I 14 vector } node_attr_cpy1_V_9_1_address1 { O 6 vector } node_attr_cpy1_V_9_1_ce1 { O 1 bit } node_attr_cpy1_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 509 \
    name node_attr_1D_s_mat_12_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_12_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 510 \
    name node_attr_1D_r_mat_0_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_0_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 511 \
    name node_attr_1D_r_mat_1_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_1_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 512 \
    name node_attr_1D_r_mat_2_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_2_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 513 \
    name node_attr_1D_r_mat_3_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_3_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 514 \
    name node_attr_1D_r_mat_4_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_4_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 515 \
    name node_attr_1D_r_mat_5_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_5_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 516 \
    name node_attr_1D_r_mat_6_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_6_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 517 \
    name node_attr_1D_r_mat_7_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_7_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 518 \
    name node_attr_1D_r_mat_8_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_8_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 519 \
    name node_attr_1D_r_mat_9_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_9_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 520 \
    name node_attr_1D_r_mat_10_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_10_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 521 \
    name node_attr_1D_r_mat_11_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_11_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 522 \
    name node_attr_cpy1_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_10_1 \
    op interface \
    ports { node_attr_cpy1_V_10_1_address0 { O 6 vector } node_attr_cpy1_V_10_1_ce0 { O 1 bit } node_attr_cpy1_V_10_1_q0 { I 14 vector } node_attr_cpy1_V_10_1_address1 { O 6 vector } node_attr_cpy1_V_10_1_ce1 { O 1 bit } node_attr_cpy1_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 523 \
    name node_attr_1D_r_mat_12_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_12_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 524 \
    name node_attr_cpy1_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_0_2 \
    op interface \
    ports { node_attr_cpy1_V_0_2_address0 { O 6 vector } node_attr_cpy1_V_0_2_ce0 { O 1 bit } node_attr_cpy1_V_0_2_q0 { I 14 vector } node_attr_cpy1_V_0_2_address1 { O 6 vector } node_attr_cpy1_V_0_2_ce1 { O 1 bit } node_attr_cpy1_V_0_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 525 \
    name node_attr_1D_s_mat_0_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_0_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 526 \
    name node_attr_cpy1_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_1_2 \
    op interface \
    ports { node_attr_cpy1_V_1_2_address0 { O 6 vector } node_attr_cpy1_V_1_2_ce0 { O 1 bit } node_attr_cpy1_V_1_2_q0 { I 14 vector } node_attr_cpy1_V_1_2_address1 { O 6 vector } node_attr_cpy1_V_1_2_ce1 { O 1 bit } node_attr_cpy1_V_1_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 527 \
    name node_attr_1D_s_mat_1_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_1_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 528 \
    name node_attr_cpy1_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_2_2 \
    op interface \
    ports { node_attr_cpy1_V_2_2_address0 { O 6 vector } node_attr_cpy1_V_2_2_ce0 { O 1 bit } node_attr_cpy1_V_2_2_q0 { I 14 vector } node_attr_cpy1_V_2_2_address1 { O 6 vector } node_attr_cpy1_V_2_2_ce1 { O 1 bit } node_attr_cpy1_V_2_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 529 \
    name node_attr_1D_s_mat_2_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_2_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 530 \
    name node_attr_1D_s_mat_3_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_3_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 531 \
    name node_attr_1D_s_mat_4_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_4_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 532 \
    name node_attr_1D_s_mat_5_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_5_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 533 \
    name node_attr_cpy1_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_3_2 \
    op interface \
    ports { node_attr_cpy1_V_3_2_address0 { O 6 vector } node_attr_cpy1_V_3_2_ce0 { O 1 bit } node_attr_cpy1_V_3_2_q0 { I 14 vector } node_attr_cpy1_V_3_2_address1 { O 6 vector } node_attr_cpy1_V_3_2_ce1 { O 1 bit } node_attr_cpy1_V_3_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 534 \
    name node_attr_1D_s_mat_6_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_6_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 535 \
    name node_attr_cpy1_V_4_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_4_2 \
    op interface \
    ports { node_attr_cpy1_V_4_2_address0 { O 6 vector } node_attr_cpy1_V_4_2_ce0 { O 1 bit } node_attr_cpy1_V_4_2_q0 { I 14 vector } node_attr_cpy1_V_4_2_address1 { O 6 vector } node_attr_cpy1_V_4_2_ce1 { O 1 bit } node_attr_cpy1_V_4_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 536 \
    name node_attr_1D_s_mat_7_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_7_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 537 \
    name node_attr_cpy1_V_5_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_5_2 \
    op interface \
    ports { node_attr_cpy1_V_5_2_address0 { O 6 vector } node_attr_cpy1_V_5_2_ce0 { O 1 bit } node_attr_cpy1_V_5_2_q0 { I 14 vector } node_attr_cpy1_V_5_2_address1 { O 6 vector } node_attr_cpy1_V_5_2_ce1 { O 1 bit } node_attr_cpy1_V_5_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 538 \
    name node_attr_1D_s_mat_8_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_8_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 539 \
    name node_attr_cpy1_V_6_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_6_2 \
    op interface \
    ports { node_attr_cpy1_V_6_2_address0 { O 6 vector } node_attr_cpy1_V_6_2_ce0 { O 1 bit } node_attr_cpy1_V_6_2_q0 { I 14 vector } node_attr_cpy1_V_6_2_address1 { O 6 vector } node_attr_cpy1_V_6_2_ce1 { O 1 bit } node_attr_cpy1_V_6_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 540 \
    name node_attr_1D_s_mat_9_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_9_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 541 \
    name node_attr_cpy1_V_7_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_7_2 \
    op interface \
    ports { node_attr_cpy1_V_7_2_address0 { O 6 vector } node_attr_cpy1_V_7_2_ce0 { O 1 bit } node_attr_cpy1_V_7_2_q0 { I 14 vector } node_attr_cpy1_V_7_2_address1 { O 6 vector } node_attr_cpy1_V_7_2_ce1 { O 1 bit } node_attr_cpy1_V_7_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 542 \
    name node_attr_1D_s_mat_10_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_10_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 543 \
    name node_attr_cpy1_V_8_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_8_2 \
    op interface \
    ports { node_attr_cpy1_V_8_2_address0 { O 6 vector } node_attr_cpy1_V_8_2_ce0 { O 1 bit } node_attr_cpy1_V_8_2_q0 { I 14 vector } node_attr_cpy1_V_8_2_address1 { O 6 vector } node_attr_cpy1_V_8_2_ce1 { O 1 bit } node_attr_cpy1_V_8_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 544 \
    name node_attr_1D_s_mat_11_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_11_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 545 \
    name node_attr_cpy1_V_9_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_9_2 \
    op interface \
    ports { node_attr_cpy1_V_9_2_address0 { O 6 vector } node_attr_cpy1_V_9_2_ce0 { O 1 bit } node_attr_cpy1_V_9_2_q0 { I 14 vector } node_attr_cpy1_V_9_2_address1 { O 6 vector } node_attr_cpy1_V_9_2_ce1 { O 1 bit } node_attr_cpy1_V_9_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_9_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 546 \
    name node_attr_1D_s_mat_12_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_12_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 547 \
    name node_attr_1D_r_mat_0_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_0_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 548 \
    name node_attr_1D_r_mat_1_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_1_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 549 \
    name node_attr_1D_r_mat_2_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_2_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 550 \
    name node_attr_1D_r_mat_3_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_3_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 551 \
    name node_attr_1D_r_mat_4_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_4_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 552 \
    name node_attr_1D_r_mat_5_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_5_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 553 \
    name node_attr_1D_r_mat_6_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_6_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 554 \
    name node_attr_1D_r_mat_7_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_7_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 555 \
    name node_attr_1D_r_mat_8_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_8_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 556 \
    name node_attr_1D_r_mat_9_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_9_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 557 \
    name node_attr_1D_r_mat_10_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_10_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 558 \
    name node_attr_1D_r_mat_11_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_11_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 559 \
    name node_attr_cpy1_V_10_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_10_2 \
    op interface \
    ports { node_attr_cpy1_V_10_2_address0 { O 6 vector } node_attr_cpy1_V_10_2_ce0 { O 1 bit } node_attr_cpy1_V_10_2_q0 { I 14 vector } node_attr_cpy1_V_10_2_address1 { O 6 vector } node_attr_cpy1_V_10_2_ce1 { O 1 bit } node_attr_cpy1_V_10_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_10_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 560 \
    name node_attr_1D_r_mat_12_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_12_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_2_0_V_1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


