
lora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a088  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800a268  0800a268  0000b268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a32c  0800a32c  0000c188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a32c  0800a32c  0000b32c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a334  0800a334  0000c188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a334  0800a334  0000b334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a338  0800a338  0000b338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  0800a33c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c10  20000188  0800a4c4  0000c188  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d98  0800a4c4  0000cd98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c188  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ec7  00000000  00000000  0000c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c4d  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001130  00000000  00000000  00023cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb6  00000000  00000000  00024e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026656  00000000  00000000  00025ab6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018e3e  00000000  00000000  0004c10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6243  00000000  00000000  00064f4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013b18d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bbc  00000000  00000000  0013b1d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  0013fd8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000188 	.word	0x20000188
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a250 	.word	0x0800a250

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000018c 	.word	0x2000018c
 800021c:	0800a250 	.word	0x0800a250

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <LORA_CS_LOW>:
volatile bool RF95_CAD_DONE_FLAG = false;

// make sure you defined the LORA_SPI_HANDLE in main.h
extern SPI_HandleTypeDef LORA_SPI_HANDLE;

void LORA_CS_LOW(void) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_RESET);
 80005f0:	2200      	movs	r2, #0
 80005f2:	2101      	movs	r1, #1
 80005f4:	4802      	ldr	r0, [pc, #8]	@ (8000600 <LORA_CS_LOW+0x14>)
 80005f6:	f001 fa21 	bl	8001a3c <HAL_GPIO_WritePin>
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40020000 	.word	0x40020000

08000604 <LORA_CS_HIGH>:

void LORA_CS_HIGH(void) {
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 8000608:	2201      	movs	r2, #1
 800060a:	2101      	movs	r1, #1
 800060c:	4802      	ldr	r0, [pc, #8]	@ (8000618 <LORA_CS_HIGH+0x14>)
 800060e:	f001 fa15 	bl	8001a3c <HAL_GPIO_WritePin>
}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40020000 	.word	0x40020000

0800061c <LORA_RESET_LOW>:

void LORA_RESET_LOW(void) {
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	2108      	movs	r1, #8
 8000624:	4802      	ldr	r0, [pc, #8]	@ (8000630 <LORA_RESET_LOW+0x14>)
 8000626:	f001 fa09 	bl	8001a3c <HAL_GPIO_WritePin>
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40020800 	.word	0x40020800

08000634 <LORA_RESET_HIGH>:

void LORA_RESET_HIGH(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	2108      	movs	r1, #8
 800063c:	4802      	ldr	r0, [pc, #8]	@ (8000648 <LORA_RESET_HIGH+0x14>)
 800063e:	f001 f9fd 	bl	8001a3c <HAL_GPIO_WritePin>
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40020800 	.word	0x40020800

0800064c <RF95_ReadReg>:

uint8_t RF95_ReadReg(uint8_t addr) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
  uint8_t data = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	73fb      	strb	r3, [r7, #15]
  uint8_t read_address = addr & 0x7F;
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000660:	b2db      	uxtb	r3, r3
 8000662:	73bb      	strb	r3, [r7, #14]

  LORA_CS_LOW();
 8000664:	f7ff ffc2 	bl	80005ec <LORA_CS_LOW>
  HAL_SPI_Transmit(&LORA_SPI_HANDLE, &read_address, 1, HAL_MAX_DELAY);
 8000668:	f107 010e 	add.w	r1, r7, #14
 800066c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000670:	2201      	movs	r2, #1
 8000672:	4809      	ldr	r0, [pc, #36]	@ (8000698 <RF95_ReadReg+0x4c>)
 8000674:	f003 fd95 	bl	80041a2 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&LORA_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 8000678:	f107 010f 	add.w	r1, r7, #15
 800067c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000680:	2201      	movs	r2, #1
 8000682:	4805      	ldr	r0, [pc, #20]	@ (8000698 <RF95_ReadReg+0x4c>)
 8000684:	f003 ff03 	bl	800448e <HAL_SPI_Receive>
  LORA_CS_HIGH();
 8000688:	f7ff ffbc 	bl	8000604 <LORA_CS_HIGH>

  return data;
 800068c:	7bfb      	ldrb	r3, [r7, #15]
}
 800068e:	4618      	mov	r0, r3
 8000690:	3710      	adds	r7, #16
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	200001a8 	.word	0x200001a8

0800069c <RF95_WriteReg>:

void RF95_WriteReg(uint8_t addr, uint8_t data) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	460a      	mov	r2, r1
 80006a6:	71fb      	strb	r3, [r7, #7]
 80006a8:	4613      	mov	r3, r2
 80006aa:	71bb      	strb	r3, [r7, #6]
  uint8_t write_address = addr | 0x80;
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	73fb      	strb	r3, [r7, #15]

  LORA_CS_LOW();
 80006b6:	f7ff ff99 	bl	80005ec <LORA_CS_LOW>
  HAL_SPI_Transmit(&LORA_SPI_HANDLE, &write_address, 1, HAL_MAX_DELAY);
 80006ba:	f107 010f 	add.w	r1, r7, #15
 80006be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006c2:	2201      	movs	r2, #1
 80006c4:	4807      	ldr	r0, [pc, #28]	@ (80006e4 <RF95_WriteReg+0x48>)
 80006c6:	f003 fd6c 	bl	80041a2 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&LORA_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 80006ca:	1db9      	adds	r1, r7, #6
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006d0:	2201      	movs	r2, #1
 80006d2:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <RF95_WriteReg+0x48>)
 80006d4:	f003 fd65 	bl	80041a2 <HAL_SPI_Transmit>
  LORA_CS_HIGH();
 80006d8:	f7ff ff94 	bl	8000604 <LORA_CS_HIGH>
}
 80006dc:	bf00      	nop
 80006de:	3710      	adds	r7, #16
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	200001a8 	.word	0x200001a8

080006e8 <RF95_sleep>:

void RF95_sleep(void) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  RF95_WriteReg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 80006ec:	2180      	movs	r1, #128	@ 0x80
 80006ee:	2001      	movs	r0, #1
 80006f0:	f7ff ffd4 	bl	800069c <RF95_WriteReg>
  HAL_Delay(5); // Allow time for the radio to enter sleep mode
 80006f4:	2005      	movs	r0, #5
 80006f6:	f000 fecf 	bl	8001498 <HAL_Delay>
}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}

080006fe <RF95_idle>:

void RF95_idle(void) {
 80006fe:	b580      	push	{r7, lr}
 8000700:	af00      	add	r7, sp, #0
  RF95_WriteReg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8000702:	2181      	movs	r1, #129	@ 0x81
 8000704:	2001      	movs	r0, #1
 8000706:	f7ff ffc9 	bl	800069c <RF95_WriteReg>
}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
	...

08000710 <RF95_setOCP>:

void RF95_setOCP(uint8_t mA) {
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	71fb      	strb	r3, [r7, #7]
  uint8_t ocpTrim = 27;
 800071a:	231b      	movs	r3, #27
 800071c:	73fb      	strb	r3, [r7, #15]

  if (mA <= 120) {
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	2b78      	cmp	r3, #120	@ 0x78
 8000722:	d809      	bhi.n	8000738 <RF95_setOCP+0x28>
    ocpTrim = (mA - 45) / 5;
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	3b2d      	subs	r3, #45	@ 0x2d
 8000728:	4a11      	ldr	r2, [pc, #68]	@ (8000770 <RF95_setOCP+0x60>)
 800072a:	fb82 1203 	smull	r1, r2, r2, r3
 800072e:	1052      	asrs	r2, r2, #1
 8000730:	17db      	asrs	r3, r3, #31
 8000732:	1ad3      	subs	r3, r2, r3
 8000734:	73fb      	strb	r3, [r7, #15]
 8000736:	e00b      	b.n	8000750 <RF95_setOCP+0x40>
  }
  else if (mA <=240) {
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	2bf0      	cmp	r3, #240	@ 0xf0
 800073c:	d808      	bhi.n	8000750 <RF95_setOCP+0x40>
    ocpTrim = (mA + 30) / 10;
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	331e      	adds	r3, #30
 8000742:	4a0b      	ldr	r2, [pc, #44]	@ (8000770 <RF95_setOCP+0x60>)
 8000744:	fb82 1203 	smull	r1, r2, r2, r3
 8000748:	1092      	asrs	r2, r2, #2
 800074a:	17db      	asrs	r3, r3, #31
 800074c:	1ad3      	subs	r3, r2, r3
 800074e:	73fb      	strb	r3, [r7, #15]
  }

  RF95_WriteReg(REG_OCP, 0x20 | (0x1F & ocpTrim));
 8000750:	7bfb      	ldrb	r3, [r7, #15]
 8000752:	f003 031f 	and.w	r3, r3, #31
 8000756:	b2db      	uxtb	r3, r3
 8000758:	f043 0320 	orr.w	r3, r3, #32
 800075c:	b2db      	uxtb	r3, r3
 800075e:	4619      	mov	r1, r3
 8000760:	200b      	movs	r0, #11
 8000762:	f7ff ff9b 	bl	800069c <RF95_WriteReg>
}
 8000766:	bf00      	nop
 8000768:	3710      	adds	r7, #16
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	66666667 	.word	0x66666667

08000774 <RF95_set_freq>:

void RF95_set_freq(unsigned int frequency) {
 8000774:	b5b0      	push	{r4, r5, r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  // Convert frequency to register value
  uint64_t frf = ((uint64_t)frequency << 19) / 32000000; // 32 MHz reference frequency
 800077c:	6879      	ldr	r1, [r7, #4]
 800077e:	2000      	movs	r0, #0
 8000780:	460a      	mov	r2, r1
 8000782:	4603      	mov	r3, r0
 8000784:	0b55      	lsrs	r5, r2, #13
 8000786:	04d4      	lsls	r4, r2, #19
 8000788:	4a18      	ldr	r2, [pc, #96]	@ (80007ec <RF95_set_freq+0x78>)
 800078a:	f04f 0300 	mov.w	r3, #0
 800078e:	4620      	mov	r0, r4
 8000790:	4629      	mov	r1, r5
 8000792:	f7ff fd95 	bl	80002c0 <__aeabi_uldivmod>
 8000796:	4602      	mov	r2, r0
 8000798:	460b      	mov	r3, r1
 800079a:	e9c7 2302 	strd	r2, r3, [r7, #8]

  RF95_WriteReg(REG_FRF_MSB, (frf >> 16) & 0xFF);
 800079e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80007a2:	f04f 0200 	mov.w	r2, #0
 80007a6:	f04f 0300 	mov.w	r3, #0
 80007aa:	0c02      	lsrs	r2, r0, #16
 80007ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80007b0:	0c0b      	lsrs	r3, r1, #16
 80007b2:	b2d3      	uxtb	r3, r2
 80007b4:	4619      	mov	r1, r3
 80007b6:	2006      	movs	r0, #6
 80007b8:	f7ff ff70 	bl	800069c <RF95_WriteReg>
  RF95_WriteReg(REG_FRF_MID, (frf >> 8) & 0xFF);
 80007bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80007c0:	f04f 0200 	mov.w	r2, #0
 80007c4:	f04f 0300 	mov.w	r3, #0
 80007c8:	0a02      	lsrs	r2, r0, #8
 80007ca:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80007ce:	0a0b      	lsrs	r3, r1, #8
 80007d0:	b2d3      	uxtb	r3, r2
 80007d2:	4619      	mov	r1, r3
 80007d4:	2007      	movs	r0, #7
 80007d6:	f7ff ff61 	bl	800069c <RF95_WriteReg>
  RF95_WriteReg(REG_FRF_LSB, frf & 0xFF);
 80007da:	7a3b      	ldrb	r3, [r7, #8]
 80007dc:	4619      	mov	r1, r3
 80007de:	2008      	movs	r0, #8
 80007e0:	f7ff ff5c 	bl	800069c <RF95_WriteReg>
}
 80007e4:	bf00      	nop
 80007e6:	3710      	adds	r7, #16
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bdb0      	pop	{r4, r5, r7, pc}
 80007ec:	01e84800 	.word	0x01e84800

080007f0 <RF95_setBW>:

void RF95_setBW(int BW) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  uint8_t config = RF95_ReadReg(REG_MODEM_CONFIG_1);
 80007f8:	201d      	movs	r0, #29
 80007fa:	f7ff ff27 	bl	800064c <RF95_ReadReg>
 80007fe:	4603      	mov	r3, r0
 8000800:	73fb      	strb	r3, [r7, #15]

  switch (BW) {
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000808:	d01e      	beq.n	8000848 <RF95_setBW+0x58>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000810:	dc24      	bgt.n	800085c <RF95_setBW+0x6c>
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	2b7d      	cmp	r3, #125	@ 0x7d
 8000816:	d003      	beq.n	8000820 <RF95_setBW+0x30>
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2bfa      	cmp	r3, #250	@ 0xfa
 800081c:	d00a      	beq.n	8000834 <RF95_setBW+0x44>
 800081e:	e01d      	b.n	800085c <RF95_setBW+0x6c>
    case 125: // 125 kHz
      config = (config & 0x0F) | 0x70;
 8000820:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000824:	f003 030f 	and.w	r3, r3, #15
 8000828:	b25b      	sxtb	r3, r3
 800082a:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800082e:	b25b      	sxtb	r3, r3
 8000830:	73fb      	strb	r3, [r7, #15]
      break;
 8000832:	e013      	b.n	800085c <RF95_setBW+0x6c>
    case 250: // 250 kHz
      config = (config & 0x0F) | 0x80;
 8000834:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000838:	f003 030f 	and.w	r3, r3, #15
 800083c:	b25b      	sxtb	r3, r3
 800083e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000842:	b25b      	sxtb	r3, r3
 8000844:	73fb      	strb	r3, [r7, #15]
      break;
 8000846:	e009      	b.n	800085c <RF95_setBW+0x6c>
    case 500: // 500 kHz
      config = (config & 0x0F) | 0x90;
 8000848:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800084c:	f003 030f 	and.w	r3, r3, #15
 8000850:	b25b      	sxtb	r3, r3
 8000852:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8000856:	b25b      	sxtb	r3, r3
 8000858:	73fb      	strb	r3, [r7, #15]
      break;
 800085a:	bf00      	nop
  }

  RF95_WriteReg(REG_MODEM_CONFIG_1, config);
 800085c:	7bfb      	ldrb	r3, [r7, #15]
 800085e:	4619      	mov	r1, r3
 8000860:	201d      	movs	r0, #29
 8000862:	f7ff ff1b 	bl	800069c <RF95_WriteReg>
}
 8000866:	bf00      	nop
 8000868:	3710      	adds	r7, #16
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <RF95_setTxPower>:

void RF95_setTxPower(int power, int outputPin) {
 800086e:	b580      	push	{r7, lr}
 8000870:	b082      	sub	sp, #8
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
 8000876:	6039      	str	r1, [r7, #0]
  if (outputPin == PA_OUTPUT_RFO_PIN) {
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d115      	bne.n	80008aa <RF95_setTxPower+0x3c>
    if (power < 0) {
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2b00      	cmp	r3, #0
 8000882:	da02      	bge.n	800088a <RF95_setTxPower+0x1c>
      power = 0;
 8000884:	2300      	movs	r3, #0
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	e004      	b.n	8000894 <RF95_setTxPower+0x26>
    }
    else if (power > 14) {
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	2b0e      	cmp	r3, #14
 800088e:	dd01      	ble.n	8000894 <RF95_setTxPower+0x26>
      power = 14;
 8000890:	230e      	movs	r3, #14
 8000892:	607b      	str	r3, [r7, #4]
    }

    RF95_WriteReg(REG_PA_CONFIG, 0x70 | power);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	b25b      	sxtb	r3, r3
 8000898:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800089c:	b25b      	sxtb	r3, r3
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4619      	mov	r1, r3
 80008a2:	2009      	movs	r0, #9
 80008a4:	f7ff fefa 	bl	800069c <RF95_WriteReg>
      RF95_setOCP(100);
    }

    RF95_WriteReg(REG_PA_CONFIG, PA_BOOST | (power - 2));
  }
}
 80008a8:	e02b      	b.n	8000902 <RF95_setTxPower+0x94>
    if (power > 17) {
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	2b11      	cmp	r3, #17
 80008ae:	dd0f      	ble.n	80008d0 <RF95_setTxPower+0x62>
      if (power > 20) {
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2b14      	cmp	r3, #20
 80008b4:	dd01      	ble.n	80008ba <RF95_setTxPower+0x4c>
        power = 20;
 80008b6:	2314      	movs	r3, #20
 80008b8:	607b      	str	r3, [r7, #4]
      power -= 3;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	3b03      	subs	r3, #3
 80008be:	607b      	str	r3, [r7, #4]
      RF95_WriteReg(REG_PA_DAC, 0x87);
 80008c0:	2187      	movs	r1, #135	@ 0x87
 80008c2:	204d      	movs	r0, #77	@ 0x4d
 80008c4:	f7ff feea 	bl	800069c <RF95_WriteReg>
      RF95_setOCP(140);
 80008c8:	208c      	movs	r0, #140	@ 0x8c
 80008ca:	f7ff ff21 	bl	8000710 <RF95_setOCP>
 80008ce:	e00b      	b.n	80008e8 <RF95_setTxPower+0x7a>
      if (power < 2) {
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	dc01      	bgt.n	80008da <RF95_setTxPower+0x6c>
        power = 2;
 80008d6:	2302      	movs	r3, #2
 80008d8:	607b      	str	r3, [r7, #4]
      RF95_WriteReg(REG_PA_DAC, 0x84);
 80008da:	2184      	movs	r1, #132	@ 0x84
 80008dc:	204d      	movs	r0, #77	@ 0x4d
 80008de:	f7ff fedd 	bl	800069c <RF95_WriteReg>
      RF95_setOCP(100);
 80008e2:	2064      	movs	r0, #100	@ 0x64
 80008e4:	f7ff ff14 	bl	8000710 <RF95_setOCP>
    RF95_WriteReg(REG_PA_CONFIG, PA_BOOST | (power - 2));
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	3b02      	subs	r3, #2
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	b25b      	sxtb	r3, r3
 80008f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80008f6:	b25b      	sxtb	r3, r3
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	4619      	mov	r1, r3
 80008fc:	2009      	movs	r0, #9
 80008fe:	f7ff fecd 	bl	800069c <RF95_WriteReg>
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <RF95_reset>:

void RF95_reset(void) {
 800090a:	b580      	push	{r7, lr}
 800090c:	af00      	add	r7, sp, #0
  LORA_RESET_LOW();
 800090e:	f7ff fe85 	bl	800061c <LORA_RESET_LOW>
  HAL_Delay(10); // Hold reset for 10 ms
 8000912:	200a      	movs	r0, #10
 8000914:	f000 fdc0 	bl	8001498 <HAL_Delay>
  LORA_RESET_HIGH();
 8000918:	f7ff fe8c 	bl	8000634 <LORA_RESET_HIGH>
  HAL_Delay(10); // Allow time for the radio to reset
 800091c:	200a      	movs	r0, #10
 800091e:	f000 fdbb 	bl	8001498 <HAL_Delay>
}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}
	...

08000928 <RF95_Init>:

int RF95_Init(unsigned int frequency, unsigned int BW, int power) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
  RF95_reset();
 8000934:	f7ff ffe9 	bl	800090a <RF95_reset>

  // set SPI speed
  LORA_SPI_HANDLE.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; // Adjust as needed
 8000938:	4b1f      	ldr	r3, [pc, #124]	@ (80009b8 <RF95_Init+0x90>)
 800093a:	2220      	movs	r2, #32
 800093c:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800093e:	481e      	ldr	r0, [pc, #120]	@ (80009b8 <RF95_Init+0x90>)
 8000940:	f003 fb84 	bl	800404c <HAL_SPI_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <RF95_Init+0x26>
    Error_Handler();
 800094a:	f000 fb6b 	bl	8001024 <Error_Handler>
  }

  uint8_t version = RF95_ReadReg(REG_VERSION);
 800094e:	2042      	movs	r0, #66	@ 0x42
 8000950:	f7ff fe7c 	bl	800064c <RF95_ReadReg>
 8000954:	4603      	mov	r3, r0
 8000956:	75fb      	strb	r3, [r7, #23]

  if (version != 0x12) {
 8000958:	7dfb      	ldrb	r3, [r7, #23]
 800095a:	2b12      	cmp	r3, #18
 800095c:	d001      	beq.n	8000962 <RF95_Init+0x3a>
    return 0;
 800095e:	2300      	movs	r3, #0
 8000960:	e026      	b.n	80009b0 <RF95_Init+0x88>
  }

  RF95_sleep();
 8000962:	f7ff fec1 	bl	80006e8 <RF95_sleep>
  RF95_set_freq(frequency);
 8000966:	68f8      	ldr	r0, [r7, #12]
 8000968:	f7ff ff04 	bl	8000774 <RF95_set_freq>

  // set base addresses
  RF95_WriteReg(REG_FIFO_TX_BASE_ADDR, 0);
 800096c:	2100      	movs	r1, #0
 800096e:	200e      	movs	r0, #14
 8000970:	f7ff fe94 	bl	800069c <RF95_WriteReg>
  RF95_WriteReg(REG_FIFO_RX_BASE_ADDR, 0);
 8000974:	2100      	movs	r1, #0
 8000976:	200f      	movs	r0, #15
 8000978:	f7ff fe90 	bl	800069c <RF95_WriteReg>

  // set LNA boost
  RF95_WriteReg(REG_LNA, RF95_ReadReg(REG_LNA) | 0x03);
 800097c:	200c      	movs	r0, #12
 800097e:	f7ff fe65 	bl	800064c <RF95_ReadReg>
 8000982:	4603      	mov	r3, r0
 8000984:	f043 0303 	orr.w	r3, r3, #3
 8000988:	b2db      	uxtb	r3, r3
 800098a:	4619      	mov	r1, r3
 800098c:	200c      	movs	r0, #12
 800098e:	f7ff fe85 	bl	800069c <RF95_WriteReg>

  // set auto AGC
  RF95_WriteReg(REG_MODEM_CONFIG_3, 0x04);
 8000992:	2104      	movs	r1, #4
 8000994:	2026      	movs	r0, #38	@ 0x26
 8000996:	f7ff fe81 	bl	800069c <RF95_WriteReg>

  // set bandwidth to 500kHz
  RF95_setBW(BW);
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff ff27 	bl	80007f0 <RF95_setBW>

  // set output power to 17 dBm
  RF95_setTxPower(power, PA_OUTPUT_PA_BOOST_PIN);
 80009a2:	2101      	movs	r1, #1
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff62 	bl	800086e <RF95_setTxPower>

  // put in standby mode
  RF95_idle();
 80009aa:	f7ff fea8 	bl	80006fe <RF95_idle>

  return 1;
 80009ae:	2301      	movs	r3, #1
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	3718      	adds	r7, #24
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	200001a8 	.word	0x200001a8

080009bc <RF95_SetTxDoneFlag>:

void RF95_SetTxDoneFlag(void) {
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  RF95_TX_DONE_FLAG = true;
 80009c0:	4b03      	ldr	r3, [pc, #12]	@ (80009d0 <RF95_SetTxDoneFlag+0x14>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	701a      	strb	r2, [r3, #0]
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr
 80009d0:	200001a4 	.word	0x200001a4

080009d4 <RF95_SetRxDoneFlag>:

void RF95_SetRxDoneFlag(void) {
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  RF95_RX_DONE_FLAG = true;
 80009d8:	4b03      	ldr	r3, [pc, #12]	@ (80009e8 <RF95_SetRxDoneFlag+0x14>)
 80009da:	2201      	movs	r2, #1
 80009dc:	701a      	strb	r2, [r3, #0]
}
 80009de:	bf00      	nop
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	200001a5 	.word	0x200001a5

080009ec <RF95_SetCadDoneFlag>:

void RF95_SetCadDoneFlag(void) {
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  RF95_CAD_DONE_FLAG = true;
 80009f0:	4b03      	ldr	r3, [pc, #12]	@ (8000a00 <RF95_SetCadDoneFlag+0x14>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	701a      	strb	r2, [r3, #0]
}
 80009f6:	bf00      	nop
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr
 8000a00:	200001a6 	.word	0x200001a6

08000a04 <RF95_isTransmitting>:

bool RF95_isTransmitting(void) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  if ((RF95_ReadReg(REG_OP_MODE) & MODE_TX) == MODE_TX) {
 8000a08:	2001      	movs	r0, #1
 8000a0a:	f7ff fe1f 	bl	800064c <RF95_ReadReg>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	f003 0303 	and.w	r3, r3, #3
 8000a14:	2b03      	cmp	r3, #3
 8000a16:	d101      	bne.n	8000a1c <RF95_isTransmitting+0x18>
    return true;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	e00c      	b.n	8000a36 <RF95_isTransmitting+0x32>
  }

  if (RF95_ReadReg(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) {
 8000a1c:	2012      	movs	r0, #18
 8000a1e:	f7ff fe15 	bl	800064c <RF95_ReadReg>
 8000a22:	4603      	mov	r3, r0
 8000a24:	f003 0308 	and.w	r3, r3, #8
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d003      	beq.n	8000a34 <RF95_isTransmitting+0x30>
    RF95_WriteReg(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8000a2c:	2108      	movs	r1, #8
 8000a2e:	2012      	movs	r0, #18
 8000a30:	f7ff fe34 	bl	800069c <RF95_WriteReg>
  }

  return false;
 8000a34:	2300      	movs	r3, #0
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <RF95_implicitHeaderMode>:

void RF95_implicitHeaderMode(void) {
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	af00      	add	r7, sp, #0
  RF95_WriteReg(REG_MODEM_CONFIG_1, RF95_ReadReg(REG_MODEM_CONFIG_1) | 0x01);
 8000a3e:	201d      	movs	r0, #29
 8000a40:	f7ff fe04 	bl	800064c <RF95_ReadReg>
 8000a44:	4603      	mov	r3, r0
 8000a46:	f043 0301 	orr.w	r3, r3, #1
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	201d      	movs	r0, #29
 8000a50:	f7ff fe24 	bl	800069c <RF95_WriteReg>
}
 8000a54:	bf00      	nop
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <RF95_explicitHeaderMode>:

void RF95_explicitHeaderMode(void) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  RF95_WriteReg(REG_MODEM_CONFIG_1, RF95_ReadReg(REG_MODEM_CONFIG_1) & 0xfe);
 8000a5c:	201d      	movs	r0, #29
 8000a5e:	f7ff fdf5 	bl	800064c <RF95_ReadReg>
 8000a62:	4603      	mov	r3, r0
 8000a64:	f023 0301 	bic.w	r3, r3, #1
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	201d      	movs	r0, #29
 8000a6e:	f7ff fe15 	bl	800069c <RF95_WriteReg>
}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <RF95_beginPacket>:

int RF95_beginPacket(int implicitHeader, uint8_t *data2send, int size) {
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b086      	sub	sp, #24
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	60f8      	str	r0, [r7, #12]
 8000a7e:	60b9      	str	r1, [r7, #8]
 8000a80:	607a      	str	r2, [r7, #4]
  if (RF95_isTransmitting()) {
 8000a82:	f7ff ffbf 	bl	8000a04 <RF95_isTransmitting>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <RF95_beginPacket+0x1a>
    return 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	e02a      	b.n	8000ae6 <RF95_beginPacket+0x70>
  }

  // put in standby mode
  RF95_idle();
 8000a90:	f7ff fe35 	bl	80006fe <RF95_idle>

  if (implicitHeader) {
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d002      	beq.n	8000aa0 <RF95_beginPacket+0x2a>
    RF95_implicitHeaderMode();
 8000a9a:	f7ff ffce 	bl	8000a3a <RF95_implicitHeaderMode>
 8000a9e:	e001      	b.n	8000aa4 <RF95_beginPacket+0x2e>
  }
  else {
    RF95_explicitHeaderMode();
 8000aa0:	f7ff ffda 	bl	8000a58 <RF95_explicitHeaderMode>
  }

  RF95_WriteReg(REG_FIFO_ADDR_PTR, RF95_ReadReg(REG_FIFO_TX_BASE_ADDR));
 8000aa4:	200e      	movs	r0, #14
 8000aa6:	f7ff fdd1 	bl	800064c <RF95_ReadReg>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	4619      	mov	r1, r3
 8000aae:	200d      	movs	r0, #13
 8000ab0:	f7ff fdf4 	bl	800069c <RF95_WriteReg>

  // Write payload data to FIFO
  for (int i = 0; i < size; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	e00a      	b.n	8000ad0 <RF95_beginPacket+0x5a>
    RF95_WriteReg(REG_FIFO, data2send[i]);
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	68ba      	ldr	r2, [r7, #8]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	2000      	movs	r0, #0
 8000ac6:	f7ff fde9 	bl	800069c <RF95_WriteReg>
  for (int i = 0; i < size; i++) {
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	3301      	adds	r3, #1
 8000ace:	617b      	str	r3, [r7, #20]
 8000ad0:	697a      	ldr	r2, [r7, #20]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	dbf0      	blt.n	8000aba <RF95_beginPacket+0x44>
  }

  RF95_WriteReg(REG_PAYLOAD_LENGTH, size);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	4619      	mov	r1, r3
 8000ade:	2022      	movs	r0, #34	@ 0x22
 8000ae0:	f7ff fddc 	bl	800069c <RF95_WriteReg>

  return 1;
 8000ae4:	2301      	movs	r3, #1
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <RF95_sendPacket>:

int RF95_sendPacket(bool async) {
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b082      	sub	sp, #8
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	4603      	mov	r3, r0
 8000af6:	71fb      	strb	r3, [r7, #7]
  if (async) {
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d003      	beq.n	8000b06 <RF95_sendPacket+0x18>
    RF95_WriteReg(REG_DIO_MAPPING_1, 0x40); // DIO0 => TXDONE
 8000afe:	2140      	movs	r1, #64	@ 0x40
 8000b00:	2040      	movs	r0, #64	@ 0x40
 8000b02:	f7ff fdcb 	bl	800069c <RF95_WriteReg>
  }

  // put in TX mode
  RF95_WriteReg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8000b06:	2183      	movs	r1, #131	@ 0x83
 8000b08:	2001      	movs	r0, #1
 8000b0a:	f7ff fdc7 	bl	800069c <RF95_WriteReg>

  if (!async) {
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	f083 0301 	eor.w	r3, r3, #1
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d00c      	beq.n	8000b34 <RF95_sendPacket+0x46>
    while ((RF95_ReadReg(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0) {;}
 8000b1a:	bf00      	nop
 8000b1c:	2012      	movs	r0, #18
 8000b1e:	f7ff fd95 	bl	800064c <RF95_ReadReg>
 8000b22:	4603      	mov	r3, r0
 8000b24:	f003 0308 	and.w	r3, r3, #8
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d0f7      	beq.n	8000b1c <RF95_sendPacket+0x2e>
    RF95_WriteReg(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8000b2c:	2108      	movs	r1, #8
 8000b2e:	2012      	movs	r0, #18
 8000b30:	f7ff fdb4 	bl	800069c <RF95_WriteReg>
  }

  return 1;
 8000b34:	2301      	movs	r3, #1
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <RF95_setreceiver>:

void RF95_setreceiver(int size) {
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	b082      	sub	sp, #8
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
  RF95_WriteReg(REG_DIO_MAPPING_1, 0x00); // DIO0 => RXDONE
 8000b46:	2100      	movs	r1, #0
 8000b48:	2040      	movs	r0, #64	@ 0x40
 8000b4a:	f7ff fda7 	bl	800069c <RF95_WriteReg>

  if (size > 0) {
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	dd08      	ble.n	8000b66 <RF95_setreceiver+0x28>
    RF95_implicitHeaderMode();
 8000b54:	f7ff ff71 	bl	8000a3a <RF95_implicitHeaderMode>

    RF95_WriteReg(REG_PAYLOAD_LENGTH, size & 0xff);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	2022      	movs	r0, #34	@ 0x22
 8000b60:	f7ff fd9c 	bl	800069c <RF95_WriteReg>
 8000b64:	e001      	b.n	8000b6a <RF95_setreceiver+0x2c>
  } else {
    RF95_explicitHeaderMode();
 8000b66:	f7ff ff77 	bl	8000a58 <RF95_explicitHeaderMode>
  }

  RF95_WriteReg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8000b6a:	2185      	movs	r1, #133	@ 0x85
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f7ff fd95 	bl	800069c <RF95_WriteReg>
}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b084      	sub	sp, #16
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	4603      	mov	r3, r0
 8000b82:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == LORA_IRQ_Pin) {
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	2b10      	cmp	r3, #16
 8000b88:	d11e      	bne.n	8000bc8 <HAL_GPIO_EXTI_Callback+0x4e>
    uint8_t irqFlags = RF95_ReadReg(REG_IRQ_FLAGS);
 8000b8a:	2012      	movs	r0, #18
 8000b8c:	f7ff fd5e 	bl	800064c <RF95_ReadReg>
 8000b90:	4603      	mov	r3, r0
 8000b92:	73fb      	strb	r3, [r7, #15]

    if (irqFlags & IRQ_TX_DONE_MASK) {
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	f003 0308 	and.w	r3, r3, #8
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <HAL_GPIO_EXTI_Callback+0x28>
      RF95_SetTxDoneFlag();
 8000b9e:	f7ff ff0d 	bl	80009bc <RF95_SetTxDoneFlag>
    }
    if (irqFlags & IRQ_RX_DONE_MASK) {
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
 8000ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <HAL_GPIO_EXTI_Callback+0x36>
      RF95_SetRxDoneFlag();
 8000bac:	f7ff ff12 	bl	80009d4 <RF95_SetRxDoneFlag>
    }
    if (irqFlags & IRQ_CAD_DONE_MASK) {
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <HAL_GPIO_EXTI_Callback+0x44>
      RF95_SetCadDoneFlag();
 8000bba:	f7ff ff17 	bl	80009ec <RF95_SetCadDoneFlag>
    }

    // Clear all IRQ flags
    RF95_WriteReg(REG_IRQ_FLAGS, irqFlags);
 8000bbe:	7bfb      	ldrb	r3, [r7, #15]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	2012      	movs	r0, #18
 8000bc4:	f7ff fd6a 	bl	800069c <RF95_WriteReg>
  }
}
 8000bc8:	bf00      	nop
 8000bca:	3710      	adds	r7, #16
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bd6:	f000 fc02 	bl	80013de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bda:	f000 f895 	bl	8000d08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bde:	f000 f97d 	bl	8000edc <MX_GPIO_Init>
  MX_SPI1_Init();
 8000be2:	f000 f8ff 	bl	8000de4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000be6:	f000 f93b 	bl	8000e60 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000bea:	f005 fd35 	bl	8006658 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000bee:	f007 fe13 	bl	8008818 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  // Initialize LoRa module
  if (!RF95_Init(915000000, 500, 17)) {
 8000bf2:	2211      	movs	r2, #17
 8000bf4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000bf8:	4839      	ldr	r0, [pc, #228]	@ (8000ce0 <main+0x110>)
 8000bfa:	f7ff fe95 	bl	8000928 <RF95_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d101      	bne.n	8000c08 <main+0x38>
    while (1); // Stay here if initialization fails
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <main+0x34>
  }

  if (node_role == ROLE_RX) {
 8000c08:	4b36      	ldr	r3, [pc, #216]	@ (8000ce4 <main+0x114>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b02      	cmp	r3, #2
 8000c0e:	d102      	bne.n	8000c16 <main+0x46>
    RF95_setreceiver(0); // Set to receive mode with no implicit header
 8000c10:	2000      	movs	r0, #0
 8000c12:	f7ff ff94 	bl	8000b3e <RF95_setreceiver>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */
    if (node_role == ROLE_TX) {
 8000c16:	4b33      	ldr	r3, [pc, #204]	@ (8000ce4 <main+0x114>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d121      	bne.n	8000c62 <main+0x92>
      RF95_beginPacket(0, data2send, sizeof(data2send));
 8000c1e:	220a      	movs	r2, #10
 8000c20:	4931      	ldr	r1, [pc, #196]	@ (8000ce8 <main+0x118>)
 8000c22:	2000      	movs	r0, #0
 8000c24:	f7ff ff27 	bl	8000a76 <RF95_beginPacket>
      RF95_sendPacket(true);
 8000c28:	2001      	movs	r0, #1
 8000c2a:	f7ff ff60 	bl	8000aee <RF95_sendPacket>
      HAL_Delay(990); // Wait for a second before sending the next packet
 8000c2e:	f240 30de 	movw	r0, #990	@ 0x3de
 8000c32:	f000 fc31 	bl	8001498 <HAL_Delay>

      if (RF95_TX_DONE_FLAG) {
 8000c36:	4b2d      	ldr	r3, [pc, #180]	@ (8000cec <main+0x11c>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0ea      	beq.n	8000c16 <main+0x46>
        RF95_TX_DONE_FLAG = false; // Reset the TX done flag
 8000c40:	4b2a      	ldr	r3, [pc, #168]	@ (8000cec <main+0x11c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET); // Toggle LED to indicate TX done
 8000c46:	2201      	movs	r2, #1
 8000c48:	2101      	movs	r1, #1
 8000c4a:	4829      	ldr	r0, [pc, #164]	@ (8000cf0 <main+0x120>)
 8000c4c:	f000 fef6 	bl	8001a3c <HAL_GPIO_WritePin>
        HAL_Delay(10); // Short delay to indicate TX done
 8000c50:	200a      	movs	r0, #10
 8000c52:	f000 fc21 	bl	8001498 <HAL_Delay>
        HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET); // Reset LED
 8000c56:	2200      	movs	r2, #0
 8000c58:	2101      	movs	r1, #1
 8000c5a:	4825      	ldr	r0, [pc, #148]	@ (8000cf0 <main+0x120>)
 8000c5c:	f000 feee 	bl	8001a3c <HAL_GPIO_WritePin>
 8000c60:	e7d9      	b.n	8000c16 <main+0x46>
      }
    } else if (node_role == ROLE_RX) {
 8000c62:	4b20      	ldr	r3, [pc, #128]	@ (8000ce4 <main+0x114>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d1d5      	bne.n	8000c16 <main+0x46>
      // Handle RX logic here
      if (RF95_RX_DONE_FLAG) {
 8000c6a:	4b22      	ldr	r3, [pc, #136]	@ (8000cf4 <main+0x124>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d0d0      	beq.n	8000c16 <main+0x46>
        RF95_RX_DONE_FLAG = false; // Reset the RX done flag
 8000c74:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf4 <main+0x124>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	701a      	strb	r2, [r3, #0]

        RF95_WriteReg(REG_FIFO_ADDR_PTR, 0);
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	200d      	movs	r0, #13
 8000c7e:	f7ff fd0d 	bl	800069c <RF95_WriteReg>
        int size = RF95_ReadReg(REG_RX_NB_BYTES); // Read number of bytes received
 8000c82:	2013      	movs	r0, #19
 8000c84:	f7ff fce2 	bl	800064c <RF95_ReadReg>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	603b      	str	r3, [r7, #0]
        printf("Received packet size: %d\n", size);
 8000c8c:	6839      	ldr	r1, [r7, #0]
 8000c8e:	481a      	ldr	r0, [pc, #104]	@ (8000cf8 <main+0x128>)
 8000c90:	f008 fce4 	bl	800965c <iprintf>

        printf("Received packet: ");
 8000c94:	4819      	ldr	r0, [pc, #100]	@ (8000cfc <main+0x12c>)
 8000c96:	f008 fce1 	bl	800965c <iprintf>
        for (int i = 0; i < size; i++) {
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	607b      	str	r3, [r7, #4]
 8000c9e:	e00a      	b.n	8000cb6 <main+0xe6>
          printf("%02X ", RF95_ReadReg(REG_FIFO)); // Read from FIFO and print
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f7ff fcd3 	bl	800064c <RF95_ReadReg>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4815      	ldr	r0, [pc, #84]	@ (8000d00 <main+0x130>)
 8000cac:	f008 fcd6 	bl	800965c <iprintf>
        for (int i = 0; i < size; i++) {
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	607b      	str	r3, [r7, #4]
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	dbf0      	blt.n	8000ca0 <main+0xd0>
        }
        printf("\n");
 8000cbe:	200a      	movs	r0, #10
 8000cc0:	f008 fcde 	bl	8009680 <putchar>

        HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_SET); // Toggle LED to indicate RX done
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	2110      	movs	r1, #16
 8000cc8:	480e      	ldr	r0, [pc, #56]	@ (8000d04 <main+0x134>)
 8000cca:	f000 feb7 	bl	8001a3c <HAL_GPIO_WritePin>
        HAL_Delay(10); // Short delay to indicate RX done
 8000cce:	200a      	movs	r0, #10
 8000cd0:	f000 fbe2 	bl	8001498 <HAL_Delay>
        HAL_GPIO_WritePin(PIN_LED2_GPIO_Port, PIN_LED2_Pin, GPIO_PIN_RESET); // Reset LED
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2110      	movs	r1, #16
 8000cd8:	480a      	ldr	r0, [pc, #40]	@ (8000d04 <main+0x134>)
 8000cda:	f000 feaf 	bl	8001a3c <HAL_GPIO_WritePin>
    if (node_role == ROLE_TX) {
 8000cde:	e79a      	b.n	8000c16 <main+0x46>
 8000ce0:	3689cac0 	.word	0x3689cac0
 8000ce4:	2000000a 	.word	0x2000000a
 8000ce8:	20000000 	.word	0x20000000
 8000cec:	200001a4 	.word	0x200001a4
 8000cf0:	40020400 	.word	0x40020400
 8000cf4:	200001a5 	.word	0x200001a5
 8000cf8:	0800a268 	.word	0x0800a268
 8000cfc:	0800a284 	.word	0x0800a284
 8000d00:	0800a298 	.word	0x0800a298
 8000d04:	40020800 	.word	0x40020800

08000d08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b094      	sub	sp, #80	@ 0x50
 8000d0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d0e:	f107 0320 	add.w	r3, r7, #32
 8000d12:	2230      	movs	r2, #48	@ 0x30
 8000d14:	2100      	movs	r1, #0
 8000d16:	4618      	mov	r0, r3
 8000d18:	f008 fcba 	bl	8009690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d1c:	f107 030c 	add.w	r3, r7, #12
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	605a      	str	r2, [r3, #4]
 8000d26:	609a      	str	r2, [r3, #8]
 8000d28:	60da      	str	r2, [r3, #12]
 8000d2a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000d2c:	f002 f944 	bl	8002fb8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d30:	4b2a      	ldr	r3, [pc, #168]	@ (8000ddc <SystemClock_Config+0xd4>)
 8000d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d34:	4a29      	ldr	r2, [pc, #164]	@ (8000ddc <SystemClock_Config+0xd4>)
 8000d36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d3c:	4b27      	ldr	r3, [pc, #156]	@ (8000ddc <SystemClock_Config+0xd4>)
 8000d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d48:	4b25      	ldr	r3, [pc, #148]	@ (8000de0 <SystemClock_Config+0xd8>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a24      	ldr	r2, [pc, #144]	@ (8000de0 <SystemClock_Config+0xd8>)
 8000d4e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	4b22      	ldr	r3, [pc, #136]	@ (8000de0 <SystemClock_Config+0xd8>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d5c:	607b      	str	r3, [r7, #4]
 8000d5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d60:	2301      	movs	r3, #1
 8000d62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d6e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d74:	2308      	movs	r3, #8
 8000d76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000d78:	2360      	movs	r3, #96	@ 0x60
 8000d7a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d80:	2304      	movs	r3, #4
 8000d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d84:	f107 0320 	add.w	r3, r7, #32
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f002 f975 	bl	8003078 <HAL_RCC_OscConfig>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000d94:	f000 f946 	bl	8001024 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000d98:	f002 f91e 	bl	8002fd8 <HAL_PWREx_EnableOverDrive>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000da2:	f000 f93f 	bl	8001024 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000da6:	230f      	movs	r3, #15
 8000da8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000daa:	2302      	movs	r3, #2
 8000dac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dae:	2300      	movs	r3, #0
 8000db0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000db2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000db6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000db8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dbc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000dbe:	f107 030c 	add.w	r3, r7, #12
 8000dc2:	2103      	movs	r1, #3
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f002 fbfb 	bl	80035c0 <HAL_RCC_ClockConfig>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000dd0:	f000 f928 	bl	8001024 <Error_Handler>
  }
}
 8000dd4:	bf00      	nop
 8000dd6:	3750      	adds	r7, #80	@ 0x50
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40023800 	.word	0x40023800
 8000de0:	40007000 	.word	0x40007000

08000de4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000de8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000dea:	4a1c      	ldr	r2, [pc, #112]	@ (8000e5c <MX_SPI1_Init+0x78>)
 8000dec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000dee:	4b1a      	ldr	r3, [pc, #104]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000df0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000df4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000df6:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000dfc:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000dfe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e02:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e04:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e0a:	4b13      	ldr	r3, [pc, #76]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e10:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e16:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000e18:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e1a:	2220      	movs	r2, #32
 8000e1c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e24:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e30:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e32:	2207      	movs	r2, #7
 8000e34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e36:	4b08      	ldr	r3, [pc, #32]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e3e:	2208      	movs	r2, #8
 8000e40:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e42:	4805      	ldr	r0, [pc, #20]	@ (8000e58 <MX_SPI1_Init+0x74>)
 8000e44:	f003 f902 	bl	800404c <HAL_SPI_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000e4e:	f000 f8e9 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200001a8 	.word	0x200001a8
 8000e5c:	40013000 	.word	0x40013000

08000e60 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e64:	4b1b      	ldr	r3, [pc, #108]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e66:	4a1c      	ldr	r2, [pc, #112]	@ (8000ed8 <MX_SPI2_Init+0x78>)
 8000e68:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e6c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e70:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e72:	4b18      	ldr	r3, [pc, #96]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e78:	4b16      	ldr	r3, [pc, #88]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e7a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e7e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e80:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e86:	4b13      	ldr	r3, [pc, #76]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e92:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000e94:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e96:	2238      	movs	r2, #56	@ 0x38
 8000e98:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000eac:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000eae:	2207      	movs	r2, #7
 8000eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000eb2:	4b08      	ldr	r3, [pc, #32]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000eb8:	4b06      	ldr	r3, [pc, #24]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000eba:	2208      	movs	r2, #8
 8000ebc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ebe:	4805      	ldr	r0, [pc, #20]	@ (8000ed4 <MX_SPI2_Init+0x74>)
 8000ec0:	f003 f8c4 	bl	800404c <HAL_SPI_Init>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000eca:	f000 f8ab 	bl	8001024 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	2000020c 	.word	0x2000020c
 8000ed8:	40003800 	.word	0x40003800

08000edc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08a      	sub	sp, #40	@ 0x28
 8000ee0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]
 8000eee:	60da      	str	r2, [r3, #12]
 8000ef0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef2:	4b48      	ldr	r3, [pc, #288]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	4a47      	ldr	r2, [pc, #284]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000ef8:	f043 0304 	orr.w	r3, r3, #4
 8000efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efe:	4b45      	ldr	r3, [pc, #276]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	f003 0304 	and.w	r3, r3, #4
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f0a:	4b42      	ldr	r3, [pc, #264]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	4a41      	ldr	r2, [pc, #260]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f16:	4b3f      	ldr	r3, [pc, #252]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f22:	4b3c      	ldr	r3, [pc, #240]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	4a3b      	ldr	r2, [pc, #236]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2e:	4b39      	ldr	r3, [pc, #228]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	60bb      	str	r3, [r7, #8]
 8000f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f3a:	4b36      	ldr	r3, [pc, #216]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	4a35      	ldr	r2, [pc, #212]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f40:	f043 0302 	orr.w	r3, r3, #2
 8000f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f46:	4b33      	ldr	r3, [pc, #204]	@ (8001014 <MX_GPIO_Init+0x138>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2158      	movs	r1, #88	@ 0x58
 8000f56:	4830      	ldr	r0, [pc, #192]	@ (8001018 <MX_GPIO_Init+0x13c>)
 8000f58:	f000 fd70 	bl	8001a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	2101      	movs	r1, #1
 8000f60:	482e      	ldr	r0, [pc, #184]	@ (800101c <MX_GPIO_Init+0x140>)
 8000f62:	f000 fd6b 	bl	8001a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2101      	movs	r1, #1
 8000f6a:	482d      	ldr	r0, [pc, #180]	@ (8001020 <MX_GPIO_Init+0x144>)
 8000f6c:	f000 fd66 	bl	8001a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin|SD_CS_Pin;
 8000f70:	2348      	movs	r3, #72	@ 0x48
 8000f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	4619      	mov	r1, r3
 8000f86:	4824      	ldr	r0, [pc, #144]	@ (8001018 <MX_GPIO_Init+0x13c>)
 8000f88:	f000 fbbc 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_CS_GPIO_Port, &GPIO_InitStruct);
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	481e      	ldr	r0, [pc, #120]	@ (800101c <MX_GPIO_Init+0x140>)
 8000fa4:	f000 fbae 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000fa8:	2310      	movs	r3, #16
 8000faa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000fb6:	f107 0314 	add.w	r3, r7, #20
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4817      	ldr	r0, [pc, #92]	@ (800101c <MX_GPIO_Init+0x140>)
 8000fbe:	f000 fba1 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000fc2:	2310      	movs	r3, #16
 8000fc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	480f      	ldr	r0, [pc, #60]	@ (8001018 <MX_GPIO_Init+0x13c>)
 8000fda:	f000 fb93 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fea:	2300      	movs	r3, #0
 8000fec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	480a      	ldr	r0, [pc, #40]	@ (8001020 <MX_GPIO_Init+0x144>)
 8000ff6:	f000 fb85 	bl	8001704 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	200a      	movs	r0, #10
 8001000:	f000 fb49 	bl	8001696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001004:	200a      	movs	r0, #10
 8001006:	f000 fb62 	bl	80016ce <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800100a:	bf00      	nop
 800100c:	3728      	adds	r7, #40	@ 0x28
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40023800 	.word	0x40023800
 8001018:	40020800 	.word	0x40020800
 800101c:	40020000 	.word	0x40020000
 8001020:	40020400 	.word	0x40020400

08001024 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001028:	b672      	cpsid	i
}
 800102a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <Error_Handler+0x8>

08001030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001036:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <HAL_MspInit+0x44>)
 8001038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103a:	4a0e      	ldr	r2, [pc, #56]	@ (8001074 <HAL_MspInit+0x44>)
 800103c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001040:	6413      	str	r3, [r2, #64]	@ 0x40
 8001042:	4b0c      	ldr	r3, [pc, #48]	@ (8001074 <HAL_MspInit+0x44>)
 8001044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800104a:	607b      	str	r3, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104e:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <HAL_MspInit+0x44>)
 8001050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001052:	4a08      	ldr	r2, [pc, #32]	@ (8001074 <HAL_MspInit+0x44>)
 8001054:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001058:	6453      	str	r3, [r2, #68]	@ 0x44
 800105a:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <HAL_MspInit+0x44>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40023800 	.word	0x40023800

08001078 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08c      	sub	sp, #48	@ 0x30
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a3c      	ldr	r2, [pc, #240]	@ (8001188 <HAL_SPI_MspInit+0x110>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d128      	bne.n	80010ec <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800109a:	4b3c      	ldr	r3, [pc, #240]	@ (800118c <HAL_SPI_MspInit+0x114>)
 800109c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109e:	4a3b      	ldr	r2, [pc, #236]	@ (800118c <HAL_SPI_MspInit+0x114>)
 80010a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010a6:	4b39      	ldr	r3, [pc, #228]	@ (800118c <HAL_SPI_MspInit+0x114>)
 80010a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010ae:	61bb      	str	r3, [r7, #24]
 80010b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	4b36      	ldr	r3, [pc, #216]	@ (800118c <HAL_SPI_MspInit+0x114>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b6:	4a35      	ldr	r2, [pc, #212]	@ (800118c <HAL_SPI_MspInit+0x114>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010be:	4b33      	ldr	r3, [pc, #204]	@ (800118c <HAL_SPI_MspInit+0x114>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	617b      	str	r3, [r7, #20]
 80010c8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80010ca:	23e0      	movs	r3, #224	@ 0xe0
 80010cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ce:	2302      	movs	r3, #2
 80010d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	2300      	movs	r3, #0
 80010d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d6:	2303      	movs	r3, #3
 80010d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010da:	2305      	movs	r3, #5
 80010dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010de:	f107 031c 	add.w	r3, r7, #28
 80010e2:	4619      	mov	r1, r3
 80010e4:	482a      	ldr	r0, [pc, #168]	@ (8001190 <HAL_SPI_MspInit+0x118>)
 80010e6:	f000 fb0d 	bl	8001704 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80010ea:	e049      	b.n	8001180 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a28      	ldr	r2, [pc, #160]	@ (8001194 <HAL_SPI_MspInit+0x11c>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d144      	bne.n	8001180 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010f6:	4b25      	ldr	r3, [pc, #148]	@ (800118c <HAL_SPI_MspInit+0x114>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fa:	4a24      	ldr	r2, [pc, #144]	@ (800118c <HAL_SPI_MspInit+0x114>)
 80010fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001100:	6413      	str	r3, [r2, #64]	@ 0x40
 8001102:	4b22      	ldr	r3, [pc, #136]	@ (800118c <HAL_SPI_MspInit+0x114>)
 8001104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001106:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800110e:	4b1f      	ldr	r3, [pc, #124]	@ (800118c <HAL_SPI_MspInit+0x114>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a1e      	ldr	r2, [pc, #120]	@ (800118c <HAL_SPI_MspInit+0x114>)
 8001114:	f043 0304 	orr.w	r3, r3, #4
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <HAL_SPI_MspInit+0x114>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0304 	and.w	r3, r3, #4
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001126:	4b19      	ldr	r3, [pc, #100]	@ (800118c <HAL_SPI_MspInit+0x114>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112a:	4a18      	ldr	r2, [pc, #96]	@ (800118c <HAL_SPI_MspInit+0x114>)
 800112c:	f043 0302 	orr.w	r3, r3, #2
 8001130:	6313      	str	r3, [r2, #48]	@ 0x30
 8001132:	4b16      	ldr	r3, [pc, #88]	@ (800118c <HAL_SPI_MspInit+0x114>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800113e:	2306      	movs	r3, #6
 8001140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001142:	2302      	movs	r3, #2
 8001144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114a:	2303      	movs	r3, #3
 800114c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800114e:	2305      	movs	r3, #5
 8001150:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001152:	f107 031c 	add.w	r3, r7, #28
 8001156:	4619      	mov	r1, r3
 8001158:	480f      	ldr	r0, [pc, #60]	@ (8001198 <HAL_SPI_MspInit+0x120>)
 800115a:	f000 fad3 	bl	8001704 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800115e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001162:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001164:	2302      	movs	r3, #2
 8001166:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800116c:	2303      	movs	r3, #3
 800116e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001170:	2305      	movs	r3, #5
 8001172:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	4619      	mov	r1, r3
 800117a:	4808      	ldr	r0, [pc, #32]	@ (800119c <HAL_SPI_MspInit+0x124>)
 800117c:	f000 fac2 	bl	8001704 <HAL_GPIO_Init>
}
 8001180:	bf00      	nop
 8001182:	3730      	adds	r7, #48	@ 0x30
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40013000 	.word	0x40013000
 800118c:	40023800 	.word	0x40023800
 8001190:	40020000 	.word	0x40020000
 8001194:	40003800 	.word	0x40003800
 8001198:	40020800 	.word	0x40020800
 800119c:	40020400 	.word	0x40020400

080011a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <NMI_Handler+0x4>

080011a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <HardFault_Handler+0x4>

080011b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <MemManage_Handler+0x4>

080011b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <BusFault_Handler+0x4>

080011c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <UsageFault_Handler+0x4>

080011c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011f6:	f000 f92f 	bl	8001458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}

080011fe <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8001202:	2010      	movs	r0, #16
 8001204:	f000 fc34 	bl	8001a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}

0800120c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001210:	4802      	ldr	r0, [pc, #8]	@ (800121c <OTG_FS_IRQHandler+0x10>)
 8001212:	f000 fd7d 	bl	8001d10 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	2000176c 	.word	0x2000176c

08001220 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800122c:	2300      	movs	r3, #0
 800122e:	617b      	str	r3, [r7, #20]
 8001230:	e00a      	b.n	8001248 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001232:	f3af 8000 	nop.w
 8001236:	4601      	mov	r1, r0
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	1c5a      	adds	r2, r3, #1
 800123c:	60ba      	str	r2, [r7, #8]
 800123e:	b2ca      	uxtb	r2, r1
 8001240:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	3301      	adds	r3, #1
 8001246:	617b      	str	r3, [r7, #20]
 8001248:	697a      	ldr	r2, [r7, #20]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	429a      	cmp	r2, r3
 800124e:	dbf0      	blt.n	8001232 <_read+0x12>
  }

  return len;
 8001250:	687b      	ldr	r3, [r7, #4]
}
 8001252:	4618      	mov	r0, r3
 8001254:	3718      	adds	r7, #24
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b086      	sub	sp, #24
 800125e:	af00      	add	r7, sp, #0
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
 800126a:	e009      	b.n	8001280 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	1c5a      	adds	r2, r3, #1
 8001270:	60ba      	str	r2, [r7, #8]
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	4618      	mov	r0, r3
 8001276:	f007 fbc4 	bl	8008a02 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	3301      	adds	r3, #1
 800127e:	617b      	str	r3, [r7, #20]
 8001280:	697a      	ldr	r2, [r7, #20]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	429a      	cmp	r2, r3
 8001286:	dbf1      	blt.n	800126c <_write+0x12>
  }
  return len;
 8001288:	687b      	ldr	r3, [r7, #4]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3718      	adds	r7, #24
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <_close>:

int _close(int file)
{
 8001292:	b480      	push	{r7}
 8001294:	b083      	sub	sp, #12
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800129a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012ba:	605a      	str	r2, [r3, #4]
  return 0;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <_isatty>:

int _isatty(int file)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012d2:	2301      	movs	r3, #1
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr

080012e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001304:	4a14      	ldr	r2, [pc, #80]	@ (8001358 <_sbrk+0x5c>)
 8001306:	4b15      	ldr	r3, [pc, #84]	@ (800135c <_sbrk+0x60>)
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001310:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d102      	bne.n	800131e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001318:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <_sbrk+0x64>)
 800131a:	4a12      	ldr	r2, [pc, #72]	@ (8001364 <_sbrk+0x68>)
 800131c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800131e:	4b10      	ldr	r3, [pc, #64]	@ (8001360 <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	429a      	cmp	r2, r3
 800132a:	d207      	bcs.n	800133c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800132c:	f008 f9c8 	bl	80096c0 <__errno>
 8001330:	4603      	mov	r3, r0
 8001332:	220c      	movs	r2, #12
 8001334:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800133a:	e009      	b.n	8001350 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800133c:	4b08      	ldr	r3, [pc, #32]	@ (8001360 <_sbrk+0x64>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001342:	4b07      	ldr	r3, [pc, #28]	@ (8001360 <_sbrk+0x64>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4413      	add	r3, r2
 800134a:	4a05      	ldr	r2, [pc, #20]	@ (8001360 <_sbrk+0x64>)
 800134c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800134e:	68fb      	ldr	r3, [r7, #12]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20040000 	.word	0x20040000
 800135c:	00000400 	.word	0x00000400
 8001360:	20000270 	.word	0x20000270
 8001364:	20001d98 	.word	0x20001d98

08001368 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <SystemInit+0x20>)
 800136e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001372:	4a05      	ldr	r2, [pc, #20]	@ (8001388 <SystemInit+0x20>)
 8001374:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001378:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800138c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013c4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001390:	f7ff ffea 	bl	8001368 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001394:	480c      	ldr	r0, [pc, #48]	@ (80013c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001396:	490d      	ldr	r1, [pc, #52]	@ (80013cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001398:	4a0d      	ldr	r2, [pc, #52]	@ (80013d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800139c:	e002      	b.n	80013a4 <LoopCopyDataInit>

0800139e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800139e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013a2:	3304      	adds	r3, #4

080013a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013a8:	d3f9      	bcc.n	800139e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013aa:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013ac:	4c0a      	ldr	r4, [pc, #40]	@ (80013d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013b0:	e001      	b.n	80013b6 <LoopFillZerobss>

080013b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b4:	3204      	adds	r2, #4

080013b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013b8:	d3fb      	bcc.n	80013b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ba:	f008 f987 	bl	80096cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013be:	f7ff fc07 	bl	8000bd0 <main>
  bx  lr    
 80013c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013c4:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80013c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013cc:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 80013d0:	0800a33c 	.word	0x0800a33c
  ldr r2, =_sbss
 80013d4:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 80013d8:	20001d98 	.word	0x20001d98

080013dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013dc:	e7fe      	b.n	80013dc <ADC_IRQHandler>

080013de <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013e2:	2003      	movs	r0, #3
 80013e4:	f000 f94c 	bl	8001680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013e8:	200f      	movs	r0, #15
 80013ea:	f000 f805 	bl	80013f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013ee:	f7ff fe1f 	bl	8001030 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001400:	4b12      	ldr	r3, [pc, #72]	@ (800144c <HAL_InitTick+0x54>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <HAL_InitTick+0x58>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	4619      	mov	r1, r3
 800140a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800140e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001412:	fbb2 f3f3 	udiv	r3, r2, r3
 8001416:	4618      	mov	r0, r3
 8001418:	f000 f967 	bl	80016ea <HAL_SYSTICK_Config>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e00e      	b.n	8001444 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b0f      	cmp	r3, #15
 800142a:	d80a      	bhi.n	8001442 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800142c:	2200      	movs	r2, #0
 800142e:	6879      	ldr	r1, [r7, #4]
 8001430:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001434:	f000 f92f 	bl	8001696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001438:	4a06      	ldr	r2, [pc, #24]	@ (8001454 <HAL_InitTick+0x5c>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800143e:	2300      	movs	r3, #0
 8001440:	e000      	b.n	8001444 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
}
 8001444:	4618      	mov	r0, r3
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	2000000c 	.word	0x2000000c
 8001450:	20000014 	.word	0x20000014
 8001454:	20000010 	.word	0x20000010

08001458 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800145c:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <HAL_IncTick+0x20>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	4b06      	ldr	r3, [pc, #24]	@ (800147c <HAL_IncTick+0x24>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4413      	add	r3, r2
 8001468:	4a04      	ldr	r2, [pc, #16]	@ (800147c <HAL_IncTick+0x24>)
 800146a:	6013      	str	r3, [r2, #0]
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	20000014 	.word	0x20000014
 800147c:	20000274 	.word	0x20000274

08001480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return uwTick;
 8001484:	4b03      	ldr	r3, [pc, #12]	@ (8001494 <HAL_GetTick+0x14>)
 8001486:	681b      	ldr	r3, [r3, #0]
}
 8001488:	4618      	mov	r0, r3
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000274 	.word	0x20000274

08001498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014a0:	f7ff ffee 	bl	8001480 <HAL_GetTick>
 80014a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80014b0:	d005      	beq.n	80014be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014b2:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <HAL_Delay+0x44>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	461a      	mov	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	4413      	add	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014be:	bf00      	nop
 80014c0:	f7ff ffde 	bl	8001480 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d8f7      	bhi.n	80014c0 <HAL_Delay+0x28>
  {
  }
}
 80014d0:	bf00      	nop
 80014d2:	bf00      	nop
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000014 	.word	0x20000014

080014e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001520 <__NVIC_SetPriorityGrouping+0x40>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014fc:	4013      	ands	r3, r2
 80014fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001508:	4b06      	ldr	r3, [pc, #24]	@ (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 800150a:	4313      	orrs	r3, r2
 800150c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800150e:	4a04      	ldr	r2, [pc, #16]	@ (8001520 <__NVIC_SetPriorityGrouping+0x40>)
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	60d3      	str	r3, [r2, #12]
}
 8001514:	bf00      	nop
 8001516:	3714      	adds	r7, #20
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	e000ed00 	.word	0xe000ed00
 8001524:	05fa0000 	.word	0x05fa0000

08001528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800152c:	4b04      	ldr	r3, [pc, #16]	@ (8001540 <__NVIC_GetPriorityGrouping+0x18>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	0a1b      	lsrs	r3, r3, #8
 8001532:	f003 0307 	and.w	r3, r3, #7
}
 8001536:	4618      	mov	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	e000ed00 	.word	0xe000ed00

08001544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	db0b      	blt.n	800156e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	f003 021f 	and.w	r2, r3, #31
 800155c:	4907      	ldr	r1, [pc, #28]	@ (800157c <__NVIC_EnableIRQ+0x38>)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	095b      	lsrs	r3, r3, #5
 8001564:	2001      	movs	r0, #1
 8001566:	fa00 f202 	lsl.w	r2, r0, r2
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	e000e100 	.word	0xe000e100

08001580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	6039      	str	r1, [r7, #0]
 800158a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	2b00      	cmp	r3, #0
 8001592:	db0a      	blt.n	80015aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	b2da      	uxtb	r2, r3
 8001598:	490c      	ldr	r1, [pc, #48]	@ (80015cc <__NVIC_SetPriority+0x4c>)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	0112      	lsls	r2, r2, #4
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	440b      	add	r3, r1
 80015a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015a8:	e00a      	b.n	80015c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	4908      	ldr	r1, [pc, #32]	@ (80015d0 <__NVIC_SetPriority+0x50>)
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	f003 030f 	and.w	r3, r3, #15
 80015b6:	3b04      	subs	r3, #4
 80015b8:	0112      	lsls	r2, r2, #4
 80015ba:	b2d2      	uxtb	r2, r2
 80015bc:	440b      	add	r3, r1
 80015be:	761a      	strb	r2, [r3, #24]
}
 80015c0:	bf00      	nop
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	e000e100 	.word	0xe000e100
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b089      	sub	sp, #36	@ 0x24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	f1c3 0307 	rsb	r3, r3, #7
 80015ee:	2b04      	cmp	r3, #4
 80015f0:	bf28      	it	cs
 80015f2:	2304      	movcs	r3, #4
 80015f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	3304      	adds	r3, #4
 80015fa:	2b06      	cmp	r3, #6
 80015fc:	d902      	bls.n	8001604 <NVIC_EncodePriority+0x30>
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3b03      	subs	r3, #3
 8001602:	e000      	b.n	8001606 <NVIC_EncodePriority+0x32>
 8001604:	2300      	movs	r3, #0
 8001606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001608:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	43da      	mvns	r2, r3
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	401a      	ands	r2, r3
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800161c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	fa01 f303 	lsl.w	r3, r1, r3
 8001626:	43d9      	mvns	r1, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800162c:	4313      	orrs	r3, r2
         );
}
 800162e:	4618      	mov	r0, r3
 8001630:	3724      	adds	r7, #36	@ 0x24
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
	...

0800163c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3b01      	subs	r3, #1
 8001648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800164c:	d301      	bcc.n	8001652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800164e:	2301      	movs	r3, #1
 8001650:	e00f      	b.n	8001672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001652:	4a0a      	ldr	r2, [pc, #40]	@ (800167c <SysTick_Config+0x40>)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3b01      	subs	r3, #1
 8001658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800165a:	210f      	movs	r1, #15
 800165c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001660:	f7ff ff8e 	bl	8001580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001664:	4b05      	ldr	r3, [pc, #20]	@ (800167c <SysTick_Config+0x40>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800166a:	4b04      	ldr	r3, [pc, #16]	@ (800167c <SysTick_Config+0x40>)
 800166c:	2207      	movs	r2, #7
 800166e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	e000e010 	.word	0xe000e010

08001680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ff29 	bl	80014e0 <__NVIC_SetPriorityGrouping>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	4603      	mov	r3, r0
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
 80016a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016a8:	f7ff ff3e 	bl	8001528 <__NVIC_GetPriorityGrouping>
 80016ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	68b9      	ldr	r1, [r7, #8]
 80016b2:	6978      	ldr	r0, [r7, #20]
 80016b4:	f7ff ff8e 	bl	80015d4 <NVIC_EncodePriority>
 80016b8:	4602      	mov	r2, r0
 80016ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016be:	4611      	mov	r1, r2
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff5d 	bl	8001580 <__NVIC_SetPriority>
}
 80016c6:	bf00      	nop
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4603      	mov	r3, r0
 80016d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff31 	bl	8001544 <__NVIC_EnableIRQ>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff ffa2 	bl	800163c <SysTick_Config>
 80016f8:	4603      	mov	r3, r0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001704:	b480      	push	{r7}
 8001706:	b089      	sub	sp, #36	@ 0x24
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001712:	2300      	movs	r3, #0
 8001714:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800171a:	2300      	movs	r3, #0
 800171c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
 8001722:	e169      	b.n	80019f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001724:	2201      	movs	r2, #1
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	429a      	cmp	r2, r3
 800173e:	f040 8158 	bne.w	80019f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 0303 	and.w	r3, r3, #3
 800174a:	2b01      	cmp	r3, #1
 800174c:	d005      	beq.n	800175a <HAL_GPIO_Init+0x56>
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 0303 	and.w	r3, r3, #3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d130      	bne.n	80017bc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	2203      	movs	r2, #3
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43db      	mvns	r3, r3
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4013      	ands	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4313      	orrs	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001790:	2201      	movs	r2, #1
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	091b      	lsrs	r3, r3, #4
 80017a6:	f003 0201 	and.w	r2, r3, #1
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0303 	and.w	r3, r3, #3
 80017c4:	2b03      	cmp	r3, #3
 80017c6:	d017      	beq.n	80017f8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d123      	bne.n	800184c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	08da      	lsrs	r2, r3, #3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3208      	adds	r2, #8
 800180c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001810:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	220f      	movs	r2, #15
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	43db      	mvns	r3, r3
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	4013      	ands	r3, r2
 8001826:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	691a      	ldr	r2, [r3, #16]
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 0307 	and.w	r3, r3, #7
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	08da      	lsrs	r2, r3, #3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3208      	adds	r2, #8
 8001846:	69b9      	ldr	r1, [r7, #24]
 8001848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	2203      	movs	r2, #3
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	43db      	mvns	r3, r3
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	4013      	ands	r3, r2
 8001862:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0203 	and.w	r2, r3, #3
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001888:	2b00      	cmp	r3, #0
 800188a:	f000 80b2 	beq.w	80019f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188e:	4b60      	ldr	r3, [pc, #384]	@ (8001a10 <HAL_GPIO_Init+0x30c>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	4a5f      	ldr	r2, [pc, #380]	@ (8001a10 <HAL_GPIO_Init+0x30c>)
 8001894:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001898:	6453      	str	r3, [r2, #68]	@ 0x44
 800189a:	4b5d      	ldr	r3, [pc, #372]	@ (8001a10 <HAL_GPIO_Init+0x30c>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80018a6:	4a5b      	ldr	r2, [pc, #364]	@ (8001a14 <HAL_GPIO_Init+0x310>)
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	089b      	lsrs	r3, r3, #2
 80018ac:	3302      	adds	r3, #2
 80018ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	220f      	movs	r2, #15
 80018be:	fa02 f303 	lsl.w	r3, r2, r3
 80018c2:	43db      	mvns	r3, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4013      	ands	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a52      	ldr	r2, [pc, #328]	@ (8001a18 <HAL_GPIO_Init+0x314>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d02b      	beq.n	800192a <HAL_GPIO_Init+0x226>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a51      	ldr	r2, [pc, #324]	@ (8001a1c <HAL_GPIO_Init+0x318>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d025      	beq.n	8001926 <HAL_GPIO_Init+0x222>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a50      	ldr	r2, [pc, #320]	@ (8001a20 <HAL_GPIO_Init+0x31c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d01f      	beq.n	8001922 <HAL_GPIO_Init+0x21e>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a4f      	ldr	r2, [pc, #316]	@ (8001a24 <HAL_GPIO_Init+0x320>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d019      	beq.n	800191e <HAL_GPIO_Init+0x21a>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a4e      	ldr	r2, [pc, #312]	@ (8001a28 <HAL_GPIO_Init+0x324>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d013      	beq.n	800191a <HAL_GPIO_Init+0x216>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a4d      	ldr	r2, [pc, #308]	@ (8001a2c <HAL_GPIO_Init+0x328>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d00d      	beq.n	8001916 <HAL_GPIO_Init+0x212>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a4c      	ldr	r2, [pc, #304]	@ (8001a30 <HAL_GPIO_Init+0x32c>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d007      	beq.n	8001912 <HAL_GPIO_Init+0x20e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a4b      	ldr	r2, [pc, #300]	@ (8001a34 <HAL_GPIO_Init+0x330>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d101      	bne.n	800190e <HAL_GPIO_Init+0x20a>
 800190a:	2307      	movs	r3, #7
 800190c:	e00e      	b.n	800192c <HAL_GPIO_Init+0x228>
 800190e:	2308      	movs	r3, #8
 8001910:	e00c      	b.n	800192c <HAL_GPIO_Init+0x228>
 8001912:	2306      	movs	r3, #6
 8001914:	e00a      	b.n	800192c <HAL_GPIO_Init+0x228>
 8001916:	2305      	movs	r3, #5
 8001918:	e008      	b.n	800192c <HAL_GPIO_Init+0x228>
 800191a:	2304      	movs	r3, #4
 800191c:	e006      	b.n	800192c <HAL_GPIO_Init+0x228>
 800191e:	2303      	movs	r3, #3
 8001920:	e004      	b.n	800192c <HAL_GPIO_Init+0x228>
 8001922:	2302      	movs	r3, #2
 8001924:	e002      	b.n	800192c <HAL_GPIO_Init+0x228>
 8001926:	2301      	movs	r3, #1
 8001928:	e000      	b.n	800192c <HAL_GPIO_Init+0x228>
 800192a:	2300      	movs	r3, #0
 800192c:	69fa      	ldr	r2, [r7, #28]
 800192e:	f002 0203 	and.w	r2, r2, #3
 8001932:	0092      	lsls	r2, r2, #2
 8001934:	4093      	lsls	r3, r2
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4313      	orrs	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800193c:	4935      	ldr	r1, [pc, #212]	@ (8001a14 <HAL_GPIO_Init+0x310>)
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	089b      	lsrs	r3, r3, #2
 8001942:	3302      	adds	r3, #2
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800194a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	43db      	mvns	r3, r3
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4013      	ands	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d003      	beq.n	800196e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	4313      	orrs	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800196e:	4a32      	ldr	r2, [pc, #200]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 8001970:	69bb      	ldr	r3, [r7, #24]
 8001972:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001974:	4b30      	ldr	r3, [pc, #192]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	43db      	mvns	r3, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4013      	ands	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d003      	beq.n	8001998 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	4313      	orrs	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001998:	4a27      	ldr	r2, [pc, #156]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800199e:	4b26      	ldr	r3, [pc, #152]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	43db      	mvns	r3, r3
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	4013      	ands	r3, r2
 80019ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	4313      	orrs	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019c2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	43db      	mvns	r3, r3
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4013      	ands	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d003      	beq.n	80019ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019ec:	4a12      	ldr	r2, [pc, #72]	@ (8001a38 <HAL_GPIO_Init+0x334>)
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	3301      	adds	r3, #1
 80019f6:	61fb      	str	r3, [r7, #28]
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	2b0f      	cmp	r3, #15
 80019fc:	f67f ae92 	bls.w	8001724 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001a00:	bf00      	nop
 8001a02:	bf00      	nop
 8001a04:	3724      	adds	r7, #36	@ 0x24
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40013800 	.word	0x40013800
 8001a18:	40020000 	.word	0x40020000
 8001a1c:	40020400 	.word	0x40020400
 8001a20:	40020800 	.word	0x40020800
 8001a24:	40020c00 	.word	0x40020c00
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	40021400 	.word	0x40021400
 8001a30:	40021800 	.word	0x40021800
 8001a34:	40021c00 	.word	0x40021c00
 8001a38:	40013c00 	.word	0x40013c00

08001a3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	460b      	mov	r3, r1
 8001a46:	807b      	strh	r3, [r7, #2]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a4c:	787b      	ldrb	r3, [r7, #1]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a52:	887a      	ldrh	r2, [r7, #2]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001a58:	e003      	b.n	8001a62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001a5a:	887b      	ldrh	r3, [r7, #2]
 8001a5c:	041a      	lsls	r2, r3, #16
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	619a      	str	r2, [r3, #24]
}
 8001a62:	bf00      	nop
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
	...

08001a70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001a7a:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a7c:	695a      	ldr	r2, [r3, #20]
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	4013      	ands	r3, r2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d006      	beq.n	8001a94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a86:	4a05      	ldr	r2, [pc, #20]	@ (8001a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a8c:	88fb      	ldrh	r3, [r7, #6]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff f873 	bl	8000b7a <HAL_GPIO_EXTI_Callback>
  }
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40013c00 	.word	0x40013c00

08001aa0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af02      	add	r7, sp, #8
 8001aa6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e108      	b.n	8001cc4 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d106      	bne.n	8001ad2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f007 f8d3 	bl	8008c78 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ae0:	d102      	bne.n	8001ae8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f003 fb68 	bl	80051c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6818      	ldr	r0, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	7c1a      	ldrb	r2, [r3, #16]
 8001afa:	f88d 2000 	strb.w	r2, [sp]
 8001afe:	3304      	adds	r3, #4
 8001b00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b02:	f003 fa1f 	bl	8004f44 <USB_CoreInit>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d005      	beq.n	8001b18 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2202      	movs	r2, #2
 8001b10:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0d5      	b.n	8001cc4 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f003 fb60 	bl	80051e4 <USB_SetCurrentMode>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d005      	beq.n	8001b36 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e0c6      	b.n	8001cc4 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b36:	2300      	movs	r3, #0
 8001b38:	73fb      	strb	r3, [r7, #15]
 8001b3a:	e04a      	b.n	8001bd2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b3c:	7bfa      	ldrb	r2, [r7, #15]
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	4613      	mov	r3, r2
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	4413      	add	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	440b      	add	r3, r1
 8001b4a:	3315      	adds	r3, #21
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001b50:	7bfa      	ldrb	r2, [r7, #15]
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	4613      	mov	r3, r2
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	4413      	add	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	440b      	add	r3, r1
 8001b5e:	3314      	adds	r3, #20
 8001b60:	7bfa      	ldrb	r2, [r7, #15]
 8001b62:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001b64:	7bfa      	ldrb	r2, [r7, #15]
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
 8001b68:	b298      	uxth	r0, r3
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	4413      	add	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	440b      	add	r3, r1
 8001b76:	332e      	adds	r3, #46	@ 0x2e
 8001b78:	4602      	mov	r2, r0
 8001b7a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001b7c:	7bfa      	ldrb	r2, [r7, #15]
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	4413      	add	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	3318      	adds	r3, #24
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001b90:	7bfa      	ldrb	r2, [r7, #15]
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	4413      	add	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	331c      	adds	r3, #28
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ba4:	7bfa      	ldrb	r2, [r7, #15]
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4413      	add	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	3320      	adds	r3, #32
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001bb8:	7bfa      	ldrb	r2, [r7, #15]
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	4413      	add	r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	440b      	add	r3, r1
 8001bc6:	3324      	adds	r3, #36	@ 0x24
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	73fb      	strb	r3, [r7, #15]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	791b      	ldrb	r3, [r3, #4]
 8001bd6:	7bfa      	ldrb	r2, [r7, #15]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d3af      	bcc.n	8001b3c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bdc:	2300      	movs	r3, #0
 8001bde:	73fb      	strb	r3, [r7, #15]
 8001be0:	e044      	b.n	8001c6c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001be2:	7bfa      	ldrb	r2, [r7, #15]
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	4613      	mov	r3, r2
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	4413      	add	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	440b      	add	r3, r1
 8001bf0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001bf8:	7bfa      	ldrb	r2, [r7, #15]
 8001bfa:	6879      	ldr	r1, [r7, #4]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	00db      	lsls	r3, r3, #3
 8001c00:	4413      	add	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	440b      	add	r3, r1
 8001c06:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001c0a:	7bfa      	ldrb	r2, [r7, #15]
 8001c0c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001c0e:	7bfa      	ldrb	r2, [r7, #15]
 8001c10:	6879      	ldr	r1, [r7, #4]
 8001c12:	4613      	mov	r3, r2
 8001c14:	00db      	lsls	r3, r3, #3
 8001c16:	4413      	add	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	440b      	add	r3, r1
 8001c1c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c24:	7bfa      	ldrb	r2, [r7, #15]
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	4413      	add	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	440b      	add	r3, r1
 8001c32:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c3a:	7bfa      	ldrb	r2, [r7, #15]
 8001c3c:	6879      	ldr	r1, [r7, #4]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	4413      	add	r3, r2
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	440b      	add	r3, r1
 8001c48:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c50:	7bfa      	ldrb	r2, [r7, #15]
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	4613      	mov	r3, r2
 8001c56:	00db      	lsls	r3, r3, #3
 8001c58:	4413      	add	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	440b      	add	r3, r1
 8001c5e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	73fb      	strb	r3, [r7, #15]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	791b      	ldrb	r3, [r3, #4]
 8001c70:	7bfa      	ldrb	r2, [r7, #15]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d3b5      	bcc.n	8001be2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6818      	ldr	r0, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	7c1a      	ldrb	r2, [r3, #16]
 8001c7e:	f88d 2000 	strb.w	r2, [sp]
 8001c82:	3304      	adds	r3, #4
 8001c84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c86:	f003 faf9 	bl	800527c <USB_DevInit>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d005      	beq.n	8001c9c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2202      	movs	r2, #2
 8001c94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e013      	b.n	8001cc4 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	7b1b      	ldrb	r3, [r3, #12]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d102      	bne.n	8001cb8 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f001 f95c 	bl	8002f70 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f004 fb4e 	bl	800635e <USB_DevDisconnect>

  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d101      	bne.n	8001ce2 <HAL_PCD_Start+0x16>
 8001cde:	2302      	movs	r3, #2
 8001ce0:	e012      	b.n	8001d08 <HAL_PCD_Start+0x3c>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f003 fa56 	bl	80051a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f004 fb0f 	bl	800631c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001d06:	2300      	movs	r3, #0
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001d10:	b590      	push	{r4, r7, lr}
 8001d12:	b08d      	sub	sp, #52	@ 0x34
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d1e:	6a3b      	ldr	r3, [r7, #32]
 8001d20:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f004 fbcd 	bl	80064c6 <USB_GetMode>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f040 84b9 	bne.w	80026a6 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f004 fb31 	bl	80063a0 <USB_ReadInterrupts>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 84af 	beq.w	80026a4 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	0a1b      	lsrs	r3, r3, #8
 8001d50:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f004 fb1e 	bl	80063a0 <USB_ReadInterrupts>
 8001d64:	4603      	mov	r3, r0
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d107      	bne.n	8001d7e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	695a      	ldr	r2, [r3, #20]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f002 0202 	and.w	r2, r2, #2
 8001d7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f004 fb0c 	bl	80063a0 <USB_ReadInterrupts>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	f003 0310 	and.w	r3, r3, #16
 8001d8e:	2b10      	cmp	r3, #16
 8001d90:	d161      	bne.n	8001e56 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	699a      	ldr	r2, [r3, #24]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0210 	bic.w	r2, r2, #16
 8001da0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001da2:	6a3b      	ldr	r3, [r7, #32]
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	f003 020f 	and.w	r2, r3, #15
 8001dae:	4613      	mov	r3, r2
 8001db0:	00db      	lsls	r3, r3, #3
 8001db2:	4413      	add	r3, r2
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001dc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001dcc:	d124      	bne.n	8001e18 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001dce:	69ba      	ldr	r2, [r7, #24]
 8001dd0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d035      	beq.n	8001e46 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	091b      	lsrs	r3, r3, #4
 8001de2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001de4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	461a      	mov	r2, r3
 8001dec:	6a38      	ldr	r0, [r7, #32]
 8001dee:	f004 f943 	bl	8006078 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	68da      	ldr	r2, [r3, #12]
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	091b      	lsrs	r3, r3, #4
 8001dfa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001dfe:	441a      	add	r2, r3
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	695a      	ldr	r2, [r3, #20]
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	091b      	lsrs	r3, r3, #4
 8001e0c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e10:	441a      	add	r2, r3
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	615a      	str	r2, [r3, #20]
 8001e16:	e016      	b.n	8001e46 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001e1e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001e22:	d110      	bne.n	8001e46 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001e2a:	2208      	movs	r2, #8
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	6a38      	ldr	r0, [r7, #32]
 8001e30:	f004 f922 	bl	8006078 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	695a      	ldr	r2, [r3, #20]
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	091b      	lsrs	r3, r3, #4
 8001e3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e40:	441a      	add	r2, r3
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	699a      	ldr	r2, [r3, #24]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f042 0210 	orr.w	r2, r2, #16
 8001e54:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f004 faa0 	bl	80063a0 <USB_ReadInterrupts>
 8001e60:	4603      	mov	r3, r0
 8001e62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e66:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001e6a:	f040 80a7 	bne.w	8001fbc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f004 faa5 	bl	80063c6 <USB_ReadDevAllOutEpInterrupt>
 8001e7c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001e7e:	e099      	b.n	8001fb4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f000 808e 	beq.w	8001fa8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f004 fac9 	bl	800642e <USB_ReadDevOutEPInterrupt>
 8001e9c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	f003 0301 	and.w	r3, r3, #1
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d00c      	beq.n	8001ec2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eaa:	015a      	lsls	r2, r3, #5
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	4413      	add	r3, r2
 8001eb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001eba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 fed1 	bl	8002c64 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	f003 0308 	and.w	r3, r3, #8
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d00c      	beq.n	8001ee6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ece:	015a      	lsls	r2, r3, #5
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ed8:	461a      	mov	r2, r3
 8001eda:	2308      	movs	r3, #8
 8001edc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001ede:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f000 ffa7 	bl	8002e34 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	f003 0310 	and.w	r3, r3, #16
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d008      	beq.n	8001f02 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef2:	015a      	lsls	r2, r3, #5
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001efc:	461a      	mov	r2, r3
 8001efe:	2310      	movs	r3, #16
 8001f00:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d030      	beq.n	8001f6e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001f0c:	6a3b      	ldr	r3, [r7, #32]
 8001f0e:	695b      	ldr	r3, [r3, #20]
 8001f10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f14:	2b80      	cmp	r3, #128	@ 0x80
 8001f16:	d109      	bne.n	8001f2c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f2a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001f2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f2e:	4613      	mov	r3, r2
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	4413      	add	r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	3304      	adds	r3, #4
 8001f40:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	78db      	ldrb	r3, [r3, #3]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d108      	bne.n	8001f5c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	4619      	mov	r1, r3
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f006 ffb2 	bl	8008ec0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5e:	015a      	lsls	r2, r3, #5
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	4413      	add	r3, r2
 8001f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f68:	461a      	mov	r2, r3
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	f003 0320 	and.w	r3, r3, #32
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d008      	beq.n	8001f8a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7a:	015a      	lsls	r2, r3, #5
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	4413      	add	r3, r2
 8001f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f84:	461a      	mov	r2, r3
 8001f86:	2320      	movs	r3, #32
 8001f88:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d009      	beq.n	8001fa8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	015a      	lsls	r2, r3, #5
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fa6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001faa:	3301      	adds	r3, #1
 8001fac:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb0:	085b      	lsrs	r3, r3, #1
 8001fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f47f af62 	bne.w	8001e80 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f004 f9ed 	bl	80063a0 <USB_ReadInterrupts>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fcc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001fd0:	f040 80db 	bne.w	800218a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f004 fa0e 	bl	80063fa <USB_ReadDevAllInEpInterrupt>
 8001fde:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001fe4:	e0cd      	b.n	8002182 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	f000 80c2 	beq.w	8002176 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f004 fa34 	bl	800646a <USB_ReadDevInEPInterrupt>
 8002002:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	2b00      	cmp	r3, #0
 800200c:	d057      	beq.n	80020be <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800200e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002010:	f003 030f 	and.w	r3, r3, #15
 8002014:	2201      	movs	r2, #1
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002022:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	43db      	mvns	r3, r3
 8002028:	69f9      	ldr	r1, [r7, #28]
 800202a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800202e:	4013      	ands	r3, r2
 8002030:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002034:	015a      	lsls	r2, r3, #5
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	4413      	add	r3, r2
 800203a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800203e:	461a      	mov	r2, r3
 8002040:	2301      	movs	r3, #1
 8002042:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	799b      	ldrb	r3, [r3, #6]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d132      	bne.n	80020b2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002050:	4613      	mov	r3, r2
 8002052:	00db      	lsls	r3, r3, #3
 8002054:	4413      	add	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	440b      	add	r3, r1
 800205a:	3320      	adds	r3, #32
 800205c:	6819      	ldr	r1, [r3, #0]
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002062:	4613      	mov	r3, r2
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	4413      	add	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4403      	add	r3, r0
 800206c:	331c      	adds	r3, #28
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4419      	add	r1, r3
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002076:	4613      	mov	r3, r2
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	4413      	add	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4403      	add	r3, r0
 8002080:	3320      	adds	r3, #32
 8002082:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002086:	2b00      	cmp	r3, #0
 8002088:	d113      	bne.n	80020b2 <HAL_PCD_IRQHandler+0x3a2>
 800208a:	6879      	ldr	r1, [r7, #4]
 800208c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800208e:	4613      	mov	r3, r2
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	4413      	add	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	440b      	add	r3, r1
 8002098:	3324      	adds	r3, #36	@ 0x24
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d108      	bne.n	80020b2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6818      	ldr	r0, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80020aa:	461a      	mov	r2, r3
 80020ac:	2101      	movs	r1, #1
 80020ae:	f004 fa3d 	bl	800652c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80020b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	4619      	mov	r1, r3
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f006 fe7c 	bl	8008db6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	f003 0308 	and.w	r3, r3, #8
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d008      	beq.n	80020da <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80020c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ca:	015a      	lsls	r2, r3, #5
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	4413      	add	r3, r2
 80020d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80020d4:	461a      	mov	r2, r3
 80020d6:	2308      	movs	r3, #8
 80020d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	f003 0310 	and.w	r3, r3, #16
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d008      	beq.n	80020f6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80020e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e6:	015a      	lsls	r2, r3, #5
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	4413      	add	r3, r2
 80020ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80020f0:	461a      	mov	r2, r3
 80020f2:	2310      	movs	r3, #16
 80020f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d008      	beq.n	8002112 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002102:	015a      	lsls	r2, r3, #5
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	4413      	add	r3, r2
 8002108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800210c:	461a      	mov	r2, r3
 800210e:	2340      	movs	r3, #64	@ 0x40
 8002110:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d023      	beq.n	8002164 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800211c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800211e:	6a38      	ldr	r0, [r7, #32]
 8002120:	f003 fa1c 	bl	800555c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002126:	4613      	mov	r3, r2
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	4413      	add	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	3310      	adds	r3, #16
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	4413      	add	r3, r2
 8002134:	3304      	adds	r3, #4
 8002136:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	78db      	ldrb	r3, [r3, #3]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d108      	bne.n	8002152 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	2200      	movs	r2, #0
 8002144:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002148:	b2db      	uxtb	r3, r3
 800214a:	4619      	mov	r1, r3
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f006 fec9 	bl	8008ee4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002154:	015a      	lsls	r2, r3, #5
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	4413      	add	r3, r2
 800215a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800215e:	461a      	mov	r2, r3
 8002160:	2302      	movs	r3, #2
 8002162:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800216e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 fcea 	bl	8002b4a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002178:	3301      	adds	r3, #1
 800217a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800217c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217e:	085b      	lsrs	r3, r3, #1
 8002180:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002184:	2b00      	cmp	r3, #0
 8002186:	f47f af2e 	bne.w	8001fe6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f004 f906 	bl	80063a0 <USB_ReadInterrupts>
 8002194:	4603      	mov	r3, r0
 8002196:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800219a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800219e:	d122      	bne.n	80021e6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	69fa      	ldr	r2, [r7, #28]
 80021aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021ae:	f023 0301 	bic.w	r3, r3, #1
 80021b2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d108      	bne.n	80021d0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80021c6:	2100      	movs	r1, #0
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f007 f847 	bl	800925c <HAL_PCDEx_LPM_Callback>
 80021ce:	e002      	b.n	80021d6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f006 fe67 	bl	8008ea4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	695a      	ldr	r2, [r3, #20]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80021e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 f8d8 	bl	80063a0 <USB_ReadInterrupts>
 80021f0:	4603      	mov	r3, r0
 80021f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80021fa:	d112      	bne.n	8002222 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b01      	cmp	r3, #1
 800220a:	d102      	bne.n	8002212 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f006 fe23 	bl	8008e58 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	695a      	ldr	r2, [r3, #20]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002220:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f004 f8ba 	bl	80063a0 <USB_ReadInterrupts>
 800222c:	4603      	mov	r3, r0
 800222e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002232:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002236:	d121      	bne.n	800227c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	695a      	ldr	r2, [r3, #20]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002246:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800224e:	2b00      	cmp	r3, #0
 8002250:	d111      	bne.n	8002276 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002260:	089b      	lsrs	r3, r3, #2
 8002262:	f003 020f 	and.w	r2, r3, #15
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800226c:	2101      	movs	r1, #1
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f006 fff4 	bl	800925c <HAL_PCDEx_LPM_Callback>
 8002274:	e002      	b.n	800227c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f006 fdee 	bl	8008e58 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f004 f88d 	bl	80063a0 <USB_ReadInterrupts>
 8002286:	4603      	mov	r3, r0
 8002288:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800228c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002290:	f040 80b7 	bne.w	8002402 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	69fa      	ldr	r2, [r7, #28]
 800229e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022a2:	f023 0301 	bic.w	r3, r3, #1
 80022a6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2110      	movs	r1, #16
 80022ae:	4618      	mov	r0, r3
 80022b0:	f003 f954 	bl	800555c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022b4:	2300      	movs	r3, #0
 80022b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022b8:	e046      	b.n	8002348 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80022ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022bc:	015a      	lsls	r2, r3, #5
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	4413      	add	r3, r2
 80022c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022c6:	461a      	mov	r2, r3
 80022c8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80022cc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80022ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022d0:	015a      	lsls	r2, r3, #5
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	4413      	add	r3, r2
 80022d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022de:	0151      	lsls	r1, r2, #5
 80022e0:	69fa      	ldr	r2, [r7, #28]
 80022e2:	440a      	add	r2, r1
 80022e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80022e8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80022ec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80022ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f0:	015a      	lsls	r2, r3, #5
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	4413      	add	r3, r2
 80022f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022fa:	461a      	mov	r2, r3
 80022fc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002300:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002304:	015a      	lsls	r2, r3, #5
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	4413      	add	r3, r2
 800230a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002312:	0151      	lsls	r1, r2, #5
 8002314:	69fa      	ldr	r2, [r7, #28]
 8002316:	440a      	add	r2, r1
 8002318:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800231c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002320:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002324:	015a      	lsls	r2, r3, #5
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	4413      	add	r3, r2
 800232a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002332:	0151      	lsls	r1, r2, #5
 8002334:	69fa      	ldr	r2, [r7, #28]
 8002336:	440a      	add	r2, r1
 8002338:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800233c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002340:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002344:	3301      	adds	r3, #1
 8002346:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	791b      	ldrb	r3, [r3, #4]
 800234c:	461a      	mov	r2, r3
 800234e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002350:	4293      	cmp	r3, r2
 8002352:	d3b2      	bcc.n	80022ba <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800235a:	69db      	ldr	r3, [r3, #28]
 800235c:	69fa      	ldr	r2, [r7, #28]
 800235e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002362:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002366:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	7bdb      	ldrb	r3, [r3, #15]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d016      	beq.n	800239e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002376:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800237a:	69fa      	ldr	r2, [r7, #28]
 800237c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002380:	f043 030b 	orr.w	r3, r3, #11
 8002384:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800238e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002390:	69fa      	ldr	r2, [r7, #28]
 8002392:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002396:	f043 030b 	orr.w	r3, r3, #11
 800239a:	6453      	str	r3, [r2, #68]	@ 0x44
 800239c:	e015      	b.n	80023ca <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023a4:	695a      	ldr	r2, [r3, #20]
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023ac:	4619      	mov	r1, r3
 80023ae:	f242 032b 	movw	r3, #8235	@ 0x202b
 80023b2:	4313      	orrs	r3, r2
 80023b4:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	69fa      	ldr	r2, [r7, #28]
 80023c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80023c4:	f043 030b 	orr.w	r3, r3, #11
 80023c8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	69fa      	ldr	r2, [r7, #28]
 80023d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80023d8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80023dc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6818      	ldr	r0, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80023ec:	461a      	mov	r2, r3
 80023ee:	f004 f89d 	bl	800652c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	695a      	ldr	r2, [r3, #20]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002400:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f003 ffca 	bl	80063a0 <USB_ReadInterrupts>
 800240c:	4603      	mov	r3, r0
 800240e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002412:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002416:	d123      	bne.n	8002460 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f004 f861 	bl	80064e4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f003 f911 	bl	800564e <USB_GetDevSpeed>
 800242c:	4603      	mov	r3, r0
 800242e:	461a      	mov	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681c      	ldr	r4, [r3, #0]
 8002438:	f001 fab2 	bl	80039a0 <HAL_RCC_GetHCLKFreq>
 800243c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002442:	461a      	mov	r2, r3
 8002444:	4620      	mov	r0, r4
 8002446:	f002 fe09 	bl	800505c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f006 fcdb 	bl	8008e06 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	695a      	ldr	r2, [r3, #20]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800245e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4618      	mov	r0, r3
 8002466:	f003 ff9b 	bl	80063a0 <USB_ReadInterrupts>
 800246a:	4603      	mov	r3, r0
 800246c:	f003 0308 	and.w	r3, r3, #8
 8002470:	2b08      	cmp	r3, #8
 8002472:	d10a      	bne.n	800248a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f006 fcb8 	bl	8008dea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	695a      	ldr	r2, [r3, #20]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f002 0208 	and.w	r2, r2, #8
 8002488:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	f003 ff86 	bl	80063a0 <USB_ReadInterrupts>
 8002494:	4603      	mov	r3, r0
 8002496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800249a:	2b80      	cmp	r3, #128	@ 0x80
 800249c:	d123      	bne.n	80024e6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800249e:	6a3b      	ldr	r3, [r7, #32]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024a6:	6a3b      	ldr	r3, [r7, #32]
 80024a8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024aa:	2301      	movs	r3, #1
 80024ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80024ae:	e014      	b.n	80024da <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80024b0:	6879      	ldr	r1, [r7, #4]
 80024b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b4:	4613      	mov	r3, r2
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4413      	add	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d105      	bne.n	80024d4 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80024c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	4619      	mov	r1, r3
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 fb0a 	bl	8002ae8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d6:	3301      	adds	r3, #1
 80024d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	791b      	ldrb	r3, [r3, #4]
 80024de:	461a      	mov	r2, r3
 80024e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d3e4      	bcc.n	80024b0 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f003 ff58 	bl	80063a0 <USB_ReadInterrupts>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80024fa:	d13c      	bne.n	8002576 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024fc:	2301      	movs	r3, #1
 80024fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002500:	e02b      	b.n	800255a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002504:	015a      	lsls	r2, r3, #5
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	4413      	add	r3, r2
 800250a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002516:	4613      	mov	r3, r2
 8002518:	00db      	lsls	r3, r3, #3
 800251a:	4413      	add	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	3318      	adds	r3, #24
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d115      	bne.n	8002554 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002528:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800252a:	2b00      	cmp	r3, #0
 800252c:	da12      	bge.n	8002554 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002532:	4613      	mov	r3, r2
 8002534:	00db      	lsls	r3, r3, #3
 8002536:	4413      	add	r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	440b      	add	r3, r1
 800253c:	3317      	adds	r3, #23
 800253e:	2201      	movs	r2, #1
 8002540:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002544:	b2db      	uxtb	r3, r3
 8002546:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800254a:	b2db      	uxtb	r3, r3
 800254c:	4619      	mov	r1, r3
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 faca 	bl	8002ae8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002556:	3301      	adds	r3, #1
 8002558:	627b      	str	r3, [r7, #36]	@ 0x24
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	791b      	ldrb	r3, [r3, #4]
 800255e:	461a      	mov	r2, r3
 8002560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002562:	4293      	cmp	r3, r2
 8002564:	d3cd      	bcc.n	8002502 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	695a      	ldr	r2, [r3, #20]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002574:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f003 ff10 	bl	80063a0 <USB_ReadInterrupts>
 8002580:	4603      	mov	r3, r0
 8002582:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002586:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800258a:	d156      	bne.n	800263a <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800258c:	2301      	movs	r3, #1
 800258e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002590:	e045      	b.n	800261e <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002594:	015a      	lsls	r2, r3, #5
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	4413      	add	r3, r2
 800259a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025a6:	4613      	mov	r3, r2
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	4413      	add	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	440b      	add	r3, r1
 80025b0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d12e      	bne.n	8002618 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80025ba:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80025bc:	2b00      	cmp	r3, #0
 80025be:	da2b      	bge.n	8002618 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	0c1a      	lsrs	r2, r3, #16
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80025ca:	4053      	eors	r3, r2
 80025cc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d121      	bne.n	8002618 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025d8:	4613      	mov	r3, r2
 80025da:	00db      	lsls	r3, r3, #3
 80025dc:	4413      	add	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80025e6:	2201      	movs	r2, #1
 80025e8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80025ea:	6a3b      	ldr	r3, [r7, #32]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80025f2:	6a3b      	ldr	r3, [r7, #32]
 80025f4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80025f6:	6a3b      	ldr	r3, [r7, #32]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d10a      	bne.n	8002618 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	69fa      	ldr	r2, [r7, #28]
 800260c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002610:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002614:	6053      	str	r3, [r2, #4]
            break;
 8002616:	e008      	b.n	800262a <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261a:	3301      	adds	r3, #1
 800261c:	627b      	str	r3, [r7, #36]	@ 0x24
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	791b      	ldrb	r3, [r3, #4]
 8002622:	461a      	mov	r2, r3
 8002624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002626:	4293      	cmp	r3, r2
 8002628:	d3b3      	bcc.n	8002592 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	695a      	ldr	r2, [r3, #20]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002638:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f003 feae 	bl	80063a0 <USB_ReadInterrupts>
 8002644:	4603      	mov	r3, r0
 8002646:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800264a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800264e:	d10a      	bne.n	8002666 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f006 fc59 	bl	8008f08 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	695a      	ldr	r2, [r3, #20]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002664:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f003 fe98 	bl	80063a0 <USB_ReadInterrupts>
 8002670:	4603      	mov	r3, r0
 8002672:	f003 0304 	and.w	r3, r3, #4
 8002676:	2b04      	cmp	r3, #4
 8002678:	d115      	bne.n	80026a6 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	f003 0304 	and.w	r3, r3, #4
 8002688:	2b00      	cmp	r3, #0
 800268a:	d002      	beq.n	8002692 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f006 fc49 	bl	8008f24 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	6859      	ldr	r1, [r3, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	430a      	orrs	r2, r1
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	e000      	b.n	80026a6 <HAL_PCD_IRQHandler+0x996>
      return;
 80026a4:	bf00      	nop
    }
  }
}
 80026a6:	3734      	adds	r7, #52	@ 0x34
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd90      	pop	{r4, r7, pc}

080026ac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	460b      	mov	r3, r1
 80026b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d101      	bne.n	80026c6 <HAL_PCD_SetAddress+0x1a>
 80026c2:	2302      	movs	r3, #2
 80026c4:	e012      	b.n	80026ec <HAL_PCD_SetAddress+0x40>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	78fa      	ldrb	r2, [r7, #3]
 80026d2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	78fa      	ldrb	r2, [r7, #3]
 80026da:	4611      	mov	r1, r2
 80026dc:	4618      	mov	r0, r3
 80026de:	f003 fdf7 	bl	80062d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	4608      	mov	r0, r1
 80026fe:	4611      	mov	r1, r2
 8002700:	461a      	mov	r2, r3
 8002702:	4603      	mov	r3, r0
 8002704:	70fb      	strb	r3, [r7, #3]
 8002706:	460b      	mov	r3, r1
 8002708:	803b      	strh	r3, [r7, #0]
 800270a:	4613      	mov	r3, r2
 800270c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002712:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002716:	2b00      	cmp	r3, #0
 8002718:	da0f      	bge.n	800273a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800271a:	78fb      	ldrb	r3, [r7, #3]
 800271c:	f003 020f 	and.w	r2, r3, #15
 8002720:	4613      	mov	r3, r2
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	3310      	adds	r3, #16
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	4413      	add	r3, r2
 800272e:	3304      	adds	r3, #4
 8002730:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2201      	movs	r2, #1
 8002736:	705a      	strb	r2, [r3, #1]
 8002738:	e00f      	b.n	800275a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800273a:	78fb      	ldrb	r3, [r7, #3]
 800273c:	f003 020f 	and.w	r2, r3, #15
 8002740:	4613      	mov	r3, r2
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	4413      	add	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	4413      	add	r3, r2
 8002750:	3304      	adds	r3, #4
 8002752:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2200      	movs	r2, #0
 8002758:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800275a:	78fb      	ldrb	r3, [r7, #3]
 800275c:	f003 030f 	and.w	r3, r3, #15
 8002760:	b2da      	uxtb	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002766:	883b      	ldrh	r3, [r7, #0]
 8002768:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	78ba      	ldrb	r2, [r7, #2]
 8002774:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	785b      	ldrb	r3, [r3, #1]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d004      	beq.n	8002788 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002788:	78bb      	ldrb	r3, [r7, #2]
 800278a:	2b02      	cmp	r3, #2
 800278c:	d102      	bne.n	8002794 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800279a:	2b01      	cmp	r3, #1
 800279c:	d101      	bne.n	80027a2 <HAL_PCD_EP_Open+0xae>
 800279e:	2302      	movs	r3, #2
 80027a0:	e00e      	b.n	80027c0 <HAL_PCD_EP_Open+0xcc>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68f9      	ldr	r1, [r7, #12]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f002 ff71 	bl	8005698 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80027be:	7afb      	ldrb	r3, [r7, #11]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	460b      	mov	r3, r1
 80027d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80027d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	da0f      	bge.n	80027fc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027dc:	78fb      	ldrb	r3, [r7, #3]
 80027de:	f003 020f 	and.w	r2, r3, #15
 80027e2:	4613      	mov	r3, r2
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	4413      	add	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	3310      	adds	r3, #16
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	4413      	add	r3, r2
 80027f0:	3304      	adds	r3, #4
 80027f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2201      	movs	r2, #1
 80027f8:	705a      	strb	r2, [r3, #1]
 80027fa:	e00f      	b.n	800281c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027fc:	78fb      	ldrb	r3, [r7, #3]
 80027fe:	f003 020f 	and.w	r2, r3, #15
 8002802:	4613      	mov	r3, r2
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	4413      	add	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	4413      	add	r3, r2
 8002812:	3304      	adds	r3, #4
 8002814:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800281c:	78fb      	ldrb	r3, [r7, #3]
 800281e:	f003 030f 	and.w	r3, r3, #15
 8002822:	b2da      	uxtb	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800282e:	2b01      	cmp	r3, #1
 8002830:	d101      	bne.n	8002836 <HAL_PCD_EP_Close+0x6e>
 8002832:	2302      	movs	r3, #2
 8002834:	e00e      	b.n	8002854 <HAL_PCD_EP_Close+0x8c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68f9      	ldr	r1, [r7, #12]
 8002844:	4618      	mov	r0, r3
 8002846:	f002 ffaf 	bl	80057a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3710      	adds	r7, #16
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	607a      	str	r2, [r7, #4]
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	460b      	mov	r3, r1
 800286a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800286c:	7afb      	ldrb	r3, [r7, #11]
 800286e:	f003 020f 	and.w	r2, r3, #15
 8002872:	4613      	mov	r3, r2
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	4413      	add	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	4413      	add	r3, r2
 8002882:	3304      	adds	r3, #4
 8002884:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2200      	movs	r2, #0
 8002896:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	2200      	movs	r2, #0
 800289c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800289e:	7afb      	ldrb	r3, [r7, #11]
 80028a0:	f003 030f 	and.w	r3, r3, #15
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	799b      	ldrb	r3, [r3, #6]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d102      	bne.n	80028b8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6818      	ldr	r0, [r3, #0]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	799b      	ldrb	r3, [r3, #6]
 80028c0:	461a      	mov	r2, r3
 80028c2:	6979      	ldr	r1, [r7, #20]
 80028c4:	f003 f84c 	bl	8005960 <USB_EPStartXfer>

  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	460b      	mov	r3, r1
 80028dc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80028de:	78fb      	ldrb	r3, [r7, #3]
 80028e0:	f003 020f 	and.w	r2, r3, #15
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	00db      	lsls	r3, r3, #3
 80028ea:	4413      	add	r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	440b      	add	r3, r1
 80028f0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80028f4:	681b      	ldr	r3, [r3, #0]
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b086      	sub	sp, #24
 8002906:	af00      	add	r7, sp, #0
 8002908:	60f8      	str	r0, [r7, #12]
 800290a:	607a      	str	r2, [r7, #4]
 800290c:	603b      	str	r3, [r7, #0]
 800290e:	460b      	mov	r3, r1
 8002910:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002912:	7afb      	ldrb	r3, [r7, #11]
 8002914:	f003 020f 	and.w	r2, r3, #15
 8002918:	4613      	mov	r3, r2
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	4413      	add	r3, r2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	3310      	adds	r3, #16
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	4413      	add	r3, r2
 8002926:	3304      	adds	r3, #4
 8002928:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	683a      	ldr	r2, [r7, #0]
 8002934:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2200      	movs	r2, #0
 800293a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	2201      	movs	r2, #1
 8002940:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002942:	7afb      	ldrb	r3, [r7, #11]
 8002944:	f003 030f 	and.w	r3, r3, #15
 8002948:	b2da      	uxtb	r2, r3
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	799b      	ldrb	r3, [r3, #6]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d102      	bne.n	800295c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	799b      	ldrb	r3, [r3, #6]
 8002964:	461a      	mov	r2, r3
 8002966:	6979      	ldr	r1, [r7, #20]
 8002968:	f002 fffa 	bl	8005960 <USB_EPStartXfer>

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3718      	adds	r7, #24
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b084      	sub	sp, #16
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
 800297e:	460b      	mov	r3, r1
 8002980:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002982:	78fb      	ldrb	r3, [r7, #3]
 8002984:	f003 030f 	and.w	r3, r3, #15
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	7912      	ldrb	r2, [r2, #4]
 800298c:	4293      	cmp	r3, r2
 800298e:	d901      	bls.n	8002994 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e04f      	b.n	8002a34 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002994:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002998:	2b00      	cmp	r3, #0
 800299a:	da0f      	bge.n	80029bc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800299c:	78fb      	ldrb	r3, [r7, #3]
 800299e:	f003 020f 	and.w	r2, r3, #15
 80029a2:	4613      	mov	r3, r2
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	4413      	add	r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	3310      	adds	r3, #16
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	4413      	add	r3, r2
 80029b0:	3304      	adds	r3, #4
 80029b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2201      	movs	r2, #1
 80029b8:	705a      	strb	r2, [r3, #1]
 80029ba:	e00d      	b.n	80029d8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80029bc:	78fa      	ldrb	r2, [r7, #3]
 80029be:	4613      	mov	r3, r2
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	4413      	add	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	4413      	add	r3, r2
 80029ce:	3304      	adds	r3, #4
 80029d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2201      	movs	r2, #1
 80029dc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029de:	78fb      	ldrb	r3, [r7, #3]
 80029e0:	f003 030f 	and.w	r3, r3, #15
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <HAL_PCD_EP_SetStall+0x82>
 80029f4:	2302      	movs	r3, #2
 80029f6:	e01d      	b.n	8002a34 <HAL_PCD_EP_SetStall+0xbe>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68f9      	ldr	r1, [r7, #12]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f003 fb8e 	bl	8006128 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a0c:	78fb      	ldrb	r3, [r7, #3]
 8002a0e:	f003 030f 	and.w	r3, r3, #15
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d109      	bne.n	8002a2a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6818      	ldr	r0, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	7999      	ldrb	r1, [r3, #6]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a24:	461a      	mov	r2, r3
 8002a26:	f003 fd81 	bl	800652c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002a48:	78fb      	ldrb	r3, [r7, #3]
 8002a4a:	f003 030f 	and.w	r3, r3, #15
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	7912      	ldrb	r2, [r2, #4]
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d901      	bls.n	8002a5a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e042      	b.n	8002ae0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002a5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	da0f      	bge.n	8002a82 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a62:	78fb      	ldrb	r3, [r7, #3]
 8002a64:	f003 020f 	and.w	r2, r3, #15
 8002a68:	4613      	mov	r3, r2
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	4413      	add	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	3310      	adds	r3, #16
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	4413      	add	r3, r2
 8002a76:	3304      	adds	r3, #4
 8002a78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	705a      	strb	r2, [r3, #1]
 8002a80:	e00f      	b.n	8002aa2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a82:	78fb      	ldrb	r3, [r7, #3]
 8002a84:	f003 020f 	and.w	r2, r3, #15
 8002a88:	4613      	mov	r3, r2
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	4413      	add	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	4413      	add	r3, r2
 8002a98:	3304      	adds	r3, #4
 8002a9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002aa8:	78fb      	ldrb	r3, [r7, #3]
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d101      	bne.n	8002ac2 <HAL_PCD_EP_ClrStall+0x86>
 8002abe:	2302      	movs	r3, #2
 8002ac0:	e00e      	b.n	8002ae0 <HAL_PCD_EP_ClrStall+0xa4>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68f9      	ldr	r1, [r7, #12]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f003 fb97 	bl	8006204 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	460b      	mov	r3, r1
 8002af2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002af4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	da0c      	bge.n	8002b16 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002afc:	78fb      	ldrb	r3, [r7, #3]
 8002afe:	f003 020f 	and.w	r2, r3, #15
 8002b02:	4613      	mov	r3, r2
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	4413      	add	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	3310      	adds	r3, #16
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	4413      	add	r3, r2
 8002b10:	3304      	adds	r3, #4
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	e00c      	b.n	8002b30 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b16:	78fb      	ldrb	r3, [r7, #3]
 8002b18:	f003 020f 	and.w	r2, r3, #15
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	00db      	lsls	r3, r3, #3
 8002b20:	4413      	add	r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3304      	adds	r3, #4
 8002b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68f9      	ldr	r1, [r7, #12]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f003 f9b6 	bl	8005ea8 <USB_EPStopXfer>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002b40:	7afb      	ldrb	r3, [r7, #11]
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b08a      	sub	sp, #40	@ 0x28
 8002b4e:	af02      	add	r7, sp, #8
 8002b50:	6078      	str	r0, [r7, #4]
 8002b52:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	4613      	mov	r3, r2
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	4413      	add	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	3310      	adds	r3, #16
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	3304      	adds	r3, #4
 8002b70:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	695a      	ldr	r2, [r3, #20]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d901      	bls.n	8002b82 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e06b      	b.n	8002c5a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	69fa      	ldr	r2, [r7, #28]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d902      	bls.n	8002b9e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3303      	adds	r3, #3
 8002ba2:	089b      	lsrs	r3, r3, #2
 8002ba4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ba6:	e02a      	b.n	8002bfe <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	691a      	ldr	r2, [r3, #16]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	69fa      	ldr	r2, [r7, #28]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d902      	bls.n	8002bc4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	3303      	adds	r3, #3
 8002bc8:	089b      	lsrs	r3, r3, #2
 8002bca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	68d9      	ldr	r1, [r3, #12]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002bdc:	9300      	str	r3, [sp, #0]
 8002bde:	4603      	mov	r3, r0
 8002be0:	6978      	ldr	r0, [r7, #20]
 8002be2:	f003 fa0b 	bl	8005ffc <USB_WritePacket>

    ep->xfer_buff  += len;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	68da      	ldr	r2, [r3, #12]
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	441a      	add	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	695a      	ldr	r2, [r3, #20]
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	441a      	add	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	015a      	lsls	r2, r3, #5
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	4413      	add	r3, r2
 8002c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d809      	bhi.n	8002c28 <PCD_WriteEmptyTxFifo+0xde>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	695a      	ldr	r2, [r3, #20]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d203      	bcs.n	8002c28 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d1bf      	bne.n	8002ba8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d811      	bhi.n	8002c58 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	f003 030f 	and.w	r3, r3, #15
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	6939      	ldr	r1, [r7, #16]
 8002c50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002c54:	4013      	ands	r3, r2
 8002c56:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3720      	adds	r7, #32
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
	...

08002c64 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b088      	sub	sp, #32
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	333c      	adds	r3, #60	@ 0x3c
 8002c7c:	3304      	adds	r3, #4
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	015a      	lsls	r2, r3, #5
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	4413      	add	r3, r2
 8002c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	799b      	ldrb	r3, [r3, #6]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d17b      	bne.n	8002d92 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d015      	beq.n	8002cd0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	4a61      	ldr	r2, [pc, #388]	@ (8002e2c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	f240 80b9 	bls.w	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 80b3 	beq.w	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	015a      	lsls	r2, r3, #5
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ccc:	6093      	str	r3, [r2, #8]
 8002cce:	e0a7      	b.n	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	f003 0320 	and.w	r3, r3, #32
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d009      	beq.n	8002cee <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	015a      	lsls	r2, r3, #5
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	2320      	movs	r3, #32
 8002cea:	6093      	str	r3, [r2, #8]
 8002cec:	e098      	b.n	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f040 8093 	bne.w	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	4a4b      	ldr	r2, [pc, #300]	@ (8002e2c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d90f      	bls.n	8002d22 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00a      	beq.n	8002d22 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	015a      	lsls	r2, r3, #5
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	4413      	add	r3, r2
 8002d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d18:	461a      	mov	r2, r3
 8002d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d1e:	6093      	str	r3, [r2, #8]
 8002d20:	e07e      	b.n	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	4613      	mov	r3, r2
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	4413      	add	r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	4413      	add	r3, r2
 8002d34:	3304      	adds	r3, #4
 8002d36:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6a1a      	ldr	r2, [r3, #32]
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	0159      	lsls	r1, r3, #5
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	440b      	add	r3, r1
 8002d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d4e:	1ad2      	subs	r2, r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d114      	bne.n	8002d84 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d109      	bne.n	8002d76 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6818      	ldr	r0, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	2101      	movs	r1, #1
 8002d70:	f003 fbdc 	bl	800652c <USB_EP0_OutStart>
 8002d74:	e006      	b.n	8002d84 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	441a      	add	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	4619      	mov	r1, r3
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f005 fff8 	bl	8008d80 <HAL_PCD_DataOutStageCallback>
 8002d90:	e046      	b.n	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	4a26      	ldr	r2, [pc, #152]	@ (8002e30 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d124      	bne.n	8002de4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00a      	beq.n	8002dba <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	015a      	lsls	r2, r3, #5
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	4413      	add	r3, r2
 8002dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002db0:	461a      	mov	r2, r3
 8002db2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002db6:	6093      	str	r3, [r2, #8]
 8002db8:	e032      	b.n	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	f003 0320 	and.w	r3, r3, #32
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d008      	beq.n	8002dd6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	015a      	lsls	r2, r3, #5
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	4413      	add	r3, r2
 8002dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	2320      	movs	r3, #32
 8002dd4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	4619      	mov	r1, r3
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f005 ffcf 	bl	8008d80 <HAL_PCD_DataOutStageCallback>
 8002de2:	e01d      	b.n	8002e20 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d114      	bne.n	8002e14 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	683a      	ldr	r2, [r7, #0]
 8002dee:	4613      	mov	r3, r2
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	4413      	add	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	440b      	add	r3, r1
 8002df8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d108      	bne.n	8002e14 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6818      	ldr	r0, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	2100      	movs	r1, #0
 8002e10:	f003 fb8c 	bl	800652c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	4619      	mov	r1, r3
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f005 ffb0 	bl	8008d80 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3720      	adds	r7, #32
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	4f54300a 	.word	0x4f54300a
 8002e30:	4f54310a 	.word	0x4f54310a

08002e34 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	333c      	adds	r3, #60	@ 0x3c
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	015a      	lsls	r2, r3, #5
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	4413      	add	r3, r2
 8002e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	4a15      	ldr	r2, [pc, #84]	@ (8002ebc <PCD_EP_OutSetupPacket_int+0x88>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d90e      	bls.n	8002e88 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d009      	beq.n	8002e88 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	015a      	lsls	r2, r3, #5
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e80:	461a      	mov	r2, r3
 8002e82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e86:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f005 ff67 	bl	8008d5c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	4a0a      	ldr	r2, [pc, #40]	@ (8002ebc <PCD_EP_OutSetupPacket_int+0x88>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d90c      	bls.n	8002eb0 <PCD_EP_OutSetupPacket_int+0x7c>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	799b      	ldrb	r3, [r3, #6]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d108      	bne.n	8002eb0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6818      	ldr	r0, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	2101      	movs	r1, #1
 8002eac:	f003 fb3e 	bl	800652c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	4f54300a 	.word	0x4f54300a

08002ec0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	70fb      	strb	r3, [r7, #3]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002ed8:	78fb      	ldrb	r3, [r7, #3]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d107      	bne.n	8002eee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002ede:	883b      	ldrh	r3, [r7, #0]
 8002ee0:	0419      	lsls	r1, r3, #16
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68ba      	ldr	r2, [r7, #8]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	629a      	str	r2, [r3, #40]	@ 0x28
 8002eec:	e028      	b.n	8002f40 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	0c1b      	lsrs	r3, r3, #16
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	4413      	add	r3, r2
 8002efa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002efc:	2300      	movs	r3, #0
 8002efe:	73fb      	strb	r3, [r7, #15]
 8002f00:	e00d      	b.n	8002f1e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	7bfb      	ldrb	r3, [r7, #15]
 8002f08:	3340      	adds	r3, #64	@ 0x40
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	4413      	add	r3, r2
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	0c1b      	lsrs	r3, r3, #16
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	4413      	add	r3, r2
 8002f16:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	73fb      	strb	r3, [r7, #15]
 8002f1e:	7bfa      	ldrb	r2, [r7, #15]
 8002f20:	78fb      	ldrb	r3, [r7, #3]
 8002f22:	3b01      	subs	r3, #1
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d3ec      	bcc.n	8002f02 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002f28:	883b      	ldrh	r3, [r7, #0]
 8002f2a:	0418      	lsls	r0, r3, #16
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6819      	ldr	r1, [r3, #0]
 8002f30:	78fb      	ldrb	r3, [r7, #3]
 8002f32:	3b01      	subs	r3, #1
 8002f34:	68ba      	ldr	r2, [r7, #8]
 8002f36:	4302      	orrs	r2, r0
 8002f38:	3340      	adds	r3, #64	@ 0x40
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3714      	adds	r7, #20
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr

08002f4e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b083      	sub	sp, #12
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
 8002f56:	460b      	mov	r3, r1
 8002f58:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	887a      	ldrh	r2, [r7, #2]
 8002f60:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f9e:	4b05      	ldr	r3, [pc, #20]	@ (8002fb4 <HAL_PCDEx_ActivateLPM+0x44>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	10000003 	.word	0x10000003

08002fb8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fbc:	4b05      	ldr	r3, [pc, #20]	@ (8002fd4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a04      	ldr	r2, [pc, #16]	@ (8002fd4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002fc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fc6:	6013      	str	r3, [r2, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	40007000 	.word	0x40007000

08002fd8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002fe2:	4b23      	ldr	r3, [pc, #140]	@ (8003070 <HAL_PWREx_EnableOverDrive+0x98>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe6:	4a22      	ldr	r2, [pc, #136]	@ (8003070 <HAL_PWREx_EnableOverDrive+0x98>)
 8002fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fee:	4b20      	ldr	r3, [pc, #128]	@ (8003070 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff6:	603b      	str	r3, [r7, #0]
 8002ff8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8003074 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a1d      	ldr	r2, [pc, #116]	@ (8003074 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003004:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003006:	f7fe fa3b 	bl	8001480 <HAL_GetTick>
 800300a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800300c:	e009      	b.n	8003022 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800300e:	f7fe fa37 	bl	8001480 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800301c:	d901      	bls.n	8003022 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e022      	b.n	8003068 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003022:	4b14      	ldr	r3, [pc, #80]	@ (8003074 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800302a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800302e:	d1ee      	bne.n	800300e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003030:	4b10      	ldr	r3, [pc, #64]	@ (8003074 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a0f      	ldr	r2, [pc, #60]	@ (8003074 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003036:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800303a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800303c:	f7fe fa20 	bl	8001480 <HAL_GetTick>
 8003040:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003042:	e009      	b.n	8003058 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003044:	f7fe fa1c 	bl	8001480 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003052:	d901      	bls.n	8003058 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e007      	b.n	8003068 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003058:	4b06      	ldr	r3, [pc, #24]	@ (8003074 <HAL_PWREx_EnableOverDrive+0x9c>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003060:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003064:	d1ee      	bne.n	8003044 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40023800 	.word	0x40023800
 8003074:	40007000 	.word	0x40007000

08003078 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003080:	2300      	movs	r3, #0
 8003082:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e291      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 8087 	beq.w	80031aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800309c:	4b96      	ldr	r3, [pc, #600]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f003 030c 	and.w	r3, r3, #12
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d00c      	beq.n	80030c2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030a8:	4b93      	ldr	r3, [pc, #588]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f003 030c 	and.w	r3, r3, #12
 80030b0:	2b08      	cmp	r3, #8
 80030b2:	d112      	bne.n	80030da <HAL_RCC_OscConfig+0x62>
 80030b4:	4b90      	ldr	r3, [pc, #576]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030c0:	d10b      	bne.n	80030da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030c2:	4b8d      	ldr	r3, [pc, #564]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d06c      	beq.n	80031a8 <HAL_RCC_OscConfig+0x130>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d168      	bne.n	80031a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e26b      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030e2:	d106      	bne.n	80030f2 <HAL_RCC_OscConfig+0x7a>
 80030e4:	4b84      	ldr	r3, [pc, #528]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a83      	ldr	r2, [pc, #524]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80030ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ee:	6013      	str	r3, [r2, #0]
 80030f0:	e02e      	b.n	8003150 <HAL_RCC_OscConfig+0xd8>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10c      	bne.n	8003114 <HAL_RCC_OscConfig+0x9c>
 80030fa:	4b7f      	ldr	r3, [pc, #508]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a7e      	ldr	r2, [pc, #504]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003100:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	4b7c      	ldr	r3, [pc, #496]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a7b      	ldr	r2, [pc, #492]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800310c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	e01d      	b.n	8003150 <HAL_RCC_OscConfig+0xd8>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800311c:	d10c      	bne.n	8003138 <HAL_RCC_OscConfig+0xc0>
 800311e:	4b76      	ldr	r3, [pc, #472]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a75      	ldr	r2, [pc, #468]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003124:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	4b73      	ldr	r3, [pc, #460]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a72      	ldr	r2, [pc, #456]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003134:	6013      	str	r3, [r2, #0]
 8003136:	e00b      	b.n	8003150 <HAL_RCC_OscConfig+0xd8>
 8003138:	4b6f      	ldr	r3, [pc, #444]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a6e      	ldr	r2, [pc, #440]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800313e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	4b6c      	ldr	r3, [pc, #432]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a6b      	ldr	r2, [pc, #428]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800314a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800314e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d013      	beq.n	8003180 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003158:	f7fe f992 	bl	8001480 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	e008      	b.n	8003172 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003160:	f7fe f98e 	bl	8001480 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b64      	cmp	r3, #100	@ 0x64
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e21f      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003172:	4b61      	ldr	r3, [pc, #388]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0f0      	beq.n	8003160 <HAL_RCC_OscConfig+0xe8>
 800317e:	e014      	b.n	80031aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003180:	f7fe f97e 	bl	8001480 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003188:	f7fe f97a 	bl	8001480 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b64      	cmp	r3, #100	@ 0x64
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e20b      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800319a:	4b57      	ldr	r3, [pc, #348]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x110>
 80031a6:	e000      	b.n	80031aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d069      	beq.n	800328a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031b6:	4b50      	ldr	r3, [pc, #320]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00b      	beq.n	80031da <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031c2:	4b4d      	ldr	r3, [pc, #308]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f003 030c 	and.w	r3, r3, #12
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d11c      	bne.n	8003208 <HAL_RCC_OscConfig+0x190>
 80031ce:	4b4a      	ldr	r3, [pc, #296]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d116      	bne.n	8003208 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031da:	4b47      	ldr	r3, [pc, #284]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d005      	beq.n	80031f2 <HAL_RCC_OscConfig+0x17a>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d001      	beq.n	80031f2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e1df      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f2:	4b41      	ldr	r3, [pc, #260]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	493d      	ldr	r1, [pc, #244]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003206:	e040      	b.n	800328a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d023      	beq.n	8003258 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003210:	4b39      	ldr	r3, [pc, #228]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a38      	ldr	r2, [pc, #224]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003216:	f043 0301 	orr.w	r3, r3, #1
 800321a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321c:	f7fe f930 	bl	8001480 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003224:	f7fe f92c 	bl	8001480 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e1bd      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003236:	4b30      	ldr	r3, [pc, #192]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003242:	4b2d      	ldr	r3, [pc, #180]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	4929      	ldr	r1, [pc, #164]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003252:	4313      	orrs	r3, r2
 8003254:	600b      	str	r3, [r1, #0]
 8003256:	e018      	b.n	800328a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003258:	4b27      	ldr	r3, [pc, #156]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a26      	ldr	r2, [pc, #152]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 800325e:	f023 0301 	bic.w	r3, r3, #1
 8003262:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003264:	f7fe f90c 	bl	8001480 <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800326c:	f7fe f908 	bl	8001480 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e199      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800327e:	4b1e      	ldr	r3, [pc, #120]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0308 	and.w	r3, r3, #8
 8003292:	2b00      	cmp	r3, #0
 8003294:	d038      	beq.n	8003308 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d019      	beq.n	80032d2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800329e:	4b16      	ldr	r3, [pc, #88]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80032a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032a2:	4a15      	ldr	r2, [pc, #84]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80032a4:	f043 0301 	orr.w	r3, r3, #1
 80032a8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032aa:	f7fe f8e9 	bl	8001480 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b0:	e008      	b.n	80032c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032b2:	f7fe f8e5 	bl	8001480 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e176      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c4:	4b0c      	ldr	r3, [pc, #48]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80032c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0f0      	beq.n	80032b2 <HAL_RCC_OscConfig+0x23a>
 80032d0:	e01a      	b.n	8003308 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d2:	4b09      	ldr	r3, [pc, #36]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80032d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032d6:	4a08      	ldr	r2, [pc, #32]	@ (80032f8 <HAL_RCC_OscConfig+0x280>)
 80032d8:	f023 0301 	bic.w	r3, r3, #1
 80032dc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032de:	f7fe f8cf 	bl	8001480 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e4:	e00a      	b.n	80032fc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e6:	f7fe f8cb 	bl	8001480 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d903      	bls.n	80032fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e15c      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
 80032f8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032fc:	4b91      	ldr	r3, [pc, #580]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80032fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1ee      	bne.n	80032e6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 80a4 	beq.w	800345e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003316:	4b8b      	ldr	r3, [pc, #556]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10d      	bne.n	800333e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003322:	4b88      	ldr	r3, [pc, #544]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003326:	4a87      	ldr	r2, [pc, #540]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003328:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800332c:	6413      	str	r3, [r2, #64]	@ 0x40
 800332e:	4b85      	ldr	r3, [pc, #532]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003336:	60bb      	str	r3, [r7, #8]
 8003338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800333a:	2301      	movs	r3, #1
 800333c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800333e:	4b82      	ldr	r3, [pc, #520]	@ (8003548 <HAL_RCC_OscConfig+0x4d0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d118      	bne.n	800337c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800334a:	4b7f      	ldr	r3, [pc, #508]	@ (8003548 <HAL_RCC_OscConfig+0x4d0>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a7e      	ldr	r2, [pc, #504]	@ (8003548 <HAL_RCC_OscConfig+0x4d0>)
 8003350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003354:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003356:	f7fe f893 	bl	8001480 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800335e:	f7fe f88f 	bl	8001480 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b64      	cmp	r3, #100	@ 0x64
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e120      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003370:	4b75      	ldr	r3, [pc, #468]	@ (8003548 <HAL_RCC_OscConfig+0x4d0>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0f0      	beq.n	800335e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d106      	bne.n	8003392 <HAL_RCC_OscConfig+0x31a>
 8003384:	4b6f      	ldr	r3, [pc, #444]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003388:	4a6e      	ldr	r2, [pc, #440]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 800338a:	f043 0301 	orr.w	r3, r3, #1
 800338e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003390:	e02d      	b.n	80033ee <HAL_RCC_OscConfig+0x376>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d10c      	bne.n	80033b4 <HAL_RCC_OscConfig+0x33c>
 800339a:	4b6a      	ldr	r3, [pc, #424]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 800339c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339e:	4a69      	ldr	r2, [pc, #420]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033a0:	f023 0301 	bic.w	r3, r3, #1
 80033a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80033a6:	4b67      	ldr	r3, [pc, #412]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033aa:	4a66      	ldr	r2, [pc, #408]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033ac:	f023 0304 	bic.w	r3, r3, #4
 80033b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80033b2:	e01c      	b.n	80033ee <HAL_RCC_OscConfig+0x376>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	2b05      	cmp	r3, #5
 80033ba:	d10c      	bne.n	80033d6 <HAL_RCC_OscConfig+0x35e>
 80033bc:	4b61      	ldr	r3, [pc, #388]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c0:	4a60      	ldr	r2, [pc, #384]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033c2:	f043 0304 	orr.w	r3, r3, #4
 80033c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033c8:	4b5e      	ldr	r3, [pc, #376]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033cc:	4a5d      	ldr	r2, [pc, #372]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80033d4:	e00b      	b.n	80033ee <HAL_RCC_OscConfig+0x376>
 80033d6:	4b5b      	ldr	r3, [pc, #364]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033da:	4a5a      	ldr	r2, [pc, #360]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80033e2:	4b58      	ldr	r3, [pc, #352]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e6:	4a57      	ldr	r2, [pc, #348]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80033e8:	f023 0304 	bic.w	r3, r3, #4
 80033ec:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d015      	beq.n	8003422 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f6:	f7fe f843 	bl	8001480 <HAL_GetTick>
 80033fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fc:	e00a      	b.n	8003414 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033fe:	f7fe f83f 	bl	8001480 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	f241 3288 	movw	r2, #5000	@ 0x1388
 800340c:	4293      	cmp	r3, r2
 800340e:	d901      	bls.n	8003414 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e0ce      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003414:	4b4b      	ldr	r3, [pc, #300]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003416:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0ee      	beq.n	80033fe <HAL_RCC_OscConfig+0x386>
 8003420:	e014      	b.n	800344c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003422:	f7fe f82d 	bl	8001480 <HAL_GetTick>
 8003426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003428:	e00a      	b.n	8003440 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342a:	f7fe f829 	bl	8001480 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003438:	4293      	cmp	r3, r2
 800343a:	d901      	bls.n	8003440 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e0b8      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003440:	4b40      	ldr	r3, [pc, #256]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1ee      	bne.n	800342a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800344c:	7dfb      	ldrb	r3, [r7, #23]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d105      	bne.n	800345e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003452:	4b3c      	ldr	r3, [pc, #240]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003456:	4a3b      	ldr	r2, [pc, #236]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003458:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800345c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 80a4 	beq.w	80035b0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003468:	4b36      	ldr	r3, [pc, #216]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f003 030c 	and.w	r3, r3, #12
 8003470:	2b08      	cmp	r3, #8
 8003472:	d06b      	beq.n	800354c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	2b02      	cmp	r3, #2
 800347a:	d149      	bne.n	8003510 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800347c:	4b31      	ldr	r3, [pc, #196]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a30      	ldr	r2, [pc, #192]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003482:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003488:	f7fd fffa 	bl	8001480 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003490:	f7fd fff6 	bl	8001480 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e087      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034a2:	4b28      	ldr	r3, [pc, #160]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f0      	bne.n	8003490 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	69da      	ldr	r2, [r3, #28]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	019b      	lsls	r3, r3, #6
 80034be:	431a      	orrs	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c4:	085b      	lsrs	r3, r3, #1
 80034c6:	3b01      	subs	r3, #1
 80034c8:	041b      	lsls	r3, r3, #16
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d0:	061b      	lsls	r3, r3, #24
 80034d2:	4313      	orrs	r3, r2
 80034d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80034d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80034da:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034dc:	4b19      	ldr	r3, [pc, #100]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a18      	ldr	r2, [pc, #96]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 80034e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e8:	f7fd ffca 	bl	8001480 <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ee:	e008      	b.n	8003502 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f0:	f7fd ffc6 	bl	8001480 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e057      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003502:	4b10      	ldr	r3, [pc, #64]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0f0      	beq.n	80034f0 <HAL_RCC_OscConfig+0x478>
 800350e:	e04f      	b.n	80035b0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003510:	4b0c      	ldr	r3, [pc, #48]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a0b      	ldr	r2, [pc, #44]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003516:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800351a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800351c:	f7fd ffb0 	bl	8001480 <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003524:	f7fd ffac 	bl	8001480 <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b02      	cmp	r3, #2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e03d      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003536:	4b03      	ldr	r3, [pc, #12]	@ (8003544 <HAL_RCC_OscConfig+0x4cc>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0x4ac>
 8003542:	e035      	b.n	80035b0 <HAL_RCC_OscConfig+0x538>
 8003544:	40023800 	.word	0x40023800
 8003548:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800354c:	4b1b      	ldr	r3, [pc, #108]	@ (80035bc <HAL_RCC_OscConfig+0x544>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d028      	beq.n	80035ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003564:	429a      	cmp	r2, r3
 8003566:	d121      	bne.n	80035ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003572:	429a      	cmp	r2, r3
 8003574:	d11a      	bne.n	80035ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800357c:	4013      	ands	r3, r2
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003582:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003584:	4293      	cmp	r3, r2
 8003586:	d111      	bne.n	80035ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003592:	085b      	lsrs	r3, r3, #1
 8003594:	3b01      	subs	r3, #1
 8003596:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003598:	429a      	cmp	r2, r3
 800359a:	d107      	bne.n	80035ac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d001      	beq.n	80035b0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e000      	b.n	80035b2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3718      	adds	r7, #24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40023800 	.word	0x40023800

080035c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e0d0      	b.n	800377a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 030f 	and.w	r3, r3, #15
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d910      	bls.n	8003608 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e6:	4b67      	ldr	r3, [pc, #412]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f023 020f 	bic.w	r2, r3, #15
 80035ee:	4965      	ldr	r1, [pc, #404]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f6:	4b63      	ldr	r3, [pc, #396]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	429a      	cmp	r2, r3
 8003602:	d001      	beq.n	8003608 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e0b8      	b.n	800377a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d020      	beq.n	8003656 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0304 	and.w	r3, r3, #4
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003620:	4b59      	ldr	r3, [pc, #356]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	4a58      	ldr	r2, [pc, #352]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003626:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800362a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	d005      	beq.n	8003644 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003638:	4b53      	ldr	r3, [pc, #332]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	4a52      	ldr	r2, [pc, #328]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 800363e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003642:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003644:	4b50      	ldr	r3, [pc, #320]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	494d      	ldr	r1, [pc, #308]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003652:	4313      	orrs	r3, r2
 8003654:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d040      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d107      	bne.n	800367a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366a:	4b47      	ldr	r3, [pc, #284]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d115      	bne.n	80036a2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e07f      	b.n	800377a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2b02      	cmp	r3, #2
 8003680:	d107      	bne.n	8003692 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003682:	4b41      	ldr	r3, [pc, #260]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d109      	bne.n	80036a2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e073      	b.n	800377a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003692:	4b3d      	ldr	r3, [pc, #244]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e06b      	b.n	800377a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036a2:	4b39      	ldr	r3, [pc, #228]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f023 0203 	bic.w	r2, r3, #3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	4936      	ldr	r1, [pc, #216]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036b4:	f7fd fee4 	bl	8001480 <HAL_GetTick>
 80036b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ba:	e00a      	b.n	80036d2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036bc:	f7fd fee0 	bl	8001480 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e053      	b.n	800377a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 020c 	and.w	r2, r3, #12
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d1eb      	bne.n	80036bc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036e4:	4b27      	ldr	r3, [pc, #156]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 030f 	and.w	r3, r3, #15
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d210      	bcs.n	8003714 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036f2:	4b24      	ldr	r3, [pc, #144]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f023 020f 	bic.w	r2, r3, #15
 80036fa:	4922      	ldr	r1, [pc, #136]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	4313      	orrs	r3, r2
 8003700:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003702:	4b20      	ldr	r3, [pc, #128]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d001      	beq.n	8003714 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e032      	b.n	800377a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b00      	cmp	r3, #0
 800371e:	d008      	beq.n	8003732 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003720:	4b19      	ldr	r3, [pc, #100]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	4916      	ldr	r1, [pc, #88]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 800372e:	4313      	orrs	r3, r2
 8003730:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0308 	and.w	r3, r3, #8
 800373a:	2b00      	cmp	r3, #0
 800373c:	d009      	beq.n	8003752 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800373e:	4b12      	ldr	r3, [pc, #72]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	490e      	ldr	r1, [pc, #56]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 800374e:	4313      	orrs	r3, r2
 8003750:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003752:	f000 f821 	bl	8003798 <HAL_RCC_GetSysClockFreq>
 8003756:	4602      	mov	r2, r0
 8003758:	4b0b      	ldr	r3, [pc, #44]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	091b      	lsrs	r3, r3, #4
 800375e:	f003 030f 	and.w	r3, r3, #15
 8003762:	490a      	ldr	r1, [pc, #40]	@ (800378c <HAL_RCC_ClockConfig+0x1cc>)
 8003764:	5ccb      	ldrb	r3, [r1, r3]
 8003766:	fa22 f303 	lsr.w	r3, r2, r3
 800376a:	4a09      	ldr	r2, [pc, #36]	@ (8003790 <HAL_RCC_ClockConfig+0x1d0>)
 800376c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800376e:	4b09      	ldr	r3, [pc, #36]	@ (8003794 <HAL_RCC_ClockConfig+0x1d4>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f7fd fe40 	bl	80013f8 <HAL_InitTick>

  return HAL_OK;
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	40023c00 	.word	0x40023c00
 8003788:	40023800 	.word	0x40023800
 800378c:	0800a2e8 	.word	0x0800a2e8
 8003790:	2000000c 	.word	0x2000000c
 8003794:	20000010 	.word	0x20000010

08003798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800379c:	b094      	sub	sp, #80	@ 0x50
 800379e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80037a0:	2300      	movs	r3, #0
 80037a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80037a4:	2300      	movs	r3, #0
 80037a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037a8:	2300      	movs	r3, #0
 80037aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80037ac:	2300      	movs	r3, #0
 80037ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037b0:	4b79      	ldr	r3, [pc, #484]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x200>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f003 030c 	and.w	r3, r3, #12
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d00d      	beq.n	80037d8 <HAL_RCC_GetSysClockFreq+0x40>
 80037bc:	2b08      	cmp	r3, #8
 80037be:	f200 80e1 	bhi.w	8003984 <HAL_RCC_GetSysClockFreq+0x1ec>
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <HAL_RCC_GetSysClockFreq+0x34>
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d003      	beq.n	80037d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80037ca:	e0db      	b.n	8003984 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037cc:	4b73      	ldr	r3, [pc, #460]	@ (800399c <HAL_RCC_GetSysClockFreq+0x204>)
 80037ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037d0:	e0db      	b.n	800398a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037d2:	4b72      	ldr	r3, [pc, #456]	@ (800399c <HAL_RCC_GetSysClockFreq+0x204>)
 80037d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037d6:	e0d8      	b.n	800398a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037d8:	4b6f      	ldr	r3, [pc, #444]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x200>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80037e2:	4b6d      	ldr	r3, [pc, #436]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x200>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d063      	beq.n	80038b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037ee:	4b6a      	ldr	r3, [pc, #424]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x200>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	099b      	lsrs	r3, r3, #6
 80037f4:	2200      	movs	r2, #0
 80037f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80037fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003800:	633b      	str	r3, [r7, #48]	@ 0x30
 8003802:	2300      	movs	r3, #0
 8003804:	637b      	str	r3, [r7, #52]	@ 0x34
 8003806:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800380a:	4622      	mov	r2, r4
 800380c:	462b      	mov	r3, r5
 800380e:	f04f 0000 	mov.w	r0, #0
 8003812:	f04f 0100 	mov.w	r1, #0
 8003816:	0159      	lsls	r1, r3, #5
 8003818:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800381c:	0150      	lsls	r0, r2, #5
 800381e:	4602      	mov	r2, r0
 8003820:	460b      	mov	r3, r1
 8003822:	4621      	mov	r1, r4
 8003824:	1a51      	subs	r1, r2, r1
 8003826:	6139      	str	r1, [r7, #16]
 8003828:	4629      	mov	r1, r5
 800382a:	eb63 0301 	sbc.w	r3, r3, r1
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	f04f 0300 	mov.w	r3, #0
 8003838:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800383c:	4659      	mov	r1, fp
 800383e:	018b      	lsls	r3, r1, #6
 8003840:	4651      	mov	r1, sl
 8003842:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003846:	4651      	mov	r1, sl
 8003848:	018a      	lsls	r2, r1, #6
 800384a:	4651      	mov	r1, sl
 800384c:	ebb2 0801 	subs.w	r8, r2, r1
 8003850:	4659      	mov	r1, fp
 8003852:	eb63 0901 	sbc.w	r9, r3, r1
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	f04f 0300 	mov.w	r3, #0
 800385e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003862:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003866:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800386a:	4690      	mov	r8, r2
 800386c:	4699      	mov	r9, r3
 800386e:	4623      	mov	r3, r4
 8003870:	eb18 0303 	adds.w	r3, r8, r3
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	462b      	mov	r3, r5
 8003878:	eb49 0303 	adc.w	r3, r9, r3
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	f04f 0300 	mov.w	r3, #0
 8003886:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800388a:	4629      	mov	r1, r5
 800388c:	028b      	lsls	r3, r1, #10
 800388e:	4621      	mov	r1, r4
 8003890:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003894:	4621      	mov	r1, r4
 8003896:	028a      	lsls	r2, r1, #10
 8003898:	4610      	mov	r0, r2
 800389a:	4619      	mov	r1, r3
 800389c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800389e:	2200      	movs	r2, #0
 80038a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038a8:	f7fc fd0a 	bl	80002c0 <__aeabi_uldivmod>
 80038ac:	4602      	mov	r2, r0
 80038ae:	460b      	mov	r3, r1
 80038b0:	4613      	mov	r3, r2
 80038b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038b4:	e058      	b.n	8003968 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038b6:	4b38      	ldr	r3, [pc, #224]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x200>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	099b      	lsrs	r3, r3, #6
 80038bc:	2200      	movs	r2, #0
 80038be:	4618      	mov	r0, r3
 80038c0:	4611      	mov	r1, r2
 80038c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038c6:	623b      	str	r3, [r7, #32]
 80038c8:	2300      	movs	r3, #0
 80038ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80038cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038d0:	4642      	mov	r2, r8
 80038d2:	464b      	mov	r3, r9
 80038d4:	f04f 0000 	mov.w	r0, #0
 80038d8:	f04f 0100 	mov.w	r1, #0
 80038dc:	0159      	lsls	r1, r3, #5
 80038de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038e2:	0150      	lsls	r0, r2, #5
 80038e4:	4602      	mov	r2, r0
 80038e6:	460b      	mov	r3, r1
 80038e8:	4641      	mov	r1, r8
 80038ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80038ee:	4649      	mov	r1, r9
 80038f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003900:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003904:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003908:	ebb2 040a 	subs.w	r4, r2, sl
 800390c:	eb63 050b 	sbc.w	r5, r3, fp
 8003910:	f04f 0200 	mov.w	r2, #0
 8003914:	f04f 0300 	mov.w	r3, #0
 8003918:	00eb      	lsls	r3, r5, #3
 800391a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800391e:	00e2      	lsls	r2, r4, #3
 8003920:	4614      	mov	r4, r2
 8003922:	461d      	mov	r5, r3
 8003924:	4643      	mov	r3, r8
 8003926:	18e3      	adds	r3, r4, r3
 8003928:	603b      	str	r3, [r7, #0]
 800392a:	464b      	mov	r3, r9
 800392c:	eb45 0303 	adc.w	r3, r5, r3
 8003930:	607b      	str	r3, [r7, #4]
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800393e:	4629      	mov	r1, r5
 8003940:	028b      	lsls	r3, r1, #10
 8003942:	4621      	mov	r1, r4
 8003944:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003948:	4621      	mov	r1, r4
 800394a:	028a      	lsls	r2, r1, #10
 800394c:	4610      	mov	r0, r2
 800394e:	4619      	mov	r1, r3
 8003950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003952:	2200      	movs	r2, #0
 8003954:	61bb      	str	r3, [r7, #24]
 8003956:	61fa      	str	r2, [r7, #28]
 8003958:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800395c:	f7fc fcb0 	bl	80002c0 <__aeabi_uldivmod>
 8003960:	4602      	mov	r2, r0
 8003962:	460b      	mov	r3, r1
 8003964:	4613      	mov	r3, r2
 8003966:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003968:	4b0b      	ldr	r3, [pc, #44]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x200>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	0c1b      	lsrs	r3, r3, #16
 800396e:	f003 0303 	and.w	r3, r3, #3
 8003972:	3301      	adds	r3, #1
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003978:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800397a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800397c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003980:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003982:	e002      	b.n	800398a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <HAL_RCC_GetSysClockFreq+0x204>)
 8003986:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003988:	bf00      	nop
    }
  }
  return sysclockfreq;
 800398a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800398c:	4618      	mov	r0, r3
 800398e:	3750      	adds	r7, #80	@ 0x50
 8003990:	46bd      	mov	sp, r7
 8003992:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003996:	bf00      	nop
 8003998:	40023800 	.word	0x40023800
 800399c:	00f42400 	.word	0x00f42400

080039a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039a4:	4b03      	ldr	r3, [pc, #12]	@ (80039b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039a6:	681b      	ldr	r3, [r3, #0]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	2000000c 	.word	0x2000000c

080039b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b088      	sub	sp, #32
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80039c4:	2300      	movs	r3, #0
 80039c6:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80039cc:	2300      	movs	r3, #0
 80039ce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d012      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80039dc:	4b65      	ldr	r3, [pc, #404]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	4a64      	ldr	r2, [pc, #400]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039e2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80039e6:	6093      	str	r3, [r2, #8]
 80039e8:	4b62      	ldr	r3, [pc, #392]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039ea:	689a      	ldr	r2, [r3, #8]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f0:	4960      	ldr	r1, [pc, #384]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80039fe:	2301      	movs	r3, #1
 8003a00:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d017      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a0e:	4b59      	ldr	r3, [pc, #356]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a14:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a1c:	4955      	ldr	r1, [pc, #340]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a2c:	d101      	bne.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d017      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a4a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a58:	4946      	ldr	r1, [pc, #280]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a68:	d101      	bne.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8003a76:	2301      	movs	r3, #1
 8003a78:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0320 	and.w	r3, r3, #32
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 808b 	beq.w	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a88:	4b3a      	ldr	r3, [pc, #232]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8c:	4a39      	ldr	r2, [pc, #228]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a92:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a94:	4b37      	ldr	r3, [pc, #220]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a9c:	60fb      	str	r3, [r7, #12]
 8003a9e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003aa0:	4b35      	ldr	r3, [pc, #212]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a34      	ldr	r2, [pc, #208]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aac:	f7fd fce8 	bl	8001480 <HAL_GetTick>
 8003ab0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab4:	f7fd fce4 	bl	8001480 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b64      	cmp	r3, #100	@ 0x64
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e2bc      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003ac6:	4b2c      	ldr	r3, [pc, #176]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ad2:	4b28      	ldr	r3, [pc, #160]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ada:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d035      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d02e      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003af0:	4b20      	ldr	r3, [pc, #128]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003af8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003afa:	4b1e      	ldr	r3, [pc, #120]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afe:	4a1d      	ldr	r2, [pc, #116]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b04:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b06:	4b1b      	ldr	r3, [pc, #108]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0a:	4a1a      	ldr	r2, [pc, #104]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b10:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003b12:	4a18      	ldr	r2, [pc, #96]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b18:	4b16      	ldr	r3, [pc, #88]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d114      	bne.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b24:	f7fd fcac 	bl	8001480 <HAL_GetTick>
 8003b28:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b2a:	e00a      	b.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b2c:	f7fd fca8 	bl	8001480 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e27e      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b42:	4b0c      	ldr	r3, [pc, #48]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d0ee      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b5a:	d111      	bne.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003b5c:	4b05      	ldr	r3, [pc, #20]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003b68:	4b04      	ldr	r3, [pc, #16]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003b6a:	400b      	ands	r3, r1
 8003b6c:	4901      	ldr	r1, [pc, #4]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	608b      	str	r3, [r1, #8]
 8003b72:	e00b      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003b74:	40023800 	.word	0x40023800
 8003b78:	40007000 	.word	0x40007000
 8003b7c:	0ffffcff 	.word	0x0ffffcff
 8003b80:	4ba4      	ldr	r3, [pc, #656]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	4aa3      	ldr	r2, [pc, #652]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b86:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003b8a:	6093      	str	r3, [r2, #8]
 8003b8c:	4ba1      	ldr	r3, [pc, #644]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b98:	499e      	ldr	r1, [pc, #632]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0310 	and.w	r3, r3, #16
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d010      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003baa:	4b9a      	ldr	r3, [pc, #616]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bb0:	4a98      	ldr	r2, [pc, #608]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bb6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003bba:	4b96      	ldr	r3, [pc, #600]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc4:	4993      	ldr	r1, [pc, #588]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00a      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bd8:	4b8e      	ldr	r3, [pc, #568]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bde:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be6:	498b      	ldr	r1, [pc, #556]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bfa:	4b86      	ldr	r3, [pc, #536]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c08:	4982      	ldr	r1, [pc, #520]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00a      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c1c:	4b7d      	ldr	r3, [pc, #500]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c2a:	497a      	ldr	r1, [pc, #488]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00a      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c3e:	4b75      	ldr	r3, [pc, #468]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c44:	f023 0203 	bic.w	r2, r3, #3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c4c:	4971      	ldr	r1, [pc, #452]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00a      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c60:	4b6c      	ldr	r3, [pc, #432]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c66:	f023 020c 	bic.w	r2, r3, #12
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6e:	4969      	ldr	r1, [pc, #420]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00a      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c82:	4b64      	ldr	r3, [pc, #400]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c88:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c90:	4960      	ldr	r1, [pc, #384]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00a      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ca4:	4b5b      	ldr	r3, [pc, #364]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003caa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb2:	4958      	ldr	r1, [pc, #352]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00a      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cc6:	4b53      	ldr	r3, [pc, #332]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ccc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd4:	494f      	ldr	r1, [pc, #316]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00a      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003ce8:	4b4a      	ldr	r3, [pc, #296]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cf6:	4947      	ldr	r1, [pc, #284]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00a      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d0a:	4b42      	ldr	r3, [pc, #264]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d10:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d18:	493e      	ldr	r1, [pc, #248]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00a      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d2c:	4b39      	ldr	r3, [pc, #228]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d32:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3a:	4936      	ldr	r1, [pc, #216]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d011      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003d4e:	4b31      	ldr	r3, [pc, #196]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d54:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d5c:	492d      	ldr	r1, [pc, #180]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d6c:	d101      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00a      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d7e:	4b25      	ldr	r3, [pc, #148]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d84:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d8c:	4921      	ldr	r1, [pc, #132]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00a      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003da0:	4b1c      	ldr	r3, [pc, #112]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dae:	4919      	ldr	r1, [pc, #100]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00a      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003dc2:	4b14      	ldr	r3, [pc, #80]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dd0:	4910      	ldr	r1, [pc, #64]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d006      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 809d 	beq.w	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003dec:	4b09      	ldr	r3, [pc, #36]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a08      	ldr	r2, [pc, #32]	@ (8003e14 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003df2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003df6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003df8:	f7fd fb42 	bl	8001480 <HAL_GetTick>
 8003dfc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003dfe:	e00b      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e00:	f7fd fb3e 	bl	8001480 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b64      	cmp	r3, #100	@ 0x64
 8003e0c:	d904      	bls.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e116      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003e12:	bf00      	nop
 8003e14:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e18:	4b8b      	ldr	r3, [pc, #556]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1ed      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d017      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d113      	bne.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e38:	4b83      	ldr	r3, [pc, #524]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e3e:	0e1b      	lsrs	r3, r3, #24
 8003e40:	f003 030f 	and.w	r3, r3, #15
 8003e44:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	019a      	lsls	r2, r3, #6
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	061b      	lsls	r3, r3, #24
 8003e50:	431a      	orrs	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	071b      	lsls	r3, r3, #28
 8003e58:	497b      	ldr	r1, [pc, #492]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d004      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e74:	d00a      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d024      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e8a:	d11f      	bne.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e8c:	4b6e      	ldr	r3, [pc, #440]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e92:	0f1b      	lsrs	r3, r3, #28
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	019a      	lsls	r2, r3, #6
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	061b      	lsls	r3, r3, #24
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	071b      	lsls	r3, r3, #28
 8003eac:	4966      	ldr	r1, [pc, #408]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003eb4:	4b64      	ldr	r3, [pc, #400]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003eba:	f023 021f 	bic.w	r2, r3, #31
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	4960      	ldr	r1, [pc, #384]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	019a      	lsls	r2, r3, #6
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	061b      	lsls	r3, r3, #24
 8003ee4:	431a      	orrs	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	071b      	lsls	r3, r3, #28
 8003eec:	4956      	ldr	r1, [pc, #344]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003ef4:	4b54      	ldr	r3, [pc, #336]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a53      	ldr	r2, [pc, #332]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003efa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003efe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f00:	f7fd fabe 	bl	8001480 <HAL_GetTick>
 8003f04:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f08:	f7fd faba 	bl	8001480 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b64      	cmp	r3, #100	@ 0x64
 8003f14:	d901      	bls.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e092      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f1a:	4b4b      	ldr	r3, [pc, #300]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f0      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	f040 8088 	bne.w	800403e <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003f2e:	4b46      	ldr	r3, [pc, #280]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a45      	ldr	r2, [pc, #276]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f3a:	f7fd faa1 	bl	8001480 <HAL_GetTick>
 8003f3e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f42:	f7fd fa9d 	bl	8001480 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b64      	cmp	r3, #100	@ 0x64
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e075      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f54:	4b3c      	ldr	r3, [pc, #240]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f60:	d0ef      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d009      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d024      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d120      	bne.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f90:	0c1b      	lsrs	r3, r3, #16
 8003f92:	f003 0303 	and.w	r3, r3, #3
 8003f96:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	691b      	ldr	r3, [r3, #16]
 8003f9c:	019a      	lsls	r2, r3, #6
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	041b      	lsls	r3, r3, #16
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	061b      	lsls	r3, r3, #24
 8003faa:	4927      	ldr	r1, [pc, #156]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003fb2:	4b25      	ldr	r3, [pc, #148]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fb8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	3b01      	subs	r3, #1
 8003fc2:	021b      	lsls	r3, r3, #8
 8003fc4:	4920      	ldr	r1, [pc, #128]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d018      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x652>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fdc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fe0:	d113      	bne.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003fe2:	4b19      	ldr	r3, [pc, #100]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe8:	0e1b      	lsrs	r3, r3, #24
 8003fea:	f003 030f 	and.w	r3, r3, #15
 8003fee:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	019a      	lsls	r2, r3, #6
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	041b      	lsls	r3, r3, #16
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	061b      	lsls	r3, r3, #24
 8004002:	4911      	ldr	r1, [pc, #68]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004004:	4313      	orrs	r3, r2
 8004006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800400a:	4b0f      	ldr	r3, [pc, #60]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a0e      	ldr	r2, [pc, #56]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004014:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004016:	f7fd fa33 	bl	8001480 <HAL_GetTick>
 800401a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800401c:	e008      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800401e:	f7fd fa2f 	bl	8001480 <HAL_GetTick>
 8004022:	4602      	mov	r2, r0
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	2b64      	cmp	r3, #100	@ 0x64
 800402a:	d901      	bls.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e007      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004030:	4b05      	ldr	r3, [pc, #20]	@ (8004048 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004038:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800403c:	d1ef      	bne.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3720      	adds	r7, #32
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40023800 	.word	0x40023800

0800404c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e09d      	b.n	800419a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	2b00      	cmp	r3, #0
 8004064:	d108      	bne.n	8004078 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800406e:	d009      	beq.n	8004084 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	61da      	str	r2, [r3, #28]
 8004076:	e005      	b.n	8004084 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d106      	bne.n	80040a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7fc ffea 	bl	8001078 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040c4:	d902      	bls.n	80040cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80040c6:	2300      	movs	r3, #0
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	e002      	b.n	80040d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80040cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80040da:	d007      	beq.n	80040ec <HAL_SPI_Init+0xa0>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040e4:	d002      	beq.n	80040ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80040fc:	431a      	orrs	r2, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	431a      	orrs	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	695b      	ldr	r3, [r3, #20]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	431a      	orrs	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800411a:	431a      	orrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	69db      	ldr	r3, [r3, #28]
 8004120:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004124:	431a      	orrs	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800412e:	ea42 0103 	orr.w	r1, r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004136:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	0c1b      	lsrs	r3, r3, #16
 8004148:	f003 0204 	and.w	r2, r3, #4
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004150:	f003 0310 	and.w	r3, r3, #16
 8004154:	431a      	orrs	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800415a:	f003 0308 	and.w	r3, r3, #8
 800415e:	431a      	orrs	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004168:	ea42 0103 	orr.w	r1, r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	69da      	ldr	r2, [r3, #28]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004188:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b088      	sub	sp, #32
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	60f8      	str	r0, [r7, #12]
 80041aa:	60b9      	str	r1, [r7, #8]
 80041ac:	603b      	str	r3, [r7, #0]
 80041ae:	4613      	mov	r3, r2
 80041b0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041b2:	f7fd f965 	bl	8001480 <HAL_GetTick>
 80041b6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80041b8:	88fb      	ldrh	r3, [r7, #6]
 80041ba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d001      	beq.n	80041cc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80041c8:	2302      	movs	r3, #2
 80041ca:	e15c      	b.n	8004486 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <HAL_SPI_Transmit+0x36>
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e154      	b.n	8004486 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d101      	bne.n	80041ea <HAL_SPI_Transmit+0x48>
 80041e6:	2302      	movs	r3, #2
 80041e8:	e14d      	b.n	8004486 <HAL_SPI_Transmit+0x2e4>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2203      	movs	r2, #3
 80041f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	88fa      	ldrh	r2, [r7, #6]
 800420a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	88fa      	ldrh	r2, [r7, #6]
 8004210:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800423c:	d10f      	bne.n	800425e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800424c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800425c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004268:	2b40      	cmp	r3, #64	@ 0x40
 800426a:	d007      	beq.n	800427c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800427a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004284:	d952      	bls.n	800432c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d002      	beq.n	8004294 <HAL_SPI_Transmit+0xf2>
 800428e:	8b7b      	ldrh	r3, [r7, #26]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d145      	bne.n	8004320 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004298:	881a      	ldrh	r2, [r3, #0]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a4:	1c9a      	adds	r2, r3, #2
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	3b01      	subs	r3, #1
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80042b8:	e032      	b.n	8004320 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f003 0302 	and.w	r3, r3, #2
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d112      	bne.n	80042ee <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042cc:	881a      	ldrh	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d8:	1c9a      	adds	r2, r3, #2
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042ec:	e018      	b.n	8004320 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042ee:	f7fd f8c7 	bl	8001480 <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d803      	bhi.n	8004306 <HAL_SPI_Transmit+0x164>
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004304:	d102      	bne.n	800430c <HAL_SPI_Transmit+0x16a>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d109      	bne.n	8004320 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e0b2      	b.n	8004486 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004324:	b29b      	uxth	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1c7      	bne.n	80042ba <HAL_SPI_Transmit+0x118>
 800432a:	e083      	b.n	8004434 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d002      	beq.n	800433a <HAL_SPI_Transmit+0x198>
 8004334:	8b7b      	ldrh	r3, [r7, #26]
 8004336:	2b01      	cmp	r3, #1
 8004338:	d177      	bne.n	800442a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b01      	cmp	r3, #1
 8004342:	d912      	bls.n	800436a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004348:	881a      	ldrh	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004354:	1c9a      	adds	r2, r3, #2
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800435e:	b29b      	uxth	r3, r3
 8004360:	3b02      	subs	r3, #2
 8004362:	b29a      	uxth	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004368:	e05f      	b.n	800442a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	330c      	adds	r3, #12
 8004374:	7812      	ldrb	r2, [r2, #0]
 8004376:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004386:	b29b      	uxth	r3, r3
 8004388:	3b01      	subs	r3, #1
 800438a:	b29a      	uxth	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004390:	e04b      	b.n	800442a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b02      	cmp	r3, #2
 800439e:	d12b      	bne.n	80043f8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d912      	bls.n	80043d0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ae:	881a      	ldrh	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ba:	1c9a      	adds	r2, r3, #2
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	3b02      	subs	r3, #2
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80043ce:	e02c      	b.n	800442a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	330c      	adds	r3, #12
 80043da:	7812      	ldrb	r2, [r2, #0]
 80043dc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e2:	1c5a      	adds	r2, r3, #1
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	3b01      	subs	r3, #1
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80043f6:	e018      	b.n	800442a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043f8:	f7fd f842 	bl	8001480 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	429a      	cmp	r2, r3
 8004406:	d803      	bhi.n	8004410 <HAL_SPI_Transmit+0x26e>
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800440e:	d102      	bne.n	8004416 <HAL_SPI_Transmit+0x274>
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d109      	bne.n	800442a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e02d      	b.n	8004486 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	d1ae      	bne.n	8004392 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004434:	69fa      	ldr	r2, [r7, #28]
 8004436:	6839      	ldr	r1, [r7, #0]
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f000 fd19 	bl	8004e70 <SPI_EndRxTxTransaction>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2220      	movs	r2, #32
 8004448:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10a      	bne.n	8004468 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004452:	2300      	movs	r3, #0
 8004454:	617b      	str	r3, [r7, #20]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	617b      	str	r3, [r7, #20]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	617b      	str	r3, [r7, #20]
 8004466:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800447c:	2b00      	cmp	r3, #0
 800447e:	d001      	beq.n	8004484 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e000      	b.n	8004486 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004484:	2300      	movs	r3, #0
  }
}
 8004486:	4618      	mov	r0, r3
 8004488:	3720      	adds	r7, #32
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b088      	sub	sp, #32
 8004492:	af02      	add	r7, sp, #8
 8004494:	60f8      	str	r0, [r7, #12]
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	603b      	str	r3, [r7, #0]
 800449a:	4613      	mov	r3, r2
 800449c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d001      	beq.n	80044ae <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80044aa:	2302      	movs	r3, #2
 80044ac:	e123      	b.n	80046f6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d002      	beq.n	80044ba <HAL_SPI_Receive+0x2c>
 80044b4:	88fb      	ldrh	r3, [r7, #6]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e11b      	b.n	80046f6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044c6:	d112      	bne.n	80044ee <HAL_SPI_Receive+0x60>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d10e      	bne.n	80044ee <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2204      	movs	r2, #4
 80044d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80044d8:	88fa      	ldrh	r2, [r7, #6]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	9300      	str	r3, [sp, #0]
 80044de:	4613      	mov	r3, r2
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	68b9      	ldr	r1, [r7, #8]
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f000 f90a 	bl	80046fe <HAL_SPI_TransmitReceive>
 80044ea:	4603      	mov	r3, r0
 80044ec:	e103      	b.n	80046f6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044ee:	f7fc ffc7 	bl	8001480 <HAL_GetTick>
 80044f2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d101      	bne.n	8004502 <HAL_SPI_Receive+0x74>
 80044fe:	2302      	movs	r3, #2
 8004500:	e0f9      	b.n	80046f6 <HAL_SPI_Receive+0x268>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2204      	movs	r2, #4
 800450e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	88fa      	ldrh	r2, [r7, #6]
 8004522:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	88fa      	ldrh	r2, [r7, #6]
 800452a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004554:	d908      	bls.n	8004568 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004564:	605a      	str	r2, [r3, #4]
 8004566:	e007      	b.n	8004578 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004576:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004580:	d10f      	bne.n	80045a2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004590:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80045a0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ac:	2b40      	cmp	r3, #64	@ 0x40
 80045ae:	d007      	beq.n	80045c0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045be:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045c8:	d875      	bhi.n	80046b6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80045ca:	e037      	b.n	800463c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d117      	bne.n	800460a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f103 020c 	add.w	r2, r3, #12
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e6:	7812      	ldrb	r2, [r2, #0]
 80045e8:	b2d2      	uxtb	r2, r2
 80045ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f0:	1c5a      	adds	r2, r3, #1
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004608:	e018      	b.n	800463c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800460a:	f7fc ff39 	bl	8001480 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d803      	bhi.n	8004622 <HAL_SPI_Receive+0x194>
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004620:	d102      	bne.n	8004628 <HAL_SPI_Receive+0x19a>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d109      	bne.n	800463c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e05c      	b.n	80046f6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004642:	b29b      	uxth	r3, r3
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1c1      	bne.n	80045cc <HAL_SPI_Receive+0x13e>
 8004648:	e03b      	b.n	80046c2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b01      	cmp	r3, #1
 8004656:	d115      	bne.n	8004684 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68da      	ldr	r2, [r3, #12]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004662:	b292      	uxth	r2, r2
 8004664:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466a:	1c9a      	adds	r2, r3, #2
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004676:	b29b      	uxth	r3, r3
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004682:	e018      	b.n	80046b6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004684:	f7fc fefc 	bl	8001480 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d803      	bhi.n	800469c <HAL_SPI_Receive+0x20e>
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800469a:	d102      	bne.n	80046a2 <HAL_SPI_Receive+0x214>
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d109      	bne.n	80046b6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e01f      	b.n	80046f6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046bc:	b29b      	uxth	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1c3      	bne.n	800464a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	6839      	ldr	r1, [r7, #0]
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 fb56 	bl	8004d78 <SPI_EndRxTransaction>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d002      	beq.n	80046d8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2220      	movs	r2, #32
 80046d6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e000      	b.n	80046f6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80046f4:	2300      	movs	r3, #0
  }
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3718      	adds	r7, #24
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b08a      	sub	sp, #40	@ 0x28
 8004702:	af00      	add	r7, sp, #0
 8004704:	60f8      	str	r0, [r7, #12]
 8004706:	60b9      	str	r1, [r7, #8]
 8004708:	607a      	str	r2, [r7, #4]
 800470a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800470c:	2301      	movs	r3, #1
 800470e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004710:	f7fc feb6 	bl	8001480 <HAL_GetTick>
 8004714:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800471c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004724:	887b      	ldrh	r3, [r7, #2]
 8004726:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004728:	887b      	ldrh	r3, [r7, #2]
 800472a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800472c:	7ffb      	ldrb	r3, [r7, #31]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d00c      	beq.n	800474c <HAL_SPI_TransmitReceive+0x4e>
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004738:	d106      	bne.n	8004748 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d102      	bne.n	8004748 <HAL_SPI_TransmitReceive+0x4a>
 8004742:	7ffb      	ldrb	r3, [r7, #31]
 8004744:	2b04      	cmp	r3, #4
 8004746:	d001      	beq.n	800474c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004748:	2302      	movs	r3, #2
 800474a:	e1f3      	b.n	8004b34 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d005      	beq.n	800475e <HAL_SPI_TransmitReceive+0x60>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d002      	beq.n	800475e <HAL_SPI_TransmitReceive+0x60>
 8004758:	887b      	ldrh	r3, [r7, #2]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e1e8      	b.n	8004b34 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004768:	2b01      	cmp	r3, #1
 800476a:	d101      	bne.n	8004770 <HAL_SPI_TransmitReceive+0x72>
 800476c:	2302      	movs	r3, #2
 800476e:	e1e1      	b.n	8004b34 <HAL_SPI_TransmitReceive+0x436>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2b04      	cmp	r3, #4
 8004782:	d003      	beq.n	800478c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2205      	movs	r2, #5
 8004788:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	887a      	ldrh	r2, [r7, #2]
 800479c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	887a      	ldrh	r2, [r7, #2]
 80047a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	887a      	ldrh	r2, [r7, #2]
 80047b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	887a      	ldrh	r2, [r7, #2]
 80047b8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047ce:	d802      	bhi.n	80047d6 <HAL_SPI_TransmitReceive+0xd8>
 80047d0:	8abb      	ldrh	r3, [r7, #20]
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d908      	bls.n	80047e8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80047e4:	605a      	str	r2, [r3, #4]
 80047e6:	e007      	b.n	80047f8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80047f6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004802:	2b40      	cmp	r3, #64	@ 0x40
 8004804:	d007      	beq.n	8004816 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004814:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800481e:	f240 8083 	bls.w	8004928 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d002      	beq.n	8004830 <HAL_SPI_TransmitReceive+0x132>
 800482a:	8afb      	ldrh	r3, [r7, #22]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d16f      	bne.n	8004910 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004834:	881a      	ldrh	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004840:	1c9a      	adds	r2, r3, #2
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800484a:	b29b      	uxth	r3, r3
 800484c:	3b01      	subs	r3, #1
 800484e:	b29a      	uxth	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004854:	e05c      	b.n	8004910 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b02      	cmp	r3, #2
 8004862:	d11b      	bne.n	800489c <HAL_SPI_TransmitReceive+0x19e>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004868:	b29b      	uxth	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d016      	beq.n	800489c <HAL_SPI_TransmitReceive+0x19e>
 800486e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004870:	2b01      	cmp	r3, #1
 8004872:	d113      	bne.n	800489c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004878:	881a      	ldrh	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004884:	1c9a      	adds	r2, r3, #2
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800488e:	b29b      	uxth	r3, r3
 8004890:	3b01      	subs	r3, #1
 8004892:	b29a      	uxth	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d11c      	bne.n	80048e4 <HAL_SPI_TransmitReceive+0x1e6>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d016      	beq.n	80048e4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c0:	b292      	uxth	r2, r2
 80048c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c8:	1c9a      	adds	r2, r3, #2
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	3b01      	subs	r3, #1
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048e0:	2301      	movs	r3, #1
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80048e4:	f7fc fdcc 	bl	8001480 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d80d      	bhi.n	8004910 <HAL_SPI_TransmitReceive+0x212>
 80048f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048fa:	d009      	beq.n	8004910 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e111      	b.n	8004b34 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004914:	b29b      	uxth	r3, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d19d      	bne.n	8004856 <HAL_SPI_TransmitReceive+0x158>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004920:	b29b      	uxth	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d197      	bne.n	8004856 <HAL_SPI_TransmitReceive+0x158>
 8004926:	e0e5      	b.n	8004af4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <HAL_SPI_TransmitReceive+0x23a>
 8004930:	8afb      	ldrh	r3, [r7, #22]
 8004932:	2b01      	cmp	r3, #1
 8004934:	f040 80d1 	bne.w	8004ada <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800493c:	b29b      	uxth	r3, r3
 800493e:	2b01      	cmp	r3, #1
 8004940:	d912      	bls.n	8004968 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004946:	881a      	ldrh	r2, [r3, #0]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004952:	1c9a      	adds	r2, r3, #2
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b02      	subs	r3, #2
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004966:	e0b8      	b.n	8004ada <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	330c      	adds	r3, #12
 8004972:	7812      	ldrb	r2, [r2, #0]
 8004974:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004984:	b29b      	uxth	r3, r3
 8004986:	3b01      	subs	r3, #1
 8004988:	b29a      	uxth	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800498e:	e0a4      	b.n	8004ada <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b02      	cmp	r3, #2
 800499c:	d134      	bne.n	8004a08 <HAL_SPI_TransmitReceive+0x30a>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d02f      	beq.n	8004a08 <HAL_SPI_TransmitReceive+0x30a>
 80049a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d12c      	bne.n	8004a08 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d912      	bls.n	80049de <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049bc:	881a      	ldrh	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c8:	1c9a      	adds	r2, r3, #2
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	3b02      	subs	r3, #2
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049dc:	e012      	b.n	8004a04 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	330c      	adds	r3, #12
 80049e8:	7812      	ldrb	r2, [r2, #0]
 80049ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	3b01      	subs	r3, #1
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d148      	bne.n	8004aa8 <HAL_SPI_TransmitReceive+0x3aa>
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d042      	beq.n	8004aa8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d923      	bls.n	8004a76 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	68da      	ldr	r2, [r3, #12]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a38:	b292      	uxth	r2, r2
 8004a3a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a40:	1c9a      	adds	r2, r3, #2
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	3b02      	subs	r3, #2
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d81f      	bhi.n	8004aa4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a72:	605a      	str	r2, [r3, #4]
 8004a74:	e016      	b.n	8004aa4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f103 020c 	add.w	r2, r3, #12
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a82:	7812      	ldrb	r2, [r2, #0]
 8004a84:	b2d2      	uxtb	r2, r2
 8004a86:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	1c5a      	adds	r2, r3, #1
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004aa8:	f7fc fcea 	bl	8001480 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	6a3b      	ldr	r3, [r7, #32]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d803      	bhi.n	8004ac0 <HAL_SPI_TransmitReceive+0x3c2>
 8004ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004abe:	d102      	bne.n	8004ac6 <HAL_SPI_TransmitReceive+0x3c8>
 8004ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d109      	bne.n	8004ada <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e02c      	b.n	8004b34 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f47f af55 	bne.w	8004990 <HAL_SPI_TransmitReceive+0x292>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f47f af4e 	bne.w	8004990 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004af4:	6a3a      	ldr	r2, [r7, #32]
 8004af6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 f9b9 	bl	8004e70 <SPI_EndRxTxTransaction>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d008      	beq.n	8004b16 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2220      	movs	r2, #32
 8004b08:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e00e      	b.n	8004b34 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e000      	b.n	8004b34 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004b32:	2300      	movs	r3, #0
  }
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3728      	adds	r7, #40	@ 0x28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b088      	sub	sp, #32
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	603b      	str	r3, [r7, #0]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b4c:	f7fc fc98 	bl	8001480 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b54:	1a9b      	subs	r3, r3, r2
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	4413      	add	r3, r2
 8004b5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b5c:	f7fc fc90 	bl	8001480 <HAL_GetTick>
 8004b60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b62:	4b39      	ldr	r3, [pc, #228]	@ (8004c48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	015b      	lsls	r3, r3, #5
 8004b68:	0d1b      	lsrs	r3, r3, #20
 8004b6a:	69fa      	ldr	r2, [r7, #28]
 8004b6c:	fb02 f303 	mul.w	r3, r2, r3
 8004b70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b72:	e055      	b.n	8004c20 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b7a:	d051      	beq.n	8004c20 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b7c:	f7fc fc80 	bl	8001480 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	69fa      	ldr	r2, [r7, #28]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d902      	bls.n	8004b92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d13d      	bne.n	8004c0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ba0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004baa:	d111      	bne.n	8004bd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bb4:	d004      	beq.n	8004bc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bbe:	d107      	bne.n	8004bd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bd8:	d10f      	bne.n	8004bfa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004be8:	601a      	str	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e018      	b.n	8004c40 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004c14:	2300      	movs	r3, #0
 8004c16:	61fb      	str	r3, [r7, #28]
 8004c18:	e002      	b.n	8004c20 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	3b01      	subs	r3, #1
 8004c1e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	689a      	ldr	r2, [r3, #8]
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	bf0c      	ite	eq
 8004c30:	2301      	moveq	r3, #1
 8004c32:	2300      	movne	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	461a      	mov	r2, r3
 8004c38:	79fb      	ldrb	r3, [r7, #7]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d19a      	bne.n	8004b74 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3720      	adds	r7, #32
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	2000000c 	.word	0x2000000c

08004c4c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b08a      	sub	sp, #40	@ 0x28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
 8004c58:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004c5e:	f7fc fc0f 	bl	8001480 <HAL_GetTick>
 8004c62:	4602      	mov	r2, r0
 8004c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c66:	1a9b      	subs	r3, r3, r2
 8004c68:	683a      	ldr	r2, [r7, #0]
 8004c6a:	4413      	add	r3, r2
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004c6e:	f7fc fc07 	bl	8001480 <HAL_GetTick>
 8004c72:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	330c      	adds	r3, #12
 8004c7a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004c7c:	4b3d      	ldr	r3, [pc, #244]	@ (8004d74 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	00da      	lsls	r2, r3, #3
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	0d1b      	lsrs	r3, r3, #20
 8004c8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c8e:	fb02 f303 	mul.w	r3, r2, r3
 8004c92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004c94:	e061      	b.n	8004d5a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c9c:	d107      	bne.n	8004cae <SPI_WaitFifoStateUntilTimeout+0x62>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d104      	bne.n	8004cae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004cac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cb4:	d051      	beq.n	8004d5a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004cb6:	f7fc fbe3 	bl	8001480 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	6a3b      	ldr	r3, [r7, #32]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d902      	bls.n	8004ccc <SPI_WaitFifoStateUntilTimeout+0x80>
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d13d      	bne.n	8004d48 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004cda:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ce4:	d111      	bne.n	8004d0a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cee:	d004      	beq.n	8004cfa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cf8:	d107      	bne.n	8004d0a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d12:	d10f      	bne.n	8004d34 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e011      	b.n	8004d6c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d102      	bne.n	8004d54 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d52:	e002      	b.n	8004d5a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	4013      	ands	r3, r2
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d195      	bne.n	8004c96 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3728      	adds	r7, #40	@ 0x28
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	2000000c 	.word	0x2000000c

08004d78 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b088      	sub	sp, #32
 8004d7c:	af02      	add	r7, sp, #8
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d8c:	d111      	bne.n	8004db2 <SPI_EndRxTransaction+0x3a>
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d96:	d004      	beq.n	8004da2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da0:	d107      	bne.n	8004db2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004db0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dba:	d112      	bne.n	8004de2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	2180      	movs	r1, #128	@ 0x80
 8004dc6:	68f8      	ldr	r0, [r7, #12]
 8004dc8:	f7ff feb8 	bl	8004b3c <SPI_WaitFlagStateUntilTimeout>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d021      	beq.n	8004e16 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dd6:	f043 0220 	orr.w	r2, r3, #32
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e03d      	b.n	8004e5e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004de2:	4b21      	ldr	r3, [pc, #132]	@ (8004e68 <SPI_EndRxTransaction+0xf0>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a21      	ldr	r2, [pc, #132]	@ (8004e6c <SPI_EndRxTransaction+0xf4>)
 8004de8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dec:	0d5b      	lsrs	r3, r3, #21
 8004dee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004df2:	fb02 f303 	mul.w	r3, r2, r3
 8004df6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00a      	beq.n	8004e14 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e0e:	2b80      	cmp	r3, #128	@ 0x80
 8004e10:	d0f2      	beq.n	8004df8 <SPI_EndRxTransaction+0x80>
 8004e12:	e000      	b.n	8004e16 <SPI_EndRxTransaction+0x9e>
        break;
 8004e14:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e1e:	d11d      	bne.n	8004e5c <SPI_EndRxTransaction+0xe4>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e28:	d004      	beq.n	8004e34 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e32:	d113      	bne.n	8004e5c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	9300      	str	r3, [sp, #0]
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f7ff ff03 	bl	8004c4c <SPI_WaitFifoStateUntilTimeout>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d007      	beq.n	8004e5c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e50:	f043 0220 	orr.w	r2, r3, #32
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e000      	b.n	8004e5e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3718      	adds	r7, #24
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	2000000c 	.word	0x2000000c
 8004e6c:	165e9f81 	.word	0x165e9f81

08004e70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b088      	sub	sp, #32
 8004e74:	af02      	add	r7, sp, #8
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f7ff fedf 	bl	8004c4c <SPI_WaitFifoStateUntilTimeout>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d007      	beq.n	8004ea4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e98:	f043 0220 	orr.w	r2, r3, #32
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e046      	b.n	8004f32 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ea4:	4b25      	ldr	r3, [pc, #148]	@ (8004f3c <SPI_EndRxTxTransaction+0xcc>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a25      	ldr	r2, [pc, #148]	@ (8004f40 <SPI_EndRxTxTransaction+0xd0>)
 8004eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8004eae:	0d5b      	lsrs	r3, r3, #21
 8004eb0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004eb4:	fb02 f303 	mul.w	r3, r2, r3
 8004eb8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ec2:	d112      	bne.n	8004eea <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	9300      	str	r3, [sp, #0]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	2180      	movs	r1, #128	@ 0x80
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f7ff fe34 	bl	8004b3c <SPI_WaitFlagStateUntilTimeout>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d016      	beq.n	8004f08 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ede:	f043 0220 	orr.w	r2, r3, #32
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e023      	b.n	8004f32 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00a      	beq.n	8004f06 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f00:	2b80      	cmp	r3, #128	@ 0x80
 8004f02:	d0f2      	beq.n	8004eea <SPI_EndRxTxTransaction+0x7a>
 8004f04:	e000      	b.n	8004f08 <SPI_EndRxTxTransaction+0x98>
        break;
 8004f06:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f7ff fe99 	bl	8004c4c <SPI_WaitFifoStateUntilTimeout>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d007      	beq.n	8004f30 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f24:	f043 0220 	orr.w	r2, r3, #32
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e000      	b.n	8004f32 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3718      	adds	r7, #24
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	2000000c 	.word	0x2000000c
 8004f40:	165e9f81 	.word	0x165e9f81

08004f44 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f44:	b084      	sub	sp, #16
 8004f46:	b580      	push	{r7, lr}
 8004f48:	b084      	sub	sp, #16
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
 8004f4e:	f107 001c 	add.w	r0, r7, #28
 8004f52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f56:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d127      	bne.n	8004fae <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8005058 <USB_CoreInit+0x114>)
 8004f70:	4013      	ands	r3, r2
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	f043 0210 	orr.w	r2, r3, #16
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004f8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d105      	bne.n	8004fa2 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f001 fb20 	bl	80065e8 <USB_CoreReset>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	73fb      	strb	r3, [r7, #15]
 8004fac:	e03c      	b.n	8005028 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8004fae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004fb2:	2b03      	cmp	r3, #3
 8004fb4:	d127      	bne.n	8005006 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68da      	ldr	r2, [r3, #12]
 8004fc6:	4b24      	ldr	r3, [pc, #144]	@ (8005058 <USB_CoreInit+0x114>)
 8004fc8:	4013      	ands	r3, r2
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	f023 0210 	bic.w	r2, r3, #16
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8004fe6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d105      	bne.n	8004ffa <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f001 faf4 	bl	80065e8 <USB_CoreReset>
 8005000:	4603      	mov	r3, r0
 8005002:	73fb      	strb	r3, [r7, #15]
 8005004:	e010      	b.n	8005028 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f001 fae8 	bl	80065e8 <USB_CoreReset>
 8005018:	4603      	mov	r3, r0
 800501a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005020:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005028:	7fbb      	ldrb	r3, [r7, #30]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d10b      	bne.n	8005046 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f043 0206 	orr.w	r2, r3, #6
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f043 0220 	orr.w	r2, r3, #32
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005046:	7bfb      	ldrb	r3, [r7, #15]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005052:	b004      	add	sp, #16
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	ffbdffbf 	.word	0xffbdffbf

0800505c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800505c:	b480      	push	{r7}
 800505e:	b087      	sub	sp, #28
 8005060:	af00      	add	r7, sp, #0
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	4613      	mov	r3, r2
 8005068:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800506a:	79fb      	ldrb	r3, [r7, #7]
 800506c:	2b02      	cmp	r3, #2
 800506e:	d165      	bne.n	800513c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4a41      	ldr	r2, [pc, #260]	@ (8005178 <USB_SetTurnaroundTime+0x11c>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d906      	bls.n	8005086 <USB_SetTurnaroundTime+0x2a>
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	4a40      	ldr	r2, [pc, #256]	@ (800517c <USB_SetTurnaroundTime+0x120>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d202      	bcs.n	8005086 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005080:	230f      	movs	r3, #15
 8005082:	617b      	str	r3, [r7, #20]
 8005084:	e062      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	4a3c      	ldr	r2, [pc, #240]	@ (800517c <USB_SetTurnaroundTime+0x120>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d306      	bcc.n	800509c <USB_SetTurnaroundTime+0x40>
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	4a3b      	ldr	r2, [pc, #236]	@ (8005180 <USB_SetTurnaroundTime+0x124>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d202      	bcs.n	800509c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005096:	230e      	movs	r3, #14
 8005098:	617b      	str	r3, [r7, #20]
 800509a:	e057      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	4a38      	ldr	r2, [pc, #224]	@ (8005180 <USB_SetTurnaroundTime+0x124>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d306      	bcc.n	80050b2 <USB_SetTurnaroundTime+0x56>
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	4a37      	ldr	r2, [pc, #220]	@ (8005184 <USB_SetTurnaroundTime+0x128>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d202      	bcs.n	80050b2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80050ac:	230d      	movs	r3, #13
 80050ae:	617b      	str	r3, [r7, #20]
 80050b0:	e04c      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	4a33      	ldr	r2, [pc, #204]	@ (8005184 <USB_SetTurnaroundTime+0x128>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d306      	bcc.n	80050c8 <USB_SetTurnaroundTime+0x6c>
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	4a32      	ldr	r2, [pc, #200]	@ (8005188 <USB_SetTurnaroundTime+0x12c>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d802      	bhi.n	80050c8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80050c2:	230c      	movs	r3, #12
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	e041      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4a2f      	ldr	r2, [pc, #188]	@ (8005188 <USB_SetTurnaroundTime+0x12c>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d906      	bls.n	80050de <USB_SetTurnaroundTime+0x82>
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	4a2e      	ldr	r2, [pc, #184]	@ (800518c <USB_SetTurnaroundTime+0x130>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d802      	bhi.n	80050de <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80050d8:	230b      	movs	r3, #11
 80050da:	617b      	str	r3, [r7, #20]
 80050dc:	e036      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	4a2a      	ldr	r2, [pc, #168]	@ (800518c <USB_SetTurnaroundTime+0x130>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d906      	bls.n	80050f4 <USB_SetTurnaroundTime+0x98>
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	4a29      	ldr	r2, [pc, #164]	@ (8005190 <USB_SetTurnaroundTime+0x134>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d802      	bhi.n	80050f4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80050ee:	230a      	movs	r3, #10
 80050f0:	617b      	str	r3, [r7, #20]
 80050f2:	e02b      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	4a26      	ldr	r2, [pc, #152]	@ (8005190 <USB_SetTurnaroundTime+0x134>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d906      	bls.n	800510a <USB_SetTurnaroundTime+0xae>
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	4a25      	ldr	r2, [pc, #148]	@ (8005194 <USB_SetTurnaroundTime+0x138>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d202      	bcs.n	800510a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005104:	2309      	movs	r3, #9
 8005106:	617b      	str	r3, [r7, #20]
 8005108:	e020      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	4a21      	ldr	r2, [pc, #132]	@ (8005194 <USB_SetTurnaroundTime+0x138>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d306      	bcc.n	8005120 <USB_SetTurnaroundTime+0xc4>
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	4a20      	ldr	r2, [pc, #128]	@ (8005198 <USB_SetTurnaroundTime+0x13c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d802      	bhi.n	8005120 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800511a:	2308      	movs	r3, #8
 800511c:	617b      	str	r3, [r7, #20]
 800511e:	e015      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	4a1d      	ldr	r2, [pc, #116]	@ (8005198 <USB_SetTurnaroundTime+0x13c>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d906      	bls.n	8005136 <USB_SetTurnaroundTime+0xda>
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	4a1c      	ldr	r2, [pc, #112]	@ (800519c <USB_SetTurnaroundTime+0x140>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d202      	bcs.n	8005136 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005130:	2307      	movs	r3, #7
 8005132:	617b      	str	r3, [r7, #20]
 8005134:	e00a      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005136:	2306      	movs	r3, #6
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	e007      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800513c:	79fb      	ldrb	r3, [r7, #7]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d102      	bne.n	8005148 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005142:	2309      	movs	r3, #9
 8005144:	617b      	str	r3, [r7, #20]
 8005146:	e001      	b.n	800514c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005148:	2309      	movs	r3, #9
 800514a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	029b      	lsls	r3, r3, #10
 8005160:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005164:	431a      	orrs	r2, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	371c      	adds	r7, #28
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	00d8acbf 	.word	0x00d8acbf
 800517c:	00e4e1c0 	.word	0x00e4e1c0
 8005180:	00f42400 	.word	0x00f42400
 8005184:	01067380 	.word	0x01067380
 8005188:	011a499f 	.word	0x011a499f
 800518c:	01312cff 	.word	0x01312cff
 8005190:	014ca43f 	.word	0x014ca43f
 8005194:	016e3600 	.word	0x016e3600
 8005198:	01a6ab1f 	.word	0x01a6ab1f
 800519c:	01e84800 	.word	0x01e84800

080051a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f043 0201 	orr.w	r2, r3, #1
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b083      	sub	sp, #12
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	f023 0201 	bic.w	r2, r3, #1
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051d6:	2300      	movs	r3, #0
}
 80051d8:	4618      	mov	r0, r3
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	460b      	mov	r3, r1
 80051ee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d115      	bne.n	8005232 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005212:	200a      	movs	r0, #10
 8005214:	f7fc f940 	bl	8001498 <HAL_Delay>
      ms += 10U;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	330a      	adds	r3, #10
 800521c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f001 f951 	bl	80064c6 <USB_GetMode>
 8005224:	4603      	mov	r3, r0
 8005226:	2b01      	cmp	r3, #1
 8005228:	d01e      	beq.n	8005268 <USB_SetCurrentMode+0x84>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2bc7      	cmp	r3, #199	@ 0xc7
 800522e:	d9f0      	bls.n	8005212 <USB_SetCurrentMode+0x2e>
 8005230:	e01a      	b.n	8005268 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005232:	78fb      	ldrb	r3, [r7, #3]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d115      	bne.n	8005264 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005244:	200a      	movs	r0, #10
 8005246:	f7fc f927 	bl	8001498 <HAL_Delay>
      ms += 10U;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	330a      	adds	r3, #10
 800524e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f001 f938 	bl	80064c6 <USB_GetMode>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d005      	beq.n	8005268 <USB_SetCurrentMode+0x84>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005260:	d9f0      	bls.n	8005244 <USB_SetCurrentMode+0x60>
 8005262:	e001      	b.n	8005268 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e005      	b.n	8005274 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2bc8      	cmp	r3, #200	@ 0xc8
 800526c:	d101      	bne.n	8005272 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e000      	b.n	8005274 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800527c:	b084      	sub	sp, #16
 800527e:	b580      	push	{r7, lr}
 8005280:	b086      	sub	sp, #24
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
 8005286:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800528a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800528e:	2300      	movs	r3, #0
 8005290:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005296:	2300      	movs	r3, #0
 8005298:	613b      	str	r3, [r7, #16]
 800529a:	e009      	b.n	80052b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	3340      	adds	r3, #64	@ 0x40
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	2200      	movs	r2, #0
 80052a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	3301      	adds	r3, #1
 80052ae:	613b      	str	r3, [r7, #16]
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	2b0e      	cmp	r3, #14
 80052b4:	d9f2      	bls.n	800529c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80052b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d11c      	bne.n	80052f8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052cc:	f043 0302 	orr.w	r3, r3, #2
 80052d0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052d6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	601a      	str	r2, [r3, #0]
 80052f6:	e005      	b.n	8005304 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800530a:	461a      	mov	r2, r3
 800530c:	2300      	movs	r3, #0
 800530e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005310:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005314:	2b01      	cmp	r3, #1
 8005316:	d10d      	bne.n	8005334 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005318:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800531c:	2b00      	cmp	r3, #0
 800531e:	d104      	bne.n	800532a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005320:	2100      	movs	r1, #0
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f97a 	bl	800561c <USB_SetDevSpeed>
 8005328:	e01a      	b.n	8005360 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800532a:	2101      	movs	r1, #1
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f975 	bl	800561c <USB_SetDevSpeed>
 8005332:	e015      	b.n	8005360 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005334:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005338:	2b03      	cmp	r3, #3
 800533a:	d10d      	bne.n	8005358 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800533c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005340:	2b00      	cmp	r3, #0
 8005342:	d104      	bne.n	800534e <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005344:	2100      	movs	r1, #0
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f968 	bl	800561c <USB_SetDevSpeed>
 800534c:	e008      	b.n	8005360 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800534e:	2101      	movs	r1, #1
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 f963 	bl	800561c <USB_SetDevSpeed>
 8005356:	e003      	b.n	8005360 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005358:	2103      	movs	r1, #3
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f95e 	bl	800561c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005360:	2110      	movs	r1, #16
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 f8fa 	bl	800555c <USB_FlushTxFifo>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d001      	beq.n	8005372 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f924 	bl	80055c0 <USB_FlushRxFifo>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005388:	461a      	mov	r2, r3
 800538a:	2300      	movs	r3, #0
 800538c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005394:	461a      	mov	r2, r3
 8005396:	2300      	movs	r3, #0
 8005398:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053a0:	461a      	mov	r2, r3
 80053a2:	2300      	movs	r3, #0
 80053a4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053a6:	2300      	movs	r3, #0
 80053a8:	613b      	str	r3, [r7, #16]
 80053aa:	e043      	b.n	8005434 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	015a      	lsls	r2, r3, #5
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4413      	add	r3, r2
 80053b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053c2:	d118      	bne.n	80053f6 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10a      	bne.n	80053e0 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	015a      	lsls	r2, r3, #5
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	4413      	add	r3, r2
 80053d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053d6:	461a      	mov	r2, r3
 80053d8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80053dc:	6013      	str	r3, [r2, #0]
 80053de:	e013      	b.n	8005408 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	015a      	lsls	r2, r3, #5
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	4413      	add	r3, r2
 80053e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ec:	461a      	mov	r2, r3
 80053ee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80053f2:	6013      	str	r3, [r2, #0]
 80053f4:	e008      	b.n	8005408 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	015a      	lsls	r2, r3, #5
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	4413      	add	r3, r2
 80053fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005402:	461a      	mov	r2, r3
 8005404:	2300      	movs	r3, #0
 8005406:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	015a      	lsls	r2, r3, #5
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	4413      	add	r3, r2
 8005410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005414:	461a      	mov	r2, r3
 8005416:	2300      	movs	r3, #0
 8005418:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	015a      	lsls	r2, r3, #5
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4413      	add	r3, r2
 8005422:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005426:	461a      	mov	r2, r3
 8005428:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800542c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	3301      	adds	r3, #1
 8005432:	613b      	str	r3, [r7, #16]
 8005434:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005438:	461a      	mov	r2, r3
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	4293      	cmp	r3, r2
 800543e:	d3b5      	bcc.n	80053ac <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005440:	2300      	movs	r3, #0
 8005442:	613b      	str	r3, [r7, #16]
 8005444:	e043      	b.n	80054ce <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	4413      	add	r3, r2
 800544e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005458:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800545c:	d118      	bne.n	8005490 <USB_DevInit+0x214>
    {
      if (i == 0U)
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10a      	bne.n	800547a <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	015a      	lsls	r2, r3, #5
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	4413      	add	r3, r2
 800546c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005470:	461a      	mov	r2, r3
 8005472:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005476:	6013      	str	r3, [r2, #0]
 8005478:	e013      	b.n	80054a2 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	015a      	lsls	r2, r3, #5
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	4413      	add	r3, r2
 8005482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005486:	461a      	mov	r2, r3
 8005488:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800548c:	6013      	str	r3, [r2, #0]
 800548e:	e008      	b.n	80054a2 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	015a      	lsls	r2, r3, #5
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	4413      	add	r3, r2
 8005498:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800549c:	461a      	mov	r2, r3
 800549e:	2300      	movs	r3, #0
 80054a0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	015a      	lsls	r2, r3, #5
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	4413      	add	r3, r2
 80054aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054ae:	461a      	mov	r2, r3
 80054b0:	2300      	movs	r3, #0
 80054b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	015a      	lsls	r2, r3, #5
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	4413      	add	r3, r2
 80054bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054c0:	461a      	mov	r2, r3
 80054c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80054c6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	3301      	adds	r3, #1
 80054cc:	613b      	str	r3, [r7, #16]
 80054ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80054d2:	461a      	mov	r2, r3
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d3b5      	bcc.n	8005446 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054ec:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80054fa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80054fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005500:	2b00      	cmp	r3, #0
 8005502:	d105      	bne.n	8005510 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	f043 0210 	orr.w	r2, r3, #16
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	699a      	ldr	r2, [r3, #24]
 8005514:	4b0f      	ldr	r3, [pc, #60]	@ (8005554 <USB_DevInit+0x2d8>)
 8005516:	4313      	orrs	r3, r2
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800551c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	f043 0208 	orr.w	r2, r3, #8
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005530:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005534:	2b01      	cmp	r3, #1
 8005536:	d105      	bne.n	8005544 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	699a      	ldr	r2, [r3, #24]
 800553c:	4b06      	ldr	r3, [pc, #24]	@ (8005558 <USB_DevInit+0x2dc>)
 800553e:	4313      	orrs	r3, r2
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005544:	7dfb      	ldrb	r3, [r7, #23]
}
 8005546:	4618      	mov	r0, r3
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005550:	b004      	add	sp, #16
 8005552:	4770      	bx	lr
 8005554:	803c3800 	.word	0x803c3800
 8005558:	40000004 	.word	0x40000004

0800555c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005566:	2300      	movs	r3, #0
 8005568:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	3301      	adds	r3, #1
 800556e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005576:	d901      	bls.n	800557c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	e01b      	b.n	80055b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	2b00      	cmp	r3, #0
 8005582:	daf2      	bge.n	800556a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005584:	2300      	movs	r3, #0
 8005586:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	019b      	lsls	r3, r3, #6
 800558c:	f043 0220 	orr.w	r2, r3, #32
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	3301      	adds	r3, #1
 8005598:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055a0:	d901      	bls.n	80055a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e006      	b.n	80055b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b20      	cmp	r3, #32
 80055b0:	d0f0      	beq.n	8005594 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3714      	adds	r7, #20
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055c8:	2300      	movs	r3, #0
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	3301      	adds	r3, #1
 80055d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055d8:	d901      	bls.n	80055de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e018      	b.n	8005610 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	daf2      	bge.n	80055cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80055e6:	2300      	movs	r3, #0
 80055e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2210      	movs	r2, #16
 80055ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	3301      	adds	r3, #1
 80055f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055fc:	d901      	bls.n	8005602 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80055fe:	2303      	movs	r3, #3
 8005600:	e006      	b.n	8005610 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f003 0310 	and.w	r3, r3, #16
 800560a:	2b10      	cmp	r3, #16
 800560c:	d0f0      	beq.n	80055f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	460b      	mov	r3, r1
 8005626:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	78fb      	ldrb	r3, [r7, #3]
 8005636:	68f9      	ldr	r1, [r7, #12]
 8005638:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800563c:	4313      	orrs	r3, r2
 800563e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800564e:	b480      	push	{r7}
 8005650:	b087      	sub	sp, #28
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f003 0306 	and.w	r3, r3, #6
 8005666:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d102      	bne.n	8005674 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800566e:	2300      	movs	r3, #0
 8005670:	75fb      	strb	r3, [r7, #23]
 8005672:	e00a      	b.n	800568a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2b02      	cmp	r3, #2
 8005678:	d002      	beq.n	8005680 <USB_GetDevSpeed+0x32>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b06      	cmp	r3, #6
 800567e:	d102      	bne.n	8005686 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005680:	2302      	movs	r3, #2
 8005682:	75fb      	strb	r3, [r7, #23]
 8005684:	e001      	b.n	800568a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005686:	230f      	movs	r3, #15
 8005688:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800568a:	7dfb      	ldrb	r3, [r7, #23]
}
 800568c:	4618      	mov	r0, r3
 800568e:	371c      	adds	r7, #28
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005698:	b480      	push	{r7}
 800569a:	b085      	sub	sp, #20
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	785b      	ldrb	r3, [r3, #1]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d139      	bne.n	8005728 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ba:	69da      	ldr	r2, [r3, #28]
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	781b      	ldrb	r3, [r3, #0]
 80056c0:	f003 030f 	and.w	r3, r3, #15
 80056c4:	2101      	movs	r1, #1
 80056c6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	68f9      	ldr	r1, [r7, #12]
 80056ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056d2:	4313      	orrs	r3, r2
 80056d4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	015a      	lsls	r2, r3, #5
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	4413      	add	r3, r2
 80056de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d153      	bne.n	8005794 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	791b      	ldrb	r3, [r3, #4]
 8005706:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005708:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	059b      	lsls	r3, r3, #22
 800570e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005710:	431a      	orrs	r2, r3
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	0159      	lsls	r1, r3, #5
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	440b      	add	r3, r1
 800571a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800571e:	4619      	mov	r1, r3
 8005720:	4b20      	ldr	r3, [pc, #128]	@ (80057a4 <USB_ActivateEndpoint+0x10c>)
 8005722:	4313      	orrs	r3, r2
 8005724:	600b      	str	r3, [r1, #0]
 8005726:	e035      	b.n	8005794 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800572e:	69da      	ldr	r2, [r3, #28]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	f003 030f 	and.w	r3, r3, #15
 8005738:	2101      	movs	r1, #1
 800573a:	fa01 f303 	lsl.w	r3, r1, r3
 800573e:	041b      	lsls	r3, r3, #16
 8005740:	68f9      	ldr	r1, [r7, #12]
 8005742:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005746:	4313      	orrs	r3, r2
 8005748:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	015a      	lsls	r2, r3, #5
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	4413      	add	r3, r2
 8005752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d119      	bne.n	8005794 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	015a      	lsls	r2, r3, #5
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4413      	add	r3, r2
 8005768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	791b      	ldrb	r3, [r3, #4]
 800577a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800577c:	430b      	orrs	r3, r1
 800577e:	431a      	orrs	r2, r3
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	0159      	lsls	r1, r3, #5
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	440b      	add	r3, r1
 8005788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800578c:	4619      	mov	r1, r3
 800578e:	4b05      	ldr	r3, [pc, #20]	@ (80057a4 <USB_ActivateEndpoint+0x10c>)
 8005790:	4313      	orrs	r3, r2
 8005792:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	10008000 	.word	0x10008000

080057a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	785b      	ldrb	r3, [r3, #1]
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d161      	bne.n	8005888 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	015a      	lsls	r2, r3, #5
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	4413      	add	r3, r2
 80057cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057da:	d11f      	bne.n	800581c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	015a      	lsls	r2, r3, #5
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	4413      	add	r3, r2
 80057e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68ba      	ldr	r2, [r7, #8]
 80057ec:	0151      	lsls	r1, r2, #5
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	440a      	add	r2, r1
 80057f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80057fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	015a      	lsls	r2, r3, #5
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	4413      	add	r3, r2
 8005804:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68ba      	ldr	r2, [r7, #8]
 800580c:	0151      	lsls	r1, r2, #5
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	440a      	add	r2, r1
 8005812:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005816:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800581a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005822:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	f003 030f 	and.w	r3, r3, #15
 800582c:	2101      	movs	r1, #1
 800582e:	fa01 f303 	lsl.w	r3, r1, r3
 8005832:	b29b      	uxth	r3, r3
 8005834:	43db      	mvns	r3, r3
 8005836:	68f9      	ldr	r1, [r7, #12]
 8005838:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800583c:	4013      	ands	r3, r2
 800583e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005846:	69da      	ldr	r2, [r3, #28]
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	f003 030f 	and.w	r3, r3, #15
 8005850:	2101      	movs	r1, #1
 8005852:	fa01 f303 	lsl.w	r3, r1, r3
 8005856:	b29b      	uxth	r3, r3
 8005858:	43db      	mvns	r3, r3
 800585a:	68f9      	ldr	r1, [r7, #12]
 800585c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005860:	4013      	ands	r3, r2
 8005862:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	015a      	lsls	r2, r3, #5
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	4413      	add	r3, r2
 800586c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	0159      	lsls	r1, r3, #5
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	440b      	add	r3, r1
 800587a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800587e:	4619      	mov	r1, r3
 8005880:	4b35      	ldr	r3, [pc, #212]	@ (8005958 <USB_DeactivateEndpoint+0x1b0>)
 8005882:	4013      	ands	r3, r2
 8005884:	600b      	str	r3, [r1, #0]
 8005886:	e060      	b.n	800594a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	015a      	lsls	r2, r3, #5
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	4413      	add	r3, r2
 8005890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800589a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800589e:	d11f      	bne.n	80058e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	015a      	lsls	r2, r3, #5
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	4413      	add	r3, r2
 80058a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68ba      	ldr	r2, [r7, #8]
 80058b0:	0151      	lsls	r1, r2, #5
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	440a      	add	r2, r1
 80058b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80058be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	015a      	lsls	r2, r3, #5
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	4413      	add	r3, r2
 80058c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	0151      	lsls	r1, r2, #5
 80058d2:	68fa      	ldr	r2, [r7, #12]
 80058d4:	440a      	add	r2, r1
 80058d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	f003 030f 	and.w	r3, r3, #15
 80058f0:	2101      	movs	r1, #1
 80058f2:	fa01 f303 	lsl.w	r3, r1, r3
 80058f6:	041b      	lsls	r3, r3, #16
 80058f8:	43db      	mvns	r3, r3
 80058fa:	68f9      	ldr	r1, [r7, #12]
 80058fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005900:	4013      	ands	r3, r2
 8005902:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800590a:	69da      	ldr	r2, [r3, #28]
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	781b      	ldrb	r3, [r3, #0]
 8005910:	f003 030f 	and.w	r3, r3, #15
 8005914:	2101      	movs	r1, #1
 8005916:	fa01 f303 	lsl.w	r3, r1, r3
 800591a:	041b      	lsls	r3, r3, #16
 800591c:	43db      	mvns	r3, r3
 800591e:	68f9      	ldr	r1, [r7, #12]
 8005920:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005924:	4013      	ands	r3, r2
 8005926:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	015a      	lsls	r2, r3, #5
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	4413      	add	r3, r2
 8005930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	0159      	lsls	r1, r3, #5
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	440b      	add	r3, r1
 800593e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005942:	4619      	mov	r1, r3
 8005944:	4b05      	ldr	r3, [pc, #20]	@ (800595c <USB_DeactivateEndpoint+0x1b4>)
 8005946:	4013      	ands	r3, r2
 8005948:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800594a:	2300      	movs	r3, #0
}
 800594c:	4618      	mov	r0, r3
 800594e:	3714      	adds	r7, #20
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	ec337800 	.word	0xec337800
 800595c:	eff37800 	.word	0xeff37800

08005960 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b08a      	sub	sp, #40	@ 0x28
 8005964:	af02      	add	r7, sp, #8
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	4613      	mov	r3, r2
 800596c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	785b      	ldrb	r3, [r3, #1]
 800597c:	2b01      	cmp	r3, #1
 800597e:	f040 8185 	bne.w	8005c8c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d132      	bne.n	80059f0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	015a      	lsls	r2, r3, #5
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	4413      	add	r3, r2
 8005992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005996:	691a      	ldr	r2, [r3, #16]
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	0159      	lsls	r1, r3, #5
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	440b      	add	r3, r1
 80059a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a4:	4619      	mov	r1, r3
 80059a6:	4ba7      	ldr	r3, [pc, #668]	@ (8005c44 <USB_EPStartXfer+0x2e4>)
 80059a8:	4013      	ands	r3, r2
 80059aa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	015a      	lsls	r2, r3, #5
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	4413      	add	r3, r2
 80059b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	0151      	lsls	r1, r2, #5
 80059be:	69fa      	ldr	r2, [r7, #28]
 80059c0:	440a      	add	r2, r1
 80059c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	015a      	lsls	r2, r3, #5
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	4413      	add	r3, r2
 80059d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059d8:	691a      	ldr	r2, [r3, #16]
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	0159      	lsls	r1, r3, #5
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	440b      	add	r3, r1
 80059e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e6:	4619      	mov	r1, r3
 80059e8:	4b97      	ldr	r3, [pc, #604]	@ (8005c48 <USB_EPStartXfer+0x2e8>)
 80059ea:	4013      	ands	r3, r2
 80059ec:	610b      	str	r3, [r1, #16]
 80059ee:	e097      	b.n	8005b20 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	015a      	lsls	r2, r3, #5
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	4413      	add	r3, r2
 80059f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059fc:	691a      	ldr	r2, [r3, #16]
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	0159      	lsls	r1, r3, #5
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	440b      	add	r3, r1
 8005a06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	4b8e      	ldr	r3, [pc, #568]	@ (8005c48 <USB_EPStartXfer+0x2e8>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	015a      	lsls	r2, r3, #5
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	4413      	add	r3, r2
 8005a1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a1e:	691a      	ldr	r2, [r3, #16]
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	0159      	lsls	r1, r3, #5
 8005a24:	69fb      	ldr	r3, [r7, #28]
 8005a26:	440b      	add	r3, r1
 8005a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	4b85      	ldr	r3, [pc, #532]	@ (8005c44 <USB_EPStartXfer+0x2e4>)
 8005a30:	4013      	ands	r3, r2
 8005a32:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d11a      	bne.n	8005a70 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	691a      	ldr	r2, [r3, #16]
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d903      	bls.n	8005a4e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	0151      	lsls	r1, r2, #5
 8005a60:	69fa      	ldr	r2, [r7, #28]
 8005a62:	440a      	add	r2, r1
 8005a64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a68:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a6c:	6113      	str	r3, [r2, #16]
 8005a6e:	e044      	b.n	8005afa <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	691a      	ldr	r2, [r3, #16]
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	4413      	add	r3, r2
 8005a7a:	1e5a      	subs	r2, r3, #1
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a84:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	015a      	lsls	r2, r3, #5
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a92:	691a      	ldr	r2, [r3, #16]
 8005a94:	8afb      	ldrh	r3, [r7, #22]
 8005a96:	04d9      	lsls	r1, r3, #19
 8005a98:	4b6c      	ldr	r3, [pc, #432]	@ (8005c4c <USB_EPStartXfer+0x2ec>)
 8005a9a:	400b      	ands	r3, r1
 8005a9c:	69b9      	ldr	r1, [r7, #24]
 8005a9e:	0148      	lsls	r0, r1, #5
 8005aa0:	69f9      	ldr	r1, [r7, #28]
 8005aa2:	4401      	add	r1, r0
 8005aa4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	791b      	ldrb	r3, [r3, #4]
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d122      	bne.n	8005afa <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	015a      	lsls	r2, r3, #5
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	4413      	add	r3, r2
 8005abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	69ba      	ldr	r2, [r7, #24]
 8005ac4:	0151      	lsls	r1, r2, #5
 8005ac6:	69fa      	ldr	r2, [r7, #28]
 8005ac8:	440a      	add	r2, r1
 8005aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ace:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005ad2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	015a      	lsls	r2, r3, #5
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	4413      	add	r3, r2
 8005adc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ae0:	691a      	ldr	r2, [r3, #16]
 8005ae2:	8afb      	ldrh	r3, [r7, #22]
 8005ae4:	075b      	lsls	r3, r3, #29
 8005ae6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005aea:	69b9      	ldr	r1, [r7, #24]
 8005aec:	0148      	lsls	r0, r1, #5
 8005aee:	69f9      	ldr	r1, [r7, #28]
 8005af0:	4401      	add	r1, r0
 8005af2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005af6:	4313      	orrs	r3, r2
 8005af8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	015a      	lsls	r2, r3, #5
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	4413      	add	r3, r2
 8005b02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b10:	69b9      	ldr	r1, [r7, #24]
 8005b12:	0148      	lsls	r0, r1, #5
 8005b14:	69f9      	ldr	r1, [r7, #28]
 8005b16:	4401      	add	r1, r0
 8005b18:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005b20:	79fb      	ldrb	r3, [r7, #7]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d14b      	bne.n	8005bbe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	69db      	ldr	r3, [r3, #28]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d009      	beq.n	8005b42 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	015a      	lsls	r2, r3, #5
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	4413      	add	r3, r2
 8005b36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	69db      	ldr	r3, [r3, #28]
 8005b40:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	791b      	ldrb	r3, [r3, #4]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d128      	bne.n	8005b9c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d110      	bne.n	8005b7c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	015a      	lsls	r2, r3, #5
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	4413      	add	r3, r2
 8005b62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	0151      	lsls	r1, r2, #5
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	440a      	add	r2, r1
 8005b70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b78:	6013      	str	r3, [r2, #0]
 8005b7a:	e00f      	b.n	8005b9c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	015a      	lsls	r2, r3, #5
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	4413      	add	r3, r2
 8005b84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	69ba      	ldr	r2, [r7, #24]
 8005b8c:	0151      	lsls	r1, r2, #5
 8005b8e:	69fa      	ldr	r2, [r7, #28]
 8005b90:	440a      	add	r2, r1
 8005b92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b9a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	69ba      	ldr	r2, [r7, #24]
 8005bac:	0151      	lsls	r1, r2, #5
 8005bae:	69fa      	ldr	r2, [r7, #28]
 8005bb0:	440a      	add	r2, r1
 8005bb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bb6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	e169      	b.n	8005e92 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005bbe:	69bb      	ldr	r3, [r7, #24]
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	69ba      	ldr	r2, [r7, #24]
 8005bce:	0151      	lsls	r1, r2, #5
 8005bd0:	69fa      	ldr	r2, [r7, #28]
 8005bd2:	440a      	add	r2, r1
 8005bd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bd8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005bdc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	791b      	ldrb	r3, [r3, #4]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d015      	beq.n	8005c12 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f000 8151 	beq.w	8005e92 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bf6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	781b      	ldrb	r3, [r3, #0]
 8005bfc:	f003 030f 	and.w	r3, r3, #15
 8005c00:	2101      	movs	r1, #1
 8005c02:	fa01 f303 	lsl.w	r3, r1, r3
 8005c06:	69f9      	ldr	r1, [r7, #28]
 8005c08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	634b      	str	r3, [r1, #52]	@ 0x34
 8005c10:	e13f      	b.n	8005e92 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d116      	bne.n	8005c50 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	015a      	lsls	r2, r3, #5
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	4413      	add	r3, r2
 8005c2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	69ba      	ldr	r2, [r7, #24]
 8005c32:	0151      	lsls	r1, r2, #5
 8005c34:	69fa      	ldr	r2, [r7, #28]
 8005c36:	440a      	add	r2, r1
 8005c38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c40:	6013      	str	r3, [r2, #0]
 8005c42:	e015      	b.n	8005c70 <USB_EPStartXfer+0x310>
 8005c44:	e007ffff 	.word	0xe007ffff
 8005c48:	fff80000 	.word	0xfff80000
 8005c4c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	015a      	lsls	r2, r3, #5
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	4413      	add	r3, r2
 8005c58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	0151      	lsls	r1, r2, #5
 8005c62:	69fa      	ldr	r2, [r7, #28]
 8005c64:	440a      	add	r2, r1
 8005c66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c6e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	68d9      	ldr	r1, [r3, #12]
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	781a      	ldrb	r2, [r3, #0]
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	691b      	ldr	r3, [r3, #16]
 8005c7c:	b298      	uxth	r0, r3
 8005c7e:	79fb      	ldrb	r3, [r7, #7]
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	4603      	mov	r3, r0
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 f9b9 	bl	8005ffc <USB_WritePacket>
 8005c8a:	e102      	b.n	8005e92 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	015a      	lsls	r2, r3, #5
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	4413      	add	r3, r2
 8005c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c98:	691a      	ldr	r2, [r3, #16]
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	0159      	lsls	r1, r3, #5
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	440b      	add	r3, r1
 8005ca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	4b7c      	ldr	r3, [pc, #496]	@ (8005e9c <USB_EPStartXfer+0x53c>)
 8005caa:	4013      	ands	r3, r2
 8005cac:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cba:	691a      	ldr	r2, [r3, #16]
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	0159      	lsls	r1, r3, #5
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	440b      	add	r3, r1
 8005cc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cc8:	4619      	mov	r1, r3
 8005cca:	4b75      	ldr	r3, [pc, #468]	@ (8005ea0 <USB_EPStartXfer+0x540>)
 8005ccc:	4013      	ands	r3, r2
 8005cce:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d12f      	bne.n	8005d36 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d003      	beq.n	8005ce6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	689a      	ldr	r2, [r3, #8]
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	015a      	lsls	r2, r3, #5
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cfa:	691a      	ldr	r2, [r3, #16]
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d04:	69b9      	ldr	r1, [r7, #24]
 8005d06:	0148      	lsls	r0, r1, #5
 8005d08:	69f9      	ldr	r1, [r7, #28]
 8005d0a:	4401      	add	r1, r0
 8005d0c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d10:	4313      	orrs	r3, r2
 8005d12:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	015a      	lsls	r2, r3, #5
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	69ba      	ldr	r2, [r7, #24]
 8005d24:	0151      	lsls	r1, r2, #5
 8005d26:	69fa      	ldr	r2, [r7, #28]
 8005d28:	440a      	add	r2, r1
 8005d2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d2e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d32:	6113      	str	r3, [r2, #16]
 8005d34:	e05f      	b.n	8005df6 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d123      	bne.n	8005d86 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d4a:	691a      	ldr	r2, [r3, #16]
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d54:	69b9      	ldr	r1, [r7, #24]
 8005d56:	0148      	lsls	r0, r1, #5
 8005d58:	69f9      	ldr	r1, [r7, #28]
 8005d5a:	4401      	add	r1, r0
 8005d5c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d60:	4313      	orrs	r3, r2
 8005d62:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	015a      	lsls	r2, r3, #5
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	4413      	add	r3, r2
 8005d6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	0151      	lsls	r1, r2, #5
 8005d76:	69fa      	ldr	r2, [r7, #28]
 8005d78:	440a      	add	r2, r1
 8005d7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d7e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d82:	6113      	str	r3, [r2, #16]
 8005d84:	e037      	b.n	8005df6 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	691a      	ldr	r2, [r3, #16]
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	4413      	add	r3, r2
 8005d90:	1e5a      	subs	r2, r3, #1
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d9a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	8afa      	ldrh	r2, [r7, #22]
 8005da2:	fb03 f202 	mul.w	r2, r3, r2
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db6:	691a      	ldr	r2, [r3, #16]
 8005db8:	8afb      	ldrh	r3, [r7, #22]
 8005dba:	04d9      	lsls	r1, r3, #19
 8005dbc:	4b39      	ldr	r3, [pc, #228]	@ (8005ea4 <USB_EPStartXfer+0x544>)
 8005dbe:	400b      	ands	r3, r1
 8005dc0:	69b9      	ldr	r1, [r7, #24]
 8005dc2:	0148      	lsls	r0, r1, #5
 8005dc4:	69f9      	ldr	r1, [r7, #28]
 8005dc6:	4401      	add	r1, r0
 8005dc8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	015a      	lsls	r2, r3, #5
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	4413      	add	r3, r2
 8005dd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ddc:	691a      	ldr	r2, [r3, #16]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005de6:	69b9      	ldr	r1, [r7, #24]
 8005de8:	0148      	lsls	r0, r1, #5
 8005dea:	69f9      	ldr	r1, [r7, #28]
 8005dec:	4401      	add	r1, r0
 8005dee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005df2:	4313      	orrs	r3, r2
 8005df4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005df6:	79fb      	ldrb	r3, [r7, #7]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d10d      	bne.n	8005e18 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d009      	beq.n	8005e18 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	68d9      	ldr	r1, [r3, #12]
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	015a      	lsls	r2, r3, #5
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e14:	460a      	mov	r2, r1
 8005e16:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	791b      	ldrb	r3, [r3, #4]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d128      	bne.n	8005e72 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d110      	bne.n	8005e52 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	015a      	lsls	r2, r3, #5
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	4413      	add	r3, r2
 8005e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	69ba      	ldr	r2, [r7, #24]
 8005e40:	0151      	lsls	r1, r2, #5
 8005e42:	69fa      	ldr	r2, [r7, #28]
 8005e44:	440a      	add	r2, r1
 8005e46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e4a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e4e:	6013      	str	r3, [r2, #0]
 8005e50:	e00f      	b.n	8005e72 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	015a      	lsls	r2, r3, #5
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	4413      	add	r3, r2
 8005e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	69ba      	ldr	r2, [r7, #24]
 8005e62:	0151      	lsls	r1, r2, #5
 8005e64:	69fa      	ldr	r2, [r7, #28]
 8005e66:	440a      	add	r2, r1
 8005e68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e70:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	4413      	add	r3, r2
 8005e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	69ba      	ldr	r2, [r7, #24]
 8005e82:	0151      	lsls	r1, r2, #5
 8005e84:	69fa      	ldr	r2, [r7, #28]
 8005e86:	440a      	add	r2, r1
 8005e88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e8c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e90:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3720      	adds	r7, #32
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	fff80000 	.word	0xfff80000
 8005ea0:	e007ffff 	.word	0xe007ffff
 8005ea4:	1ff80000 	.word	0x1ff80000

08005ea8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	785b      	ldrb	r3, [r3, #1]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d14a      	bne.n	8005f5c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005eda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ede:	f040 8086 	bne.w	8005fee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	015a      	lsls	r2, r3, #5
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	4413      	add	r3, r2
 8005eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	7812      	ldrb	r2, [r2, #0]
 8005ef6:	0151      	lsls	r1, r2, #5
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	440a      	add	r2, r1
 8005efc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f04:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	015a      	lsls	r2, r3, #5
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	4413      	add	r3, r2
 8005f10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	683a      	ldr	r2, [r7, #0]
 8005f18:	7812      	ldrb	r2, [r2, #0]
 8005f1a:	0151      	lsls	r1, r2, #5
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	440a      	add	r2, r1
 8005f20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d902      	bls.n	8005f40 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	75fb      	strb	r3, [r7, #23]
          break;
 8005f3e:	e056      	b.n	8005fee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	015a      	lsls	r2, r3, #5
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	4413      	add	r3, r2
 8005f4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f58:	d0e7      	beq.n	8005f2a <USB_EPStopXfer+0x82>
 8005f5a:	e048      	b.n	8005fee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	015a      	lsls	r2, r3, #5
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	4413      	add	r3, r2
 8005f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f74:	d13b      	bne.n	8005fee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	015a      	lsls	r2, r3, #5
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	4413      	add	r3, r2
 8005f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	683a      	ldr	r2, [r7, #0]
 8005f88:	7812      	ldrb	r2, [r2, #0]
 8005f8a:	0151      	lsls	r1, r2, #5
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	440a      	add	r2, r1
 8005f90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f94:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f98:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	015a      	lsls	r2, r3, #5
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	4413      	add	r3, r2
 8005fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	7812      	ldrb	r2, [r2, #0]
 8005fae:	0151      	lsls	r1, r2, #5
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	440a      	add	r2, r1
 8005fb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fbc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	3301      	adds	r3, #1
 8005fc2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d902      	bls.n	8005fd4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	75fb      	strb	r3, [r7, #23]
          break;
 8005fd2:	e00c      	b.n	8005fee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	015a      	lsls	r2, r3, #5
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	4413      	add	r3, r2
 8005fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fec:	d0e7      	beq.n	8005fbe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	371c      	adds	r7, #28
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b089      	sub	sp, #36	@ 0x24
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	4611      	mov	r1, r2
 8006008:	461a      	mov	r2, r3
 800600a:	460b      	mov	r3, r1
 800600c:	71fb      	strb	r3, [r7, #7]
 800600e:	4613      	mov	r3, r2
 8006010:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800601a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800601e:	2b00      	cmp	r3, #0
 8006020:	d123      	bne.n	800606a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006022:	88bb      	ldrh	r3, [r7, #4]
 8006024:	3303      	adds	r3, #3
 8006026:	089b      	lsrs	r3, r3, #2
 8006028:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800602a:	2300      	movs	r3, #0
 800602c:	61bb      	str	r3, [r7, #24]
 800602e:	e018      	b.n	8006062 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006030:	79fb      	ldrb	r3, [r7, #7]
 8006032:	031a      	lsls	r2, r3, #12
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	4413      	add	r3, r2
 8006038:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800603c:	461a      	mov	r2, r3
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	3301      	adds	r3, #1
 8006048:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	3301      	adds	r3, #1
 800604e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	3301      	adds	r3, #1
 8006054:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	3301      	adds	r3, #1
 800605a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	3301      	adds	r3, #1
 8006060:	61bb      	str	r3, [r7, #24]
 8006062:	69ba      	ldr	r2, [r7, #24]
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	429a      	cmp	r2, r3
 8006068:	d3e2      	bcc.n	8006030 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3724      	adds	r7, #36	@ 0x24
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006078:	b480      	push	{r7}
 800607a:	b08b      	sub	sp, #44	@ 0x2c
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	4613      	mov	r3, r2
 8006084:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800608e:	88fb      	ldrh	r3, [r7, #6]
 8006090:	089b      	lsrs	r3, r3, #2
 8006092:	b29b      	uxth	r3, r3
 8006094:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006096:	88fb      	ldrh	r3, [r7, #6]
 8006098:	f003 0303 	and.w	r3, r3, #3
 800609c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800609e:	2300      	movs	r3, #0
 80060a0:	623b      	str	r3, [r7, #32]
 80060a2:	e014      	b.n	80060ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80060b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b2:	3301      	adds	r3, #1
 80060b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b8:	3301      	adds	r3, #1
 80060ba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060be:	3301      	adds	r3, #1
 80060c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80060c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c4:	3301      	adds	r3, #1
 80060c6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80060c8:	6a3b      	ldr	r3, [r7, #32]
 80060ca:	3301      	adds	r3, #1
 80060cc:	623b      	str	r3, [r7, #32]
 80060ce:	6a3a      	ldr	r2, [r7, #32]
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d3e6      	bcc.n	80060a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80060d6:	8bfb      	ldrh	r3, [r7, #30]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d01e      	beq.n	800611a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80060dc:	2300      	movs	r3, #0
 80060de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060e6:	461a      	mov	r2, r3
 80060e8:	f107 0310 	add.w	r3, r7, #16
 80060ec:	6812      	ldr	r2, [r2, #0]
 80060ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	6a3b      	ldr	r3, [r7, #32]
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	00db      	lsls	r3, r3, #3
 80060f8:	fa22 f303 	lsr.w	r3, r2, r3
 80060fc:	b2da      	uxtb	r2, r3
 80060fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006100:	701a      	strb	r2, [r3, #0]
      i++;
 8006102:	6a3b      	ldr	r3, [r7, #32]
 8006104:	3301      	adds	r3, #1
 8006106:	623b      	str	r3, [r7, #32]
      pDest++;
 8006108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610a:	3301      	adds	r3, #1
 800610c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800610e:	8bfb      	ldrh	r3, [r7, #30]
 8006110:	3b01      	subs	r3, #1
 8006112:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006114:	8bfb      	ldrh	r3, [r7, #30]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1ea      	bne.n	80060f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800611a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800611c:	4618      	mov	r0, r3
 800611e:	372c      	adds	r7, #44	@ 0x2c
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	785b      	ldrb	r3, [r3, #1]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d12c      	bne.n	800619e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	015a      	lsls	r2, r3, #5
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	4413      	add	r3, r2
 800614c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	db12      	blt.n	800617c <USB_EPSetStall+0x54>
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00f      	beq.n	800617c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	0151      	lsls	r1, r2, #5
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	440a      	add	r2, r1
 8006172:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006176:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800617a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	015a      	lsls	r2, r3, #5
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	4413      	add	r3, r2
 8006184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68ba      	ldr	r2, [r7, #8]
 800618c:	0151      	lsls	r1, r2, #5
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	440a      	add	r2, r1
 8006192:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006196:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	e02b      	b.n	80061f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	015a      	lsls	r2, r3, #5
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	4413      	add	r3, r2
 80061a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	db12      	blt.n	80061d6 <USB_EPSetStall+0xae>
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00f      	beq.n	80061d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	015a      	lsls	r2, r3, #5
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	4413      	add	r3, r2
 80061be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68ba      	ldr	r2, [r7, #8]
 80061c6:	0151      	lsls	r1, r2, #5
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	440a      	add	r2, r1
 80061cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	015a      	lsls	r2, r3, #5
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4413      	add	r3, r2
 80061de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	0151      	lsls	r1, r2, #5
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	440a      	add	r2, r1
 80061ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	785b      	ldrb	r3, [r3, #1]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d128      	bne.n	8006272 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	4413      	add	r3, r2
 8006228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	0151      	lsls	r1, r2, #5
 8006232:	68fa      	ldr	r2, [r7, #12]
 8006234:	440a      	add	r2, r1
 8006236:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800623a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800623e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	791b      	ldrb	r3, [r3, #4]
 8006244:	2b03      	cmp	r3, #3
 8006246:	d003      	beq.n	8006250 <USB_EPClearStall+0x4c>
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	791b      	ldrb	r3, [r3, #4]
 800624c:	2b02      	cmp	r3, #2
 800624e:	d138      	bne.n	80062c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	015a      	lsls	r2, r3, #5
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	4413      	add	r3, r2
 8006258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	0151      	lsls	r1, r2, #5
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	440a      	add	r2, r1
 8006266:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800626a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800626e:	6013      	str	r3, [r2, #0]
 8006270:	e027      	b.n	80062c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	4413      	add	r3, r2
 800627a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68ba      	ldr	r2, [r7, #8]
 8006282:	0151      	lsls	r1, r2, #5
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	440a      	add	r2, r1
 8006288:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800628c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006290:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	791b      	ldrb	r3, [r3, #4]
 8006296:	2b03      	cmp	r3, #3
 8006298:	d003      	beq.n	80062a2 <USB_EPClearStall+0x9e>
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	791b      	ldrb	r3, [r3, #4]
 800629e:	2b02      	cmp	r3, #2
 80062a0:	d10f      	bne.n	80062c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	015a      	lsls	r2, r3, #5
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	0151      	lsls	r1, r2, #5
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	440a      	add	r2, r1
 80062b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3714      	adds	r7, #20
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	460b      	mov	r3, r1
 80062da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062ee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80062f2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	78fb      	ldrb	r3, [r7, #3]
 80062fe:	011b      	lsls	r3, r3, #4
 8006300:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006304:	68f9      	ldr	r1, [r7, #12]
 8006306:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800630a:	4313      	orrs	r3, r2
 800630c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	3714      	adds	r7, #20
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006336:	f023 0303 	bic.w	r3, r3, #3
 800633a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	68fa      	ldr	r2, [r7, #12]
 8006346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800634a:	f023 0302 	bic.w	r3, r3, #2
 800634e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3714      	adds	r7, #20
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800635e:	b480      	push	{r7}
 8006360:	b085      	sub	sp, #20
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006378:	f023 0303 	bic.w	r3, r3, #3
 800637c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800638c:	f043 0302 	orr.w	r3, r3, #2
 8006390:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006392:	2300      	movs	r3, #0
}
 8006394:	4618      	mov	r0, r3
 8006396:	3714      	adds	r7, #20
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4013      	ands	r3, r2
 80063b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80063b8:	68fb      	ldr	r3, [r7, #12]
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr

080063c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b085      	sub	sp, #20
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063d8:	699b      	ldr	r3, [r3, #24]
 80063da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e2:	69db      	ldr	r3, [r3, #28]
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	4013      	ands	r3, r2
 80063e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	0c1b      	lsrs	r3, r3, #16
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3714      	adds	r7, #20
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b085      	sub	sp, #20
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006416:	69db      	ldr	r3, [r3, #28]
 8006418:	68ba      	ldr	r2, [r7, #8]
 800641a:	4013      	ands	r3, r2
 800641c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	b29b      	uxth	r3, r3
}
 8006422:	4618      	mov	r0, r3
 8006424:	3714      	adds	r7, #20
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr

0800642e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800642e:	b480      	push	{r7}
 8006430:	b085      	sub	sp, #20
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
 8006436:	460b      	mov	r3, r1
 8006438:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800643e:	78fb      	ldrb	r3, [r7, #3]
 8006440:	015a      	lsls	r2, r3, #5
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	4413      	add	r3, r2
 8006446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006454:	695b      	ldr	r3, [r3, #20]
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	4013      	ands	r3, r2
 800645a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800645c:	68bb      	ldr	r3, [r7, #8]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3714      	adds	r7, #20
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800646a:	b480      	push	{r7}
 800646c:	b087      	sub	sp, #28
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
 8006472:	460b      	mov	r3, r1
 8006474:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800648a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800648c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800648e:	78fb      	ldrb	r3, [r7, #3]
 8006490:	f003 030f 	and.w	r3, r3, #15
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	fa22 f303 	lsr.w	r3, r2, r3
 800649a:	01db      	lsls	r3, r3, #7
 800649c:	b2db      	uxtb	r3, r3
 800649e:	693a      	ldr	r2, [r7, #16]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80064a4:	78fb      	ldrb	r3, [r7, #3]
 80064a6:	015a      	lsls	r2, r3, #5
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	4413      	add	r3, r2
 80064ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	4013      	ands	r3, r2
 80064b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80064b8:	68bb      	ldr	r3, [r7, #8]
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	371c      	adds	r7, #28
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr

080064c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80064c6:	b480      	push	{r7}
 80064c8:	b083      	sub	sp, #12
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	f003 0301 	and.w	r3, r3, #1
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	370c      	adds	r7, #12
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
	...

080064e4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064fe:	4619      	mov	r1, r3
 8006500:	4b09      	ldr	r3, [pc, #36]	@ (8006528 <USB_ActivateSetup+0x44>)
 8006502:	4013      	ands	r3, r2
 8006504:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006518:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800651a:	2300      	movs	r3, #0
}
 800651c:	4618      	mov	r0, r3
 800651e:	3714      	adds	r7, #20
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr
 8006528:	fffff800 	.word	0xfffff800

0800652c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800652c:	b480      	push	{r7}
 800652e:	b087      	sub	sp, #28
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	460b      	mov	r3, r1
 8006536:	607a      	str	r2, [r7, #4]
 8006538:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	333c      	adds	r3, #60	@ 0x3c
 8006542:	3304      	adds	r3, #4
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	4a26      	ldr	r2, [pc, #152]	@ (80065e4 <USB_EP0_OutStart+0xb8>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d90a      	bls.n	8006566 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800655c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006560:	d101      	bne.n	8006566 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006562:	2300      	movs	r3, #0
 8006564:	e037      	b.n	80065d6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800656c:	461a      	mov	r2, r3
 800656e:	2300      	movs	r3, #0
 8006570:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006580:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006584:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006594:	f043 0318 	orr.w	r3, r3, #24
 8006598:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065a8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80065ac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80065ae:	7afb      	ldrb	r3, [r7, #11]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d10f      	bne.n	80065d4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ba:	461a      	mov	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	697a      	ldr	r2, [r7, #20]
 80065ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065ce:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80065d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	371c      	adds	r7, #28
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	4f54300a 	.word	0x4f54300a

080065e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	3301      	adds	r3, #1
 80065f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006600:	d901      	bls.n	8006606 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e022      	b.n	800664c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	daf2      	bge.n	80065f4 <USB_CoreReset+0xc>

  count = 10U;
 800660e:	230a      	movs	r3, #10
 8006610:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006612:	e002      	b.n	800661a <USB_CoreReset+0x32>
  {
    count--;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	3b01      	subs	r3, #1
 8006618:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1f9      	bne.n	8006614 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	f043 0201 	orr.w	r2, r3, #1
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	3301      	adds	r3, #1
 8006630:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006638:	d901      	bls.n	800663e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e006      	b.n	800664c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b01      	cmp	r3, #1
 8006648:	d0f0      	beq.n	800662c <USB_CoreReset+0x44>

  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3714      	adds	r7, #20
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800665c:	4904      	ldr	r1, [pc, #16]	@ (8006670 <MX_FATFS_Init+0x18>)
 800665e:	4805      	ldr	r0, [pc, #20]	@ (8006674 <MX_FATFS_Init+0x1c>)
 8006660:	f000 f8b0 	bl	80067c4 <FATFS_LinkDriver>
 8006664:	4603      	mov	r3, r0
 8006666:	461a      	mov	r2, r3
 8006668:	4b03      	ldr	r3, [pc, #12]	@ (8006678 <MX_FATFS_Init+0x20>)
 800666a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800666c:	bf00      	nop
 800666e:	bd80      	pop	{r7, pc}
 8006670:	2000027c 	.word	0x2000027c
 8006674:	20000018 	.word	0x20000018
 8006678:	20000278 	.word	0x20000278

0800667c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	4603      	mov	r3, r0
 8006684:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8006686:	4b06      	ldr	r3, [pc, #24]	@ (80066a0 <USER_initialize+0x24>)
 8006688:	2201      	movs	r2, #1
 800668a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800668c:	4b04      	ldr	r3, [pc, #16]	@ (80066a0 <USER_initialize+0x24>)
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8006692:	4618      	mov	r0, r3
 8006694:	370c      	adds	r7, #12
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	20000015 	.word	0x20000015

080066a4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	4603      	mov	r3, r0
 80066ac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80066ae:	4b06      	ldr	r3, [pc, #24]	@ (80066c8 <USER_status+0x24>)
 80066b0:	2201      	movs	r2, #1
 80066b2:	701a      	strb	r2, [r3, #0]
    return Stat;
 80066b4:	4b04      	ldr	r3, [pc, #16]	@ (80066c8 <USER_status+0x24>)
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	370c      	adds	r7, #12
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	20000015 	.word	0x20000015

080066cc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b085      	sub	sp, #20
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60b9      	str	r1, [r7, #8]
 80066d4:	607a      	str	r2, [r7, #4]
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	4603      	mov	r3, r0
 80066da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80066dc:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3714      	adds	r7, #20
 80066e2:	46bd      	mov	sp, r7
 80066e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e8:	4770      	bx	lr

080066ea <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80066ea:	b480      	push	{r7}
 80066ec:	b085      	sub	sp, #20
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	607a      	str	r2, [r7, #4]
 80066f4:	603b      	str	r3, [r7, #0]
 80066f6:	4603      	mov	r3, r0
 80066f8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80066fa:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3714      	adds	r7, #20
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	4603      	mov	r3, r0
 8006710:	603a      	str	r2, [r7, #0]
 8006712:	71fb      	strb	r3, [r7, #7]
 8006714:	460b      	mov	r3, r1
 8006716:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	73fb      	strb	r3, [r7, #15]
    return res;
 800671c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800671e:	4618      	mov	r0, r3
 8006720:	3714      	adds	r7, #20
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
	...

0800672c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800672c:	b480      	push	{r7}
 800672e:	b087      	sub	sp, #28
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	4613      	mov	r3, r2
 8006738:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800673a:	2301      	movs	r3, #1
 800673c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800673e:	2300      	movs	r3, #0
 8006740:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006742:	4b1f      	ldr	r3, [pc, #124]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 8006744:	7a5b      	ldrb	r3, [r3, #9]
 8006746:	b2db      	uxtb	r3, r3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d131      	bne.n	80067b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800674c:	4b1c      	ldr	r3, [pc, #112]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 800674e:	7a5b      	ldrb	r3, [r3, #9]
 8006750:	b2db      	uxtb	r3, r3
 8006752:	461a      	mov	r2, r3
 8006754:	4b1a      	ldr	r3, [pc, #104]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 8006756:	2100      	movs	r1, #0
 8006758:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800675a:	4b19      	ldr	r3, [pc, #100]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 800675c:	7a5b      	ldrb	r3, [r3, #9]
 800675e:	b2db      	uxtb	r3, r3
 8006760:	4a17      	ldr	r2, [pc, #92]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	4413      	add	r3, r2
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800676a:	4b15      	ldr	r3, [pc, #84]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 800676c:	7a5b      	ldrb	r3, [r3, #9]
 800676e:	b2db      	uxtb	r3, r3
 8006770:	461a      	mov	r2, r3
 8006772:	4b13      	ldr	r3, [pc, #76]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 8006774:	4413      	add	r3, r2
 8006776:	79fa      	ldrb	r2, [r7, #7]
 8006778:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800677a:	4b11      	ldr	r3, [pc, #68]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 800677c:	7a5b      	ldrb	r3, [r3, #9]
 800677e:	b2db      	uxtb	r3, r3
 8006780:	1c5a      	adds	r2, r3, #1
 8006782:	b2d1      	uxtb	r1, r2
 8006784:	4a0e      	ldr	r2, [pc, #56]	@ (80067c0 <FATFS_LinkDriverEx+0x94>)
 8006786:	7251      	strb	r1, [r2, #9]
 8006788:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800678a:	7dbb      	ldrb	r3, [r7, #22]
 800678c:	3330      	adds	r3, #48	@ 0x30
 800678e:	b2da      	uxtb	r2, r3
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	3301      	adds	r3, #1
 8006798:	223a      	movs	r2, #58	@ 0x3a
 800679a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	3302      	adds	r3, #2
 80067a0:	222f      	movs	r2, #47	@ 0x2f
 80067a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	3303      	adds	r3, #3
 80067a8:	2200      	movs	r2, #0
 80067aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80067ac:	2300      	movs	r3, #0
 80067ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80067b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	371c      	adds	r7, #28
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	20000280 	.word	0x20000280

080067c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80067ce:	2200      	movs	r2, #0
 80067d0:	6839      	ldr	r1, [r7, #0]
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7ff ffaa 	bl	800672c <FATFS_LinkDriverEx>
 80067d8:	4603      	mov	r3, r0
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3708      	adds	r7, #8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
	...

080067e4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	460b      	mov	r3, r1
 80067ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80067f0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80067f4:	f002 fdb2 	bl	800935c <malloc>
 80067f8:	4603      	mov	r3, r0
 80067fa:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d109      	bne.n	8006816 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	32b0      	adds	r2, #176	@ 0xb0
 800680c:	2100      	movs	r1, #0
 800680e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006812:	2302      	movs	r3, #2
 8006814:	e0d4      	b.n	80069c0 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006816:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800681a:	2100      	movs	r1, #0
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f002 ff37 	bl	8009690 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	32b0      	adds	r2, #176	@ 0xb0
 800682c:	68f9      	ldr	r1, [r7, #12]
 800682e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	32b0      	adds	r2, #176	@ 0xb0
 800683c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	7c1b      	ldrb	r3, [r3, #16]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d138      	bne.n	80068c0 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800684e:	4b5e      	ldr	r3, [pc, #376]	@ (80069c8 <USBD_CDC_Init+0x1e4>)
 8006850:	7819      	ldrb	r1, [r3, #0]
 8006852:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006856:	2202      	movs	r2, #2
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f002 fbdc 	bl	8009016 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800685e:	4b5a      	ldr	r3, [pc, #360]	@ (80069c8 <USBD_CDC_Init+0x1e4>)
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	f003 020f 	and.w	r2, r3, #15
 8006866:	6879      	ldr	r1, [r7, #4]
 8006868:	4613      	mov	r3, r2
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4413      	add	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	440b      	add	r3, r1
 8006872:	3323      	adds	r3, #35	@ 0x23
 8006874:	2201      	movs	r2, #1
 8006876:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006878:	4b54      	ldr	r3, [pc, #336]	@ (80069cc <USBD_CDC_Init+0x1e8>)
 800687a:	7819      	ldrb	r1, [r3, #0]
 800687c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006880:	2202      	movs	r2, #2
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f002 fbc7 	bl	8009016 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006888:	4b50      	ldr	r3, [pc, #320]	@ (80069cc <USBD_CDC_Init+0x1e8>)
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	f003 020f 	and.w	r2, r3, #15
 8006890:	6879      	ldr	r1, [r7, #4]
 8006892:	4613      	mov	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4413      	add	r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	440b      	add	r3, r1
 800689c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80068a0:	2201      	movs	r2, #1
 80068a2:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80068a4:	4b4a      	ldr	r3, [pc, #296]	@ (80069d0 <USBD_CDC_Init+0x1ec>)
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	f003 020f 	and.w	r2, r3, #15
 80068ac:	6879      	ldr	r1, [r7, #4]
 80068ae:	4613      	mov	r3, r2
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	4413      	add	r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	440b      	add	r3, r1
 80068b8:	331c      	adds	r3, #28
 80068ba:	2210      	movs	r2, #16
 80068bc:	601a      	str	r2, [r3, #0]
 80068be:	e035      	b.n	800692c <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80068c0:	4b41      	ldr	r3, [pc, #260]	@ (80069c8 <USBD_CDC_Init+0x1e4>)
 80068c2:	7819      	ldrb	r1, [r3, #0]
 80068c4:	2340      	movs	r3, #64	@ 0x40
 80068c6:	2202      	movs	r2, #2
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f002 fba4 	bl	8009016 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80068ce:	4b3e      	ldr	r3, [pc, #248]	@ (80069c8 <USBD_CDC_Init+0x1e4>)
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	f003 020f 	and.w	r2, r3, #15
 80068d6:	6879      	ldr	r1, [r7, #4]
 80068d8:	4613      	mov	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	4413      	add	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	440b      	add	r3, r1
 80068e2:	3323      	adds	r3, #35	@ 0x23
 80068e4:	2201      	movs	r2, #1
 80068e6:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80068e8:	4b38      	ldr	r3, [pc, #224]	@ (80069cc <USBD_CDC_Init+0x1e8>)
 80068ea:	7819      	ldrb	r1, [r3, #0]
 80068ec:	2340      	movs	r3, #64	@ 0x40
 80068ee:	2202      	movs	r2, #2
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f002 fb90 	bl	8009016 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80068f6:	4b35      	ldr	r3, [pc, #212]	@ (80069cc <USBD_CDC_Init+0x1e8>)
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	f003 020f 	and.w	r2, r3, #15
 80068fe:	6879      	ldr	r1, [r7, #4]
 8006900:	4613      	mov	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	440b      	add	r3, r1
 800690a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800690e:	2201      	movs	r2, #1
 8006910:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006912:	4b2f      	ldr	r3, [pc, #188]	@ (80069d0 <USBD_CDC_Init+0x1ec>)
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	f003 020f 	and.w	r2, r3, #15
 800691a:	6879      	ldr	r1, [r7, #4]
 800691c:	4613      	mov	r3, r2
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	4413      	add	r3, r2
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	440b      	add	r3, r1
 8006926:	331c      	adds	r3, #28
 8006928:	2210      	movs	r2, #16
 800692a:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800692c:	4b28      	ldr	r3, [pc, #160]	@ (80069d0 <USBD_CDC_Init+0x1ec>)
 800692e:	7819      	ldrb	r1, [r3, #0]
 8006930:	2308      	movs	r3, #8
 8006932:	2203      	movs	r2, #3
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f002 fb6e 	bl	8009016 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800693a:	4b25      	ldr	r3, [pc, #148]	@ (80069d0 <USBD_CDC_Init+0x1ec>)
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	f003 020f 	and.w	r2, r3, #15
 8006942:	6879      	ldr	r1, [r7, #4]
 8006944:	4613      	mov	r3, r2
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	4413      	add	r3, r2
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	440b      	add	r3, r1
 800694e:	3323      	adds	r3, #35	@ 0x23
 8006950:	2201      	movs	r2, #1
 8006952:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2200      	movs	r2, #0
 8006958:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	33b0      	adds	r3, #176	@ 0xb0
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	4413      	add	r3, r2
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2200      	movs	r2, #0
 8006974:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2200      	movs	r2, #0
 800697c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006986:	2b00      	cmp	r3, #0
 8006988:	d101      	bne.n	800698e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800698a:	2302      	movs	r3, #2
 800698c:	e018      	b.n	80069c0 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	7c1b      	ldrb	r3, [r3, #16]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d10a      	bne.n	80069ac <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006996:	4b0d      	ldr	r3, [pc, #52]	@ (80069cc <USBD_CDC_Init+0x1e8>)
 8006998:	7819      	ldrb	r1, [r3, #0]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f002 fc25 	bl	80091f4 <USBD_LL_PrepareReceive>
 80069aa:	e008      	b.n	80069be <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80069ac:	4b07      	ldr	r3, [pc, #28]	@ (80069cc <USBD_CDC_Init+0x1e8>)
 80069ae:	7819      	ldrb	r1, [r3, #0]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069b6:	2340      	movs	r3, #64	@ 0x40
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f002 fc1b 	bl	80091f4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	200000b3 	.word	0x200000b3
 80069cc:	200000b4 	.word	0x200000b4
 80069d0:	200000b5 	.word	0x200000b5

080069d4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b082      	sub	sp, #8
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	460b      	mov	r3, r1
 80069de:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80069e0:	4b3a      	ldr	r3, [pc, #232]	@ (8006acc <USBD_CDC_DeInit+0xf8>)
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	4619      	mov	r1, r3
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f002 fb3b 	bl	8009062 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80069ec:	4b37      	ldr	r3, [pc, #220]	@ (8006acc <USBD_CDC_DeInit+0xf8>)
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	f003 020f 	and.w	r2, r3, #15
 80069f4:	6879      	ldr	r1, [r7, #4]
 80069f6:	4613      	mov	r3, r2
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4413      	add	r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	440b      	add	r3, r1
 8006a00:	3323      	adds	r3, #35	@ 0x23
 8006a02:	2200      	movs	r2, #0
 8006a04:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006a06:	4b32      	ldr	r3, [pc, #200]	@ (8006ad0 <USBD_CDC_DeInit+0xfc>)
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f002 fb28 	bl	8009062 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006a12:	4b2f      	ldr	r3, [pc, #188]	@ (8006ad0 <USBD_CDC_DeInit+0xfc>)
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	f003 020f 	and.w	r2, r3, #15
 8006a1a:	6879      	ldr	r1, [r7, #4]
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4413      	add	r3, r2
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	440b      	add	r3, r1
 8006a26:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006a2e:	4b29      	ldr	r3, [pc, #164]	@ (8006ad4 <USBD_CDC_DeInit+0x100>)
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	4619      	mov	r1, r3
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f002 fb14 	bl	8009062 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006a3a:	4b26      	ldr	r3, [pc, #152]	@ (8006ad4 <USBD_CDC_DeInit+0x100>)
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	f003 020f 	and.w	r2, r3, #15
 8006a42:	6879      	ldr	r1, [r7, #4]
 8006a44:	4613      	mov	r3, r2
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4413      	add	r3, r2
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	440b      	add	r3, r1
 8006a4e:	3323      	adds	r3, #35	@ 0x23
 8006a50:	2200      	movs	r2, #0
 8006a52:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006a54:	4b1f      	ldr	r3, [pc, #124]	@ (8006ad4 <USBD_CDC_DeInit+0x100>)
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	f003 020f 	and.w	r2, r3, #15
 8006a5c:	6879      	ldr	r1, [r7, #4]
 8006a5e:	4613      	mov	r3, r2
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	4413      	add	r3, r2
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	440b      	add	r3, r1
 8006a68:	331c      	adds	r3, #28
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	32b0      	adds	r2, #176	@ 0xb0
 8006a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d01f      	beq.n	8006ac0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	33b0      	adds	r3, #176	@ 0xb0
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	32b0      	adds	r2, #176	@ 0xb0
 8006a9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f002 fc62 	bl	800936c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	32b0      	adds	r2, #176	@ 0xb0
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006ac0:	2300      	movs	r3, #0
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3708      	adds	r7, #8
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	200000b3 	.word	0x200000b3
 8006ad0:	200000b4 	.word	0x200000b4
 8006ad4:	200000b5 	.word	0x200000b5

08006ad8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	32b0      	adds	r2, #176	@ 0xb0
 8006aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006af0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006af2:	2300      	movs	r3, #0
 8006af4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006af6:	2300      	movs	r3, #0
 8006af8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006afa:	2300      	movs	r3, #0
 8006afc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d101      	bne.n	8006b08 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006b04:	2303      	movs	r3, #3
 8006b06:	e0bf      	b.n	8006c88 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d050      	beq.n	8006bb6 <USBD_CDC_Setup+0xde>
 8006b14:	2b20      	cmp	r3, #32
 8006b16:	f040 80af 	bne.w	8006c78 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	88db      	ldrh	r3, [r3, #6]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d03a      	beq.n	8006b98 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	b25b      	sxtb	r3, r3
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	da1b      	bge.n	8006b64 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	33b0      	adds	r3, #176	@ 0xb0
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	683a      	ldr	r2, [r7, #0]
 8006b40:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006b42:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006b44:	683a      	ldr	r2, [r7, #0]
 8006b46:	88d2      	ldrh	r2, [r2, #6]
 8006b48:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	88db      	ldrh	r3, [r3, #6]
 8006b4e:	2b07      	cmp	r3, #7
 8006b50:	bf28      	it	cs
 8006b52:	2307      	movcs	r3, #7
 8006b54:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	89fa      	ldrh	r2, [r7, #14]
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f001 fdd3 	bl	8008708 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006b62:	e090      	b.n	8006c86 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	785a      	ldrb	r2, [r3, #1]
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	88db      	ldrh	r3, [r3, #6]
 8006b72:	2b3f      	cmp	r3, #63	@ 0x3f
 8006b74:	d803      	bhi.n	8006b7e <USBD_CDC_Setup+0xa6>
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	88db      	ldrh	r3, [r3, #6]
 8006b7a:	b2da      	uxtb	r2, r3
 8006b7c:	e000      	b.n	8006b80 <USBD_CDC_Setup+0xa8>
 8006b7e:	2240      	movs	r2, #64	@ 0x40
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006b86:	6939      	ldr	r1, [r7, #16]
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006b8e:	461a      	mov	r2, r3
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f001 fde8 	bl	8008766 <USBD_CtlPrepareRx>
      break;
 8006b96:	e076      	b.n	8006c86 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	33b0      	adds	r3, #176	@ 0xb0
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	4413      	add	r3, r2
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	683a      	ldr	r2, [r7, #0]
 8006bac:	7850      	ldrb	r0, [r2, #1]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	6839      	ldr	r1, [r7, #0]
 8006bb2:	4798      	blx	r3
      break;
 8006bb4:	e067      	b.n	8006c86 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	785b      	ldrb	r3, [r3, #1]
 8006bba:	2b0b      	cmp	r3, #11
 8006bbc:	d851      	bhi.n	8006c62 <USBD_CDC_Setup+0x18a>
 8006bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc4 <USBD_CDC_Setup+0xec>)
 8006bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc4:	08006bf5 	.word	0x08006bf5
 8006bc8:	08006c71 	.word	0x08006c71
 8006bcc:	08006c63 	.word	0x08006c63
 8006bd0:	08006c63 	.word	0x08006c63
 8006bd4:	08006c63 	.word	0x08006c63
 8006bd8:	08006c63 	.word	0x08006c63
 8006bdc:	08006c63 	.word	0x08006c63
 8006be0:	08006c63 	.word	0x08006c63
 8006be4:	08006c63 	.word	0x08006c63
 8006be8:	08006c63 	.word	0x08006c63
 8006bec:	08006c1f 	.word	0x08006c1f
 8006bf0:	08006c49 	.word	0x08006c49
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b03      	cmp	r3, #3
 8006bfe:	d107      	bne.n	8006c10 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006c00:	f107 030a 	add.w	r3, r7, #10
 8006c04:	2202      	movs	r2, #2
 8006c06:	4619      	mov	r1, r3
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f001 fd7d 	bl	8008708 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c0e:	e032      	b.n	8006c76 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006c10:	6839      	ldr	r1, [r7, #0]
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f001 fcfb 	bl	800860e <USBD_CtlError>
            ret = USBD_FAIL;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	75fb      	strb	r3, [r7, #23]
          break;
 8006c1c:	e02b      	b.n	8006c76 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b03      	cmp	r3, #3
 8006c28:	d107      	bne.n	8006c3a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006c2a:	f107 030d 	add.w	r3, r7, #13
 8006c2e:	2201      	movs	r2, #1
 8006c30:	4619      	mov	r1, r3
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f001 fd68 	bl	8008708 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c38:	e01d      	b.n	8006c76 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006c3a:	6839      	ldr	r1, [r7, #0]
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f001 fce6 	bl	800860e <USBD_CtlError>
            ret = USBD_FAIL;
 8006c42:	2303      	movs	r3, #3
 8006c44:	75fb      	strb	r3, [r7, #23]
          break;
 8006c46:	e016      	b.n	8006c76 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	2b03      	cmp	r3, #3
 8006c52:	d00f      	beq.n	8006c74 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006c54:	6839      	ldr	r1, [r7, #0]
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f001 fcd9 	bl	800860e <USBD_CtlError>
            ret = USBD_FAIL;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006c60:	e008      	b.n	8006c74 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006c62:	6839      	ldr	r1, [r7, #0]
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f001 fcd2 	bl	800860e <USBD_CtlError>
          ret = USBD_FAIL;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	75fb      	strb	r3, [r7, #23]
          break;
 8006c6e:	e002      	b.n	8006c76 <USBD_CDC_Setup+0x19e>
          break;
 8006c70:	bf00      	nop
 8006c72:	e008      	b.n	8006c86 <USBD_CDC_Setup+0x1ae>
          break;
 8006c74:	bf00      	nop
      }
      break;
 8006c76:	e006      	b.n	8006c86 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006c78:	6839      	ldr	r1, [r7, #0]
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f001 fcc7 	bl	800860e <USBD_CtlError>
      ret = USBD_FAIL;
 8006c80:	2303      	movs	r3, #3
 8006c82:	75fb      	strb	r3, [r7, #23]
      break;
 8006c84:	bf00      	nop
  }

  return (uint8_t)ret;
 8006c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	460b      	mov	r3, r1
 8006c9a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006ca2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	32b0      	adds	r2, #176	@ 0xb0
 8006cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d101      	bne.n	8006cba <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e065      	b.n	8006d86 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	32b0      	adds	r2, #176	@ 0xb0
 8006cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cc8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006cca:	78fb      	ldrb	r3, [r7, #3]
 8006ccc:	f003 020f 	and.w	r2, r3, #15
 8006cd0:	6879      	ldr	r1, [r7, #4]
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	4413      	add	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	440b      	add	r3, r1
 8006cdc:	3314      	adds	r3, #20
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d02f      	beq.n	8006d44 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006ce4:	78fb      	ldrb	r3, [r7, #3]
 8006ce6:	f003 020f 	and.w	r2, r3, #15
 8006cea:	6879      	ldr	r1, [r7, #4]
 8006cec:	4613      	mov	r3, r2
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	4413      	add	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	440b      	add	r3, r1
 8006cf6:	3314      	adds	r3, #20
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	78fb      	ldrb	r3, [r7, #3]
 8006cfc:	f003 010f 	and.w	r1, r3, #15
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	460b      	mov	r3, r1
 8006d04:	00db      	lsls	r3, r3, #3
 8006d06:	440b      	add	r3, r1
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4403      	add	r3, r0
 8006d0c:	331c      	adds	r3, #28
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	fbb2 f1f3 	udiv	r1, r2, r3
 8006d14:	fb01 f303 	mul.w	r3, r1, r3
 8006d18:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d112      	bne.n	8006d44 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006d1e:	78fb      	ldrb	r3, [r7, #3]
 8006d20:	f003 020f 	and.w	r2, r3, #15
 8006d24:	6879      	ldr	r1, [r7, #4]
 8006d26:	4613      	mov	r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	4413      	add	r3, r2
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	440b      	add	r3, r1
 8006d30:	3314      	adds	r3, #20
 8006d32:	2200      	movs	r2, #0
 8006d34:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006d36:	78f9      	ldrb	r1, [r7, #3]
 8006d38:	2300      	movs	r3, #0
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f002 fa38 	bl	80091b2 <USBD_LL_Transmit>
 8006d42:	e01f      	b.n	8006d84 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	33b0      	adds	r3, #176	@ 0xb0
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	4413      	add	r3, r2
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d010      	beq.n	8006d84 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	33b0      	adds	r3, #176	@ 0xb0
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	4413      	add	r3, r2
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	68ba      	ldr	r2, [r7, #8]
 8006d76:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006d7a:	68ba      	ldr	r2, [r7, #8]
 8006d7c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006d80:	78fa      	ldrb	r2, [r7, #3]
 8006d82:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b084      	sub	sp, #16
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	460b      	mov	r3, r1
 8006d98:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	32b0      	adds	r2, #176	@ 0xb0
 8006da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006da8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	32b0      	adds	r2, #176	@ 0xb0
 8006db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d101      	bne.n	8006dc0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	e01a      	b.n	8006df6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006dc0:	78fb      	ldrb	r3, [r7, #3]
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f002 fa36 	bl	8009236 <USBD_LL_GetRxDataSize>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	33b0      	adds	r3, #176	@ 0xb0
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	4413      	add	r3, r2
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	68fa      	ldr	r2, [r7, #12]
 8006de6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006df0:	4611      	mov	r1, r2
 8006df2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3710      	adds	r7, #16
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}

08006dfe <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006dfe:	b580      	push	{r7, lr}
 8006e00:	b084      	sub	sp, #16
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	32b0      	adds	r2, #176	@ 0xb0
 8006e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e14:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d101      	bne.n	8006e20 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006e1c:	2303      	movs	r3, #3
 8006e1e:	e024      	b.n	8006e6a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	33b0      	adds	r3, #176	@ 0xb0
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	4413      	add	r3, r2
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d019      	beq.n	8006e68 <USBD_CDC_EP0_RxReady+0x6a>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006e3a:	2bff      	cmp	r3, #255	@ 0xff
 8006e3c:	d014      	beq.n	8006e68 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	33b0      	adds	r3, #176	@ 0xb0
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	4413      	add	r3, r2
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006e56:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006e5e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	22ff      	movs	r2, #255	@ 0xff
 8006e64:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
	...

08006e74 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b086      	sub	sp, #24
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006e7c:	2182      	movs	r1, #130	@ 0x82
 8006e7e:	4818      	ldr	r0, [pc, #96]	@ (8006ee0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006e80:	f000 fd62 	bl	8007948 <USBD_GetEpDesc>
 8006e84:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006e86:	2101      	movs	r1, #1
 8006e88:	4815      	ldr	r0, [pc, #84]	@ (8006ee0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006e8a:	f000 fd5d 	bl	8007948 <USBD_GetEpDesc>
 8006e8e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006e90:	2181      	movs	r1, #129	@ 0x81
 8006e92:	4813      	ldr	r0, [pc, #76]	@ (8006ee0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006e94:	f000 fd58 	bl	8007948 <USBD_GetEpDesc>
 8006e98:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d002      	beq.n	8006ea6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	2210      	movs	r2, #16
 8006ea4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d006      	beq.n	8006eba <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006eb4:	711a      	strb	r2, [r3, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d006      	beq.n	8006ece <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ec8:	711a      	strb	r2, [r3, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2243      	movs	r2, #67	@ 0x43
 8006ed2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006ed4:	4b02      	ldr	r3, [pc, #8]	@ (8006ee0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3718      	adds	r7, #24
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	20000070 	.word	0x20000070

08006ee4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b086      	sub	sp, #24
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006eec:	2182      	movs	r1, #130	@ 0x82
 8006eee:	4818      	ldr	r0, [pc, #96]	@ (8006f50 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006ef0:	f000 fd2a 	bl	8007948 <USBD_GetEpDesc>
 8006ef4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	4815      	ldr	r0, [pc, #84]	@ (8006f50 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006efa:	f000 fd25 	bl	8007948 <USBD_GetEpDesc>
 8006efe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006f00:	2181      	movs	r1, #129	@ 0x81
 8006f02:	4813      	ldr	r0, [pc, #76]	@ (8006f50 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f04:	f000 fd20 	bl	8007948 <USBD_GetEpDesc>
 8006f08:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d002      	beq.n	8006f16 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	2210      	movs	r2, #16
 8006f14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d006      	beq.n	8006f2a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	711a      	strb	r2, [r3, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f042 0202 	orr.w	r2, r2, #2
 8006f28:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d006      	beq.n	8006f3e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	711a      	strb	r2, [r3, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f042 0202 	orr.w	r2, r2, #2
 8006f3c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2243      	movs	r2, #67	@ 0x43
 8006f42:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006f44:	4b02      	ldr	r3, [pc, #8]	@ (8006f50 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3718      	adds	r7, #24
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	20000070 	.word	0x20000070

08006f54 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b086      	sub	sp, #24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f5c:	2182      	movs	r1, #130	@ 0x82
 8006f5e:	4818      	ldr	r0, [pc, #96]	@ (8006fc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006f60:	f000 fcf2 	bl	8007948 <USBD_GetEpDesc>
 8006f64:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006f66:	2101      	movs	r1, #1
 8006f68:	4815      	ldr	r0, [pc, #84]	@ (8006fc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006f6a:	f000 fced 	bl	8007948 <USBD_GetEpDesc>
 8006f6e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006f70:	2181      	movs	r1, #129	@ 0x81
 8006f72:	4813      	ldr	r0, [pc, #76]	@ (8006fc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006f74:	f000 fce8 	bl	8007948 <USBD_GetEpDesc>
 8006f78:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d002      	beq.n	8006f86 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	2210      	movs	r2, #16
 8006f84:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d006      	beq.n	8006f9a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f94:	711a      	strb	r2, [r3, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d006      	beq.n	8006fae <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fa8:	711a      	strb	r2, [r3, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2243      	movs	r2, #67	@ 0x43
 8006fb2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006fb4:	4b02      	ldr	r3, [pc, #8]	@ (8006fc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3718      	adds	r7, #24
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20000070 	.word	0x20000070

08006fc4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	220a      	movs	r2, #10
 8006fd0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006fd2:	4b03      	ldr	r3, [pc, #12]	@ (8006fe0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr
 8006fe0:	2000002c 	.word	0x2000002c

08006fe4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d101      	bne.n	8006ff8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	e009      	b.n	800700c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	33b0      	adds	r3, #176	@ 0xb0
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	4413      	add	r3, r2
 8007006:	683a      	ldr	r2, [r7, #0]
 8007008:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007018:	b480      	push	{r7}
 800701a:	b087      	sub	sp, #28
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	32b0      	adds	r2, #176	@ 0xb0
 800702e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007032:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d101      	bne.n	800703e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800703a:	2303      	movs	r3, #3
 800703c:	e008      	b.n	8007050 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	68ba      	ldr	r2, [r7, #8]
 8007042:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	371c      	adds	r7, #28
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	32b0      	adds	r2, #176	@ 0xb0
 8007070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007074:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d101      	bne.n	8007080 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800707c:	2303      	movs	r3, #3
 800707e:	e004      	b.n	800708a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	683a      	ldr	r2, [r7, #0]
 8007084:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007088:	2300      	movs	r3, #0
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
	...

08007098 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	32b0      	adds	r2, #176	@ 0xb0
 80070aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070ae:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80070b0:	2301      	movs	r3, #1
 80070b2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e025      	b.n	800710a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d11f      	bne.n	8007108 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80070d0:	4b10      	ldr	r3, [pc, #64]	@ (8007114 <USBD_CDC_TransmitPacket+0x7c>)
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	f003 020f 	and.w	r2, r3, #15
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	4613      	mov	r3, r2
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	4413      	add	r3, r2
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	4403      	add	r3, r0
 80070ea:	3314      	adds	r3, #20
 80070ec:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80070ee:	4b09      	ldr	r3, [pc, #36]	@ (8007114 <USBD_CDC_TransmitPacket+0x7c>)
 80070f0:	7819      	ldrb	r1, [r3, #0]
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f002 f857 	bl	80091b2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007104:	2300      	movs	r3, #0
 8007106:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007108:	7bfb      	ldrb	r3, [r7, #15]
}
 800710a:	4618      	mov	r0, r3
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	200000b3 	.word	0x200000b3

08007118 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	32b0      	adds	r2, #176	@ 0xb0
 800712a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800712e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	32b0      	adds	r2, #176	@ 0xb0
 800713a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d101      	bne.n	8007146 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007142:	2303      	movs	r3, #3
 8007144:	e018      	b.n	8007178 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	7c1b      	ldrb	r3, [r3, #16]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10a      	bne.n	8007164 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800714e:	4b0c      	ldr	r3, [pc, #48]	@ (8007180 <USBD_CDC_ReceivePacket+0x68>)
 8007150:	7819      	ldrb	r1, [r3, #0]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007158:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f002 f849 	bl	80091f4 <USBD_LL_PrepareReceive>
 8007162:	e008      	b.n	8007176 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007164:	4b06      	ldr	r3, [pc, #24]	@ (8007180 <USBD_CDC_ReceivePacket+0x68>)
 8007166:	7819      	ldrb	r1, [r3, #0]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800716e:	2340      	movs	r3, #64	@ 0x40
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f002 f83f 	bl	80091f4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007176:	2300      	movs	r3, #0
}
 8007178:	4618      	mov	r0, r3
 800717a:	3710      	adds	r7, #16
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}
 8007180:	200000b4 	.word	0x200000b4

08007184 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b086      	sub	sp, #24
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	4613      	mov	r3, r2
 8007190:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007198:	2303      	movs	r3, #3
 800719a:	e01f      	b.n	80071dc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2200      	movs	r2, #0
 80071b0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d003      	beq.n	80071c2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	79fa      	ldrb	r2, [r7, #7]
 80071ce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f001 feb5 	bl	8008f40 <USBD_LL_Init>
 80071d6:	4603      	mov	r3, r0
 80071d8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80071da:	7dfb      	ldrb	r3, [r7, #23]
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3718      	adds	r7, #24
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80071ee:	2300      	movs	r3, #0
 80071f0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e025      	b.n	8007248 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	32ae      	adds	r2, #174	@ 0xae
 800720e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00f      	beq.n	8007238 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	32ae      	adds	r2, #174	@ 0xae
 8007222:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007228:	f107 020e 	add.w	r2, r7, #14
 800722c:	4610      	mov	r0, r2
 800722e:	4798      	blx	r3
 8007230:	4602      	mov	r2, r0
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800723e:	1c5a      	adds	r2, r3, #1
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	3710      	adds	r7, #16
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f001 fec1 	bl	8008fe0 <USBD_LL_Start>
 800725e:	4603      	mov	r3, r0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3708      	adds	r7, #8
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007270:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007272:	4618      	mov	r0, r3
 8007274:	370c      	adds	r7, #12
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr

0800727e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b084      	sub	sp, #16
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
 8007286:	460b      	mov	r3, r1
 8007288:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800728a:	2300      	movs	r3, #0
 800728c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007294:	2b00      	cmp	r3, #0
 8007296:	d009      	beq.n	80072ac <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	78fa      	ldrb	r2, [r7, #3]
 80072a2:	4611      	mov	r1, r2
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	4798      	blx	r3
 80072a8:	4603      	mov	r3, r0
 80072aa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80072ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80072b6:	b580      	push	{r7, lr}
 80072b8:	b084      	sub	sp, #16
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	460b      	mov	r3, r1
 80072c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80072c2:	2300      	movs	r3, #0
 80072c4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	78fa      	ldrb	r2, [r7, #3]
 80072d0:	4611      	mov	r1, r2
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	4798      	blx	r3
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d001      	beq.n	80072e0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80072dc:	2303      	movs	r3, #3
 80072de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}

080072ea <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80072ea:	b580      	push	{r7, lr}
 80072ec:	b084      	sub	sp, #16
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
 80072f2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80072fa:	6839      	ldr	r1, [r7, #0]
 80072fc:	4618      	mov	r0, r3
 80072fe:	f001 f94c 	bl	800859a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007310:	461a      	mov	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800731e:	f003 031f 	and.w	r3, r3, #31
 8007322:	2b02      	cmp	r3, #2
 8007324:	d01a      	beq.n	800735c <USBD_LL_SetupStage+0x72>
 8007326:	2b02      	cmp	r3, #2
 8007328:	d822      	bhi.n	8007370 <USBD_LL_SetupStage+0x86>
 800732a:	2b00      	cmp	r3, #0
 800732c:	d002      	beq.n	8007334 <USBD_LL_SetupStage+0x4a>
 800732e:	2b01      	cmp	r3, #1
 8007330:	d00a      	beq.n	8007348 <USBD_LL_SetupStage+0x5e>
 8007332:	e01d      	b.n	8007370 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800733a:	4619      	mov	r1, r3
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 fb77 	bl	8007a30 <USBD_StdDevReq>
 8007342:	4603      	mov	r3, r0
 8007344:	73fb      	strb	r3, [r7, #15]
      break;
 8007346:	e020      	b.n	800738a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800734e:	4619      	mov	r1, r3
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f000 fbdf 	bl	8007b14 <USBD_StdItfReq>
 8007356:	4603      	mov	r3, r0
 8007358:	73fb      	strb	r3, [r7, #15]
      break;
 800735a:	e016      	b.n	800738a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007362:	4619      	mov	r1, r3
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fc41 	bl	8007bec <USBD_StdEPReq>
 800736a:	4603      	mov	r3, r0
 800736c:	73fb      	strb	r3, [r7, #15]
      break;
 800736e:	e00c      	b.n	800738a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007376:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800737a:	b2db      	uxtb	r3, r3
 800737c:	4619      	mov	r1, r3
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f001 fe8e 	bl	80090a0 <USBD_LL_StallEP>
 8007384:	4603      	mov	r3, r0
 8007386:	73fb      	strb	r3, [r7, #15]
      break;
 8007388:	bf00      	nop
  }

  return ret;
 800738a:	7bfb      	ldrb	r3, [r7, #15]
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b086      	sub	sp, #24
 8007398:	af00      	add	r7, sp, #0
 800739a:	60f8      	str	r0, [r7, #12]
 800739c:	460b      	mov	r3, r1
 800739e:	607a      	str	r2, [r7, #4]
 80073a0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80073a2:	2300      	movs	r3, #0
 80073a4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80073a6:	7afb      	ldrb	r3, [r7, #11]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d177      	bne.n	800749c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80073b2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80073ba:	2b03      	cmp	r3, #3
 80073bc:	f040 80a1 	bne.w	8007502 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	693a      	ldr	r2, [r7, #16]
 80073c6:	8992      	ldrh	r2, [r2, #12]
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d91c      	bls.n	8007406 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	8992      	ldrh	r2, [r2, #12]
 80073d4:	1a9a      	subs	r2, r3, r2
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	693a      	ldr	r2, [r7, #16]
 80073e0:	8992      	ldrh	r2, [r2, #12]
 80073e2:	441a      	add	r2, r3
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	6919      	ldr	r1, [r3, #16]
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	899b      	ldrh	r3, [r3, #12]
 80073f0:	461a      	mov	r2, r3
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	4293      	cmp	r3, r2
 80073f8:	bf38      	it	cc
 80073fa:	4613      	movcc	r3, r2
 80073fc:	461a      	mov	r2, r3
 80073fe:	68f8      	ldr	r0, [r7, #12]
 8007400:	f001 f9d2 	bl	80087a8 <USBD_CtlContinueRx>
 8007404:	e07d      	b.n	8007502 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800740c:	f003 031f 	and.w	r3, r3, #31
 8007410:	2b02      	cmp	r3, #2
 8007412:	d014      	beq.n	800743e <USBD_LL_DataOutStage+0xaa>
 8007414:	2b02      	cmp	r3, #2
 8007416:	d81d      	bhi.n	8007454 <USBD_LL_DataOutStage+0xc0>
 8007418:	2b00      	cmp	r3, #0
 800741a:	d002      	beq.n	8007422 <USBD_LL_DataOutStage+0x8e>
 800741c:	2b01      	cmp	r3, #1
 800741e:	d003      	beq.n	8007428 <USBD_LL_DataOutStage+0x94>
 8007420:	e018      	b.n	8007454 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007422:	2300      	movs	r3, #0
 8007424:	75bb      	strb	r3, [r7, #22]
            break;
 8007426:	e018      	b.n	800745a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800742e:	b2db      	uxtb	r3, r3
 8007430:	4619      	mov	r1, r3
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f000 fa6e 	bl	8007914 <USBD_CoreFindIF>
 8007438:	4603      	mov	r3, r0
 800743a:	75bb      	strb	r3, [r7, #22]
            break;
 800743c:	e00d      	b.n	800745a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007444:	b2db      	uxtb	r3, r3
 8007446:	4619      	mov	r1, r3
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f000 fa70 	bl	800792e <USBD_CoreFindEP>
 800744e:	4603      	mov	r3, r0
 8007450:	75bb      	strb	r3, [r7, #22]
            break;
 8007452:	e002      	b.n	800745a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007454:	2300      	movs	r3, #0
 8007456:	75bb      	strb	r3, [r7, #22]
            break;
 8007458:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800745a:	7dbb      	ldrb	r3, [r7, #22]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d119      	bne.n	8007494 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007466:	b2db      	uxtb	r3, r3
 8007468:	2b03      	cmp	r3, #3
 800746a:	d113      	bne.n	8007494 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800746c:	7dba      	ldrb	r2, [r7, #22]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	32ae      	adds	r2, #174	@ 0xae
 8007472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007476:	691b      	ldr	r3, [r3, #16]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00b      	beq.n	8007494 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800747c:	7dba      	ldrb	r2, [r7, #22]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007484:	7dba      	ldrb	r2, [r7, #22]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	32ae      	adds	r2, #174	@ 0xae
 800748a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f001 f998 	bl	80087ca <USBD_CtlSendStatus>
 800749a:	e032      	b.n	8007502 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800749c:	7afb      	ldrb	r3, [r7, #11]
 800749e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	4619      	mov	r1, r3
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f000 fa41 	bl	800792e <USBD_CoreFindEP>
 80074ac:	4603      	mov	r3, r0
 80074ae:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80074b0:	7dbb      	ldrb	r3, [r7, #22]
 80074b2:	2bff      	cmp	r3, #255	@ 0xff
 80074b4:	d025      	beq.n	8007502 <USBD_LL_DataOutStage+0x16e>
 80074b6:	7dbb      	ldrb	r3, [r7, #22]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d122      	bne.n	8007502 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	2b03      	cmp	r3, #3
 80074c6:	d117      	bne.n	80074f8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80074c8:	7dba      	ldrb	r2, [r7, #22]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	32ae      	adds	r2, #174	@ 0xae
 80074ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074d2:	699b      	ldr	r3, [r3, #24]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d00f      	beq.n	80074f8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80074d8:	7dba      	ldrb	r2, [r7, #22]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80074e0:	7dba      	ldrb	r2, [r7, #22]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	32ae      	adds	r2, #174	@ 0xae
 80074e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ea:	699b      	ldr	r3, [r3, #24]
 80074ec:	7afa      	ldrb	r2, [r7, #11]
 80074ee:	4611      	mov	r1, r2
 80074f0:	68f8      	ldr	r0, [r7, #12]
 80074f2:	4798      	blx	r3
 80074f4:	4603      	mov	r3, r0
 80074f6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80074f8:	7dfb      	ldrb	r3, [r7, #23]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80074fe:	7dfb      	ldrb	r3, [r7, #23]
 8007500:	e000      	b.n	8007504 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007502:	2300      	movs	r3, #0
}
 8007504:	4618      	mov	r0, r3
 8007506:	3718      	adds	r7, #24
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b086      	sub	sp, #24
 8007510:	af00      	add	r7, sp, #0
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	460b      	mov	r3, r1
 8007516:	607a      	str	r2, [r7, #4]
 8007518:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800751a:	7afb      	ldrb	r3, [r7, #11]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d178      	bne.n	8007612 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	3314      	adds	r3, #20
 8007524:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800752c:	2b02      	cmp	r3, #2
 800752e:	d163      	bne.n	80075f8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	693a      	ldr	r2, [r7, #16]
 8007536:	8992      	ldrh	r2, [r2, #12]
 8007538:	4293      	cmp	r3, r2
 800753a:	d91c      	bls.n	8007576 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	8992      	ldrh	r2, [r2, #12]
 8007544:	1a9a      	subs	r2, r3, r2
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	693a      	ldr	r2, [r7, #16]
 8007550:	8992      	ldrh	r2, [r2, #12]
 8007552:	441a      	add	r2, r3
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	6919      	ldr	r1, [r3, #16]
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	461a      	mov	r2, r3
 8007562:	68f8      	ldr	r0, [r7, #12]
 8007564:	f001 f8ee 	bl	8008744 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007568:	2300      	movs	r3, #0
 800756a:	2200      	movs	r2, #0
 800756c:	2100      	movs	r1, #0
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f001 fe40 	bl	80091f4 <USBD_LL_PrepareReceive>
 8007574:	e040      	b.n	80075f8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	899b      	ldrh	r3, [r3, #12]
 800757a:	461a      	mov	r2, r3
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	429a      	cmp	r2, r3
 8007582:	d11c      	bne.n	80075be <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800758c:	4293      	cmp	r3, r2
 800758e:	d316      	bcc.n	80075be <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800759a:	429a      	cmp	r2, r3
 800759c:	d20f      	bcs.n	80075be <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800759e:	2200      	movs	r2, #0
 80075a0:	2100      	movs	r1, #0
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f001 f8ce 	bl	8008744 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075b0:	2300      	movs	r3, #0
 80075b2:	2200      	movs	r2, #0
 80075b4:	2100      	movs	r1, #0
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f001 fe1c 	bl	80091f4 <USBD_LL_PrepareReceive>
 80075bc:	e01c      	b.n	80075f8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	2b03      	cmp	r3, #3
 80075c8:	d10f      	bne.n	80075ea <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d009      	beq.n	80075ea <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	68f8      	ldr	r0, [r7, #12]
 80075e8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80075ea:	2180      	movs	r1, #128	@ 0x80
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f001 fd57 	bl	80090a0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f001 f8fc 	bl	80087f0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d03a      	beq.n	8007678 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f7ff fe30 	bl	8007268 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2200      	movs	r2, #0
 800760c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007610:	e032      	b.n	8007678 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007612:	7afb      	ldrb	r3, [r7, #11]
 8007614:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007618:	b2db      	uxtb	r3, r3
 800761a:	4619      	mov	r1, r3
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f000 f986 	bl	800792e <USBD_CoreFindEP>
 8007622:	4603      	mov	r3, r0
 8007624:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007626:	7dfb      	ldrb	r3, [r7, #23]
 8007628:	2bff      	cmp	r3, #255	@ 0xff
 800762a:	d025      	beq.n	8007678 <USBD_LL_DataInStage+0x16c>
 800762c:	7dfb      	ldrb	r3, [r7, #23]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d122      	bne.n	8007678 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007638:	b2db      	uxtb	r3, r3
 800763a:	2b03      	cmp	r3, #3
 800763c:	d11c      	bne.n	8007678 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800763e:	7dfa      	ldrb	r2, [r7, #23]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	32ae      	adds	r2, #174	@ 0xae
 8007644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007648:	695b      	ldr	r3, [r3, #20]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d014      	beq.n	8007678 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800764e:	7dfa      	ldrb	r2, [r7, #23]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007656:	7dfa      	ldrb	r2, [r7, #23]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	32ae      	adds	r2, #174	@ 0xae
 800765c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	7afa      	ldrb	r2, [r7, #11]
 8007664:	4611      	mov	r1, r2
 8007666:	68f8      	ldr	r0, [r7, #12]
 8007668:	4798      	blx	r3
 800766a:	4603      	mov	r3, r0
 800766c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800766e:	7dbb      	ldrb	r3, [r7, #22]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d001      	beq.n	8007678 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007674:	7dbb      	ldrb	r3, [r7, #22]
 8007676:	e000      	b.n	800767a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3718      	adds	r7, #24
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b084      	sub	sp, #16
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800768a:	2300      	movs	r3, #0
 800768c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2201      	movs	r2, #1
 8007692:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d014      	beq.n	80076e8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00e      	beq.n	80076e8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	6852      	ldr	r2, [r2, #4]
 80076d6:	b2d2      	uxtb	r2, r2
 80076d8:	4611      	mov	r1, r2
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	4798      	blx	r3
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d001      	beq.n	80076e8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80076e4:	2303      	movs	r3, #3
 80076e6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80076e8:	2340      	movs	r3, #64	@ 0x40
 80076ea:	2200      	movs	r2, #0
 80076ec:	2100      	movs	r1, #0
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f001 fc91 	bl	8009016 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2240      	movs	r2, #64	@ 0x40
 8007700:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007704:	2340      	movs	r3, #64	@ 0x40
 8007706:	2200      	movs	r2, #0
 8007708:	2180      	movs	r1, #128	@ 0x80
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f001 fc83 	bl	8009016 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2240      	movs	r2, #64	@ 0x40
 800771c:	841a      	strh	r2, [r3, #32]

  return ret;
 800771e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007720:	4618      	mov	r0, r3
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
 8007730:	460b      	mov	r3, r1
 8007732:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	78fa      	ldrb	r2, [r7, #3]
 8007738:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800773a:	2300      	movs	r3, #0
}
 800773c:	4618      	mov	r0, r3
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007756:	b2db      	uxtb	r3, r3
 8007758:	2b04      	cmp	r3, #4
 800775a:	d006      	beq.n	800776a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007762:	b2da      	uxtb	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2204      	movs	r2, #4
 800776e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800778e:	b2db      	uxtb	r3, r3
 8007790:	2b04      	cmp	r3, #4
 8007792:	d106      	bne.n	80077a2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800779a:	b2da      	uxtb	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b03      	cmp	r3, #3
 80077c2:	d110      	bne.n	80077e6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00b      	beq.n	80077e6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077d4:	69db      	ldr	r3, [r3, #28]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d005      	beq.n	80077e6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077e0:	69db      	ldr	r3, [r3, #28]
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3708      	adds	r7, #8
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b082      	sub	sp, #8
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	460b      	mov	r3, r1
 80077fa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	32ae      	adds	r2, #174	@ 0xae
 8007806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d101      	bne.n	8007812 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800780e:	2303      	movs	r3, #3
 8007810:	e01c      	b.n	800784c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007818:	b2db      	uxtb	r3, r3
 800781a:	2b03      	cmp	r3, #3
 800781c:	d115      	bne.n	800784a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	32ae      	adds	r2, #174	@ 0xae
 8007828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782c:	6a1b      	ldr	r3, [r3, #32]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00b      	beq.n	800784a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	32ae      	adds	r2, #174	@ 0xae
 800783c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007840:	6a1b      	ldr	r3, [r3, #32]
 8007842:	78fa      	ldrb	r2, [r7, #3]
 8007844:	4611      	mov	r1, r2
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3708      	adds	r7, #8
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b082      	sub	sp, #8
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	460b      	mov	r3, r1
 800785e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	32ae      	adds	r2, #174	@ 0xae
 800786a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007872:	2303      	movs	r3, #3
 8007874:	e01c      	b.n	80078b0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b03      	cmp	r3, #3
 8007880:	d115      	bne.n	80078ae <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	32ae      	adds	r2, #174	@ 0xae
 800788c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007892:	2b00      	cmp	r3, #0
 8007894:	d00b      	beq.n	80078ae <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	32ae      	adds	r2, #174	@ 0xae
 80078a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078a6:	78fa      	ldrb	r2, [r7, #3]
 80078a8:	4611      	mov	r1, r2
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3708      	adds	r7, #8
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	370c      	adds	r7, #12
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr

080078ce <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b084      	sub	sp, #16
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80078d6:	2300      	movs	r3, #0
 80078d8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2201      	movs	r2, #1
 80078de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d00e      	beq.n	800790a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	6852      	ldr	r2, [r2, #4]
 80078f8:	b2d2      	uxtb	r2, r2
 80078fa:	4611      	mov	r1, r2
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	4798      	blx	r3
 8007900:	4603      	mov	r3, r0
 8007902:	2b00      	cmp	r3, #0
 8007904:	d001      	beq.n	800790a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007906:	2303      	movs	r3, #3
 8007908:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800790a:	7bfb      	ldrb	r3, [r7, #15]
}
 800790c:	4618      	mov	r0, r3
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	460b      	mov	r3, r1
 800791e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007920:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007922:	4618      	mov	r0, r3
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr

0800792e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800792e:	b480      	push	{r7}
 8007930:	b083      	sub	sp, #12
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
 8007936:	460b      	mov	r3, r1
 8007938:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800793a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800793c:	4618      	mov	r0, r3
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b086      	sub	sp, #24
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	460b      	mov	r3, r1
 8007952:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800795c:	2300      	movs	r3, #0
 800795e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	885b      	ldrh	r3, [r3, #2]
 8007964:	b29b      	uxth	r3, r3
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	7812      	ldrb	r2, [r2, #0]
 800796a:	4293      	cmp	r3, r2
 800796c:	d91f      	bls.n	80079ae <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007974:	e013      	b.n	800799e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007976:	f107 030a 	add.w	r3, r7, #10
 800797a:	4619      	mov	r1, r3
 800797c:	6978      	ldr	r0, [r7, #20]
 800797e:	f000 f81b 	bl	80079b8 <USBD_GetNextDesc>
 8007982:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	785b      	ldrb	r3, [r3, #1]
 8007988:	2b05      	cmp	r3, #5
 800798a:	d108      	bne.n	800799e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	789b      	ldrb	r3, [r3, #2]
 8007994:	78fa      	ldrb	r2, [r7, #3]
 8007996:	429a      	cmp	r2, r3
 8007998:	d008      	beq.n	80079ac <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800799a:	2300      	movs	r3, #0
 800799c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	885b      	ldrh	r3, [r3, #2]
 80079a2:	b29a      	uxth	r2, r3
 80079a4:	897b      	ldrh	r3, [r7, #10]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d8e5      	bhi.n	8007976 <USBD_GetEpDesc+0x2e>
 80079aa:	e000      	b.n	80079ae <USBD_GetEpDesc+0x66>
          break;
 80079ac:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80079ae:	693b      	ldr	r3, [r7, #16]
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3718      	adds	r7, #24
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	881b      	ldrh	r3, [r3, #0]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	7812      	ldrb	r2, [r2, #0]
 80079ce:	4413      	add	r3, r2
 80079d0:	b29a      	uxth	r2, r3
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	461a      	mov	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4413      	add	r3, r2
 80079e0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80079e2:	68fb      	ldr	r3, [r7, #12]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3714      	adds	r7, #20
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b087      	sub	sp, #28
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	781b      	ldrb	r3, [r3, #0]
 8007a00:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	3301      	adds	r3, #1
 8007a06:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007a0e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007a12:	021b      	lsls	r3, r3, #8
 8007a14:	b21a      	sxth	r2, r3
 8007a16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	b21b      	sxth	r3, r3
 8007a1e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007a20:	89fb      	ldrh	r3, [r7, #14]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	371c      	adds	r7, #28
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr
	...

08007a30 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a46:	2b40      	cmp	r3, #64	@ 0x40
 8007a48:	d005      	beq.n	8007a56 <USBD_StdDevReq+0x26>
 8007a4a:	2b40      	cmp	r3, #64	@ 0x40
 8007a4c:	d857      	bhi.n	8007afe <USBD_StdDevReq+0xce>
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00f      	beq.n	8007a72 <USBD_StdDevReq+0x42>
 8007a52:	2b20      	cmp	r3, #32
 8007a54:	d153      	bne.n	8007afe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	32ae      	adds	r2, #174	@ 0xae
 8007a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	6839      	ldr	r1, [r7, #0]
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	4798      	blx	r3
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a70:	e04a      	b.n	8007b08 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	785b      	ldrb	r3, [r3, #1]
 8007a76:	2b09      	cmp	r3, #9
 8007a78:	d83b      	bhi.n	8007af2 <USBD_StdDevReq+0xc2>
 8007a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a80 <USBD_StdDevReq+0x50>)
 8007a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a80:	08007ad5 	.word	0x08007ad5
 8007a84:	08007ae9 	.word	0x08007ae9
 8007a88:	08007af3 	.word	0x08007af3
 8007a8c:	08007adf 	.word	0x08007adf
 8007a90:	08007af3 	.word	0x08007af3
 8007a94:	08007ab3 	.word	0x08007ab3
 8007a98:	08007aa9 	.word	0x08007aa9
 8007a9c:	08007af3 	.word	0x08007af3
 8007aa0:	08007acb 	.word	0x08007acb
 8007aa4:	08007abd 	.word	0x08007abd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007aa8:	6839      	ldr	r1, [r7, #0]
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f000 fa3e 	bl	8007f2c <USBD_GetDescriptor>
          break;
 8007ab0:	e024      	b.n	8007afc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007ab2:	6839      	ldr	r1, [r7, #0]
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f000 fbcd 	bl	8008254 <USBD_SetAddress>
          break;
 8007aba:	e01f      	b.n	8007afc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007abc:	6839      	ldr	r1, [r7, #0]
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 fc0c 	bl	80082dc <USBD_SetConfig>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	73fb      	strb	r3, [r7, #15]
          break;
 8007ac8:	e018      	b.n	8007afc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007aca:	6839      	ldr	r1, [r7, #0]
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 fcaf 	bl	8008430 <USBD_GetConfig>
          break;
 8007ad2:	e013      	b.n	8007afc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007ad4:	6839      	ldr	r1, [r7, #0]
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fce0 	bl	800849c <USBD_GetStatus>
          break;
 8007adc:	e00e      	b.n	8007afc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007ade:	6839      	ldr	r1, [r7, #0]
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 fd0f 	bl	8008504 <USBD_SetFeature>
          break;
 8007ae6:	e009      	b.n	8007afc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007ae8:	6839      	ldr	r1, [r7, #0]
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 fd33 	bl	8008556 <USBD_ClrFeature>
          break;
 8007af0:	e004      	b.n	8007afc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007af2:	6839      	ldr	r1, [r7, #0]
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 fd8a 	bl	800860e <USBD_CtlError>
          break;
 8007afa:	bf00      	nop
      }
      break;
 8007afc:	e004      	b.n	8007b08 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007afe:	6839      	ldr	r1, [r7, #0]
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 fd84 	bl	800860e <USBD_CtlError>
      break;
 8007b06:	bf00      	nop
  }

  return ret;
 8007b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3710      	adds	r7, #16
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop

08007b14 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007b2a:	2b40      	cmp	r3, #64	@ 0x40
 8007b2c:	d005      	beq.n	8007b3a <USBD_StdItfReq+0x26>
 8007b2e:	2b40      	cmp	r3, #64	@ 0x40
 8007b30:	d852      	bhi.n	8007bd8 <USBD_StdItfReq+0xc4>
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d001      	beq.n	8007b3a <USBD_StdItfReq+0x26>
 8007b36:	2b20      	cmp	r3, #32
 8007b38:	d14e      	bne.n	8007bd8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	3b01      	subs	r3, #1
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	d840      	bhi.n	8007bca <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	889b      	ldrh	r3, [r3, #4]
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d836      	bhi.n	8007bc0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	889b      	ldrh	r3, [r3, #4]
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	4619      	mov	r1, r3
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f7ff feda 	bl	8007914 <USBD_CoreFindIF>
 8007b60:	4603      	mov	r3, r0
 8007b62:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b64:	7bbb      	ldrb	r3, [r7, #14]
 8007b66:	2bff      	cmp	r3, #255	@ 0xff
 8007b68:	d01d      	beq.n	8007ba6 <USBD_StdItfReq+0x92>
 8007b6a:	7bbb      	ldrb	r3, [r7, #14]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d11a      	bne.n	8007ba6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007b70:	7bba      	ldrb	r2, [r7, #14]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	32ae      	adds	r2, #174	@ 0xae
 8007b76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00f      	beq.n	8007ba0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007b80:	7bba      	ldrb	r2, [r7, #14]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007b88:	7bba      	ldrb	r2, [r7, #14]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	32ae      	adds	r2, #174	@ 0xae
 8007b8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	6839      	ldr	r1, [r7, #0]
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	4798      	blx	r3
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007b9e:	e004      	b.n	8007baa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007ba4:	e001      	b.n	8007baa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007ba6:	2303      	movs	r3, #3
 8007ba8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	88db      	ldrh	r3, [r3, #6]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d110      	bne.n	8007bd4 <USBD_StdItfReq+0xc0>
 8007bb2:	7bfb      	ldrb	r3, [r7, #15]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d10d      	bne.n	8007bd4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 fe06 	bl	80087ca <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007bbe:	e009      	b.n	8007bd4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 fd23 	bl	800860e <USBD_CtlError>
          break;
 8007bc8:	e004      	b.n	8007bd4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007bca:	6839      	ldr	r1, [r7, #0]
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 fd1e 	bl	800860e <USBD_CtlError>
          break;
 8007bd2:	e000      	b.n	8007bd6 <USBD_StdItfReq+0xc2>
          break;
 8007bd4:	bf00      	nop
      }
      break;
 8007bd6:	e004      	b.n	8007be2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007bd8:	6839      	ldr	r1, [r7, #0]
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 fd17 	bl	800860e <USBD_CtlError>
      break;
 8007be0:	bf00      	nop
  }

  return ret;
 8007be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	889b      	ldrh	r3, [r3, #4]
 8007bfe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007c08:	2b40      	cmp	r3, #64	@ 0x40
 8007c0a:	d007      	beq.n	8007c1c <USBD_StdEPReq+0x30>
 8007c0c:	2b40      	cmp	r3, #64	@ 0x40
 8007c0e:	f200 8181 	bhi.w	8007f14 <USBD_StdEPReq+0x328>
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d02a      	beq.n	8007c6c <USBD_StdEPReq+0x80>
 8007c16:	2b20      	cmp	r3, #32
 8007c18:	f040 817c 	bne.w	8007f14 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007c1c:	7bbb      	ldrb	r3, [r7, #14]
 8007c1e:	4619      	mov	r1, r3
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f7ff fe84 	bl	800792e <USBD_CoreFindEP>
 8007c26:	4603      	mov	r3, r0
 8007c28:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c2a:	7b7b      	ldrb	r3, [r7, #13]
 8007c2c:	2bff      	cmp	r3, #255	@ 0xff
 8007c2e:	f000 8176 	beq.w	8007f1e <USBD_StdEPReq+0x332>
 8007c32:	7b7b      	ldrb	r3, [r7, #13]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f040 8172 	bne.w	8007f1e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007c3a:	7b7a      	ldrb	r2, [r7, #13]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007c42:	7b7a      	ldrb	r2, [r7, #13]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	32ae      	adds	r2, #174	@ 0xae
 8007c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	f000 8165 	beq.w	8007f1e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007c54:	7b7a      	ldrb	r2, [r7, #13]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	32ae      	adds	r2, #174	@ 0xae
 8007c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	6839      	ldr	r1, [r7, #0]
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	4798      	blx	r3
 8007c66:	4603      	mov	r3, r0
 8007c68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007c6a:	e158      	b.n	8007f1e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	785b      	ldrb	r3, [r3, #1]
 8007c70:	2b03      	cmp	r3, #3
 8007c72:	d008      	beq.n	8007c86 <USBD_StdEPReq+0x9a>
 8007c74:	2b03      	cmp	r3, #3
 8007c76:	f300 8147 	bgt.w	8007f08 <USBD_StdEPReq+0x31c>
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f000 809b 	beq.w	8007db6 <USBD_StdEPReq+0x1ca>
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d03c      	beq.n	8007cfe <USBD_StdEPReq+0x112>
 8007c84:	e140      	b.n	8007f08 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d002      	beq.n	8007c98 <USBD_StdEPReq+0xac>
 8007c92:	2b03      	cmp	r3, #3
 8007c94:	d016      	beq.n	8007cc4 <USBD_StdEPReq+0xd8>
 8007c96:	e02c      	b.n	8007cf2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c98:	7bbb      	ldrb	r3, [r7, #14]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00d      	beq.n	8007cba <USBD_StdEPReq+0xce>
 8007c9e:	7bbb      	ldrb	r3, [r7, #14]
 8007ca0:	2b80      	cmp	r3, #128	@ 0x80
 8007ca2:	d00a      	beq.n	8007cba <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ca4:	7bbb      	ldrb	r3, [r7, #14]
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f001 f9f9 	bl	80090a0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007cae:	2180      	movs	r1, #128	@ 0x80
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f001 f9f5 	bl	80090a0 <USBD_LL_StallEP>
 8007cb6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007cb8:	e020      	b.n	8007cfc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007cba:	6839      	ldr	r1, [r7, #0]
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 fca6 	bl	800860e <USBD_CtlError>
              break;
 8007cc2:	e01b      	b.n	8007cfc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	885b      	ldrh	r3, [r3, #2]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d10e      	bne.n	8007cea <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007ccc:	7bbb      	ldrb	r3, [r7, #14]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00b      	beq.n	8007cea <USBD_StdEPReq+0xfe>
 8007cd2:	7bbb      	ldrb	r3, [r7, #14]
 8007cd4:	2b80      	cmp	r3, #128	@ 0x80
 8007cd6:	d008      	beq.n	8007cea <USBD_StdEPReq+0xfe>
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	88db      	ldrh	r3, [r3, #6]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d104      	bne.n	8007cea <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ce0:	7bbb      	ldrb	r3, [r7, #14]
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f001 f9db 	bl	80090a0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 fd6d 	bl	80087ca <USBD_CtlSendStatus>

              break;
 8007cf0:	e004      	b.n	8007cfc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007cf2:	6839      	ldr	r1, [r7, #0]
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 fc8a 	bl	800860e <USBD_CtlError>
              break;
 8007cfa:	bf00      	nop
          }
          break;
 8007cfc:	e109      	b.n	8007f12 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b02      	cmp	r3, #2
 8007d08:	d002      	beq.n	8007d10 <USBD_StdEPReq+0x124>
 8007d0a:	2b03      	cmp	r3, #3
 8007d0c:	d016      	beq.n	8007d3c <USBD_StdEPReq+0x150>
 8007d0e:	e04b      	b.n	8007da8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007d10:	7bbb      	ldrb	r3, [r7, #14]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d00d      	beq.n	8007d32 <USBD_StdEPReq+0x146>
 8007d16:	7bbb      	ldrb	r3, [r7, #14]
 8007d18:	2b80      	cmp	r3, #128	@ 0x80
 8007d1a:	d00a      	beq.n	8007d32 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007d1c:	7bbb      	ldrb	r3, [r7, #14]
 8007d1e:	4619      	mov	r1, r3
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f001 f9bd 	bl	80090a0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007d26:	2180      	movs	r1, #128	@ 0x80
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f001 f9b9 	bl	80090a0 <USBD_LL_StallEP>
 8007d2e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007d30:	e040      	b.n	8007db4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007d32:	6839      	ldr	r1, [r7, #0]
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 fc6a 	bl	800860e <USBD_CtlError>
              break;
 8007d3a:	e03b      	b.n	8007db4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	885b      	ldrh	r3, [r3, #2]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d136      	bne.n	8007db2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007d44:	7bbb      	ldrb	r3, [r7, #14]
 8007d46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d004      	beq.n	8007d58 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007d4e:	7bbb      	ldrb	r3, [r7, #14]
 8007d50:	4619      	mov	r1, r3
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f001 f9c3 	bl	80090de <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 fd36 	bl	80087ca <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007d5e:	7bbb      	ldrb	r3, [r7, #14]
 8007d60:	4619      	mov	r1, r3
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f7ff fde3 	bl	800792e <USBD_CoreFindEP>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d6c:	7b7b      	ldrb	r3, [r7, #13]
 8007d6e:	2bff      	cmp	r3, #255	@ 0xff
 8007d70:	d01f      	beq.n	8007db2 <USBD_StdEPReq+0x1c6>
 8007d72:	7b7b      	ldrb	r3, [r7, #13]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d11c      	bne.n	8007db2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007d78:	7b7a      	ldrb	r2, [r7, #13]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007d80:	7b7a      	ldrb	r2, [r7, #13]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	32ae      	adds	r2, #174	@ 0xae
 8007d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d010      	beq.n	8007db2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007d90:	7b7a      	ldrb	r2, [r7, #13]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	32ae      	adds	r2, #174	@ 0xae
 8007d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	6839      	ldr	r1, [r7, #0]
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	4798      	blx	r3
 8007da2:	4603      	mov	r3, r0
 8007da4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007da6:	e004      	b.n	8007db2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007da8:	6839      	ldr	r1, [r7, #0]
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 fc2f 	bl	800860e <USBD_CtlError>
              break;
 8007db0:	e000      	b.n	8007db4 <USBD_StdEPReq+0x1c8>
              break;
 8007db2:	bf00      	nop
          }
          break;
 8007db4:	e0ad      	b.n	8007f12 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	d002      	beq.n	8007dc8 <USBD_StdEPReq+0x1dc>
 8007dc2:	2b03      	cmp	r3, #3
 8007dc4:	d033      	beq.n	8007e2e <USBD_StdEPReq+0x242>
 8007dc6:	e099      	b.n	8007efc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007dc8:	7bbb      	ldrb	r3, [r7, #14]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d007      	beq.n	8007dde <USBD_StdEPReq+0x1f2>
 8007dce:	7bbb      	ldrb	r3, [r7, #14]
 8007dd0:	2b80      	cmp	r3, #128	@ 0x80
 8007dd2:	d004      	beq.n	8007dde <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007dd4:	6839      	ldr	r1, [r7, #0]
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fc19 	bl	800860e <USBD_CtlError>
                break;
 8007ddc:	e093      	b.n	8007f06 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007dde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	da0b      	bge.n	8007dfe <USBD_StdEPReq+0x212>
 8007de6:	7bbb      	ldrb	r3, [r7, #14]
 8007de8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007dec:	4613      	mov	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	4413      	add	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	3310      	adds	r3, #16
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	4413      	add	r3, r2
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	e00b      	b.n	8007e16 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007dfe:	7bbb      	ldrb	r3, [r7, #14]
 8007e00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e04:	4613      	mov	r3, r2
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	4413      	add	r3, r2
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	4413      	add	r3, r2
 8007e14:	3304      	adds	r3, #4
 8007e16:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	330e      	adds	r3, #14
 8007e22:	2202      	movs	r2, #2
 8007e24:	4619      	mov	r1, r3
 8007e26:	6878      	ldr	r0, [r7, #4]
 8007e28:	f000 fc6e 	bl	8008708 <USBD_CtlSendData>
              break;
 8007e2c:	e06b      	b.n	8007f06 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007e2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	da11      	bge.n	8007e5a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007e36:	7bbb      	ldrb	r3, [r7, #14]
 8007e38:	f003 020f 	and.w	r2, r3, #15
 8007e3c:	6879      	ldr	r1, [r7, #4]
 8007e3e:	4613      	mov	r3, r2
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	4413      	add	r3, r2
 8007e44:	009b      	lsls	r3, r3, #2
 8007e46:	440b      	add	r3, r1
 8007e48:	3323      	adds	r3, #35	@ 0x23
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d117      	bne.n	8007e80 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007e50:	6839      	ldr	r1, [r7, #0]
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 fbdb 	bl	800860e <USBD_CtlError>
                  break;
 8007e58:	e055      	b.n	8007f06 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007e5a:	7bbb      	ldrb	r3, [r7, #14]
 8007e5c:	f003 020f 	and.w	r2, r3, #15
 8007e60:	6879      	ldr	r1, [r7, #4]
 8007e62:	4613      	mov	r3, r2
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	4413      	add	r3, r2
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	440b      	add	r3, r1
 8007e6c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d104      	bne.n	8007e80 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007e76:	6839      	ldr	r1, [r7, #0]
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f000 fbc8 	bl	800860e <USBD_CtlError>
                  break;
 8007e7e:	e042      	b.n	8007f06 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	da0b      	bge.n	8007ea0 <USBD_StdEPReq+0x2b4>
 8007e88:	7bbb      	ldrb	r3, [r7, #14]
 8007e8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e8e:	4613      	mov	r3, r2
 8007e90:	009b      	lsls	r3, r3, #2
 8007e92:	4413      	add	r3, r2
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	3310      	adds	r3, #16
 8007e98:	687a      	ldr	r2, [r7, #4]
 8007e9a:	4413      	add	r3, r2
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	e00b      	b.n	8007eb8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ea0:	7bbb      	ldrb	r3, [r7, #14]
 8007ea2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ea6:	4613      	mov	r3, r2
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	4413      	add	r3, r2
 8007eac:	009b      	lsls	r3, r3, #2
 8007eae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	3304      	adds	r3, #4
 8007eb8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007eba:	7bbb      	ldrb	r3, [r7, #14]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d002      	beq.n	8007ec6 <USBD_StdEPReq+0x2da>
 8007ec0:	7bbb      	ldrb	r3, [r7, #14]
 8007ec2:	2b80      	cmp	r3, #128	@ 0x80
 8007ec4:	d103      	bne.n	8007ece <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	739a      	strb	r2, [r3, #14]
 8007ecc:	e00e      	b.n	8007eec <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007ece:	7bbb      	ldrb	r3, [r7, #14]
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f001 f922 	bl	800911c <USBD_LL_IsStallEP>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d003      	beq.n	8007ee6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	739a      	strb	r2, [r3, #14]
 8007ee4:	e002      	b.n	8007eec <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	330e      	adds	r3, #14
 8007ef0:	2202      	movs	r2, #2
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	6878      	ldr	r0, [r7, #4]
 8007ef6:	f000 fc07 	bl	8008708 <USBD_CtlSendData>
              break;
 8007efa:	e004      	b.n	8007f06 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007efc:	6839      	ldr	r1, [r7, #0]
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 fb85 	bl	800860e <USBD_CtlError>
              break;
 8007f04:	bf00      	nop
          }
          break;
 8007f06:	e004      	b.n	8007f12 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007f08:	6839      	ldr	r1, [r7, #0]
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 fb7f 	bl	800860e <USBD_CtlError>
          break;
 8007f10:	bf00      	nop
      }
      break;
 8007f12:	e005      	b.n	8007f20 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007f14:	6839      	ldr	r1, [r7, #0]
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 fb79 	bl	800860e <USBD_CtlError>
      break;
 8007f1c:	e000      	b.n	8007f20 <USBD_StdEPReq+0x334>
      break;
 8007f1e:	bf00      	nop
  }

  return ret;
 8007f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3710      	adds	r7, #16
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}
	...

08007f2c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	885b      	ldrh	r3, [r3, #2]
 8007f46:	0a1b      	lsrs	r3, r3, #8
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	2b0e      	cmp	r3, #14
 8007f4e:	f200 8152 	bhi.w	80081f6 <USBD_GetDescriptor+0x2ca>
 8007f52:	a201      	add	r2, pc, #4	@ (adr r2, 8007f58 <USBD_GetDescriptor+0x2c>)
 8007f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f58:	08007fc9 	.word	0x08007fc9
 8007f5c:	08007fe1 	.word	0x08007fe1
 8007f60:	08008021 	.word	0x08008021
 8007f64:	080081f7 	.word	0x080081f7
 8007f68:	080081f7 	.word	0x080081f7
 8007f6c:	08008197 	.word	0x08008197
 8007f70:	080081c3 	.word	0x080081c3
 8007f74:	080081f7 	.word	0x080081f7
 8007f78:	080081f7 	.word	0x080081f7
 8007f7c:	080081f7 	.word	0x080081f7
 8007f80:	080081f7 	.word	0x080081f7
 8007f84:	080081f7 	.word	0x080081f7
 8007f88:	080081f7 	.word	0x080081f7
 8007f8c:	080081f7 	.word	0x080081f7
 8007f90:	08007f95 	.word	0x08007f95
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f9a:	69db      	ldr	r3, [r3, #28]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d00b      	beq.n	8007fb8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fa6:	69db      	ldr	r3, [r3, #28]
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	7c12      	ldrb	r2, [r2, #16]
 8007fac:	f107 0108 	add.w	r1, r7, #8
 8007fb0:	4610      	mov	r0, r2
 8007fb2:	4798      	blx	r3
 8007fb4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007fb6:	e126      	b.n	8008206 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007fb8:	6839      	ldr	r1, [r7, #0]
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 fb27 	bl	800860e <USBD_CtlError>
        err++;
 8007fc0:	7afb      	ldrb	r3, [r7, #11]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	72fb      	strb	r3, [r7, #11]
      break;
 8007fc6:	e11e      	b.n	8008206 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	7c12      	ldrb	r2, [r2, #16]
 8007fd4:	f107 0108 	add.w	r1, r7, #8
 8007fd8:	4610      	mov	r0, r2
 8007fda:	4798      	blx	r3
 8007fdc:	60f8      	str	r0, [r7, #12]
      break;
 8007fde:	e112      	b.n	8008206 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	7c1b      	ldrb	r3, [r3, #16]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10d      	bne.n	8008004 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff0:	f107 0208 	add.w	r2, r7, #8
 8007ff4:	4610      	mov	r0, r2
 8007ff6:	4798      	blx	r3
 8007ff8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	2202      	movs	r2, #2
 8008000:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008002:	e100      	b.n	8008206 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800800a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800800c:	f107 0208 	add.w	r2, r7, #8
 8008010:	4610      	mov	r0, r2
 8008012:	4798      	blx	r3
 8008014:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	3301      	adds	r3, #1
 800801a:	2202      	movs	r2, #2
 800801c:	701a      	strb	r2, [r3, #0]
      break;
 800801e:	e0f2      	b.n	8008206 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	885b      	ldrh	r3, [r3, #2]
 8008024:	b2db      	uxtb	r3, r3
 8008026:	2b05      	cmp	r3, #5
 8008028:	f200 80ac 	bhi.w	8008184 <USBD_GetDescriptor+0x258>
 800802c:	a201      	add	r2, pc, #4	@ (adr r2, 8008034 <USBD_GetDescriptor+0x108>)
 800802e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008032:	bf00      	nop
 8008034:	0800804d 	.word	0x0800804d
 8008038:	08008081 	.word	0x08008081
 800803c:	080080b5 	.word	0x080080b5
 8008040:	080080e9 	.word	0x080080e9
 8008044:	0800811d 	.word	0x0800811d
 8008048:	08008151 	.word	0x08008151
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00b      	beq.n	8008070 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	7c12      	ldrb	r2, [r2, #16]
 8008064:	f107 0108 	add.w	r1, r7, #8
 8008068:	4610      	mov	r0, r2
 800806a:	4798      	blx	r3
 800806c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800806e:	e091      	b.n	8008194 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008070:	6839      	ldr	r1, [r7, #0]
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 facb 	bl	800860e <USBD_CtlError>
            err++;
 8008078:	7afb      	ldrb	r3, [r7, #11]
 800807a:	3301      	adds	r3, #1
 800807c:	72fb      	strb	r3, [r7, #11]
          break;
 800807e:	e089      	b.n	8008194 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00b      	beq.n	80080a4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008092:	689b      	ldr	r3, [r3, #8]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	7c12      	ldrb	r2, [r2, #16]
 8008098:	f107 0108 	add.w	r1, r7, #8
 800809c:	4610      	mov	r0, r2
 800809e:	4798      	blx	r3
 80080a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080a2:	e077      	b.n	8008194 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80080a4:	6839      	ldr	r1, [r7, #0]
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 fab1 	bl	800860e <USBD_CtlError>
            err++;
 80080ac:	7afb      	ldrb	r3, [r7, #11]
 80080ae:	3301      	adds	r3, #1
 80080b0:	72fb      	strb	r3, [r7, #11]
          break;
 80080b2:	e06f      	b.n	8008194 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00b      	beq.n	80080d8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080c6:	68db      	ldr	r3, [r3, #12]
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	7c12      	ldrb	r2, [r2, #16]
 80080cc:	f107 0108 	add.w	r1, r7, #8
 80080d0:	4610      	mov	r0, r2
 80080d2:	4798      	blx	r3
 80080d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080d6:	e05d      	b.n	8008194 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80080d8:	6839      	ldr	r1, [r7, #0]
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 fa97 	bl	800860e <USBD_CtlError>
            err++;
 80080e0:	7afb      	ldrb	r3, [r7, #11]
 80080e2:	3301      	adds	r3, #1
 80080e4:	72fb      	strb	r3, [r7, #11]
          break;
 80080e6:	e055      	b.n	8008194 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080ee:	691b      	ldr	r3, [r3, #16]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00b      	beq.n	800810c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	7c12      	ldrb	r2, [r2, #16]
 8008100:	f107 0108 	add.w	r1, r7, #8
 8008104:	4610      	mov	r0, r2
 8008106:	4798      	blx	r3
 8008108:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800810a:	e043      	b.n	8008194 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800810c:	6839      	ldr	r1, [r7, #0]
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 fa7d 	bl	800860e <USBD_CtlError>
            err++;
 8008114:	7afb      	ldrb	r3, [r7, #11]
 8008116:	3301      	adds	r3, #1
 8008118:	72fb      	strb	r3, [r7, #11]
          break;
 800811a:	e03b      	b.n	8008194 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008122:	695b      	ldr	r3, [r3, #20]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00b      	beq.n	8008140 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800812e:	695b      	ldr	r3, [r3, #20]
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	7c12      	ldrb	r2, [r2, #16]
 8008134:	f107 0108 	add.w	r1, r7, #8
 8008138:	4610      	mov	r0, r2
 800813a:	4798      	blx	r3
 800813c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800813e:	e029      	b.n	8008194 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008140:	6839      	ldr	r1, [r7, #0]
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fa63 	bl	800860e <USBD_CtlError>
            err++;
 8008148:	7afb      	ldrb	r3, [r7, #11]
 800814a:	3301      	adds	r3, #1
 800814c:	72fb      	strb	r3, [r7, #11]
          break;
 800814e:	e021      	b.n	8008194 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008156:	699b      	ldr	r3, [r3, #24]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00b      	beq.n	8008174 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008162:	699b      	ldr	r3, [r3, #24]
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	7c12      	ldrb	r2, [r2, #16]
 8008168:	f107 0108 	add.w	r1, r7, #8
 800816c:	4610      	mov	r0, r2
 800816e:	4798      	blx	r3
 8008170:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008172:	e00f      	b.n	8008194 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008174:	6839      	ldr	r1, [r7, #0]
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 fa49 	bl	800860e <USBD_CtlError>
            err++;
 800817c:	7afb      	ldrb	r3, [r7, #11]
 800817e:	3301      	adds	r3, #1
 8008180:	72fb      	strb	r3, [r7, #11]
          break;
 8008182:	e007      	b.n	8008194 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008184:	6839      	ldr	r1, [r7, #0]
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 fa41 	bl	800860e <USBD_CtlError>
          err++;
 800818c:	7afb      	ldrb	r3, [r7, #11]
 800818e:	3301      	adds	r3, #1
 8008190:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008192:	bf00      	nop
      }
      break;
 8008194:	e037      	b.n	8008206 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	7c1b      	ldrb	r3, [r3, #16]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d109      	bne.n	80081b2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081a6:	f107 0208 	add.w	r2, r7, #8
 80081aa:	4610      	mov	r0, r2
 80081ac:	4798      	blx	r3
 80081ae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80081b0:	e029      	b.n	8008206 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80081b2:	6839      	ldr	r1, [r7, #0]
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f000 fa2a 	bl	800860e <USBD_CtlError>
        err++;
 80081ba:	7afb      	ldrb	r3, [r7, #11]
 80081bc:	3301      	adds	r3, #1
 80081be:	72fb      	strb	r3, [r7, #11]
      break;
 80081c0:	e021      	b.n	8008206 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	7c1b      	ldrb	r3, [r3, #16]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10d      	bne.n	80081e6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081d2:	f107 0208 	add.w	r2, r7, #8
 80081d6:	4610      	mov	r0, r2
 80081d8:	4798      	blx	r3
 80081da:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	3301      	adds	r3, #1
 80081e0:	2207      	movs	r2, #7
 80081e2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80081e4:	e00f      	b.n	8008206 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80081e6:	6839      	ldr	r1, [r7, #0]
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 fa10 	bl	800860e <USBD_CtlError>
        err++;
 80081ee:	7afb      	ldrb	r3, [r7, #11]
 80081f0:	3301      	adds	r3, #1
 80081f2:	72fb      	strb	r3, [r7, #11]
      break;
 80081f4:	e007      	b.n	8008206 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80081f6:	6839      	ldr	r1, [r7, #0]
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 fa08 	bl	800860e <USBD_CtlError>
      err++;
 80081fe:	7afb      	ldrb	r3, [r7, #11]
 8008200:	3301      	adds	r3, #1
 8008202:	72fb      	strb	r3, [r7, #11]
      break;
 8008204:	bf00      	nop
  }

  if (err != 0U)
 8008206:	7afb      	ldrb	r3, [r7, #11]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d11e      	bne.n	800824a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	88db      	ldrh	r3, [r3, #6]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d016      	beq.n	8008242 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008214:	893b      	ldrh	r3, [r7, #8]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00e      	beq.n	8008238 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	88da      	ldrh	r2, [r3, #6]
 800821e:	893b      	ldrh	r3, [r7, #8]
 8008220:	4293      	cmp	r3, r2
 8008222:	bf28      	it	cs
 8008224:	4613      	movcs	r3, r2
 8008226:	b29b      	uxth	r3, r3
 8008228:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800822a:	893b      	ldrh	r3, [r7, #8]
 800822c:	461a      	mov	r2, r3
 800822e:	68f9      	ldr	r1, [r7, #12]
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 fa69 	bl	8008708 <USBD_CtlSendData>
 8008236:	e009      	b.n	800824c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008238:	6839      	ldr	r1, [r7, #0]
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f9e7 	bl	800860e <USBD_CtlError>
 8008240:	e004      	b.n	800824c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 fac1 	bl	80087ca <USBD_CtlSendStatus>
 8008248:	e000      	b.n	800824c <USBD_GetDescriptor+0x320>
    return;
 800824a:	bf00      	nop
  }
}
 800824c:	3710      	adds	r7, #16
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop

08008254 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	889b      	ldrh	r3, [r3, #4]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d131      	bne.n	80082ca <USBD_SetAddress+0x76>
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	88db      	ldrh	r3, [r3, #6]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d12d      	bne.n	80082ca <USBD_SetAddress+0x76>
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	885b      	ldrh	r3, [r3, #2]
 8008272:	2b7f      	cmp	r3, #127	@ 0x7f
 8008274:	d829      	bhi.n	80082ca <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	885b      	ldrh	r3, [r3, #2]
 800827a:	b2db      	uxtb	r3, r3
 800827c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008280:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008288:	b2db      	uxtb	r3, r3
 800828a:	2b03      	cmp	r3, #3
 800828c:	d104      	bne.n	8008298 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800828e:	6839      	ldr	r1, [r7, #0]
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 f9bc 	bl	800860e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008296:	e01d      	b.n	80082d4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	7bfa      	ldrb	r2, [r7, #15]
 800829c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80082a0:	7bfb      	ldrb	r3, [r7, #15]
 80082a2:	4619      	mov	r1, r3
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 ff65 	bl	8009174 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fa8d 	bl	80087ca <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80082b0:	7bfb      	ldrb	r3, [r7, #15]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d004      	beq.n	80082c0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2202      	movs	r2, #2
 80082ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082be:	e009      	b.n	80082d4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2201      	movs	r2, #1
 80082c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082c8:	e004      	b.n	80082d4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80082ca:	6839      	ldr	r1, [r7, #0]
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 f99e 	bl	800860e <USBD_CtlError>
  }
}
 80082d2:	bf00      	nop
 80082d4:	bf00      	nop
 80082d6:	3710      	adds	r7, #16
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b084      	sub	sp, #16
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082e6:	2300      	movs	r3, #0
 80082e8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	885b      	ldrh	r3, [r3, #2]
 80082ee:	b2da      	uxtb	r2, r3
 80082f0:	4b4e      	ldr	r3, [pc, #312]	@ (800842c <USBD_SetConfig+0x150>)
 80082f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80082f4:	4b4d      	ldr	r3, [pc, #308]	@ (800842c <USBD_SetConfig+0x150>)
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d905      	bls.n	8008308 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80082fc:	6839      	ldr	r1, [r7, #0]
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f985 	bl	800860e <USBD_CtlError>
    return USBD_FAIL;
 8008304:	2303      	movs	r3, #3
 8008306:	e08c      	b.n	8008422 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800830e:	b2db      	uxtb	r3, r3
 8008310:	2b02      	cmp	r3, #2
 8008312:	d002      	beq.n	800831a <USBD_SetConfig+0x3e>
 8008314:	2b03      	cmp	r3, #3
 8008316:	d029      	beq.n	800836c <USBD_SetConfig+0x90>
 8008318:	e075      	b.n	8008406 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800831a:	4b44      	ldr	r3, [pc, #272]	@ (800842c <USBD_SetConfig+0x150>)
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d020      	beq.n	8008364 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008322:	4b42      	ldr	r3, [pc, #264]	@ (800842c <USBD_SetConfig+0x150>)
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	461a      	mov	r2, r3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800832c:	4b3f      	ldr	r3, [pc, #252]	@ (800842c <USBD_SetConfig+0x150>)
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	4619      	mov	r1, r3
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7fe ffa3 	bl	800727e <USBD_SetClassConfig>
 8008338:	4603      	mov	r3, r0
 800833a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800833c:	7bfb      	ldrb	r3, [r7, #15]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d008      	beq.n	8008354 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008342:	6839      	ldr	r1, [r7, #0]
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 f962 	bl	800860e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2202      	movs	r2, #2
 800834e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008352:	e065      	b.n	8008420 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f000 fa38 	bl	80087ca <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2203      	movs	r2, #3
 800835e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008362:	e05d      	b.n	8008420 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 fa30 	bl	80087ca <USBD_CtlSendStatus>
      break;
 800836a:	e059      	b.n	8008420 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800836c:	4b2f      	ldr	r3, [pc, #188]	@ (800842c <USBD_SetConfig+0x150>)
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d112      	bne.n	800839a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800837c:	4b2b      	ldr	r3, [pc, #172]	@ (800842c <USBD_SetConfig+0x150>)
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	461a      	mov	r2, r3
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008386:	4b29      	ldr	r3, [pc, #164]	@ (800842c <USBD_SetConfig+0x150>)
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	4619      	mov	r1, r3
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f7fe ff92 	bl	80072b6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fa19 	bl	80087ca <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008398:	e042      	b.n	8008420 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800839a:	4b24      	ldr	r3, [pc, #144]	@ (800842c <USBD_SetConfig+0x150>)
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	461a      	mov	r2, r3
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d02a      	beq.n	80083fe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	4619      	mov	r1, r3
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f7fe ff80 	bl	80072b6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80083b6:	4b1d      	ldr	r3, [pc, #116]	@ (800842c <USBD_SetConfig+0x150>)
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	461a      	mov	r2, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80083c0:	4b1a      	ldr	r3, [pc, #104]	@ (800842c <USBD_SetConfig+0x150>)
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	4619      	mov	r1, r3
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f7fe ff59 	bl	800727e <USBD_SetClassConfig>
 80083cc:	4603      	mov	r3, r0
 80083ce:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80083d0:	7bfb      	ldrb	r3, [r7, #15]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00f      	beq.n	80083f6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80083d6:	6839      	ldr	r1, [r7, #0]
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f000 f918 	bl	800860e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	4619      	mov	r1, r3
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f7fe ff65 	bl	80072b6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2202      	movs	r2, #2
 80083f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80083f4:	e014      	b.n	8008420 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 f9e7 	bl	80087ca <USBD_CtlSendStatus>
      break;
 80083fc:	e010      	b.n	8008420 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 f9e3 	bl	80087ca <USBD_CtlSendStatus>
      break;
 8008404:	e00c      	b.n	8008420 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008406:	6839      	ldr	r1, [r7, #0]
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 f900 	bl	800860e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800840e:	4b07      	ldr	r3, [pc, #28]	@ (800842c <USBD_SetConfig+0x150>)
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	4619      	mov	r1, r3
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f7fe ff4e 	bl	80072b6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800841a:	2303      	movs	r3, #3
 800841c:	73fb      	strb	r3, [r7, #15]
      break;
 800841e:	bf00      	nop
  }

  return ret;
 8008420:	7bfb      	ldrb	r3, [r7, #15]
}
 8008422:	4618      	mov	r0, r3
 8008424:	3710      	adds	r7, #16
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
 800842a:	bf00      	nop
 800842c:	2000028c 	.word	0x2000028c

08008430 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b082      	sub	sp, #8
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	88db      	ldrh	r3, [r3, #6]
 800843e:	2b01      	cmp	r3, #1
 8008440:	d004      	beq.n	800844c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008442:	6839      	ldr	r1, [r7, #0]
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f000 f8e2 	bl	800860e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800844a:	e023      	b.n	8008494 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008452:	b2db      	uxtb	r3, r3
 8008454:	2b02      	cmp	r3, #2
 8008456:	dc02      	bgt.n	800845e <USBD_GetConfig+0x2e>
 8008458:	2b00      	cmp	r3, #0
 800845a:	dc03      	bgt.n	8008464 <USBD_GetConfig+0x34>
 800845c:	e015      	b.n	800848a <USBD_GetConfig+0x5a>
 800845e:	2b03      	cmp	r3, #3
 8008460:	d00b      	beq.n	800847a <USBD_GetConfig+0x4a>
 8008462:	e012      	b.n	800848a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	3308      	adds	r3, #8
 800846e:	2201      	movs	r2, #1
 8008470:	4619      	mov	r1, r3
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f948 	bl	8008708 <USBD_CtlSendData>
        break;
 8008478:	e00c      	b.n	8008494 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	3304      	adds	r3, #4
 800847e:	2201      	movs	r2, #1
 8008480:	4619      	mov	r1, r3
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 f940 	bl	8008708 <USBD_CtlSendData>
        break;
 8008488:	e004      	b.n	8008494 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800848a:	6839      	ldr	r1, [r7, #0]
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 f8be 	bl	800860e <USBD_CtlError>
        break;
 8008492:	bf00      	nop
}
 8008494:	bf00      	nop
 8008496:	3708      	adds	r7, #8
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}

0800849c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	3b01      	subs	r3, #1
 80084b0:	2b02      	cmp	r3, #2
 80084b2:	d81e      	bhi.n	80084f2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	88db      	ldrh	r3, [r3, #6]
 80084b8:	2b02      	cmp	r3, #2
 80084ba:	d004      	beq.n	80084c6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80084bc:	6839      	ldr	r1, [r7, #0]
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 f8a5 	bl	800860e <USBD_CtlError>
        break;
 80084c4:	e01a      	b.n	80084fc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2201      	movs	r2, #1
 80084ca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d005      	beq.n	80084e2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	f043 0202 	orr.w	r2, r3, #2
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	330c      	adds	r3, #12
 80084e6:	2202      	movs	r2, #2
 80084e8:	4619      	mov	r1, r3
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f90c 	bl	8008708 <USBD_CtlSendData>
      break;
 80084f0:	e004      	b.n	80084fc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80084f2:	6839      	ldr	r1, [r7, #0]
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 f88a 	bl	800860e <USBD_CtlError>
      break;
 80084fa:	bf00      	nop
  }
}
 80084fc:	bf00      	nop
 80084fe:	3708      	adds	r7, #8
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	885b      	ldrh	r3, [r3, #2]
 8008512:	2b01      	cmp	r3, #1
 8008514:	d107      	bne.n	8008526 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2201      	movs	r2, #1
 800851a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 f953 	bl	80087ca <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008524:	e013      	b.n	800854e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	885b      	ldrh	r3, [r3, #2]
 800852a:	2b02      	cmp	r3, #2
 800852c:	d10b      	bne.n	8008546 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	889b      	ldrh	r3, [r3, #4]
 8008532:	0a1b      	lsrs	r3, r3, #8
 8008534:	b29b      	uxth	r3, r3
 8008536:	b2da      	uxtb	r2, r3
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 f943 	bl	80087ca <USBD_CtlSendStatus>
}
 8008544:	e003      	b.n	800854e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008546:	6839      	ldr	r1, [r7, #0]
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 f860 	bl	800860e <USBD_CtlError>
}
 800854e:	bf00      	nop
 8008550:	3708      	adds	r7, #8
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b082      	sub	sp, #8
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
 800855e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008566:	b2db      	uxtb	r3, r3
 8008568:	3b01      	subs	r3, #1
 800856a:	2b02      	cmp	r3, #2
 800856c:	d80b      	bhi.n	8008586 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	885b      	ldrh	r3, [r3, #2]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d10c      	bne.n	8008590 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2200      	movs	r2, #0
 800857a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f923 	bl	80087ca <USBD_CtlSendStatus>
      }
      break;
 8008584:	e004      	b.n	8008590 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008586:	6839      	ldr	r1, [r7, #0]
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 f840 	bl	800860e <USBD_CtlError>
      break;
 800858e:	e000      	b.n	8008592 <USBD_ClrFeature+0x3c>
      break;
 8008590:	bf00      	nop
  }
}
 8008592:	bf00      	nop
 8008594:	3708      	adds	r7, #8
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b084      	sub	sp, #16
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
 80085a2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	781a      	ldrb	r2, [r3, #0]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	3301      	adds	r3, #1
 80085b4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	781a      	ldrb	r2, [r3, #0]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	3301      	adds	r3, #1
 80085c2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80085c4:	68f8      	ldr	r0, [r7, #12]
 80085c6:	f7ff fa13 	bl	80079f0 <SWAPBYTE>
 80085ca:	4603      	mov	r3, r0
 80085cc:	461a      	mov	r2, r3
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	3301      	adds	r3, #1
 80085d6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	3301      	adds	r3, #1
 80085dc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f7ff fa06 	bl	80079f0 <SWAPBYTE>
 80085e4:	4603      	mov	r3, r0
 80085e6:	461a      	mov	r2, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	3301      	adds	r3, #1
 80085f0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	3301      	adds	r3, #1
 80085f6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80085f8:	68f8      	ldr	r0, [r7, #12]
 80085fa:	f7ff f9f9 	bl	80079f0 <SWAPBYTE>
 80085fe:	4603      	mov	r3, r0
 8008600:	461a      	mov	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	80da      	strh	r2, [r3, #6]
}
 8008606:	bf00      	nop
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b082      	sub	sp, #8
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
 8008616:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008618:	2180      	movs	r1, #128	@ 0x80
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 fd40 	bl	80090a0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008620:	2100      	movs	r1, #0
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 fd3c 	bl	80090a0 <USBD_LL_StallEP>
}
 8008628:	bf00      	nop
 800862a:	3708      	adds	r7, #8
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b086      	sub	sp, #24
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800863c:	2300      	movs	r3, #0
 800863e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d042      	beq.n	80086cc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800864a:	6938      	ldr	r0, [r7, #16]
 800864c:	f000 f842 	bl	80086d4 <USBD_GetLen>
 8008650:	4603      	mov	r3, r0
 8008652:	3301      	adds	r3, #1
 8008654:	005b      	lsls	r3, r3, #1
 8008656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800865a:	d808      	bhi.n	800866e <USBD_GetString+0x3e>
 800865c:	6938      	ldr	r0, [r7, #16]
 800865e:	f000 f839 	bl	80086d4 <USBD_GetLen>
 8008662:	4603      	mov	r3, r0
 8008664:	3301      	adds	r3, #1
 8008666:	b29b      	uxth	r3, r3
 8008668:	005b      	lsls	r3, r3, #1
 800866a:	b29a      	uxth	r2, r3
 800866c:	e001      	b.n	8008672 <USBD_GetString+0x42>
 800866e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008676:	7dfb      	ldrb	r3, [r7, #23]
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	4413      	add	r3, r2
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	7812      	ldrb	r2, [r2, #0]
 8008680:	701a      	strb	r2, [r3, #0]
  idx++;
 8008682:	7dfb      	ldrb	r3, [r7, #23]
 8008684:	3301      	adds	r3, #1
 8008686:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008688:	7dfb      	ldrb	r3, [r7, #23]
 800868a:	68ba      	ldr	r2, [r7, #8]
 800868c:	4413      	add	r3, r2
 800868e:	2203      	movs	r2, #3
 8008690:	701a      	strb	r2, [r3, #0]
  idx++;
 8008692:	7dfb      	ldrb	r3, [r7, #23]
 8008694:	3301      	adds	r3, #1
 8008696:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008698:	e013      	b.n	80086c2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800869a:	7dfb      	ldrb	r3, [r7, #23]
 800869c:	68ba      	ldr	r2, [r7, #8]
 800869e:	4413      	add	r3, r2
 80086a0:	693a      	ldr	r2, [r7, #16]
 80086a2:	7812      	ldrb	r2, [r2, #0]
 80086a4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	3301      	adds	r3, #1
 80086aa:	613b      	str	r3, [r7, #16]
    idx++;
 80086ac:	7dfb      	ldrb	r3, [r7, #23]
 80086ae:	3301      	adds	r3, #1
 80086b0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80086b2:	7dfb      	ldrb	r3, [r7, #23]
 80086b4:	68ba      	ldr	r2, [r7, #8]
 80086b6:	4413      	add	r3, r2
 80086b8:	2200      	movs	r2, #0
 80086ba:	701a      	strb	r2, [r3, #0]
    idx++;
 80086bc:	7dfb      	ldrb	r3, [r7, #23]
 80086be:	3301      	adds	r3, #1
 80086c0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1e7      	bne.n	800869a <USBD_GetString+0x6a>
 80086ca:	e000      	b.n	80086ce <USBD_GetString+0x9e>
    return;
 80086cc:	bf00      	nop
  }
}
 80086ce:	3718      	adds	r7, #24
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80086dc:	2300      	movs	r3, #0
 80086de:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80086e4:	e005      	b.n	80086f2 <USBD_GetLen+0x1e>
  {
    len++;
 80086e6:	7bfb      	ldrb	r3, [r7, #15]
 80086e8:	3301      	adds	r3, #1
 80086ea:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	3301      	adds	r3, #1
 80086f0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1f5      	bne.n	80086e6 <USBD_GetLen+0x12>
  }

  return len;
 80086fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3714      	adds	r7, #20
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2202      	movs	r2, #2
 8008718:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	68ba      	ldr	r2, [r7, #8]
 8008726:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	68ba      	ldr	r2, [r7, #8]
 8008732:	2100      	movs	r1, #0
 8008734:	68f8      	ldr	r0, [r7, #12]
 8008736:	f000 fd3c 	bl	80091b2 <USBD_LL_Transmit>

  return USBD_OK;
 800873a:	2300      	movs	r3, #0
}
 800873c:	4618      	mov	r0, r3
 800873e:	3710      	adds	r7, #16
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}

08008744 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b084      	sub	sp, #16
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	68ba      	ldr	r2, [r7, #8]
 8008754:	2100      	movs	r1, #0
 8008756:	68f8      	ldr	r0, [r7, #12]
 8008758:	f000 fd2b 	bl	80091b2 <USBD_LL_Transmit>

  return USBD_OK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	3710      	adds	r7, #16
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}

08008766 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008766:	b580      	push	{r7, lr}
 8008768:	b084      	sub	sp, #16
 800876a:	af00      	add	r7, sp, #0
 800876c:	60f8      	str	r0, [r7, #12]
 800876e:	60b9      	str	r1, [r7, #8]
 8008770:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2203      	movs	r2, #3
 8008776:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	68ba      	ldr	r2, [r7, #8]
 8008786:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	68ba      	ldr	r2, [r7, #8]
 8008796:	2100      	movs	r1, #0
 8008798:	68f8      	ldr	r0, [r7, #12]
 800879a:	f000 fd2b 	bl	80091f4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800879e:	2300      	movs	r3, #0
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	3710      	adds	r7, #16
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}

080087a8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	60f8      	str	r0, [r7, #12]
 80087b0:	60b9      	str	r1, [r7, #8]
 80087b2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	68ba      	ldr	r2, [r7, #8]
 80087b8:	2100      	movs	r1, #0
 80087ba:	68f8      	ldr	r0, [r7, #12]
 80087bc:	f000 fd1a 	bl	80091f4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80087c0:	2300      	movs	r3, #0
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3710      	adds	r7, #16
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}

080087ca <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b082      	sub	sp, #8
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2204      	movs	r2, #4
 80087d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80087da:	2300      	movs	r3, #0
 80087dc:	2200      	movs	r2, #0
 80087de:	2100      	movs	r1, #0
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 fce6 	bl	80091b2 <USBD_LL_Transmit>

  return USBD_OK;
 80087e6:	2300      	movs	r3, #0
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3708      	adds	r7, #8
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2205      	movs	r2, #5
 80087fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008800:	2300      	movs	r3, #0
 8008802:	2200      	movs	r2, #0
 8008804:	2100      	movs	r1, #0
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 fcf4 	bl	80091f4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3708      	adds	r7, #8
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
	...

08008818 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800881c:	2200      	movs	r2, #0
 800881e:	4912      	ldr	r1, [pc, #72]	@ (8008868 <MX_USB_DEVICE_Init+0x50>)
 8008820:	4812      	ldr	r0, [pc, #72]	@ (800886c <MX_USB_DEVICE_Init+0x54>)
 8008822:	f7fe fcaf 	bl	8007184 <USBD_Init>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d001      	beq.n	8008830 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800882c:	f7f8 fbfa 	bl	8001024 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008830:	490f      	ldr	r1, [pc, #60]	@ (8008870 <MX_USB_DEVICE_Init+0x58>)
 8008832:	480e      	ldr	r0, [pc, #56]	@ (800886c <MX_USB_DEVICE_Init+0x54>)
 8008834:	f7fe fcd6 	bl	80071e4 <USBD_RegisterClass>
 8008838:	4603      	mov	r3, r0
 800883a:	2b00      	cmp	r3, #0
 800883c:	d001      	beq.n	8008842 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800883e:	f7f8 fbf1 	bl	8001024 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008842:	490c      	ldr	r1, [pc, #48]	@ (8008874 <MX_USB_DEVICE_Init+0x5c>)
 8008844:	4809      	ldr	r0, [pc, #36]	@ (800886c <MX_USB_DEVICE_Init+0x54>)
 8008846:	f7fe fbcd 	bl	8006fe4 <USBD_CDC_RegisterInterface>
 800884a:	4603      	mov	r3, r0
 800884c:	2b00      	cmp	r3, #0
 800884e:	d001      	beq.n	8008854 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008850:	f7f8 fbe8 	bl	8001024 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008854:	4805      	ldr	r0, [pc, #20]	@ (800886c <MX_USB_DEVICE_Init+0x54>)
 8008856:	f7fe fcfb 	bl	8007250 <USBD_Start>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d001      	beq.n	8008864 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008860:	f7f8 fbe0 	bl	8001024 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008864:	bf00      	nop
 8008866:	bd80      	pop	{r7, pc}
 8008868:	200000cc 	.word	0x200000cc
 800886c:	20000290 	.word	0x20000290
 8008870:	20000038 	.word	0x20000038
 8008874:	200000b8 	.word	0x200000b8

08008878 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800887c:	2200      	movs	r2, #0
 800887e:	4905      	ldr	r1, [pc, #20]	@ (8008894 <CDC_Init_FS+0x1c>)
 8008880:	4805      	ldr	r0, [pc, #20]	@ (8008898 <CDC_Init_FS+0x20>)
 8008882:	f7fe fbc9 	bl	8007018 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008886:	4905      	ldr	r1, [pc, #20]	@ (800889c <CDC_Init_FS+0x24>)
 8008888:	4803      	ldr	r0, [pc, #12]	@ (8008898 <CDC_Init_FS+0x20>)
 800888a:	f7fe fbe7 	bl	800705c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800888e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008890:	4618      	mov	r0, r3
 8008892:	bd80      	pop	{r7, pc}
 8008894:	20000d6c 	.word	0x20000d6c
 8008898:	20000290 	.word	0x20000290
 800889c:	2000056c 	.word	0x2000056c

080088a0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80088a0:	b480      	push	{r7}
 80088a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80088a4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr

080088b0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	4603      	mov	r3, r0
 80088b8:	6039      	str	r1, [r7, #0]
 80088ba:	71fb      	strb	r3, [r7, #7]
 80088bc:	4613      	mov	r3, r2
 80088be:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80088c0:	79fb      	ldrb	r3, [r7, #7]
 80088c2:	2b23      	cmp	r3, #35	@ 0x23
 80088c4:	d84a      	bhi.n	800895c <CDC_Control_FS+0xac>
 80088c6:	a201      	add	r2, pc, #4	@ (adr r2, 80088cc <CDC_Control_FS+0x1c>)
 80088c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088cc:	0800895d 	.word	0x0800895d
 80088d0:	0800895d 	.word	0x0800895d
 80088d4:	0800895d 	.word	0x0800895d
 80088d8:	0800895d 	.word	0x0800895d
 80088dc:	0800895d 	.word	0x0800895d
 80088e0:	0800895d 	.word	0x0800895d
 80088e4:	0800895d 	.word	0x0800895d
 80088e8:	0800895d 	.word	0x0800895d
 80088ec:	0800895d 	.word	0x0800895d
 80088f0:	0800895d 	.word	0x0800895d
 80088f4:	0800895d 	.word	0x0800895d
 80088f8:	0800895d 	.word	0x0800895d
 80088fc:	0800895d 	.word	0x0800895d
 8008900:	0800895d 	.word	0x0800895d
 8008904:	0800895d 	.word	0x0800895d
 8008908:	0800895d 	.word	0x0800895d
 800890c:	0800895d 	.word	0x0800895d
 8008910:	0800895d 	.word	0x0800895d
 8008914:	0800895d 	.word	0x0800895d
 8008918:	0800895d 	.word	0x0800895d
 800891c:	0800895d 	.word	0x0800895d
 8008920:	0800895d 	.word	0x0800895d
 8008924:	0800895d 	.word	0x0800895d
 8008928:	0800895d 	.word	0x0800895d
 800892c:	0800895d 	.word	0x0800895d
 8008930:	0800895d 	.word	0x0800895d
 8008934:	0800895d 	.word	0x0800895d
 8008938:	0800895d 	.word	0x0800895d
 800893c:	0800895d 	.word	0x0800895d
 8008940:	0800895d 	.word	0x0800895d
 8008944:	0800895d 	.word	0x0800895d
 8008948:	0800895d 	.word	0x0800895d
 800894c:	0800895d 	.word	0x0800895d
 8008950:	0800895d 	.word	0x0800895d
 8008954:	0800895d 	.word	0x0800895d
 8008958:	0800895d 	.word	0x0800895d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800895c:	bf00      	nop
  }

  return (USBD_OK);
 800895e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008960:	4618      	mov	r0, r3
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008976:	6879      	ldr	r1, [r7, #4]
 8008978:	4805      	ldr	r0, [pc, #20]	@ (8008990 <CDC_Receive_FS+0x24>)
 800897a:	f7fe fb6f 	bl	800705c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800897e:	4804      	ldr	r0, [pc, #16]	@ (8008990 <CDC_Receive_FS+0x24>)
 8008980:	f7fe fbca 	bl	8007118 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008984:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008986:	4618      	mov	r0, r3
 8008988:	3708      	adds	r7, #8
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	20000290 	.word	0x20000290

08008994 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	460b      	mov	r3, r1
 800899e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80089a0:	2300      	movs	r3, #0
 80089a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80089a4:	4b0d      	ldr	r3, [pc, #52]	@ (80089dc <CDC_Transmit_FS+0x48>)
 80089a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089aa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d001      	beq.n	80089ba <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80089b6:	2301      	movs	r3, #1
 80089b8:	e00b      	b.n	80089d2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80089ba:	887b      	ldrh	r3, [r7, #2]
 80089bc:	461a      	mov	r2, r3
 80089be:	6879      	ldr	r1, [r7, #4]
 80089c0:	4806      	ldr	r0, [pc, #24]	@ (80089dc <CDC_Transmit_FS+0x48>)
 80089c2:	f7fe fb29 	bl	8007018 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80089c6:	4805      	ldr	r0, [pc, #20]	@ (80089dc <CDC_Transmit_FS+0x48>)
 80089c8:	f7fe fb66 	bl	8007098 <USBD_CDC_TransmitPacket>
 80089cc:	4603      	mov	r3, r0
 80089ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80089d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3710      	adds	r7, #16
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	20000290 	.word	0x20000290

080089e0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b087      	sub	sp, #28
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	4613      	mov	r3, r2
 80089ec:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80089ee:	2300      	movs	r3, #0
 80089f0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80089f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	371c      	adds	r7, #28
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr

08008a02 <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b084      	sub	sp, #16
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8008a10:	e002      	b.n	8008a18 <__io_putchar+0x16>
        HAL_Delay(1);
 8008a12:	2001      	movs	r0, #1
 8008a14:	f7f8 fd40 	bl	8001498 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8008a18:	f107 030f 	add.w	r3, r7, #15
 8008a1c:	2101      	movs	r1, #1
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7ff ffb8 	bl	8008994 <CDC_Transmit_FS>
 8008a24:	4603      	mov	r3, r0
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d0f3      	beq.n	8008a12 <__io_putchar+0x10>
    }
    return ch;
 8008a2a:	687b      	ldr	r3, [r7, #4]
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3710      	adds	r7, #16
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	6039      	str	r1, [r7, #0]
 8008a3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	2212      	movs	r2, #18
 8008a44:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008a46:	4b03      	ldr	r3, [pc, #12]	@ (8008a54 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr
 8008a54:	200000ec 	.word	0x200000ec

08008a58 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	4603      	mov	r3, r0
 8008a60:	6039      	str	r1, [r7, #0]
 8008a62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	2204      	movs	r2, #4
 8008a68:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008a6a:	4b03      	ldr	r3, [pc, #12]	@ (8008a78 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr
 8008a78:	2000010c 	.word	0x2000010c

08008a7c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b082      	sub	sp, #8
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	4603      	mov	r3, r0
 8008a84:	6039      	str	r1, [r7, #0]
 8008a86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a88:	79fb      	ldrb	r3, [r7, #7]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d105      	bne.n	8008a9a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008a8e:	683a      	ldr	r2, [r7, #0]
 8008a90:	4907      	ldr	r1, [pc, #28]	@ (8008ab0 <USBD_FS_ProductStrDescriptor+0x34>)
 8008a92:	4808      	ldr	r0, [pc, #32]	@ (8008ab4 <USBD_FS_ProductStrDescriptor+0x38>)
 8008a94:	f7ff fdcc 	bl	8008630 <USBD_GetString>
 8008a98:	e004      	b.n	8008aa4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008a9a:	683a      	ldr	r2, [r7, #0]
 8008a9c:	4904      	ldr	r1, [pc, #16]	@ (8008ab0 <USBD_FS_ProductStrDescriptor+0x34>)
 8008a9e:	4805      	ldr	r0, [pc, #20]	@ (8008ab4 <USBD_FS_ProductStrDescriptor+0x38>)
 8008aa0:	f7ff fdc6 	bl	8008630 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008aa4:	4b02      	ldr	r3, [pc, #8]	@ (8008ab0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3708      	adds	r7, #8
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	2000156c 	.word	0x2000156c
 8008ab4:	0800a2a0 	.word	0x0800a2a0

08008ab8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	4603      	mov	r3, r0
 8008ac0:	6039      	str	r1, [r7, #0]
 8008ac2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008ac4:	683a      	ldr	r2, [r7, #0]
 8008ac6:	4904      	ldr	r1, [pc, #16]	@ (8008ad8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008ac8:	4804      	ldr	r0, [pc, #16]	@ (8008adc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008aca:	f7ff fdb1 	bl	8008630 <USBD_GetString>
  return USBD_StrDesc;
 8008ace:	4b02      	ldr	r3, [pc, #8]	@ (8008ad8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3708      	adds	r7, #8
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	2000156c 	.word	0x2000156c
 8008adc:	0800a2b8 	.word	0x0800a2b8

08008ae0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b082      	sub	sp, #8
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	6039      	str	r1, [r7, #0]
 8008aea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	221a      	movs	r2, #26
 8008af0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008af2:	f000 f855 	bl	8008ba0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008af6:	4b02      	ldr	r3, [pc, #8]	@ (8008b00 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3708      	adds	r7, #8
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}
 8008b00:	20000110 	.word	0x20000110

08008b04 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	6039      	str	r1, [r7, #0]
 8008b0e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008b10:	79fb      	ldrb	r3, [r7, #7]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d105      	bne.n	8008b22 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008b16:	683a      	ldr	r2, [r7, #0]
 8008b18:	4907      	ldr	r1, [pc, #28]	@ (8008b38 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008b1a:	4808      	ldr	r0, [pc, #32]	@ (8008b3c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008b1c:	f7ff fd88 	bl	8008630 <USBD_GetString>
 8008b20:	e004      	b.n	8008b2c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008b22:	683a      	ldr	r2, [r7, #0]
 8008b24:	4904      	ldr	r1, [pc, #16]	@ (8008b38 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008b26:	4805      	ldr	r0, [pc, #20]	@ (8008b3c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008b28:	f7ff fd82 	bl	8008630 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008b2c:	4b02      	ldr	r3, [pc, #8]	@ (8008b38 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3708      	adds	r7, #8
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	2000156c 	.word	0x2000156c
 8008b3c:	0800a2cc 	.word	0x0800a2cc

08008b40 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b082      	sub	sp, #8
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	4603      	mov	r3, r0
 8008b48:	6039      	str	r1, [r7, #0]
 8008b4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008b4c:	79fb      	ldrb	r3, [r7, #7]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d105      	bne.n	8008b5e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008b52:	683a      	ldr	r2, [r7, #0]
 8008b54:	4907      	ldr	r1, [pc, #28]	@ (8008b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008b56:	4808      	ldr	r0, [pc, #32]	@ (8008b78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008b58:	f7ff fd6a 	bl	8008630 <USBD_GetString>
 8008b5c:	e004      	b.n	8008b68 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	4904      	ldr	r1, [pc, #16]	@ (8008b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008b62:	4805      	ldr	r0, [pc, #20]	@ (8008b78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008b64:	f7ff fd64 	bl	8008630 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008b68:	4b02      	ldr	r3, [pc, #8]	@ (8008b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3708      	adds	r7, #8
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	bf00      	nop
 8008b74:	2000156c 	.word	0x2000156c
 8008b78:	0800a2d8 	.word	0x0800a2d8

08008b7c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	4603      	mov	r3, r0
 8008b84:	6039      	str	r1, [r7, #0]
 8008b86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	220c      	movs	r2, #12
 8008b8c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8008b8e:	4b03      	ldr	r3, [pc, #12]	@ (8008b9c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	370c      	adds	r7, #12
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr
 8008b9c:	20000100 	.word	0x20000100

08008ba0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8008be4 <Get_SerialNum+0x44>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008bac:	4b0e      	ldr	r3, [pc, #56]	@ (8008be8 <Get_SerialNum+0x48>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8008bec <Get_SerialNum+0x4c>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d009      	beq.n	8008bda <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008bc6:	2208      	movs	r2, #8
 8008bc8:	4909      	ldr	r1, [pc, #36]	@ (8008bf0 <Get_SerialNum+0x50>)
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	f000 f814 	bl	8008bf8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008bd0:	2204      	movs	r2, #4
 8008bd2:	4908      	ldr	r1, [pc, #32]	@ (8008bf4 <Get_SerialNum+0x54>)
 8008bd4:	68b8      	ldr	r0, [r7, #8]
 8008bd6:	f000 f80f 	bl	8008bf8 <IntToUnicode>
  }
}
 8008bda:	bf00      	nop
 8008bdc:	3710      	adds	r7, #16
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}
 8008be2:	bf00      	nop
 8008be4:	1ff07a10 	.word	0x1ff07a10
 8008be8:	1ff07a14 	.word	0x1ff07a14
 8008bec:	1ff07a18 	.word	0x1ff07a18
 8008bf0:	20000112 	.word	0x20000112
 8008bf4:	20000122 	.word	0x20000122

08008bf8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b087      	sub	sp, #28
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	4613      	mov	r3, r2
 8008c04:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008c06:	2300      	movs	r3, #0
 8008c08:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	75fb      	strb	r3, [r7, #23]
 8008c0e:	e027      	b.n	8008c60 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	0f1b      	lsrs	r3, r3, #28
 8008c14:	2b09      	cmp	r3, #9
 8008c16:	d80b      	bhi.n	8008c30 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	0f1b      	lsrs	r3, r3, #28
 8008c1c:	b2da      	uxtb	r2, r3
 8008c1e:	7dfb      	ldrb	r3, [r7, #23]
 8008c20:	005b      	lsls	r3, r3, #1
 8008c22:	4619      	mov	r1, r3
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	440b      	add	r3, r1
 8008c28:	3230      	adds	r2, #48	@ 0x30
 8008c2a:	b2d2      	uxtb	r2, r2
 8008c2c:	701a      	strb	r2, [r3, #0]
 8008c2e:	e00a      	b.n	8008c46 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	0f1b      	lsrs	r3, r3, #28
 8008c34:	b2da      	uxtb	r2, r3
 8008c36:	7dfb      	ldrb	r3, [r7, #23]
 8008c38:	005b      	lsls	r3, r3, #1
 8008c3a:	4619      	mov	r1, r3
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	440b      	add	r3, r1
 8008c40:	3237      	adds	r2, #55	@ 0x37
 8008c42:	b2d2      	uxtb	r2, r2
 8008c44:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	011b      	lsls	r3, r3, #4
 8008c4a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008c4c:	7dfb      	ldrb	r3, [r7, #23]
 8008c4e:	005b      	lsls	r3, r3, #1
 8008c50:	3301      	adds	r3, #1
 8008c52:	68ba      	ldr	r2, [r7, #8]
 8008c54:	4413      	add	r3, r2
 8008c56:	2200      	movs	r2, #0
 8008c58:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008c5a:	7dfb      	ldrb	r3, [r7, #23]
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	75fb      	strb	r3, [r7, #23]
 8008c60:	7dfa      	ldrb	r2, [r7, #23]
 8008c62:	79fb      	ldrb	r3, [r7, #7]
 8008c64:	429a      	cmp	r2, r3
 8008c66:	d3d3      	bcc.n	8008c10 <IntToUnicode+0x18>
  }
}
 8008c68:	bf00      	nop
 8008c6a:	bf00      	nop
 8008c6c:	371c      	adds	r7, #28
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr
	...

08008c78 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b0aa      	sub	sp, #168	@ 0xa8
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c80:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008c84:	2200      	movs	r2, #0
 8008c86:	601a      	str	r2, [r3, #0]
 8008c88:	605a      	str	r2, [r3, #4]
 8008c8a:	609a      	str	r2, [r3, #8]
 8008c8c:	60da      	str	r2, [r3, #12]
 8008c8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008c90:	f107 0314 	add.w	r3, r7, #20
 8008c94:	2280      	movs	r2, #128	@ 0x80
 8008c96:	2100      	movs	r1, #0
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f000 fcf9 	bl	8009690 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ca6:	d151      	bne.n	8008d4c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8008ca8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008cac:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008cb4:	f107 0314 	add.w	r3, r7, #20
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f7fa fe7d 	bl	80039b8 <HAL_RCCEx_PeriphCLKConfig>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d001      	beq.n	8008cc8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8008cc4:	f7f8 f9ae 	bl	8001024 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008cc8:	4b22      	ldr	r3, [pc, #136]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ccc:	4a21      	ldr	r2, [pc, #132]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008cce:	f043 0301 	orr.w	r3, r3, #1
 8008cd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8008cd4:	4b1f      	ldr	r3, [pc, #124]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cd8:	f003 0301 	and.w	r3, r3, #1
 8008cdc:	613b      	str	r3, [r7, #16]
 8008cde:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008ce0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008ce4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ce8:	2302      	movs	r3, #2
 8008cea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008cf4:	2303      	movs	r3, #3
 8008cf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008cfa:	230a      	movs	r3, #10
 8008cfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d00:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008d04:	4619      	mov	r1, r3
 8008d06:	4814      	ldr	r0, [pc, #80]	@ (8008d58 <HAL_PCD_MspInit+0xe0>)
 8008d08:	f7f8 fcfc 	bl	8001704 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008d0c:	4b11      	ldr	r3, [pc, #68]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d10:	4a10      	ldr	r2, [pc, #64]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d16:	6353      	str	r3, [r2, #52]	@ 0x34
 8008d18:	4b0e      	ldr	r3, [pc, #56]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008d1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d20:	60fb      	str	r3, [r7, #12]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	4b0b      	ldr	r3, [pc, #44]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d28:	4a0a      	ldr	r2, [pc, #40]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008d2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008d2e:	6453      	str	r3, [r2, #68]	@ 0x44
 8008d30:	4b08      	ldr	r3, [pc, #32]	@ (8008d54 <HAL_PCD_MspInit+0xdc>)
 8008d32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d38:	60bb      	str	r3, [r7, #8]
 8008d3a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	2100      	movs	r1, #0
 8008d40:	2043      	movs	r0, #67	@ 0x43
 8008d42:	f7f8 fca8 	bl	8001696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008d46:	2043      	movs	r0, #67	@ 0x43
 8008d48:	f7f8 fcc1 	bl	80016ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008d4c:	bf00      	nop
 8008d4e:	37a8      	adds	r7, #168	@ 0xa8
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}
 8008d54:	40023800 	.word	0x40023800
 8008d58:	40020000 	.word	0x40020000

08008d5c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b082      	sub	sp, #8
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008d70:	4619      	mov	r1, r3
 8008d72:	4610      	mov	r0, r2
 8008d74:	f7fe fab9 	bl	80072ea <USBD_LL_SetupStage>
}
 8008d78:	bf00      	nop
 8008d7a:	3708      	adds	r7, #8
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	460b      	mov	r3, r1
 8008d8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8008d92:	78fa      	ldrb	r2, [r7, #3]
 8008d94:	6879      	ldr	r1, [r7, #4]
 8008d96:	4613      	mov	r3, r2
 8008d98:	00db      	lsls	r3, r3, #3
 8008d9a:	4413      	add	r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	440b      	add	r3, r1
 8008da0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	78fb      	ldrb	r3, [r7, #3]
 8008da8:	4619      	mov	r1, r3
 8008daa:	f7fe faf3 	bl	8007394 <USBD_LL_DataOutStage>
}
 8008dae:	bf00      	nop
 8008db0:	3708      	adds	r7, #8
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}

08008db6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008db6:	b580      	push	{r7, lr}
 8008db8:	b082      	sub	sp, #8
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
 8008dbe:	460b      	mov	r3, r1
 8008dc0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8008dc8:	78fa      	ldrb	r2, [r7, #3]
 8008dca:	6879      	ldr	r1, [r7, #4]
 8008dcc:	4613      	mov	r3, r2
 8008dce:	00db      	lsls	r3, r3, #3
 8008dd0:	4413      	add	r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	440b      	add	r3, r1
 8008dd6:	3320      	adds	r3, #32
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	78fb      	ldrb	r3, [r7, #3]
 8008ddc:	4619      	mov	r1, r3
 8008dde:	f7fe fb95 	bl	800750c <USBD_LL_DataInStage>
}
 8008de2:	bf00      	nop
 8008de4:	3708      	adds	r7, #8
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b082      	sub	sp, #8
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f7fe fcd9 	bl	80077b0 <USBD_LL_SOF>
}
 8008dfe:	bf00      	nop
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b084      	sub	sp, #16
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	79db      	ldrb	r3, [r3, #7]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d102      	bne.n	8008e20 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	73fb      	strb	r3, [r7, #15]
 8008e1e:	e008      	b.n	8008e32 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	79db      	ldrb	r3, [r3, #7]
 8008e24:	2b02      	cmp	r3, #2
 8008e26:	d102      	bne.n	8008e2e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	73fb      	strb	r3, [r7, #15]
 8008e2c:	e001      	b.n	8008e32 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008e2e:	f7f8 f8f9 	bl	8001024 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008e38:	7bfa      	ldrb	r2, [r7, #15]
 8008e3a:	4611      	mov	r1, r2
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7fe fc73 	bl	8007728 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f7fe fc1a 	bl	8007682 <USBD_LL_Reset>
}
 8008e4e:	bf00      	nop
 8008e50:	3710      	adds	r7, #16
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
	...

08008e58 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b082      	sub	sp, #8
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008e66:	4618      	mov	r0, r3
 8008e68:	f7fe fc6e 	bl	8007748 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	6812      	ldr	r2, [r2, #0]
 8008e7a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e7e:	f043 0301 	orr.w	r3, r3, #1
 8008e82:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	7adb      	ldrb	r3, [r3, #11]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d005      	beq.n	8008e98 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008e8c:	4b04      	ldr	r3, [pc, #16]	@ (8008ea0 <HAL_PCD_SuspendCallback+0x48>)
 8008e8e:	691b      	ldr	r3, [r3, #16]
 8008e90:	4a03      	ldr	r2, [pc, #12]	@ (8008ea0 <HAL_PCD_SuspendCallback+0x48>)
 8008e92:	f043 0306 	orr.w	r3, r3, #6
 8008e96:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008e98:	bf00      	nop
 8008e9a:	3708      	adds	r7, #8
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}
 8008ea0:	e000ed00 	.word	0xe000ed00

08008ea4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b082      	sub	sp, #8
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fe fc64 	bl	8007780 <USBD_LL_Resume>
}
 8008eb8:	bf00      	nop
 8008eba:	3708      	adds	r7, #8
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b082      	sub	sp, #8
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	460b      	mov	r3, r1
 8008eca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008ed2:	78fa      	ldrb	r2, [r7, #3]
 8008ed4:	4611      	mov	r1, r2
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f7fe fcbc 	bl	8007854 <USBD_LL_IsoOUTIncomplete>
}
 8008edc:	bf00      	nop
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b082      	sub	sp, #8
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	460b      	mov	r3, r1
 8008eee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008ef6:	78fa      	ldrb	r2, [r7, #3]
 8008ef8:	4611      	mov	r1, r2
 8008efa:	4618      	mov	r0, r3
 8008efc:	f7fe fc78 	bl	80077f0 <USBD_LL_IsoINIncomplete>
}
 8008f00:	bf00      	nop
 8008f02:	3708      	adds	r7, #8
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}

08008f08 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b082      	sub	sp, #8
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7fe fcce 	bl	80078b8 <USBD_LL_DevConnected>
}
 8008f1c:	bf00      	nop
 8008f1e:	3708      	adds	r7, #8
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7fe fccb 	bl	80078ce <USBD_LL_DevDisconnected>
}
 8008f38:	bf00      	nop
 8008f3a:	3708      	adds	r7, #8
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d13f      	bne.n	8008fd0 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008f50:	4a22      	ldr	r2, [pc, #136]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	4a20      	ldr	r2, [pc, #128]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f5c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008f60:	4b1e      	ldr	r3, [pc, #120]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f62:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008f66:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008f68:	4b1c      	ldr	r3, [pc, #112]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f6a:	2206      	movs	r2, #6
 8008f6c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f70:	2202      	movs	r2, #2
 8008f72:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008f74:	4b19      	ldr	r3, [pc, #100]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f76:	2200      	movs	r2, #0
 8008f78:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008f7a:	4b18      	ldr	r3, [pc, #96]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f7c:	2202      	movs	r2, #2
 8008f7e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008f80:	4b16      	ldr	r3, [pc, #88]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f82:	2200      	movs	r2, #0
 8008f84:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008f86:	4b15      	ldr	r3, [pc, #84]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f88:	2200      	movs	r2, #0
 8008f8a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008f8c:	4b13      	ldr	r3, [pc, #76]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f8e:	2200      	movs	r2, #0
 8008f90:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8008f92:	4b12      	ldr	r3, [pc, #72]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f94:	2200      	movs	r2, #0
 8008f96:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008f98:	4b10      	ldr	r3, [pc, #64]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008fa4:	480d      	ldr	r0, [pc, #52]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008fa6:	f7f8 fd7b 	bl	8001aa0 <HAL_PCD_Init>
 8008faa:	4603      	mov	r3, r0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d001      	beq.n	8008fb4 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 8008fb0:	f7f8 f838 	bl	8001024 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008fb4:	2180      	movs	r1, #128	@ 0x80
 8008fb6:	4809      	ldr	r0, [pc, #36]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008fb8:	f7f9 ffc9 	bl	8002f4e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008fbc:	2240      	movs	r2, #64	@ 0x40
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	4806      	ldr	r0, [pc, #24]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008fc2:	f7f9 ff7d 	bl	8002ec0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008fc6:	2280      	movs	r2, #128	@ 0x80
 8008fc8:	2101      	movs	r1, #1
 8008fca:	4804      	ldr	r0, [pc, #16]	@ (8008fdc <USBD_LL_Init+0x9c>)
 8008fcc:	f7f9 ff78 	bl	8002ec0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3708      	adds	r7, #8
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
 8008fda:	bf00      	nop
 8008fdc:	2000176c 	.word	0x2000176c

08008fe0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fec:	2300      	movs	r3, #0
 8008fee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7f8 fe68 	bl	8001ccc <HAL_PCD_Start>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009000:	7bfb      	ldrb	r3, [r7, #15]
 8009002:	4618      	mov	r0, r3
 8009004:	f000 f97e 	bl	8009304 <USBD_Get_USB_Status>
 8009008:	4603      	mov	r3, r0
 800900a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800900c:	7bbb      	ldrb	r3, [r7, #14]
}
 800900e:	4618      	mov	r0, r3
 8009010:	3710      	adds	r7, #16
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009016:	b580      	push	{r7, lr}
 8009018:	b084      	sub	sp, #16
 800901a:	af00      	add	r7, sp, #0
 800901c:	6078      	str	r0, [r7, #4]
 800901e:	4608      	mov	r0, r1
 8009020:	4611      	mov	r1, r2
 8009022:	461a      	mov	r2, r3
 8009024:	4603      	mov	r3, r0
 8009026:	70fb      	strb	r3, [r7, #3]
 8009028:	460b      	mov	r3, r1
 800902a:	70bb      	strb	r3, [r7, #2]
 800902c:	4613      	mov	r3, r2
 800902e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009030:	2300      	movs	r3, #0
 8009032:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009034:	2300      	movs	r3, #0
 8009036:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800903e:	78bb      	ldrb	r3, [r7, #2]
 8009040:	883a      	ldrh	r2, [r7, #0]
 8009042:	78f9      	ldrb	r1, [r7, #3]
 8009044:	f7f9 fb56 	bl	80026f4 <HAL_PCD_EP_Open>
 8009048:	4603      	mov	r3, r0
 800904a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800904c:	7bfb      	ldrb	r3, [r7, #15]
 800904e:	4618      	mov	r0, r3
 8009050:	f000 f958 	bl	8009304 <USBD_Get_USB_Status>
 8009054:	4603      	mov	r3, r0
 8009056:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009058:	7bbb      	ldrb	r3, [r7, #14]
}
 800905a:	4618      	mov	r0, r3
 800905c:	3710      	adds	r7, #16
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b084      	sub	sp, #16
 8009066:	af00      	add	r7, sp, #0
 8009068:	6078      	str	r0, [r7, #4]
 800906a:	460b      	mov	r3, r1
 800906c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800906e:	2300      	movs	r3, #0
 8009070:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009072:	2300      	movs	r3, #0
 8009074:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800907c:	78fa      	ldrb	r2, [r7, #3]
 800907e:	4611      	mov	r1, r2
 8009080:	4618      	mov	r0, r3
 8009082:	f7f9 fba1 	bl	80027c8 <HAL_PCD_EP_Close>
 8009086:	4603      	mov	r3, r0
 8009088:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800908a:	7bfb      	ldrb	r3, [r7, #15]
 800908c:	4618      	mov	r0, r3
 800908e:	f000 f939 	bl	8009304 <USBD_Get_USB_Status>
 8009092:	4603      	mov	r3, r0
 8009094:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009096:	7bbb      	ldrb	r3, [r7, #14]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	460b      	mov	r3, r1
 80090aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090ac:	2300      	movs	r3, #0
 80090ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090b0:	2300      	movs	r3, #0
 80090b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80090ba:	78fa      	ldrb	r2, [r7, #3]
 80090bc:	4611      	mov	r1, r2
 80090be:	4618      	mov	r0, r3
 80090c0:	f7f9 fc59 	bl	8002976 <HAL_PCD_EP_SetStall>
 80090c4:	4603      	mov	r3, r0
 80090c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090c8:	7bfb      	ldrb	r3, [r7, #15]
 80090ca:	4618      	mov	r0, r3
 80090cc:	f000 f91a 	bl	8009304 <USBD_Get_USB_Status>
 80090d0:	4603      	mov	r3, r0
 80090d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3710      	adds	r7, #16
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090de:	b580      	push	{r7, lr}
 80090e0:	b084      	sub	sp, #16
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
 80090e6:	460b      	mov	r3, r1
 80090e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090ea:	2300      	movs	r3, #0
 80090ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090ee:	2300      	movs	r3, #0
 80090f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80090f8:	78fa      	ldrb	r2, [r7, #3]
 80090fa:	4611      	mov	r1, r2
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7f9 fc9d 	bl	8002a3c <HAL_PCD_EP_ClrStall>
 8009102:	4603      	mov	r3, r0
 8009104:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009106:	7bfb      	ldrb	r3, [r7, #15]
 8009108:	4618      	mov	r0, r3
 800910a:	f000 f8fb 	bl	8009304 <USBD_Get_USB_Status>
 800910e:	4603      	mov	r3, r0
 8009110:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009112:	7bbb      	ldrb	r3, [r7, #14]
}
 8009114:	4618      	mov	r0, r3
 8009116:	3710      	adds	r7, #16
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800911c:	b480      	push	{r7}
 800911e:	b085      	sub	sp, #20
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	460b      	mov	r3, r1
 8009126:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800912e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009130:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009134:	2b00      	cmp	r3, #0
 8009136:	da0b      	bge.n	8009150 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009138:	78fb      	ldrb	r3, [r7, #3]
 800913a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800913e:	68f9      	ldr	r1, [r7, #12]
 8009140:	4613      	mov	r3, r2
 8009142:	00db      	lsls	r3, r3, #3
 8009144:	4413      	add	r3, r2
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	440b      	add	r3, r1
 800914a:	3316      	adds	r3, #22
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	e00b      	b.n	8009168 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009150:	78fb      	ldrb	r3, [r7, #3]
 8009152:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009156:	68f9      	ldr	r1, [r7, #12]
 8009158:	4613      	mov	r3, r2
 800915a:	00db      	lsls	r3, r3, #3
 800915c:	4413      	add	r3, r2
 800915e:	009b      	lsls	r3, r3, #2
 8009160:	440b      	add	r3, r1
 8009162:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009166:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009168:	4618      	mov	r0, r3
 800916a:	3714      	adds	r7, #20
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	460b      	mov	r3, r1
 800917e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009180:	2300      	movs	r3, #0
 8009182:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009184:	2300      	movs	r3, #0
 8009186:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800918e:	78fa      	ldrb	r2, [r7, #3]
 8009190:	4611      	mov	r1, r2
 8009192:	4618      	mov	r0, r3
 8009194:	f7f9 fa8a 	bl	80026ac <HAL_PCD_SetAddress>
 8009198:	4603      	mov	r3, r0
 800919a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800919c:	7bfb      	ldrb	r3, [r7, #15]
 800919e:	4618      	mov	r0, r3
 80091a0:	f000 f8b0 	bl	8009304 <USBD_Get_USB_Status>
 80091a4:	4603      	mov	r3, r0
 80091a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3710      	adds	r7, #16
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b086      	sub	sp, #24
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	60f8      	str	r0, [r7, #12]
 80091ba:	607a      	str	r2, [r7, #4]
 80091bc:	603b      	str	r3, [r7, #0]
 80091be:	460b      	mov	r3, r1
 80091c0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091c2:	2300      	movs	r3, #0
 80091c4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80091d0:	7af9      	ldrb	r1, [r7, #11]
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	f7f9 fb94 	bl	8002902 <HAL_PCD_EP_Transmit>
 80091da:	4603      	mov	r3, r0
 80091dc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80091de:	7dfb      	ldrb	r3, [r7, #23]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f000 f88f 	bl	8009304 <USBD_Get_USB_Status>
 80091e6:	4603      	mov	r3, r0
 80091e8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80091ea:	7dbb      	ldrb	r3, [r7, #22]
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3718      	adds	r7, #24
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b086      	sub	sp, #24
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	607a      	str	r2, [r7, #4]
 80091fe:	603b      	str	r3, [r7, #0]
 8009200:	460b      	mov	r3, r1
 8009202:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009204:	2300      	movs	r3, #0
 8009206:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009208:	2300      	movs	r3, #0
 800920a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009212:	7af9      	ldrb	r1, [r7, #11]
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	687a      	ldr	r2, [r7, #4]
 8009218:	f7f9 fb20 	bl	800285c <HAL_PCD_EP_Receive>
 800921c:	4603      	mov	r3, r0
 800921e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009220:	7dfb      	ldrb	r3, [r7, #23]
 8009222:	4618      	mov	r0, r3
 8009224:	f000 f86e 	bl	8009304 <USBD_Get_USB_Status>
 8009228:	4603      	mov	r3, r0
 800922a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800922c:	7dbb      	ldrb	r3, [r7, #22]
}
 800922e:	4618      	mov	r0, r3
 8009230:	3718      	adds	r7, #24
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}

08009236 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009236:	b580      	push	{r7, lr}
 8009238:	b082      	sub	sp, #8
 800923a:	af00      	add	r7, sp, #0
 800923c:	6078      	str	r0, [r7, #4]
 800923e:	460b      	mov	r3, r1
 8009240:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009248:	78fa      	ldrb	r2, [r7, #3]
 800924a:	4611      	mov	r1, r2
 800924c:	4618      	mov	r0, r3
 800924e:	f7f9 fb40 	bl	80028d2 <HAL_PCD_EP_GetRxCount>
 8009252:	4603      	mov	r3, r0
}
 8009254:	4618      	mov	r0, r3
 8009256:	3708      	adds	r7, #8
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	460b      	mov	r3, r1
 8009266:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009268:	78fb      	ldrb	r3, [r7, #3]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d002      	beq.n	8009274 <HAL_PCDEx_LPM_Callback+0x18>
 800926e:	2b01      	cmp	r3, #1
 8009270:	d01f      	beq.n	80092b2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8009272:	e03b      	b.n	80092ec <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	7adb      	ldrb	r3, [r3, #11]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d007      	beq.n	800928c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800927c:	f000 f83c 	bl	80092f8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009280:	4b1c      	ldr	r3, [pc, #112]	@ (80092f4 <HAL_PCDEx_LPM_Callback+0x98>)
 8009282:	691b      	ldr	r3, [r3, #16]
 8009284:	4a1b      	ldr	r2, [pc, #108]	@ (80092f4 <HAL_PCDEx_LPM_Callback+0x98>)
 8009286:	f023 0306 	bic.w	r3, r3, #6
 800928a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	687a      	ldr	r2, [r7, #4]
 8009298:	6812      	ldr	r2, [r2, #0]
 800929a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800929e:	f023 0301 	bic.w	r3, r3, #1
 80092a2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7fe fa68 	bl	8007780 <USBD_LL_Resume>
    break;
 80092b0:	e01c      	b.n	80092ec <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	6812      	ldr	r2, [r2, #0]
 80092c0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80092c4:	f043 0301 	orr.w	r3, r3, #1
 80092c8:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80092d0:	4618      	mov	r0, r3
 80092d2:	f7fe fa39 	bl	8007748 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	7adb      	ldrb	r3, [r3, #11]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d005      	beq.n	80092ea <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80092de:	4b05      	ldr	r3, [pc, #20]	@ (80092f4 <HAL_PCDEx_LPM_Callback+0x98>)
 80092e0:	691b      	ldr	r3, [r3, #16]
 80092e2:	4a04      	ldr	r2, [pc, #16]	@ (80092f4 <HAL_PCDEx_LPM_Callback+0x98>)
 80092e4:	f043 0306 	orr.w	r3, r3, #6
 80092e8:	6113      	str	r3, [r2, #16]
    break;
 80092ea:	bf00      	nop
}
 80092ec:	bf00      	nop
 80092ee:	3708      	adds	r7, #8
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}
 80092f4:	e000ed00 	.word	0xe000ed00

080092f8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80092fc:	f7f7 fd04 	bl	8000d08 <SystemClock_Config>
}
 8009300:	bf00      	nop
 8009302:	bd80      	pop	{r7, pc}

08009304 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	4603      	mov	r3, r0
 800930c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009312:	79fb      	ldrb	r3, [r7, #7]
 8009314:	2b03      	cmp	r3, #3
 8009316:	d817      	bhi.n	8009348 <USBD_Get_USB_Status+0x44>
 8009318:	a201      	add	r2, pc, #4	@ (adr r2, 8009320 <USBD_Get_USB_Status+0x1c>)
 800931a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800931e:	bf00      	nop
 8009320:	08009331 	.word	0x08009331
 8009324:	08009337 	.word	0x08009337
 8009328:	0800933d 	.word	0x0800933d
 800932c:	08009343 	.word	0x08009343
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009330:	2300      	movs	r3, #0
 8009332:	73fb      	strb	r3, [r7, #15]
    break;
 8009334:	e00b      	b.n	800934e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009336:	2303      	movs	r3, #3
 8009338:	73fb      	strb	r3, [r7, #15]
    break;
 800933a:	e008      	b.n	800934e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800933c:	2301      	movs	r3, #1
 800933e:	73fb      	strb	r3, [r7, #15]
    break;
 8009340:	e005      	b.n	800934e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009342:	2303      	movs	r3, #3
 8009344:	73fb      	strb	r3, [r7, #15]
    break;
 8009346:	e002      	b.n	800934e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009348:	2303      	movs	r3, #3
 800934a:	73fb      	strb	r3, [r7, #15]
    break;
 800934c:	bf00      	nop
  }
  return usb_status;
 800934e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009350:	4618      	mov	r0, r3
 8009352:	3714      	adds	r7, #20
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr

0800935c <malloc>:
 800935c:	4b02      	ldr	r3, [pc, #8]	@ (8009368 <malloc+0xc>)
 800935e:	4601      	mov	r1, r0
 8009360:	6818      	ldr	r0, [r3, #0]
 8009362:	f000 b82d 	b.w	80093c0 <_malloc_r>
 8009366:	bf00      	nop
 8009368:	20000138 	.word	0x20000138

0800936c <free>:
 800936c:	4b02      	ldr	r3, [pc, #8]	@ (8009378 <free+0xc>)
 800936e:	4601      	mov	r1, r0
 8009370:	6818      	ldr	r0, [r3, #0]
 8009372:	f000 b9d3 	b.w	800971c <_free_r>
 8009376:	bf00      	nop
 8009378:	20000138 	.word	0x20000138

0800937c <sbrk_aligned>:
 800937c:	b570      	push	{r4, r5, r6, lr}
 800937e:	4e0f      	ldr	r6, [pc, #60]	@ (80093bc <sbrk_aligned+0x40>)
 8009380:	460c      	mov	r4, r1
 8009382:	6831      	ldr	r1, [r6, #0]
 8009384:	4605      	mov	r5, r0
 8009386:	b911      	cbnz	r1, 800938e <sbrk_aligned+0x12>
 8009388:	f000 f98a 	bl	80096a0 <_sbrk_r>
 800938c:	6030      	str	r0, [r6, #0]
 800938e:	4621      	mov	r1, r4
 8009390:	4628      	mov	r0, r5
 8009392:	f000 f985 	bl	80096a0 <_sbrk_r>
 8009396:	1c43      	adds	r3, r0, #1
 8009398:	d103      	bne.n	80093a2 <sbrk_aligned+0x26>
 800939a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800939e:	4620      	mov	r0, r4
 80093a0:	bd70      	pop	{r4, r5, r6, pc}
 80093a2:	1cc4      	adds	r4, r0, #3
 80093a4:	f024 0403 	bic.w	r4, r4, #3
 80093a8:	42a0      	cmp	r0, r4
 80093aa:	d0f8      	beq.n	800939e <sbrk_aligned+0x22>
 80093ac:	1a21      	subs	r1, r4, r0
 80093ae:	4628      	mov	r0, r5
 80093b0:	f000 f976 	bl	80096a0 <_sbrk_r>
 80093b4:	3001      	adds	r0, #1
 80093b6:	d1f2      	bne.n	800939e <sbrk_aligned+0x22>
 80093b8:	e7ef      	b.n	800939a <sbrk_aligned+0x1e>
 80093ba:	bf00      	nop
 80093bc:	20001c4c 	.word	0x20001c4c

080093c0 <_malloc_r>:
 80093c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093c4:	1ccd      	adds	r5, r1, #3
 80093c6:	f025 0503 	bic.w	r5, r5, #3
 80093ca:	3508      	adds	r5, #8
 80093cc:	2d0c      	cmp	r5, #12
 80093ce:	bf38      	it	cc
 80093d0:	250c      	movcc	r5, #12
 80093d2:	2d00      	cmp	r5, #0
 80093d4:	4606      	mov	r6, r0
 80093d6:	db01      	blt.n	80093dc <_malloc_r+0x1c>
 80093d8:	42a9      	cmp	r1, r5
 80093da:	d904      	bls.n	80093e6 <_malloc_r+0x26>
 80093dc:	230c      	movs	r3, #12
 80093de:	6033      	str	r3, [r6, #0]
 80093e0:	2000      	movs	r0, #0
 80093e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80094bc <_malloc_r+0xfc>
 80093ea:	f000 f869 	bl	80094c0 <__malloc_lock>
 80093ee:	f8d8 3000 	ldr.w	r3, [r8]
 80093f2:	461c      	mov	r4, r3
 80093f4:	bb44      	cbnz	r4, 8009448 <_malloc_r+0x88>
 80093f6:	4629      	mov	r1, r5
 80093f8:	4630      	mov	r0, r6
 80093fa:	f7ff ffbf 	bl	800937c <sbrk_aligned>
 80093fe:	1c43      	adds	r3, r0, #1
 8009400:	4604      	mov	r4, r0
 8009402:	d158      	bne.n	80094b6 <_malloc_r+0xf6>
 8009404:	f8d8 4000 	ldr.w	r4, [r8]
 8009408:	4627      	mov	r7, r4
 800940a:	2f00      	cmp	r7, #0
 800940c:	d143      	bne.n	8009496 <_malloc_r+0xd6>
 800940e:	2c00      	cmp	r4, #0
 8009410:	d04b      	beq.n	80094aa <_malloc_r+0xea>
 8009412:	6823      	ldr	r3, [r4, #0]
 8009414:	4639      	mov	r1, r7
 8009416:	4630      	mov	r0, r6
 8009418:	eb04 0903 	add.w	r9, r4, r3
 800941c:	f000 f940 	bl	80096a0 <_sbrk_r>
 8009420:	4581      	cmp	r9, r0
 8009422:	d142      	bne.n	80094aa <_malloc_r+0xea>
 8009424:	6821      	ldr	r1, [r4, #0]
 8009426:	1a6d      	subs	r5, r5, r1
 8009428:	4629      	mov	r1, r5
 800942a:	4630      	mov	r0, r6
 800942c:	f7ff ffa6 	bl	800937c <sbrk_aligned>
 8009430:	3001      	adds	r0, #1
 8009432:	d03a      	beq.n	80094aa <_malloc_r+0xea>
 8009434:	6823      	ldr	r3, [r4, #0]
 8009436:	442b      	add	r3, r5
 8009438:	6023      	str	r3, [r4, #0]
 800943a:	f8d8 3000 	ldr.w	r3, [r8]
 800943e:	685a      	ldr	r2, [r3, #4]
 8009440:	bb62      	cbnz	r2, 800949c <_malloc_r+0xdc>
 8009442:	f8c8 7000 	str.w	r7, [r8]
 8009446:	e00f      	b.n	8009468 <_malloc_r+0xa8>
 8009448:	6822      	ldr	r2, [r4, #0]
 800944a:	1b52      	subs	r2, r2, r5
 800944c:	d420      	bmi.n	8009490 <_malloc_r+0xd0>
 800944e:	2a0b      	cmp	r2, #11
 8009450:	d917      	bls.n	8009482 <_malloc_r+0xc2>
 8009452:	1961      	adds	r1, r4, r5
 8009454:	42a3      	cmp	r3, r4
 8009456:	6025      	str	r5, [r4, #0]
 8009458:	bf18      	it	ne
 800945a:	6059      	strne	r1, [r3, #4]
 800945c:	6863      	ldr	r3, [r4, #4]
 800945e:	bf08      	it	eq
 8009460:	f8c8 1000 	streq.w	r1, [r8]
 8009464:	5162      	str	r2, [r4, r5]
 8009466:	604b      	str	r3, [r1, #4]
 8009468:	4630      	mov	r0, r6
 800946a:	f000 f82f 	bl	80094cc <__malloc_unlock>
 800946e:	f104 000b 	add.w	r0, r4, #11
 8009472:	1d23      	adds	r3, r4, #4
 8009474:	f020 0007 	bic.w	r0, r0, #7
 8009478:	1ac2      	subs	r2, r0, r3
 800947a:	bf1c      	itt	ne
 800947c:	1a1b      	subne	r3, r3, r0
 800947e:	50a3      	strne	r3, [r4, r2]
 8009480:	e7af      	b.n	80093e2 <_malloc_r+0x22>
 8009482:	6862      	ldr	r2, [r4, #4]
 8009484:	42a3      	cmp	r3, r4
 8009486:	bf0c      	ite	eq
 8009488:	f8c8 2000 	streq.w	r2, [r8]
 800948c:	605a      	strne	r2, [r3, #4]
 800948e:	e7eb      	b.n	8009468 <_malloc_r+0xa8>
 8009490:	4623      	mov	r3, r4
 8009492:	6864      	ldr	r4, [r4, #4]
 8009494:	e7ae      	b.n	80093f4 <_malloc_r+0x34>
 8009496:	463c      	mov	r4, r7
 8009498:	687f      	ldr	r7, [r7, #4]
 800949a:	e7b6      	b.n	800940a <_malloc_r+0x4a>
 800949c:	461a      	mov	r2, r3
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	42a3      	cmp	r3, r4
 80094a2:	d1fb      	bne.n	800949c <_malloc_r+0xdc>
 80094a4:	2300      	movs	r3, #0
 80094a6:	6053      	str	r3, [r2, #4]
 80094a8:	e7de      	b.n	8009468 <_malloc_r+0xa8>
 80094aa:	230c      	movs	r3, #12
 80094ac:	6033      	str	r3, [r6, #0]
 80094ae:	4630      	mov	r0, r6
 80094b0:	f000 f80c 	bl	80094cc <__malloc_unlock>
 80094b4:	e794      	b.n	80093e0 <_malloc_r+0x20>
 80094b6:	6005      	str	r5, [r0, #0]
 80094b8:	e7d6      	b.n	8009468 <_malloc_r+0xa8>
 80094ba:	bf00      	nop
 80094bc:	20001c50 	.word	0x20001c50

080094c0 <__malloc_lock>:
 80094c0:	4801      	ldr	r0, [pc, #4]	@ (80094c8 <__malloc_lock+0x8>)
 80094c2:	f000 b928 	b.w	8009716 <__retarget_lock_acquire_recursive>
 80094c6:	bf00      	nop
 80094c8:	20001d90 	.word	0x20001d90

080094cc <__malloc_unlock>:
 80094cc:	4801      	ldr	r0, [pc, #4]	@ (80094d4 <__malloc_unlock+0x8>)
 80094ce:	f000 b923 	b.w	8009718 <__retarget_lock_release_recursive>
 80094d2:	bf00      	nop
 80094d4:	20001d90 	.word	0x20001d90

080094d8 <std>:
 80094d8:	2300      	movs	r3, #0
 80094da:	b510      	push	{r4, lr}
 80094dc:	4604      	mov	r4, r0
 80094de:	e9c0 3300 	strd	r3, r3, [r0]
 80094e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094e6:	6083      	str	r3, [r0, #8]
 80094e8:	8181      	strh	r1, [r0, #12]
 80094ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80094ec:	81c2      	strh	r2, [r0, #14]
 80094ee:	6183      	str	r3, [r0, #24]
 80094f0:	4619      	mov	r1, r3
 80094f2:	2208      	movs	r2, #8
 80094f4:	305c      	adds	r0, #92	@ 0x5c
 80094f6:	f000 f8cb 	bl	8009690 <memset>
 80094fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009530 <std+0x58>)
 80094fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80094fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009534 <std+0x5c>)
 8009500:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009502:	4b0d      	ldr	r3, [pc, #52]	@ (8009538 <std+0x60>)
 8009504:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009506:	4b0d      	ldr	r3, [pc, #52]	@ (800953c <std+0x64>)
 8009508:	6323      	str	r3, [r4, #48]	@ 0x30
 800950a:	4b0d      	ldr	r3, [pc, #52]	@ (8009540 <std+0x68>)
 800950c:	6224      	str	r4, [r4, #32]
 800950e:	429c      	cmp	r4, r3
 8009510:	d006      	beq.n	8009520 <std+0x48>
 8009512:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009516:	4294      	cmp	r4, r2
 8009518:	d002      	beq.n	8009520 <std+0x48>
 800951a:	33d0      	adds	r3, #208	@ 0xd0
 800951c:	429c      	cmp	r4, r3
 800951e:	d105      	bne.n	800952c <std+0x54>
 8009520:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009528:	f000 b8f4 	b.w	8009714 <__retarget_lock_init_recursive>
 800952c:	bd10      	pop	{r4, pc}
 800952e:	bf00      	nop
 8009530:	08009ea5 	.word	0x08009ea5
 8009534:	08009ec7 	.word	0x08009ec7
 8009538:	08009eff 	.word	0x08009eff
 800953c:	08009f23 	.word	0x08009f23
 8009540:	20001c54 	.word	0x20001c54

08009544 <stdio_exit_handler>:
 8009544:	4a02      	ldr	r2, [pc, #8]	@ (8009550 <stdio_exit_handler+0xc>)
 8009546:	4903      	ldr	r1, [pc, #12]	@ (8009554 <stdio_exit_handler+0x10>)
 8009548:	4803      	ldr	r0, [pc, #12]	@ (8009558 <stdio_exit_handler+0x14>)
 800954a:	f000 b869 	b.w	8009620 <_fwalk_sglue>
 800954e:	bf00      	nop
 8009550:	2000012c 	.word	0x2000012c
 8009554:	08009e55 	.word	0x08009e55
 8009558:	2000013c 	.word	0x2000013c

0800955c <cleanup_stdio>:
 800955c:	6841      	ldr	r1, [r0, #4]
 800955e:	4b0c      	ldr	r3, [pc, #48]	@ (8009590 <cleanup_stdio+0x34>)
 8009560:	4299      	cmp	r1, r3
 8009562:	b510      	push	{r4, lr}
 8009564:	4604      	mov	r4, r0
 8009566:	d001      	beq.n	800956c <cleanup_stdio+0x10>
 8009568:	f000 fc74 	bl	8009e54 <_fflush_r>
 800956c:	68a1      	ldr	r1, [r4, #8]
 800956e:	4b09      	ldr	r3, [pc, #36]	@ (8009594 <cleanup_stdio+0x38>)
 8009570:	4299      	cmp	r1, r3
 8009572:	d002      	beq.n	800957a <cleanup_stdio+0x1e>
 8009574:	4620      	mov	r0, r4
 8009576:	f000 fc6d 	bl	8009e54 <_fflush_r>
 800957a:	68e1      	ldr	r1, [r4, #12]
 800957c:	4b06      	ldr	r3, [pc, #24]	@ (8009598 <cleanup_stdio+0x3c>)
 800957e:	4299      	cmp	r1, r3
 8009580:	d004      	beq.n	800958c <cleanup_stdio+0x30>
 8009582:	4620      	mov	r0, r4
 8009584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009588:	f000 bc64 	b.w	8009e54 <_fflush_r>
 800958c:	bd10      	pop	{r4, pc}
 800958e:	bf00      	nop
 8009590:	20001c54 	.word	0x20001c54
 8009594:	20001cbc 	.word	0x20001cbc
 8009598:	20001d24 	.word	0x20001d24

0800959c <global_stdio_init.part.0>:
 800959c:	b510      	push	{r4, lr}
 800959e:	4b0b      	ldr	r3, [pc, #44]	@ (80095cc <global_stdio_init.part.0+0x30>)
 80095a0:	4c0b      	ldr	r4, [pc, #44]	@ (80095d0 <global_stdio_init.part.0+0x34>)
 80095a2:	4a0c      	ldr	r2, [pc, #48]	@ (80095d4 <global_stdio_init.part.0+0x38>)
 80095a4:	601a      	str	r2, [r3, #0]
 80095a6:	4620      	mov	r0, r4
 80095a8:	2200      	movs	r2, #0
 80095aa:	2104      	movs	r1, #4
 80095ac:	f7ff ff94 	bl	80094d8 <std>
 80095b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80095b4:	2201      	movs	r2, #1
 80095b6:	2109      	movs	r1, #9
 80095b8:	f7ff ff8e 	bl	80094d8 <std>
 80095bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80095c0:	2202      	movs	r2, #2
 80095c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095c6:	2112      	movs	r1, #18
 80095c8:	f7ff bf86 	b.w	80094d8 <std>
 80095cc:	20001d8c 	.word	0x20001d8c
 80095d0:	20001c54 	.word	0x20001c54
 80095d4:	08009545 	.word	0x08009545

080095d8 <__sfp_lock_acquire>:
 80095d8:	4801      	ldr	r0, [pc, #4]	@ (80095e0 <__sfp_lock_acquire+0x8>)
 80095da:	f000 b89c 	b.w	8009716 <__retarget_lock_acquire_recursive>
 80095de:	bf00      	nop
 80095e0:	20001d91 	.word	0x20001d91

080095e4 <__sfp_lock_release>:
 80095e4:	4801      	ldr	r0, [pc, #4]	@ (80095ec <__sfp_lock_release+0x8>)
 80095e6:	f000 b897 	b.w	8009718 <__retarget_lock_release_recursive>
 80095ea:	bf00      	nop
 80095ec:	20001d91 	.word	0x20001d91

080095f0 <__sinit>:
 80095f0:	b510      	push	{r4, lr}
 80095f2:	4604      	mov	r4, r0
 80095f4:	f7ff fff0 	bl	80095d8 <__sfp_lock_acquire>
 80095f8:	6a23      	ldr	r3, [r4, #32]
 80095fa:	b11b      	cbz	r3, 8009604 <__sinit+0x14>
 80095fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009600:	f7ff bff0 	b.w	80095e4 <__sfp_lock_release>
 8009604:	4b04      	ldr	r3, [pc, #16]	@ (8009618 <__sinit+0x28>)
 8009606:	6223      	str	r3, [r4, #32]
 8009608:	4b04      	ldr	r3, [pc, #16]	@ (800961c <__sinit+0x2c>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d1f5      	bne.n	80095fc <__sinit+0xc>
 8009610:	f7ff ffc4 	bl	800959c <global_stdio_init.part.0>
 8009614:	e7f2      	b.n	80095fc <__sinit+0xc>
 8009616:	bf00      	nop
 8009618:	0800955d 	.word	0x0800955d
 800961c:	20001d8c 	.word	0x20001d8c

08009620 <_fwalk_sglue>:
 8009620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009624:	4607      	mov	r7, r0
 8009626:	4688      	mov	r8, r1
 8009628:	4614      	mov	r4, r2
 800962a:	2600      	movs	r6, #0
 800962c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009630:	f1b9 0901 	subs.w	r9, r9, #1
 8009634:	d505      	bpl.n	8009642 <_fwalk_sglue+0x22>
 8009636:	6824      	ldr	r4, [r4, #0]
 8009638:	2c00      	cmp	r4, #0
 800963a:	d1f7      	bne.n	800962c <_fwalk_sglue+0xc>
 800963c:	4630      	mov	r0, r6
 800963e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009642:	89ab      	ldrh	r3, [r5, #12]
 8009644:	2b01      	cmp	r3, #1
 8009646:	d907      	bls.n	8009658 <_fwalk_sglue+0x38>
 8009648:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800964c:	3301      	adds	r3, #1
 800964e:	d003      	beq.n	8009658 <_fwalk_sglue+0x38>
 8009650:	4629      	mov	r1, r5
 8009652:	4638      	mov	r0, r7
 8009654:	47c0      	blx	r8
 8009656:	4306      	orrs	r6, r0
 8009658:	3568      	adds	r5, #104	@ 0x68
 800965a:	e7e9      	b.n	8009630 <_fwalk_sglue+0x10>

0800965c <iprintf>:
 800965c:	b40f      	push	{r0, r1, r2, r3}
 800965e:	b507      	push	{r0, r1, r2, lr}
 8009660:	4906      	ldr	r1, [pc, #24]	@ (800967c <iprintf+0x20>)
 8009662:	ab04      	add	r3, sp, #16
 8009664:	6808      	ldr	r0, [r1, #0]
 8009666:	f853 2b04 	ldr.w	r2, [r3], #4
 800966a:	6881      	ldr	r1, [r0, #8]
 800966c:	9301      	str	r3, [sp, #4]
 800966e:	f000 f8c9 	bl	8009804 <_vfiprintf_r>
 8009672:	b003      	add	sp, #12
 8009674:	f85d eb04 	ldr.w	lr, [sp], #4
 8009678:	b004      	add	sp, #16
 800967a:	4770      	bx	lr
 800967c:	20000138 	.word	0x20000138

08009680 <putchar>:
 8009680:	4b02      	ldr	r3, [pc, #8]	@ (800968c <putchar+0xc>)
 8009682:	4601      	mov	r1, r0
 8009684:	6818      	ldr	r0, [r3, #0]
 8009686:	6882      	ldr	r2, [r0, #8]
 8009688:	f000 bd46 	b.w	800a118 <_putc_r>
 800968c:	20000138 	.word	0x20000138

08009690 <memset>:
 8009690:	4402      	add	r2, r0
 8009692:	4603      	mov	r3, r0
 8009694:	4293      	cmp	r3, r2
 8009696:	d100      	bne.n	800969a <memset+0xa>
 8009698:	4770      	bx	lr
 800969a:	f803 1b01 	strb.w	r1, [r3], #1
 800969e:	e7f9      	b.n	8009694 <memset+0x4>

080096a0 <_sbrk_r>:
 80096a0:	b538      	push	{r3, r4, r5, lr}
 80096a2:	4d06      	ldr	r5, [pc, #24]	@ (80096bc <_sbrk_r+0x1c>)
 80096a4:	2300      	movs	r3, #0
 80096a6:	4604      	mov	r4, r0
 80096a8:	4608      	mov	r0, r1
 80096aa:	602b      	str	r3, [r5, #0]
 80096ac:	f7f7 fe26 	bl	80012fc <_sbrk>
 80096b0:	1c43      	adds	r3, r0, #1
 80096b2:	d102      	bne.n	80096ba <_sbrk_r+0x1a>
 80096b4:	682b      	ldr	r3, [r5, #0]
 80096b6:	b103      	cbz	r3, 80096ba <_sbrk_r+0x1a>
 80096b8:	6023      	str	r3, [r4, #0]
 80096ba:	bd38      	pop	{r3, r4, r5, pc}
 80096bc:	20001d94 	.word	0x20001d94

080096c0 <__errno>:
 80096c0:	4b01      	ldr	r3, [pc, #4]	@ (80096c8 <__errno+0x8>)
 80096c2:	6818      	ldr	r0, [r3, #0]
 80096c4:	4770      	bx	lr
 80096c6:	bf00      	nop
 80096c8:	20000138 	.word	0x20000138

080096cc <__libc_init_array>:
 80096cc:	b570      	push	{r4, r5, r6, lr}
 80096ce:	4d0d      	ldr	r5, [pc, #52]	@ (8009704 <__libc_init_array+0x38>)
 80096d0:	4c0d      	ldr	r4, [pc, #52]	@ (8009708 <__libc_init_array+0x3c>)
 80096d2:	1b64      	subs	r4, r4, r5
 80096d4:	10a4      	asrs	r4, r4, #2
 80096d6:	2600      	movs	r6, #0
 80096d8:	42a6      	cmp	r6, r4
 80096da:	d109      	bne.n	80096f0 <__libc_init_array+0x24>
 80096dc:	4d0b      	ldr	r5, [pc, #44]	@ (800970c <__libc_init_array+0x40>)
 80096de:	4c0c      	ldr	r4, [pc, #48]	@ (8009710 <__libc_init_array+0x44>)
 80096e0:	f000 fdb6 	bl	800a250 <_init>
 80096e4:	1b64      	subs	r4, r4, r5
 80096e6:	10a4      	asrs	r4, r4, #2
 80096e8:	2600      	movs	r6, #0
 80096ea:	42a6      	cmp	r6, r4
 80096ec:	d105      	bne.n	80096fa <__libc_init_array+0x2e>
 80096ee:	bd70      	pop	{r4, r5, r6, pc}
 80096f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80096f4:	4798      	blx	r3
 80096f6:	3601      	adds	r6, #1
 80096f8:	e7ee      	b.n	80096d8 <__libc_init_array+0xc>
 80096fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80096fe:	4798      	blx	r3
 8009700:	3601      	adds	r6, #1
 8009702:	e7f2      	b.n	80096ea <__libc_init_array+0x1e>
 8009704:	0800a334 	.word	0x0800a334
 8009708:	0800a334 	.word	0x0800a334
 800970c:	0800a334 	.word	0x0800a334
 8009710:	0800a338 	.word	0x0800a338

08009714 <__retarget_lock_init_recursive>:
 8009714:	4770      	bx	lr

08009716 <__retarget_lock_acquire_recursive>:
 8009716:	4770      	bx	lr

08009718 <__retarget_lock_release_recursive>:
 8009718:	4770      	bx	lr
	...

0800971c <_free_r>:
 800971c:	b538      	push	{r3, r4, r5, lr}
 800971e:	4605      	mov	r5, r0
 8009720:	2900      	cmp	r1, #0
 8009722:	d041      	beq.n	80097a8 <_free_r+0x8c>
 8009724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009728:	1f0c      	subs	r4, r1, #4
 800972a:	2b00      	cmp	r3, #0
 800972c:	bfb8      	it	lt
 800972e:	18e4      	addlt	r4, r4, r3
 8009730:	f7ff fec6 	bl	80094c0 <__malloc_lock>
 8009734:	4a1d      	ldr	r2, [pc, #116]	@ (80097ac <_free_r+0x90>)
 8009736:	6813      	ldr	r3, [r2, #0]
 8009738:	b933      	cbnz	r3, 8009748 <_free_r+0x2c>
 800973a:	6063      	str	r3, [r4, #4]
 800973c:	6014      	str	r4, [r2, #0]
 800973e:	4628      	mov	r0, r5
 8009740:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009744:	f7ff bec2 	b.w	80094cc <__malloc_unlock>
 8009748:	42a3      	cmp	r3, r4
 800974a:	d908      	bls.n	800975e <_free_r+0x42>
 800974c:	6820      	ldr	r0, [r4, #0]
 800974e:	1821      	adds	r1, r4, r0
 8009750:	428b      	cmp	r3, r1
 8009752:	bf01      	itttt	eq
 8009754:	6819      	ldreq	r1, [r3, #0]
 8009756:	685b      	ldreq	r3, [r3, #4]
 8009758:	1809      	addeq	r1, r1, r0
 800975a:	6021      	streq	r1, [r4, #0]
 800975c:	e7ed      	b.n	800973a <_free_r+0x1e>
 800975e:	461a      	mov	r2, r3
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	b10b      	cbz	r3, 8009768 <_free_r+0x4c>
 8009764:	42a3      	cmp	r3, r4
 8009766:	d9fa      	bls.n	800975e <_free_r+0x42>
 8009768:	6811      	ldr	r1, [r2, #0]
 800976a:	1850      	adds	r0, r2, r1
 800976c:	42a0      	cmp	r0, r4
 800976e:	d10b      	bne.n	8009788 <_free_r+0x6c>
 8009770:	6820      	ldr	r0, [r4, #0]
 8009772:	4401      	add	r1, r0
 8009774:	1850      	adds	r0, r2, r1
 8009776:	4283      	cmp	r3, r0
 8009778:	6011      	str	r1, [r2, #0]
 800977a:	d1e0      	bne.n	800973e <_free_r+0x22>
 800977c:	6818      	ldr	r0, [r3, #0]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	6053      	str	r3, [r2, #4]
 8009782:	4408      	add	r0, r1
 8009784:	6010      	str	r0, [r2, #0]
 8009786:	e7da      	b.n	800973e <_free_r+0x22>
 8009788:	d902      	bls.n	8009790 <_free_r+0x74>
 800978a:	230c      	movs	r3, #12
 800978c:	602b      	str	r3, [r5, #0]
 800978e:	e7d6      	b.n	800973e <_free_r+0x22>
 8009790:	6820      	ldr	r0, [r4, #0]
 8009792:	1821      	adds	r1, r4, r0
 8009794:	428b      	cmp	r3, r1
 8009796:	bf04      	itt	eq
 8009798:	6819      	ldreq	r1, [r3, #0]
 800979a:	685b      	ldreq	r3, [r3, #4]
 800979c:	6063      	str	r3, [r4, #4]
 800979e:	bf04      	itt	eq
 80097a0:	1809      	addeq	r1, r1, r0
 80097a2:	6021      	streq	r1, [r4, #0]
 80097a4:	6054      	str	r4, [r2, #4]
 80097a6:	e7ca      	b.n	800973e <_free_r+0x22>
 80097a8:	bd38      	pop	{r3, r4, r5, pc}
 80097aa:	bf00      	nop
 80097ac:	20001c50 	.word	0x20001c50

080097b0 <__sfputc_r>:
 80097b0:	6893      	ldr	r3, [r2, #8]
 80097b2:	3b01      	subs	r3, #1
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	b410      	push	{r4}
 80097b8:	6093      	str	r3, [r2, #8]
 80097ba:	da08      	bge.n	80097ce <__sfputc_r+0x1e>
 80097bc:	6994      	ldr	r4, [r2, #24]
 80097be:	42a3      	cmp	r3, r4
 80097c0:	db01      	blt.n	80097c6 <__sfputc_r+0x16>
 80097c2:	290a      	cmp	r1, #10
 80097c4:	d103      	bne.n	80097ce <__sfputc_r+0x1e>
 80097c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097ca:	f000 bbae 	b.w	8009f2a <__swbuf_r>
 80097ce:	6813      	ldr	r3, [r2, #0]
 80097d0:	1c58      	adds	r0, r3, #1
 80097d2:	6010      	str	r0, [r2, #0]
 80097d4:	7019      	strb	r1, [r3, #0]
 80097d6:	4608      	mov	r0, r1
 80097d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097dc:	4770      	bx	lr

080097de <__sfputs_r>:
 80097de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097e0:	4606      	mov	r6, r0
 80097e2:	460f      	mov	r7, r1
 80097e4:	4614      	mov	r4, r2
 80097e6:	18d5      	adds	r5, r2, r3
 80097e8:	42ac      	cmp	r4, r5
 80097ea:	d101      	bne.n	80097f0 <__sfputs_r+0x12>
 80097ec:	2000      	movs	r0, #0
 80097ee:	e007      	b.n	8009800 <__sfputs_r+0x22>
 80097f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097f4:	463a      	mov	r2, r7
 80097f6:	4630      	mov	r0, r6
 80097f8:	f7ff ffda 	bl	80097b0 <__sfputc_r>
 80097fc:	1c43      	adds	r3, r0, #1
 80097fe:	d1f3      	bne.n	80097e8 <__sfputs_r+0xa>
 8009800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009804 <_vfiprintf_r>:
 8009804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009808:	460d      	mov	r5, r1
 800980a:	b09d      	sub	sp, #116	@ 0x74
 800980c:	4614      	mov	r4, r2
 800980e:	4698      	mov	r8, r3
 8009810:	4606      	mov	r6, r0
 8009812:	b118      	cbz	r0, 800981c <_vfiprintf_r+0x18>
 8009814:	6a03      	ldr	r3, [r0, #32]
 8009816:	b90b      	cbnz	r3, 800981c <_vfiprintf_r+0x18>
 8009818:	f7ff feea 	bl	80095f0 <__sinit>
 800981c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800981e:	07d9      	lsls	r1, r3, #31
 8009820:	d405      	bmi.n	800982e <_vfiprintf_r+0x2a>
 8009822:	89ab      	ldrh	r3, [r5, #12]
 8009824:	059a      	lsls	r2, r3, #22
 8009826:	d402      	bmi.n	800982e <_vfiprintf_r+0x2a>
 8009828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800982a:	f7ff ff74 	bl	8009716 <__retarget_lock_acquire_recursive>
 800982e:	89ab      	ldrh	r3, [r5, #12]
 8009830:	071b      	lsls	r3, r3, #28
 8009832:	d501      	bpl.n	8009838 <_vfiprintf_r+0x34>
 8009834:	692b      	ldr	r3, [r5, #16]
 8009836:	b99b      	cbnz	r3, 8009860 <_vfiprintf_r+0x5c>
 8009838:	4629      	mov	r1, r5
 800983a:	4630      	mov	r0, r6
 800983c:	f000 fbb4 	bl	8009fa8 <__swsetup_r>
 8009840:	b170      	cbz	r0, 8009860 <_vfiprintf_r+0x5c>
 8009842:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009844:	07dc      	lsls	r4, r3, #31
 8009846:	d504      	bpl.n	8009852 <_vfiprintf_r+0x4e>
 8009848:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800984c:	b01d      	add	sp, #116	@ 0x74
 800984e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009852:	89ab      	ldrh	r3, [r5, #12]
 8009854:	0598      	lsls	r0, r3, #22
 8009856:	d4f7      	bmi.n	8009848 <_vfiprintf_r+0x44>
 8009858:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800985a:	f7ff ff5d 	bl	8009718 <__retarget_lock_release_recursive>
 800985e:	e7f3      	b.n	8009848 <_vfiprintf_r+0x44>
 8009860:	2300      	movs	r3, #0
 8009862:	9309      	str	r3, [sp, #36]	@ 0x24
 8009864:	2320      	movs	r3, #32
 8009866:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800986a:	f8cd 800c 	str.w	r8, [sp, #12]
 800986e:	2330      	movs	r3, #48	@ 0x30
 8009870:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a20 <_vfiprintf_r+0x21c>
 8009874:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009878:	f04f 0901 	mov.w	r9, #1
 800987c:	4623      	mov	r3, r4
 800987e:	469a      	mov	sl, r3
 8009880:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009884:	b10a      	cbz	r2, 800988a <_vfiprintf_r+0x86>
 8009886:	2a25      	cmp	r2, #37	@ 0x25
 8009888:	d1f9      	bne.n	800987e <_vfiprintf_r+0x7a>
 800988a:	ebba 0b04 	subs.w	fp, sl, r4
 800988e:	d00b      	beq.n	80098a8 <_vfiprintf_r+0xa4>
 8009890:	465b      	mov	r3, fp
 8009892:	4622      	mov	r2, r4
 8009894:	4629      	mov	r1, r5
 8009896:	4630      	mov	r0, r6
 8009898:	f7ff ffa1 	bl	80097de <__sfputs_r>
 800989c:	3001      	adds	r0, #1
 800989e:	f000 80a7 	beq.w	80099f0 <_vfiprintf_r+0x1ec>
 80098a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098a4:	445a      	add	r2, fp
 80098a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80098a8:	f89a 3000 	ldrb.w	r3, [sl]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	f000 809f 	beq.w	80099f0 <_vfiprintf_r+0x1ec>
 80098b2:	2300      	movs	r3, #0
 80098b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80098b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098bc:	f10a 0a01 	add.w	sl, sl, #1
 80098c0:	9304      	str	r3, [sp, #16]
 80098c2:	9307      	str	r3, [sp, #28]
 80098c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80098ca:	4654      	mov	r4, sl
 80098cc:	2205      	movs	r2, #5
 80098ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098d2:	4853      	ldr	r0, [pc, #332]	@ (8009a20 <_vfiprintf_r+0x21c>)
 80098d4:	f7f6 fca4 	bl	8000220 <memchr>
 80098d8:	9a04      	ldr	r2, [sp, #16]
 80098da:	b9d8      	cbnz	r0, 8009914 <_vfiprintf_r+0x110>
 80098dc:	06d1      	lsls	r1, r2, #27
 80098de:	bf44      	itt	mi
 80098e0:	2320      	movmi	r3, #32
 80098e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098e6:	0713      	lsls	r3, r2, #28
 80098e8:	bf44      	itt	mi
 80098ea:	232b      	movmi	r3, #43	@ 0x2b
 80098ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098f0:	f89a 3000 	ldrb.w	r3, [sl]
 80098f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80098f6:	d015      	beq.n	8009924 <_vfiprintf_r+0x120>
 80098f8:	9a07      	ldr	r2, [sp, #28]
 80098fa:	4654      	mov	r4, sl
 80098fc:	2000      	movs	r0, #0
 80098fe:	f04f 0c0a 	mov.w	ip, #10
 8009902:	4621      	mov	r1, r4
 8009904:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009908:	3b30      	subs	r3, #48	@ 0x30
 800990a:	2b09      	cmp	r3, #9
 800990c:	d94b      	bls.n	80099a6 <_vfiprintf_r+0x1a2>
 800990e:	b1b0      	cbz	r0, 800993e <_vfiprintf_r+0x13a>
 8009910:	9207      	str	r2, [sp, #28]
 8009912:	e014      	b.n	800993e <_vfiprintf_r+0x13a>
 8009914:	eba0 0308 	sub.w	r3, r0, r8
 8009918:	fa09 f303 	lsl.w	r3, r9, r3
 800991c:	4313      	orrs	r3, r2
 800991e:	9304      	str	r3, [sp, #16]
 8009920:	46a2      	mov	sl, r4
 8009922:	e7d2      	b.n	80098ca <_vfiprintf_r+0xc6>
 8009924:	9b03      	ldr	r3, [sp, #12]
 8009926:	1d19      	adds	r1, r3, #4
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	9103      	str	r1, [sp, #12]
 800992c:	2b00      	cmp	r3, #0
 800992e:	bfbb      	ittet	lt
 8009930:	425b      	neglt	r3, r3
 8009932:	f042 0202 	orrlt.w	r2, r2, #2
 8009936:	9307      	strge	r3, [sp, #28]
 8009938:	9307      	strlt	r3, [sp, #28]
 800993a:	bfb8      	it	lt
 800993c:	9204      	strlt	r2, [sp, #16]
 800993e:	7823      	ldrb	r3, [r4, #0]
 8009940:	2b2e      	cmp	r3, #46	@ 0x2e
 8009942:	d10a      	bne.n	800995a <_vfiprintf_r+0x156>
 8009944:	7863      	ldrb	r3, [r4, #1]
 8009946:	2b2a      	cmp	r3, #42	@ 0x2a
 8009948:	d132      	bne.n	80099b0 <_vfiprintf_r+0x1ac>
 800994a:	9b03      	ldr	r3, [sp, #12]
 800994c:	1d1a      	adds	r2, r3, #4
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	9203      	str	r2, [sp, #12]
 8009952:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009956:	3402      	adds	r4, #2
 8009958:	9305      	str	r3, [sp, #20]
 800995a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a30 <_vfiprintf_r+0x22c>
 800995e:	7821      	ldrb	r1, [r4, #0]
 8009960:	2203      	movs	r2, #3
 8009962:	4650      	mov	r0, sl
 8009964:	f7f6 fc5c 	bl	8000220 <memchr>
 8009968:	b138      	cbz	r0, 800997a <_vfiprintf_r+0x176>
 800996a:	9b04      	ldr	r3, [sp, #16]
 800996c:	eba0 000a 	sub.w	r0, r0, sl
 8009970:	2240      	movs	r2, #64	@ 0x40
 8009972:	4082      	lsls	r2, r0
 8009974:	4313      	orrs	r3, r2
 8009976:	3401      	adds	r4, #1
 8009978:	9304      	str	r3, [sp, #16]
 800997a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800997e:	4829      	ldr	r0, [pc, #164]	@ (8009a24 <_vfiprintf_r+0x220>)
 8009980:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009984:	2206      	movs	r2, #6
 8009986:	f7f6 fc4b 	bl	8000220 <memchr>
 800998a:	2800      	cmp	r0, #0
 800998c:	d03f      	beq.n	8009a0e <_vfiprintf_r+0x20a>
 800998e:	4b26      	ldr	r3, [pc, #152]	@ (8009a28 <_vfiprintf_r+0x224>)
 8009990:	bb1b      	cbnz	r3, 80099da <_vfiprintf_r+0x1d6>
 8009992:	9b03      	ldr	r3, [sp, #12]
 8009994:	3307      	adds	r3, #7
 8009996:	f023 0307 	bic.w	r3, r3, #7
 800999a:	3308      	adds	r3, #8
 800999c:	9303      	str	r3, [sp, #12]
 800999e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099a0:	443b      	add	r3, r7
 80099a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80099a4:	e76a      	b.n	800987c <_vfiprintf_r+0x78>
 80099a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80099aa:	460c      	mov	r4, r1
 80099ac:	2001      	movs	r0, #1
 80099ae:	e7a8      	b.n	8009902 <_vfiprintf_r+0xfe>
 80099b0:	2300      	movs	r3, #0
 80099b2:	3401      	adds	r4, #1
 80099b4:	9305      	str	r3, [sp, #20]
 80099b6:	4619      	mov	r1, r3
 80099b8:	f04f 0c0a 	mov.w	ip, #10
 80099bc:	4620      	mov	r0, r4
 80099be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099c2:	3a30      	subs	r2, #48	@ 0x30
 80099c4:	2a09      	cmp	r2, #9
 80099c6:	d903      	bls.n	80099d0 <_vfiprintf_r+0x1cc>
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d0c6      	beq.n	800995a <_vfiprintf_r+0x156>
 80099cc:	9105      	str	r1, [sp, #20]
 80099ce:	e7c4      	b.n	800995a <_vfiprintf_r+0x156>
 80099d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80099d4:	4604      	mov	r4, r0
 80099d6:	2301      	movs	r3, #1
 80099d8:	e7f0      	b.n	80099bc <_vfiprintf_r+0x1b8>
 80099da:	ab03      	add	r3, sp, #12
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	462a      	mov	r2, r5
 80099e0:	4b12      	ldr	r3, [pc, #72]	@ (8009a2c <_vfiprintf_r+0x228>)
 80099e2:	a904      	add	r1, sp, #16
 80099e4:	4630      	mov	r0, r6
 80099e6:	f3af 8000 	nop.w
 80099ea:	4607      	mov	r7, r0
 80099ec:	1c78      	adds	r0, r7, #1
 80099ee:	d1d6      	bne.n	800999e <_vfiprintf_r+0x19a>
 80099f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099f2:	07d9      	lsls	r1, r3, #31
 80099f4:	d405      	bmi.n	8009a02 <_vfiprintf_r+0x1fe>
 80099f6:	89ab      	ldrh	r3, [r5, #12]
 80099f8:	059a      	lsls	r2, r3, #22
 80099fa:	d402      	bmi.n	8009a02 <_vfiprintf_r+0x1fe>
 80099fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099fe:	f7ff fe8b 	bl	8009718 <__retarget_lock_release_recursive>
 8009a02:	89ab      	ldrh	r3, [r5, #12]
 8009a04:	065b      	lsls	r3, r3, #25
 8009a06:	f53f af1f 	bmi.w	8009848 <_vfiprintf_r+0x44>
 8009a0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a0c:	e71e      	b.n	800984c <_vfiprintf_r+0x48>
 8009a0e:	ab03      	add	r3, sp, #12
 8009a10:	9300      	str	r3, [sp, #0]
 8009a12:	462a      	mov	r2, r5
 8009a14:	4b05      	ldr	r3, [pc, #20]	@ (8009a2c <_vfiprintf_r+0x228>)
 8009a16:	a904      	add	r1, sp, #16
 8009a18:	4630      	mov	r0, r6
 8009a1a:	f000 f879 	bl	8009b10 <_printf_i>
 8009a1e:	e7e4      	b.n	80099ea <_vfiprintf_r+0x1e6>
 8009a20:	0800a2f8 	.word	0x0800a2f8
 8009a24:	0800a302 	.word	0x0800a302
 8009a28:	00000000 	.word	0x00000000
 8009a2c:	080097df 	.word	0x080097df
 8009a30:	0800a2fe 	.word	0x0800a2fe

08009a34 <_printf_common>:
 8009a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a38:	4616      	mov	r6, r2
 8009a3a:	4698      	mov	r8, r3
 8009a3c:	688a      	ldr	r2, [r1, #8]
 8009a3e:	690b      	ldr	r3, [r1, #16]
 8009a40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a44:	4293      	cmp	r3, r2
 8009a46:	bfb8      	it	lt
 8009a48:	4613      	movlt	r3, r2
 8009a4a:	6033      	str	r3, [r6, #0]
 8009a4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a50:	4607      	mov	r7, r0
 8009a52:	460c      	mov	r4, r1
 8009a54:	b10a      	cbz	r2, 8009a5a <_printf_common+0x26>
 8009a56:	3301      	adds	r3, #1
 8009a58:	6033      	str	r3, [r6, #0]
 8009a5a:	6823      	ldr	r3, [r4, #0]
 8009a5c:	0699      	lsls	r1, r3, #26
 8009a5e:	bf42      	ittt	mi
 8009a60:	6833      	ldrmi	r3, [r6, #0]
 8009a62:	3302      	addmi	r3, #2
 8009a64:	6033      	strmi	r3, [r6, #0]
 8009a66:	6825      	ldr	r5, [r4, #0]
 8009a68:	f015 0506 	ands.w	r5, r5, #6
 8009a6c:	d106      	bne.n	8009a7c <_printf_common+0x48>
 8009a6e:	f104 0a19 	add.w	sl, r4, #25
 8009a72:	68e3      	ldr	r3, [r4, #12]
 8009a74:	6832      	ldr	r2, [r6, #0]
 8009a76:	1a9b      	subs	r3, r3, r2
 8009a78:	42ab      	cmp	r3, r5
 8009a7a:	dc26      	bgt.n	8009aca <_printf_common+0x96>
 8009a7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a80:	6822      	ldr	r2, [r4, #0]
 8009a82:	3b00      	subs	r3, #0
 8009a84:	bf18      	it	ne
 8009a86:	2301      	movne	r3, #1
 8009a88:	0692      	lsls	r2, r2, #26
 8009a8a:	d42b      	bmi.n	8009ae4 <_printf_common+0xb0>
 8009a8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a90:	4641      	mov	r1, r8
 8009a92:	4638      	mov	r0, r7
 8009a94:	47c8      	blx	r9
 8009a96:	3001      	adds	r0, #1
 8009a98:	d01e      	beq.n	8009ad8 <_printf_common+0xa4>
 8009a9a:	6823      	ldr	r3, [r4, #0]
 8009a9c:	6922      	ldr	r2, [r4, #16]
 8009a9e:	f003 0306 	and.w	r3, r3, #6
 8009aa2:	2b04      	cmp	r3, #4
 8009aa4:	bf02      	ittt	eq
 8009aa6:	68e5      	ldreq	r5, [r4, #12]
 8009aa8:	6833      	ldreq	r3, [r6, #0]
 8009aaa:	1aed      	subeq	r5, r5, r3
 8009aac:	68a3      	ldr	r3, [r4, #8]
 8009aae:	bf0c      	ite	eq
 8009ab0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ab4:	2500      	movne	r5, #0
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	bfc4      	itt	gt
 8009aba:	1a9b      	subgt	r3, r3, r2
 8009abc:	18ed      	addgt	r5, r5, r3
 8009abe:	2600      	movs	r6, #0
 8009ac0:	341a      	adds	r4, #26
 8009ac2:	42b5      	cmp	r5, r6
 8009ac4:	d11a      	bne.n	8009afc <_printf_common+0xc8>
 8009ac6:	2000      	movs	r0, #0
 8009ac8:	e008      	b.n	8009adc <_printf_common+0xa8>
 8009aca:	2301      	movs	r3, #1
 8009acc:	4652      	mov	r2, sl
 8009ace:	4641      	mov	r1, r8
 8009ad0:	4638      	mov	r0, r7
 8009ad2:	47c8      	blx	r9
 8009ad4:	3001      	adds	r0, #1
 8009ad6:	d103      	bne.n	8009ae0 <_printf_common+0xac>
 8009ad8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ae0:	3501      	adds	r5, #1
 8009ae2:	e7c6      	b.n	8009a72 <_printf_common+0x3e>
 8009ae4:	18e1      	adds	r1, r4, r3
 8009ae6:	1c5a      	adds	r2, r3, #1
 8009ae8:	2030      	movs	r0, #48	@ 0x30
 8009aea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009aee:	4422      	add	r2, r4
 8009af0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009af4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009af8:	3302      	adds	r3, #2
 8009afa:	e7c7      	b.n	8009a8c <_printf_common+0x58>
 8009afc:	2301      	movs	r3, #1
 8009afe:	4622      	mov	r2, r4
 8009b00:	4641      	mov	r1, r8
 8009b02:	4638      	mov	r0, r7
 8009b04:	47c8      	blx	r9
 8009b06:	3001      	adds	r0, #1
 8009b08:	d0e6      	beq.n	8009ad8 <_printf_common+0xa4>
 8009b0a:	3601      	adds	r6, #1
 8009b0c:	e7d9      	b.n	8009ac2 <_printf_common+0x8e>
	...

08009b10 <_printf_i>:
 8009b10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b14:	7e0f      	ldrb	r7, [r1, #24]
 8009b16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b18:	2f78      	cmp	r7, #120	@ 0x78
 8009b1a:	4691      	mov	r9, r2
 8009b1c:	4680      	mov	r8, r0
 8009b1e:	460c      	mov	r4, r1
 8009b20:	469a      	mov	sl, r3
 8009b22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b26:	d807      	bhi.n	8009b38 <_printf_i+0x28>
 8009b28:	2f62      	cmp	r7, #98	@ 0x62
 8009b2a:	d80a      	bhi.n	8009b42 <_printf_i+0x32>
 8009b2c:	2f00      	cmp	r7, #0
 8009b2e:	f000 80d1 	beq.w	8009cd4 <_printf_i+0x1c4>
 8009b32:	2f58      	cmp	r7, #88	@ 0x58
 8009b34:	f000 80b8 	beq.w	8009ca8 <_printf_i+0x198>
 8009b38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b40:	e03a      	b.n	8009bb8 <_printf_i+0xa8>
 8009b42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b46:	2b15      	cmp	r3, #21
 8009b48:	d8f6      	bhi.n	8009b38 <_printf_i+0x28>
 8009b4a:	a101      	add	r1, pc, #4	@ (adr r1, 8009b50 <_printf_i+0x40>)
 8009b4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b50:	08009ba9 	.word	0x08009ba9
 8009b54:	08009bbd 	.word	0x08009bbd
 8009b58:	08009b39 	.word	0x08009b39
 8009b5c:	08009b39 	.word	0x08009b39
 8009b60:	08009b39 	.word	0x08009b39
 8009b64:	08009b39 	.word	0x08009b39
 8009b68:	08009bbd 	.word	0x08009bbd
 8009b6c:	08009b39 	.word	0x08009b39
 8009b70:	08009b39 	.word	0x08009b39
 8009b74:	08009b39 	.word	0x08009b39
 8009b78:	08009b39 	.word	0x08009b39
 8009b7c:	08009cbb 	.word	0x08009cbb
 8009b80:	08009be7 	.word	0x08009be7
 8009b84:	08009c75 	.word	0x08009c75
 8009b88:	08009b39 	.word	0x08009b39
 8009b8c:	08009b39 	.word	0x08009b39
 8009b90:	08009cdd 	.word	0x08009cdd
 8009b94:	08009b39 	.word	0x08009b39
 8009b98:	08009be7 	.word	0x08009be7
 8009b9c:	08009b39 	.word	0x08009b39
 8009ba0:	08009b39 	.word	0x08009b39
 8009ba4:	08009c7d 	.word	0x08009c7d
 8009ba8:	6833      	ldr	r3, [r6, #0]
 8009baa:	1d1a      	adds	r2, r3, #4
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	6032      	str	r2, [r6, #0]
 8009bb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009bb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e09c      	b.n	8009cf6 <_printf_i+0x1e6>
 8009bbc:	6833      	ldr	r3, [r6, #0]
 8009bbe:	6820      	ldr	r0, [r4, #0]
 8009bc0:	1d19      	adds	r1, r3, #4
 8009bc2:	6031      	str	r1, [r6, #0]
 8009bc4:	0606      	lsls	r6, r0, #24
 8009bc6:	d501      	bpl.n	8009bcc <_printf_i+0xbc>
 8009bc8:	681d      	ldr	r5, [r3, #0]
 8009bca:	e003      	b.n	8009bd4 <_printf_i+0xc4>
 8009bcc:	0645      	lsls	r5, r0, #25
 8009bce:	d5fb      	bpl.n	8009bc8 <_printf_i+0xb8>
 8009bd0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009bd4:	2d00      	cmp	r5, #0
 8009bd6:	da03      	bge.n	8009be0 <_printf_i+0xd0>
 8009bd8:	232d      	movs	r3, #45	@ 0x2d
 8009bda:	426d      	negs	r5, r5
 8009bdc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009be0:	4858      	ldr	r0, [pc, #352]	@ (8009d44 <_printf_i+0x234>)
 8009be2:	230a      	movs	r3, #10
 8009be4:	e011      	b.n	8009c0a <_printf_i+0xfa>
 8009be6:	6821      	ldr	r1, [r4, #0]
 8009be8:	6833      	ldr	r3, [r6, #0]
 8009bea:	0608      	lsls	r0, r1, #24
 8009bec:	f853 5b04 	ldr.w	r5, [r3], #4
 8009bf0:	d402      	bmi.n	8009bf8 <_printf_i+0xe8>
 8009bf2:	0649      	lsls	r1, r1, #25
 8009bf4:	bf48      	it	mi
 8009bf6:	b2ad      	uxthmi	r5, r5
 8009bf8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009bfa:	4852      	ldr	r0, [pc, #328]	@ (8009d44 <_printf_i+0x234>)
 8009bfc:	6033      	str	r3, [r6, #0]
 8009bfe:	bf14      	ite	ne
 8009c00:	230a      	movne	r3, #10
 8009c02:	2308      	moveq	r3, #8
 8009c04:	2100      	movs	r1, #0
 8009c06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009c0a:	6866      	ldr	r6, [r4, #4]
 8009c0c:	60a6      	str	r6, [r4, #8]
 8009c0e:	2e00      	cmp	r6, #0
 8009c10:	db05      	blt.n	8009c1e <_printf_i+0x10e>
 8009c12:	6821      	ldr	r1, [r4, #0]
 8009c14:	432e      	orrs	r6, r5
 8009c16:	f021 0104 	bic.w	r1, r1, #4
 8009c1a:	6021      	str	r1, [r4, #0]
 8009c1c:	d04b      	beq.n	8009cb6 <_printf_i+0x1a6>
 8009c1e:	4616      	mov	r6, r2
 8009c20:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c24:	fb03 5711 	mls	r7, r3, r1, r5
 8009c28:	5dc7      	ldrb	r7, [r0, r7]
 8009c2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c2e:	462f      	mov	r7, r5
 8009c30:	42bb      	cmp	r3, r7
 8009c32:	460d      	mov	r5, r1
 8009c34:	d9f4      	bls.n	8009c20 <_printf_i+0x110>
 8009c36:	2b08      	cmp	r3, #8
 8009c38:	d10b      	bne.n	8009c52 <_printf_i+0x142>
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	07df      	lsls	r7, r3, #31
 8009c3e:	d508      	bpl.n	8009c52 <_printf_i+0x142>
 8009c40:	6923      	ldr	r3, [r4, #16]
 8009c42:	6861      	ldr	r1, [r4, #4]
 8009c44:	4299      	cmp	r1, r3
 8009c46:	bfde      	ittt	le
 8009c48:	2330      	movle	r3, #48	@ 0x30
 8009c4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c4e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009c52:	1b92      	subs	r2, r2, r6
 8009c54:	6122      	str	r2, [r4, #16]
 8009c56:	f8cd a000 	str.w	sl, [sp]
 8009c5a:	464b      	mov	r3, r9
 8009c5c:	aa03      	add	r2, sp, #12
 8009c5e:	4621      	mov	r1, r4
 8009c60:	4640      	mov	r0, r8
 8009c62:	f7ff fee7 	bl	8009a34 <_printf_common>
 8009c66:	3001      	adds	r0, #1
 8009c68:	d14a      	bne.n	8009d00 <_printf_i+0x1f0>
 8009c6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c6e:	b004      	add	sp, #16
 8009c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c74:	6823      	ldr	r3, [r4, #0]
 8009c76:	f043 0320 	orr.w	r3, r3, #32
 8009c7a:	6023      	str	r3, [r4, #0]
 8009c7c:	4832      	ldr	r0, [pc, #200]	@ (8009d48 <_printf_i+0x238>)
 8009c7e:	2778      	movs	r7, #120	@ 0x78
 8009c80:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c84:	6823      	ldr	r3, [r4, #0]
 8009c86:	6831      	ldr	r1, [r6, #0]
 8009c88:	061f      	lsls	r7, r3, #24
 8009c8a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c8e:	d402      	bmi.n	8009c96 <_printf_i+0x186>
 8009c90:	065f      	lsls	r7, r3, #25
 8009c92:	bf48      	it	mi
 8009c94:	b2ad      	uxthmi	r5, r5
 8009c96:	6031      	str	r1, [r6, #0]
 8009c98:	07d9      	lsls	r1, r3, #31
 8009c9a:	bf44      	itt	mi
 8009c9c:	f043 0320 	orrmi.w	r3, r3, #32
 8009ca0:	6023      	strmi	r3, [r4, #0]
 8009ca2:	b11d      	cbz	r5, 8009cac <_printf_i+0x19c>
 8009ca4:	2310      	movs	r3, #16
 8009ca6:	e7ad      	b.n	8009c04 <_printf_i+0xf4>
 8009ca8:	4826      	ldr	r0, [pc, #152]	@ (8009d44 <_printf_i+0x234>)
 8009caa:	e7e9      	b.n	8009c80 <_printf_i+0x170>
 8009cac:	6823      	ldr	r3, [r4, #0]
 8009cae:	f023 0320 	bic.w	r3, r3, #32
 8009cb2:	6023      	str	r3, [r4, #0]
 8009cb4:	e7f6      	b.n	8009ca4 <_printf_i+0x194>
 8009cb6:	4616      	mov	r6, r2
 8009cb8:	e7bd      	b.n	8009c36 <_printf_i+0x126>
 8009cba:	6833      	ldr	r3, [r6, #0]
 8009cbc:	6825      	ldr	r5, [r4, #0]
 8009cbe:	6961      	ldr	r1, [r4, #20]
 8009cc0:	1d18      	adds	r0, r3, #4
 8009cc2:	6030      	str	r0, [r6, #0]
 8009cc4:	062e      	lsls	r6, r5, #24
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	d501      	bpl.n	8009cce <_printf_i+0x1be>
 8009cca:	6019      	str	r1, [r3, #0]
 8009ccc:	e002      	b.n	8009cd4 <_printf_i+0x1c4>
 8009cce:	0668      	lsls	r0, r5, #25
 8009cd0:	d5fb      	bpl.n	8009cca <_printf_i+0x1ba>
 8009cd2:	8019      	strh	r1, [r3, #0]
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	6123      	str	r3, [r4, #16]
 8009cd8:	4616      	mov	r6, r2
 8009cda:	e7bc      	b.n	8009c56 <_printf_i+0x146>
 8009cdc:	6833      	ldr	r3, [r6, #0]
 8009cde:	1d1a      	adds	r2, r3, #4
 8009ce0:	6032      	str	r2, [r6, #0]
 8009ce2:	681e      	ldr	r6, [r3, #0]
 8009ce4:	6862      	ldr	r2, [r4, #4]
 8009ce6:	2100      	movs	r1, #0
 8009ce8:	4630      	mov	r0, r6
 8009cea:	f7f6 fa99 	bl	8000220 <memchr>
 8009cee:	b108      	cbz	r0, 8009cf4 <_printf_i+0x1e4>
 8009cf0:	1b80      	subs	r0, r0, r6
 8009cf2:	6060      	str	r0, [r4, #4]
 8009cf4:	6863      	ldr	r3, [r4, #4]
 8009cf6:	6123      	str	r3, [r4, #16]
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cfe:	e7aa      	b.n	8009c56 <_printf_i+0x146>
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	4632      	mov	r2, r6
 8009d04:	4649      	mov	r1, r9
 8009d06:	4640      	mov	r0, r8
 8009d08:	47d0      	blx	sl
 8009d0a:	3001      	adds	r0, #1
 8009d0c:	d0ad      	beq.n	8009c6a <_printf_i+0x15a>
 8009d0e:	6823      	ldr	r3, [r4, #0]
 8009d10:	079b      	lsls	r3, r3, #30
 8009d12:	d413      	bmi.n	8009d3c <_printf_i+0x22c>
 8009d14:	68e0      	ldr	r0, [r4, #12]
 8009d16:	9b03      	ldr	r3, [sp, #12]
 8009d18:	4298      	cmp	r0, r3
 8009d1a:	bfb8      	it	lt
 8009d1c:	4618      	movlt	r0, r3
 8009d1e:	e7a6      	b.n	8009c6e <_printf_i+0x15e>
 8009d20:	2301      	movs	r3, #1
 8009d22:	4632      	mov	r2, r6
 8009d24:	4649      	mov	r1, r9
 8009d26:	4640      	mov	r0, r8
 8009d28:	47d0      	blx	sl
 8009d2a:	3001      	adds	r0, #1
 8009d2c:	d09d      	beq.n	8009c6a <_printf_i+0x15a>
 8009d2e:	3501      	adds	r5, #1
 8009d30:	68e3      	ldr	r3, [r4, #12]
 8009d32:	9903      	ldr	r1, [sp, #12]
 8009d34:	1a5b      	subs	r3, r3, r1
 8009d36:	42ab      	cmp	r3, r5
 8009d38:	dcf2      	bgt.n	8009d20 <_printf_i+0x210>
 8009d3a:	e7eb      	b.n	8009d14 <_printf_i+0x204>
 8009d3c:	2500      	movs	r5, #0
 8009d3e:	f104 0619 	add.w	r6, r4, #25
 8009d42:	e7f5      	b.n	8009d30 <_printf_i+0x220>
 8009d44:	0800a309 	.word	0x0800a309
 8009d48:	0800a31a 	.word	0x0800a31a

08009d4c <__sflush_r>:
 8009d4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d54:	0716      	lsls	r6, r2, #28
 8009d56:	4605      	mov	r5, r0
 8009d58:	460c      	mov	r4, r1
 8009d5a:	d454      	bmi.n	8009e06 <__sflush_r+0xba>
 8009d5c:	684b      	ldr	r3, [r1, #4]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	dc02      	bgt.n	8009d68 <__sflush_r+0x1c>
 8009d62:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	dd48      	ble.n	8009dfa <__sflush_r+0xae>
 8009d68:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d6a:	2e00      	cmp	r6, #0
 8009d6c:	d045      	beq.n	8009dfa <__sflush_r+0xae>
 8009d6e:	2300      	movs	r3, #0
 8009d70:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009d74:	682f      	ldr	r7, [r5, #0]
 8009d76:	6a21      	ldr	r1, [r4, #32]
 8009d78:	602b      	str	r3, [r5, #0]
 8009d7a:	d030      	beq.n	8009dde <__sflush_r+0x92>
 8009d7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009d7e:	89a3      	ldrh	r3, [r4, #12]
 8009d80:	0759      	lsls	r1, r3, #29
 8009d82:	d505      	bpl.n	8009d90 <__sflush_r+0x44>
 8009d84:	6863      	ldr	r3, [r4, #4]
 8009d86:	1ad2      	subs	r2, r2, r3
 8009d88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d8a:	b10b      	cbz	r3, 8009d90 <__sflush_r+0x44>
 8009d8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d8e:	1ad2      	subs	r2, r2, r3
 8009d90:	2300      	movs	r3, #0
 8009d92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d94:	6a21      	ldr	r1, [r4, #32]
 8009d96:	4628      	mov	r0, r5
 8009d98:	47b0      	blx	r6
 8009d9a:	1c43      	adds	r3, r0, #1
 8009d9c:	89a3      	ldrh	r3, [r4, #12]
 8009d9e:	d106      	bne.n	8009dae <__sflush_r+0x62>
 8009da0:	6829      	ldr	r1, [r5, #0]
 8009da2:	291d      	cmp	r1, #29
 8009da4:	d82b      	bhi.n	8009dfe <__sflush_r+0xb2>
 8009da6:	4a2a      	ldr	r2, [pc, #168]	@ (8009e50 <__sflush_r+0x104>)
 8009da8:	40ca      	lsrs	r2, r1
 8009daa:	07d6      	lsls	r6, r2, #31
 8009dac:	d527      	bpl.n	8009dfe <__sflush_r+0xb2>
 8009dae:	2200      	movs	r2, #0
 8009db0:	6062      	str	r2, [r4, #4]
 8009db2:	04d9      	lsls	r1, r3, #19
 8009db4:	6922      	ldr	r2, [r4, #16]
 8009db6:	6022      	str	r2, [r4, #0]
 8009db8:	d504      	bpl.n	8009dc4 <__sflush_r+0x78>
 8009dba:	1c42      	adds	r2, r0, #1
 8009dbc:	d101      	bne.n	8009dc2 <__sflush_r+0x76>
 8009dbe:	682b      	ldr	r3, [r5, #0]
 8009dc0:	b903      	cbnz	r3, 8009dc4 <__sflush_r+0x78>
 8009dc2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009dc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009dc6:	602f      	str	r7, [r5, #0]
 8009dc8:	b1b9      	cbz	r1, 8009dfa <__sflush_r+0xae>
 8009dca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009dce:	4299      	cmp	r1, r3
 8009dd0:	d002      	beq.n	8009dd8 <__sflush_r+0x8c>
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	f7ff fca2 	bl	800971c <_free_r>
 8009dd8:	2300      	movs	r3, #0
 8009dda:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ddc:	e00d      	b.n	8009dfa <__sflush_r+0xae>
 8009dde:	2301      	movs	r3, #1
 8009de0:	4628      	mov	r0, r5
 8009de2:	47b0      	blx	r6
 8009de4:	4602      	mov	r2, r0
 8009de6:	1c50      	adds	r0, r2, #1
 8009de8:	d1c9      	bne.n	8009d7e <__sflush_r+0x32>
 8009dea:	682b      	ldr	r3, [r5, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d0c6      	beq.n	8009d7e <__sflush_r+0x32>
 8009df0:	2b1d      	cmp	r3, #29
 8009df2:	d001      	beq.n	8009df8 <__sflush_r+0xac>
 8009df4:	2b16      	cmp	r3, #22
 8009df6:	d11e      	bne.n	8009e36 <__sflush_r+0xea>
 8009df8:	602f      	str	r7, [r5, #0]
 8009dfa:	2000      	movs	r0, #0
 8009dfc:	e022      	b.n	8009e44 <__sflush_r+0xf8>
 8009dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e02:	b21b      	sxth	r3, r3
 8009e04:	e01b      	b.n	8009e3e <__sflush_r+0xf2>
 8009e06:	690f      	ldr	r7, [r1, #16]
 8009e08:	2f00      	cmp	r7, #0
 8009e0a:	d0f6      	beq.n	8009dfa <__sflush_r+0xae>
 8009e0c:	0793      	lsls	r3, r2, #30
 8009e0e:	680e      	ldr	r6, [r1, #0]
 8009e10:	bf08      	it	eq
 8009e12:	694b      	ldreq	r3, [r1, #20]
 8009e14:	600f      	str	r7, [r1, #0]
 8009e16:	bf18      	it	ne
 8009e18:	2300      	movne	r3, #0
 8009e1a:	eba6 0807 	sub.w	r8, r6, r7
 8009e1e:	608b      	str	r3, [r1, #8]
 8009e20:	f1b8 0f00 	cmp.w	r8, #0
 8009e24:	dde9      	ble.n	8009dfa <__sflush_r+0xae>
 8009e26:	6a21      	ldr	r1, [r4, #32]
 8009e28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e2a:	4643      	mov	r3, r8
 8009e2c:	463a      	mov	r2, r7
 8009e2e:	4628      	mov	r0, r5
 8009e30:	47b0      	blx	r6
 8009e32:	2800      	cmp	r0, #0
 8009e34:	dc08      	bgt.n	8009e48 <__sflush_r+0xfc>
 8009e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e3e:	81a3      	strh	r3, [r4, #12]
 8009e40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e48:	4407      	add	r7, r0
 8009e4a:	eba8 0800 	sub.w	r8, r8, r0
 8009e4e:	e7e7      	b.n	8009e20 <__sflush_r+0xd4>
 8009e50:	20400001 	.word	0x20400001

08009e54 <_fflush_r>:
 8009e54:	b538      	push	{r3, r4, r5, lr}
 8009e56:	690b      	ldr	r3, [r1, #16]
 8009e58:	4605      	mov	r5, r0
 8009e5a:	460c      	mov	r4, r1
 8009e5c:	b913      	cbnz	r3, 8009e64 <_fflush_r+0x10>
 8009e5e:	2500      	movs	r5, #0
 8009e60:	4628      	mov	r0, r5
 8009e62:	bd38      	pop	{r3, r4, r5, pc}
 8009e64:	b118      	cbz	r0, 8009e6e <_fflush_r+0x1a>
 8009e66:	6a03      	ldr	r3, [r0, #32]
 8009e68:	b90b      	cbnz	r3, 8009e6e <_fflush_r+0x1a>
 8009e6a:	f7ff fbc1 	bl	80095f0 <__sinit>
 8009e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d0f3      	beq.n	8009e5e <_fflush_r+0xa>
 8009e76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009e78:	07d0      	lsls	r0, r2, #31
 8009e7a:	d404      	bmi.n	8009e86 <_fflush_r+0x32>
 8009e7c:	0599      	lsls	r1, r3, #22
 8009e7e:	d402      	bmi.n	8009e86 <_fflush_r+0x32>
 8009e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e82:	f7ff fc48 	bl	8009716 <__retarget_lock_acquire_recursive>
 8009e86:	4628      	mov	r0, r5
 8009e88:	4621      	mov	r1, r4
 8009e8a:	f7ff ff5f 	bl	8009d4c <__sflush_r>
 8009e8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e90:	07da      	lsls	r2, r3, #31
 8009e92:	4605      	mov	r5, r0
 8009e94:	d4e4      	bmi.n	8009e60 <_fflush_r+0xc>
 8009e96:	89a3      	ldrh	r3, [r4, #12]
 8009e98:	059b      	lsls	r3, r3, #22
 8009e9a:	d4e1      	bmi.n	8009e60 <_fflush_r+0xc>
 8009e9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e9e:	f7ff fc3b 	bl	8009718 <__retarget_lock_release_recursive>
 8009ea2:	e7dd      	b.n	8009e60 <_fflush_r+0xc>

08009ea4 <__sread>:
 8009ea4:	b510      	push	{r4, lr}
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eac:	f000 f98a 	bl	800a1c4 <_read_r>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	bfab      	itete	ge
 8009eb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009eb6:	89a3      	ldrhlt	r3, [r4, #12]
 8009eb8:	181b      	addge	r3, r3, r0
 8009eba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009ebe:	bfac      	ite	ge
 8009ec0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009ec2:	81a3      	strhlt	r3, [r4, #12]
 8009ec4:	bd10      	pop	{r4, pc}

08009ec6 <__swrite>:
 8009ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eca:	461f      	mov	r7, r3
 8009ecc:	898b      	ldrh	r3, [r1, #12]
 8009ece:	05db      	lsls	r3, r3, #23
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	460c      	mov	r4, r1
 8009ed4:	4616      	mov	r6, r2
 8009ed6:	d505      	bpl.n	8009ee4 <__swrite+0x1e>
 8009ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009edc:	2302      	movs	r3, #2
 8009ede:	2200      	movs	r2, #0
 8009ee0:	f000 f95e 	bl	800a1a0 <_lseek_r>
 8009ee4:	89a3      	ldrh	r3, [r4, #12]
 8009ee6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009eee:	81a3      	strh	r3, [r4, #12]
 8009ef0:	4632      	mov	r2, r6
 8009ef2:	463b      	mov	r3, r7
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009efa:	f000 b975 	b.w	800a1e8 <_write_r>

08009efe <__sseek>:
 8009efe:	b510      	push	{r4, lr}
 8009f00:	460c      	mov	r4, r1
 8009f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f06:	f000 f94b 	bl	800a1a0 <_lseek_r>
 8009f0a:	1c43      	adds	r3, r0, #1
 8009f0c:	89a3      	ldrh	r3, [r4, #12]
 8009f0e:	bf15      	itete	ne
 8009f10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f1a:	81a3      	strheq	r3, [r4, #12]
 8009f1c:	bf18      	it	ne
 8009f1e:	81a3      	strhne	r3, [r4, #12]
 8009f20:	bd10      	pop	{r4, pc}

08009f22 <__sclose>:
 8009f22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f26:	f000 b971 	b.w	800a20c <_close_r>

08009f2a <__swbuf_r>:
 8009f2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f2c:	460e      	mov	r6, r1
 8009f2e:	4614      	mov	r4, r2
 8009f30:	4605      	mov	r5, r0
 8009f32:	b118      	cbz	r0, 8009f3c <__swbuf_r+0x12>
 8009f34:	6a03      	ldr	r3, [r0, #32]
 8009f36:	b90b      	cbnz	r3, 8009f3c <__swbuf_r+0x12>
 8009f38:	f7ff fb5a 	bl	80095f0 <__sinit>
 8009f3c:	69a3      	ldr	r3, [r4, #24]
 8009f3e:	60a3      	str	r3, [r4, #8]
 8009f40:	89a3      	ldrh	r3, [r4, #12]
 8009f42:	071a      	lsls	r2, r3, #28
 8009f44:	d501      	bpl.n	8009f4a <__swbuf_r+0x20>
 8009f46:	6923      	ldr	r3, [r4, #16]
 8009f48:	b943      	cbnz	r3, 8009f5c <__swbuf_r+0x32>
 8009f4a:	4621      	mov	r1, r4
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	f000 f82b 	bl	8009fa8 <__swsetup_r>
 8009f52:	b118      	cbz	r0, 8009f5c <__swbuf_r+0x32>
 8009f54:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009f58:	4638      	mov	r0, r7
 8009f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f5c:	6823      	ldr	r3, [r4, #0]
 8009f5e:	6922      	ldr	r2, [r4, #16]
 8009f60:	1a98      	subs	r0, r3, r2
 8009f62:	6963      	ldr	r3, [r4, #20]
 8009f64:	b2f6      	uxtb	r6, r6
 8009f66:	4283      	cmp	r3, r0
 8009f68:	4637      	mov	r7, r6
 8009f6a:	dc05      	bgt.n	8009f78 <__swbuf_r+0x4e>
 8009f6c:	4621      	mov	r1, r4
 8009f6e:	4628      	mov	r0, r5
 8009f70:	f7ff ff70 	bl	8009e54 <_fflush_r>
 8009f74:	2800      	cmp	r0, #0
 8009f76:	d1ed      	bne.n	8009f54 <__swbuf_r+0x2a>
 8009f78:	68a3      	ldr	r3, [r4, #8]
 8009f7a:	3b01      	subs	r3, #1
 8009f7c:	60a3      	str	r3, [r4, #8]
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	1c5a      	adds	r2, r3, #1
 8009f82:	6022      	str	r2, [r4, #0]
 8009f84:	701e      	strb	r6, [r3, #0]
 8009f86:	6962      	ldr	r2, [r4, #20]
 8009f88:	1c43      	adds	r3, r0, #1
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d004      	beq.n	8009f98 <__swbuf_r+0x6e>
 8009f8e:	89a3      	ldrh	r3, [r4, #12]
 8009f90:	07db      	lsls	r3, r3, #31
 8009f92:	d5e1      	bpl.n	8009f58 <__swbuf_r+0x2e>
 8009f94:	2e0a      	cmp	r6, #10
 8009f96:	d1df      	bne.n	8009f58 <__swbuf_r+0x2e>
 8009f98:	4621      	mov	r1, r4
 8009f9a:	4628      	mov	r0, r5
 8009f9c:	f7ff ff5a 	bl	8009e54 <_fflush_r>
 8009fa0:	2800      	cmp	r0, #0
 8009fa2:	d0d9      	beq.n	8009f58 <__swbuf_r+0x2e>
 8009fa4:	e7d6      	b.n	8009f54 <__swbuf_r+0x2a>
	...

08009fa8 <__swsetup_r>:
 8009fa8:	b538      	push	{r3, r4, r5, lr}
 8009faa:	4b29      	ldr	r3, [pc, #164]	@ (800a050 <__swsetup_r+0xa8>)
 8009fac:	4605      	mov	r5, r0
 8009fae:	6818      	ldr	r0, [r3, #0]
 8009fb0:	460c      	mov	r4, r1
 8009fb2:	b118      	cbz	r0, 8009fbc <__swsetup_r+0x14>
 8009fb4:	6a03      	ldr	r3, [r0, #32]
 8009fb6:	b90b      	cbnz	r3, 8009fbc <__swsetup_r+0x14>
 8009fb8:	f7ff fb1a 	bl	80095f0 <__sinit>
 8009fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fc0:	0719      	lsls	r1, r3, #28
 8009fc2:	d422      	bmi.n	800a00a <__swsetup_r+0x62>
 8009fc4:	06da      	lsls	r2, r3, #27
 8009fc6:	d407      	bmi.n	8009fd8 <__swsetup_r+0x30>
 8009fc8:	2209      	movs	r2, #9
 8009fca:	602a      	str	r2, [r5, #0]
 8009fcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fd0:	81a3      	strh	r3, [r4, #12]
 8009fd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fd6:	e033      	b.n	800a040 <__swsetup_r+0x98>
 8009fd8:	0758      	lsls	r0, r3, #29
 8009fda:	d512      	bpl.n	800a002 <__swsetup_r+0x5a>
 8009fdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fde:	b141      	cbz	r1, 8009ff2 <__swsetup_r+0x4a>
 8009fe0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fe4:	4299      	cmp	r1, r3
 8009fe6:	d002      	beq.n	8009fee <__swsetup_r+0x46>
 8009fe8:	4628      	mov	r0, r5
 8009fea:	f7ff fb97 	bl	800971c <_free_r>
 8009fee:	2300      	movs	r3, #0
 8009ff0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ff2:	89a3      	ldrh	r3, [r4, #12]
 8009ff4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ff8:	81a3      	strh	r3, [r4, #12]
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	6063      	str	r3, [r4, #4]
 8009ffe:	6923      	ldr	r3, [r4, #16]
 800a000:	6023      	str	r3, [r4, #0]
 800a002:	89a3      	ldrh	r3, [r4, #12]
 800a004:	f043 0308 	orr.w	r3, r3, #8
 800a008:	81a3      	strh	r3, [r4, #12]
 800a00a:	6923      	ldr	r3, [r4, #16]
 800a00c:	b94b      	cbnz	r3, 800a022 <__swsetup_r+0x7a>
 800a00e:	89a3      	ldrh	r3, [r4, #12]
 800a010:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a018:	d003      	beq.n	800a022 <__swsetup_r+0x7a>
 800a01a:	4621      	mov	r1, r4
 800a01c:	4628      	mov	r0, r5
 800a01e:	f000 f83f 	bl	800a0a0 <__smakebuf_r>
 800a022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a026:	f013 0201 	ands.w	r2, r3, #1
 800a02a:	d00a      	beq.n	800a042 <__swsetup_r+0x9a>
 800a02c:	2200      	movs	r2, #0
 800a02e:	60a2      	str	r2, [r4, #8]
 800a030:	6962      	ldr	r2, [r4, #20]
 800a032:	4252      	negs	r2, r2
 800a034:	61a2      	str	r2, [r4, #24]
 800a036:	6922      	ldr	r2, [r4, #16]
 800a038:	b942      	cbnz	r2, 800a04c <__swsetup_r+0xa4>
 800a03a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a03e:	d1c5      	bne.n	8009fcc <__swsetup_r+0x24>
 800a040:	bd38      	pop	{r3, r4, r5, pc}
 800a042:	0799      	lsls	r1, r3, #30
 800a044:	bf58      	it	pl
 800a046:	6962      	ldrpl	r2, [r4, #20]
 800a048:	60a2      	str	r2, [r4, #8]
 800a04a:	e7f4      	b.n	800a036 <__swsetup_r+0x8e>
 800a04c:	2000      	movs	r0, #0
 800a04e:	e7f7      	b.n	800a040 <__swsetup_r+0x98>
 800a050:	20000138 	.word	0x20000138

0800a054 <__swhatbuf_r>:
 800a054:	b570      	push	{r4, r5, r6, lr}
 800a056:	460c      	mov	r4, r1
 800a058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a05c:	2900      	cmp	r1, #0
 800a05e:	b096      	sub	sp, #88	@ 0x58
 800a060:	4615      	mov	r5, r2
 800a062:	461e      	mov	r6, r3
 800a064:	da0d      	bge.n	800a082 <__swhatbuf_r+0x2e>
 800a066:	89a3      	ldrh	r3, [r4, #12]
 800a068:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a06c:	f04f 0100 	mov.w	r1, #0
 800a070:	bf14      	ite	ne
 800a072:	2340      	movne	r3, #64	@ 0x40
 800a074:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a078:	2000      	movs	r0, #0
 800a07a:	6031      	str	r1, [r6, #0]
 800a07c:	602b      	str	r3, [r5, #0]
 800a07e:	b016      	add	sp, #88	@ 0x58
 800a080:	bd70      	pop	{r4, r5, r6, pc}
 800a082:	466a      	mov	r2, sp
 800a084:	f000 f8d2 	bl	800a22c <_fstat_r>
 800a088:	2800      	cmp	r0, #0
 800a08a:	dbec      	blt.n	800a066 <__swhatbuf_r+0x12>
 800a08c:	9901      	ldr	r1, [sp, #4]
 800a08e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a092:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a096:	4259      	negs	r1, r3
 800a098:	4159      	adcs	r1, r3
 800a09a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a09e:	e7eb      	b.n	800a078 <__swhatbuf_r+0x24>

0800a0a0 <__smakebuf_r>:
 800a0a0:	898b      	ldrh	r3, [r1, #12]
 800a0a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0a4:	079d      	lsls	r5, r3, #30
 800a0a6:	4606      	mov	r6, r0
 800a0a8:	460c      	mov	r4, r1
 800a0aa:	d507      	bpl.n	800a0bc <__smakebuf_r+0x1c>
 800a0ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0b0:	6023      	str	r3, [r4, #0]
 800a0b2:	6123      	str	r3, [r4, #16]
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	6163      	str	r3, [r4, #20]
 800a0b8:	b003      	add	sp, #12
 800a0ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0bc:	ab01      	add	r3, sp, #4
 800a0be:	466a      	mov	r2, sp
 800a0c0:	f7ff ffc8 	bl	800a054 <__swhatbuf_r>
 800a0c4:	9f00      	ldr	r7, [sp, #0]
 800a0c6:	4605      	mov	r5, r0
 800a0c8:	4639      	mov	r1, r7
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	f7ff f978 	bl	80093c0 <_malloc_r>
 800a0d0:	b948      	cbnz	r0, 800a0e6 <__smakebuf_r+0x46>
 800a0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0d6:	059a      	lsls	r2, r3, #22
 800a0d8:	d4ee      	bmi.n	800a0b8 <__smakebuf_r+0x18>
 800a0da:	f023 0303 	bic.w	r3, r3, #3
 800a0de:	f043 0302 	orr.w	r3, r3, #2
 800a0e2:	81a3      	strh	r3, [r4, #12]
 800a0e4:	e7e2      	b.n	800a0ac <__smakebuf_r+0xc>
 800a0e6:	89a3      	ldrh	r3, [r4, #12]
 800a0e8:	6020      	str	r0, [r4, #0]
 800a0ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0ee:	81a3      	strh	r3, [r4, #12]
 800a0f0:	9b01      	ldr	r3, [sp, #4]
 800a0f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a0f6:	b15b      	cbz	r3, 800a110 <__smakebuf_r+0x70>
 800a0f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0fc:	4630      	mov	r0, r6
 800a0fe:	f000 f83f 	bl	800a180 <_isatty_r>
 800a102:	b128      	cbz	r0, 800a110 <__smakebuf_r+0x70>
 800a104:	89a3      	ldrh	r3, [r4, #12]
 800a106:	f023 0303 	bic.w	r3, r3, #3
 800a10a:	f043 0301 	orr.w	r3, r3, #1
 800a10e:	81a3      	strh	r3, [r4, #12]
 800a110:	89a3      	ldrh	r3, [r4, #12]
 800a112:	431d      	orrs	r5, r3
 800a114:	81a5      	strh	r5, [r4, #12]
 800a116:	e7cf      	b.n	800a0b8 <__smakebuf_r+0x18>

0800a118 <_putc_r>:
 800a118:	b570      	push	{r4, r5, r6, lr}
 800a11a:	460d      	mov	r5, r1
 800a11c:	4614      	mov	r4, r2
 800a11e:	4606      	mov	r6, r0
 800a120:	b118      	cbz	r0, 800a12a <_putc_r+0x12>
 800a122:	6a03      	ldr	r3, [r0, #32]
 800a124:	b90b      	cbnz	r3, 800a12a <_putc_r+0x12>
 800a126:	f7ff fa63 	bl	80095f0 <__sinit>
 800a12a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a12c:	07d8      	lsls	r0, r3, #31
 800a12e:	d405      	bmi.n	800a13c <_putc_r+0x24>
 800a130:	89a3      	ldrh	r3, [r4, #12]
 800a132:	0599      	lsls	r1, r3, #22
 800a134:	d402      	bmi.n	800a13c <_putc_r+0x24>
 800a136:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a138:	f7ff faed 	bl	8009716 <__retarget_lock_acquire_recursive>
 800a13c:	68a3      	ldr	r3, [r4, #8]
 800a13e:	3b01      	subs	r3, #1
 800a140:	2b00      	cmp	r3, #0
 800a142:	60a3      	str	r3, [r4, #8]
 800a144:	da05      	bge.n	800a152 <_putc_r+0x3a>
 800a146:	69a2      	ldr	r2, [r4, #24]
 800a148:	4293      	cmp	r3, r2
 800a14a:	db12      	blt.n	800a172 <_putc_r+0x5a>
 800a14c:	b2eb      	uxtb	r3, r5
 800a14e:	2b0a      	cmp	r3, #10
 800a150:	d00f      	beq.n	800a172 <_putc_r+0x5a>
 800a152:	6823      	ldr	r3, [r4, #0]
 800a154:	1c5a      	adds	r2, r3, #1
 800a156:	6022      	str	r2, [r4, #0]
 800a158:	701d      	strb	r5, [r3, #0]
 800a15a:	b2ed      	uxtb	r5, r5
 800a15c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a15e:	07da      	lsls	r2, r3, #31
 800a160:	d405      	bmi.n	800a16e <_putc_r+0x56>
 800a162:	89a3      	ldrh	r3, [r4, #12]
 800a164:	059b      	lsls	r3, r3, #22
 800a166:	d402      	bmi.n	800a16e <_putc_r+0x56>
 800a168:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a16a:	f7ff fad5 	bl	8009718 <__retarget_lock_release_recursive>
 800a16e:	4628      	mov	r0, r5
 800a170:	bd70      	pop	{r4, r5, r6, pc}
 800a172:	4629      	mov	r1, r5
 800a174:	4622      	mov	r2, r4
 800a176:	4630      	mov	r0, r6
 800a178:	f7ff fed7 	bl	8009f2a <__swbuf_r>
 800a17c:	4605      	mov	r5, r0
 800a17e:	e7ed      	b.n	800a15c <_putc_r+0x44>

0800a180 <_isatty_r>:
 800a180:	b538      	push	{r3, r4, r5, lr}
 800a182:	4d06      	ldr	r5, [pc, #24]	@ (800a19c <_isatty_r+0x1c>)
 800a184:	2300      	movs	r3, #0
 800a186:	4604      	mov	r4, r0
 800a188:	4608      	mov	r0, r1
 800a18a:	602b      	str	r3, [r5, #0]
 800a18c:	f7f7 f89d 	bl	80012ca <_isatty>
 800a190:	1c43      	adds	r3, r0, #1
 800a192:	d102      	bne.n	800a19a <_isatty_r+0x1a>
 800a194:	682b      	ldr	r3, [r5, #0]
 800a196:	b103      	cbz	r3, 800a19a <_isatty_r+0x1a>
 800a198:	6023      	str	r3, [r4, #0]
 800a19a:	bd38      	pop	{r3, r4, r5, pc}
 800a19c:	20001d94 	.word	0x20001d94

0800a1a0 <_lseek_r>:
 800a1a0:	b538      	push	{r3, r4, r5, lr}
 800a1a2:	4d07      	ldr	r5, [pc, #28]	@ (800a1c0 <_lseek_r+0x20>)
 800a1a4:	4604      	mov	r4, r0
 800a1a6:	4608      	mov	r0, r1
 800a1a8:	4611      	mov	r1, r2
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	602a      	str	r2, [r5, #0]
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	f7f7 f896 	bl	80012e0 <_lseek>
 800a1b4:	1c43      	adds	r3, r0, #1
 800a1b6:	d102      	bne.n	800a1be <_lseek_r+0x1e>
 800a1b8:	682b      	ldr	r3, [r5, #0]
 800a1ba:	b103      	cbz	r3, 800a1be <_lseek_r+0x1e>
 800a1bc:	6023      	str	r3, [r4, #0]
 800a1be:	bd38      	pop	{r3, r4, r5, pc}
 800a1c0:	20001d94 	.word	0x20001d94

0800a1c4 <_read_r>:
 800a1c4:	b538      	push	{r3, r4, r5, lr}
 800a1c6:	4d07      	ldr	r5, [pc, #28]	@ (800a1e4 <_read_r+0x20>)
 800a1c8:	4604      	mov	r4, r0
 800a1ca:	4608      	mov	r0, r1
 800a1cc:	4611      	mov	r1, r2
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	602a      	str	r2, [r5, #0]
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	f7f7 f824 	bl	8001220 <_read>
 800a1d8:	1c43      	adds	r3, r0, #1
 800a1da:	d102      	bne.n	800a1e2 <_read_r+0x1e>
 800a1dc:	682b      	ldr	r3, [r5, #0]
 800a1de:	b103      	cbz	r3, 800a1e2 <_read_r+0x1e>
 800a1e0:	6023      	str	r3, [r4, #0]
 800a1e2:	bd38      	pop	{r3, r4, r5, pc}
 800a1e4:	20001d94 	.word	0x20001d94

0800a1e8 <_write_r>:
 800a1e8:	b538      	push	{r3, r4, r5, lr}
 800a1ea:	4d07      	ldr	r5, [pc, #28]	@ (800a208 <_write_r+0x20>)
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	4608      	mov	r0, r1
 800a1f0:	4611      	mov	r1, r2
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	602a      	str	r2, [r5, #0]
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	f7f7 f82f 	bl	800125a <_write>
 800a1fc:	1c43      	adds	r3, r0, #1
 800a1fe:	d102      	bne.n	800a206 <_write_r+0x1e>
 800a200:	682b      	ldr	r3, [r5, #0]
 800a202:	b103      	cbz	r3, 800a206 <_write_r+0x1e>
 800a204:	6023      	str	r3, [r4, #0]
 800a206:	bd38      	pop	{r3, r4, r5, pc}
 800a208:	20001d94 	.word	0x20001d94

0800a20c <_close_r>:
 800a20c:	b538      	push	{r3, r4, r5, lr}
 800a20e:	4d06      	ldr	r5, [pc, #24]	@ (800a228 <_close_r+0x1c>)
 800a210:	2300      	movs	r3, #0
 800a212:	4604      	mov	r4, r0
 800a214:	4608      	mov	r0, r1
 800a216:	602b      	str	r3, [r5, #0]
 800a218:	f7f7 f83b 	bl	8001292 <_close>
 800a21c:	1c43      	adds	r3, r0, #1
 800a21e:	d102      	bne.n	800a226 <_close_r+0x1a>
 800a220:	682b      	ldr	r3, [r5, #0]
 800a222:	b103      	cbz	r3, 800a226 <_close_r+0x1a>
 800a224:	6023      	str	r3, [r4, #0]
 800a226:	bd38      	pop	{r3, r4, r5, pc}
 800a228:	20001d94 	.word	0x20001d94

0800a22c <_fstat_r>:
 800a22c:	b538      	push	{r3, r4, r5, lr}
 800a22e:	4d07      	ldr	r5, [pc, #28]	@ (800a24c <_fstat_r+0x20>)
 800a230:	2300      	movs	r3, #0
 800a232:	4604      	mov	r4, r0
 800a234:	4608      	mov	r0, r1
 800a236:	4611      	mov	r1, r2
 800a238:	602b      	str	r3, [r5, #0]
 800a23a:	f7f7 f836 	bl	80012aa <_fstat>
 800a23e:	1c43      	adds	r3, r0, #1
 800a240:	d102      	bne.n	800a248 <_fstat_r+0x1c>
 800a242:	682b      	ldr	r3, [r5, #0]
 800a244:	b103      	cbz	r3, 800a248 <_fstat_r+0x1c>
 800a246:	6023      	str	r3, [r4, #0]
 800a248:	bd38      	pop	{r3, r4, r5, pc}
 800a24a:	bf00      	nop
 800a24c:	20001d94 	.word	0x20001d94

0800a250 <_init>:
 800a250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a252:	bf00      	nop
 800a254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a256:	bc08      	pop	{r3}
 800a258:	469e      	mov	lr, r3
 800a25a:	4770      	bx	lr

0800a25c <_fini>:
 800a25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a25e:	bf00      	nop
 800a260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a262:	bc08      	pop	{r3}
 800a264:	469e      	mov	lr, r3
 800a266:	4770      	bx	lr
