
*** Running vivado
    with args -log hcode_shell_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hcode_shell_top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hcode_shell_top.tcl -notrace
Command: synth_design -top hcode_shell_top -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/fifo_128x512_1/fifo_128x512.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/fifo_128x512_1/fifo_128x512.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23893 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1132.895 ; gain = 217.184 ; free physical = 610 ; free virtual = 34789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hcode_shell_top' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'xillybus_interface' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus_interface.v:22]
INFO: [Synth 8-638] synthesizing module 'fifo_128x512' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/realtime/fifo_128x512_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_128x512' (2#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/realtime/fifo_128x512_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'xillybus' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:3]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14298]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (3#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'pcie_k7_8x' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_8x.v:4]
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'pcie_k7_vivado' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/realtime/pcie_k7_vivado_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pcie_k7_vivado' (4#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/realtime/pcie_k7_vivado_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pcie_k7_8x' (5#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_8x.v:4]
WARNING: [Synth 8-350] instance 'pcie' of module 'pcie_k7_8x' requires 167 connections, but only 94 given [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
INFO: [Synth 8-638] synthesizing module 'pcie_k7_8x_pipe_clock' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_8x_pipe_clock.v:3]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_k7_vivado_pipe_clock' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:67]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter PCIE_GEN1_MODE bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:143]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (6#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:661]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (7#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (8#1) [/opt/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'pcie_k7_vivado_pipe_clock' (9#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_vivado_pipe_clock.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_k7_8x_pipe_clock' (10#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_8x_pipe_clock.v:3]
WARNING: [Synth 8-350] instance 'pipe_clock' of module 'pcie_k7_8x_pipe_clock' requires 16 connections, but only 14 given [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
INFO: [Synth 8-638] synthesizing module 'xillybus_core' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus_core' (11#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus' (12#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:3]
INFO: [Synth 8-256] done synthesizing module 'xillybus_interface' (13#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus_interface.v:22]
WARNING: [Synth 8-689] width (256) of port connection 'memarray_out' does not match port width (1024) of module 'xillybus_interface' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:166]
INFO: [Synth 8-638] synthesizing module 'ip_loopback' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/ip-src/ip_loopback.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/ip-src/ip_loopback.v:41]
INFO: [Synth 8-256] done synthesizing module 'ip_loopback' (14#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/ip-src/ip_loopback.v:12]
WARNING: [Synth 8-3848] Net out_r_full_1 in module/entity hcode_shell_top does not have driver. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:19]
WARNING: [Synth 8-3848] Net out_r_full_2 in module/entity hcode_shell_top does not have driver. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:26]
WARNING: [Synth 8-3848] Net out_r_full_3 in module/entity hcode_shell_top does not have driver. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:33]
WARNING: [Synth 8-3848] Net out_r_full_4 in module/entity hcode_shell_top does not have driver. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:40]
INFO: [Synth 8-256] done synthesizing module 'hcode_shell_top' (15#1) [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:1]
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_CLK
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_RXOUTCLK_IN[7]
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_RXOUTCLK_IN[6]
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_RXOUTCLK_IN[5]
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_RXOUTCLK_IN[4]
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_RXOUTCLK_IN[3]
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_RXOUTCLK_IN[2]
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_RXOUTCLK_IN[1]
WARNING: [Synth 8-3331] design pcie_k7_vivado_pipe_clock has unconnected port CLK_RXOUTCLK_IN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.371 ; gain = 257.660 ; free physical = 540 ; free virtual = 34719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pcie:rx_np_req to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_pm_send_pme_to to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_bus_number[7] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_bus_number[6] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_bus_number[5] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_bus_number[4] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_bus_number[3] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_bus_number[2] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_bus_number[1] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_bus_number[0] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_device_number[4] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_device_number[3] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_device_number[2] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_device_number[1] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_device_number[0] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_function_number[2] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_function_number[1] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:cfg_ds_function_number[0] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:pl_transmit_hot_rst to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pcie:pl_downstream_deemph_source to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:140]
WARNING: [Synth 8-3295] tying undriven pin pipe_clock:CLK_PCLK_SEL_SLAVE[7] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
WARNING: [Synth 8-3295] tying undriven pin pipe_clock:CLK_PCLK_SEL_SLAVE[6] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
WARNING: [Synth 8-3295] tying undriven pin pipe_clock:CLK_PCLK_SEL_SLAVE[5] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
WARNING: [Synth 8-3295] tying undriven pin pipe_clock:CLK_PCLK_SEL_SLAVE[4] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
WARNING: [Synth 8-3295] tying undriven pin pipe_clock:CLK_PCLK_SEL_SLAVE[3] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
WARNING: [Synth 8-3295] tying undriven pin pipe_clock:CLK_PCLK_SEL_SLAVE[2] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
WARNING: [Synth 8-3295] tying undriven pin pipe_clock:CLK_PCLK_SEL_SLAVE[1] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
WARNING: [Synth 8-3295] tying undriven pin pipe_clock:CLK_PCLK_SEL_SLAVE[0] to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:266]
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0:out_r_full_1 to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:118]
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0:out_r_full_2 to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:118]
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0:out_r_full_3 to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:118]
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0:out_r_full_4 to constant 0 [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.371 ; gain = 257.660 ; free physical = 539 ; free virtual = 34719
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/fifo_128x512_1/fifo_128x512.dcp]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_wiz_1'. 4 instances of this cell are unresolved black boxes. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/hcode_shell_top.v:83]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'fifo_128x512' instantiated as 'xillybus_interface_0/fifo_to_function_1'. 8 instances of this cell are unresolved black boxes. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus_interface.v:212]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pcie_k7_vivado' instantiated as 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/pcie_k7_8x.v:205]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xillybus_core' instantiated as 'xillybus_interface_0/xillybus_ins/xillybus_core_ins' [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/shell-src/xillybus/xillybus.v:288]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_1'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_1'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_2'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_2'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_3'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_3'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_4'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_4'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_2/pcie_k7_vivado_in_context.xdc] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_2/pcie_k7_vivado_in_context.xdc] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_to_function_1'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_to_function_1'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_from_function_1'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_from_function_1'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_to_function_2'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_to_function_2'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_from_function_2'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_from_function_2'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_to_function_3'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_to_function_3'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_from_function_3'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_from_function_3'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_to_function_4'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_to_function_4'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_from_function_4'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/dcp_3/fifo_128x512_in_context.xdc] for cell 'xillybus_interface_0/fifo_from_function_4'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:4]
WARNING: [Vivado 12-627] No clocks matched 'clk_out4_clk_wiz_0'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:4]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:4]
WARNING: [Vivado 12-627] No clocks matched 'clk_out4_clk_wiz_0'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'clk_out4_clk_wiz_0_1'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:7]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:7]
WARNING: [Vivado 12-627] No clocks matched 'clk_out4_clk_wiz_0_1'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:8]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:8]
WARNING: [Vivado 12-627] No clocks matched 'clk_out4_clk_wiz_0_2'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:10]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:10]
WARNING: [Vivado 12-627] No clocks matched 'clk_out4_clk_wiz_0_2'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:11]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:11]
WARNING: [Vivado 12-627] No clocks matched 'clk_out4_clk_wiz_0_3'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:13]
WARNING: [Vivado 12-627] No clocks matched 'clk_out4_clk_wiz_0_3'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:14]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:14]
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/hcode_shell_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hcode_shell_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hcode_shell_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1637.836 ; gain = 0.004 ; free physical = 1174 ; free virtual = 34891
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xillybus_interface_0/fifo_from_function_1' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xillybus_interface_0/fifo_from_function_2' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xillybus_interface_0/fifo_from_function_3' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xillybus_interface_0/fifo_from_function_4' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xillybus_interface_0/fifo_to_function_1' at clock pin 'rd_clk' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xillybus_interface_0/fifo_to_function_2' at clock pin 'rd_clk' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xillybus_interface_0/fifo_to_function_3' at clock pin 'rd_clk' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'xillybus_interface_0/fifo_to_function_4' at clock pin 'rd_clk' is different from the actual clock period '4.167', this can lead to different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/.Xil/Vivado-23865-tea02/fifo_128x512_1/fifo_128x512.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 874 ; free virtual = 34595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 874 ; free virtual = 34595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/S00_i. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 21).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/\pclk_i1_bufgctrl.pclk_i1 . (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 21).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel1_i. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel1_i__0. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel2_i. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_i. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_i__0. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_i__1. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_i. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_i. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_i. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_i. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
Applied set_property DONT_TOUCH = true for xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg2_reg. (constraint file  /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc, line 22).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 862 ; free virtual = 34584
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memarray_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memarray_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 890 ; free virtual = 34614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 37    
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcie_k7_vivado_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xillybus_interface 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 33    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 36    
Module ip_loopback 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ip_loopback_4/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ip_loopback_3/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ip_loopback_1/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ip_loopback_0/ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ip_loopback_0/ap_CS_fsm_reg[0]) is unused and will be removed from module hcode_shell_top.
WARNING: [Synth 8-3332] Sequential element (ip_loopback_1/ap_CS_fsm_reg[0]) is unused and will be removed from module hcode_shell_top.
WARNING: [Synth 8-3332] Sequential element (ip_loopback_3/ap_CS_fsm_reg[0]) is unused and will be removed from module hcode_shell_top.
WARNING: [Synth 8-3332] Sequential element (ip_loopback_4/ap_CS_fsm_reg[0]) is unused and will be removed from module hcode_shell_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 774 ; free virtual = 34502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_1/clk_in1' to pin 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/bbstub_user_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_1/clk_out1' to pin 'clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_1/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_1/clk_out2' to pin 'clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_1/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_1/clk_out3' to pin 'clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_1/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_1/clk_out4' to pin 'clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_1/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_2/clk_in1' to pin 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/bbstub_user_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_2/clk_out1' to pin 'clk_wiz_2/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_2/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_2/clk_out2' to pin 'clk_wiz_2/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_2/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_2/clk_out3' to pin 'clk_wiz_2/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_2/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_2/clk_out4' to pin 'clk_wiz_2/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_2/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_3/clk_in1' to pin 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/bbstub_user_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_3/clk_out1' to pin 'clk_wiz_3/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_3/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_3/clk_out2' to pin 'clk_wiz_3/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_3/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_3/clk_out3' to pin 'clk_wiz_3/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_3/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_3/clk_out4' to pin 'clk_wiz_3/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_3/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_4/clk_in1' to pin 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/bbstub_user_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_4/clk_out1' to pin 'clk_wiz_4/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_4/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_4/clk_out2' to pin 'clk_wiz_4/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_4/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_4/clk_out3' to pin 'clk_wiz_4/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_4/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_4/clk_out4' to pin 'clk_wiz_4/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_4/clk_in1' to 'xillybus_interface_0/user_r_mem_8_data_reg[7]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/pipe_txoutclk_out' to pin 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/bbstub_pipe_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/user_clk_out' to pin 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/bbstub_user_clk_out/O'
INFO: [Synth 8-5819] Moved 22 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2179 ; free virtual = 35913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2171 ; free virtual = 35904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2148 ; free virtual = 35882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg[7]:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg[6]:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg[5]:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg[4]:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg[3]:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg[2]:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg[1]:D to constant 0
WARNING: [Synth 8-3295] tying undriven pin xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_sel_slave_reg1_reg[0]:D to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2152 ; free virtual = 35886
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2190 ; free virtual = 35924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2149 ; free virtual = 35883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2148 ; free virtual = 35883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2140 ; free virtual = 35875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2140 ; free virtual = 35874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         4|
|2     |fifo_128x512   |         8|
|3     |xillybus_core  |         1|
|4     |pcie_k7_vivado |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_wiz_0       |     1|
|2     |clk_wiz_0__1    |     1|
|3     |clk_wiz_0__2    |     1|
|4     |clk_wiz_0__3    |     1|
|5     |fifo_128x512    |     1|
|6     |fifo_128x512__1 |     1|
|7     |fifo_128x512__2 |     1|
|8     |fifo_128x512__3 |     1|
|9     |fifo_128x512__4 |     1|
|10    |fifo_128x512__5 |     1|
|11    |fifo_128x512__6 |     1|
|12    |fifo_128x512__7 |     1|
|13    |pcie_k7_vivado  |     1|
|14    |xillybus_core   |     1|
|15    |BUFG            |     3|
|16    |BUFGCTRL        |     1|
|17    |IBUFDS_GTE2     |     1|
|18    |LUT1            |     6|
|19    |LUT2            |     8|
|20    |LUT3            |     4|
|21    |LUT4            |     4|
|22    |LUT5            |     1|
|23    |LUT6            |   106|
|24    |MMCME2_ADV      |     1|
|25    |MUXF7           |    32|
|26    |FDRE            |   303|
|27    |IBUF            |    19|
|28    |OBUF            |    20|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------+--------------------------+------+
|      |Instance               |Module                    |Cells |
+------+-----------------------+--------------------------+------+
|1     |top                    |                          |  2660|
|2     |  xillybus_interface_0 |xillybus_interface        |  2605|
|3     |    xillybus_ins       |xillybus                  |  1289|
|4     |      pcie             |pcie_k7_8x                |   473|
|5     |      pipe_clock       |pcie_k7_8x_pipe_clock     |    44|
|6     |        pipe_clock     |pcie_k7_vivado_pipe_clock |    44|
+------+-----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2140 ; free virtual = 35874
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1637.836 ; gain = 108.469 ; free physical = 2137 ; free virtual = 35872
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1637.836 ; gain = 722.125 ; free physical = 2139 ; free virtual = 35873
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20160902 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20160902 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus packet_rx_axi_tlp_64_ins/header2[10 : 2]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus idt_ins/idt_data[62 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/dma_bufno_reg[31 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/buf_ctrl_reg[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus pcie_recv_dma_ins/Madd_n0391_cy[14 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus packet_rx_axi_tlp_64_ins/header0[30 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus packet_rx_axi_tlp_64_ins/header1[15 : 2]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus unitr_2_ins/Result[6 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wr_arbiter_ins/Mmux__n0536_rs_lut[8 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus wr_arbiter_ins/middle_start_DWoffset[5 :
   1] on block xillybus_core is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[9]_wide_mux_38_OUT_rs_
   lut[8 : 0] on block xillybus_core is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   rd_arbiter_ins/rd_arb_roundrobin[2]_recvbuf_channel[6]_wide_mux_34_OUT[6 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/GND_5_o_GND_5_o_mux_87_OUT[26 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_w0[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillybus_core.edif ...
ngc2edif: Total memory usage is 139008 kilobytes

Reading core file '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/xillybus_core.ngc' for (cell view 'xillybus_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_ae82726e.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_ae82726e.edif]
INFO: [Netlist 29-17] Analyzing 7034 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-43] Netlist 'hcode_shell_top' is not ideal for floorplanning, since the cellview 'xillybus_core' defined in file 'xillybus_core.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160902
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5895 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 226 instances
  FD => FDRE: 902 instances
  FDE => FDRE: 3171 instances
  FDR => FDRE: 465 instances
  FDS => FDSE: 29 instances
  INV => LUT1: 178 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 812 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 52 instances
  SRLC16E => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.832 ; gain = 643.398 ; free physical = 1623 ; free virtual = 35408
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/synth_1/hcode_shell_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1677.848 ; gain = 0.000 ; free physical = 1516 ; free virtual = 35303
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 15:38:14 2017...
