ARM GAS  /tmp/ccdLBtdD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"at32f4xx_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCC_Reset,"ax",%progbits
  18              		.align	1
  19              		.global	RCC_Reset
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	RCC_Reset:
  27              	.LFB123:
  28              		.file 1 "./lib/src/at32f4xx_rcc.c"
   1:./lib/src/at32f4xx_rcc.c **** /**
   2:./lib/src/at32f4xx_rcc.c ****   **************************************************************************
   3:./lib/src/at32f4xx_rcc.c ****   * File   : at32f4xx_rcc.c
   4:./lib/src/at32f4xx_rcc.c ****   * Version: V1.2.4
   5:./lib/src/at32f4xx_rcc.c ****   * Date   : 2020-08-26
   6:./lib/src/at32f4xx_rcc.c ****   * Brief  : at32f4xx RCC source file
   7:./lib/src/at32f4xx_rcc.c ****   **************************************************************************
   8:./lib/src/at32f4xx_rcc.c ****   */
   9:./lib/src/at32f4xx_rcc.c **** 
  10:./lib/src/at32f4xx_rcc.c **** 
  11:./lib/src/at32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  12:./lib/src/at32f4xx_rcc.c **** #include "at32f4xx_rcc.h"
  13:./lib/src/at32f4xx_rcc.c **** 
  14:./lib/src/at32f4xx_rcc.c **** /** @addtogroup at32f4xx_StdPeriph_Driver
  15:./lib/src/at32f4xx_rcc.c ****   * @{
  16:./lib/src/at32f4xx_rcc.c ****   */
  17:./lib/src/at32f4xx_rcc.c **** 
  18:./lib/src/at32f4xx_rcc.c **** /** @defgroup RCC
  19:./lib/src/at32f4xx_rcc.c ****   * @brief RCC driver modules
  20:./lib/src/at32f4xx_rcc.c ****   * @{
  21:./lib/src/at32f4xx_rcc.c ****   */
  22:./lib/src/at32f4xx_rcc.c **** 
  23:./lib/src/at32f4xx_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  24:./lib/src/at32f4xx_rcc.c ****   * @{
  25:./lib/src/at32f4xx_rcc.c ****   */
  26:./lib/src/at32f4xx_rcc.c **** 
  27:./lib/src/at32f4xx_rcc.c **** /**
  28:./lib/src/at32f4xx_rcc.c ****   * @}
  29:./lib/src/at32f4xx_rcc.c ****   */
  30:./lib/src/at32f4xx_rcc.c **** 
ARM GAS  /tmp/ccdLBtdD.s 			page 2


  31:./lib/src/at32f4xx_rcc.c **** /** @defgroup RCC_Private_Defines
  32:./lib/src/at32f4xx_rcc.c ****   * @{
  33:./lib/src/at32f4xx_rcc.c ****   */
  34:./lib/src/at32f4xx_rcc.c **** 
  35:./lib/src/at32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  36:./lib/src/at32f4xx_rcc.c **** #define RCC_OFFSET                  (RCC_BASE - PERIPH_BASE)
  37:./lib/src/at32f4xx_rcc.c **** 
  38:./lib/src/at32f4xx_rcc.c **** /* --- CTRL Register ---*/
  39:./lib/src/at32f4xx_rcc.c **** 
  40:./lib/src/at32f4xx_rcc.c **** /* Alias word address of HSIEN bit */
  41:./lib/src/at32f4xx_rcc.c **** #define CTRL_OFFSET                 (RCC_OFFSET + 0x00)
  42:./lib/src/at32f4xx_rcc.c **** #define HSIEN_BitPos                0x00
  43:./lib/src/at32f4xx_rcc.c **** #define CTRL_HSIEN_BB               (PERIPH_BB_BASE + (CTRL_OFFSET * 32) + (HSIEN_BitPos * 4))
  44:./lib/src/at32f4xx_rcc.c **** 
  45:./lib/src/at32f4xx_rcc.c **** /* Alias word address of PLLEN bit */
  46:./lib/src/at32f4xx_rcc.c **** #define PLLEN_BitPos                0x18
  47:./lib/src/at32f4xx_rcc.c **** #define CTRL_PLLEN_BB               (PERIPH_BB_BASE + (CTRL_OFFSET * 32) + (PLLEN_BitPos * 4))
  48:./lib/src/at32f4xx_rcc.c **** 
  49:./lib/src/at32f4xx_rcc.c **** /* Alias word address of HSECFDEN bit */
  50:./lib/src/at32f4xx_rcc.c **** #define HSECFDEN_BitPos             0x13
  51:./lib/src/at32f4xx_rcc.c **** #define CTRL_HSECFDEN_BB            (PERIPH_BB_BASE + (CTRL_OFFSET * 32) + (HSECFDEN_BitPos * 4))
  52:./lib/src/at32f4xx_rcc.c **** 
  53:./lib/src/at32f4xx_rcc.c **** #define HSICAL_BitPos               (8)
  54:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F403xx)
  55:./lib/src/at32f4xx_rcc.c **** #define HSITWK_BitPos               (3)
  56:./lib/src/at32f4xx_rcc.c **** #else
  57:./lib/src/at32f4xx_rcc.c **** #define HSITWK_BitPos               (2)
  58:./lib/src/at32f4xx_rcc.c **** #endif
  59:./lib/src/at32f4xx_rcc.c **** 
  60:./lib/src/at32f4xx_rcc.c **** /* --- CFG Register ---*/
  61:./lib/src/at32f4xx_rcc.c **** 
  62:./lib/src/at32f4xx_rcc.c **** /* Alias word address of USBPSC bit */
  63:./lib/src/at32f4xx_rcc.c **** #define CFG_OFFSET                  (RCC_OFFSET + 0x04)
  64:./lib/src/at32f4xx_rcc.c **** 
  65:./lib/src/at32f4xx_rcc.c **** /* --- BDC Register ---*/
  66:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F415xx) || defined(AT32F421xx)
  67:./lib/src/at32f4xx_rcc.c **** /* Alias word address of ERTCEN bit */
  68:./lib/src/at32f4xx_rcc.c **** #define BDC_OFFSET                  (RCC_OFFSET + 0x20)
  69:./lib/src/at32f4xx_rcc.c **** #define ERTCEN_BitPos                0x0F
  70:./lib/src/at32f4xx_rcc.c **** #define BDC_ERTCEN_BB                (PERIPH_BB_BASE + (BDC_OFFSET * 32) + (ERTCEN_BitPos * 4))
  71:./lib/src/at32f4xx_rcc.c **** #else
  72:./lib/src/at32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
  73:./lib/src/at32f4xx_rcc.c **** #define BDC_OFFSET                  (RCC_OFFSET + 0x20)
  74:./lib/src/at32f4xx_rcc.c **** #define RTCEN_BitPos                0x0F
  75:./lib/src/at32f4xx_rcc.c **** #define BDC_RTCEN_BB                (PERIPH_BB_BASE + (BDC_OFFSET * 32) + (RTCEN_BitPos * 4))
  76:./lib/src/at32f4xx_rcc.c **** #endif
  77:./lib/src/at32f4xx_rcc.c **** 
  78:./lib/src/at32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  79:./lib/src/at32f4xx_rcc.c **** #define BDRST_BitPos                0x10
  80:./lib/src/at32f4xx_rcc.c **** #define BDC_BDRST_BB                (PERIPH_BB_BASE + (BDC_OFFSET * 32) + (BDRST_BitPos * 4))
  81:./lib/src/at32f4xx_rcc.c **** 
  82:./lib/src/at32f4xx_rcc.c **** /* --- CTRLSTS Register ---*/
  83:./lib/src/at32f4xx_rcc.c **** 
  84:./lib/src/at32f4xx_rcc.c **** /* Alias word address of LSIEN bit */
  85:./lib/src/at32f4xx_rcc.c **** #define CTRLSTS_OFFSET              (RCC_OFFSET + 0x24)
  86:./lib/src/at32f4xx_rcc.c **** #define LSIEN_BitPos                0x00
  87:./lib/src/at32f4xx_rcc.c **** #define CTRLSTS_LSIEN_BB            (PERIPH_BB_BASE + (CTRLSTS_OFFSET * 32) + (LSIEN_BitPos * 4))
ARM GAS  /tmp/ccdLBtdD.s 			page 3


  88:./lib/src/at32f4xx_rcc.c **** 
  89:./lib/src/at32f4xx_rcc.c **** #define MISC_OFFSET                (RCC_OFFSET + 0x30)
  90:./lib/src/at32f4xx_rcc.c **** 
  91:./lib/src/at32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
  92:./lib/src/at32f4xx_rcc.c **** 
  93:./lib/src/at32f4xx_rcc.c **** /* CFG register bit mask */
  94:./lib/src/at32f4xx_rcc.c **** #define CFG_PLL_Mask                RCC_CFG_PLLCFG_MASK
  95:./lib/src/at32f4xx_rcc.c **** 
  96:./lib/src/at32f4xx_rcc.c **** #define CFG_ADCPSC_Pos              ((uint32_t)14)
  97:./lib/src/at32f4xx_rcc.c **** #define CFG_ADCPSCBit2_IdxMask      ((uint32_t)4)
  98:./lib/src/at32f4xx_rcc.c **** 
  99:./lib/src/at32f4xx_rcc.c **** #define CFG_ADCPSC_Rst_Mask         ((uint32_t)~RCC_CFG_ADCPSC)
 100:./lib/src/at32f4xx_rcc.c **** #define CFG_ADCPSC_Set_Mask         ((uint32_t)0x0000C000)
 101:./lib/src/at32f4xx_rcc.c **** #define CFG_ADCPSCBit2_Set_Mask     ((uint32_t)0x10000000)
 102:./lib/src/at32f4xx_rcc.c **** 
 103:./lib/src/at32f4xx_rcc.c **** /* RCC Flag Mask */
 104:./lib/src/at32f4xx_rcc.c **** #define FLAG_Mask                   ((uint8_t)0x1F)
 105:./lib/src/at32f4xx_rcc.c **** 
 106:./lib/src/at32f4xx_rcc.c **** /* CLKINT register byte 2 (Bits[15:8]) base address */
 107:./lib/src/at32f4xx_rcc.c **** #define CLKINT_BYTE2_EN_ADDR        ((uint32_t)0x40021009)
 108:./lib/src/at32f4xx_rcc.c **** 
 109:./lib/src/at32f4xx_rcc.c **** /* CLKINT register byte 3 (Bits[23:16]) base address */
 110:./lib/src/at32f4xx_rcc.c **** #define CLKINT_BYTE3_CLR_ADDR       ((uint32_t)0x4002100A)
 111:./lib/src/at32f4xx_rcc.c **** 
 112:./lib/src/at32f4xx_rcc.c **** /* BDC register base address */
 113:./lib/src/at32f4xx_rcc.c **** #define BDC_BYTE0_LSE_ADDR          (PERIPH_BASE + BDC_OFFSET)
 114:./lib/src/at32f4xx_rcc.c **** 
 115:./lib/src/at32f4xx_rcc.c **** /* MISC register base address */
 116:./lib/src/at32f4xx_rcc.c **** #define MISC_BYTE0_HSICALKEY_ADDR   (PERIPH_BASE + MISC_OFFSET)
 117:./lib/src/at32f4xx_rcc.c **** #define MISC_HSICAL_ENABLE_KEY      ((uint8_t)0x5A)
 118:./lib/src/at32f4xx_rcc.c **** #define MISC_HSICAL_DISABLE_KEY     ((uint8_t)0x0)
 119:./lib/src/at32f4xx_rcc.c **** 
 120:./lib/src/at32f4xx_rcc.c **** /**
 121:./lib/src/at32f4xx_rcc.c ****   * @}
 122:./lib/src/at32f4xx_rcc.c ****   */
 123:./lib/src/at32f4xx_rcc.c **** 
 124:./lib/src/at32f4xx_rcc.c **** /** @defgroup RCC_Private_Macros
 125:./lib/src/at32f4xx_rcc.c ****   * @{
 126:./lib/src/at32f4xx_rcc.c ****   */
 127:./lib/src/at32f4xx_rcc.c **** 
 128:./lib/src/at32f4xx_rcc.c **** /**
 129:./lib/src/at32f4xx_rcc.c ****   * @}
 130:./lib/src/at32f4xx_rcc.c ****   */
 131:./lib/src/at32f4xx_rcc.c **** 
 132:./lib/src/at32f4xx_rcc.c **** /** @defgroup RCC_Private_Variables
 133:./lib/src/at32f4xx_rcc.c ****   * @{
 134:./lib/src/at32f4xx_rcc.c ****   */
 135:./lib/src/at32f4xx_rcc.c **** static const uint8_t APBAHBPscTable[8] = {1, 2, 3, 4, 6, 7, 8, 9};
 136:./lib/src/at32f4xx_rcc.c **** static const uint8_t ADCPscTable[8] = {2, 4, 6, 8, 2, 12, 8, 16};
 137:./lib/src/at32f4xx_rcc.c **** 
 138:./lib/src/at32f4xx_rcc.c **** /**
 139:./lib/src/at32f4xx_rcc.c ****   * @}
 140:./lib/src/at32f4xx_rcc.c ****   */
 141:./lib/src/at32f4xx_rcc.c **** 
 142:./lib/src/at32f4xx_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 143:./lib/src/at32f4xx_rcc.c ****   * @{
 144:./lib/src/at32f4xx_rcc.c ****   */
ARM GAS  /tmp/ccdLBtdD.s 			page 4


 145:./lib/src/at32f4xx_rcc.c **** static void RCC_HSEENDelay(uint32_t);
 146:./lib/src/at32f4xx_rcc.c **** 
 147:./lib/src/at32f4xx_rcc.c **** /**
 148:./lib/src/at32f4xx_rcc.c ****   * @}
 149:./lib/src/at32f4xx_rcc.c ****   */
 150:./lib/src/at32f4xx_rcc.c **** 
 151:./lib/src/at32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 152:./lib/src/at32f4xx_rcc.c ****   * @{
 153:./lib/src/at32f4xx_rcc.c ****   */
 154:./lib/src/at32f4xx_rcc.c **** 
 155:./lib/src/at32f4xx_rcc.c **** /**
 156:./lib/src/at32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 157:./lib/src/at32f4xx_rcc.c ****   * @param  None
 158:./lib/src/at32f4xx_rcc.c ****   * @retval None
 159:./lib/src/at32f4xx_rcc.c ****   */
 160:./lib/src/at32f4xx_rcc.c **** void RCC_Reset(void)
 161:./lib/src/at32f4xx_rcc.c **** {
  29              		.loc 1 161 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 162:./lib/src/at32f4xx_rcc.c ****   /* Set HSIEN bit */
 163:./lib/src/at32f4xx_rcc.c ****   RCC->CTRL |= (uint32_t)0x00000001;
  34              		.loc 1 163 3 view .LVU1
  35              		.loc 1 163 13 is_stmt 0 view .LVU2
  36 0000 114B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38 0004 42F00102 		orr	r2, r2, #1
  39 0008 1A60     		str	r2, [r3]
 164:./lib/src/at32f4xx_rcc.c **** 
 165:./lib/src/at32f4xx_rcc.c ****   /* Reset SYSCLKSEL, AHBPSC, APB1PSC, APB2PSC, ADCPSC and CLKOUT bits */
 166:./lib/src/at32f4xx_rcc.c ****   RCC->CFG &= (uint32_t)0xE8FF0000;
  40              		.loc 1 166 3 is_stmt 1 view .LVU3
  41              		.loc 1 166 12 is_stmt 0 view .LVU4
  42 000a 5968     		ldr	r1, [r3, #4]
  43 000c 0F4A     		ldr	r2, .L2+4
  44 000e 0A40     		ands	r2, r2, r1
  45 0010 5A60     		str	r2, [r3, #4]
 167:./lib/src/at32f4xx_rcc.c **** 
 168:./lib/src/at32f4xx_rcc.c ****   /* Reset HSEEN, HSECFDEN and PLLEN bits */
 169:./lib/src/at32f4xx_rcc.c ****   RCC->CTRL &= (uint32_t)0xFEF6FFFF;
  46              		.loc 1 169 3 is_stmt 1 view .LVU5
  47              		.loc 1 169 13 is_stmt 0 view .LVU6
  48 0012 1A68     		ldr	r2, [r3]
  49 0014 22F08472 		bic	r2, r2, #17301504
  50 0018 22F48032 		bic	r2, r2, #65536
  51 001c 1A60     		str	r2, [r3]
 170:./lib/src/at32f4xx_rcc.c **** 
 171:./lib/src/at32f4xx_rcc.c ****   /* Reset HSEBYPS bit */
 172:./lib/src/at32f4xx_rcc.c ****   RCC->CTRL &= (uint32_t)0xFFFBFFFF;
  52              		.loc 1 172 3 is_stmt 1 view .LVU7
  53              		.loc 1 172 13 is_stmt 0 view .LVU8
  54 001e 1A68     		ldr	r2, [r3]
  55 0020 22F48022 		bic	r2, r2, #262144
  56 0024 1A60     		str	r2, [r3]
 173:./lib/src/at32f4xx_rcc.c **** 
ARM GAS  /tmp/ccdLBtdD.s 			page 5


 174:./lib/src/at32f4xx_rcc.c ****   /* Reset PLLRC, PLLHSEPSC, PLLMUL, PLLFREQRANGE, and USBPSC bits */
 175:./lib/src/at32f4xx_rcc.c ****   RCC->CFG &= (uint32_t)0x1700FFFF;
  57              		.loc 1 175 3 is_stmt 1 view .LVU9
  58              		.loc 1 175 12 is_stmt 0 view .LVU10
  59 0026 5A68     		ldr	r2, [r3, #4]
  60 0028 22F06842 		bic	r2, r2, #-402653184
  61 002c 22F47F02 		bic	r2, r2, #16711680
  62 0030 5A60     		str	r2, [r3, #4]
 176:./lib/src/at32f4xx_rcc.c **** 
 177:./lib/src/at32f4xx_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 178:./lib/src/at32f4xx_rcc.c ****   RCC->CLKINT = 0x009F0000;
  63              		.loc 1 178 3 is_stmt 1 view .LVU11
  64              		.loc 1 178 15 is_stmt 0 view .LVU12
  65 0032 4FF41F02 		mov	r2, #10420224
  66 0036 9A60     		str	r2, [r3, #8]
 179:./lib/src/at32f4xx_rcc.c **** 
 180:./lib/src/at32f4xx_rcc.c ****   /* Reset USB768B, CLKOUT[3], HSICAL_KEY[7:0] */
 181:./lib/src/at32f4xx_rcc.c ****   RCC->MISC &= 0xFEFEFF00;
  67              		.loc 1 181 3 is_stmt 1 view .LVU13
  68              		.loc 1 181 13 is_stmt 0 view .LVU14
  69 0038 196B     		ldr	r1, [r3, #48]
  70 003a A2F10122 		sub	r2, r2, #16777472
  71 003e A2F52002 		sub	r2, r2, #10485760
  72 0042 0A40     		ands	r2, r2, r1
  73 0044 1A63     		str	r2, [r3, #48]
 182:./lib/src/at32f4xx_rcc.c **** }
  74              		.loc 1 182 1 view .LVU15
  75 0046 7047     		bx	lr
  76              	.L3:
  77              		.align	2
  78              	.L2:
  79 0048 00100240 		.word	1073876992
  80 004c 0000FFE8 		.word	-385941504
  81              		.cfi_endproc
  82              	.LFE123:
  84              		.section	.text.RCC_HSEConfig,"ax",%progbits
  85              		.align	1
  86              		.global	RCC_HSEConfig
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	RCC_HSEConfig:
  93              	.LVL0:
  94              	.LFB124:
 183:./lib/src/at32f4xx_rcc.c **** 
 184:./lib/src/at32f4xx_rcc.c **** /**
 185:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 186:./lib/src/at32f4xx_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 187:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 188:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 189:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_HSE_DISABLE: HSE oscillator OFF
 190:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_HSE_ENABLE: HSE oscillator ON
 191:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_HSE_BYPASS: HSE oscillator bypassed with external clock
 192:./lib/src/at32f4xx_rcc.c ****   * @retval None
 193:./lib/src/at32f4xx_rcc.c ****   */
 194:./lib/src/at32f4xx_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
ARM GAS  /tmp/ccdLBtdD.s 			page 6


 195:./lib/src/at32f4xx_rcc.c **** {
  95              		.loc 1 195 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 196:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 197:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 100              		.loc 1 197 3 view .LVU17
 198:./lib/src/at32f4xx_rcc.c ****   /* Reset HSEEN and HSEBYPS bits before configuring the HSE ------------------*/
 199:./lib/src/at32f4xx_rcc.c ****   /* Reset HSEEN bit */
 200:./lib/src/at32f4xx_rcc.c ****   RCC->CTRL &= ~RCC_CTRL_HSEEN;
 101              		.loc 1 200 3 view .LVU18
 102              		.loc 1 200 13 is_stmt 0 view .LVU19
 103 0000 0D4B     		ldr	r3, .L8
 104 0002 1A68     		ldr	r2, [r3]
 105 0004 22F48032 		bic	r2, r2, #65536
 106 0008 1A60     		str	r2, [r3]
 201:./lib/src/at32f4xx_rcc.c ****   /* Reset HSEBYPS bit */
 202:./lib/src/at32f4xx_rcc.c ****   RCC->CTRL &= ~RCC_CTRL_HSEBYPS;
 107              		.loc 1 202 3 is_stmt 1 view .LVU20
 108              		.loc 1 202 13 is_stmt 0 view .LVU21
 109 000a 1A68     		ldr	r2, [r3]
 110 000c 22F48022 		bic	r2, r2, #262144
 111 0010 1A60     		str	r2, [r3]
 203:./lib/src/at32f4xx_rcc.c **** 
 204:./lib/src/at32f4xx_rcc.c ****   /* Configure HSE (RCC_HSE_DISABLE is already covered by the code section above) */
 205:./lib/src/at32f4xx_rcc.c ****   switch(RCC_HSE)
 112              		.loc 1 205 3 is_stmt 1 view .LVU22
 113 0012 B0F5803F 		cmp	r0, #65536
 114 0016 03D0     		beq	.L5
 115 0018 B0F5802F 		cmp	r0, #262144
 116 001c 06D0     		beq	.L6
 117 001e 7047     		bx	lr
 118              	.L5:
 206:./lib/src/at32f4xx_rcc.c ****   {
 207:./lib/src/at32f4xx_rcc.c ****   case RCC_HSE_ENABLE:
 208:./lib/src/at32f4xx_rcc.c ****     /* Set HSEEN bit */
 209:./lib/src/at32f4xx_rcc.c ****     RCC->CTRL |= RCC_CTRL_HSEEN;
 119              		.loc 1 209 5 view .LVU23
 120              		.loc 1 209 15 is_stmt 0 view .LVU24
 121 0020 054A     		ldr	r2, .L8
 122 0022 1368     		ldr	r3, [r2]
 123 0024 43F48033 		orr	r3, r3, #65536
 124 0028 1360     		str	r3, [r2]
 210:./lib/src/at32f4xx_rcc.c ****     break;
 125              		.loc 1 210 5 is_stmt 1 view .LVU25
 126 002a 7047     		bx	lr
 127              	.L6:
 211:./lib/src/at32f4xx_rcc.c **** 
 212:./lib/src/at32f4xx_rcc.c ****   case RCC_HSE_BYPASS:
 213:./lib/src/at32f4xx_rcc.c ****     /* Set HSEBYPS and HSEEN bits */
 214:./lib/src/at32f4xx_rcc.c ****     RCC->CTRL |= RCC_CTRL_HSEBYPS | RCC_CTRL_HSEEN;
 128              		.loc 1 214 5 view .LVU26
 129              		.loc 1 214 15 is_stmt 0 view .LVU27
 130 002c 024A     		ldr	r2, .L8
 131 002e 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccdLBtdD.s 			page 7


 132 0030 43F4A023 		orr	r3, r3, #327680
 133 0034 1360     		str	r3, [r2]
 215:./lib/src/at32f4xx_rcc.c ****     break;
 134              		.loc 1 215 5 is_stmt 1 view .LVU28
 216:./lib/src/at32f4xx_rcc.c **** 
 217:./lib/src/at32f4xx_rcc.c ****   default:
 218:./lib/src/at32f4xx_rcc.c ****     break;
 219:./lib/src/at32f4xx_rcc.c ****   }
 220:./lib/src/at32f4xx_rcc.c **** }
 135              		.loc 1 220 1 is_stmt 0 view .LVU29
 136 0036 7047     		bx	lr
 137              	.L9:
 138              		.align	2
 139              	.L8:
 140 0038 00100240 		.word	1073876992
 141              		.cfi_endproc
 142              	.LFE124:
 144              		.section	.text.RCC_SetHSITweakValue,"ax",%progbits
 145              		.align	1
 146              		.global	RCC_SetHSITweakValue
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 150              		.fpu fpv4-sp-d16
 152              	RCC_SetHSITweakValue:
 153              	.LVL1:
 154              	.LFB126:
 221:./lib/src/at32f4xx_rcc.c **** 
 222:./lib/src/at32f4xx_rcc.c **** /**
 223:./lib/src/at32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 224:./lib/src/at32f4xx_rcc.c ****   * @param  None
 225:./lib/src/at32f4xx_rcc.c ****   * @retval An ErrorStatus enumuration value:
 226:./lib/src/at32f4xx_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 227:./lib/src/at32f4xx_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 228:./lib/src/at32f4xx_rcc.c ****   */
 229:./lib/src/at32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStable(void)
 230:./lib/src/at32f4xx_rcc.c **** {
 231:./lib/src/at32f4xx_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 232:./lib/src/at32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 233:./lib/src/at32f4xx_rcc.c ****   FlagStatus HSEStatus = RESET;
 234:./lib/src/at32f4xx_rcc.c **** 
 235:./lib/src/at32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 236:./lib/src/at32f4xx_rcc.c ****   do
 237:./lib/src/at32f4xx_rcc.c ****   {
 238:./lib/src/at32f4xx_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSESTBL);
 239:./lib/src/at32f4xx_rcc.c ****     StartUpCounter++;
 240:./lib/src/at32f4xx_rcc.c ****   }
 241:./lib/src/at32f4xx_rcc.c ****   while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 242:./lib/src/at32f4xx_rcc.c ****   
 243:./lib/src/at32f4xx_rcc.c ****   /* Delay for HSE Stable */
 244:./lib/src/at32f4xx_rcc.c ****   RCC_HSEENDelay(HSE_STABLE_DELAY);
 245:./lib/src/at32f4xx_rcc.c **** 
 246:./lib/src/at32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSESTBL) != RESET)
 247:./lib/src/at32f4xx_rcc.c ****   {
 248:./lib/src/at32f4xx_rcc.c ****     status = SUCCESS;
 249:./lib/src/at32f4xx_rcc.c ****   }
 250:./lib/src/at32f4xx_rcc.c ****   else
ARM GAS  /tmp/ccdLBtdD.s 			page 8


 251:./lib/src/at32f4xx_rcc.c ****   {
 252:./lib/src/at32f4xx_rcc.c ****     status = ERROR;
 253:./lib/src/at32f4xx_rcc.c ****   }
 254:./lib/src/at32f4xx_rcc.c **** 
 255:./lib/src/at32f4xx_rcc.c ****   return (status);
 256:./lib/src/at32f4xx_rcc.c **** }
 257:./lib/src/at32f4xx_rcc.c **** 
 258:./lib/src/at32f4xx_rcc.c **** /**
 259:./lib/src/at32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 260:./lib/src/at32f4xx_rcc.c ****   * @param  HSITweakValue: specifies the calibration trimming value.
 261:./lib/src/at32f4xx_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 262:./lib/src/at32f4xx_rcc.c ****   * @retval None
 263:./lib/src/at32f4xx_rcc.c ****   */
 264:./lib/src/at32f4xx_rcc.c **** void RCC_SetHSITweakValue(uint8_t HSITweakValue)
 265:./lib/src/at32f4xx_rcc.c **** {
 155              		.loc 1 265 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159              		@ link register save eliminated.
 266:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 160              		.loc 1 266 3 view .LVU31
 267:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 268:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_TWEAK_VALUE(HSITweakValue));
 161              		.loc 1 268 3 view .LVU32
 269:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CTRL;
 162              		.loc 1 269 3 view .LVU33
 163              		.loc 1 269 10 is_stmt 0 view .LVU34
 164 0000 034A     		ldr	r2, .L11
 165 0002 1368     		ldr	r3, [r2]
 166              	.LVL2:
 270:./lib/src/at32f4xx_rcc.c ****   /* Clear HSITWK[4:0] bits */
 271:./lib/src/at32f4xx_rcc.c ****   tmpreg &= ~RCC_CTRL_HSITWK;
 167              		.loc 1 271 3 is_stmt 1 view .LVU35
 168              		.loc 1 271 10 is_stmt 0 view .LVU36
 169 0004 23F0FE03 		bic	r3, r3, #254
 170              	.LVL3:
 272:./lib/src/at32f4xx_rcc.c ****   /* Set the HSITWK[4:0] bits according to HSITweakValue value */
 273:./lib/src/at32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSITweakValue << HSITWK_BitPos;
 171              		.loc 1 273 3 is_stmt 1 view .LVU37
 172              		.loc 1 273 10 is_stmt 0 view .LVU38
 173 0008 43EA8003 		orr	r3, r3, r0, lsl #2
 174              	.LVL4:
 274:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 275:./lib/src/at32f4xx_rcc.c ****   RCC->CTRL = tmpreg;
 175              		.loc 1 275 3 is_stmt 1 view .LVU39
 176              		.loc 1 275 13 is_stmt 0 view .LVU40
 177 000c 1360     		str	r3, [r2]
 276:./lib/src/at32f4xx_rcc.c **** }
 178              		.loc 1 276 1 view .LVU41
 179 000e 7047     		bx	lr
 180              	.L12:
 181              		.align	2
 182              	.L11:
 183 0010 00100240 		.word	1073876992
 184              		.cfi_endproc
 185              	.LFE126:
ARM GAS  /tmp/ccdLBtdD.s 			page 9


 187              		.section	.text.RCC_SetHSICalibValue,"ax",%progbits
 188              		.align	1
 189              		.global	RCC_SetHSICalibValue
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu fpv4-sp-d16
 195              	RCC_SetHSICalibValue:
 196              	.LVL5:
 197              	.LFB127:
 277:./lib/src/at32f4xx_rcc.c **** 
 278:./lib/src/at32f4xx_rcc.c **** 
 279:./lib/src/at32f4xx_rcc.c **** /**
 280:./lib/src/at32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 281:./lib/src/at32f4xx_rcc.c ****   * @param  HSICalibValue: specifies the calibration value.
 282:./lib/src/at32f4xx_rcc.c ****   *   This parameter must be a number between 0 and 0xFF.
 283:./lib/src/at32f4xx_rcc.c ****   * @retval None
 284:./lib/src/at32f4xx_rcc.c ****   */
 285:./lib/src/at32f4xx_rcc.c **** void RCC_SetHSICalibValue(uint8_t HSICalibValue)
 286:./lib/src/at32f4xx_rcc.c **** {
 198              		.loc 1 286 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 287:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 203              		.loc 1 287 3 view .LVU43
 288:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 289:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_CALIB_VALUE(HSICalibValue));
 204              		.loc 1 289 3 view .LVU44
 290:./lib/src/at32f4xx_rcc.c **** 
 291:./lib/src/at32f4xx_rcc.c ****   /* Enable write HSICAL */
 292:./lib/src/at32f4xx_rcc.c ****   *(__IO uint8_t *) MISC_BYTE0_HSICALKEY_ADDR = MISC_HSICAL_ENABLE_KEY;
 205              		.loc 1 292 3 view .LVU45
 206              		.loc 1 292 47 is_stmt 0 view .LVU46
 207 0000 064A     		ldr	r2, .L14
 208 0002 5A23     		movs	r3, #90
 209 0004 82F83030 		strb	r3, [r2, #48]
 293:./lib/src/at32f4xx_rcc.c **** 
 294:./lib/src/at32f4xx_rcc.c ****   /* Get RCC_CTRL and clear HSICAL bits */
 295:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CTRL & (~RCC_CTRL_HSICAL);
 210              		.loc 1 295 3 is_stmt 1 view .LVU47
 211              		.loc 1 295 15 is_stmt 0 view .LVU48
 212 0008 1368     		ldr	r3, [r2]
 213              		.loc 1 295 10 view .LVU49
 214 000a 23F47F43 		bic	r3, r3, #65280
 215              	.LVL6:
 296:./lib/src/at32f4xx_rcc.c ****   /* Set the HSICAL[7:0] bits according to HSICalibValue value */
 297:./lib/src/at32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibValue << HSICAL_BitPos;
 216              		.loc 1 297 3 is_stmt 1 view .LVU50
 217              		.loc 1 297 10 is_stmt 0 view .LVU51
 218 000e 43EA0023 		orr	r3, r3, r0, lsl #8
 219              	.LVL7:
 298:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 299:./lib/src/at32f4xx_rcc.c ****   RCC->CTRL = tmpreg;
 220              		.loc 1 299 3 is_stmt 1 view .LVU52
 221              		.loc 1 299 13 is_stmt 0 view .LVU53
ARM GAS  /tmp/ccdLBtdD.s 			page 10


 222 0012 1360     		str	r3, [r2]
 300:./lib/src/at32f4xx_rcc.c **** 
 301:./lib/src/at32f4xx_rcc.c ****   /* Disable write HSICAL */
 302:./lib/src/at32f4xx_rcc.c ****   *(__IO uint8_t *) MISC_BYTE0_HSICALKEY_ADDR = MISC_HSICAL_DISABLE_KEY;
 223              		.loc 1 302 3 is_stmt 1 view .LVU54
 224              		.loc 1 302 47 is_stmt 0 view .LVU55
 225 0014 0023     		movs	r3, #0
 226              	.LVL8:
 227              		.loc 1 302 47 view .LVU56
 228 0016 82F83030 		strb	r3, [r2, #48]
 229              	.LVL9:
 303:./lib/src/at32f4xx_rcc.c **** }
 230              		.loc 1 303 1 view .LVU57
 231 001a 7047     		bx	lr
 232              	.L15:
 233              		.align	2
 234              	.L14:
 235 001c 00100240 		.word	1073876992
 236              		.cfi_endproc
 237              	.LFE127:
 239              		.section	.text.RCC_HSICmd,"ax",%progbits
 240              		.align	1
 241              		.global	RCC_HSICmd
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu fpv4-sp-d16
 247              	RCC_HSICmd:
 248              	.LVL10:
 249              	.LFB128:
 304:./lib/src/at32f4xx_rcc.c **** 
 305:./lib/src/at32f4xx_rcc.c **** 
 306:./lib/src/at32f4xx_rcc.c **** /**
 307:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 308:./lib/src/at32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 309:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 310:./lib/src/at32f4xx_rcc.c ****   * @retval None
 311:./lib/src/at32f4xx_rcc.c ****   */
 312:./lib/src/at32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 313:./lib/src/at32f4xx_rcc.c **** {
 250              		.loc 1 313 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 314:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 315:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 255              		.loc 1 315 3 view .LVU59
 316:./lib/src/at32f4xx_rcc.c ****   *(__IO uint32_t *) CTRL_HSIEN_BB = (uint32_t)NewState;
 256              		.loc 1 316 3 view .LVU60
 257              		.loc 1 316 36 is_stmt 0 view .LVU61
 258 0000 014B     		ldr	r3, .L17
 259 0002 1860     		str	r0, [r3]
 317:./lib/src/at32f4xx_rcc.c **** }
 260              		.loc 1 317 1 view .LVU62
 261 0004 7047     		bx	lr
 262              	.L18:
ARM GAS  /tmp/ccdLBtdD.s 			page 11


 263 0006 00BF     		.align	2
 264              	.L17:
 265 0008 00004242 		.word	1111621632
 266              		.cfi_endproc
 267              	.LFE128:
 269              		.section	.text.RCC_PLLConfig,"ax",%progbits
 270              		.align	1
 271              		.global	RCC_PLLConfig
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv4-sp-d16
 277              	RCC_PLLConfig:
 278              	.LVL11:
 279              	.LFB129:
 318:./lib/src/at32f4xx_rcc.c **** 
 319:./lib/src/at32f4xx_rcc.c **** /**
 320:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 321:./lib/src/at32f4xx_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 322:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_PLLRefClk: specifies the PLL entry clock source.
 323:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 324:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_PLLRefClk_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 325:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_PLLRefClk_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 326:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_PLLRefClk_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry
 327:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_PLLMult: specifies the PLL multiplication factor.
 328:./lib/src/at32f4xx_rcc.c ****   *   			This parameter can be RCC_PLLMult_x where x:[2,64]
 329:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_PLLRange: specifies the PLL frequency range
 330:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_Range_LessEqual_72Mhz: When PLL output is less than or equal to 72 MHz.
 331:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_Range_GreatThan_72Mhz: When PLL output is greater than 72 MHz.
 332:./lib/src/at32f4xx_rcc.c ****   *
 333:./lib/src/at32f4xx_rcc.c ****   * @retval None
 334:./lib/src/at32f4xx_rcc.c ****   */
 335:./lib/src/at32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLRefClk, uint32_t RCC_PLLMult, uint32_t RCC_PLLRange)
 336:./lib/src/at32f4xx_rcc.c **** {
 280              		.loc 1 336 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 285              		.loc 1 336 1 is_stmt 0 view .LVU64
 286 0000 10B4     		push	{r4}
 287              	.LCFI0:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 4, -4
 337:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 290              		.loc 1 337 3 is_stmt 1 view .LVU65
 291              	.LVL12:
 338:./lib/src/at32f4xx_rcc.c **** 
 339:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 340:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_CFG(RCC_PLLRefClk));
 292              		.loc 1 340 3 view .LVU66
 341:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_MULT(RCC_PLLMult));
 293              		.loc 1 341 3 view .LVU67
 342:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_RANGE(RCC_PLLRange));
 294              		.loc 1 342 3 view .LVU68
 343:./lib/src/at32f4xx_rcc.c **** 
 344:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CFG;
ARM GAS  /tmp/ccdLBtdD.s 			page 12


 295              		.loc 1 344 3 view .LVU69
 296              		.loc 1 344 10 is_stmt 0 view .LVU70
 297 0002 064C     		ldr	r4, .L21
 298 0004 6368     		ldr	r3, [r4, #4]
 299              	.LVL13:
 345:./lib/src/at32f4xx_rcc.c ****   /* Clear PLLRC, PLLHSEPSC and PLLMULT[5:0] bits */
 346:./lib/src/at32f4xx_rcc.c ****   tmpreg &= CFG_PLL_Mask;
 300              		.loc 1 346 3 is_stmt 1 view .LVU71
 301              		.loc 1 346 10 is_stmt 0 view .LVU72
 302 0006 23F06043 		bic	r3, r3, #-536870912
 303              	.LVL14:
 304              		.loc 1 346 10 view .LVU73
 305 000a 23F47C13 		bic	r3, r3, #4128768
 306              	.LVL15:
 347:./lib/src/at32f4xx_rcc.c ****   /* Set the PLL configuration bits */
 348:./lib/src/at32f4xx_rcc.c ****   tmpreg |= RCC_PLLRefClk | RCC_PLLMult | RCC_PLLRange;
 307              		.loc 1 348 3 is_stmt 1 view .LVU74
 308              		.loc 1 348 27 is_stmt 0 view .LVU75
 309 000e 0843     		orrs	r0, r0, r1
 310              	.LVL16:
 311              		.loc 1 348 41 view .LVU76
 312 0010 1043     		orrs	r0, r0, r2
 313              		.loc 1 348 10 view .LVU77
 314 0012 1843     		orrs	r0, r0, r3
 315              	.LVL17:
 349:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 350:./lib/src/at32f4xx_rcc.c ****   RCC->CFG = tmpreg;
 316              		.loc 1 350 3 is_stmt 1 view .LVU78
 317              		.loc 1 350 12 is_stmt 0 view .LVU79
 318 0014 6060     		str	r0, [r4, #4]
 351:./lib/src/at32f4xx_rcc.c **** }
 319              		.loc 1 351 1 view .LVU80
 320 0016 5DF8044B 		ldr	r4, [sp], #4
 321              	.LCFI1:
 322              		.cfi_restore 4
 323              		.cfi_def_cfa_offset 0
 324 001a 7047     		bx	lr
 325              	.L22:
 326              		.align	2
 327              	.L21:
 328 001c 00100240 		.word	1073876992
 329              		.cfi_endproc
 330              	.LFE129:
 332              		.section	.text.RCC_PLLCmd,"ax",%progbits
 333              		.align	1
 334              		.global	RCC_PLLCmd
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu fpv4-sp-d16
 340              	RCC_PLLCmd:
 341              	.LVL18:
 342              	.LFB130:
 352:./lib/src/at32f4xx_rcc.c **** 
 353:./lib/src/at32f4xx_rcc.c **** /**
 354:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the PLL.
 355:./lib/src/at32f4xx_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
ARM GAS  /tmp/ccdLBtdD.s 			page 13


 356:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 357:./lib/src/at32f4xx_rcc.c ****   * @retval None
 358:./lib/src/at32f4xx_rcc.c ****   */
 359:./lib/src/at32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 360:./lib/src/at32f4xx_rcc.c **** {
 343              		.loc 1 360 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 361:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 362:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 348              		.loc 1 362 3 view .LVU82
 363:./lib/src/at32f4xx_rcc.c **** 
 364:./lib/src/at32f4xx_rcc.c ****   *(__IO uint32_t *) CTRL_PLLEN_BB = (uint32_t)NewState;
 349              		.loc 1 364 3 view .LVU83
 350              		.loc 1 364 36 is_stmt 0 view .LVU84
 351 0000 014B     		ldr	r3, .L24
 352 0002 1866     		str	r0, [r3, #96]
 365:./lib/src/at32f4xx_rcc.c **** }
 353              		.loc 1 365 1 view .LVU85
 354 0004 7047     		bx	lr
 355              	.L25:
 356 0006 00BF     		.align	2
 357              	.L24:
 358 0008 00004242 		.word	1111621632
 359              		.cfi_endproc
 360              	.LFE130:
 362              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 363              		.align	1
 364              		.global	RCC_SYSCLKConfig
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu fpv4-sp-d16
 370              	RCC_SYSCLKConfig:
 371              	.LVL19:
 372              	.LFB131:
 366:./lib/src/at32f4xx_rcc.c **** 
 367:./lib/src/at32f4xx_rcc.c **** /**
 368:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 369:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_SYSCLKSelect: specifies the clock source used as system clock.
 370:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 371:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLKSelction_HSI: HSI selected as system clock
 372:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLKSelction_HSE: HSE selected as system clock
 373:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLKSelction_PLL: PLL selected as system clock
 374:./lib/src/at32f4xx_rcc.c ****   * @retval None
 375:./lib/src/at32f4xx_rcc.c ****   */
 376:./lib/src/at32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSelect)
 377:./lib/src/at32f4xx_rcc.c **** {
 373              		.loc 1 377 1 is_stmt 1 view -0
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377              		@ link register save eliminated.
 378:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 378              		.loc 1 378 3 view .LVU87
ARM GAS  /tmp/ccdLBtdD.s 			page 14


 379:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 380:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_CFG(RCC_SYSCLKSelect));
 379              		.loc 1 380 3 view .LVU88
 381:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CFG;
 380              		.loc 1 381 3 view .LVU89
 381              		.loc 1 381 10 is_stmt 0 view .LVU90
 382 0000 034A     		ldr	r2, .L27
 383 0002 5368     		ldr	r3, [r2, #4]
 384              	.LVL20:
 382:./lib/src/at32f4xx_rcc.c ****   /* Clear SYSCLKSEL[1:0] bits */
 383:./lib/src/at32f4xx_rcc.c ****   tmpreg &= ~RCC_CFG_SYSCLKSEL;
 385              		.loc 1 383 3 is_stmt 1 view .LVU91
 386              		.loc 1 383 10 is_stmt 0 view .LVU92
 387 0004 23F00303 		bic	r3, r3, #3
 388              	.LVL21:
 384:./lib/src/at32f4xx_rcc.c ****   /* Set SYSCLKSEL[1:0] bits according to RCC_SYSCLKSelect value */
 385:./lib/src/at32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSelect;
 389              		.loc 1 385 3 is_stmt 1 view .LVU93
 390              		.loc 1 385 10 is_stmt 0 view .LVU94
 391 0008 0343     		orrs	r3, r3, r0
 392              	.LVL22:
 386:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 387:./lib/src/at32f4xx_rcc.c ****   RCC->CFG = tmpreg;
 393              		.loc 1 387 3 is_stmt 1 view .LVU95
 394              		.loc 1 387 12 is_stmt 0 view .LVU96
 395 000a 5360     		str	r3, [r2, #4]
 388:./lib/src/at32f4xx_rcc.c **** }
 396              		.loc 1 388 1 view .LVU97
 397 000c 7047     		bx	lr
 398              	.L28:
 399 000e 00BF     		.align	2
 400              	.L27:
 401 0010 00100240 		.word	1073876992
 402              		.cfi_endproc
 403              	.LFE131:
 405              		.section	.text.RCC_GetSYSCLKSelction,"ax",%progbits
 406              		.align	1
 407              		.global	RCC_GetSYSCLKSelction
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv4-sp-d16
 413              	RCC_GetSYSCLKSelction:
 414              	.LFB132:
 389:./lib/src/at32f4xx_rcc.c **** 
 390:./lib/src/at32f4xx_rcc.c **** /**
 391:./lib/src/at32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 392:./lib/src/at32f4xx_rcc.c ****   * @param  None
 393:./lib/src/at32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 394:./lib/src/at32f4xx_rcc.c ****   *   be one of the following:
 395:./lib/src/at32f4xx_rcc.c ****   *     - 0x00: HSI used as system clock
 396:./lib/src/at32f4xx_rcc.c ****   *     - 0x04: HSE used as system clock
 397:./lib/src/at32f4xx_rcc.c ****   *     - 0x08: PLL used as system clock
 398:./lib/src/at32f4xx_rcc.c ****   */
 399:./lib/src/at32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSelction(void)
 400:./lib/src/at32f4xx_rcc.c **** {
 415              		.loc 1 400 1 is_stmt 1 view -0
ARM GAS  /tmp/ccdLBtdD.s 			page 15


 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 401:./lib/src/at32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFG & RCC_CFG_SYSCLKSTS));
 420              		.loc 1 401 3 view .LVU99
 421              		.loc 1 401 24 is_stmt 0 view .LVU100
 422 0000 024B     		ldr	r3, .L30
 423 0002 5868     		ldr	r0, [r3, #4]
 402:./lib/src/at32f4xx_rcc.c **** }
 424              		.loc 1 402 1 view .LVU101
 425 0004 00F00C00 		and	r0, r0, #12
 426 0008 7047     		bx	lr
 427              	.L31:
 428 000a 00BF     		.align	2
 429              	.L30:
 430 000c 00100240 		.word	1073876992
 431              		.cfi_endproc
 432              	.LFE132:
 434              		.section	.text.RCC_AHBCLKConfig,"ax",%progbits
 435              		.align	1
 436              		.global	RCC_AHBCLKConfig
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 440              		.fpu fpv4-sp-d16
 442              	RCC_AHBCLKConfig:
 443              	.LVL23:
 444              	.LFB133:
 403:./lib/src/at32f4xx_rcc.c **** 
 404:./lib/src/at32f4xx_rcc.c **** /**
 405:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 406:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_SYSCLK_Div: defines the AHB clock divider. This clock is derived from
 407:./lib/src/at32f4xx_rcc.c ****   *   the system clock (SYSCLK).
 408:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 409:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 410:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 411:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 412:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 413:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 414:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 415:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 416:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 417:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 418:./lib/src/at32f4xx_rcc.c ****   * @retval None
 419:./lib/src/at32f4xx_rcc.c ****   */
 420:./lib/src/at32f4xx_rcc.c **** void RCC_AHBCLKConfig(uint32_t RCC_SYSCLK_Div)
 421:./lib/src/at32f4xx_rcc.c **** {
 445              		.loc 1 421 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 422:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 450              		.loc 1 422 3 view .LVU103
 423:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 424:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_AHBCLK(RCC_SYSCLK_Div));
ARM GAS  /tmp/ccdLBtdD.s 			page 16


 451              		.loc 1 424 3 view .LVU104
 425:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CFG;
 452              		.loc 1 425 3 view .LVU105
 453              		.loc 1 425 10 is_stmt 0 view .LVU106
 454 0000 034A     		ldr	r2, .L33
 455 0002 5368     		ldr	r3, [r2, #4]
 456              	.LVL24:
 426:./lib/src/at32f4xx_rcc.c ****   /* Clear AHBPSC[3:0] bits */
 427:./lib/src/at32f4xx_rcc.c ****   tmpreg &= ~RCC_CFG_AHBPSC;
 457              		.loc 1 427 3 is_stmt 1 view .LVU107
 458              		.loc 1 427 10 is_stmt 0 view .LVU108
 459 0004 23F0F003 		bic	r3, r3, #240
 460              	.LVL25:
 428:./lib/src/at32f4xx_rcc.c ****   /* Set AHBPSC[3:0] bits according to RCC_SYSCLK_Div value */
 429:./lib/src/at32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK_Div;
 461              		.loc 1 429 3 is_stmt 1 view .LVU109
 462              		.loc 1 429 10 is_stmt 0 view .LVU110
 463 0008 0343     		orrs	r3, r3, r0
 464              	.LVL26:
 430:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 431:./lib/src/at32f4xx_rcc.c ****   RCC->CFG = tmpreg;
 465              		.loc 1 431 3 is_stmt 1 view .LVU111
 466              		.loc 1 431 12 is_stmt 0 view .LVU112
 467 000a 5360     		str	r3, [r2, #4]
 432:./lib/src/at32f4xx_rcc.c **** }
 468              		.loc 1 432 1 view .LVU113
 469 000c 7047     		bx	lr
 470              	.L34:
 471 000e 00BF     		.align	2
 472              	.L33:
 473 0010 00100240 		.word	1073876992
 474              		.cfi_endproc
 475              	.LFE133:
 477              		.section	.text.RCC_APB1CLKConfig,"ax",%progbits
 478              		.align	1
 479              		.global	RCC_APB1CLKConfig
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 483              		.fpu fpv4-sp-d16
 485              	RCC_APB1CLKConfig:
 486              	.LVL27:
 487              	.LFB134:
 433:./lib/src/at32f4xx_rcc.c **** 
 434:./lib/src/at32f4xx_rcc.c **** /**
 435:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 436:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_HCLK_Div: defines the APB1 clock divider. This clock is derived from
 437:./lib/src/at32f4xx_rcc.c ****   *   the AHB clock (HCLK).
 438:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 439:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div1: APB1 clock = HCLK
 440:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div2: APB1 clock = HCLK/2
 441:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div4: APB1 clock = HCLK/4
 442:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div8: APB1 clock = HCLK/8
 443:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div16: APB1 clock = HCLK/16
 444:./lib/src/at32f4xx_rcc.c ****   * @retval None
 445:./lib/src/at32f4xx_rcc.c ****   */
 446:./lib/src/at32f4xx_rcc.c **** void RCC_APB1CLKConfig(uint32_t RCC_HCLK_Div)
ARM GAS  /tmp/ccdLBtdD.s 			page 17


 447:./lib/src/at32f4xx_rcc.c **** {
 488              		.loc 1 447 1 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 448:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 493              		.loc 1 448 3 view .LVU115
 449:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 450:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_APBCLK(RCC_HCLK_Div));
 494              		.loc 1 450 3 view .LVU116
 451:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CFG;
 495              		.loc 1 451 3 view .LVU117
 496              		.loc 1 451 10 is_stmt 0 view .LVU118
 497 0000 034A     		ldr	r2, .L36
 498 0002 5368     		ldr	r3, [r2, #4]
 499              	.LVL28:
 452:./lib/src/at32f4xx_rcc.c ****   /* Clear APB1PSC[2:0] bits */
 453:./lib/src/at32f4xx_rcc.c ****   tmpreg &= ~RCC_CFG_APB1PSC;
 500              		.loc 1 453 3 is_stmt 1 view .LVU119
 501              		.loc 1 453 10 is_stmt 0 view .LVU120
 502 0004 23F4E063 		bic	r3, r3, #1792
 503              	.LVL29:
 454:./lib/src/at32f4xx_rcc.c ****   /* Set APB1PSC[2:0] bits according to RCC_HCLK_Div value */
 455:./lib/src/at32f4xx_rcc.c ****   tmpreg |= RCC_HCLK_Div;
 504              		.loc 1 455 3 is_stmt 1 view .LVU121
 505              		.loc 1 455 10 is_stmt 0 view .LVU122
 506 0008 0343     		orrs	r3, r3, r0
 507              	.LVL30:
 456:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 457:./lib/src/at32f4xx_rcc.c ****   RCC->CFG = tmpreg;
 508              		.loc 1 457 3 is_stmt 1 view .LVU123
 509              		.loc 1 457 12 is_stmt 0 view .LVU124
 510 000a 5360     		str	r3, [r2, #4]
 458:./lib/src/at32f4xx_rcc.c **** }
 511              		.loc 1 458 1 view .LVU125
 512 000c 7047     		bx	lr
 513              	.L37:
 514 000e 00BF     		.align	2
 515              	.L36:
 516 0010 00100240 		.word	1073876992
 517              		.cfi_endproc
 518              	.LFE134:
 520              		.section	.text.RCC_APB2CLKConfig,"ax",%progbits
 521              		.align	1
 522              		.global	RCC_APB2CLKConfig
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 526              		.fpu fpv4-sp-d16
 528              	RCC_APB2CLKConfig:
 529              	.LVL31:
 530              	.LFB135:
 459:./lib/src/at32f4xx_rcc.c **** 
 460:./lib/src/at32f4xx_rcc.c **** /**
 461:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 462:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_HCLK_Div: defines the APB2 clock divider. This clock is derived from
ARM GAS  /tmp/ccdLBtdD.s 			page 18


 463:./lib/src/at32f4xx_rcc.c ****   *   the AHB clock (HCLK).
 464:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 465:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div1: APB2 clock = HCLK
 466:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div2: APB2 clock = HCLK/2
 467:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div4: APB2 clock = HCLK/4
 468:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div8: APB2 clock = HCLK/8
 469:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBCLK_Div16: APB2 clock = HCLK/16
 470:./lib/src/at32f4xx_rcc.c ****   * @retval None
 471:./lib/src/at32f4xx_rcc.c ****   */
 472:./lib/src/at32f4xx_rcc.c **** void RCC_APB2CLKConfig(uint32_t RCC_HCLK_Div)
 473:./lib/src/at32f4xx_rcc.c **** {
 531              		.loc 1 473 1 is_stmt 1 view -0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 0, uses_anonymous_args = 0
 535              		@ link register save eliminated.
 474:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 536              		.loc 1 474 3 view .LVU127
 475:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 476:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_APBCLK(RCC_HCLK_Div));
 537              		.loc 1 476 3 view .LVU128
 477:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CFG;
 538              		.loc 1 477 3 view .LVU129
 539              		.loc 1 477 10 is_stmt 0 view .LVU130
 540 0000 034A     		ldr	r2, .L39
 541 0002 5368     		ldr	r3, [r2, #4]
 542              	.LVL32:
 478:./lib/src/at32f4xx_rcc.c ****   /* Clear APB2PSC[2:0] bits */
 479:./lib/src/at32f4xx_rcc.c ****   tmpreg &= ~RCC_CFG_APB2PSC;
 543              		.loc 1 479 3 is_stmt 1 view .LVU131
 544              		.loc 1 479 10 is_stmt 0 view .LVU132
 545 0004 23F46053 		bic	r3, r3, #14336
 546              	.LVL33:
 480:./lib/src/at32f4xx_rcc.c ****   /* Set APB2PSC[2:0] bits according to RCC_HCLK_Div value */
 481:./lib/src/at32f4xx_rcc.c ****   tmpreg |= RCC_HCLK_Div << 3;
 547              		.loc 1 481 3 is_stmt 1 view .LVU133
 548              		.loc 1 481 10 is_stmt 0 view .LVU134
 549 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 550              	.LVL34:
 482:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 483:./lib/src/at32f4xx_rcc.c ****   RCC->CFG = tmpreg;
 551              		.loc 1 483 3 is_stmt 1 view .LVU135
 552              		.loc 1 483 12 is_stmt 0 view .LVU136
 553 000c 5360     		str	r3, [r2, #4]
 484:./lib/src/at32f4xx_rcc.c **** }
 554              		.loc 1 484 1 view .LVU137
 555 000e 7047     		bx	lr
 556              	.L40:
 557              		.align	2
 558              	.L39:
 559 0010 00100240 		.word	1073876992
 560              		.cfi_endproc
 561              	.LFE135:
 563              		.section	.text.RCC_INTConfig,"ax",%progbits
 564              		.align	1
 565              		.global	RCC_INTConfig
 566              		.syntax unified
ARM GAS  /tmp/ccdLBtdD.s 			page 19


 567              		.thumb
 568              		.thumb_func
 569              		.fpu fpv4-sp-d16
 571              	RCC_INTConfig:
 572              	.LVL35:
 573              	.LFB136:
 485:./lib/src/at32f4xx_rcc.c **** 
 486:./lib/src/at32f4xx_rcc.c **** /**
 487:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 488:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_INT: specifies the RCC interrupt sources to be enabled or disabled.
 489:./lib/src/at32f4xx_rcc.c ****   *   this parameter can be any combination of the following values.
 490:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_LSISTBL: LSI ready interrupt
 491:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_LSESTBL: LSE ready interrupt
 492:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_HSISTBL: HSI ready interrupt
 493:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_HSESTBL: HSE ready interrupt
 494:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_PLLSTBL: PLL ready interrupt
 495:./lib/src/at32f4xx_rcc.c ****   *
 496:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 497:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 498:./lib/src/at32f4xx_rcc.c ****   * @retval None
 499:./lib/src/at32f4xx_rcc.c ****   */
 500:./lib/src/at32f4xx_rcc.c **** void RCC_INTConfig(uint8_t RCC_INT, FunctionalState NewState)
 501:./lib/src/at32f4xx_rcc.c **** {
 574              		.loc 1 501 1 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 0
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578              		@ link register save eliminated.
 502:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 503:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_INT_EN(RCC_INT));
 579              		.loc 1 503 3 view .LVU139
 504:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 580              		.loc 1 504 3 view .LVU140
 505:./lib/src/at32f4xx_rcc.c **** 
 506:./lib/src/at32f4xx_rcc.c ****   if (NewState != DISABLE)
 581              		.loc 1 506 3 view .LVU141
 582              		.loc 1 506 6 is_stmt 0 view .LVU142
 583 0000 21B1     		cbz	r1, .L42
 507:./lib/src/at32f4xx_rcc.c ****   {
 508:./lib/src/at32f4xx_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to enable the selected interrupts */
 509:./lib/src/at32f4xx_rcc.c ****     *(__IO uint8_t *) CLKINT_BYTE2_EN_ADDR |= RCC_INT;
 584              		.loc 1 509 5 is_stmt 1 view .LVU143
 585              		.loc 1 509 44 is_stmt 0 view .LVU144
 586 0002 054A     		ldr	r2, .L44
 587 0004 537A     		ldrb	r3, [r2, #9]	@ zero_extendqisi2
 588 0006 1843     		orrs	r0, r0, r3
 589              	.LVL36:
 590              		.loc 1 509 44 view .LVU145
 591 0008 5072     		strb	r0, [r2, #9]
 592 000a 7047     		bx	lr
 593              	.LVL37:
 594              	.L42:
 510:./lib/src/at32f4xx_rcc.c ****   }
 511:./lib/src/at32f4xx_rcc.c ****   else
 512:./lib/src/at32f4xx_rcc.c ****   {
 513:./lib/src/at32f4xx_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to disable the selected interrupts */
 514:./lib/src/at32f4xx_rcc.c ****     *(__IO uint8_t *) CLKINT_BYTE2_EN_ADDR &= (uint8_t)~RCC_INT;
ARM GAS  /tmp/ccdLBtdD.s 			page 20


 595              		.loc 1 514 5 is_stmt 1 view .LVU146
 596              		.loc 1 514 44 is_stmt 0 view .LVU147
 597 000c 024A     		ldr	r2, .L44
 598 000e 537A     		ldrb	r3, [r2, #9]	@ zero_extendqisi2
 599 0010 23EA0000 		bic	r0, r3, r0
 600              	.LVL38:
 601              		.loc 1 514 44 view .LVU148
 602 0014 5072     		strb	r0, [r2, #9]
 515:./lib/src/at32f4xx_rcc.c ****   }
 516:./lib/src/at32f4xx_rcc.c **** }
 603              		.loc 1 516 1 view .LVU149
 604 0016 7047     		bx	lr
 605              	.L45:
 606              		.align	2
 607              	.L44:
 608 0018 00100240 		.word	1073876992
 609              		.cfi_endproc
 610              	.LFE136:
 612              		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 613              		.align	1
 614              		.global	RCC_USBCLKConfig
 615              		.syntax unified
 616              		.thumb
 617              		.thumb_func
 618              		.fpu fpv4-sp-d16
 620              	RCC_USBCLKConfig:
 621              	.LVL39:
 622              	.LFB137:
 517:./lib/src/at32f4xx_rcc.c **** 
 518:./lib/src/at32f4xx_rcc.c **** /**
 519:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 520:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_USBCLKSelect: specifies the USB clock source. This clock is
 521:./lib/src/at32f4xx_rcc.c ****   *   derived from the PLL output.
 522:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 523:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_USBCLKSelection_PLL_Div1_5:  PLL clock divided by 1.5 selected as USB clock source
 524:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_USBCLKSelection_PLL_Div1:    PLL clock selected as USB clock source
 525:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_USBCLKSelection_PLL_Div2_5:  PLL clock divided by 2.5 selected as USB clock source
 526:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_USBCLKSelection_PLL_Div2:    PLL clock divided by 2 selected as USB clock source
 527:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_USBCLKSelection_PLL_Div3_5:  PLL clock divided by 3.5 selected as USB clock source
 528:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_USBCLKSelection_PLL_Div3:    PLL clock divided by 3 selected as USB clock source
 529:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_USBCLKSelection_PLL_Div4:    PLL clock divided by 4 selected as USB clock source
 530:./lib/src/at32f4xx_rcc.c ****   * @retval None
 531:./lib/src/at32f4xx_rcc.c ****   */
 532:./lib/src/at32f4xx_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSelect)
 533:./lib/src/at32f4xx_rcc.c **** {
 623              		.loc 1 533 1 is_stmt 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 534:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 628              		.loc 1 534 3 view .LVU151
 535:./lib/src/at32f4xx_rcc.c **** 
 536:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 537:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_USBCLK_CFG(RCC_USBCLKSelect));
 629              		.loc 1 537 3 view .LVU152
 538:./lib/src/at32f4xx_rcc.c **** 
ARM GAS  /tmp/ccdLBtdD.s 			page 21


 539:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CFG;
 630              		.loc 1 539 3 view .LVU153
 631              		.loc 1 539 10 is_stmt 0 view .LVU154
 632 0000 034A     		ldr	r2, .L47
 633 0002 5368     		ldr	r3, [r2, #4]
 634              	.LVL40:
 540:./lib/src/at32f4xx_rcc.c ****   /* Clear USBPSC[2:0] bits */
 541:./lib/src/at32f4xx_rcc.c ****   tmpreg &= ~RCC_CFG_USBPSC;
 635              		.loc 1 541 3 is_stmt 1 view .LVU155
 636              		.loc 1 541 10 is_stmt 0 view .LVU156
 637 0004 23F00C63 		bic	r3, r3, #146800640
 638              	.LVL41:
 542:./lib/src/at32f4xx_rcc.c ****   /* Set USBPSC[2:0] bits according to RCC_USBCLKSelect value */
 543:./lib/src/at32f4xx_rcc.c ****   tmpreg |= RCC_USBCLKSelect;
 639              		.loc 1 543 3 is_stmt 1 view .LVU157
 640              		.loc 1 543 10 is_stmt 0 view .LVU158
 641 0008 0343     		orrs	r3, r3, r0
 642              	.LVL42:
 544:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 545:./lib/src/at32f4xx_rcc.c ****   RCC->CFG = tmpreg;
 643              		.loc 1 545 3 is_stmt 1 view .LVU159
 644              		.loc 1 545 12 is_stmt 0 view .LVU160
 645 000a 5360     		str	r3, [r2, #4]
 546:./lib/src/at32f4xx_rcc.c **** }
 646              		.loc 1 546 1 view .LVU161
 647 000c 7047     		bx	lr
 648              	.L48:
 649 000e 00BF     		.align	2
 650              	.L47:
 651 0010 00100240 		.word	1073876992
 652              		.cfi_endproc
 653              	.LFE137:
 655              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 656              		.align	1
 657              		.global	RCC_ADCCLKConfig
 658              		.syntax unified
 659              		.thumb
 660              		.thumb_func
 661              		.fpu fpv4-sp-d16
 663              	RCC_ADCCLKConfig:
 664              	.LVL43:
 665              	.LFB138:
 547:./lib/src/at32f4xx_rcc.c **** 
 548:./lib/src/at32f4xx_rcc.c **** /**
 549:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 550:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_PCLK2_Div: defines the ADC clock divider. This clock is derived from
 551:./lib/src/at32f4xx_rcc.c ****   *   the APB2 clock (PCLK2).
 552:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 553:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2CLK_Div2:  ADC clock = PCLK2/2
 554:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2CLK_Div4:  ADC clock = PCLK2/4
 555:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2CLK_Div6:  ADC clock = PCLK2/6
 556:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2CLK_Div8:  ADC clock = PCLK2/8
 557:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2CLK_Div12: ADC clock = PCLK2/12
 558:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2CLK_Div16: ADC clock = PCLK2/16
 559:./lib/src/at32f4xx_rcc.c ****   * @retval None
 560:./lib/src/at32f4xx_rcc.c ****   */
 561:./lib/src/at32f4xx_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2_Div)
ARM GAS  /tmp/ccdLBtdD.s 			page 22


 562:./lib/src/at32f4xx_rcc.c **** {
 666              		.loc 1 562 1 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 563:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 671              		.loc 1 563 3 view .LVU163
 564:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 565:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2_Div));
 672              		.loc 1 565 3 view .LVU164
 566:./lib/src/at32f4xx_rcc.c ****   tmpreg = RCC->CFG;
 673              		.loc 1 566 3 view .LVU165
 674              		.loc 1 566 10 is_stmt 0 view .LVU166
 675 0000 044A     		ldr	r2, .L50
 676 0002 5368     		ldr	r3, [r2, #4]
 677              	.LVL44:
 567:./lib/src/at32f4xx_rcc.c ****   /* Clear ADCPSC[2:0] bits */
 568:./lib/src/at32f4xx_rcc.c ****   tmpreg &= CFG_ADCPSC_Rst_Mask;
 678              		.loc 1 568 3 is_stmt 1 view .LVU167
 679              		.loc 1 568 10 is_stmt 0 view .LVU168
 680 0004 23F08053 		bic	r3, r3, #268435456
 681              	.LVL45:
 682              		.loc 1 568 10 view .LVU169
 683 0008 23F44043 		bic	r3, r3, #49152
 684              	.LVL46:
 569:./lib/src/at32f4xx_rcc.c ****   /* Set ADCPSC[2:0] bits according to RCC_PCLK2_Div value */
 570:./lib/src/at32f4xx_rcc.c ****   tmpreg |= RCC_PCLK2_Div;
 685              		.loc 1 570 3 is_stmt 1 view .LVU170
 686              		.loc 1 570 10 is_stmt 0 view .LVU171
 687 000c 0343     		orrs	r3, r3, r0
 688              	.LVL47:
 571:./lib/src/at32f4xx_rcc.c ****   /* Store the new value */
 572:./lib/src/at32f4xx_rcc.c ****   RCC->CFG = tmpreg;
 689              		.loc 1 572 3 is_stmt 1 view .LVU172
 690              		.loc 1 572 12 is_stmt 0 view .LVU173
 691 000e 5360     		str	r3, [r2, #4]
 573:./lib/src/at32f4xx_rcc.c **** }
 692              		.loc 1 573 1 view .LVU174
 693 0010 7047     		bx	lr
 694              	.L51:
 695 0012 00BF     		.align	2
 696              	.L50:
 697 0014 00100240 		.word	1073876992
 698              		.cfi_endproc
 699              	.LFE138:
 701              		.section	.text.RCC_LSEConfig,"ax",%progbits
 702              		.align	1
 703              		.global	RCC_LSEConfig
 704              		.syntax unified
 705              		.thumb
 706              		.thumb_func
 707              		.fpu fpv4-sp-d16
 709              	RCC_LSEConfig:
 710              	.LVL48:
 711              	.LFB139:
 574:./lib/src/at32f4xx_rcc.c **** 
ARM GAS  /tmp/ccdLBtdD.s 			page 23


 575:./lib/src/at32f4xx_rcc.c **** /**
 576:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 577:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 578:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 579:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_LSE_DISABLE: LSE oscillator OFF
 580:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_LSE_ENABLE:  LSE oscillator ON
 581:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_LSE_BYPASS:  LSE oscillator bypassed with external clock
 582:./lib/src/at32f4xx_rcc.c ****   * @retval None  
 583:./lib/src/at32f4xx_rcc.c ****   */
 584:./lib/src/at32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 585:./lib/src/at32f4xx_rcc.c **** {
 712              		.loc 1 585 1 is_stmt 1 view -0
 713              		.cfi_startproc
 714              		@ args = 0, pretend = 0, frame = 0
 715              		@ frame_needed = 0, uses_anonymous_args = 0
 716              		@ link register save eliminated.
 586:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 587:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 717              		.loc 1 587 3 view .LVU176
 588:./lib/src/at32f4xx_rcc.c ****   /* Reset LSEEN and LSEBYPS bits before configuring the LSE ------------------*/
 589:./lib/src/at32f4xx_rcc.c ****   /* Reset LSEEN bit */
 590:./lib/src/at32f4xx_rcc.c ****   *(__IO uint8_t *) BDC_BYTE0_LSE_ADDR = RCC_LSE_DISABLE;
 718              		.loc 1 590 3 view .LVU177
 719              		.loc 1 590 40 is_stmt 0 view .LVU178
 720 0000 0A4B     		ldr	r3, .L56
 721 0002 0022     		movs	r2, #0
 722 0004 83F82020 		strb	r2, [r3, #32]
 591:./lib/src/at32f4xx_rcc.c ****   /* Reset LSEBYPS bit */
 592:./lib/src/at32f4xx_rcc.c ****   *(__IO uint8_t *) BDC_BYTE0_LSE_ADDR = RCC_LSE_DISABLE;
 723              		.loc 1 592 3 is_stmt 1 view .LVU179
 724              		.loc 1 592 40 is_stmt 0 view .LVU180
 725 0008 83F82020 		strb	r2, [r3, #32]
 593:./lib/src/at32f4xx_rcc.c **** 
 594:./lib/src/at32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 595:./lib/src/at32f4xx_rcc.c ****   switch(RCC_LSE)
 726              		.loc 1 595 3 is_stmt 1 view .LVU181
 727 000c 0128     		cmp	r0, #1
 728 000e 02D0     		beq	.L53
 729 0010 0428     		cmp	r0, #4
 730 0012 05D0     		beq	.L54
 731 0014 7047     		bx	lr
 732              	.L53:
 596:./lib/src/at32f4xx_rcc.c ****   {
 597:./lib/src/at32f4xx_rcc.c ****   case RCC_LSE_ENABLE:
 598:./lib/src/at32f4xx_rcc.c ****     /* Set LSEEN bit */
 599:./lib/src/at32f4xx_rcc.c ****     *(__IO uint8_t *) BDC_BYTE0_LSE_ADDR = RCC_LSE_ENABLE;
 733              		.loc 1 599 5 view .LVU182
 734              		.loc 1 599 42 is_stmt 0 view .LVU183
 735 0016 054B     		ldr	r3, .L56
 736 0018 0122     		movs	r2, #1
 737 001a 83F82020 		strb	r2, [r3, #32]
 600:./lib/src/at32f4xx_rcc.c ****     break;
 738              		.loc 1 600 5 is_stmt 1 view .LVU184
 739 001e 7047     		bx	lr
 740              	.L54:
 601:./lib/src/at32f4xx_rcc.c **** 
 602:./lib/src/at32f4xx_rcc.c ****   case RCC_LSE_BYPASS:
ARM GAS  /tmp/ccdLBtdD.s 			page 24


 603:./lib/src/at32f4xx_rcc.c ****     /* Set LSEBYPS and LSEEN bits */
 604:./lib/src/at32f4xx_rcc.c ****     *(__IO uint8_t *) BDC_BYTE0_LSE_ADDR = RCC_LSE_BYPASS | RCC_LSE_ENABLE;
 741              		.loc 1 604 5 view .LVU185
 742              		.loc 1 604 42 is_stmt 0 view .LVU186
 743 0020 024B     		ldr	r3, .L56
 744 0022 0522     		movs	r2, #5
 745 0024 83F82020 		strb	r2, [r3, #32]
 605:./lib/src/at32f4xx_rcc.c ****     break;
 746              		.loc 1 605 5 is_stmt 1 view .LVU187
 606:./lib/src/at32f4xx_rcc.c **** 
 607:./lib/src/at32f4xx_rcc.c ****   default:
 608:./lib/src/at32f4xx_rcc.c ****     break;
 609:./lib/src/at32f4xx_rcc.c ****   }
 610:./lib/src/at32f4xx_rcc.c **** }
 747              		.loc 1 610 1 is_stmt 0 view .LVU188
 748 0028 7047     		bx	lr
 749              	.L57:
 750 002a 00BF     		.align	2
 751              	.L56:
 752 002c 00100240 		.word	1073876992
 753              		.cfi_endproc
 754              	.LFE139:
 756              		.section	.text.RCC_LSICmd,"ax",%progbits
 757              		.align	1
 758              		.global	RCC_LSICmd
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 762              		.fpu fpv4-sp-d16
 764              	RCC_LSICmd:
 765              	.LVL49:
 766              	.LFB140:
 611:./lib/src/at32f4xx_rcc.c **** 
 612:./lib/src/at32f4xx_rcc.c **** /**
 613:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 614:./lib/src/at32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 615:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 616:./lib/src/at32f4xx_rcc.c ****   * @retval None
 617:./lib/src/at32f4xx_rcc.c ****   */
 618:./lib/src/at32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 619:./lib/src/at32f4xx_rcc.c **** {
 767              		.loc 1 619 1 is_stmt 1 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 771              		@ link register save eliminated.
 620:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 621:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 772              		.loc 1 621 3 view .LVU190
 622:./lib/src/at32f4xx_rcc.c ****   *(__IO uint32_t *) CTRLSTS_LSIEN_BB = (uint32_t)NewState;
 773              		.loc 1 622 3 view .LVU191
 774              		.loc 1 622 39 is_stmt 0 view .LVU192
 775 0000 014B     		ldr	r3, .L59
 776 0002 C3F88004 		str	r0, [r3, #1152]
 623:./lib/src/at32f4xx_rcc.c **** }
 777              		.loc 1 623 1 view .LVU193
 778 0006 7047     		bx	lr
ARM GAS  /tmp/ccdLBtdD.s 			page 25


 779              	.L60:
 780              		.align	2
 781              	.L59:
 782 0008 00004242 		.word	1111621632
 783              		.cfi_endproc
 784              	.LFE140:
 786              		.section	.text.RCC_ERTCCLKConfig,"ax",%progbits
 787              		.align	1
 788              		.global	RCC_ERTCCLKConfig
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 792              		.fpu fpv4-sp-d16
 794              	RCC_ERTCCLKConfig:
 795              	.LVL50:
 796              	.LFB141:
 624:./lib/src/at32f4xx_rcc.c **** 
 625:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F415xx) || defined (AT32F421xx)
 626:./lib/src/at32f4xx_rcc.c **** /**
 627:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the ERTC clock (ERTCCLK).
 628:./lib/src/at32f4xx_rcc.c ****   * @note   Once the ERTC clock is selected it can't be changed unless the Backup domain is reset.
 629:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_ERTCCLKSelect: specifies the ERTC clock source.
 630:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 631:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_ERTCCLKSelection_LSE: LSE selected as ERTC clock
 632:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_ERTCCLKSelection_LSI: LSI selected as ERTC clock
 633:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_ERTCCLKSelection_HSE_Div128: HSE clock divided by 128 selected as ERTC clock
 634:./lib/src/at32f4xx_rcc.c ****   * @retval None
 635:./lib/src/at32f4xx_rcc.c ****   */
 636:./lib/src/at32f4xx_rcc.c **** void RCC_ERTCCLKConfig(uint32_t RCC_ERTCCLKSelect)
 637:./lib/src/at32f4xx_rcc.c **** {
 797              		.loc 1 637 1 is_stmt 1 view -0
 798              		.cfi_startproc
 799              		@ args = 0, pretend = 0, frame = 0
 800              		@ frame_needed = 0, uses_anonymous_args = 0
 801              		@ link register save eliminated.
 638:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 639:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_ERTCCLK_SEL(RCC_ERTCCLKSelect));
 802              		.loc 1 639 3 view .LVU195
 640:./lib/src/at32f4xx_rcc.c ****   /* Select the RTC clock source */
 641:./lib/src/at32f4xx_rcc.c ****   RCC->BDC |= RCC_ERTCCLKSelect;
 803              		.loc 1 641 3 view .LVU196
 804              		.loc 1 641 12 is_stmt 0 view .LVU197
 805 0000 024A     		ldr	r2, .L62
 806 0002 136A     		ldr	r3, [r2, #32]
 807 0004 0343     		orrs	r3, r3, r0
 808 0006 1362     		str	r3, [r2, #32]
 642:./lib/src/at32f4xx_rcc.c **** }
 809              		.loc 1 642 1 view .LVU198
 810 0008 7047     		bx	lr
 811              	.L63:
 812 000a 00BF     		.align	2
 813              	.L62:
 814 000c 00100240 		.word	1073876992
 815              		.cfi_endproc
 816              	.LFE141:
 818              		.section	.text.RCC_ERTCCLKCmd,"ax",%progbits
 819              		.align	1
ARM GAS  /tmp/ccdLBtdD.s 			page 26


 820              		.global	RCC_ERTCCLKCmd
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 824              		.fpu fpv4-sp-d16
 826              	RCC_ERTCCLKCmd:
 827              	.LVL51:
 828              	.LFB142:
 643:./lib/src/at32f4xx_rcc.c **** #else
 644:./lib/src/at32f4xx_rcc.c **** /**
 645:./lib/src/at32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 646:./lib/src/at32f4xx_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 647:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_RTCCLKSelect: specifies the RTC clock source.
 648:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
 649:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_RTCCLKSelection_LSE: LSE selected as RTC clock
 650:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_RTCCLKSelection_LSI: LSI selected as RTC clock
 651:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_RTCCLKSelection_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 652:./lib/src/at32f4xx_rcc.c ****   * @retval None
 653:./lib/src/at32f4xx_rcc.c ****   */
 654:./lib/src/at32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSelect)
 655:./lib/src/at32f4xx_rcc.c **** {
 656:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 657:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SEL(RCC_RTCCLKSelect));
 658:./lib/src/at32f4xx_rcc.c ****   /* Select the RTC clock source */
 659:./lib/src/at32f4xx_rcc.c ****   RCC->BDC |= RCC_RTCCLKSelect;
 660:./lib/src/at32f4xx_rcc.c **** }
 661:./lib/src/at32f4xx_rcc.c **** #endif
 662:./lib/src/at32f4xx_rcc.c **** 
 663:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F415xx) || defined (AT32F421xx)
 664:./lib/src/at32f4xx_rcc.c **** /**
 665:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the ERTC clock.
 666:./lib/src/at32f4xx_rcc.c ****   * @note   This function must be used only after the ERTC clock was selected using the RCC_ERTCCLK
 667:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the ERTC clock. This parameter can be: ENABLE or DISABLE.
 668:./lib/src/at32f4xx_rcc.c ****   * @retval None
 669:./lib/src/at32f4xx_rcc.c ****   */
 670:./lib/src/at32f4xx_rcc.c **** void RCC_ERTCCLKCmd(FunctionalState NewState)
 671:./lib/src/at32f4xx_rcc.c **** {
 829              		.loc 1 671 1 is_stmt 1 view -0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 672:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 673:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 834              		.loc 1 673 3 view .LVU200
 674:./lib/src/at32f4xx_rcc.c ****   *(__IO uint32_t *) BDC_ERTCEN_BB = (uint32_t)NewState;
 835              		.loc 1 674 3 view .LVU201
 836              		.loc 1 674 36 is_stmt 0 view .LVU202
 837 0000 014B     		ldr	r3, .L65
 838 0002 C3F83C04 		str	r0, [r3, #1084]
 675:./lib/src/at32f4xx_rcc.c **** }
 839              		.loc 1 675 1 view .LVU203
 840 0006 7047     		bx	lr
 841              	.L66:
 842              		.align	2
 843              	.L65:
 844 0008 00004242 		.word	1111621632
ARM GAS  /tmp/ccdLBtdD.s 			page 27


 845              		.cfi_endproc
 846              	.LFE142:
 848              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 849              		.align	1
 850              		.global	RCC_GetClocksFreq
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 854              		.fpu fpv4-sp-d16
 856              	RCC_GetClocksFreq:
 857              	.LVL52:
 858              	.LFB143:
 676:./lib/src/at32f4xx_rcc.c **** #else
 677:./lib/src/at32f4xx_rcc.c **** /**
 678:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
 679:./lib/src/at32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 680:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 681:./lib/src/at32f4xx_rcc.c ****   * @retval None
 682:./lib/src/at32f4xx_rcc.c ****   */
 683:./lib/src/at32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 684:./lib/src/at32f4xx_rcc.c **** {
 685:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 686:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 687:./lib/src/at32f4xx_rcc.c ****   *(__IO uint32_t *) BDC_RTCEN_BB = (uint32_t)NewState;
 688:./lib/src/at32f4xx_rcc.c **** }
 689:./lib/src/at32f4xx_rcc.c **** #endif
 690:./lib/src/at32f4xx_rcc.c **** /**
 691:./lib/src/at32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 692:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClockType structure which will hold
 693:./lib/src/at32f4xx_rcc.c ****   *         the clocks frequencies.
 694:./lib/src/at32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using
 695:./lib/src/at32f4xx_rcc.c ****   *         fractional value for HSE crystal.
 696:./lib/src/at32f4xx_rcc.c ****   * @retval None
 697:./lib/src/at32f4xx_rcc.c ****   */
 698:./lib/src/at32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClockType* RCC_Clocks)
 699:./lib/src/at32f4xx_rcc.c **** {
 859              		.loc 1 699 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 864              		.loc 1 699 1 is_stmt 0 view .LVU205
 865 0000 30B4     		push	{r4, r5}
 866              	.LCFI2:
 867              		.cfi_def_cfa_offset 8
 868              		.cfi_offset 4, -8
 869              		.cfi_offset 5, -4
 700:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F415xx) || defined (AT32F421xx)
 701:./lib/src/at32f4xx_rcc.c ****   uint32_t pllcfgen = 0, pllns = 0, pllms = 0, pllfr = 0;
 870              		.loc 1 701 3 is_stmt 1 view .LVU206
 871              	.LVL53:
 702:./lib/src/at32f4xx_rcc.c ****   uint32_t pllsrcfreq = 0, retfr = 0; 
 872              		.loc 1 702 3 view .LVU207
 703:./lib/src/at32f4xx_rcc.c **** #endif
 704:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F403Axx)|| defined (AT32F407xx)
 705:./lib/src/at32f4xx_rcc.c ****   uint32_t prediv = 0;
 706:./lib/src/at32f4xx_rcc.c **** #endif
ARM GAS  /tmp/ccdLBtdD.s 			page 28


 707:./lib/src/at32f4xx_rcc.c ****   uint32_t tmp = 0, pllmult = 0, pllrefclk = 0, psc = 0;
 873              		.loc 1 707 3 view .LVU208
 708:./lib/src/at32f4xx_rcc.c **** 
 709:./lib/src/at32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 710:./lib/src/at32f4xx_rcc.c ****   tmp = RCC->CFG & RCC_CFG_SYSCLKSTS;
 874              		.loc 1 710 3 view .LVU209
 875              		.loc 1 710 12 is_stmt 0 view .LVU210
 876 0002 5C4B     		ldr	r3, .L98
 877 0004 5B68     		ldr	r3, [r3, #4]
 878              		.loc 1 710 7 view .LVU211
 879 0006 03F00C03 		and	r3, r3, #12
 880              	.LVL54:
 711:./lib/src/at32f4xx_rcc.c **** 
 712:./lib/src/at32f4xx_rcc.c ****   switch (tmp)
 881              		.loc 1 712 3 is_stmt 1 view .LVU212
 882 000a 042B     		cmp	r3, #4
 883 000c 18D0     		beq	.L68
 884 000e 082B     		cmp	r3, #8
 885 0010 50D0     		beq	.L69
 886 0012 13B1     		cbz	r3, .L95
 713:./lib/src/at32f4xx_rcc.c ****   {
 714:./lib/src/at32f4xx_rcc.c ****   case 0x00:  /* HSI used as system clock */
 715:./lib/src/at32f4xx_rcc.c **** #if !defined (AT32F403xx)
 716:./lib/src/at32f4xx_rcc.c ****     if(BIT_READ(RCC->MISC, RCC_HSI_DIV_EN) && BIT_READ(RCC->MISC2, RCC_HSI_SYS_CTRL))
 717:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE * 6;
 718:./lib/src/at32f4xx_rcc.c ****     else
 719:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE;
 720:./lib/src/at32f4xx_rcc.c **** #else
 721:./lib/src/at32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Freq = HSI_VALUE;
 722:./lib/src/at32f4xx_rcc.c **** #endif
 723:./lib/src/at32f4xx_rcc.c ****     break;
 724:./lib/src/at32f4xx_rcc.c **** 
 725:./lib/src/at32f4xx_rcc.c ****   case 0x04:  /* HSE used as system clock */
 726:./lib/src/at32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Freq = HSE_VALUE;
 727:./lib/src/at32f4xx_rcc.c ****     break;
 728:./lib/src/at32f4xx_rcc.c **** 
 729:./lib/src/at32f4xx_rcc.c ****   case 0x08:  /* PLL used as system clock */
 730:./lib/src/at32f4xx_rcc.c ****     pllrefclk = RCC->CFG & RCC_CFG_PLLRC;
 731:./lib/src/at32f4xx_rcc.c **** 
 732:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F415xx) || defined (AT32F421xx)
 733:./lib/src/at32f4xx_rcc.c ****     /* Get_ClocksFreq for PLLconfig2 */
 734:./lib/src/at32f4xx_rcc.c ****     pllcfgen = BIT_READ(RCC->PLL, PLL_CFGEN_MASK);
 735:./lib/src/at32f4xx_rcc.c **** 
 736:./lib/src/at32f4xx_rcc.c ****     if(pllcfgen == PLL_CFGEN_ENABLE)
 737:./lib/src/at32f4xx_rcc.c ****     {
 738:./lib/src/at32f4xx_rcc.c ****       pllns = BIT_READ(RCC->PLL, PLL_NS_MASK);
 739:./lib/src/at32f4xx_rcc.c ****       pllms = BIT_READ(RCC->PLL, PLL_MS_MASK);
 740:./lib/src/at32f4xx_rcc.c ****       pllfr = BIT_READ(RCC->PLL, PLL_FR_MASK);
 741:./lib/src/at32f4xx_rcc.c **** 
 742:./lib/src/at32f4xx_rcc.c ****       RCC_FR_VALUE(pllfr, retfr);
 743:./lib/src/at32f4xx_rcc.c **** 
 744:./lib/src/at32f4xx_rcc.c ****       if (pllrefclk == 0x00)
 745:./lib/src/at32f4xx_rcc.c ****       {
 746:./lib/src/at32f4xx_rcc.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 747:./lib/src/at32f4xx_rcc.c ****         pllsrcfreq = (HSI_VALUE >> 1);
 748:./lib/src/at32f4xx_rcc.c ****       }
 749:./lib/src/at32f4xx_rcc.c ****       else
ARM GAS  /tmp/ccdLBtdD.s 			page 29


 750:./lib/src/at32f4xx_rcc.c ****       {
 751:./lib/src/at32f4xx_rcc.c ****         /* HSE selected as PLL clock entry */
 752:./lib/src/at32f4xx_rcc.c ****         if ((RCC->CFG & RCC_CFG_PLLHSEPSC) != (uint32_t)RESET)
 753:./lib/src/at32f4xx_rcc.c ****         {
 754:./lib/src/at32f4xx_rcc.c ****           pllsrcfreq = (HSE_VALUE >> 1);
 755:./lib/src/at32f4xx_rcc.c ****         }
 756:./lib/src/at32f4xx_rcc.c ****         else
 757:./lib/src/at32f4xx_rcc.c ****         {
 758:./lib/src/at32f4xx_rcc.c ****           pllsrcfreq = HSE_VALUE;
 759:./lib/src/at32f4xx_rcc.c ****         }
 760:./lib/src/at32f4xx_rcc.c ****       }
 761:./lib/src/at32f4xx_rcc.c ****         
 762:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = (pllsrcfreq * (pllns >> PLL_NS_POS)) / \
 763:./lib/src/at32f4xx_rcc.c ****       ((pllms >> PLL_MS_POS) * retfr);
 764:./lib/src/at32f4xx_rcc.c ****     }else
 765:./lib/src/at32f4xx_rcc.c **** #endif
 766:./lib/src/at32f4xx_rcc.c ****     {
 767:./lib/src/at32f4xx_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 768:./lib/src/at32f4xx_rcc.c ****       pllmult = BIT_READ(RCC->CFG, RCC_CFG_PLLMULT);
 769:./lib/src/at32f4xx_rcc.c ****       pllmult = RCC_GET_PLLMULT(pllmult);
 770:./lib/src/at32f4xx_rcc.c ****   
 771:./lib/src/at32f4xx_rcc.c ****       if (pllrefclk == 0x00)
 772:./lib/src/at32f4xx_rcc.c ****       {
 773:./lib/src/at32f4xx_rcc.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 774:./lib/src/at32f4xx_rcc.c ****         RCC_Clocks->SYSCLK_Freq = (HSI_VALUE >> 1) * pllmult;
 775:./lib/src/at32f4xx_rcc.c ****       }
 776:./lib/src/at32f4xx_rcc.c ****       else
 777:./lib/src/at32f4xx_rcc.c ****       {
 778:./lib/src/at32f4xx_rcc.c ****         /* HSE selected as PLL clock entry */
 779:./lib/src/at32f4xx_rcc.c ****         if ((RCC->CFG & RCC_CFG_PLLHSEPSC) != (uint32_t)RESET)
 780:./lib/src/at32f4xx_rcc.c ****         {
 781:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F403Axx)|| defined (AT32F407xx)
 782:./lib/src/at32f4xx_rcc.c ****           prediv = (RCC->MISC2 & RCC_HSE_DIV_MASK);
 783:./lib/src/at32f4xx_rcc.c ****           prediv = prediv >> RCC_HSE_DIV_POS;
 784:./lib/src/at32f4xx_rcc.c ****           /* HSE oscillator clock divided by 2 */
 785:./lib/src/at32f4xx_rcc.c ****           RCC_Clocks->SYSCLK_Freq = (HSE_VALUE / (prediv + 2)) * pllmult;
 786:./lib/src/at32f4xx_rcc.c **** #else
 787:./lib/src/at32f4xx_rcc.c ****           /* HSE oscillator clock divided by 2 */
 788:./lib/src/at32f4xx_rcc.c ****           RCC_Clocks->SYSCLK_Freq = (HSE_VALUE >> 1) * pllmult;
 789:./lib/src/at32f4xx_rcc.c **** #endif
 790:./lib/src/at32f4xx_rcc.c ****         }
 791:./lib/src/at32f4xx_rcc.c ****         else
 792:./lib/src/at32f4xx_rcc.c ****         {
 793:./lib/src/at32f4xx_rcc.c ****           RCC_Clocks->SYSCLK_Freq = HSE_VALUE * pllmult;
 794:./lib/src/at32f4xx_rcc.c ****         }
 795:./lib/src/at32f4xx_rcc.c ****       }
 796:./lib/src/at32f4xx_rcc.c ****     }
 797:./lib/src/at32f4xx_rcc.c **** #if !defined (AT32F415xx) && !defined (AT32F421xx)
 798:./lib/src/at32f4xx_rcc.c ****     if (((RCC->CFG & RCC_CFG_PLLRANGE) == 0) && (RCC_Clocks->SYSCLK_Freq > RCC_PLL_RANGE))
 799:./lib/src/at32f4xx_rcc.c ****     {
 800:./lib/src/at32f4xx_rcc.c ****       /* Not setup PLLRANGE, fixed in 72 MHz */
 801:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = RCC_PLL_RANGE;
 802:./lib/src/at32f4xx_rcc.c ****     }
 803:./lib/src/at32f4xx_rcc.c **** #endif
 804:./lib/src/at32f4xx_rcc.c ****     break;
 805:./lib/src/at32f4xx_rcc.c **** 
 806:./lib/src/at32f4xx_rcc.c ****   default:
ARM GAS  /tmp/ccdLBtdD.s 			page 30


 807:./lib/src/at32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Freq = HSI_VALUE;
 887              		.loc 1 807 5 view .LVU213
 888              		.loc 1 807 29 is_stmt 0 view .LVU214
 889 0014 584B     		ldr	r3, .L98+4
 890              	.LVL55:
 891              		.loc 1 807 29 view .LVU215
 892 0016 0360     		str	r3, [r0]
 808:./lib/src/at32f4xx_rcc.c ****     break;
 893              		.loc 1 808 5 is_stmt 1 view .LVU216
 894 0018 14E0     		b	.L72
 895              	.LVL56:
 896              	.L95:
 716:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE * 6;
 897              		.loc 1 716 5 view .LVU217
 716:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE * 6;
 898              		.loc 1 716 8 is_stmt 0 view .LVU218
 899 001a 03F18043 		add	r3, r3, #1073741824
 900              	.LVL57:
 716:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE * 6;
 901              		.loc 1 716 8 view .LVU219
 902 001e 03F50433 		add	r3, r3, #135168
 903              	.LVL58:
 716:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE * 6;
 904              		.loc 1 716 8 view .LVU220
 905 0022 1B6B     		ldr	r3, [r3, #48]
 906              	.LVL59:
 716:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE * 6;
 907              		.loc 1 716 7 view .LVU221
 908 0024 13F0007F 		tst	r3, #33554432
 909 0028 07D0     		beq	.L71
 716:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE * 6;
 910              		.loc 1 716 47 discriminator 1 view .LVU222
 911 002a 524B     		ldr	r3, .L98
 912 002c 5B6D     		ldr	r3, [r3, #84]
 716:./lib/src/at32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Freq = HSI_VALUE * 6;
 913              		.loc 1 716 44 discriminator 1 view .LVU223
 914 002e 13F4007F 		tst	r3, #512
 915 0032 02D0     		beq	.L71
 717:./lib/src/at32f4xx_rcc.c ****     else
 916              		.loc 1 717 7 is_stmt 1 view .LVU224
 717:./lib/src/at32f4xx_rcc.c ****     else
 917              		.loc 1 717 31 is_stmt 0 view .LVU225
 918 0034 514B     		ldr	r3, .L98+8
 919 0036 0360     		str	r3, [r0]
 920 0038 04E0     		b	.L72
 921              	.L71:
 719:./lib/src/at32f4xx_rcc.c **** #else
 922              		.loc 1 719 7 is_stmt 1 view .LVU226
 719:./lib/src/at32f4xx_rcc.c **** #else
 923              		.loc 1 719 31 is_stmt 0 view .LVU227
 924 003a 4F4B     		ldr	r3, .L98+4
 925 003c 0360     		str	r3, [r0]
 926 003e 01E0     		b	.L72
 927              	.LVL60:
 928              	.L68:
 726:./lib/src/at32f4xx_rcc.c ****     break;
 929              		.loc 1 726 5 is_stmt 1 view .LVU228
ARM GAS  /tmp/ccdLBtdD.s 			page 31


 726:./lib/src/at32f4xx_rcc.c ****     break;
 930              		.loc 1 726 29 is_stmt 0 view .LVU229
 931 0040 4D4B     		ldr	r3, .L98+4
 932              	.LVL61:
 726:./lib/src/at32f4xx_rcc.c ****     break;
 933              		.loc 1 726 29 view .LVU230
 934 0042 0360     		str	r3, [r0]
 727:./lib/src/at32f4xx_rcc.c **** 
 935              		.loc 1 727 5 is_stmt 1 view .LVU231
 936              	.LVL62:
 937              	.L72:
 809:./lib/src/at32f4xx_rcc.c ****   }
 810:./lib/src/at32f4xx_rcc.c **** 
 811:./lib/src/at32f4xx_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
 812:./lib/src/at32f4xx_rcc.c ****   /* Get HCLK prescaler */
 813:./lib/src/at32f4xx_rcc.c ****   tmp = (RCC->CFG & (RCC_CFG_AHBPSC ^ RCC_CFG_AHBPSC_3)) >> 4;
 938              		.loc 1 813 3 view .LVU232
 939              		.loc 1 813 13 is_stmt 0 view .LVU233
 940 0044 4B49     		ldr	r1, .L98
 941 0046 4A68     		ldr	r2, [r1, #4]
 942              		.loc 1 813 7 view .LVU234
 943 0048 C2F30212 		ubfx	r2, r2, #4, #3
 944              	.LVL63:
 814:./lib/src/at32f4xx_rcc.c ****   psc = (RCC->CFG & RCC_CFG_AHBPSC_3) ? APBAHBPscTable[tmp] : 0;
 945              		.loc 1 814 3 is_stmt 1 view .LVU235
 946              		.loc 1 814 13 is_stmt 0 view .LVU236
 947 004c 4B68     		ldr	r3, [r1, #4]
 948              		.loc 1 814 61 view .LVU237
 949 004e 13F08003 		ands	r3, r3, #128
 950 0052 01D0     		beq	.L85
 951              		.loc 1 814 55 discriminator 1 view .LVU238
 952 0054 4A4B     		ldr	r3, .L98+12
 953 0056 9B5C     		ldrb	r3, [r3, r2]	@ zero_extendqisi2
 954              	.L85:
 955              	.LVL64:
 815:./lib/src/at32f4xx_rcc.c **** 
 816:./lib/src/at32f4xx_rcc.c ****   /* HCLK clock frequency */
 817:./lib/src/at32f4xx_rcc.c ****   RCC_Clocks->AHBCLK_Freq = RCC_Clocks->SYSCLK_Freq >> psc;
 956              		.loc 1 817 3 is_stmt 1 discriminator 4 view .LVU239
 957              		.loc 1 817 39 is_stmt 0 discriminator 4 view .LVU240
 958 0058 0268     		ldr	r2, [r0]
 959              	.LVL65:
 960              		.loc 1 817 53 discriminator 4 view .LVU241
 961 005a 22FA03F3 		lsr	r3, r2, r3
 962              	.LVL66:
 963              		.loc 1 817 27 discriminator 4 view .LVU242
 964 005e 4360     		str	r3, [r0, #4]
 818:./lib/src/at32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 819:./lib/src/at32f4xx_rcc.c ****   tmp = (RCC->CFG & (RCC_CFG_APB1PSC ^ RCC_CFG_APB1PSC_2)) >> 8;
 965              		.loc 1 819 3 is_stmt 1 discriminator 4 view .LVU243
 966              		.loc 1 819 13 is_stmt 0 discriminator 4 view .LVU244
 967 0060 444C     		ldr	r4, .L98
 968 0062 6168     		ldr	r1, [r4, #4]
 969              		.loc 1 819 7 discriminator 4 view .LVU245
 970 0064 C1F30121 		ubfx	r1, r1, #8, #2
 971              	.LVL67:
 820:./lib/src/at32f4xx_rcc.c ****   psc = (RCC->CFG & RCC_CFG_APB1PSC_2) ? APBAHBPscTable[tmp] : 0;
ARM GAS  /tmp/ccdLBtdD.s 			page 32


 972              		.loc 1 820 3 is_stmt 1 discriminator 4 view .LVU246
 973              		.loc 1 820 13 is_stmt 0 discriminator 4 view .LVU247
 974 0068 6268     		ldr	r2, [r4, #4]
 975              		.loc 1 820 62 discriminator 4 view .LVU248
 976 006a 12F48062 		ands	r2, r2, #1024
 977 006e 01D0     		beq	.L86
 978              		.loc 1 820 56 discriminator 1 view .LVU249
 979 0070 434A     		ldr	r2, .L98+12
 980 0072 525C     		ldrb	r2, [r2, r1]	@ zero_extendqisi2
 981              	.L86:
 982              	.LVL68:
 821:./lib/src/at32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 822:./lib/src/at32f4xx_rcc.c ****   RCC_Clocks->APB1CLK_Freq = RCC_Clocks->AHBCLK_Freq >> psc;
 983              		.loc 1 822 3 is_stmt 1 discriminator 4 view .LVU250
 984              		.loc 1 822 54 is_stmt 0 discriminator 4 view .LVU251
 985 0074 23FA02F2 		lsr	r2, r3, r2
 986              	.LVL69:
 987              		.loc 1 822 28 discriminator 4 view .LVU252
 988 0078 8260     		str	r2, [r0, #8]
 823:./lib/src/at32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 824:./lib/src/at32f4xx_rcc.c ****   tmp = (RCC->CFG & (RCC_CFG_APB2PSC ^ RCC_CFG_APB2PSC_2)) >> 11;
 989              		.loc 1 824 3 is_stmt 1 discriminator 4 view .LVU253
 990              		.loc 1 824 13 is_stmt 0 discriminator 4 view .LVU254
 991 007a 3E4C     		ldr	r4, .L98
 992 007c 6168     		ldr	r1, [r4, #4]
 993              	.LVL70:
 994              		.loc 1 824 7 discriminator 4 view .LVU255
 995 007e C1F3C121 		ubfx	r1, r1, #11, #2
 996              	.LVL71:
 825:./lib/src/at32f4xx_rcc.c ****   psc = (RCC->CFG & RCC_CFG_APB2PSC_2) ? APBAHBPscTable[tmp] : 0;
 997              		.loc 1 825 3 is_stmt 1 discriminator 4 view .LVU256
 998              		.loc 1 825 13 is_stmt 0 discriminator 4 view .LVU257
 999 0082 6268     		ldr	r2, [r4, #4]
 1000              		.loc 1 825 62 discriminator 4 view .LVU258
 1001 0084 12F40052 		ands	r2, r2, #8192
 1002 0088 01D0     		beq	.L87
 1003              		.loc 1 825 56 discriminator 1 view .LVU259
 1004 008a 3D4A     		ldr	r2, .L98+12
 1005 008c 525C     		ldrb	r2, [r2, r1]	@ zero_extendqisi2
 1006              	.L87:
 1007              	.LVL72:
 826:./lib/src/at32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 827:./lib/src/at32f4xx_rcc.c ****   RCC_Clocks->APB2CLK_Freq = RCC_Clocks->AHBCLK_Freq >> psc;
 1008              		.loc 1 827 3 is_stmt 1 discriminator 4 view .LVU260
 1009              		.loc 1 827 54 is_stmt 0 discriminator 4 view .LVU261
 1010 008e D340     		lsrs	r3, r3, r2
 1011              		.loc 1 827 28 discriminator 4 view .LVU262
 1012 0090 C360     		str	r3, [r0, #12]
 828:./lib/src/at32f4xx_rcc.c **** 
 829:./lib/src/at32f4xx_rcc.c ****   /* Get ADCCLK prescaler */
 830:./lib/src/at32f4xx_rcc.c ****   tmp = (RCC->CFG & CFG_ADCPSC_Set_Mask) >> CFG_ADCPSC_Pos;
 1013              		.loc 1 830 3 is_stmt 1 discriminator 4 view .LVU263
 1014              		.loc 1 830 13 is_stmt 0 discriminator 4 view .LVU264
 1015 0092 3849     		ldr	r1, .L98
 1016              	.LVL73:
 1017              		.loc 1 830 13 discriminator 4 view .LVU265
 1018 0094 4A68     		ldr	r2, [r1, #4]
ARM GAS  /tmp/ccdLBtdD.s 			page 33


 1019              	.LVL74:
 1020              		.loc 1 830 7 discriminator 4 view .LVU266
 1021 0096 C2F38132 		ubfx	r2, r2, #14, #2
 1022              	.LVL75:
 831:./lib/src/at32f4xx_rcc.c **** 
 832:./lib/src/at32f4xx_rcc.c ****   if (RCC->CFG & CFG_ADCPSCBit2_Set_Mask)
 1023              		.loc 1 832 3 is_stmt 1 discriminator 4 view .LVU267
 1024              		.loc 1 832 10 is_stmt 0 discriminator 4 view .LVU268
 1025 009a 4968     		ldr	r1, [r1, #4]
 1026              		.loc 1 832 6 discriminator 4 view .LVU269
 1027 009c 11F0805F 		tst	r1, #268435456
 1028 00a0 01D0     		beq	.L88
 833:./lib/src/at32f4xx_rcc.c ****   {
 834:./lib/src/at32f4xx_rcc.c ****     tmp |= CFG_ADCPSCBit2_IdxMask;
 1029              		.loc 1 834 5 is_stmt 1 view .LVU270
 1030              		.loc 1 834 9 is_stmt 0 view .LVU271
 1031 00a2 42F00402 		orr	r2, r2, #4
 1032              	.LVL76:
 1033              	.L88:
 835:./lib/src/at32f4xx_rcc.c ****   }
 836:./lib/src/at32f4xx_rcc.c **** 
 837:./lib/src/at32f4xx_rcc.c ****   psc = ADCPscTable[tmp];
 1034              		.loc 1 837 3 is_stmt 1 view .LVU272
 1035              		.loc 1 837 20 is_stmt 0 view .LVU273
 1036 00a6 3749     		ldr	r1, .L98+16
 1037 00a8 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1038              	.LVL77:
 838:./lib/src/at32f4xx_rcc.c ****   /* ADCCLK clock frequency */
 839:./lib/src/at32f4xx_rcc.c ****   RCC_Clocks->ADCCLK_Freq = RCC_Clocks->APB2CLK_Freq / psc;
 1039              		.loc 1 839 3 is_stmt 1 view .LVU274
 1040              		.loc 1 839 54 is_stmt 0 view .LVU275
 1041 00aa B3FBF2F3 		udiv	r3, r3, r2
 1042              		.loc 1 839 27 view .LVU276
 1043 00ae 0361     		str	r3, [r0, #16]
 840:./lib/src/at32f4xx_rcc.c **** }
 1044              		.loc 1 840 1 view .LVU277
 1045 00b0 30BC     		pop	{r4, r5}
 1046              	.LCFI3:
 1047              		.cfi_remember_state
 1048              		.cfi_restore 5
 1049              		.cfi_restore 4
 1050              		.cfi_def_cfa_offset 0
 1051 00b2 7047     		bx	lr
 1052              	.LVL78:
 1053              	.L69:
 1054              	.LCFI4:
 1055              		.cfi_restore_state
 730:./lib/src/at32f4xx_rcc.c **** 
 1056              		.loc 1 730 5 is_stmt 1 view .LVU278
 730:./lib/src/at32f4xx_rcc.c **** 
 1057              		.loc 1 730 20 is_stmt 0 view .LVU279
 1058 00b4 2F49     		ldr	r1, .L98
 1059 00b6 4A68     		ldr	r2, [r1, #4]
 730:./lib/src/at32f4xx_rcc.c **** 
 1060              		.loc 1 730 15 view .LVU280
 1061 00b8 02F48032 		and	r2, r2, #65536
 1062              	.LVL79:
ARM GAS  /tmp/ccdLBtdD.s 			page 34


 734:./lib/src/at32f4xx_rcc.c **** 
 1063              		.loc 1 734 5 is_stmt 1 view .LVU281
 734:./lib/src/at32f4xx_rcc.c **** 
 1064              		.loc 1 734 16 is_stmt 0 view .LVU282
 1065 00bc C96A     		ldr	r1, [r1, #44]
 1066              	.LVL80:
 736:./lib/src/at32f4xx_rcc.c ****     {
 1067              		.loc 1 736 5 is_stmt 1 view .LVU283
 736:./lib/src/at32f4xx_rcc.c ****     {
 1068              		.loc 1 736 7 is_stmt 0 view .LVU284
 1069 00be 0029     		cmp	r1, #0
 1070 00c0 11DB     		blt	.L96
 768:./lib/src/at32f4xx_rcc.c ****       pllmult = RCC_GET_PLLMULT(pllmult);
 1071              		.loc 1 768 7 is_stmt 1 view .LVU285
 768:./lib/src/at32f4xx_rcc.c ****       pllmult = RCC_GET_PLLMULT(pllmult);
 1072              		.loc 1 768 17 is_stmt 0 view .LVU286
 1073 00c2 2C4B     		ldr	r3, .L98
 1074              	.LVL81:
 768:./lib/src/at32f4xx_rcc.c ****       pllmult = RCC_GET_PLLMULT(pllmult);
 1075              		.loc 1 768 17 view .LVU287
 1076 00c4 5968     		ldr	r1, [r3, #4]
 1077              	.LVL82:
 768:./lib/src/at32f4xx_rcc.c ****       pllmult = RCC_GET_PLLMULT(pllmult);
 1078              		.loc 1 768 15 view .LVU288
 1079 00c6 304C     		ldr	r4, .L98+20
 1080 00c8 0C40     		ands	r4, r4, r1
 1081              	.LVL83:
 769:./lib/src/at32f4xx_rcc.c ****   
 1082              		.loc 1 769 7 is_stmt 1 view .LVU289
 769:./lib/src/at32f4xx_rcc.c ****   
 1083              		.loc 1 769 17 is_stmt 0 view .LVU290
 1084 00ca C4F38343 		ubfx	r3, r4, #18, #4
 1085 00ce 43EA5463 		orr	r3, r3, r4, lsr #25
 1086 00d2 11F0C04F 		tst	r1, #1610612736
 1087 00d6 36D1     		bne	.L92
 769:./lib/src/at32f4xx_rcc.c ****   
 1088              		.loc 1 769 17 discriminator 1 view .LVU291
 1089 00d8 01F47011 		and	r1, r1, #3932160
 1090 00dc B1F5701F 		cmp	r1, #3932160
 1091 00e0 2FD0     		beq	.L97
 769:./lib/src/at32f4xx_rcc.c ****   
 1092              		.loc 1 769 17 view .LVU292
 1093 00e2 0221     		movs	r1, #2
 1094 00e4 30E0     		b	.L82
 1095              	.LVL84:
 1096              	.L96:
 738:./lib/src/at32f4xx_rcc.c ****       pllms = BIT_READ(RCC->PLL, PLL_MS_MASK);
 1097              		.loc 1 738 7 is_stmt 1 view .LVU293
 738:./lib/src/at32f4xx_rcc.c ****       pllms = BIT_READ(RCC->PLL, PLL_MS_MASK);
 1098              		.loc 1 738 15 is_stmt 0 view .LVU294
 1099 00e6 234C     		ldr	r4, .L98
 1100 00e8 E16A     		ldr	r1, [r4, #44]
 1101              	.LVL85:
 739:./lib/src/at32f4xx_rcc.c ****       pllfr = BIT_READ(RCC->PLL, PLL_FR_MASK);
 1102              		.loc 1 739 7 is_stmt 1 view .LVU295
 739:./lib/src/at32f4xx_rcc.c ****       pllfr = BIT_READ(RCC->PLL, PLL_FR_MASK);
 1103              		.loc 1 739 15 is_stmt 0 view .LVU296
ARM GAS  /tmp/ccdLBtdD.s 			page 35


 1104 00ea E56A     		ldr	r5, [r4, #44]
 1105              	.LVL86:
 740:./lib/src/at32f4xx_rcc.c **** 
 1106              		.loc 1 740 7 is_stmt 1 view .LVU297
 740:./lib/src/at32f4xx_rcc.c **** 
 1107              		.loc 1 740 15 is_stmt 0 view .LVU298
 1108 00ec E46A     		ldr	r4, [r4, #44]
 740:./lib/src/at32f4xx_rcc.c **** 
 1109              		.loc 1 740 13 view .LVU299
 1110 00ee 04F00704 		and	r4, r4, #7
 1111              	.LVL87:
 742:./lib/src/at32f4xx_rcc.c **** 
 1112              		.loc 1 742 7 is_stmt 1 view .LVU300
 742:./lib/src/at32f4xx_rcc.c **** 
 1113              		.loc 1 742 7 view .LVU301
 1114 00f2 013C     		subs	r4, r4, #1
 1115              	.LVL88:
 742:./lib/src/at32f4xx_rcc.c **** 
 1116              		.loc 1 742 7 is_stmt 0 view .LVU302
 1117 00f4 042C     		cmp	r4, #4
 1118 00f6 04D8     		bhi	.L74
 1119 00f8 DFE804F0 		tbb	[pc, r4]
 1120              	.L76:
 1121 00fc 0B       		.byte	(.L89-.L76)/2
 1122 00fd 05       		.byte	(.L79-.L76)/2
 1123 00fe 0C       		.byte	(.L80-.L76)/2
 1124 00ff 07       		.byte	(.L77-.L76)/2
 1125 0100 09       		.byte	(.L75-.L76)/2
 1126 0101 00       		.p2align 1
 1127              	.L74:
 1128 0102 0123     		movs	r3, #1
 1129              	.LVL89:
 742:./lib/src/at32f4xx_rcc.c **** 
 1130              		.loc 1 742 7 view .LVU303
 1131 0104 06E0     		b	.L80
 1132              	.LVL90:
 1133              	.L79:
 742:./lib/src/at32f4xx_rcc.c **** 
 1134              		.loc 1 742 7 is_stmt 1 discriminator 3 view .LVU304
 742:./lib/src/at32f4xx_rcc.c **** 
 1135              		.loc 1 742 7 discriminator 3 view .LVU305
 1136 0106 0423     		movs	r3, #4
 1137              	.LVL91:
 742:./lib/src/at32f4xx_rcc.c **** 
 1138              		.loc 1 742 7 is_stmt 0 discriminator 3 view .LVU306
 1139 0108 04E0     		b	.L80
 1140              	.LVL92:
 1141              	.L77:
 742:./lib/src/at32f4xx_rcc.c **** 
 1142              		.loc 1 742 7 is_stmt 1 discriminator 5 view .LVU307
 742:./lib/src/at32f4xx_rcc.c **** 
 1143              		.loc 1 742 7 discriminator 5 view .LVU308
 1144 010a 1023     		movs	r3, #16
 1145              	.LVL93:
 742:./lib/src/at32f4xx_rcc.c **** 
 1146              		.loc 1 742 7 is_stmt 0 discriminator 5 view .LVU309
 1147 010c 02E0     		b	.L80
ARM GAS  /tmp/ccdLBtdD.s 			page 36


 1148              	.LVL94:
 1149              	.L75:
 742:./lib/src/at32f4xx_rcc.c **** 
 1150              		.loc 1 742 7 is_stmt 1 discriminator 6 view .LVU310
 742:./lib/src/at32f4xx_rcc.c **** 
 1151              		.loc 1 742 7 discriminator 6 view .LVU311
 1152 010e 2023     		movs	r3, #32
 1153              	.LVL95:
 742:./lib/src/at32f4xx_rcc.c **** 
 1154              		.loc 1 742 7 is_stmt 0 discriminator 6 view .LVU312
 1155 0110 00E0     		b	.L80
 1156              	.LVL96:
 1157              	.L89:
 742:./lib/src/at32f4xx_rcc.c **** 
 1158              		.loc 1 742 7 view .LVU313
 1159 0112 0223     		movs	r3, #2
 1160              	.LVL97:
 1161              	.L80:
 742:./lib/src/at32f4xx_rcc.c **** 
 1162              		.loc 1 742 7 is_stmt 1 discriminator 1 view .LVU314
 744:./lib/src/at32f4xx_rcc.c ****       {
 1163              		.loc 1 744 7 discriminator 1 view .LVU315
 744:./lib/src/at32f4xx_rcc.c ****       {
 1164              		.loc 1 744 10 is_stmt 0 discriminator 1 view .LVU316
 1165 0114 32B1     		cbz	r2, .L90
 752:./lib/src/at32f4xx_rcc.c ****         {
 1166              		.loc 1 752 9 is_stmt 1 view .LVU317
 752:./lib/src/at32f4xx_rcc.c ****         {
 1167              		.loc 1 752 17 is_stmt 0 view .LVU318
 1168 0116 174A     		ldr	r2, .L98
 1169              	.LVL98:
 752:./lib/src/at32f4xx_rcc.c ****         {
 1170              		.loc 1 752 17 view .LVU319
 1171 0118 5268     		ldr	r2, [r2, #4]
 752:./lib/src/at32f4xx_rcc.c ****         {
 1172              		.loc 1 752 12 view .LVU320
 1173 011a 12F4003F 		tst	r2, #131072
 1174 011e 0ED0     		beq	.L91
 754:./lib/src/at32f4xx_rcc.c ****         }
 1175              		.loc 1 754 22 view .LVU321
 1176 0120 1A4C     		ldr	r4, .L98+24
 1177              	.LVL99:
 754:./lib/src/at32f4xx_rcc.c ****         }
 1178              		.loc 1 754 22 view .LVU322
 1179 0122 00E0     		b	.L81
 1180              	.LVL100:
 1181              	.L90:
 747:./lib/src/at32f4xx_rcc.c ****       }
 1182              		.loc 1 747 20 view .LVU323
 1183 0124 194C     		ldr	r4, .L98+24
 1184              	.LVL101:
 1185              	.L81:
 762:./lib/src/at32f4xx_rcc.c ****       ((pllms >> PLL_MS_POS) * retfr);
 1186              		.loc 1 762 7 is_stmt 1 view .LVU324
 762:./lib/src/at32f4xx_rcc.c ****       ((pllms >> PLL_MS_POS) * retfr);
 1187              		.loc 1 762 54 is_stmt 0 view .LVU325
 1188 0126 C1F30722 		ubfx	r2, r1, #8, #8
ARM GAS  /tmp/ccdLBtdD.s 			page 37


 762:./lib/src/at32f4xx_rcc.c ****       ((pllms >> PLL_MS_POS) * retfr);
 1189              		.loc 1 762 45 view .LVU326
 1190 012a 04FB02F2 		mul	r2, r4, r2
 763:./lib/src/at32f4xx_rcc.c ****     }else
 1191              		.loc 1 763 15 view .LVU327
 1192 012e C5F30311 		ubfx	r1, r5, #4, #4
 1193              	.LVL102:
 763:./lib/src/at32f4xx_rcc.c ****     }else
 1194              		.loc 1 763 30 view .LVU328
 1195 0132 01FB03F3 		mul	r3, r1, r3
 1196              	.LVL103:
 762:./lib/src/at32f4xx_rcc.c ****       ((pllms >> PLL_MS_POS) * retfr);
 1197              		.loc 1 762 70 view .LVU329
 1198 0136 B2FBF3F3 		udiv	r3, r2, r3
 762:./lib/src/at32f4xx_rcc.c ****       ((pllms >> PLL_MS_POS) * retfr);
 1199              		.loc 1 762 31 view .LVU330
 1200 013a 0360     		str	r3, [r0]
 1201 013c 82E7     		b	.L72
 1202              	.LVL104:
 1203              	.L91:
 758:./lib/src/at32f4xx_rcc.c ****         }
 1204              		.loc 1 758 22 view .LVU331
 1205 013e 0E4C     		ldr	r4, .L98+4
 1206              	.LVL105:
 758:./lib/src/at32f4xx_rcc.c ****         }
 1207              		.loc 1 758 22 view .LVU332
 1208 0140 F1E7     		b	.L81
 1209              	.LVL106:
 1210              	.L97:
 769:./lib/src/at32f4xx_rcc.c ****   
 1211              		.loc 1 769 17 view .LVU333
 1212 0142 0121     		movs	r1, #1
 1213 0144 00E0     		b	.L82
 1214              	.L92:
 1215 0146 0121     		movs	r1, #1
 1216              	.L82:
 769:./lib/src/at32f4xx_rcc.c ****   
 1217              		.loc 1 769 15 discriminator 6 view .LVU334
 1218 0148 0B44     		add	r3, r3, r1
 1219              	.LVL107:
 771:./lib/src/at32f4xx_rcc.c ****       {
 1220              		.loc 1 771 7 is_stmt 1 discriminator 6 view .LVU335
 771:./lib/src/at32f4xx_rcc.c ****       {
 1221              		.loc 1 771 10 is_stmt 0 discriminator 6 view .LVU336
 1222 014a 22B9     		cbnz	r2, .L83
 774:./lib/src/at32f4xx_rcc.c ****       }
 1223              		.loc 1 774 9 is_stmt 1 view .LVU337
 774:./lib/src/at32f4xx_rcc.c ****       }
 1224              		.loc 1 774 52 is_stmt 0 view .LVU338
 1225 014c 0F4A     		ldr	r2, .L98+24
 1226              	.LVL108:
 774:./lib/src/at32f4xx_rcc.c ****       }
 1227              		.loc 1 774 52 view .LVU339
 1228 014e 02FB03F3 		mul	r3, r2, r3
 1229              	.LVL109:
 774:./lib/src/at32f4xx_rcc.c ****       }
 1230              		.loc 1 774 33 view .LVU340
ARM GAS  /tmp/ccdLBtdD.s 			page 38


 1231 0152 0360     		str	r3, [r0]
 1232 0154 76E7     		b	.L72
 1233              	.LVL110:
 1234              	.L83:
 779:./lib/src/at32f4xx_rcc.c ****         {
 1235              		.loc 1 779 9 is_stmt 1 view .LVU341
 779:./lib/src/at32f4xx_rcc.c ****         {
 1236              		.loc 1 779 17 is_stmt 0 view .LVU342
 1237 0156 074A     		ldr	r2, .L98
 1238              	.LVL111:
 779:./lib/src/at32f4xx_rcc.c ****         {
 1239              		.loc 1 779 17 view .LVU343
 1240 0158 5268     		ldr	r2, [r2, #4]
 779:./lib/src/at32f4xx_rcc.c ****         {
 1241              		.loc 1 779 12 view .LVU344
 1242 015a 12F4003F 		tst	r2, #131072
 1243 015e 04D0     		beq	.L84
 788:./lib/src/at32f4xx_rcc.c **** #endif
 1244              		.loc 1 788 11 is_stmt 1 view .LVU345
 788:./lib/src/at32f4xx_rcc.c **** #endif
 1245              		.loc 1 788 54 is_stmt 0 view .LVU346
 1246 0160 0A4A     		ldr	r2, .L98+24
 1247 0162 02FB03F3 		mul	r3, r2, r3
 1248              	.LVL112:
 788:./lib/src/at32f4xx_rcc.c **** #endif
 1249              		.loc 1 788 35 view .LVU347
 1250 0166 0360     		str	r3, [r0]
 1251 0168 6CE7     		b	.L72
 1252              	.LVL113:
 1253              	.L84:
 793:./lib/src/at32f4xx_rcc.c ****         }
 1254              		.loc 1 793 11 is_stmt 1 view .LVU348
 793:./lib/src/at32f4xx_rcc.c ****         }
 1255              		.loc 1 793 47 is_stmt 0 view .LVU349
 1256 016a 034A     		ldr	r2, .L98+4
 1257 016c 02FB03F3 		mul	r3, r2, r3
 1258              	.LVL114:
 793:./lib/src/at32f4xx_rcc.c ****         }
 1259              		.loc 1 793 35 view .LVU350
 1260 0170 0360     		str	r3, [r0]
 1261 0172 67E7     		b	.L72
 1262              	.L99:
 1263              		.align	2
 1264              	.L98:
 1265 0174 00100240 		.word	1073876992
 1266 0178 00127A00 		.word	8000000
 1267 017c 006CDC02 		.word	48000000
 1268 0180 00000000 		.word	.LANCHOR0
 1269 0184 00000000 		.word	.LANCHOR1
 1270 0188 00003C60 		.word	1614544896
 1271 018c 00093D00 		.word	4000000
 1272              		.cfi_endproc
 1273              	.LFE143:
 1275              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 1276              		.align	1
 1277              		.global	RCC_AHBPeriphClockCmd
 1278              		.syntax unified
ARM GAS  /tmp/ccdLBtdD.s 			page 39


 1279              		.thumb
 1280              		.thumb_func
 1281              		.fpu fpv4-sp-d16
 1283              	RCC_AHBPeriphClockCmd:
 1284              	.LVL115:
 1285              	.LFB144:
 841:./lib/src/at32f4xx_rcc.c **** 
 842:./lib/src/at32f4xx_rcc.c **** /**
 843:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
 844:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
 845:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be any combination of the
 846:./lib/src/at32f4xx_rcc.c ****   *   following values:
 847:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_DMA1
 848:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_DMA2
 849:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_SRAM
 850:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_FLASH
 851:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_CRC
 852:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_XMC
 853:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_SDIO1
 854:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_SDIO2
 855:./lib/src/at32f4xx_rcc.c ****   *   Only for F421
 856:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_GPIOA
 857:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_GPIOB
 858:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_GPIOC
 859:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_GPIOF
 860:./lib/src/at32f4xx_rcc.c ****   *
 861:./lib/src/at32f4xx_rcc.c ****   * @note SRAM and FLASH clock can be disabled only during sleep mode.
 862:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
 863:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 864:./lib/src/at32f4xx_rcc.c ****   * @retval None
 865:./lib/src/at32f4xx_rcc.c ****   */
 866:./lib/src/at32f4xx_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
 867:./lib/src/at32f4xx_rcc.c **** {
 1286              		.loc 1 867 1 is_stmt 1 view -0
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 0
 1289              		@ frame_needed = 0, uses_anonymous_args = 0
 1290              		@ link register save eliminated.
 868:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 869:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
 1291              		.loc 1 869 3 view .LVU352
 870:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1292              		.loc 1 870 3 view .LVU353
 871:./lib/src/at32f4xx_rcc.c **** 
 872:./lib/src/at32f4xx_rcc.c ****   if (NewState != DISABLE)
 1293              		.loc 1 872 3 view .LVU354
 1294              		.loc 1 872 6 is_stmt 0 view .LVU355
 1295 0000 21B1     		cbz	r1, .L101
 873:./lib/src/at32f4xx_rcc.c ****   {
 874:./lib/src/at32f4xx_rcc.c ****     RCC->AHBEN |= RCC_AHBPeriph;
 1296              		.loc 1 874 5 is_stmt 1 view .LVU356
 1297              		.loc 1 874 16 is_stmt 0 view .LVU357
 1298 0002 054A     		ldr	r2, .L103
 1299 0004 5369     		ldr	r3, [r2, #20]
 1300 0006 1843     		orrs	r0, r0, r3
 1301              	.LVL116:
 1302              		.loc 1 874 16 view .LVU358
ARM GAS  /tmp/ccdLBtdD.s 			page 40


 1303 0008 5061     		str	r0, [r2, #20]
 1304 000a 7047     		bx	lr
 1305              	.LVL117:
 1306              	.L101:
 875:./lib/src/at32f4xx_rcc.c ****   }
 876:./lib/src/at32f4xx_rcc.c ****   else
 877:./lib/src/at32f4xx_rcc.c ****   {
 878:./lib/src/at32f4xx_rcc.c ****     RCC->AHBEN &= ~RCC_AHBPeriph;
 1307              		.loc 1 878 5 is_stmt 1 view .LVU359
 1308              		.loc 1 878 16 is_stmt 0 view .LVU360
 1309 000c 024A     		ldr	r2, .L103
 1310 000e 5369     		ldr	r3, [r2, #20]
 1311 0010 23EA0000 		bic	r0, r3, r0
 1312              	.LVL118:
 1313              		.loc 1 878 16 view .LVU361
 1314 0014 5061     		str	r0, [r2, #20]
 879:./lib/src/at32f4xx_rcc.c ****   }
 880:./lib/src/at32f4xx_rcc.c **** }
 1315              		.loc 1 880 1 view .LVU362
 1316 0016 7047     		bx	lr
 1317              	.L104:
 1318              		.align	2
 1319              	.L103:
 1320 0018 00100240 		.word	1073876992
 1321              		.cfi_endproc
 1322              	.LFE144:
 1324              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1325              		.align	1
 1326              		.global	RCC_APB2PeriphClockCmd
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1330              		.fpu fpv4-sp-d16
 1332              	RCC_APB2PeriphClockCmd:
 1333              	.LVL119:
 1334              	.LFB145:
 881:./lib/src/at32f4xx_rcc.c **** 
 882:./lib/src/at32f4xx_rcc.c **** /**
 883:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
 884:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
 885:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be any combination of the following values:
 886:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2PERIPH_AFIO,   RCC_APB2PERIPH_GPIOA,   RCC_APB2PERIPH_GPIOB,
 887:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_GPIOC,  RCC_APB2PERIPH_GPIOD,   RCC_APB2PERIPH_GPIOE,
 888:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_GPIOF,  RCC_APB2PERIPH_GPIOG,   RCC_APB2PERIPH_ADC1,
 889:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_ADC2,   RCC_APB2PERIPH_TMR1,    RCC_APB2PERIPH_SPI1,
 890:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_TMR8,   RCC_APB2PERIPH_USART1,  RCC_APB2PERIPH_ADC3,
 891:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_TMR15,  RCC_APB2PERIPH_TMR9,    RCC_APB2PERIPH_TMR10,
 892:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_TMR11
 893:./lib/src/at32f4xx_rcc.c ****   *   Not for F421
 894:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2PERIPH_GPIOA,  RCC_APB2PERIPH_GPIOB,   RCC_APB2PERIPH_GPIOC,
 895:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_GPIOC,  RCC_APB2PERIPH_GPIOD,   RCC_APB2PERIPH_GPIOE,
 896:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_GPIOE,  RCC_APB2PERIPH_GPIOF,   RCC_APB2PERIPH_GPIOG
 897:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
 898:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 899:./lib/src/at32f4xx_rcc.c ****   * @retval None
 900:./lib/src/at32f4xx_rcc.c ****   */
 901:./lib/src/at32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
ARM GAS  /tmp/ccdLBtdD.s 			page 41


 902:./lib/src/at32f4xx_rcc.c **** {
 1335              		.loc 1 902 1 is_stmt 1 view -0
 1336              		.cfi_startproc
 1337              		@ args = 0, pretend = 0, frame = 0
 1338              		@ frame_needed = 0, uses_anonymous_args = 0
 1339              		@ link register save eliminated.
 903:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 904:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1340              		.loc 1 904 3 view .LVU364
 905:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1341              		.loc 1 905 3 view .LVU365
 906:./lib/src/at32f4xx_rcc.c **** 
 907:./lib/src/at32f4xx_rcc.c ****   if (NewState != DISABLE)
 1342              		.loc 1 907 3 view .LVU366
 1343              		.loc 1 907 6 is_stmt 0 view .LVU367
 1344 0000 21B1     		cbz	r1, .L106
 908:./lib/src/at32f4xx_rcc.c ****   {
 909:./lib/src/at32f4xx_rcc.c ****     RCC->APB2EN |= RCC_APB2Periph;
 1345              		.loc 1 909 5 is_stmt 1 view .LVU368
 1346              		.loc 1 909 17 is_stmt 0 view .LVU369
 1347 0002 054A     		ldr	r2, .L108
 1348 0004 9369     		ldr	r3, [r2, #24]
 1349 0006 1843     		orrs	r0, r0, r3
 1350              	.LVL120:
 1351              		.loc 1 909 17 view .LVU370
 1352 0008 9061     		str	r0, [r2, #24]
 1353 000a 7047     		bx	lr
 1354              	.LVL121:
 1355              	.L106:
 910:./lib/src/at32f4xx_rcc.c ****   }
 911:./lib/src/at32f4xx_rcc.c ****   else
 912:./lib/src/at32f4xx_rcc.c ****   {
 913:./lib/src/at32f4xx_rcc.c ****     RCC->APB2EN &= ~RCC_APB2Periph;
 1356              		.loc 1 913 5 is_stmt 1 view .LVU371
 1357              		.loc 1 913 17 is_stmt 0 view .LVU372
 1358 000c 024A     		ldr	r2, .L108
 1359 000e 9369     		ldr	r3, [r2, #24]
 1360 0010 23EA0000 		bic	r0, r3, r0
 1361              	.LVL122:
 1362              		.loc 1 913 17 view .LVU373
 1363 0014 9061     		str	r0, [r2, #24]
 914:./lib/src/at32f4xx_rcc.c ****   }
 915:./lib/src/at32f4xx_rcc.c **** }
 1364              		.loc 1 915 1 view .LVU374
 1365 0016 7047     		bx	lr
 1366              	.L109:
 1367              		.align	2
 1368              	.L108:
 1369 0018 00100240 		.word	1073876992
 1370              		.cfi_endproc
 1371              	.LFE145:
 1373              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1374              		.align	1
 1375              		.global	RCC_APB1PeriphClockCmd
 1376              		.syntax unified
 1377              		.thumb
 1378              		.thumb_func
ARM GAS  /tmp/ccdLBtdD.s 			page 42


 1379              		.fpu fpv4-sp-d16
 1381              	RCC_APB1PeriphClockCmd:
 1382              	.LVL123:
 1383              	.LFB146:
 916:./lib/src/at32f4xx_rcc.c **** 
 917:./lib/src/at32f4xx_rcc.c **** /**
 918:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
 919:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
 920:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be any combination of the following values:
 921:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB1PERIPH_TMR2,   RCC_APB1PERIPH_TMR3,   RCC_APB1PERIPH_TMR4,
 922:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_TMR5,   RCC_APB1PERIPH_TMR6,   RCC_APB1PERIPH_TMR7,
 923:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_WWDG,   RCC_APB1PERIPH_SPI2,   RCC_APB1PERIPH_SPI3,
 924:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_SPI4,   RCC_APB1PERIPH_USART2, RCC_APB1PERIPH_USART3,
 925:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1Periph_USART4, RCC_APB1Periph_USART5, RCC_APB1PERIPH_I2C1,
 926:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_I2C2,   RCC_APB1PERIPH_I2C3,   RCC_APB1PERIPH_USB,
 927:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_CAN1,   RCC_APB1PERIPH_BKP,    RCC_APB1PERIPH_PWR,
 928:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_DAC,    RCC_APB1PERIPH_TMR12,  RCC_APB1PERIPH_TMR13,
 929:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_TMR14
 930:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
 931:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 932:./lib/src/at32f4xx_rcc.c ****   * @retval None
 933:./lib/src/at32f4xx_rcc.c ****   */
 934:./lib/src/at32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
 935:./lib/src/at32f4xx_rcc.c **** {
 1384              		.loc 1 935 1 is_stmt 1 view -0
 1385              		.cfi_startproc
 1386              		@ args = 0, pretend = 0, frame = 0
 1387              		@ frame_needed = 0, uses_anonymous_args = 0
 1388              		@ link register save eliminated.
 936:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 937:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1389              		.loc 1 937 3 view .LVU376
 938:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1390              		.loc 1 938 3 view .LVU377
 939:./lib/src/at32f4xx_rcc.c **** 
 940:./lib/src/at32f4xx_rcc.c ****   if (NewState != DISABLE)
 1391              		.loc 1 940 3 view .LVU378
 1392              		.loc 1 940 6 is_stmt 0 view .LVU379
 1393 0000 21B1     		cbz	r1, .L111
 941:./lib/src/at32f4xx_rcc.c ****   {
 942:./lib/src/at32f4xx_rcc.c ****     RCC->APB1EN |= RCC_APB1Periph;
 1394              		.loc 1 942 5 is_stmt 1 view .LVU380
 1395              		.loc 1 942 17 is_stmt 0 view .LVU381
 1396 0002 054A     		ldr	r2, .L113
 1397 0004 D369     		ldr	r3, [r2, #28]
 1398 0006 1843     		orrs	r0, r0, r3
 1399              	.LVL124:
 1400              		.loc 1 942 17 view .LVU382
 1401 0008 D061     		str	r0, [r2, #28]
 1402 000a 7047     		bx	lr
 1403              	.LVL125:
 1404              	.L111:
 943:./lib/src/at32f4xx_rcc.c ****   }
 944:./lib/src/at32f4xx_rcc.c ****   else
 945:./lib/src/at32f4xx_rcc.c ****   {
 946:./lib/src/at32f4xx_rcc.c ****     RCC->APB1EN &= ~RCC_APB1Periph;
 1405              		.loc 1 946 5 is_stmt 1 view .LVU383
ARM GAS  /tmp/ccdLBtdD.s 			page 43


 1406              		.loc 1 946 17 is_stmt 0 view .LVU384
 1407 000c 024A     		ldr	r2, .L113
 1408 000e D369     		ldr	r3, [r2, #28]
 1409 0010 23EA0000 		bic	r0, r3, r0
 1410              	.LVL126:
 1411              		.loc 1 946 17 view .LVU385
 1412 0014 D061     		str	r0, [r2, #28]
 947:./lib/src/at32f4xx_rcc.c ****   }
 948:./lib/src/at32f4xx_rcc.c **** }
 1413              		.loc 1 948 1 view .LVU386
 1414 0016 7047     		bx	lr
 1415              	.L114:
 1416              		.align	2
 1417              	.L113:
 1418 0018 00100240 		.word	1073876992
 1419              		.cfi_endproc
 1420              	.LFE146:
 1422              		.section	.text.RCC_AHBPeriphResetCmd,"ax",%progbits
 1423              		.align	1
 1424              		.global	RCC_AHBPeriphResetCmd
 1425              		.syntax unified
 1426              		.thumb
 1427              		.thumb_func
 1428              		.fpu fpv4-sp-d16
 1430              	RCC_AHBPeriphResetCmd:
 1431              	.LVL127:
 1432              	.LFB147:
 949:./lib/src/at32f4xx_rcc.c **** 
 950:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F403Axx) || defined (AT32F407xx) || \
 951:./lib/src/at32f4xx_rcc.c ****     defined (AT32F421xx)
 952:./lib/src/at32f4xx_rcc.c **** /**
 953:./lib/src/at32f4xx_rcc.c ****   * @brief  Forces or releases High Speed AHB Bus reset.
 954:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
 955:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be any combination of the following values:
 956:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_AHBPERIPH_ETHMAC
 957:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
 958:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 959:./lib/src/at32f4xx_rcc.c ****   * @retval None
 960:./lib/src/at32f4xx_rcc.c ****   */
 961:./lib/src/at32f4xx_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
 962:./lib/src/at32f4xx_rcc.c **** {
 1433              		.loc 1 962 1 is_stmt 1 view -0
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 0
 1436              		@ frame_needed = 0, uses_anonymous_args = 0
 1437              		@ link register save eliminated.
 963:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 964:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
 1438              		.loc 1 964 3 view .LVU388
 965:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1439              		.loc 1 965 3 view .LVU389
 966:./lib/src/at32f4xx_rcc.c **** 
 967:./lib/src/at32f4xx_rcc.c ****   if (NewState != DISABLE)
 1440              		.loc 1 967 3 view .LVU390
 1441              		.loc 1 967 6 is_stmt 0 view .LVU391
 1442 0000 21B1     		cbz	r1, .L116
 968:./lib/src/at32f4xx_rcc.c ****   {
ARM GAS  /tmp/ccdLBtdD.s 			page 44


 969:./lib/src/at32f4xx_rcc.c ****     RCC->AHBRST |= RCC_AHBPeriph;
 1443              		.loc 1 969 5 is_stmt 1 view .LVU392
 1444              		.loc 1 969 17 is_stmt 0 view .LVU393
 1445 0002 054A     		ldr	r2, .L118
 1446 0004 936A     		ldr	r3, [r2, #40]
 1447 0006 1843     		orrs	r0, r0, r3
 1448              	.LVL128:
 1449              		.loc 1 969 17 view .LVU394
 1450 0008 9062     		str	r0, [r2, #40]
 1451 000a 7047     		bx	lr
 1452              	.LVL129:
 1453              	.L116:
 970:./lib/src/at32f4xx_rcc.c ****   }
 971:./lib/src/at32f4xx_rcc.c ****   else
 972:./lib/src/at32f4xx_rcc.c ****   {
 973:./lib/src/at32f4xx_rcc.c ****     RCC->AHBRST &= ~RCC_AHBPeriph;
 1454              		.loc 1 973 5 is_stmt 1 view .LVU395
 1455              		.loc 1 973 17 is_stmt 0 view .LVU396
 1456 000c 024A     		ldr	r2, .L118
 1457 000e 936A     		ldr	r3, [r2, #40]
 1458 0010 23EA0000 		bic	r0, r3, r0
 1459              	.LVL130:
 1460              		.loc 1 973 17 view .LVU397
 1461 0014 9062     		str	r0, [r2, #40]
 974:./lib/src/at32f4xx_rcc.c ****   }
 975:./lib/src/at32f4xx_rcc.c **** }
 1462              		.loc 1 975 1 view .LVU398
 1463 0016 7047     		bx	lr
 1464              	.L119:
 1465              		.align	2
 1466              	.L118:
 1467 0018 00100240 		.word	1073876992
 1468              		.cfi_endproc
 1469              	.LFE147:
 1471              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1472              		.align	1
 1473              		.global	RCC_APB2PeriphResetCmd
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1477              		.fpu fpv4-sp-d16
 1479              	RCC_APB2PeriphResetCmd:
 1480              	.LVL131:
 1481              	.LFB148:
 976:./lib/src/at32f4xx_rcc.c **** #endif
 977:./lib/src/at32f4xx_rcc.c **** 
 978:./lib/src/at32f4xx_rcc.c **** /**
 979:./lib/src/at32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
 980:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
 981:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be any combination of the following values:
 982:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB2PERIPH_AFIO,  RCC_APB2PERIPH_GPIOA,  RCC_APB2PERIPH_GPIOB,
 983:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_GPIOC, RCC_APB2PERIPH_GPIOD,  RCC_APB2PERIPH_GPIOE,
 984:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_GPIOF, RCC_APB2PERIPH_GPIOG,  RCC_APB2PERIPH_ADC1,
 985:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_ADC2,  RCC_APB2PERIPH_TMR1,   RCC_APB2PERIPH_SPI1,
 986:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_TMR8,  RCC_APB2PERIPH_USART1, RCC_APB2PERIPH_ADC3,
 987:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_TMR15, RCC_APB2PERIPH_TMR9,   RCC_APB2PERIPH_TMR10,
 988:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB2PERIPH_TMR11
ARM GAS  /tmp/ccdLBtdD.s 			page 45


 989:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
 990:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 991:./lib/src/at32f4xx_rcc.c ****   * @retval None
 992:./lib/src/at32f4xx_rcc.c ****   */
 993:./lib/src/at32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
 994:./lib/src/at32f4xx_rcc.c **** {
 1482              		.loc 1 994 1 is_stmt 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486              		@ link register save eliminated.
 995:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
 996:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1487              		.loc 1 996 3 view .LVU400
 997:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1488              		.loc 1 997 3 view .LVU401
 998:./lib/src/at32f4xx_rcc.c **** 
 999:./lib/src/at32f4xx_rcc.c ****   if (NewState != DISABLE)
 1489              		.loc 1 999 3 view .LVU402
 1490              		.loc 1 999 6 is_stmt 0 view .LVU403
 1491 0000 21B1     		cbz	r1, .L121
1000:./lib/src/at32f4xx_rcc.c ****   {
1001:./lib/src/at32f4xx_rcc.c ****     RCC->APB2RST |= RCC_APB2Periph;
 1492              		.loc 1 1001 5 is_stmt 1 view .LVU404
 1493              		.loc 1 1001 18 is_stmt 0 view .LVU405
 1494 0002 054A     		ldr	r2, .L123
 1495 0004 D368     		ldr	r3, [r2, #12]
 1496 0006 1843     		orrs	r0, r0, r3
 1497              	.LVL132:
 1498              		.loc 1 1001 18 view .LVU406
 1499 0008 D060     		str	r0, [r2, #12]
 1500 000a 7047     		bx	lr
 1501              	.LVL133:
 1502              	.L121:
1002:./lib/src/at32f4xx_rcc.c ****   }
1003:./lib/src/at32f4xx_rcc.c ****   else
1004:./lib/src/at32f4xx_rcc.c ****   {
1005:./lib/src/at32f4xx_rcc.c ****     RCC->APB2RST &= ~RCC_APB2Periph;
 1503              		.loc 1 1005 5 is_stmt 1 view .LVU407
 1504              		.loc 1 1005 18 is_stmt 0 view .LVU408
 1505 000c 024A     		ldr	r2, .L123
 1506 000e D368     		ldr	r3, [r2, #12]
 1507 0010 23EA0000 		bic	r0, r3, r0
 1508              	.LVL134:
 1509              		.loc 1 1005 18 view .LVU409
 1510 0014 D060     		str	r0, [r2, #12]
1006:./lib/src/at32f4xx_rcc.c ****   }
1007:./lib/src/at32f4xx_rcc.c **** }
 1511              		.loc 1 1007 1 view .LVU410
 1512 0016 7047     		bx	lr
 1513              	.L124:
 1514              		.align	2
 1515              	.L123:
 1516 0018 00100240 		.word	1073876992
 1517              		.cfi_endproc
 1518              	.LFE148:
 1520              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
ARM GAS  /tmp/ccdLBtdD.s 			page 46


 1521              		.align	1
 1522              		.global	RCC_APB1PeriphResetCmd
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1526              		.fpu fpv4-sp-d16
 1528              	RCC_APB1PeriphResetCmd:
 1529              	.LVL135:
 1530              	.LFB149:
1008:./lib/src/at32f4xx_rcc.c **** 
1009:./lib/src/at32f4xx_rcc.c **** /**
1010:./lib/src/at32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1011:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1012:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be any combination of the following values:
1013:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_APB1PERIPH_TMR2,   RCC_APB1PERIPH_TMR3,   RCC_APB1PERIPH_TMR4,
1014:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_TMR5,   RCC_APB1PERIPH_TMR6,   RCC_APB1PERIPH_TMR7,
1015:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_WWDG,   RCC_APB1PERIPH_SPI2,   RCC_APB1PERIPH_SPI3,
1016:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_SPI4,   RCC_APB1PERIPH_USART2, RCC_APB1PERIPH_USART3,
1017:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1Periph_USART4, RCC_APB1Periph_USART5, RCC_APB1PERIPH_I2C1,
1018:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_I2C2,   RCC_APB1PERIPH_I2C3,   RCC_APB1PERIPH_USB,
1019:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_CAN1,   RCC_APB1PERIPH_BKP,    RCC_APB1PERIPH_PWR,
1020:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_DAC,    RCC_APB1PERIPH_TMR12,  RCC_APB1PERIPH_TMR13,
1021:./lib/src/at32f4xx_rcc.c ****   *          RCC_APB1PERIPH_TMR14
1022:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1023:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1024:./lib/src/at32f4xx_rcc.c ****   * @retval None
1025:./lib/src/at32f4xx_rcc.c ****   */
1026:./lib/src/at32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1027:./lib/src/at32f4xx_rcc.c **** {
 1531              		.loc 1 1027 1 is_stmt 1 view -0
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 0
 1534              		@ frame_needed = 0, uses_anonymous_args = 0
 1535              		@ link register save eliminated.
1028:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1029:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1536              		.loc 1 1029 3 view .LVU412
1030:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1537              		.loc 1 1030 3 view .LVU413
1031:./lib/src/at32f4xx_rcc.c **** 
1032:./lib/src/at32f4xx_rcc.c ****   if (NewState != DISABLE)
 1538              		.loc 1 1032 3 view .LVU414
 1539              		.loc 1 1032 6 is_stmt 0 view .LVU415
 1540 0000 21B1     		cbz	r1, .L126
1033:./lib/src/at32f4xx_rcc.c ****   {
1034:./lib/src/at32f4xx_rcc.c ****     RCC->APB1RST |= RCC_APB1Periph;
 1541              		.loc 1 1034 5 is_stmt 1 view .LVU416
 1542              		.loc 1 1034 18 is_stmt 0 view .LVU417
 1543 0002 054A     		ldr	r2, .L128
 1544 0004 1369     		ldr	r3, [r2, #16]
 1545 0006 1843     		orrs	r0, r0, r3
 1546              	.LVL136:
 1547              		.loc 1 1034 18 view .LVU418
 1548 0008 1061     		str	r0, [r2, #16]
 1549 000a 7047     		bx	lr
 1550              	.LVL137:
 1551              	.L126:
ARM GAS  /tmp/ccdLBtdD.s 			page 47


1035:./lib/src/at32f4xx_rcc.c ****   }
1036:./lib/src/at32f4xx_rcc.c ****   else
1037:./lib/src/at32f4xx_rcc.c ****   {
1038:./lib/src/at32f4xx_rcc.c ****     RCC->APB1RST &= ~RCC_APB1Periph;
 1552              		.loc 1 1038 5 is_stmt 1 view .LVU419
 1553              		.loc 1 1038 18 is_stmt 0 view .LVU420
 1554 000c 024A     		ldr	r2, .L128
 1555 000e 1369     		ldr	r3, [r2, #16]
 1556 0010 23EA0000 		bic	r0, r3, r0
 1557              	.LVL138:
 1558              		.loc 1 1038 18 view .LVU421
 1559 0014 1061     		str	r0, [r2, #16]
1039:./lib/src/at32f4xx_rcc.c ****   }
1040:./lib/src/at32f4xx_rcc.c **** }
 1560              		.loc 1 1040 1 view .LVU422
 1561 0016 7047     		bx	lr
 1562              	.L129:
 1563              		.align	2
 1564              	.L128:
 1565 0018 00100240 		.word	1073876992
 1566              		.cfi_endproc
 1567              	.LFE149:
 1569              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1570              		.align	1
 1571              		.global	RCC_BackupResetCmd
 1572              		.syntax unified
 1573              		.thumb
 1574              		.thumb_func
 1575              		.fpu fpv4-sp-d16
 1577              	RCC_BackupResetCmd:
 1578              	.LVL139:
 1579              	.LFB150:
1041:./lib/src/at32f4xx_rcc.c **** 
1042:./lib/src/at32f4xx_rcc.c **** /**
1043:./lib/src/at32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1044:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1045:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1046:./lib/src/at32f4xx_rcc.c ****   * @retval None
1047:./lib/src/at32f4xx_rcc.c ****   */
1048:./lib/src/at32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1049:./lib/src/at32f4xx_rcc.c **** {
 1580              		.loc 1 1049 1 is_stmt 1 view -0
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 0
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584              		@ link register save eliminated.
1050:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1051:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1585              		.loc 1 1051 3 view .LVU424
1052:./lib/src/at32f4xx_rcc.c ****   *(__IO uint32_t *) BDC_BDRST_BB = (uint32_t)NewState;
 1586              		.loc 1 1052 3 view .LVU425
 1587              		.loc 1 1052 35 is_stmt 0 view .LVU426
 1588 0000 014B     		ldr	r3, .L131
 1589 0002 C3F84004 		str	r0, [r3, #1088]
1053:./lib/src/at32f4xx_rcc.c **** }
 1590              		.loc 1 1053 1 view .LVU427
 1591 0006 7047     		bx	lr
ARM GAS  /tmp/ccdLBtdD.s 			page 48


 1592              	.L132:
 1593              		.align	2
 1594              	.L131:
 1595 0008 00004242 		.word	1111621632
 1596              		.cfi_endproc
 1597              	.LFE150:
 1599              		.section	.text.RCC_HSEClockFailureDetectorCmd,"ax",%progbits
 1600              		.align	1
 1601              		.global	RCC_HSEClockFailureDetectorCmd
 1602              		.syntax unified
 1603              		.thumb
 1604              		.thumb_func
 1605              		.fpu fpv4-sp-d16
 1607              	RCC_HSEClockFailureDetectorCmd:
 1608              	.LVL140:
 1609              	.LFB151:
1054:./lib/src/at32f4xx_rcc.c **** 
1055:./lib/src/at32f4xx_rcc.c **** /**
1056:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1057:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1058:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1059:./lib/src/at32f4xx_rcc.c ****   * @retval None
1060:./lib/src/at32f4xx_rcc.c ****   */
1061:./lib/src/at32f4xx_rcc.c **** void RCC_HSEClockFailureDetectorCmd(FunctionalState NewState)
1062:./lib/src/at32f4xx_rcc.c **** {
 1610              		.loc 1 1062 1 is_stmt 1 view -0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
 1614              		@ link register save eliminated.
1063:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1064:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1615              		.loc 1 1064 3 view .LVU429
1065:./lib/src/at32f4xx_rcc.c ****   *(__IO uint32_t *) CTRL_HSECFDEN_BB = (uint32_t)NewState;
 1616              		.loc 1 1065 3 view .LVU430
 1617              		.loc 1 1065 39 is_stmt 0 view .LVU431
 1618 0000 014B     		ldr	r3, .L134
 1619 0002 D864     		str	r0, [r3, #76]
1066:./lib/src/at32f4xx_rcc.c **** }
 1620              		.loc 1 1066 1 view .LVU432
 1621 0004 7047     		bx	lr
 1622              	.L135:
 1623 0006 00BF     		.align	2
 1624              	.L134:
 1625 0008 00004242 		.word	1111621632
 1626              		.cfi_endproc
 1627              	.LFE151:
 1629              		.section	.text.RCC_CLKOUTConfig,"ax",%progbits
 1630              		.align	1
 1631              		.global	RCC_CLKOUTConfig
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1635              		.fpu fpv4-sp-d16
 1637              	RCC_CLKOUTConfig:
 1638              	.LVL141:
 1639              	.LFB152:
ARM GAS  /tmp/ccdLBtdD.s 			page 49


1067:./lib/src/at32f4xx_rcc.c **** 
1068:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F403xx)
1069:./lib/src/at32f4xx_rcc.c **** /**
1070:./lib/src/at32f4xx_rcc.c ****   * @brief  Selects the clock source to output on CLKOUT pin.
1071:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_CLKOUT: specifies the clock source to output.
1072:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
1073:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_NOCLK:    No clock selected
1074:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_SYSCLK:   System clock selected
1075:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_HSI:      HSI oscillator clock selected
1076:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_HSE:      HSE oscillator clock selected
1077:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_PLL_Div2: PLL clock divided by 2 selected
1078:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_PLL_Div4: PLL clock divided by 4 selected
1079:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_USB:      USB clock selected
1080:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_ADC:      ADC clock selected
1081:./lib/src/at32f4xx_rcc.c ****   * @retval None
1082:./lib/src/at32f4xx_rcc.c ****   */
1083:./lib/src/at32f4xx_rcc.c **** void RCC_CLKOUTConfig(uint32_t RCC_CLKOUT)
1084:./lib/src/at32f4xx_rcc.c **** {
1085:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1086:./lib/src/at32f4xx_rcc.c **** 
1087:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1088:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_CLKOUT(RCC_CLKOUT));
1089:./lib/src/at32f4xx_rcc.c **** 
1090:./lib/src/at32f4xx_rcc.c ****   if((RCC_CLKOUT >> 28) == 0)
1091:./lib/src/at32f4xx_rcc.c ****   {
1092:./lib/src/at32f4xx_rcc.c ****     // Clear CLKOUT[3];
1093:./lib/src/at32f4xx_rcc.c ****     RCC->MISC &= ~RCC_MISC_CLKOUT_3;
1094:./lib/src/at32f4xx_rcc.c **** 
1095:./lib/src/at32f4xx_rcc.c ****     tmpreg = RCC->CFG;
1096:./lib/src/at32f4xx_rcc.c ****     /* Clear CLKOUT[2:0] bits */
1097:./lib/src/at32f4xx_rcc.c ****     tmpreg &= ~RCC_CFG_CLKOUT;
1098:./lib/src/at32f4xx_rcc.c ****     /* Set CLKOUT[2:0] bits according to RCC_CLKOUT value */
1099:./lib/src/at32f4xx_rcc.c ****     tmpreg |= RCC_CLKOUT;
1100:./lib/src/at32f4xx_rcc.c ****     /* Store the new value */
1101:./lib/src/at32f4xx_rcc.c ****     RCC->CFG = tmpreg;
1102:./lib/src/at32f4xx_rcc.c ****   }
1103:./lib/src/at32f4xx_rcc.c ****   else if((RCC_CLKOUT >> 28) == 1)
1104:./lib/src/at32f4xx_rcc.c ****   {
1105:./lib/src/at32f4xx_rcc.c ****     // Set CLKOUT[3];
1106:./lib/src/at32f4xx_rcc.c ****     RCC->MISC &= ~RCC_MISC_CLKOUT_3;
1107:./lib/src/at32f4xx_rcc.c ****     RCC->MISC |= RCC_MISC_CLKOUT_3;
1108:./lib/src/at32f4xx_rcc.c **** 
1109:./lib/src/at32f4xx_rcc.c ****     tmpreg = RCC->CFG;
1110:./lib/src/at32f4xx_rcc.c ****     /* Clear CLKOUT[2:0] bits */
1111:./lib/src/at32f4xx_rcc.c ****     tmpreg &= ~RCC_CFG_CLKOUT;
1112:./lib/src/at32f4xx_rcc.c ****     /* Set CLKOUT[2:0] bits according to RCC_CLKOUT value */
1113:./lib/src/at32f4xx_rcc.c ****     tmpreg |= (RCC_CLKOUT & 0xFFFFFFF);
1114:./lib/src/at32f4xx_rcc.c ****     /* Store the new value */
1115:./lib/src/at32f4xx_rcc.c ****     RCC->CFG = tmpreg;
1116:./lib/src/at32f4xx_rcc.c ****   }
1117:./lib/src/at32f4xx_rcc.c **** }
1118:./lib/src/at32f4xx_rcc.c **** #else
1119:./lib/src/at32f4xx_rcc.c **** /**
1120:./lib/src/at32f4xx_rcc.c ****   * @brief  Selects the clock source to output on CLKOUT pin.
1121:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_CLKOUT: specifies the clock source to output.
1122:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
1123:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_NOCLK:    No clock selected
ARM GAS  /tmp/ccdLBtdD.s 			page 50


1124:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_SYSCLK:   System clock selected
1125:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_HSI:      HSI oscillator clock selected
1126:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_HSE:      HSE oscillator clock selected
1127:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_PLL_Div2: PLL clock divided by 2 selected
1128:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_PLL_Div4: PLL clock divided by 4 selected
1129:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_USB:      USB clock selected
1130:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_ADC:      ADC clock selected
1131:./lib/src/at32f4xx_rcc.c ****   * @note Just only at32f413xx & at32f415xx
1132:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_LSI:      LSI clock selected
1133:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_CLKOUT_LSE:      LSE clock selected
1134:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_CLKOUTPRE: specifies the clock output prescaler.
1135:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
1136:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_1  : division by 1 applied to CLKOUT clock
1137:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_2  : division by 2 applied to CLKOUT clock
1138:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_4  : division by 4 applied to CLKOUT clock
1139:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_8  : division by 8 applied to CLKOUT clock
1140:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_16 : division by 16 applied to CLKOUT clock
1141:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_64 : division by 64 applied to CLKOUT clock
1142:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_128: division by 128 applied to CLKOUT clock
1143:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_256: division by 256 applied to CLKOUT clock
1144:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_MCOPRE_512: division by 512 applied to CLKOUT clock
1145:./lib/src/at32f4xx_rcc.c ****   * @retval None
1146:./lib/src/at32f4xx_rcc.c ****   */
1147:./lib/src/at32f4xx_rcc.c **** void RCC_CLKOUTConfig(uint32_t RCC_CLKOUT, uint32_t RCC_CLKOUTPRE)
1148:./lib/src/at32f4xx_rcc.c **** {
 1640              		.loc 1 1148 1 is_stmt 1 view -0
 1641              		.cfi_startproc
 1642              		@ args = 0, pretend = 0, frame = 0
 1643              		@ frame_needed = 0, uses_anonymous_args = 0
 1644              		@ link register save eliminated.
 1645              		.loc 1 1148 1 is_stmt 0 view .LVU434
 1646 0000 10B4     		push	{r4}
 1647              	.LCFI5:
 1648              		.cfi_def_cfa_offset 4
 1649              		.cfi_offset 4, -4
1149:./lib/src/at32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1650              		.loc 1 1149 3 is_stmt 1 view .LVU435
 1651              	.LVL142:
1150:./lib/src/at32f4xx_rcc.c **** 
1151:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1152:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_CLKOUT(RCC_CLKOUT));
 1652              		.loc 1 1152 3 view .LVU436
1153:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_MCO(RCC_CLKOUTPRE));
 1653              		.loc 1 1153 3 view .LVU437
1154:./lib/src/at32f4xx_rcc.c **** 
1155:./lib/src/at32f4xx_rcc.c ****   /* Config MCOPRE */
1156:./lib/src/at32f4xx_rcc.c ****   RCC->MISC &= ~RCC_MCOPRE_MASK;
 1654              		.loc 1 1156 3 view .LVU438
 1655              		.loc 1 1156 13 is_stmt 0 view .LVU439
 1656 0002 154B     		ldr	r3, .L140
 1657 0004 1C6B     		ldr	r4, [r3, #48]
 1658 0006 24F07044 		bic	r4, r4, #-268435456
 1659 000a 1C63     		str	r4, [r3, #48]
1157:./lib/src/at32f4xx_rcc.c ****   RCC->MISC |= RCC_CLKOUTPRE;
 1660              		.loc 1 1157 3 is_stmt 1 view .LVU440
 1661              		.loc 1 1157 13 is_stmt 0 view .LVU441
 1662 000c 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccdLBtdD.s 			page 51


 1663 000e 0A43     		orrs	r2, r2, r1
 1664 0010 1A63     		str	r2, [r3, #48]
1158:./lib/src/at32f4xx_rcc.c **** 
1159:./lib/src/at32f4xx_rcc.c ****   if((RCC_CLKOUT >> 28) == 0)
 1665              		.loc 1 1159 3 is_stmt 1 view .LVU442
 1666              		.loc 1 1159 5 is_stmt 0 view .LVU443
 1667 0012 030F     		lsrs	r3, r0, #28
 1668 0014 0CD1     		bne	.L137
1160:./lib/src/at32f4xx_rcc.c ****   {
1161:./lib/src/at32f4xx_rcc.c ****     // Clear CLKOUT[3];
1162:./lib/src/at32f4xx_rcc.c ****     RCC->MISC &= ~RCC_MISC_CLKOUT_3;
 1669              		.loc 1 1162 5 is_stmt 1 view .LVU444
 1670              		.loc 1 1162 15 is_stmt 0 view .LVU445
 1671 0016 104A     		ldr	r2, .L140
 1672 0018 136B     		ldr	r3, [r2, #48]
 1673 001a 23F48033 		bic	r3, r3, #65536
 1674 001e 1363     		str	r3, [r2, #48]
1163:./lib/src/at32f4xx_rcc.c **** 
1164:./lib/src/at32f4xx_rcc.c ****     tmpreg = RCC->CFG;
 1675              		.loc 1 1164 5 is_stmt 1 view .LVU446
 1676              		.loc 1 1164 12 is_stmt 0 view .LVU447
 1677 0020 5368     		ldr	r3, [r2, #4]
 1678              	.LVL143:
1165:./lib/src/at32f4xx_rcc.c ****     /* Clear CLKOUT[2:0] bits */
1166:./lib/src/at32f4xx_rcc.c ****     tmpreg &= ~RCC_CFG_CLKOUT;
 1679              		.loc 1 1166 5 is_stmt 1 view .LVU448
 1680              		.loc 1 1166 12 is_stmt 0 view .LVU449
 1681 0022 23F0E063 		bic	r3, r3, #117440512
 1682              	.LVL144:
1167:./lib/src/at32f4xx_rcc.c ****     /* Set CLKOUT[2:0] bits according to RCC_CLKOUT value */
1168:./lib/src/at32f4xx_rcc.c ****     tmpreg |= RCC_CLKOUT;
 1683              		.loc 1 1168 5 is_stmt 1 view .LVU450
 1684              		.loc 1 1168 12 is_stmt 0 view .LVU451
 1685 0026 1843     		orrs	r0, r0, r3
 1686              	.LVL145:
1169:./lib/src/at32f4xx_rcc.c ****     /* Store the new value */
1170:./lib/src/at32f4xx_rcc.c ****     RCC->CFG = tmpreg;
 1687              		.loc 1 1170 5 is_stmt 1 view .LVU452
 1688              		.loc 1 1170 14 is_stmt 0 view .LVU453
 1689 0028 5060     		str	r0, [r2, #4]
 1690              	.LVL146:
 1691              	.L136:
1171:./lib/src/at32f4xx_rcc.c ****   }
1172:./lib/src/at32f4xx_rcc.c ****   else if((RCC_CLKOUT >> 28) == 1)
1173:./lib/src/at32f4xx_rcc.c ****   {
1174:./lib/src/at32f4xx_rcc.c ****     // Set CLKOUT[3];
1175:./lib/src/at32f4xx_rcc.c ****     RCC->MISC &= ~RCC_MISC_CLKOUT_3;
1176:./lib/src/at32f4xx_rcc.c ****     RCC->MISC |= RCC_MISC_CLKOUT_3;
1177:./lib/src/at32f4xx_rcc.c **** 
1178:./lib/src/at32f4xx_rcc.c ****     tmpreg = RCC->CFG;
1179:./lib/src/at32f4xx_rcc.c ****     /* Clear CLKOUT[2:0] bits */
1180:./lib/src/at32f4xx_rcc.c ****     tmpreg &= ~RCC_CFG_CLKOUT;
1181:./lib/src/at32f4xx_rcc.c ****     /* Set CLKOUT[2:0] bits according to RCC_CLKOUT value */
1182:./lib/src/at32f4xx_rcc.c ****     tmpreg |= (RCC_CLKOUT & 0xFFFFFFF);
1183:./lib/src/at32f4xx_rcc.c ****     /* Store the new value */
1184:./lib/src/at32f4xx_rcc.c ****     RCC->CFG = tmpreg;
1185:./lib/src/at32f4xx_rcc.c ****   }
ARM GAS  /tmp/ccdLBtdD.s 			page 52


1186:./lib/src/at32f4xx_rcc.c **** }
 1692              		.loc 1 1186 1 view .LVU454
 1693 002a 5DF8044B 		ldr	r4, [sp], #4
 1694              	.LCFI6:
 1695              		.cfi_remember_state
 1696              		.cfi_restore 4
 1697              		.cfi_def_cfa_offset 0
 1698 002e 7047     		bx	lr
 1699              	.LVL147:
 1700              	.L137:
 1701              	.LCFI7:
 1702              		.cfi_restore_state
1172:./lib/src/at32f4xx_rcc.c ****   {
 1703              		.loc 1 1172 8 is_stmt 1 view .LVU455
1172:./lib/src/at32f4xx_rcc.c ****   {
 1704              		.loc 1 1172 10 is_stmt 0 view .LVU456
 1705 0030 012B     		cmp	r3, #1
 1706 0032 FAD1     		bne	.L136
1175:./lib/src/at32f4xx_rcc.c ****     RCC->MISC |= RCC_MISC_CLKOUT_3;
 1707              		.loc 1 1175 5 is_stmt 1 view .LVU457
1175:./lib/src/at32f4xx_rcc.c ****     RCC->MISC |= RCC_MISC_CLKOUT_3;
 1708              		.loc 1 1175 15 is_stmt 0 view .LVU458
 1709 0034 084B     		ldr	r3, .L140
 1710 0036 1A6B     		ldr	r2, [r3, #48]
 1711 0038 22F48032 		bic	r2, r2, #65536
 1712 003c 1A63     		str	r2, [r3, #48]
1176:./lib/src/at32f4xx_rcc.c **** 
 1713              		.loc 1 1176 5 is_stmt 1 view .LVU459
1176:./lib/src/at32f4xx_rcc.c **** 
 1714              		.loc 1 1176 15 is_stmt 0 view .LVU460
 1715 003e 1A6B     		ldr	r2, [r3, #48]
 1716 0040 42F48032 		orr	r2, r2, #65536
 1717 0044 1A63     		str	r2, [r3, #48]
1178:./lib/src/at32f4xx_rcc.c ****     /* Clear CLKOUT[2:0] bits */
 1718              		.loc 1 1178 5 is_stmt 1 view .LVU461
1178:./lib/src/at32f4xx_rcc.c ****     /* Clear CLKOUT[2:0] bits */
 1719              		.loc 1 1178 12 is_stmt 0 view .LVU462
 1720 0046 5A68     		ldr	r2, [r3, #4]
 1721              	.LVL148:
1180:./lib/src/at32f4xx_rcc.c ****     /* Set CLKOUT[2:0] bits according to RCC_CLKOUT value */
 1722              		.loc 1 1180 5 is_stmt 1 view .LVU463
1180:./lib/src/at32f4xx_rcc.c ****     /* Set CLKOUT[2:0] bits according to RCC_CLKOUT value */
 1723              		.loc 1 1180 12 is_stmt 0 view .LVU464
 1724 0048 22F0E062 		bic	r2, r2, #117440512
 1725              	.LVL149:
1182:./lib/src/at32f4xx_rcc.c ****     /* Store the new value */
 1726              		.loc 1 1182 5 is_stmt 1 view .LVU465
1182:./lib/src/at32f4xx_rcc.c ****     /* Store the new value */
 1727              		.loc 1 1182 27 is_stmt 0 view .LVU466
 1728 004c 20F07040 		bic	r0, r0, #-268435456
 1729              	.LVL150:
1182:./lib/src/at32f4xx_rcc.c ****     /* Store the new value */
 1730              		.loc 1 1182 12 view .LVU467
 1731 0050 1043     		orrs	r0, r0, r2
 1732              	.LVL151:
1184:./lib/src/at32f4xx_rcc.c ****   }
 1733              		.loc 1 1184 5 is_stmt 1 view .LVU468
ARM GAS  /tmp/ccdLBtdD.s 			page 53


1184:./lib/src/at32f4xx_rcc.c ****   }
 1734              		.loc 1 1184 14 is_stmt 0 view .LVU469
 1735 0052 5860     		str	r0, [r3, #4]
 1736              		.loc 1 1186 1 view .LVU470
 1737 0054 E9E7     		b	.L136
 1738              	.L141:
 1739 0056 00BF     		.align	2
 1740              	.L140:
 1741 0058 00100240 		.word	1073876992
 1742              		.cfi_endproc
 1743              	.LFE152:
 1745              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 1746              		.align	1
 1747              		.global	RCC_GetFlagStatus
 1748              		.syntax unified
 1749              		.thumb
 1750              		.thumb_func
 1751              		.fpu fpv4-sp-d16
 1753              	RCC_GetFlagStatus:
 1754              	.LVL152:
 1755              	.LFB153:
1187:./lib/src/at32f4xx_rcc.c **** #endif
1188:./lib/src/at32f4xx_rcc.c **** /**
1189:./lib/src/at32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1190:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_Flag: specifies the flag to check.
1191:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
1192:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_HSISTBL:  HSI oscillator clock ready
1193:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_HSESTBL:  HSE oscillator clock ready
1194:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_PLLSTBL:  PLL clock ready
1195:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_LSESTBL:  LSE oscillator clock ready
1196:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_LSISTBL:  LSI oscillator clock ready
1197:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_PINRST:   Pin reset
1198:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_PORST:    POR/PDR reset
1199:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_SWRST:    Software reset
1200:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_IWDGRST:  Independent Watchdog reset
1201:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_WWDGRST:  Window Watchdog reset
1202:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_FLAG_LPRST:    Low Power reset
1203:./lib/src/at32f4xx_rcc.c ****   *
1204:./lib/src/at32f4xx_rcc.c ****   * @retval The new state of RCC_Flag (SET or RESET).
1205:./lib/src/at32f4xx_rcc.c ****   */
1206:./lib/src/at32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_Flag)
1207:./lib/src/at32f4xx_rcc.c **** {
 1756              		.loc 1 1207 1 is_stmt 1 view -0
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 0
 1759              		@ frame_needed = 0, uses_anonymous_args = 0
 1760              		@ link register save eliminated.
1208:./lib/src/at32f4xx_rcc.c ****   uint32_t tmp = 0;
 1761              		.loc 1 1208 3 view .LVU472
1209:./lib/src/at32f4xx_rcc.c ****   uint32_t statusreg = 0;
 1762              		.loc 1 1209 3 view .LVU473
1210:./lib/src/at32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 1763              		.loc 1 1210 3 view .LVU474
1211:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1212:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_Flag));
 1764              		.loc 1 1212 3 view .LVU475
1213:./lib/src/at32f4xx_rcc.c **** 
ARM GAS  /tmp/ccdLBtdD.s 			page 54


1214:./lib/src/at32f4xx_rcc.c ****   /* Get the RCC register index */
1215:./lib/src/at32f4xx_rcc.c ****   tmp = RCC_Flag >> 5;
 1765              		.loc 1 1215 3 view .LVU476
 1766              		.loc 1 1215 18 is_stmt 0 view .LVU477
 1767 0000 4309     		lsrs	r3, r0, #5
 1768              	.LVL153:
1216:./lib/src/at32f4xx_rcc.c **** 
1217:./lib/src/at32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CTRL register */
 1769              		.loc 1 1217 3 is_stmt 1 view .LVU478
 1770              		.loc 1 1217 6 is_stmt 0 view .LVU479
 1771 0002 012B     		cmp	r3, #1
 1772 0004 0CD0     		beq	.L148
1218:./lib/src/at32f4xx_rcc.c ****   {
1219:./lib/src/at32f4xx_rcc.c ****     statusreg = RCC->CTRL;
1220:./lib/src/at32f4xx_rcc.c ****   }
1221:./lib/src/at32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDC register */
 1773              		.loc 1 1221 8 is_stmt 1 view .LVU480
 1774              		.loc 1 1221 11 is_stmt 0 view .LVU481
 1775 0006 022B     		cmp	r3, #2
 1776 0008 0DD0     		beq	.L149
1222:./lib/src/at32f4xx_rcc.c ****   {
1223:./lib/src/at32f4xx_rcc.c ****     statusreg = RCC->BDC;
1224:./lib/src/at32f4xx_rcc.c ****   }
1225:./lib/src/at32f4xx_rcc.c ****   else                       /* The flag to check is in CTRLSTS register */
1226:./lib/src/at32f4xx_rcc.c ****   {
1227:./lib/src/at32f4xx_rcc.c ****     statusreg = RCC->CTRLSTS;
 1777              		.loc 1 1227 5 is_stmt 1 view .LVU482
 1778              		.loc 1 1227 15 is_stmt 0 view .LVU483
 1779 000a 094B     		ldr	r3, .L150
 1780              	.LVL154:
 1781              		.loc 1 1227 15 view .LVU484
 1782 000c 5B6A     		ldr	r3, [r3, #36]
 1783              	.LVL155:
 1784              	.L144:
1228:./lib/src/at32f4xx_rcc.c ****   }
1229:./lib/src/at32f4xx_rcc.c **** 
1230:./lib/src/at32f4xx_rcc.c ****   /* Get the flag position */
1231:./lib/src/at32f4xx_rcc.c ****   tmp = RCC_Flag & FLAG_Mask;
 1785              		.loc 1 1231 3 is_stmt 1 view .LVU485
 1786              		.loc 1 1231 7 is_stmt 0 view .LVU486
 1787 000e 00F01F00 		and	r0, r0, #31
 1788              	.LVL156:
1232:./lib/src/at32f4xx_rcc.c **** 
1233:./lib/src/at32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1789              		.loc 1 1233 3 is_stmt 1 view .LVU487
 1790              		.loc 1 1233 42 is_stmt 0 view .LVU488
 1791 0012 23FA00F0 		lsr	r0, r3, r0
 1792              	.LVL157:
 1793              		.loc 1 1233 6 view .LVU489
 1794 0016 10F0010F 		tst	r0, #1
 1795 001a 07D0     		beq	.L147
1234:./lib/src/at32f4xx_rcc.c ****   {
1235:./lib/src/at32f4xx_rcc.c ****     bitstatus = SET;
 1796              		.loc 1 1235 15 view .LVU490
 1797 001c 0120     		movs	r0, #1
 1798 001e 7047     		bx	lr
 1799              	.LVL158:
ARM GAS  /tmp/ccdLBtdD.s 			page 55


 1800              	.L148:
1219:./lib/src/at32f4xx_rcc.c ****   }
 1801              		.loc 1 1219 5 is_stmt 1 view .LVU491
1219:./lib/src/at32f4xx_rcc.c ****   }
 1802              		.loc 1 1219 15 is_stmt 0 view .LVU492
 1803 0020 034B     		ldr	r3, .L150
 1804              	.LVL159:
1219:./lib/src/at32f4xx_rcc.c ****   }
 1805              		.loc 1 1219 15 view .LVU493
 1806 0022 1B68     		ldr	r3, [r3]
 1807              	.LVL160:
1219:./lib/src/at32f4xx_rcc.c ****   }
 1808              		.loc 1 1219 15 view .LVU494
 1809 0024 F3E7     		b	.L144
 1810              	.LVL161:
 1811              	.L149:
1223:./lib/src/at32f4xx_rcc.c ****   }
 1812              		.loc 1 1223 5 is_stmt 1 view .LVU495
1223:./lib/src/at32f4xx_rcc.c ****   }
 1813              		.loc 1 1223 15 is_stmt 0 view .LVU496
 1814 0026 024B     		ldr	r3, .L150
 1815              	.LVL162:
1223:./lib/src/at32f4xx_rcc.c ****   }
 1816              		.loc 1 1223 15 view .LVU497
 1817 0028 1B6A     		ldr	r3, [r3, #32]
 1818              	.LVL163:
1223:./lib/src/at32f4xx_rcc.c ****   }
 1819              		.loc 1 1223 15 view .LVU498
 1820 002a F0E7     		b	.L144
 1821              	.LVL164:
 1822              	.L147:
1236:./lib/src/at32f4xx_rcc.c ****   }
1237:./lib/src/at32f4xx_rcc.c ****   else
1238:./lib/src/at32f4xx_rcc.c ****   {
1239:./lib/src/at32f4xx_rcc.c ****     bitstatus = RESET;
 1823              		.loc 1 1239 15 view .LVU499
 1824 002c 0020     		movs	r0, #0
 1825              	.LVL165:
1240:./lib/src/at32f4xx_rcc.c ****   }
1241:./lib/src/at32f4xx_rcc.c **** 
1242:./lib/src/at32f4xx_rcc.c ****   /* Return the flag status */
1243:./lib/src/at32f4xx_rcc.c ****   return bitstatus;
 1826              		.loc 1 1243 3 is_stmt 1 view .LVU500
1244:./lib/src/at32f4xx_rcc.c **** }
 1827              		.loc 1 1244 1 is_stmt 0 view .LVU501
 1828 002e 7047     		bx	lr
 1829              	.L151:
 1830              		.align	2
 1831              	.L150:
 1832 0030 00100240 		.word	1073876992
 1833              		.cfi_endproc
 1834              	.LFE153:
 1836              		.section	.text.RCC_WaitForHSEStable,"ax",%progbits
 1837              		.align	1
 1838              		.global	RCC_WaitForHSEStable
 1839              		.syntax unified
 1840              		.thumb
ARM GAS  /tmp/ccdLBtdD.s 			page 56


 1841              		.thumb_func
 1842              		.fpu fpv4-sp-d16
 1844              	RCC_WaitForHSEStable:
 1845              	.LFB125:
 230:./lib/src/at32f4xx_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 1846              		.loc 1 230 1 is_stmt 1 view -0
 1847              		.cfi_startproc
 1848              		@ args = 0, pretend = 0, frame = 8
 1849              		@ frame_needed = 0, uses_anonymous_args = 0
 1850 0000 00B5     		push	{lr}
 1851              	.LCFI8:
 1852              		.cfi_def_cfa_offset 4
 1853              		.cfi_offset 14, -4
 1854 0002 83B0     		sub	sp, sp, #12
 1855              	.LCFI9:
 1856              		.cfi_def_cfa_offset 16
 231:./lib/src/at32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 1857              		.loc 1 231 3 view .LVU503
 231:./lib/src/at32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 1858              		.loc 1 231 17 is_stmt 0 view .LVU504
 1859 0004 0023     		movs	r3, #0
 1860 0006 0193     		str	r3, [sp, #4]
 232:./lib/src/at32f4xx_rcc.c ****   FlagStatus HSEStatus = RESET;
 1861              		.loc 1 232 3 is_stmt 1 view .LVU505
 1862              	.LVL166:
 233:./lib/src/at32f4xx_rcc.c **** 
 1863              		.loc 1 233 3 view .LVU506
 1864              	.L154:
 236:./lib/src/at32f4xx_rcc.c ****   {
 1865              		.loc 1 236 3 discriminator 2 view .LVU507
 238:./lib/src/at32f4xx_rcc.c ****     StartUpCounter++;
 1866              		.loc 1 238 5 discriminator 2 view .LVU508
 238:./lib/src/at32f4xx_rcc.c ****     StartUpCounter++;
 1867              		.loc 1 238 17 is_stmt 0 discriminator 2 view .LVU509
 1868 0008 3120     		movs	r0, #49
 1869 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 1870              	.LVL167:
 239:./lib/src/at32f4xx_rcc.c ****   }
 1871              		.loc 1 239 5 is_stmt 1 discriminator 2 view .LVU510
 239:./lib/src/at32f4xx_rcc.c ****   }
 1872              		.loc 1 239 19 is_stmt 0 discriminator 2 view .LVU511
 1873 000e 019B     		ldr	r3, [sp, #4]
 1874 0010 0133     		adds	r3, r3, #1
 1875 0012 0193     		str	r3, [sp, #4]
 241:./lib/src/at32f4xx_rcc.c ****   
 1876              		.loc 1 241 8 is_stmt 1 discriminator 2 view .LVU512
 241:./lib/src/at32f4xx_rcc.c ****   
 1877              		.loc 1 241 25 is_stmt 0 discriminator 2 view .LVU513
 1878 0014 019B     		ldr	r3, [sp, #4]
 241:./lib/src/at32f4xx_rcc.c ****   
 1879              		.loc 1 241 3 discriminator 2 view .LVU514
 1880 0016 B3F5405F 		cmp	r3, #12288
 1881 001a 01D0     		beq	.L153
 241:./lib/src/at32f4xx_rcc.c ****   
 1882              		.loc 1 241 49 discriminator 1 view .LVU515
 1883 001c 0028     		cmp	r0, #0
 1884 001e F3D0     		beq	.L154
ARM GAS  /tmp/ccdLBtdD.s 			page 57


 1885              	.L153:
 244:./lib/src/at32f4xx_rcc.c **** 
 1886              		.loc 1 244 3 is_stmt 1 view .LVU516
 246:./lib/src/at32f4xx_rcc.c ****   {
 1887              		.loc 1 246 3 view .LVU517
 246:./lib/src/at32f4xx_rcc.c ****   {
 1888              		.loc 1 246 7 is_stmt 0 view .LVU518
 1889 0020 3120     		movs	r0, #49
 1890              	.LVL168:
 246:./lib/src/at32f4xx_rcc.c ****   {
 1891              		.loc 1 246 7 view .LVU519
 1892 0022 FFF7FEFF 		bl	RCC_GetFlagStatus
 1893              	.LVL169:
 246:./lib/src/at32f4xx_rcc.c ****   {
 1894              		.loc 1 246 6 view .LVU520
 1895 0026 00B1     		cbz	r0, .L155
 248:./lib/src/at32f4xx_rcc.c ****   }
 1896              		.loc 1 248 12 view .LVU521
 1897 0028 0120     		movs	r0, #1
 1898              	.L155:
 1899              	.LVL170:
 255:./lib/src/at32f4xx_rcc.c **** }
 1900              		.loc 1 255 3 is_stmt 1 view .LVU522
 256:./lib/src/at32f4xx_rcc.c **** 
 1901              		.loc 1 256 1 is_stmt 0 view .LVU523
 1902 002a 03B0     		add	sp, sp, #12
 1903              	.LCFI10:
 1904              		.cfi_def_cfa_offset 4
 1905              		@ sp needed
 1906 002c 5DF804FB 		ldr	pc, [sp], #4
 1907              		.cfi_endproc
 1908              	.LFE125:
 1910              		.section	.text.RCC_ClearFlag,"ax",%progbits
 1911              		.align	1
 1912              		.global	RCC_ClearFlag
 1913              		.syntax unified
 1914              		.thumb
 1915              		.thumb_func
 1916              		.fpu fpv4-sp-d16
 1918              	RCC_ClearFlag:
 1919              	.LFB154:
1245:./lib/src/at32f4xx_rcc.c **** 
1246:./lib/src/at32f4xx_rcc.c **** /**
1247:./lib/src/at32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1248:./lib/src/at32f4xx_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORST, RCC_FLAG_SWRST,
1249:./lib/src/at32f4xx_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPRST
1250:./lib/src/at32f4xx_rcc.c ****   * @param  None
1251:./lib/src/at32f4xx_rcc.c ****   * @retval None
1252:./lib/src/at32f4xx_rcc.c ****   */
1253:./lib/src/at32f4xx_rcc.c **** void RCC_ClearFlag(void)
1254:./lib/src/at32f4xx_rcc.c **** {
 1920              		.loc 1 1254 1 is_stmt 1 view -0
 1921              		.cfi_startproc
 1922              		@ args = 0, pretend = 0, frame = 0
 1923              		@ frame_needed = 0, uses_anonymous_args = 0
 1924              		@ link register save eliminated.
1255:./lib/src/at32f4xx_rcc.c ****   /* Set RSTFC bit to clear the reset flags */
ARM GAS  /tmp/ccdLBtdD.s 			page 58


1256:./lib/src/at32f4xx_rcc.c ****   RCC->CTRLSTS |= RCC_CTRLSTS_RSTFC;
 1925              		.loc 1 1256 3 view .LVU525
 1926              		.loc 1 1256 16 is_stmt 0 view .LVU526
 1927 0000 024A     		ldr	r2, .L158
 1928 0002 536A     		ldr	r3, [r2, #36]
 1929 0004 43F08073 		orr	r3, r3, #16777216
 1930 0008 5362     		str	r3, [r2, #36]
1257:./lib/src/at32f4xx_rcc.c **** }
 1931              		.loc 1 1257 1 view .LVU527
 1932 000a 7047     		bx	lr
 1933              	.L159:
 1934              		.align	2
 1935              	.L158:
 1936 000c 00100240 		.word	1073876992
 1937              		.cfi_endproc
 1938              	.LFE154:
 1940              		.section	.text.RCC_GetINTStatus,"ax",%progbits
 1941              		.align	1
 1942              		.global	RCC_GetINTStatus
 1943              		.syntax unified
 1944              		.thumb
 1945              		.thumb_func
 1946              		.fpu fpv4-sp-d16
 1948              	RCC_GetINTStatus:
 1949              	.LVL171:
 1950              	.LFB155:
1258:./lib/src/at32f4xx_rcc.c **** 
1259:./lib/src/at32f4xx_rcc.c **** /**
1260:./lib/src/at32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1261:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_INT: specifies the RCC interrupt source to check.
1262:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be one of the following values:
1263:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_LSISTBL: LSI ready interrupt
1264:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_LSESTBL: LSE ready interrupt
1265:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_HSISTBL: HSI ready interrupt
1266:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_HSESTBL: HSE ready interrupt
1267:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_PLLSTBL: PLL ready interrupt
1268:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_HSECFD:  Clock Security System interrupt
1269:./lib/src/at32f4xx_rcc.c ****   *
1270:./lib/src/at32f4xx_rcc.c ****   * @retval The new state of RCC_INT (SET or RESET).
1271:./lib/src/at32f4xx_rcc.c ****   */
1272:./lib/src/at32f4xx_rcc.c **** ITStatus RCC_GetINTStatus(uint8_t RCC_INT)
1273:./lib/src/at32f4xx_rcc.c **** {
 1951              		.loc 1 1273 1 is_stmt 1 view -0
 1952              		.cfi_startproc
 1953              		@ args = 0, pretend = 0, frame = 0
 1954              		@ frame_needed = 0, uses_anonymous_args = 0
 1955              		@ link register save eliminated.
1274:./lib/src/at32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 1956              		.loc 1 1274 3 view .LVU529
1275:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1276:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_INT_STS(RCC_INT));
 1957              		.loc 1 1276 3 view .LVU530
1277:./lib/src/at32f4xx_rcc.c **** 
1278:./lib/src/at32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1279:./lib/src/at32f4xx_rcc.c ****   if ((RCC->CLKINT & RCC_INT) != (uint32_t)RESET)
 1958              		.loc 1 1279 3 view .LVU531
 1959              		.loc 1 1279 11 is_stmt 0 view .LVU532
ARM GAS  /tmp/ccdLBtdD.s 			page 59


 1960 0000 034B     		ldr	r3, .L163
 1961 0002 9B68     		ldr	r3, [r3, #8]
 1962              		.loc 1 1279 6 view .LVU533
 1963 0004 1842     		tst	r0, r3
 1964 0006 01D0     		beq	.L162
1280:./lib/src/at32f4xx_rcc.c ****   {
1281:./lib/src/at32f4xx_rcc.c ****     bitstatus = SET;
 1965              		.loc 1 1281 15 view .LVU534
 1966 0008 0120     		movs	r0, #1
 1967              	.LVL172:
 1968              		.loc 1 1281 15 view .LVU535
 1969 000a 7047     		bx	lr
 1970              	.LVL173:
 1971              	.L162:
1282:./lib/src/at32f4xx_rcc.c ****   }
1283:./lib/src/at32f4xx_rcc.c ****   else
1284:./lib/src/at32f4xx_rcc.c ****   {
1285:./lib/src/at32f4xx_rcc.c ****     bitstatus = RESET;
 1972              		.loc 1 1285 15 view .LVU536
 1973 000c 0020     		movs	r0, #0
 1974              	.LVL174:
1286:./lib/src/at32f4xx_rcc.c ****   }
1287:./lib/src/at32f4xx_rcc.c **** 
1288:./lib/src/at32f4xx_rcc.c ****   /* Return the RCC_INT status */
1289:./lib/src/at32f4xx_rcc.c ****   return  bitstatus;
 1975              		.loc 1 1289 3 is_stmt 1 view .LVU537
1290:./lib/src/at32f4xx_rcc.c **** }
 1976              		.loc 1 1290 1 is_stmt 0 view .LVU538
 1977 000e 7047     		bx	lr
 1978              	.L164:
 1979              		.align	2
 1980              	.L163:
 1981 0010 00100240 		.word	1073876992
 1982              		.cfi_endproc
 1983              	.LFE155:
 1985              		.section	.text.RCC_ClearINTPendingBit,"ax",%progbits
 1986              		.align	1
 1987              		.global	RCC_ClearINTPendingBit
 1988              		.syntax unified
 1989              		.thumb
 1990              		.thumb_func
 1991              		.fpu fpv4-sp-d16
 1993              	RCC_ClearINTPendingBit:
 1994              	.LVL175:
 1995              	.LFB156:
1291:./lib/src/at32f4xx_rcc.c **** 
1292:./lib/src/at32f4xx_rcc.c **** /**
1293:./lib/src/at32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1294:./lib/src/at32f4xx_rcc.c ****   * @param  RCC_INT: specifies the interrupt pending bit to clear.
1295:./lib/src/at32f4xx_rcc.c ****   *   This parameter can be any combination of the
1296:./lib/src/at32f4xx_rcc.c ****   *   following values:
1297:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_LSISTBL: LSI ready interrupt
1298:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_LSESTBL: LSE ready interrupt
1299:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_HSISTBL: HSI ready interrupt
1300:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_HSESTBL: HSE ready interrupt
1301:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_PLLSTBL: PLL ready interrupt
1302:./lib/src/at32f4xx_rcc.c ****   *
ARM GAS  /tmp/ccdLBtdD.s 			page 60


1303:./lib/src/at32f4xx_rcc.c ****   *     @arg RCC_INT_HSECFD: Clock Security System interrupt
1304:./lib/src/at32f4xx_rcc.c ****   * @retval None
1305:./lib/src/at32f4xx_rcc.c ****   */
1306:./lib/src/at32f4xx_rcc.c **** void RCC_ClearINTPendingBit(uint8_t RCC_INT)
1307:./lib/src/at32f4xx_rcc.c **** {
 1996              		.loc 1 1307 1 is_stmt 1 view -0
 1997              		.cfi_startproc
 1998              		@ args = 0, pretend = 0, frame = 0
 1999              		@ frame_needed = 0, uses_anonymous_args = 0
 2000              		@ link register save eliminated.
1308:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1309:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_INT_CLR(RCC_INT));
 2001              		.loc 1 1309 3 view .LVU540
1310:./lib/src/at32f4xx_rcc.c **** 
1311:./lib/src/at32f4xx_rcc.c ****   /* Perform Byte access to RCC_CLKINT[23:16] bits to clear the selected interrupt
1312:./lib/src/at32f4xx_rcc.c ****      pending bits */
1313:./lib/src/at32f4xx_rcc.c ****   *(__IO uint8_t *) CLKINT_BYTE3_CLR_ADDR = RCC_INT;
 2002              		.loc 1 1313 3 view .LVU541
 2003              		.loc 1 1313 43 is_stmt 0 view .LVU542
 2004 0000 014B     		ldr	r3, .L166
 2005 0002 9872     		strb	r0, [r3, #10]
1314:./lib/src/at32f4xx_rcc.c **** }
 2006              		.loc 1 1314 1 view .LVU543
 2007 0004 7047     		bx	lr
 2008              	.L167:
 2009 0006 00BF     		.align	2
 2010              	.L166:
 2011 0008 00100240 		.word	1073876992
 2012              		.cfi_endproc
 2013              	.LFE156:
 2015              		.section	.text.RCC_StepModeCmd,"ax",%progbits
 2016              		.align	1
 2017              		.global	RCC_StepModeCmd
 2018              		.syntax unified
 2019              		.thumb
 2020              		.thumb_func
 2021              		.fpu fpv4-sp-d16
 2023              	RCC_StepModeCmd:
 2024              	.LVL176:
 2025              	.LFB158:
1315:./lib/src/at32f4xx_rcc.c **** 
1316:./lib/src/at32f4xx_rcc.c **** /**
1317:./lib/src/at32f4xx_rcc.c ****   * @brief  Delay After HSE Enable,.
1318:./lib/src/at32f4xx_rcc.c ****   * @param  delay: Number Of Nops.
1319:./lib/src/at32f4xx_rcc.c ****   * @retval None
1320:./lib/src/at32f4xx_rcc.c ****   */
1321:./lib/src/at32f4xx_rcc.c **** static void RCC_HSEENDelay(uint32_t delay)
1322:./lib/src/at32f4xx_rcc.c **** {
1323:./lib/src/at32f4xx_rcc.c ****   uint32_t i;
1324:./lib/src/at32f4xx_rcc.c **** 
1325:./lib/src/at32f4xx_rcc.c ****   for(i = 0; i < delay; i++)
1326:./lib/src/at32f4xx_rcc.c ****     ;
1327:./lib/src/at32f4xx_rcc.c **** }
1328:./lib/src/at32f4xx_rcc.c **** 
1329:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F413xx) || defined (AT32F415xx) || \
1330:./lib/src/at32f4xx_rcc.c ****     defined (AT32F403Axx)|| defined (AT32F407xx) || \
1331:./lib/src/at32f4xx_rcc.c ****     defined (AT32F421xx)
ARM GAS  /tmp/ccdLBtdD.s 			page 61


1332:./lib/src/at32f4xx_rcc.c **** /**
1333:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the Auto Step Mode.
1334:./lib/src/at32f4xx_rcc.c ****   * @note   This function called when sysclk greater than 108Mhz.
1335:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the Step Mode. This parameter can be: ENABLE or DISABLE.
1336:./lib/src/at32f4xx_rcc.c ****   * @retval None
1337:./lib/src/at32f4xx_rcc.c ****   */
1338:./lib/src/at32f4xx_rcc.c **** void RCC_StepModeCmd(FunctionalState NewState)
1339:./lib/src/at32f4xx_rcc.c **** {
 2026              		.loc 1 1339 1 is_stmt 1 view -0
 2027              		.cfi_startproc
 2028              		@ args = 0, pretend = 0, frame = 0
 2029              		@ frame_needed = 0, uses_anonymous_args = 0
 2030              		@ link register save eliminated.
1340:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1341:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2031              		.loc 1 1341 3 view .LVU545
1342:./lib/src/at32f4xx_rcc.c ****   if(ENABLE == NewState)
 2032              		.loc 1 1342 3 view .LVU546
 2033              		.loc 1 1342 5 is_stmt 0 view .LVU547
 2034 0000 0128     		cmp	r0, #1
 2035 0002 05D0     		beq	.L171
1343:./lib/src/at32f4xx_rcc.c ****   {
1344:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 |= RCC_AUTO_STEP_EN;
1345:./lib/src/at32f4xx_rcc.c ****   }
1346:./lib/src/at32f4xx_rcc.c ****   else
1347:./lib/src/at32f4xx_rcc.c ****   {
1348:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 &= ~RCC_AUTO_STEP_EN;
 2036              		.loc 1 1348 5 is_stmt 1 view .LVU548
 2037              		.loc 1 1348 16 is_stmt 0 view .LVU549
 2038 0004 054A     		ldr	r2, .L172
 2039 0006 536D     		ldr	r3, [r2, #84]
 2040 0008 23F03003 		bic	r3, r3, #48
 2041 000c 5365     		str	r3, [r2, #84]
1349:./lib/src/at32f4xx_rcc.c ****   }
1350:./lib/src/at32f4xx_rcc.c **** }
 2042              		.loc 1 1350 1 view .LVU550
 2043 000e 7047     		bx	lr
 2044              	.L171:
1344:./lib/src/at32f4xx_rcc.c ****   }
 2045              		.loc 1 1344 5 is_stmt 1 view .LVU551
1344:./lib/src/at32f4xx_rcc.c ****   }
 2046              		.loc 1 1344 16 is_stmt 0 view .LVU552
 2047 0010 024A     		ldr	r2, .L172
 2048 0012 536D     		ldr	r3, [r2, #84]
 2049 0014 43F03003 		orr	r3, r3, #48
 2050 0018 5365     		str	r3, [r2, #84]
 2051 001a 7047     		bx	lr
 2052              	.L173:
 2053              		.align	2
 2054              	.L172:
 2055 001c 00100240 		.word	1073876992
 2056              		.cfi_endproc
 2057              	.LFE158:
 2059              		.section	.text.RCC_HSI2SYS48M,"ax",%progbits
 2060              		.align	1
 2061              		.global	RCC_HSI2SYS48M
 2062              		.syntax unified
ARM GAS  /tmp/ccdLBtdD.s 			page 62


 2063              		.thumb
 2064              		.thumb_func
 2065              		.fpu fpv4-sp-d16
 2067              	RCC_HSI2SYS48M:
 2068              	.LVL177:
 2069              	.LFB159:
1351:./lib/src/at32f4xx_rcc.c **** 
1352:./lib/src/at32f4xx_rcc.c **** /**
1353:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables to get system clock source from HSI 48M directly.
1354:./lib/src/at32f4xx_rcc.c ****   * @note   Attention: If enable, the hsi clock frequency also has fixed 48M.
1355:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the system clock source. This parameter can be: ENABLE or DISABL
1356:./lib/src/at32f4xx_rcc.c ****   * @retval None
1357:./lib/src/at32f4xx_rcc.c ****   */
1358:./lib/src/at32f4xx_rcc.c **** void RCC_HSI2SYS48M(FunctionalState NewState)
1359:./lib/src/at32f4xx_rcc.c **** {
 2070              		.loc 1 1359 1 is_stmt 1 view -0
 2071              		.cfi_startproc
 2072              		@ args = 0, pretend = 0, frame = 0
 2073              		@ frame_needed = 0, uses_anonymous_args = 0
 2074              		@ link register save eliminated.
1360:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1361:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2075              		.loc 1 1361 3 view .LVU554
1362:./lib/src/at32f4xx_rcc.c ****   if(ENABLE == NewState)
 2076              		.loc 1 1362 3 view .LVU555
 2077              		.loc 1 1362 5 is_stmt 0 view .LVU556
 2078 0000 0128     		cmp	r0, #1
 2079 0002 05D0     		beq	.L177
1363:./lib/src/at32f4xx_rcc.c ****   {
1364:./lib/src/at32f4xx_rcc.c ****     RCC->MISC  |= RCC_HSI_DIV_EN;
1365:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 |= RCC_HSI_SYS_CTRL;
1366:./lib/src/at32f4xx_rcc.c ****   }
1367:./lib/src/at32f4xx_rcc.c ****   else
1368:./lib/src/at32f4xx_rcc.c ****   {
1369:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 &= ~RCC_HSI_SYS_CTRL;
 2080              		.loc 1 1369 5 is_stmt 1 view .LVU557
 2081              		.loc 1 1369 16 is_stmt 0 view .LVU558
 2082 0004 074A     		ldr	r2, .L178
 2083 0006 536D     		ldr	r3, [r2, #84]
 2084 0008 23F40073 		bic	r3, r3, #512
 2085 000c 5365     		str	r3, [r2, #84]
1370:./lib/src/at32f4xx_rcc.c ****   }
1371:./lib/src/at32f4xx_rcc.c **** }
 2086              		.loc 1 1371 1 view .LVU559
 2087 000e 7047     		bx	lr
 2088              	.L177:
1364:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 |= RCC_HSI_SYS_CTRL;
 2089              		.loc 1 1364 5 is_stmt 1 view .LVU560
1364:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 |= RCC_HSI_SYS_CTRL;
 2090              		.loc 1 1364 16 is_stmt 0 view .LVU561
 2091 0010 044B     		ldr	r3, .L178
 2092 0012 1A6B     		ldr	r2, [r3, #48]
 2093 0014 42F00072 		orr	r2, r2, #33554432
 2094 0018 1A63     		str	r2, [r3, #48]
1365:./lib/src/at32f4xx_rcc.c ****   }
 2095              		.loc 1 1365 5 is_stmt 1 view .LVU562
1365:./lib/src/at32f4xx_rcc.c ****   }
ARM GAS  /tmp/ccdLBtdD.s 			page 63


 2096              		.loc 1 1365 16 is_stmt 0 view .LVU563
 2097 001a 5A6D     		ldr	r2, [r3, #84]
 2098 001c 42F40072 		orr	r2, r2, #512
 2099 0020 5A65     		str	r2, [r3, #84]
 2100 0022 7047     		bx	lr
 2101              	.L179:
 2102              		.align	2
 2103              	.L178:
 2104 0024 00100240 		.word	1073876992
 2105              		.cfi_endproc
 2106              	.LFE159:
 2108              		.section	.text.RCC_HSI2USB48M,"ax",%progbits
 2109              		.align	1
 2110              		.global	RCC_HSI2USB48M
 2111              		.syntax unified
 2112              		.thumb
 2113              		.thumb_func
 2114              		.fpu fpv4-sp-d16
 2116              	RCC_HSI2USB48M:
 2117              	.LVL178:
 2118              	.LFB160:
1372:./lib/src/at32f4xx_rcc.c **** 
1373:./lib/src/at32f4xx_rcc.c **** /**
1374:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables to get USB clock source from HSI 48M directly.
1375:./lib/src/at32f4xx_rcc.c ****   * @note   Attention: If enable, the hsi clock frequency also has fixed 48M.
1376:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the USB clock source. This parameter can be: ENABLE or DISABLE.
1377:./lib/src/at32f4xx_rcc.c ****   * @retval None
1378:./lib/src/at32f4xx_rcc.c ****   */
1379:./lib/src/at32f4xx_rcc.c **** void RCC_HSI2USB48M(FunctionalState NewState)
1380:./lib/src/at32f4xx_rcc.c **** {
 2119              		.loc 1 1380 1 is_stmt 1 view -0
 2120              		.cfi_startproc
 2121              		@ args = 0, pretend = 0, frame = 0
 2122              		@ frame_needed = 0, uses_anonymous_args = 0
 2123              		@ link register save eliminated.
1381:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1382:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2124              		.loc 1 1382 3 view .LVU565
1383:./lib/src/at32f4xx_rcc.c ****   if(ENABLE == NewState)
 2125              		.loc 1 1383 3 view .LVU566
 2126              		.loc 1 1383 5 is_stmt 0 view .LVU567
 2127 0000 0128     		cmp	r0, #1
 2128 0002 05D0     		beq	.L183
1384:./lib/src/at32f4xx_rcc.c ****   {
1385:./lib/src/at32f4xx_rcc.c ****     RCC->MISC  |= RCC_HSI_DIV_EN;
1386:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 |= RCC_HSI_FOR_USB;
1387:./lib/src/at32f4xx_rcc.c ****   }
1388:./lib/src/at32f4xx_rcc.c ****   else
1389:./lib/src/at32f4xx_rcc.c ****   {
1390:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 &= ~RCC_HSI_FOR_USB;
 2129              		.loc 1 1390 5 is_stmt 1 view .LVU568
 2130              		.loc 1 1390 16 is_stmt 0 view .LVU569
 2131 0004 074A     		ldr	r2, .L184
 2132 0006 536D     		ldr	r3, [r2, #84]
 2133 0008 23F48073 		bic	r3, r3, #256
 2134 000c 5365     		str	r3, [r2, #84]
1391:./lib/src/at32f4xx_rcc.c ****   }
ARM GAS  /tmp/ccdLBtdD.s 			page 64


1392:./lib/src/at32f4xx_rcc.c **** }
 2135              		.loc 1 1392 1 view .LVU570
 2136 000e 7047     		bx	lr
 2137              	.L183:
1385:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 |= RCC_HSI_FOR_USB;
 2138              		.loc 1 1385 5 is_stmt 1 view .LVU571
1385:./lib/src/at32f4xx_rcc.c ****     RCC->MISC2 |= RCC_HSI_FOR_USB;
 2139              		.loc 1 1385 16 is_stmt 0 view .LVU572
 2140 0010 044B     		ldr	r3, .L184
 2141 0012 1A6B     		ldr	r2, [r3, #48]
 2142 0014 42F00072 		orr	r2, r2, #33554432
 2143 0018 1A63     		str	r2, [r3, #48]
1386:./lib/src/at32f4xx_rcc.c ****   }
 2144              		.loc 1 1386 5 is_stmt 1 view .LVU573
1386:./lib/src/at32f4xx_rcc.c ****   }
 2145              		.loc 1 1386 16 is_stmt 0 view .LVU574
 2146 001a 5A6D     		ldr	r2, [r3, #84]
 2147 001c 42F48072 		orr	r2, r2, #256
 2148 0020 5A65     		str	r2, [r3, #84]
 2149 0022 7047     		bx	lr
 2150              	.L185:
 2151              		.align	2
 2152              	.L184:
 2153 0024 00100240 		.word	1073876992
 2154              		.cfi_endproc
 2155              	.LFE160:
 2157              		.global	__aeabi_f2d
 2158              		.global	__aeabi_dcmpgt
 2159              		.global	__aeabi_dcmplt
 2160              		.section	.text.RCC_PLLFrefTableConfig,"ax",%progbits
 2161              		.align	1
 2162              		.global	RCC_PLLFrefTableConfig
 2163              		.syntax unified
 2164              		.thumb
 2165              		.thumb_func
 2166              		.fpu fpv4-sp-d16
 2168              	RCC_PLLFrefTableConfig:
 2169              	.LVL179:
 2170              	.LFB161:
1393:./lib/src/at32f4xx_rcc.c **** #endif
1394:./lib/src/at32f4xx_rcc.c **** 
1395:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F403Axx)|| defined (AT32F407xx)
1396:./lib/src/at32f4xx_rcc.c **** /**
1397:./lib/src/at32f4xx_rcc.c ****   * @brief  HSE Divider configura.
1398:./lib/src/at32f4xx_rcc.c ****   * @note   This function config HSE divider.
1399:./lib/src/at32f4xx_rcc.c ****   * @param  HSEDiv: RCC_HSE_DIV_2. HSE divider 2 for pll.
1400:./lib/src/at32f4xx_rcc.c ****   *                 RCC_HSE_DIV_3. HSE divider 3 for pll.
1401:./lib/src/at32f4xx_rcc.c ****   *                 RCC_HSE_DIV_4. HSE divider 4 for pll.
1402:./lib/src/at32f4xx_rcc.c ****   *                 RCC_HSE_DIV_5. HSE divider 5 for pll.
1403:./lib/src/at32f4xx_rcc.c ****   * @retval None
1404:./lib/src/at32f4xx_rcc.c ****   */
1405:./lib/src/at32f4xx_rcc.c **** void RCC_HSEDivConfig(uint32_t HSEDiv)
1406:./lib/src/at32f4xx_rcc.c **** {
1407:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1408:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_HSEDIV(HSEDiv));
1409:./lib/src/at32f4xx_rcc.c **** 
1410:./lib/src/at32f4xx_rcc.c ****   RCC->MISC2 &= ~RCC_HSE_DIV_MASK;
ARM GAS  /tmp/ccdLBtdD.s 			page 65


1411:./lib/src/at32f4xx_rcc.c ****   RCC->MISC2 |= HSEDiv;
1412:./lib/src/at32f4xx_rcc.c **** }
1413:./lib/src/at32f4xx_rcc.c **** #endif
1414:./lib/src/at32f4xx_rcc.c **** 
1415:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F413xx) || defined (AT32F403Axx) || \
1416:./lib/src/at32f4xx_rcc.c ****     defined (AT32F407xx)
1417:./lib/src/at32f4xx_rcc.c **** /**
1418:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables the USB INT remap.
1419:./lib/src/at32f4xx_rcc.c ****   * @note   Remap the default USB_HP_IRQn & USB_LP_IRQn (19,20) to other IRQns(73, 74).
1420:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the USB INT remap. This parameter can be: ENABLE or DISABLE.
1421:./lib/src/at32f4xx_rcc.c ****   * @retval None
1422:./lib/src/at32f4xx_rcc.c ****   */
1423:./lib/src/at32f4xx_rcc.c **** void RCC_USBINTRemap(FunctionalState NewState)
1424:./lib/src/at32f4xx_rcc.c **** {
1425:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1426:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1427:./lib/src/at32f4xx_rcc.c ****   if(ENABLE == NewState)
1428:./lib/src/at32f4xx_rcc.c ****   {
1429:./lib/src/at32f4xx_rcc.c ****     RCC->INTCTRL |= RCC_INTCTRL_USB_INT_CTRL;
1430:./lib/src/at32f4xx_rcc.c ****   }
1431:./lib/src/at32f4xx_rcc.c ****   else
1432:./lib/src/at32f4xx_rcc.c ****   {
1433:./lib/src/at32f4xx_rcc.c ****     RCC->INTCTRL &= ~RCC_INTCTRL_USB_INT_CTRL;
1434:./lib/src/at32f4xx_rcc.c ****   }
1435:./lib/src/at32f4xx_rcc.c **** }
1436:./lib/src/at32f4xx_rcc.c **** 
1437:./lib/src/at32f4xx_rcc.c **** /**
1438:./lib/src/at32f4xx_rcc.c ****   * @brief  Enables or disables MCO output to TMR10_CH0.
1439:./lib/src/at32f4xx_rcc.c ****   * @note   This function can enable MCO inner connect to TMR10_CH0.
1440:./lib/src/at32f4xx_rcc.c ****   * @param  NewState: new state of the MCO to TMR10_CH0. This parameter can be: ENABLE or DISABLE.
1441:./lib/src/at32f4xx_rcc.c ****   * @retval None
1442:./lib/src/at32f4xx_rcc.c ****   */
1443:./lib/src/at32f4xx_rcc.c **** void RCC_MCO2TMR10(FunctionalState NewState)
1444:./lib/src/at32f4xx_rcc.c **** {
1445:./lib/src/at32f4xx_rcc.c ****   /* Check the parameters */
1446:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1447:./lib/src/at32f4xx_rcc.c ****   if(ENABLE == NewState)
1448:./lib/src/at32f4xx_rcc.c ****   {
1449:./lib/src/at32f4xx_rcc.c ****     RCC->TEST  |= RCC_TEST_MCO2TMR_EN;
1450:./lib/src/at32f4xx_rcc.c ****   }
1451:./lib/src/at32f4xx_rcc.c ****   else
1452:./lib/src/at32f4xx_rcc.c ****   {
1453:./lib/src/at32f4xx_rcc.c ****     RCC->TEST  &= ~RCC_TEST_MCO2TMR_EN;
1454:./lib/src/at32f4xx_rcc.c ****   }
1455:./lib/src/at32f4xx_rcc.c **** }
1456:./lib/src/at32f4xx_rcc.c **** #endif
1457:./lib/src/at32f4xx_rcc.c **** 
1458:./lib/src/at32f4xx_rcc.c **** #if defined (AT32F415xx) || defined (AT32F421xx)
1459:./lib/src/at32f4xx_rcc.c **** /**
1460:./lib/src/at32f4xx_rcc.c ****   * @brief  Config pll reference clock for tradition configuration method(RCC_CFG_MULT).
1461:./lib/src/at32f4xx_rcc.c ****   * @note   This function must be called before PLL enabled, and HSE_VALUE must be
1462:./lib/src/at32f4xx_rcc.c ****   *         corresponding to reality.
1463:./lib/src/at32f4xx_rcc.c ****   * @param  hse_value: equal to HSE_VALUE;
1464:./lib/src/at32f4xx_rcc.c ****   * @retval None
1465:./lib/src/at32f4xx_rcc.c ****   */
1466:./lib/src/at32f4xx_rcc.c **** void RCC_PLLFrefTableConfig(uint32_t hse_value)
1467:./lib/src/at32f4xx_rcc.c **** {
ARM GAS  /tmp/ccdLBtdD.s 			page 66


 2171              		.loc 1 1467 1 is_stmt 1 view -0
 2172              		.cfi_startproc
 2173              		@ args = 0, pretend = 0, frame = 8
 2174              		@ frame_needed = 0, uses_anonymous_args = 0
 2175              		.loc 1 1467 1 is_stmt 0 view .LVU576
 2176 0000 D0B5     		push	{r4, r6, r7, lr}
 2177              	.LCFI11:
 2178              		.cfi_def_cfa_offset 16
 2179              		.cfi_offset 4, -16
 2180              		.cfi_offset 6, -12
 2181              		.cfi_offset 7, -8
 2182              		.cfi_offset 14, -4
 2183 0002 2DED028B 		vpush.64	{d8}
 2184              	.LCFI12:
 2185              		.cfi_def_cfa_offset 24
 2186              		.cfi_offset 80, -24
 2187              		.cfi_offset 81, -20
 2188 0006 82B0     		sub	sp, sp, #8
 2189              	.LCFI13:
 2190              		.cfi_def_cfa_offset 32
 2191 0008 0190     		str	r0, [sp, #4]
1468:./lib/src/at32f4xx_rcc.c ****   uint32_t pllrefclk = 0, pll_reg = 0;
 2192              		.loc 1 1468 3 is_stmt 1 view .LVU577
 2193              	.LVL180:
1469:./lib/src/at32f4xx_rcc.c ****   float pllrcfreq = 0.0;
 2194              		.loc 1 1469 3 view .LVU578
1470:./lib/src/at32f4xx_rcc.c **** 
1471:./lib/src/at32f4xx_rcc.c ****   pllrefclk = RCC->CFG & RCC_CFG_PLLRC;
 2195              		.loc 1 1471 3 view .LVU579
 2196              		.loc 1 1471 18 is_stmt 0 view .LVU580
 2197 000a 514B     		ldr	r3, .L217+40
 2198 000c 5A68     		ldr	r2, [r3, #4]
 2199              	.LVL181:
1472:./lib/src/at32f4xx_rcc.c **** 
1473:./lib/src/at32f4xx_rcc.c ****   pll_reg = RCC->PLL;
 2200              		.loc 1 1473 3 is_stmt 1 view .LVU581
 2201              		.loc 1 1473 11 is_stmt 0 view .LVU582
 2202 000e DC6A     		ldr	r4, [r3, #44]
 2203              	.LVL182:
1474:./lib/src/at32f4xx_rcc.c ****   pll_reg &= ~(PLL_FREF_MASK | PLL_CFGEN_MASK);
 2204              		.loc 1 1474 3 is_stmt 1 view .LVU583
 2205              		.loc 1 1474 11 is_stmt 0 view .LVU584
 2206 0010 24F00744 		bic	r4, r4, #-2030043136
 2207              	.LVL183:
1475:./lib/src/at32f4xx_rcc.c **** 
1476:./lib/src/at32f4xx_rcc.c ****   if (pllrefclk == 0x00)
 2208              		.loc 1 1476 3 is_stmt 1 view .LVU585
 2209              		.loc 1 1476 6 is_stmt 0 view .LVU586
 2210 0014 12F4803F 		tst	r2, #65536
 2211 0018 33D0     		beq	.L187
1477:./lib/src/at32f4xx_rcc.c ****   {
1478:./lib/src/at32f4xx_rcc.c ****     /* HSI oscillator clock divided by 2 selected as PLL clock entry */
1479:./lib/src/at32f4xx_rcc.c ****     pll_reg |= PLL_FREF_4M;
1480:./lib/src/at32f4xx_rcc.c ****   }
1481:./lib/src/at32f4xx_rcc.c ****   else
1482:./lib/src/at32f4xx_rcc.c ****   {
1483:./lib/src/at32f4xx_rcc.c ****     pllrcfreq = hse_value;
ARM GAS  /tmp/ccdLBtdD.s 			page 67


 2212              		.loc 1 1483 5 is_stmt 1 view .LVU587
 2213              		.loc 1 1483 15 is_stmt 0 view .LVU588
 2214 001a 07EE900A 		vmov	s15, r0	@ int
 2215 001e F8EE677A 		vcvt.f32.u32	s15, s15
 2216              	.LVL184:
1484:./lib/src/at32f4xx_rcc.c ****     pllrcfreq /=  1000000;
 2217              		.loc 1 1484 5 is_stmt 1 view .LVU589
 2218              		.loc 1 1484 15 is_stmt 0 view .LVU590
 2219 0022 9FED4C7A 		vldr.32	s14, .L217+44
 2220 0026 87EE878A 		vdiv.f32	s16, s15, s14
 2221              	.LVL185:
1485:./lib/src/at32f4xx_rcc.c ****     /* HSE selected as PLL clock entry */
1486:./lib/src/at32f4xx_rcc.c ****     if ((RCC->CFG & RCC_CFG_PLLHSEPSC) != (uint32_t)RESET)
 2222              		.loc 1 1486 5 is_stmt 1 view .LVU591
 2223              		.loc 1 1486 13 is_stmt 0 view .LVU592
 2224 002a 5B68     		ldr	r3, [r3, #4]
 2225              		.loc 1 1486 8 view .LVU593
 2226 002c 13F4003F 		tst	r3, #131072
 2227 0030 03D0     		beq	.L188
1487:./lib/src/at32f4xx_rcc.c ****     {
1488:./lib/src/at32f4xx_rcc.c ****       /* HSE oscillator clock divided by 2 */
1489:./lib/src/at32f4xx_rcc.c ****       pllrcfreq /= 2;
 2228              		.loc 1 1489 7 is_stmt 1 view .LVU594
 2229              		.loc 1 1489 17 is_stmt 0 view .LVU595
 2230 0032 F6EE007A 		vmov.f32	s15, #5.0e-1
 2231 0036 28EE278A 		vmul.f32	s16, s16, s15
 2232              	.LVL186:
 2233              	.L188:
1490:./lib/src/at32f4xx_rcc.c ****     }
1491:./lib/src/at32f4xx_rcc.c **** 
1492:./lib/src/at32f4xx_rcc.c ****     if((pllrcfreq > 3.9) && (pllrcfreq < 5))
 2234              		.loc 1 1492 5 is_stmt 1 view .LVU596
 2235              		.loc 1 1492 19 is_stmt 0 view .LVU597
 2236 003a 18EE100A 		vmov	r0, s16
 2237              	.LVL187:
 2238              		.loc 1 1492 19 view .LVU598
 2239 003e FFF7FEFF 		bl	__aeabi_f2d
 2240              	.LVL188:
 2241              		.loc 1 1492 19 view .LVU599
 2242 0042 0646     		mov	r6, r0
 2243 0044 0F46     		mov	r7, r1
 2244              		.loc 1 1492 7 view .LVU600
 2245 0046 38A3     		adr	r3, .L217
 2246 0048 D3E90023 		ldrd	r2, [r3]
 2247 004c FFF7FEFF 		bl	__aeabi_dcmpgt
 2248              	.LVL189:
 2249 0050 30B1     		cbz	r0, .L189
 2250              		.loc 1 1492 26 discriminator 1 view .LVU601
 2251 0052 F1EE047A 		vmov.f32	s15, #5.0e+0
 2252 0056 B4EEE78A 		vcmpe.f32	s16, s15
 2253 005a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2254 005e 10D4     		bmi	.L187
 2255              	.L189:
1493:./lib/src/at32f4xx_rcc.c ****     {
1494:./lib/src/at32f4xx_rcc.c ****         pll_reg |= PLL_FREF_4M;
1495:./lib/src/at32f4xx_rcc.c ****     }
1496:./lib/src/at32f4xx_rcc.c ****     else if((pllrcfreq > 5.2) && (pllrcfreq < 6.25))
ARM GAS  /tmp/ccdLBtdD.s 			page 68


 2256              		.loc 1 1496 10 is_stmt 1 view .LVU602
 2257              		.loc 1 1496 12 is_stmt 0 view .LVU603
 2258 0060 33A3     		adr	r3, .L217+8
 2259 0062 D3E90023 		ldrd	r2, [r3]
 2260 0066 3046     		mov	r0, r6
 2261 0068 3946     		mov	r1, r7
 2262 006a FFF7FEFF 		bl	__aeabi_dcmpgt
 2263              	.LVL190:
 2264 006e 70B1     		cbz	r0, .L191
 2265              		.loc 1 1496 31 discriminator 1 view .LVU604
 2266 0070 F1EE097A 		vmov.f32	s15, #6.25e+0
 2267 0074 B4EEE78A 		vcmpe.f32	s16, s15
 2268 0078 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2269 007c 07D5     		bpl	.L191
1497:./lib/src/at32f4xx_rcc.c ****     {
1498:./lib/src/at32f4xx_rcc.c ****         pll_reg |= PLL_FREF_6M;
 2270              		.loc 1 1498 9 is_stmt 1 view .LVU605
 2271              		.loc 1 1498 17 is_stmt 0 view .LVU606
 2272 007e 44F08074 		orr	r4, r4, #16777216
 2273              	.LVL191:
 2274              	.L187:
1499:./lib/src/at32f4xx_rcc.c ****     }
1500:./lib/src/at32f4xx_rcc.c ****     else if((pllrcfreq > 7.8125) && (pllrcfreq < 8.33))
1501:./lib/src/at32f4xx_rcc.c ****     {
1502:./lib/src/at32f4xx_rcc.c ****         pll_reg |= PLL_FREF_8M;
1503:./lib/src/at32f4xx_rcc.c ****     }
1504:./lib/src/at32f4xx_rcc.c ****     else if((pllrcfreq > 8.33) && (pllrcfreq < 12.5))
1505:./lib/src/at32f4xx_rcc.c ****     {
1506:./lib/src/at32f4xx_rcc.c ****         pll_reg |= PLL_FREF_12M;
1507:./lib/src/at32f4xx_rcc.c ****     }
1508:./lib/src/at32f4xx_rcc.c ****     else if((pllrcfreq > 15.625) && (pllrcfreq < 20.83))
1509:./lib/src/at32f4xx_rcc.c ****     {
1510:./lib/src/at32f4xx_rcc.c ****         pll_reg |= PLL_FREF_16M;
1511:./lib/src/at32f4xx_rcc.c ****     }
1512:./lib/src/at32f4xx_rcc.c ****     else if((pllrcfreq > 20.83) && (pllrcfreq < 31.255))
1513:./lib/src/at32f4xx_rcc.c ****     {
1514:./lib/src/at32f4xx_rcc.c ****         pll_reg |= PLL_FREF_25M;
1515:./lib/src/at32f4xx_rcc.c ****     }
1516:./lib/src/at32f4xx_rcc.c ****   }
1517:./lib/src/at32f4xx_rcc.c **** 
1518:./lib/src/at32f4xx_rcc.c ****   RCC->PLL = pll_reg;
 2275              		.loc 1 1518 3 is_stmt 1 view .LVU607
 2276              		.loc 1 1518 12 is_stmt 0 view .LVU608
 2277 0082 334B     		ldr	r3, .L217+40
 2278 0084 DC62     		str	r4, [r3, #44]
 2279              	.LVL192:
1519:./lib/src/at32f4xx_rcc.c **** }
 2280              		.loc 1 1519 1 view .LVU609
 2281 0086 02B0     		add	sp, sp, #8
 2282              	.LCFI14:
 2283              		.cfi_remember_state
 2284              		.cfi_def_cfa_offset 24
 2285              		@ sp needed
 2286 0088 BDEC028B 		vldm	sp!, {d8}
 2287              	.LCFI15:
 2288              		.cfi_restore 80
 2289              		.cfi_restore 81
ARM GAS  /tmp/ccdLBtdD.s 			page 69


 2290              		.cfi_def_cfa_offset 16
 2291 008c D0BD     		pop	{r4, r6, r7, pc}
 2292              	.LVL193:
 2293              	.L191:
 2294              	.LCFI16:
 2295              		.cfi_restore_state
1500:./lib/src/at32f4xx_rcc.c ****     {
 2296              		.loc 1 1500 10 is_stmt 1 view .LVU610
1500:./lib/src/at32f4xx_rcc.c ****     {
 2297              		.loc 1 1500 12 is_stmt 0 view .LVU611
 2298 008e DFED327A 		vldr.32	s15, .L217+48
 2299 0092 B4EEE78A 		vcmpe.f32	s16, s15
 2300 0096 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2301 009a 0ADD     		ble	.L194
1500:./lib/src/at32f4xx_rcc.c ****     {
 2302              		.loc 1 1500 34 discriminator 1 view .LVU612
 2303 009c 26A3     		adr	r3, .L217+16
 2304 009e D3E90023 		ldrd	r2, [r3]
 2305 00a2 3046     		mov	r0, r6
 2306 00a4 3946     		mov	r1, r7
 2307 00a6 FFF7FEFF 		bl	__aeabi_dcmplt
 2308              	.LVL194:
 2309 00aa 10B1     		cbz	r0, .L194
1502:./lib/src/at32f4xx_rcc.c ****     }
 2310              		.loc 1 1502 9 is_stmt 1 view .LVU613
1502:./lib/src/at32f4xx_rcc.c ****     }
 2311              		.loc 1 1502 17 is_stmt 0 view .LVU614
 2312 00ac 44F00074 		orr	r4, r4, #33554432
 2313              	.LVL195:
1502:./lib/src/at32f4xx_rcc.c ****     }
 2314              		.loc 1 1502 17 view .LVU615
 2315 00b0 E7E7     		b	.L187
 2316              	.L194:
1504:./lib/src/at32f4xx_rcc.c ****     {
 2317              		.loc 1 1504 10 is_stmt 1 view .LVU616
1504:./lib/src/at32f4xx_rcc.c ****     {
 2318              		.loc 1 1504 12 is_stmt 0 view .LVU617
 2319 00b2 21A3     		adr	r3, .L217+16
 2320 00b4 D3E90023 		ldrd	r2, [r3]
 2321 00b8 3046     		mov	r0, r6
 2322 00ba 3946     		mov	r1, r7
 2323 00bc FFF7FEFF 		bl	__aeabi_dcmpgt
 2324              	.LVL196:
 2325 00c0 48B1     		cbz	r0, .L197
1504:./lib/src/at32f4xx_rcc.c ****     {
 2326              		.loc 1 1504 32 discriminator 1 view .LVU618
 2327 00c2 F2EE097A 		vmov.f32	s15, #1.25e+1
 2328 00c6 B4EEE78A 		vcmpe.f32	s16, s15
 2329 00ca F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2330 00ce 02D5     		bpl	.L197
1506:./lib/src/at32f4xx_rcc.c ****     }
 2331              		.loc 1 1506 9 is_stmt 1 view .LVU619
1506:./lib/src/at32f4xx_rcc.c ****     }
 2332              		.loc 1 1506 17 is_stmt 0 view .LVU620
 2333 00d0 44F04074 		orr	r4, r4, #50331648
 2334              	.LVL197:
1506:./lib/src/at32f4xx_rcc.c ****     }
ARM GAS  /tmp/ccdLBtdD.s 			page 70


 2335              		.loc 1 1506 17 view .LVU621
 2336 00d4 D5E7     		b	.L187
 2337              	.L197:
1508:./lib/src/at32f4xx_rcc.c ****     {
 2338              		.loc 1 1508 10 is_stmt 1 view .LVU622
1508:./lib/src/at32f4xx_rcc.c ****     {
 2339              		.loc 1 1508 12 is_stmt 0 view .LVU623
 2340 00d6 DFED217A 		vldr.32	s15, .L217+52
 2341 00da B4EEE78A 		vcmpe.f32	s16, s15
 2342 00de F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2343 00e2 0ADD     		ble	.L200
1508:./lib/src/at32f4xx_rcc.c ****     {
 2344              		.loc 1 1508 34 discriminator 1 view .LVU624
 2345 00e4 16A3     		adr	r3, .L217+24
 2346 00e6 D3E90023 		ldrd	r2, [r3]
 2347 00ea 3046     		mov	r0, r6
 2348 00ec 3946     		mov	r1, r7
 2349 00ee FFF7FEFF 		bl	__aeabi_dcmplt
 2350              	.LVL198:
 2351 00f2 10B1     		cbz	r0, .L200
1510:./lib/src/at32f4xx_rcc.c ****     }
 2352              		.loc 1 1510 9 is_stmt 1 view .LVU625
1510:./lib/src/at32f4xx_rcc.c ****     }
 2353              		.loc 1 1510 17 is_stmt 0 view .LVU626
 2354 00f4 44F08064 		orr	r4, r4, #67108864
 2355              	.LVL199:
1510:./lib/src/at32f4xx_rcc.c ****     }
 2356              		.loc 1 1510 17 view .LVU627
 2357 00f8 C3E7     		b	.L187
 2358              	.L200:
1512:./lib/src/at32f4xx_rcc.c ****     {
 2359              		.loc 1 1512 10 is_stmt 1 view .LVU628
1512:./lib/src/at32f4xx_rcc.c ****     {
 2360              		.loc 1 1512 12 is_stmt 0 view .LVU629
 2361 00fa 11A3     		adr	r3, .L217+24
 2362 00fc D3E90023 		ldrd	r2, [r3]
 2363 0100 3046     		mov	r0, r6
 2364 0102 3946     		mov	r1, r7
 2365 0104 FFF7FEFF 		bl	__aeabi_dcmpgt
 2366              	.LVL200:
 2367 0108 0028     		cmp	r0, #0
 2368 010a BAD0     		beq	.L187
1512:./lib/src/at32f4xx_rcc.c ****     {
 2369              		.loc 1 1512 33 discriminator 1 view .LVU630
 2370 010c 0EA3     		adr	r3, .L217+32
 2371 010e D3E90023 		ldrd	r2, [r3]
 2372 0112 3046     		mov	r0, r6
 2373 0114 3946     		mov	r1, r7
 2374 0116 FFF7FEFF 		bl	__aeabi_dcmplt
 2375              	.LVL201:
 2376 011a 0028     		cmp	r0, #0
 2377 011c B1D0     		beq	.L187
1514:./lib/src/at32f4xx_rcc.c ****     }
 2378              		.loc 1 1514 9 is_stmt 1 view .LVU631
1514:./lib/src/at32f4xx_rcc.c ****     }
 2379              		.loc 1 1514 17 is_stmt 0 view .LVU632
 2380 011e 44F0A064 		orr	r4, r4, #83886080
ARM GAS  /tmp/ccdLBtdD.s 			page 71


 2381              	.LVL202:
1514:./lib/src/at32f4xx_rcc.c ****     }
 2382              		.loc 1 1514 17 view .LVU633
 2383 0122 AEE7     		b	.L187
 2384              	.L218:
 2385 0124 AFF30080 		.align	3
 2386              	.L217:
 2387 0128 33333333 		.word	858993459
 2388 012c 33330F40 		.word	1074737971
 2389 0130 CDCCCCCC 		.word	-858993459
 2390 0134 CCCC1440 		.word	1075104972
 2391 0138 295C8FC2 		.word	-1030792151
 2392 013c F5A82040 		.word	1075882229
 2393 0140 14AE47E1 		.word	-515396076
 2394 0144 7AD43440 		.word	1077204090
 2395 0148 E17A14AE 		.word	-1374389535
 2396 014c 47413F40 		.word	1077887303
 2397 0150 00100240 		.word	1073876992
 2398 0154 00247449 		.word	1232348160
 2399 0158 0000FA40 		.word	1090125824
 2400 015c 00007A41 		.word	1098514432
 2401              		.cfi_endproc
 2402              	.LFE161:
 2404              		.section	.text.RCC_PLLconfig2,"ax",%progbits
 2405              		.align	1
 2406              		.global	RCC_PLLconfig2
 2407              		.syntax unified
 2408              		.thumb
 2409              		.thumb_func
 2410              		.fpu fpv4-sp-d16
 2412              	RCC_PLLconfig2:
 2413              	.LVL203:
 2414              	.LFB162:
1520:./lib/src/at32f4xx_rcc.c **** 
1521:./lib/src/at32f4xx_rcc.c **** /**
1522:./lib/src/at32f4xx_rcc.c ****   * @brief  Config pll with RCC_PLL.
1523:./lib/src/at32f4xx_rcc.c ****   * @note   This function can usd RCC_PLL register to config pll, not RCC_CFG_MULT.
1524:./lib/src/at32f4xx_rcc.c ****   *                        PLL_rc_freq_n_Mhz * PLL_ns
1525:./lib/src/at32f4xx_rcc.c ****   *         PLL clock = --------------------------------
1526:./lib/src/at32f4xx_rcc.c ****   *                           PLL_ms * PLL_fr_n
1527:./lib/src/at32f4xx_rcc.c ****   *         ATTEMTION:
1528:./lib/src/at32f4xx_rcc.c ****   *                  31 <= PLL_ns <= 500
1529:./lib/src/at32f4xx_rcc.c ****   *                  1  <= PLL_ms <= 15
1530:./lib/src/at32f4xx_rcc.c ****   *
1531:./lib/src/at32f4xx_rcc.c ****   *                       PLL_rc_freq_n_Mhz * PLL_ns
1532:./lib/src/at32f4xx_rcc.c ****   *         500Mhz <=  -------------------------------- <= 1000Mhz
1533:./lib/src/at32f4xx_rcc.c ****   *                               PLL_ms
1534:./lib/src/at32f4xx_rcc.c ****   * @param  PLL_ns: PLL register ns value.
1535:./lib/src/at32f4xx_rcc.c ****   * @param  PLL_ms: PLL register ms value.
1536:./lib/src/at32f4xx_rcc.c ****   * @param  PLL_fr: VCO output divider
1537:./lib/src/at32f4xx_rcc.c ****   *     @arg PLL_FR_1 :  output divider 1
1538:./lib/src/at32f4xx_rcc.c ****   *     @arg PLL_FR_2 :  output divider 2
1539:./lib/src/at32f4xx_rcc.c ****   *     @arg PLL_FR_4 :  output divider 4
1540:./lib/src/at32f4xx_rcc.c ****   *     @arg PLL_FR_8 :  output divider 8
1541:./lib/src/at32f4xx_rcc.c ****   *     @arg PLL_FR_16:  output divider 16
1542:./lib/src/at32f4xx_rcc.c ****   *     @arg PLL_FR_32:  output divider 32
1543:./lib/src/at32f4xx_rcc.c ****   * @retval None
ARM GAS  /tmp/ccdLBtdD.s 			page 72


1544:./lib/src/at32f4xx_rcc.c ****   */
1545:./lib/src/at32f4xx_rcc.c **** void RCC_PLLconfig2(uint32_t PLL_ns, uint32_t PLL_ms, uint32_t PLL_fr)
1546:./lib/src/at32f4xx_rcc.c **** {
 2415              		.loc 1 1546 1 is_stmt 1 view -0
 2416              		.cfi_startproc
 2417              		@ args = 0, pretend = 0, frame = 8
 2418              		@ frame_needed = 0, uses_anonymous_args = 0
 2419              		@ link register save eliminated.
 2420              		.loc 1 1546 1 is_stmt 0 view .LVU635
 2421 0000 30B4     		push	{r4, r5}
 2422              	.LCFI17:
 2423              		.cfi_def_cfa_offset 8
 2424              		.cfi_offset 4, -8
 2425              		.cfi_offset 5, -4
 2426 0002 82B0     		sub	sp, sp, #8
 2427              	.LCFI18:
 2428              		.cfi_def_cfa_offset 16
1547:./lib/src/at32f4xx_rcc.c ****   volatile uint32_t result = 0;
 2429              		.loc 1 1547 3 is_stmt 1 view .LVU636
 2430              		.loc 1 1547 21 is_stmt 0 view .LVU637
 2431 0004 0023     		movs	r3, #0
 2432 0006 0193     		str	r3, [sp, #4]
1548:./lib/src/at32f4xx_rcc.c ****   uint32_t pll_reg = 0, pllrefclk = 0, pllrcfreq = 0;
 2433              		.loc 1 1548 3 is_stmt 1 view .LVU638
 2434              	.LVL204:
1549:./lib/src/at32f4xx_rcc.c **** 
1550:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_FR(PLL_fr));
 2435              		.loc 1 1550 3 view .LVU639
1551:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_NS_VALUE(PLL_ns));
 2436              		.loc 1 1551 3 view .LVU640
1552:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_MS_VALUE(PLL_ms));
 2437              		.loc 1 1552 3 view .LVU641
1553:./lib/src/at32f4xx_rcc.c **** 
1554:./lib/src/at32f4xx_rcc.c ****   pllrefclk = RCC->CFG & RCC_CFG_PLLRC;
 2438              		.loc 1 1554 3 view .LVU642
 2439              		.loc 1 1554 18 is_stmt 0 view .LVU643
 2440 0008 03F18043 		add	r3, r3, #1073741824
 2441 000c 03F50433 		add	r3, r3, #135168
 2442 0010 5B68     		ldr	r3, [r3, #4]
 2443              	.LVL205:
1555:./lib/src/at32f4xx_rcc.c **** 
1556:./lib/src/at32f4xx_rcc.c ****   if (pllrefclk == 0x00)
 2444              		.loc 1 1556 3 is_stmt 1 view .LVU644
 2445              		.loc 1 1556 6 is_stmt 0 view .LVU645
 2446 0012 13F4803F 		tst	r3, #65536
 2447 0016 06D0     		beq	.L221
1557:./lib/src/at32f4xx_rcc.c ****   {
1558:./lib/src/at32f4xx_rcc.c ****     /* HSI oscillator clock divided by 2 selected as PLL clock entry */
1559:./lib/src/at32f4xx_rcc.c ****     pllrcfreq = (HSI_VALUE >> 1);
1560:./lib/src/at32f4xx_rcc.c ****   }
1561:./lib/src/at32f4xx_rcc.c ****   else
1562:./lib/src/at32f4xx_rcc.c ****   {
1563:./lib/src/at32f4xx_rcc.c ****     pllrcfreq = HSE_VALUE;
 2448              		.loc 1 1563 5 is_stmt 1 view .LVU646
 2449              	.LVL206:
1564:./lib/src/at32f4xx_rcc.c **** 
1565:./lib/src/at32f4xx_rcc.c ****     /* HSE selected as PLL clock entry */
ARM GAS  /tmp/ccdLBtdD.s 			page 73


1566:./lib/src/at32f4xx_rcc.c ****     if ((RCC->CFG & RCC_CFG_PLLHSEPSC) != (uint32_t)RESET)
 2450              		.loc 1 1566 5 view .LVU647
 2451              		.loc 1 1566 13 is_stmt 0 view .LVU648
 2452 0018 104B     		ldr	r3, .L224
 2453              	.LVL207:
 2454              		.loc 1 1566 13 view .LVU649
 2455 001a 5B68     		ldr	r3, [r3, #4]
 2456              		.loc 1 1566 8 view .LVU650
 2457 001c 13F4003F 		tst	r3, #131072
 2458 0020 1AD1     		bne	.L222
1563:./lib/src/at32f4xx_rcc.c **** 
 2459              		.loc 1 1563 15 view .LVU651
 2460 0022 0F4C     		ldr	r4, .L224+4
 2461 0024 00E0     		b	.L220
 2462              	.LVL208:
 2463              	.L221:
1559:./lib/src/at32f4xx_rcc.c ****   }
 2464              		.loc 1 1559 15 view .LVU652
 2465 0026 0F4C     		ldr	r4, .L224+8
 2466              	.LVL209:
 2467              	.L220:
1567:./lib/src/at32f4xx_rcc.c ****     {
1568:./lib/src/at32f4xx_rcc.c ****       /* HSE oscillator clock divided by 2 */
1569:./lib/src/at32f4xx_rcc.c ****       pllrcfreq = (pllrcfreq >> 1);
1570:./lib/src/at32f4xx_rcc.c ****     }
1571:./lib/src/at32f4xx_rcc.c ****   }
1572:./lib/src/at32f4xx_rcc.c **** 
1573:./lib/src/at32f4xx_rcc.c ****   result = (pllrcfreq / 1000000) * PLL_ns / PLL_ms;
 2468              		.loc 1 1573 3 is_stmt 1 view .LVU653
 2469              		.loc 1 1573 23 is_stmt 0 view .LVU654
 2470 0028 0F4B     		ldr	r3, .L224+12
 2471 002a A3FB0434 		umull	r3, r4, r3, r4
 2472              	.LVL210:
 2473              		.loc 1 1573 23 view .LVU655
 2474 002e A40C     		lsrs	r4, r4, #18
 2475              		.loc 1 1573 34 view .LVU656
 2476 0030 00FB04F4 		mul	r4, r0, r4
 2477              		.loc 1 1573 43 view .LVU657
 2478 0034 B4FBF1F4 		udiv	r4, r4, r1
 2479              		.loc 1 1573 10 view .LVU658
 2480 0038 0194     		str	r4, [sp, #4]
1574:./lib/src/at32f4xx_rcc.c **** 
1575:./lib/src/at32f4xx_rcc.c ****   assert_param(IS_RCC_RESULT_VALUE(result));
 2481              		.loc 1 1575 3 is_stmt 1 view .LVU659
1576:./lib/src/at32f4xx_rcc.c **** 
1577:./lib/src/at32f4xx_rcc.c ****   pll_reg = RCC->PLL;
 2482              		.loc 1 1577 3 view .LVU660
 2483              		.loc 1 1577 11 is_stmt 0 view .LVU661
 2484 003a 084D     		ldr	r5, .L224
 2485 003c EB6A     		ldr	r3, [r5, #44]
 2486              	.LVL211:
1578:./lib/src/at32f4xx_rcc.c **** 
1579:./lib/src/at32f4xx_rcc.c ****   /* Clear PLL */
1580:./lib/src/at32f4xx_rcc.c ****   pll_reg &= ~(PLL_FR_MASK | PLL_MS_MASK | PLL_NS_MASK | PLL_FREF_MASK | PLL_CFGEN_MASK);
 2487              		.loc 1 1580 3 is_stmt 1 view .LVU662
 2488              		.loc 1 1580 11 is_stmt 0 view .LVU663
 2489 003e 0B4C     		ldr	r4, .L224+16
ARM GAS  /tmp/ccdLBtdD.s 			page 74


 2490 0040 1C40     		ands	r4, r4, r3
 2491              	.LVL212:
1581:./lib/src/at32f4xx_rcc.c **** 
1582:./lib/src/at32f4xx_rcc.c ****   /* Config pll */
1583:./lib/src/at32f4xx_rcc.c ****   pll_reg |= ((PLL_ns << PLL_NS_POS) | (PLL_ms << PLL_MS_POS) | PLL_fr);
 2492              		.loc 1 1583 3 is_stmt 1 view .LVU664
 2493              		.loc 1 1583 48 is_stmt 0 view .LVU665
 2494 0042 0901     		lsls	r1, r1, #4
 2495              	.LVL213:
 2496              		.loc 1 1583 38 view .LVU666
 2497 0044 41EA0023 		orr	r3, r1, r0, lsl #8
 2498              		.loc 1 1583 63 view .LVU667
 2499 0048 1343     		orrs	r3, r3, r2
 2500              		.loc 1 1583 11 view .LVU668
 2501 004a 2343     		orrs	r3, r3, r4
 2502              	.LVL214:
1584:./lib/src/at32f4xx_rcc.c **** 
1585:./lib/src/at32f4xx_rcc.c ****   /* Enable PLLGEN */
1586:./lib/src/at32f4xx_rcc.c ****   pll_reg |= PLL_CFGEN_ENABLE;
 2503              		.loc 1 1586 3 is_stmt 1 view .LVU669
 2504              		.loc 1 1586 11 is_stmt 0 view .LVU670
 2505 004c 43F00043 		orr	r3, r3, #-2147483648
 2506              	.LVL215:
1587:./lib/src/at32f4xx_rcc.c **** 
1588:./lib/src/at32f4xx_rcc.c ****   RCC->PLL = pll_reg;
 2507              		.loc 1 1588 3 is_stmt 1 view .LVU671
 2508              		.loc 1 1588 12 is_stmt 0 view .LVU672
 2509 0050 EB62     		str	r3, [r5, #44]
1589:./lib/src/at32f4xx_rcc.c **** }
 2510              		.loc 1 1589 1 view .LVU673
 2511 0052 02B0     		add	sp, sp, #8
 2512              	.LCFI19:
 2513              		.cfi_remember_state
 2514              		.cfi_def_cfa_offset 8
 2515              		@ sp needed
 2516 0054 30BC     		pop	{r4, r5}
 2517              	.LCFI20:
 2518              		.cfi_restore 5
 2519              		.cfi_restore 4
 2520              		.cfi_def_cfa_offset 0
 2521 0056 7047     		bx	lr
 2522              	.LVL216:
 2523              	.L222:
 2524              	.LCFI21:
 2525              		.cfi_restore_state
1569:./lib/src/at32f4xx_rcc.c ****     }
 2526              		.loc 1 1569 17 view .LVU674
 2527 0058 024C     		ldr	r4, .L224+8
 2528 005a E5E7     		b	.L220
 2529              	.L225:
 2530              		.align	2
 2531              	.L224:
 2532 005c 00100240 		.word	1073876992
 2533 0060 00127A00 		.word	8000000
 2534 0064 00093D00 		.word	4000000
 2535 0068 83DE1B43 		.word	1125899907
 2536 006c 0800FF78 		.word	2029977608
ARM GAS  /tmp/ccdLBtdD.s 			page 75


 2537              		.cfi_endproc
 2538              	.LFE162:
 2540              		.section	.rodata.ADCPscTable,"a"
 2541              		.align	2
 2542              		.set	.LANCHOR1,. + 0
 2545              	ADCPscTable:
 2546 0000 02040608 		.ascii	"\002\004\006\010\002\014\010\020"
 2546      020C0810 
 2547              		.section	.rodata.APBAHBPscTable,"a"
 2548              		.align	2
 2549              		.set	.LANCHOR0,. + 0
 2552              	APBAHBPscTable:
 2553 0000 01020304 		.ascii	"\001\002\003\004\006\007\010\011"
 2553      06070809 
 2554              		.text
 2555              	.Letext0:
 2556              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2557              		.file 3 "CMSIS/at32f4xx.h"
 2558              		.file 4 "lib/inc/at32f4xx_rcc.h"
ARM GAS  /tmp/ccdLBtdD.s 			page 76


DEFINED SYMBOLS
                            *ABS*:0000000000000000 at32f4xx_rcc.c
     /tmp/ccdLBtdD.s:18     .text.RCC_Reset:0000000000000000 $t
     /tmp/ccdLBtdD.s:26     .text.RCC_Reset:0000000000000000 RCC_Reset
     /tmp/ccdLBtdD.s:79     .text.RCC_Reset:0000000000000048 $d
     /tmp/ccdLBtdD.s:85     .text.RCC_HSEConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:92     .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
     /tmp/ccdLBtdD.s:140    .text.RCC_HSEConfig:0000000000000038 $d
     /tmp/ccdLBtdD.s:145    .text.RCC_SetHSITweakValue:0000000000000000 $t
     /tmp/ccdLBtdD.s:152    .text.RCC_SetHSITweakValue:0000000000000000 RCC_SetHSITweakValue
     /tmp/ccdLBtdD.s:183    .text.RCC_SetHSITweakValue:0000000000000010 $d
     /tmp/ccdLBtdD.s:188    .text.RCC_SetHSICalibValue:0000000000000000 $t
     /tmp/ccdLBtdD.s:195    .text.RCC_SetHSICalibValue:0000000000000000 RCC_SetHSICalibValue
     /tmp/ccdLBtdD.s:235    .text.RCC_SetHSICalibValue:000000000000001c $d
     /tmp/ccdLBtdD.s:240    .text.RCC_HSICmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:247    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
     /tmp/ccdLBtdD.s:265    .text.RCC_HSICmd:0000000000000008 $d
     /tmp/ccdLBtdD.s:270    .text.RCC_PLLConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:277    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
     /tmp/ccdLBtdD.s:328    .text.RCC_PLLConfig:000000000000001c $d
     /tmp/ccdLBtdD.s:333    .text.RCC_PLLCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:340    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
     /tmp/ccdLBtdD.s:358    .text.RCC_PLLCmd:0000000000000008 $d
     /tmp/ccdLBtdD.s:363    .text.RCC_SYSCLKConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:370    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
     /tmp/ccdLBtdD.s:401    .text.RCC_SYSCLKConfig:0000000000000010 $d
     /tmp/ccdLBtdD.s:406    .text.RCC_GetSYSCLKSelction:0000000000000000 $t
     /tmp/ccdLBtdD.s:413    .text.RCC_GetSYSCLKSelction:0000000000000000 RCC_GetSYSCLKSelction
     /tmp/ccdLBtdD.s:430    .text.RCC_GetSYSCLKSelction:000000000000000c $d
     /tmp/ccdLBtdD.s:435    .text.RCC_AHBCLKConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:442    .text.RCC_AHBCLKConfig:0000000000000000 RCC_AHBCLKConfig
     /tmp/ccdLBtdD.s:473    .text.RCC_AHBCLKConfig:0000000000000010 $d
     /tmp/ccdLBtdD.s:478    .text.RCC_APB1CLKConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:485    .text.RCC_APB1CLKConfig:0000000000000000 RCC_APB1CLKConfig
     /tmp/ccdLBtdD.s:516    .text.RCC_APB1CLKConfig:0000000000000010 $d
     /tmp/ccdLBtdD.s:521    .text.RCC_APB2CLKConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:528    .text.RCC_APB2CLKConfig:0000000000000000 RCC_APB2CLKConfig
     /tmp/ccdLBtdD.s:559    .text.RCC_APB2CLKConfig:0000000000000010 $d
     /tmp/ccdLBtdD.s:564    .text.RCC_INTConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:571    .text.RCC_INTConfig:0000000000000000 RCC_INTConfig
     /tmp/ccdLBtdD.s:608    .text.RCC_INTConfig:0000000000000018 $d
     /tmp/ccdLBtdD.s:613    .text.RCC_USBCLKConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:620    .text.RCC_USBCLKConfig:0000000000000000 RCC_USBCLKConfig
     /tmp/ccdLBtdD.s:651    .text.RCC_USBCLKConfig:0000000000000010 $d
     /tmp/ccdLBtdD.s:656    .text.RCC_ADCCLKConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:663    .text.RCC_ADCCLKConfig:0000000000000000 RCC_ADCCLKConfig
     /tmp/ccdLBtdD.s:697    .text.RCC_ADCCLKConfig:0000000000000014 $d
     /tmp/ccdLBtdD.s:702    .text.RCC_LSEConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:709    .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
     /tmp/ccdLBtdD.s:752    .text.RCC_LSEConfig:000000000000002c $d
     /tmp/ccdLBtdD.s:757    .text.RCC_LSICmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:764    .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
     /tmp/ccdLBtdD.s:782    .text.RCC_LSICmd:0000000000000008 $d
     /tmp/ccdLBtdD.s:787    .text.RCC_ERTCCLKConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:794    .text.RCC_ERTCCLKConfig:0000000000000000 RCC_ERTCCLKConfig
     /tmp/ccdLBtdD.s:814    .text.RCC_ERTCCLKConfig:000000000000000c $d
     /tmp/ccdLBtdD.s:819    .text.RCC_ERTCCLKCmd:0000000000000000 $t
ARM GAS  /tmp/ccdLBtdD.s 			page 77


     /tmp/ccdLBtdD.s:826    .text.RCC_ERTCCLKCmd:0000000000000000 RCC_ERTCCLKCmd
     /tmp/ccdLBtdD.s:844    .text.RCC_ERTCCLKCmd:0000000000000008 $d
     /tmp/ccdLBtdD.s:849    .text.RCC_GetClocksFreq:0000000000000000 $t
     /tmp/ccdLBtdD.s:856    .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
     /tmp/ccdLBtdD.s:1121   .text.RCC_GetClocksFreq:00000000000000fc $d
     /tmp/ccdLBtdD.s:1265   .text.RCC_GetClocksFreq:0000000000000174 $d
     /tmp/ccdLBtdD.s:1276   .text.RCC_AHBPeriphClockCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:1283   .text.RCC_AHBPeriphClockCmd:0000000000000000 RCC_AHBPeriphClockCmd
     /tmp/ccdLBtdD.s:1320   .text.RCC_AHBPeriphClockCmd:0000000000000018 $d
     /tmp/ccdLBtdD.s:1325   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:1332   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
     /tmp/ccdLBtdD.s:1369   .text.RCC_APB2PeriphClockCmd:0000000000000018 $d
     /tmp/ccdLBtdD.s:1374   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:1381   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
     /tmp/ccdLBtdD.s:1418   .text.RCC_APB1PeriphClockCmd:0000000000000018 $d
     /tmp/ccdLBtdD.s:1423   .text.RCC_AHBPeriphResetCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:1430   .text.RCC_AHBPeriphResetCmd:0000000000000000 RCC_AHBPeriphResetCmd
     /tmp/ccdLBtdD.s:1467   .text.RCC_AHBPeriphResetCmd:0000000000000018 $d
     /tmp/ccdLBtdD.s:1472   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:1479   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
     /tmp/ccdLBtdD.s:1516   .text.RCC_APB2PeriphResetCmd:0000000000000018 $d
     /tmp/ccdLBtdD.s:1521   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:1528   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
     /tmp/ccdLBtdD.s:1565   .text.RCC_APB1PeriphResetCmd:0000000000000018 $d
     /tmp/ccdLBtdD.s:1570   .text.RCC_BackupResetCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:1577   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
     /tmp/ccdLBtdD.s:1595   .text.RCC_BackupResetCmd:0000000000000008 $d
     /tmp/ccdLBtdD.s:1600   .text.RCC_HSEClockFailureDetectorCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:1607   .text.RCC_HSEClockFailureDetectorCmd:0000000000000000 RCC_HSEClockFailureDetectorCmd
     /tmp/ccdLBtdD.s:1625   .text.RCC_HSEClockFailureDetectorCmd:0000000000000008 $d
     /tmp/ccdLBtdD.s:1630   .text.RCC_CLKOUTConfig:0000000000000000 $t
     /tmp/ccdLBtdD.s:1637   .text.RCC_CLKOUTConfig:0000000000000000 RCC_CLKOUTConfig
     /tmp/ccdLBtdD.s:1741   .text.RCC_CLKOUTConfig:0000000000000058 $d
     /tmp/ccdLBtdD.s:1746   .text.RCC_GetFlagStatus:0000000000000000 $t
     /tmp/ccdLBtdD.s:1753   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
     /tmp/ccdLBtdD.s:1832   .text.RCC_GetFlagStatus:0000000000000030 $d
     /tmp/ccdLBtdD.s:1837   .text.RCC_WaitForHSEStable:0000000000000000 $t
     /tmp/ccdLBtdD.s:1844   .text.RCC_WaitForHSEStable:0000000000000000 RCC_WaitForHSEStable
     /tmp/ccdLBtdD.s:1911   .text.RCC_ClearFlag:0000000000000000 $t
     /tmp/ccdLBtdD.s:1918   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
     /tmp/ccdLBtdD.s:1936   .text.RCC_ClearFlag:000000000000000c $d
     /tmp/ccdLBtdD.s:1941   .text.RCC_GetINTStatus:0000000000000000 $t
     /tmp/ccdLBtdD.s:1948   .text.RCC_GetINTStatus:0000000000000000 RCC_GetINTStatus
     /tmp/ccdLBtdD.s:1981   .text.RCC_GetINTStatus:0000000000000010 $d
     /tmp/ccdLBtdD.s:1986   .text.RCC_ClearINTPendingBit:0000000000000000 $t
     /tmp/ccdLBtdD.s:1993   .text.RCC_ClearINTPendingBit:0000000000000000 RCC_ClearINTPendingBit
     /tmp/ccdLBtdD.s:2011   .text.RCC_ClearINTPendingBit:0000000000000008 $d
     /tmp/ccdLBtdD.s:2016   .text.RCC_StepModeCmd:0000000000000000 $t
     /tmp/ccdLBtdD.s:2023   .text.RCC_StepModeCmd:0000000000000000 RCC_StepModeCmd
     /tmp/ccdLBtdD.s:2055   .text.RCC_StepModeCmd:000000000000001c $d
     /tmp/ccdLBtdD.s:2060   .text.RCC_HSI2SYS48M:0000000000000000 $t
     /tmp/ccdLBtdD.s:2067   .text.RCC_HSI2SYS48M:0000000000000000 RCC_HSI2SYS48M
     /tmp/ccdLBtdD.s:2104   .text.RCC_HSI2SYS48M:0000000000000024 $d
     /tmp/ccdLBtdD.s:2109   .text.RCC_HSI2USB48M:0000000000000000 $t
     /tmp/ccdLBtdD.s:2116   .text.RCC_HSI2USB48M:0000000000000000 RCC_HSI2USB48M
     /tmp/ccdLBtdD.s:2153   .text.RCC_HSI2USB48M:0000000000000024 $d
     /tmp/ccdLBtdD.s:2161   .text.RCC_PLLFrefTableConfig:0000000000000000 $t
ARM GAS  /tmp/ccdLBtdD.s 			page 78


     /tmp/ccdLBtdD.s:2168   .text.RCC_PLLFrefTableConfig:0000000000000000 RCC_PLLFrefTableConfig
     /tmp/ccdLBtdD.s:2387   .text.RCC_PLLFrefTableConfig:0000000000000128 $d
     /tmp/ccdLBtdD.s:2405   .text.RCC_PLLconfig2:0000000000000000 $t
     /tmp/ccdLBtdD.s:2412   .text.RCC_PLLconfig2:0000000000000000 RCC_PLLconfig2
     /tmp/ccdLBtdD.s:2532   .text.RCC_PLLconfig2:000000000000005c $d
     /tmp/ccdLBtdD.s:2541   .rodata.ADCPscTable:0000000000000000 $d
     /tmp/ccdLBtdD.s:2545   .rodata.ADCPscTable:0000000000000000 ADCPscTable
     /tmp/ccdLBtdD.s:2548   .rodata.APBAHBPscTable:0000000000000000 $d
     /tmp/ccdLBtdD.s:2552   .rodata.APBAHBPscTable:0000000000000000 APBAHBPscTable
     /tmp/ccdLBtdD.s:1126   .text.RCC_GetClocksFreq:0000000000000101 $d
     /tmp/ccdLBtdD.s:1126   .text.RCC_GetClocksFreq:0000000000000102 $t

UNDEFINED SYMBOLS
__aeabi_f2d
__aeabi_dcmpgt
__aeabi_dcmplt
