git clone https://github.com/lowRISC/opentitan,apache-2.0,2668
git clone https://github.com/lowRISC/ibex,apache-2.0,1459
git clone https://github.com/pulp-platform/axi,other,1191
git clone https://github.com/itsfrank/MinecraftHDL,none,1166
git clone https://github.com/hdl-util/hdmi,other,1123
git clone https://github.com/rsd-devel/rsd,apache-2.0,1036
git clone https://github.com/openhwgroup/cv32e40p,other,1004
git clone https://github.com/hughperkins/VeriGPU,mit,902
git clone https://github.com/syntacore/scr1,other,893
git clone https://github.com/westerndigitalcorporation/swerv_eh1,apache-2.0,859
git clone https://github.com/chipsalliance/Cores-VeeR-EH1,apache-2.0,843
git clone https://github.com/hwayne/lets-prove-leftpad,other,662
git clone https://github.com/black-parrot/black-parrot,bsd-3-clause,653
git clone https://github.com/projf/projf-explore,mit,618
git clone https://github.com/lowRISC/lowrisc-chip,other,595
git clone https://github.com/trivialmips/nontrivial-mips,other,583
git clone https://github.com/pulp-platform/common_cells,other,567
git clone https://github.com/bespoke-silicon-group/basejump_stl,other,544
git clone https://github.com/raysalemi/uvmprimer,none,508
git clone https://github.com/pulp-platform/pulp,other,467
git clone https://github.com/openhwgroup/cvfpu,apache-2.0,452
git clone https://github.com/VerificationExcellence/SystemVerilogReference,none,411
git clone https://github.com/pulp-platform/pulpissimo,other,399
git clone https://github.com/facebookresearch/deepfloat,other,391
git clone https://github.com/taichi-ishitani/tvip-axi,apache-2.0,374
git clone https://github.com/raulbehl/100DaysOfRTL,none,349
git clone https://github.com/openhwgroup/cvw,other,309
git clone https://github.com/chipsalliance/sv-tests,isc,306
git clone https://github.com/RoaLogic/RV12,other,306
git clone https://github.com/RHSResearchLLC/NiteFury-and-LiteFury,none,279
git clone https://github.com/tymonx/logic,apache-2.0,275
git clone https://github.com/chipsalliance/Cores-VeeR-EL2,apache-2.0,263
git clone https://github.com/VerificationExcellence/UVMReference,none,255
git clone https://github.com/bespoke-silicon-group/bsg_manycore,other,243
git clone https://github.com/pulp-platform/riscv-dbg,other,239
git clone https://github.com/fpgasystems/Coyote,mit,233
git clone https://github.com/openhwgroup/cv32e40x,other,226
git clone https://github.com/chipsalliance/Cores-VeeR-EH2,apache-2.0,224
git clone https://github.com/pulp-platform/snitch,apache-2.0,219
git clone https://github.com/risclite/SuperScalar-RISCV-CPU,none,204
git clone https://github.com/svunit/svunit,apache-2.0,194
git clone https://github.com/apfaudio/eurorack-pmod,other,193
git clone https://github.com/mathis-s/SoomRV,mit,192
git clone https://github.com/cluelogic/uvm-tutorial-for-candy-lovers,none,181
git clone https://github.com/subbdue/systemverilog.io,none,179
git clone https://github.com/tilk/riscv-simple-sv,bsd-3-clause,176
git clone https://github.com/openhwgroup/core-v-mcu,other,172
git clone https://github.com/srg320/Saturn_MiSTer,none,167
git clone https://github.com/taichi-ishitani/tnoc,apache-2.0,165
git clone https://github.com/courageheart/AMBA_APB_SRAM,mit,161
git clone https://github.com/aignacio/ravenoc,mit,158
git clone https://github.com/intel/fpga-npu,none,156
git clone https://github.com/GodelMachine/AHB2,apache-2.0,146
git clone https://github.com/azonenberg/starshipraider,bsd-3-clause,145
git clone https://github.com/openhwgroup/cv32e40s,other,139
git clone https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2,none,136
git clone https://github.com/dpretet/axi-crossbar,mit,131
git clone https://github.com/loykylewong/FPGA-Application-Development-and-Simulation,mit,129
git clone https://github.com/mayurkubavat/UVM-Examples,apache-2.0,125
git clone https://github.com/agalimberti/NoCRouter,mit,121
git clone https://github.com/kumarrishav14/AXI,mit,121
git clone https://github.com/pulp-platform/iDMA,other,116
git clone https://github.com/agg23/analogue-pocket-utils,mit,115
git clone https://github.com/ic-lab-duth/RISC-V-Vector,other,113
git clone https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller,apache-2.0,113
git clone https://github.com/pulp-platform/register_interface,other,106
git clone https://github.com/Xilinx/open-nic-shell,apache-2.0,106
git clone https://github.com/trivialmips/TrivialMIPS,none,105
git clone https://github.com/OPAE/intel-fpga-bbb,other,104
git clone https://github.com/RC4ML/Shuhai,none,102
git clone https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator,none,102
git clone https://github.com/spcl/pspin,other,101
git clone https://github.com/eliaskousk/parallella-riscv,other,99
git clone https://github.com/waviousllc/wav-lpddr-hw,apache-2.0,99
git clone https://github.com/pulp-platform/hero,other,98
git clone https://github.com/krikzz/edn8-pro-pub,mit,96
git clone https://github.com/daglem/reDIP-SID,other,96
git clone https://github.com/gundy/tiny-synth,other,95
git clone https://github.com/Xilinx/kria-vitis-platforms,apache-2.0,94
git clone https://github.com/Verdvana/AXI4_Interconnect,none,93
git clone https://github.com/nelsoncsc/ISP_UVM,mit,90
git clone https://github.com/intel/fpga-partial-reconfig,mit,88
git clone https://github.com/chipsalliance/uvm-verilator,apache-2.0,85
git clone https://github.com/lowRISC/muntjac,apache-2.0,84
git clone https://github.com/RoaLogic/ahb3lite_interconnect,other,83
git clone https://github.com/VerificationExcellence/SystemVerilogAssertions,none,82
git clone https://github.com/mbits-mirafra/SystemVerilogCourse,none,80
git clone https://github.com/Siddhi-95/AHB-to-APB-Bridge-Verification,none,80
git clone https://github.com/seabeam/yuu_ahb,mit,79
git clone https://github.com/YosysHQ/nerv,other,78
git clone https://github.com/Lampro-Mellon/LM-RISCV-DV,apache-2.0,78
git clone https://github.com/dovstamler/uvm_agents,apache-2.0,76
git clone https://github.com/amiq-consulting/svaunit,other,74
git clone https://github.com/sach/System-Verilog-Packet-Library,none,73
git clone https://github.com/f4pga/prjuray,apache-2.0,73
git clone https://github.com/ananthbhat94/DDR4MemoryController,mit,73
git clone https://github.com/BrianHGinc/BrianHG-DDR3-Controller,none,72
git clone https://github.com/KastnerRG/cgra4ml,apache-2.0,72
git clone https://github.com/chipfail/chipfail-glitcher,none,72
git clone https://github.com/amiq-consulting/amiq_apb,apache-2.0,70
git clone https://github.com/crossroadsfpga/enso,bsd-3-clause-clear,70
git clone https://github.com/SonalPinto/kronos,apache-2.0,70
git clone https://github.com/Pusty/writeups,none,69
git clone https://github.com/grayresearch/CX,apache-2.0,69
git clone https://github.com/pulp-platform/pulp_cluster,other,69
git clone https://github.com/hdl-util/mipi-csi-2,other,67
git clone https://github.com/openhwgroup/cva5,apache-2.0,66
git clone https://github.com/tishi43/h265_decoder,none,65
git clone https://github.com/azonenberg/antikernel-ipcores,bsd-3-clause,62
git clone https://github.com/fpgasystems/davos,none,61
git clone https://github.com/openhwgroup/core-v-xif,other,60
git clone https://github.com/pulp-platform/axi_riscv_atomics,other,60
git clone https://github.com/davemuscle/sigma_delta_converters,none,60
git clone https://github.com/mikeroyal/Verilog-SystemVerilog-Guide,none,60
git clone https://github.com/hypernyan/eth_vlg,none,58
git clone https://github.com/jerralph/riscv-vip,apache-2.0,57
git clone https://github.com/dadongshangu/async_FIFO,mit,57
git clone https://github.com/MiSTer-devel/S32X_MiSTer,none,57
git clone https://github.com/siliconcompiler/zerosoc,none,56
git clone https://github.com/muneebullashariff/axi4_vip,apache-2.0,56
git clone https://github.com/hanysalah/Design-Pattern-in-SV,none,55
git clone https://github.com/sifferman/labs-with-cva6,bsd-3-clause,54
git clone https://github.com/ucam-comparch/clarvi,none,53
git clone https://github.com/bsdevlin/fpga_snark_prover,none,53
git clone https://github.com/doswellf/combinator-uvm,none,53
git clone https://github.com/Featherweight-IP/fwrisc,apache-2.0,52
git clone https://github.com/dpretet/cdc,apache-2.0,51
git clone https://github.com/oprecomp/DDR4_controller,apache-2.0,51
git clone https://github.com/pulp-platform/bigpulp,other,50
git clone https://github.com/CestSansImportance/SNN-FPGA,mit,49
git clone https://github.com/swetland/zynq-sandbox,none,48
git clone https://github.com/aignacio/axi_dma,mit,48
git clone https://github.com/hyperreality/ctf-writeups,none,48
git clone https://github.com/emwzq/example_uvm,none,48
git clone https://github.com/johan92/fpga-hash-table,mit,48
git clone https://github.com/swetland/gateware,none,48
git clone https://github.com/supranational/vdf-fpga,other,48
git clone https://github.com/ttchisholm/10g-low-latency-ethernet,mit,47
git clone https://github.com/akzare/Async_FIFO_Verification,mit,47
git clone https://github.com/Travissss/ahb2apb-bridge,none,47
git clone https://github.com/tymonx/virtio,apache-2.0,47
git clone https://github.com/pbing/FM_Radio,none,46
git clone https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020,none,46
git clone https://github.com/accellera/uvm,none,45
git clone https://github.com/makestuff/altera-pcie,mit,45
git clone https://github.com/luuvish/amba3-vip,mit,45
git clone https://github.com/pulp-platform/common_verification,other,45
git clone https://github.com/esnet/esnet-smartnic-hw,other,44
git clone https://github.com/hjking/uvm_gen,apache-2.0,44
git clone https://github.com/ben-marshall/croyde-riscv,mit,44
git clone https://github.com/sgherbst/svreal,mit,43
git clone https://github.com/kvablack/fpga-flight-controller,none,43
git clone https://github.com/shehanmunasinghe/tinyGPU,none,43
git clone https://github.com/zhouchuanrui/JSONinSV,mit,42
git clone https://github.com/diwu1990/UnarySim,mit,42
git clone https://github.com/pulp-platform/tech_cells_generic,other,42
git clone https://github.com/Shehab-Naga/ddr5_phy,mit,42
git clone https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class,none,42
git clone https://github.com/k0nze/zedboard_axi4_master_burst_example,none,41
git clone https://github.com/NSCSCC-2020-Fudan/FDU1.1-NSCSCC,none,41
git clone https://github.com/muneebullashariff/i2c_vip,apache-2.0,41
git clone https://github.com/j-marjanovic/pp-sp-reference-design,none,41
git clone https://github.com/RoaLogic/ahb3lite_apb_bridge,other,41
git clone https://github.com/pulp-platform/redmule,other,41
git clone https://github.com/whatmough/CHIPKIT,none,40
git clone https://github.com/ARM-software/DeepFreeze,mit,40
git clone https://github.com/ARC-Lab-UF/intel-training-modules,none,40
git clone https://github.com/pulp-platform/fpu,other,40
git clone https://github.com/KOTHAVANI/100-Days-of-RTL-code,none,40
git clone https://github.com/ThalesGroup/cva6-softcore-contest,other,39
git clone https://github.com/howard789/uvm_example,none,39
git clone https://github.com/OpenXiangShan/XS-Verilog-Library,none,39
git clone https://github.com/darthsider/UART,none,39
git clone https://github.com/adamchristiansen/fpga-ethernet-udp,mit,39
git clone https://github.com/Poofjunior/fpga_fast_serial_sort,none,39
git clone https://github.com/microsoft/DUA,mit,38
git clone https://github.com/Anjali-287/SPI-Interface,none,38
git clone https://github.com/vishal1303/PIEO-Scheduler,none,38
git clone https://github.com/nelsoncsc/easyUVM,mit,38
git clone https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification,none,38
git clone https://github.com/mbits-mirafra/UVMCourse,none,38
git clone https://github.com/abdelrhman-oun/DDR5_PHY_WriteOperation,none,38
git clone https://github.com/justcatthefish/justctf-2019,none,37
git clone https://github.com/ironsteel/nes_ecp5,none,37
git clone https://github.com/pulp-platform/axi_mem_if,other,37
git clone https://github.com/YosysHQ-GmbH/SVA-AXI4-FVIP,isc,37
git clone https://github.com/pezy-computing/pzbcm,apache-2.0,37
git clone https://github.com/JoseIuri/UVM-APB_RAL,mit,37
git clone https://github.com/kaushalmodi/custom_uvm_report_server,apache-2.0,37
git clone https://github.com/martinKindall/risc-v-single-cycle,none,37
git clone https://github.com/qleenju/PDPU,apache-2.0,36
git clone https://github.com/esynr3z/proto245,mit,36
git clone https://github.com/Lampro-Mellon/apb-uart-uvm-env,none,36
git clone https://github.com/MatrixAINetwork/Sampling-Model,none,35
git clone https://github.com/RoaLogic/plic,other,35
git clone https://github.com/Maxpicca-Li/CDIM,mit,35
git clone https://github.com/NotCamelCase/Pathsy,apache-2.0,34
git clone https://github.com/cjdrake/AES,bsd-2-clause,34
git clone https://github.com/bhunt2/DDR4Sim,none,34
git clone https://github.com/AI-Vector-Accelerator/ava-core,other,34
git clone https://github.com/dumpo/my_verilog_projects,none,34
git clone https://github.com/WukLab/FPGA-OS,other,33
git clone https://github.com/nelsoncsc/sv_image,mit,33
git clone https://github.com/raiker/tarsier,mpl-2.0,33
git clone https://github.com/esynr3z/usb20dev,mit,33
git clone https://github.com/chiggs/UVM,none,33
git clone https://github.com/EEESlab/combinational-bnn,none,33
git clone https://github.com/esynr3z/axi_vip_demo,none,33
git clone https://github.com/ObKo/USBCore,mit,32
git clone https://github.com/designsolver/ahb3_uvm_tb,mit,32
git clone https://github.com/ericlewis/openfpga-spacerace,none,32
git clone https://github.com/gvekony/sv-1800-2012,mit,32
git clone https://github.com/uvmdebug/uvm_debug,other,32
git clone https://github.com/yvnr4you/AMBA_AXI3,other,32
git clone https://github.com/snbk001/100DaysofRTL,none,32
git clone https://github.com/aseddin/ece_4305,none,32
git clone https://github.com/amichai-bd/riscv-multi-core-lotr,mit,31
git clone https://github.com/ekiwi/rtl-fuzz-lab,bsd-2-clause,31
git clone https://github.com/Dmitriy0111/nanoFOX,apache-2.0,31
git clone https://github.com/Open-Source-Hardware-Initiative/AES,apache-2.0,31
git clone https://github.com/seabeam/yuu_apb,mit,30
git clone https://github.com/yuravg/uvm_tb_cross_bar,mit,30
git clone https://github.com/nahidrn/axi_vip_master,none,30
git clone https://github.com/anycore/anycore-riscv-src,other,30
git clone https://github.com/avashist003/UVM_Verification,none,29
git clone https://github.com/ecilasun/NekoIchi,other,29
git clone https://github.com/ic-lab-duth/DRIM-S,mit,29
git clone https://github.com/kaushalmodi/nim-systemverilog-dpic,none,29
git clone https://github.com/RoaLogic/Hamming-ECC,other,29
git clone https://github.com/balmerdx/sdio_linux_fpga,none,28
git clone https://github.com/designsolver/ahb2apb_bridge_vip,mit,28
git clone https://github.com/carsonrobles/fpga-guitar-pedal,none,28
git clone https://github.com/alaasal/GPCore,mit,28
git clone https://github.com/RSPwFPGAs/virtio-fpga-bridge,bsd-3-clause,28
git clone https://github.com/martinriis/RISC-V-Vector-Processor,mit,28
git clone https://github.com/hildebrandmw/de10lite-hdl,mit,28
git clone https://github.com/taichi-ishitani/tvip-apb,apache-2.0,28
git clone https://github.com/wenxuan-hu/SSRL_work,none,28
git clone https://github.com/pulp-platform/jtag_dpi,none,27
git clone https://github.com/Xilinx/RFNoC-HLS-ATSC-RX,none,27
git clone https://github.com/mxg/svx,apache-2.0,27
git clone https://github.com/PacoReinaCampo/MPSoC-DV,mit,27
git clone https://github.com/flyskywalker/ahb_sramc,none,27
git clone https://github.com/muzafferkal/axi-bfm,none,27
git clone https://github.com/openhwgroup/cv32e41p,other,27
git clone https://github.com/merledu/azadi-soc,none,27
git clone https://github.com/gokulbalagopal/Verification-of-FIFO-using-SystemVerilog,none,27
git clone https://github.com/muneeb-mbytes/axi4_avip,none,27
git clone https://github.com/mbits-mirafra/axi4_avip,mit,27
git clone https://github.com/besm6/micro-besm,mit,26
git clone https://github.com/hdl-util/i2c,other,26
git clone https://github.com/thomask77/verilog-sid-mos6581,none,26
git clone https://github.com/luuvish/system-verilog-patterns,none,26
git clone https://github.com/programer-guan/digital_ic_verification,none,26
git clone https://github.com/PacoReinaCampo/MPSoC-NoC,mit,26
git clone https://github.com/amiq-consulting/yamm,apache-2.0,26
git clone https://github.com/zhajio1988/ExtremeDV_UVM,none,26
git clone https://github.com/AkeelMedina22/RISC-V-Pipelined-Processor,mit,26
git clone https://github.com/black-parrot-hdk/zynq-parrot,bsd-3-clause,26
git clone https://github.com/Poofjunior/HardwareModules,none,26
git clone https://github.com/pulp-platform/uvm-components,other,26
git clone https://github.com/zhelnio/mil1553-spi,mit,26
git clone https://github.com/bensampson5/libsv,mit,25
git clone https://github.com/krikzz/tot6502,mit,25
git clone https://github.com/advanced-uvm/second_edition,none,25
git clone https://github.com/ljgibbslf/basic_cache_core,none,25
git clone https://github.com/StanfordVLSI/dragonphy2,apache-2.0,25
git clone https://github.com/RSPwFPGAs/virtio-fpga,bsd-3-clause,25
git clone https://github.com/Verdvana/AXI_SRAM,none,25
git clone https://github.com/pulp-platform/clint,other,25
git clone https://github.com/SymbioticEDA/nerv,other,25
git clone https://github.com/riscv-verification/riscvISACOV,other,25
git clone https://github.com/chipsalliance/aib-protocols,apache-2.0,25
git clone https://github.com/isuckatdrifting/Gaia,apache-2.0,25
git clone https://github.com/vfinotti/cortex-m0-soft-microcontroller,mit,25
git clone https://github.com/muneebullashariff/apb_vip,apache-2.0,25
git clone https://github.com/NetTLP/adapter,none,24
git clone https://github.com/avashist003/SystemVerilog_Design_Verification,mit,24
git clone https://github.com/mcrl/soff-hardware-opae,other,24
git clone https://github.com/letitbe0201/AXI-DMA-master-verification,none,24
git clone https://github.com/pulp-platform/axi_spi_slave,other,24
git clone https://github.com/kkenshin1/AXI-Ethernet-UVM,mit,24
git clone https://github.com/pulp-platform/stream-ebpc,other,24
git clone https://github.com/mingzhang952/uvm_auto,apache-2.0,24
git clone https://github.com/myriadrf/LimeADPD,apache-2.0,23
git clone https://github.com/PacoReinaCampo/SoC-DV,mit,23
git clone https://github.com/dpretet/friscv,mit,23
git clone https://github.com/xerpi/tiny5,mit,23
git clone https://github.com/recogni/svlib,none,23
git clone https://github.com/stcmtk/fpga-webinar-2020,none,23
git clone https://github.com/antoinemadec/uvm_code_gen,mit,23
git clone https://github.com/muneeb-mbytes/spi_avip,none,23
git clone https://github.com/AsFigo/ivl_uvm,none,23
git clone https://github.com/maltevesper/JetStream-hardware,none,22
git clone https://github.com/dovoto/FPGA_Gameboy_Watch,none,22
git clone https://github.com/pulp-platform/axi_llc,other,22
git clone https://github.com/muneeb-mbytes/apb_avip,none,22
git clone https://github.com/Efinix-Inc/evsoc,mit,22
git clone https://github.com/gchinna/uvm-1.2,apache-2.0,22
git clone https://github.com/MushroomZQ/RISC_VERIF_DEMO_0,none,22
git clone https://github.com/hossein1387/pito_riscv,mit,22
git clone https://github.com/intel/pfr-wilson-city,other,22
git clone https://github.com/supranational/hardware,apache-2.0,22
git clone https://github.com/Dongtata2020/UVM_Verification_for_P2S_Data_Converter,none,22
git clone https://github.com/tej-chavan/Design-and-Verification-of-DDR3-Memory-Controller,none,22
git clone https://github.com/racerxdl/pcieledblink,none,21
git clone https://github.com/PacoReinaCampo/SoC-RISCV,mit,21
git clone https://github.com/hdl-util/mipi-ccs,other,21
git clone https://github.com/srishis/DMA8237A,none,21
git clone https://github.com/georgeyhere/FPGA-Video-Processing,none,21
git clone https://github.com/A-T-Kristensen/simple-alu-uvm,none,21
git clone https://github.com/taichi-ishitani/tue,apache-2.0,21
git clone https://github.com/hanysalah/uart2bustestbench,other,21
git clone https://github.com/grant4001/MNIST_Classification_FPGA,none,21
git clone https://github.com/chenshuo/veriloglabs,bsd-3-clause,21
git clone https://github.com/toivoh/rastrgrafx,mit,21
git clone https://github.com/bvnirliptha/AMBA-3-AHB--LITE-Protocol-Design-and-Verification,none,21
git clone https://github.com/RoaLogic/ahb3lite_memory,other,21
git clone https://github.com/tianrenz2/Single-Cycle-Processor,none,20
git clone https://github.com/vlotnik/uvm_sin_cos_table,none,20
git clone https://github.com/muneeb-mbytes/pulpino__spi_master__ip_verification,none,20
git clone https://github.com/ForwardCom/softcoreA,other,20
git clone https://github.com/medalotte/SystemVerilog-UART,mit,20
git clone https://github.com/fpgasystems/dma-driver,none,20
git clone https://github.com/raysalemi/fpgasimulation,none,20
git clone https://github.com/dh73/A_Formal_Tale_Chapter_I_AMBA,other,20
git clone https://github.com/harpreetbhatia/sv_practice,none,20
git clone https://github.com/nguyenquanicd/UvmEnvUartApb,none,20
git clone https://github.com/KafCoppelia/uvm-mcdf,none,20
git clone https://github.com/pulp-platform/axi_spi_master,other,20
git clone https://github.com/go2uvm/go2uvm,other,20
git clone https://github.com/jiegec/verilog-format,mit,20
git clone https://github.com/pgroupATusc/fasthash,none,20
git clone https://github.com/openformal/sva_basics,apache-2.0,20
git clone https://github.com/ic-lab-duth/DRIM,mit,19
git clone https://github.com/JulianKemmerer/Drexel-ECEC575,none,19
git clone https://github.com/fpga-soc/mil-std-1553b-soc,none,19
git clone https://github.com/pulp-platform/clic,apache-2.0,19
git clone https://github.com/brianhill11/FPGA-CNN,mit,19
git clone https://github.com/pulp-platform/axi_node,other,19
git clone https://github.com/srg320/Saturn,none,19
git clone https://github.com/seabeam/yuu_vip_gen,mit,19
git clone https://github.com/ciniml/tn_serv,bsl-1.0,19
git clone https://github.com/pulp-platform/fpu_div_sqrt_mvp,other,19
git clone https://github.com/zhouchuanrui/Cryptography-in-Systemverilog,mit,19
git clone https://github.com/ljhsiun2/EllipticCurves_SystemVerilog,none,19
git clone https://github.com/CompuSAR/sar6502,none,19
git clone https://github.com/rgwan/AMBA,none,19
git clone https://github.com/PacoReinaCampo/PU-RISCV,mit,19
git clone https://github.com/smartfoxdata/uvm_apb,mit,19
git clone https://github.com/yuxuanZh/SystemVerilog,none,18
git clone https://github.com/gilgamsh/GenshinCPU,mit,18
git clone https://github.com/pbridd/lzrw1-compression-core,mit,18
git clone https://github.com/amiq-consulting/physical_coding_library,none,18
git clone https://github.com/pulp-platform/axi2apb,other,18
git clone https://github.com/pulp-platform/hwpe-stream,other,18
git clone https://github.com/pulp-platform/trace_debugger,other,18
git clone https://github.com/WeiChungWu/UVM_UART_Example,none,18
git clone https://github.com/martinKindall/mips_cpu,none,18
git clone https://github.com/nosnhojn/uvm-utest,none,18
git clone https://github.com/QmppmQ/riscv,none,18
git clone https://github.com/pulp-platform/sne,other,18
git clone https://github.com/lowRISC/ariane-ethernet,mit,18
git clone https://github.com/msinger/iceboy,other,18
git clone https://github.com/openhwgroup/core-v-mcu-uvm,other,18
git clone https://github.com/RoaLogic/adv_dbg_if,none,17
git clone https://github.com/NamiLiy/Helios_scalable_QEC,bsd-3-clause,17
git clone https://github.com/forever-gk/AHB-SystemVerilog,none,17
git clone https://github.com/Mohamed-Younis/SPI-UVM-Testbench,none,17
git clone https://github.com/NUDT-NF5/NF5,bsd-3-clause,17
git clone https://github.com/mxg/topaz,apache-2.0,17
git clone https://github.com/PacoReinaCampo/verilog2vhdl,mit,17
git clone https://github.com/CircuitCoder/mill,mit,17
git clone https://github.com/hackdac/hackdac_2018_beta,other,17
git clone https://github.com/muneebullashariff/spi_vip,apache-2.0,17
git clone https://github.com/antmicro/verilator-verification-features-tests,apache-2.0,17
git clone https://github.com/JoseIuri/axi4lite2uart,mit,17
git clone https://github.com/deekshithkrishnegowda/AHB2APB-bridge-IP-core-verification,none,17
git clone https://github.com/intel/multi_power_sequencer,mit,17
git clone https://github.com/dpretet/svlogger,mit,17
git clone https://github.com/dpretet/bster,mit,17
git clone https://github.com/efeslab/hardware-bugbase,none,17
git clone https://github.com/gundy/tinyfpga-bx-demos,other,16
git clone https://github.com/muneebullashariff/uart_vip,apache-2.0,16
git clone https://github.com/eisl-nctu/falco,bsd-3-clause,16
git clone https://github.com/SymbioticEDA/sva-demos,none,16
git clone https://github.com/opensocdebug/osd-hw,none,16
git clone https://github.com/OFS/ofs-platform-afu-bbb,mit,16
git clone https://github.com/tom01h/zero-riscy,other,16
git clone https://github.com/RoaLogic/ahb3lite_pkg,none,16
git clone https://github.com/Anjali-287/Synchronous-FIFO-UVM-TB,none,16
git clone https://github.com/PacoReinaCampo/vhdl2verilog,mit,16
git clone https://github.com/arcade-lab/tia-infrastructure,mit,16
git clone https://github.com/ved-rivos/iommu-rtl,bsd-2-clause,16
git clone https://github.com/Cognoscan/AxiCores,apache-2.0,16
git clone https://github.com/GabbedT/ApogeoRV,mit,16
git clone https://github.com/kumarrishav14/AMBA_APB,mit,16
git clone https://github.com/smartfoxdata/uvm_axi4lite,mit,16
git clone https://github.com/krz-max/Digital-Circuits-and-Systems,none,16
git clone https://github.com/BaylorComputerEngineering/ARM-Lab,none,16
git clone https://github.com/Angela-WangBo/Shenjing-RTL,none,16
git clone https://github.com/amiq-consulting/uvm_reg_to_ipxact,other,15
git clone https://github.com/svunit/svmock,apache-2.0,15
git clone https://github.com/muguang123/AXI_Verification,none,15
git clone https://github.com/JoseIuri/UVM_Python_UVMC,mit,15
git clone https://github.com/HITSZ-NSCSCC22/mycpu,none,15
git clone https://github.com/pulp-platform/rbe,other,15
git clone https://github.com/alisemi/fpga-projects,other,15
git clone https://github.com/apriya-ram/AXI_FIFO_BFM,none,15
git clone https://github.com/nikulshr/resnet_fpga,none,15
git clone https://github.com/joegrand/bsodomizer-hd-c5g,none,15
git clone https://github.com/zhajio1988/uvm_candy_lover,none,15
git clone https://github.com/smartfoxdata/uvm_axi,mit,15
git clone https://github.com/iammituraj/skid_buffer,none,15
git clone https://github.com/shady831213/jarvisuk,apache-2.0,15
git clone https://github.com/Laxer3a/PS-GPU,none,15
git clone https://github.com/yoonisi/R2FFT,bsd-3-clause,15
git clone https://github.com/nockieboy/gpu,none,15
git clone https://github.com/iammituraj/FIFOs,none,15
git clone https://github.com/asadalam/FINN_MatrixVector_RTL,none,15
git clone https://github.com/tinylabs/tinylabs-cores,none,15
git clone https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification,none,15
git clone https://github.com/kinap/AES-Processor,mit,15
git clone https://github.com/mbits-mirafra/i3c_avip,none,15
git clone https://github.com/aignacio/ahb_lite_bus,none,15
git clone https://github.com/charkster/usb_pd_monitor,mit,15
git clone https://github.com/mbits-mirafra/apb_avip,mit,15
git clone https://github.com/muneeb-mbytes/UVMF,none,15
git clone https://github.com/srg320/SH,none,15
git clone https://github.com/jsloan256/dpll,bsd-3-clause,14
git clone https://github.com/euphoric-hardware/simcommand,bsd-3-clause,14
git clone https://github.com/azonenberg/sata-sniffer,none,14
git clone https://github.com/holdenQWER/systemverilog_design_pattern,apache-2.0,14
git clone https://github.com/nikitabuzov/SpikingNeuralNet,none,14
git clone https://github.com/ZSusskind/BTHOWeN,mit,14
git clone https://github.com/theapi/nand2tetris_fpga,mit,14
git clone https://github.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM,none,14
git clone https://github.com/chad-q/andes-vector-riscv-dv,apache-2.0,14
git clone https://github.com/Xilinx/vck190-base-trd,apache-2.0,14
git clone https://github.com/nelsoncsc/FFT,none,14
git clone https://github.com/FPGA-MAFIA/fpga_mafia,mit,14
git clone https://github.com/oshears/SNN-FPGA-Implementation,none,14
git clone https://github.com/avashist003/FIFO_SystemVerilog_Assertion,none,14
git clone https://github.com/muneebullashariff/pulpino_soc_uvm_testbench,none,14
git clone https://github.com/asveske/apb_vip,none,14
git clone https://github.com/muneeb-mbytes/i2c_avip,none,14
git clone https://github.com/hotwolf/WbXbc,none,14
git clone https://github.com/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM,none,14
git clone https://github.com/chenyangbing/UVM-example,none,13
git clone https://github.com/RoaLogic/apb4_mux,other,13
git clone https://github.com/wallento/wb2axi,none,13
git clone https://github.com/tudortimi/reflection,apache-2.0,13
git clone https://github.com/ChienKaiMa/HDR-Imaging-with-FPGA,mit,13
git clone https://github.com/pulp-platform/ne16,other,13
git clone https://github.com/zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project,none,13
git clone https://github.com/bwitherspoon/rv32cpu,isc,13
git clone https://github.com/zhajio1988/YasaUvk,apache-2.0,13
git clone https://github.com/kkudrolli/USB-Host,none,13
git clone https://github.com/luunguyen97/DPU-TRD-ZCU104,none,13
git clone https://github.com/pulp-platform/apb,other,13
git clone https://github.com/rajdeep87/verilog-c,none,13
git clone https://github.com/radiolok/dekatronpc,none,13
git clone https://github.com/kitune-san/KFPC-XT,mit,13
git clone https://github.com/yoshi-ki/RISC-V-core,none,13
git clone https://github.com/muhammedkocaoglu/SystemVerilog-Tutorials,none,13
git clone https://github.com/tudortimi/vpi,apache-2.0,13
git clone https://github.com/Weierstras-s/RISCV-CPU,none,13
git clone https://github.com/Rain92/FPGA-Mandelbrot,none,12
git clone https://github.com/I-Doctor/gnn-acceleration-framework-with-FPGA,apache-2.0,12
git clone https://github.com/nietzhuang/RISC-V-SoC-Design,none,12
git clone https://github.com/taichi-ishitani/tvip-common,apache-2.0,12
git clone https://github.com/Hong-Ming/FPGA-Oscilloscope,none,12
git clone https://github.com/briandong/regModel,none,12
git clone https://github.com/nmikstas/fpga-filter-implementation,none,12
git clone https://github.com/PacoReinaCampo/MPSoC-DMA,mit,12
git clone https://github.com/flasonil/Serial-Multiplier,none,12
git clone https://github.com/HunterBitos/Implementation-of-AMBA-AXI3-protocol,none,12
git clone https://github.com/aiju/fpga-blit,none,12
git clone https://github.com/sifferman/fpga_screensaver,unlicense,12
git clone https://github.com/pulp-platform/hci,other,12
git clone https://github.com/eanchlia/NN_Network_On_Chip,none,12
git clone https://github.com/Nikola2444/RISC-V-vector-processor,none,12
git clone https://github.com/JoseIuri/Simple_UVM,mit,12
git clone https://github.com/cmcmicrosystems/pulpissimo-zcu102,other,12
git clone https://github.com/fcayci/sv-digital-design,none,12
git clone https://github.com/Lombiq/Hastlayer-Hardware-Framework---Catapult,none,12
git clone https://github.com/kiwih/pic16f-antastic,mit,12
git clone https://github.com/stephanosio/BPSKModem,none,12
git clone https://github.com/vinodsake/Last-Level-Cache-Simulator,none,12
git clone https://github.com/rggen/rggen-sv-rtl,mit,12
git clone https://github.com/makararasi/UVM_AXI4-Stream,mit,12
git clone https://github.com/GuiZhaoCodeSource/Func_Verif_MMU_Code_Source,none,12
git clone https://github.com/j1s1e1/VerilogPolarCodes,mit,12
git clone https://github.com/gokulbalagopal/Verification-of-APB-Protocol-using-UVM,none,12
git clone https://github.com/0ctobyte/procyon,mit,12
git clone https://github.com/amiq-consulting/cagt,apache-2.0,12
git clone https://github.com/PacoReinaCampo/MPSoC-NTM,mit,12
git clone https://github.com/kumarswamy12/ROUTER-1-3,none,12
git clone https://github.com/Verdvana/Async_FIFO,none,12
git clone https://github.com/esnet/esnet-fpga-library,other,12
git clone https://github.com/pulp-platform/adv_dbg_if,none,12
git clone https://github.com/pulp-platform/cluster_interconnect,other,12
git clone https://github.com/ElectronAsh/sim_3do,none,11
git clone https://github.com/enkerewpo/methane,bsd-3-clause,11
git clone https://github.com/semify-eda/waveform-generator,apache-2.0,11
git clone https://github.com/Harshil1995/I2C_UVM_APB,mit,11
git clone https://github.com/RoaLogic/apb4_gpio,other,11
git clone https://github.com/GustavoDinizMonteiro/loac-tirinhas,none,11
git clone https://github.com/RoaLogic/ahb3lite_timer,other,11
git clone https://github.com/pulp-platform/apb_timer,other,11
git clone https://github.com/Jefferson-Lopes/Correlator,none,11
git clone https://github.com/Ashwin-Rajesh/RiSC-16,mit,11
git clone https://github.com/rakeshgehalot/Ethernet_switch_verification,none,11
git clone https://github.com/cyyself/CDIM-SoC,none,11
git clone https://github.com/wshenyi/EECS-470-FinalProject,mit,11
git clone https://github.com/liuch00/fpga_cnn,none,11
git clone https://github.com/amane-uehara/cpubook-code,mit,11
git clone https://github.com/PacoReinaCampo/MPSoC-RISCV,mit,11
git clone https://github.com/hyf6661669/verilog_library,bsd-3-clause,11
git clone https://github.com/jeras/rp32,apache-2.0,11
git clone https://github.com/Psichico/Universal_Verification_Methodology,none,11
git clone https://github.com/diadatp/nasti-ddrx-mc,bsd-3-clause,11
git clone https://github.com/pulp-platform/apb_uart_sv,other,11
git clone https://github.com/bwitherspoon/wiphy,none,11
git clone https://github.com/ucsbieee/mapache64,mit,11
git clone https://github.com/AlessandroCilardo/NaplesPU,bsd-3-clause,11
git clone https://github.com/leeds-embedded-systems/ELEC5566M-Resources,none,11
git clone https://github.com/rdou/UVM-Verification-Testbench-For-FIFO,none,11
git clone https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog,none,11
git clone https://github.com/jchengX/MAC_BFM,none,11
git clone https://github.com/IObundle/iob-interconnect,mit,11
git clone https://github.com/dpretet/meduram,mit,11
git clone https://github.com/gjlies/configgpgpu,none,11
git clone https://github.com/pulp-platform/hier-icache,other,11
git clone https://github.com/evanmays/cherrycore,none,11
git clone https://github.com/ecilasun/e32e,none,10
git clone https://github.com/freecores/i2c_master_slave_core,none,10
git clone https://github.com/XinlueLiu/UVM,none,10
git clone https://github.com/zstechly/systemverilog,none,10
git clone https://github.com/kennych418/FPGA_AudioVisualizer,none,10
git clone https://github.com/ishfaqahmed29/FIFO_UVM_Verification,mit,10
git clone https://github.com/mediaic/VLSI_Lab2,none,10
git clone https://github.com/jnestor/SV_Examples,none,10
git clone https://github.com/tishi43/sgbm,none,10
git clone https://github.com/RoaLogic/memory,other,10
git clone https://github.com/va7deo/TerraCresta,none,10
git clone https://github.com/Freecellera/freecellera-uvm,none,10
git clone https://github.com/smartfoxdata/uvm_starter,mit,10
git clone https://github.com/aaronshappell/tage-predictor,mit,10
git clone https://github.com/semify-eda/go.debug,none,10
git clone https://github.com/vfinotti/ahb3lite_dma,mit,10
git clone https://github.com/AbhishekTaur/System-Verilog-Practice,none,10
git clone https://github.com/seabeam/yuu_clock,mit,10
git clone https://github.com/amichai-bd/rvc_asap,mit,10
git clone https://github.com/rubinsteina13/SV_I2S_RX_CORE,mit,10
git clone https://github.com/hellgate202/axi4_lib,mit,10
git clone https://github.com/pulp-platform/apb_spi_master,other,10
git clone https://github.com/jmcneal/config_policy_pattern,none,10
git clone https://github.com/jkopanski/802.15.4,none,10
git clone https://github.com/pulp-platform/redundancy_cells,other,10
git clone https://github.com/MinecraftMachina/FabricHDL,none,10
git clone https://github.com/techav-homebrew/SE-VGA,none,10
git clone https://github.com/semahawk/wishbone,bsd-3-clause,10
git clone https://github.com/chipsalliance/verible-formatter-action,apache-2.0,10
git clone https://github.com/Matt8898/leg,none,10
git clone https://github.com/UMJI-VE450-21SU/Ria,none,10
git clone https://github.com/kang-0909/mips-cpu,mit,10
git clone https://github.com/hdl-util/image-processing,other,10
git clone https://github.com/kumarrishav14/SRAM_UVM,mit,10
git clone https://github.com/zhiyb/SVNES,none,10
git clone https://github.com/pulp-platform/gpio,other,10
git clone https://github.com/supranational/vdf-fpga-round1-results,none,10
git clone https://github.com/AleksandarKostovic/Matrix-MAC-Unit,mit,10
git clone https://github.com/GeorgeSangillo/ARM-Single-Cycle-Processor,none,10
git clone https://github.com/j1s1e1/VerilogTurboCodeMaxProduct,mit,10
git clone https://github.com/rdou/UVM-Verification-Testbench-For-SimpleBus,none,10
git clone https://github.com/srishis/DMA8237A_VERIF,none,10
git clone https://github.com/adibis/uvmBasics,none,9
git clone https://github.com/CPEN-391-TEAM-7/RNN_Accelerator,none,9
git clone https://github.com/SarahElzayat/RISC-pipelined-processor,mit,9
git clone https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification,mit,9
git clone https://github.com/taneroksuz/cpu-medium,apache-2.0,9
git clone https://github.com/PulseRain/FP51_fast_core,other,9
git clone https://github.com/nelsoncsc/basic_uvmc_oct,mit,9
git clone https://github.com/andreili/FlexRV32,mit,9
git clone https://github.com/mbits-mirafra/spi_avip,mit,9
git clone https://github.com/jmoles/keccak-verilog,mit,9
git clone https://github.com/Rain92/vga_interface,none,9
git clone https://github.com/chandanpalai/SystemVerilog-Assertions,none,9
git clone https://github.com/Ludini1/minimal-risc-v-cpu,none,9
git clone https://github.com/waviousllc/wav-d2d-hw,apache-2.0,9
git clone https://github.com/mtabini/G76-Mini,mit,9
git clone https://github.com/USCPOSH/NUSADC,none,9
git clone https://github.com/go2uvm/sva_traces,apache-2.0,9
git clone https://github.com/Infineon/adsbenchmark,mit,9
git clone https://github.com/pulp-platform/hwpe-mac-engine,other,9
git clone https://github.com/pulp-platform/fpu_ss,other,9
git clone https://github.com/ijor/stBlitter,none,9
git clone https://github.com/Nimausfi/UVM_RAL_DMA,none,9
git clone https://github.com/drom/stack,mit,9
git clone https://github.com/joshtyler/manila-ice,none,9
git clone https://github.com/mehaltalukder/UART_UVM_Project,none,9
git clone https://github.com/RoaLogic/universal_jtag_tap,none,9
git clone https://github.com/monkey2000/rv5stage,none,9
git clone https://github.com/smartfoxdata/axi4lite_gpio,mit,9
git clone https://github.com/kumarrishav14/arm_watchdog,none,9
git clone https://github.com/mballance/amba_sys_ip,apache-2.0,9
git clone https://github.com/omphardcloud/hardcloud,apache-2.0,9
git clone https://github.com/taichi-ishitani/tbcm,apache-2.0,9
git clone https://github.com/freecores/aes_decrypt_fpga,none,9
git clone https://github.com/SymbiFlow/axi-vip,isc,9
git clone https://github.com/nimish15shah/DPU_DAG_Processing_Unit,mit,9
git clone https://github.com/sigasi/sigasi_demos,none,9
git clone https://github.com/hashi0203/riscv-processor,none,9
git clone https://github.com/milestone12/JSON.sv,other,9
git clone https://github.com/adervay1/CIMulator,mit,9
git clone https://github.com/reed-foster/pynq-audio,mit,9
git clone https://github.com/HDLForBeginners/HDLBits,mit,9
git clone https://github.com/kbbuch/LC3-Verification,none,8
git clone https://github.com/iDoka/GNSS-verilog-signal-simulator,none,8
git clone https://github.com/adibis/alu_tb,none,8
git clone https://github.com/stong/risc-uproc,none,8
git clone https://github.com/pietroglyph/pipelined-rv32i,none,8
git clone https://github.com/lowRISC/rv_plic,apache-2.0,8
git clone https://github.com/dalance/svlint-action,mit,8
git clone https://github.com/Menci/pipeline,unlicense,8
git clone https://github.com/zhouzaixin/Documents_for_ic,none,8
git clone https://github.com/Mehdi0xC/MLP-FeedForward-RTL-Acceleration,none,8
git clone https://github.com/MineQihang/MIPS_CPU,apache-2.0,8
git clone https://github.com/JoseIuri/UVM_Python,mit,8
git clone https://github.com/pConst/vivado_design_space_explorer_template,none,8
git clone https://github.com/GregAC/ibex_super_system,apache-2.0,8
git clone https://github.com/NazerkeT/MultilevelTLB,none,8
git clone https://github.com/Shivanagender123/AHB_APB-Bridge,none,8
git clone https://github.com/TaoHeyi/ECE385-Tank-World-on-FPGA,none,8
git clone https://github.com/shivanishah269/vsdfpga,none,8
git clone https://github.com/suisuisi/SystemVerilog,mit,8
git clone https://github.com/KafCoppelia/uvm-mcdf_v2,none,8
git clone https://github.com/pulp-platform/apb_i2c,none,8
git clone https://github.com/chan-henry/apb_uvm,none,8
git clone https://github.com/Hazem-ali/SystemVerilog-Codes,none,8
git clone https://github.com/guanzetong/OoO_processor,none,8
git clone https://github.com/antmicro/ahb-tl-bridge,apache-2.0,8
git clone https://github.com/nockieboy/YM2149_PSG_system,none,8
git clone https://github.com/ZivFung/zedboard_cnn,none,8
git clone https://github.com/pulp-platform/udma_core,other,8
git clone https://github.com/pulp-platform/apb_gpio,other,8
git clone https://github.com/merledu/azadi,none,8
git clone https://github.com/andmiele/uCodedRiscV,apache-2.0,8
git clone https://github.com/GkyHub/fpga_cnn_train,none,8
git clone https://github.com/cheimu/4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased,none,8
git clone https://github.com/Csuk0914/dnn-rtl,none,8
git clone https://github.com/PacoReinaCampo/UVM,apache-2.0,8
git clone https://github.com/jiegec/fpnew-wrapper,mit,8
git clone https://github.com/nguyenquanicd/FirstX2P,none,8
git clone https://github.com/yeehui1988/QCM,bsd-3-clause,8
git clone https://github.com/colinpate/fpga-vr-remap,none,8
git clone https://github.com/robfinch/Float,none,8
git clone https://github.com/kitune-san/KF8259,mit,8
git clone https://github.com/ghosh17/DualCoreProcessor,none,8
git clone https://github.com/nbdd0121/muntjac-soc,apache-2.0,8
git clone https://github.com/PXVI/ip_amba_ahb_ms_rtl_v,mit,8
git clone https://github.com/seabeam/yuu_common,mit,8
git clone https://github.com/kdurant/uvm_study,none,8
git clone https://github.com/m1a1x1/Bloom_pattern_search,none,8
git clone https://github.com/pulp-platform/axi-io-pmp,other,8
git clone https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator,none,8
git clone https://github.com/pulp-platform/core2axi,other,8
git clone https://github.com/Yucao42/AES_GCM,none,8
git clone https://github.com/VimfulDang/APB-SPI-Controller-Verification,none,8
git clone https://github.com/hdl-util/sound,other,8
git clone https://github.com/rafafigueredoviana/RISCV_MCU_CYCLONEV,none,7
git clone https://github.com/Maxpicca-Li/LaunchMIPS,none,7
git clone https://github.com/EisernSchild/YM2149,none,7
git clone https://github.com/Mr-southerly/router_verification,none,7
git clone https://github.com/bchangip/NibblerCPU,none,7
git clone https://github.com/flashbangout/apb_watchdog-,none,7
git clone https://github.com/risc-v-cpu/ez-risc-v-cpu,apache-2.0,7
git clone https://github.com/gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller,none,7
git clone https://github.com/KULeuven-MICAS/PSMA-benchmark,other,7
git clone https://github.com/carljohnsen/vitis_rtl,none,7
git clone https://github.com/jeras/rp8,none,7
git clone https://github.com/Space-Odie/GA,none,7
git clone https://github.com/kariannekk/Portable-Stimulus,none,7
git clone https://github.com/amiq-consulting/amiq_reg_agt,apache-2.0,7
git clone https://github.com/flasonil/APB_PWM,none,7
git clone https://github.com/tamannarupani/SimpleAdder-UVM,none,7
git clone https://github.com/hdl-util/clock-domain-crossing,other,7
git clone https://github.com/swabianinstruments/TimeTagger-FPGALink-Reference,bsd-3-clause,7
git clone https://github.com/sriramvb/DDR4-Memory-Controller,none,7
git clone https://github.com/PulseRain/PulseRain_RISCV_MCU,other,7
git clone https://github.com/LTDS-Capo/ProcessORC,none,7
git clone https://github.com/smirnovich/ofd,mit,7
git clone https://github.com/pzressinno/asyn_fifo_uvm_verify,none,7
git clone https://github.com/ChrisShakkour/RV32I-MAF-project,mit,7
git clone https://github.com/SalomeDevkule7/Neural-Network-Layer-Generator,none,7
git clone https://github.com/apsarras/shared-buffer-hw,other,7
git clone https://github.com/deekshithkrishnegowda/Router1x3-Design-Verification,none,7
git clone https://github.com/anthonyabeo/digital_circuits,none,7
git clone https://github.com/ridvancelikcs/Songs,none,7
git clone https://github.com/Vivek-Dave/FIFO_UVM_Testbench_Reactive_Stimulus,none,7
git clone https://github.com/PacoReinaCampo/SoC-FinTech,mit,7
git clone https://github.com/takah29/arm-cpu,none,7
git clone https://github.com/advanced-uvm/hawkins,none,7
git clone https://github.com/PedroHSCavalcante/uvm-phase-jumping,none,7
git clone https://github.com/scp10086/FPGA_UNDERWAY_SALES_MACHINE,mit,7
git clone https://github.com/ecilasun/nekoyon,mit,7
git clone https://github.com/elegz/nnFPGA,none,7
git clone https://github.com/zli87/SystemVerilog_Coursework,none,7
git clone https://github.com/grant4001/CORDIC-UART-Artix-7,none,7
git clone https://github.com/skudlur/cayde,mit,7
git clone https://github.com/atmughrabi/AccelGraph,bsd-2-clause,7
git clone https://github.com/hdlguy/iir_filter,mit,7
git clone https://github.com/kitune-san/KFPS2KB,mit,7
git clone https://github.com/Panda-Cores/PandaZero,none,7
git clone https://github.com/openhwgroup/advanced-riscv-verification-methodologies,other,7
git clone https://github.com/amiq-consulting/amiq_fifo,apache-2.0,7
git clone https://github.com/alexzhang007/wishbone_uvc,none,7
git clone https://github.com/chenyangbing/Memory,none,7
git clone https://github.com/nelsoncsc/sv_math,mit,7
git clone https://github.com/PhigentRobotics/Phigent_Heimdallr,none,7
git clone https://github.com/takatz28/FIFO-BIST,none,7
git clone https://github.com/robfinch/rfPhoenix,none,7
git clone https://github.com/aunics/AHB5,none,7
git clone https://github.com/sthornington/gemmm2s,mit,7
git clone https://github.com/lmco/tlrb_aib_phy,none,7
git clone https://github.com/teekamkhandelwal/memory_verification_using_system_verilog,unlicense,7
git clone https://github.com/seabeam/yuu_amba,mit,7
git clone https://github.com/guanrenyang/Tiny-TPU,mit,7
git clone https://github.com/victoresque/DCLab,none,7
git clone https://github.com/mayurkubavat/UPF,none,7
git clone https://github.com/dywsjtu/2-Way-Superscalar-P6-Processor,none,7
git clone https://github.com/lmco/axi4_aib_bridge,other,7
git clone https://github.com/IAIK/coco-ibex,apache-2.0,7
git clone https://github.com/kitsuneh/SVGameBoy,none,7
git clone https://github.com/saleh1204/riffa_arria10_stratix5,other,7
git clone https://github.com/kenzhang82/HDLBits,none,7
git clone https://github.com/tudortimi/verification-gentleman-blog-code,apache-2.0,7
git clone https://github.com/GuzTech/verilog_ips,isc,7
git clone https://github.com/sergev/zpu-avalanche,none,7
git clone https://github.com/Elias-Rosales/MIPSVerification_UVM,none,7
git clone https://github.com/blargony/uvm_agent_gen,mit,6
git clone https://github.com/openx86/w8086,apache-2.0,6
git clone https://github.com/ppujari24/SonyCellSPU,none,6
git clone https://github.com/Minz9/SNN-on-FPGA,none,6
git clone https://github.com/lizhirui/MyRISC-VCore-rtl,none,6
git clone https://github.com/pulp-platform/axi2per,other,6
git clone https://github.com/shrutiprakashgupta/RISCV_Formal_Verification,none,6
git clone https://github.com/mgoldio/tiny8v1,apache-2.0,6
git clone https://github.com/Verdvana/Enc8b10b,none,6
git clone https://github.com/neofangnv/core-v-isg,other,6
git clone https://github.com/fpgasystems/Coyote-CIRCT,none,6
git clone https://github.com/efeslab/optimus-intel-fpga-bbb,other,6
git clone https://github.com/kippy620/uvm,none,6
git clone https://github.com/angelus9/AI-Robotics,none,6
git clone https://github.com/yodalee/icesugar-playground,other,6
git clone https://github.com/cggewehr/RISCV-crypto,none,6
git clone https://github.com/nbdd0121/OpenIP,none,6
git clone https://github.com/phwl/elec3608-lab,none,6
git clone https://github.com/miguelangelo78/LEGv8-ISA,none,6
git clone https://github.com/chiselverify/otherverify,bsd-2-clause,6
git clone https://github.com/antmicro/tl-ahb-bridge,apache-2.0,6
git clone https://github.com/BrianHGinc/BHG_I2C_init_RS232_debugger,none,6
git clone https://github.com/pulp-platform/axi_slice,other,6
git clone https://github.com/allanko/lasernet,none,6
git clone https://github.com/cpuex2019-7th/core,none,6
git clone https://github.com/nfproc/PYNQ-BitPack,other,6
git clone https://github.com/rggen/rggen-sv-ral,mit,6
git clone https://github.com/pradyuman/aes-encryption-engine,none,6
git clone https://github.com/OFS/ofs-fim-common,mit,6
git clone https://github.com/kitune-san/KFMMC,mit,6
git clone https://github.com/ObviouslyGreen/JZ-Wentworth-Cache-Now,none,6
git clone https://github.com/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE,none,6
git clone https://github.com/ministrike3/ECE-385-Final-Project,none,6
git clone https://github.com/tsmk94/Taiga,apache-2.0,6
git clone https://github.com/jay16udani/ECE745_LC3_Verification,none,6
git clone https://github.com/putongputong-lin/ahb2sram,none,6
git clone https://github.com/ericgineer/ADCinterface,none,6
git clone https://github.com/VeriBlock/vBlake-RTL,mit,6
git clone https://github.com/QianfengClarkShen/easy_fifo,mit,6
git clone https://github.com/shashwat2707/APB-Verification,none,6
git clone https://github.com/AI-Vector-Accelerator/x-ava-core,other,6
git clone https://github.com/gchinna/ahb_pkg,mit,6
git clone https://github.com/pulp-platform/apb_node,other,6
git clone https://github.com/Emi-Pushpam/AHB-with-FIFO,none,6
git clone https://github.com/zhelnio/uvm_ahb_lite,apache-2.0,6
git clone https://github.com/JamesG321/FPGA-GPU,none,6
git clone https://github.com/U-Ar/Kotsu2Risc,none,6
git clone https://github.com/smartfoxdata/aes128,mit,6
git clone https://github.com/bharathp04/ahb2apb_bridge_verification,none,6
git clone https://github.com/ZivFung/xc7a50t_microblaze_FDAF,none,6
git clone https://github.com/Dragon-Git/icdk,none,6
git clone https://github.com/lowRISC/gsoc-sim-mem,apache-2.0,6
git clone https://github.com/hdlguy/arty_mac_test,mit,6
git clone https://github.com/Luke7412/IpLibrary,mit,6
git clone https://github.com/Harrypotterrrr/mips-CPU54,none,6
git clone https://github.com/PaulZC/XLR8_VGA_HDMI_XB,other,6
git clone https://github.com/hypernyan/hdl_generics,none,6
git clone https://github.com/EliasManj/Verilog-PS2-LCD-Interface,none,6
git clone https://github.com/Darksecond/TimeWave,mit,6
git clone https://github.com/pulp-training/sw,apache-2.0,6
git clone https://github.com/artemglukhov/FLOG_BFLOAT16,other,6
git clone https://github.com/sanketkkeni/Dual-issue-Pipelined-Multimedia-Processor-Architecture-,none,6
git clone https://github.com/vishpbharadwaj/Lenet_arch,none,6
git clone https://github.com/kashifminhas/IBEX-Design-Verification-Environment,none,6
git clone https://github.com/AmeerAbdelhadi/Linear-Feedback-Shift-Register-LFSR-Counter,none,6
git clone https://github.com/kumarrishav14/ALU_UVM,mit,6
git clone https://github.com/ajaybin/APB-UART-bridge,none,6
git clone https://github.com/darthsider/SystemVerilog,none,6
git clone https://github.com/arunov/musk,none,6
git clone https://github.com/charkster/cmod_a7_spi_sram,mit,6
git clone https://github.com/msinger/dmg-sim,cc-by-sa-4.0,6
git clone https://github.com/basilwong/FPGA-ARC4-cracker,none,6
git clone https://github.com/Reconfigurable-Computing/flex_BRAM_FPGA,none,6
git clone https://github.com/theSergeyGusev/simple10GbaseR,mit,6
git clone https://github.com/vincent-camus/benchmarking-precision-scalable-mac-units,cern-ohl-p-2.0,6
git clone https://github.com/pulp-platform/icache_private,none,6
git clone https://github.com/david-fong/Sudoku-SV,mit,6
git clone https://github.com/ComicAddict/Polyphonic_FPGA_Synthesizer,none,6
git clone https://github.com/j1s1e1/VerilogFarrowFilter,mit,6
git clone https://github.com/mist-devel/nes,none,6
git clone https://github.com/Yummot/adapters,none,6
git clone https://github.com/Travissss/100BT1_DV,none,6
git clone https://github.com/souryadey/mlp-ondevice-training,mit,6
git clone https://github.com/theSergeyGusev/svReadWrite_pcap,none,6
git clone https://github.com/rajkumarraval/i2c_wb_sv_uvm,none,6
git clone https://github.com/Ammar-10xe/RISCV-32I-Single-Cycle-Processor,none,6
git clone https://github.com/iammituraj/debouncer,none,6
git clone https://github.com/SpiNNakerManchester/spif,other,6
git clone https://github.com/YosysHQ/scy,other,6
git clone https://github.com/pulp-platform/hwpe-ctrl,other,6
git clone https://github.com/VerticalResearchGroup/ComputeLibrary,bsd-3-clause,6
git clone https://github.com/comestime/RTL4Interview,none,6
git clone https://github.com/nbdd0121/sdhci,apache-2.0,6
git clone https://github.com/mballance/sv_bfms,apache-2.0,6
git clone https://github.com/AkshayXPatil/Design-verification,none,6
