#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  5 16:06:20 2019
# Process ID: 17920
# Current directory: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.runs/ZynqAES_axi4_stream_join_0_1_synth_1
# Command line: vivado.exe -log ZynqAES_axi4_stream_join_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZynqAES_axi4_stream_join_0_1.tcl
# Log file: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.runs/ZynqAES_axi4_stream_join_0_1_synth_1/ZynqAES_axi4_stream_join_0_1.vds
# Journal file: D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.runs/ZynqAES_axi4_stream_join_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source ZynqAES_axi4_stream_join_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/AES_Full_axis128/solution1/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/axi4_stream_join_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/axi4_stream_split_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Dev/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.cache/ip 
Command: synth_design -top ZynqAES_axi4_stream_join_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 379.113 ; gain = 103.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZynqAES_axi4_stream_join_0_1' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.srcs/sources_1/bd/ZynqAES/ip/ZynqAES_axi4_stream_join_0_1/synth/ZynqAES_axi4_stream_join_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_join' [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.srcs/sources_1/bd/ZynqAES/ipshared/db99/src/axi4_stream_join.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_join' (1#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.srcs/sources_1/bd/ZynqAES/ipshared/db99/src/axi4_stream_join.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ZynqAES_axi4_stream_join_0_1' (2#1) [d:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.srcs/sources_1/bd/ZynqAES/ip/ZynqAES_axi4_stream_join_0_1/synth/ZynqAES_axi4_stream_join_0_1.v:58]
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data01_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data02_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data03_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data04_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data05_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data06_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data07_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data08_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data09_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data10_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data11_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data12_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data13_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data14_TVALID
WARNING: [Synth 8-3331] design axi4_stream_join has unconnected port in_data15_TVALID
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 435.824 ; gain = 160.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 435.824 ; gain = 160.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 435.824 ; gain = 160.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 692.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 692.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 694.137 ; gain = 1.977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 694.137 ; gain = 418.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 694.137 ; gain = 418.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 694.137 ; gain = 418.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 694.137 ; gain = 418.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design ZynqAES_axi4_stream_join_0_1 has an empty top module
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data01_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data02_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data03_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data04_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data05_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data06_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data07_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data08_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data09_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data10_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data11_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data12_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data13_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data14_TVALID
WARNING: [Synth 8-3331] design ZynqAES_axi4_stream_join_0_1 has unconnected port in_data15_TVALID
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 694.137 ; gain = 418.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 760.750 ; gain = 485.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 760.750 ; gain = 485.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 770.281 ; gain = 495.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 770.281 ; gain = 495.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 770.281 ; gain = 495.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 770.281 ; gain = 495.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 770.281 ; gain = 495.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 770.281 ; gain = 495.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 770.281 ; gain = 495.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 770.281 ; gain = 495.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 770.281 ; gain = 236.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 770.281 ; gain = 495.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 787.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 787.285 ; gain = 515.211
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 787.285 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.runs/ZynqAES_axi4_stream_join_0_1_synth_1/ZynqAES_axi4_stream_join_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ZynqAES_axi4_stream_join_0_1, cache-ID = d6571b28a47191fe
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/UVA/crypto/AES_implementations/VivadoHLS/PynqZ1AES-AXI-stream128/PynqZ1AES-AXI-stream128.runs/ZynqAES_axi4_stream_join_0_1_synth_1/ZynqAES_axi4_stream_join_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZynqAES_axi4_stream_join_0_1_utilization_synth.rpt -pb ZynqAES_axi4_stream_join_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  5 16:07:00 2019...
