<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>OpenAirInterface: Data Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="oai_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenAirInterface
   </div>
   <div id="projectbrief">Full experimental OpenSource LTE implementation (Rel 8, partial Rel 10)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('annotated.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Data Structures</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the data structures with brief descriptions:</div><div class="directory">
<table class="directory">
<tr id="row_0_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structBCCH__PDU.html" target="_self">BCCH_PDU</a></td><td class="desc">BCCH payload </td></tr>
<tr id="row_1_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structBSR__LONG.html" target="_self">BSR_LONG</a></td><td class="desc">Mac control element: long buffer status report for all logical channel group ID </td></tr>
<tr id="row_2_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structBSR__SHORT.html" target="_self">BSR_SHORT</a></td><td class="desc">Mac control element: short buffer status report for a specific logical channel group ID </td></tr>
<tr id="row_3_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structCCCH__PDU.html" target="_self">CCCH_PDU</a></td><td class="desc">CCCH payload </td></tr>
<tr id="row_4_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structchannel__desc__t.html" target="_self">channel_desc_t</a></td><td class="desc"></td></tr>
<tr id="row_5_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structCOMMON__channels__t.html" target="_self">COMMON_channels_t</a></td><td class="desc">ENB common channels </td></tr>
<tr id="row_6_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structcomplex.html" target="_self">complex</a></td><td class="desc"></td></tr>
<tr id="row_7_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structcomplex16.html" target="_self">complex16</a></td><td class="desc"></td></tr>
<tr id="row_8_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structcomplex32.html" target="_self">complex32</a></td><td class="desc"></td></tr>
<tr id="row_9_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structcomplexf.html" target="_self">complexf</a></td><td class="desc"></td></tr>
<tr id="row_10_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structCQI__REPORT__CONFIG.html" target="_self">CQI_REPORT_CONFIG</a></td><td class="desc">CQI-ReportConfig Information Element from 36.331 RRC spec </td></tr>
<tr id="row_11_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structCQI__REPORTPERIODIC.html" target="_self">CQI_REPORTPERIODIC</a></td><td class="desc">CQI-ReportPeriodic </td></tr>
<tr id="row_12_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__10MHz__FDD.html" target="_self">DCI0_10MHz_FDD</a></td><td class="desc">DCI Format Type 0 (10 MHz,FDD, 25 bits) </td></tr>
<tr id="row_13_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__10MHz__TDD__1__6.html" target="_self">DCI0_10MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 0 (10 MHz,TDD1-6, 29 bits) </td></tr>
<tr id="row_14_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__1__5MHz__FDD.html" target="_self">DCI0_1_5MHz_FDD</a></td><td class="desc">DCI Format Type 0 (1.5 MHz,FDD, 25 bits) </td></tr>
<tr id="row_15_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__1__5MHz__TDD__1__6.html" target="_self">DCI0_1_5MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 0 (1.5 MHz,TDD1-6, 23 bits) </td></tr>
<tr id="row_16_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__20MHz__FDD.html" target="_self">DCI0_20MHz_FDD</a></td><td class="desc">DCI Format Type 0 (20 MHz,FDD, 25 bits) </td></tr>
<tr id="row_17_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__20MHz__TDD__1__6.html" target="_self">DCI0_20MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 0 (20 MHz,TDD1-6, 27 bits) </td></tr>
<tr id="row_18_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__5MHz__FDD.html" target="_self">DCI0_5MHz_FDD</a></td><td class="desc">DCI Format Type 0 (5 MHz,FDD, 23 bits) </td></tr>
<tr id="row_19_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__5MHz__TDD0.html" target="_self">DCI0_5MHz_TDD0</a></td><td class="desc">DCI Format Type 0 (5 MHz,TDD0, 27 bits) </td></tr>
<tr id="row_20_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0__5MHz__TDD__1__6.html" target="_self">DCI0_5MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 0 (5 MHz,TDD1-6, 27 bits) </td></tr>
<tr id="row_21_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0A__10__MHz.html" target="_self">DCI0A_10_MHz</a></td><td class="desc">DCI Format Type 0 (10 MHz,15 bits) </td></tr>
<tr id="row_22_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0A__1__5MHz.html" target="_self">DCI0A_1_5MHz</a></td><td class="desc">DCI Format Type 0 (1.5 MHz,9 bits) </td></tr>
<tr id="row_23_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0A__20__MHz.html" target="_self">DCI0A_20_MHz</a></td><td class="desc">DCI Format Type 0 (20 MHz,17 bits) </td></tr>
<tr id="row_24_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI0A__5MHz.html" target="_self">DCI0A_5MHz</a></td><td class="desc">DCI Format Type 0 (5 MHz,13 bits) </td></tr>
<tr id="row_25_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1__10MHz__FDD.html" target="_self">DCI1_10MHz_FDD</a></td><td class="desc">DCI Format Type 1 (10 MHz, FDD, 31 bits) </td></tr>
<tr id="row_26_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1__10MHz__TDD.html" target="_self">DCI1_10MHz_TDD</a></td><td class="desc">DCI Format Type 1 (10 MHz, TDD, 34 bits) </td></tr>
<tr id="row_27_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1__1__5MHz__FDD.html" target="_self">DCI1_1_5MHz_FDD</a></td><td class="desc">DCI Format Type 1 (1.5 MHz, FDD, 21 bits) </td></tr>
<tr id="row_28_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1__1__5MHz__TDD.html" target="_self">DCI1_1_5MHz_TDD</a></td><td class="desc">DCI Format Type 1 (1.5 MHz, TDD, 23 bits) </td></tr>
<tr id="row_29_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1__20MHz__FDD.html" target="_self">DCI1_20MHz_FDD</a></td><td class="desc">DCI Format Type 1 (20 MHz, FDD, 39 bits) </td></tr>
<tr id="row_30_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1__20MHz__TDD.html" target="_self">DCI1_20MHz_TDD</a></td><td class="desc">DCI Format Type 1 (20 MHz, TDD, 42 bits) </td></tr>
<tr id="row_31_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1__5MHz__FDD.html" target="_self">DCI1_5MHz_FDD</a></td><td class="desc">DCI Format Type 1 (5 MHz, FDD, 27 bits) </td></tr>
<tr id="row_32_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1__5MHz__TDD.html" target="_self">DCI1_5MHz_TDD</a></td><td class="desc">DCI Format Type 1 (5 MHz, TDD, 30 bits) </td></tr>
<tr id="row_33_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__10MHz__FDD.html" target="_self">DCI1A_10MHz_FDD</a></td><td class="desc"></td></tr>
<tr id="row_34_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__10MHz__TDD__1__6.html" target="_self">DCI1A_10MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 1A (10 MHz, TDD, frame 1-6, 30 bits) </td></tr>
<tr id="row_35_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__1__5MHz__FDD.html" target="_self">DCI1A_1_5MHz_FDD</a></td><td class="desc"></td></tr>
<tr id="row_36_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__1__5MHz__TDD__1__6.html" target="_self">DCI1A_1_5MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 1A (1.5 MHz, TDD, frame 1-6, 24 bits) </td></tr>
<tr id="row_37_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__20MHz__FDD.html" target="_self">DCI1A_20MHz_FDD</a></td><td class="desc"></td></tr>
<tr id="row_38_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__20MHz__TDD__1__6.html" target="_self">DCI1A_20MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 1A (20 MHz, TDD, frame 1-6, 27 bits) </td></tr>
<tr id="row_39_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__5MHz__FDD.html" target="_self">DCI1A_5MHz_FDD</a></td><td class="desc"></td></tr>
<tr id="row_40_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__5MHz__TDD__1__6.html" target="_self">DCI1A_5MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 1A (5 MHz, TDD, frame 1-6, 27 bits) </td></tr>
<tr id="row_41_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1A__RA__5MHz__TDD__1__6.html" target="_self">DCI1A_RA_5MHz_TDD_1_6</a></td><td class="desc">DCI Format Type 1A (5 MHz, TDD, frame 1-6, 27 bits) </td></tr>
<tr id="row_42_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1B__5MHz__2A__FDD.html" target="_self">DCI1B_5MHz_2A_FDD</a></td><td class="desc">DCI Format Type 1A (5 MHz, TDD, frame 0, 27 bits) </td></tr>
<tr id="row_43_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1B__5MHz__2A__TDD.html" target="_self">DCI1B_5MHz_2A_TDD</a></td><td class="desc">DCI Format Type 1B (5 MHz, TDD, 2 Antenna Ports, 29 bits) </td></tr>
<tr id="row_44_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1B__5MHz__4A__FDD.html" target="_self">DCI1B_5MHz_4A_FDD</a></td><td class="desc">DCI Format Type 1B (5 MHz, FDD, 4 Antenna Ports, 28 bits) </td></tr>
<tr id="row_45_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1B__5MHz__4A__TDD.html" target="_self">DCI1B_5MHz_4A_TDD</a></td><td class="desc">DCI Format Type 1B (5 MHz, TDD, 4 Antenna Ports, 31 bits) </td></tr>
<tr id="row_46_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1C__10MHz.html" target="_self">DCI1C_10MHz</a></td><td class="desc">DCI Format Type 1C (10 MHz, 13 bits) </td></tr>
<tr id="row_47_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1C__15MHz.html" target="_self">DCI1C_15MHz</a></td><td class="desc">DCI Format Type 1C (15 MHz, 14 bits) </td></tr>
<tr id="row_48_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1C__1__5MHz.html" target="_self">DCI1C_1_5MHz</a></td><td class="desc">DCI Format Type 1C (1.4 MHz, 8 bits) </td></tr>
<tr id="row_49_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1C__20MHz.html" target="_self">DCI1C_20MHz</a></td><td class="desc">DCI Format Type 1C (20 MHz, 15 bits) </td></tr>
<tr id="row_50_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1C__5MHz.html" target="_self">DCI1C_5MHz</a></td><td class="desc">DCI Format Type 1C (5 MHz, 12 bits) </td></tr>
<tr id="row_51_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1D__5MHz__2A__FDD.html" target="_self">DCI1D_5MHz_2A_FDD</a></td><td class="desc">DCI Format Type 1D (5 MHz, FDD, 2 Antenna Ports, 27 bits) </td></tr>
<tr id="row_52_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1D__5MHz__2A__TDD.html" target="_self">DCI1D_5MHz_2A_TDD</a></td><td class="desc">DCI Format Type 1D (5 MHz, TDD, 2 Antenna Ports, 30 bits) </td></tr>
<tr id="row_53_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1D__5MHz__4A__FDD.html" target="_self">DCI1D_5MHz_4A_FDD</a></td><td class="desc">DCI Format Type 1D (5 MHz, FDD, 4 Antenna Ports, 29 bits) </td></tr>
<tr id="row_54_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1D__5MHz__4A__TDD.html" target="_self">DCI1D_5MHz_4A_TDD</a></td><td class="desc">DCI Format Type 1D (5 MHz, TDD, 4 Antenna Ports, 33 bits) </td></tr>
<tr id="row_55_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI1E__5MHz__2A__M10PRB__TDD.html" target="_self">DCI1E_5MHz_2A_M10PRB_TDD</a></td><td class="desc">******************NEW DCI Format for MU-MIMO****************/////////// </td></tr>
<tr id="row_56_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__10MHz__2A__FDD.html" target="_self">DCI2_10MHz_2A_FDD</a></td><td class="desc">DCI Format Type 2 (10 MHz, FDD, 2 Antenna Ports, 43 bits) </td></tr>
<tr id="row_57_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__10MHz__2A__TDD.html" target="_self">DCI2_10MHz_2A_TDD</a></td><td class="desc">DCI Format Type 2 (10 MHz, TDD, 2 Antenna Ports, 46 bits) </td></tr>
<tr id="row_58_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__10MHz__4A__FDD.html" target="_self">DCI2_10MHz_4A_FDD</a></td><td class="desc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 46 bits) </td></tr>
<tr id="row_59_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__10MHz__4A__TDD.html" target="_self">DCI2_10MHz_4A_TDD</a></td><td class="desc">DCI Format Type 2 (10 MHz, TDD, 4 Antenna Ports, 49 bits) </td></tr>
<tr id="row_60_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__1__5MHz__2A__FDD.html" target="_self">DCI2_1_5MHz_2A_FDD</a></td><td class="desc">DCI Format Type 2 (1.5 MHz, FDD, 2 Antenna Ports, 31 bits) </td></tr>
<tr id="row_61_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__1__5MHz__2A__TDD.html" target="_self">DCI2_1_5MHz_2A_TDD</a></td><td class="desc">DCI Format Type 2 (1.5 MHz, TDD, 2 Antenna Ports, 34 bits) </td></tr>
<tr id="row_62_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__1__5MHz__4A__FDD.html" target="_self">DCI2_1_5MHz_4A_FDD</a></td><td class="desc">DCI Format Type 2 (1.5 MHz, FDD, 4 Antenna Ports, 34 bits) </td></tr>
<tr id="row_63_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__1__5MHz__4A__TDD.html" target="_self">DCI2_1_5MHz_4A_TDD</a></td><td class="desc">DCI Format Type 2 (1.5 MHz, TDD, 4 Antenna Ports, 37 bits) </td></tr>
<tr id="row_64_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__20MHz__2A__FDD.html" target="_self">DCI2_20MHz_2A_FDD</a></td><td class="desc">DCI Format Type 2 (20 MHz, FDD, 2 Antenna Ports, 51 bits) </td></tr>
<tr id="row_65_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__20MHz__2A__TDD.html" target="_self">DCI2_20MHz_2A_TDD</a></td><td class="desc">DCI Format Type 2 (20 MHz, TDD, 2 Antenna Ports, 54 bits) </td></tr>
<tr id="row_66_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__20MHz__4A__FDD.html" target="_self">DCI2_20MHz_4A_FDD</a></td><td class="desc">DCI Format Type 2 (20 MHz, FDD, 4 Antenna Ports, 54 bits) </td></tr>
<tr id="row_67_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__20MHz__4A__TDD.html" target="_self">DCI2_20MHz_4A_TDD</a></td><td class="desc">DCI Format Type 2 (20 MHz, TDD, 4 Antenna Ports, 57 bits) </td></tr>
<tr id="row_68_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__5MHz__2A__FDD.html" target="_self">DCI2_5MHz_2A_FDD</a></td><td class="desc">DCI Format Type 2 (5 MHz, FDD, 2 Antenna Ports, 39 bits) </td></tr>
<tr id="row_69_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__5MHz__2A__TDD.html" target="_self">DCI2_5MHz_2A_TDD</a></td><td class="desc">DCI Format Type 2 (5 MHz, TDD, 2 Antenna Ports, 42 bits) </td></tr>
<tr id="row_70_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__5MHz__4A__FDD.html" target="_self">DCI2_5MHz_4A_FDD</a></td><td class="desc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 42 bits) </td></tr>
<tr id="row_71_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2__5MHz__4A__TDD.html" target="_self">DCI2_5MHz_4A_TDD</a></td><td class="desc">DCI Format Type 2 (5 MHz, TDD, 4 Antenna Ports, 45 bits) </td></tr>
<tr id="row_72_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__10MHz__2A__FDD.html" target="_self">DCI2A_10MHz_2A_FDD</a></td><td class="desc">DCI Format Type 2A (10 MHz, FDD, 2 Antenna Ports, 36 bits) </td></tr>
<tr id="row_73_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__10MHz__2A__TDD.html" target="_self">DCI2A_10MHz_2A_TDD</a></td><td class="desc">DCI Format Type 2A (10 MHz, TDD, 2 Antenna Ports, 39 bits) </td></tr>
<tr id="row_74_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__10MHz__4A__FDD.html" target="_self">DCI2A_10MHz_4A_FDD</a></td><td class="desc">DCI Format Type 2A (10 MHz, FDD, 4 Antenna Ports, 38 bits) </td></tr>
<tr id="row_75_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__10MHz__4A__TDD.html" target="_self">DCI2A_10MHz_4A_TDD</a></td><td class="desc">DCI Format Type 2A (10 MHz, TDD, 4 Antenna Ports, 41 bits) </td></tr>
<tr id="row_76_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__1__5MHz__2A__FDD.html" target="_self">DCI2A_1_5MHz_2A_FDD</a></td><td class="desc">DCI Format Type 2A (1.5 MHz, FDD, 2 Antenna Ports, 29 bits) </td></tr>
<tr id="row_77_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__1__5MHz__2A__TDD.html" target="_self">DCI2A_1_5MHz_2A_TDD</a></td><td class="desc">DCI Format Type 2A (1.5 MHz, TDD, 2 Antenna Ports, 32 bits) </td></tr>
<tr id="row_78_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__1__5MHz__4A__FDD.html" target="_self">DCI2A_1_5MHz_4A_FDD</a></td><td class="desc">DCI Format Type 2A (1.5 MHz, FDD, 4 Antenna Ports, 31 bits) </td></tr>
<tr id="row_79_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__1__5MHz__4A__TDD.html" target="_self">DCI2A_1_5MHz_4A_TDD</a></td><td class="desc">DCI Format Type 2A (1.5 MHz, TDD, 4 Antenna Ports, 34 bits) </td></tr>
<tr id="row_80_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__20MHz__2A__FDD.html" target="_self">DCI2A_20MHz_2A_FDD</a></td><td class="desc">DCI Format Type 2A (20 MHz, FDD, 2 Antenna Ports, 48 bits) </td></tr>
<tr id="row_81_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__20MHz__2A__TDD.html" target="_self">DCI2A_20MHz_2A_TDD</a></td><td class="desc">DCI Format Type 2A (20 MHz, TDD, 2 Antenna Ports, 51 bits) </td></tr>
<tr id="row_82_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__20MHz__4A__FDD.html" target="_self">DCI2A_20MHz_4A_FDD</a></td><td class="desc">DCI Format Type 2A (20 MHz, FDD, 4 Antenna Ports, 50 bits) </td></tr>
<tr id="row_83_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__20MHz__4A__TDD.html" target="_self">DCI2A_20MHz_4A_TDD</a></td><td class="desc">DCI Format Type 2A (20 MHz, TDD, 4 Antenna Ports, 53 bits) </td></tr>
<tr id="row_84_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__5MHz__2A__FDD.html" target="_self">DCI2A_5MHz_2A_FDD</a></td><td class="desc">DCI Format Type 2A (5 MHz, FDD, 2 Antenna Ports, 36 bits) </td></tr>
<tr id="row_85_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__5MHz__2A__TDD.html" target="_self">DCI2A_5MHz_2A_TDD</a></td><td class="desc">DCI Format Type 2A (5 MHz, TDD, 2 Antenna Ports, 39 bits) </td></tr>
<tr id="row_86_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__5MHz__4A__FDD.html" target="_self">DCI2A_5MHz_4A_FDD</a></td><td class="desc">DCI Format Type 2A (5 MHz, FDD, 4 Antenna Ports, 38 bits) </td></tr>
<tr id="row_87_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2A__5MHz__4A__TDD.html" target="_self">DCI2A_5MHz_4A_TDD</a></td><td class="desc">DCI Format Type 2A (5 MHz, TDD, 4 Antenna Ports, 41 bits) </td></tr>
<tr id="row_88_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2B__10MHz__FDD.html" target="_self">DCI2B_10MHz_FDD</a></td><td class="desc">DCI Format Type 2B (10 MHz, FDD, 41 bits) </td></tr>
<tr id="row_89_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2B__10MHz__TDD.html" target="_self">DCI2B_10MHz_TDD</a></td><td class="desc">DCI Format Type 2B (10 MHz, TDD, 43 bits) </td></tr>
<tr id="row_90_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2B__1__5MHz__FDD.html" target="_self">DCI2B_1_5MHz_FDD</a></td><td class="desc">DCI Format Type 2B (1.5 MHz, FDD, 28 bits) </td></tr>
<tr id="row_91_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2B__1__5MHz__TDD.html" target="_self">DCI2B_1_5MHz_TDD</a></td><td class="desc">DCI Format Type 2B (1.5 MHz, TDD, 33 bits) </td></tr>
<tr id="row_92_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2B__20MHz__FDD.html" target="_self">DCI2B_20MHz_FDD</a></td><td class="desc">DCI Format Type 2B (20 MHz, FDD, 48 bits) </td></tr>
<tr id="row_93_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2B__20MHz__TDD.html" target="_self">DCI2B_20MHz_TDD</a></td><td class="desc">DCI Format Type 2B (20 MHz, TDD, 51 bits) </td></tr>
<tr id="row_94_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2B__5MHz__FDD.html" target="_self">DCI2B_5MHz_FDD</a></td><td class="desc">DCI Format Type 2B (5 MHz, FDD, 36 bits) </td></tr>
<tr id="row_95_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2B__5MHz__TDD.html" target="_self">DCI2B_5MHz_TDD</a></td><td class="desc">DCI Format Type 2B (5 MHz, TDD, 39 bits) </td></tr>
<tr id="row_96_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2C__10MHz__FDD.html" target="_self">DCI2C_10MHz_FDD</a></td><td class="desc">DCI Format Type 2C (10 MHz, FDD, 42 bits) </td></tr>
<tr id="row_97_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2C__10MHz__TDD.html" target="_self">DCI2C_10MHz_TDD</a></td><td class="desc">DCI Format Type 2C (10 MHz, TDD, 45 bits) </td></tr>
<tr id="row_98_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2C__1__5MHz__FDD.html" target="_self">DCI2C_1_5MHz_FDD</a></td><td class="desc">DCI Format Type 2C (1.5 MHz, FDD, 30 bits) </td></tr>
<tr id="row_99_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2C__1__5MHz__TDD.html" target="_self">DCI2C_1_5MHz_TDD</a></td><td class="desc">DCI Format Type 2C (1.5 MHz, TDD, 34 bits) </td></tr>
<tr id="row_100_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2C__20MHz__FDD.html" target="_self">DCI2C_20MHz_FDD</a></td><td class="desc">DCI Format Type 2C (20 MHz, FDD, 50 bits) </td></tr>
<tr id="row_101_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2C__20MHz__TDD.html" target="_self">DCI2C_20MHz_TDD</a></td><td class="desc">DCI Format Type 2C (20 MHz, TDD, 53 bits) </td></tr>
<tr id="row_102_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2C__5MHz__FDD.html" target="_self">DCI2C_5MHz_FDD</a></td><td class="desc">DCI Format Type 2C (5 MHz, FDD, 38 bits) </td></tr>
<tr id="row_103_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2C__5MHz__TDD.html" target="_self">DCI2C_5MHz_TDD</a></td><td class="desc">DCI Format Type 2C (5 MHz, TDD, 41 bits) </td></tr>
<tr id="row_104_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2D__10MHz__FDD.html" target="_self">DCI2D_10MHz_FDD</a></td><td class="desc">DCI Format Type 2D (10 MHz, FDD, 45 bits) </td></tr>
<tr id="row_105_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2D__10MHz__TDD.html" target="_self">DCI2D_10MHz_TDD</a></td><td class="desc">DCI Format Type 2D (10 MHz, TDD, 47 bits) </td></tr>
<tr id="row_106_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2D__1__5MHz__FDD.html" target="_self">DCI2D_1_5MHz_FDD</a></td><td class="desc">DCI Format Type 2D (1.5 MHz, FDD, 33 bits) </td></tr>
<tr id="row_107_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2D__1__5MHz__TDD.html" target="_self">DCI2D_1_5MHz_TDD</a></td><td class="desc">DCI Format Type 2D (1.5 MHz, TDD, 36 bits) </td></tr>
<tr id="row_108_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2D__20MHz__FDD.html" target="_self">DCI2D_20MHz_FDD</a></td><td class="desc">DCI Format Type 2D (20 MHz, FDD, 52 bits) </td></tr>
<tr id="row_109_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2D__20MHz__TDD.html" target="_self">DCI2D_20MHz_TDD</a></td><td class="desc">DCI Format Type 2D (20 MHz, TDD, 55 bits) </td></tr>
<tr id="row_110_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2D__5MHz__FDD.html" target="_self">DCI2D_5MHz_FDD</a></td><td class="desc">DCI Format Type 2D (5 MHz, FDD, 41 bits) </td></tr>
<tr id="row_111_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI2D__5MHz__TDD.html" target="_self">DCI2D_5MHz_TDD</a></td><td class="desc">DCI Format Type 2D (5 MHz, TDD, 43 bits) </td></tr>
<tr id="row_112_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI3__5MHz__FDD__t.html" target="_self">DCI3_5MHz_FDD_t</a></td><td class="desc"></td></tr>
<tr id="row_113_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI3__5MHz__TDD__0__t.html" target="_self">DCI3_5MHz_TDD_0_t</a></td><td class="desc"></td></tr>
<tr id="row_114_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI3__5MHz__TDD__1__6__t.html" target="_self">DCI3_5MHz_TDD_1_6_t</a></td><td class="desc"></td></tr>
<tr id="row_115_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI__ALLOC__t.html" target="_self">DCI_ALLOC_t</a></td><td class="desc"></td></tr>
<tr id="row_116_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDCI__PDU.html" target="_self">DCI_PDU</a></td><td class="desc">DCI PDU filled by MAC for the PHY </td></tr>
<tr id="row_117_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structdeltaFList__PUCCH__t.html" target="_self">deltaFList_PUCCH_t</a></td><td class="desc">DeltaFList-PUCCH from 36.331 RRC spec </td></tr>
<tr id="row_118_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structDLSCH__PDU.html" target="_self">DLSCH_PDU</a></td><td class="desc">Downlink SCH PDU Structure </td></tr>
<tr id="row_119_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__DLSCH__INFO.html" target="_self">eNB_DLSCH_INFO</a></td><td class="desc">Temp struct for DLSCH sched </td></tr>
<tr id="row_120_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__MAC__INST.html" target="_self">eNB_MAC_INST</a></td><td class="desc">Top level eNB MAC structure </td></tr>
<tr id="row_121_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__proc__t.html" target="_self">eNB_proc_t</a></td><td class="desc">Context data structure for eNB subframe processing </td></tr>
<tr id="row_122_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structEnb__properties__array__s.html" target="_self">Enb_properties_array_s</a></td><td class="desc"></td></tr>
<tr id="row_123_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structEnb__properties__s.html" target="_self">Enb_properties_s</a></td><td class="desc"></td></tr>
<tr id="row_124_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__RRC__INST__s.html" target="_self">eNB_RRC_INST_s</a></td><td class="desc"></td></tr>
<tr id="row_125_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__RRC__UE__s.html" target="_self">eNB_RRC_UE_s</a></td><td class="desc"></td></tr>
<tr id="row_126_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__STATS.html" target="_self">eNB_STATS</a></td><td class="desc">ENB overall statistics </td></tr>
<tr id="row_127_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__UE__estimated__distances.html" target="_self">eNB_UE_estimated_distances</a></td><td class="desc"></td></tr>
<tr id="row_128_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__UE__STATS.html" target="_self">eNB_UE_STATS</a></td><td class="desc">ENB statistics for the connected UEs </td></tr>
<tr id="row_129_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structeNB__ULSCH__INFO.html" target="_self">eNB_ULSCH_INFO</a></td><td class="desc">Temporary struct for ULSCH sched </td></tr>
<tr id="row_130_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structHANDOVER__INFO__s.html" target="_self">HANDOVER_INFO_s</a></td><td class="desc"></td></tr>
<tr id="row_131_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structHANDOVER__INFO__UE__s.html" target="_self">HANDOVER_INFO_UE_s</a></td><td class="desc"></td></tr>
<tr id="row_132_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structharq__status__t.html" target="_self">harq_status_t</a></td><td class="desc"></td></tr>
<tr id="row_133_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__DL__eNB__HARQ__t.html" target="_self">LTE_DL_eNB_HARQ_t</a></td><td class="desc"></td></tr>
<tr id="row_134_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__DL__FRAME__PARMS.html" target="_self">LTE_DL_FRAME_PARMS</a></td><td class="desc"></td></tr>
<tr id="row_135_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__DL__UE__HARQ__t.html" target="_self">LTE_DL_UE_HARQ_t</a></td><td class="desc"></td></tr>
<tr id="row_136_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__eNB__COMMON.html" target="_self">LTE_eNB_COMMON</a></td><td class="desc"></td></tr>
<tr id="row_137_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__eNB__DLSCH__t.html" target="_self">LTE_eNB_DLSCH_t</a></td><td class="desc"></td></tr>
<tr id="row_138_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__eNB__PBCH.html" target="_self">LTE_eNB_PBCH</a></td><td class="desc"></td></tr>
<tr id="row_139_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__eNB__PRACH.html" target="_self">LTE_eNB_PRACH</a></td><td class="desc"></td></tr>
<tr id="row_140_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__eNB__PUSCH.html" target="_self">LTE_eNB_PUSCH</a></td><td class="desc"></td></tr>
<tr id="row_141_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__eNB__SRS.html" target="_self">LTE_eNB_SRS</a></td><td class="desc"></td></tr>
<tr id="row_142_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__eNB__UE__stats.html" target="_self">LTE_eNB_UE_stats</a></td><td class="desc"></td></tr>
<tr id="row_143_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__eNB__ULSCH__t.html" target="_self">LTE_eNB_ULSCH_t</a></td><td class="desc"></td></tr>
<tr id="row_144_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UE__COMMON.html" target="_self">LTE_UE_COMMON</a></td><td class="desc"></td></tr>
<tr id="row_145_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UE__DLSCH__t.html" target="_self">LTE_UE_DLSCH_t</a></td><td class="desc"></td></tr>
<tr id="row_146_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UE__PBCH.html" target="_self">LTE_UE_PBCH</a></td><td class="desc"></td></tr>
<tr id="row_147_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UE__PDCCH.html" target="_self">LTE_UE_PDCCH</a></td><td class="desc"></td></tr>
<tr id="row_148_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UE__PDSCH.html" target="_self">LTE_UE_PDSCH</a></td><td class="desc"></td></tr>
<tr id="row_149_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UE__PDSCH__FLP.html" target="_self">LTE_UE_PDSCH_FLP</a></td><td class="desc"></td></tr>
<tr id="row_150_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UE__PRACH.html" target="_self">LTE_UE_PRACH</a></td><td class="desc"></td></tr>
<tr id="row_151_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UE__ULSCH__t.html" target="_self">LTE_UE_ULSCH_t</a></td><td class="desc"></td></tr>
<tr id="row_152_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UL__eNB__HARQ__t.html" target="_self">LTE_UL_eNB_HARQ_t</a></td><td class="desc"></td></tr>
<tr id="row_153_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structLTE__UL__UE__HARQ__t.html" target="_self">LTE_UL_UE_HARQ_t</a></td><td class="desc"></td></tr>
<tr id="row_154_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structmac__rlc__max__rx__header__size__t.html" target="_self">mac_rlc_max_rx_header_size_t</a></td><td class="desc">Usefull only for debug scenario where we connect 2 RLC protocol instances without the help of the MAC </td></tr>
<tr id="row_155_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structmac__rlc__status__resp__t.html" target="_self">mac_rlc_status_resp_t</a></td><td class="desc">Primitive exchanged between RLC and MAC informing about the buffer occupancy of the RLC protocol instance </td></tr>
<tr id="row_156_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structMAC__xface.html" target="_self">MAC_xface</a></td><td class="desc">MACPHY Interface </td></tr>
<tr id="row_157_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structMBSFN__config__t.html" target="_self">MBSFN_config_t</a></td><td class="desc">MBSFN-SubframeConfig Information Element from 36.331 RRC spec </td></tr>
<tr id="row_158_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structMCH__PDU.html" target="_self">MCH_PDU</a></td><td class="desc">MCH PDU Structure </td></tr>
<tr id="row_159_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structMEAS__REPORT__LIST__s.html" target="_self">MEAS_REPORT_LIST_s</a></td><td class="desc"></td></tr>
<tr id="row_160_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structmme__ip__address__s.html" target="_self">mme_ip_address_s</a></td><td class="desc"></td></tr>
<tr id="row_161_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structMU__MIMO__mode.html" target="_self">MU_MIMO_mode</a></td><td class="desc"></td></tr>
<tr id="row_162_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structnack__sn.html" target="_self">nack_sn</a></td><td class="desc"></td></tr>
<tr id="row_163_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structnack__sn__t.html" target="_self">nack_sn_t</a></td><td class="desc">Structure containing Status PDU information element </td></tr>
<tr id="row_164_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structneigh__cell__id__t.html" target="_self">neigh_cell_id_t</a></td><td class="desc">ID of the neighboring cells used for HO </td></tr>
<tr id="row_165_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structnode__desc__t.html" target="_self">node_desc_t</a></td><td class="desc"></td></tr>
<tr id="row_166_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structOAI__UECapability__s.html" target="_self">OAI_UECapability_s</a></td><td class="desc"></td></tr>
<tr id="row_167_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structopenair0__config__t.html" target="_self">openair0_config_t</a></td><td class="desc"></td></tr>
<tr id="row_168_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structopenair0__device__t.html" target="_self">openair0_device_t</a></td><td class="desc"></td></tr>
<tr id="row_169_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structopenair0__rf__map.html" target="_self">openair0_rf_map</a></td><td class="desc"></td></tr>
<tr id="row_170_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structOPENAIR__DAQ__VARS.html" target="_self">OPENAIR_DAQ_VARS</a></td><td class="desc"></td></tr>
<tr id="row_171_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__control__pdu__for__interspersed__rohc__feedback__packet__header.html" target="_self">pdcp_control_pdu_for_interspersed_rohc_feedback_packet_header</a></td><td class="desc"></td></tr>
<tr id="row_172_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__control__pdu__for__pdcp__status__report.html" target="_self">pdcp_control_pdu_for_pdcp_status_report</a></td><td class="desc"></td></tr>
<tr id="row_173_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__control__plane__data__pdu__header.html" target="_self">pdcp_control_plane_data_pdu_header</a></td><td class="desc"></td></tr>
<tr id="row_174_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__data__ind__header__s.html" target="_self">pdcp_data_ind_header_s</a></td><td class="desc"></td></tr>
<tr id="row_175_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__netlink__element__s.html" target="_self">pdcp_netlink_element_s</a></td><td class="desc"></td></tr>
<tr id="row_176_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__s.html" target="_self">pdcp_s</a></td><td class="desc"></td></tr>
<tr id="row_177_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__stats__s.html" target="_self">pdcp_stats_s</a></td><td class="desc"></td></tr>
<tr id="row_178_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__user__plane__data__pdu__header__with__long__sn.html" target="_self">pdcp_user_plane_data_pdu_header_with_long_sn</a></td><td class="desc"></td></tr>
<tr id="row_179_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdcp__user__plane__data__pdu__header__with__short__sn.html" target="_self">pdcp_user_plane_data_pdu_header_with_short_sn</a></td><td class="desc"></td></tr>
<tr id="row_180_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPDSCH__CONFIG__COMMON.html" target="_self">PDSCH_CONFIG_COMMON</a></td><td class="desc">PDSCH-ConfigCommon from 36.331 RRC spec </td></tr>
<tr id="row_181_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPDSCH__CONFIG__DEDICATED.html" target="_self">PDSCH_CONFIG_DEDICATED</a></td><td class="desc">PDSCH-ConfigDedicated from 36.331 RRC spec </td></tr>
<tr id="row_182_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdu__management__flags.html" target="_self">pdu_management_flags</a></td><td class="desc"></td></tr>
<tr id="row_183_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structpdu__management__flags__t.html" target="_self">pdu_management_flags_t</a></td><td class="desc">Structure containing PDU variables related to its retransmission </td></tr>
<tr id="row_184_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPHICH__CONFIG__COMMON.html" target="_self">PHICH_CONFIG_COMMON</a></td><td class="desc">PHICH-Config from 36.331 RRC spec </td></tr>
<tr id="row_185_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPHY__MEASUREMENTS.html" target="_self">PHY_MEASUREMENTS</a></td><td class="desc"></td></tr>
<tr id="row_186_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPHY__MEASUREMENTS__eNB.html" target="_self">PHY_MEASUREMENTS_eNB</a></td><td class="desc"></td></tr>
<tr id="row_187_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPHY__VARS__eNB__s.html" target="_self">PHY_VARS_eNB_s</a></td><td class="desc">Top-level PHY Data Structure for eNB </td></tr>
<tr id="row_188_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPHY__VARS__RN.html" target="_self">PHY_VARS_RN</a></td><td class="desc">Top-level PHY Data Structure for RN </td></tr>
<tr id="row_189_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPHY__VARS__UE.html" target="_self">PHY_VARS_UE</a></td><td class="desc">Top-level PHY Data Structure for UE </td></tr>
<tr id="row_190_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPOWER__HEADROOM__CMD.html" target="_self">POWER_HEADROOM_CMD</a></td><td class="desc">Mac control element: power headroom report </td></tr>
<tr id="row_191_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPRACH__CONFIG__COMMON.html" target="_self">PRACH_CONFIG_COMMON</a></td><td class="desc">PRACH-ConfigSIB or PRACH-Config from 36.331 RRC spec </td></tr>
<tr id="row_192_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPRACH__CONFIG__INFO.html" target="_self">PRACH_CONFIG_INFO</a></td><td class="desc">PRACH-ConfigInfo from 36.331 RRC spec </td></tr>
<tr id="row_193_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPRACH__RESOURCES__t.html" target="_self">PRACH_RESOURCES_t</a></td><td class="desc"></td></tr>
<tr id="row_194_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPUCCH__CONFIG__COMMON.html" target="_self">PUCCH_CONFIG_COMMON</a></td><td class="desc">PUCCH-ConfigCommon from 36.331 RRC spec </td></tr>
<tr id="row_195_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPUCCH__CONFIG__DEDICATED.html" target="_self">PUCCH_CONFIG_DEDICATED</a></td><td class="desc">PUCCH-ConfigDedicated from 36.331 RRC spec </td></tr>
<tr id="row_196_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPUSCH__CA__CONFIG__DEDICATED.html" target="_self">PUSCH_CA_CONFIG_DEDICATED</a></td><td class="desc">Lola CBA information </td></tr>
<tr id="row_197_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPUSCH__CONFIG__COMMON.html" target="_self">PUSCH_CONFIG_COMMON</a></td><td class="desc">PUSCH-ConfigCommon from 36.331 RRC spec </td></tr>
<tr id="row_198_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structPUSCH__CONFIG__DEDICATED.html" target="_self">PUSCH_CONFIG_DEDICATED</a></td><td class="desc">UE specific PUSCH configuration </td></tr>
<tr id="row_199_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structRA__HEADER__BI.html" target="_self">RA_HEADER_BI</a></td><td class="desc">MAC header of Random Access Response for backoff indicator (BI) </td></tr>
<tr id="row_200_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structRA__HEADER__RAPID.html" target="_self">RA_HEADER_RAPID</a></td><td class="desc">MAC header of Random Access Response for Random access preamble identifier (RAPID) </td></tr>
<tr id="row_201_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structRA__TEMPLATE.html" target="_self">RA_TEMPLATE</a></td><td class="desc">ENB template for the Random access information </td></tr>
<tr id="row_202_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structRB__INFO__s.html" target="_self">RB_INFO_s</a></td><td class="desc"></td></tr>
<tr id="row_203_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structRB__INFO__TABLE__ENTRY__s.html" target="_self">RB_INFO_TABLE_ENTRY_s</a></td><td class="desc"></td></tr>
<tr id="row_204_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrcc__eNB__carrier__data__t.html" target="_self">rcc_eNB_carrier_data_t</a></td><td class="desc"></td></tr>
<tr id="row_205_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__control__pdu__info.html" target="_self">rlc_am_control_pdu_info</a></td><td class="desc"></td></tr>
<tr id="row_206_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__control__pdu__info__t.html" target="_self">rlc_am_control_pdu_info_t</a></td><td class="desc">Structure containing Status PDU information element </td></tr>
<tr id="row_207_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__e__li.html" target="_self">rlc_am_e_li</a></td><td class="desc"></td></tr>
<tr id="row_208_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__e__li__t.html" target="_self">rlc_am_e_li_t</a></td><td class="desc">Structure helping coding and decoding LI and e bits in AMD PDUs and AMD PDU segments </td></tr>
<tr id="row_209_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__entity__s.html" target="_self">rlc_am_entity_s</a></td><td class="desc"></td></tr>
<tr id="row_210_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__entity__t.html" target="_self">rlc_am_entity_t</a></td><td class="desc">Structure containing a RLC AM instance protocol variables, statistic variables, allocation variables, buffers and other miscellaneous variables </td></tr>
<tr id="row_211_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__pdu__info.html" target="_self">rlc_am_pdu_info</a></td><td class="desc"></td></tr>
<tr id="row_212_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__pdu__info__t.html" target="_self">rlc_am_pdu_info_t</a></td><td class="desc">Structure for storing decoded informations from the header of a AMD PDU or AMD PDU segment </td></tr>
<tr id="row_213_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__pdu__sn__10.html" target="_self">rlc_am_pdu_sn_10</a></td><td class="desc"></td></tr>
<tr id="row_214_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__pdu__sn__10__t.html" target="_self">rlc_am_pdu_sn_10_t</a></td><td class="desc">Structure helping coding and decoding the first 2 bytes of a AMD PDU or AMD PDU segment </td></tr>
<tr id="row_215_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__rx__pdu__management.html" target="_self">rlc_am_rx_pdu_management</a></td><td class="desc"></td></tr>
<tr id="row_216_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__rx__pdu__management__t.html" target="_self">rlc_am_rx_pdu_management_t</a></td><td class="desc">Structure for storing decoded informations from the header of a AMD PDU or AMD PDU segment and information on reassembly </td></tr>
<tr id="row_217_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__timer.html" target="_self">rlc_am_timer</a></td><td class="desc"></td></tr>
<tr id="row_218_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__timer__t.html" target="_self">rlc_am_timer_t</a></td><td class="desc">Generic structure for implementing a timer </td></tr>
<tr id="row_219_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__tx__data__pdu__management.html" target="_self">rlc_am_tx_data_pdu_management</a></td><td class="desc"></td></tr>
<tr id="row_220_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__tx__data__pdu__management__t.html" target="_self">rlc_am_tx_data_pdu_management_t</a></td><td class="desc">Structure containing PDU variables related to its acknowlegment, non acknowlegment, resegmentation and retransmission </td></tr>
<tr id="row_221_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__tx__sdu__management.html" target="_self">rlc_am_tx_sdu_management</a></td><td class="desc"></td></tr>
<tr id="row_222_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__am__tx__sdu__management__t.html" target="_self">rlc_am_tx_sdu_management_t</a></td><td class="desc">Structure containing SDU variables related to its segmentation and transmission </td></tr>
<tr id="row_223_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__info__t.html" target="_self">rlc_info_t</a></td><td class="desc">Structure containing RLC protocol configuration parameters </td></tr>
<tr id="row_224_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__mbms__id__s.html" target="_self">rlc_mbms_id_s</a></td><td class="desc"></td></tr>
<tr id="row_225_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__mbms__s.html" target="_self">rlc_mbms_s</a></td><td class="desc"></td></tr>
<tr id="row_226_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__t.html" target="_self">rlc_t</a></td><td class="desc">Structure to be instanciated to allocate memory for RLC protocol instances </td></tr>
<tr id="row_227_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__um__entity__s.html" target="_self">rlc_um_entity_s</a></td><td class="desc">Structure containing a RLC UM instance protocol variables, statistic variables, allocation variables, buffers and other miscellaneous variables </td></tr>
<tr id="row_228_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__um__timer__s.html" target="_self">rlc_um_timer_s</a></td><td class="desc"></td></tr>
<tr id="row_229_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrlc__union__s.html" target="_self">rlc_union_s</a></td><td class="desc"></td></tr>
<tr id="row_230_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structRRC__BUFFER.html" target="_self">RRC_BUFFER</a></td><td class="desc"></td></tr>
<tr id="row_231_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrrc__eNB__ue__context__s.html" target="_self">rrc_eNB_ue_context_s</a></td><td class="desc"></td></tr>
<tr id="row_232_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structrx__gain__calib__table__t.html" target="_self">rx_gain_calib_table_t</a></td><td class="desc"></td></tr>
<tr id="row_233_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSBMAP__CONF.html" target="_self">SBMAP_CONF</a></td><td class="desc">Subband bitmap confguration (for ALU icic algo purpose), in test phase </td></tr>
<tr id="row_234_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structscenario__desc__t.html" target="_self">scenario_desc_t</a></td><td class="desc"></td></tr>
<tr id="row_235_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSCH__SUBHEADER__FIXED.html" target="_self">SCH_SUBHEADER_FIXED</a></td><td class="desc">MAC subheader short without length field </td></tr>
<tr id="row_236_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSCH__SUBHEADER__LONG.html" target="_self">SCH_SUBHEADER_LONG</a></td><td class="desc">MAC subheader long with 15bit Length field </td></tr>
<tr id="row_237_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSCH__SUBHEADER__SHORT.html" target="_self">SCH_SUBHEADER_SHORT</a></td><td class="desc">MAC subheader short with 7bit Length field </td></tr>
<tr id="row_238_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSCHEDULING__REQUEST__CONFIG.html" target="_self">SCHEDULING_REQUEST_CONFIG</a></td><td class="desc">SchedulingRequestConfig Information Element from 36.331 RRC spec </td></tr>
<tr id="row_239_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structsdu__management__flags.html" target="_self">sdu_management_flags</a></td><td class="desc"></td></tr>
<tr id="row_240_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structsdu__management__flags__t.html" target="_self">sdu_management_flags_t</a></td><td class="desc">Structure containing SDU bit-field flags (for memory optimization purpose) related to its segmentation and transmission </td></tr>
<tr id="row_241_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSOUNDINGRS__UL__CONFIG__COMMON.html" target="_self">SOUNDINGRS_UL_CONFIG_COMMON</a></td><td class="desc">SoundingRS-UL-ConfigCommon Information Element from 36.331 RRC spec </td></tr>
<tr id="row_242_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSOUNDINGRS__UL__CONFIG__DEDICATED.html" target="_self">SOUNDINGRS_UL_CONFIG_DEDICATED</a></td><td class="desc">SoundingRS-UL-ConfigDedicated Information Element from 36.331 RRC spec </td></tr>
<tr id="row_243_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSRB__INFO__s.html" target="_self">SRB_INFO_s</a></td><td class="desc"></td></tr>
<tr id="row_244_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structSRB__INFO__TABLE__ENTRY__s.html" target="_self">SRB_INFO_TABLE_ENTRY_s</a></td><td class="desc"></td></tr>
<tr id="row_245_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structTIMING__ADVANCE__CMD.html" target="_self">TIMING_ADVANCE_CMD</a></td><td class="desc">Mac control element: timing advance </td></tr>
<tr id="row_246_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="unionTPC__INDEX__t.html" target="_self">TPC_INDEX_t</a></td><td class="desc">Union for <a class="el" href="structTPC__PDCCH__CONFIG.html#ac9d7e4fefe7435dc1321e6a77e7bbb5d">TPC_PDCCH_CONFIG::tpc_Index</a> </td></tr>
<tr id="row_247_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structTPC__PDCCH__CONFIG.html" target="_self">TPC_PDCCH_CONFIG</a></td><td class="desc">TPC-PDCCH-Config Information Element from 36.331 RRC spec </td></tr>
<tr id="row_248_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structTX__RX__VARS.html" target="_self">TX_RX_VARS</a></td><td class="desc">Data structure for reception </td></tr>
<tr id="row_249_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structTX__VARS.html" target="_self">TX_VARS</a></td><td class="desc">Data structure for transmission </td></tr>
<tr id="row_250_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__list__t.html" target="_self">UE_list_t</a></td><td class="desc">UE list used by eNB to order UEs/CC for scheduling </td></tr>
<tr id="row_251_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__MAC__INST.html" target="_self">UE_MAC_INST</a></td><td class="desc">Top level UE MAC structure </td></tr>
<tr id="row_252_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__RRC__INFO__s.html" target="_self">UE_RRC_INFO_s</a></td><td class="desc"></td></tr>
<tr id="row_253_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__RRC__INST__s.html" target="_self">UE_RRC_INST_s</a></td><td class="desc"></td></tr>
<tr id="row_254_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__S__TMSI__s.html" target="_self">UE_S_TMSI_s</a></td><td class="desc"></td></tr>
<tr id="row_255_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__SCAN__INFO__s.html" target="_self">UE_SCAN_INFO_s</a></td><td class="desc"></td></tr>
<tr id="row_256_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__sched__ctrl.html" target="_self">UE_sched_ctrl</a></td><td class="desc">Scheduling control information set through an API (not used) </td></tr>
<tr id="row_257_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__SCHEDULING__INFO.html" target="_self">UE_SCHEDULING_INFO</a></td><td class="desc">UE scheduling info </td></tr>
<tr id="row_258_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUE__TEMPLATE.html" target="_self">UE_TEMPLATE</a></td><td class="desc">ENB template for UE context information </td></tr>
<tr id="row_259_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structuid__linear__allocator__s.html" target="_self">uid_linear_allocator_s</a></td><td class="desc"></td></tr>
<tr id="row_260_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUL__POWER__CONTROL__CONFIG__COMMON.html" target="_self">UL_POWER_CONTROL_CONFIG_COMMON</a></td><td class="desc">UplinkPowerControlCommon Information Element from 36.331 RRC spec </td></tr>
<tr id="row_261_"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUL__POWER__CONTROL__DEDICATED.html" target="_self">UL_POWER_CONTROL_DEDICATED</a></td><td class="desc">UplinkPowerControlDedicated Information Element from 36.331 RRC spec </td></tr>
<tr id="row_262_" class="even"><td class="entry"><img src="ftv2node.png" alt="o" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structUL__REFERENCE__SIGNALS__PUSCH__t.html" target="_self">UL_REFERENCE_SIGNALS_PUSCH_t</a></td><td class="desc">UL-ReferenceSignalsPUSCH from 36.331 RRC spec </td></tr>
<tr id="row_263_"><td class="entry"><img src="ftv2lastnode.png" alt="\" width="16" height="22" /><img src="ftv2cl.png" alt="C" width="24" height="22" /><a class="el" href="structULSCH__PDU.html" target="_self">ULSCH_PDU</a></td><td class="desc">Uplink SCH PDU Structure </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Jan 12 2016 11:17:02 for OpenAirInterface by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
