Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Wed Mar 01 01:16:11 2023
Host:    compute-srv5.atme.in (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (12cores*96cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz 30720KB) (792277964KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 1795 days old.
@genus:root: 1> source ../tcl/top.tcl
Sourcing '../tcl/top.tcl' (Wed Mar 01 01:18:52 IST 2023)...
#@ Begin verbose source tcl/top.tcl
@file(top.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1890.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2097.615
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1515.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1410.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1995.000
cpu MHz		: 1620.000
cpu MHz		: 1200.000
cpu MHz		: 1620.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1575.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1725.000
cpu MHz		: 1200.000
cpu MHz		: 1365.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1785.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1410.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1410.000
cpu MHz		: 1200.000
@file(top.tcl) 8: puts "Hostname : [info hostname]"
Hostname : compute-srv5.atme.in
@file(top.tcl) 15: set DESIGN booth32x32_top
@file(top.tcl) 16: set GEN_EFF medium
@file(top.tcl) 17: set MAP_OPT_EFF high
@file(top.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(top.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(top.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(top.tcl) 21: set _LOG_PATH logs_${DATE}
@file(top.tcl) 23: set_db / .init_lib_search_path {../lib} 
  Setting attribute of root '/': 'init_lib_search_path' = ../lib
@file(top.tcl) 25: set_db / .init_hdl_search_path {../rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
@file(top.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(top.tcl) 41: read_libs {fast.lib slow.lib}

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/../lib/fast.lib, Line 67517)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/../lib/slow.lib, Line 67517)

  Message Summary for Library both libraries:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 1148
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'fast_vdd1v0' and 'slow_vdd1v0'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ACHCONX2 and slow_vdd1v0/ACHCONX2).  Deleting (slow_vdd1v0/ACHCONX2).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX1 and slow_vdd1v0/ADDFHX1).  Deleting (slow_vdd1v0/ADDFHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX2 and slow_vdd1v0/ADDFHX2).  Deleting (slow_vdd1v0/ADDFHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX4 and slow_vdd1v0/ADDFHX4).  Deleting (slow_vdd1v0/ADDFHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHXL and slow_vdd1v0/ADDFHXL).  Deleting (slow_vdd1v0/ADDFHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX1 and slow_vdd1v0/ADDFX1).  Deleting (slow_vdd1v0/ADDFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX2 and slow_vdd1v0/ADDFX2).  Deleting (slow_vdd1v0/ADDFX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX4 and slow_vdd1v0/ADDFX4).  Deleting (slow_vdd1v0/ADDFX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFXL and slow_vdd1v0/ADDFXL).  Deleting (slow_vdd1v0/ADDFXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX1 and slow_vdd1v0/ADDHX1).  Deleting (slow_vdd1v0/ADDHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX2 and slow_vdd1v0/ADDHX2).  Deleting (slow_vdd1v0/ADDHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX4 and slow_vdd1v0/ADDHX4).  Deleting (slow_vdd1v0/ADDHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHXL and slow_vdd1v0/ADDHXL).  Deleting (slow_vdd1v0/ADDHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X1 and slow_vdd1v0/AND2X1).  Deleting (slow_vdd1v0/AND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X2 and slow_vdd1v0/AND2X2).  Deleting (slow_vdd1v0/AND2X2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X4 and slow_vdd1v0/AND2X4).  Deleting (slow_vdd1v0/AND2X4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X6 and slow_vdd1v0/AND2X6).  Deleting (slow_vdd1v0/AND2X6).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X8 and slow_vdd1v0/AND2X8).  Deleting (slow_vdd1v0/AND2X8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2XL and slow_vdd1v0/AND2XL).  Deleting (slow_vdd1v0/AND2XL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND3X1 and slow_vdd1v0/AND3X1).  Deleting (slow_vdd1v0/AND3X1).
@file(top.tcl) 51: set_db / .lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(top.tcl) 58: read_hdl {topMod.v  cla.v  multi_f.v  test03.v}
            Reading Verilog file '../rtl/topMod.v'
            Reading Verilog file '../rtl/cla.v'
            Reading Verilog file '../rtl/multi_f.v'
            Reading Verilog file '../rtl/test03.v'
@file(top.tcl) 59: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'booth32x32_top' from file '../rtl/topMod.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'booth_radix4_multiplier' from file '../rtl/multi_f.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'partial' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 30.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Info    : Removed unused code identified during constant propagation. [CDFG-772]
        : Remove Dead Branch of conditional statement with Port '2' in Module 'booth_radix4_multiplier' in file '../rtl/multi_f.v' on line 35.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'pp_tree16x64' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor42_vec' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor32_vec' from file '../rtl/test03.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'cla_64bit' from file '../rtl/cla.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'booth32x32_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            24            166                                      elaborate
@file(top.tcl) 60: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(top.tcl) 61: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:16:21 (Mar01) |  129.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:36) |  00:00:15(00:02:36) | 100.0(100.0) |    1:18:57 (Mar01) |  244.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 65: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'booth32x32_top'

No empty modules in design 'booth32x32_top'

  Done Checking the design.
@file(top.tcl) 71: read_sdc counter.sdc
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'design' named 'booth_multiplier_top' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '2' of the SDC file 'counter.sdc': current_design  booth_multiplier_top .
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '5' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file 'counter.sdc': create_clock -name clk -period 1.3 -waveform {0 0.65} [get_ports clk ].
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VCLK'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '8' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The 'set_clock_uncertainty' command on line '8' of the SDC file 'counter.sdc' requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '8' of the SDC file 'counter.sdc': set_clock_uncertainty -setup  0.47 [get_ports clk ].
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_129_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_130_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_131_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_132_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_133_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_134_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_135_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_136_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_137_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_138_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_139_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_140_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_141_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_142_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_143_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_144_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_145_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_146_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_147_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_148_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_149_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_150_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_151_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_152_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_153_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_154_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_155_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_156_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_157_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_158_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_159_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_160_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_161_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_162_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_163_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_164_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_165_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_166_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_167_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_168_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_169_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_170_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_171_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_172_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_173_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_174_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_175_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_176_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_177_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_178_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_179_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_180_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_181_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_182_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_183_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_184_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_185_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_186_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_187_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_188_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_189_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_190_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:booth32x32_top/counter.sdc_line_13_191_1'.
            Reading file '/home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work/counter.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      1 (runtime  0.00)
 "current_design"           - successful      1 , failed      1 (runtime  0.00)
 "get_ports"                - successful      0 , failed      2 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 5
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
@file(top.tcl) 72: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(top.tcl) 77: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Mar01-01:18:52
@file(top.tcl) 82: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Mar01-01:18:52
@file(top.tcl) 87: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Mar01-01:18:52
@file(top.tcl) 91: check_timing_intent
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 01 2023  01:18:57 am
  Module:                 booth32x32_top
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:booth32x32_top/A[0]
port:booth32x32_top/A[10]
port:booth32x32_top/A[11]
  ... 62 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:booth32x32_top/PROD_LSB[0]
port:booth32x32_top/PROD_LSB[10]
port:booth32x32_top/PROD_LSB[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       65
 Outputs without external load                                   64
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        129

@file(top.tcl) 101: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(top.tcl) 110: define_cost_group -name I2O -design $DESIGN
@file(top.tcl) 111: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(top.tcl) 112: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
@file(top.tcl) 129: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(top.tcl) 130: syn_generic
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'booth32x32_top' to generic gates using 'medium' effort.
  Setting attribute of design 'booth32x32_top': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'booth32x32_top'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'booth32x32_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing sub_unsigned_188...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in booth_radix4_multiplier':
	  (minus_40_46_I5, minus_39_46_I5)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in booth_radix4_multiplier':
	  (minus_40_46_I6, minus_39_46_I6)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in booth_radix4_multiplier':
	  (minus_40_46_I7, minus_39_46_I7)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in booth_radix4_multiplier':
	  (minus_40_46_I8, minus_39_46_I8)

Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I5_Y_minus_39_46_I5' in design 'CDN_DP_region_c1' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I6_Y_minus_39_46_I6' in design 'CDN_DP_region_c1' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I7_Y_minus_39_46_I7' in design 'CDN_DP_region_c1' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I8_Y_minus_39_46_I8' in design 'CDN_DP_region_c1' 2 times.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I2, minus_39_46_I2)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I3, minus_39_46_I3)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I4, minus_39_46_I4)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I5, minus_39_46_I5)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I6, minus_39_46_I6)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I7, minus_39_46_I7)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I8, minus_39_46_I8)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I9, minus_39_46_I9)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I10, minus_39_46_I10)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I11, minus_39_46_I11)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I12, minus_39_46_I12)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I13, minus_39_46_I13)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I14, minus_39_46_I14)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I15, minus_39_46_I15)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I16, minus_39_46_I16)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in booth_radix4_multiplier':
	  (minus_40_46_I17, minus_39_46_I17)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I5, minus_39_46_I5)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I6, minus_39_46_I6)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I7, minus_39_46_I7)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I8, minus_39_46_I8)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I9, minus_39_46_I9)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I10, minus_39_46_I10)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I11, minus_39_46_I11)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I12, minus_39_46_I12)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I13, minus_39_46_I13)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I14, minus_39_46_I14)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I15, minus_39_46_I15)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in booth_radix4_multiplier':
	  (minus_40_46_I16, minus_39_46_I16)

Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I5_Y_minus_39_46_I5' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I6_Y_minus_39_46_I6' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I7_Y_minus_39_46_I7' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I8_Y_minus_39_46_I8' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I9_Y_minus_39_46_I9' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I10_Y_minus_39_46_I10' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I11_Y_minus_39_46_I11' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I12_Y_minus_39_46_I12' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I13_Y_minus_39_46_I13' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I14_Y_minus_39_46_I14' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I15_Y_minus_39_46_I15' in design 'CDN_DP_region_c3' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I16_Y_minus_39_46_I16' in design 'CDN_DP_region_c3' 2 times.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I5, minus_39_46_I5)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I6, minus_39_46_I6)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I7, minus_39_46_I7)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I8, minus_39_46_I8)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I9, minus_39_46_I9)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I10, minus_39_46_I10)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I11, minus_39_46_I11)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I12, minus_39_46_I12)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I13, minus_39_46_I13)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I14, minus_39_46_I14)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I15, minus_39_46_I15)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in booth_radix4_multiplier':
	  (minus_40_46_I16, minus_39_46_I16)

Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I5_Y_minus_39_46_I5' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I6_Y_minus_39_46_I6' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I7_Y_minus_39_46_I7' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I8_Y_minus_39_46_I8' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I9_Y_minus_39_46_I9' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I10_Y_minus_39_46_I10' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I11_Y_minus_39_46_I11' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I12_Y_minus_39_46_I12' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I13_Y_minus_39_46_I13' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I14_Y_minus_39_46_I14' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I15_Y_minus_39_46_I15' in design 'CDN_DP_region_c4' 2 times.
Info    : Replicated instance. [RTLOPT-10]
        : Replicated instance 'minus_40_46_I16_Y_minus_39_46_I16' in design 'CDN_DP_region_c4' 2 times.
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'fast' configuration 1 for module 'CDN_DP_region'.
          Optimizations applied to 'fast' configuration:
            rewriting(0), factoring(0), sharing(4), cmultcse(0), downsizing(0), speculation(4)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'booth32x32_top'.
      Removing temporary intermediate hierarchies under booth32x32_top
              Optimizing muxes in design 'booth_radix4_multiplier'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'booth_enc/minus_39_46_I17'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'booth32x32_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree' in module 'booth32x32_top' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_39_46_I12' in module 'booth_radix4_multiplier' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_39_46_I16' in module 'booth_radix4_multiplier' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_40_46_I8_Y_minus_39_46_I8_spec1' in module 'booth_radix4_multiplier' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_40_46_I9' in module 'booth_radix4_multiplier' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_40_46_I12' in module 'booth_radix4_multiplier' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_40_46_I16' in module 'booth_radix4_multiplier' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'minus_40_46_I17' in module 'booth_radix4_multiplier' would be automatically ungrouped.
          There are 7 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_0' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_2' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_3' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S1_FINAL' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S2_L' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S2_R' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tree_S3_FINAL' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc' in module 'booth32x32_top' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) booth32x32_top...
          Done structuring (delay-based) booth32x32_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
          Structuring (delay-based) sub_unsigned_1140...
          Done structuring (delay-based) sub_unsigned_1140
        Mapping component sub_unsigned_1140...
          Structuring (delay-based) sub_unsigned_1106...
          Done structuring (delay-based) sub_unsigned_1106
        Mapping component sub_unsigned_1106...
          Structuring (delay-based) sub_unsigned_1142...
          Done structuring (delay-based) sub_unsigned_1142
        Mapping component sub_unsigned_1142...
          Structuring (delay-based) sub_unsigned_188_1239...
          Done structuring (delay-based) sub_unsigned_188_1239
        Mapping component sub_unsigned_188_1239...
          Structuring (delay-based) sub_unsigned_1108...
          Done structuring (delay-based) sub_unsigned_1108
        Mapping component sub_unsigned_1108...
          Structuring (delay-based) sub_unsigned_188_1240...
          Done structuring (delay-based) sub_unsigned_188_1240
        Mapping component sub_unsigned_188_1240...
          Structuring (delay-based) sub_unsigned_1144...
          Done structuring (delay-based) sub_unsigned_1144
        Mapping component sub_unsigned_1144...
          Structuring (delay-based) sub_unsigned_188_1241...
          Done structuring (delay-based) sub_unsigned_188_1241
        Mapping component sub_unsigned_188_1241...
          Structuring (delay-based) sub_unsigned_1148...
          Done structuring (delay-based) sub_unsigned_1148
        Mapping component sub_unsigned_1148...
          Structuring (delay-based) sub_unsigned_1110...
          Done structuring (delay-based) sub_unsigned_1110
        Mapping component sub_unsigned_1110...
          Structuring (delay-based) sub_unsigned_1162...
          Done structuring (delay-based) sub_unsigned_1162
        Mapping component sub_unsigned_1162...
          Structuring (delay-based) sub_unsigned_188_1242...
          Done structuring (delay-based) sub_unsigned_188_1242
        Mapping component sub_unsigned_188_1242...
          Structuring (delay-based) sub_unsigned_1114...
          Done structuring (delay-based) sub_unsigned_1114
        Mapping component sub_unsigned_1114...
          Structuring (delay-based) sub_unsigned_1166...
          Done structuring (delay-based) sub_unsigned_1166
        Mapping component sub_unsigned_1166...
          Structuring (delay-based) sub_unsigned_1128...
          Done structuring (delay-based) sub_unsigned_1128
        Mapping component sub_unsigned_1128...
          Structuring (delay-based) sub_unsigned_1150...
          Done structuring (delay-based) sub_unsigned_1150
        Mapping component sub_unsigned_1150...
          Structuring (delay-based) sub_unsigned_1164...
          Done structuring (delay-based) sub_unsigned_1164
        Mapping component sub_unsigned_1164...
          Structuring (delay-based) sub_unsigned_1168...
          Done structuring (delay-based) sub_unsigned_1168
        Mapping component sub_unsigned_1168...
          Structuring (delay-based) sub_unsigned_188_1243...
          Done structuring (delay-based) sub_unsigned_188_1243
        Mapping component sub_unsigned_188_1243...
          Structuring (delay-based) sub_unsigned_1130...
          Done structuring (delay-based) sub_unsigned_1130
        Mapping component sub_unsigned_1130...
          Structuring (delay-based) sub_unsigned_1132...
          Done structuring (delay-based) sub_unsigned_1132
        Mapping component sub_unsigned_1132...
          Structuring (delay-based) sub_unsigned_1116...
          Done structuring (delay-based) sub_unsigned_1116
        Mapping component sub_unsigned_1116...
          Structuring (delay-based) sub_unsigned_188_1244...
          Done structuring (delay-based) sub_unsigned_188_1244
        Mapping component sub_unsigned_188_1244...
          Structuring (delay-based) sub_unsigned_1152...
          Done structuring (delay-based) sub_unsigned_1152
        Mapping component sub_unsigned_1152...
          Structuring (delay-based) sub_unsigned_188...
          Done structuring (delay-based) sub_unsigned_188
        Mapping component sub_unsigned_188...
          Structuring (delay-based) sub_signed_1134...
          Done structuring (delay-based) sub_signed_1134
        Mapping component sub_signed_1134...
          Structuring (delay-based) mux_ctl_0x...
            Starting partial collapsing (xors only) mux_ctl_0x
            Finished partial collapsing.
            Starting xor partial collapsing mux_ctl_0x
            Finished xor partial collapsing.
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
          Structuring (delay-based) cla_64bit...
            Starting partial collapsing (xors only) cla_64bit
            Finished partial collapsing.
            Starting partial collapsing  cla_64bit
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cla_64bit
        Mapping component cla_64bit...
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:  -413 ps
Target path end-point (Port: booth32x32_top/PROD_MSB[30])

           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock VCLK)                <<<  launch                               0 R 
(counter.sdc_line_11_31_1)       ext delay                                
A[0]                        (u)  in port               149 14.3           
mux_ctl_0xi/A[0] 
  g19828/in_0                                                             
  g19828/z                  (u)  unmapped_or2            3  3.3           
  g19830/in_0                                                             
  g19830/z                  (u)  unmapped_or2            3  3.3           
  g19890/in_0                                                             
  g19890/z                  (u)  unmapped_or2            3  3.3           
  g19892/in_0                                                             
  g19892/z                  (u)  unmapped_or2            3  3.3           
  g19832/in_0                                                             
  g19832/z                  (u)  unmapped_or2            3  3.3           
  g19834/in_0                                                             
  g19834/z                  (u)  unmapped_or2            3  3.3           
  g17502/in_0                                                             
  g17502/z                  (u)  unmapped_or2            3  3.3           
  g19851/in_1                                                             
  g19851/z                  (u)  unmapped_or2            3  3.3           
  g19853/in_0                                                             
  g19853/z                  (u)  unmapped_or2            3  3.3           
  g19697/in_0                                                             
  g19697/z                  (u)  unmapped_or2            4  4.4           
  g19699/in_0                                                             
  g19699/z                  (u)  unmapped_or2            3  3.3           
  g19875/in_0                                                             
  g19875/z                  (u)  unmapped_or2            3  3.3           
  g19877/in_0                                                             
  g19877/z                  (u)  unmapped_or2            3  3.3           
  g17595/in_0                                                             
  g17595/z                  (u)  unmapped_or2            3  3.3           
  g19894/in_1                                                             
  g19894/z                  (u)  unmapped_or2            3  3.3           
  g47169/in_0                                                             
  g47169/z                  (u)  unmapped_or2            3  3.3           
  g19902/in_0                                                             
  g19902/z                  (u)  unmapped_or2            3  3.3           
  g46933/in_0                                                             
  g46933/z                  (u)  unmapped_or2            3  3.3           
  g19777/in_0                                                             
  g19777/z                  (u)  unmapped_or2            3  3.3           
  g19779/in_0                                                             
  g19779/z                  (u)  unmapped_or2            3  3.3           
  g19843/in_0                                                             
  g19843/z                  (u)  unmapped_or2            3  3.3           
  g46151/in_0                                                             
  g46151/z                  (u)  unmapped_or2            3  3.3           
  g46015/in_0                                                             
  g46015/z                  (u)  unmapped_or2            3  3.3           
  g19841/in_0                                                             
  g19841/z                  (u)  unmapped_or2            3  3.3           
  g19726/in_0                                                             
  g19726/z                  (u)  unmapped_or2            2  2.2           
  g45635/in_0                                                             
  g45635/z                  (u)  unmapped_complex2       7  7.0           
  g45507/in_0                                                             
  g45507/z                  (u)  unmapped_or2            1  1.0           
  g45348/in_0                                                             
  g45348/z                  (u)  unmapped_nand2          2  2.2           
  g45183/in_0                                                             
  g45183/z                  (u)  unmapped_complex2      10 11.0           
  g45012/in_0                                                             
  g45012/z                  (u)  unmapped_complex2       1  1.1           
  g45013/in_1                                                             
  g45013/z                  (u)  unmapped_nand2          6  6.0           
  g44871/in_1                                                             
  g44871/z                  (u)  unmapped_complex2       1  1.1           
  g44872/in_1                                                             
  g44872/z                  (u)  unmapped_nand2         10 10.0           
  g44535/in_1                                                             
  g44535/z                  (u)  unmapped_complex2       1  1.1           
  g44536/in_1                                                             
  g44536/z                  (u)  unmapped_nand2          6  6.0           
  g44468/in_1                                                             
  g44468/z                  (u)  unmapped_complex2       1  1.1           
  g44469/in_1                                                             
  g44469/z                  (u)  unmapped_nand2          3  3.0           
  g32673/in_0                                                             
  g32673/z                  (u)  unmapped_or2            8  8.0           
  g44049/in_1                                                             
  g44049/z                  (u)  unmapped_nand2          4  4.4           
  g43960/in_0                                                             
  g43960/z                  (u)  unmapped_or2            1  1.1           
  g43961/in_1                                                             
  g43961/z                  (u)  unmapped_nand2          6  6.0           
  g43902/in_0                                                             
  g43902/z                  (u)  unmapped_complex2       1  1.0           
  g43903/in_1                                                             
  g43903/z                  (u)  unmapped_nand2          4  4.4           
  g43856/in_0                                                             
  g43856/z                  (u)  unmapped_complex2       1  1.1           
  g43857/in_1                                                             
  g43857/z                  (u)  unmapped_nand2          2  2.0           
  g43756/in_0                                                             
  g43756/z                  (u)  unmapped_complex2       1  1.0           
  g43757/in_1                                                             
  g43757/z                  (u)  unmapped_nand2          5  5.5           
  g43684/in_1                                                             
  g43684/z                  (u)  unmapped_nand2          1  1.0           
  g43649/in_0                                                             
  g43649/z                  (u)  unmapped_nand2          3  3.3           
  g43600/in_1                                                             
  g43600/z                  (u)  unmapped_complex2       1  1.0           
  g43601/in_1                                                             
  g43601/z                  (u)  unmapped_nand2          2  2.2           
  g43559/in_0                                                             
  g43559/z                  (u)  unmapped_complex2       1  1.1           
  g43560/in_1                                                             
  g43560/z                  (u)  unmapped_nand2          3  3.0           
mux_ctl_0xi/cla_A[50] 
cla/A[59] 
  g5866/in_0                                                              
  g5866/z                   (u)  unmapped_complex2       1  1.0           
  g5867/in_1                                                              
  g5867/z                   (u)  unmapped_nand2          5  5.5           
  g5691/in_1                                                              
  g5691/z                   (u)  unmapped_nand2          1  1.0           
  g5972/in_0                                                              
  g5972/z                   (u)  unmapped_complex2       1  1.0           
  g5529/in_0                                                              
  g5529/z                   (u)  unmapped_or2            1  1.0           
  g5367/in_1                                                              
  g5367/z                   (u)  unmapped_complex2       1  1.0           
  g6056/in_0                                                              
  g6056/z                   (u)  unmapped_complex2       3  3.3           
  g5302/in_1                                                              
  g5302/z                   (u)  unmapped_nand2          1  1.0           
  g5281/in_1                                                              
  g5281/z                   (u)  unmapped_nand2          1  1.1           
  g6077/in_0                                                              
  g6077/z                   (u)  unmapped_complex2       2  2.2           
  g5262/in_1                                                              
  g5262/z                   (u)  unmapped_complex2       1  1.0           
  g5263/in_1                                                              
  g5263/z                   (u)  unmapped_nand2          1  0.0           
cla/Sum[62] 
PROD_MSB[30]                <<<  interconnect                             
                                 out port                                 
(counter.sdc_line_14_192_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                     capture                           1300 R 
--------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[0]
End-point    : PROD_MSB[30]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -413ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cla' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I2' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I3' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I4' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I9' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I10' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I11' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I13' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I14' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_39_46_I15' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I2' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I3' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I4' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I5_Y_minus_39_46_I5_spec0' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I5_Y_minus_39_46_I5_spec1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I6_Y_minus_39_46_I6_spec0' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I6_Y_minus_39_46_I6_spec1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I7_Y_minus_39_46_I7_spec0' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I7_Y_minus_39_46_I7_spec1' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I8_Y_minus_39_46_I8_spec0' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I10' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I11' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I13' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I14' in module 'booth32x32_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'booth_enc_minus_40_46_I15' in module 'booth32x32_top' would be automatically ungrouped.
          There are 27 hierarchical instances automatically ungrouped.
PBS_Generic_Opt-Post - Elapsed_Time 165, CPU_Time 153.429967
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) | 100.0(100.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) | 100.0(100.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     21076     69938       244
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     13675     36502       308
##>G:Misc                             165
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      166
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'booth32x32_top' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           172            169                                      syn_generic
@file(top.tcl) 131: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(top.tcl) 132: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:16:21 (Mar01) |  129.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:36) |  00:00:15(00:02:36) |   8.8( 48.0) |    1:18:57 (Mar01) |  244.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:59(00:05:25) |  00:02:35(00:02:49) |  91.2( 52.0) |    1:21:46 (Mar01) |  308.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 133: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(top.tcl) 134: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -675
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                      -675
  CG  (ps):                  no_value
TNS (ps):                      22,188
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                    22,188
  CG  (ps):                  no_value
Failing Paths:                     52
Cell Area:                     36,503
Total Cell Area:               36,503
Leaf Instances:                13,675
Total Instances:               13,675
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:03:08
Real Runtime (h:m:s):        00:05:25
CPU  Elapsed (h:m:s):        00:03:17
Real Elapsed (h:m:s):        00:05:28
Memory (MB):                   787.64
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:05:26
Total Memory (MB):     787.64
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:booth32x32_top has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Mar01-01:18:52/generic_booth32x32_top.db' for 'booth32x32_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:07).
@file(top.tcl) 135: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -675
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                      -675
  CG  (ps):                  no_value
TNS (ps):                      22,188
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                    22,188
  CG  (ps):                  no_value
Failing Paths:                     52
Cell Area:                     36,503
Total Cell Area:               36,503
Leaf Instances:                13,675
Total Instances:               13,675
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:03:08
Real Runtime (h:m:s):        00:05:25
CPU  Elapsed (h:m:s):        00:03:17
Real Elapsed (h:m:s):        00:05:28
Memory (MB):                   787.64
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:05:32
Total Memory (MB):     787.64
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 146: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(top.tcl) 147: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'booth32x32_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) |  98.7( 94.8) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:05:32) |  00:00:02(00:00:09) |   1.3(  5.2) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) |  98.1( 94.8) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:05:32) |  00:00:02(00:00:09) |   1.3(  5.2) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:01(00:05:32) |  00:00:01(00:00:00) |   0.6(  0.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'booth32x32_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) booth32x32_top...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) booth32x32_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:  -136 ps
Target path end-point (Port: booth32x32_top/PROD_MSB[30])

                Pin                            Type          Fanout Load Arrival   
                                                                    (fF)   (ps)    
-----------------------------------------------------------------------------------
(clock VCLK)                         <<<  launch                               0 R 
(counter.sdc_line_11_25_1)                ext delay                                
A[6]                                 (u)  in port                37 37.0           
booth_enc_minus_39_46_I2_g83304/in_1                                               
booth_enc_minus_39_46_I2_g83304/z    (u)  unmapped_or2            4  4.0           
g111308/in_1                                                                       
g111308/z                            (u)  unmapped_or2            1  1.0           
g111015/in_1                                                                       
g111015/z                            (u)  unmapped_or2            1  1.0           
g110115/in_0                                                                       
g110115/z                            (u)  unmapped_or2            6  6.0           
booth_enc_minus_40_46_I2_g83472/in_1                                               
booth_enc_minus_40_46_I2_g83472/z    (u)  unmapped_or2           10 10.0           
g72971/in_0                                                                        
g72971/z                             (u)  unmapped_or2            2  2.0           
g108934/in_0                                                                       
g108934/z                            (u)  unmapped_complex2       1  1.0           
g108935/in_1                                                                       
g108935/z                            (u)  unmapped_nand2         31 34.1           
g108296/in_1                                                                       
g108296/z                            (u)  unmapped_complex2       1  1.0           
g107867/in_0                                                                       
g107867/z                            (u)  unmapped_complex2       1  1.1           
g107195/in_0                                                                       
g107195/z                            (u)  unmapped_complex2       4  4.4           
g106158/in_0                                                                       
g106158/z                            (u)  unmapped_complex2       1  1.1           
g106159/in_1                                                                       
g106159/z                            (u)  unmapped_nand2          2  2.0           
g105775/in_1                                                                       
g105775/z                            (u)  unmapped_complex2       1  1.1           
g105776/in_1                                                                       
g105776/z                            (u)  unmapped_nand2          4  4.0           
g87361/in_0                                                                        
g87361/z                             (u)  unmapped_or2            1  1.0           
g105043/in_0                                                                       
g105043/z                            (u)  unmapped_nand2          1  1.1           
g104802/in_0                                                                       
g104802/z                            (u)  unmapped_nand2          3  3.0           
g104401/in_1                                                                       
g104401/z                            (u)  unmapped_or2            1  1.0           
g104402/in_1                                                                       
g104402/z                            (u)  unmapped_nand2          2  2.2           
g104172/in_0                                                                       
g104172/z                            (u)  unmapped_complex2       1  1.1           
g104173/in_1                                                                       
g104173/z                            (u)  unmapped_nand2          6  6.0           
g87367/in_0                                                                        
g87367/z                             (u)  unmapped_or2            1  1.0           
g103098/in_0                                                                       
g103098/z                            (u)  unmapped_nand2          1  1.1           
g102915/in_0                                                                       
g102915/z                            (u)  unmapped_nand2          4  4.0           
g102640/in_1                                                                       
g102640/z                            (u)  unmapped_complex2       1  1.1           
g102641/in_1                                                                       
g102641/z                            (u)  unmapped_nand2          2  2.0           
g102434/in_0                                                                       
g102434/z                            (u)  unmapped_complex2       1  1.0           
g102435/in_1                                                                       
g102435/z                            (u)  unmapped_nand2          4  4.4           
g102180/in_0                                                                       
g102180/z                            (u)  unmapped_complex2       1  1.1           
g102181/in_1                                                                       
g102181/z                            (u)  unmapped_nand2          4  4.0           
g102121/in_1                                                                       
g102121/z                            (u)  unmapped_complex2       1  1.1           
g102122/in_1                                                                       
g102122/z                            (u)  unmapped_nand2          2  2.0           
g87251/in_0                                                                        
g87251/z                             (u)  unmapped_or2            1  1.0           
g101710/in_0                                                                       
g101710/z                            (u)  unmapped_nand2          1  1.1           
g101554/in_0                                                                       
g101554/z                            (u)  unmapped_nand2          3  3.0           
g101462/in_0                                                                       
g101462/z                            (u)  unmapped_complex2       1  1.0           
g101463/in_1                                                                       
g101463/z                            (u)  unmapped_nand2          4  4.4           
cla_g83773/in_1                                                                    
cla_g83773/z                         (u)  unmapped_nand2          2  2.0           
g101299/in_0                                                                       
g101299/z                            (u)  unmapped_or2            2  2.0           
g68908/in_1                                                                        
g68908/z                             (u)  unmapped_complex2       3  3.0           
g101248/in_0                                                                       
g101248/z                            (u)  unmapped_or2            1  1.0           
g101227/in_0                                                                       
g101227/z                            (u)  unmapped_complex2       1  1.1           
g101213/in_0                                                                       
g101213/z                            (u)  unmapped_complex2       1  1.1           
g101194/in_0                                                                       
g101194/z                            (u)  unmapped_complex2       1  1.1           
g101180/in_0                                                                       
g101180/z                            (u)  unmapped_complex2       5  5.5           
g101158/in_0                                                                       
g101158/z                            (u)  unmapped_complex2       1  1.0           
g101151/in_1                                                                       
g101151/z                            (u)  unmapped_complex2       4  4.4           
g101127/in_1                                                                       
g101127/z                            (u)  unmapped_nand2          1  1.0           
g101121/in_0                                                                       
g101121/z                            (u)  unmapped_nand2          3  3.3           
g101108/in_1                                                                       
g101108/z                            (u)  unmapped_nand2          1  1.0           
g101098/in_0                                                                       
g101098/z                            (u)  unmapped_nand2          4  4.4           
g101072/in_0                                                                       
g101072/z                            (u)  unmapped_complex2       1  1.0           
g101061/in_1                                                                       
g101061/z                            (u)  unmapped_complex2       1  1.1           
g101046/in_1                                                                       
g101046/z                            (u)  unmapped_complex2       3  3.3           
g101030/in_1                                                                       
g101030/z                            (u)  unmapped_nand2          3  3.0           
g101012/in_0                                                                       
g101012/z                            (u)  unmapped_nand2          2  2.2           
g101000/in_1                                                                       
g101000/z                            (u)  unmapped_complex2       1  1.0           
g101001/in_1                                                                       
g101001/z                            (u)  unmapped_nand2          1  0.0           
PROD_MSB[30]                         <<<  interconnect                             
                                          out port                                 
(counter.sdc_line_14_192_1)               ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                              capture                           1300 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[6]
End-point    : PROD_MSB[30]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -136ps.
 
          Restructuring (delay-based) booth32x32_top...
          Done restructuring (delay-based) booth32x32_top
        Optimizing component booth32x32_top...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                      Type       Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock VCLK)                     launch                                     0 R 
(counter.sdc_line_11_31_1)       ext delay                       +533     533 F 
A[0]                             in port           14  8.9    0    +0     533 F 
g154727/A                                                          +0     533   
g154727/Y                        NOR2X6             4  5.3   17   +17     550 R 
g154320/A                                                          +0     550   
g154320/Y                        NAND2X4            5  3.9   22   +21     571 F 
g154108/B                                                          +0     571   
g154108/Y                        NOR2X4             6  2.9   18   +17     588 R 
g154010/A                                                          +0     588   
g154010/Y                        CLKINVX1           1  0.8    9   +12     600 F 
g153746/C                                                          +0     600   
g153746/Y                        NOR3X2             2  1.1   24   +18     618 R 
g153629/B                                                          +0     618   
g153629/Y                        CLKAND2X3          4  7.7   22   +33     650 R 
g153100/B                                                          +0     650   
g153100/Y                        NOR2X6            15  6.9   15   +14     665 F 
g152578/A1                                                         +0     665   
g152578/Y                        AOI21X2            4  1.5   20   +20     684 R 
g152412/A                                                          +0     684   
g152412/Y                        INVXL              1  0.3    7   +12     696 F 
g151774/A                                                          +0     696   
g151774/Y                        MXI2XL             1  0.6   27   +22     718 R 
g151405/B                                                          +0     718   
g151405/Y                        XNOR2X1            6  3.4   27   +39     757 R 
g150438/C                                                          +0     757   
g150438/Y                        XNOR3X1            4  1.1   15   +42     799 F 
g150382/A                                                          +0     799   
g150382/Y                        CLKINVX1           1  1.0   10   +12     811 R 
g149861/B                                                          +0     811   
g149861/Y                        XOR3XL             2  0.6   11   +46     856 R 
g149814/A                                                          +0     856   
g149814/Y                        INVXL              2  0.4    7    +9     866 F 
g149629/B                                                          +0     866   
g149629/Y                        OR2XL              1  1.3   17   +28     894 F 
g149586/B                                                          +0     894   
g149586/Y                        CLKAND2X6         20  8.8   17   +30     923 F 
g149373/B                                                          +0     923   
g149373/Y                        NOR2XL             1  0.5   18   +18     941 R 
g149267/AN                                                         +0     941   
g149267/Y                        NAND2BX4           9  5.2   17   +30     970 R 
g149104/A                                                          +0     970   
g149104/Y                        CLKINVX4          16  6.8   17   +15     986 F 
g148832/A1N                                                        +0     986   
g148832/Y                        AOI2BB2X1          2  0.7   29   +33    1018 F 
g148374/A                                                          +0    1018   
g148374/Y                        XOR2XL             2  0.9   14   +44    1062 R 
g148136/S0                                                         +0    1062   
g148136/Y                        MXI2XL             1  0.8   30   +26    1088 R 
g147999/S0                                                         +0    1088   
g147999/Y                        MXI2X1             2  0.9   26   +27    1115 R 
g147843/B                                                          +0    1115   
g147843/Y                        XNOR2X1            4  1.3   13   +36    1151 F 
g147725/A                                                          +0    1151   
g147725/Y                        NOR3X1             2  0.6   25   +27    1178 R 
g147681/B                                                          +0    1178   
g147681/Y                        NAND2XL            1  0.3   14   +18    1196 F 
g147676/AN                                                         +0    1196   
g147676/Y                        NOR2BX1            4  1.1   14   +22    1218 F 
g147649/A1                                                         +0    1218   
g147649/Y                        OAI21XL            2  0.6   26   +22    1240 R 
g147646/A                                                          +0    1240   
g147646/Y                        INVXL              1  0.2    7   +13    1253 F 
g147639/B                                                          +0    1253   
g147639/Y                        NOR2XL             1  0.3   14   +12    1265 R 
g147636/A                                                          +0    1265   
g147636/Y                        NOR2XL             2  0.6   12   +14    1279 F 
g147627/A1                                                         +0    1279   
g147627/Y                        OAI21X1            1  0.5   18   +18    1297 R 
g147624/B                                                          +0    1297   
g147624/Y                        NAND2X1            1  0.9   19   +19    1316 F 
g147535/B                                                          +0    1316   
g147535/Y                        NAND3X2            3  1.4   15   +14    1330 R 
g147511/A1N                                                        +0    1330   
g147511/Y                        OAI2BB1X1          2  0.6   12   +28    1358 R 
g147508/A                                                          +0    1358   
g147508/Y                        INVXL              1  0.5    8   +10    1368 F 
g147504/S0                                                         +0    1368   
g147504/Y                        MXI2XL             1  0.0   13   +17    1384 F 
PROD_MSB[30]                <<<  interconnect                13    +0    1384 F 
                                 out port                          +0    1384 F 
(counter.sdc_line_14_192_1)      ext delay                       +133    1518 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                     capture                                 1300 R 
--------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -218ps (TIMING VIOLATION)
Start-point  : A[0]
End-point    : PROD_MSB[30]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                12231     -217 
            Worst cost_group: I2O, WNS: -217.6
            Path: A[0] --> PROD_MSB[30]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2O              -136     -218      -6%     1300 

 
Global incremental target info
==============================
Cost Group 'I2O' target slack:  -218 ps
Target path end-point (Port: booth32x32_top/PROD_MSB[30])

           Pin                      Type       Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock VCLK)                <<<  launch                          0 R 
(counter.sdc_line_11_31_1)       ext delay                           
A[0]                             in port           14  8.9           
g154727/A                                                            
g154727/Y                        NOR2X6             4  5.3           
g154320/A                                                            
g154320/Y                        NAND2X4            5  3.9           
g154108/B                                                            
g154108/Y                        NOR2X4             6  2.9           
g154010/A                                                            
g154010/Y                        CLKINVX1           1  0.8           
g153746/C                                                            
g153746/Y                        NOR3X2             2  1.1           
g153629/B                                                            
g153629/Y                        CLKAND2X3          4  7.7           
g153100/B                                                            
g153100/Y                        NOR2X6            15  6.9           
g152578/A1                                                           
g152578/Y                        AOI21X2            4  1.5           
g152412/A                                                            
g152412/Y                        INVXL              1  0.3           
g151774/A                                                            
g151774/Y                        MXI2XL             1  0.6           
g151405/B                                                            
g151405/Y                        XNOR2X1            6  3.4           
g150438/C                                                            
g150438/Y                        XNOR3X1            4  1.1           
g150382/A                                                            
g150382/Y                        CLKINVX1           1  1.0           
g149861/B                                                            
g149861/Y                        XOR3XL             2  0.6           
g149814/A                                                            
g149814/Y                        INVXL              2  0.4           
g149629/B                                                            
g149629/Y                        OR2XL              1  1.3           
g149586/B                                                            
g149586/Y                        CLKAND2X6         20  8.8           
g149373/B                                                            
g149373/Y                        NOR2XL             1  0.5           
g149267/AN                                                           
g149267/Y                        NAND2BX4           9  5.2           
g149104/A                                                            
g149104/Y                        CLKINVX4          16  6.8           
g148832/A1N                                                          
g148832/Y                        AOI2BB2X1          2  0.7           
g148374/A                                                            
g148374/Y                        XOR2XL             2  0.9           
g148136/S0                                                           
g148136/Y                        MXI2XL             1  0.8           
g147999/S0                                                           
g147999/Y                        MXI2X1             2  0.9           
g147843/B                                                            
g147843/Y                        XNOR2X1            4  1.3           
g147725/A                                                            
g147725/Y                        NOR3X1             2  0.6           
g147681/B                                                            
g147681/Y                        NAND2XL            1  0.3           
g147676/AN                                                           
g147676/Y                        NOR2BX1            4  1.1           
g147649/A1                                                           
g147649/Y                        OAI21XL            2  0.6           
g147646/A                                                            
g147646/Y                        INVXL              1  0.2           
g147639/B                                                            
g147639/Y                        NOR2XL             1  0.3           
g147636/A                                                            
g147636/Y                        NOR2XL             2  0.6           
g147627/A1                                                           
g147627/Y                        OAI21X1            1  0.5           
g147624/B                                                            
g147624/Y                        NAND2X1            1  0.9           
g147535/B                                                            
g147535/Y                        NAND3X2            3  1.4           
g147511/A1N                                                          
g147511/Y                        OAI2BB1X1          2  0.6           
g147508/A                                                            
g147508/Y                        INVXL              1  0.5           
g147504/S0                                                           
g147504/Y                        MXI2XL             1  0.0           
PROD_MSB[30]                <<<  interconnect                        
                                 out port                            
(counter.sdc_line_14_192_1)      ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                     capture                      1300 R 
---------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : A[0]
End-point    : PROD_MSB[30]

The global mapper estimates a slack for this path of -220ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                      Type       Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock VCLK)                     launch                                     0 R 
(counter.sdc_line_11_17_1)       ext delay                       +533     533 F 
A[14]                            in port           18  7.4    0    +0     533 F 
g154705/A                                                          +0     533   
g154705/Y                        NOR2X2             1  1.0   12   +13     546 R 
g154605/A                                                          +0     546   
g154605/Y                        NAND2X2            3  1.6   18   +18     564 F 
g154393/B                                                          +0     564   
g154393/Y                        NOR2X2             2  1.9   20   +18     582 R 
g154012/A                                                          +0     582   
g154012/Y                        NAND2X2            1  0.8   14   +17     600 F 
g153876/B                                                          +0     600   
g153876/Y                        NOR2X2             7  3.1   27   +22     621 R 
g153486/D                                                          +0     621   
g153486/Y                        NAND4X1            1  0.5   37   +32     653 F 
g153104/B                                                          +0     653   
g153104/Y                        CLKXOR2X2         17  5.8   29   +51     704 F 
g153007/A                                                          +0     704   
g153007/Y                        CLKINVX4          16  5.6   16   +15     719 R 
g152300/A1                                                         +0     719   
g152300/Y                        AOI21X1            2  0.6   22   +21     740 F 
g152171/A                                                          +0     740   
g152171/Y                        INVX1              1  0.8   10   +13     753 R 
g151293/B                                                          +0     753   
g151293/S                        ADDHX1             4  0.9   10   +38     791 F 
g151288/A                                                          +0     791   
g151288/Y                        INVXL              2  0.6   10   +10     802 R 
g151287/A                                                          +0     802   
g151287/Y                        INVXL              1  0.3    6    +8     810 F 
g151032/B                                                          +0     810   
g151032/Y                        MXI2XL             1  0.6   27   +22     832 R 
g150584/B                                                          +0     832   
g150584/Y                        XOR2XL             3  1.2   16   +39     871 F 
g150532/A                                                          +0     871   
g150532/Y                        INVX1              3  0.9   10   +12     883 R 
g150210/A                                                          +0     883   
g150210/Y                        NAND2XL            2  0.6   21   +18     901 F 
g150079/AN                                                         +0     901   
g150079/Y                        NOR2BXL            1  0.4   10   +18     919 F 
g149511/B                                                          +0     919   
g149511/Y                        NOR2BX1            1  0.5   13   +13     932 R 
g149161/B0                                                         +0     932   
g149161/Y                        AOI21X1            2  0.6   20   +11     942 F 
g149116/A                                                          +0     942   
g149116/Y                        INVX1              2  1.5   15   +15     958 R 
g148766/B                                                          +0     958   
g148766/Y                        XNOR3XL            3  0.8   11   +49    1006 F 
g148632/A                                                          +0    1006   
g148632/Y                        INVX1              3  1.2   11   +11    1018 R 
g148422/A                                                          +0    1018   
g148422/Y                        NOR2XL             2  0.5   11   +12    1030 F 
g148401/A                                                          +0    1030   
g148401/Y                        INVXL              1  0.3    6    +9    1039 R 
g148322/B                                                          +0    1039   
g148322/Y                        NAND2BXL           1  0.4   15   +13    1052 F 
g148255/B                                                          +0    1052   
g148255/Y                        NOR2BX1            1  0.5   14   +14    1066 R 
g147981/A1                                                         +0    1066   
g147981/Y                        OAI21X1            3  0.8   22   +19    1085 F 
g147926/A                                                          +0    1085   
g147926/Y                        NOR2XL             1  0.3   14   +18    1104 R 
g147897/AN                                                         +0    1104   
g147897/Y                        NAND2BX1           3  1.1   13   +21    1124 R 
g147768/A                                                          +0    1124   
g147768/Y                        NAND3X1            1  0.4   22   +24    1149 F 
g147717/B                                                          +0    1149   
g147717/Y                        NOR2X1             3  1.1   22   +21    1170 R 
g147675/C                                                          +0    1170   
g147675/Y                        NAND3XL            2  0.5   29   +26    1196 F 
g147655/B                                                          +0    1196   
g147655/Y                        NOR2XL             1  0.3   15   +19    1215 R 
g147613/A                                                          +0    1215   
g147613/Y                        NAND2XL            1  0.4   15   +17    1232 F 
g147604/C                                                          +0    1232   
g147604/Y                        NAND3X1            2  0.8   14   +13    1245 R 
g147601/A                                                          +0    1245   
g147601/Y                        INVX1              2  0.6    7   +10    1255 F 
g147595/B                                                          +0    1255   
g147595/Y                        NOR2X1             1  1.0   21   +16    1271 R 
g147585/B                                                          +0    1271   
g147585/Y                        NOR2X2             4  1.5   11   +13    1284 F 
g147579/B                                                          +0    1284   
g147579/Y                        NOR2XL             1  0.3   14   +13    1297 R 
g147556/A1N                                                        +0    1297   
g147556/Y                        OAI2BB1X1          2  0.9   12   +28    1325 R 
g147548/B                                                          +0    1325   
g147548/Y                        NAND2XL            1  0.4   15   +15    1340 F 
g147532/B                                                          +0    1340   
g147532/Y                        NAND2X1            3  1.2   16   +13    1353 R 
g147518/A1                                                         +0    1353   
g147518/Y                        AOI21XL            1  0.5   22   +22    1375 F 
g147514/S0                                                         +0    1375   
g147514/Y                        MXI2XL             1  0.0   14   +18    1393 F 
PROD_MSB[22]                <<<  interconnect                14    +0    1393 F 
                                 out port                          +0    1393 F 
(counter.sdc_line_14_200_1)      ext delay                       +133    1527 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                     capture                                 1300 R 
--------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -227ps (TIMING VIOLATION)
Start-point  : A[14]
End-point    : PROD_MSB[22]

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               11490     -226 
            Worst cost_group: I2O, WNS: -226.6
            Path: A[14] --> PROD_MSB[22]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2O              -218     -227      -1%     1300 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

PBS_Techmap-Global Mapping - Elapsed_Time 114, CPU_Time 104.08768
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) |  58.9( 57.3) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:05:32) |  00:00:02(00:00:09) |   0.8(  3.1) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:01(00:05:32) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:07:26) |  00:01:44(00:01:54) |  40.0( 39.6) |    1:23:47 (Mar01) |  320.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booth32x32_top/fv_map.fv.json' for netlist 'fv/booth32x32_top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/booth32x32_top/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) |  58.7( 57.3) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:05:32) |  00:00:02(00:00:09) |   0.8(  3.1) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:01(00:05:32) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:07:26) |  00:01:44(00:01:54) |  39.8( 39.6) |    1:23:47 (Mar01) |  320.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:26) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:23:47 (Mar01) |  320.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) |  58.7( 57.1) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:05:32) |  00:00:02(00:00:09) |   0.8(  3.1) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:01(00:05:32) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:07:26) |  00:01:44(00:01:54) |  39.8( 39.4) |    1:23:47 (Mar01) |  320.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:26) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:23:47 (Mar01) |  320.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:27) |  00:00:00(00:00:01) |   0.0(  0.3) |    1:23:48 (Mar01) |  270.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:booth32x32_top ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:booth32x32_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:booth32x32_top'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) |  58.4( 56.9) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:05:32) |  00:00:02(00:00:09) |   0.8(  3.1) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:01(00:05:32) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:07:26) |  00:01:44(00:01:54) |  39.6( 39.3) |    1:23:47 (Mar01) |  320.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:26) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:23:47 (Mar01) |  320.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:27) |  00:00:00(00:00:01) |   0.0(  0.3) |    1:23:48 (Mar01) |  270.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:07:28) |  00:00:01(00:00:01) |   0.4(  0.3) |    1:23:49 (Mar01) |  270.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 11490     -226     -6359         0        0        0
            Worst cost_group: I2O, WNS: -226.6
            Path: A[14] --> PROD_MSB[22]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                11490     -226     -6359         0        0        0
            Worst cost_group: I2O, WNS: -226.6
            Path: A[14] --> PROD_MSB[22]
 incr_delay                11798     -195     -5795         0        0        0
            Worst cost_group: I2O, WNS: -195.7
            Path: A[18] --> PROD_MSB[31]
 incr_delay                11946     -187     -5511         0        0        0
            Worst cost_group: I2O, WNS: -187.0
            Path: A[2] --> PROD_MSB[31]
 incr_delay                11953     -186     -5465         0        0        0
            Worst cost_group: I2O, WNS: -186.1
            Path: A[18] --> PROD_MSB[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       783  (      215 /      234 )  2.80
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       163  (        0 /        0 )  0.00
       plc_lo_st       163  (        0 /        0 )  0.00
        plc_star       163  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       453  (       66 /       69 )  1.33
       plc_lo_st       166  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                  11953     -186     -5465         0        0        0
            Worst cost_group: I2O, WNS: -186.1
            Path: A[18] --> PROD_MSB[31]
 incr_tns                  11950     -184     -5342         0        0        0
            Worst cost_group: I2O, WNS: -184.1
            Path: A[6] --> PROD_MSB[22]
 incr_tns                  11950     -184     -5342         0        0        0
            Worst cost_group: I2O, WNS: -184.1
            Path: A[6] --> PROD_MSB[22]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       517  (       15 /       45 )  0.91
       plc_lo_st       502  (        0 /        0 )  0.00
            fopt       502  (        0 /        0 )  0.02
       crit_dnsz       512  (       43 /      104 )  0.86
             dup       459  (        1 /        1 )  0.09
        setup_dn       458  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 6.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) |  57.1( 55.6) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:05:32) |  00:00:02(00:00:09) |   0.7(  3.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:01(00:05:32) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:07:26) |  00:01:44(00:01:54) |  38.8( 38.4) |    1:23:47 (Mar01) |  320.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:26) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:23:47 (Mar01) |  320.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:27) |  00:00:00(00:00:01) |   0.0(  0.3) |    1:23:48 (Mar01) |  270.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:07:28) |  00:00:01(00:00:01) |   0.4(  0.3) |    1:23:49 (Mar01) |  270.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:53(00:07:35) |  00:00:06(00:00:07) |   2.2(  2.4) |    1:23:56 (Mar01) |  273.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:02:38) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:18:59 (Mar01) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:02:33(00:02:45) |  57.1( 55.6) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:05:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:21:44 (Mar01) |  308.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:00(00:05:32) |  00:00:02(00:00:09) |   0.7(  3.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:01(00:05:32) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:21:53 (Mar01) |  275.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:07:26) |  00:01:44(00:01:54) |  38.8( 38.4) |    1:23:47 (Mar01) |  320.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:26) |  00:00:01(00:00:00) |   0.4(  0.0) |    1:23:47 (Mar01) |  320.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:07:27) |  00:00:00(00:00:01) |   0.0(  0.3) |    1:23:48 (Mar01) |  270.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:07:28) |  00:00:01(00:00:01) |   0.4(  0.3) |    1:23:49 (Mar01) |  270.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:53(00:07:35) |  00:00:06(00:00:07) |   2.2(  2.4) |    1:23:56 (Mar01) |  273.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:53(00:07:35) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:23:56 (Mar01) |  273.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     13675     36502       275
##>M:Pre Cleanup                        0         -         -     13675     36502       275
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -      7298     11489       320
##>M:Const Prop                         0      -226      6359      7298     11489       320
##>M:Cleanup                            7      -184      5342      7659     11950       273
##>M:MBCI                               0         -         -      7659     11950       273
##>M:Misc                             116
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      123
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'booth32x32_top'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           153            131                                      syn_map
@file(top.tcl) 148: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(top.tcl) 149: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:16:21 (Mar01) |  129.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:36) |  00:00:15(00:02:36) |   5.3( 34.2) |    1:18:57 (Mar01) |  244.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:59(00:05:25) |  00:02:35(00:02:49) |  54.4( 37.1) |    1:21:46 (Mar01) |  308.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:54(00:07:36) |  00:01:55(00:02:11) |  40.3( 28.7) |    1:23:57 (Mar01) |  273.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 150: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -675            -184
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                      -675            -184
  CG  (ps):                  no_value        no_value
TNS (ps):                      22,188           5,342
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                    22,188           5,342
  CG  (ps):                  no_value        no_value
Failing Paths:                     52              44
Cell Area:                     36,503          11,950
Total Cell Area:               36,503          11,950
Leaf Instances:                13,675           7,659
Total Instances:               13,675           7,659
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:03:08        00:02:33
Real Runtime (h:m:s):        00:05:25        00:02:11
CPU  Elapsed (h:m:s):        00:03:17        00:05:50
Real Elapsed (h:m:s):        00:05:28        00:07:39
Memory (MB):                   787.64          787.35
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:37
Total Memory (MB):     787.35
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Finished exporting design database to file 'reports_Mar01-01:18:52/map_booth32x32_top.db' for 'booth32x32_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:04).
@file(top.tcl) 151: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -675            -184
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                      -675            -184
  CG  (ps):                  no_value        no_value
TNS (ps):                      22,188           5,342
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                    22,188           5,342
  CG  (ps):                  no_value        no_value
Failing Paths:                     52              44
Cell Area:                     36,503          11,950
Total Cell Area:               36,503          11,950
Leaf Instances:                13,675           7,659
Total Instances:               13,675           7,659
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:03:08        00:02:33
Real Runtime (h:m:s):        00:05:25        00:02:11
CPU  Elapsed (h:m:s):        00:03:17        00:05:50
Real Elapsed (h:m:s):        00:05:28        00:07:39
Memory (MB):                   787.64          787.35
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:07:40
Total Memory (MB):     787.35
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 152: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(top.tcl) 155: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
@file(top.tcl) 160: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Mar01-01:18:52/rtl2intermediate.lec.do'.
@file(top.tcl) 172: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(top.tcl) 173: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'booth32x32_top' using 'high' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:booth32x32_top
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:booth32x32_top'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                 11950     -184     -5342         0        0        0
            Worst cost_group: I2O, WNS: -184.1
            Path: A[6] --> PROD_MSB[22]
 const_prop                11950     -184     -5342         0        0        0
            Worst cost_group: I2O, WNS: -184.1
            Path: A[6] --> PROD_MSB[22]
 simp_cc_inputs            11886     -183     -5335         0        0        0
            Worst cost_group: I2O, WNS: -183.8
            Path: A[18] --> PROD_MSB[22]
 hi_fo_buf                 11886     -183     -5335         0        0        0
            Worst cost_group: I2O, WNS: -183.8
            Path: A[18] --> PROD_MSB[22]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                11886     -183     -5335         0        0        0
            Worst cost_group: I2O, WNS: -183.8
            Path: A[18] --> PROD_MSB[22]
 incr_delay                12213     -169     -4952         0        0        0
            Worst cost_group: I2O, WNS: -169.9
            Path: A[20] --> PROD_MSB[23]
 incr_delay                12410     -163     -4830         0        0        0
            Worst cost_group: I2O, WNS: -163.9
            Path: A[18] --> PROD_MSB[31]
 incr_delay                12454     -161     -4753         0        0        0
            Worst cost_group: I2O, WNS: -161.6
            Path: A[18] --> PROD_MSB[31]
 incr_delay                12500     -159     -4722         0        0        0
            Worst cost_group: I2O, WNS: -159.8
            Path: A[18] --> PROD_MSB[31]
 incr_delay                12553     -159     -4707         0        0        0
            Worst cost_group: I2O, WNS: -159.3
            Path: A[6] --> PROD_MSB[24]
 incr_delay                12578     -158     -4687         0        0        0
            Worst cost_group: I2O, WNS: -158.6
            Path: A[6] --> PROD_MSB[31]
 incr_delay                12624     -157     -4694         0        0        0
            Worst cost_group: I2O, WNS: -157.8
            Path: A[18] --> PROD_MSB[31]
 incr_delay                12667     -157     -4675         0        0        0
            Worst cost_group: I2O, WNS: -157.0
            Path: A[2] --> PROD_MSB[31]
 incr_delay                12694     -156     -4663         0        0        0
            Worst cost_group: I2O, WNS: -156.4
            Path: A[0] --> PROD_MSB[31]
 incr_delay                12704     -155     -4633         0        0        0
            Worst cost_group: I2O, WNS: -155.9
            Path: A[0] --> PROD_MSB[24]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz      1486  (      345 /      449 )  7.35
       crit_upsz       838  (       56 /       67 )  1.50
       crit_slew       607  (       20 /       55 )  1.17
        setup_dn       514  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       514  (        0 /        0 )  0.00
       plc_lo_st       514  (        0 /        0 )  0.00
        plc_star       514  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       514  (        0 /        0 )  0.00
            fopt       514  (        0 /        0 )  0.02
       crit_swap       514  (        0 /        0 )  0.37
       mux2_swap       554  (        2 /        2 )  0.28
       crit_dnsz       983  (       16 /       18 )  1.29
       load_swap       550  (        0 /        0 )  0.45
            fopt      1084  (       81 /      104 )  1.89
        setup_dn       486  (        0 /        0 )  0.00
       load_isol       826  (       38 /       41 )  3.72
       load_isol       497  (        1 /        1 )  0.09
        move_for       646  (        6 /        6 )  0.40
        move_for       588  (        1 /        1 )  0.04
          rem_bi       573  (        0 /        0 )  0.00
         offload       573  (        0 /        0 )  0.00
          rem_bi       727  (        5 /       14 )  0.26
         offload       605  (        1 /        2 )  0.07
           phase       598  (        0 /        0 )  0.00
        in_phase       598  (        0 /        0 )  0.00
       merge_bit       638  (        2 /        2 )  0.04
     merge_idrvr       596  (        0 /        0 )  0.00
     merge_iload       596  (        0 /        0 )  0.00
    merge_idload       602  (        2 /        5 )  0.18
      merge_drvr       597  (        0 /        1 )  0.04
      merge_load       597  (        0 /        1 )  0.04
          decomp      1031  (       34 /       39 )  3.93
        p_decomp       604  (        0 /        0 )  0.59
        levelize       597  (        1 /        7 )  0.10
        mb_split       578  (        0 /        0 )  0.00
             dup      1061  (       38 /       41 )  1.56
      mux_retime       593  (        0 /       32 )  0.22
         buf2inv       593  (        0 /        0 )  0.00
             exp        89  (        9 /       64 )  1.21
       gate_deco       320  (        2 /        2 )  6.93
       gcomp_tim      1400  (       41 /       48 )  6.61
  inv_pair_2_buf       837  (        0 /        0 )  0.01

 incr_delay                12900     -154     -4544         0        0        0
            Worst cost_group: I2O, WNS: -154.0
            Path: A[3] --> PROD_MSB[23]
 incr_delay                12916     -153     -4522         0        0        0
            Worst cost_group: I2O, WNS: -153.3
            Path: A[4] --> PROD_MSB[24]
 incr_delay                13183     -129     -4023         0        0        0
            Worst cost_group: I2O, WNS: -129.6
            Path: A[4] --> PROD_MSB[17]
 incr_delay                13297     -121     -3833         0        0        0
            Worst cost_group: I2O, WNS: -121.2
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13344     -119     -3745         0        0        0
            Worst cost_group: I2O, WNS: -119.1
            Path: A[1] --> PROD_MSB[30]
 incr_delay                13375     -117     -3707         0        0        0
            Worst cost_group: I2O, WNS: -117.4
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13446     -115     -3640         0        0        0
            Worst cost_group: I2O, WNS: -115.3
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13446     -115     -3639         0        0        0
            Worst cost_group: I2O, WNS: -115.2
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13494     -113     -3611         0        0        0
            Worst cost_group: I2O, WNS: -113.9
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13513     -113     -3605         0        0        0
            Worst cost_group: I2O, WNS: -113.6
            Path: A[4] --> PROD_MSB[27]
 incr_delay                13526     -113     -3584         0        0        0
            Worst cost_group: I2O, WNS: -113.2
            Path: A[4] --> PROD_MSB[27]
 incr_delay                13536     -113     -3580         0        0        0
            Worst cost_group: I2O, WNS: -113.1
            Path: A[18] --> PROD_MSB[30]
 incr_delay                13565     -112     -3493         0        0        0
            Worst cost_group: I2O, WNS: -112.1
            Path: A[4] --> PROD_MSB[27]
 incr_delay                13606     -110     -3453         0        0        0
            Worst cost_group: I2O, WNS: -110.6
            Path: A[18] --> PROD_MSB[31]
 incr_delay                13623     -108     -3378         0        0        0
            Worst cost_group: I2O, WNS: -108.8
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13617     -108     -3387         0        0        0
            Worst cost_group: I2O, WNS: -108.7
            Path: A[18] --> PROD_MSB[30]
 incr_delay                13618     -108     -3387         0        0        0
            Worst cost_group: I2O, WNS: -108.5
            Path: A[18] --> PROD_MSB[30]
 incr_delay                13642     -107     -3363         0        0        0
            Worst cost_group: I2O, WNS: -107.9
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13645     -107     -3363         0        0        0
            Worst cost_group: I2O, WNS: -107.9
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13653     -107     -3360         0        0        0
            Worst cost_group: I2O, WNS: -107.8
            Path: A[18] --> PROD_MSB[31]
 incr_delay                13674     -107     -3330         0        0        0
            Worst cost_group: I2O, WNS: -107.0
            Path: A[18] --> PROD_MSB[31]
 incr_delay                13683     -106     -3322         0        0        0
            Worst cost_group: I2O, WNS: -106.8
            Path: A[14] --> PROD_MSB[31]
 incr_delay                13687     -106     -3293         0        0        0
            Worst cost_group: I2O, WNS: -106.4
            Path: A[18] --> PROD_MSB[30]
 incr_delay                13694     -106     -3284         0        0        0
            Worst cost_group: I2O, WNS: -106.2
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13702     -105     -3269         0        0        0
            Worst cost_group: I2O, WNS: -105.8
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13746     -105     -3238         0        0        0
            Worst cost_group: I2O, WNS: -105.0
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13755     -104     -3231         0        0        0
            Worst cost_group: I2O, WNS: -104.8
            Path: A[6] --> PROD_MSB[30]
 incr_delay                13759     -104     -3228         0        0        0
            Worst cost_group: I2O, WNS: -104.7
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13759     -104     -3224         0        0        0
            Worst cost_group: I2O, WNS: -104.6
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13757     -104     -3222         0        0        0
            Worst cost_group: I2O, WNS: -104.5
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13780     -104     -3206         0        0        0
            Worst cost_group: I2O, WNS: -104.3
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13798     -103     -3194         0        0        0
            Worst cost_group: I2O, WNS: -103.8
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13819     -103     -3166         0        0        0
            Worst cost_group: I2O, WNS: -103.1
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13821     -102     -3160         0        0        0
            Worst cost_group: I2O, WNS: -102.9
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13821     -102     -3158         0        0        0
            Worst cost_group: I2O, WNS: -102.8
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13838     -102     -3151         0        0        0
            Worst cost_group: I2O, WNS: -102.6
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13851     -102     -3122         0        0        0
            Worst cost_group: I2O, WNS: -102.0
            Path: A[6] --> PROD_MSB[31]
 incr_delay                13855     -101     -3118         0        0        0
            Worst cost_group: I2O, WNS: -101.9
            Path: A[6] --> PROD_MSB[30]
 incr_delay                13865     -101     -3116         0        0        0
            Worst cost_group: I2O, WNS: -101.8
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13878     -101     -3111         0        0        0
            Worst cost_group: I2O, WNS: -101.7
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13949     -101     -3097         0        0        0
            Worst cost_group: I2O, WNS: -101.1
            Path: A[4] --> PROD_MSB[31]
 incr_delay                13952     -101     -3096         0        0        0
            Worst cost_group: I2O, WNS: -101.1
            Path: A[4] --> PROD_MSB[30]
 incr_delay                13968     -100     -3077         0        0        0
            Worst cost_group: I2O, WNS: -100.7
            Path: A[4] --> PROD_MSB[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       189  (       38 /      188 )  50.65
        crr_glob       356  (       35 /       38 )  1.55
         crr_200       405  (      103 /      403 )  16.02
        crr_glob       734  (       96 /      103 )  1.26
         crr_300       242  (       44 /      240 )  13.98
        crr_glob       505  (       41 /       44 )  0.76
         crr_400       465  (      178 /      461 )  37.59
        crr_glob      1360  (      167 /      178 )  2.97
         crr_111       465  (      165 /      465 )  50.41
        crr_glob       832  (      150 /      165 )  3.15
         crr_210       412  (      121 /      409 )  41.84
        crr_glob       806  (      103 /      121 )  2.23
         crr_110       446  (      143 /      443 )  25.38
        crr_glob       726  (      115 /      143 )  1.83
         crr_101       425  (      109 /      409 )  20.45
        crr_glob       710  (      100 /      109 )  1.36
         crr_201       214  (       21 /      214 )  16.50
        crr_glob       364  (       16 /       21 )  0.65
         crr_211       203  (       13 /      203 )  38.59
        crr_glob       322  (       13 /       13 )  0.82
        crit_msz       785  (      160 /      193 )  2.62
       crit_upsz       583  (       39 /       45 )  0.86
       crit_slew       316  (        2 /       12 )  0.41
        setup_dn       646  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       296  (        0 /        0 )  0.00
       plc_lo_st       592  (        0 /        0 )  0.00
        plc_star       296  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       592  (        0 /        0 )  0.00
            fopt       803  (       22 /       35 )  0.77
       crit_swap       296  (        0 /        0 )  0.25
       mux2_swap       296  (        0 /        0 )  0.17
       crit_dnsz       441  (       10 /       10 )  0.52
       load_swap       359  (        1 /        1 )  0.27
            fopt       803  (       22 /       35 )  0.77
        setup_dn       646  (        0 /        0 )  0.00
       load_isol       744  (        7 /        8 )  1.65
       load_isol       744  (        7 /        8 )  1.65
        move_for       813  (        4 /        4 )  0.20
        move_for       813  (        4 /        4 )  0.20
          rem_bi       746  (        0 /        2 )  0.05
         offload       746  (        0 /        0 )  0.02
          rem_bi       746  (        0 /        2 )  0.05
         offload       746  (        0 /        0 )  0.02
       merge_bit       393  (        3 /        5 )  0.04
     merge_idrvr       343  (        0 /        0 )  0.00
     merge_iload       343  (        0 /        0 )  0.00
    merge_idload       343  (        0 /        1 )  0.04
      merge_drvr       343  (        0 /        1 )  0.01
      merge_load       343  (        0 /        1 )  0.01
           phase       343  (        0 /        0 )  0.00
          decomp       629  (       20 /       21 )  1.99
        p_decomp       407  (        0 /        0 )  0.29
        levelize       407  (        0 /        1 )  0.03
        mb_split       407  (        0 /        0 )  0.00
        in_phase       407  (        0 /        0 )  0.00
             dup       533  (        6 /        7 )  0.51
      mux_retime       430  (        0 /       37 )  0.22
         buf2inv       430  (        0 /        0 )  0.00
             exp        96  (        4 /       68 )  1.27
       gate_deco       131  (        1 /        1 )  2.30
       gcomp_tim      1319  (       27 /       41 )  5.36
  inv_pair_2_buf       790  (        0 /        0 )  0.01
 init_drc                  13968     -100     -3077         0        0        0
            Worst cost_group: I2O, WNS: -100.7
            Path: A[4] --> PROD_MSB[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  13968     -100     -3077         0        0        0
            Worst cost_group: I2O, WNS: -100.7
            Path: A[4] --> PROD_MSB[31]
 incr_tns                  13890     -100     -2852         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]
 incr_tns                  13890     -100     -2852         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       658  (        1 /        2 )  0.16
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       657  (       54 /      187 )  2.40
       crit_upsz       603  (        5 /       28 )  0.86
       plc_lo_st       598  (        0 /        0 )  0.00
       crit_swap       598  (        3 /       18 )  0.36
       mux2_swap       595  (        0 /        0 )  0.34
       crit_dnsz       521  (       21 /       62 )  0.69
       load_swap       574  (        0 /       16 )  0.31
            fopt       574  (        5 /       15 )  0.41
        setup_dn       569  (        0 /        0 )  0.00
       load_isol       569  (        1 /        5 )  1.94
       load_isol       568  (        0 /        0 )  0.14
        move_for       568  (        1 /        6 )  0.18
        move_for       567  (        0 /        6 )  0.10
          rem_bi       567  (        1 /        1 )  0.04
         offload       566  (        0 /        0 )  0.02
          rem_bi       566  (       10 /       12 )  0.20
         offload       556  (        1 /        3 )  0.18
       merge_bit       587  (       13 /       17 )  0.08
     merge_idrvr       545  (        0 /        0 )  0.00
     merge_iload       545  (        0 /        0 )  0.00
    merge_idload       545  (        0 /        0 )  0.03
      merge_drvr       545  (        0 /        0 )  0.02
      merge_load       545  (        0 /        0 )  0.03
           phase       545  (        0 /        0 )  0.00
          decomp       545  (        2 /        6 )  1.42
        p_decomp       543  (        0 /        0 )  0.42
        levelize       543  (        0 /        0 )  0.01
        mb_split       543  (        0 /        0 )  0.00
             dup       543  (        0 /        4 )  0.40
      mux_retime       543  (        0 /       14 )  0.08
       crr_local       543  (       57 /      133 )  17.60
         buf2inv       486  (        0 /        0 )  0.00

 init_area                 13890     -100     -2852         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]
 undup                     13856     -100     -2852         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]
 rem_buf                   13641     -100     -2852         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]
 rem_inv                   13165     -100     -2852         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]
 merge_bi                  12995     -100     -2850         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]
 merge_bi                  12976     -100     -2850         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]
 io_phase                  12813     -100     -2840         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[0] --> PROD_MSB[31]
 gate_comp                 12673     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[4] --> PROD_MSB[31]
 glob_area                 12567     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[4] --> PROD_MSB[31]
 area_down                 12439     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[4] --> PROD_MSB[31]
 rem_buf                   12420     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[4] --> PROD_MSB[31]
 rem_inv                   12383     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[4] --> PROD_MSB[31]
 merge_bi                  12372     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[18] --> PROD_MSB[31]
 merge_bi                  12371     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[18] --> PROD_MSB[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        61  (       17 /       26 )  0.28
         rem_buf       247  (      128 /      148 )  0.61
         rem_inv      1132  (      595 /      693 )  2.95
        merge_bi       548  (      324 /      395 )  1.65
      rem_inv_qb         0  (        0 /        0 )  0.01
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase       756  (      319 /      386 )  2.29
       gate_comp      2648  (      290 /      356 )  8.97
       gcomp_mog         5  (        0 /        0 )  0.72
       glob_area        48  (       32 /       48 )  0.97
       area_down       220  (      120 /      142 )  1.96
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf       117  (       11 /       26 )  0.33
         rem_inv       372  (       59 /      108 )  0.99
        merge_bi       161  (       27 /       53 )  0.44
      rem_inv_qb         0  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                12371     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[18] --> PROD_MSB[31]
 incr_delay                12414     -100     -2833         0        0        0
            Worst cost_group: I2O, WNS: -100.5
            Path: A[18] --> PROD_MSB[31]
 incr_delay                12430     -100     -2831         0        0        0
            Worst cost_group: I2O, WNS: -100.3
            Path: A[3] --> PROD_MSB[31]
 incr_delay                12442     -100     -2829         0        0        0
            Worst cost_group: I2O, WNS: -100.3
            Path: A[18] --> PROD_MSB[30]
 incr_delay                12462     -100     -2824         0        0        0
            Worst cost_group: I2O, WNS: -100.0
            Path: A[18] --> PROD_MSB[30]
 incr_delay                12462     -100     -2824         0        0        0
            Worst cost_group: I2O, WNS: -100.0
            Path: A[18] --> PROD_MSB[30]
 incr_delay                12609      -97     -2745         0        0        0
            Worst cost_group: I2O, WNS: -97.8
            Path: A[18] --> PROD_MSB[31]
 incr_delay                12628      -97     -2712         0        0        0
            Worst cost_group: I2O, WNS: -97.4
            Path: A[18] --> PROD_MSB[31]
 incr_delay                12643      -96     -2697         0        0        0
            Worst cost_group: I2O, WNS: -96.2
            Path: A[18] --> PROD_MSB[27]
 incr_delay                12677      -93     -2752         0        0        0
            Worst cost_group: I2O, WNS: -93.1
            Path: A[0] --> PROD_MSB[5]
 incr_delay                12720      -91     -2708         0        0        0
            Worst cost_group: I2O, WNS: -91.5
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12760      -90     -2682         0        0        0
            Worst cost_group: I2O, WNS: -90.4
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12764      -90     -2678         0        0        0
            Worst cost_group: I2O, WNS: -90.2
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12755      -90     -2663         0        0        0
            Worst cost_group: I2O, WNS: -90.1
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12791      -89     -2646         0        0        0
            Worst cost_group: I2O, WNS: -89.7
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12792      -89     -2646         0        0        0
            Worst cost_group: I2O, WNS: -89.7
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12812      -89     -2635         0        0        0
            Worst cost_group: I2O, WNS: -89.2
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12874      -88     -2615         0        0        0
            Worst cost_group: I2O, WNS: -88.6
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12873      -88     -2614         0        0        0
            Worst cost_group: I2O, WNS: -88.6
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12882      -88     -2599         0        0        0
            Worst cost_group: I2O, WNS: -88.2
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12885      -88     -2595         0        0        0
            Worst cost_group: I2O, WNS: -88.0
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12912      -87     -2565         0        0        0
            Worst cost_group: I2O, WNS: -87.3
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12915      -87     -2563         0        0        0
            Worst cost_group: I2O, WNS: -87.2
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12929      -86     -2549         0        0        0
            Worst cost_group: I2O, WNS: -86.9
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12929      -86     -2549         0        0        0
            Worst cost_group: I2O, WNS: -86.9
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12942      -86     -2548         0        0        0
            Worst cost_group: I2O, WNS: -86.9
            Path: A[18] --> PROD_MSB[27]
 incr_delay                12943      -86     -2541         0        0        0
            Worst cost_group: I2O, WNS: -86.8
            Path: A[18] --> PROD_MSB[28]
 incr_delay                12962      -86     -2539         0        0        0
            Worst cost_group: I2O, WNS: -86.7
            Path: A[18] --> PROD_MSB[28]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       174  (       23 /      173 )  43.10
        crr_glob       302  (       20 /       23 )  1.06
         crr_200       288  (       81 /      286 )  12.09
        crr_glob       620  (       74 /       81 )  1.01
         crr_300        76  (        7 /       76 )  4.29
        crr_glob       178  (        5 /        7 )  0.17
         crr_400        73  (        8 /       71 )  6.03
        crr_glob       176  (        7 /        8 )  0.22
         crr_111       366  (       66 /      366 )  37.50
        crr_glob       606  (       54 /       66 )  1.57
         crr_210       163  (       25 /      160 )  16.63
        crr_glob       267  (       22 /       25 )  0.64
         crr_110       468  (      167 /      467 )  27.30
        crr_glob       996  (      134 /      167 )  1.90
         crr_101       409  (       94 /      394 )  19.57
        crr_glob       566  (       76 /       94 )  1.41
         crr_201       102  (       13 /      102 )  7.44
        crr_glob       180  (        5 /       13 )  0.32
         crr_211        85  (        3 /       85 )  16.34
        crr_glob       195  (        2 /        3 )  0.39
        crit_msz       350  (       55 /       75 )  1.40
       crit_upsz       167  (        4 /        5 )  0.29
       crit_slew       154  (        0 /       11 )  0.27
        setup_dn       332  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       154  (        0 /        0 )  0.00
       plc_lo_st       308  (        0 /        0 )  0.00
        plc_star       154  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       308  (        0 /        0 )  0.00
            fopt       498  (       18 /       26 )  0.47
       crit_swap       154  (        0 /        0 )  0.11
       mux2_swap       154  (        0 /        0 )  0.09
       crit_dnsz       227  (        1 /        1 )  0.28
       load_swap       183  (        0 /        0 )  0.14
            fopt       498  (       18 /       26 )  0.47
        setup_dn       332  (        0 /        0 )  0.00
       load_isol       458  (        4 /        4 )  1.04
       load_isol       458  (        4 /        4 )  1.04
        move_for       408  (        0 /        0 )  0.05
        move_for       408  (        0 /        0 )  0.05
          rem_bi       408  (        0 /        3 )  0.06
         offload       408  (        0 /        0 )  0.04
          rem_bi       408  (        0 /        3 )  0.06
         offload       408  (        0 /        0 )  0.04
       merge_bit       259  (        1 /        1 )  0.02
     merge_idrvr       233  (        0 /        0 )  0.00
     merge_iload       233  (        0 /        0 )  0.00
    merge_idload       233  (        0 /        0 )  0.00
      merge_drvr       233  (        0 /        1 )  0.03
      merge_load       233  (        0 /        1 )  0.02
           phase       233  (        0 /        0 )  0.00
          decomp       338  (       11 /       11 )  1.40
        p_decomp       212  (        0 /        0 )  0.20
        levelize       212  (        0 /        0 )  0.00
        mb_split       212  (        0 /        0 )  0.00
        in_phase       212  (        0 /        0 )  0.00
             dup       306  (        5 /        5 )  0.38
      mux_retime       241  (        0 /       20 )  0.13
         buf2inv       241  (        0 /        0 )  0.00
             exp        47  (        3 /       34 )  0.61
       gate_deco        64  (        0 /        0 )  1.33
       gcomp_tim       570  (        9 /       12 )  2.54
  inv_pair_2_buf       498  (        0 /        0 )  0.01
 init_drc                  12962      -86     -2539         0        0        0
            Worst cost_group: I2O, WNS: -86.7
            Path: A[18] --> PROD_MSB[28]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  12962      -86     -2539         0        0        0
            Worst cost_group: I2O, WNS: -86.7
            Path: A[18] --> PROD_MSB[28]
 incr_tns                  12932      -86     -2412         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 incr_tns                  12932      -86     -2412         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       353  (        0 /        0 )  0.07
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       353  (       13 /       75 )  1.32
       crit_upsz       340  (        3 /       33 )  0.66
       plc_lo_st       337  (        0 /        0 )  0.00
       crit_swap       337  (        2 /       13 )  0.25
       mux2_swap       335  (        0 /        2 )  0.23
       crit_dnsz       361  (        4 /       28 )  0.50
       load_swap       331  (        0 /       11 )  0.24
            fopt       331  (        2 /        6 )  0.28
        setup_dn       329  (        0 /        0 )  0.00
       load_isol       329  (        0 /        2 )  1.37
       load_isol       329  (        0 /        0 )  0.18
        move_for       329  (        0 /        7 )  0.17
        move_for       329  (        0 /        6 )  0.08
          rem_bi       329  (        0 /        0 )  0.03
         offload       329  (        0 /        0 )  0.09
          rem_bi       329  (        2 /        2 )  0.17
         offload       327  (        0 /        6 )  0.27
       merge_bit       351  (        5 /        5 )  0.05
     merge_idrvr       323  (        0 /        0 )  0.00
     merge_iload       323  (        0 /        0 )  0.00
    merge_idload       323  (        0 /        0 )  0.01
      merge_drvr       323  (        0 /        0 )  0.05
      merge_load       323  (        0 /        0 )  0.04
           phase       323  (        0 /        0 )  0.00
          decomp       323  (        1 /        8 )  1.07
        p_decomp       322  (        0 /        0 )  0.33
        levelize       322  (        0 /        0 )  0.01
        mb_split       322  (        0 /        0 )  0.00
             dup       322  (        0 /        5 )  0.33
      mux_retime       322  (        0 /       21 )  0.12
       crr_local       322  (       27 /       75 )  12.30
         buf2inv       295  (        0 /        0 )  0.00

 init_area                 12932      -86     -2412         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 undup                     12922      -86     -2412         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 rem_buf                   12864      -86     -2412         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 rem_inv                   12783      -86     -2412         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 merge_bi                  12754      -86     -2412         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 merge_bi                  12752      -86     -2412         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 io_phase                  12682      -86     -2407         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 gate_comp                 12630      -86     -2407         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 glob_area                 12597      -86     -2406         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 area_down                 12539      -86     -2406         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        56  (        7 /       15 )  0.27
         rem_buf       149  (       36 /       45 )  0.37
         rem_inv       408  (      105 /      130 )  1.03
        merge_bi       211  (       63 /       78 )  0.69
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       546  (      126 /      165 )  1.49
       gate_comp      2369  (       95 /      133 )  7.34
       gcomp_mog         6  (        0 /        0 )  0.73
       glob_area        46  (       22 /       46 )  1.04
       area_down       224  (       67 /       91 )  1.85
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                12539      -86     -2406         0        0        0
            Worst cost_group: I2O, WNS: -86.6
            Path: A[18] --> PROD_MSB[22]
 incr_delay                12556      -86     -2406         0        0        0
            Worst cost_group: I2O, WNS: -86.5
            Path: A[18] --> PROD_MSB[22]
 incr_delay                12596      -86     -2401         0        0        0
            Worst cost_group: I2O, WNS: -86.3
            Path: A[7] --> PROD_MSB[22]
 incr_delay                12675      -86     -2388         0        0        0
            Worst cost_group: I2O, WNS: -86.0
            Path: A[7] --> PROD_MSB[21]
 incr_delay                12689      -85     -2380         0        0        0
            Worst cost_group: I2O, WNS: -85.7
            Path: A[18] --> PROD_MSB[21]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       453  (       56 /       81 )  1.60
       crit_upsz       213  (        1 /        7 )  0.37
       crit_slew       197  (        1 /       12 )  0.33
        setup_dn       196  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       196  (        0 /        0 )  0.00
       plc_lo_st       196  (        0 /        0 )  0.00
        plc_star       196  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       196  (        0 /        0 )  0.00
            fopt       196  (        0 /        0 )  0.01
       crit_swap       196  (        0 /        0 )  0.14
       mux2_swap       196  (        0 /        0 )  0.06
       crit_dnsz       394  (        8 /        8 )  0.44
       load_swap       225  (        0 /        0 )  0.16
            fopt       386  (       19 /       25 )  0.47
        setup_dn       255  (        0 /        0 )  0.00
       load_isol       333  (        7 /        7 )  1.28
       load_isol       258  (        0 /        0 )  0.16
        move_for       258  (        0 /        0 )  0.06
        move_for       258  (        0 /        0 )  0.00
          rem_bi       258  (        0 /        0 )  0.00
         offload       258  (        0 /        0 )  0.00
          rem_bi       258  (        0 /        3 )  0.04
         offload       258  (        0 /        0 )  0.03
           phase       258  (        0 /        0 )  0.00
        in_phase       258  (        0 /        0 )  0.00
       merge_bit       264  (        0 /        0 )  0.01
     merge_idrvr       258  (        0 /        0 )  0.00
     merge_iload       258  (        0 /        0 )  0.00
    merge_idload       258  (        0 /        1 )  0.01
      merge_drvr       258  (        0 /        1 )  0.01
      merge_load       258  (        0 /        1 )  0.01
          decomp       311  (        2 /        3 )  0.81
        p_decomp       258  (        0 /        0 )  0.22
        levelize       258  (        0 /        0 )  0.00
        mb_split       258  (        0 /        0 )  0.00
             dup       278  (        2 /        2 )  0.19
      mux_retime       262  (        0 /       19 )  0.10
         buf2inv       262  (        0 /        0 )  0.00
             exp        35  (        2 /       22 )  0.26
       gate_deco        94  (        0 /        0 )  1.62
       gcomp_tim       280  (        0 /        0 )  1.06
  inv_pair_2_buf       350  (        0 /        0 )  0.00

 init_drc                  12689      -85     -2380         0        0        0
            Worst cost_group: I2O, WNS: -85.7
            Path: A[18] --> PROD_MSB[21]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'booth32x32_top'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           705            775                                      syn_opt
@file(top.tcl) 174: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -675            -184             -86
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                      -675            -184             -86
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                      22,188           5,342           2,380
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                    22,188           5,342           2,380
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     52              44              41
Cell Area:                     36,503          11,950          12,689
Total Cell Area:               36,503          11,950          12,689
Leaf Instances:                13,675           7,659           7,580
Total Instances:               13,675           7,659           7,580
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:03:08        00:02:33        00:11:44
Real Runtime (h:m:s):        00:05:25        00:02:11        00:12:55
CPU  Elapsed (h:m:s):        00:03:17        00:05:50        00:17:34
Real Elapsed (h:m:s):        00:05:28        00:07:39        00:20:34
Memory (MB):                   787.64          787.35          784.35
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:20:31
Total Memory (MB):     784.35
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Finished exporting design database to file 'reports_Mar01-01:18:52/syn_opt_booth32x32_top.db' for 'booth32x32_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:04).
@file(top.tcl) 175: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -675            -184             -86
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                      -675            -184             -86
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                      22,188           5,342           2,380
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                    22,188           5,342           2,380
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     52              44              41
Cell Area:                     36,503          11,950          12,689
Total Cell Area:               36,503          11,950          12,689
Leaf Instances:                13,675           7,659           7,580
Total Instances:               13,675           7,659           7,580
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:03:08        00:02:33        00:11:44
Real Runtime (h:m:s):        00:05:25        00:02:11        00:12:55
CPU  Elapsed (h:m:s):        00:03:17        00:05:50        00:17:34
Real Elapsed (h:m:s):        00:05:28        00:07:39        00:20:34
Memory (MB):                   787.64          787.35          784.35
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:20:35
Total Memory (MB):     784.35
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 177: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(top.tcl) 178: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:16:21 (Mar01) |  129.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:36) |  00:00:15(00:02:36) |   1.5( 12.6) |    1:18:57 (Mar01) |  244.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:59(00:05:25) |  00:02:35(00:02:49) |  15.7( 13.7) |    1:21:46 (Mar01) |  308.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:54(00:07:36) |  00:01:55(00:02:11) |  11.6( 10.6) |    1:23:57 (Mar01) |  273.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:16:39(00:20:35) |  00:11:45(00:12:59) |  71.2( 63.1) |    1:36:56 (Mar01) |  271.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 180: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
@file(top.tcl) 192: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(top.tcl) 193: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(top.tcl) 194: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -675            -184             -86             -86
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                      -675            -184             -86             -86
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                      22,188           5,342           2,380           2,380
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                    22,188           5,342           2,380           2,380
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     52              44              41              41
Cell Area:                     36,503          11,950          12,689          12,689
Total Cell Area:               36,503          11,950          12,689          12,689
Leaf Instances:                13,675           7,659           7,580           7,580
Total Instances:               13,675           7,659           7,580           7,580
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:03:08        00:02:33        00:11:44        00:00:00
Real Runtime (h:m:s):        00:05:25        00:02:11        00:12:55        00:00:05
CPU  Elapsed (h:m:s):        00:03:17        00:05:50        00:17:34        00:17:34
Real Elapsed (h:m:s):        00:05:28        00:07:39        00:20:34        00:20:39
Memory (MB):                   787.64          787.35          784.35          784.35
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:20:36
Total Memory (MB):     784.35
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'booth32x32_top'.
Finished exporting design database to file 'reports_Mar01-01:18:52/final_booth32x32_top.db' for 'booth32x32_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:01, real = 00:04).
@file(top.tcl) 195: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/topLevel/work
QoS Summary for booth32x32_top
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -675            -184             -86             -86
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                      -675            -184             -86             -86
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                      22,188           5,342           2,380           2,380
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                    22,188           5,342           2,380           2,380
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     52              44              41              41
Cell Area:                     36,503          11,950          12,689          12,689
Total Cell Area:               36,503          11,950          12,689          12,689
Leaf Instances:                13,675           7,659           7,580           7,580
Total Instances:               13,675           7,659           7,580           7,580
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:03:08        00:02:33        00:11:44        00:00:00
Real Runtime (h:m:s):        00:05:25        00:02:11        00:12:55        00:00:05
CPU  Elapsed (h:m:s):        00:03:17        00:05:50        00:17:34        00:17:34
Real Elapsed (h:m:s):        00:05:28        00:07:39        00:20:34        00:20:39
Memory (MB):                   787.64          787.35          784.35          784.35
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:20:40
Total Memory (MB):     784.35
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(top.tcl) 198: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(top.tcl) 206: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/booth32x32_top/booth32x32_top_mv.fv.json' for netlist 'outputs_Mar01-01:18:52/booth32x32_top_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Mar01-01:18:52/intermediate2final.lec.do'.
@file(top.tcl) 210: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(top.tcl) 211: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:16:21 (Mar01) |  129.5 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:02:36) |  00:00:15(00:02:36) |   1.5( 12.6) |    1:18:57 (Mar01) |  244.0 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:59(00:05:25) |  00:02:35(00:02:49) |  15.7( 13.6) |    1:21:46 (Mar01) |  308.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:54(00:07:36) |  00:01:55(00:02:11) |  11.6( 10.6) |    1:23:57 (Mar01) |  273.1 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:16:39(00:20:35) |  00:11:45(00:12:59) |  71.0( 62.8) |    1:36:56 (Mar01) |  271.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:16:41(00:20:41) |  00:00:02(00:00:06) |   0.2(  0.5) |    1:37:02 (Mar01) |  271.3 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(top.tcl) 212: puts "============================"
============================
@file(top.tcl) 213: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(top.tcl) 214: puts "============================"
============================
@file(top.tcl) 216: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source tcl/top.tcl
no gcells found!
@genus:root: 2> 
@genus:root: 2> check_design
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            0 
Assigns                                  0 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)             0 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
@genus:root: 3> check_timing_intent
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 01 2023  01:38:43 am
  Module:                 booth32x32_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:booth32x32_top/VCLK
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:booth32x32_top/A[0]
port:booth32x32_top/A[10]
port:booth32x32_top/A[11]
  ... 62 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:booth32x32_top/PROD_LSB[0]
port:booth32x32_top/PROD_LSB[10]
port:booth32x32_top/PROD_LSB[11]
  ... 61 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                       65
 Outputs without external load                                   64
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        130

@genus:root: 4> gui_show
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '7580', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
Normal exit.