static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_3 * V_5 ;\r\nT_5 * V_6 , * V_7 ;\r\nenum V_8 V_9 ;\r\nT_6 V_10 ;\r\nT_7 V_11 ;\r\nF_2 ( V_2 -> V_12 , V_13 , L_1 ) ;\r\nF_3 ( V_2 -> V_12 , V_14 ) ;\r\nV_10 = F_4 ( V_1 , 0 ) ;\r\nif ( F_5 ( V_1 ) == 1 ) {\r\nV_9 = V_15 ;\r\n}\r\nelse if ( V_10 <= 9 ) {\r\nV_9 = V_16 ;\r\n}\r\nelse {\r\nV_9 = V_17 ;\r\n}\r\nif ( V_9 == V_16 && V_10 != 0 ) {\r\nF_6 ( V_2 -> V_12 , V_14 , F_7 ( V_10 , V_18 , L_2 ) ) ;\r\n}\r\nelse if ( V_9 == V_15 ) {\r\nF_2 ( V_2 -> V_12 , V_14 , L_3 ) ;\r\n}\r\nelse {\r\nF_2 ( V_2 -> V_12 , V_14 , L_4 ) ;\r\n}\r\nV_6 = F_8 ( V_3 , V_19 , V_1 , 0 , - 1 , V_20 ) ;\r\nV_5 = F_9 ( V_6 , V_21 ) ;\r\nif ( V_9 == V_15 ) {\r\nV_7 = F_10 ( V_5 , V_22 ,\r\nV_1 , 0 , 0 , TRUE ) ;\r\n} else {\r\nV_7 = F_10 ( V_5 , V_23 ,\r\nV_1 , 0 , 0 , TRUE ) ;\r\n}\r\nF_11 ( V_7 ) ;\r\nif ( V_9 == V_16 ) {\r\nV_11 = F_12 ( V_1 , 1 ) ;\r\nif ( V_10 <= 9 && V_11 != - 1 ) {\r\nF_13 ( V_5 , V_24 , V_1 , 0 , 1 , V_10 ,\r\nL_5 , F_7 ( V_10 , V_18 , L_2 ) ) ;\r\nF_8 ( V_5 , V_25 , V_1 , 1 , V_11 , V_26 | V_20 ) ;\r\n}\r\nelse {\r\nF_14 ( V_1 , V_2 , V_5 ) ;\r\n}\r\n}\r\nelse if ( V_9 == V_15 ) {\r\nif ( V_10 <= 3 ) {\r\nF_8 ( V_5 , V_27 , V_1 , 0 , 1 , V_28 ) ;\r\n}\r\nelse {\r\nF_14 ( V_1 , V_2 , V_5 ) ;\r\n}\r\n}\r\nelse {\r\nF_14 ( V_1 , V_2 , V_5 ) ;\r\n}\r\nreturn F_15 ( V_1 ) ;\r\n}\r\nstatic T_7\r\nF_12 ( T_1 * V_1 , int V_29 )\r\n{\r\nint V_30 ;\r\nV_30 = F_16 ( V_1 , V_29 , - 1 , '\0' ) ;\r\nif ( V_30 == - 1 )\r\nV_30 = F_16 ( V_1 , V_29 , - 1 , '\n' ) ;\r\nif ( V_30 == - 1 )\r\nreturn - 1 ;\r\nreturn V_30 - V_29 ;\r\n}\r\nvoid\r\nF_17 ( void )\r\n{\r\nstatic T_8 V_31 [] = {\r\n{ & V_22 ,\r\n{ L_6 , L_7 ,\r\nV_32 , V_33 , NULL , 0x0 ,\r\nL_8 , V_34 } } ,\r\n{ & V_23 ,\r\n{ L_9 , L_10 ,\r\nV_32 , V_33 , NULL , 0x0 ,\r\nL_11 , V_34 } } ,\r\n{ & V_24 ,\r\n{ L_12 , L_13 ,\r\nV_35 , V_36 , F_18 ( V_18 ) , 0x0 ,\r\nNULL , V_34 } } ,\r\n{ & V_25 ,\r\n{ L_14 , L_15 ,\r\nV_37 , V_33 , NULL , 0x0 ,\r\nNULL , V_34 } } ,\r\n{ & V_27 ,\r\n{ L_6 , L_16 ,\r\nV_35 , V_36 , F_18 ( V_38 ) , 0x0 ,\r\nNULL , V_34 } } ,\r\n} ;\r\nstatic T_7 * V_39 [] = {\r\n& V_21 ,\r\n} ;\r\nV_19 = F_19 ( L_17 , L_1 , L_18 ) ;\r\nF_20 ( V_19 , V_31 , F_21 ( V_31 ) ) ;\r\nF_22 ( V_39 , F_21 ( V_39 ) ) ;\r\n}\r\nvoid\r\nF_23 ( void )\r\n{\r\nT_9 V_40 ;\r\nV_40 = F_24 ( F_1 , V_19 ) ;\r\nF_25 ( L_19 , V_41 , V_40 ) ;\r\n}
