{"Source Block": ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@140:156@HdlStmProcess", "    'hd: dma_wr_en <= i_q_filtered_valid;\n    endcase\n  end\nend\n\nalways @(posedge clk) begin\n  if (count == 'h00) begin\n    dma_wr_sync <= 1'b1;\n  end else if (dma_wr_en == 1'b1) begin\n    dma_wr_sync = 1'b0;\n  end\nend\n\nalways @(*) begin\n  case (count)\n  'h0: phase_ready <= 1'b1;\n  'h7: phase_ready <= 1'b1;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[145, "always @(posedge clk) begin\n"], [146, "  if (count == 'h00) begin\n"], [147, "    dma_wr_sync <= 1'b1;\n"], [148, "  end else if (dma_wr_en == 1'b1) begin\n"], [149, "    dma_wr_sync = 1'b0;\n"], [151, "end\n"]], "Add": [[149, "  always @(*) begin\n"], [149, "    case (count)\n"], [149, "      'h2: data_filtered_ready <= 1'b1;\n"], [149, "      'h9: data_filtered_ready <= 1'b1;\n"], [149, "      default: data_filtered_ready <= 1'b0;\n"], [149, "    endcase\n"], [149, "  end\n"], [149, "  always @(*) begin\n"], [149, "    case (count)\n"], [149, "      'h3: i_q_ready <= 1'b1;\n"], [149, "      'h4: i_q_ready <= 1'b1;\n"], [149, "      'ha: i_q_ready <= 1'b1;\n"], [149, "      'hb: i_q_ready <= 1'b1;\n"], [149, "      default: i_q_ready <= 1'b0;\n"], [149, "    endcase\n"], [149, "  end\n"], [149, "  always @(*) begin\n"], [149, "    case (count)\n"], [149, "      'h5: i_q_filtered_ready <= 1'b1;\n"], [149, "      'h6: i_q_filtered_ready <= 1'b1;\n"], [149, "      'hc: i_q_filtered_ready <= 1'b1;\n"], [149, "      'hd: i_q_filtered_ready <= 1'b1;\n"], [149, "      default: i_q_filtered_ready <= 1'b0;\n"], [149, "    endcase\n"]]}}