# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:19:54 on Mar 12,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/ADC_READ.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC_READ
# -- Compiling architecture behavioral of ADC_READ
# End time: 16:19:54 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:19:54 on Mar 12,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity CLK_GEN
# -- Compiling architecture behave of CLK_GEN
# End time: 16:19:54 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:19:54 on Mar 12,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/DAC_SET.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity DAC_SET
# -- Compiling architecture behavioral of DAC_SET
# End time: 16:19:54 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:19:54 on Mar 12,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity RESET_GEN
# -- Compiling architecture behavior of RESET_GEN
# End time: 16:19:54 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:19:54 on Mar 12,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/hdl/SWEEP_SPIDER2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity SWEEP_SPIDER2
# -- Compiling architecture architecture_SWEEP_SPIDER2 of SWEEP_SPIDER2
# End time: 16:19:54 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:19:54 on Mar 12,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 16:19:54 on Mar 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 16:19:54 on Mar 12,2025
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/component/work/RomeoSweep_Test/RomeoSweep_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RomeoSweep_Test
# -- Compiling architecture RTL of RomeoSweep_Test
# End time: 16:19:55 on Mar 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.RomeoSweep_Test 
# Start time: 16:19:55 on Mar 12,2025
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.romeosweep_test(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.adc_read(behavioral)
# Loading presynth.clk_gen(behave)
# Loading presynth.dac_set(behavioral)
# Loading presynth.reset_gen(behavior)
# Loading presynth.sweep_spider2(architecture_sweep_spider2)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /romeosweep_test/DAC_SET_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /romeosweep_test/DAC_SET_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /romeosweep_test/ADC_READ_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /romeosweep_test/ADC_READ_0
do C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/simulation/wave.do
# End time: 17:03:35 on Mar 12,2025, Elapsed time: 0:43:40
# Errors: 0, Warnings: 4
