<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk0_c loads=5 clock_loads=3</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk0_c loads=5 clock_loads=3</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>R00/OS00/OSCIinst0_SEDSTDBY</Dynamic>
            <Navigation>R00/OS00/OSCIinst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;d:\clases\arqui\oscvhdl\div00.vhdl&quot;:20:1:20:2|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including R00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>d:\clases\arqui\oscvhdl\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1</Navigation>
            <Navigation>20</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including R00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;d:\clases\arqui\2doparcial\rom00\memrom00.vhdl&quot;:39:17:39:23|ROM R02.outro_1[6:0] (in view: work.rom00(rom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>d:\clases\arqui\2doparcial\rom00\memrom00.vhdl</Navigation>
            <Navigation>39</Navigation>
            <Navigation>17</Navigation>
            <Navigation>39</Navigation>
            <Navigation>23</Navigation>
            <Navigation>ROM R02.outro_1[6:0] (in view: work.rom00(rom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;d:\clases\arqui\2doparcial\rom00\memrom00.vhdl&quot;:39:17:39:23|ROM R02.outro_1[6:0] (in view: work.rom00(rom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>d:\clases\arqui\2doparcial\rom00\memrom00.vhdl</Navigation>
            <Navigation>39</Navigation>
            <Navigation>17</Navigation>
            <Navigation>39</Navigation>
            <Navigation>23</Navigation>
            <Navigation>ROM R02.outro_1[6:0] (in view: work.rom00(rom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net R00.OS00.sclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net R00.OS00.sclk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>