

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16394|    16394|  0.164 ms|  0.164 ms|  16394|  16394|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |    16392|    16392|        25|         16|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      92|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     314|    -|
|Register         |        -|     -|     547|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     547|     406|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_270_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln31_fu_282_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln32_fu_401_p2     |         +|   0|  0|  14|           7|           3|
    |ap_condition_624       |       and|   0|  0|   2|           1|           1|
    |ap_condition_628       |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_264_p2    |      icmp|   0|  0|  19|          11|          12|
    |or_ln33_fu_357_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln6_fu_296_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln31_fu_310_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln6_fu_302_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  92|          47|          31|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |add6815_fu_74                          |   9|          2|   32|         64|
    |ap_NS_fsm                              |  81|         17|    1|         17|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |grp_fu_208_p0                          |  14|          3|   32|         96|
    |grp_fu_208_p1                          |  26|          5|   32|        160|
    |grp_fu_212_p0                          |  49|          9|   32|        288|
    |grp_fu_212_p1                          |  31|          6|   32|        192|
    |i_2_fu_66                              |   9|          2|    7|         14|
    |indvar_flatten8_fu_70                  |   9|          2|   11|         22|
    |j_fu_62                                |   9|          2|    7|         14|
    |tmp2_address0                          |  14|          3|    6|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 314|         65|  221|        943|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add6815_fu_74                    |  32|   0|   32|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |arrayidx67_promoted_reg_515      |  32|   0|   32|          0|
    |buff_B_1_load_1_reg_550          |  32|   0|   32|          0|
    |buff_B_1_load_reg_530            |  32|   0|   32|          0|
    |buff_B_load_1_reg_540            |  32|   0|   32|          0|
    |buff_B_load_reg_520              |  32|   0|   32|          0|
    |buff_x_1_load_1_reg_555          |  32|   0|   32|          0|
    |buff_x_1_load_reg_535            |  32|   0|   32|          0|
    |buff_x_load_1_reg_545            |  32|   0|   32|          0|
    |buff_x_load_reg_525              |  32|   0|   32|          0|
    |i_2_fu_66                        |   7|   0|    7|          0|
    |icmp_ln31_reg_457                |   1|   0|    1|          0|
    |icmp_ln31_reg_457_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten8_fu_70            |  11|   0|   11|          0|
    |j_fu_62                          |   7|   0|    7|          0|
    |or_ln6_reg_461                   |   1|   0|    1|          0|
    |reg_216                          |  32|   0|   32|          0|
    |reg_222                          |  32|   0|   32|          0|
    |reg_228                          |  32|   0|   32|          0|
    |reg_234                          |  32|   0|   32|          0|
    |reg_240                          |  32|   0|   32|          0|
    |select_ln6_reg_465               |   7|   0|    7|          0|
    |tmp2_addr_reg_470                |   6|   0|    6|          0|
    |tmp2_addr_reg_470_pp0_iter1_reg  |   6|   0|    6|          0|
    |tmp_1_reg_565                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 547|   0|  547|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_375_p_din0    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_375_p_din1    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_375_p_opcode  |  out|    2|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_375_p_dout0   |   in|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_375_p_ce      |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_379_p_din0    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_379_p_din1    |  out|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_379_p_dout0   |   in|   32|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|grp_fu_379_p_ce      |  out|    1|  ap_ctrl_hs|  gesummv_Pipeline_lp3_lp4|  return value|
|buff_B_address0      |  out|   11|   ap_memory|                    buff_B|         array|
|buff_B_ce0           |  out|    1|   ap_memory|                    buff_B|         array|
|buff_B_q0            |   in|   32|   ap_memory|                    buff_B|         array|
|buff_B_address1      |  out|   11|   ap_memory|                    buff_B|         array|
|buff_B_ce1           |  out|    1|   ap_memory|                    buff_B|         array|
|buff_B_q1            |   in|   32|   ap_memory|                    buff_B|         array|
|buff_B_1_address0    |  out|   11|   ap_memory|                  buff_B_1|         array|
|buff_B_1_ce0         |  out|    1|   ap_memory|                  buff_B_1|         array|
|buff_B_1_q0          |   in|   32|   ap_memory|                  buff_B_1|         array|
|buff_B_1_address1    |  out|   11|   ap_memory|                  buff_B_1|         array|
|buff_B_1_ce1         |  out|    1|   ap_memory|                  buff_B_1|         array|
|buff_B_1_q1          |   in|   32|   ap_memory|                  buff_B_1|         array|
|beta                 |   in|   32|     ap_none|                      beta|        scalar|
|buff_x_address0      |  out|    5|   ap_memory|                    buff_x|         array|
|buff_x_ce0           |  out|    1|   ap_memory|                    buff_x|         array|
|buff_x_q0            |   in|   32|   ap_memory|                    buff_x|         array|
|buff_x_address1      |  out|    5|   ap_memory|                    buff_x|         array|
|buff_x_ce1           |  out|    1|   ap_memory|                    buff_x|         array|
|buff_x_q1            |   in|   32|   ap_memory|                    buff_x|         array|
|buff_x_1_address0    |  out|    5|   ap_memory|                  buff_x_1|         array|
|buff_x_1_ce0         |  out|    1|   ap_memory|                  buff_x_1|         array|
|buff_x_1_q0          |   in|   32|   ap_memory|                  buff_x_1|         array|
|buff_x_1_address1    |  out|    5|   ap_memory|                  buff_x_1|         array|
|buff_x_1_ce1         |  out|    1|   ap_memory|                  buff_x_1|         array|
|buff_x_1_q1          |   in|   32|   ap_memory|                  buff_x_1|         array|
|tmp2_address0        |  out|    6|   ap_memory|                      tmp2|         array|
|tmp2_ce0             |  out|    1|   ap_memory|                      tmp2|         array|
|tmp2_we0             |  out|    1|   ap_memory|                      tmp2|         array|
|tmp2_d0              |  out|   32|   ap_memory|                      tmp2|         array|
|tmp2_q0              |   in|   32|   ap_memory|                      tmp2|         array|
+---------------------+-----+-----+------------+--------------------------+--------------+

