/* Generated by Yosys 0.20+70 (git sha1 6e907acf86d, gcc 8.3.1 -fPIC -Os) */

(* hdlname = "\\adder_4b" *)
(* top =  1  *)
(* src = "designs/adder_4b/adder_4b.v:1.1-10.10" *)
module adder_4b(A_82, B_63, C_in, Sum_8263, C_out);
  (* src = "designs/adder_4b/adder_4b.v:8.29-8.40" *)
  wire [4:0] _0_;
  (* src = "designs/adder_4b/adder_4b.v:2.14-2.18" *)
  input [3:0] A_82;
  wire [3:0] A_82;
  (* src = "designs/adder_4b/adder_4b.v:2.20-2.24" *)
  input [3:0] B_63;
  wire [3:0] B_63;
  (* src = "designs/adder_4b/adder_4b.v:3.8-3.12" *)
  input C_in;
  wire C_in;
  (* src = "designs/adder_4b/adder_4b.v:5.9-5.14" *)
  output C_out;
  wire C_out;
  (* src = "designs/adder_4b/adder_4b.v:4.15-4.23" *)
  output [3:0] Sum_8263;
  wire [3:0] Sum_8263;
  assign _0_ = A_82 + (* src = "designs/adder_4b/adder_4b.v:8.29-8.40" *) B_63;
  assign { C_out, Sum_8263 } = _0_ + (* src = "designs/adder_4b/adder_4b.v:8.29-8.47" *) C_in;
endmodule
