#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Oct 12 07:43:29 2024
# Process ID: 22220
# Current directory: C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.runs/synth_1
# Command line: vivado.exe -log NCO_Testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NCO_Testbench.tcl
# Log file: C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.runs/synth_1/NCO_Testbench.vds
# Journal file: C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NCO_Testbench.tcl -notrace
Command: synth_design -top NCO_Testbench -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.000 ; gain = 101.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NCO_Testbench' [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Fuentes/NCO_ILA.vhd:13]
INFO: [Synth 8-638] synthesizing module 'NCO' [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave/Fuentes/NCO.vhd:20]
INFO: [Synth 8-638] synthesizing module 'SineLUT' [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave/Fuentes/sineLUT.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SineLUT' (1#1) [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave/Fuentes/sineLUT.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave/Fuentes/NCO.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'NCO' (2#1) [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave/Fuentes/NCO.vhd:20]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.runs/synth_1/.Xil/Vivado-22220-DESKTOP-UEJHOH4/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio_0' [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Fuentes/NCO_ILA.vhd:53]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.runs/synth_1/.Xil/Vivado-22220-DESKTOP-UEJHOH4/realtime/vio_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.runs/synth_1/.Xil/Vivado-22220-DESKTOP-UEJHOH4/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_inst' of component 'ila_0' [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Fuentes/NCO_ILA.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.runs/synth_1/.Xil/Vivado-22220-DESKTOP-UEJHOH4/realtime/ila_0_stub.vhdl:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_NCO'. This will prevent further optimization [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Fuentes/NCO_ILA.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NCO_Testbench' (3#1) [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Fuentes/NCO_ILA.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 463.641 ; gain = 155.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 463.641 ; gain = 155.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 463.641 ; gain = 155.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.srcs/sources_1/ip/ila_0_1/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [c:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.srcs/sources_1/ip/ila_0_1/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [c:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.srcs/sources_1/ip/vio_0_1/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.srcs/sources_1/ip/vio_0_1/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Fuentes/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NCO_Testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NCO_Testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 791.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 791.742 ; gain = 483.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 791.742 ; gain = 483.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 791.742 ; gain = 483.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 791.742 ; gain = 483.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SineLUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module NCO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave/Fuentes/NCO.vhd:34]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_NCO/\square_wave_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[1]' (FDSE) to 'u_NCO/square_wave_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[2]' (FDSE) to 'u_NCO/square_wave_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[3]' (FDSE) to 'u_NCO/square_wave_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[4]' (FDSE) to 'u_NCO/square_wave_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[5]' (FDSE) to 'u_NCO/square_wave_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[6]' (FDSE) to 'u_NCO/square_wave_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[7]' (FDSE) to 'u_NCO/square_wave_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[8]' (FDSE) to 'u_NCO/square_wave_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[9]' (FDSE) to 'u_NCO/square_wave_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[10]' (FDSE) to 'u_NCO/square_wave_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[11]' (FDSE) to 'u_NCO/square_wave_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[12]' (FDSE) to 'u_NCO/square_wave_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_NCO/square_wave_reg[13]' (FDSE) to 'u_NCO/square_wave_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_NCO/\triangle_wave_reg[15] )
WARNING: [Synth 8-3332] Sequential element (triangle_wave_reg[15]) is unused and will be removed from module NCO.
WARNING: [Synth 8-3332] Sequential element (square_wave_reg[0]) is unused and will be removed from module NCO.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 791.742 ; gain = 483.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|SineLUT     | p_0_out    | 1024x16       | LUT            | 
|NCO         | addr_reg   | 1024x16       | Block RAM      | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u_NCO/i_0/addr_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 791.742 ; gain = 483.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 791.742 ; gain = 483.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u_NCO/addr_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ila_0_bbox_1 |     1|
|2     |vio_0_bbox_0 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |     8|
|5     |LUT1         |     1|
|6     |LUT2         |    47|
|7     |LUT3         |     2|
|8     |LUT5         |     2|
|9     |LUT6         |    14|
|10    |RAMB18E1     |     1|
|11    |FDRE         |    97|
|12    |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+--------------+--------+------+
|      |Instance      |Module  |Cells |
+------+--------------+--------+------+
|1     |top           |        |   209|
|2     |  u_NCO       |NCO     |   172|
|3     |    u_SineLUT |SineLUT |    33|
+------+--------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 799.918 ; gain = 163.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 799.918 ; gain = 491.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 812.438 ; gain = 508.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/uba_abraham/CLP/Codigos/sinewave_ILA/Sintesis/project_2.runs/synth_1/NCO_Testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NCO_Testbench_utilization_synth.rpt -pb NCO_Testbench_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 812.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 07:43:55 2024...
