INFO-FLOW: Workspace /home/bitstreambard/dma_ps/hls/dma_ps/solution1 opened at Mon Apr 08 23:45:25 IST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 2.8 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.52 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.62 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.71 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
Execute   source ./dma_ps/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
Execute     set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.434 MB.
Execute       set_directive_top acti_proc -name=acti_proc 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'dma_ps.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dma_ps.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang dma_ps.cpp -foptimization-record-file=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.cpp.clang.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/clang.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.65 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/all.directive.json -fix-errors /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.14 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 6.46 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.clang.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.89 seconds. CPU system time: 1.04 seconds. Elapsed time: 21.07 seconds; current allocated memory: 264.270 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dma_ps.g.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.0.bc > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.46 sec.
Execute       run_link_or_opt -opt -out /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=acti_proc -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=acti_proc -reflow-float-conversion -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.63 sec.
Execute       run_link_or_opt -out /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=acti_proc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=acti_proc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=acti_proc -mllvm -hls-db-dir -mllvm /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e 2> /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 594 Compile/Link /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 594 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 665 Unroll/Inline (step 1) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 576 Unroll/Inline (step 2) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 576 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 558 Unroll/Inline (step 3) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 550 Unroll/Inline (step 4) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 550 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,532 Array/Struct (step 1) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,532 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,358 Array/Struct (step 2) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,358 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,887 Array/Struct (step 3) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,887 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,225 Array/Struct (step 4) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,225 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,764 Array/Struct (step 5) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,764 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,170 Performance (step 1) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,170 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,535 Performance (step 2) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,535 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,535 Performance (step 3) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,535 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,535 Performance (step 4) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,535 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,591 HW Transforms (step 1) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,591 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,224 HW Transforms (step 2) /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,224 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'insts' for cosimulation. (dma_ps.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'mem' for cosimulation. (dma_ps.cpp:79:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_9' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:55:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_9' (dma_ps.cpp:55:24) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'activ(hls::vector<float, 16ul>*, int, int, int)' (dma_ps.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'matmul(hls::vector<float, 16ul>*, int, int, int, int)' (dma_ps.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to 'AB_block': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (dma_ps.cpp:23:4)
INFO: [HLS 214-248] Applying array_partition to 'B_line': Complete partitioning on dimension 1. (dma_ps.cpp:24:4)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (dma_ps.cpp:79:0)
INFO: [HLS 214-241] Aggregating scalar variable 'temp' with compact=bit mode in 512-bits (dma_ps.cpp:4:5)
INFO: [HLS 214-241] Aggregating scalar variable 'AB_temp' with compact=bit mode in 512-bits (dma_ps.cpp:67:8)
INFO: [HLS 214-241] Aggregating scalar variable 'Atemp' with compact=bit mode in 512-bits (dma_ps.cpp:54:5)
INFO: [HLS 214-241] Aggregating scalar variable 'B_temp' with compact=bit mode in 512-bits (dma_ps.cpp:22:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_10> at dma_ps.cpp:64:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_4> at dma_ps.cpp:35:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LBB> at dma_ps.cpp:5:7 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_11' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:68:23)
INFO: [HLS 214-291] Loop 'LAA' is marked as complete unroll implied by the pipeline pragma (dma_ps.cpp:9:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_11' (dma_ps.cpp:68:23) in function 'matmul' completely with a factor of 16 (dma_ps.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'LAA' (dma_ps.cpp:9:8) in function 'activ' completely with a factor of 16 (dma_ps.cpp:3:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.44 seconds; current allocated memory: 265.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 265.938 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top acti_proc -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.0.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.58 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 272.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.1.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.24 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 275.992 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.g.1.bc to /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.o.1.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 1.28 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 306.438 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.o.2.bc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_3'(dma_ps.cpp:33:21) and 'VITIS_LOOP_35_4'(dma_ps.cpp:35:22) in function 'matmul' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_3' (dma_ps.cpp:33:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (dma_ps.cpp:40:21) in function 'matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (dma_ps.cpp:29:19) in function 'matmul'.
Execute           auto_get_db
Command         transform done; 1.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 382.621 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.86 sec.
Command     elaborate done; 32.37 sec.
Execute     ap_eval exec zip -j /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'acti_proc' ...
Execute       ap_set_top_model acti_proc 
Execute       get_model_list acti_proc -filter all-wo-channel -topdown 
Execute       preproc_iomode -model acti_proc 
Execute       preproc_iomode -model activ 
Execute       preproc_iomode -model matmul 
Execute       preproc_iomode -model matmul_Pipeline_VITIS_LOOP_64_10 
Execute       preproc_iomode -model matmul_Pipeline_VITIS_LOOP_51_8 
Execute       preproc_iomode -model matmul_Pipeline_VITIS_LOOP_45_7 
Execute       preproc_iomode -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Execute       get_model_list acti_proc -filter all-wo-channel 
INFO-FLOW: Model list for configure: matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 matmul_Pipeline_VITIS_LOOP_45_7 matmul_Pipeline_VITIS_LOOP_51_8 matmul_Pipeline_VITIS_LOOP_64_10 matmul activ acti_proc
INFO-FLOW: Configuring Module : matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 ...
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Execute       apply_spec_resource_limit matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
INFO-FLOW: Configuring Module : matmul_Pipeline_VITIS_LOOP_45_7 ...
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_45_7 
Execute       apply_spec_resource_limit matmul_Pipeline_VITIS_LOOP_45_7 
INFO-FLOW: Configuring Module : matmul_Pipeline_VITIS_LOOP_51_8 ...
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_51_8 
Execute       apply_spec_resource_limit matmul_Pipeline_VITIS_LOOP_51_8 
INFO-FLOW: Configuring Module : matmul_Pipeline_VITIS_LOOP_64_10 ...
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_64_10 
Execute       apply_spec_resource_limit matmul_Pipeline_VITIS_LOOP_64_10 
INFO-FLOW: Configuring Module : matmul ...
Execute       set_default_model matmul 
Execute       apply_spec_resource_limit matmul 
INFO-FLOW: Configuring Module : activ ...
Execute       set_default_model activ 
Execute       apply_spec_resource_limit activ 
INFO-FLOW: Configuring Module : acti_proc ...
Execute       set_default_model acti_proc 
Execute       apply_spec_resource_limit acti_proc 
INFO-FLOW: Model list for preprocess: matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 matmul_Pipeline_VITIS_LOOP_45_7 matmul_Pipeline_VITIS_LOOP_51_8 matmul_Pipeline_VITIS_LOOP_64_10 matmul activ acti_proc
INFO-FLOW: Preprocessing Module: matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 ...
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Execute       cdfg_preprocess -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Command       cdfg_preprocess done; 0.58 sec.
Execute       rtl_gen_preprocess matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
INFO-FLOW: Preprocessing Module: matmul_Pipeline_VITIS_LOOP_45_7 ...
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_45_7 
Execute       cdfg_preprocess -model matmul_Pipeline_VITIS_LOOP_45_7 
Execute       rtl_gen_preprocess matmul_Pipeline_VITIS_LOOP_45_7 
INFO-FLOW: Preprocessing Module: matmul_Pipeline_VITIS_LOOP_51_8 ...
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_51_8 
Execute       cdfg_preprocess -model matmul_Pipeline_VITIS_LOOP_51_8 
Command       cdfg_preprocess done; 0.57 sec.
Execute       rtl_gen_preprocess matmul_Pipeline_VITIS_LOOP_51_8 
INFO-FLOW: Preprocessing Module: matmul_Pipeline_VITIS_LOOP_64_10 ...
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_64_10 
Execute       cdfg_preprocess -model matmul_Pipeline_VITIS_LOOP_64_10 
Execute       rtl_gen_preprocess matmul_Pipeline_VITIS_LOOP_64_10 
INFO-FLOW: Preprocessing Module: matmul ...
Execute       set_default_model matmul 
Execute       cdfg_preprocess -model matmul 
Command       cdfg_preprocess done; 0.4 sec.
Execute       rtl_gen_preprocess matmul 
INFO-FLOW: Preprocessing Module: activ ...
Execute       set_default_model activ 
Execute       cdfg_preprocess -model activ 
Execute       rtl_gen_preprocess activ 
INFO-FLOW: Preprocessing Module: acti_proc ...
Execute       set_default_model acti_proc 
Execute       cdfg_preprocess -model acti_proc 
Execute       rtl_gen_preprocess acti_proc 
INFO-FLOW: Model list for synthesis: matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 matmul_Pipeline_VITIS_LOOP_45_7 matmul_Pipeline_VITIS_LOOP_51_8 matmul_Pipeline_VITIS_LOOP_64_10 matmul activ acti_proc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Execute       schedule -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_33_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.9 seconds; current allocated memory: 400.371 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Execute       bind -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 400.371 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.bind.adb -f 
INFO-FLOW: Finish binding matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_45_7 
Execute       schedule -model matmul_Pipeline_VITIS_LOOP_45_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 400.371 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_Pipeline_VITIS_LOOP_45_7.
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_45_7 
Execute       bind -model matmul_Pipeline_VITIS_LOOP_45_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 400.371 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.bind.adb -f 
INFO-FLOW: Finish binding matmul_Pipeline_VITIS_LOOP_45_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_51_8 
Execute       schedule -model matmul_Pipeline_VITIS_LOOP_51_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_8'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_51_8' (loop 'VITIS_LOOP_51_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('mux_case_0_write_ln58', dma_ps.cpp:58) of variable 'AB_block', dma_ps.cpp:58 on local variable 'mux_case_0' and 'load' operation 32 bit ('mux_case_0_load_1', dma_ps.cpp:58) on local variable 'mux_case_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 23, loop 'VITIS_LOOP_51_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 410.531 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_Pipeline_VITIS_LOOP_51_8.
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_51_8 
Execute       bind -model matmul_Pipeline_VITIS_LOOP_51_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 410.531 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.bind.adb -f 
INFO-FLOW: Finish binding matmul_Pipeline_VITIS_LOOP_51_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_64_10 
Execute       schedule -model matmul_Pipeline_VITIS_LOOP_64_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln67_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_10'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'matmul_Pipeline_VITIS_LOOP_64_10' (loop 'VITIS_LOOP_64_10'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between bus response operation ('mem_addr_resp', dma_ps.cpp:72) on port 'mem' (dma_ps.cpp:72) and bus request operation ('mem_load_req', dma_ps.cpp:67) on port 'mem' (dma_ps.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 23, loop 'VITIS_LOOP_64_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 410.883 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.sched.adb -f 
INFO-FLOW: Finish scheduling matmul_Pipeline_VITIS_LOOP_64_10.
Execute       set_default_model matmul_Pipeline_VITIS_LOOP_64_10 
Execute       bind -model matmul_Pipeline_VITIS_LOOP_64_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 411.234 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.bind.adb -f 
INFO-FLOW: Finish binding matmul_Pipeline_VITIS_LOOP_64_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matmul 
Execute       schedule -model matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln44_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 432.719 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.
Execute       set_default_model matmul 
Execute       bind -model matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 432.719 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.bind.adb -f 
INFO-FLOW: Finish binding matmul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model activ 
Execute       schedule -model activ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LBB'.
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
WARNING: [HLS 200-880] The II Violation in module 'activ' (loop 'LBB'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus response operation ('mem_addr_3_resp', dma_ps.cpp:15) on port 'mem' (dma_ps.cpp:15) and bus request operation ('mem_load_req', dma_ps.cpp:8) on port 'mem' (dma_ps.cpp:8).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'LBB'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 432.719 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.sched.adb -f 
INFO-FLOW: Finish scheduling activ.
Execute       set_default_model activ 
Execute       bind -model activ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 432.719 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.bind.adb -f 
INFO-FLOW: Finish binding activ.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model acti_proc 
Execute       schedule -model acti_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 432.719 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.sched.adb -f 
INFO-FLOW: Finish scheduling acti_proc.
Execute       set_default_model acti_proc 
Execute       bind -model acti_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 432.719 MB.
Execute       syn_report -verbosereport -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.bind.adb -f 
INFO-FLOW: Finish binding acti_proc.
Execute       get_model_list acti_proc -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Execute       rtl_gen_preprocess matmul_Pipeline_VITIS_LOOP_45_7 
Execute       rtl_gen_preprocess matmul_Pipeline_VITIS_LOOP_51_8 
Execute       rtl_gen_preprocess matmul_Pipeline_VITIS_LOOP_64_10 
Execute       rtl_gen_preprocess matmul 
Execute       rtl_gen_preprocess activ 
Execute       rtl_gen_preprocess acti_proc 
INFO-FLOW: Model list for RTL generation: matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 matmul_Pipeline_VITIS_LOOP_45_7 matmul_Pipeline_VITIS_LOOP_51_8 matmul_Pipeline_VITIS_LOOP_64_10 matmul activ acti_proc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -top_prefix acti_proc_ -sub_prefix acti_proc_ -mg_file /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4' is 8449 from HDL expression: ((icmp_ln33_fu_6752_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 435.461 MB.
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -style xilinx -f -lang vhdl -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/vhdl/acti_proc_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Execute       gen_rtl matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -style xilinx -f -lang vlog -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/verilog/acti_proc_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
Execute       syn_report -csynth -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -f -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.adb 
Execute       db_write -model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -bindview -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 -p /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_45_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_Pipeline_VITIS_LOOP_45_7 -top_prefix acti_proc_ -sub_prefix acti_proc_ -mg_file /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_45_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 469.922 MB.
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_Pipeline_VITIS_LOOP_45_7 -style xilinx -f -lang vhdl -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/vhdl/acti_proc_matmul_Pipeline_VITIS_LOOP_45_7 
Execute       gen_rtl matmul_Pipeline_VITIS_LOOP_45_7 -style xilinx -f -lang vlog -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/verilog/acti_proc_matmul_Pipeline_VITIS_LOOP_45_7 
Execute       syn_report -csynth -model matmul_Pipeline_VITIS_LOOP_45_7 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_Pipeline_VITIS_LOOP_45_7_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model matmul_Pipeline_VITIS_LOOP_45_7 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_Pipeline_VITIS_LOOP_45_7_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model matmul_Pipeline_VITIS_LOOP_45_7 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model matmul_Pipeline_VITIS_LOOP_45_7 -f -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.adb 
Execute       db_write -model matmul_Pipeline_VITIS_LOOP_45_7 -bindview -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_Pipeline_VITIS_LOOP_45_7 -p /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_51_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_Pipeline_VITIS_LOOP_51_8 -top_prefix acti_proc_ -sub_prefix acti_proc_ -mg_file /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_51_8' pipeline 'VITIS_LOOP_51_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_Pipeline_VITIS_LOOP_51_8' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln51_reg_13496_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_51_8'.
Command       create_rtl_model done; 0.61 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 480.535 MB.
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_Pipeline_VITIS_LOOP_51_8 -style xilinx -f -lang vhdl -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/vhdl/acti_proc_matmul_Pipeline_VITIS_LOOP_51_8 
Execute       gen_rtl matmul_Pipeline_VITIS_LOOP_51_8 -style xilinx -f -lang vlog -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/verilog/acti_proc_matmul_Pipeline_VITIS_LOOP_51_8 
Execute       syn_report -csynth -model matmul_Pipeline_VITIS_LOOP_51_8 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_Pipeline_VITIS_LOOP_51_8_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model matmul_Pipeline_VITIS_LOOP_51_8 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_Pipeline_VITIS_LOOP_51_8_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model matmul_Pipeline_VITIS_LOOP_51_8 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model matmul_Pipeline_VITIS_LOOP_51_8 -f -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.adb 
Execute       db_write -model matmul_Pipeline_VITIS_LOOP_51_8 -bindview -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_Pipeline_VITIS_LOOP_51_8 -p /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_Pipeline_VITIS_LOOP_64_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul_Pipeline_VITIS_LOOP_64_10 -top_prefix acti_proc_ -sub_prefix acti_proc_ -mg_file /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_Pipeline_VITIS_LOOP_64_10' pipeline 'VITIS_LOOP_64_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_Pipeline_VITIS_LOOP_64_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 513.949 MB.
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul_Pipeline_VITIS_LOOP_64_10 -style xilinx -f -lang vhdl -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/vhdl/acti_proc_matmul_Pipeline_VITIS_LOOP_64_10 
Execute       gen_rtl matmul_Pipeline_VITIS_LOOP_64_10 -style xilinx -f -lang vlog -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/verilog/acti_proc_matmul_Pipeline_VITIS_LOOP_64_10 
Execute       syn_report -csynth -model matmul_Pipeline_VITIS_LOOP_64_10 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_Pipeline_VITIS_LOOP_64_10_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model matmul_Pipeline_VITIS_LOOP_64_10 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_Pipeline_VITIS_LOOP_64_10_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model matmul_Pipeline_VITIS_LOOP_64_10 -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model matmul_Pipeline_VITIS_LOOP_64_10 -f -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.adb 
Execute       db_write -model matmul_Pipeline_VITIS_LOOP_64_10 -bindview -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul_Pipeline_VITIS_LOOP_64_10 -p /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model matmul -top_prefix acti_proc_ -sub_prefix acti_proc_ -mg_file /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul' is 8301 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_13ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 535.406 MB.
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute       gen_rtl matmul -style xilinx -f -lang vhdl -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/vhdl/acti_proc_matmul 
Execute       gen_rtl matmul -style xilinx -f -lang vlog -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/verilog/acti_proc_matmul 
Execute       syn_report -csynth -model matmul -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model matmul -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/matmul_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model matmul -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model matmul -f -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.adb 
Execute       db_write -model matmul -bindview -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info matmul -p /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model activ -top_prefix acti_proc_ -sub_prefix acti_proc_ -mg_file /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activ' pipeline 'LBB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 565.004 MB.
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute       gen_rtl activ -style xilinx -f -lang vhdl -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/vhdl/acti_proc_activ 
Execute       gen_rtl activ -style xilinx -f -lang vlog -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/verilog/acti_proc_activ 
Execute       syn_report -csynth -model activ -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/activ_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model activ -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/activ_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model activ -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model activ -f -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.adb 
Execute       db_write -model activ -bindview -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info activ -p /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acti_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model acti_proc -top_prefix  -sub_prefix acti_proc_ -mg_file /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/imem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/insts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'acti_proc/mem_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'acti_proc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'insts', 'mem_offset' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'acti_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 570.715 MB.
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute       gen_rtl acti_proc -istop -style xilinx -f -lang vhdl -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/vhdl/acti_proc 
Execute       gen_rtl acti_proc -istop -style xilinx -f -lang vlog -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/verilog/acti_proc 
Execute       syn_report -csynth -model acti_proc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/acti_proc_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model acti_proc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/acti_proc_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model acti_proc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model acti_proc -f -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.adb 
Execute       db_write -model acti_proc -bindview -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info acti_proc -p /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc 
Execute       export_constraint_db -f -tool general -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.constraint.tcl 
Execute       syn_report -designview -model acti_proc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.design.xml 
Execute       syn_report -csynthDesign -model acti_proc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth.rpt -MHOut /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model acti_proc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model acti_proc -o /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.protoinst 
Execute       sc_get_clocks acti_proc 
Execute       sc_get_portdomain acti_proc 
INFO-FLOW: Model list for RTL component generation: matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 matmul_Pipeline_VITIS_LOOP_45_7 matmul_Pipeline_VITIS_LOOP_51_8 matmul_Pipeline_VITIS_LOOP_64_10 matmul activ acti_proc
INFO-FLOW: Handling components in module [matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4] ... 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.compgen.tcl 
INFO-FLOW: Found component acti_proc_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_Pipeline_VITIS_LOOP_45_7] ... 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.compgen.tcl 
INFO-FLOW: Found component acti_proc_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_Pipeline_VITIS_LOOP_51_8] ... 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.compgen.tcl 
INFO-FLOW: Found component acti_proc_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model acti_proc_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component acti_proc_sparsemux_33_4_32_1_1.
INFO-FLOW: Append model acti_proc_sparsemux_33_4_32_1_1
INFO-FLOW: Found component acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1.
INFO-FLOW: Append model acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1
INFO-FLOW: Found component acti_proc_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_Pipeline_VITIS_LOOP_64_10] ... 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.compgen.tcl 
INFO-FLOW: Found component acti_proc_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul] ... 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.compgen.tcl 
INFO-FLOW: Found component acti_proc_mul_13ns_13ns_26_1_1.
INFO-FLOW: Append model acti_proc_mul_13ns_13ns_26_1_1
INFO-FLOW: Found component acti_proc_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component acti_proc_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component acti_proc_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component acti_proc_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component acti_proc_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component acti_proc_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Handling components in module [activ] ... 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.compgen.tcl 
INFO-FLOW: Found component acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component acti_proc_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [acti_proc] ... 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.tcl 
INFO-FLOW: Found component acti_proc_imem_m_axi.
INFO-FLOW: Append model acti_proc_imem_m_axi
INFO-FLOW: Found component acti_proc_mem_m_axi.
INFO-FLOW: Append model acti_proc_mem_m_axi
INFO-FLOW: Found component acti_proc_control_s_axi.
INFO-FLOW: Append model acti_proc_control_s_axi
INFO-FLOW: Append model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4
INFO-FLOW: Append model matmul_Pipeline_VITIS_LOOP_45_7
INFO-FLOW: Append model matmul_Pipeline_VITIS_LOOP_51_8
INFO-FLOW: Append model matmul_Pipeline_VITIS_LOOP_64_10
INFO-FLOW: Append model matmul
INFO-FLOW: Append model activ
INFO-FLOW: Append model acti_proc
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: acti_proc_flow_control_loop_pipe_sequential_init acti_proc_flow_control_loop_pipe_sequential_init acti_proc_fmul_32ns_32ns_32_3_max_dsp_1 acti_proc_sparsemux_33_4_32_1_1 acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1 acti_proc_flow_control_loop_pipe_sequential_init acti_proc_flow_control_loop_pipe_sequential_init acti_proc_mul_13ns_13ns_26_1_1 acti_proc_fadd_32ns_32ns_32_4_full_dsp_1 acti_proc_fadd_32ns_32ns_32_4_full_dsp_1 acti_proc_fadd_32ns_32ns_32_4_full_dsp_1 acti_proc_fadd_32ns_32ns_32_4_full_dsp_1 acti_proc_fadd_32ns_32ns_32_4_full_dsp_1 acti_proc_fadd_32ns_32ns_32_4_full_dsp_1 acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1 acti_proc_flow_control_loop_pipe_sequential_init acti_proc_imem_m_axi acti_proc_mem_m_axi acti_proc_control_s_axi matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 matmul_Pipeline_VITIS_LOOP_45_7 matmul_Pipeline_VITIS_LOOP_51_8 matmul_Pipeline_VITIS_LOOP_64_10 matmul activ acti_proc
INFO-FLOW: Generating /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model acti_proc_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model acti_proc_sparsemux_33_4_32_1_1
INFO-FLOW: To file: write model acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1
INFO-FLOW: To file: write model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model acti_proc_mul_13ns_13ns_26_1_1
INFO-FLOW: To file: write model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model acti_proc_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model acti_proc_imem_m_axi
INFO-FLOW: To file: write model acti_proc_mem_m_axi
INFO-FLOW: To file: write model acti_proc_control_s_axi
INFO-FLOW: To file: write model matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4
INFO-FLOW: To file: write model matmul_Pipeline_VITIS_LOOP_45_7
INFO-FLOW: To file: write model matmul_Pipeline_VITIS_LOOP_51_8
INFO-FLOW: To file: write model matmul_Pipeline_VITIS_LOOP_64_10
INFO-FLOW: To file: write model matmul
INFO-FLOW: To file: write model activ
INFO-FLOW: To file: write model acti_proc
INFO-FLOW: Generating /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/vhdl' dstVlogDir='/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/vlog' tclDir='/home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db' modelList='acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_fmul_32ns_32ns_32_3_max_dsp_1
acti_proc_sparsemux_33_4_32_1_1
acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_mul_13ns_13ns_26_1_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_imem_m_axi
acti_proc_mem_m_axi
acti_proc_control_s_axi
matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4
matmul_Pipeline_VITIS_LOOP_45_7
matmul_Pipeline_VITIS_LOOP_51_8
matmul_Pipeline_VITIS_LOOP_64_10
matmul
activ
acti_proc
' expOnly='0'
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.compgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.compgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.compgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.compgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.compgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 574.844 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='acti_proc_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/bitstreambard/dma_ps/hls/dma_ps/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_fmul_32ns_32ns_32_3_max_dsp_1
acti_proc_sparsemux_33_4_32_1_1
acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_mul_13ns_13ns_26_1_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_imem_m_axi
acti_proc_mem_m_axi
acti_proc_control_s_axi
matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4
matmul_Pipeline_VITIS_LOOP_45_7
matmul_Pipeline_VITIS_LOOP_51_8
matmul_Pipeline_VITIS_LOOP_64_10
matmul
activ
acti_proc
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.tbgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.tbgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.tbgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.tbgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.tbgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.constraint.tcl 
Execute       sc_get_clocks acti_proc 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME imem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME imem DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME mem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME mem DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST acti_proc MODULE2INSTS {acti_proc acti_proc matmul grp_matmul_fu_152 matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 grp_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4_fu_5945 matmul_Pipeline_VITIS_LOOP_64_10 grp_matmul_Pipeline_VITIS_LOOP_64_10_fu_6461 matmul_Pipeline_VITIS_LOOP_45_7 grp_matmul_Pipeline_VITIS_LOOP_45_7_fu_6984 matmul_Pipeline_VITIS_LOOP_51_8 grp_matmul_Pipeline_VITIS_LOOP_51_8_fu_7021 activ grp_activ_fu_163} INST2MODULE {acti_proc acti_proc grp_matmul_fu_152 matmul grp_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4_fu_5945 matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 grp_matmul_Pipeline_VITIS_LOOP_64_10_fu_6461 matmul_Pipeline_VITIS_LOOP_64_10 grp_matmul_Pipeline_VITIS_LOOP_45_7_fu_6984 matmul_Pipeline_VITIS_LOOP_45_7 grp_matmul_Pipeline_VITIS_LOOP_51_8_fu_7021 matmul_Pipeline_VITIS_LOOP_51_8 grp_activ_fu_163 activ} INSTDATA {acti_proc {DEPTH 1 CHILDREN {grp_matmul_fu_152 grp_activ_fu_163}} grp_matmul_fu_152 {DEPTH 2 CHILDREN {grp_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4_fu_5945 grp_matmul_Pipeline_VITIS_LOOP_64_10_fu_6461 grp_matmul_Pipeline_VITIS_LOOP_45_7_fu_6984 grp_matmul_Pipeline_VITIS_LOOP_51_8_fu_7021}} grp_matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4_fu_5945 {DEPTH 3 CHILDREN {}} grp_matmul_Pipeline_VITIS_LOOP_64_10_fu_6461 {DEPTH 3 CHILDREN {}} grp_matmul_Pipeline_VITIS_LOOP_45_7_fu_6984 {DEPTH 3 CHILDREN {}} grp_matmul_Pipeline_VITIS_LOOP_51_8_fu_7021 {DEPTH 3 CHILDREN {}} grp_activ_fu_163 {DEPTH 2 CHILDREN {}}} MODULEDATA {matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_6758_p2 SOURCE dma_ps.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_33_3_VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_6784_p2 SOURCE dma_ps.cpp:33 VARIABLE add_ln33_1 LOOP VITIS_LOOP_33_3_VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_8086_p2 SOURCE dma_ps.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_33_3_VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_Pipeline_VITIS_LOOP_45_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_502_p2 SOURCE dma_ps.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_Pipeline_VITIS_LOOP_51_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_7026_p2 SOURCE dma_ps.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U574 SOURCE dma_ps.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U574 SOURCE dma_ps.cpp:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U574 SOURCE dma_ps.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_7044_p2 SOURCE dma_ps.cpp:54 VARIABLE add_ln54_2 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_7060_p2 SOURCE dma_ps.cpp:54 VARIABLE add_ln54_3 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U552 SOURCE dma_ps.cpp:58 VARIABLE mul LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U553 SOURCE dma_ps.cpp:58 VARIABLE mul62_1 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U554 SOURCE dma_ps.cpp:58 VARIABLE mul62_2 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U555 SOURCE dma_ps.cpp:58 VARIABLE mul62_3 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U556 SOURCE dma_ps.cpp:58 VARIABLE mul62_4 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U557 SOURCE dma_ps.cpp:58 VARIABLE mul62_5 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U552 SOURCE dma_ps.cpp:58 VARIABLE mul62_6 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U553 SOURCE dma_ps.cpp:58 VARIABLE mul62_7 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U554 SOURCE dma_ps.cpp:58 VARIABLE mul62_8 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U555 SOURCE dma_ps.cpp:58 VARIABLE mul62_9 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U556 SOURCE dma_ps.cpp:58 VARIABLE mul62_s LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U557 SOURCE dma_ps.cpp:58 VARIABLE mul62_10 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U552 SOURCE dma_ps.cpp:58 VARIABLE mul62_11 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U553 SOURCE dma_ps.cpp:58 VARIABLE mul62_12 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U554 SOURCE dma_ps.cpp:58 VARIABLE mul62_13 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U555 SOURCE dma_ps.cpp:58 VARIABLE mul62_14 LOOP VITIS_LOOP_51_8 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}}} AREA {DSP 19 BRAM 0 URAM 0}} matmul_Pipeline_VITIS_LOOP_64_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_2370_p2 SOURCE dma_ps.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1145 SOURCE dma_ps.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1145 SOURCE dma_ps.cpp:67 VARIABLE mul_ln67 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1145 SOURCE dma_ps.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_2_fu_3541_p2 SOURCE dma_ps.cpp:67 VARIABLE add_ln67_2 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_3_fu_3557_p2 SOURCE dma_ps.cpp:67 VARIABLE add_ln67_3 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1119 SOURCE dma_ps.cpp:70 VARIABLE add103_6 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1120 SOURCE dma_ps.cpp:70 VARIABLE add103_7 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1121 SOURCE dma_ps.cpp:70 VARIABLE add103_8 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1122 SOURCE dma_ps.cpp:70 VARIABLE add103_9 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1123 SOURCE dma_ps.cpp:70 VARIABLE add103_s LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1124 SOURCE dma_ps.cpp:70 VARIABLE add103_10 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1125 SOURCE dma_ps.cpp:70 VARIABLE add103_11 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1126 SOURCE dma_ps.cpp:70 VARIABLE add103_12 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1127 SOURCE dma_ps.cpp:70 VARIABLE add103_13 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1128 SOURCE dma_ps.cpp:70 VARIABLE add103_14 LOOP VITIS_LOOP_64_10 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 21 BRAM 0 URAM 0}} matmul {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13ns_13ns_26_1_1_U1408 SOURCE {} VARIABLE bound46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_7866_p2 SOURCE dma_ps.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_8915_p2 SOURCE dma_ps.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_9714_p2 SOURCE dma_ps.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_5_VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_9734_p2 SOURCE dma_ps.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_5_VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1409 SOURCE dma_ps.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_40_5_VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1409 SOURCE dma_ps.cpp:44 VARIABLE mul_ln44 LOOP VITIS_LOOP_40_5_VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1410 SOURCE dma_ps.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_40_5_VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_11068_p2 SOURCE dma_ps.cpp:44 VARIABLE add_ln44_2 LOOP VITIS_LOOP_40_5_VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1412 SOURCE dma_ps.cpp:44 VARIABLE add_ln44_3 LOOP VITIS_LOOP_40_5_VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_9764_p2 SOURCE dma_ps.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_40_5_VITIS_LOOP_42_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_9770_p2 SOURCE dma_ps.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 54 BRAM 0 URAM 0}} activ {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5_fu_396_p2 SOURCE dma_ps.cpp:5 VARIABLE add_ln5 LOOP LBB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_406_p2 SOURCE dma_ps.cpp:8 VARIABLE add_ln8 LOOP LBB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_1_fu_424_p2 SOURCE dma_ps.cpp:8 VARIABLE add_ln8_1 LOOP LBB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_440_p2 SOURCE dma_ps.cpp:15 VARIABLE add_ln15 LOOP LBB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_458_p2 SOURCE dma_ps.cpp:15 VARIABLE add_ln15_1 LOOP LBB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} acti_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_187_p2 SOURCE dma_ps.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_205_p2 SOURCE dma_ps.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_85_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 54 BRAM 66 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 594.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for acti_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for acti_proc.
Execute       syn_report -model acti_proc -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
Command     autosyn done; 13.37 sec.
Command   csynth_design done; 45.84 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40.66 seconds. CPU system time: 1.94 seconds. Elapsed time: 45.84 seconds; current allocated memory: 335.664 MB.
Command ap_source done; 46.73 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/bitstreambard/dma_ps/hls/dma_ps/solution1 opened at Mon Apr 08 23:46:44 IST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 2.8 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.54 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.63 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.73 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
Execute   source ./dma_ps/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
Execute     set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.58 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.91 seconds. CPU system time: 0.68 seconds. Elapsed time: 11.58 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 12.49 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/bitstreambard/dma_ps/hls/dma_ps/solution1 opened at Mon Apr 08 23:47:15 IST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 2.8 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.48 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.58 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.66 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
Execute   source ./dma_ps/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
Execute     set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=acti_proc xml_exists=0
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to acti_proc
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=26 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_fmul_32ns_32ns_32_3_max_dsp_1
acti_proc_sparsemux_33_4_32_1_1
acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_mul_13ns_13ns_26_1_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_imem_m_axi
acti_proc_mem_m_axi
acti_proc_control_s_axi
matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4
matmul_Pipeline_VITIS_LOOP_45_7
matmul_Pipeline_VITIS_LOOP_51_8
matmul_Pipeline_VITIS_LOOP_64_10
matmul
activ
acti_proc
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.constraint.tcl 
Execute     sc_get_clocks acti_proc 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to acti_proc
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=acti_proc
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.constraint.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s dma_ps/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
Command   export_design done; 18.31 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.37 seconds. CPU system time: 0.6 seconds. Elapsed time: 18.31 seconds; current allocated memory: 11.695 MB.
Command ap_source done; 19.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/bitstreambard/dma_ps/hls/dma_ps/solution1 opened at Mon Apr 08 23:48:31 IST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 2.8 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.51 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.61 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.69 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
Execute   source ./dma_ps/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
Execute     set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=acti_proc xml_exists=1
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to acti_proc
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=26 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_fmul_32ns_32ns_32_3_max_dsp_1
acti_proc_sparsemux_33_4_32_1_1
acti_proc_ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_mul_13ns_13ns_26_1_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fadd_32ns_32ns_32_4_full_dsp_1
acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1
acti_proc_flow_control_loop_pipe_sequential_init
acti_proc_imem_m_axi
acti_proc_mem_m_axi
acti_proc_control_s_axi
matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4
matmul_Pipeline_VITIS_LOOP_45_7
matmul_Pipeline_VITIS_LOOP_51_8
matmul_Pipeline_VITIS_LOOP_64_10
matmul
activ
acti_proc
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_45_7.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_51_8.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul_Pipeline_VITIS_LOOP_64_10.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/matmul.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/activ.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.constraint.tcl 
Execute     sc_get_clocks acti_proc 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/misc/acti_proc_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to acti_proc
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.compgen.dataonly.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=acti_proc
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.rtl_wrap.cfg.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.constraint.tcl 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/acti_proc.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/bitstreambard/dma_ps/hls/dma_ps/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s dma_ps/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file dma_ps/solution1/impl/export.zip
Command   export_design done; 17.27 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.62 seconds. CPU system time: 0.56 seconds. Elapsed time: 17.27 seconds; current allocated memory: 11.750 MB.
Command ap_source done; 18.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/bitstreambard/dma_ps/hls/dma_ps/solution1 opened at Tue Apr 09 00:22:11 IST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 2.8 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.8ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 13.44 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.78 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 14.22 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 14.65 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 28% 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 28% 
Execute   source ./dma_ps/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dma_ps/solution1/directives.tcl
Execute     set_directive_top -name acti_proc acti_proc 
INFO: [HLS 200-1510] Running: set_directive_top -name acti_proc acti_proc 
Command   ap_source done; 0.14 sec.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/bitstreambard/dma_ps/hls/dma_ps/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 17.01 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.3 seconds. CPU system time: 0.34 seconds. Elapsed time: 17.02 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 31.98 sec.
Execute cleanup_all 
