 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 00:10:25 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RF/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][0]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][0]/Q (DFFRHQX1M)                  0.51       0.51 r
  U0_RF/REG1[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  U0_ALU/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.51 r
  U0_ALU/div_42/b[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       0.51 r
  U0_ALU/div_42/U88/Y (INVX4M)                            0.14       0.65 f
  U0_ALU/div_42/U80/Y (XOR2X2M)                           0.18       0.83 r
  U0_ALU/div_42/U130/Y (MXI2X6M)                          0.15       0.97 f
  U0_ALU/div_42/U70/Y (CLKNAND2X2M)                       0.07       1.05 r
  U0_ALU/div_42/U79/Y (NAND3X2M)                          0.11       1.16 f
  U0_ALU/div_42/U41/Y (NAND2X4M)                          0.09       1.24 r
  U0_ALU/div_42/U39/Y (INVX6M)                            0.04       1.29 f
  U0_ALU/div_42/U81/Y (MX2X4M)                            0.21       1.50 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       1.87 r
  U0_ALU/div_42/U31/Y (INVX3M)                            0.03       1.90 f
  U0_ALU/div_42/U71/Y (NOR2X2M)                           0.13       2.04 r
  U0_ALU/div_42/U65/Y (MXI2X2M)                           0.16       2.20 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX2M)
                                                          0.43       2.63 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.17       2.80 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.16       2.97 r
  U0_ALU/div_42/U46/Y (INVX2M)                            0.05       3.02 f
  U0_ALU/div_42/U28/Y (NOR2X2M)                           0.17       3.19 r
  U0_ALU/div_42/U124/Y (MX2XLM)                           0.37       3.56 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.41       3.97 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.18       4.14 r
  U0_ALU/div_42/U98/Y (CLKINVX4M)                         0.07       4.21 f
  U0_ALU/div_42/U97/Y (NOR2X4M)                           0.14       4.35 r
  U0_ALU/div_42/U96/Y (MXI2X6M)                           0.14       4.48 r
  U0_ALU/div_42/U32/Y (INVX4M)                            0.07       4.55 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.34       4.89 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.20       5.09 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX1M)
                                                          0.27       5.37 f
  U0_ALU/div_42/U19/Y (NAND2XLM)                          0.10       5.46 r
  U0_ALU/div_42/U22/Y (NAND3X1M)                          0.14       5.61 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.26       5.86 f
  U0_ALU/div_42/U48/Y (CLKINVX4M)                         0.05       5.91 r
  U0_ALU/div_42/U53/Y (NOR2X2M)                           0.05       5.97 f
  U0_ALU/div_42/U51/Y (MXI2X4M)                           0.10       6.07 r
  U0_ALU/div_42/U47/Y (INVX4M)                            0.07       6.14 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.48 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.70 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.92 f
  U0_ALU/div_42/U35/Y (NAND2X1M)                          0.08       7.00 r
  U0_ALU/div_42/U74/Y (NAND3X2M)                          0.12       7.12 f
  U0_ALU/div_42/U68/Y (CLKNAND2X2M)                       0.09       7.21 r
  U0_ALU/div_42/U40/Y (NAND3X3M)                          0.11       7.32 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.22       7.54 f
  U0_ALU/div_42/U73/Y (NOR2BX4M)                          0.15       7.68 f
  U0_ALU/div_42/U140/Y (MXI2X6M)                          0.13       7.81 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.35       8.17 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       8.39 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.61 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.22       8.83 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.22       9.05 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.22       9.27 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.21       9.48 f
  U0_ALU/div_42/quotient[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       9.48 f
  U0_ALU/U12/Y (NOR2X2M)                                  0.10       9.58 r
  U0_ALU/U168/Y (AOI211X2M)                               0.08       9.66 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       9.66 f
  data arrival time                                                  9.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.14       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_RF/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][0]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][0]/Q (DFFRHQX1M)                  0.51       0.51 r
  U0_RF/REG1[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  U0_ALU/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.51 r
  U0_ALU/div_42/b[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       0.51 r
  U0_ALU/div_42/U88/Y (INVX4M)                            0.14       0.65 f
  U0_ALU/div_42/U80/Y (XOR2X2M)                           0.18       0.83 r
  U0_ALU/div_42/U130/Y (MXI2X6M)                          0.15       0.97 f
  U0_ALU/div_42/U70/Y (CLKNAND2X2M)                       0.07       1.05 r
  U0_ALU/div_42/U79/Y (NAND3X2M)                          0.11       1.16 f
  U0_ALU/div_42/U41/Y (NAND2X4M)                          0.09       1.24 r
  U0_ALU/div_42/U39/Y (INVX6M)                            0.04       1.29 f
  U0_ALU/div_42/U81/Y (MX2X4M)                            0.21       1.50 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       1.87 r
  U0_ALU/div_42/U31/Y (INVX3M)                            0.03       1.90 f
  U0_ALU/div_42/U71/Y (NOR2X2M)                           0.13       2.04 r
  U0_ALU/div_42/U65/Y (MXI2X2M)                           0.16       2.20 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX2M)
                                                          0.43       2.63 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.17       2.80 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.16       2.97 r
  U0_ALU/div_42/U46/Y (INVX2M)                            0.05       3.02 f
  U0_ALU/div_42/U28/Y (NOR2X2M)                           0.17       3.19 r
  U0_ALU/div_42/U124/Y (MX2XLM)                           0.37       3.56 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.41       3.97 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.18       4.14 r
  U0_ALU/div_42/U98/Y (CLKINVX4M)                         0.07       4.21 f
  U0_ALU/div_42/U97/Y (NOR2X4M)                           0.14       4.35 r
  U0_ALU/div_42/U96/Y (MXI2X6M)                           0.14       4.48 r
  U0_ALU/div_42/U32/Y (INVX4M)                            0.07       4.55 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.34       4.89 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.20       5.09 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX1M)
                                                          0.27       5.37 f
  U0_ALU/div_42/U19/Y (NAND2XLM)                          0.10       5.46 r
  U0_ALU/div_42/U22/Y (NAND3X1M)                          0.14       5.61 f
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.26       5.86 f
  U0_ALU/div_42/U48/Y (CLKINVX4M)                         0.05       5.91 r
  U0_ALU/div_42/U53/Y (NOR2X2M)                           0.05       5.97 f
  U0_ALU/div_42/U51/Y (MXI2X4M)                           0.13       6.10 f
  U0_ALU/div_42/U47/Y (INVX4M)                            0.08       6.18 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.37       6.55 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.16       6.71 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.16       6.88 r
  U0_ALU/div_42/U91/Y (CLKNAND2X2M)                       0.08       6.96 f
  U0_ALU/div_42/U74/Y (NAND3X2M)                          0.14       7.10 r
  U0_ALU/div_42/U69/Y (CLKNAND2X2M)                       0.12       7.22 f
  U0_ALU/div_42/U40/Y (NAND3X3M)                          0.12       7.34 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.17       7.51 r
  U0_ALU/div_42/U84/Y (NAND2BX2M)                         0.09       7.60 f
  U0_ALU/div_42/U64/Y (INVX5M)                            0.12       7.72 r
  U0_ALU/div_42/quotient[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       7.72 r
  U0_ALU/U116/Y (OAI2BB1XLM)                              0.17       7.89 r
  U0_ALU/U15/Y (AOI21X1M)                                 0.06       7.95 f
  U0_ALU/U69/Y (AOI31X2M)                                 0.17       8.12 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       8.12 r
  data arrival time                                                  8.12

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -8.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_38/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_38/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_38/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_38/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_38/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_38/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_38/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_38/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_38/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_38/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_38/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_38/FS_1/A[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.74 r
  U0_ALU/mult_38/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_38/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_38/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.44 f
  U0_ALU/mult_38/FS_1/U26/Y (OA21X1M)                     0.40       5.84 f
  U0_ALU/mult_38/FS_1/U21/Y (OAI21BX1M)                   0.25       6.08 r
  U0_ALU/mult_38/FS_1/U19/Y (OAI21X1M)                    0.13       6.21 f
  U0_ALU/mult_38/FS_1/U2/Y (AOI21BX2M)                    0.17       6.39 f
  U0_ALU/mult_38/FS_1/U3/Y (XNOR2X2M)                     0.12       6.50 r
  U0_ALU/mult_38/FS_1/SUM[13] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       6.50 r
  U0_ALU/mult_38/PRODUCT[15] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       6.50 r
  U0_ALU/U23/Y (OAI2BB1X2M)                               0.15       6.65 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.65 r
  data arrival time                                                  6.65

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.85


  Startpoint: U0_RF/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][0]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][0]/Q (DFFRHQX1M)                  0.51       0.51 r
  U0_RF/REG1[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  U0_ALU/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.51 r
  U0_ALU/div_42/b[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       0.51 r
  U0_ALU/div_42/U88/Y (INVX4M)                            0.14       0.65 f
  U0_ALU/div_42/U80/Y (XOR2X2M)                           0.18       0.83 r
  U0_ALU/div_42/U130/Y (MXI2X6M)                          0.15       0.97 f
  U0_ALU/div_42/U70/Y (CLKNAND2X2M)                       0.07       1.05 r
  U0_ALU/div_42/U79/Y (NAND3X2M)                          0.11       1.16 f
  U0_ALU/div_42/U41/Y (NAND2X4M)                          0.09       1.24 r
  U0_ALU/div_42/U39/Y (INVX6M)                            0.04       1.29 f
  U0_ALU/div_42/U81/Y (MX2X4M)                            0.21       1.50 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       1.87 r
  U0_ALU/div_42/U31/Y (INVX3M)                            0.03       1.90 f
  U0_ALU/div_42/U71/Y (NOR2X2M)                           0.13       2.04 r
  U0_ALU/div_42/U65/Y (MXI2X2M)                           0.16       2.20 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX2M)
                                                          0.43       2.63 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.17       2.80 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.16       2.97 r
  U0_ALU/div_42/U46/Y (INVX2M)                            0.05       3.02 f
  U0_ALU/div_42/U28/Y (NOR2X2M)                           0.17       3.19 r
  U0_ALU/div_42/U124/Y (MX2XLM)                           0.37       3.56 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.41       3.97 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.18       4.14 r
  U0_ALU/div_42/U78/Y (NOR2BX2M)                          0.34       4.48 r
  U0_ALU/div_42/U4/Y (INVX3M)                             0.07       4.55 f
  U0_ALU/div_42/U1/Y (CLKNAND2X4M)                        0.07       4.62 r
  U0_ALU/div_42/U3/Y (NAND2X4M)                           0.05       4.68 f
  U0_ALU/div_42/U5/Y (INVX4M)                             0.07       4.75 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.35       5.10 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX1M)
                                                          0.19       5.29 r
  U0_ALU/div_42/U19/Y (NAND2XLM)                          0.09       5.39 f
  U0_ALU/div_42/U22/Y (NAND3X1M)                          0.11       5.50 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.18       5.68 r
  U0_ALU/div_42/U48/Y (CLKINVX4M)                         0.06       5.74 f
  U0_ALU/div_42/U113/Y (NAND2BX1M)                        0.21       5.95 f
  U0_ALU/div_42/U50/Y (INVX3M)                            0.15       6.10 r
  U0_ALU/div_42/quotient[2] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       6.10 r
  U0_ALU/U75/Y (AOI22XLM)                                 0.17       6.27 f
  U0_ALU/U72/Y (AOI31X2M)                                 0.15       6.42 r
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       6.42 r
  data arrival time                                                  6.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -6.42
  --------------------------------------------------------------------------
  slack (MET)                                                        3.07


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_38/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_38/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_38/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_38/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_38/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_38/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_38/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_38/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_38/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_38/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_38/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_38/FS_1/A[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.74 r
  U0_ALU/mult_38/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_38/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_38/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.44 f
  U0_ALU/mult_38/FS_1/U26/Y (OA21X1M)                     0.40       5.84 f
  U0_ALU/mult_38/FS_1/U21/Y (OAI21BX1M)                   0.25       6.08 r
  U0_ALU/mult_38/FS_1/U20/Y (XOR3XLM)                     0.16       6.25 r
  U0_ALU/mult_38/FS_1/SUM[12] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       6.25 r
  U0_ALU/mult_38/PRODUCT[14] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       6.25 r
  U0_ALU/U24/Y (OAI2BB1X2M)                               0.13       6.38 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.38 r
  data arrival time                                                  6.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.12


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_38/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_38/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_38/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_38/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_38/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_38/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_38/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_38/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_38/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_38/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_38/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_38/FS_1/A[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.74 r
  U0_ALU/mult_38/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_38/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_38/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.44 f
  U0_ALU/mult_38/FS_1/U26/Y (OA21X1M)                     0.40       5.84 f
  U0_ALU/mult_38/FS_1/U22/Y (XNOR2X1M)                    0.10       5.94 r
  U0_ALU/mult_38/FS_1/SUM[11] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.94 r
  U0_ALU/mult_38/PRODUCT[13] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.94 r
  U0_ALU/U27/Y (OAI2BB1X2M)                               0.15       6.09 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.09 r
  data arrival time                                                  6.09

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_38/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_38/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_38/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_38/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_38/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_38/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_38/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_38/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_38/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_38/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_38/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_38/FS_1/A[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.74 r
  U0_ALU/mult_38/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_38/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_38/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.44 f
  U0_ALU/mult_38/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.70 r
  U0_ALU/mult_38/FS_1/SUM[10] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.70 r
  U0_ALU/mult_38/PRODUCT[12] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.70 r
  U0_ALU/U26/Y (OAI2BB1X2M)                               0.12       5.82 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.82 r
  data arrival time                                                  5.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.82
  --------------------------------------------------------------------------
  slack (MET)                                                        3.68


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_38/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_38/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_38/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_38/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_38/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_38/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_38/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_38/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_38/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_38/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_38/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_38/FS_1/A[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.74 r
  U0_ALU/mult_38/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_38/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_38/FS_1/U15/Y (XNOR2X1M)                    0.10       5.28 r
  U0_ALU/mult_38/FS_1/SUM[9] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.28 r
  U0_ALU/mult_38/PRODUCT[11] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.28 r
  U0_ALU/U25/Y (OAI2BB1X2M)                               0.15       5.43 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.43 r
  data arrival time                                                  5.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.43
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_38/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_38/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_38/U106/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_38/U2/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_38/S2_2_3/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_38/S2_3_3/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_38/S2_4_3/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_38/S2_5_3/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_38/S2_6_3/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_38/S4_3/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_38/U11/Y (CLKXOR2X2M)                       0.30       4.73 r
  U0_ALU/mult_38/FS_1/A[8] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.73 r
  U0_ALU/mult_38/FS_1/U33/Y (NOR2X1M)                     0.06       4.79 f
  U0_ALU/mult_38/FS_1/U18/Y (NAND2BX1M)                   0.20       4.99 f
  U0_ALU/mult_38/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.18 r
  U0_ALU/mult_38/FS_1/SUM[8] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       5.18 r
  U0_ALU/mult_38/PRODUCT[10] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       5.18 r
  U0_ALU/U29/Y (OAI2BB1X2M)                               0.12       5.30 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.30 r
  data arrival time                                                  5.30

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.30
  --------------------------------------------------------------------------
  slack (MET)                                                        4.19


  Startpoint: U0_RF/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][0]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][0]/Q (DFFRHQX1M)                  0.51       0.51 r
  U0_RF/REG1[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  U0_ALU/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.51 r
  U0_ALU/mult_38/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.51 r
  U0_ALU/mult_38/U51/Y (INVXLM)                           0.30       0.81 f
  U0_ALU/mult_38/U109/Y (NOR2X1M)                         0.23       1.04 r
  U0_ALU/mult_38/U8/Y (AND2X2M)                           0.16       1.20 r
  U0_ALU/mult_38/S1_2_0/CO (ADDFX2M)                      0.54       1.74 r
  U0_ALU/mult_38/S1_3_0/CO (ADDFX2M)                      0.55       2.29 r
  U0_ALU/mult_38/S1_4_0/CO (ADDFX2M)                      0.55       2.84 r
  U0_ALU/mult_38/S1_5_0/CO (ADDFX2M)                      0.55       3.39 r
  U0_ALU/mult_38/S1_6_0/CO (ADDFX2M)                      0.55       3.94 r
  U0_ALU/mult_38/S4_0/S (ADDFX2M)                         0.56       4.50 f
  U0_ALU/mult_38/FS_1/A[5] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.50 f
  U0_ALU/mult_38/FS_1/U14/Y (BUFX2M)                      0.15       4.65 f
  U0_ALU/mult_38/FS_1/SUM[5] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.65 f
  U0_ALU/mult_38/PRODUCT[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.65 f
  U0_ALU/U87/Y (AOI221XLM)                                0.42       5.06 r
  U0_ALU/U85/Y (AOI31X2M)                                 0.14       5.20 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.20 f
  data arrival time                                                  5.20

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.20
  --------------------------------------------------------------------------
  slack (MET)                                                        4.43


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_38/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_38/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_38/U108/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_38/U7/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_38/S2_2_1/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_38/S2_3_1/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_38/S2_4_1/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_38/S2_5_1/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_38/S2_6_1/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_38/S4_1/S (ADDFX2M)                         0.59       4.43 f
  U0_ALU/mult_38/U28/Y (INVX2M)                           0.08       4.51 r
  U0_ALU/mult_38/U27/Y (XNOR2X2M)                         0.17       4.68 r
  U0_ALU/mult_38/FS_1/A[6] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.68 r
  U0_ALU/mult_38/FS_1/U7/Y (INVX2M)                       0.06       4.75 f
  U0_ALU/mult_38/FS_1/U8/Y (INVX2M)                       0.05       4.80 r
  U0_ALU/mult_38/FS_1/SUM[6] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.80 r
  U0_ALU/mult_38/PRODUCT[8] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.80 r
  U0_ALU/U84/Y (AOI2BB2XLM)                               0.11       4.91 f
  U0_ALU/U82/Y (AOI21X2M)                                 0.15       5.06 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.06 r
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.43


  Startpoint: U0_RF/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[0][1]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_RF/Reg_File_reg[0][1]/Q (DFFRQX2M)                   0.37       0.37 r
  U0_RF/REG0[1] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.37 r
  U0_ALU/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.37 r
  U0_ALU/U122/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_38/A[1] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.63 r
  U0_ALU/mult_38/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_38/U108/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_38/U7/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_38/S2_2_1/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_38/S2_3_1/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_38/S2_4_1/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_38/S2_5_1/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_38/S2_6_1/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_38/S4_1/S (ADDFX2M)                         0.59       4.43 f
  U0_ALU/mult_38/U18/Y (AND2X2M)                          0.20       4.64 f
  U0_ALU/mult_38/FS_1/B[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.64 f
  U0_ALU/mult_38/FS_1/U6/Y (INVX2M)                       0.06       4.70 r
  U0_ALU/mult_38/FS_1/U5/Y (XNOR2X2M)                     0.15       4.85 r
  U0_ALU/mult_38/FS_1/SUM[7] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.85 r
  U0_ALU/mult_38/PRODUCT[9] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.85 r
  U0_ALU/U28/Y (OAI2BB1X2M)                               0.15       5.00 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.00 r
  data arrival time                                                  5.00

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                        4.50


  Startpoint: U0_RF/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][0]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][0]/Q (DFFRHQX1M)                  0.51       0.51 r
  U0_RF/REG1[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  U0_ALU/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.51 r
  U0_ALU/div_42/b[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       0.51 r
  U0_ALU/div_42/U88/Y (INVX4M)                            0.14       0.65 f
  U0_ALU/div_42/U80/Y (XOR2X2M)                           0.18       0.83 r
  U0_ALU/div_42/U130/Y (MXI2X6M)                          0.15       0.97 f
  U0_ALU/div_42/U70/Y (CLKNAND2X2M)                       0.07       1.05 r
  U0_ALU/div_42/U79/Y (NAND3X2M)                          0.11       1.16 f
  U0_ALU/div_42/U41/Y (NAND2X4M)                          0.09       1.24 r
  U0_ALU/div_42/U39/Y (INVX6M)                            0.04       1.29 f
  U0_ALU/div_42/U81/Y (MX2X4M)                            0.21       1.50 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       1.87 r
  U0_ALU/div_42/U31/Y (INVX3M)                            0.03       1.90 f
  U0_ALU/div_42/U71/Y (NOR2X2M)                           0.13       2.04 r
  U0_ALU/div_42/U65/Y (MXI2X2M)                           0.16       2.20 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX2M)
                                                          0.43       2.63 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.17       2.80 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.16       2.97 r
  U0_ALU/div_42/U46/Y (INVX2M)                            0.05       3.02 f
  U0_ALU/div_42/U28/Y (NOR2X2M)                           0.17       3.19 r
  U0_ALU/div_42/U124/Y (MX2XLM)                           0.37       3.56 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.41       3.97 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.18       4.14 r
  U0_ALU/div_42/U78/Y (NOR2BX2M)                          0.34       4.48 r
  U0_ALU/div_42/quotient[3] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       4.48 r
  U0_ALU/U156/Y (AOI22XLM)                                0.23       4.71 f
  U0_ALU/U76/Y (AOI31X2M)                                 0.16       4.87 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       4.87 r
  data arrival time                                                  4.87

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -4.87
  --------------------------------------------------------------------------
  slack (MET)                                                        4.62


  Startpoint: U0_RF/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][0]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][0]/Q (DFFRHQX1M)                  0.51       0.51 r
  U0_RF/REG1[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  U0_ALU/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.51 r
  U0_ALU/mult_38/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.51 r
  U0_ALU/mult_38/U51/Y (INVXLM)                           0.30       0.81 f
  U0_ALU/mult_38/U109/Y (NOR2X1M)                         0.23       1.04 r
  U0_ALU/mult_38/U8/Y (AND2X2M)                           0.16       1.20 r
  U0_ALU/mult_38/S1_2_0/CO (ADDFX2M)                      0.54       1.74 r
  U0_ALU/mult_38/S1_3_0/CO (ADDFX2M)                      0.55       2.29 r
  U0_ALU/mult_38/S1_4_0/CO (ADDFX2M)                      0.55       2.84 r
  U0_ALU/mult_38/S1_5_0/CO (ADDFX2M)                      0.55       3.39 r
  U0_ALU/mult_38/S1_6_0/S (ADDFX2M)                       0.56       3.95 f
  U0_ALU/mult_38/FS_1/A[4] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       3.95 f
  U0_ALU/mult_38/FS_1/U13/Y (BUFX2M)                      0.15       4.10 f
  U0_ALU/mult_38/FS_1/SUM[4] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       4.10 f
  U0_ALU/mult_38/PRODUCT[6] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       4.10 f
  U0_ALU/U89/Y (AOI211X2M)                                0.23       4.33 r
  U0_ALU/U88/Y (AOI31X2M)                                 0.12       4.45 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.45 f
  data arrival time                                                  4.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.45
  --------------------------------------------------------------------------
  slack (MET)                                                        5.18


  Startpoint: U0_RF/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][0]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][0]/Q (DFFRHQX1M)                  0.51       0.51 r
  U0_RF/REG1[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  U0_ALU/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.51 r
  U0_ALU/mult_38/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       0.51 r
  U0_ALU/mult_38/U51/Y (INVXLM)                           0.30       0.81 f
  U0_ALU/mult_38/U109/Y (NOR2X1M)                         0.23       1.04 r
  U0_ALU/mult_38/U8/Y (AND2X2M)                           0.16       1.20 r
  U0_ALU/mult_38/S1_2_0/CO (ADDFX2M)                      0.54       1.74 r
  U0_ALU/mult_38/S1_3_0/CO (ADDFX2M)                      0.55       2.29 r
  U0_ALU/mult_38/S1_4_0/CO (ADDFX2M)                      0.55       2.84 r
  U0_ALU/mult_38/S1_5_0/S (ADDFX2M)                       0.56       3.40 f
  U0_ALU/mult_38/FS_1/A[3] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       3.40 f
  U0_ALU/mult_38/FS_1/U12/Y (BUFX2M)                      0.15       3.55 f
  U0_ALU/mult_38/FS_1/SUM[3] (ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       3.55 f
  U0_ALU/mult_38/PRODUCT[5] (ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       3.55 f
  U0_ALU/U98/Y (AOI211X2M)                                0.23       3.78 r
  U0_ALU/U95/Y (AOI31X2M)                                 0.12       3.90 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       3.90 f
  data arrival time                                                  3.90

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        5.73


  Startpoint: U0_RF/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RF/Reg_File_reg[1][0]/CK (DFFRHQX1M)                 0.00       0.00 r
  U0_RF/Reg_File_reg[1][0]/Q (DFFRHQX1M)                  0.51       0.51 r
  U0_RF/REG1[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)       0.00       0.51 r
  U0_ALU/B[0] (ALU_IN_WIDTH8_OUT_WIDTH16)                 0.00       0.51 r
  U0_ALU/div_42/b[0] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       0.51 r
  U0_ALU/div_42/U88/Y (INVX4M)                            0.14       0.65 f
  U0_ALU/div_42/U80/Y (XOR2X2M)                           0.18       0.83 r
  U0_ALU/div_42/U130/Y (MXI2X6M)                          0.15       0.97 f
  U0_ALU/div_42/U70/Y (CLKNAND2X2M)                       0.07       1.05 r
  U0_ALU/div_42/U79/Y (NAND3X2M)                          0.11       1.16 f
  U0_ALU/div_42/U41/Y (NAND2X4M)                          0.09       1.24 r
  U0_ALU/div_42/U39/Y (INVX6M)                            0.04       1.29 f
  U0_ALU/div_42/U81/Y (MX2X4M)                            0.21       1.50 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       1.87 r
  U0_ALU/div_42/U31/Y (INVX3M)                            0.03       1.90 f
  U0_ALU/div_42/U71/Y (NOR2X2M)                           0.13       2.04 r
  U0_ALU/div_42/U65/Y (MXI2X2M)                           0.16       2.20 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX2M)
                                                          0.43       2.63 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.17       2.80 r
  U0_ALU/div_42/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.16       2.97 r
  U0_ALU/div_42/U46/Y (INVX2M)                            0.05       3.02 f
  U0_ALU/div_42/U28/Y (NOR2X2M)                           0.17       3.19 r
  U0_ALU/div_42/quotient[4] (ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1)
                                                          0.00       3.19 r
  U0_ALU/U165/Y (AOI22XLM)                                0.19       3.38 f
  U0_ALU/U79/Y (AOI31X2M)                                 0.15       3.53 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       3.53 r
  data arrival time                                                  3.53

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        5.96


  Startpoint: U0_SYS_CNTRL/cs_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[2]/Q (DFFRQX2M)                     0.42       0.42 r
  U0_SYS_CNTRL/U38/Y (INVX2M)                             0.11       0.53 f
  U0_SYS_CNTRL/U34/Y (NOR3X2M)                            0.31       0.83 r
  U0_SYS_CNTRL/U28/Y (NAND2X2M)                           0.13       0.97 f
  U0_SYS_CNTRL/U8/Y (INVX2M)                              0.12       1.08 r
  U0_SYS_CNTRL/ALU_EN (SYS_CNTRL)                         0.00       1.08 r
  U0_ALU/EN (ALU_IN_WIDTH8_OUT_WIDTH16)                   0.00       1.08 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.08 r
  data arrival time                                                  1.08

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        8.41


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U10/Y (INVX2M)                                    0.74       2.89 r
  U0_RF/U99/Y (MX4XLM)                                    0.53       3.42 f
  U0_RF/U72/Y (MX4X1M)                                    0.32       3.74 f
  U0_RF/U71/Y (AO22X1M)                                   0.32       4.06 f
  U0_RF/RdData_reg[1]/D (DFFRQX2M)                        0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/RdData_reg[1]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        5.57


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U10/Y (INVX2M)                                    0.74       2.89 r
  U0_RF/U77/Y (MX4XLM)                                    0.53       3.42 f
  U0_RF/U76/Y (MX4X1M)                                    0.32       3.74 f
  U0_RF/U75/Y (AO22X1M)                                   0.32       4.06 f
  U0_RF/RdData_reg[2]/D (DFFRQX2M)                        0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/RdData_reg[2]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        5.57


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U10/Y (INVX2M)                                    0.74       2.89 r
  U0_RF/U81/Y (MX4XLM)                                    0.53       3.42 f
  U0_RF/U80/Y (MX4X1M)                                    0.32       3.74 f
  U0_RF/U79/Y (AO22X1M)                                   0.32       4.06 f
  U0_RF/RdData_reg[3]/D (DFFRQX2M)                        0.00       4.06 f
  data arrival time                                                  4.06

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/RdData_reg[3]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        5.57


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U10/Y (INVX2M)                                    0.74       2.89 r
  U0_RF/U108/Y (MX4X1M)                                   0.49       3.38 f
  U0_RF/U84/Y (MX4X1M)                                    0.34       3.72 f
  U0_RF/U83/Y (AO22X1M)                                   0.32       4.04 f
  U0_RF/RdData_reg[4]/D (DFFRQX2M)                        0.00       4.04 f
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/RdData_reg[4]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                        5.60


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U10/Y (INVX2M)                                    0.74       2.89 r
  U0_RF/U94/Y (MX4X1M)                                    0.49       3.38 f
  U0_RF/U92/Y (MX4X1M)                                    0.33       3.71 f
  U0_RF/U91/Y (AO22X1M)                                   0.32       4.03 f
  U0_RF/RdData_reg[6]/D (DFFRQX2M)                        0.00       4.03 f
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/RdData_reg[6]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                        5.61


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U235/Y (MX4XLM)                                   0.53       3.37 f
  U0_RF/U96/Y (MX4X1M)                                    0.32       3.69 f
  U0_RF/U95/Y (AO22X1M)                                   0.32       4.01 f
  U0_RF/RdData_reg[7]/D (DFFRQX2M)                        0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/RdData_reg[7]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U89/Y (MX4XLM)                                    0.53       3.37 f
  U0_RF/U88/Y (MX4X1M)                                    0.32       3.69 f
  U0_RF/U87/Y (AO22X1M)                                   0.32       4.01 f
  U0_RF/RdData_reg[5]/D (DFFRQX2M)                        0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/RdData_reg[5]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U237/Y (MX4XLM)                                   0.53       3.37 f
  U0_RF/U68/Y (MX4X1M)                                    0.32       3.69 f
  U0_RF/U67/Y (AO22X1M)                                   0.32       4.01 f
  U0_RF/RdData_reg[0]/D (DFFRQX2M)                        0.00       4.01 f
  data arrival time                                                  4.01

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/RdData_reg[0]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                        5.62


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U15/Y (NAND2BX2M)                                 0.23       3.29 r
  U0_RF/U13/Y (INVX2M)                                    0.10       3.39 f
  U0_RF/U8/Y (MX2XLM)                                     0.24       3.63 r
  U0_RF/Reg_File_reg[0][5]/D (DFFRQX1M)                   0.00       3.63 r
  data arrival time                                                  3.63

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[0][5]/CK (DFFRQX1M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                        5.84


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U15/Y (NAND2BX2M)                                 0.23       3.29 r
  U0_RF/U13/Y (INVX2M)                                    0.10       3.39 f
  U0_RF/U9/Y (MX2XLM)                                     0.24       3.63 r
  U0_RF/Reg_File_reg[0][6]/D (DFFRQX2M)                   0.00       3.63 r
  data arrival time                                                  3.63

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[0][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                        5.86


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U15/Y (NAND2BX2M)                                 0.23       3.29 r
  U0_RF/U13/Y (INVX2M)                                    0.10       3.39 f
  U0_RF/U240/Y (MX2XLM)                                   0.25       3.64 r
  U0_RF/Reg_File_reg[0][7]/D (DFFRHQX1M)                  0.00       3.64 r
  data arrival time                                                  3.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[0][7]/CK (DFFRHQX1M)                 0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U31/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U119/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[4][7]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[4][7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U31/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U118/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[4][6]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[4][6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U31/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U117/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[4][5]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[4][5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U31/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U116/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[4][4]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[4][4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U31/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U115/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[4][3]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[4][3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U31/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U114/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[4][2]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[4][2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U31/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U113/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[4][1]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[4][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U31/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U112/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[4][0]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[4][0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: U0_SYS_CNTRL/cs_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RF/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CNTRL/cs_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CNTRL/cs_reg[3]/Q (DFFRQX2M)                     0.50       0.50 f
  U0_SYS_CNTRL/U44/Y (INVX2M)                             0.10       0.60 r
  U0_SYS_CNTRL/U41/Y (AND2X2M)                            0.21       0.81 r
  U0_SYS_CNTRL/U37/Y (NAND3X2M)                           0.15       0.95 f
  U0_SYS_CNTRL/U17/Y (INVX2M)                             0.16       1.12 r
  U0_SYS_CNTRL/U12/Y (NOR2X2M)                            0.11       1.23 f
  U0_SYS_CNTRL/U33/Y (OAI221X1M)                          0.20       1.43 r
  U0_SYS_CNTRL/ADDRESS[0] (SYS_CNTRL)                     0.00       1.43 r
  U2/Y (BUFX2M)                                           0.43       1.86 r
  U0_RF/Address[0] (RegisterFile_WIDTH8_DEPTH16_ADDR4)
                                                          0.00       1.86 r
  U0_RF/U53/Y (INVX2M)                                    0.13       1.98 f
  U0_RF/U12/Y (BUFX2M)                                    0.17       2.15 f
  U0_RF/U11/Y (INVX2M)                                    0.69       2.85 r
  U0_RF/U19/Y (NOR2BX2M)                                  0.21       3.06 f
  U0_RF/U29/Y (NAND2X2M)                                  0.27       3.33 r
  U0_RF/U208/Y (OAI2BB2X1M)                               0.19       3.52 r
  U0_RF/Reg_File_reg[2][1]/D (DFFRQX2M)                   0.00       3.52 r
  data arrival time                                                  3.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RF/Reg_File_reg[2][1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        5.97


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.94 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.22      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U3/Y (INVX2M)     0.09      55.25 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U4/Y (AOI21X2M)
                                                          0.05      55.30 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U14/Y (OA21X2M)
                                                          0.16      55.47 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U12/Y (OAI32X1M)
                                                          0.11      55.57 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]/D (DFFRQX2M)
                                                          0.00      55.57 r
  data arrival time                                                 55.57

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.57
  --------------------------------------------------------------------------
  slack (MET)                                                      215.18


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.01      54.27 r
  U5/Y (BUFX2M)                                           0.13      54.40 r
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.40 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.40 r
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.40 r
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.06      54.46 f
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.13      54.59 r
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.16      54.75 f
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.24      55.08 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U3/Y (INVX2M)     0.08      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U11/Y (OAI32X1M)
                                                          0.29      55.45 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]/D (DFFRQX2M)
                                                          0.00      55.45 r
  data arrival time                                                 55.45

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.45
  --------------------------------------------------------------------------
  slack (MET)                                                      215.30


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.94 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.22      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U3/Y (INVX2M)     0.09      55.25 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U4/Y (AOI21X2M)
                                                          0.05      55.30 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U15/Y (OAI22X1M)
                                                          0.11      55.41 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]/D (DFFRQX2M)
                                                          0.00      55.41 r
  data arrival time                                                 55.41

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.41
  --------------------------------------------------------------------------
  slack (MET)                                                      215.36


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/U37/Y (BUFX2M)                0.20      55.04 r
  U0_UART/U0_UART_RX/U0_FSM/DAT_SAMP_EN (UART_RX_FSM)     0.00      55.04 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/DAT_SAMP_EN (UART_RX_DATA_SAMPLING)
                                                          0.00      55.04 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U3/Y (INVX2M)       0.06      55.11 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U5/Y (OAI32X1M)     0.23      55.34 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]/D (DFFRQX2M)
                                                          0.00      55.34 r
  data arrival time                                                 55.34

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.34
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/U37/Y (BUFX2M)                0.20      55.04 r
  U0_UART/U0_UART_RX/U0_FSM/DAT_SAMP_EN (UART_RX_FSM)     0.00      55.04 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/DAT_SAMP_EN (UART_RX_DATA_SAMPLING)
                                                          0.00      55.04 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U3/Y (INVX2M)       0.06      55.11 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U6/Y (OAI32X1M)     0.23      55.34 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]/D (DFFRQX2M)
                                                          0.00      55.34 r
  data arrival time                                                 55.34

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.34
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/U37/Y (BUFX2M)                0.20      55.04 r
  U0_UART/U0_UART_RX/U0_FSM/DAT_SAMP_EN (UART_RX_FSM)     0.00      55.04 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/DAT_SAMP_EN (UART_RX_DATA_SAMPLING)
                                                          0.00      55.04 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U9/Y (NAND2X2M)     0.08      55.13 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U4/Y (INVX2M)       0.07      55.20 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U14/Y (NAND2X2M)
                                                          0.06      55.26 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U12/Y (OAI31X1M)
                                                          0.06      55.31 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg/D (DFFRQX2M)
                                                          0.00      55.31 r
  data arrival time                                                 55.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/SAMPLED_BIT_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.31
  --------------------------------------------------------------------------
  slack (MET)                                                      215.46


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.94 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.22      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U17/Y (OAI2BB2X1M)
                                                          0.16      55.31 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]/D (DFFRQX2M)
                                                          0.00      55.31 r
  data arrival time                                                 55.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/BIT_CNT_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -55.31
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/U37/Y (BUFX2M)                0.20      55.04 r
  U0_UART/U0_UART_RX/U0_FSM/DAT_SAMP_EN (UART_RX_FSM)     0.00      55.04 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/DAT_SAMP_EN (UART_RX_DATA_SAMPLING)
                                                          0.00      55.04 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U10/Y (NAND2X2M)
                                                          0.09      55.13 f
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/U16/Y (OAI22X1M)
                                                          0.19      55.32 r
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]/D (DFFRX1M)
                                                          0.00      55.32 r
  data arrival time                                                 55.32

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_DATA_SAMPLING/sample_reg[2]/CK (DFFRX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.27     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -55.32
  --------------------------------------------------------------------------
  slack (MET)                                                      215.51


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.94 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.22      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U8/Y (NOR2BX2M)
                                                          0.11      55.27 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[1]/D (DFFRQX2M)
                                                          0.00      55.27 r
  data arrival time                                                 55.27

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.27
  --------------------------------------------------------------------------
  slack (MET)                                                      215.52


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.94 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.22      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U10/Y (NOR2BX2M)
                                                          0.11      55.27 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[3]/D (DFFRQX2M)
                                                          0.00      55.27 r
  data arrival time                                                 55.27

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.27
  --------------------------------------------------------------------------
  slack (MET)                                                      215.52


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.94 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.22      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U9/Y (NOR2BX2M)
                                                          0.11      55.27 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[2]/D (DFFRQX2M)
                                                          0.00      55.27 r
  data arrival time                                                 55.27

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.27
  --------------------------------------------------------------------------
  slack (MET)                                                      215.52


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.94 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.22      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U21/Y (NOR2X2M)
                                                          0.11      55.27 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/D (DFFRQX2M)
                                                          0.00      55.27 r
  data arrival time                                                 55.27

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.27
  --------------------------------------------------------------------------
  slack (MET)                                                      215.52


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U7/Y (OAI21X2M)               0.30      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/EDG_BIT_CNT_EN (UART_RX_FSM)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_BIT_CNT_EN (UART_RX_EDG_BIT_COUNTER)
                                                          0.00      54.85 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U7/Y (NAND2X2M)
                                                          0.09      54.94 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U6/Y (BUFX2M)     0.22      55.16 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/U22/Y (NOR2X2M)
                                                          0.11      55.27 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[4]/D (DFFRQX2M)
                                                          0.00      55.27 r
  data arrival time                                                 55.27

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.27
  --------------------------------------------------------------------------
  slack (MET)                                                      215.52


  Startpoint: U0_UART/U0_UART_RX/U0_PAR_CHK/PAR_ERR_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: PAR_ERR (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_PAR_CHK/PAR_ERR_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_PAR_CHK/PAR_ERR_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_PAR_CHK/PAR_ERR (UART_RX_PAR_CHK)
                                                          0.00       1.05 r
  U0_UART/U0_UART_RX/PAR_ERR (UART_RX)                    0.00       1.05 r
  U0_UART/PAR_ERR (UART_DATA_WIDTH8)                      0.00       1.05 r
  PAR_ERR (out)                                           0.00       1.05 r
  data arrival time                                                  1.05

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.79


  Startpoint: U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: STP_ERR (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  U0_UART/U0_UART_RX/U0_STP_CHK/STP_ERR (UART_RX_STP_CHK)
                                                          0.00       1.05 r
  U0_UART/U0_UART_RX/STP_ERR (UART_RX)                    0.00       1.05 r
  U0_UART/STP_ERR (UART_DATA_WIDTH8)                      0.00       1.05 r
  STP_ERR (out)                                           0.00       1.05 r
  data arrival time                                                  1.05

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.79


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_STRT_CHK/STRT_ERR_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U3/Y (INVX2M)                 0.07      54.49 r
  U0_UART/U0_UART_RX/U0_FSM/U8/Y (NOR2X2M)                0.05      54.54 f
  U0_UART/U0_UART_RX/U0_FSM/U16/Y (NOR3X2M)               0.16      54.71 r
  U0_UART/U0_UART_RX/U0_FSM/STRT_CHK_EN (UART_RX_FSM)     0.00      54.71 r
  U0_UART/U0_UART_RX/U0_STRT_CHK/STRT_CHK_EN (UART_RX_STRT_CHK)
                                                          0.00      54.71 r
  U0_UART/U0_UART_RX/U0_STRT_CHK/U2/Y (AO2B2X2M)          0.35      55.05 f
  U0_UART/U0_UART_RX/U0_STRT_CHK/STRT_ERR_reg/D (DFFRQX2M)
                                                          0.00      55.05 f
  data arrival time                                                 55.05

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_STRT_CHK/STRT_ERR_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -55.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.88


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_FSM/cs_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U5/Y (BUFX2M)                                           0.15      54.42 f
  U0_UART/RX_IN_S (UART_DATA_WIDTH8)                      0.00      54.42 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/RX_IN (UART_RX_FSM)           0.00      54.42 f
  U0_UART/U0_UART_RX/U0_FSM/U13/Y (OAI22X1M)              0.15      54.57 r
  U0_UART/U0_UART_RX/U0_FSM/U11/Y (AOI33X2M)              0.19      54.76 f
  U0_UART/U0_UART_RX/U0_FSM/U9/Y (OAI211X2M)              0.10      54.85 r
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[0]/D (DFFRQX2M)        0.00      54.85 r
  data arrival time                                                 54.85

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[0]/CK (DFFRQX2M)       0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                -54.85
  --------------------------------------------------------------------------
  slack (MET)                                                      215.92


  Startpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_FSM/cs_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT[0] (UART_RX_EDG_BIT_COUNTER)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_FSM/EDG_CNT[0] (UART_RX_FSM)      0.00       0.55 f
  U0_UART/U0_UART_RX/U0_FSM/U49/Y (NOR2BX1M)              0.21       0.77 f
  U0_UART/U0_UART_RX/U0_FSM/U50/Y (OAI2B2X1M)             0.21       0.97 r
  U0_UART/U0_UART_RX/U0_FSM/U51/Y (NAND3BX1M)             0.15       1.12 f
  U0_UART/U0_UART_RX/U0_FSM/U55/Y (NOR4X1M)               0.27       1.39 r
  U0_UART/U0_UART_RX/U0_FSM/U4/Y (INVX2M)                 0.10       1.49 f
  U0_UART/U0_UART_RX/U0_FSM/U17/Y (NOR3BX2M)              0.32       1.82 r
  U0_UART/U0_UART_RX/U0_FSM/U5/Y (NAND3X2M)               0.16       1.97 f
  U0_UART/U0_UART_RX/U0_FSM/U20/Y (NOR3BX2M)              0.20       2.17 r
  U0_UART/U0_UART_RX/U0_FSM/U18/Y (NAND4BBX1M)            0.15       2.32 r
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[2]/D (DFFRQX2M)        0.00       2.32 r
  data arrival time                                                  2.32

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[2]/CK (DFFRQX2M)       0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                      268.47


  Startpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT[0] (UART_RX_EDG_BIT_COUNTER)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/EDG_CNT[0] (UART_RX_DESERIALIZER)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U33/Y (NOR2BX1M)     0.21       0.77 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U34/Y (OAI2B2X1M)
                                                          0.21       0.97 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U35/Y (NAND3BX1M)
                                                          0.15       1.12 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U39/Y (NOR4X1M)      0.20       1.31 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U10/Y (NAND2X2M)     0.20       1.52 f
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U9/Y (INVX2M)        0.18       1.70 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/U12/Y (OAI2BB2X1M)
                                                          0.17       1.87 r
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       1.87 r
  data arrival time                                                  1.87

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_DESERIALIZER/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.92


  Startpoint: U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_FSM/cs_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER/EDG_CNT[0] (UART_RX_EDG_BIT_COUNTER)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_FSM/EDG_CNT[0] (UART_RX_FSM)      0.00       0.55 f
  U0_UART/U0_UART_RX/U0_FSM/U49/Y (NOR2BX1M)              0.21       0.77 f
  U0_UART/U0_UART_RX/U0_FSM/U50/Y (OAI2B2X1M)             0.21       0.97 r
  U0_UART/U0_UART_RX/U0_FSM/U51/Y (NAND3BX1M)             0.15       1.12 f
  U0_UART/U0_UART_RX/U0_FSM/U55/Y (NOR4X1M)               0.27       1.39 r
  U0_UART/U0_UART_RX/U0_FSM/U4/Y (INVX2M)                 0.10       1.49 f
  U0_UART/U0_UART_RX/U0_FSM/U24/Y (NOR2X2M)               0.12       1.62 r
  U0_UART/U0_UART_RX/U0_FSM/U22/Y (AOI31X2M)              0.10       1.72 f
  U0_UART/U0_UART_RX/U0_FSM/U21/Y (OAI21X2M)              0.15       1.87 r
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[1]/D (DFFRQX2M)        0.00       1.87 r
  data arrival time                                                  1.87

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_FSM/cs_reg[1]/CK (DFFRQX2M)       0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.92


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U121/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U119/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[7] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[7] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[7] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[7] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/P_DATA[7] (UART_TX_SERIALIZER)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U31/Y (AO22X1M)        0.37    8412.20 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[7]/D (DFFRQX2M)
                                                          0.00    8412.20 f
  data arrival time                                               8412.20

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.17    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.92


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U103/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U101/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[1] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[1] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[1] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[1] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/P_DATA[1] (UART_TX_PARITY_CALC)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U4/Y (AO2B2X2M)       0.31    8412.14 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00    8412.14 f
  data arrival time                                               8412.14

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U100/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U98/Y (MX2X2M)                0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[0] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[0] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[0] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/P_DATA[0] (UART_TX_PARITY_CALC)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U3/Y (AO2B2X2M)       0.31    8412.14 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00    8412.14 f
  data arrival time                                               8412.14

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U106/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U104/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[2] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[2] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[2] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[2] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/P_DATA[2] (UART_TX_PARITY_CALC)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U5/Y (AO2B2X2M)       0.31    8412.14 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00    8412.14 f
  data arrival time                                               8412.14

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U109/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U107/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[3] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[3] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[3] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[3] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/P_DATA[3] (UART_TX_PARITY_CALC)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U6/Y (AO2B2X2M)       0.31    8412.14 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00    8412.14 f
  data arrival time                                               8412.14

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U115/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U113/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[5] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[5] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[5] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/P_DATA[5] (UART_TX_PARITY_CALC)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U8/Y (AO2B2X2M)       0.31    8412.14 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00    8412.14 f
  data arrival time                                               8412.14

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U112/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U110/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[4] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[4] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[4] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[4] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/P_DATA[4] (UART_TX_PARITY_CALC)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U7/Y (AO2B2X2M)       0.31    8412.14 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00    8412.14 f
  data arrival time                                               8412.14

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U118/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U116/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[6] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[6] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[6] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[6] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/P_DATA[6] (UART_TX_PARITY_CALC)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U9/Y (AO2B2X2M)       0.31    8412.14 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00    8412.14 f
  data arrival time                                               8412.14

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.14
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U121/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U119/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[7] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[7] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[7] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[7] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/P_DATA[7] (UART_TX_PARITY_CALC)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/U10/Y (AO2B2X2M)      0.31    8412.13 f
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00    8412.13 f
  data arrival time                                               8412.13

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_PARITY_CALC/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                              -8412.13
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/Q (DFFRQX2M)       0.47    8410.67 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U13/Y (XNOR2X2M)               0.17    8410.83 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U10/Y (NAND4X2M)               0.13    8410.96 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U4/Y (INVX2M)                  0.05    8411.01 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rEMPTY (FIFO_RD_ADDRSIZE3)     0.00    8411.01 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.01 f
  U4/Y (INVX2M)                                           0.07    8411.09 r
  U0_UART/TX_IN_V (UART_DATA_WIDTH8)                      0.00    8411.09 r
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX)                 0.00    8411.09 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/DATA_VALID (UART_TX_SERIALIZER)
                                                          0.00    8411.09 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U16/Y (NOR2BX2M)       0.14    8411.22 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U15/Y (BUFX2M)         0.25    8411.47 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U3/Y (NOR2X2M)         0.13    8411.60 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U12/Y (AOI2BB1X2M)     0.21    8411.81 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U11/Y (OAI32X1M)       0.10    8411.91 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00    8411.91 r
  data arrival time                                               8411.91

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8411.91
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U118/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U116/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[6] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[6] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[6] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[6] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/P_DATA[6] (UART_TX_SERIALIZER)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U30/Y (AOI22X1M)       0.19    8412.02 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U29/Y (OAI2BB1X2M)     0.07    8412.09 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]/D (DFFRQX2M)
                                                          0.00    8412.09 f
  data arrival time                                               8412.09

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.14
  data required time                                              8681.14
  --------------------------------------------------------------------------
  data required time                                              8681.14
  data arrival time                                              -8412.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U115/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U113/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[5] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[5] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[5] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/P_DATA[5] (UART_TX_SERIALIZER)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U28/Y (AOI22X1M)       0.19    8412.02 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U27/Y (OAI2BB1X2M)     0.07    8412.09 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]/D (DFFRQX2M)
                                                          0.00    8412.09 f
  data arrival time                                               8412.09

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.14
  data required time                                              8681.14
  --------------------------------------------------------------------------
  data required time                                              8681.14
  data arrival time                                              -8412.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U112/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U110/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[4] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[4] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[4] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[4] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/P_DATA[4] (UART_TX_SERIALIZER)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U26/Y (AOI22X1M)       0.19    8412.02 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U25/Y (OAI2BB1X2M)     0.07    8412.09 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]/D (DFFRQX2M)
                                                          0.00    8412.09 f
  data arrival time                                               8412.09

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.14
  data required time                                              8681.14
  --------------------------------------------------------------------------
  data required time                                              8681.14
  data arrival time                                              -8412.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U109/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U107/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[3] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[3] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[3] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[3] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/P_DATA[3] (UART_TX_SERIALIZER)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U24/Y (AOI22X1M)       0.19    8412.02 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U23/Y (OAI2BB1X2M)     0.07    8412.09 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]/D (DFFRQX2M)
                                                          0.00    8412.09 f
  data arrival time                                               8412.09

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.14
  data required time                                              8681.14
  --------------------------------------------------------------------------
  data required time                                              8681.14
  data arrival time                                              -8412.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U106/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U104/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[2] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[2] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[2] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[2] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/P_DATA[2] (UART_TX_SERIALIZER)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U22/Y (AOI22X1M)       0.19    8412.02 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U21/Y (OAI2BB1X2M)     0.07    8412.09 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]/D (DFFRQX2M)
                                                          0.00    8412.09 f
  data arrival time                                               8412.09

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.14
  data required time                                              8681.14
  --------------------------------------------------------------------------
  data required time                                              8681.14
  data arrival time                                              -8412.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U103/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U101/Y (MX2X2M)               0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[1] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[1] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[1] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[1] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/P_DATA[1] (UART_TX_SERIALIZER)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U20/Y (AOI22X1M)       0.19    8412.02 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U19/Y (OAI2BB1X2M)     0.07    8412.09 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]/D (DFFRQX2M)
                                                          0.00    8412.09 f
  data arrival time                                               8412.09

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.14
  data required time                                              8681.14
  --------------------------------------------------------------------------
  data required time                                              8681.14
  data arrival time                                              -8412.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[0]/Q (DFFRQX2M)       0.40    8410.60 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rADDR[0] (FIFO_RD_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_ADDR[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8410.60 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U122/Y (BUFX2M)               0.54    8411.14 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U100/Y (MX4X1M)               0.45    8411.59 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U98/Y (MX2X2M)                0.24    8411.83 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/r_DATA[0] (FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_ASYNC_FIFO/RD_DATA[0] (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.83 f
  U0_UART/TX_IN_P[0] (UART_DATA_WIDTH8)                   0.00    8411.83 f
  U0_UART/U0_UART_TX/P_DATA[0] (UART_TX)                  0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/P_DATA[0] (UART_TX_SERIALIZER)
                                                          0.00    8411.83 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U18/Y (AOI22X1M)       0.19    8412.02 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U17/Y (OAI2BB1X2M)     0.07    8412.09 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]/D (DFFRQX2M)
                                                          0.00    8412.09 f
  data arrival time                                               8412.09

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.16    8681.14
  data required time                                              8681.14
  --------------------------------------------------------------------------
  data required time                                              8681.14
  data arrival time                                              -8412.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/Q (DFFRQX2M)       0.47    8410.67 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U13/Y (XNOR2X2M)               0.17    8410.83 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U10/Y (NAND4X2M)               0.13    8410.96 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U4/Y (INVX2M)                  0.05    8411.01 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rEMPTY (FIFO_RD_ADDRSIZE3)     0.00    8411.01 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.01 f
  U4/Y (INVX2M)                                           0.07    8411.09 r
  U0_UART/TX_IN_V (UART_DATA_WIDTH8)                      0.00    8411.09 r
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX)                 0.00    8411.09 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/DATA_VALID (UART_TX_SERIALIZER)
                                                          0.00    8411.09 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U16/Y (NOR2BX2M)       0.14    8411.22 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U15/Y (BUFX2M)         0.25    8411.47 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U9/Y (AOI21X2M)        0.07    8411.53 f
  U0_UART/U0_UART_TX/U0_SERIALIZER/U7/Y (OAI32X1M)        0.11    8411.64 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00    8411.64 r
  data arrival time                                               8411.64

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                              -8411.64
  --------------------------------------------------------------------------
  slack (MET)                                                      269.30


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/Q (DFFRQX2M)       0.47    8410.67 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U13/Y (XNOR2X2M)               0.17    8410.83 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U10/Y (NAND4X2M)               0.13    8410.96 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U4/Y (INVX2M)                  0.05    8411.01 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rEMPTY (FIFO_RD_ADDRSIZE3)     0.00    8411.01 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.01 f
  U4/Y (INVX2M)                                           0.07    8411.09 r
  U0_UART/TX_IN_V (UART_DATA_WIDTH8)                      0.00    8411.09 r
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX)                 0.00    8411.09 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/DATA_VALID (UART_TX_SERIALIZER)
                                                          0.00    8411.09 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U16/Y (NOR2BX2M)       0.14    8411.22 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U15/Y (BUFX2M)         0.25    8411.47 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/U13/Y (OAI2BB2X1M)     0.18    8411.65 r
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00    8411.65 r
  data arrival time                                               8411.65

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_SERIALIZER/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.29 r
  library setup time                                     -0.31    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                              -8411.65
  --------------------------------------------------------------------------
  slack (MET)                                                      269.33


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.20    8410.20
  clock network delay (ideal)                             0.00    8410.20
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/CK (DFFRQX2M)      0.00    8410.20 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/Q (DFFRQX2M)       0.47    8410.67 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U13/Y (XNOR2X2M)               0.17    8410.83 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U10/Y (NAND4X2M)               0.13    8410.96 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U4/Y (INVX2M)                  0.05    8411.01 f
  U0_ASYNC_FIFO/U2_FIFO_RD/rEMPTY (FIFO_RD_ADDRSIZE3)     0.00    8411.01 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3)
                                                          0.00    8411.01 f
  U4/Y (INVX2M)                                           0.07    8411.09 r
  U0_UART/TX_IN_V (UART_DATA_WIDTH8)                      0.00    8411.09 r
  U0_UART/U0_UART_TX/DATA_VALID (UART_TX)                 0.00    8411.09 r
  U0_UART/U0_UART_TX/U0_FSM/DATA_VALID (UART_TX_FSM)      0.00    8411.09 r
  U0_UART/U0_UART_TX/U0_FSM/U6/Y (AOI2B1X1M)              0.08    8411.17 f
  U0_UART/U0_UART_TX/U0_FSM/U5/Y (OAI22X1M)               0.19    8411.36 r
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]/D (DFFRQX2M)        0.00    8411.36 r
  data arrival time                                               8411.36

  clock TX_CLK (rise edge)                             8681.49    8681.49
  clock network delay (ideal)                             0.00    8681.49
  clock uncertainty                                      -0.20    8681.29
  U0_UART/U0_UART_TX/U0_FSM/cs_reg[0]/CK (DFFRQX2M)       0.00    8681.29 r
  library setup time                                     -0.33    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                              -8411.36
  --------------------------------------------------------------------------
  slack (MET)                                                      269.61


  Startpoint: U0_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U0_CLKDIV/U19/Y (INVX2M)                                0.08       0.58 r
  U0_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U0_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U0_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U0_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.17       1.39 r
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U0_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U0_CLKDIV/U17/Y (AO22X1M)                               0.20       2.17 r
  U0_CLKDIV/bit_count_reg[7]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/bit_count_reg[7]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U0_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U0_CLKDIV/U19/Y (INVX2M)                                0.08       0.58 r
  U0_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U0_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U0_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U0_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.17       1.39 r
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U0_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U0_CLKDIV/U12/Y (AO22X1M)                               0.20       2.17 r
  U0_CLKDIV/bit_count_reg[2]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/bit_count_reg[2]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U0_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U0_CLKDIV/U19/Y (INVX2M)                                0.08       0.58 r
  U0_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U0_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U0_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U0_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.17       1.39 r
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U0_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U0_CLKDIV/U11/Y (AO22X1M)                               0.20       2.17 r
  U0_CLKDIV/bit_count_reg[1]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/bit_count_reg[1]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U0_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U0_CLKDIV/U19/Y (INVX2M)                                0.08       0.58 r
  U0_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U0_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U0_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U0_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.17       1.39 r
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U0_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U0_CLKDIV/U18/Y (AO22X1M)                               0.20       2.17 r
  U0_CLKDIV/bit_count_reg[0]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U0_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U0_CLKDIV/U19/Y (INVX2M)                                0.08       0.58 r
  U0_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U0_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U0_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U0_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.17       1.39 r
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U0_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U0_CLKDIV/U16/Y (AO22X1M)                               0.20       2.17 r
  U0_CLKDIV/bit_count_reg[6]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/bit_count_reg[6]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U0_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U0_CLKDIV/U19/Y (INVX2M)                                0.08       0.58 r
  U0_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U0_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U0_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U0_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.17       1.39 r
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U0_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U0_CLKDIV/U15/Y (AO22X1M)                               0.20       2.17 r
  U0_CLKDIV/bit_count_reg[5]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/bit_count_reg[5]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U0_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U0_CLKDIV/U19/Y (INVX2M)                                0.08       0.58 r
  U0_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U0_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U0_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U0_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.17       1.39 r
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U0_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U0_CLKDIV/U14/Y (AO22X1M)                               0.20       2.17 r
  U0_CLKDIV/bit_count_reg[4]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/bit_count_reg[4]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U0_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U0_CLKDIV/U19/Y (INVX2M)                                0.08       0.58 r
  U0_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U0_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U0_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U0_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.17       1.39 r
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U0_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U0_CLKDIV/U13/Y (AO22X1M)                               0.20       2.17 r
  U0_CLKDIV/bit_count_reg[3]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/bit_count_reg[3]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U1_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U1_CLKDIV/U21/Y (INVX2M)                                0.08       0.58 r
  U1_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U1_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U1_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U1_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.17       1.39 r
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U1_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U1_CLKDIV/U19/Y (AO22X1M)                               0.20       2.17 r
  U1_CLKDIV/bit_count_reg[7]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/bit_count_reg[7]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U1_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U1_CLKDIV/U21/Y (INVX2M)                                0.08       0.58 r
  U1_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U1_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U1_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U1_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.17       1.39 r
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U1_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U1_CLKDIV/U14/Y (AO22X1M)                               0.20       2.17 r
  U1_CLKDIV/bit_count_reg[2]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/bit_count_reg[2]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U1_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U1_CLKDIV/U21/Y (INVX2M)                                0.08       0.58 r
  U1_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U1_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U1_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U1_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.17       1.39 r
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U1_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U1_CLKDIV/U13/Y (AO22X1M)                               0.20       2.17 r
  U1_CLKDIV/bit_count_reg[1]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/bit_count_reg[1]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U1_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U1_CLKDIV/U21/Y (INVX2M)                                0.08       0.58 r
  U1_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U1_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U1_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U1_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.17       1.39 r
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U1_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U1_CLKDIV/U20/Y (AO22X1M)                               0.20       2.17 r
  U1_CLKDIV/bit_count_reg[0]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U1_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U1_CLKDIV/U21/Y (INVX2M)                                0.08       0.58 r
  U1_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U1_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U1_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U1_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.17       1.39 r
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U1_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U1_CLKDIV/U18/Y (AO22X1M)                               0.20       2.17 r
  U1_CLKDIV/bit_count_reg[6]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/bit_count_reg[6]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U1_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U1_CLKDIV/U21/Y (INVX2M)                                0.08       0.58 r
  U1_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U1_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U1_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U1_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.17       1.39 r
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U1_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U1_CLKDIV/U17/Y (AO22X1M)                               0.20       2.17 r
  U1_CLKDIV/bit_count_reg[5]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/bit_count_reg[5]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U1_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U1_CLKDIV/U21/Y (INVX2M)                                0.08       0.58 r
  U1_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U1_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U1_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U1_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.17       1.39 r
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U1_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U1_CLKDIV/U16/Y (AO22X1M)                               0.20       2.17 r
  U1_CLKDIV/bit_count_reg[4]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/bit_count_reg[4]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U1_CLKDIV/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[0]/Q (DFFRQX2M)                 0.50       0.50 f
  U1_CLKDIV/U21/Y (INVX2M)                                0.08       0.58 r
  U1_CLKDIV/U41/Y (CLKNAND2X2M)                           0.10       0.68 f
  U1_CLKDIV/U42/Y (AOI22X1M)                              0.19       0.87 r
  U1_CLKDIV/U43/Y (NOR3X1M)                               0.07       0.95 f
  U1_CLKDIV/U49/Y (AND4X1M)                               0.27       1.22 f
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.17       1.39 r
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.31       1.70 r
  U1_CLKDIV/U7/Y (NOR2BX2M)                               0.28       1.98 r
  U1_CLKDIV/U15/Y (AO22X1M)                               0.20       2.17 r
  U1_CLKDIV/bit_count_reg[3]/D (DFFRQX2M)                 0.00       2.17 r
  data arrival time                                                  2.17

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/bit_count_reg[3]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: U0_CLKDIV/bit_count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLKDIV/DIV_CLK_O_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLKDIV/bit_count_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLKDIV/bit_count_reg[6]/Q (DFFRQX2M)                 0.49       0.49 f
  U0_CLKDIV/U47/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_CLKDIV/U48/Y (NOR4X1M)                               0.25       0.96 r
  U0_CLKDIV/U49/Y (AND4X1M)                               0.26       1.23 r
  U0_CLKDIV/U10/Y (AOI22X1M)                              0.11       1.33 f
  U0_CLKDIV/U3/Y (AOI2BB2XLM)                             0.27       1.60 f
  U0_CLKDIV/U6/Y (NOR2X2M)                                0.14       1.74 r
  U0_CLKDIV/U5/Y (XNOR2X2M)                               0.17       1.91 r
  U0_CLKDIV/DIV_CLK_O_reg/D (DFFRQX2M)                    0.00       1.91 r
  data arrival time                                                  1.91

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_CLKDIV/DIV_CLK_O_reg/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: U1_CLKDIV/bit_count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLKDIV/DIV_CLK_O_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLKDIV/bit_count_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  U1_CLKDIV/bit_count_reg[6]/Q (DFFRQX2M)                 0.49       0.49 f
  U1_CLKDIV/U47/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_CLKDIV/U48/Y (NOR4X1M)                               0.25       0.96 r
  U1_CLKDIV/U49/Y (AND4X1M)                               0.26       1.23 r
  U1_CLKDIV/U12/Y (AOI22X1M)                              0.11       1.33 f
  U1_CLKDIV/U3/Y (AOI2BB2XLM)                             0.27       1.60 f
  U1_CLKDIV/U6/Y (NOR2X2M)                                0.14       1.74 r
  U1_CLKDIV/U5/Y (XNOR2X2M)                               0.17       1.91 r
  U1_CLKDIV/DIV_CLK_O_reg/D (DFFRQX2M)                    0.00       1.91 r
  data arrival time                                                  1.91

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_CLKDIV/DIV_CLK_O_reg/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/Q (DFFRQX2M)       0.47       0.47 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U13/Y (XNOR2X2M)               0.17       0.63 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U10/Y (NAND4X2M)               0.13       0.76 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U15/Y (NAND2X2M)               0.09       0.85 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U3/Y (NOR2X2M)                 0.14       1.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U14/Y (NAND2X2M)               0.09       1.09 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U8/Y (NAND2BX2M)               0.20       1.28 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U7/Y (XNOR2X2M)                0.13       1.42 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/D (DFFRQX2M)       0.00       1.42 r
  data arrival time                                                  1.42

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[3]/CK (DFFRQX2M)      0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      269.36


  Startpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rPTR_reg[3]/Q (DFFRQX2M)       0.47       0.47 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U13/Y (XNOR2X2M)               0.17       0.63 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U10/Y (NAND4X2M)               0.13       0.76 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U15/Y (NAND2X2M)               0.09       0.85 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U3/Y (NOR2X2M)                 0.14       1.00 r
  U0_ASYNC_FIFO/U2_FIFO_RD/U14/Y (NAND2X2M)               0.09       1.09 f
  U0_ASYNC_FIFO/U2_FIFO_RD/U6/Y (XNOR2X2M)                0.16       1.24 r
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[2]/D (DFFRQX2M)       0.00       1.24 r
  data arrival time                                                  1.24

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ASYNC_FIFO/U2_FIFO_RD/rbin_reg[2]/CK (DFFRQX2M)      0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                      269.53


1
