############################
#tapconfig (reg1) test 
#viewpin
#rtdr_smoke_reg012_wr_t0
#rtdr_smoke_reg1_wr_t0
############################
###################### Test reg1 on viewpins mux
######################
####running reg1 with test hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0 (reg1 8 data)
 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_2+has_rtdr_reg1_cfg_task1+fdfx_secure_pol_ctrl2_15+has_tap_tdo_exp_seq  -dut hqm -model hqm -dirtag HQM_tap_rtdr_smoke_reg012_wr_t0.POL2_15_2.reg1   

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_2+has_rtdr_reg1_cfg_task1+fdfx_secure_pol_ctrl2_15+has_tap_tdo_exp_seq  -dut hqm -model hqm -dirtag HQM_tap_rtdr_smoke_reg012_wr_t0.POL2_15_2.reg1.tapconfigrnd  


#####running reg1 hqm_tap_rtdr_test:rtdr_smoke_reg1_wr_t0 (reg1 8 data)
 hqm_tap_rtdr_test:rtdr_smoke_reg1_wr_t0+fdfx_secure_pol_ctrl_2+has_rtdr_reg1_cfg_task1+fdfx_secure_pol_ctrl2_15+has_tap_tdo_exp_seq    -dut hqm -model hqm -dirtag HQM_tap_rtdr_smoke_reg1_wr_t0.reg1  

 hqm_tap_rtdr_test:rtdr_smoke_reg1_wr_t0+fdfx_secure_pol_ctrl_2+has_rtdr_reg1_cfg_task1+fdfx_secure_pol_ctrl2_15+has_tap_tdo_exp_seq    -dut hqm -model hqm -dirtag HQM_tap_rtdr_smoke_reg1_wr_t0.tapconfigrnd   


############################
#all registers write-read
#
#rtdr_smoke_reg012_wr_t0
#with fdfx_secure_policy changes
############################
 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_2+fdfx_secure_pol_ctrl2_15+has_tap_tdo_exp_seq  -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL2_15_2    


 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_1+fdfx_secure_pol_ctrl2_7+has_tap_tdo_exp_seq   -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL1_7_1    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_3+fdfx_secure_pol_ctrl2_4+has_tap_tdo_exp_seq   -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL3_4_3    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_5+fdfx_secure_pol_ctrl2_7+has_tap_tdo_exp_seq   -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL5_7_5    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_6+fdfx_secure_pol_ctrl2_4+has_tap_tdo_exp_seq   -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL6_4_6    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_8+fdfx_secure_pol_ctrl2_7+has_tap_tdo_exp_seq   -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL8_7_8    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_9+fdfx_secure_pol_ctrl2_4+has_tap_tdo_exp_seq   -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL9_4_9    


#others
 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_2+fdfx_secure_pol_ctrl2_14+has_tap_tdo_exp_seq  -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL2_14_2    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_2+fdfx_secure_pol_ctrl2_13+has_tap_tdo_exp_seq  -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL2_13_2    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_2+fdfx_secure_pol_ctrl2_12+has_tap_tdo_exp_seq  -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL2_12_2    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_2+fdfx_secure_pol_ctrl2_11+has_tap_tdo_exp_seq  -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL2_11_2    

 hqm_tap_rtdr_test:rtdr_smoke_reg012_wr_t0+fdfx_secure_pol_ctrl_2+fdfx_secure_pol_ctrl2_10+has_tap_tdo_exp_seq  -dut hqm -model hqm -dirtag HQMTAP_RTDR_smoke_reg012_wr_t0.POL2_10_2    


######################################
#######################################################
#######################################################
#
###
#Run with traffic +rtdr_reset_phase  
###
 hqm_tap_rtdr_test:rtdr_smoke_test_0+rtdr_reset_phase+fdfx_secure_pol_ctrl_2     -dut hqm -model hqm -dirtag HQMTAP_RTDR_rtdr_dataload_allbus_reset_test0.POL2  

# hqm_tap_rtdr_test:rtdr_smoke_test_1+rtdr_pwr_test_phase+fdfx_secure_pol_ctrl_2 -dut hqm -model hqm -dirtag HQM_tap_rtdr_dataload_allbus_pwrtest_test1.POL2  


###################
#+rtdr_smoke_test_1 +pwr_ovr_phase  +has_skip_pmcsr_disable   -vcsvariant mpp
###################
# hqm_tap_rtdr_test:rtdr_smoke_test_1+pwr_ovr_phase+has_skip_pmcsr_disable+fdfx_secure_pol_ctrl_2+warm_reset_phase              -dut hqm -model hqm -dirtag HQM_tap_rtdr_dataload_pmcsr_disable1_pwrovr_test1.BF_WARMRST.POL2  

################### fdfx_pgcb_ovr/fdfx_pgcb_bypass : PM override test   -vcsvariant mpp
#+rtdr_smoke_test_2 +pwr_ovr_phase  +has_skip_pmcsr_disable
###################
# hqm_tap_rtdr_test:rtdr_smoke_test_2+pwr_ovr_phase+has_skip_pmcsr_disable+fdfx_secure_pol_ctrl_2+warm_reset_phase+eot_disable  -dut hqm -model hqm -dirtag HQM_tap_rtdr_pmcsr_disable1_pwrovr_test2.BF_WARMRST.POL2    

# hqm_tap_rtdr_test:rtdr_smoke_test_2+pwr_ovr_phase+has_skip_pmcsr_disable+fdfx_secure_pol_ctrl_2+warm_reset_phase              -dut hqm -model hqm -dirtag HQM_tap_rtdr_pmcsr_disable1_pwrovr_test2.BF_WARMRST.POL2.runwithmpp    -vcsvariant mpp


####################################################################################################
####################################################################################################
 ####################################################################################################
####################################################################################################
#09172020: RTL change
#hw_reset_force_pwr_on input port is removed
#issue hw_reset_force_pwr_on via RTDR tapconfig[11]
####################################################################################################
####################################################################################################
#case1: turn on hw_reset_force_pwr_on, running with pmcsr_disable=0
hqm_trigger_test:q8_vdev1+short+rtdr_tapconfig_force_pwr_on+pmcsr_disable -dirtag  rtdr_tapconfig_force_pwr_on.pmcsr_disable

#case2: turn on hw_reset_force_pwr_on, running with pmcsr_disable=1 (skip master_regs.CFG_PM_PMCSR_DISABLE.write(status,32'h_0,primary_id,this,.sai(legal_sai));)
hqm_trigger_test:q8_vdev1+short+rtdr_tapconfig_force_pwr_on+skip_pmcsr_disable -dirtag  rtdr_tapconfig_force_pwr_on.skip_pmcsr_disable

#case3: turn on hw_reset_force_pwr_on, then turn off hw_reset_force_pwr_on
hqm_trigger_test:q8_vdev1+short+rtdr_tapconfig_force_pwr_switch -dirtag  rtdr_tapconfig_force_pwr_switch


####################################################################################################
#old tests when hw_reset_force_pwr_on is an input port
####################################################################################################
####################
####################
######### CASE0
####################
####################
######### CASE0_0
#+HQM_HW_RESET_FORCE_PWR_ON set  hw_reset_force_pwr_on=1 from time=0ns
#########
##  hcw_pf_test:q8+short  -ace_args -simv_args +HQM_HW_RESET_FORCE_PWR_ON    -ace_args-   -dirtag HQM_HWRSTFRPWRON_q8_short_hw_reset_force_pwr_on_init_test00_0               

##  hcw_pf_test:q8+short+skip_pmcsr_disable  -ace_args -simv_args +HQM_HW_RESET_FORCE_PWR_ON  -ace_args-   -dirtag HQM_HWRSTFRPWRON_q8_short_hw_reset_force_pwr_on_init_test00_1               

######### CASE0_1
#+HQM_INIT_HW_RESET_FORCE_PWR_ON set  hw_reset_force_pwr_on=1 from time=1000ns
#########
##  hcw_pf_test:q8+short  -ace_args -simv_args +HQM_INIT_HW_RESET_FORCE_PWR_ON   -ace_args-   -dirtag HQM_HWRSTFRPWRON_q8_short_hw_reset_force_pwr_on_init_test0_0               

##  hcw_pf_test:q8+short+skip_pmcsr_disable  -ace_args -simv_args +HQM_INIT_HW_RESET_FORCE_PWR_ON -ace_args-   -dirtag HQM_HWRSTFRPWRON_q8_short_hw_reset_force_pwr_on_init_test0_1               

######### CASE0_2
#+hw_reset_force_pwr_on_test0
#assert  hw_reset_force_pwr_on=1 after HARD_RESET_PHASE and before WARM_RESET_PHASE
#########
##  hcw_pf_test:q8+short+hw_reset_force_pwr_on_test0            -dirtag HQM_HWRSTFRPWRON_q8_short_hw_reset_force_pwr_on_test0_0               

##  hcw_pf_test:q8+short+hw_reset_force_pwr_on_test0+skip_pmcsr_disable       -dirtag HQM_HWRSTFRPWRON_q8_short_hw_reset_force_pwr_on_test0_1               

####################
####################
######### CASE1
####################
####################
#+hw_reset_force_pwr_on_test1
#don't do pmcsr_disable (skip_pmcsr_disable=1), assert hw_reset_force_pwr_on=1 instead
#########
##  hcw_pf_test:q8+short+hw_reset_force_pwr_on_test1+skip_pmcsr_disable            -dirtag HQM_HWRSTFRPWRON_q8_short_hw_reset_force_pwr_on_test1               

####################
######### CASE2   ( #-vcsvariant mpp )
####################
#don't do pmcsr_disable (skip_pmcsr_disable=1), assert hw_reset_force_pwr_on=1 instead
#
#########
#hw_reset_force_pwr_case2
###### hqm_pwr_test:hw_reset_force_pwr_case2_flow0         -dirtag hw_reset_force_pwr_case2_flow0   

 
