# Apple RISCV32

A simple RISC-V CPU core supporting RV32I instruction set written in SpinalHDL.

## Architecture

This design follows the classic 5 stage pipeline CPU design.