
<html><head><title>Die-to-Component I/O Net Assignment</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648438" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Die-to-Component I/O Net Assignment" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648438" />
<meta name="NextFile" content="chap1_ct_vrf_pkg_routing.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_vrf_pkg_therm_anal.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Die-to-Component I/O Net Assignment" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Die Parameters" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_vrf_pkg_therm_anal.html" title="Thermal Analysis">Thermal Analysis</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_vrf_pkg_routing.html" title="Routing Concerns">Routing Concerns</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_vrf_pkg_die_comp_net" title="Die-to-Component I/O Net Assignment"></a><h3>
<a id="pgfId-924382"></a><a id="22073"></a>Die-to-Component I/O Net Assignment</h3>

<p>
<a id="pgfId-924384"></a>At this phase of component design, the only logic in the design database is the die and, in the case of FCMs, the die-to-die interconnect. This provides for efficient component design because die-to-component logic can be optimized only after you have defined the component description and placement. Without either piece, component I/O assignment becomes a blind exercise that results in poor interconnect efficiency. </p>
<p>
<a id="pgfId-924385"></a>With only die logic defined, you can optimize I/O assignment for routing and performance with minimization of interconnect length and logic criss-crossing.</p>

<h4>
<a id="pgfId-924388"></a>Priority Nets</h4>

<p>
<a id="pgfId-934519"></a>Prior to signal pin assignment, you should identify critical signals as priority connections. Depending on performance requirements, these signals may need to be the &#8220;shortest possible distance&#8221; to the component I/O, in which case manual pin assignment may be required. Many ECAD systems allow you to attach a special attribute to a net that requires a priority connection.</p>

<h4>
<a id="pgfId-924386"></a>Pin Assignment</h4>

<p>
<a id="pgfId-924387"></a>The first step in optimizing pin assignment is to determine which component I/Os feed power and ground connections. Most companies preassign pins in a netlist. The power/ground pin assignment determines the remaining available component pins that can be used for signal assignment. Of course, there must be enough I/O pins remaining to accommodate the number of signal I/Os.</p>

<h4><em>
<a id="pgfId-934731"></a>Related Topics</em></h4>

<p>
<a id="pgfId-934735"></a><a href="chap1_ct_vrf_pkg_const_def.html#22297">Constraint Definition</a></p>
<p>
<a id="pgfId-934739"></a><a href="chap1_ct_vrf_pkg_place.html#50779">Placement</a></p>
<p>
<a id="pgfId-934743"></a><a href="chap1_ct_vrf_pkg_therm_anal.html#56841">Thermal Analysis</a></p>
<p>
<a id="pgfId-934751"></a><a href="chap1_ct_vrf_pkg_routing.html#31480">Routing Concerns</a></p>
<p>
<a id="pgfId-934755"></a><a href="chap1_ct_vrf_pkg_void_conn.html#75209">Voiding and Connectivity</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_vrf_pkg_therm_anal.html" id="prev" title="Thermal Analysis">Thermal Analysis</a></em></b><b><em><a href="chap1_ct_vrf_pkg_routing.html" id="nex" title="Routing Concerns">Routing Concerns</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>