library verilog;
use verilog.vl_types.all;
entity ins_slicer is
    port(
        instruction     : in     vl_logic_vector(42 downto 0);
        bus1_opr_code   : out    vl_logic_vector(4 downto 0);
        bus1_src_code   : out    vl_logic_vector(18 downto 0);
        bus1_dst_code   : out    vl_logic_vector(18 downto 0)
    );
end ins_slicer;
