
remotenode.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002292  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  00002292  00002326  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000027b  00800072  00800072  00002338  2**0
                  ALLOC
  3 .stab         00000378  00000000  00000000  00002338  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000071  00000000  00000000  000026b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000020  00000000  00000000  00002721  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000080a  00000000  00000000  00002741  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000028d7  00000000  00000000  00002f4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000003bb  00000000  00000000  00005822  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000200f  00000000  00000000  00005bdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000620  00000000  00000000  00007bec  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b5a  00000000  00000000  0000820c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001269  00000000  00000000  00008d66  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000030  00000000  00000000  00009fcf  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a7 00 	jmp	0x14e	; 0x14e <__ctors_end>
       4:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
       8:	0c 94 df 07 	jmp	0xfbe	; 0xfbe <__vector_2>
       c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      10:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      14:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      18:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      1c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      20:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      24:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      28:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      2c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      30:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      34:	0c 94 86 03 	jmp	0x70c	; 0x70c <__vector_13>
      38:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      3c:	0c 94 b5 02 	jmp	0x56a	; 0x56a <__vector_15>
      40:	0c 94 42 04 	jmp	0x884	; 0x884 <__vector_16>
      44:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      48:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
      4c:	0c 94 e6 0d 	jmp	0x1bcc	; 0x1bcc <__vector_19>
      50:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>

00000054 <__c.3364>:
      54:	31 33 30 37 20 66 61 69 6c 65 64 00                 1307 failed.

00000060 <__c.3362>:
      60:	31 33 30 37 20 77 6f 72 6b 69 6e 67 00              1307 working.

0000006d <__c.3360>:
      6d:	79 65 61 72 3a 25 64 00                             year:%d.

00000075 <__c.3358>:
      75:	6d 6f 6e 3a 25 64 00                                mon:%d.

0000007c <__c.3356>:
      7c:	64 61 74 65 3a 25 64 00                             date:%d.

00000084 <__c.3354>:
      84:	69 6e 73 69 64 65 20 64 73 64 61 74 65 00           inside dsdate.

00000092 <__c.3352>:
      92:	66 61 69 6c 65 64 00                                failed.

00000099 <__c.3350>:
      99:	31 36 32 34 20 77 6f 72 6b 69 6e 67 00              1624 working.

000000a6 <__c.3348>:
      a6:	48 61 69 00                                         Hai.

000000aa <__c.3247>:
      aa:	25 64 00                                            %d.

000000ad <__c.3244>:
      ad:	49 6e 73 69 64 65 20 53 63 68 65 64 75 6c 65 00     Inside Schedule.

000000bd <__c.3241>:
      bd:	49 4e 73 69 64 65 20 53 77 69 74 63 68 00           INside Switch.

000000cb <__c.3238>:
      cb:	25 64 00                                            %d.

000000ce <__c.3236>:
      ce:	25 64 00                                            %d.

000000d1 <__c.3234>:
      d1:	25 64 00                                            %d.

000000d4 <__c.3232>:
      d4:	49 4e 73 69 64 65 20 44 61 74 65 63 68 67 00        INside Datechg.

000000e3 <__c.3229>:
      e3:	2d 2d 25 78 2d 2d 00                                --%x--.

000000ea <__c.3227>:
      ea:	25 64 00                                            %d.

000000ed <__c.3225>:
      ed:	25 64 00                                            %d.

000000f0 <__c.3223>:
      f0:	49 4e 73 69 64 65 20 54 49 6d 65 63 68 67 00        INside TImechg.

000000ff <__c.3219>:
      ff:	25 64 00                                            %d.

00000102 <__c.3217>:
     102:	69 6e 73 69 64 65 20 74 69 6d 65 00                 inside time.

0000010e <__c.3210>:
     10e:	0a 00                                               ..

00000110 <__c.3208>:
     110:	25 64 00                                            %d.

00000113 <__c.3139>:
     113:	46 41 49 4c 55 52 45 00                             FAILURE.

0000011b <__c.3137>:
     11b:	53 55 43 43 45 53 53 00                             SUCCESS.

00000123 <__c.3135>:
     123:	49 6e 73 69 64 65 20 4e 50 52 20 25 64 00           Inside NPR %d.

00000131 <__c.3100>:
     131:	73 65 6e 64 25 64 00                                send%d.

00000138 <__c.2866>:
     138:	32 00                                               2.

0000013a <__c.2861>:
     13a:	31 00                                               1.

0000013c <HexChars>:
     13c:	30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 46     0123456789ABCDEF
	...

0000014e <__ctors_end>:
     14e:	11 24       	eor	r1, r1
     150:	1f be       	out	0x3f, r1	; 63
     152:	cf e5       	ldi	r28, 0x5F	; 95
     154:	d8 e0       	ldi	r29, 0x08	; 8
     156:	de bf       	out	0x3e, r29	; 62
     158:	cd bf       	out	0x3d, r28	; 61

0000015a <__do_copy_data>:
     15a:	10 e0       	ldi	r17, 0x00	; 0
     15c:	a0 e6       	ldi	r26, 0x60	; 96
     15e:	b0 e0       	ldi	r27, 0x00	; 0
     160:	e2 e9       	ldi	r30, 0x92	; 146
     162:	f2 e2       	ldi	r31, 0x22	; 34
     164:	02 c0       	rjmp	.+4      	; 0x16a <.do_copy_data_start>

00000166 <.do_copy_data_loop>:
     166:	05 90       	lpm	r0, Z+
     168:	0d 92       	st	X+, r0

0000016a <.do_copy_data_start>:
     16a:	a2 37       	cpi	r26, 0x72	; 114
     16c:	b1 07       	cpc	r27, r17
     16e:	d9 f7       	brne	.-10     	; 0x166 <.do_copy_data_loop>

00000170 <__do_clear_bss>:
     170:	12 e0       	ldi	r17, 0x02	; 2
     172:	a2 e7       	ldi	r26, 0x72	; 114
     174:	b0 e0       	ldi	r27, 0x00	; 0
     176:	01 c0       	rjmp	.+2      	; 0x17a <.do_clear_bss_start>

00000178 <.do_clear_bss_loop>:
     178:	1d 92       	st	X+, r1

0000017a <.do_clear_bss_start>:
     17a:	ad 3e       	cpi	r26, 0xED	; 237
     17c:	b1 07       	cpc	r27, r17
     17e:	e1 f7       	brne	.-8      	; 0x178 <.do_clear_bss_loop>
     180:	0e 94 99 0f 	call	0x1f32	; 0x1f32 <main>
     184:	0c 94 48 11 	jmp	0x2290	; 0x2290 <_exit>

00000188 <__bad_interrupt>:
     188:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000018c <uartSetRxHandler>:
}

// redirects received data to a user function
void uartSetRxHandler(void (*rx_func)(unsigned char c))
{
     18c:	90 93 f4 00 	sts	0x00F4, r25
     190:	80 93 f3 00 	sts	0x00F3, r24
     194:	08 95       	ret

00000196 <uartSetBaudRate>:
	// set the receive interrupt to run the supplied user function
	UartRxFunc = rx_func;
}

// set the uart baud rate
void uartSetBaudRate(u32 baudrate)
{
     196:	f3 e0       	ldi	r31, 0x03	; 3
     198:	66 0f       	add	r22, r22
     19a:	77 1f       	adc	r23, r23
     19c:	88 1f       	adc	r24, r24
     19e:	99 1f       	adc	r25, r25
     1a0:	fa 95       	dec	r31
     1a2:	d1 f7       	brne	.-12     	; 0x198 <uartSetBaudRate+0x2>
     1a4:	9b 01       	movw	r18, r22
     1a6:	ac 01       	movw	r20, r24
     1a8:	22 0f       	add	r18, r18
     1aa:	33 1f       	adc	r19, r19
     1ac:	44 1f       	adc	r20, r20
     1ae:	55 1f       	adc	r21, r21
     1b0:	60 5c       	subi	r22, 0xC0	; 192
     1b2:	7d 4b       	sbci	r23, 0xBD	; 189
     1b4:	80 4f       	sbci	r24, 0xF0	; 240
     1b6:	9f 4f       	sbci	r25, 0xFF	; 255
     1b8:	0e 94 26 11 	call	0x224c	; 0x224c <__udivmodsi4>
     1bc:	21 50       	subi	r18, 0x01	; 1
     1be:	30 40       	sbci	r19, 0x00	; 0
	// calculate division factor for requested baud rate, and set it
	u16 bauddiv = ((F_CPU+(baudrate*8L))/(baudrate*16L)-1);
	outb(UBRRL, bauddiv);
     1c0:	29 b9       	out	0x09, r18	; 9
	#ifdef UBRRH
	outb(UBRRH, bauddiv>>8);
     1c2:	23 2f       	mov	r18, r19
     1c4:	33 27       	eor	r19, r19
     1c6:	20 bd       	out	0x20, r18	; 32
     1c8:	08 95       	ret

000001ca <uartGetRxBuffer>:
	#endif
}

// returns the receive buffer structure 
cBuffer* uartGetRxBuffer(void)
{
     1ca:	88 eb       	ldi	r24, 0xB8	; 184
     1cc:	91 e0       	ldi	r25, 0x01	; 1
     1ce:	08 95       	ret

000001d0 <uartGetTxBuffer>:
	// return rx buffer pointer
	return &uartRxBuffer;
}

// returns the transmit buffer structure 
cBuffer* uartGetTxBuffer(void)
{
     1d0:	83 e6       	ldi	r24, 0x63	; 99
     1d2:	92 e0       	ldi	r25, 0x02	; 2
     1d4:	08 95       	ret

000001d6 <uartSendByte>:
	// return tx buffer pointer
	return &uartTxBuffer;
}

// transmits a byte over the uart
void uartSendByte(u08 txData)
{
     1d6:	98 2f       	mov	r25, r24
	// wait for the transmitter to be ready
	while(!uartReadyTx);
     1d8:	80 91 42 01 	lds	r24, 0x0142
     1dc:	88 23       	and	r24, r24
     1de:	e1 f3       	breq	.-8      	; 0x1d8 <uartSendByte+0x2>
	// send byte
	outb(UDR, txData);
     1e0:	9c b9       	out	0x0c, r25	; 12
	// set ready state to FALSE
	uartReadyTx = FALSE;
     1e2:	10 92 42 01 	sts	0x0142, r1
     1e6:	08 95       	ret

000001e8 <uartFlushReceiveBuffer>:
}

// gets a single byte from the uart receive buffer (getchar-style)
int uartGetByte(void)
{
	u08 c;
	if(uartReceiveByte(&c))
		return c;
	else
		return -1;
}

// gets a byte (if available) from the uart receive buffer
u08 uartReceiveByte(u08* rxData)
{
	// make sure we have a receive buffer
	if(uartRxBuffer.size)
	{
		// make sure we have data
		if(uartRxBuffer.datalength)
		{
			// get byte from beginning of buffer
			*rxData = bufferGetFromFront(&uartRxBuffer);
			return TRUE;
		}
		else
		{
			// no data
			return FALSE;
		}
	}
	else
	{
		// no buffer
		return FALSE;
	}
}

// flush all data out of the receive buffer
void uartFlushReceiveBuffer(void)
{
     1e8:	10 92 bd 01 	sts	0x01BD, r1
     1ec:	10 92 bc 01 	sts	0x01BC, r1
     1f0:	08 95       	ret

000001f2 <uartReceiveBufferIsEmpty>:
	// flush all data from receive buffer
	//bufferFlush(&uartRxBuffer);
	// same effect as above
	uartRxBuffer.datalength = 0;
}

// return true if uart receive buffer is empty
u08 uartReceiveBufferIsEmpty(void)
{
     1f2:	80 91 bc 01 	lds	r24, 0x01BC
     1f6:	90 91 bd 01 	lds	r25, 0x01BD
     1fa:	89 2b       	or	r24, r25
     1fc:	19 f4       	brne	.+6      	; 0x204 <uartReceiveBufferIsEmpty+0x12>
	if(uartRxBuffer.datalength == 0)
     1fe:	8f ef       	ldi	r24, 0xFF	; 255
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	08 95       	ret
     204:	80 e0       	ldi	r24, 0x00	; 0
     206:	90 e0       	ldi	r25, 0x00	; 0
	{
		return TRUE;
	}
	else
	{
		return FALSE;
	}
}
     208:	08 95       	ret

0000020a <rprintfInit>:
// *** rprintf initialization ***
// you must call this function once and supply the character output
// routine before using other functions in this library
void rprintfInit(void (*putchar_func)(unsigned char c))
{
     20a:	90 93 f6 00 	sts	0x00F6, r25
     20e:	80 93 f5 00 	sts	0x00F5, r24
     212:	08 95       	ret

00000214 <rprintfChar>:
	rputchar = putchar_func;
}

// *** rprintfChar ***
// send a character/byte to the current output device
void rprintfChar(unsigned char c)
{
     214:	1f 93       	push	r17
     216:	18 2f       	mov	r17, r24
	// do LF -> CR/LF translation
	if(c == '\n')
     218:	8a 30       	cpi	r24, 0x0A	; 10
     21a:	31 f4       	brne	.+12     	; 0x228 <rprintfChar+0x14>
		rputchar('\r');
     21c:	e0 91 f5 00 	lds	r30, 0x00F5
     220:	f0 91 f6 00 	lds	r31, 0x00F6
     224:	8d e0       	ldi	r24, 0x0D	; 13
     226:	09 95       	icall
	// send character
	rputchar(c);
     228:	e0 91 f5 00 	lds	r30, 0x00F5
     22c:	f0 91 f6 00 	lds	r31, 0x00F6
     230:	81 2f       	mov	r24, r17
     232:	09 95       	icall
     234:	1f 91       	pop	r17
     236:	08 95       	ret

00000238 <rprintfStr>:
}

// *** rprintfStr ***
// prints a null-terminated string stored in RAM
void rprintfStr(char str[])
{
     238:	cf 93       	push	r28
     23a:	df 93       	push	r29
     23c:	ec 01       	movw	r28, r24
	// send a string stored in RAM
	// check to make sure we have a good pointer
	if (!str) return;
     23e:	89 2b       	or	r24, r25
     240:	21 f4       	brne	.+8      	; 0x24a <rprintfStr+0x12>
     242:	06 c0       	rjmp	.+12     	; 0x250 <rprintfStr+0x18>

	// print the string until a null-terminator
	while (*str)
		rprintfChar(*str++);
     244:	21 96       	adiw	r28, 0x01	; 1
     246:	0e 94 0a 01 	call	0x214	; 0x214 <rprintfChar>
     24a:	88 81       	ld	r24, Y
     24c:	88 23       	and	r24, r24
     24e:	d1 f7       	brne	.-12     	; 0x244 <rprintfStr+0xc>
     250:	df 91       	pop	r29
     252:	cf 91       	pop	r28
     254:	08 95       	ret

00000256 <rprintfStrLen>:
}

// *** rprintfStrLen ***
// prints a section of a string stored in RAM
// begins printing at position indicated by <start>
// prints number of characters indicated by <len>
void rprintfStrLen(char str[], unsigned int start, unsigned int len)
{
     256:	ef 92       	push	r14
     258:	ff 92       	push	r15
     25a:	0f 93       	push	r16
     25c:	1f 93       	push	r17
     25e:	cf 93       	push	r28
     260:	df 93       	push	r29
     262:	7a 01       	movw	r14, r20
	register int i=0;

	// check to make sure we have a good pointer
	if (!str) return;
     264:	00 97       	sbiw	r24, 0x00	; 0
     266:	c9 f0       	breq	.+50     	; 0x29a <rprintfStrLen+0x44>
     268:	ec 01       	movw	r28, r24
     26a:	68 0f       	add	r22, r24
     26c:	79 1f       	adc	r23, r25
	// spin through characters up to requested start
	// keep going as long as there's no null
	while((i++<start) && (*str++));
     26e:	c6 17       	cp	r28, r22
     270:	d7 07       	cpc	r29, r23
     272:	19 f0       	breq	.+6      	; 0x27a <rprintfStrLen+0x24>
     274:	89 91       	ld	r24, Y+
     276:	88 23       	and	r24, r24
     278:	d1 f7       	brne	.-12     	; 0x26e <rprintfStrLen+0x18>
     27a:	00 e0       	ldi	r16, 0x00	; 0
     27c:	10 e0       	ldi	r17, 0x00	; 0
     27e:	0a c0       	rjmp	.+20     	; 0x294 <rprintfStrLen+0x3e>
//	for(i=0; i<start; i++)
//	{
//		// keep steping through string as long as there's no null
//		if(*str) str++;
//	}

	// then print exactly len characters
	for(i=0; i<len; i++)
	{
		// print data out of the string as long as we haven't reached a null yet
		// at the null, start printing spaces
		if(*str)
     280:	88 81       	ld	r24, Y
     282:	88 23       	and	r24, r24
     284:	11 f0       	breq	.+4      	; 0x28a <rprintfStrLen+0x34>
			rprintfChar(*str++);
     286:	21 96       	adiw	r28, 0x01	; 1
     288:	01 c0       	rjmp	.+2      	; 0x28c <rprintfStrLen+0x36>
		else
			rprintfChar(' ');
     28a:	80 e2       	ldi	r24, 0x20	; 32
     28c:	0e 94 0a 01 	call	0x214	; 0x214 <rprintfChar>
     290:	0f 5f       	subi	r16, 0xFF	; 255
     292:	1f 4f       	sbci	r17, 0xFF	; 255
     294:	0e 15       	cp	r16, r14
     296:	1f 05       	cpc	r17, r15
     298:	99 f7       	brne	.-26     	; 0x280 <rprintfStrLen+0x2a>
     29a:	df 91       	pop	r29
     29c:	cf 91       	pop	r28
     29e:	1f 91       	pop	r17
     2a0:	0f 91       	pop	r16
     2a2:	ff 90       	pop	r15
     2a4:	ef 90       	pop	r14
     2a6:	08 95       	ret

000002a8 <rprintfProgStr>:
	}

}

// *** rprintfProgStr ***
// prints a null-terminated string stored in program ROM
void rprintfProgStr(const prog_char str[])
{
     2a8:	cf 93       	push	r28
     2aa:	df 93       	push	r29
     2ac:	ec 01       	movw	r28, r24
	// print a string stored in program memory
	register char c;

	// check to make sure we have a good pointer
	if (!str) return;
     2ae:	89 2b       	or	r24, r25
     2b0:	19 f4       	brne	.+6      	; 0x2b8 <rprintfProgStr+0x10>
     2b2:	07 c0       	rjmp	.+14     	; 0x2c2 <rprintfProgStr+0x1a>
	
	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
		rprintfChar(c);
     2b4:	0e 94 0a 01 	call	0x214	; 0x214 <rprintfChar>
     2b8:	fe 01       	movw	r30, r28
     2ba:	21 96       	adiw	r28, 0x01	; 1
     2bc:	84 91       	lpm	r24, Z
     2be:	88 23       	and	r24, r24
     2c0:	c9 f7       	brne	.-14     	; 0x2b4 <rprintfProgStr+0xc>
     2c2:	df 91       	pop	r29
     2c4:	cf 91       	pop	r28
     2c6:	08 95       	ret

000002c8 <rprintfCRLF>:
}

// *** rprintfCRLF ***
// prints carriage return and line feed
void rprintfCRLF(void)
{
     2c8:	8a e0       	ldi	r24, 0x0A	; 10
     2ca:	0e 94 0a 01 	call	0x214	; 0x214 <rprintfChar>
     2ce:	08 95       	ret

000002d0 <rprintfu04>:
	// print CR/LF
	//rprintfChar('\r');
	// LF -> CR/LF translation built-in to rprintfChar()
	rprintfChar('\n');
}

// *** rprintfu04 ***
// prints an unsigned 4-bit number in hex (1 digit)
void rprintfu04(unsigned char data)
{
     2d0:	e8 2f       	mov	r30, r24
     2d2:	ff 27       	eor	r31, r31
     2d4:	ef 70       	andi	r30, 0x0F	; 15
     2d6:	f0 70       	andi	r31, 0x00	; 0
     2d8:	e4 5c       	subi	r30, 0xC4	; 196
     2da:	fe 4f       	sbci	r31, 0xFE	; 254
     2dc:	e4 91       	lpm	r30, Z
     2de:	8e 2f       	mov	r24, r30
     2e0:	0e 94 0a 01 	call	0x214	; 0x214 <rprintfChar>
     2e4:	08 95       	ret

000002e6 <rprintfu08>:
	// print 4-bit hex value
//	char Character = data&0x0f;
//	if (Character>9)
//		Character+='A'-10;
//	else
//		Character+='0';
	rprintfChar(hexchar(data));
}

// *** rprintfu08 ***
// prints an unsigned 8-bit number in hex (2 digits)
void rprintfu08(unsigned char data)
{
     2e6:	1f 93       	push	r17
     2e8:	18 2f       	mov	r17, r24
	// print 8-bit hex value
	rprintfu04(data>>4);
     2ea:	82 95       	swap	r24
     2ec:	8f 70       	andi	r24, 0x0F	; 15
     2ee:	0e 94 68 01 	call	0x2d0	; 0x2d0 <rprintfu04>
	rprintfu04(data);
     2f2:	81 2f       	mov	r24, r17
     2f4:	0e 94 68 01 	call	0x2d0	; 0x2d0 <rprintfu04>
     2f8:	1f 91       	pop	r17
     2fa:	08 95       	ret

000002fc <rprintfu16>:
}

// *** rprintfu16 ***
// prints an unsigned 16-bit number in hex (4 digits)
void rprintfu16(unsigned short data)
{
     2fc:	0f 93       	push	r16
     2fe:	1f 93       	push	r17
     300:	8c 01       	movw	r16, r24
	// print 16-bit hex value
	rprintfu08(data>>8);
     302:	89 2f       	mov	r24, r25
     304:	99 27       	eor	r25, r25
     306:	0e 94 73 01 	call	0x2e6	; 0x2e6 <rprintfu08>
	rprintfu08(data);
     30a:	80 2f       	mov	r24, r16
     30c:	0e 94 73 01 	call	0x2e6	; 0x2e6 <rprintfu08>
     310:	1f 91       	pop	r17
     312:	0f 91       	pop	r16
     314:	08 95       	ret

00000316 <rprintfu32>:
}

// *** rprintfu32 ***
// prints an unsigned 32-bit number in hex (8 digits)
void rprintfu32(unsigned long data)
{
     316:	ef 92       	push	r14
     318:	ff 92       	push	r15
     31a:	0f 93       	push	r16
     31c:	1f 93       	push	r17
     31e:	7b 01       	movw	r14, r22
     320:	8c 01       	movw	r16, r24
	// print 32-bit hex value
	rprintfu16(data>>16);
     322:	aa 27       	eor	r26, r26
     324:	bb 27       	eor	r27, r27
     326:	0e 94 7e 01 	call	0x2fc	; 0x2fc <rprintfu16>
	rprintfu16(data);
     32a:	c7 01       	movw	r24, r14
     32c:	0e 94 7e 01 	call	0x2fc	; 0x2fc <rprintfu16>
     330:	1f 91       	pop	r17
     332:	0f 91       	pop	r16
     334:	ff 90       	pop	r15
     336:	ef 90       	pop	r14
     338:	08 95       	ret

0000033a <rprintfNum>:
}

// *** rprintfNum ***
// special printf for numbers only
// see formatting information below
//	Print the number "n" in the given "base"
//	using exactly "numDigits"
//	print +/- if signed flag "isSigned" is TRUE
//	use the character specified in "padchar" to pad extra characters
//
//	Examples:
//	uartPrintfNum(10, 6,  TRUE, ' ',   1234);  -->  " +1234"
//	uartPrintfNum(10, 6, FALSE, '0',   1234);  -->  "001234"
//	uartPrintfNum(16, 6, FALSE, '.', 0x5AA5);  -->  "..5AA5"
void rprintfNum(char base, char numDigits, char isSigned, char padchar, long n)
{
     33a:	2f 92       	push	r2
     33c:	3f 92       	push	r3
     33e:	4f 92       	push	r4
     340:	5f 92       	push	r5
     342:	6f 92       	push	r6
     344:	7f 92       	push	r7
     346:	8f 92       	push	r8
     348:	9f 92       	push	r9
     34a:	af 92       	push	r10
     34c:	bf 92       	push	r11
     34e:	cf 92       	push	r12
     350:	df 92       	push	r13
     352:	ef 92       	push	r14
     354:	ff 92       	push	r15
     356:	0f 93       	push	r16
     358:	1f 93       	push	r17
     35a:	cf 93       	push	r28
     35c:	df 93       	push	r29
     35e:	cd b7       	in	r28, 0x3d	; 61
     360:	de b7       	in	r29, 0x3e	; 62
     362:	a2 97       	sbiw	r28, 0x22	; 34
     364:	0f b6       	in	r0, 0x3f	; 63
     366:	f8 94       	cli
     368:	de bf       	out	0x3e, r29	; 62
     36a:	0f be       	out	0x3f, r0	; 63
     36c:	cd bf       	out	0x3d, r28	; 61
     36e:	69 a3       	std	Y+33, r22	; 0x21
     370:	24 2e       	mov	r2, r20
     372:	2a a3       	std	Y+34, r18	; 0x22
     374:	27 01       	movw	r4, r14
     376:	38 01       	movw	r6, r16
	// define a global HexChars or use line below
	//static char HexChars[16] = "0123456789ABCDEF";
	char *p, buf[32];
	unsigned long x;
	unsigned char count;

	// prepare negative number
	if( isSigned && (n < 0) )
     378:	44 23       	and	r20, r20
     37a:	51 f0       	breq	.+20     	; 0x390 <rprintfNum+0x56>
     37c:	17 ff       	sbrs	r17, 7
     37e:	08 c0       	rjmp	.+16     	; 0x390 <rprintfNum+0x56>
	{
		x = -n;
     380:	ee 24       	eor	r14, r14
     382:	ff 24       	eor	r15, r15
     384:	87 01       	movw	r16, r14
     386:	e4 18       	sub	r14, r4
     388:	f5 08       	sbc	r15, r5
     38a:	06 09       	sbc	r16, r6
     38c:	17 09       	sbc	r17, r7
     38e:	02 c0       	rjmp	.+4      	; 0x394 <rprintfNum+0x5a>
	}
	else
	{
	 	x = n;
     390:	83 01       	movw	r16, r6
     392:	72 01       	movw	r14, r4
	}

	// setup little string buffer
	count = (numDigits-1)-(isSigned?1:0);
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	21 10       	cpse	r2, r1
     398:	91 e0       	ldi	r25, 0x01	; 1
     39a:	39 a0       	ldd	r3, Y+33	; 0x21
     39c:	39 1a       	sub	r3, r25
     39e:	3a 94       	dec	r3
  	p = buf + sizeof (buf);
  	*--p = '\0';
     3a0:	18 a2       	std	Y+32, r1	; 0x20
	
	// force calculation of first digit
	// (to prevent zero from not printing at all!!!)
	*--p = hexchar(x%base); x /= base;
     3a2:	a8 2e       	mov	r10, r24
     3a4:	bb 24       	eor	r11, r11
     3a6:	cc 24       	eor	r12, r12
     3a8:	dd 24       	eor	r13, r13
     3aa:	c8 01       	movw	r24, r16
     3ac:	b7 01       	movw	r22, r14
     3ae:	a6 01       	movw	r20, r12
     3b0:	95 01       	movw	r18, r10
     3b2:	0e 94 26 11 	call	0x224c	; 0x224c <__udivmodsi4>
     3b6:	fb 01       	movw	r30, r22
     3b8:	ef 70       	andi	r30, 0x0F	; 15
     3ba:	f0 70       	andi	r31, 0x00	; 0
     3bc:	e4 5c       	subi	r30, 0xC4	; 196
     3be:	fe 4f       	sbci	r31, 0xFE	; 254
     3c0:	64 91       	lpm	r22, Z
     3c2:	6f 8f       	std	Y+31, r22	; 0x1f
     3c4:	c8 01       	movw	r24, r16
     3c6:	b7 01       	movw	r22, r14
     3c8:	a6 01       	movw	r20, r12
     3ca:	95 01       	movw	r18, r10
     3cc:	0e 94 26 11 	call	0x224c	; 0x224c <__udivmodsi4>
     3d0:	79 01       	movw	r14, r18
     3d2:	8a 01       	movw	r16, r20
     3d4:	8f e1       	ldi	r24, 0x1F	; 31
     3d6:	88 2e       	mov	r8, r24
     3d8:	91 2c       	mov	r9, r1
     3da:	8c 0e       	add	r8, r28
     3dc:	9d 1e       	adc	r9, r29
     3de:	23 c0       	rjmp	.+70     	; 0x426 <rprintfNum+0xec>
     3e0:	c4 01       	movw	r24, r8
     3e2:	01 97       	sbiw	r24, 0x01	; 1
	// calculate remaining digits
	while(count--)
	{
		if(x != 0)
     3e4:	e1 14       	cp	r14, r1
     3e6:	f1 04       	cpc	r15, r1
     3e8:	01 05       	cpc	r16, r1
     3ea:	11 05       	cpc	r17, r1
     3ec:	c1 f0       	breq	.+48     	; 0x41e <rprintfNum+0xe4>
		{
			// calculate next digit
			*--p = hexchar(x%base); x /= base;
     3ee:	4c 01       	movw	r8, r24
     3f0:	c8 01       	movw	r24, r16
     3f2:	b7 01       	movw	r22, r14
     3f4:	a6 01       	movw	r20, r12
     3f6:	95 01       	movw	r18, r10
     3f8:	0e 94 26 11 	call	0x224c	; 0x224c <__udivmodsi4>
     3fc:	fb 01       	movw	r30, r22
     3fe:	ef 70       	andi	r30, 0x0F	; 15
     400:	f0 70       	andi	r31, 0x00	; 0
     402:	e4 5c       	subi	r30, 0xC4	; 196
     404:	fe 4f       	sbci	r31, 0xFE	; 254
     406:	64 91       	lpm	r22, Z
     408:	f4 01       	movw	r30, r8
     40a:	60 83       	st	Z, r22
     40c:	c8 01       	movw	r24, r16
     40e:	b7 01       	movw	r22, r14
     410:	a6 01       	movw	r20, r12
     412:	95 01       	movw	r18, r10
     414:	0e 94 26 11 	call	0x224c	; 0x224c <__udivmodsi4>
     418:	79 01       	movw	r14, r18
     41a:	8a 01       	movw	r16, r20
     41c:	04 c0       	rjmp	.+8      	; 0x426 <rprintfNum+0xec>
		}
		else
		{
			// no more digits left, pad out to desired length
			*--p = padchar;
     41e:	4c 01       	movw	r8, r24
     420:	8a a1       	ldd	r24, Y+34	; 0x22
     422:	f4 01       	movw	r30, r8
     424:	80 83       	st	Z, r24
     426:	3a 94       	dec	r3
     428:	ef ef       	ldi	r30, 0xFF	; 255
     42a:	3e 16       	cp	r3, r30
     42c:	c9 f6       	brne	.-78     	; 0x3e0 <rprintfNum+0xa6>
		}
	}

	// apply signed notation if requested
	if( isSigned )
     42e:	22 20       	and	r2, r2
     430:	a9 f0       	breq	.+42     	; 0x45c <rprintfNum+0x122>
	{
		if(n < 0)
     432:	77 fe       	sbrs	r7, 7
     434:	05 c0       	rjmp	.+10     	; 0x440 <rprintfNum+0x106>
		{
   			*--p = '-';
     436:	8d e2       	ldi	r24, 0x2D	; 45
     438:	f4 01       	movw	r30, r8
     43a:	82 93       	st	-Z, r24
     43c:	4f 01       	movw	r8, r30
     43e:	0e c0       	rjmp	.+28     	; 0x45c <rprintfNum+0x122>
     440:	c4 01       	movw	r24, r8
     442:	01 97       	sbiw	r24, 0x01	; 1
		}
		else if(n > 0)
     444:	41 14       	cp	r4, r1
     446:	51 04       	cpc	r5, r1
     448:	61 04       	cpc	r6, r1
     44a:	71 04       	cpc	r7, r1
     44c:	19 f0       	breq	.+6      	; 0x454 <rprintfNum+0x11a>
		{
	   		*--p = '+';
     44e:	4c 01       	movw	r8, r24
     450:	8b e2       	ldi	r24, 0x2B	; 43
     452:	02 c0       	rjmp	.+4      	; 0x458 <rprintfNum+0x11e>
		}
		else
		{
	   		*--p = ' ';
     454:	4c 01       	movw	r8, r24
     456:	80 e2       	ldi	r24, 0x20	; 32
     458:	f4 01       	movw	r30, r8
     45a:	80 83       	st	Z, r24
     45c:	19 a1       	ldd	r17, Y+33	; 0x21
     45e:	05 c0       	rjmp	.+10     	; 0x46a <rprintfNum+0x130>
		}
	}

	// print the string right-justified
	count = numDigits;
	while(count--)
	{
		rprintfChar(*p++);
     460:	f4 01       	movw	r30, r8
     462:	81 91       	ld	r24, Z+
     464:	4f 01       	movw	r8, r30
     466:	0e 94 0a 01 	call	0x214	; 0x214 <rprintfChar>
     46a:	11 50       	subi	r17, 0x01	; 1
     46c:	c8 f7       	brcc	.-14     	; 0x460 <rprintfNum+0x126>
     46e:	a2 96       	adiw	r28, 0x22	; 34
     470:	0f b6       	in	r0, 0x3f	; 63
     472:	f8 94       	cli
     474:	de bf       	out	0x3e, r29	; 62
     476:	0f be       	out	0x3f, r0	; 63
     478:	cd bf       	out	0x3d, r28	; 61
     47a:	df 91       	pop	r29
     47c:	cf 91       	pop	r28
     47e:	1f 91       	pop	r17
     480:	0f 91       	pop	r16
     482:	ff 90       	pop	r15
     484:	ef 90       	pop	r14
     486:	df 90       	pop	r13
     488:	cf 90       	pop	r12
     48a:	bf 90       	pop	r11
     48c:	af 90       	pop	r10
     48e:	9f 90       	pop	r9
     490:	8f 90       	pop	r8
     492:	7f 90       	pop	r7
     494:	6f 90       	pop	r6
     496:	5f 90       	pop	r5
     498:	4f 90       	pop	r4
     49a:	3f 90       	pop	r3
     49c:	2f 90       	pop	r2
     49e:	08 95       	ret

000004a0 <bufferInit>:

// initialization

void bufferInit(cBuffer* buffer, unsigned char *start, unsigned short size)
{
     4a0:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
     4a2:	8f b7       	in	r24, 0x3f	; 63
     4a4:	f8 94       	cli
	// set start pointer of the buffer
	buffer->dataptr = start;
     4a6:	71 83       	std	Z+1, r23	; 0x01
     4a8:	60 83       	st	Z, r22
	buffer->size = size;
     4aa:	53 83       	std	Z+3, r21	; 0x03
     4ac:	42 83       	std	Z+2, r20	; 0x02
	// initialize index and length
	buffer->dataindex = 0;
     4ae:	17 82       	std	Z+7, r1	; 0x07
     4b0:	16 82       	std	Z+6, r1	; 0x06
	buffer->datalength = 0;
     4b2:	15 82       	std	Z+5, r1	; 0x05
     4b4:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
     4b6:	8f bf       	out	0x3f, r24	; 63
     4b8:	08 95       	ret

000004ba <uartInitBuffers>:
     4ba:	40 e4       	ldi	r20, 0x40	; 64
     4bc:	50 e0       	ldi	r21, 0x00	; 0
     4be:	63 e7       	ldi	r22, 0x73	; 115
     4c0:	70 e0       	ldi	r23, 0x00	; 0
     4c2:	88 eb       	ldi	r24, 0xB8	; 184
     4c4:	91 e0       	ldi	r25, 0x01	; 1
     4c6:	0e 94 50 02 	call	0x4a0	; 0x4a0 <bufferInit>
     4ca:	40 e4       	ldi	r20, 0x40	; 64
     4cc:	50 e0       	ldi	r21, 0x00	; 0
     4ce:	63 eb       	ldi	r22, 0xB3	; 179
     4d0:	70 e0       	ldi	r23, 0x00	; 0
     4d2:	83 e6       	ldi	r24, 0x63	; 99
     4d4:	92 e0       	ldi	r25, 0x02	; 2
     4d6:	0e 94 50 02 	call	0x4a0	; 0x4a0 <bufferInit>
     4da:	08 95       	ret

000004dc <uartInit>:
     4dc:	0e 94 5d 02 	call	0x4ba	; 0x4ba <uartInitBuffers>
     4e0:	10 92 f4 00 	sts	0x00F4, r1
     4e4:	10 92 f3 00 	sts	0x00F3, r1
     4e8:	88 ed       	ldi	r24, 0xD8	; 216
     4ea:	8a b9       	out	0x0a, r24	; 10
     4ec:	60 e8       	ldi	r22, 0x80	; 128
     4ee:	75 e2       	ldi	r23, 0x25	; 37
     4f0:	80 e0       	ldi	r24, 0x00	; 0
     4f2:	90 e0       	ldi	r25, 0x00	; 0
     4f4:	0e 94 cb 00 	call	0x196	; 0x196 <uartSetBaudRate>
     4f8:	8f ef       	ldi	r24, 0xFF	; 255
     4fa:	80 93 42 01 	sts	0x0142, r24
     4fe:	10 92 d5 01 	sts	0x01D5, r1
     502:	10 92 6c 02 	sts	0x026C, r1
     506:	10 92 6b 02 	sts	0x026B, r1
     50a:	78 94       	sei
     50c:	08 95       	ret

0000050e <bufferGetFromFront>:
}

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
     50e:	cf 93       	push	r28
     510:	df 93       	push	r29
     512:	dc 01       	movw	r26, r24
	unsigned char data = 0;
	// begin critical section
	CRITICAL_SECTION_START;
     514:	4f b7       	in	r20, 0x3f	; 63
     516:	f8 94       	cli
	// check to see if there's data in the buffer
	if(buffer->datalength)
     518:	ec 01       	movw	r28, r24
     51a:	8c 81       	ldd	r24, Y+4	; 0x04
     51c:	9d 81       	ldd	r25, Y+5	; 0x05
     51e:	89 2b       	or	r24, r25
     520:	11 f4       	brne	.+4      	; 0x526 <bufferGetFromFront+0x18>
     522:	e0 e0       	ldi	r30, 0x00	; 0
     524:	1c c0       	rjmp	.+56     	; 0x55e <bufferGetFromFront+0x50>
	{
		// get the first character from buffer
		data = buffer->dataptr[buffer->dataindex];
     526:	fd 01       	movw	r30, r26
     528:	86 81       	ldd	r24, Z+6	; 0x06
     52a:	97 81       	ldd	r25, Z+7	; 0x07
     52c:	ed 91       	ld	r30, X+
     52e:	fc 91       	ld	r31, X
     530:	11 97       	sbiw	r26, 0x01	; 1
     532:	e8 0f       	add	r30, r24
     534:	f9 1f       	adc	r31, r25
     536:	e0 81       	ld	r30, Z
		// move index down and decrement length
		buffer->dataindex++;
     538:	01 96       	adiw	r24, 0x01	; 1
     53a:	ed 01       	movw	r28, r26
     53c:	9f 83       	std	Y+7, r25	; 0x07
     53e:	8e 83       	std	Y+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
     540:	2a 81       	ldd	r18, Y+2	; 0x02
     542:	3b 81       	ldd	r19, Y+3	; 0x03
     544:	82 17       	cp	r24, r18
     546:	93 07       	cpc	r25, r19
     548:	20 f0       	brcs	.+8      	; 0x552 <bufferGetFromFront+0x44>
		{
			buffer->dataindex -= buffer->size;
     54a:	82 1b       	sub	r24, r18
     54c:	93 0b       	sbc	r25, r19
     54e:	9f 83       	std	Y+7, r25	; 0x07
     550:	8e 83       	std	Y+6, r24	; 0x06
		}
		buffer->datalength--;
     552:	ed 01       	movw	r28, r26
     554:	8c 81       	ldd	r24, Y+4	; 0x04
     556:	9d 81       	ldd	r25, Y+5	; 0x05
     558:	01 97       	sbiw	r24, 0x01	; 1
     55a:	9d 83       	std	Y+5, r25	; 0x05
     55c:	8c 83       	std	Y+4, r24	; 0x04
	}
	// end critical section
	CRITICAL_SECTION_END;
     55e:	4f bf       	out	0x3f, r20	; 63
	// return
	return data;
}
     560:	8e 2f       	mov	r24, r30
     562:	99 27       	eor	r25, r25
     564:	df 91       	pop	r29
     566:	cf 91       	pop	r28
     568:	08 95       	ret

0000056a <__vector_15>:

// add byte to end of uart Tx buffer
u08 uartAddToTxBuffer(u08 data)
{
	// add data byte to the end of the tx buffer
	return bufferAddToEnd(&uartTxBuffer, data);
}

// start transmission of the current uart Tx buffer contents
void uartSendTxBuffer(void)
{
	// turn on buffered transmit
	uartBufferedTx = TRUE;
	// send the first byte to get things going by interrupts
	uartSendByte(bufferGetFromFront(&uartTxBuffer));
}
/*
// transmit nBytes from buffer out the uart
u08 uartSendBuffer(char *buffer, u16 nBytes)
{
	register u08 first;
	register u16 i;

	// check if there's space (and that we have any bytes to send at all)
	if((uartTxBuffer.datalength + nBytes < uartTxBuffer.size) && nBytes)
	{
		// grab first character
		first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes-1; i++)
		{
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer, *buffer++);
		}

		// send the first byte to get things going by interrupts
		uartBufferedTx = TRUE;
		uartSendByte(first);
		// return success
		return TRUE;
	}
	else
	{
		// return failure
		return FALSE;
	}
}
*/
// UART Transmit Complete Interrupt Handler
UART_INTERRUPT_HANDLER(SIG_UART_TRANS)
{
     56a:	1f 92       	push	r1
     56c:	0f 92       	push	r0
     56e:	0f b6       	in	r0, 0x3f	; 63
     570:	0f 92       	push	r0
     572:	11 24       	eor	r1, r1
     574:	2f 93       	push	r18
     576:	3f 93       	push	r19
     578:	4f 93       	push	r20
     57a:	5f 93       	push	r21
     57c:	6f 93       	push	r22
     57e:	7f 93       	push	r23
     580:	8f 93       	push	r24
     582:	9f 93       	push	r25
     584:	af 93       	push	r26
     586:	bf 93       	push	r27
     588:	ef 93       	push	r30
     58a:	ff 93       	push	r31
	// check if buffered tx is enabled
	if(uartBufferedTx)
     58c:	80 91 d5 01 	lds	r24, 0x01D5
     590:	88 23       	and	r24, r24
     592:	71 f0       	breq	.+28     	; 0x5b0 <__vector_15+0x46>
	{
		// check if there's data left in the buffer
		if(uartTxBuffer.datalength)
     594:	80 91 67 02 	lds	r24, 0x0267
     598:	90 91 68 02 	lds	r25, 0x0268
     59c:	89 2b       	or	r24, r25
     59e:	31 f0       	breq	.+12     	; 0x5ac <__vector_15+0x42>
		{
			// send byte from top of buffer
			outb(UDR, bufferGetFromFront(&uartTxBuffer));
     5a0:	83 e6       	ldi	r24, 0x63	; 99
     5a2:	92 e0       	ldi	r25, 0x02	; 2
     5a4:	0e 94 87 02 	call	0x50e	; 0x50e <bufferGetFromFront>
     5a8:	8c b9       	out	0x0c, r24	; 12
     5aa:	05 c0       	rjmp	.+10     	; 0x5b6 <__vector_15+0x4c>
		}
		else
		{
			// no data left
			uartBufferedTx = FALSE;
     5ac:	10 92 d5 01 	sts	0x01D5, r1
			// return to ready state
			uartReadyTx = TRUE;
		}
	}
	else
	{
		// we're using single-byte tx mode
		// indicate transmit complete, back to ready
		uartReadyTx = TRUE;
     5b0:	8f ef       	ldi	r24, 0xFF	; 255
     5b2:	80 93 42 01 	sts	0x0142, r24
     5b6:	ff 91       	pop	r31
     5b8:	ef 91       	pop	r30
     5ba:	bf 91       	pop	r27
     5bc:	af 91       	pop	r26
     5be:	9f 91       	pop	r25
     5c0:	8f 91       	pop	r24
     5c2:	7f 91       	pop	r23
     5c4:	6f 91       	pop	r22
     5c6:	5f 91       	pop	r21
     5c8:	4f 91       	pop	r20
     5ca:	3f 91       	pop	r19
     5cc:	2f 91       	pop	r18
     5ce:	0f 90       	pop	r0
     5d0:	0f be       	out	0x3f, r0	; 63
     5d2:	0f 90       	pop	r0
     5d4:	1f 90       	pop	r1
     5d6:	18 95       	reti

000005d8 <uartReceiveByte>:
     5d8:	cf 93       	push	r28
     5da:	df 93       	push	r29
     5dc:	ec 01       	movw	r28, r24
     5de:	80 91 ba 01 	lds	r24, 0x01BA
     5e2:	90 91 bb 01 	lds	r25, 0x01BB
     5e6:	89 2b       	or	r24, r25
     5e8:	71 f0       	breq	.+28     	; 0x606 <uartReceiveByte+0x2e>
     5ea:	80 91 bc 01 	lds	r24, 0x01BC
     5ee:	90 91 bd 01 	lds	r25, 0x01BD
     5f2:	89 2b       	or	r24, r25
     5f4:	41 f0       	breq	.+16     	; 0x606 <uartReceiveByte+0x2e>
     5f6:	88 eb       	ldi	r24, 0xB8	; 184
     5f8:	91 e0       	ldi	r25, 0x01	; 1
     5fa:	0e 94 87 02 	call	0x50e	; 0x50e <bufferGetFromFront>
     5fe:	88 83       	st	Y, r24
     600:	8f ef       	ldi	r24, 0xFF	; 255
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	02 c0       	rjmp	.+4      	; 0x60a <uartReceiveByte+0x32>
     606:	80 e0       	ldi	r24, 0x00	; 0
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	df 91       	pop	r29
     60c:	cf 91       	pop	r28
     60e:	08 95       	ret

00000610 <uartGetByte>:
     610:	cf 93       	push	r28
     612:	df 93       	push	r29
     614:	cd b7       	in	r28, 0x3d	; 61
     616:	de b7       	in	r29, 0x3e	; 62
     618:	21 97       	sbiw	r28, 0x01	; 1
     61a:	0f b6       	in	r0, 0x3f	; 63
     61c:	f8 94       	cli
     61e:	de bf       	out	0x3e, r29	; 62
     620:	0f be       	out	0x3f, r0	; 63
     622:	cd bf       	out	0x3d, r28	; 61
     624:	ce 01       	movw	r24, r28
     626:	01 96       	adiw	r24, 0x01	; 1
     628:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <uartReceiveByte>
     62c:	88 23       	and	r24, r24
     62e:	19 f4       	brne	.+6      	; 0x636 <uartGetByte+0x26>
     630:	8f ef       	ldi	r24, 0xFF	; 255
     632:	9f ef       	ldi	r25, 0xFF	; 255
     634:	02 c0       	rjmp	.+4      	; 0x63a <uartGetByte+0x2a>
     636:	89 81       	ldd	r24, Y+1	; 0x01
     638:	99 27       	eor	r25, r25
     63a:	21 96       	adiw	r28, 0x01	; 1
     63c:	0f b6       	in	r0, 0x3f	; 63
     63e:	f8 94       	cli
     640:	de bf       	out	0x3e, r29	; 62
     642:	0f be       	out	0x3f, r0	; 63
     644:	cd bf       	out	0x3d, r28	; 61
     646:	df 91       	pop	r29
     648:	cf 91       	pop	r28
     64a:	08 95       	ret

0000064c <bufferDumpFromFront>:

void bufferDumpFromFront(cBuffer* buffer, unsigned short numbytes)
{
     64c:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
     64e:	4f b7       	in	r20, 0x3f	; 63
     650:	f8 94       	cli
	// dump numbytes from the front of the buffer
	// are we dumping less than the entire buffer?
	if(numbytes < buffer->datalength)
     652:	84 81       	ldd	r24, Z+4	; 0x04
     654:	95 81       	ldd	r25, Z+5	; 0x05
     656:	68 17       	cp	r22, r24
     658:	79 07       	cpc	r23, r25
     65a:	b0 f4       	brcc	.+44     	; 0x688 <bufferDumpFromFront+0x3c>
	{
		// move index down by numbytes and decrement length by numbytes
		buffer->dataindex += numbytes;
     65c:	86 81       	ldd	r24, Z+6	; 0x06
     65e:	97 81       	ldd	r25, Z+7	; 0x07
     660:	86 0f       	add	r24, r22
     662:	97 1f       	adc	r25, r23
     664:	97 83       	std	Z+7, r25	; 0x07
     666:	86 83       	std	Z+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
     668:	22 81       	ldd	r18, Z+2	; 0x02
     66a:	33 81       	ldd	r19, Z+3	; 0x03
     66c:	82 17       	cp	r24, r18
     66e:	93 07       	cpc	r25, r19
     670:	20 f0       	brcs	.+8      	; 0x67a <bufferDumpFromFront+0x2e>
		{
			buffer->dataindex -= buffer->size;
     672:	82 1b       	sub	r24, r18
     674:	93 0b       	sbc	r25, r19
     676:	97 83       	std	Z+7, r25	; 0x07
     678:	86 83       	std	Z+6, r24	; 0x06
		}
		buffer->datalength -= numbytes;
     67a:	84 81       	ldd	r24, Z+4	; 0x04
     67c:	95 81       	ldd	r25, Z+5	; 0x05
     67e:	86 1b       	sub	r24, r22
     680:	97 0b       	sbc	r25, r23
     682:	95 83       	std	Z+5, r25	; 0x05
     684:	84 83       	std	Z+4, r24	; 0x04
     686:	02 c0       	rjmp	.+4      	; 0x68c <bufferDumpFromFront+0x40>
	}
	else
	{
		// flush the whole buffer
		buffer->datalength = 0;
     688:	15 82       	std	Z+5, r1	; 0x05
     68a:	14 82       	std	Z+4, r1	; 0x04
	}
	// end critical section
	CRITICAL_SECTION_END;
     68c:	4f bf       	out	0x3f, r20	; 63
     68e:	08 95       	ret

00000690 <bufferGetAtIndex>:
}

unsigned char bufferGetAtIndex(cBuffer* buffer, unsigned short index)
{
     690:	fc 01       	movw	r30, r24
     692:	cb 01       	movw	r24, r22
	// begin critical section
	CRITICAL_SECTION_START;
     694:	4f b7       	in	r20, 0x3f	; 63
     696:	f8 94       	cli
	// return character at index in buffer
	unsigned char data = buffer->dataptr[(buffer->dataindex+index)%(buffer->size)];
     698:	26 81       	ldd	r18, Z+6	; 0x06
     69a:	37 81       	ldd	r19, Z+7	; 0x07
     69c:	62 81       	ldd	r22, Z+2	; 0x02
     69e:	73 81       	ldd	r23, Z+3	; 0x03
     6a0:	82 0f       	add	r24, r18
     6a2:	93 1f       	adc	r25, r19
     6a4:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__udivmodhi4>
     6a8:	01 90       	ld	r0, Z+
     6aa:	f0 81       	ld	r31, Z
     6ac:	e0 2d       	mov	r30, r0
     6ae:	e8 0f       	add	r30, r24
     6b0:	f9 1f       	adc	r31, r25
     6b2:	80 81       	ld	r24, Z
	// end critical section
	CRITICAL_SECTION_END;
     6b4:	4f bf       	out	0x3f, r20	; 63
	return data;
}
     6b6:	99 27       	eor	r25, r25
     6b8:	08 95       	ret

000006ba <bufferAddToEnd>:

unsigned char bufferAddToEnd(cBuffer* buffer, unsigned char data)
{
     6ba:	1f 93       	push	r17
     6bc:	cf 93       	push	r28
     6be:	df 93       	push	r29
     6c0:	ec 01       	movw	r28, r24
     6c2:	16 2f       	mov	r17, r22
	// begin critical section
	CRITICAL_SECTION_START;
     6c4:	4f b7       	in	r20, 0x3f	; 63
     6c6:	f8 94       	cli
	// make sure the buffer has room
	if(buffer->datalength < buffer->size)
     6c8:	2c 81       	ldd	r18, Y+4	; 0x04
     6ca:	3d 81       	ldd	r19, Y+5	; 0x05
     6cc:	6a 81       	ldd	r22, Y+2	; 0x02
     6ce:	7b 81       	ldd	r23, Y+3	; 0x03
     6d0:	26 17       	cp	r18, r22
     6d2:	37 07       	cpc	r19, r23
     6d4:	a0 f4       	brcc	.+40     	; 0x6fe <bufferAddToEnd+0x44>
	{
		// save data byte at end of buffer
		buffer->dataptr[(buffer->dataindex + buffer->datalength) % buffer->size] = data;
     6d6:	8e 81       	ldd	r24, Y+6	; 0x06
     6d8:	9f 81       	ldd	r25, Y+7	; 0x07
     6da:	82 0f       	add	r24, r18
     6dc:	93 1f       	adc	r25, r19
     6de:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__udivmodhi4>
     6e2:	e8 81       	ld	r30, Y
     6e4:	f9 81       	ldd	r31, Y+1	; 0x01
     6e6:	e8 0f       	add	r30, r24
     6e8:	f9 1f       	adc	r31, r25
     6ea:	10 83       	st	Z, r17
		// increment the length
		buffer->datalength++;
     6ec:	8c 81       	ldd	r24, Y+4	; 0x04
     6ee:	9d 81       	ldd	r25, Y+5	; 0x05
     6f0:	01 96       	adiw	r24, 0x01	; 1
     6f2:	9d 83       	std	Y+5, r25	; 0x05
     6f4:	8c 83       	std	Y+4, r24	; 0x04
		// end critical section
		CRITICAL_SECTION_END;
     6f6:	4f bf       	out	0x3f, r20	; 63
     6f8:	8f ef       	ldi	r24, 0xFF	; 255
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	03 c0       	rjmp	.+6      	; 0x704 <bufferAddToEnd+0x4a>
		// return success
		return -1;
	}
	// end critical section
	CRITICAL_SECTION_END;
     6fe:	4f bf       	out	0x3f, r20	; 63
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	df 91       	pop	r29
     706:	cf 91       	pop	r28
     708:	1f 91       	pop	r17
     70a:	08 95       	ret

0000070c <__vector_13>:
	}
}

// UART Receive Complete Interrupt Handler
UART_INTERRUPT_HANDLER(SIG_UART_RECV)
{
     70c:	1f 92       	push	r1
     70e:	0f 92       	push	r0
     710:	0f b6       	in	r0, 0x3f	; 63
     712:	0f 92       	push	r0
     714:	11 24       	eor	r1, r1
     716:	2f 93       	push	r18
     718:	3f 93       	push	r19
     71a:	4f 93       	push	r20
     71c:	5f 93       	push	r21
     71e:	6f 93       	push	r22
     720:	7f 93       	push	r23
     722:	8f 93       	push	r24
     724:	9f 93       	push	r25
     726:	af 93       	push	r26
     728:	bf 93       	push	r27
     72a:	ef 93       	push	r30
     72c:	ff 93       	push	r31
	u08 c;
	
	// get received char
	c = inb(UDR);
     72e:	6c b1       	in	r22, 0x0c	; 12

	// if there's a user function to handle this receive event
	if(UartRxFunc)
     730:	80 91 f3 00 	lds	r24, 0x00F3
     734:	90 91 f4 00 	lds	r25, 0x00F4
     738:	89 2b       	or	r24, r25
     73a:	39 f0       	breq	.+14     	; 0x74a <__vector_13+0x3e>
	{
		// call it and pass the received data
		UartRxFunc(c);
     73c:	e0 91 f3 00 	lds	r30, 0x00F3
     740:	f0 91 f4 00 	lds	r31, 0x00F4
     744:	86 2f       	mov	r24, r22
     746:	09 95       	icall
     748:	0f c0       	rjmp	.+30     	; 0x768 <__vector_13+0x5c>
	}
	else
	{
		// otherwise do default processing
		// put received char in buffer
		// check if there's space
		if( !bufferAddToEnd(&uartRxBuffer, c) )
     74a:	88 eb       	ldi	r24, 0xB8	; 184
     74c:	91 e0       	ldi	r25, 0x01	; 1
     74e:	0e 94 5d 03 	call	0x6ba	; 0x6ba <bufferAddToEnd>
     752:	88 23       	and	r24, r24
     754:	49 f4       	brne	.+18     	; 0x768 <__vector_13+0x5c>
		{
			// no space in buffer
			// count overflow
			uartRxOverflow++;
     756:	80 91 6b 02 	lds	r24, 0x026B
     75a:	90 91 6c 02 	lds	r25, 0x026C
     75e:	01 96       	adiw	r24, 0x01	; 1
     760:	90 93 6c 02 	sts	0x026C, r25
     764:	80 93 6b 02 	sts	0x026B, r24
     768:	ff 91       	pop	r31
     76a:	ef 91       	pop	r30
     76c:	bf 91       	pop	r27
     76e:	af 91       	pop	r26
     770:	9f 91       	pop	r25
     772:	8f 91       	pop	r24
     774:	7f 91       	pop	r23
     776:	6f 91       	pop	r22
     778:	5f 91       	pop	r21
     77a:	4f 91       	pop	r20
     77c:	3f 91       	pop	r19
     77e:	2f 91       	pop	r18
     780:	0f 90       	pop	r0
     782:	0f be       	out	0x3f, r0	; 63
     784:	0f 90       	pop	r0
     786:	1f 90       	pop	r1
     788:	18 95       	reti

0000078a <uartAddToTxBuffer>:
     78a:	68 2f       	mov	r22, r24
     78c:	83 e6       	ldi	r24, 0x63	; 99
     78e:	92 e0       	ldi	r25, 0x02	; 2
     790:	0e 94 5d 03 	call	0x6ba	; 0x6ba <bufferAddToEnd>
     794:	99 27       	eor	r25, r25
     796:	08 95       	ret

00000798 <bufferIsNotFull>:
	// return failure
	return 0;
}

unsigned short bufferIsNotFull(cBuffer* buffer)
{
     798:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
     79a:	8f b7       	in	r24, 0x3f	; 63
     79c:	f8 94       	cli
	// check to see if the buffer has room
	// return true if there is room
	unsigned short bytesleft = (buffer->size - buffer->datalength);
	// end critical section
	CRITICAL_SECTION_END;
     79e:	8f bf       	out	0x3f, r24	; 63
     7a0:	82 81       	ldd	r24, Z+2	; 0x02
     7a2:	93 81       	ldd	r25, Z+3	; 0x03
     7a4:	24 81       	ldd	r18, Z+4	; 0x04
     7a6:	35 81       	ldd	r19, Z+5	; 0x05
	return bytesleft;
}
     7a8:	82 1b       	sub	r24, r18
     7aa:	93 0b       	sbc	r25, r19
     7ac:	08 95       	ret

000007ae <bufferFlush>:

void bufferFlush(cBuffer* buffer)
{
     7ae:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
     7b0:	8f b7       	in	r24, 0x3f	; 63
     7b2:	f8 94       	cli
	// flush contents of the buffer
	buffer->datalength = 0;
     7b4:	15 82       	std	Z+5, r1	; 0x05
     7b6:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
     7b8:	8f bf       	out	0x3f, r24	; 63
     7ba:	08 95       	ret

000007bc <spiInit>:
#endif

// access routines
void spiInit()
{
     7bc:	c7 9a       	sbi	0x18, 7	; 24
#ifdef __AVR_ATmega128__
	// setup SPI I/O pins
	sbi(PORTB, 1);	// set SCK hi
	sbi(DDRB, 1);	// set SCK as output
	cbi(DDRB, 3);	// set MISO as input
	sbi(DDRB, 2);	// set MOSI as output
	sbi(DDRB, 0);	// SS must be output for Master mode to work
#elif __AVR_ATmega8__
    // setup SPI I/O pins
    sbi(PORTB, 5);  // set SCK hi
    sbi(DDRB, 5);   // set SCK as output
    cbi(DDRB, 4);   // set MISO as input
    sbi(DDRB, 3);   // set MOSI as output
    sbi(DDRB, 2);   // SS must be output for Master mode to work
#else
	// setup SPI I/O pins
	sbi(PORTB, 7);	// set SCK hi
	sbi(DDRB, 7);	// set SCK as output
     7be:	bf 9a       	sbi	0x17, 7	; 23
	cbi(DDRB, 6);	// set MISO as input
     7c0:	be 98       	cbi	0x17, 6	; 23
	sbi(DDRB, 5);	// set MOSI as output
     7c2:	bd 9a       	sbi	0x17, 5	; 23
	sbi(DDRB, 4);	// SS must be output for Master mode to work
     7c4:	bc 9a       	sbi	0x17, 4	; 23
#endif
	
	// setup SPI interface :
	// master mode
	sbi(SPCR, MSTR);
     7c6:	6c 9a       	sbi	0x0d, 4	; 13
	// clock = f/4
//	cbi(SPCR, SPR0);
//	cbi(SPCR, SPR1);
	// clock = f/16
	cbi(SPCR, SPR0);
     7c8:	68 98       	cbi	0x0d, 0	; 13
	sbi(SPCR, SPR1);
     7ca:	69 9a       	sbi	0x0d, 1	; 13
	// select clock phase positive-going in middle of data
	cbi(SPCR, CPOL);
     7cc:	6b 98       	cbi	0x0d, 3	; 13
	// Data order MSB first
	cbi(SPCR,DORD);
     7ce:	6d 98       	cbi	0x0d, 5	; 13
	// enable SPI
	sbi(SPCR, SPE);
     7d0:	6e 9a       	sbi	0x0d, 6	; 13
		
	
	// some other possible configs
	//outp((1<<MSTR)|(1<<SPE)|(1<<SPR0), SPCR );
	//outp((1<<CPHA)|(1<<CPOL)|(1<<MSTR)|(1<<SPE)|(1<<SPR0)|(1<<SPR1), SPCR );
	//outp((1<<CPHA)|(1<<MSTR)|(1<<SPE)|(1<<SPR0), SPCR );
	
	// clear status
	inb(SPSR);
     7d2:	8e b1       	in	r24, 0x0e	; 14
	spiTransferComplete = TRUE;
     7d4:	8f ef       	ldi	r24, 0xFF	; 255
     7d6:	80 93 d4 01 	sts	0x01D4, r24
     7da:	08 95       	ret

000007dc <spiSendByte>:

	// enable SPI interrupt
	#ifdef SPI_USEINT
	sbi(SPCR, SPIE);
	#endif
}
/*
void spiSetBitrate(u08 spr)
{
	outb(SPCR, (inb(SPCR) & ((1<<SPR0)|(1<<SPR1))) | (spr&((1<<SPR0)|(1<<SPR1)))));
}
*/
void spiSendByte(u08 data)
{
     7dc:	77 9b       	sbis	0x0e, 7	; 14
     7de:	fe cf       	rjmp	.-4      	; 0x7dc <spiSendByte>
	// send a byte over SPI and ignore reply
	#ifdef SPI_USEINT
		while(!spiTransferComplete);
		spiTransferComplete = FALSE;
	#else
		while(!(inb(SPSR) & (1<<SPIF)));
	#endif

	outb(SPDR, data);
     7e0:	8f b9       	out	0x0f, r24	; 15
     7e2:	08 95       	ret

000007e4 <spiTransferByte>:
}

u08 spiTransferByte(u08 data)
{
     7e4:	8f b9       	out	0x0f, r24	; 15
	#ifdef SPI_USEINT
	// send the given data
	spiTransferComplete = FALSE;
	outb(SPDR, data);
	// wait for transfer to complete
	while(!spiTransferComplete);
	#else
	// send the given data
	outb(SPDR, data);
	// wait for transfer to complete
	while(!(inb(SPSR) & (1<<SPIF)));
     7e6:	77 9b       	sbis	0x0e, 7	; 14
     7e8:	fe cf       	rjmp	.-4      	; 0x7e6 <spiTransferByte+0x2>
	#endif
	// return the received data
	return inb(SPDR);
     7ea:	8f b1       	in	r24, 0x0f	; 15
}
     7ec:	99 27       	eor	r25, r25
     7ee:	08 95       	ret

000007f0 <a2dOff>:
}

// turn off a2d converter
void a2dOff(void)
{
     7f0:	33 98       	cbi	0x06, 3	; 6
	cbi(ADCSR, ADIE);				// disable ADC interrupts
	cbi(ADCSR, ADEN);				// disable ADC (turn off ADC power)
     7f2:	37 98       	cbi	0x06, 7	; 6
     7f4:	08 95       	ret

000007f6 <a2dSetPrescaler>:
}

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(unsigned char prescale)
{
     7f6:	96 b1       	in	r25, 0x06	; 6
     7f8:	98 7f       	andi	r25, 0xF8	; 248
     7fa:	98 2b       	or	r25, r24
     7fc:	96 b9       	out	0x06, r25	; 6
     7fe:	08 95       	ret

00000800 <a2dSetReference>:
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
}

// configure A2D converter voltage reference
void a2dSetReference(unsigned char ref)
{
     800:	97 b1       	in	r25, 0x07	; 7
     802:	9f 73       	andi	r25, 0x3F	; 63
     804:	82 95       	swap	r24
     806:	88 0f       	add	r24, r24
     808:	88 0f       	add	r24, r24
     80a:	80 7c       	andi	r24, 0xC0	; 192
     80c:	98 2b       	or	r25, r24
     80e:	97 b9       	out	0x07, r25	; 7
     810:	08 95       	ret

00000812 <a2dInit>:
     812:	37 9a       	sbi	0x06, 7	; 6
     814:	35 98       	cbi	0x06, 5	; 6
     816:	86 b1       	in	r24, 0x06	; 6
     818:	88 7f       	andi	r24, 0xF8	; 248
     81a:	86 60       	ori	r24, 0x06	; 6
     81c:	86 b9       	out	0x06, r24	; 6
     81e:	81 e0       	ldi	r24, 0x01	; 1
     820:	0e 94 00 04 	call	0x800	; 0x800 <a2dSetReference>
     824:	3d 98       	cbi	0x07, 5	; 7
     826:	33 9a       	sbi	0x06, 3	; 6
     828:	10 92 59 02 	sts	0x0259, r1
     82c:	78 94       	sei
     82e:	08 95       	ret

00000830 <a2dSetChannel>:
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
}

// sets the a2d input channel
void a2dSetChannel(unsigned char ch)
{
     830:	97 b1       	in	r25, 0x07	; 7
     832:	90 7e       	andi	r25, 0xE0	; 224
     834:	8f 71       	andi	r24, 0x1F	; 31
     836:	98 2b       	or	r25, r24
     838:	97 b9       	out	0x07, r25	; 7
     83a:	08 95       	ret

0000083c <a2dStartConvert>:
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
}

// start a conversion on the current a2d input channel
void a2dStartConvert(void)
{
     83c:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSR, ADIF);	// clear hardware "conversion complete" flag 
	sbi(ADCSR, ADSC);	// start conversion
     83e:	36 9a       	sbi	0x06, 6	; 6
     840:	08 95       	ret

00000842 <a2dIsComplete>:
}

// return TRUE if conversion is complete
u08 a2dIsComplete(void)
{
     842:	86 b1       	in	r24, 0x06	; 6
     844:	99 27       	eor	r25, r25
	return bit_is_set(ADCSR, ADSC);
}
     846:	80 74       	andi	r24, 0x40	; 64
     848:	90 70       	andi	r25, 0x00	; 0
     84a:	08 95       	ret

0000084c <a2dConvert10bit>:

// Perform a 10-bit conversion
// starts conversion, waits until conversion is done, and returns result
unsigned short a2dConvert10bit(unsigned char ch)
{
     84c:	10 92 59 02 	sts	0x0259, r1
	a2dCompleteFlag = FALSE;				// clear conversion complete flag
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
     850:	97 b1       	in	r25, 0x07	; 7
     852:	90 7e       	andi	r25, 0xE0	; 224
     854:	8f 71       	andi	r24, 0x1F	; 31
     856:	98 2b       	or	r25, r24
     858:	97 b9       	out	0x07, r25	; 7
	sbi(ADCSR, ADIF);						// clear hardware "conversion complete" flag 
     85a:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSR, ADSC);						// start conversion
     85c:	36 9a       	sbi	0x06, 6	; 6
	//while(!a2dCompleteFlag);				// wait until conversion complete
	//while( bit_is_clear(ADCSR, ADIF) );		// wait until conversion complete
	while( bit_is_set(ADCSR, ADSC) );		// wait until conversion complete
     85e:	36 99       	sbic	0x06, 6	; 6
     860:	fe cf       	rjmp	.-4      	; 0x85e <a2dConvert10bit+0x12>

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	return (inb(ADCL) | (inb(ADCH)<<8));	// read ADC (full 10 bits);
     862:	84 b1       	in	r24, 0x04	; 4
     864:	25 b1       	in	r18, 0x05	; 5
     866:	99 27       	eor	r25, r25
     868:	33 27       	eor	r19, r19
     86a:	32 2f       	mov	r19, r18
     86c:	22 27       	eor	r18, r18
}
     86e:	82 2b       	or	r24, r18
     870:	93 2b       	or	r25, r19
     872:	08 95       	ret

00000874 <a2dConvert8bit>:

// Perform a 8-bit conversion.
// starts conversion, waits until conversion is done, and returns result
unsigned char a2dConvert8bit(unsigned char ch)
{
     874:	0e 94 26 04 	call	0x84c	; 0x84c <a2dConvert10bit>
     878:	96 95       	lsr	r25
     87a:	87 95       	ror	r24
     87c:	96 95       	lsr	r25
     87e:	87 95       	ror	r24
	// do 10-bit conversion and return highest 8 bits
	return a2dConvert10bit(ch)>>2;			// return ADC MSB byte
}
     880:	99 27       	eor	r25, r25
     882:	08 95       	ret

00000884 <__vector_16>:

//! Interrupt handler for ADC complete interrupt.
SIGNAL(SIG_ADC)
{
     884:	1f 92       	push	r1
     886:	0f 92       	push	r0
     888:	0f b6       	in	r0, 0x3f	; 63
     88a:	0f 92       	push	r0
     88c:	11 24       	eor	r1, r1
     88e:	8f 93       	push	r24
	// set the a2d conversion flag to indicate "complete"
	a2dCompleteFlag = TRUE;
     890:	8f ef       	ldi	r24, 0xFF	; 255
     892:	80 93 59 02 	sts	0x0259, r24
     896:	8f 91       	pop	r24
     898:	0f 90       	pop	r0
     89a:	0f be       	out	0x3f, r0	; 63
     89c:	0f 90       	pop	r0
     89e:	1f 90       	pop	r1
     8a0:	18 95       	reti

000008a2 <i2cSetBitrate>:
	sei();
}

void i2cSetBitrate(u16 bitrateKHz)
{
     8a2:	bc 01       	movw	r22, r24
	u08 bitrate_div;
	// set i2c bitrate
	// SCL freq = F_CPU/(16+2*TWBR))
	#ifdef TWPS0
		// for processors with additional bitrate division (mega128)
		// SCL freq = F_CPU/(16+2*TWBR*4^TWPS)
		// set TWPS to zero
		cbi(TWSR, TWPS0);
     8a4:	08 98       	cbi	0x01, 0	; 1
		cbi(TWSR, TWPS1);
     8a6:	09 98       	cbi	0x01, 1	; 1
	#endif
	// calculate bitrate division	
	bitrate_div = ((F_CPU/1000l)/bitrateKHz);
     8a8:	88 ee       	ldi	r24, 0xE8	; 232
     8aa:	93 e0       	ldi	r25, 0x03	; 3
     8ac:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__udivmodhi4>
	if(bitrate_div >= 16)
     8b0:	60 31       	cpi	r22, 0x10	; 16
     8b2:	38 f0       	brcs	.+14     	; 0x8c2 <i2cSetBitrate+0x20>
		bitrate_div = (bitrate_div-16)/2;
     8b4:	86 2f       	mov	r24, r22
     8b6:	99 27       	eor	r25, r25
     8b8:	40 97       	sbiw	r24, 0x10	; 16
     8ba:	62 e0       	ldi	r22, 0x02	; 2
     8bc:	70 e0       	ldi	r23, 0x00	; 0
     8be:	0e 94 13 11 	call	0x2226	; 0x2226 <__divmodhi4>
	outb(TWBR, bitrate_div);
     8c2:	60 b9       	out	0x00, r22	; 0
     8c4:	08 95       	ret

000008c6 <i2cInit>:
     8c6:	a8 9a       	sbi	0x15, 0	; 21
     8c8:	a9 9a       	sbi	0x15, 1	; 21
     8ca:	90 9a       	sbi	0x12, 0	; 18
     8cc:	91 9a       	sbi	0x12, 1	; 18
     8ce:	10 92 3e 01 	sts	0x013E, r1
     8d2:	10 92 3d 01 	sts	0x013D, r1
     8d6:	10 92 40 01 	sts	0x0140, r1
     8da:	10 92 3f 01 	sts	0x013F, r1
     8de:	84 e6       	ldi	r24, 0x64	; 100
     8e0:	90 e0       	ldi	r25, 0x00	; 0
     8e2:	0e 94 51 04 	call	0x8a2	; 0x8a2 <i2cSetBitrate>
     8e6:	86 b7       	in	r24, 0x36	; 54
     8e8:	84 60       	ori	r24, 0x04	; 4
     8ea:	86 bf       	out	0x36, r24	; 54
     8ec:	10 92 f7 00 	sts	0x00F7, r1
     8f0:	86 b7       	in	r24, 0x36	; 54
     8f2:	81 60       	ori	r24, 0x01	; 1
     8f4:	86 bf       	out	0x36, r24	; 54
     8f6:	86 b7       	in	r24, 0x36	; 54
     8f8:	80 64       	ori	r24, 0x40	; 64
     8fa:	86 bf       	out	0x36, r24	; 54
     8fc:	78 94       	sei
     8fe:	08 95       	ret

00000900 <i2cSetLocalDeviceAddr>:
}

void i2cSetLocalDeviceAddr(u08 deviceAddr, u08 genCallEn)
{
     900:	8e 7f       	andi	r24, 0xFE	; 254
     902:	90 e0       	ldi	r25, 0x00	; 0
     904:	61 11       	cpse	r22, r1
	// set local device address (used in slave mode only)
	outb(TWAR, ((deviceAddr&0xFE) | (genCallEn?1:0)) );
     906:	91 e0       	ldi	r25, 0x01	; 1
     908:	89 2b       	or	r24, r25
     90a:	82 b9       	out	0x02, r24	; 2
     90c:	08 95       	ret

0000090e <i2cSetSlaveReceiveHandler>:
}

void i2cSetSlaveReceiveHandler(void (*i2cSlaveRx_func)(u08 receiveDataLength, u08* recieveData))
{
     90e:	90 93 3e 01 	sts	0x013E, r25
     912:	80 93 3d 01 	sts	0x013D, r24
     916:	08 95       	ret

00000918 <i2cSetSlaveTransmitHandler>:
	i2cSlaveReceive = i2cSlaveRx_func;
}

void i2cSetSlaveTransmitHandler(u08 (*i2cSlaveTx_func)(u08 transmitDataLengthMax, u08* transmitData))
{
     918:	90 93 40 01 	sts	0x0140, r25
     91c:	80 93 3f 01 	sts	0x013F, r24
     920:	08 95       	ret

00000922 <i2cSendStart>:
	i2cSlaveTransmit = i2cSlaveTx_func;
}

inline void i2cSendStart(void)
{
     922:	86 b7       	in	r24, 0x36	; 54
     924:	8f 70       	andi	r24, 0x0F	; 15
     926:	80 6a       	ori	r24, 0xA0	; 160
     928:	86 bf       	out	0x36, r24	; 54
     92a:	08 95       	ret

0000092c <i2cSendStop>:
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
}

inline void i2cSendStop(void)
{
     92c:	86 b7       	in	r24, 0x36	; 54
     92e:	8f 70       	andi	r24, 0x0F	; 15
     930:	80 6d       	ori	r24, 0xD0	; 208
     932:	86 bf       	out	0x36, r24	; 54
     934:	08 95       	ret

00000936 <i2cWaitForComplete>:
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
}

inline void i2cWaitForComplete(void)
{
     936:	06 b6       	in	r0, 0x36	; 54
     938:	07 fe       	sbrs	r0, 7
     93a:	fd cf       	rjmp	.-6      	; 0x936 <i2cWaitForComplete>
     93c:	08 95       	ret

0000093e <i2cSendByte>:
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
}

inline void i2cSendByte(u08 data)
{
     93e:	83 b9       	out	0x03, r24	; 3
	// save data to the TWDR
	outb(TWDR, data);
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
     940:	86 b7       	in	r24, 0x36	; 54
     942:	8f 70       	andi	r24, 0x0F	; 15
     944:	80 68       	ori	r24, 0x80	; 128
     946:	86 bf       	out	0x36, r24	; 54
     948:	08 95       	ret

0000094a <i2cReceiveByte>:
}

inline void i2cReceiveByte(u08 ackFlag)
{
     94a:	88 23       	and	r24, r24
     94c:	21 f0       	breq	.+8      	; 0x956 <i2cReceiveByte+0xc>
	// begin receive over i2c
	if( ackFlag )
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
     94e:	86 b7       	in	r24, 0x36	; 54
     950:	8f 70       	andi	r24, 0x0F	; 15
     952:	80 6c       	ori	r24, 0xC0	; 192
     954:	03 c0       	rjmp	.+6      	; 0x95c <i2cReceiveByte+0x12>
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
     956:	86 b7       	in	r24, 0x36	; 54
     958:	8f 70       	andi	r24, 0x0F	; 15
     95a:	80 68       	ori	r24, 0x80	; 128
     95c:	86 bf       	out	0x36, r24	; 54
     95e:	08 95       	ret

00000960 <i2cGetReceivedByte>:
	}
}

inline u08 i2cGetReceivedByte(void)
{
     960:	83 b1       	in	r24, 0x03	; 3
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
}
     962:	99 27       	eor	r25, r25
     964:	08 95       	ret

00000966 <i2cGetStatus>:

inline u08 i2cGetStatus(void)
{
     966:	81 b1       	in	r24, 0x01	; 1
	// retieve current i2c status from i2c TWSR
	return( inb(TWSR) );
}
     968:	99 27       	eor	r25, r25
     96a:	08 95       	ret

0000096c <i2cMasterSendNI>:

void i2cMasterSend(u08 deviceAddr, u08 length, u08* data)
{
	u08 i;
	// wait for interface to be ready
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_TX;
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
	for(i=0; i<length; i++)
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
	I2cSendDataLength = length;
	// send start condition
	i2cSendStart();
}

void i2cMasterReceive(u08 deviceAddr, u08 length, u08* data)
{
	u08 i;
	// wait for interface to be ready
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_RX;
	// save data
	I2cDeviceAddrRW = (deviceAddr|0x01);	// RW set: read operation
	I2cReceiveDataIndex = 0;
	I2cReceiveDataLength = length;
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
	// return data
	for(i=0; i<length; i++)
		*data++ = I2cReceiveData[i];
}

u08 i2cMasterSendNI(u08 deviceAddr, u08 length, u08* data)
{
     96c:	98 2f       	mov	r25, r24
     96e:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
     970:	86 b7       	in	r24, 0x36	; 54
     972:	8e 7f       	andi	r24, 0xFE	; 254
     974:	86 bf       	out	0x36, r24	; 54
     976:	86 b7       	in	r24, 0x36	; 54
     978:	8f 70       	andi	r24, 0x0F	; 15
     97a:	80 6a       	ori	r24, 0xA0	; 160
     97c:	86 bf       	out	0x36, r24	; 54
     97e:	06 b6       	in	r0, 0x36	; 54
     980:	07 fe       	sbrs	r0, 7
     982:	fd cf       	rjmp	.-6      	; 0x97e <i2cMasterSendNI+0x12>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
     984:	9e 7f       	andi	r25, 0xFE	; 254
     986:	93 b9       	out	0x03, r25	; 3
     988:	86 b7       	in	r24, 0x36	; 54
     98a:	8f 70       	andi	r24, 0x0F	; 15
     98c:	80 68       	ori	r24, 0x80	; 128
     98e:	86 bf       	out	0x36, r24	; 54
     990:	06 b6       	in	r0, 0x36	; 54
     992:	07 fe       	sbrs	r0, 7
     994:	fd cf       	rjmp	.-6      	; 0x990 <i2cMasterSendNI+0x24>
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
     996:	81 b1       	in	r24, 0x01	; 1
     998:	88 31       	cpi	r24, 0x18	; 24
     99a:	69 f0       	breq	.+26     	; 0x9b6 <i2cMasterSendNI+0x4a>
     99c:	91 e0       	ldi	r25, 0x01	; 1
     99e:	0e c0       	rjmp	.+28     	; 0x9bc <i2cMasterSendNI+0x50>
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
     9a0:	80 81       	ld	r24, Z
     9a2:	83 b9       	out	0x03, r24	; 3
     9a4:	86 b7       	in	r24, 0x36	; 54
     9a6:	8f 70       	andi	r24, 0x0F	; 15
     9a8:	80 68       	ori	r24, 0x80	; 128
     9aa:	86 bf       	out	0x36, r24	; 54
     9ac:	06 b6       	in	r0, 0x36	; 54
     9ae:	07 fe       	sbrs	r0, 7
     9b0:	fd cf       	rjmp	.-6      	; 0x9ac <i2cMasterSendNI+0x40>
     9b2:	31 96       	adiw	r30, 0x01	; 1
			i2cWaitForComplete();
			length--;
     9b4:	61 50       	subi	r22, 0x01	; 1
     9b6:	66 23       	and	r22, r22
     9b8:	99 f7       	brne	.-26     	; 0x9a0 <i2cMasterSendNI+0x34>
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	86 b7       	in	r24, 0x36	; 54
     9be:	8f 70       	andi	r24, 0x0F	; 15
     9c0:	80 6d       	ori	r24, 0xD0	; 208
     9c2:	86 bf       	out	0x36, r24	; 54
		}
	}
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = I2C_ERROR_NODEV;
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     9c4:	06 b6       	in	r0, 0x36	; 54
     9c6:	04 fe       	sbrs	r0, 4
     9c8:	fd cf       	rjmp	.-6      	; 0x9c4 <i2cMasterSendNI+0x58>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     9ca:	86 b7       	in	r24, 0x36	; 54
     9cc:	81 60       	ori	r24, 0x01	; 1
     9ce:	86 bf       	out	0x36, r24	; 54

	return retval;
}
     9d0:	89 2f       	mov	r24, r25
     9d2:	99 27       	eor	r25, r25
     9d4:	08 95       	ret

000009d6 <i2cGetState>:

u08 i2cMasterReceiveNI(u08 deviceAddr, u08 length, u08 *data)
{
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK)
	{
		// accept receive data and ack it
		while(length > 1)
		{
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*data++ = i2cGetReceivedByte();
			// decrement length
			length--;
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
		i2cWaitForComplete();
		*data++ = i2cGetReceivedByte();
	}
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = I2C_ERROR_NODEV;
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();

	// enable TWI interrupt
	sbi(TWCR, TWIE);

	return retval;
}
/*
void i2cMasterTransferNI(u08 deviceAddr, u08 sendlength, u08* senddata, u08 receivelength, u08* receivedata)
{
	// disable TWI interrupt
	cbi(TWCR, TWIE);

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it
	if(sendlength)
	{
		// send device address with write
		i2cSendByte( deviceAddr & 0xFE );
		i2cWaitForComplete();
		
		// send data
		while(sendlength)
		{
			i2cSendByte( *senddata++ );
			i2cWaitForComplete();
			sendlength--;
		}
	}

	// if there's data to be received, do it
	if(receivelength)
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( deviceAddr | 0x01 );
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
			// decrement length
			receivelength--;
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(TRUE);
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );

	// enable TWI interrupt
	sbi(TWCR, TWIE);
}
*/

//! I2C (TWI) interrupt service routine
SIGNAL(SIG_2WIRE_SERIAL)
{
	// read status bits
	u08 status = inb(TWSR) & TWSR_STATUS_MASK;

	switch(status)
	{
	// Master General
	case TW_START:						// 0x08: Sent start condition
	case TW_REP_START:					// 0x10: Sent repeated start condition
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: M->START\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// send device address
		i2cSendByte(I2cDeviceAddrRW);
		break;
	
	// Master Transmitter & Receiver status codes
	case TW_MT_SLA_ACK:					// 0x18: Slave address acknowledged
	case TW_MT_DATA_ACK:				// 0x28: Data acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cSendDataIndex < I2cSendDataLength)
		{
			// send data
			i2cSendByte( I2cSendData[I2cSendDataIndex++] );
		}
		else
		{
			// transmit stop condition, enable SLA ACK
			i2cSendStop();
			// set state
			I2cState = I2C_IDLE;
		}
		break;
	case TW_MR_DATA_NACK:				// 0x58: Data received, NACK reply issued
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store final received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// continue to transmit STOP condition
	case TW_MR_SLA_NACK:				// 0x48: Slave address not acknowledged
	case TW_MT_SLA_NACK:				// 0x20: Slave address not acknowledged
	case TW_MT_DATA_NACK:				// 0x30: Data not acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MTR->SLA_NACK or MT->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit stop condition, enable SLA ACK
		i2cSendStop();
		// set state
		I2cState = I2C_IDLE;
		break;
	case TW_MT_ARB_LOST:				// 0x38: Bus arbitration lost
	//case TW_MR_ARB_LOST:				// 0x38: Bus arbitration lost
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->ARB_LOST\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		// set state
		I2cState = I2C_IDLE;
		// release bus and transmit start when bus is free
		//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
		break;
	case TW_MR_DATA_ACK:				// 0x50: Data acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// fall-through to see if more bytes will be received
	case TW_MR_SLA_ACK:					// 0x40: Slave address acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
			// data byte will be received, reply with ACK (more bytes in transfer)
			i2cReceiveByte(TRUE);
		else
			// data byte will be received, reply with NACK (final byte in transfer)
			i2cReceiveByte(FALSE);
		break;

	// Slave Receiver status codes
	case TW_SR_SLA_ACK:					// 0x60: own SLA+W has been received, ACK has been returned
	case TW_SR_ARB_LOST_SLA_ACK:		// 0x68: own SLA+W has been received, ACK has been returned
	case TW_SR_GCALL_ACK:				// 0x70:     GCA+W has been received, ACK has been returned
	case TW_SR_ARB_LOST_GCALL_ACK:		// 0x78:     GCA+W has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for writing (data will be received from master)
		// set state
		I2cState = I2C_SLAVE_RX;
		// prepare buffer
		I2cReceiveDataIndex = 0;
		// receive data byte and return ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		break;
	case TW_SR_DATA_ACK:				// 0x80: data byte has been received, ACK has been returned
	case TW_SR_GCALL_DATA_ACK:			// 0x90: data byte has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// get previously received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// check receive buffer status
		if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
		{
			// receive data byte and return ACK
			i2cReceiveByte(TRUE);
			//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		}
		else
		{
			// receive data byte and return NACK
			i2cReceiveByte(FALSE);
			//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		}
		break;
	case TW_SR_DATA_NACK:				// 0x88: data byte has been received, NACK has been returned
	case TW_SR_GCALL_DATA_NACK:			// 0x98: data byte has been received, NACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// receive data byte and return NACK
		i2cReceiveByte(FALSE);
		//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		break;
	case TW_SR_STOP:					// 0xA0: STOP or REPEATED START has been received while addressed as slave
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SR_STOP\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// switch to SR mode with SLA ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		// i2c receive is complete, call i2cSlaveReceive
		if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
		// set state
		I2cState = I2C_IDLE;
		break;

	// Slave Transmitter
	case TW_ST_SLA_ACK:					// 0xA8: own SLA+R has been received, ACK has been returned
	case TW_ST_ARB_LOST_SLA_ACK:		// 0xB0:     GCA+R has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for reading (data must be transmitted back to master)
		// set state
		I2cState = I2C_SLAVE_TX;
		// request data from application
		if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
		// reset data index
		I2cSendDataIndex = 0;
		// fall-through to transmit first data byte
	case TW_ST_DATA_ACK:				// 0xB8: data byte has been transmitted, ACK has been received
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit data byte
		outb(TWDR, I2cSendData[I2cSendDataIndex++]);
		if(I2cSendDataIndex < I2cSendDataLength)
			// expect ACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		else
			// expect NACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		break;
	case TW_ST_DATA_NACK:				// 0xC0: data byte has been transmitted, NACK has been received
	case TW_ST_LAST_DATA:				// 0xC8:
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_NACK or LAST_DATA\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// all done
		// switch to open slave
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		// set state
		I2cState = I2C_IDLE;
		break;

	// Misc
	case TW_NO_INFO:					// 0xF8: No relevant state information
		// do nothing
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: NO_INFO\r\n");
		rprintfInit(uart1SendByte);
		#endif
		break;
	case TW_BUS_ERROR:					// 0x00: Bus error due to illegal start or stop condition
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: BUS_ERROR\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// reset internal hardware and release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA));
		// set state
		I2cState = I2C_IDLE;
		break;
	}
}

eI2cStateType i2cGetState(void)
{
     9d6:	80 91 f7 00 	lds	r24, 0x00F7
	return I2cState;
}
     9da:	99 27       	eor	r25, r25
     9dc:	08 95       	ret

000009de <ds1624_config>:
RX  TX      ACK           DS1624 generates acknowledge bit. 2, 4
TX  RX      STOP          Bus Master initiates the STOP condition.
*/
void ds1624_config(void)
{
     9de:	cf 93       	push	r28
     9e0:	df 93       	push	r29
     9e2:	cd b7       	in	r28, 0x3d	; 61
     9e4:	de b7       	in	r29, 0x3e	; 62
     9e6:	22 97       	sbiw	r28, 0x02	; 2
     9e8:	0f b6       	in	r0, 0x3f	; 63
     9ea:	f8 94       	cli
     9ec:	de bf       	out	0x3e, r29	; 62
     9ee:	0f be       	out	0x3f, r0	; 63
     9f0:	cd bf       	out	0x3d, r28	; 61
   u08 data[2];
   data[0]=0xAC;data[1]=0x00;
     9f2:	8c ea       	ldi	r24, 0xAC	; 172
     9f4:	89 83       	std	Y+1, r24	; 0x01
     9f6:	1a 82       	std	Y+2, r1	; 0x02
   i2cMasterSendNI(Addr1624, 2, data);
     9f8:	ae 01       	movw	r20, r28
     9fa:	4f 5f       	subi	r20, 0xFF	; 255
     9fc:	5f 4f       	sbci	r21, 0xFF	; 255
     9fe:	62 e0       	ldi	r22, 0x02	; 2
     a00:	80 e9       	ldi	r24, 0x90	; 144
     a02:	0e 94 b6 04 	call	0x96c	; 0x96c <i2cMasterSendNI>
     a06:	22 96       	adiw	r28, 0x02	; 2
     a08:	0f b6       	in	r0, 0x3f	; 63
     a0a:	f8 94       	cli
     a0c:	de bf       	out	0x3e, r29	; 62
     a0e:	0f be       	out	0x3f, r0	; 63
     a10:	cd bf       	out	0x3d, r28	; 61
     a12:	df 91       	pop	r29
     a14:	cf 91       	pop	r28
     a16:	08 95       	ret

00000a18 <ds1624_startconvert>:
}
/*
uC DS1624 DATA(MSB FIRST) COMMENTS
TX  RX      START         Bus Master initiates a Start condition.
TX  RX      Addr          Bus Master sends DS1624 address;R/W =0;
RX  TX      ACK           DS1624 generates acknowledge bit.
TX  RX      EEh           Bus Master sends Start Convert Tcommand protocol.
RX  TX      ACK           DS1624 generates acknowledge bit. 1
TX  RX      STOP          Bus Master initiates the STOP condition.
*/
void ds1624_startconvert(void)
{
     a18:	cf 93       	push	r28
     a1a:	df 93       	push	r29
     a1c:	cd b7       	in	r28, 0x3d	; 61
     a1e:	de b7       	in	r29, 0x3e	; 62
     a20:	21 97       	sbiw	r28, 0x01	; 1
     a22:	0f b6       	in	r0, 0x3f	; 63
     a24:	f8 94       	cli
     a26:	de bf       	out	0x3e, r29	; 62
     a28:	0f be       	out	0x3f, r0	; 63
     a2a:	cd bf       	out	0x3d, r28	; 61
   u08 data[1];
   data[0]=0xEE;
     a2c:	8e ee       	ldi	r24, 0xEE	; 238
     a2e:	89 83       	std	Y+1, r24	; 0x01
   i2cMasterSendNI(Addr1624, 1, data);
     a30:	ae 01       	movw	r20, r28
     a32:	4f 5f       	subi	r20, 0xFF	; 255
     a34:	5f 4f       	sbci	r21, 0xFF	; 255
     a36:	61 e0       	ldi	r22, 0x01	; 1
     a38:	80 e9       	ldi	r24, 0x90	; 144
     a3a:	0e 94 b6 04 	call	0x96c	; 0x96c <i2cMasterSendNI>
     a3e:	21 96       	adiw	r28, 0x01	; 1
     a40:	0f b6       	in	r0, 0x3f	; 63
     a42:	f8 94       	cli
     a44:	de bf       	out	0x3e, r29	; 62
     a46:	0f be       	out	0x3f, r0	; 63
     a48:	cd bf       	out	0x3d, r28	; 61
     a4a:	df 91       	pop	r29
     a4c:	cf 91       	pop	r28
     a4e:	08 95       	ret

00000a50 <ds1624_check>:
}
// used to format and print temperature value
u16 ds1624_readtemp(void)
  {
   u08 ret[2];
   s16 T;
   readtemp(Addr1624, 1, 2, ret);
   T = (s16)((ret[0]<<8) | ret[1]);
   return T;
	    
   /*rprintf("Temp is: ");
   rprintfNum(10, 4, FALSE , ' ', T>>8);
   rprintf(".");
   rprintfNum(10, 4, FALSE, '0', (10000*((u32)(T&0x00FF)))/256 );*/
  }
// to check if DS1624 is acknowledging or not
u08 ds1624_check(void)
 {
     a50:	cf 93       	push	r28
     a52:	df 93       	push	r29
     a54:	cd b7       	in	r28, 0x3d	; 61
     a56:	de b7       	in	r29, 0x3e	; 62
     a58:	21 97       	sbiw	r28, 0x01	; 1
     a5a:	0f b6       	in	r0, 0x3f	; 63
     a5c:	f8 94       	cli
     a5e:	de bf       	out	0x3e, r29	; 62
     a60:	0f be       	out	0x3f, r0	; 63
     a62:	cd bf       	out	0x3d, r28	; 61
  u08 data=0;
     a64:	19 82       	std	Y+1, r1	; 0x01
  return(!i2cMasterSendNI(Addr1624, 1, &data));
     a66:	ae 01       	movw	r20, r28
     a68:	4f 5f       	subi	r20, 0xFF	; 255
     a6a:	5f 4f       	sbci	r21, 0xFF	; 255
     a6c:	61 e0       	ldi	r22, 0x01	; 1
     a6e:	80 e9       	ldi	r24, 0x90	; 144
     a70:	0e 94 b6 04 	call	0x96c	; 0x96c <i2cMasterSendNI>
     a74:	20 e0       	ldi	r18, 0x00	; 0
     a76:	30 e0       	ldi	r19, 0x00	; 0
     a78:	88 23       	and	r24, r24
     a7a:	11 f4       	brne	.+4      	; 0xa80 <ds1624_check+0x30>
     a7c:	21 e0       	ldi	r18, 0x01	; 1
     a7e:	30 e0       	ldi	r19, 0x00	; 0
 }
     a80:	c9 01       	movw	r24, r18
     a82:	21 96       	adiw	r28, 0x01	; 1
     a84:	0f b6       	in	r0, 0x3f	; 63
     a86:	f8 94       	cli
     a88:	de bf       	out	0x3e, r29	; 62
     a8a:	0f be       	out	0x3f, r0	; 63
     a8c:	cd bf       	out	0x3d, r28	; 61
     a8e:	df 91       	pop	r29
     a90:	cf 91       	pop	r28
     a92:	08 95       	ret

00000a94 <readtemp>:

/*
uC DS1624 DATA(MSB FIRST) COMMENTS
TX  RX       START        Bus Master initiates a Start condition.
TX  RX       Addr         Bus Master sends DS1624 address;R/W =0;
RX  TX       ACK          DS1624 generates acknowledge bit.
TX  RX       AAh          Bus Master sends Read Temp commandprotocol.
RX  TX       ACK          DS1624 generates acknowledge bit. 1
TX  RX       START        Bus Master initiates a Repeated Startcondition.
TX  RX       Addr         Bus Master sends DS1624 address;R/W =1;
RX  TX       ACK          DS1624 generates acknowledge bit.
RX  TX       <data>       DS1624 sends the MSB byte ofTemperature.
TX  RX       ACK          Bus Master generates acknowledge bit.
RX  TX       <data>       DS1624 sends the LSB byte ofTemperature.
TX  RX       NACK         Bus Master sends NO ACKNOWLEDGE bit.
TX  RX       STOP         Bus Master initiates the STOP condition.
*/
void readtemp(u08 deviceAddr, u08 sendlength,u08 receivelength, u08* receivedata)
{
     a94:	ef 92       	push	r14
     a96:	ff 92       	push	r15
     a98:	0f 93       	push	r16
     a9a:	1f 93       	push	r17
     a9c:	cf 93       	push	r28
     a9e:	df 93       	push	r29
     aa0:	04 2f       	mov	r16, r20
     aa2:	79 01       	movw	r14, r18
	// disable TWI interrupt
	cbi(TWCR, TWIE);
     aa4:	86 b7       	in	r24, 0x36	; 54
     aa6:	8e 7f       	andi	r24, 0xFE	; 254
     aa8:	86 bf       	out	0x36, r24	; 54
     aaa:	86 b7       	in	r24, 0x36	; 54
     aac:	8f 70       	andi	r24, 0x0F	; 15
     aae:	80 6a       	ori	r24, 0xA0	; 160
     ab0:	86 bf       	out	0x36, r24	; 54
     ab2:	06 b6       	in	r0, 0x36	; 54
     ab4:	07 fe       	sbrs	r0, 7
     ab6:	fd cf       	rjmp	.-6      	; 0xab2 <readtemp+0x1e>
     ab8:	80 e9       	ldi	r24, 0x90	; 144
     aba:	83 b9       	out	0x03, r24	; 3
     abc:	86 b7       	in	r24, 0x36	; 54
     abe:	8f 70       	andi	r24, 0x0F	; 15
     ac0:	80 68       	ori	r24, 0x80	; 128
     ac2:	86 bf       	out	0x36, r24	; 54
     ac4:	06 b6       	in	r0, 0x36	; 54
     ac6:	07 fe       	sbrs	r0, 7
     ac8:	fd cf       	rjmp	.-6      	; 0xac4 <readtemp+0x30>
     aca:	8a ea       	ldi	r24, 0xAA	; 170
     acc:	83 b9       	out	0x03, r24	; 3
     ace:	86 b7       	in	r24, 0x36	; 54
     ad0:	8f 70       	andi	r24, 0x0F	; 15
     ad2:	80 68       	ori	r24, 0x80	; 128
     ad4:	86 bf       	out	0x36, r24	; 54
     ad6:	06 b6       	in	r0, 0x36	; 54
     ad8:	07 fe       	sbrs	r0, 7
     ada:	fd cf       	rjmp	.-6      	; 0xad6 <readtemp+0x42>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it

		// send device address with write
		i2cSendByte( Addr1624 & 0xFE );
		i2cWaitForComplete();
		
		i2cSendByte(0xAA);
		i2cWaitForComplete();	
		
			

	// if there's data to be received, do it
	if(receivelength)
     adc:	00 23       	and	r16, r16
     ade:	51 f1       	breq	.+84     	; 0xb34 <readtemp+0xa0>
     ae0:	86 b7       	in	r24, 0x36	; 54
     ae2:	8f 70       	andi	r24, 0x0F	; 15
     ae4:	80 6a       	ori	r24, 0xA0	; 160
     ae6:	86 bf       	out	0x36, r24	; 54
     ae8:	06 b6       	in	r0, 0x36	; 54
     aea:	07 fe       	sbrs	r0, 7
     aec:	fd cf       	rjmp	.-6      	; 0xae8 <readtemp+0x54>
     aee:	81 e9       	ldi	r24, 0x91	; 145
     af0:	83 b9       	out	0x03, r24	; 3
     af2:	86 b7       	in	r24, 0x36	; 54
     af4:	8f 70       	andi	r24, 0x0F	; 15
     af6:	80 68       	ori	r24, 0x80	; 128
     af8:	86 bf       	out	0x36, r24	; 54
     afa:	06 b6       	in	r0, 0x36	; 54
     afc:	07 fe       	sbrs	r0, 7
     afe:	fd cf       	rjmp	.-6      	; 0xafa <readtemp+0x66>
     b00:	10 2f       	mov	r17, r16
     b02:	e7 01       	movw	r28, r14
     b04:	09 c0       	rjmp	.+18     	; 0xb18 <readtemp+0x84>
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( Addr1624 | 0x01 );
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
     b06:	8f ef       	ldi	r24, 0xFF	; 255
     b08:	0e 94 a5 04 	call	0x94a	; 0x94a <i2cReceiveByte>
     b0c:	06 b6       	in	r0, 0x36	; 54
     b0e:	07 fe       	sbrs	r0, 7
     b10:	fd cf       	rjmp	.-6      	; 0xb0c <readtemp+0x78>
     b12:	83 b1       	in	r24, 0x03	; 3
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
     b14:	89 93       	st	Y+, r24
			// decrement length
			receivelength--;
     b16:	11 50       	subi	r17, 0x01	; 1
     b18:	11 30       	cpi	r17, 0x01	; 1
     b1a:	a9 f7       	brne	.-22     	; 0xb06 <readtemp+0x72>
     b1c:	01 50       	subi	r16, 0x01	; 1
     b1e:	e7 01       	movw	r28, r14
     b20:	c0 0f       	add	r28, r16
     b22:	d1 1d       	adc	r29, r1
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
     b24:	80 e0       	ldi	r24, 0x00	; 0
     b26:	0e 94 a5 04 	call	0x94a	; 0x94a <i2cReceiveByte>
     b2a:	06 b6       	in	r0, 0x36	; 54
     b2c:	07 fe       	sbrs	r0, 7
     b2e:	fd cf       	rjmp	.-6      	; 0xb2a <readtemp+0x96>
     b30:	83 b1       	in	r24, 0x03	; 3
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
     b32:	88 83       	st	Y, r24
     b34:	86 b7       	in	r24, 0x36	; 54
     b36:	8f 70       	andi	r24, 0x0F	; 15
     b38:	80 6d       	ori	r24, 0xD0	; 208
     b3a:	86 bf       	out	0x36, r24	; 54
		//rprintfu08(*receivedata);
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     b3c:	06 b6       	in	r0, 0x36	; 54
     b3e:	04 fe       	sbrs	r0, 4
     b40:	fd cf       	rjmp	.-6      	; 0xb3c <readtemp+0xa8>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     b42:	86 b7       	in	r24, 0x36	; 54
     b44:	81 60       	ori	r24, 0x01	; 1
     b46:	86 bf       	out	0x36, r24	; 54
     b48:	df 91       	pop	r29
     b4a:	cf 91       	pop	r28
     b4c:	1f 91       	pop	r17
     b4e:	0f 91       	pop	r16
     b50:	ff 90       	pop	r15
     b52:	ef 90       	pop	r14
     b54:	08 95       	ret

00000b56 <ds1624_readtemp>:
     b56:	cf 93       	push	r28
     b58:	df 93       	push	r29
     b5a:	cd b7       	in	r28, 0x3d	; 61
     b5c:	de b7       	in	r29, 0x3e	; 62
     b5e:	22 97       	sbiw	r28, 0x02	; 2
     b60:	0f b6       	in	r0, 0x3f	; 63
     b62:	f8 94       	cli
     b64:	de bf       	out	0x3e, r29	; 62
     b66:	0f be       	out	0x3f, r0	; 63
     b68:	cd bf       	out	0x3d, r28	; 61
     b6a:	9e 01       	movw	r18, r28
     b6c:	2f 5f       	subi	r18, 0xFF	; 255
     b6e:	3f 4f       	sbci	r19, 0xFF	; 255
     b70:	42 e0       	ldi	r20, 0x02	; 2
     b72:	61 e0       	ldi	r22, 0x01	; 1
     b74:	80 e9       	ldi	r24, 0x90	; 144
     b76:	0e 94 4a 05 	call	0xa94	; 0xa94 <readtemp>
     b7a:	89 81       	ldd	r24, Y+1	; 0x01
     b7c:	99 27       	eor	r25, r25
     b7e:	98 2f       	mov	r25, r24
     b80:	88 27       	eor	r24, r24
     b82:	2a 81       	ldd	r18, Y+2	; 0x02
     b84:	33 27       	eor	r19, r19
     b86:	82 2b       	or	r24, r18
     b88:	93 2b       	or	r25, r19
     b8a:	22 96       	adiw	r28, 0x02	; 2
     b8c:	0f b6       	in	r0, 0x3f	; 63
     b8e:	f8 94       	cli
     b90:	de bf       	out	0x3e, r29	; 62
     b92:	0f be       	out	0x3f, r0	; 63
     b94:	cd bf       	out	0x3d, r28	; 61
     b96:	df 91       	pop	r29
     b98:	cf 91       	pop	r28
     b9a:	08 95       	ret

00000b9c <initI2c>:
		}

//to initialize the i2c subroutine
void initI2c(void)
 {
     b9c:	0e 94 63 04 	call	0x8c6	; 0x8c6 <i2cInit>
  i2cInit();
  i2cSetBitrate(100);
     ba0:	84 e6       	ldi	r24, 0x64	; 100
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	0e 94 51 04 	call	0x8a2	; 0x8a2 <i2cSetBitrate>
     ba8:	08 95       	ret

00000baa <ds1307_check>:
 }


 //to check the working of ds1307 returns 1 if success else 0
u08 ds1307_check(void)
 {
     baa:	cf 93       	push	r28
     bac:	df 93       	push	r29
     bae:	cd b7       	in	r28, 0x3d	; 61
     bb0:	de b7       	in	r29, 0x3e	; 62
     bb2:	21 97       	sbiw	r28, 0x01	; 1
     bb4:	0f b6       	in	r0, 0x3f	; 63
     bb6:	f8 94       	cli
     bb8:	de bf       	out	0x3e, r29	; 62
     bba:	0f be       	out	0x3f, r0	; 63
     bbc:	cd bf       	out	0x3d, r28	; 61
  u08 data=0;
     bbe:	19 82       	std	Y+1, r1	; 0x01
  return(!i2cMasterSendNI(DS1307_ID, 1, &data));
     bc0:	ae 01       	movw	r20, r28
     bc2:	4f 5f       	subi	r20, 0xFF	; 255
     bc4:	5f 4f       	sbci	r21, 0xFF	; 255
     bc6:	61 e0       	ldi	r22, 0x01	; 1
     bc8:	80 ed       	ldi	r24, 0xD0	; 208
     bca:	0e 94 b6 04 	call	0x96c	; 0x96c <i2cMasterSendNI>
     bce:	20 e0       	ldi	r18, 0x00	; 0
     bd0:	30 e0       	ldi	r19, 0x00	; 0
     bd2:	88 23       	and	r24, r24
     bd4:	11 f4       	brne	.+4      	; 0xbda <ds1307_check+0x30>
     bd6:	21 e0       	ldi	r18, 0x01	; 1
     bd8:	30 e0       	ldi	r19, 0x00	; 0
 }
     bda:	c9 01       	movw	r24, r18
     bdc:	21 96       	adiw	r28, 0x01	; 1
     bde:	0f b6       	in	r0, 0x3f	; 63
     be0:	f8 94       	cli
     be2:	de bf       	out	0x3e, r29	; 62
     be4:	0f be       	out	0x3f, r0	; 63
     be6:	cd bf       	out	0x3d, r28	; 61
     be8:	df 91       	pop	r29
     bea:	cf 91       	pop	r28
     bec:	08 95       	ret

00000bee <DS1307_settime>:


 //TO GET THE DATA FROM THE DS1307
 unsigned char DS1307_get(unsigned char addr)
  {
   u08 ret=0;
   i2cMasterTransferNI(DS1307_ID, 1, &addr, 1, &ret);
   return ret;
  }



//TO SET THE TIME 
void DS1307_settime(unsigned char hh, unsigned char mm, unsigned char ss)
   {
     bee:	cf 93       	push	r28
     bf0:	df 93       	push	r29
     bf2:	cd b7       	in	r28, 0x3d	; 61
     bf4:	de b7       	in	r29, 0x3e	; 62
     bf6:	24 97       	sbiw	r28, 0x04	; 4
     bf8:	0f b6       	in	r0, 0x3f	; 63
     bfa:	f8 94       	cli
     bfc:	de bf       	out	0x3e, r29	; 62
     bfe:	0f be       	out	0x3f, r0	; 63
     c00:	cd bf       	out	0x3d, r28	; 61
        u08 data[4];
	    data[0]=0;data[1]=ss;data[2]=mm;data[3]=hh;
     c02:	19 82       	std	Y+1, r1	; 0x01
     c04:	4a 83       	std	Y+2, r20	; 0x02
     c06:	6b 83       	std	Y+3, r22	; 0x03
     c08:	8c 83       	std	Y+4, r24	; 0x04
	    i2cMasterSendNI(DS1307_ID, 4, data);
     c0a:	ae 01       	movw	r20, r28
     c0c:	4f 5f       	subi	r20, 0xFF	; 255
     c0e:	5f 4f       	sbci	r21, 0xFF	; 255
     c10:	64 e0       	ldi	r22, 0x04	; 4
     c12:	80 ed       	ldi	r24, 0xD0	; 208
     c14:	0e 94 b6 04 	call	0x96c	; 0x96c <i2cMasterSendNI>
     c18:	24 96       	adiw	r28, 0x04	; 4
     c1a:	0f b6       	in	r0, 0x3f	; 63
     c1c:	f8 94       	cli
     c1e:	de bf       	out	0x3e, r29	; 62
     c20:	0f be       	out	0x3f, r0	; 63
     c22:	cd bf       	out	0x3d, r28	; 61
     c24:	df 91       	pop	r29
     c26:	cf 91       	pop	r28
     c28:	08 95       	ret

00000c2a <DS1307_setdate>:
   }

//  TO SET THE DATE 
void DS1307_setdate(unsigned char dd, unsigned char mm, unsigned char yy)
{
     c2a:	cf 93       	push	r28
     c2c:	df 93       	push	r29
     c2e:	cd b7       	in	r28, 0x3d	; 61
     c30:	de b7       	in	r29, 0x3e	; 62
     c32:	24 97       	sbiw	r28, 0x04	; 4
     c34:	0f b6       	in	r0, 0x3f	; 63
     c36:	f8 94       	cli
     c38:	de bf       	out	0x3e, r29	; 62
     c3a:	0f be       	out	0x3f, r0	; 63
     c3c:	cd bf       	out	0x3d, r28	; 61
        u08 data[4];
	    data[0]=4;data[1]=dd;data[2]=mm;data[3]=yy;
     c3e:	94 e0       	ldi	r25, 0x04	; 4
     c40:	99 83       	std	Y+1, r25	; 0x01
     c42:	8a 83       	std	Y+2, r24	; 0x02
     c44:	6b 83       	std	Y+3, r22	; 0x03
     c46:	4c 83       	std	Y+4, r20	; 0x04
	    i2cMasterSendNI(DS1307_ID, 4, data);
     c48:	ae 01       	movw	r20, r28
     c4a:	4f 5f       	subi	r20, 0xFF	; 255
     c4c:	5f 4f       	sbci	r21, 0xFF	; 255
     c4e:	64 e0       	ldi	r22, 0x04	; 4
     c50:	80 ed       	ldi	r24, 0xD0	; 208
     c52:	0e 94 b6 04 	call	0x96c	; 0x96c <i2cMasterSendNI>
     c56:	24 96       	adiw	r28, 0x04	; 4
     c58:	0f b6       	in	r0, 0x3f	; 63
     c5a:	f8 94       	cli
     c5c:	de bf       	out	0x3e, r29	; 62
     c5e:	0f be       	out	0x3f, r0	; 63
     c60:	cd bf       	out	0x3d, r28	; 61
     c62:	df 91       	pop	r29
     c64:	cf 91       	pop	r28
     c66:	08 95       	ret

00000c68 <i2cMasterTransferNI>:
}


// USED TO GET VALUES FROM I2C
void i2cMasterTransferNI(u08 deviceAddr, u08 sendlength, u08* senddata, u08 receivelength, u08* receivedata)
{
     c68:	cf 92       	push	r12
     c6a:	df 92       	push	r13
     c6c:	ff 92       	push	r15
     c6e:	0f 93       	push	r16
     c70:	1f 93       	push	r17
     c72:	cf 93       	push	r28
     c74:	df 93       	push	r29
     c76:	98 2f       	mov	r25, r24
     c78:	fa 01       	movw	r30, r20
     c7a:	f2 2e       	mov	r15, r18
     c7c:	68 01       	movw	r12, r16
	// disable TWI interrupt
	cbi(TWCR, TWIE);
     c7e:	86 b7       	in	r24, 0x36	; 54
     c80:	8e 7f       	andi	r24, 0xFE	; 254
     c82:	86 bf       	out	0x36, r24	; 54
     c84:	86 b7       	in	r24, 0x36	; 54
     c86:	8f 70       	andi	r24, 0x0F	; 15
     c88:	80 6a       	ori	r24, 0xA0	; 160
     c8a:	86 bf       	out	0x36, r24	; 54
     c8c:	06 b6       	in	r0, 0x36	; 54
     c8e:	07 fe       	sbrs	r0, 7
     c90:	fd cf       	rjmp	.-6      	; 0xc8c <i2cMasterTransferNI+0x24>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it
	if(sendlength)
     c92:	66 23       	and	r22, r22
     c94:	a9 f0       	breq	.+42     	; 0xcc0 <i2cMasterTransferNI+0x58>
	{
		// send device address with write
		i2cSendByte( deviceAddr & 0xFE );
     c96:	89 2f       	mov	r24, r25
     c98:	8e 7f       	andi	r24, 0xFE	; 254
     c9a:	83 b9       	out	0x03, r24	; 3
     c9c:	86 b7       	in	r24, 0x36	; 54
     c9e:	8f 70       	andi	r24, 0x0F	; 15
     ca0:	80 68       	ori	r24, 0x80	; 128
     ca2:	86 bf       	out	0x36, r24	; 54
     ca4:	06 b6       	in	r0, 0x36	; 54
     ca6:	07 fe       	sbrs	r0, 7
     ca8:	fd cf       	rjmp	.-6      	; 0xca4 <i2cMasterTransferNI+0x3c>
		i2cWaitForComplete();
		
		// send data
		while(sendlength)
		{
			i2cSendByte( *senddata++ );
     caa:	81 91       	ld	r24, Z+
     cac:	83 b9       	out	0x03, r24	; 3
     cae:	86 b7       	in	r24, 0x36	; 54
     cb0:	8f 70       	andi	r24, 0x0F	; 15
     cb2:	80 68       	ori	r24, 0x80	; 128
     cb4:	86 bf       	out	0x36, r24	; 54
     cb6:	06 b6       	in	r0, 0x36	; 54
     cb8:	07 fe       	sbrs	r0, 7
     cba:	fd cf       	rjmp	.-6      	; 0xcb6 <i2cMasterTransferNI+0x4e>
			i2cWaitForComplete();
			sendlength--;
     cbc:	61 50       	subi	r22, 0x01	; 1
     cbe:	a9 f7       	brne	.-22     	; 0xcaa <i2cMasterTransferNI+0x42>
		}
	}

	// if there's data to be received, do it
	if(receivelength)
     cc0:	ff 20       	and	r15, r15
     cc2:	51 f1       	breq	.+84     	; 0xd18 <i2cMasterTransferNI+0xb0>
     cc4:	86 b7       	in	r24, 0x36	; 54
     cc6:	8f 70       	andi	r24, 0x0F	; 15
     cc8:	80 6a       	ori	r24, 0xA0	; 160
     cca:	86 bf       	out	0x36, r24	; 54
     ccc:	06 b6       	in	r0, 0x36	; 54
     cce:	07 fe       	sbrs	r0, 7
     cd0:	fd cf       	rjmp	.-6      	; 0xccc <i2cMasterTransferNI+0x64>
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( deviceAddr | 0x01 );
     cd2:	91 60       	ori	r25, 0x01	; 1
     cd4:	93 b9       	out	0x03, r25	; 3
     cd6:	86 b7       	in	r24, 0x36	; 54
     cd8:	8f 70       	andi	r24, 0x0F	; 15
     cda:	80 68       	ori	r24, 0x80	; 128
     cdc:	86 bf       	out	0x36, r24	; 54
     cde:	06 b6       	in	r0, 0x36	; 54
     ce0:	07 fe       	sbrs	r0, 7
     ce2:	fd cf       	rjmp	.-6      	; 0xcde <i2cMasterTransferNI+0x76>
     ce4:	1f 2d       	mov	r17, r15
     ce6:	e6 01       	movw	r28, r12
     ce8:	09 c0       	rjmp	.+18     	; 0xcfc <i2cMasterTransferNI+0x94>
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
     cea:	8f ef       	ldi	r24, 0xFF	; 255
     cec:	0e 94 a5 04 	call	0x94a	; 0x94a <i2cReceiveByte>
     cf0:	06 b6       	in	r0, 0x36	; 54
     cf2:	07 fe       	sbrs	r0, 7
     cf4:	fd cf       	rjmp	.-6      	; 0xcf0 <i2cMasterTransferNI+0x88>
     cf6:	83 b1       	in	r24, 0x03	; 3
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
     cf8:	89 93       	st	Y+, r24
			// decrement length
			receivelength--;
     cfa:	11 50       	subi	r17, 0x01	; 1
     cfc:	11 30       	cpi	r17, 0x01	; 1
     cfe:	a9 f7       	brne	.-22     	; 0xcea <i2cMasterTransferNI+0x82>
     d00:	fa 94       	dec	r15
     d02:	e6 01       	movw	r28, r12
     d04:	cf 0d       	add	r28, r15
     d06:	d1 1d       	adc	r29, r1
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
     d08:	80 e0       	ldi	r24, 0x00	; 0
     d0a:	0e 94 a5 04 	call	0x94a	; 0x94a <i2cReceiveByte>
     d0e:	06 b6       	in	r0, 0x36	; 54
     d10:	07 fe       	sbrs	r0, 7
     d12:	fd cf       	rjmp	.-6      	; 0xd0e <i2cMasterTransferNI+0xa6>
     d14:	83 b1       	in	r24, 0x03	; 3
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
     d16:	88 83       	st	Y, r24
     d18:	86 b7       	in	r24, 0x36	; 54
     d1a:	8f 70       	andi	r24, 0x0F	; 15
     d1c:	80 6d       	ori	r24, 0xD0	; 208
     d1e:	86 bf       	out	0x36, r24	; 54
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     d20:	06 b6       	in	r0, 0x36	; 54
     d22:	04 fe       	sbrs	r0, 4
     d24:	fd cf       	rjmp	.-6      	; 0xd20 <i2cMasterTransferNI+0xb8>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     d26:	86 b7       	in	r24, 0x36	; 54
     d28:	81 60       	ori	r24, 0x01	; 1
     d2a:	86 bf       	out	0x36, r24	; 54
     d2c:	df 91       	pop	r29
     d2e:	cf 91       	pop	r28
     d30:	1f 91       	pop	r17
     d32:	0f 91       	pop	r16
     d34:	ff 90       	pop	r15
     d36:	df 90       	pop	r13
     d38:	cf 90       	pop	r12
     d3a:	08 95       	ret

00000d3c <DS1307_get>:
     d3c:	0f 93       	push	r16
     d3e:	1f 93       	push	r17
     d40:	cf 93       	push	r28
     d42:	df 93       	push	r29
     d44:	cd b7       	in	r28, 0x3d	; 61
     d46:	de b7       	in	r29, 0x3e	; 62
     d48:	22 97       	sbiw	r28, 0x02	; 2
     d4a:	0f b6       	in	r0, 0x3f	; 63
     d4c:	f8 94       	cli
     d4e:	de bf       	out	0x3e, r29	; 62
     d50:	0f be       	out	0x3f, r0	; 63
     d52:	cd bf       	out	0x3d, r28	; 61
     d54:	8a 83       	std	Y+2, r24	; 0x02
     d56:	19 82       	std	Y+1, r1	; 0x01
     d58:	8e 01       	movw	r16, r28
     d5a:	0f 5f       	subi	r16, 0xFF	; 255
     d5c:	1f 4f       	sbci	r17, 0xFF	; 255
     d5e:	21 e0       	ldi	r18, 0x01	; 1
     d60:	ae 01       	movw	r20, r28
     d62:	4e 5f       	subi	r20, 0xFE	; 254
     d64:	5f 4f       	sbci	r21, 0xFF	; 255
     d66:	61 e0       	ldi	r22, 0x01	; 1
     d68:	80 ed       	ldi	r24, 0xD0	; 208
     d6a:	0e 94 34 06 	call	0xc68	; 0xc68 <i2cMasterTransferNI>
     d6e:	89 81       	ldd	r24, Y+1	; 0x01
     d70:	99 27       	eor	r25, r25
     d72:	22 96       	adiw	r28, 0x02	; 2
     d74:	0f b6       	in	r0, 0x3f	; 63
     d76:	f8 94       	cli
     d78:	de bf       	out	0x3e, r29	; 62
     d7a:	0f be       	out	0x3f, r0	; 63
     d7c:	cd bf       	out	0x3d, r28	; 61
     d7e:	df 91       	pop	r29
     d80:	cf 91       	pop	r28
     d82:	1f 91       	pop	r17
     d84:	0f 91       	pop	r16
     d86:	08 95       	ret

00000d88 <cc2420WriteReg>:


#include "cc2420.h"
	void cc2420WriteReg(u08 addr, u16 data)
	{
     d88:	c4 98       	cbi	0x18, 4	; 24
     d8a:	8f b9       	out	0x0f, r24	; 15
     d8c:	77 9b       	sbis	0x0e, 7	; 14
     d8e:	fe cf       	rjmp	.-4      	; 0xd8c <cc2420WriteReg+0x4>
     d90:	8f b1       	in	r24, 0x0f	; 15
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
		// send command
		spiTransferByte(addr);
		// write data
		spiTransferByte(data>>8);
     d92:	87 2f       	mov	r24, r23
     d94:	99 27       	eor	r25, r25
     d96:	8f b9       	out	0x0f, r24	; 15
     d98:	77 9b       	sbis	0x0e, 7	; 14
     d9a:	fe cf       	rjmp	.-4      	; 0xd98 <cc2420WriteReg+0x10>
     d9c:	8f b1       	in	r24, 0x0f	; 15
     d9e:	6f b9       	out	0x0f, r22	; 15
     da0:	77 9b       	sbis	0x0e, 7	; 14
     da2:	fe cf       	rjmp	.-4      	; 0xda0 <cc2420WriteReg+0x18>
     da4:	8f b1       	in	r24, 0x0f	; 15
		spiTransferByte(data);
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     da6:	c4 9a       	sbi	0x18, 4	; 24
     da8:	08 95       	ret

00000daa <cc2420WriteRam>:
	}

	void cc2420WriteRam(u16 addr, u08* data, u16 nBytes)
	{
     daa:	9c 01       	movw	r18, r24
     dac:	fb 01       	movw	r30, r22
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
     dae:	c4 98       	cbi	0x18, 4	; 24
	// send command
		spiTransferByte(0x80|addr);
     db0:	80 68       	ori	r24, 0x80	; 128
     db2:	8f b9       	out	0x0f, r24	; 15
     db4:	77 9b       	sbis	0x0e, 7	; 14
     db6:	fe cf       	rjmp	.-4      	; 0xdb4 <cc2420WriteRam+0xa>
     db8:	8f b1       	in	r24, 0x0f	; 15
		spiTransferByte((addr>>1) & 0xC0);
     dba:	36 95       	lsr	r19
     dbc:	27 95       	ror	r18
     dbe:	82 2f       	mov	r24, r18
     dc0:	80 7c       	andi	r24, 0xC0	; 192
     dc2:	8f b9       	out	0x0f, r24	; 15
     dc4:	77 9b       	sbis	0x0e, 7	; 14
     dc6:	fe cf       	rjmp	.-4      	; 0xdc4 <cc2420WriteRam+0x1a>
     dc8:	05 c0       	rjmp	.+10     	; 0xdd4 <cc2420WriteRam+0x2a>
		while(nBytes--)
			spiTransferByte(*data++);
     dca:	80 81       	ld	r24, Z
     dcc:	8f b9       	out	0x0f, r24	; 15
     dce:	77 9b       	sbis	0x0e, 7	; 14
     dd0:	fe cf       	rjmp	.-4      	; 0xdce <cc2420WriteRam+0x24>
     dd2:	31 96       	adiw	r30, 0x01	; 1
     dd4:	8f b1       	in	r24, 0x0f	; 15
     dd6:	41 50       	subi	r20, 0x01	; 1
     dd8:	50 40       	sbci	r21, 0x00	; 0
     dda:	8f ef       	ldi	r24, 0xFF	; 255
     ddc:	4f 3f       	cpi	r20, 0xFF	; 255
     dde:	58 07       	cpc	r21, r24
     de0:	a1 f7       	brne	.-24     	; 0xdca <cc2420WriteRam+0x20>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     de2:	c4 9a       	sbi	0x18, 4	; 24
     de4:	08 95       	ret

00000de6 <cc2420WriteFifo>:
	 }

	void cc2420WriteFifo(u08* data, u16 nBytes)
	{
     de6:	fc 01       	movw	r30, r24
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
     de8:	c4 98       	cbi	0x18, 4	; 24
     dea:	8e e3       	ldi	r24, 0x3E	; 62
     dec:	8f b9       	out	0x0f, r24	; 15
     dee:	77 9b       	sbis	0x0e, 7	; 14
     df0:	fe cf       	rjmp	.-4      	; 0xdee <cc2420WriteFifo+0x8>
     df2:	05 c0       	rjmp	.+10     	; 0xdfe <cc2420WriteFifo+0x18>
		// send command
		spiTransferByte(CC2420_TXFIFO);
		while(nBytes--)
			spiTransferByte(*data++);
     df4:	80 81       	ld	r24, Z
     df6:	8f b9       	out	0x0f, r24	; 15
     df8:	77 9b       	sbis	0x0e, 7	; 14
     dfa:	fe cf       	rjmp	.-4      	; 0xdf8 <cc2420WriteFifo+0x12>
     dfc:	31 96       	adiw	r30, 0x01	; 1
     dfe:	8f b1       	in	r24, 0x0f	; 15
     e00:	61 50       	subi	r22, 0x01	; 1
     e02:	70 40       	sbci	r23, 0x00	; 0
     e04:	8f ef       	ldi	r24, 0xFF	; 255
     e06:	6f 3f       	cpi	r22, 0xFF	; 255
     e08:	78 07       	cpc	r23, r24
     e0a:	a1 f7       	brne	.-24     	; 0xdf4 <cc2420WriteFifo+0xe>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     e0c:	c4 9a       	sbi	0x18, 4	; 24
     e0e:	08 95       	ret

00000e10 <cc2420SetChannel>:
	}

	void cc2420SetChannel(u08 channel)
	{
     e10:	99 27       	eor	r25, r25
		u16 f;
	
		// Derive frequency programming from the given channel number
		f = (u16)(channel-11);	// Subtract the base channel 
		f = f + (f << 2);    	// Multiply with 5, which is the channel spacing
     e12:	9c 01       	movw	r18, r24
     e14:	26 5a       	subi	r18, 0xA6	; 166
     e16:	3e 4b       	sbci	r19, 0xBE	; 190
     e18:	0b 97       	sbiw	r24, 0x0b	; 11
		f = f + 357 + 0x4000;	// 357 is 2405-2048, 0x4000 is LOCK_THR = 1
	
	    // Write it to the CC2420
		cc2420WriteReg(CC2420_FSCTRL, f);
     e1a:	88 0f       	add	r24, r24
     e1c:	99 1f       	adc	r25, r25
     e1e:	88 0f       	add	r24, r24
     e20:	99 1f       	adc	r25, r25
     e22:	82 0f       	add	r24, r18
     e24:	93 1f       	adc	r25, r19
     e26:	bc 01       	movw	r22, r24
     e28:	88 e1       	ldi	r24, 0x18	; 24
     e2a:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>
     e2e:	08 95       	ret

00000e30 <cc2420Command>:
	}


	void cc2420Command(u08 cmd)
	{
     e30:	c4 98       	cbi	0x18, 4	; 24
     e32:	8f b9       	out	0x0f, r24	; 15
     e34:	77 9b       	sbis	0x0e, 7	; 14
     e36:	fe cf       	rjmp	.-4      	; 0xe34 <cc2420Command+0x4>
     e38:	8f b1       	in	r24, 0x0f	; 15
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
		// send command
		spiTransferByte(cmd);
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     e3a:	c4 9a       	sbi	0x18, 4	; 24
     e3c:	08 95       	ret

00000e3e <cc2420GetStatus>:
	}


	u08 cc2420GetStatus(void)
	{
     e3e:	c4 98       	cbi	0x18, 4	; 24
     e40:	1f b8       	out	0x0f, r1	; 15
     e42:	77 9b       	sbis	0x0e, 7	; 14
     e44:	fe cf       	rjmp	.-4      	; 0xe42 <cc2420GetStatus+0x4>
     e46:	8f b1       	in	r24, 0x0f	; 15
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
		// get status
		spiTransferByte(CC2420_SNOP);
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     e48:	c4 9a       	sbi	0x18, 4	; 24
		// return the received data
		return inb(SPDR);
     e4a:	8f b1       	in	r24, 0x0f	; 15
	}
     e4c:	99 27       	eor	r25, r25
     e4e:	08 95       	ret

00000e50 <cc2420ReadFifo>:
	    
void cc2420ReadFifo(u08* data, u16 nBytes)
{
     e50:	fc 01       	movw	r30, r24
	// assert chip select
	cbi(PORTB, CC2420_PIN_CS);
     e52:	c4 98       	cbi	0x18, 4	; 24
     e54:	8f e7       	ldi	r24, 0x7F	; 127
     e56:	8f b9       	out	0x0f, r24	; 15
     e58:	77 9b       	sbis	0x0e, 7	; 14
     e5a:	fe cf       	rjmp	.-4      	; 0xe58 <cc2420ReadFifo+0x8>
     e5c:	8f b1       	in	r24, 0x0f	; 15
     e5e:	05 c0       	rjmp	.+10     	; 0xe6a <cc2420ReadFifo+0x1a>
     e60:	1f b8       	out	0x0f, r1	; 15
     e62:	77 9b       	sbis	0x0e, 7	; 14
     e64:	fe cf       	rjmp	.-4      	; 0xe62 <cc2420ReadFifo+0x12>
     e66:	8f b1       	in	r24, 0x0f	; 15
	// send command
	spiTransferByte(CC2420_RXFIFO | 0x40);
	while(nBytes--)
		*data++ = spiTransferByte(0x00);
     e68:	81 93       	st	Z+, r24
     e6a:	61 50       	subi	r22, 0x01	; 1
     e6c:	70 40       	sbci	r23, 0x00	; 0
     e6e:	8f ef       	ldi	r24, 0xFF	; 255
     e70:	6f 3f       	cpi	r22, 0xFF	; 255
     e72:	78 07       	cpc	r23, r24
     e74:	a9 f7       	brne	.-22     	; 0xe60 <cc2420ReadFifo+0x10>
	// release chip select
	sbi(PORTB, CC2420_PIN_CS);
     e76:	c4 9a       	sbi	0x18, 4	; 24
     e78:	08 95       	ret

00000e7a <cc2420DumpFifo>:
}

void cc2420DumpFifo(u16 nBytes)
{
     e7a:	9c 01       	movw	r18, r24
	// assert chip select
	cbi(PORTB, CC2420_PIN_CS);
     e7c:	c4 98       	cbi	0x18, 4	; 24
     e7e:	8f e7       	ldi	r24, 0x7F	; 127
     e80:	8f b9       	out	0x0f, r24	; 15
     e82:	77 9b       	sbis	0x0e, 7	; 14
     e84:	fe cf       	rjmp	.-4      	; 0xe82 <cc2420DumpFifo+0x8>
     e86:	03 c0       	rjmp	.+6      	; 0xe8e <cc2420DumpFifo+0x14>
     e88:	1f b8       	out	0x0f, r1	; 15
     e8a:	77 9b       	sbis	0x0e, 7	; 14
     e8c:	fe cf       	rjmp	.-4      	; 0xe8a <cc2420DumpFifo+0x10>
     e8e:	8f b1       	in	r24, 0x0f	; 15
	// send command
	spiTransferByte(CC2420_RXFIFO | 0x40);
	while(nBytes--)
     e90:	21 50       	subi	r18, 0x01	; 1
     e92:	30 40       	sbci	r19, 0x00	; 0
     e94:	8f ef       	ldi	r24, 0xFF	; 255
     e96:	2f 3f       	cpi	r18, 0xFF	; 255
     e98:	38 07       	cpc	r19, r24
     e9a:	b1 f7       	brne	.-20     	; 0xe88 <cc2420DumpFifo+0xe>
		spiTransferByte(0x00);
	// release chip select
	sbi(PORTB, CC2420_PIN_CS);
     e9c:	c4 9a       	sbi	0x18, 4	; 24
     e9e:	08 95       	ret

00000ea0 <cc2420SendPck>:
#include "packetsend.h"


u08 cc2420SendPck(BASIC_RF_TX_INFO *pRTI)
	{
     ea0:	0f 93       	push	r16
     ea2:	1f 93       	push	r17
     ea4:	cf 93       	push	r28
     ea6:	df 93       	push	r29
     ea8:	cd b7       	in	r28, 0x3d	; 61
     eaa:	de b7       	in	r29, 0x3e	; 62
     eac:	23 97       	sbiw	r28, 0x03	; 3
     eae:	0f b6       	in	r0, 0x3f	; 63
     eb0:	f8 94       	cli
     eb2:	de bf       	out	0x3e, r29	; 62
     eb4:	0f be       	out	0x3f, r0	; 63
     eb6:	cd bf       	out	0x3d, r28	; 61
     eb8:	8c 01       	movw	r16, r24
     	
	u16 frameControlField;
    u08 packetLength;
    u08 success;
    u08 spiStatusByte;
	u08 status;
	u08 _count;

    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
     eba:	83 99       	sbic	0x10, 3	; 16
     ebc:	fe cf       	rjmp	.-4      	; 0xeba <cc2420SendPck+0x1a>
     ebe:	86 99       	sbic	0x10, 6	; 16
     ec0:	fc cf       	rjmp	.-8      	; 0xeba <cc2420SendPck+0x1a>
    //rprintf("inside send");


	// Flush the TX FIFO just in case...
	cc2420Command(CC2420_SFLUSHTX);
     ec2:	89 e0       	ldi	r24, 0x09	; 9
     ec4:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>
	    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
     ec8:	f8 94       	cli

    // Turn on RX if necessary
    if (!rfSettings.receiveOn) cc2420Command(CC2420_SRXON);
     eca:	80 91 c8 01 	lds	r24, 0x01C8
     ece:	88 23       	and	r24, r24
     ed0:	19 f4       	brne	.+6      	; 0xed8 <cc2420SendPck+0x38>
     ed2:	83 e0       	ldi	r24, 0x03	; 3
     ed4:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>

    // Wait for the RSSI value to become valid
    do {
        status = cc2420GetStatus();
     ed8:	0e 94 1f 07 	call	0xe3e	; 0xe3e <cc2420GetStatus>
    } while (!(status & (1 << CC2420_RSSI_VALID)));
     edc:	81 ff       	sbrs	r24, 1
     ede:	fc cf       	rjmp	.-8      	; 0xed8 <cc2420SendPck+0x38>
	  

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    packetLength = pRTI->length + BASIC_RF_PACKET_OVERHEAD_SIZE;
     ee0:	f8 01       	movw	r30, r16
     ee2:	84 81       	ldd	r24, Z+4	; 0x04
     ee4:	85 5f       	subi	r24, 0xF5	; 245
     ee6:	89 83       	std	Y+1, r24	; 0x01
    cc2420WriteFifo((u08*)&packetLength, 1);               // Packet length
     ee8:	61 e0       	ldi	r22, 0x01	; 1
     eea:	70 e0       	ldi	r23, 0x00	; 0
     eec:	ce 01       	movw	r24, r28
     eee:	01 96       	adiw	r24, 0x01	; 1
     ef0:	0e 94 f3 06 	call	0xde6	; 0xde6 <cc2420WriteFifo>
    frameControlField = pRTI->ackRequest ? BASIC_RF_FCF_ACK : BASIC_RF_FCF_NOACK;
     ef4:	f8 01       	movw	r30, r16
     ef6:	87 81       	ldd	r24, Z+7	; 0x07
     ef8:	88 23       	and	r24, r24
     efa:	19 f0       	breq	.+6      	; 0xf02 <cc2420SendPck+0x62>
     efc:	81 e6       	ldi	r24, 0x61	; 97
     efe:	98 e8       	ldi	r25, 0x88	; 136
     f00:	02 c0       	rjmp	.+4      	; 0xf06 <cc2420SendPck+0x66>
     f02:	81 e4       	ldi	r24, 0x41	; 65
     f04:	98 e8       	ldi	r25, 0x88	; 136
     f06:	9b 83       	std	Y+3, r25	; 0x03
     f08:	8a 83       	std	Y+2, r24	; 0x02
    cc2420WriteFifo((u08*) &frameControlField, 2);         // Frame control field
     f0a:	62 e0       	ldi	r22, 0x02	; 2
     f0c:	70 e0       	ldi	r23, 0x00	; 0
     f0e:	ce 01       	movw	r24, r28
     f10:	02 96       	adiw	r24, 0x02	; 2
     f12:	0e 94 f3 06 	call	0xde6	; 0xde6 <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.txSeqNumber, 1);    // Sequence number
     f16:	61 e0       	ldi	r22, 0x01	; 1
     f18:	70 e0       	ldi	r23, 0x00	; 0
     f1a:	82 ec       	ldi	r24, 0xC2	; 194
     f1c:	91 e0       	ldi	r25, 0x01	; 1
     f1e:	0e 94 f3 06 	call	0xde6	; 0xde6 <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.panId, 2);          // Dest. PAN ID
     f22:	62 e0       	ldi	r22, 0x02	; 2
     f24:	70 e0       	ldi	r23, 0x00	; 0
     f26:	84 ec       	ldi	r24, 0xC4	; 196
     f28:	91 e0       	ldi	r25, 0x01	; 1
     f2a:	0e 94 f3 06 	call	0xde6	; 0xde6 <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &pRTI->destAddr, 2);            // Dest. address
     f2e:	62 e0       	ldi	r22, 0x02	; 2
     f30:	70 e0       	ldi	r23, 0x00	; 0
     f32:	c8 01       	movw	r24, r16
     f34:	02 96       	adiw	r24, 0x02	; 2
     f36:	0e 94 f3 06 	call	0xde6	; 0xde6 <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.nodeId, 2);         // Source address
     f3a:	62 e0       	ldi	r22, 0x02	; 2
     f3c:	70 e0       	ldi	r23, 0x00	; 0
     f3e:	86 ec       	ldi	r24, 0xC6	; 198
     f40:	91 e0       	ldi	r25, 0x01	; 1
     f42:	0e 94 f3 06 	call	0xde6	; 0xde6 <cc2420WriteFifo>
	cc2420WriteFifo((u08*) pRTI->pPayload, pRTI->length);  // Payload
     f46:	f8 01       	movw	r30, r16
     f48:	64 81       	ldd	r22, Z+4	; 0x04
     f4a:	77 27       	eor	r23, r23
     f4c:	85 81       	ldd	r24, Z+5	; 0x05
     f4e:	96 81       	ldd	r25, Z+6	; 0x06
     f50:	0e 94 f3 06 	call	0xde6	; 0xde6 <cc2420WriteFifo>

// TX begins after the CCA check has passed
do {
		cc2420Command(CC2420_STXONCCA);
     f54:	85 e0       	ldi	r24, 0x05	; 5
     f56:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>
		status = cc2420GetStatus();
     f5a:	0e 94 1f 07 	call	0xe3e	; 0xe3e <cc2420GetStatus>
		for(_count=0;_count<=100;_count++);
    } while (!(status & (1 << CC2420_TX_ACTIVE)));
     f5e:	83 ff       	sbrs	r24, 3
     f60:	f9 cf       	rjmp	.-14     	; 0xf54 <cc2420SendPck+0xb4>

	// Wait for the transmission to begin before exiting (makes sure that this function cannot be called
	// a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
	while (!SFD_IS_1);
     f62:	86 9b       	sbis	0x10, 6	; 16
     f64:	fe cf       	rjmp	.-4      	; 0xf62 <cc2420SendPck+0xc2>
	success = TRUE;

	// Turn interrupts back on
	ENABLE_GLOBAL_INT();
     f66:	78 94       	sei

    // Wait for the acknowledge to be received, if any
    if (pRTI->ackRequest) {
     f68:	f8 01       	movw	r30, r16
     f6a:	87 81       	ldd	r24, Z+7	; 0x07
     f6c:	88 23       	and	r24, r24
     f6e:	11 f4       	brne	.+4      	; 0xf74 <cc2420SendPck+0xd4>
     f70:	1f ef       	ldi	r17, 0xFF	; 255
     f72:	0a c0       	rjmp	.+20     	; 0xf88 <cc2420SendPck+0xe8>
		rfSettings.ackReceived = FALSE;
     f74:	10 92 c3 01 	sts	0x01C3, r1

		// Wait for the SFD to go low again
		while (SFD_IS_1);
     f78:	86 99       	sbic	0x10, 6	; 16
     f7a:	fe cf       	rjmp	.-4      	; 0xf78 <cc2420SendPck+0xd8>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     f7c:	88 ea       	ldi	r24, 0xA8	; 168
     f7e:	91 e6       	ldi	r25, 0x61	; 97
     f80:	01 97       	sbiw	r24, 0x01	; 1
     f82:	f1 f7       	brne	.-4      	; 0xf80 <cc2420SendPck+0xe0>

        // We'll enter RX automatically, so just wait until we can be sure that the ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration, and a small margin
        _delay_ms(100);

		// If an acknowledgment has been received (by the FIFOP interrupt), the ackReceived flag should be set
		success = rfSettings.ackReceived;
     f84:	10 91 c3 01 	lds	r17, 0x01C3
    }

	// Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
     f88:	f8 94       	cli
	if (!rfSettings.receiveOn) cc2420Command(CC2420_SRFOFF);
     f8a:	80 91 c8 01 	lds	r24, 0x01C8
     f8e:	88 23       	and	r24, r24
     f90:	19 f4       	brne	.+6      	; 0xf98 <cc2420SendPck+0xf8>
     f92:	86 e0       	ldi	r24, 0x06	; 6
     f94:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>
    ENABLE_GLOBAL_INT();
     f98:	78 94       	sei

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
     f9a:	80 91 c2 01 	lds	r24, 0x01C2
     f9e:	8f 5f       	subi	r24, 0xFF	; 255
     fa0:	80 93 c2 01 	sts	0x01C2, r24
    return success;

	}
     fa4:	81 2f       	mov	r24, r17
     fa6:	99 27       	eor	r25, r25
     fa8:	23 96       	adiw	r28, 0x03	; 3
     faa:	0f b6       	in	r0, 0x3f	; 63
     fac:	f8 94       	cli
     fae:	de bf       	out	0x3e, r29	; 62
     fb0:	0f be       	out	0x3f, r0	; 63
     fb2:	cd bf       	out	0x3d, r28	; 61
     fb4:	df 91       	pop	r29
     fb6:	cf 91       	pop	r28
     fb8:	1f 91       	pop	r17
     fba:	0f 91       	pop	r16
     fbc:	08 95       	ret

00000fbe <__vector_2>:
#include "packetrecieve.h"


ISR(INT1_vect) 
{
     fbe:	1f 92       	push	r1
     fc0:	0f 92       	push	r0
     fc2:	0f b6       	in	r0, 0x3f	; 63
     fc4:	0f 92       	push	r0
     fc6:	11 24       	eor	r1, r1
     fc8:	2f 93       	push	r18
     fca:	3f 93       	push	r19
     fcc:	4f 93       	push	r20
     fce:	5f 93       	push	r21
     fd0:	6f 93       	push	r22
     fd2:	7f 93       	push	r23
     fd4:	8f 93       	push	r24
     fd6:	9f 93       	push	r25
     fd8:	af 93       	push	r26
     fda:	bf 93       	push	r27
     fdc:	ef 93       	push	r30
     fde:	ff 93       	push	r31
     fe0:	cf 93       	push	r28
     fe2:	df 93       	push	r29
     fe4:	cd b7       	in	r28, 0x3d	; 61
     fe6:	de b7       	in	r29, 0x3e	; 62
     fe8:	25 97       	sbiw	r28, 0x05	; 5
     fea:	de bf       	out	0x3e, r29	; 62
     fec:	cd bf       	out	0x3d, r28	; 61
	u16 frameControlField;
	u08 length;
	u08 pFooter[2];

    // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
	if((FIFOP_IS_1) && (!(FIFO_IS_1))) {	   
     fee:	83 9b       	sbis	0x10, 3	; 16
     ff0:	09 c0       	rjmp	.+18     	; 0x1004 <__vector_2+0x46>
     ff2:	84 99       	sbic	0x10, 4	; 16
     ff4:	07 c0       	rjmp	.+14     	; 0x1004 <__vector_2+0x46>
	    cc2420Command(CC2420_SFLUSHRX);
     ff6:	88 e0       	ldi	r24, 0x08	; 8
     ff8:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>
	    cc2420Command(CC2420_SFLUSHRX);
     ffc:	88 e0       	ldi	r24, 0x08	; 8
     ffe:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>
    1002:	87 c0       	rjmp	.+270    	; 0x1112 <__vector_2+0x154>
	    return;
	}

	// Payload length
	cc2420ReadFifo(&length,1);
    1004:	61 e0       	ldi	r22, 0x01	; 1
    1006:	70 e0       	ldi	r23, 0x00	; 0
    1008:	ce 01       	movw	r24, r28
    100a:	01 96       	adiw	r24, 0x01	; 1
    100c:	0e 94 28 07 	call	0xe50	; 0xe50 <cc2420ReadFifo>
	length &= BASIC_RF_LENGTH_MASK; // Ignore MSB
    1010:	89 81       	ldd	r24, Y+1	; 0x01
    1012:	8f 77       	andi	r24, 0x7F	; 127
    1014:	89 83       	std	Y+1, r24	; 0x01

    // Ignore the packet if the length is too short
    if (length < BASIC_RF_ACK_PACKET_SIZE) {
    1016:	85 30       	cpi	r24, 0x05	; 5
    1018:	10 f4       	brcc	.+4      	; 0x101e <__vector_2+0x60>
    	cc2420DumpFifo(length);
    101a:	99 27       	eor	r25, r25
    101c:	43 c0       	rjmp	.+134    	; 0x10a4 <__vector_2+0xe6>

    // Otherwise, if the length is valid, then proceed with the rest of the packet
    } else {

        // Register the payload length
        rfSettings.pRxInfo->length = length - BASIC_RF_PACKET_OVERHEAD_SIZE;
    101e:	e0 91 c0 01 	lds	r30, 0x01C0
    1022:	f0 91 c1 01 	lds	r31, 0x01C1
    1026:	8b 50       	subi	r24, 0x0B	; 11
    1028:	85 83       	std	Z+5, r24	; 0x05

        // Read the frame control field and the data sequence number
        cc2420ReadFifo((u08*) &frameControlField, 2);
    102a:	62 e0       	ldi	r22, 0x02	; 2
    102c:	70 e0       	ldi	r23, 0x00	; 0
    102e:	ce 01       	movw	r24, r28
    1030:	04 96       	adiw	r24, 0x04	; 4
    1032:	0e 94 28 07 	call	0xe50	; 0xe50 <cc2420ReadFifo>
        rfSettings.pRxInfo->ackRequest = !!(frameControlField & BASIC_RF_FCF_ACK_BM);
    1036:	e0 91 c0 01 	lds	r30, 0x01C0
    103a:	f0 91 c1 01 	lds	r31, 0x01C1
    103e:	8c 81       	ldd	r24, Y+4	; 0x04
    1040:	9d 81       	ldd	r25, Y+5	; 0x05
    1042:	25 e0       	ldi	r18, 0x05	; 5
    1044:	96 95       	lsr	r25
    1046:	87 95       	ror	r24
    1048:	2a 95       	dec	r18
    104a:	e1 f7       	brne	.-8      	; 0x1044 <__vector_2+0x86>
    104c:	81 70       	andi	r24, 0x01	; 1
    104e:	80 87       	std	Z+8, r24	; 0x08
    	cc2420ReadFifo(&rfSettings.pRxInfo->seqNumber,1);
    1050:	80 91 c0 01 	lds	r24, 0x01C0
    1054:	90 91 c1 01 	lds	r25, 0x01C1
    1058:	61 e0       	ldi	r22, 0x01	; 1
    105a:	70 e0       	ldi	r23, 0x00	; 0
    105c:	0e 94 28 07 	call	0xe50	; 0xe50 <cc2420ReadFifo>

		// Is this an acknowledgment packet?
    	if ((length == BASIC_RF_ACK_PACKET_SIZE) && (frameControlField == BASIC_RF_ACK_FCF) && (rfSettings.pRxInfo->seqNumber == rfSettings.txSeqNumber)) {
    1060:	29 81       	ldd	r18, Y+1	; 0x01
    1062:	25 30       	cpi	r18, 0x05	; 5
    1064:	d1 f4       	brne	.+52     	; 0x109a <__vector_2+0xdc>
    1066:	8c 81       	ldd	r24, Y+4	; 0x04
    1068:	9d 81       	ldd	r25, Y+5	; 0x05
    106a:	02 97       	sbiw	r24, 0x02	; 2
    106c:	c1 f4       	brne	.+48     	; 0x109e <__vector_2+0xe0>
    106e:	e0 91 c0 01 	lds	r30, 0x01C0
    1072:	f0 91 c1 01 	lds	r31, 0x01C1
    1076:	90 91 c2 01 	lds	r25, 0x01C2
    107a:	80 81       	ld	r24, Z
    107c:	89 17       	cp	r24, r25
    107e:	79 f4       	brne	.+30     	; 0x109e <__vector_2+0xe0>

 	       	// Read the footer and check for CRC OK
			cc2420ReadFifo((u08*) pFooter, 2);
    1080:	62 e0       	ldi	r22, 0x02	; 2
    1082:	70 e0       	ldi	r23, 0x00	; 0
    1084:	ce 01       	movw	r24, r28
    1086:	02 96       	adiw	r24, 0x02	; 2
    1088:	0e 94 28 07 	call	0xe50	; 0xe50 <cc2420ReadFifo>

			// Indicate the successful ack reception (this flag is polled by the transmission routine)
			if (pFooter[1] & BASIC_RF_CRC_OK_BM) rfSettings.ackReceived = TRUE;
    108c:	8b 81       	ldd	r24, Y+3	; 0x03
    108e:	87 ff       	sbrs	r24, 7
    1090:	40 c0       	rjmp	.+128    	; 0x1112 <__vector_2+0x154>
    1092:	8f ef       	ldi	r24, 0xFF	; 255
    1094:	80 93 c3 01 	sts	0x01C3, r24
    1098:	3c c0       	rjmp	.+120    	; 0x1112 <__vector_2+0x154>
 
		// Too small to be a valid packet?
		} else if (length < BASIC_RF_PACKET_OVERHEAD_SIZE) {
    109a:	2b 30       	cpi	r18, 0x0B	; 11
    109c:	30 f4       	brcc	.+12     	; 0x10aa <__vector_2+0xec>
			cc2420DumpFifo(length - 3);
    109e:	82 2f       	mov	r24, r18
    10a0:	99 27       	eor	r25, r25
    10a2:	03 97       	sbiw	r24, 0x03	; 3
    10a4:	0e 94 3d 07 	call	0xe7a	; 0xe7a <cc2420DumpFifo>
    10a8:	34 c0       	rjmp	.+104    	; 0x1112 <__vector_2+0x154>
			return;

		// Receive the rest of the packet
		} else {

			// Skip the destination PAN and address (that's taken care of by harware address recognition!)
			cc2420DumpFifo(4);
    10aa:	84 e0       	ldi	r24, 0x04	; 4
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	0e 94 3d 07 	call	0xe7a	; 0xe7a <cc2420DumpFifo>

			// Read the source address
			cc2420ReadFifo((u08*) &rfSettings.pRxInfo->srcAddr, 2);
    10b2:	80 91 c0 01 	lds	r24, 0x01C0
    10b6:	90 91 c1 01 	lds	r25, 0x01C1
    10ba:	62 e0       	ldi	r22, 0x02	; 2
    10bc:	70 e0       	ldi	r23, 0x00	; 0
    10be:	01 96       	adiw	r24, 0x01	; 1
    10c0:	0e 94 28 07 	call	0xe50	; 0xe50 <cc2420ReadFifo>

			// Read the packet payload
			cc2420ReadFifo(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    10c4:	e0 91 c0 01 	lds	r30, 0x01C0
    10c8:	f0 91 c1 01 	lds	r31, 0x01C1
    10cc:	a0 91 c0 01 	lds	r26, 0x01C0
    10d0:	b0 91 c1 01 	lds	r27, 0x01C1
    10d4:	65 81       	ldd	r22, Z+5	; 0x05
    10d6:	77 27       	eor	r23, r23
    10d8:	fd 01       	movw	r30, r26
    10da:	86 81       	ldd	r24, Z+6	; 0x06
    10dc:	97 81       	ldd	r25, Z+7	; 0x07
    10de:	0e 94 28 07 	call	0xe50	; 0xe50 <cc2420ReadFifo>

			// Read the footer to get the RSSI value
			cc2420ReadFifo((BYTE*) pFooter, 2);
    10e2:	62 e0       	ldi	r22, 0x02	; 2
    10e4:	70 e0       	ldi	r23, 0x00	; 0
    10e6:	ce 01       	movw	r24, r28
    10e8:	02 96       	adiw	r24, 0x02	; 2
    10ea:	0e 94 28 07 	call	0xe50	; 0xe50 <cc2420ReadFifo>
			rfSettings.pRxInfo->rssi = pFooter[0];
    10ee:	e0 91 c0 01 	lds	r30, 0x01C0
    10f2:	f0 91 c1 01 	lds	r31, 0x01C1
    10f6:	8a 81       	ldd	r24, Y+2	; 0x02
    10f8:	81 87       	std	Z+9, r24	; 0x09

			// Notify the application about the received _data_ packet if the CRC is OK
			if (((frameControlField & (BASIC_RF_FCF_BM)) == BASIC_RF_FCF_NOACK) && (pFooter[1] & BASIC_RF_CRC_OK_BM)) {
    10fa:	8c 81       	ldd	r24, Y+4	; 0x04
    10fc:	9d 81       	ldd	r25, Y+5	; 0x05
    10fe:	8f 7d       	andi	r24, 0xDF	; 223
    1100:	81 54       	subi	r24, 0x41	; 65
    1102:	98 48       	sbci	r25, 0x88	; 136
    1104:	31 f4       	brne	.+12     	; 0x1112 <__vector_2+0x154>
    1106:	8b 81       	ldd	r24, Y+3	; 0x03
    1108:	87 ff       	sbrs	r24, 7
    110a:	03 c0       	rjmp	.+6      	; 0x1112 <__vector_2+0x154>
				//rfSettings.pRxInfo = basicRfReceivePacket(rfSettings.pRxInfo);
				flag=1;
    110c:	81 e0       	ldi	r24, 0x01	; 1
    110e:	80 93 72 00 	sts	0x0072, r24
    1112:	25 96       	adiw	r28, 0x05	; 5
    1114:	f8 94       	cli
    1116:	de bf       	out	0x3e, r29	; 62
    1118:	cd bf       	out	0x3d, r28	; 61
    111a:	df 91       	pop	r29
    111c:	cf 91       	pop	r28
    111e:	ff 91       	pop	r31
    1120:	ef 91       	pop	r30
    1122:	bf 91       	pop	r27
    1124:	af 91       	pop	r26
    1126:	9f 91       	pop	r25
    1128:	8f 91       	pop	r24
    112a:	7f 91       	pop	r23
    112c:	6f 91       	pop	r22
    112e:	5f 91       	pop	r21
    1130:	4f 91       	pop	r20
    1132:	3f 91       	pop	r19
    1134:	2f 91       	pop	r18
    1136:	0f 90       	pop	r0
    1138:	0f be       	out	0x3f, r0	; 63
    113a:	0f 90       	pop	r0
    113c:	1f 90       	pop	r1
    113e:	18 95       	reti

00001140 <basicRfReceiveOn>:
			}
		}
    }

} // SIGNAL(SIG_INTERRUPT0)

void basicRfReceiveOn(void) 
{
    1140:	8f ef       	ldi	r24, 0xFF	; 255
    1142:	80 93 c8 01 	sts	0x01C8, r24
    rfSettings.receiveOn = TRUE;
	cc2420Command(CC2420_SRXON);
    1146:	83 e0       	ldi	r24, 0x03	; 3
    1148:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>
	cc2420Command(CC2420_SFLUSHRX);
    114c:	88 e0       	ldi	r24, 0x08	; 8
    114e:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>
	//rprintf("WW");
    ENABLE_FIFOP_INT();
    1152:	8b b7       	in	r24, 0x3b	; 59
    1154:	80 68       	ori	r24, 0x80	; 128
    1156:	8b bf       	out	0x3b, r24	; 59
    1158:	08 95       	ret

0000115a <basicRfReceiveOff>:
} // basicRfReceiveOn

void basicRfReceiveOff(void) 
{
    115a:	10 92 c8 01 	sts	0x01C8, r1
    rfSettings.receiveOn = FALSE;
	cc2420Command(CC2420_SRFOFF);
    115e:	86 e0       	ldi	r24, 0x06	; 6
    1160:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>
    DISABLE_FIFOP_INT();
    1164:	8b b7       	in	r24, 0x3b	; 59
    1166:	8f 77       	andi	r24, 0x7F	; 127
    1168:	8b bf       	out	0x3b, r24	; 59
    116a:	08 95       	ret

0000116c <portInit>:

}

void portInit(void)
{
    116c:	11 ba       	out	0x11, r1	; 17
    116e:	81 b3       	in	r24, 0x11	; 17
    1170:	84 bb       	out	0x14, r24	; 20
    1172:	84 b3       	in	r24, 0x14	; 20
    1174:	87 bb       	out	0x17, r24	; 23
    1176:	87 b3       	in	r24, 0x17	; 23
    1178:	8a bb       	out	0x1a, r24	; 26
	DDRA=DDRB=DDRC=DDRD=0;		// all inputs initially
	//sbi(DDRC,PC5);				// LDR current source enable
	sbi(DDRB,PB0);				// debug LED
    117a:	b8 9a       	sbi	0x17, 0	; 23

	sbi(DDRB,PB3);				// reset pin of cc2420	
    117c:	bb 9a       	sbi	0x17, 3	; 23
	sbi(DDRD,PD2);				// Vreg pin of cc2420
    117e:	8a 9a       	sbi	0x11, 2	; 17

	// disable the cc2420 while not in use 	
	DDRD |= ((1<<VREG)|(1<<3) |(1<<4) |(1<<5) |(1<<6) | (1<<7));
    1180:	81 b3       	in	r24, 0x11	; 17
    1182:	8c 6f       	ori	r24, 0xFC	; 252
    1184:	81 bb       	out	0x11, r24	; 17
	PORTD |= ((1<<VREG)|(1<<3) |(1<<4) |(1<<5) |(1<<6) );
    1186:	82 b3       	in	r24, 0x12	; 18
    1188:	8c 67       	ori	r24, 0x7C	; 124
    118a:	82 bb       	out	0x12, r24	; 18
	PORTD &=  ~(1<<VREG); //Vreg OFF
    118c:	92 98       	cbi	0x12, 2	; 18
	DDRC &= ((1<<0) | (1<<1));		
    118e:	84 b3       	in	r24, 0x14	; 20
    1190:	83 70       	andi	r24, 0x03	; 3
    1192:	84 bb       	out	0x14, r24	; 20
	PORTC |= ((1<<0) | (1<<1));		//Pull up enabled for PortC 0 1
    1194:	85 b3       	in	r24, 0x15	; 21
    1196:	83 60       	ori	r24, 0x03	; 3
    1198:	85 bb       	out	0x15, r24	; 21
    119a:	08 95       	ret

0000119c <rprintf1RamRom>:
	}
}

#ifdef RPRINTF_FLOAT
// *** rprintfFloat ***
// floating-point print
void rprintfFloat(char numDigits, double x)
{
	unsigned char firstplace = FALSE;
	unsigned char negative;
	unsigned char i, digit;
	double place = 1.0;
	
	// save sign
	negative = (x<0);
	// convert to absolute value
	x = (x>0)?(x):(-x);
	
	// find starting digit place
	for(i=0; i<15; i++)
	{
		if((x/place) < 10.0)
			break;
		else
			place *= 10.0;
	}
	// print polarity character
	if(negative)
		rprintfChar('-');
	else
		rprintfChar('+');

	// print digits
	for(i=0; i<numDigits; i++)
	{
		digit = (x/place);

		if(digit | firstplace | (place == 1.0))
		{
			firstplace = TRUE;
			rprintfChar(digit+0x30);
		}
		else
			rprintfChar(' ');
		
		if(place == 1.0)
		{
			rprintfChar('.');
		}
		
		x -= (digit*place);
		place /= 10.0;
	}
}
#endif

#ifdef RPRINTF_SIMPLE
// *** rprintf1RamRom ***
// called by rprintf() - does a simple printf (supports %d, %x, %c)
// Supports:
// %d - decimal
// %x - hex
// %c - character
int rprintf1RamRom(unsigned char stringInRom, const char *format, ...)
{
    119c:	9f 92       	push	r9
    119e:	af 92       	push	r10
    11a0:	bf 92       	push	r11
    11a2:	cf 92       	push	r12
    11a4:	df 92       	push	r13
    11a6:	ef 92       	push	r14
    11a8:	ff 92       	push	r15
    11aa:	0f 93       	push	r16
    11ac:	1f 93       	push	r17
    11ae:	cf 93       	push	r28
    11b0:	df 93       	push	r29
    11b2:	cd b7       	in	r28, 0x3d	; 61
    11b4:	de b7       	in	r29, 0x3e	; 62
    11b6:	22 97       	sbiw	r28, 0x02	; 2
    11b8:	0f b6       	in	r0, 0x3f	; 63
    11ba:	f8 94       	cli
    11bc:	de bf       	out	0x3e, r29	; 62
    11be:	0f be       	out	0x3f, r0	; 63
    11c0:	cd bf       	out	0x3d, r28	; 61
    11c2:	98 88       	ldd	r9, Y+16	; 0x10
    11c4:	c9 88       	ldd	r12, Y+17	; 0x11
    11c6:	da 88       	ldd	r13, Y+18	; 0x12
	// simple printf routine
	// define a global HexChars or use line below
	//static char HexChars[16] = "0123456789ABCDEF";
	char format_flag;
	unsigned int u_val, div_val, base;
	va_list ap;

	va_start(ap, format);
    11c8:	ce 01       	movw	r24, r28
    11ca:	43 96       	adiw	r24, 0x13	; 19
    11cc:	9a 83       	std	Y+2, r25	; 0x02
    11ce:	89 83       	std	Y+1, r24	; 0x01
    11d0:	05 c0       	rjmp	.+10     	; 0x11dc <rprintf1RamRom+0x40>
	for (;;)
	{
		while ((format_flag = READMEMBYTE(stringInRom,format++) ) != '%')
		{	// Until '%' or '\0'
			if (!format_flag)
    11d2:	88 23       	and	r24, r24
    11d4:	09 f4       	brne	.+2      	; 0x11d8 <rprintf1RamRom+0x3c>
    11d6:	75 c0       	rjmp	.+234    	; 0x12c2 <rprintf1RamRom+0x126>
			{
				va_end(ap);
				return(0);
			}
			rprintfChar(format_flag);
    11d8:	0e 94 0a 01 	call	0x214	; 0x214 <rprintfChar>
    11dc:	96 01       	movw	r18, r12
    11de:	2f 5f       	subi	r18, 0xFF	; 255
    11e0:	3f 4f       	sbci	r19, 0xFF	; 255
    11e2:	99 20       	and	r9, r9
    11e4:	21 f0       	breq	.+8      	; 0x11ee <rprintf1RamRom+0x52>
    11e6:	f6 01       	movw	r30, r12
    11e8:	69 01       	movw	r12, r18
    11ea:	84 91       	lpm	r24, Z
    11ec:	03 c0       	rjmp	.+6      	; 0x11f4 <rprintf1RamRom+0x58>
    11ee:	f6 01       	movw	r30, r12
    11f0:	80 81       	ld	r24, Z
    11f2:	69 01       	movw	r12, r18
    11f4:	85 32       	cpi	r24, 0x25	; 37
    11f6:	69 f7       	brne	.-38     	; 0x11d2 <rprintf1RamRom+0x36>
    11f8:	2f 5f       	subi	r18, 0xFF	; 255
    11fa:	3f 4f       	sbci	r19, 0xFF	; 255
		}

		switch (format_flag = READMEMBYTE(stringInRom,format++) )
    11fc:	99 20       	and	r9, r9
    11fe:	21 f0       	breq	.+8      	; 0x1208 <rprintf1RamRom+0x6c>
    1200:	f6 01       	movw	r30, r12
    1202:	69 01       	movw	r12, r18
    1204:	84 91       	lpm	r24, Z
    1206:	03 c0       	rjmp	.+6      	; 0x120e <rprintf1RamRom+0x72>
    1208:	f6 01       	movw	r30, r12
    120a:	80 81       	ld	r24, Z
    120c:	69 01       	movw	r12, r18
    120e:	84 36       	cpi	r24, 0x64	; 100
    1210:	09 f4       	brne	.+2      	; 0x1214 <rprintf1RamRom+0x78>
    1212:	4d c0       	rjmp	.+154    	; 0x12ae <rprintf1RamRom+0x112>
    1214:	88 37       	cpi	r24, 0x78	; 120
    1216:	51 f0       	breq	.+20     	; 0x122c <rprintf1RamRom+0x90>
    1218:	83 36       	cpi	r24, 0x63	; 99
    121a:	f1 f6       	brne	.-68     	; 0x11d8 <rprintf1RamRom+0x3c>
		{
			case 'c': format_flag = va_arg(ap,int);
    121c:	e9 81       	ldd	r30, Y+1	; 0x01
    121e:	fa 81       	ldd	r31, Y+2	; 0x02
    1220:	32 96       	adiw	r30, 0x02	; 2
    1222:	fa 83       	std	Y+2, r31	; 0x02
    1224:	e9 83       	std	Y+1, r30	; 0x01
    1226:	32 97       	sbiw	r30, 0x02	; 2
    1228:	80 81       	ld	r24, Z
    122a:	d6 cf       	rjmp	.-84     	; 0x11d8 <rprintf1RamRom+0x3c>
			default:  rprintfChar(format_flag); continue;
			case 'd': base = 10; div_val = 10000; goto CONVERSION_LOOP;
//			case 'x': base = 16; div_val = 0x10;
			case 'x': base = 16; div_val = 0x1000;

			CONVERSION_LOOP:
			u_val = va_arg(ap,int);
    122c:	e9 81       	ldd	r30, Y+1	; 0x01
    122e:	fa 81       	ldd	r31, Y+2	; 0x02
    1230:	32 96       	adiw	r30, 0x02	; 2
    1232:	fa 83       	std	Y+2, r31	; 0x02
    1234:	e9 83       	std	Y+1, r30	; 0x01
    1236:	12 91       	ld	r17, -Z
    1238:	02 91       	ld	r16, -Z
    123a:	e1 2c       	mov	r14, r1
    123c:	60 e1       	ldi	r22, 0x10	; 16
    123e:	f6 2e       	mov	r15, r22
    1240:	50 e1       	ldi	r21, 0x10	; 16
    1242:	a5 2e       	mov	r10, r21
    1244:	b1 2c       	mov	r11, r1
    1246:	1e c0       	rjmp	.+60     	; 0x1284 <rprintf1RamRom+0xe8>
			if (format_flag == 'd')
			{
				if (((int)u_val) < 0)
				{
					u_val = - u_val;
    1248:	10 95       	com	r17
    124a:	01 95       	neg	r16
    124c:	1f 4f       	sbci	r17, 0xFF	; 255
					rprintfChar('-');
    124e:	8d e2       	ldi	r24, 0x2D	; 45
    1250:	0e 94 0a 01 	call	0x214	; 0x214 <rprintfChar>
    1254:	40 e1       	ldi	r20, 0x10	; 16
    1256:	e4 2e       	mov	r14, r20
    1258:	47 e2       	ldi	r20, 0x27	; 39
    125a:	f4 2e       	mov	r15, r20
    125c:	20 e0       	ldi	r18, 0x00	; 0
    125e:	30 e0       	ldi	r19, 0x00	; 0
    1260:	0b c0       	rjmp	.+22     	; 0x1278 <rprintf1RamRom+0xdc>
				}
				while (div_val > 1 && div_val > u_val) div_val /= 10;
    1262:	c7 01       	movw	r24, r14
    1264:	6a e0       	ldi	r22, 0x0A	; 10
    1266:	70 e0       	ldi	r23, 0x00	; 0
    1268:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__udivmodhi4>
    126c:	7b 01       	movw	r14, r22
    126e:	2f 5f       	subi	r18, 0xFF	; 255
    1270:	3f 4f       	sbci	r19, 0xFF	; 255
    1272:	24 30       	cpi	r18, 0x04	; 4
    1274:	31 05       	cpc	r19, r1
    1276:	19 f0       	breq	.+6      	; 0x127e <rprintf1RamRom+0xe2>
    1278:	0e 15       	cp	r16, r14
    127a:	1f 05       	cpc	r17, r15
    127c:	90 f3       	brcs	.-28     	; 0x1262 <rprintf1RamRom+0xc6>
    127e:	3a e0       	ldi	r19, 0x0A	; 10
    1280:	a3 2e       	mov	r10, r19
    1282:	b1 2c       	mov	r11, r1
			}
			do
			{
				//rprintfChar(pgm_read_byte(HexChars+(u_val/div_val)));
				rprintfu04(u_val/div_val);
    1284:	c8 01       	movw	r24, r16
    1286:	b7 01       	movw	r22, r14
    1288:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__udivmodhi4>
    128c:	cb 01       	movw	r24, r22
    128e:	0e 94 68 01 	call	0x2d0	; 0x2d0 <rprintfu04>
				u_val %= div_val;
    1292:	c8 01       	movw	r24, r16
    1294:	b7 01       	movw	r22, r14
    1296:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__udivmodhi4>
    129a:	8c 01       	movw	r16, r24
				div_val /= base;
    129c:	c7 01       	movw	r24, r14
    129e:	b5 01       	movw	r22, r10
    12a0:	0e 94 ff 10 	call	0x21fe	; 0x21fe <__udivmodhi4>
    12a4:	7b 01       	movw	r14, r22
			} while (div_val);
    12a6:	67 2b       	or	r22, r23
    12a8:	09 f4       	brne	.+2      	; 0x12ac <rprintf1RamRom+0x110>
    12aa:	98 cf       	rjmp	.-208    	; 0x11dc <rprintf1RamRom+0x40>
    12ac:	eb cf       	rjmp	.-42     	; 0x1284 <rprintf1RamRom+0xe8>
    12ae:	e9 81       	ldd	r30, Y+1	; 0x01
    12b0:	fa 81       	ldd	r31, Y+2	; 0x02
    12b2:	32 96       	adiw	r30, 0x02	; 2
    12b4:	fa 83       	std	Y+2, r31	; 0x02
    12b6:	e9 83       	std	Y+1, r30	; 0x01
    12b8:	12 91       	ld	r17, -Z
    12ba:	02 91       	ld	r16, -Z
    12bc:	11 23       	and	r17, r17
    12be:	54 f6       	brge	.-108    	; 0x1254 <rprintf1RamRom+0xb8>
    12c0:	c3 cf       	rjmp	.-122    	; 0x1248 <rprintf1RamRom+0xac>
		}
	}
	va_end(ap);
}
    12c2:	80 e0       	ldi	r24, 0x00	; 0
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	22 96       	adiw	r28, 0x02	; 2
    12c8:	0f b6       	in	r0, 0x3f	; 63
    12ca:	f8 94       	cli
    12cc:	de bf       	out	0x3e, r29	; 62
    12ce:	0f be       	out	0x3f, r0	; 63
    12d0:	cd bf       	out	0x3d, r28	; 61
    12d2:	df 91       	pop	r29
    12d4:	cf 91       	pop	r28
    12d6:	1f 91       	pop	r17
    12d8:	0f 91       	pop	r16
    12da:	ff 90       	pop	r15
    12dc:	ef 90       	pop	r14
    12de:	df 90       	pop	r13
    12e0:	cf 90       	pop	r12
    12e2:	bf 90       	pop	r11
    12e4:	af 90       	pop	r10
    12e6:	9f 90       	pop	r9
    12e8:	08 95       	ret

000012ea <applay>:

#if	defined(COORDINATOR) || \
	defined(REMOTENODE)
void applay(void)
{
    12ea:	8f 92       	push	r8
    12ec:	9f 92       	push	r9
    12ee:	af 92       	push	r10
    12f0:	bf 92       	push	r11
    12f2:	cf 92       	push	r12
    12f4:	df 92       	push	r13
    12f6:	ef 92       	push	r14
    12f8:	ff 92       	push	r15
    12fa:	0f 93       	push	r16
    12fc:	1f 93       	push	r17
    12fe:	cf 93       	push	r28
    1300:	df 93       	push	r29
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
    1306:	c0 58       	subi	r28, 0x80	; 128
    1308:	d0 40       	sbci	r29, 0x00	; 0
    130a:	0f b6       	in	r0, 0x3f	; 63
    130c:	f8 94       	cli
    130e:	de bf       	out	0x3e, r29	; 62
    1310:	0f be       	out	0x3f, r0	; 63
    1312:	cd bf       	out	0x3d, r28	; 61
 u08 i,j,data,temp[128],payloadptr=0,val,sbyte1,sbyte2,ctmin,ct;
 u16 temper,k,ct1;

 //rprintf("inside applay");
  for(i=0;i<packet.nod;i++)
    1314:	90 91 48 01 	lds	r25, 0x0148
    1318:	20 e0       	ldi	r18, 0x00	; 0
    131a:	ae 01       	movw	r20, r28
    131c:	4f 5f       	subi	r20, 0xFF	; 255
    131e:	5f 4f       	sbci	r21, 0xFF	; 255
    1320:	0a c0       	rjmp	.+20     	; 0x1336 <applay+0x4c>
  {
    temp[i]=packet.payload[i];
    1322:	e2 2f       	mov	r30, r18
    1324:	ff 27       	eor	r31, r31
    1326:	da 01       	movw	r26, r20
    1328:	ae 0f       	add	r26, r30
    132a:	bf 1f       	adc	r27, r31
    132c:	ed 5b       	subi	r30, 0xBD	; 189
    132e:	fe 4f       	sbci	r31, 0xFE	; 254
    1330:	86 81       	ldd	r24, Z+6	; 0x06
    1332:	8c 93       	st	X, r24
    1334:	2f 5f       	subi	r18, 0xFF	; 255
    1336:	29 17       	cp	r18, r25
    1338:	a1 f7       	brne	.-24     	; 0x1322 <applay+0x38>
	//rprintf("\n");
	//rprintfChar(temp[i]);
	//rprintf("NOD");
	//rprintf("%d",packet.nod);
  }

 rprintf("%d",packet.nod);
    133a:	89 2f       	mov	r24, r25
    133c:	99 27       	eor	r25, r25
    133e:	9f 93       	push	r25
    1340:	8f 93       	push	r24
    1342:	80 e1       	ldi	r24, 0x10	; 16
    1344:	91 e0       	ldi	r25, 0x01	; 1
    1346:	9f 93       	push	r25
    1348:	8f 93       	push	r24
    134a:	81 e0       	ldi	r24, 0x01	; 1
    134c:	8f 93       	push	r24
    134e:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    1352:	88 24       	eor	r8, r8
    1354:	99 24       	eor	r9, r9
 // rprintfu08(packet.nod);
  for(i=0;i<packet.nod;i++)
    1356:	0f 90       	pop	r0
    1358:	0f 90       	pop	r0
    135a:	0f 90       	pop	r0
    135c:	0f 90       	pop	r0
    135e:	0f 90       	pop	r0
    1360:	02 c2       	rjmp	.+1028   	; 0x1766 <applay+0x47c>
   {
   // rprintf("inside case");
     data=temp[i];
    1362:	e8 2c       	mov	r14, r8
    1364:	ff 24       	eor	r15, r15
    1366:	5e 01       	movw	r10, r28
    1368:	08 94       	sec
    136a:	a1 1c       	adc	r10, r1
    136c:	b1 1c       	adc	r11, r1
    136e:	ae 0c       	add	r10, r14
    1370:	bf 1c       	adc	r11, r15
    1372:	f5 01       	movw	r30, r10
    1374:	10 81       	ld	r17, Z
	 rprintf("\n");
    1376:	8e e0       	ldi	r24, 0x0E	; 14
    1378:	91 e0       	ldi	r25, 0x01	; 1
    137a:	9f 93       	push	r25
    137c:	8f 93       	push	r24
    137e:	71 e0       	ldi	r23, 0x01	; 1
    1380:	c7 2e       	mov	r12, r23
    1382:	cf 92       	push	r12
    1384:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
     rprintfu08(data);
    1388:	81 2f       	mov	r24, r17
    138a:	0e 94 73 01 	call	0x2e6	; 0x2e6 <rprintfu08>

	  switch (data)
    138e:	0f 90       	pop	r0
    1390:	0f 90       	pop	r0
    1392:	0f 90       	pop	r0
    1394:	15 30       	cpi	r17, 0x05	; 5
    1396:	09 f4       	brne	.+2      	; 0x139a <applay+0xb0>
    1398:	92 c0       	rjmp	.+292    	; 0x14be <applay+0x1d4>
    139a:	16 30       	cpi	r17, 0x06	; 6
    139c:	78 f4       	brcc	.+30     	; 0x13bc <applay+0xd2>
    139e:	12 30       	cpi	r17, 0x02	; 2
    13a0:	61 f1       	breq	.+88     	; 0x13fa <applay+0x110>
    13a2:	13 30       	cpi	r17, 0x03	; 3
    13a4:	20 f4       	brcc	.+8      	; 0x13ae <applay+0xc4>
    13a6:	11 30       	cpi	r17, 0x01	; 1
    13a8:	09 f0       	breq	.+2      	; 0x13ac <applay+0xc2>
    13aa:	dc c1       	rjmp	.+952    	; 0x1764 <applay+0x47a>
    13ac:	1a c0       	rjmp	.+52     	; 0x13e2 <applay+0xf8>
    13ae:	13 30       	cpi	r17, 0x03	; 3
    13b0:	09 f4       	brne	.+2      	; 0x13b4 <applay+0xca>
    13b2:	3f c0       	rjmp	.+126    	; 0x1432 <applay+0x148>
    13b4:	14 30       	cpi	r17, 0x04	; 4
    13b6:	09 f0       	breq	.+2      	; 0x13ba <applay+0xd0>
    13b8:	d5 c1       	rjmp	.+938    	; 0x1764 <applay+0x47a>
    13ba:	51 c0       	rjmp	.+162    	; 0x145e <applay+0x174>
    13bc:	1a 3a       	cpi	r17, 0xAA	; 170
    13be:	09 f4       	brne	.+2      	; 0x13c2 <applay+0xd8>
    13c0:	2d c1       	rjmp	.+602    	; 0x161c <applay+0x332>
    13c2:	1b 3a       	cpi	r17, 0xAB	; 171
    13c4:	38 f4       	brcc	.+14     	; 0x13d4 <applay+0xea>
    13c6:	16 30       	cpi	r17, 0x06	; 6
    13c8:	09 f4       	brne	.+2      	; 0x13cc <applay+0xe2>
    13ca:	98 c0       	rjmp	.+304    	; 0x14fc <applay+0x212>
    13cc:	18 30       	cpi	r17, 0x08	; 8
    13ce:	09 f0       	breq	.+2      	; 0x13d2 <applay+0xe8>
    13d0:	c9 c1       	rjmp	.+914    	; 0x1764 <applay+0x47a>
    13d2:	e5 c0       	rjmp	.+458    	; 0x159e <applay+0x2b4>
    13d4:	1b 3a       	cpi	r17, 0xAB	; 171
    13d6:	09 f4       	brne	.+2      	; 0x13da <applay+0xf0>
    13d8:	53 c1       	rjmp	.+678    	; 0x1680 <applay+0x396>
    13da:	1f 3f       	cpi	r17, 0xFF	; 255
    13dc:	09 f0       	breq	.+2      	; 0x13e0 <applay+0xf6>
    13de:	c2 c1       	rjmp	.+900    	; 0x1764 <applay+0x47a>
    13e0:	a3 c1       	rjmp	.+838    	; 0x1728 <applay+0x43e>
	   {

	    case TEMP:
	       //rprintf("inside temp");
		   temper=ds1624_readtemp();
    13e2:	0e 94 ab 05 	call	0xb56	; 0xb56 <ds1624_readtemp>
		   packet.payload[payloadptr]=temper>>8;
    13e6:	e9 2d       	mov	r30, r9
    13e8:	ff 27       	eor	r31, r31
    13ea:	ed 5b       	subi	r30, 0xBD	; 189
    13ec:	fe 4f       	sbci	r31, 0xFE	; 254
    13ee:	29 2f       	mov	r18, r25
    13f0:	33 27       	eor	r19, r19
    13f2:	26 83       	std	Z+6, r18	; 0x06
		   packet.payload[payloadptr+1]=temper&0xFF;
    13f4:	87 83       	std	Z+7, r24	; 0x07
     	   payloadptr=payloadptr+2;
    13f6:	f2 e0       	ldi	r31, 0x02	; 2
    13f8:	30 c0       	rjmp	.+96     	; 0x145a <applay+0x170>
		    /*rprintf("Temp is: ");
            rprintfNum(10, 4, FALSE , ' ', temper>>8);
            rprintf(".");
            rprintfNum(10, 4, FALSE, '0', (10000*((u32)(temper&0x00FF)))/256 );*/
		   break;

        case LIGHT:
		   // rprintf("inside light");
		   j=a2dConvert8bit(A2DLIGHT);
    13fa:	80 e0       	ldi	r24, 0x00	; 0
    13fc:	0e 94 3a 04 	call	0x874	; 0x874 <a2dConvert8bit>
	       j=(255-j)*100/255;
		   packet.payload[payloadptr]=j;
    1400:	e9 2d       	mov	r30, r9
    1402:	ff 27       	eor	r31, r31
    1404:	ed 5b       	subi	r30, 0xBD	; 189
    1406:	fe 4f       	sbci	r31, 0xFE	; 254
    1408:	2f ef       	ldi	r18, 0xFF	; 255
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	28 1b       	sub	r18, r24
    140e:	31 09       	sbc	r19, r1
    1410:	84 e6       	ldi	r24, 0x64	; 100
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	ac 01       	movw	r20, r24
    1416:	24 9f       	mul	r18, r20
    1418:	c0 01       	movw	r24, r0
    141a:	25 9f       	mul	r18, r21
    141c:	90 0d       	add	r25, r0
    141e:	34 9f       	mul	r19, r20
    1420:	90 0d       	add	r25, r0
    1422:	11 24       	eor	r1, r1
    1424:	6f ef       	ldi	r22, 0xFF	; 255
    1426:	70 e0       	ldi	r23, 0x00	; 0
    1428:	0e 94 13 11 	call	0x2226	; 0x2226 <__divmodhi4>
    142c:	66 83       	std	Z+6, r22	; 0x06
		   payloadptr++;
    142e:	93 94       	inc	r9
    1430:	99 c1       	rjmp	.+818    	; 0x1764 <applay+0x47a>
           break;

		case DATE:   
                  
           packet.payload[payloadptr]  =DS1307_get(0x04);
    1432:	09 2d       	mov	r16, r9
    1434:	11 27       	eor	r17, r17
    1436:	84 e0       	ldi	r24, 0x04	; 4
    1438:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    143c:	0d 5b       	subi	r16, 0xBD	; 189
    143e:	1e 4f       	sbci	r17, 0xFE	; 254
    1440:	f8 01       	movw	r30, r16
    1442:	86 83       	std	Z+6, r24	; 0x06
		   packet.payload[payloadptr+1]=DS1307_get(0x05);
    1444:	85 e0       	ldi	r24, 0x05	; 5
    1446:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    144a:	f8 01       	movw	r30, r16
    144c:	87 83       	std	Z+7, r24	; 0x07
           packet.payload[payloadptr+2]=DS1307_get(0x06);
    144e:	86 e0       	ldi	r24, 0x06	; 6
    1450:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    1454:	f8 01       	movw	r30, r16
    1456:	80 87       	std	Z+8, r24	; 0x08
		  
     	   payloadptr=payloadptr+3;
    1458:	f3 e0       	ldi	r31, 0x03	; 3
    145a:	9f 0e       	add	r9, r31
    145c:	83 c1       	rjmp	.+774    	; 0x1764 <applay+0x47a>
		   break;

        case TIME:
	       rprintf("inside time"); 
    145e:	82 e0       	ldi	r24, 0x02	; 2
    1460:	91 e0       	ldi	r25, 0x01	; 1
    1462:	9f 93       	push	r25
    1464:	8f 93       	push	r24
    1466:	cf 92       	push	r12
    1468:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		   packet.payload[payloadptr]  =DS1307_get(0x01);
    146c:	e9 2c       	mov	r14, r9
    146e:	ff 24       	eor	r15, r15
    1470:	81 e0       	ldi	r24, 0x01	; 1
    1472:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    1476:	23 e4       	ldi	r18, 0x43	; 67
    1478:	31 e0       	ldi	r19, 0x01	; 1
    147a:	e2 0e       	add	r14, r18
    147c:	f3 1e       	adc	r15, r19
    147e:	f7 01       	movw	r30, r14
    1480:	86 83       	std	Z+6, r24	; 0x06
		   val= DS1307_get(0x02);
    1482:	82 e0       	ldi	r24, 0x02	; 2
    1484:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    1488:	18 2f       	mov	r17, r24
		   rprintf("%d",val);
    148a:	99 27       	eor	r25, r25
    148c:	9f 93       	push	r25
    148e:	8f 93       	push	r24
    1490:	8f ef       	ldi	r24, 0xFF	; 255
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	9f 93       	push	r25
    1496:	8f 93       	push	r24
    1498:	cf 92       	push	r12
    149a:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
           packet.payload[payloadptr+1]=val&0x1F;
    149e:	81 2f       	mov	r24, r17
    14a0:	8f 71       	andi	r24, 0x1F	; 31
    14a2:	f7 01       	movw	r30, r14
    14a4:	87 83       	std	Z+7, r24	; 0x07
		   packet.payload[payloadptr+2]=(val>>5)&1;//
    14a6:	12 95       	swap	r17
    14a8:	16 95       	lsr	r17
    14aa:	17 70       	andi	r17, 0x07	; 7
    14ac:	11 70       	andi	r17, 0x01	; 1
    14ae:	10 87       	std	Z+8, r17	; 0x08
     	   payloadptr=payloadptr+2;
    14b0:	f2 e0       	ldi	r31, 0x02	; 2
    14b2:	9f 0e       	add	r9, r31
		   break;
    14b4:	2d b7       	in	r18, 0x3d	; 61
    14b6:	3e b7       	in	r19, 0x3e	; 62
    14b8:	28 5f       	subi	r18, 0xF8	; 248
    14ba:	3f 4f       	sbci	r19, 0xFF	; 255
    14bc:	a9 c0       	rjmp	.+338    	; 0x1610 <applay+0x326>

		case ROOMLIST:
		  strcpy(&packet.payload[payloadptr],"ROOM1");
    14be:	89 2d       	mov	r24, r9
    14c0:	99 27       	eor	r25, r25
    14c2:	60 e6       	ldi	r22, 0x60	; 96
    14c4:	70 e0       	ldi	r23, 0x00	; 0
    14c6:	87 5b       	subi	r24, 0xB7	; 183
    14c8:	9e 4f       	sbci	r25, 0xFE	; 254
    14ca:	0e 94 f8 10 	call	0x21f0	; 0x21f0 <strcpy>
		  payloadptr=payloadptr+6;
    14ce:	36 e0       	ldi	r19, 0x06	; 6
    14d0:	93 0e       	add	r9, r19
          strcpy(&packet.payload[payloadptr],"ROOM2");
    14d2:	89 2d       	mov	r24, r9
    14d4:	99 27       	eor	r25, r25
    14d6:	66 e6       	ldi	r22, 0x66	; 102
    14d8:	70 e0       	ldi	r23, 0x00	; 0
    14da:	87 5b       	subi	r24, 0xB7	; 183
    14dc:	9e 4f       	sbci	r25, 0xFE	; 254
    14de:	0e 94 f8 10 	call	0x21f0	; 0x21f0 <strcpy>
          payloadptr=payloadptr+6;
    14e2:	46 e0       	ldi	r20, 0x06	; 6
    14e4:	94 0e       	add	r9, r20
          strcpy(&packet.payload[payloadptr],"ROOM3");
    14e6:	89 2d       	mov	r24, r9
    14e8:	99 27       	eor	r25, r25
    14ea:	6c e6       	ldi	r22, 0x6C	; 108
    14ec:	70 e0       	ldi	r23, 0x00	; 0
    14ee:	87 5b       	subi	r24, 0xB7	; 183
    14f0:	9e 4f       	sbci	r25, 0xFE	; 254
    14f2:	0e 94 f8 10 	call	0x21f0	; 0x21f0 <strcpy>
		  payloadptr=payloadptr+6;
    14f6:	56 e0       	ldi	r21, 0x06	; 6
    14f8:	95 0e       	add	r9, r21
    14fa:	34 c1       	rjmp	.+616    	; 0x1764 <applay+0x47a>
		  break;
		   
        case TIMECHG:
		 rprintf("INside TImechg");
    14fc:	80 ef       	ldi	r24, 0xF0	; 240
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	9f 93       	push	r25
    1502:	8f 93       	push	r24
    1504:	cf 92       	push	r12
    1506:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		 rprintf("%d",temp[i+1]);
    150a:	f5 01       	movw	r30, r10
    150c:	d1 80       	ldd	r13, Z+1	; 0x01
    150e:	8d 2d       	mov	r24, r13
    1510:	99 27       	eor	r25, r25
    1512:	9f 93       	push	r25
    1514:	8f 93       	push	r24
    1516:	8d ee       	ldi	r24, 0xED	; 237
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	9f 93       	push	r25
    151c:	8f 93       	push	r24
    151e:	cf 92       	push	r12
    1520:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		 rprintf("%d",temp[i+2]);
    1524:	f5 01       	movw	r30, r10
    1526:	e2 80       	ldd	r14, Z+2	; 0x02
    1528:	0e 2d       	mov	r16, r14
    152a:	11 27       	eor	r17, r17
    152c:	1f 93       	push	r17
    152e:	0f 93       	push	r16
    1530:	8a ee       	ldi	r24, 0xEA	; 234
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	9f 93       	push	r25
    1536:	8f 93       	push	r24
    1538:	cf 92       	push	r12
    153a:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		 rprintf("--%x--",(temp[i+2]&0x5F) + ( temp[i+3] << 5));
    153e:	f5 01       	movw	r30, r10
    1540:	f3 80       	ldd	r15, Z+3	; 0x03
    1542:	0f 75       	andi	r16, 0x5F	; 95
    1544:	10 70       	andi	r17, 0x00	; 0
    1546:	8f 2d       	mov	r24, r15
    1548:	99 27       	eor	r25, r25
    154a:	55 e0       	ldi	r21, 0x05	; 5
    154c:	88 0f       	add	r24, r24
    154e:	99 1f       	adc	r25, r25
    1550:	5a 95       	dec	r21
    1552:	e1 f7       	brne	.-8      	; 0x154c <applay+0x262>
    1554:	08 0f       	add	r16, r24
    1556:	19 1f       	adc	r17, r25
    1558:	1f 93       	push	r17
    155a:	0f 93       	push	r16
    155c:	83 ee       	ldi	r24, 0xE3	; 227
    155e:	90 e0       	ldi	r25, 0x00	; 0
    1560:	9f 93       	push	r25
    1562:	8f 93       	push	r24
    1564:	cf 92       	push	r12
    1566:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>

         DS1307_settime( 0x40 | (temp[i+2]&0x5F) + ( temp[i+3] << 5) ,temp[i+1],0);		// Set Time (hh:mm:ss) 
    156a:	ff e5       	ldi	r31, 0x5F	; 95
    156c:	ef 22       	and	r14, r31
    156e:	ff 0c       	add	r15, r15
    1570:	ff 0c       	add	r15, r15
    1572:	ff 0c       	add	r15, r15
    1574:	ff 0c       	add	r15, r15
    1576:	ff 0c       	add	r15, r15
    1578:	ef 0c       	add	r14, r15
    157a:	40 e0       	ldi	r20, 0x00	; 0
    157c:	6d 2d       	mov	r22, r13
    157e:	8e 2d       	mov	r24, r14
    1580:	80 64       	ori	r24, 0x40	; 64
    1582:	0e 94 f7 05 	call	0xbee	; 0xbee <DS1307_settime>
         i=i+3;
    1586:	23 e0       	ldi	r18, 0x03	; 3
    1588:	82 0e       	add	r8, r18
		  //call the function set time and set date  in DS1307
		  break;
    158a:	4d b7       	in	r20, 0x3d	; 61
    158c:	5e b7       	in	r21, 0x3e	; 62
    158e:	4e 5e       	subi	r20, 0xEE	; 238
    1590:	5f 4f       	sbci	r21, 0xFF	; 255
    1592:	0f b6       	in	r0, 0x3f	; 63
    1594:	f8 94       	cli
    1596:	5e bf       	out	0x3e, r21	; 62
    1598:	0f be       	out	0x3f, r0	; 63
    159a:	4d bf       	out	0x3d, r20	; 61
    159c:	e3 c0       	rjmp	.+454    	; 0x1764 <applay+0x47a>

         case DATECHG:
		 rprintf("INside Datechg");
    159e:	84 ed       	ldi	r24, 0xD4	; 212
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	9f 93       	push	r25
    15a4:	8f 93       	push	r24
    15a6:	cf 92       	push	r12
    15a8:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		 rprintf("%d",temp[i+1]);
    15ac:	f5 01       	movw	r30, r10
    15ae:	f1 80       	ldd	r15, Z+1	; 0x01
    15b0:	8f 2d       	mov	r24, r15
    15b2:	99 27       	eor	r25, r25
    15b4:	9f 93       	push	r25
    15b6:	8f 93       	push	r24
    15b8:	81 ed       	ldi	r24, 0xD1	; 209
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	9f 93       	push	r25
    15be:	8f 93       	push	r24
    15c0:	cf 92       	push	r12
    15c2:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		 rprintf("%d",temp[i+2]);
    15c6:	f5 01       	movw	r30, r10
    15c8:	02 81       	ldd	r16, Z+2	; 0x02
    15ca:	80 2f       	mov	r24, r16
    15cc:	99 27       	eor	r25, r25
    15ce:	9f 93       	push	r25
    15d0:	8f 93       	push	r24
    15d2:	8e ec       	ldi	r24, 0xCE	; 206
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	9f 93       	push	r25
    15d8:	8f 93       	push	r24
    15da:	cf 92       	push	r12
    15dc:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		 rprintf("%d",temp[i+3]);
    15e0:	f5 01       	movw	r30, r10
    15e2:	13 81       	ldd	r17, Z+3	; 0x03
    15e4:	81 2f       	mov	r24, r17
    15e6:	99 27       	eor	r25, r25
    15e8:	9f 93       	push	r25
    15ea:	8f 93       	push	r24
    15ec:	8b ec       	ldi	r24, 0xCB	; 203
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	9f 93       	push	r25
    15f2:	8f 93       	push	r24
    15f4:	cf 92       	push	r12
    15f6:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
         DS1307_setdate(temp[i+1],temp[i+2],temp[i+3]);
    15fa:	41 2f       	mov	r20, r17
    15fc:	60 2f       	mov	r22, r16
    15fe:	8f 2d       	mov	r24, r15
    1600:	0e 94 15 06 	call	0xc2a	; 0xc2a <DS1307_setdate>
		 i=i+3;
    1604:	f3 e0       	ldi	r31, 0x03	; 3
    1606:	8f 0e       	add	r8, r31
		 break;
    1608:	2d b7       	in	r18, 0x3d	; 61
    160a:	3e b7       	in	r19, 0x3e	; 62
    160c:	2e 5e       	subi	r18, 0xEE	; 238
    160e:	3f 4f       	sbci	r19, 0xFF	; 255
    1610:	0f b6       	in	r0, 0x3f	; 63
    1612:	f8 94       	cli
    1614:	3e bf       	out	0x3e, r19	; 62
    1616:	0f be       	out	0x3f, r0	; 63
    1618:	2d bf       	out	0x3d, r18	; 61
    161a:	a4 c0       	rjmp	.+328    	; 0x1764 <applay+0x47a>
       //list of switches in any room
      
      case SWTCH:
	     rprintf("INside Switch");
    161c:	8d eb       	ldi	r24, 0xBD	; 189
    161e:	90 e0       	ldi	r25, 0x00	; 0
    1620:	9f 93       	push	r25
    1622:	8f 93       	push	r24
    1624:	cf 92       	push	r12
    1626:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    162a:	0f 90       	pop	r0
    162c:	0f 90       	pop	r0
    162e:	0f 90       	pop	r0
    1630:	80 91 42 01 	lds	r24, 0x0142
    1634:	88 23       	and	r24, r24
    1636:	e1 f3       	breq	.-8      	; 0x1630 <applay+0x346>
    1638:	85 e5       	ldi	r24, 0x55	; 85
    163a:	8c b9       	out	0x0c, r24	; 12
    163c:	10 92 42 01 	sts	0x0142, r1
    1640:	80 91 42 01 	lds	r24, 0x0142
    1644:	88 23       	and	r24, r24
    1646:	e1 f3       	breq	.-8      	; 0x1640 <applay+0x356>
    1648:	8a ea       	ldi	r24, 0xAA	; 170
    164a:	8c b9       	out	0x0c, r24	; 12
    164c:	10 92 42 01 	sts	0x0142, r1
     //   while(1)
//		 {
       	/*for(i=0;i<5;i++)
		  sbyte1=(sbyte1<<1) + ((temp[i*7 + 6]==0xff)?1:0);
       	for(i=5;i<10;i++)
		  sbyte2=(sbyte2<<1) + ((temp[i*7 + 6]==0xff)?1:0);*/
	    

        
		uartSendByte(0x55);
       	uartSendByte(0xaa);

	/*	ctmin=DS1307_get(0x01);
		ctmin=temp[i+2]-ctmin;
        for(ct=0;ct<ctmin;ct++)
		{
         for(ct1=0;ct1<300;ct1++)
		   _delay_ms(200);
		}
*/
        uartSendByte(temp[i+1]);
    1650:	fe 01       	movw	r30, r28
    1652:	ee 0d       	add	r30, r14
    1654:	ff 1d       	adc	r31, r15
    1656:	92 81       	ldd	r25, Z+2	; 0x02
    1658:	80 91 42 01 	lds	r24, 0x0142
    165c:	88 23       	and	r24, r24
    165e:	e1 f3       	breq	.-8      	; 0x1658 <applay+0x36e>
    1660:	9c b9       	out	0x0c, r25	; 12
    1662:	10 92 42 01 	sts	0x0142, r1
        uartSendByte(temp[i+2]);
    1666:	ec 0e       	add	r14, r28
    1668:	fd 1e       	adc	r15, r29
    166a:	f7 01       	movw	r30, r14
    166c:	93 81       	ldd	r25, Z+3	; 0x03
    166e:	80 91 42 01 	lds	r24, 0x0142
    1672:	88 23       	and	r24, r24
    1674:	e1 f3       	breq	.-8      	; 0x166e <applay+0x384>
    1676:	9c b9       	out	0x0c, r25	; 12
    1678:	10 92 42 01 	sts	0x0142, r1
		  	//uartSendByte(0x55);

		 /*
          for(i=0;i<5;i++)
 		  _delay_ms(100);
		  uartSendByte(0x55);
		  for(i=0;i<5;i++)
 		  _delay_ms(100);
		  uartSendByte(0xaa);*/

		   i=i+2;
    167c:	f2 e0       	ldi	r31, 0x02	; 2
    167e:	71 c0       	rjmp	.+226    	; 0x1762 <applay+0x478>
		  //i=i+3;
		  //break;
//		  }
 		
        break;//break for case SWITCHLIST
       case SCHEDULE:
	     rprintf("Inside Schedule");
    1680:	8d ea       	ldi	r24, 0xAD	; 173
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	9f 93       	push	r25
    1686:	8f 93       	push	r24
    1688:	cf 92       	push	r12
    168a:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
        nh=( (temp[i+1] & 0xf0) >> 4 );
    168e:	f5 01       	movw	r30, r10
    1690:	81 81       	ldd	r24, Z+1	; 0x01
    1692:	99 27       	eor	r25, r25
    1694:	9c 01       	movw	r18, r24
    1696:	44 e0       	ldi	r20, 0x04	; 4
    1698:	36 95       	lsr	r19
    169a:	27 95       	ror	r18
    169c:	4a 95       	dec	r20
    169e:	e1 f7       	brne	.-8      	; 0x1698 <applay+0x3ae>
    16a0:	20 93 5a 02 	sts	0x025A, r18
        nm=( (temp[i+1] & 0x0f) << 2 ) | ((temp[i+2] & 0xc0) >> 6);
    16a4:	22 81       	ldd	r18, Z+2	; 0x02
    16a6:	33 27       	eor	r19, r19
    16a8:	8f 70       	andi	r24, 0x0F	; 15
    16aa:	90 70       	andi	r25, 0x00	; 0
    16ac:	88 0f       	add	r24, r24
    16ae:	99 1f       	adc	r25, r25
    16b0:	88 0f       	add	r24, r24
    16b2:	99 1f       	adc	r25, r25
    16b4:	a9 01       	movw	r20, r18
    16b6:	16 e0       	ldi	r17, 0x06	; 6
    16b8:	56 95       	lsr	r21
    16ba:	47 95       	ror	r20
    16bc:	1a 95       	dec	r17
    16be:	e1 f7       	brne	.-8      	; 0x16b8 <applay+0x3ce>
    16c0:	84 2b       	or	r24, r20
    16c2:	80 93 d6 01 	sts	0x01D6, r24
		nap11= (temp[i+2] & 0x20)?1:0;
    16c6:	b5 e0       	ldi	r27, 0x05	; 5
    16c8:	36 95       	lsr	r19
    16ca:	27 95       	ror	r18
    16cc:	ba 95       	dec	r27
    16ce:	e1 f7       	brne	.-8      	; 0x16c8 <applay+0x3de>
    16d0:	21 70       	andi	r18, 0x01	; 1
    16d2:	20 93 57 02 	sts	0x0257, r18

  
        fh=( (temp[i+3] & 0xf0) >> 4 );
    16d6:	83 81       	ldd	r24, Z+3	; 0x03
    16d8:	99 27       	eor	r25, r25
    16da:	9c 01       	movw	r18, r24
    16dc:	a4 e0       	ldi	r26, 0x04	; 4
    16de:	36 95       	lsr	r19
    16e0:	27 95       	ror	r18
    16e2:	aa 95       	dec	r26
    16e4:	e1 f7       	brne	.-8      	; 0x16de <applay+0x3f4>
    16e6:	20 93 41 01 	sts	0x0141, r18
        fm=( (temp[i+3] & 0x0f) << 2 ) | ((temp[i+4] & 0xc0) >> 6);
    16ea:	24 81       	ldd	r18, Z+4	; 0x04
    16ec:	33 27       	eor	r19, r19
    16ee:	8f 70       	andi	r24, 0x0F	; 15
    16f0:	90 70       	andi	r25, 0x00	; 0
    16f2:	88 0f       	add	r24, r24
    16f4:	99 1f       	adc	r25, r25
    16f6:	88 0f       	add	r24, r24
    16f8:	99 1f       	adc	r25, r25
    16fa:	a9 01       	movw	r20, r18
    16fc:	e6 e0       	ldi	r30, 0x06	; 6
    16fe:	56 95       	lsr	r21
    1700:	47 95       	ror	r20
    1702:	ea 95       	dec	r30
    1704:	e1 f7       	brne	.-8      	; 0x16fe <applay+0x414>
    1706:	84 2b       	or	r24, r20
    1708:	80 93 c9 01 	sts	0x01C9, r24
		fap11= (temp[i+4] & 0x20)?1:0;
    170c:	75 e0       	ldi	r23, 0x05	; 5
    170e:	36 95       	lsr	r19
    1710:	27 95       	ror	r18
    1712:	7a 95       	dec	r23
    1714:	e1 f7       	brne	.-8      	; 0x170e <applay+0x424>
    1716:	21 70       	andi	r18, 0x01	; 1
    1718:	20 93 58 02 	sts	0x0258, r18

		

    //  nh=9; nm=21;
	//  fh=9; fm=22;


        i=i+4;
    171c:	f4 e0       	ldi	r31, 0x04	; 4
    171e:	8f 0e       	add	r8, r31

        break;
    1720:	0f 90       	pop	r0
    1722:	0f 90       	pop	r0
    1724:	0f 90       	pop	r0
    1726:	1e c0       	rjmp	.+60     	; 0x1764 <applay+0x47a>
    1728:	8e 01       	movw	r16, r28
    172a:	0e 5f       	subi	r16, 0xFE	; 254
    172c:	1f 4f       	sbci	r17, 0xFF	; 255

		case PRINT1:
		  for(k=1;k<99;k++)
		    rprintf("%d",temp[k]);
    172e:	f8 01       	movw	r30, r16
    1730:	81 91       	ld	r24, Z+
    1732:	8f 01       	movw	r16, r30
    1734:	99 27       	eor	r25, r25
    1736:	9f 93       	push	r25
    1738:	8f 93       	push	r24
    173a:	8a ea       	ldi	r24, 0xAA	; 170
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	9f 93       	push	r25
    1740:	8f 93       	push	r24
    1742:	81 e0       	ldi	r24, 0x01	; 1
    1744:	8f 93       	push	r24
    1746:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    174a:	0f 90       	pop	r0
    174c:	0f 90       	pop	r0
    174e:	0f 90       	pop	r0
    1750:	0f 90       	pop	r0
    1752:	0f 90       	pop	r0
    1754:	ce 01       	movw	r24, r28
    1756:	8c 59       	subi	r24, 0x9C	; 156
    1758:	9f 4f       	sbci	r25, 0xFF	; 255
    175a:	08 17       	cp	r16, r24
    175c:	19 07       	cpc	r17, r25
    175e:	39 f7       	brne	.-50     	; 0x172e <applay+0x444>
			 i=i+100;
    1760:	f4 e6       	ldi	r31, 0x64	; 100
    1762:	8f 0e       	add	r8, r31
    1764:	83 94       	inc	r8
    1766:	80 91 48 01 	lds	r24, 0x0148
    176a:	88 16       	cp	r8, r24
    176c:	08 f4       	brcc	.+2      	; 0x1770 <applay+0x486>
    176e:	f9 cd       	rjmp	.-1038   	; 0x1362 <applay+0x78>
	  }
	  
  }
   packet.nod=payloadptr+1;
    1770:	93 94       	inc	r9
    1772:	90 92 48 01 	sts	0x0148, r9
    1776:	c0 58       	subi	r28, 0x80	; 128
    1778:	df 4f       	sbci	r29, 0xFF	; 255
    177a:	0f b6       	in	r0, 0x3f	; 63
    177c:	f8 94       	cli
    177e:	de bf       	out	0x3e, r29	; 62
    1780:	0f be       	out	0x3f, r0	; 63
    1782:	cd bf       	out	0x3d, r28	; 61
    1784:	df 91       	pop	r29
    1786:	cf 91       	pop	r28
    1788:	1f 91       	pop	r17
    178a:	0f 91       	pop	r16
    178c:	ff 90       	pop	r15
    178e:	ef 90       	pop	r14
    1790:	df 90       	pop	r13
    1792:	cf 90       	pop	r12
    1794:	bf 90       	pop	r11
    1796:	af 90       	pop	r10
    1798:	9f 90       	pop	r9
    179a:	8f 90       	pop	r8
    179c:	08 95       	ret

0000179e <nwkpacketsend>:

#include "nwkpacketsend.h"

u08 nwkpacketsend(u08 direction,u16 srcaddr,u16 dstaddr, u08 nod, u16 macdst)
{
    179e:	0f 93       	push	r16
    17a0:	1f 93       	push	r17
u08 i_s,success=1;
packet.direction = direction;
    17a2:	80 93 43 01 	sts	0x0143, r24
packet.srcaddr= srcaddr;
    17a6:	70 93 45 01 	sts	0x0145, r23
    17aa:	60 93 44 01 	sts	0x0144, r22
packet.dstaddr= dstaddr;
    17ae:	50 93 47 01 	sts	0x0147, r21
    17b2:	40 93 46 01 	sts	0x0146, r20
packet.nod=nod;
    17b6:	20 93 48 01 	sts	0x0148, r18

rfTxInfo.length  = 6+(packet.nod);
    17ba:	2a 5f       	subi	r18, 0xFA	; 250
    17bc:	20 93 5f 02 	sts	0x025F, r18
    17c0:	26 50       	subi	r18, 0x06	; 6
rfTxInfo.destAddr = macdst;
    17c2:	10 93 5e 02 	sts	0x025E, r17
    17c6:	00 93 5d 02 	sts	0x025D, r16

pTxBuffer[0]=packet.direction;
    17ca:	80 93 6d 02 	sts	0x026D, r24
pTxBuffer[1]=packet.srcaddr&0xFF;
    17ce:	60 93 6e 02 	sts	0x026E, r22
pTxBuffer[2]=packet.srcaddr>>8;
    17d2:	67 2f       	mov	r22, r23
    17d4:	77 27       	eor	r23, r23
    17d6:	60 93 6f 02 	sts	0x026F, r22
pTxBuffer[3]=packet.dstaddr&0xFF;
    17da:	40 93 70 02 	sts	0x0270, r20
pTxBuffer[4]=packet.dstaddr>>8;
    17de:	85 2f       	mov	r24, r21
    17e0:	99 27       	eor	r25, r25
    17e2:	80 93 71 02 	sts	0x0271, r24
pTxBuffer[5]=packet.nod;
    17e6:	20 93 72 02 	sts	0x0272, r18
rprintf("send%d",packet.dstaddr);
    17ea:	5f 93       	push	r21
    17ec:	4f 93       	push	r20
    17ee:	81 e3       	ldi	r24, 0x31	; 49
    17f0:	91 e0       	ldi	r25, 0x01	; 1
    17f2:	9f 93       	push	r25
    17f4:	8f 93       	push	r24
    17f6:	81 e0       	ldi	r24, 0x01	; 1
    17f8:	8f 93       	push	r24
    17fa:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
for(i_s=6;i_s<packet.nod+6;i_s++) 
    17fe:	80 91 48 01 	lds	r24, 0x0148
    1802:	28 2f       	mov	r18, r24
    1804:	33 27       	eor	r19, r19
    1806:	2a 5f       	subi	r18, 0xFA	; 250
    1808:	3f 4f       	sbci	r19, 0xFF	; 255
    180a:	96 e0       	ldi	r25, 0x06	; 6
    180c:	0f 90       	pop	r0
    180e:	0f 90       	pop	r0
    1810:	0f 90       	pop	r0
    1812:	0f 90       	pop	r0
    1814:	0f 90       	pop	r0
    1816:	08 c0       	rjmp	.+16     	; 0x1828 <nwkpacketsend+0x8a>
 pTxBuffer[i_s]=packet.payload[i_s-6];
    1818:	fd 01       	movw	r30, r26
    181a:	ed 5b       	subi	r30, 0xBD	; 189
    181c:	fe 4f       	sbci	r31, 0xFE	; 254
    181e:	80 81       	ld	r24, Z
    1820:	a3 59       	subi	r26, 0x93	; 147
    1822:	bd 4f       	sbci	r27, 0xFD	; 253
    1824:	8c 93       	st	X, r24
    1826:	9f 5f       	subi	r25, 0xFF	; 255
    1828:	a9 2f       	mov	r26, r25
    182a:	bb 27       	eor	r27, r27
    182c:	a2 17       	cp	r26, r18
    182e:	b3 07       	cpc	r27, r19
    1830:	9c f3       	brlt	.-26     	; 0x1818 <nwkpacketsend+0x7a>
    1832:	10 e0       	ldi	r17, 0x00	; 0
    1834:	09 c0       	rjmp	.+18     	; 0x1848 <nwkpacketsend+0xaa>

i_s=0;
 while(!cc2420SendPck(&rfTxInfo))
 {
  i_s++;
    1836:	1f 5f       	subi	r17, 0xFF	; 255
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1838:	84 ed       	ldi	r24, 0xD4	; 212
    183a:	90 e3       	ldi	r25, 0x30	; 48
    183c:	01 97       	sbiw	r24, 0x01	; 1
    183e:	f1 f7       	brne	.-4      	; 0x183c <nwkpacketsend+0x9e>
  _delay_ms(50);
  if(i_s>5)
    1840:	16 30       	cpi	r17, 0x06	; 6
    1842:	11 f4       	brne	.+4      	; 0x1848 <nwkpacketsend+0xaa>
    1844:	80 e0       	ldi	r24, 0x00	; 0
    1846:	07 c0       	rjmp	.+14     	; 0x1856 <nwkpacketsend+0xb8>
    1848:	8b e5       	ldi	r24, 0x5B	; 91
    184a:	92 e0       	ldi	r25, 0x02	; 2
    184c:	0e 94 50 07 	call	0xea0	; 0xea0 <cc2420SendPck>
    1850:	88 23       	and	r24, r24
    1852:	89 f3       	breq	.-30     	; 0x1836 <nwkpacketsend+0x98>
    1854:	81 e0       	ldi	r24, 0x01	; 1
   {
    success=0; 
    break;
   }
 }
return success;
}
    1856:	99 27       	eor	r25, r25
    1858:	1f 91       	pop	r17
    185a:	0f 91       	pop	r16
    185c:	08 95       	ret

0000185e <nwkpacketrec>:
    185e:	ff 92       	push	r15
    1860:	0f 93       	push	r16
    1862:	1f 93       	push	r17
    1864:	e0 91 c0 01 	lds	r30, 0x01C0
    1868:	f0 91 c1 01 	lds	r31, 0x01C1
    186c:	06 80       	ldd	r0, Z+6	; 0x06
    186e:	f7 81       	ldd	r31, Z+7	; 0x07
    1870:	e0 2d       	mov	r30, r0
    1872:	80 81       	ld	r24, Z
    1874:	80 93 43 01 	sts	0x0143, r24
    1878:	e0 91 c0 01 	lds	r30, 0x01C0
    187c:	f0 91 c1 01 	lds	r31, 0x01C1
    1880:	06 80       	ldd	r0, Z+6	; 0x06
    1882:	f7 81       	ldd	r31, Z+7	; 0x07
    1884:	e0 2d       	mov	r30, r0
    1886:	21 81       	ldd	r18, Z+1	; 0x01
    1888:	33 27       	eor	r19, r19
    188a:	30 93 45 01 	sts	0x0145, r19
    188e:	20 93 44 01 	sts	0x0144, r18
    1892:	e0 91 c0 01 	lds	r30, 0x01C0
    1896:	f0 91 c1 01 	lds	r31, 0x01C1
    189a:	06 80       	ldd	r0, Z+6	; 0x06
    189c:	f7 81       	ldd	r31, Z+7	; 0x07
    189e:	e0 2d       	mov	r30, r0
    18a0:	82 81       	ldd	r24, Z+2	; 0x02
    18a2:	99 27       	eor	r25, r25
    18a4:	98 2f       	mov	r25, r24
    18a6:	88 27       	eor	r24, r24
    18a8:	28 2b       	or	r18, r24
    18aa:	39 2b       	or	r19, r25
    18ac:	30 93 45 01 	sts	0x0145, r19
    18b0:	20 93 44 01 	sts	0x0144, r18
    18b4:	e0 91 c0 01 	lds	r30, 0x01C0
    18b8:	f0 91 c1 01 	lds	r31, 0x01C1
    18bc:	06 80       	ldd	r0, Z+6	; 0x06
    18be:	f7 81       	ldd	r31, Z+7	; 0x07
    18c0:	e0 2d       	mov	r30, r0
    18c2:	23 81       	ldd	r18, Z+3	; 0x03
    18c4:	33 27       	eor	r19, r19
    18c6:	30 93 47 01 	sts	0x0147, r19
    18ca:	20 93 46 01 	sts	0x0146, r18
    18ce:	e0 91 c0 01 	lds	r30, 0x01C0
    18d2:	f0 91 c1 01 	lds	r31, 0x01C1
    18d6:	06 80       	ldd	r0, Z+6	; 0x06
    18d8:	f7 81       	ldd	r31, Z+7	; 0x07
    18da:	e0 2d       	mov	r30, r0
    18dc:	84 81       	ldd	r24, Z+4	; 0x04
    18de:	99 27       	eor	r25, r25
    18e0:	98 2f       	mov	r25, r24
    18e2:	88 27       	eor	r24, r24
    18e4:	28 2b       	or	r18, r24
    18e6:	39 2b       	or	r19, r25
    18e8:	30 93 47 01 	sts	0x0147, r19
    18ec:	20 93 46 01 	sts	0x0146, r18
    18f0:	e0 91 c0 01 	lds	r30, 0x01C0
    18f4:	f0 91 c1 01 	lds	r31, 0x01C1
    18f8:	06 80       	ldd	r0, Z+6	; 0x06
    18fa:	f7 81       	ldd	r31, Z+7	; 0x07
    18fc:	e0 2d       	mov	r30, r0
    18fe:	85 81       	ldd	r24, Z+5	; 0x05
    1900:	80 93 48 01 	sts	0x0148, r24
    1904:	96 e0       	ldi	r25, 0x06	; 6
    1906:	10 c0       	rjmp	.+32     	; 0x1928 <nwkpacketrec+0xca>
    1908:	e0 91 c0 01 	lds	r30, 0x01C0
    190c:	f0 91 c1 01 	lds	r31, 0x01C1
    1910:	a9 2f       	mov	r26, r25
    1912:	bb 27       	eor	r27, r27
    1914:	06 80       	ldd	r0, Z+6	; 0x06
    1916:	f7 81       	ldd	r31, Z+7	; 0x07
    1918:	e0 2d       	mov	r30, r0
    191a:	ea 0f       	add	r30, r26
    191c:	fb 1f       	adc	r31, r27
    191e:	80 81       	ld	r24, Z
    1920:	ad 5b       	subi	r26, 0xBD	; 189
    1922:	be 4f       	sbci	r27, 0xFE	; 254
    1924:	8c 93       	st	X, r24
    1926:	9f 5f       	subi	r25, 0xFF	; 255
    1928:	e0 91 c0 01 	lds	r30, 0x01C0
    192c:	f0 91 c1 01 	lds	r31, 0x01C1
    1930:	85 81       	ldd	r24, Z+5	; 0x05
    1932:	98 17       	cp	r25, r24
    1934:	48 f3       	brcs	.-46     	; 0x1908 <nwkpacketrec+0xaa>
    1936:	80 91 46 01 	lds	r24, 0x0146
    193a:	90 91 47 01 	lds	r25, 0x0147
    193e:	9f 93       	push	r25
    1940:	8f 93       	push	r24
    1942:	83 e2       	ldi	r24, 0x23	; 35
    1944:	91 e0       	ldi	r25, 0x01	; 1
    1946:	9f 93       	push	r25
    1948:	8f 93       	push	r24
    194a:	a1 e0       	ldi	r26, 0x01	; 1
    194c:	fa 2e       	mov	r15, r26
    194e:	ff 92       	push	r15
    1950:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    1954:	40 91 46 01 	lds	r20, 0x0146
    1958:	50 91 47 01 	lds	r21, 0x0147
    195c:	0f 90       	pop	r0
    195e:	0f 90       	pop	r0
    1960:	0f 90       	pop	r0
    1962:	0f 90       	pop	r0
    1964:	0f 90       	pop	r0
    1966:	82 e1       	ldi	r24, 0x12	; 18
    1968:	45 34       	cpi	r20, 0x45	; 69
    196a:	58 07       	cpc	r21, r24
    196c:	a1 f4       	brne	.+40     	; 0x1996 <nwkpacketrec+0x138>
    196e:	0e 94 75 09 	call	0x12ea	; 0x12ea <applay>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1972:	88 ea       	ldi	r24, 0xA8	; 168
    1974:	91 e6       	ldi	r25, 0x61	; 97
    1976:	01 97       	sbiw	r24, 0x01	; 1
    1978:	f1 f7       	brne	.-4      	; 0x1976 <nwkpacketrec+0x118>
    197a:	40 91 44 01 	lds	r20, 0x0144
    197e:	50 91 45 01 	lds	r21, 0x0145
    1982:	02 e3       	ldi	r16, 0x32	; 50
    1984:	12 e1       	ldi	r17, 0x12	; 18
    1986:	20 91 48 01 	lds	r18, 0x0148
    198a:	65 e4       	ldi	r22, 0x45	; 69
    198c:	72 e1       	ldi	r23, 0x12	; 18
    198e:	82 e0       	ldi	r24, 0x02	; 2
    1990:	0e 94 cf 0b 	call	0x179e	; 0x179e <nwkpacketsend>
    1994:	2c c0       	rjmp	.+88     	; 0x19ee <nwkpacketrec+0x190>
    1996:	60 91 44 01 	lds	r22, 0x0144
    199a:	70 91 45 01 	lds	r23, 0x0145
    199e:	8a 01       	movw	r16, r20
    19a0:	20 91 48 01 	lds	r18, 0x0148
    19a4:	80 91 43 01 	lds	r24, 0x0143
    19a8:	0e 94 cf 0b 	call	0x179e	; 0x179e <nwkpacketsend>
    19ac:	88 23       	and	r24, r24
    19ae:	19 f0       	breq	.+6      	; 0x19b6 <nwkpacketrec+0x158>
    19b0:	8b e1       	ldi	r24, 0x1B	; 27
    19b2:	91 e0       	ldi	r25, 0x01	; 1
    19b4:	14 c0       	rjmp	.+40     	; 0x19de <nwkpacketrec+0x180>
    19b6:	8e e4       	ldi	r24, 0x4E	; 78
    19b8:	80 93 49 01 	sts	0x0149, r24
    19bc:	81 e4       	ldi	r24, 0x41	; 65
    19be:	80 93 4a 01 	sts	0x014A, r24
    19c2:	40 91 44 01 	lds	r20, 0x0144
    19c6:	50 91 45 01 	lds	r21, 0x0145
    19ca:	8a 01       	movw	r16, r20
    19cc:	20 91 48 01 	lds	r18, 0x0148
    19d0:	65 e4       	ldi	r22, 0x45	; 69
    19d2:	72 e1       	ldi	r23, 0x12	; 18
    19d4:	8f ef       	ldi	r24, 0xFF	; 255
    19d6:	0e 94 cf 0b 	call	0x179e	; 0x179e <nwkpacketsend>
    19da:	83 e1       	ldi	r24, 0x13	; 19
    19dc:	91 e0       	ldi	r25, 0x01	; 1
    19de:	9f 93       	push	r25
    19e0:	8f 93       	push	r24
    19e2:	ff 92       	push	r15
    19e4:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    19e8:	0f 90       	pop	r0
    19ea:	0f 90       	pop	r0
    19ec:	0f 90       	pop	r0
    19ee:	1f 91       	pop	r17
    19f0:	0f 91       	pop	r16
    19f2:	ff 90       	pop	r15
    19f4:	08 95       	ret

000019f6 <cc2420Init>:

#include "cc2420init.h"

void cc2420Init(BASIC_RF_RX_INFO *pRRI,u08 channel, u16 panId, u16 nodeId)
	{
    19f6:	ff 92       	push	r15
    19f8:	0f 93       	push	r16
    19fa:	1f 93       	push	r17
    19fc:	cf 93       	push	r28
    19fe:	df 93       	push	r29
    1a00:	cd b7       	in	r28, 0x3d	; 61
    1a02:	de b7       	in	r29, 0x3e	; 62
    1a04:	24 97       	sbiw	r28, 0x04	; 4
    1a06:	0f b6       	in	r0, 0x3f	; 63
    1a08:	f8 94       	cli
    1a0a:	de bf       	out	0x3e, r29	; 62
    1a0c:	0f be       	out	0x3f, r0	; 63
    1a0e:	cd bf       	out	0x3d, r28	; 61
    1a10:	8c 01       	movw	r16, r24
    1a12:	f6 2e       	mov	r15, r22
    1a14:	5a 83       	std	Y+2, r21	; 0x02
    1a16:	49 83       	std	Y+1, r20	; 0x01
    1a18:	3c 83       	std	Y+4, r19	; 0x04
    1a1a:	2b 83       	std	Y+3, r18	; 0x03
	    FIFOP_INT_INIT();
    1a1c:	85 b7       	in	r24, 0x35	; 53
    1a1e:	8c 60       	ori	r24, 0x0C	; 12
    1a20:	85 bf       	out	0x35, r24	; 53
    1a22:	8a b7       	in	r24, 0x3a	; 58
    1a24:	80 68       	ori	r24, 0x80	; 128
    1a26:	8a bf       	out	0x3a, r24	; 58
        ENABLE_FIFOP_INT();
    1a28:	8b b7       	in	r24, 0x3b	; 59
    1a2a:	80 68       	ori	r24, 0x80	; 128
    1a2c:	8b bf       	out	0x3b, r24	; 59

		DISABLE_GLOBAL_INT();
    1a2e:	f8 94       	cli
		spiInit();
    1a30:	0e 94 de 03 	call	0x7bc	; 0x7bc <spiInit>
		sbi(DDRB,CC2420_PIN_CS);
    1a34:	bc 9a       	sbi	0x17, 4	; 23
		sbi(PORTB,CC2420_PIN_CS);
    1a36:	c4 9a       	sbi	0x18, 4	; 24

		cbi(CC2420_CTRL_DDR,CC2420_PIN_FIFO);
    1a38:	8c 98       	cbi	0x11, 4	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_FIFOP);
    1a3a:	8b 98       	cbi	0x11, 3	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_CCA);
    1a3c:	8d 98       	cbi	0x11, 5	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_SFD);
    1a3e:	8e 98       	cbi	0x11, 6	; 17
		sbi(CC2420_CTRL_PORT,CC2420_PIN_FIFO);
    1a40:	94 9a       	sbi	0x12, 4	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_FIFOP);
    1a42:	93 9a       	sbi	0x12, 3	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_CCA);
    1a44:	95 9a       	sbi	0x12, 5	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_SFD);
    1a46:	96 9a       	sbi	0x12, 6	; 18

		// soft-reset chip
		cc2420WriteReg(CC2420_MAIN,0x0000);
    1a48:	60 e0       	ldi	r22, 0x00	; 0
    1a4a:	70 e0       	ldi	r23, 0x00	; 0
    1a4c:	80 e1       	ldi	r24, 0x10	; 16
    1a4e:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>
		cc2420WriteReg(CC2420_MAIN,0xF800);
    1a52:	60 e0       	ldi	r22, 0x00	; 0
    1a54:	78 ef       	ldi	r23, 0xF8	; 248
    1a56:	80 e1       	ldi	r24, 0x10	; 16
    1a58:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>
		// turn on oscillator
		cc2420Command(CC2420_SXOSCON);
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420Command>

		// prepare registers

		cc2420WriteReg(CC2420_SYNCWORD, 0xA70F);	// Sync word...
    1a62:	6f e0       	ldi	r22, 0x0F	; 15
    1a64:	77 ea       	ldi	r23, 0xA7	; 167
    1a66:	84 e1       	ldi	r24, 0x14	; 20
    1a68:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>

	    cc2420WriteReg(CC2420_MDMCTRL0,	0x0AF2);	// Turn on automatic packet acknowledgment
    1a6c:	62 ef       	ldi	r22, 0xF2	; 242
    1a6e:	7a e0       	ldi	r23, 0x0A	; 10
    1a70:	81 e1       	ldi	r24, 0x11	; 17
    1a72:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>
	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x0AC2);	// Auto ack & crc turned off
	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x0AE2);	// Auto ack turned off & crc turned on

	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x02E2);	//Addr Recognition is turned off

		cc2420WriteReg(CC2420_MDMCTRL1,	0x0500);	// Set the correlation threshold = 20
    1a76:	60 e0       	ldi	r22, 0x00	; 0
    1a78:	75 e0       	ldi	r23, 0x05	; 5
    1a7a:	82 e1       	ldi	r24, 0x12	; 18
    1a7c:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>
		cc2420WriteReg(CC2420_DACTST  , 0x0000);
    1a80:	60 e0       	ldi	r22, 0x00	; 0
    1a82:	70 e0       	ldi	r23, 0x00	; 0
    1a84:	8e e2       	ldi	r24, 0x2E	; 46
    1a86:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>

	//	cc2420WriteReg(CC2420_MDMCTRL1,	0x000C);	// Set the correlation threshold = 20 + infinte Tx.
	//	cc2420WriteReg(CC2420_DACTST,0x1800);

	//	cc2420WriteReg(CC2420_IOCFG0,	0x007F);	// Set the FIFOP threshold to maximum
	//	cc2420WriteReg(CC2420_IOCFG0,	0x0003);	// Set the FIFOP threshold to 3
		cc2420WriteReg(CC2420_IOCFG0,	0x0040);	// Set the FIFOP threshold to 64
    1a8a:	60 e4       	ldi	r22, 0x40	; 64
    1a8c:	70 e0       	ldi	r23, 0x00	; 0
    1a8e:	8c e1       	ldi	r24, 0x1C	; 28
    1a90:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>

	//	cc2420WriteReg(CC2420_IOCFG0,	0x00A0);	// Set the FIFOP threshold to 64 & Inverted SFD Polarity


	//	cc2420WriteReg(CC2420_IOCFG0,	0x0001);	// Set the FIFOP threshold to minimum

		cc2420WriteReg(CC2420_SECCTRL0,	0x01C4);	// Turn off "Security enable"
    1a94:	64 ec       	ldi	r22, 0xC4	; 196
    1a96:	71 e0       	ldi	r23, 0x01	; 1
    1a98:	89 e1       	ldi	r24, 0x19	; 25
    1a9a:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>
		cc2420WriteReg(CC2420_TXCTRL, 0xA0FF);
    1a9e:	6f ef       	ldi	r22, 0xFF	; 255
    1aa0:	70 ea       	ldi	r23, 0xA0	; 160
    1aa2:	85 e1       	ldi	r24, 0x15	; 21
    1aa4:	0e 94 c4 06 	call	0xd88	; 0xd88 <cc2420WriteReg>


		// set radio channel
		cc2420SetChannel(channel);
    1aa8:	8f 2d       	mov	r24, r15
    1aaa:	0e 94 08 07 	call	0xe10	; 0xe10 <cc2420SetChannel>
		ENABLE_GLOBAL_INT();
    1aae:	78 94       	sei
		    rfSettings.pRxInfo = pRRI;
    1ab0:	10 93 c1 01 	sts	0x01C1, r17
    1ab4:	00 93 c0 01 	sts	0x01C0, r16
	        rfSettings.panId = panId;
    1ab8:	89 81       	ldd	r24, Y+1	; 0x01
    1aba:	9a 81       	ldd	r25, Y+2	; 0x02
    1abc:	90 93 c5 01 	sts	0x01C5, r25
    1ac0:	80 93 c4 01 	sts	0x01C4, r24
	        rfSettings.nodeId = nodeId;
    1ac4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ac8:	90 93 c7 01 	sts	0x01C7, r25
    1acc:	80 93 c6 01 	sts	0x01C6, r24
	        rfSettings.txSeqNumber = 0;
    1ad0:	10 92 c2 01 	sts	0x01C2, r1
            rfSettings.receiveOn = FALSE;
    1ad4:	10 92 c8 01 	sts	0x01C8, r1
        rprintf("1");
    1ad8:	8a e3       	ldi	r24, 0x3A	; 58
    1ada:	91 e0       	ldi	r25, 0x01	; 1
    1adc:	9f 93       	push	r25
    1ade:	8f 93       	push	r24
    1ae0:	81 e0       	ldi	r24, 0x01	; 1
    1ae2:	8f 93       	push	r24
    1ae4:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    1ae8:	0f 90       	pop	r0
    1aea:	0f 90       	pop	r0
    1aec:	0f 90       	pop	r0
		// wait until oscillator stable
		while(!(cc2420GetStatus() & (1<<CC2420_XOSC16M_STABLE)));
    1aee:	0e 94 1f 07 	call	0xe3e	; 0xe3e <cc2420GetStatus>
    1af2:	86 ff       	sbrs	r24, 6
    1af4:	fc cf       	rjmp	.-8      	; 0x1aee <cc2420Init+0xf8>
        rprintf("2");
    1af6:	88 e3       	ldi	r24, 0x38	; 56
    1af8:	91 e0       	ldi	r25, 0x01	; 1
    1afa:	9f 93       	push	r25
    1afc:	8f 93       	push	r24
    1afe:	81 e0       	ldi	r24, 0x01	; 1
    1b00:	8f 93       	push	r24
    1b02:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		// set IDs
		DISABLE_GLOBAL_INT();
    1b06:	f8 94       	cli
		cc2420WriteRam(CC2420RAM_SHORTADDR, (u08*)&nodeId, 2);
    1b08:	42 e0       	ldi	r20, 0x02	; 2
    1b0a:	50 e0       	ldi	r21, 0x00	; 0
    1b0c:	be 01       	movw	r22, r28
    1b0e:	6d 5f       	subi	r22, 0xFD	; 253
    1b10:	7f 4f       	sbci	r23, 0xFF	; 255
    1b12:	8a e6       	ldi	r24, 0x6A	; 106
    1b14:	91 e0       	ldi	r25, 0x01	; 1
    1b16:	0e 94 d5 06 	call	0xdaa	; 0xdaa <cc2420WriteRam>
		cc2420WriteRam(CC2420RAM_PANID, (u08*)&panId, 2);
    1b1a:	42 e0       	ldi	r20, 0x02	; 2
    1b1c:	50 e0       	ldi	r21, 0x00	; 0
    1b1e:	be 01       	movw	r22, r28
    1b20:	6f 5f       	subi	r22, 0xFF	; 255
    1b22:	7f 4f       	sbci	r23, 0xFF	; 255
    1b24:	88 e6       	ldi	r24, 0x68	; 104
    1b26:	91 e0       	ldi	r25, 0x01	; 1
    1b28:	0e 94 d5 06 	call	0xdaa	; 0xdaa <cc2420WriteRam>
        ENABLE_GLOBAL_INT();
    1b2c:	78 94       	sei
    1b2e:	0f 90       	pop	r0
    1b30:	0f 90       	pop	r0
    1b32:	0f 90       	pop	r0
    1b34:	24 96       	adiw	r28, 0x04	; 4
    1b36:	0f b6       	in	r0, 0x3f	; 63
    1b38:	f8 94       	cli
    1b3a:	de bf       	out	0x3e, r29	; 62
    1b3c:	0f be       	out	0x3f, r0	; 63
    1b3e:	cd bf       	out	0x3d, r28	; 61
    1b40:	df 91       	pop	r29
    1b42:	cf 91       	pop	r28
    1b44:	1f 91       	pop	r17
    1b46:	0f 91       	pop	r16
    1b48:	ff 90       	pop	r15
    1b4a:	08 95       	ret

00001b4c <initAll>:
    1b4c:	0e 94 b6 08 	call	0x116c	; 0x116c <portInit>
    1b50:	bb 9a       	sbi	0x17, 3	; 23
    1b52:	c3 98       	cbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b54:	8a ef       	ldi	r24, 0xFA	; 250
    1b56:	90 e0       	ldi	r25, 0x00	; 0
    1b58:	fc 01       	movw	r30, r24
    1b5a:	31 97       	sbiw	r30, 0x01	; 1
    1b5c:	f1 f7       	brne	.-4      	; 0x1b5a <initAll+0xe>
    1b5e:	92 98       	cbi	0x12, 2	; 18
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b60:	fc 01       	movw	r30, r24
    1b62:	31 97       	sbiw	r30, 0x01	; 1
    1b64:	f1 f7       	brne	.-4      	; 0x1b62 <initAll+0x16>
    1b66:	c3 98       	cbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b68:	fc 01       	movw	r30, r24
    1b6a:	31 97       	sbiw	r30, 0x01	; 1
    1b6c:	f1 f7       	brne	.-4      	; 0x1b6a <initAll+0x1e>
    1b6e:	92 9a       	sbi	0x12, 2	; 18
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b70:	fc 01       	movw	r30, r24
    1b72:	31 97       	sbiw	r30, 0x01	; 1
    1b74:	f1 f7       	brne	.-4      	; 0x1b72 <initAll+0x26>
    1b76:	c3 9a       	sbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b78:	01 97       	sbiw	r24, 0x01	; 1
    1b7a:	f1 f7       	brne	.-4      	; 0x1b78 <initAll+0x2c>
    1b7c:	0e 94 6e 02 	call	0x4dc	; 0x4dc <uartInit>
    1b80:	60 e6       	ldi	r22, 0x60	; 96
    1b82:	79 e0       	ldi	r23, 0x09	; 9
    1b84:	80 e0       	ldi	r24, 0x00	; 0
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	0e 94 cb 00 	call	0x196	; 0x196 <uartSetBaudRate>
    1b8c:	8b ee       	ldi	r24, 0xEB	; 235
    1b8e:	90 e0       	ldi	r25, 0x00	; 0
    1b90:	90 93 f6 00 	sts	0x00F6, r25
    1b94:	80 93 f5 00 	sts	0x00F5, r24
    1b98:	25 e4       	ldi	r18, 0x45	; 69
    1b9a:	32 e1       	ldi	r19, 0x12	; 18
    1b9c:	4d ec       	ldi	r20, 0xCD	; 205
    1b9e:	5b ea       	ldi	r21, 0xAB	; 171
    1ba0:	65 e1       	ldi	r22, 0x15	; 21
    1ba2:	8a ec       	ldi	r24, 0xCA	; 202
    1ba4:	91 e0       	ldi	r25, 0x01	; 1
    1ba6:	0e 94 fb 0c 	call	0x19f6	; 0x19f6 <cc2420Init>
    1baa:	08 95       	ret

00001bac <uartSendTxBuffer>:
    1bac:	8f ef       	ldi	r24, 0xFF	; 255
    1bae:	80 93 d5 01 	sts	0x01D5, r24
    1bb2:	83 e6       	ldi	r24, 0x63	; 99
    1bb4:	92 e0       	ldi	r25, 0x02	; 2
    1bb6:	0e 94 87 02 	call	0x50e	; 0x50e <bufferGetFromFront>
    1bba:	98 2f       	mov	r25, r24
    1bbc:	80 91 42 01 	lds	r24, 0x0142
    1bc0:	88 23       	and	r24, r24
    1bc2:	e1 f3       	breq	.-8      	; 0x1bbc <uartSendTxBuffer+0x10>
    1bc4:	9c b9       	out	0x0c, r25	; 12
    1bc6:	10 92 42 01 	sts	0x0142, r1
    1bca:	08 95       	ret

00001bcc <__vector_19>:
    1bcc:	1f 92       	push	r1
    1bce:	0f 92       	push	r0
    1bd0:	0f b6       	in	r0, 0x3f	; 63
    1bd2:	0f 92       	push	r0
    1bd4:	11 24       	eor	r1, r1
    1bd6:	2f 93       	push	r18
    1bd8:	3f 93       	push	r19
    1bda:	4f 93       	push	r20
    1bdc:	5f 93       	push	r21
    1bde:	6f 93       	push	r22
    1be0:	7f 93       	push	r23
    1be2:	8f 93       	push	r24
    1be4:	9f 93       	push	r25
    1be6:	af 93       	push	r26
    1be8:	bf 93       	push	r27
    1bea:	ef 93       	push	r30
    1bec:	ff 93       	push	r31
    1bee:	81 b1       	in	r24, 0x01	; 1
    1bf0:	88 7f       	andi	r24, 0xF8	; 248
    1bf2:	80 36       	cpi	r24, 0x60	; 96
    1bf4:	09 f4       	brne	.+2      	; 0x1bf8 <__vector_19+0x2c>
    1bf6:	9f c0       	rjmp	.+318    	; 0x1d36 <__vector_19+0x16a>
    1bf8:	81 36       	cpi	r24, 0x61	; 97
    1bfa:	70 f5       	brcc	.+92     	; 0x1c58 <__vector_19+0x8c>
    1bfc:	88 32       	cpi	r24, 0x28	; 40
    1bfe:	09 f4       	brne	.+2      	; 0x1c02 <__vector_19+0x36>
    1c00:	5f c0       	rjmp	.+190    	; 0x1cc0 <__vector_19+0xf4>
    1c02:	89 32       	cpi	r24, 0x29	; 41
    1c04:	98 f4       	brcc	.+38     	; 0x1c2c <__vector_19+0x60>
    1c06:	80 31       	cpi	r24, 0x10	; 16
    1c08:	09 f4       	brne	.+2      	; 0x1c0c <__vector_19+0x40>
    1c0a:	57 c0       	rjmp	.+174    	; 0x1cba <__vector_19+0xee>
    1c0c:	81 31       	cpi	r24, 0x11	; 17
    1c0e:	38 f4       	brcc	.+14     	; 0x1c1e <__vector_19+0x52>
    1c10:	88 23       	and	r24, r24
    1c12:	09 f4       	brne	.+2      	; 0x1c16 <__vector_19+0x4a>
    1c14:	e2 c0       	rjmp	.+452    	; 0x1dda <__vector_19+0x20e>
    1c16:	88 30       	cpi	r24, 0x08	; 8
    1c18:	09 f0       	breq	.+2      	; 0x1c1c <__vector_19+0x50>
    1c1a:	e5 c0       	rjmp	.+458    	; 0x1de6 <__vector_19+0x21a>
    1c1c:	4e c0       	rjmp	.+156    	; 0x1cba <__vector_19+0xee>
    1c1e:	88 31       	cpi	r24, 0x18	; 24
    1c20:	09 f4       	brne	.+2      	; 0x1c24 <__vector_19+0x58>
    1c22:	4e c0       	rjmp	.+156    	; 0x1cc0 <__vector_19+0xf4>
    1c24:	80 32       	cpi	r24, 0x20	; 32
    1c26:	09 f0       	breq	.+2      	; 0x1c2a <__vector_19+0x5e>
    1c28:	de c0       	rjmp	.+444    	; 0x1de6 <__vector_19+0x21a>
    1c2a:	d7 c0       	rjmp	.+430    	; 0x1dda <__vector_19+0x20e>
    1c2c:	80 34       	cpi	r24, 0x40	; 64
    1c2e:	09 f4       	brne	.+2      	; 0x1c32 <__vector_19+0x66>
    1c30:	77 c0       	rjmp	.+238    	; 0x1d20 <__vector_19+0x154>
    1c32:	81 34       	cpi	r24, 0x41	; 65
    1c34:	38 f4       	brcc	.+14     	; 0x1c44 <__vector_19+0x78>
    1c36:	80 33       	cpi	r24, 0x30	; 48
    1c38:	09 f4       	brne	.+2      	; 0x1c3c <__vector_19+0x70>
    1c3a:	cf c0       	rjmp	.+414    	; 0x1dda <__vector_19+0x20e>
    1c3c:	88 33       	cpi	r24, 0x38	; 56
    1c3e:	09 f0       	breq	.+2      	; 0x1c42 <__vector_19+0x76>
    1c40:	d2 c0       	rjmp	.+420    	; 0x1de6 <__vector_19+0x21a>
    1c42:	5f c0       	rjmp	.+190    	; 0x1d02 <__vector_19+0x136>
    1c44:	80 35       	cpi	r24, 0x50	; 80
    1c46:	09 f4       	brne	.+2      	; 0x1c4a <__vector_19+0x7e>
    1c48:	60 c0       	rjmp	.+192    	; 0x1d0a <__vector_19+0x13e>
    1c4a:	88 35       	cpi	r24, 0x58	; 88
    1c4c:	09 f4       	brne	.+2      	; 0x1c50 <__vector_19+0x84>
    1c4e:	4d c0       	rjmp	.+154    	; 0x1cea <__vector_19+0x11e>
    1c50:	88 34       	cpi	r24, 0x48	; 72
    1c52:	09 f0       	breq	.+2      	; 0x1c56 <__vector_19+0x8a>
    1c54:	c8 c0       	rjmp	.+400    	; 0x1de6 <__vector_19+0x21a>
    1c56:	c1 c0       	rjmp	.+386    	; 0x1dda <__vector_19+0x20e>
    1c58:	88 39       	cpi	r24, 0x98	; 152
    1c5a:	09 f4       	brne	.+2      	; 0x1c5e <__vector_19+0x92>
    1c5c:	81 c0       	rjmp	.+258    	; 0x1d60 <__vector_19+0x194>
    1c5e:	89 39       	cpi	r24, 0x99	; 153
    1c60:	b0 f4       	brcc	.+44     	; 0x1c8e <__vector_19+0xc2>
    1c62:	88 37       	cpi	r24, 0x78	; 120
    1c64:	09 f4       	brne	.+2      	; 0x1c68 <__vector_19+0x9c>
    1c66:	67 c0       	rjmp	.+206    	; 0x1d36 <__vector_19+0x16a>
    1c68:	89 37       	cpi	r24, 0x79	; 121
    1c6a:	38 f4       	brcc	.+14     	; 0x1c7a <__vector_19+0xae>
    1c6c:	88 36       	cpi	r24, 0x68	; 104
    1c6e:	09 f4       	brne	.+2      	; 0x1c72 <__vector_19+0xa6>
    1c70:	62 c0       	rjmp	.+196    	; 0x1d36 <__vector_19+0x16a>
    1c72:	80 37       	cpi	r24, 0x70	; 112
    1c74:	09 f0       	breq	.+2      	; 0x1c78 <__vector_19+0xac>
    1c76:	b7 c0       	rjmp	.+366    	; 0x1de6 <__vector_19+0x21a>
    1c78:	5e c0       	rjmp	.+188    	; 0x1d36 <__vector_19+0x16a>
    1c7a:	88 38       	cpi	r24, 0x88	; 136
    1c7c:	09 f4       	brne	.+2      	; 0x1c80 <__vector_19+0xb4>
    1c7e:	70 c0       	rjmp	.+224    	; 0x1d60 <__vector_19+0x194>
    1c80:	80 39       	cpi	r24, 0x90	; 144
    1c82:	09 f4       	brne	.+2      	; 0x1c86 <__vector_19+0xba>
    1c84:	5e c0       	rjmp	.+188    	; 0x1d42 <__vector_19+0x176>
    1c86:	80 38       	cpi	r24, 0x80	; 128
    1c88:	09 f0       	breq	.+2      	; 0x1c8c <__vector_19+0xc0>
    1c8a:	ad c0       	rjmp	.+346    	; 0x1de6 <__vector_19+0x21a>
    1c8c:	5a c0       	rjmp	.+180    	; 0x1d42 <__vector_19+0x176>
    1c8e:	80 3b       	cpi	r24, 0xB0	; 176
    1c90:	09 f4       	brne	.+2      	; 0x1c94 <__vector_19+0xc8>
    1c92:	7a c0       	rjmp	.+244    	; 0x1d88 <__vector_19+0x1bc>
    1c94:	81 3b       	cpi	r24, 0xB1	; 177
    1c96:	38 f4       	brcc	.+14     	; 0x1ca6 <__vector_19+0xda>
    1c98:	80 3a       	cpi	r24, 0xA0	; 160
    1c9a:	09 f4       	brne	.+2      	; 0x1c9e <__vector_19+0xd2>
    1c9c:	65 c0       	rjmp	.+202    	; 0x1d68 <__vector_19+0x19c>
    1c9e:	88 3a       	cpi	r24, 0xA8	; 168
    1ca0:	09 f0       	breq	.+2      	; 0x1ca4 <__vector_19+0xd8>
    1ca2:	a1 c0       	rjmp	.+322    	; 0x1de6 <__vector_19+0x21a>
    1ca4:	71 c0       	rjmp	.+226    	; 0x1d88 <__vector_19+0x1bc>
    1ca6:	80 3c       	cpi	r24, 0xC0	; 192
    1ca8:	09 f4       	brne	.+2      	; 0x1cac <__vector_19+0xe0>
    1caa:	93 c0       	rjmp	.+294    	; 0x1dd2 <__vector_19+0x206>
    1cac:	88 3c       	cpi	r24, 0xC8	; 200
    1cae:	09 f4       	brne	.+2      	; 0x1cb2 <__vector_19+0xe6>
    1cb0:	90 c0       	rjmp	.+288    	; 0x1dd2 <__vector_19+0x206>
    1cb2:	88 3b       	cpi	r24, 0xB8	; 184
    1cb4:	09 f0       	breq	.+2      	; 0x1cb8 <__vector_19+0xec>
    1cb6:	97 c0       	rjmp	.+302    	; 0x1de6 <__vector_19+0x21a>
    1cb8:	78 c0       	rjmp	.+240    	; 0x1daa <__vector_19+0x1de>
    1cba:	80 91 f8 00 	lds	r24, 0x00F8
    1cbe:	0f c0       	rjmp	.+30     	; 0x1cde <__vector_19+0x112>
    1cc0:	90 91 19 01 	lds	r25, 0x0119
    1cc4:	80 91 1a 01 	lds	r24, 0x011A
    1cc8:	98 17       	cp	r25, r24
    1cca:	08 f0       	brcs	.+2      	; 0x1cce <__vector_19+0x102>
    1ccc:	86 c0       	rjmp	.+268    	; 0x1dda <__vector_19+0x20e>
    1cce:	e9 2f       	mov	r30, r25
    1cd0:	ff 27       	eor	r31, r31
    1cd2:	e7 50       	subi	r30, 0x07	; 7
    1cd4:	ff 4f       	sbci	r31, 0xFF	; 255
    1cd6:	80 81       	ld	r24, Z
    1cd8:	9f 5f       	subi	r25, 0xFF	; 255
    1cda:	90 93 19 01 	sts	0x0119, r25
    1cde:	83 b9       	out	0x03, r24	; 3
    1ce0:	86 b7       	in	r24, 0x36	; 54
    1ce2:	8f 70       	andi	r24, 0x0F	; 15
    1ce4:	80 68       	ori	r24, 0x80	; 128
    1ce6:	86 bf       	out	0x36, r24	; 54
    1ce8:	7e c0       	rjmp	.+252    	; 0x1de6 <__vector_19+0x21a>
    1cea:	80 91 3b 01 	lds	r24, 0x013B
    1cee:	93 b1       	in	r25, 0x03	; 3
    1cf0:	e8 2f       	mov	r30, r24
    1cf2:	ff 27       	eor	r31, r31
    1cf4:	e5 5e       	subi	r30, 0xE5	; 229
    1cf6:	fe 4f       	sbci	r31, 0xFE	; 254
    1cf8:	90 83       	st	Z, r25
    1cfa:	8f 5f       	subi	r24, 0xFF	; 255
    1cfc:	80 93 3b 01 	sts	0x013B, r24
    1d00:	6c c0       	rjmp	.+216    	; 0x1dda <__vector_19+0x20e>
    1d02:	86 b7       	in	r24, 0x36	; 54
    1d04:	8f 70       	andi	r24, 0x0F	; 15
    1d06:	80 68       	ori	r24, 0x80	; 128
    1d08:	6b c0       	rjmp	.+214    	; 0x1de0 <__vector_19+0x214>
    1d0a:	80 91 3b 01 	lds	r24, 0x013B
    1d0e:	93 b1       	in	r25, 0x03	; 3
    1d10:	e8 2f       	mov	r30, r24
    1d12:	ff 27       	eor	r31, r31
    1d14:	e5 5e       	subi	r30, 0xE5	; 229
    1d16:	fe 4f       	sbci	r31, 0xFE	; 254
    1d18:	90 83       	st	Z, r25
    1d1a:	8f 5f       	subi	r24, 0xFF	; 255
    1d1c:	80 93 3b 01 	sts	0x013B, r24
    1d20:	20 91 3b 01 	lds	r18, 0x013B
    1d24:	33 27       	eor	r19, r19
    1d26:	80 91 3c 01 	lds	r24, 0x013C
    1d2a:	99 27       	eor	r25, r25
    1d2c:	01 97       	sbiw	r24, 0x01	; 1
    1d2e:	28 17       	cp	r18, r24
    1d30:	39 07       	cpc	r19, r25
    1d32:	a4 f0       	brlt	.+40     	; 0x1d5c <__vector_19+0x190>
    1d34:	15 c0       	rjmp	.+42     	; 0x1d60 <__vector_19+0x194>
    1d36:	85 e0       	ldi	r24, 0x05	; 5
    1d38:	80 93 f7 00 	sts	0x00F7, r24
    1d3c:	10 92 3b 01 	sts	0x013B, r1
    1d40:	44 c0       	rjmp	.+136    	; 0x1dca <__vector_19+0x1fe>
    1d42:	80 91 3b 01 	lds	r24, 0x013B
    1d46:	93 b1       	in	r25, 0x03	; 3
    1d48:	e8 2f       	mov	r30, r24
    1d4a:	ff 27       	eor	r31, r31
    1d4c:	e5 5e       	subi	r30, 0xE5	; 229
    1d4e:	fe 4f       	sbci	r31, 0xFE	; 254
    1d50:	90 83       	st	Z, r25
    1d52:	8f 5f       	subi	r24, 0xFF	; 255
    1d54:	80 93 3b 01 	sts	0x013B, r24
    1d58:	80 32       	cpi	r24, 0x20	; 32
    1d5a:	10 f4       	brcc	.+4      	; 0x1d60 <__vector_19+0x194>
    1d5c:	8f ef       	ldi	r24, 0xFF	; 255
    1d5e:	01 c0       	rjmp	.+2      	; 0x1d62 <__vector_19+0x196>
    1d60:	80 e0       	ldi	r24, 0x00	; 0
    1d62:	0e 94 a5 04 	call	0x94a	; 0x94a <i2cReceiveByte>
    1d66:	3f c0       	rjmp	.+126    	; 0x1de6 <__vector_19+0x21a>
    1d68:	86 b7       	in	r24, 0x36	; 54
    1d6a:	8f 70       	andi	r24, 0x0F	; 15
    1d6c:	80 6c       	ori	r24, 0xC0	; 192
    1d6e:	86 bf       	out	0x36, r24	; 54
    1d70:	e0 91 3d 01 	lds	r30, 0x013D
    1d74:	f0 91 3e 01 	lds	r31, 0x013E
    1d78:	30 97       	sbiw	r30, 0x00	; 0
    1d7a:	99 f1       	breq	.+102    	; 0x1de2 <__vector_19+0x216>
    1d7c:	6b e1       	ldi	r22, 0x1B	; 27
    1d7e:	71 e0       	ldi	r23, 0x01	; 1
    1d80:	80 91 3b 01 	lds	r24, 0x013B
    1d84:	09 95       	icall
    1d86:	2d c0       	rjmp	.+90     	; 0x1de2 <__vector_19+0x216>
    1d88:	84 e0       	ldi	r24, 0x04	; 4
    1d8a:	80 93 f7 00 	sts	0x00F7, r24
    1d8e:	e0 91 3f 01 	lds	r30, 0x013F
    1d92:	f0 91 40 01 	lds	r31, 0x0140
    1d96:	30 97       	sbiw	r30, 0x00	; 0
    1d98:	31 f0       	breq	.+12     	; 0x1da6 <__vector_19+0x1da>
    1d9a:	69 ef       	ldi	r22, 0xF9	; 249
    1d9c:	70 e0       	ldi	r23, 0x00	; 0
    1d9e:	80 e2       	ldi	r24, 0x20	; 32
    1da0:	09 95       	icall
    1da2:	80 93 1a 01 	sts	0x011A, r24
    1da6:	10 92 19 01 	sts	0x0119, r1
    1daa:	90 91 19 01 	lds	r25, 0x0119
    1dae:	e9 2f       	mov	r30, r25
    1db0:	ff 27       	eor	r31, r31
    1db2:	e7 50       	subi	r30, 0x07	; 7
    1db4:	ff 4f       	sbci	r31, 0xFF	; 255
    1db6:	80 81       	ld	r24, Z
    1db8:	83 b9       	out	0x03, r24	; 3
    1dba:	9f 5f       	subi	r25, 0xFF	; 255
    1dbc:	90 93 19 01 	sts	0x0119, r25
    1dc0:	80 91 1a 01 	lds	r24, 0x011A
    1dc4:	98 17       	cp	r25, r24
    1dc6:	08 f0       	brcs	.+2      	; 0x1dca <__vector_19+0x1fe>
    1dc8:	8b cf       	rjmp	.-234    	; 0x1ce0 <__vector_19+0x114>
    1dca:	86 b7       	in	r24, 0x36	; 54
    1dcc:	8f 70       	andi	r24, 0x0F	; 15
    1dce:	80 6c       	ori	r24, 0xC0	; 192
    1dd0:	8a cf       	rjmp	.-236    	; 0x1ce6 <__vector_19+0x11a>
    1dd2:	86 b7       	in	r24, 0x36	; 54
    1dd4:	8f 70       	andi	r24, 0x0F	; 15
    1dd6:	80 6c       	ori	r24, 0xC0	; 192
    1dd8:	03 c0       	rjmp	.+6      	; 0x1de0 <__vector_19+0x214>
    1dda:	86 b7       	in	r24, 0x36	; 54
    1ddc:	8f 70       	andi	r24, 0x0F	; 15
    1dde:	80 6d       	ori	r24, 0xD0	; 208
    1de0:	86 bf       	out	0x36, r24	; 54
    1de2:	10 92 f7 00 	sts	0x00F7, r1
    1de6:	ff 91       	pop	r31
    1de8:	ef 91       	pop	r30
    1dea:	bf 91       	pop	r27
    1dec:	af 91       	pop	r26
    1dee:	9f 91       	pop	r25
    1df0:	8f 91       	pop	r24
    1df2:	7f 91       	pop	r23
    1df4:	6f 91       	pop	r22
    1df6:	5f 91       	pop	r21
    1df8:	4f 91       	pop	r20
    1dfa:	3f 91       	pop	r19
    1dfc:	2f 91       	pop	r18
    1dfe:	0f 90       	pop	r0
    1e00:	0f be       	out	0x3f, r0	; 63
    1e02:	0f 90       	pop	r0
    1e04:	1f 90       	pop	r1
    1e06:	18 95       	reti

00001e08 <i2cMasterReceive>:
    1e08:	98 2f       	mov	r25, r24
    1e0a:	da 01       	movw	r26, r20
    1e0c:	80 91 f7 00 	lds	r24, 0x00F7
    1e10:	88 23       	and	r24, r24
    1e12:	e1 f7       	brne	.-8      	; 0x1e0c <i2cMasterReceive+0x4>
    1e14:	83 e0       	ldi	r24, 0x03	; 3
    1e16:	80 93 f7 00 	sts	0x00F7, r24
    1e1a:	91 60       	ori	r25, 0x01	; 1
    1e1c:	90 93 f8 00 	sts	0x00F8, r25
    1e20:	10 92 3b 01 	sts	0x013B, r1
    1e24:	60 93 3c 01 	sts	0x013C, r22
    1e28:	86 b7       	in	r24, 0x36	; 54
    1e2a:	8f 70       	andi	r24, 0x0F	; 15
    1e2c:	80 6a       	ori	r24, 0xA0	; 160
    1e2e:	86 bf       	out	0x36, r24	; 54
    1e30:	80 91 f7 00 	lds	r24, 0x00F7
    1e34:	88 23       	and	r24, r24
    1e36:	e1 f7       	brne	.-8      	; 0x1e30 <i2cMasterReceive+0x28>
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	07 c0       	rjmp	.+14     	; 0x1e4a <i2cMasterReceive+0x42>
    1e3c:	e9 2f       	mov	r30, r25
    1e3e:	ff 27       	eor	r31, r31
    1e40:	e5 5e       	subi	r30, 0xE5	; 229
    1e42:	fe 4f       	sbci	r31, 0xFE	; 254
    1e44:	80 81       	ld	r24, Z
    1e46:	8d 93       	st	X+, r24
    1e48:	9f 5f       	subi	r25, 0xFF	; 255
    1e4a:	96 17       	cp	r25, r22
    1e4c:	b9 f7       	brne	.-18     	; 0x1e3c <i2cMasterReceive+0x34>
    1e4e:	08 95       	ret

00001e50 <i2cMasterSend>:
    1e50:	98 2f       	mov	r25, r24
    1e52:	da 01       	movw	r26, r20
    1e54:	80 91 f7 00 	lds	r24, 0x00F7
    1e58:	88 23       	and	r24, r24
    1e5a:	e1 f7       	brne	.-8      	; 0x1e54 <i2cMasterSend+0x4>
    1e5c:	82 e0       	ldi	r24, 0x02	; 2
    1e5e:	80 93 f7 00 	sts	0x00F7, r24
    1e62:	9e 7f       	andi	r25, 0xFE	; 254
    1e64:	90 93 f8 00 	sts	0x00F8, r25
    1e68:	90 e0       	ldi	r25, 0x00	; 0
    1e6a:	07 c0       	rjmp	.+14     	; 0x1e7a <i2cMasterSend+0x2a>
    1e6c:	8d 91       	ld	r24, X+
    1e6e:	e9 2f       	mov	r30, r25
    1e70:	ff 27       	eor	r31, r31
    1e72:	e7 50       	subi	r30, 0x07	; 7
    1e74:	ff 4f       	sbci	r31, 0xFF	; 255
    1e76:	80 83       	st	Z, r24
    1e78:	9f 5f       	subi	r25, 0xFF	; 255
    1e7a:	96 17       	cp	r25, r22
    1e7c:	b9 f7       	brne	.-18     	; 0x1e6c <i2cMasterSend+0x1c>
    1e7e:	10 92 19 01 	sts	0x0119, r1
    1e82:	60 93 1a 01 	sts	0x011A, r22
    1e86:	86 b7       	in	r24, 0x36	; 54
    1e88:	8f 70       	andi	r24, 0x0F	; 15
    1e8a:	80 6a       	ori	r24, 0xA0	; 160
    1e8c:	86 bf       	out	0x36, r24	; 54
    1e8e:	08 95       	ret

00001e90 <i2cMasterReceiveNI>:
    1e90:	1f 93       	push	r17
    1e92:	cf 93       	push	r28
    1e94:	df 93       	push	r29
    1e96:	98 2f       	mov	r25, r24
    1e98:	16 2f       	mov	r17, r22
    1e9a:	ea 01       	movw	r28, r20
    1e9c:	86 b7       	in	r24, 0x36	; 54
    1e9e:	8e 7f       	andi	r24, 0xFE	; 254
    1ea0:	86 bf       	out	0x36, r24	; 54
    1ea2:	86 b7       	in	r24, 0x36	; 54
    1ea4:	8f 70       	andi	r24, 0x0F	; 15
    1ea6:	80 6a       	ori	r24, 0xA0	; 160
    1ea8:	86 bf       	out	0x36, r24	; 54
    1eaa:	06 b6       	in	r0, 0x36	; 54
    1eac:	07 fe       	sbrs	r0, 7
    1eae:	fd cf       	rjmp	.-6      	; 0x1eaa <i2cMasterReceiveNI+0x1a>
    1eb0:	91 60       	ori	r25, 0x01	; 1
    1eb2:	93 b9       	out	0x03, r25	; 3
    1eb4:	86 b7       	in	r24, 0x36	; 54
    1eb6:	8f 70       	andi	r24, 0x0F	; 15
    1eb8:	80 68       	ori	r24, 0x80	; 128
    1eba:	86 bf       	out	0x36, r24	; 54
    1ebc:	06 b6       	in	r0, 0x36	; 54
    1ebe:	07 fe       	sbrs	r0, 7
    1ec0:	fd cf       	rjmp	.-6      	; 0x1ebc <i2cMasterReceiveNI+0x2c>
    1ec2:	81 b1       	in	r24, 0x01	; 1
    1ec4:	80 34       	cpi	r24, 0x40	; 64
    1ec6:	59 f0       	breq	.+22     	; 0x1ede <i2cMasterReceiveNI+0x4e>
    1ec8:	91 e0       	ldi	r25, 0x01	; 1
    1eca:	14 c0       	rjmp	.+40     	; 0x1ef4 <i2cMasterReceiveNI+0x64>
    1ecc:	8f ef       	ldi	r24, 0xFF	; 255
    1ece:	0e 94 a5 04 	call	0x94a	; 0x94a <i2cReceiveByte>
    1ed2:	06 b6       	in	r0, 0x36	; 54
    1ed4:	07 fe       	sbrs	r0, 7
    1ed6:	fd cf       	rjmp	.-6      	; 0x1ed2 <i2cMasterReceiveNI+0x42>
    1ed8:	83 b1       	in	r24, 0x03	; 3
    1eda:	89 93       	st	Y+, r24
    1edc:	11 50       	subi	r17, 0x01	; 1
    1ede:	12 30       	cpi	r17, 0x02	; 2
    1ee0:	a8 f7       	brcc	.-22     	; 0x1ecc <i2cMasterReceiveNI+0x3c>
    1ee2:	80 e0       	ldi	r24, 0x00	; 0
    1ee4:	0e 94 a5 04 	call	0x94a	; 0x94a <i2cReceiveByte>
    1ee8:	06 b6       	in	r0, 0x36	; 54
    1eea:	07 fe       	sbrs	r0, 7
    1eec:	fd cf       	rjmp	.-6      	; 0x1ee8 <i2cMasterReceiveNI+0x58>
    1eee:	83 b1       	in	r24, 0x03	; 3
    1ef0:	88 83       	st	Y, r24
    1ef2:	90 e0       	ldi	r25, 0x00	; 0
    1ef4:	86 b7       	in	r24, 0x36	; 54
    1ef6:	8f 70       	andi	r24, 0x0F	; 15
    1ef8:	80 6d       	ori	r24, 0xD0	; 208
    1efa:	86 bf       	out	0x36, r24	; 54
    1efc:	86 b7       	in	r24, 0x36	; 54
    1efe:	81 60       	ori	r24, 0x01	; 1
    1f00:	86 bf       	out	0x36, r24	; 54
    1f02:	89 2f       	mov	r24, r25
    1f04:	99 27       	eor	r25, r25
    1f06:	df 91       	pop	r29
    1f08:	cf 91       	pop	r28
    1f0a:	1f 91       	pop	r17
    1f0c:	08 95       	ret

00001f0e <spiTransferWord>:

u16 spiTransferWord(u16 data)
{
    1f0e:	9c 01       	movw	r18, r24
	u16 rxData = 0;

	// send MS byte of given data
	rxData = (spiTransferByte((data>>8) & 0x00FF))<<8;
    1f10:	89 2f       	mov	r24, r25
    1f12:	99 27       	eor	r25, r25
    1f14:	8f b9       	out	0x0f, r24	; 15
    1f16:	77 9b       	sbis	0x0e, 7	; 14
    1f18:	fe cf       	rjmp	.-4      	; 0x1f16 <spiTransferWord+0x8>
    1f1a:	8f b1       	in	r24, 0x0f	; 15
    1f1c:	2f b9       	out	0x0f, r18	; 15
    1f1e:	77 9b       	sbis	0x0e, 7	; 14
    1f20:	fe cf       	rjmp	.-4      	; 0x1f1e <spiTransferWord+0x10>
    1f22:	2f b1       	in	r18, 0x0f	; 15
    1f24:	99 27       	eor	r25, r25
    1f26:	98 2f       	mov	r25, r24
    1f28:	88 27       	eor	r24, r24
    1f2a:	33 27       	eor	r19, r19
	// send LS byte of given data
	rxData |= (spiTransferByte(data & 0x00FF));

	// return the received data
	return rxData;
}
    1f2c:	82 2b       	or	r24, r18
    1f2e:	93 2b       	or	r25, r19
    1f30:	08 95       	ret

00001f32 <main>:
int main(void);			//main
	
	
int main(void)
{
    1f32:	0f 93       	push	r16
    1f34:	1f 93       	push	r17
    1f36:	cf 93       	push	r28
    1f38:	df 93       	push	r29
    unsigned char  i;
	u08 j=0,m1,h1,ap;
	u16 counter=0;
	initAll();
    1f3a:	0e 94 a6 0d 	call	0x1b4c	; 0x1b4c <initAll>
	DDRC=0xff;
    1f3e:	1f ef       	ldi	r17, 0xFF	; 255
    1f40:	14 bb       	out	0x14, r17	; 20
	sbi(DDRC,LDR_PIN);
    1f42:	a5 9a       	sbi	0x14, 5	; 20
    rprintf("Hai");
    1f44:	86 ea       	ldi	r24, 0xA6	; 166
    1f46:	90 e0       	ldi	r25, 0x00	; 0
    1f48:	9f 93       	push	r25
    1f4a:	8f 93       	push	r24
    1f4c:	01 e0       	ldi	r16, 0x01	; 1
    1f4e:	0f 93       	push	r16
    1f50:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
	//rprintfCRLF();
	//rprintf("Hai");	
	PORTC=0xff;
    1f54:	15 bb       	out	0x15, r17	; 21
	initI2c();
    1f56:	0e 94 ce 05 	call	0xb9c	; 0xb9c <initI2c>
	a2dInit();
    1f5a:	0e 94 09 04 	call	0x812	; 0x812 <a2dInit>
   // rprintf("Hai");

    if(ds1624_check())    
    1f5e:	0e 94 28 05 	call	0xa50	; 0xa50 <ds1624_check>
    1f62:	0f 90       	pop	r0
    1f64:	0f 90       	pop	r0
    1f66:	0f 90       	pop	r0
    1f68:	88 23       	and	r24, r24
    1f6a:	49 f0       	breq	.+18     	; 0x1f7e <main+0x4c>
	{
	 ds1624_config();
    1f6c:	0e 94 ef 04 	call	0x9de	; 0x9de <ds1624_config>
     ds1624_startconvert();
    1f70:	0e 94 0c 05 	call	0xa18	; 0xa18 <ds1624_startconvert>
	 ds1624_readtemp();
    1f74:	0e 94 ab 05 	call	0xb56	; 0xb56 <ds1624_readtemp>
     rprintf("1624 working"); 
    1f78:	89 e9       	ldi	r24, 0x99	; 153
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	02 c0       	rjmp	.+4      	; 0x1f82 <main+0x50>
    }
	else 
	{
     rprintf("failed");
    1f7e:	82 e9       	ldi	r24, 0x92	; 146
    1f80:	90 e0       	ldi	r25, 0x00	; 0
    1f82:	9f 93       	push	r25
    1f84:	8f 93       	push	r24
    1f86:	0f 93       	push	r16
    1f88:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    1f8c:	0f 90       	pop	r0
    1f8e:	0f 90       	pop	r0
    1f90:	0f 90       	pop	r0

    }
	 if(ds1307_check()) 
    1f92:	0e 94 d5 05 	call	0xbaa	; 0xbaa <ds1307_check>
    1f96:	88 23       	and	r24, r24
    1f98:	09 f4       	brne	.+2      	; 0x1f9c <main+0x6a>
    1f9a:	49 c0       	rjmp	.+146    	; 0x202e <main+0xfc>
	 {   
     DS1307_settime(0x51,0x58,0x00);		// Set Time (hh:mm:ss) 
    1f9c:	40 e0       	ldi	r20, 0x00	; 0
    1f9e:	68 e5       	ldi	r22, 0x58	; 88
    1fa0:	81 e5       	ldi	r24, 0x51	; 81
    1fa2:	0e 94 f7 05 	call	0xbee	; 0xbee <DS1307_settime>
     DS1307_setdate(0x23,0x03,0x08);
    1fa6:	48 e0       	ldi	r20, 0x08	; 8
    1fa8:	63 e0       	ldi	r22, 0x03	; 3
    1faa:	83 e2       	ldi	r24, 0x23	; 35
    1fac:	0e 94 15 06 	call	0xc2a	; 0xc2a <DS1307_setdate>
                rprintf("inside dsdate"); 
    1fb0:	84 e8       	ldi	r24, 0x84	; 132
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	9f 93       	push	r25
    1fb6:	8f 93       	push	r24
    1fb8:	11 e0       	ldi	r17, 0x01	; 1
    1fba:	1f 93       	push	r17
    1fbc:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
           rprintf("date:%d",DS1307_get(0x00));
    1fc0:	80 e0       	ldi	r24, 0x00	; 0
    1fc2:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    1fc6:	99 27       	eor	r25, r25
    1fc8:	9f 93       	push	r25
    1fca:	8f 93       	push	r24
    1fcc:	8c e7       	ldi	r24, 0x7C	; 124
    1fce:	90 e0       	ldi	r25, 0x00	; 0
    1fd0:	9f 93       	push	r25
    1fd2:	8f 93       	push	r24
    1fd4:	1f 93       	push	r17
    1fd6:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		   rprintf("mon:%d",DS1307_get(0x01));
    1fda:	81 e0       	ldi	r24, 0x01	; 1
    1fdc:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    1fe0:	99 27       	eor	r25, r25
    1fe2:	9f 93       	push	r25
    1fe4:	8f 93       	push	r24
    1fe6:	85 e7       	ldi	r24, 0x75	; 117
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	9f 93       	push	r25
    1fec:	8f 93       	push	r24
    1fee:	1f 93       	push	r17
    1ff0:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
		   rprintf("year:%d",DS1307_get(0x02));
    1ff4:	82 e0       	ldi	r24, 0x02	; 2
    1ff6:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    1ffa:	99 27       	eor	r25, r25
    1ffc:	9f 93       	push	r25
    1ffe:	8f 93       	push	r24
    2000:	8d e6       	ldi	r24, 0x6D	; 109
    2002:	90 e0       	ldi	r25, 0x00	; 0
    2004:	9f 93       	push	r25
    2006:	8f 93       	push	r24
    2008:	1f 93       	push	r17
    200a:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
     	   
	
     rprintf("1307 working"); 
    200e:	80 e6       	ldi	r24, 0x60	; 96
    2010:	90 e0       	ldi	r25, 0x00	; 0
    2012:	9f 93       	push	r25
    2014:	8f 93       	push	r24
    2016:	1f 93       	push	r17
    2018:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    201c:	8d b7       	in	r24, 0x3d	; 61
    201e:	9e b7       	in	r25, 0x3e	; 62
    2020:	45 96       	adiw	r24, 0x15	; 21
    2022:	0f b6       	in	r0, 0x3f	; 63
    2024:	f8 94       	cli
    2026:	9e bf       	out	0x3e, r25	; 62
    2028:	0f be       	out	0x3f, r0	; 63
    202a:	8d bf       	out	0x3d, r24	; 61
    202c:	0b c0       	rjmp	.+22     	; 0x2044 <main+0x112>
	 }
	 else 
     rprintf("1307 failed");
    202e:	84 e5       	ldi	r24, 0x54	; 84
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	9f 93       	push	r25
    2034:	8f 93       	push	r24
    2036:	81 e0       	ldi	r24, 0x01	; 1
    2038:	8f 93       	push	r24
    203a:	0e 94 ce 08 	call	0x119c	; 0x119c <rprintf1RamRom>
    203e:	0f 90       	pop	r0
    2040:	0f 90       	pop	r0
    2042:	0f 90       	pop	r0

    a2dInit();
    2044:	0e 94 09 04 	call	0x812	; 0x812 <a2dInit>
    2048:	86 b1       	in	r24, 0x06	; 6
    204a:	88 7f       	andi	r24, 0xF8	; 248
    204c:	87 60       	ori	r24, 0x07	; 7
    204e:	86 b9       	out	0x06, r24	; 6
	a2dSetPrescaler(ADC_PRESCALE_DIV128);
	a2dSetReference(ADC_REFERENCE_AVCC);
    2050:	81 e0       	ldi	r24, 0x01	; 1
    2052:	0e 94 00 04 	call	0x800	; 0x800 <a2dSetReference>

//rprintf("Hai");
          	//Set Date (dd/mm/yy) 

//rprintf("Hai");
	    rfTxInfo.length = 5;
    2056:	85 e0       	ldi	r24, 0x05	; 5
    2058:	80 93 5f 02 	sts	0x025F, r24
        rfTxInfo.ackRequest = TRUE;
    205c:	8f ef       	ldi	r24, 0xFF	; 255
    205e:	80 93 62 02 	sts	0x0262, r24
        rfTxInfo.pPayload = pTxBuffer;
    2062:	8d e6       	ldi	r24, 0x6D	; 109
    2064:	92 e0       	ldi	r25, 0x02	; 2
    2066:	90 93 61 02 	sts	0x0261, r25
    206a:	80 93 60 02 	sts	0x0260, r24
        rfRxInfo.pPayload = pRxBuffer;
    206e:	87 ed       	ldi	r24, 0xD7	; 215
    2070:	91 e0       	ldi	r25, 0x01	; 1
    2072:	90 93 d1 01 	sts	0x01D1, r25
    2076:	80 93 d0 01 	sts	0x01D0, r24
	basicRfReceiveOn();
    207a:	0e 94 a0 08 	call	0x1140	; 0x1140 <basicRfReceiveOn>

	// so we can receive analog signals
	DDRA = 0x00;
    207e:	1a ba       	out	0x1a, r1	; 26
	// make sure pull-up resistors are turned off
	PORTA = 0x00;
    2080:	1b ba       	out	0x1b, r1	; 27
    2082:	86 b1       	in	r24, 0x06	; 6
    2084:	88 7f       	andi	r24, 0xF8	; 248
    2086:	87 60       	ori	r24, 0x07	; 7
    2088:	86 b9       	out	0x06, r24	; 6

	a2dSetPrescaler(ADC_PRESCALE_DIV128);

	// set the a2d reference
	// - the reference is the voltage against which a2d measurements are made
	// - other allowed reference values can be found in a2d.h
	a2dSetReference(ADC_REFERENCE_AVCC);
    208a:	81 e0       	ldi	r24, 0x01	; 1
    208c:	0e 94 00 04 	call	0x800	; 0x800 <a2dSetReference>
	DISABLE_LDR();
    2090:	ad 9a       	sbi	0x15, 5	; 21
    2092:	c0 e0       	ldi	r28, 0x00	; 0
    2094:	d0 e0       	ldi	r29, 0x00	; 0
	while(1)
	{
        for(counter=0;counter<0xffff;counter++)
		{
       	   if(counter==0)
    2096:	20 97       	sbiw	r28, 0x00	; 0
    2098:	09 f0       	breq	.+2      	; 0x209c <main+0x16a>
    209a:	8c c0       	rjmp	.+280    	; 0x21b4 <main+0x282>
		   {
 
				m1=DS1307_get(0x01);
    209c:	81 e0       	ldi	r24, 0x01	; 1
    209e:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>
    20a2:	18 2f       	mov	r17, r24
				h1=DS1307_get(0x02); 
    20a4:	82 e0       	ldi	r24, 0x02	; 2
    20a6:	0e 94 9e 06 	call	0xd3c	; 0xd3c <DS1307_get>

				ap=(h1&0x20)?1:0;
    20aa:	48 2f       	mov	r20, r24
    20ac:	55 27       	eor	r21, r21
    20ae:	9a 01       	movw	r18, r20
    20b0:	95 e0       	ldi	r25, 0x05	; 5
    20b2:	36 95       	lsr	r19
    20b4:	27 95       	ror	r18
    20b6:	9a 95       	dec	r25
    20b8:	e1 f7       	brne	.-8      	; 0x20b2 <main+0x180>
    20ba:	e2 2f       	mov	r30, r18
    20bc:	e1 70       	andi	r30, 0x01	; 1
				m1=((m1&0xf0)>>4)*10  + (m1&0x0f);
    20be:	21 2f       	mov	r18, r17
    20c0:	33 27       	eor	r19, r19
    20c2:	04 e0       	ldi	r16, 0x04	; 4
    20c4:	36 95       	lsr	r19
    20c6:	27 95       	ror	r18
    20c8:	0a 95       	dec	r16
    20ca:	e1 f7       	brne	.-8      	; 0x20c4 <main+0x192>
    20cc:	b9 01       	movw	r22, r18
    20ce:	b3 e0       	ldi	r27, 0x03	; 3
    20d0:	66 0f       	add	r22, r22
    20d2:	77 1f       	adc	r23, r23
    20d4:	ba 95       	dec	r27
    20d6:	e1 f7       	brne	.-8      	; 0x20d0 <main+0x19e>
    20d8:	22 0f       	add	r18, r18
    20da:	33 1f       	adc	r19, r19
    20dc:	26 0f       	add	r18, r22
    20de:	37 1f       	adc	r19, r23
    20e0:	1f 70       	andi	r17, 0x0F	; 15
    20e2:	12 0f       	add	r17, r18
				h1=((h1&0x10)>>4)*10  + (h1&0x0f);
    20e4:	40 71       	andi	r20, 0x10	; 16
    20e6:	50 70       	andi	r21, 0x00	; 0
    20e8:	f4 e0       	ldi	r31, 0x04	; 4
    20ea:	55 95       	asr	r21
    20ec:	47 95       	ror	r20
    20ee:	fa 95       	dec	r31
    20f0:	e1 f7       	brne	.-8      	; 0x20ea <main+0x1b8>
    20f2:	9a 01       	movw	r18, r20
    20f4:	73 e0       	ldi	r23, 0x03	; 3
    20f6:	22 0f       	add	r18, r18
    20f8:	33 1f       	adc	r19, r19
    20fa:	7a 95       	dec	r23
    20fc:	e1 f7       	brne	.-8      	; 0x20f6 <main+0x1c4>
    20fe:	44 0f       	add	r20, r20
    2100:	55 1f       	adc	r21, r21
    2102:	42 0f       	add	r20, r18
    2104:	53 1f       	adc	r21, r19
    2106:	98 2f       	mov	r25, r24
    2108:	9f 70       	andi	r25, 0x0F	; 15
    210a:	94 0f       	add	r25, r20

				//rprintf("TIme : %d %d %d(%d,%d)",h1,m1,ap,nap11,fap11);


		    if(nm==m1   && nh==h1  && ap==nap11)
    210c:	80 91 d6 01 	lds	r24, 0x01D6
    2110:	81 17       	cp	r24, r17
    2112:	29 f5       	brne	.+74     	; 0x215e <main+0x22c>
    2114:	80 91 5a 02 	lds	r24, 0x025A
    2118:	89 17       	cp	r24, r25
    211a:	09 f5       	brne	.+66     	; 0x215e <main+0x22c>
    211c:	80 91 57 02 	lds	r24, 0x0257
    2120:	e8 17       	cp	r30, r24
    2122:	e9 f4       	brne	.+58     	; 0x215e <main+0x22c>
    2124:	80 91 42 01 	lds	r24, 0x0142
    2128:	88 23       	and	r24, r24
    212a:	e1 f3       	breq	.-8      	; 0x2124 <main+0x1f2>
    212c:	85 e5       	ldi	r24, 0x55	; 85
    212e:	8c b9       	out	0x0c, r24	; 12
    2130:	10 92 42 01 	sts	0x0142, r1
    2134:	80 91 42 01 	lds	r24, 0x0142
    2138:	88 23       	and	r24, r24
    213a:	e1 f3       	breq	.-8      	; 0x2134 <main+0x202>
    213c:	8a ea       	ldi	r24, 0xAA	; 170
    213e:	8c b9       	out	0x0c, r24	; 12
    2140:	10 92 42 01 	sts	0x0142, r1
    2144:	80 91 42 01 	lds	r24, 0x0142
    2148:	88 23       	and	r24, r24
    214a:	e1 f3       	breq	.-8      	; 0x2144 <main+0x212>
    214c:	81 e0       	ldi	r24, 0x01	; 1
    214e:	8c b9       	out	0x0c, r24	; 12
    2150:	10 92 42 01 	sts	0x0142, r1
    2154:	80 91 42 01 	lds	r24, 0x0142
    2158:	88 23       	and	r24, r24
    215a:	e1 f3       	breq	.-8      	; 0x2154 <main+0x222>
    215c:	27 c0       	rjmp	.+78     	; 0x21ac <main+0x27a>
			{
			   	  uartSendByte(0x55);
       	          uartSendByte(0xaa);
				  uartSendByte(1);
  				  uartSendByte(0xff);


			}
			else if(fm==m1   && fh==h1 && ap==fap11)
    215e:	80 91 c9 01 	lds	r24, 0x01C9
    2162:	81 17       	cp	r24, r17
    2164:	39 f5       	brne	.+78     	; 0x21b4 <main+0x282>
    2166:	80 91 41 01 	lds	r24, 0x0141
    216a:	89 17       	cp	r24, r25
    216c:	19 f5       	brne	.+70     	; 0x21b4 <main+0x282>
    216e:	80 91 58 02 	lds	r24, 0x0258
    2172:	e8 17       	cp	r30, r24
    2174:	f9 f4       	brne	.+62     	; 0x21b4 <main+0x282>
    2176:	80 91 42 01 	lds	r24, 0x0142
    217a:	88 23       	and	r24, r24
    217c:	e1 f3       	breq	.-8      	; 0x2176 <main+0x244>
    217e:	85 e5       	ldi	r24, 0x55	; 85
    2180:	8c b9       	out	0x0c, r24	; 12
    2182:	10 92 42 01 	sts	0x0142, r1
    2186:	80 91 42 01 	lds	r24, 0x0142
    218a:	88 23       	and	r24, r24
    218c:	e1 f3       	breq	.-8      	; 0x2186 <main+0x254>
    218e:	8a ea       	ldi	r24, 0xAA	; 170
    2190:	8c b9       	out	0x0c, r24	; 12
    2192:	10 92 42 01 	sts	0x0142, r1
    2196:	80 91 42 01 	lds	r24, 0x0142
    219a:	88 23       	and	r24, r24
    219c:	e1 f3       	breq	.-8      	; 0x2196 <main+0x264>
    219e:	1c b8       	out	0x0c, r1	; 12
    21a0:	10 92 42 01 	sts	0x0142, r1
    21a4:	80 91 42 01 	lds	r24, 0x0142
    21a8:	88 23       	and	r24, r24
    21aa:	e1 f3       	breq	.-8      	; 0x21a4 <main+0x272>
    21ac:	8f ef       	ldi	r24, 0xFF	; 255
    21ae:	8c b9       	out	0x0c, r24	; 12
    21b0:	10 92 42 01 	sts	0x0142, r1
			{
			   	  uartSendByte(0x55);
       	          uartSendByte(0xaa);
				  uartSendByte(0);
				  uartSendByte(0xff);

			}


           }
	
	/*	    j=a2dConvert8bit(4);
	         //j=;
			 j=(255-j)*100/255;
             //j='a';
	  packet.payload[0]=j;
      packet.payload[1]=LIGHT;
	  if(nwkpacketsend(UP,0x1235,0x1233,0x02,0x1232));
	   // rprintf("SUCCESS");
      else;
	   // rprintf("Immediate Destination Error");
		for(i=0;i<10;i++)
           _delay_ms(100);*/

	            if(flag==1)
    21b4:	80 91 72 00 	lds	r24, 0x0072
    21b8:	81 30       	cpi	r24, 0x01	; 1
    21ba:	21 f4       	brne	.+8      	; 0x21c4 <main+0x292>
			  {
			  //for(i=0;i<rfSettings.pRxInfo->length;i++)
	           //rprintfu08(rfSettings.pRxInfo->pPayload[i]);
               nwkpacketrec();
    21bc:	0e 94 2f 0c 	call	0x185e	; 0x185e <nwkpacketrec>
               
			   flag=0;
    21c0:	10 92 72 00 	sts	0x0072, r1
    21c4:	21 96       	adiw	r28, 0x01	; 1
    21c6:	9f ef       	ldi	r25, 0xFF	; 255
    21c8:	cf 3f       	cpi	r28, 0xFF	; 255
    21ca:	d9 07       	cpc	r29, r25
    21cc:	09 f0       	breq	.+2      	; 0x21d0 <main+0x29e>
    21ce:	63 cf       	rjmp	.-314    	; 0x2096 <main+0x164>
    21d0:	60 cf       	rjmp	.-320    	; 0x2092 <main+0x160>

000021d2 <initUart>:
    21d2:	0e 94 6e 02 	call	0x4dc	; 0x4dc <uartInit>
    21d6:	8b ee       	ldi	r24, 0xEB	; 235
    21d8:	90 e0       	ldi	r25, 0x00	; 0
    21da:	90 93 f6 00 	sts	0x00F6, r25
    21de:	80 93 f5 00 	sts	0x00F5, r24
    21e2:	60 e6       	ldi	r22, 0x60	; 96
    21e4:	79 e0       	ldi	r23, 0x09	; 9
    21e6:	80 e0       	ldi	r24, 0x00	; 0
    21e8:	90 e0       	ldi	r25, 0x00	; 0
    21ea:	0e 94 cb 00 	call	0x196	; 0x196 <uartSetBaudRate>
    21ee:	08 95       	ret

000021f0 <strcpy>:
    21f0:	fb 01       	movw	r30, r22
    21f2:	dc 01       	movw	r26, r24
    21f4:	01 90       	ld	r0, Z+
    21f6:	0d 92       	st	X+, r0
    21f8:	00 20       	and	r0, r0
    21fa:	e1 f7       	brne	.-8      	; 0x21f4 <strcpy+0x4>
    21fc:	08 95       	ret

000021fe <__udivmodhi4>:
    21fe:	aa 1b       	sub	r26, r26
    2200:	bb 1b       	sub	r27, r27
    2202:	51 e1       	ldi	r21, 0x11	; 17
    2204:	07 c0       	rjmp	.+14     	; 0x2214 <__udivmodhi4_ep>

00002206 <__udivmodhi4_loop>:
    2206:	aa 1f       	adc	r26, r26
    2208:	bb 1f       	adc	r27, r27
    220a:	a6 17       	cp	r26, r22
    220c:	b7 07       	cpc	r27, r23
    220e:	10 f0       	brcs	.+4      	; 0x2214 <__udivmodhi4_ep>
    2210:	a6 1b       	sub	r26, r22
    2212:	b7 0b       	sbc	r27, r23

00002214 <__udivmodhi4_ep>:
    2214:	88 1f       	adc	r24, r24
    2216:	99 1f       	adc	r25, r25
    2218:	5a 95       	dec	r21
    221a:	a9 f7       	brne	.-22     	; 0x2206 <__udivmodhi4_loop>
    221c:	80 95       	com	r24
    221e:	90 95       	com	r25
    2220:	bc 01       	movw	r22, r24
    2222:	cd 01       	movw	r24, r26
    2224:	08 95       	ret

00002226 <__divmodhi4>:
    2226:	97 fb       	bst	r25, 7
    2228:	09 2e       	mov	r0, r25
    222a:	07 26       	eor	r0, r23
    222c:	0a d0       	rcall	.+20     	; 0x2242 <__divmodhi4_neg1>
    222e:	77 fd       	sbrc	r23, 7
    2230:	04 d0       	rcall	.+8      	; 0x223a <__divmodhi4_neg2>
    2232:	e5 df       	rcall	.-54     	; 0x21fe <__udivmodhi4>
    2234:	06 d0       	rcall	.+12     	; 0x2242 <__divmodhi4_neg1>
    2236:	00 20       	and	r0, r0
    2238:	1a f4       	brpl	.+6      	; 0x2240 <__divmodhi4_exit>

0000223a <__divmodhi4_neg2>:
    223a:	70 95       	com	r23
    223c:	61 95       	neg	r22
    223e:	7f 4f       	sbci	r23, 0xFF	; 255

00002240 <__divmodhi4_exit>:
    2240:	08 95       	ret

00002242 <__divmodhi4_neg1>:
    2242:	f6 f7       	brtc	.-4      	; 0x2240 <__divmodhi4_exit>
    2244:	90 95       	com	r25
    2246:	81 95       	neg	r24
    2248:	9f 4f       	sbci	r25, 0xFF	; 255
    224a:	08 95       	ret

0000224c <__udivmodsi4>:
    224c:	a1 e2       	ldi	r26, 0x21	; 33
    224e:	1a 2e       	mov	r1, r26
    2250:	aa 1b       	sub	r26, r26
    2252:	bb 1b       	sub	r27, r27
    2254:	fd 01       	movw	r30, r26
    2256:	0d c0       	rjmp	.+26     	; 0x2272 <__udivmodsi4_ep>

00002258 <__udivmodsi4_loop>:
    2258:	aa 1f       	adc	r26, r26
    225a:	bb 1f       	adc	r27, r27
    225c:	ee 1f       	adc	r30, r30
    225e:	ff 1f       	adc	r31, r31
    2260:	a2 17       	cp	r26, r18
    2262:	b3 07       	cpc	r27, r19
    2264:	e4 07       	cpc	r30, r20
    2266:	f5 07       	cpc	r31, r21
    2268:	20 f0       	brcs	.+8      	; 0x2272 <__udivmodsi4_ep>
    226a:	a2 1b       	sub	r26, r18
    226c:	b3 0b       	sbc	r27, r19
    226e:	e4 0b       	sbc	r30, r20
    2270:	f5 0b       	sbc	r31, r21

00002272 <__udivmodsi4_ep>:
    2272:	66 1f       	adc	r22, r22
    2274:	77 1f       	adc	r23, r23
    2276:	88 1f       	adc	r24, r24
    2278:	99 1f       	adc	r25, r25
    227a:	1a 94       	dec	r1
    227c:	69 f7       	brne	.-38     	; 0x2258 <__udivmodsi4_loop>
    227e:	60 95       	com	r22
    2280:	70 95       	com	r23
    2282:	80 95       	com	r24
    2284:	90 95       	com	r25
    2286:	9b 01       	movw	r18, r22
    2288:	ac 01       	movw	r20, r24
    228a:	bd 01       	movw	r22, r26
    228c:	cf 01       	movw	r24, r30
    228e:	08 95       	ret

00002290 <_exit>:
    2290:	ff cf       	rjmp	.-2      	; 0x2290 <_exit>
