Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 16 21:34:22 2023
| Host         : DESKTOP-JP2R5GF running 64-bit major release  (build 9200)
| Command      : report_methodology -file sys_top_wrapper_methodology_drc_routed.rpt -pb sys_top_wrapper_methodology_drc_routed.pb -rpx sys_top_wrapper_methodology_drc_routed.rpx
| Design       : sys_top_wrapper
| Device       : xczu17eg-ffvc1760-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 453
+-----------+------------------+-------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                 | Violations |
+-----------+------------------+-------------------------------------------------------------+------------+
| TIMING-3  | Critical Warning | Invalid primary clock on Clock Modifying Block              | 17         |
| TIMING-6  | Critical Warning | No common primary clock between related clocks              | 6          |
| TIMING-7  | Critical Warning | No common node between related clocks                       | 6          |
| TIMING-36 | Critical Warning | Invalid Generated Clock due to missing edge propagation     | 8          |
| BSCK-11   | Warning          | OSERDESE3_parallel_clock_nets                               | 84         |
| LUTAR-1   | Warning          | LUT drives async reset alert                                | 122        |
| NTCN-1    | Warning          | Net not driven by global clock buffer                       | 16         |
| PDRC-204  | Warning          | IDELAYCTRL not needed for only COUNT delays                 | 4          |
| TIMING-9  | Warning          | Unknown CDC Logic                                           | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                            | 1          |
| TIMING-18 | Warning          | Missing input or output delay                               | 48         |
| TIMING-20 | Warning          | Non-clocked latch                                           | 32         |
| TIMING-24 | Warning          | Overridden Max delay datapath only                          | 42         |
| TIMING-28 | Warning          | Auto-derived clock referenced by a timing constraint        | 4          |
| TIMING-30 | Warning          | Sub-optimal master source pin selection for generated clock | 8          |
| XDCB-2    | Warning          | Clock defined on multiple objects                           | 1          |
| XDCH-1    | Warning          | Hold option missing in multicycle path constraint           | 8          |
| XDCH-2    | Warning          | Same min and max delay values on IO port                    | 36         |
| CLKC-5    | Advisory         | BUFGCE with constant CE has BUFG driver                     | 1          |
| CLKC-30   | Advisory         | MMCME4 not driven by IO has BUFG in feedback loop           | 4          |
| CLKC-56   | Advisory         | MMCME4 with global clock driver has no LOC                  | 4          |
+-----------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-3#1 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#2 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#3 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#4 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#5 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#6 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#7 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#8 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#9 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#10 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#11 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#12 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#13 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#14 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#15 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#16 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#17 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O is created on the output pin or net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O of a Clock Modifying Block
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks nand_ch0_fabric_clk and nand_ch0_dqs_as_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks nand_ch0_fabric_clk] -to [get_clocks nand_ch0_dqs_as_clk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks nand_ch1_fabric_clk and nand_ch1_dqs_as_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks nand_ch1_fabric_clk] -to [get_clocks nand_ch1_dqs_as_clk]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks nand_ch2_fabric_clk and nand_ch2_dqs_as_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks nand_ch2_fabric_clk] -to [get_clocks nand_ch2_dqs_as_clk]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks nand_ch3_fabric_clk and nand_ch3_dqs_as_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks nand_ch3_fabric_clk] -to [get_clocks nand_ch3_dqs_as_clk]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks pll_bank12_nand_phy_clk and nand_ch2_dqs_as_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_bank12_nand_phy_clk] -to [get_clocks nand_ch2_dqs_as_clk]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks pll_bank13_nand_phy_clk and nand_ch3_dqs_as_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_bank13_nand_phy_clk] -to [get_clocks nand_ch3_dqs_as_clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks nand_ch0_fabric_clk and nand_ch0_dqs_as_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks nand_ch0_fabric_clk] -to [get_clocks nand_ch0_dqs_as_clk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks nand_ch1_fabric_clk and nand_ch1_dqs_as_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks nand_ch1_fabric_clk] -to [get_clocks nand_ch1_dqs_as_clk]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks nand_ch2_fabric_clk and nand_ch2_dqs_as_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks nand_ch2_fabric_clk] -to [get_clocks nand_ch2_dqs_as_clk]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks nand_ch3_fabric_clk and nand_ch3_dqs_as_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks nand_ch3_fabric_clk] -to [get_clocks nand_ch3_dqs_as_clk]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks pll_bank12_nand_phy_clk and nand_ch2_dqs_as_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_bank12_nand_phy_clk] -to [get_clocks nand_ch2_dqs_as_clk]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks pll_bank13_nand_phy_clk and nand_ch3_dqs_as_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_bank13_nand_phy_clk] -to [get_clocks nand_ch3_dqs_as_clk]
Related violations: <none>

TIMING-36#1 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_pl_0 to generated clock nand_ch0_fabric_clk
Related violations: <none>

TIMING-36#2 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_pl_0 to generated clock nand_ch1_fabric_clk
Related violations: <none>

TIMING-36#3 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_pl_0 to generated clock nand_ch2_fabric_clk
Related violations: <none>

TIMING-36#4 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_pl_0 to generated clock nand_ch3_fabric_clk
Related violations: <none>

TIMING-36#5 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_pl_0 to generated clock pll_bank10_nand_phy_clk
Related violations: <none>

TIMING-36#6 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_pl_0 to generated clock pll_bank11_nand_phy_clk
Related violations: <none>

TIMING-36#7 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_pl_0 to generated clock pll_bank12_nand_phy_clk
Related violations: <none>

TIMING-36#8 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_pl_0 to generated clock pll_bank13_nand_phy_clk
Related violations: <none>

BSCK-11#1 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#2 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#3 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#4 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#5 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#6 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#7 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#8 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#9 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#10 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#11 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#12 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#13 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#14 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#15 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#16 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#17 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#18 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#19 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#20 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#21 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLK (driver: sys_top_i/pll_bank10/inst/clkout1_buf) and sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLKDIV (driver: sys_top_i/pll_bank10/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#22 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#23 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#24 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#25 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#26 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#27 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#28 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#29 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#30 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#31 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#32 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#33 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#34 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#35 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#36 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#37 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#38 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#39 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#40 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#41 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#42 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLK (driver: sys_top_i/pll_bank11/inst/clkout1_buf) and sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLKDIV (driver: sys_top_i/pll_bank11/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#43 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#44 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#45 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#46 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#47 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#48 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#49 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#50 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#51 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#52 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#53 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#54 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#55 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#56 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#57 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#58 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#59 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#60 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#61 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#62 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#63 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLK (driver: sys_top_i/pll_bank12/inst/clkout1_buf) and sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLKDIV (driver: sys_top_i/pll_bank12/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#64 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#65 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#66 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#67 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#68 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#69 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#70 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#71 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#72 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#73 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#74 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#75 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#76 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#77 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#78 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#79 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#80 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#81 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#82 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#83 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_REOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-11#84 Warning
OSERDESE3_parallel_clock_nets  
OSERDESE3 cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES has sub-optimal clocking topology for pins sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLK (driver: sys_top_i/pll_bank13/inst/clkout1_buf) and sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/CLKDIV (driver: sys_top_i/pll_bank13/inst/clkout2_buf). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the OSERDESE3 CLKDIV pin.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR, sys_top_i/gpic_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR, sys_top_i/gpic_0_sub_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/sys_top_auto_us_LUT2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/sys_top_auto_us52_LUT2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/sys_top_auto_us104_LUT2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s02_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/sys_top_auto_us156_LUT2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, sys_top_i/hpic_0/s03_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/sys_top_nvme_ct2_LUT3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/bufg_gt_userclk_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/pipe_tx_rate_ff[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/pipe_tx_rate_ff_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/pipe_tx_rate_ff_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/speed_change_in_progress_reg/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/as_mac_in_detect_ff1_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/as_mac_in_detect_ff_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/as_mac_in_detect_user_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/user_lnk_up_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/user_lnk_up_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/user_reset_reg/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/cfg_vf_flr_func_num_reg[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/i___2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq1tdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq1tdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq1tdbl_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq1tdbl_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq1tdbl_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq1tdbl_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq1tdbl_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq1tdbl_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/i___3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq2tdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq2tdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq2tdbl_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq2tdbl_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq2tdbl_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq2tdbl_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq2tdbl_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq2tdbl_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/i___4, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq3tdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq3tdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq3tdbl_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq3tdbl_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq3tdbl_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq3tdbl_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq3tdbl_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq3tdbl_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/i___5, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq4tdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq4tdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq4tdbl_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq4tdbl_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq4tdbl_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq4tdbl_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq4tdbl_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq4tdbl_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/i___6, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/i___7, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq6tdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq6tdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq6tdbl_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq6tdbl_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq6tdbl_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq6tdbl_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq6tdbl_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq6tdbl_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/i___8, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq7tdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq7tdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq7tdbl_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq7tdbl_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq7tdbl_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq7tdbl_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq7tdbl_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq7tdbl_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/i___9, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq8tdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq8tdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq8tdbl_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq8tdbl_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq8tdbl_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq8tdbl_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq8tdbl_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq8tdbl_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/sys_top_nvme_ct265_LUT2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst1/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/sys_top_nvme_ct265_LUT2_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst2/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq2hdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq2hdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq2hdbl_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/sys_top_nvme_ct265_LUT2_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst3/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq3hdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq3hdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq3hdbl_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/sys_top_nvme_ct265_LUT2_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst4/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq4hdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq4hdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq4hdbl_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/sys_top_nvme_ct265_LUT2_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst5/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq5hdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq5hdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq5hdbl_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/sys_top_nvme_ct265_LUT2_5, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst6/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq6hdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq6hdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq6hdbl_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/sys_top_nvme_ct265_LUT2_6, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst7/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq7hdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq7hdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq7hdbl_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/sys_top_nvme_ct265_LUT2_7, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst8/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq8hdbl_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq8hdbl_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq8hdbl_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/pcie4_uscale_plus_0_i_i_693, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_io_sq1_head_ptr[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq1_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq1_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq1_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq1_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq1_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq1_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq1_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq1_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq1_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq1_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq1_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq1_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq1_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq1_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq1_head_ptr_reg[6]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_io_sq2_head_ptr[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq2_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq2_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq2_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq2_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq2_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq2_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq2_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq2_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq2_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq2_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq2_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq2_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq2_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq2_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq2_head_ptr_reg[6]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_io_sq3_head_ptr[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq3_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq3_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq3_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq3_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq3_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq3_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq3_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq3_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[6]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_io_sq4_head_ptr[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq4_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq4_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq4_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq4_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq4_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq4_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq4_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq4_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq4_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq4_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq4_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq4_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq4_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq4_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq4_head_ptr_reg[6]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_io_sq5_head_ptr[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq5_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq5_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq5_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq5_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq5_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq5_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq5_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq5_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[6]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_io_sq6_head_ptr[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq6_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq6_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq6_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq6_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq6_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq6_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq6_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq6_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq6_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq6_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq6_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq6_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq6_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq6_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq6_head_ptr_reg[6]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_io_sq7_head_ptr[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq7_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq7_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq7_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq7_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq7_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq7_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq7_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq7_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq7_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq7_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq7_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq7_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq7_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq7_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq7_head_ptr_reg[6]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_io_sq8_head_ptr[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq8_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq8_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq8_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq8_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq8_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq8_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq8_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_io_sq8_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq8_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq8_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq8_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq8_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq8_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq8_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq8_head_ptr_reg[6]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/sys_rst_inst0/sys_top_nvme_ct294_LUT2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/cur_wr_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/cur_wr_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_sync_addr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_sync_addr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_sync_addr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_sync_addr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_sync_addr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_data_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_data_reg[2]/CLR (the first 15 of 2122 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/sys_rst_inst0/sys_top_nvme_ct294_LUT2_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/cur_rd_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/cur_rd_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_p1_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_p1_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_p1_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_p1_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_p1_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_sync_data_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_sync_data_reg[2]/CLR (the first 15 of 52 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/sys_rst_inst0/sys_top_nvme_ct294_LUT2_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/cur_state_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/cur_state_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/cur_state_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/r_cq_msi_irq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/nvme_irq_inst0/nvme_irq_handler_inst0/nvme_cq_check_inst0/cur_state_reg[0]/PRE, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_admin_cq_tail_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_admin_cq_tail_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_admin_cq_tail_ptr_reg[2]/CLR (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell sys_top_i/nvme_ctrl_0/inst/user_top_inst0/sys_rst_inst0/sys_top_nvme_ct294_LUT2_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_admin_sq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_admin_sq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_admin_sq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_admin_sq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_admin_sq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_admin_sq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_admin_sq_head_ptr_reg[6]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_recv_inst0/r_admin_sq_head_ptr_reg[7]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_admin_sq_head_ptr_reg[0]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_admin_sq_head_ptr_reg[1]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_admin_sq_head_ptr_reg[2]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_admin_sq_head_ptr_reg[3]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_admin_sq_head_ptr_reg[4]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_admin_sq_head_ptr_reg[5]/CLR, sys_top_i/nvme_ctrl_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_admin_sq_head_ptr_reg[6]/CLR (the first 15 of 24 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/Inst_DQINFIFO16x16_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PIR/rReadyBusyCDCBuf0[7]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL_REPLICATED_0/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_POR/Inst_DQSOSERDES_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/RST, sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/RST (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/xpm_cdc_async_rst_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PIR/rReadyBusyCDCBuf0[7]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL_REPLICATED_0/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_POR/Inst_DQSOSERDES_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/RST, sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/RST (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_2/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/xpm_cdc_async_rst_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_2/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PIR/rReadyBusyCDCBuf0[7]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL_REPLICATED_0/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_2/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_POR/Inst_DQSOSERDES_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/RST, sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/RST (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_3/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/Inst_DQINFIFO16x16_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_3/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PIR/rReadyBusyCDCBuf0[7]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL_REPLICATED_0/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell sys_top_i/v2nfc_3/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_POR/Inst_DQSOSERDES_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/RST, sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/RST (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

NTCN-1#1 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#2 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#3 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#4 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#5 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#6 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#7 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#8 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#9 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#10 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#11 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#12 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#13 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#14 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#15 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

NTCN-1#16 Warning
Net not driven by global clock buffer  
Net sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] is assigned constraint CLOCK_DELAY_GROUP 'group_i0' and is not driven by a global clock buffer. Instead the driver is GTHE4_CHANNEL cell sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST. This could potentially cause timing issues because of increased skew between synchronous clocks. The CLOCK_DELAY_GROUP should be assigned to the net segments directly driven by the global clock buffers that require their trees to be balanced. Please check your constraints for correctness.
Related violations: <none>

PDRC-204#1 Warning
IDELAYCTRL not needed for only COUNT delays  
The IDELAYCTRL cell sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL is associated with IDELAY and ODELAY cells which only have DELAY_FORMAT of COUNT. The IDELAYCTRL is not needed and will consume extra power.
Related violations: <none>

PDRC-204#2 Warning
IDELAYCTRL not needed for only COUNT delays  
The IDELAYCTRL cell sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL is associated with IDELAY and ODELAY cells which only have DELAY_FORMAT of COUNT. The IDELAYCTRL is not needed and will consume extra power.
Related violations: <none>

PDRC-204#3 Warning
IDELAYCTRL not needed for only COUNT delays  
The IDELAYCTRL cell sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL is associated with IDELAY and ODELAY cells which only have DELAY_FORMAT of COUNT. The IDELAYCTRL is not needed and will consume extra power.
Related violations: <none>

PDRC-204#4 Warning
IDELAYCTRL not needed for only COUNT delays  
The IDELAYCTRL cell sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL is associated with IDELAY and ODELAY cells which only have DELAY_FORMAT of COUNT. The IDELAYCTRL is not needed and will consume extra power.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on nand_if_0_nand_rb[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on nand_if_0_nand_rb[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on nand_if_0_nand_rb[2] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on nand_if_0_nand_rb[3] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on nand_if_0_nand_rb[4] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on nand_if_0_nand_rb[5] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on nand_if_0_nand_rb[6] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on nand_if_0_nand_rb[7] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on nand_if_1_nand_rb[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on nand_if_1_nand_rb[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on nand_if_1_nand_rb[2] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on nand_if_1_nand_rb[3] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on nand_if_1_nand_rb[4] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on nand_if_1_nand_rb[5] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on nand_if_1_nand_rb[6] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on nand_if_1_nand_rb[7] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_dq[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_dq[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_dq[2] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_dq[3] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_dq[4] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_dq[5] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_dq[6] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_dq[7] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_rb[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_rb[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_rb[2] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_rb[3] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_rb[4] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_rb[5] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_rb[6] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on nand_if_2_nand_rb[7] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_dq[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_dq[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_dq[2] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_dq[3] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_dq[4] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_dq[5] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_dq[6] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_dq[7] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_rb[0] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_rb[1] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_rb[2] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_rb[3] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_rb[4] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_rb[5] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_rb[6] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on nand_if_3_nand_rb[7] relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[0] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[10] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[11] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[12] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[13] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[14] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[15] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[16] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[17] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[18] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[19] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[1] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[20] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[21] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[22] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[23] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[24] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[25] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[26] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[27] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[28] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[29] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[2] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[30] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[31] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[3] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[4] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[5] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[6] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[7] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[8] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[9] cannot be properly analyzed as its control pin sys_top_i/nvme_ctrl_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_nvme_reg_rdata_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 235 in the Timing Constraints window in Vivado IDE) between clocks nand_ch0_dqs_as_clk and nand_ch0_fabric_clk overrides a set_max_delay -datapath_only (position 729). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 238 in the Timing Constraints window in Vivado IDE) between clocks nand_ch3_dqs_as_clk and nand_ch3_fabric_clk overrides a set_max_delay -datapath_only (position 737). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch0_fabric_clk overrides a set_max_delay -datapath_only (position 647). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch0_fabric_clk overrides a set_max_delay -datapath_only (position 651). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch0_fabric_clk overrides a set_max_delay -datapath_only (position 653). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch0_fabric_clk overrides a set_max_delay -datapath_only (position 659). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch0_fabric_clk overrides a set_max_delay -datapath_only (position 665). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch1_fabric_clk overrides a set_max_delay -datapath_only (position 667). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch1_fabric_clk overrides a set_max_delay -datapath_only (position 671). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch1_fabric_clk overrides a set_max_delay -datapath_only (position 673). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch1_fabric_clk overrides a set_max_delay -datapath_only (position 679). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch1_fabric_clk overrides a set_max_delay -datapath_only (position 685). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#13 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch2_fabric_clk overrides a set_max_delay -datapath_only (position 687). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#14 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch2_fabric_clk overrides a set_max_delay -datapath_only (position 691). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#15 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch2_fabric_clk overrides a set_max_delay -datapath_only (position 693). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#16 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch2_fabric_clk overrides a set_max_delay -datapath_only (position 699). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#17 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch2_fabric_clk overrides a set_max_delay -datapath_only (position 705). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#18 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch3_fabric_clk overrides a set_max_delay -datapath_only (position 707). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#19 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch3_fabric_clk overrides a set_max_delay -datapath_only (position 711). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#20 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch3_fabric_clk overrides a set_max_delay -datapath_only (position 713). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#21 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch3_fabric_clk overrides a set_max_delay -datapath_only (position 719). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#22 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_1 and nand_ch3_fabric_clk overrides a set_max_delay -datapath_only (position 725). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#23 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch0_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 649). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#24 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch0_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 655). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#25 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch0_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 657). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#26 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch0_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 661). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#27 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch0_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 663). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#28 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch1_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 669). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#29 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch1_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 675). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#30 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch1_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 677). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#31 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch1_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 681). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#32 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch1_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 683). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#33 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch2_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 689). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#34 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch2_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 695). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#35 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch2_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 697). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#36 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch2_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 701). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#37 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch2_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 703). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#38 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch3_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 709). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#39 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch3_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 715). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#40 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch3_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 717). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#41 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch3_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 721). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#42 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 243 in the Timing Constraints window in Vivado IDE) between clocks nand_ch3_fabric_clk and clk_pl_1 overrides a set_max_delay -datapath_only (position 723). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock user_clk_out is referenced by name inside timing constraint (see constraint position 259 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock user_clk_out is referenced by name inside timing constraint (see constraint position 260 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock user_clk_out is referenced by name inside timing constraint (see constraint position 261 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock user_clk_out is referenced by name inside timing constraint (see constraint position 262 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock nand_ch0_fabric_clk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-30#2 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock nand_ch1_fabric_clk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-30#3 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock nand_ch2_fabric_clk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-30#4 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock nand_ch3_fabric_clk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-30#5 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock pll_bank10_nand_phy_clk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-30#6 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock pll_bank11_nand_phy_clk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-30#7 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock pll_bank12_nand_phy_clk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-30#8 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock pll_bank13_nand_phy_clk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

XDCB-2#1 Warning
Clock defined on multiple objects  
The clock sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK is defined on multiple objects. Although this is logically functional for timing analysis, it cannot exist in hardware. It is recommended to define a primary clock on a single object.
create_clock -period 2.000 [get_pins -filter REF_PIN_NAME=~TXOUTCLK -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_nvme_ctrl_0_0/src/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y0.xdc (Line: 120)
Related violations: <none>

XDCH-1#1 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks nand_ch0_virt_clk] -fall_to [get_clocks nand_ch0_dqs_as_clk] 0
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 35)
Related violations: <none>

XDCH-1#2 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks nand_ch1_virt_clk] -fall_to [get_clocks nand_ch1_dqs_as_clk] 0
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 86)
Related violations: <none>

XDCH-1#3 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks nand_ch2_virt_clk] -fall_to [get_clocks nand_ch2_dqs_as_clk] 0
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 136)
Related violations: <none>

XDCH-1#4 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks nand_ch3_virt_clk] -fall_to [get_clocks nand_ch3_dqs_as_clk] 0
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 186)
Related violations: <none>

XDCH-1#5 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks nand_ch0_virt_clk] -rise_to [get_clocks nand_ch0_dqs_as_clk] 0
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 34)
Related violations: <none>

XDCH-1#6 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks nand_ch1_virt_clk] -rise_to [get_clocks nand_ch1_dqs_as_clk] 0
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 85)
Related violations: <none>

XDCH-1#7 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks nand_ch2_virt_clk] -rise_to [get_clocks nand_ch2_dqs_as_clk] 0
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 135)
Related violations: <none>

XDCH-1#8 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks nand_ch3_virt_clk] -rise_to [get_clocks nand_ch3_dqs_as_clk] 0
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 185)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ale' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports nand_if_1_nand_ale]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 101)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ce[0]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 100)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ce[1]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 100)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ce[2]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 100)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ce[3]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 100)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ce[4]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 100)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ce[5]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 100)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ce[6]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 100)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_ce[7]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 100)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_cle' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports nand_if_1_nand_cle]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 102)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_dq[0]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 103)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_dq[1]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 103)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_dq[2]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 103)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_dq[3]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 103)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_dq[4]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 103)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_dq[5]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 103)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_dq[6]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 103)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 1.200 ns has been defined on port 'nand_if_1_nand_dq[7]' relative to clock nand_ch1_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch1_weo_clk] 1.200 [get_ports {nand_if_1_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 103)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ale' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports nand_if_0_nand_ale]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 50)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ce[0]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 49)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ce[1]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 49)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ce[2]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 49)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ce[3]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 49)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ce[4]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 49)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ce[5]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 49)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ce[6]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 49)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_ce[7]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_ce[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 49)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_cle' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports nand_if_0_nand_cle]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 51)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_dq[0]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 52)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_dq[1]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 52)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_dq[2]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 52)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_dq[3]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 52)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_dq[4]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 52)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_dq[5]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 52)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_dq[6]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 52)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 1.300 ns has been defined on port 'nand_if_0_nand_dq[7]' relative to clock nand_ch0_weo_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks nand_ch0_weo_clk] 1.300 [get_ports {nand_if_0_nand_dq[*]}]
D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/impl_1/new/constr_nand_chs.xdc (Line: 52)
Related violations: <none>

CLKC-5#1 Advisory
BUFGCE with constant CE has BUFG driver  
The BUFGCE cell sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFGCE_collapsed_inst sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFGCE_collapsed_inst/I pin (and CE pin not ACTIVE) is driven by BUFG_PS clock buffer sys_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG. This may be an unnecessary use of multiple clocking resources and should be reviewed. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-30#1 Advisory
MMCME4 not driven by IO has BUFG in feedback loop  
The MMCME4 cell sys_top_i/pll_bank10/inst/mmcme4_adv_inst has a BUFGCE sys_top_i/pll_bank10/inst/clkf_buf clock buffer in the feedback loop, but the clock input is not directly driven by an I/O to create a Zero Delay Buffer Clock (a common use for having a buffer in the feedback loop). If there is no specific need for this buffer in the feedback loop (e.g. no timing paths between CLKINx/CLKOUTx domains or low latency requirement), then it is suggested to remove that BUFG* from the feedback path. This will allow for a lower power solution and free the clock resource for other purposes.
Related violations: <none>

CLKC-30#2 Advisory
MMCME4 not driven by IO has BUFG in feedback loop  
The MMCME4 cell sys_top_i/pll_bank11/inst/mmcme4_adv_inst has a BUFGCE sys_top_i/pll_bank11/inst/clkf_buf clock buffer in the feedback loop, but the clock input is not directly driven by an I/O to create a Zero Delay Buffer Clock (a common use for having a buffer in the feedback loop). If there is no specific need for this buffer in the feedback loop (e.g. no timing paths between CLKINx/CLKOUTx domains or low latency requirement), then it is suggested to remove that BUFG* from the feedback path. This will allow for a lower power solution and free the clock resource for other purposes.
Related violations: <none>

CLKC-30#3 Advisory
MMCME4 not driven by IO has BUFG in feedback loop  
The MMCME4 cell sys_top_i/pll_bank12/inst/mmcme4_adv_inst has a BUFGCE sys_top_i/pll_bank12/inst/clkf_buf clock buffer in the feedback loop, but the clock input is not directly driven by an I/O to create a Zero Delay Buffer Clock (a common use for having a buffer in the feedback loop). If there is no specific need for this buffer in the feedback loop (e.g. no timing paths between CLKINx/CLKOUTx domains or low latency requirement), then it is suggested to remove that BUFG* from the feedback path. This will allow for a lower power solution and free the clock resource for other purposes.
Related violations: <none>

CLKC-30#4 Advisory
MMCME4 not driven by IO has BUFG in feedback loop  
The MMCME4 cell sys_top_i/pll_bank13/inst/mmcme4_adv_inst has a BUFGCE sys_top_i/pll_bank13/inst/clkf_buf clock buffer in the feedback loop, but the clock input is not directly driven by an I/O to create a Zero Delay Buffer Clock (a common use for having a buffer in the feedback loop). If there is no specific need for this buffer in the feedback loop (e.g. no timing paths between CLKINx/CLKOUTx domains or low latency requirement), then it is suggested to remove that BUFG* from the feedback path. This will allow for a lower power solution and free the clock resource for other purposes.
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell sys_top_i/pll_bank10/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFGCE_collapsed_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-56#2 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell sys_top_i/pll_bank11/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFGCE_collapsed_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-56#3 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell sys_top_i/pll_bank12/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFGCE_collapsed_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-56#4 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell sys_top_i/pll_bank13/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFGCE_collapsed_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>


