#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001491a6a6f70 .scope module, "tb_testbench" "tb_testbench" 2 6;
 .timescale -9 -12;
v000001491a6f36e0_0 .net "A", 0 0, v000001491a6f2d80_0;  1 drivers
v000001491a6f30a0_0 .net "B", 0 0, v000001491a6f2e20_0;  1 drivers
v000001491a6f2ec0_0 .net "CIN", 0 0, v000001491a6f3320_0;  1 drivers
v000001491a6f3780_0 .net "COUT", 0 0, L_000001491a6a3360;  1 drivers
v000001491a6f2880_0 .net "S", 0 0, L_000001491a65bee0;  1 drivers
E_000001491a6ac7d0/0 .event anyedge, v000001491a656e80_0, v000001491a65d390_0, v000001491a657000_0, v000001491a656d00_0;
E_000001491a6ac7d0/1 .event anyedge, v000001491a656b80_0;
E_000001491a6ac7d0 .event/or E_000001491a6ac7d0/0, E_000001491a6ac7d0/1;
S_000001491a6a7100 .scope module, "dut" "adder" 2 13, 3 2 0, S_000001491a6a6f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001491a65bee0 .functor XOR 1, v000001491a6f2d80_0, v000001491a6f2e20_0, v000001491a6f3320_0, C4<0>;
L_000001491a6a32f0 .functor AND 1, v000001491a6f2d80_0, v000001491a6f2e20_0, C4<1>, C4<1>;
L_000001491a6a2f70 .functor AND 1, v000001491a6f2d80_0, v000001491a6f3320_0, C4<1>, C4<1>;
L_000001491a6a3210 .functor AND 1, v000001491a6f2e20_0, v000001491a6f3320_0, C4<1>, C4<1>;
L_000001491a6a3360 .functor OR 1, L_000001491a6a32f0, L_000001491a6a2f70, L_000001491a6a3210, C4<0>;
v000001491a656b80_0 .net "A", 0 0, v000001491a6f2d80_0;  alias, 1 drivers
v000001491a656d00_0 .net "B", 0 0, v000001491a6f2e20_0;  alias, 1 drivers
v000001491a657000_0 .net "Cin", 0 0, v000001491a6f3320_0;  alias, 1 drivers
v000001491a656e80_0 .net "Cout", 0 0, L_000001491a6a3360;  alias, 1 drivers
v000001491a65d390_0 .net "S", 0 0, L_000001491a65bee0;  alias, 1 drivers
v000001491a6569e0_0 .net "w0", 0 0, L_000001491a6a32f0;  1 drivers
v000001491a696a80_0 .net "w1", 0 0, L_000001491a6a2f70;  1 drivers
v000001491a6f2ce0_0 .net "w2", 0 0, L_000001491a6a3210;  1 drivers
S_000001491a6a7290 .scope module, "tester" "adder_test" 2 10, 4 3 0, S_000001491a6a6f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "t1";
    .port_info 1 /OUTPUT 1 "t2";
    .port_info 2 /OUTPUT 1 "t3";
    .port_info 3 /INPUT 1 "p1";
    .port_info 4 /INPUT 1 "p2";
v000001491a6f33c0_0 .net "p1", 0 0, L_000001491a65bee0;  alias, 1 drivers
v000001491a6f29c0_0 .net "p2", 0 0, L_000001491a6a3360;  alias, 1 drivers
v000001491a6f3320_0 .var "t1", 0 0;
v000001491a6f2d80_0 .var "t2", 0 0;
v000001491a6f2e20_0 .var "t3", 0 0;
    .scope S_000001491a6a7290;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f2e20_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f2d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f2e20_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f3320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f2e20_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f3320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f2d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f2e20_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f2e20_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f2d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f2e20_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f3320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001491a6f2e20_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f3320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f2d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001491a6f2e20_0, 0;
    %delay 100000, 0;
    %vpi_call 4 35 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001491a6a6f70;
T_1 ;
    %wait E_000001491a6ac7d0;
    %delay 1000, 0;
    %vpi_call 2 17 "$display", "%b %b %b %b %b", v000001491a6f2ec0_0, v000001491a6f36e0_0, v000001491a6f30a0_0, v000001491a6f3780_0, v000001491a6f2880_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001491a6a6f70;
T_2 ;
    %vpi_call 2 21 "$dumpfile", "tb_test_out.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001491a6a7100 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_testbench.v";
    "adder.v";
    "adder_test.v";
