;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 07/04/2017 19:28:10
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x00000004059E  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x00050C  	1292
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000556  	1366
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x00062A  	1578
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x059E	0x20ADCF  	MOV	#2780, W15
0x05A0	0x20FFF0  	MOV	#4095, W0
0x05A2	0xB7A020  	MOV	WREG, SPLIM
0x05A4	0x200000  	MOV	#0, W0
0x05A6	0xB7A034  	MOV	WREG, PSVPAG
0x05A8	0x200040  	MOV	#4, W0
0x05AA	0xB72044  	IOR	CORCON
;ADC_DAC.c,366 :: 		void main() {
;ADC_DAC.c,368 :: 		Configuracion();
0x05AC	0x781F8A  	PUSH	W10
0x05AE	0x781F8B  	PUSH	W11
0x05B0	0x07FF1F  	RCALL	_Configuracion
;ADC_DAC.c,370 :: 		UART1_Init(9600);                                           // Initialize UART module at 9600 bps
0x05B2	0x22580A  	MOV	#9600, W10
0x05B4	0x20000B  	MOV	#0, W11
0x05B6	0x07FE9B  	RCALL	_UART1_Init
;ADC_DAC.c,371 :: 		Delay_ms(100);                                              // Wait for UART module to stabilize
0x05B8	0x200158  	MOV	#21, W8
0x05BA	0x2585B7  	MOV	#22619, W7
L_main38:
0x05BC	0xED200E  	DEC	W7
0x05BE	0x3AFFFE  	BRA NZ	L_main38
0x05C0	0xED2010  	DEC	W8
0x05C2	0x3AFFFC  	BRA NZ	L_main38
;ADC_DAC.c,372 :: 		RB5_bit = 0;                                                //Establece el Max485 en modo de lectura;
0x05C4	0xA9A2CA  	BCLR	RB5_bit, BitPos(RB5_bit+0)
;ADC_DAC.c,374 :: 		Rspt[0] = Hdr;                                              //Se rellena el primer byte de la trama de respuesta con el delimitador de inicio de trama
0x05C6	0x208091  	MOV	#lo_addr(_Rspt), W1
0x05C8	0xB3CEE0  	MOV.B	#238, W0
0x05CA	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,375 :: 		Rspt[3] = End;                                              //Se rellena el ultimo byte de la trama de repuesta con el delimitador de final de trama
0x05CC	0x2080C1  	MOV	#lo_addr(_Rspt+3), W1
0x05CE	0xB3CFF0  	MOV.B	#255, W0
0x05D0	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,377 :: 		while(1){
L_main40:
;ADC_DAC.c,379 :: 		TpId = (PORTB&0xFF00)>>8;
0x05D2	0x801651  	MOV	PORTB, W1
0x05D4	0x2FF000  	MOV	#65280, W0
0x05D6	0x608000  	AND	W1, W0, W0
0x05D8	0xDE0148  	LSR	W0, #8, W2
0x05DA	0x208080  	MOV	#lo_addr(_TpId), W0
0x05DC	0x784802  	MOV.B	W2, [W0]
;ADC_DAC.c,380 :: 		TP = TpId>>4;
0x05DE	0xFB0002  	SE	W2, W0
0x05E0	0xDE80C4  	ASR	W0, #4, W1
0x05E2	0x2080F0  	MOV	#lo_addr(_TP), W0
0x05E4	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,381 :: 		Id = TPId&0xF;
0x05E6	0x208110  	MOV	#lo_addr(_Id), W0
0x05E8	0x61486F  	AND.B	W2, #15, [W0]
;ADC_DAC.c,383 :: 		Rspt[1] = Tp;                                       //Se rellena el segundo byte de la trama de repuesta con el Id del tipo de sensor
0x05EA	0x2080A0  	MOV	#lo_addr(_Rspt+1), W0
0x05EC	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,384 :: 		Rspt[2] = Id;                                       //Se rellena el tercer byte de la trama de repuesta con el Id de esclavo
0x05EE	0x2080B1  	MOV	#lo_addr(_Rspt+2), W1
0x05F0	0x208110  	MOV	#lo_addr(_Id), W0
0x05F2	0x784890  	MOV.B	[W0], [W1]
;ADC_DAC.c,386 :: 		for (ir=0;ir<4;ir++){
0x05F4	0x208101  	MOV	#lo_addr(_ir), W1
0x05F6	0xEF2000  	CLR	W0
0x05F8	0x784880  	MOV.B	W0, [W1]
L_main42:
0x05FA	0x208100  	MOV	#lo_addr(_ir), W0
0x05FC	0x784010  	MOV.B	[W0], W0
0x05FE	0xE10464  	CP.B	W0, #4
0x0600	0x31000A  	BRA GEU	L_main43
L__main85:
;ADC_DAC.c,387 :: 		UART1_Write(Rspt[ir]);                          //Envia la trama de respuesta
0x0602	0x208100  	MOV	#lo_addr(_ir), W0
0x0604	0xFB8090  	ZE	[W0], W1
0x0606	0x208090  	MOV	#lo_addr(_Rspt), W0
0x0608	0x400001  	ADD	W0, W1, W0
0x060A	0xFB8510  	ZE	[W0], W10
0x060C	0x07FE63  	RCALL	_UART1_Write
;ADC_DAC.c,386 :: 		for (ir=0;ir<4;ir++){
0x060E	0xB3C011  	MOV.B	#1, W1
0x0610	0x208100  	MOV	#lo_addr(_ir), W0
0x0612	0x40C810  	ADD.B	W1, [W0], [W0]
;ADC_DAC.c,388 :: 		}
0x0614	0x37FFF2  	BRA	L_main42
L_main43:
;ADC_DAC.c,390 :: 		Delay_ms(10);
0x0616	0x200038  	MOV	#3, W8
0x0618	0x208D57  	MOV	#2261, W7
L_main45:
0x061A	0xED200E  	DEC	W7
0x061C	0x3AFFFE  	BRA NZ	L_main45
0x061E	0xED2010  	DEC	W8
0x0620	0x3AFFFC  	BRA NZ	L_main45
;ADC_DAC.c,392 :: 		}
0x0622	0x37FFD7  	BRA	L_main40
;ADC_DAC.c,394 :: 		}
L_end_main:
0x0624	0x7805CF  	POP	W11
0x0626	0x78054F  	POP	W10
L__main_end_loop:
0x0628	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_Configuracion:
;ADC_DAC.c,295 :: 		void Configuracion(){
;ADC_DAC.c,298 :: 		CLKDIVbits.PLLPRE = 0;                      //PLLPRE<4:0> = 0  ->  N1 = 2    8MHz / 2 = 4MHz
0x03F0	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x03F2	0x784090  	MOV.B	[W0], W1
0x03F4	0xB3CE00  	MOV.B	#224, W0
0x03F6	0x60C080  	AND.B	W1, W0, W1
0x03F8	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x03FA	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,299 :: 		PLLFBD = 38;                                //PLLDIV<8:0> = 38 ->  M = 40    4MHz * 40 = 160MHz
0x03FC	0x200260  	MOV	#38, W0
0x03FE	0xB7A746  	MOV	WREG, PLLFBD
;ADC_DAC.c,300 :: 		CLKDIVbits.PLLPOST = 0;                     //PLLPOST<1:0> = 0 ->  N2 = 2    160MHz / 2 = 80MHz
0x0400	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0402	0x784090  	MOV.B	[W0], W1
0x0404	0xB3C3F0  	MOV.B	#63, W0
0x0406	0x60C080  	AND.B	W1, W0, W1
0x0408	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x040A	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,303 :: 		AD1PCFGL = 0xFFFD;                          //Configura el puerto AN1 como entrada analogica y todas las demas como digitales
0x040C	0x2FFFD0  	MOV	#65533, W0
0x040E	0xB7A32C  	MOV	WREG, AD1PCFGL
;ADC_DAC.c,304 :: 		TRISA1_bit = 1;                             //Establece el pin RA1 como entrada
0x0410	0xA822C0  	BSET	TRISA1_bit, BitPos(TRISA1_bit+0)
;ADC_DAC.c,305 :: 		TRISB = 0xFF80;                             //TRISB = 11111111 10000000
0x0412	0x2FF800  	MOV	#65408, W0
0x0414	0xB7A2C8  	MOV	WREG, TRISB
;ADC_DAC.c,308 :: 		AD1CON1.AD12B = 0;                          //Configura el ADC en modo de 10 bits
0x0416	0xA94321  	BCLR	AD1CON1, #10
;ADC_DAC.c,309 :: 		AD1CON1bits.FORM = 0x00;                    //Formato de la canversion: 00->(0_1023)|01->(-512_511)|02->(0_0.999)|03->(-1_0.999)
0x0418	0x801901  	MOV	AD1CON1bits, W1
0x041A	0x2FCFF0  	MOV	#64767, W0
0x041C	0x608000  	AND	W1, W0, W0
0x041E	0xB7A320  	MOV	WREG, AD1CON1bits
;ADC_DAC.c,310 :: 		AD1CON1.SIMSAM = 0;                         //0 -> Muestrea múltiples canales individualmente en secuencia
0x0420	0xA96320  	BCLR	AD1CON1, #3
;ADC_DAC.c,311 :: 		AD1CON1.ADSIDL = 0;                         //Continua con la operacion del modulo durante el modo desocupado
0x0422	0xA9A321  	BCLR	AD1CON1, #13
;ADC_DAC.c,312 :: 		AD1CON1.ASAM = 1;                           //Muestreo automatico
0x0424	0xA84320  	BSET	AD1CON1, #2
;ADC_DAC.c,313 :: 		AD1CON1bits.SSRC = 0x00;                    //Conversion manual
0x0426	0x203200  	MOV	#lo_addr(AD1CON1bits), W0
0x0428	0x784090  	MOV.B	[W0], W1
0x042A	0xB3C1F0  	MOV.B	#31, W0
0x042C	0x60C080  	AND.B	W1, W0, W1
0x042E	0x203200  	MOV	#lo_addr(AD1CON1bits), W0
0x0430	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,315 :: 		AD1CON2bits.VCFG = 0;                       //Selecciona AVDD y AVSS como fuentes de voltaje de referencia
0x0432	0x801911  	MOV	AD1CON2bits, W1
0x0434	0x21FFF0  	MOV	#8191, W0
0x0436	0x608000  	AND	W1, W0, W0
0x0438	0xB7A322  	MOV	WREG, AD1CON2bits
;ADC_DAC.c,316 :: 		AD1CON2bits.CHPS = 0;                       //Selecciona unicamente el canal CH0
0x043A	0x801911  	MOV	AD1CON2bits, W1
0x043C	0x2FCFF0  	MOV	#64767, W0
0x043E	0x608000  	AND	W1, W0, W0
0x0440	0xB7A322  	MOV	WREG, AD1CON2bits
;ADC_DAC.c,317 :: 		AD1CON2.CSCNA = 0;                          //No escanea las entradas de CH0 durante la Muestra A
0x0442	0xA94323  	BCLR	AD1CON2, #10
;ADC_DAC.c,318 :: 		AD1CON2.BUFM = 0;                           //Bit de selección del modo de relleno del búfer, 0 -> Siempre comienza a llenar el buffer desde el principio
0x0444	0xA92322  	BCLR	AD1CON2, #1
;ADC_DAC.c,319 :: 		AD1CON2.ALTS = 0x00;                        //Utiliza siempre la selección de entrada de canal para la muestra A
0x0446	0xA90322  	BCLR	AD1CON2, #0
;ADC_DAC.c,321 :: 		AD1CON3.ADRC = 0;                           //Selecciona el reloj de conversion del ADC derivado del reloj del sistema
0x0448	0xA9E325  	BCLR	AD1CON3, #15
;ADC_DAC.c,322 :: 		AD1CON3bits.ADCS = 0x02;                    //Configura el periodo del reloj del ADC fijando el valor de los bits ADCS segun la formula: TAD = TCY*(ADCS+1) = 75ns  -> ADCS = 2
0x044A	0xB3C020  	MOV.B	#2, W0
0x044C	0x784080  	MOV.B	W0, W1
0x044E	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x0450	0x68C090  	XOR.B	W1, [W0], W1
0x0452	0xB3CFF0  	MOV.B	#255, W0
0x0454	0x60C080  	AND.B	W1, W0, W1
0x0456	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x0458	0x68C090  	XOR.B	W1, [W0], W1
0x045A	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x045C	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,323 :: 		AD1CON3bits.SAMC = 0x02;                    //Auto Sample Time bits, 2 -> 2*TAD (minimo periodo de muestreo para 10 bits)
0x045E	0x202000  	MOV	#512, W0
0x0460	0x780080  	MOV	W0, W1
0x0462	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x0464	0x688090  	XOR	W1, [W0], W1
0x0466	0x21F000  	MOV	#7936, W0
0x0468	0x608080  	AND	W1, W0, W1
0x046A	0x203240  	MOV	#lo_addr(AD1CON3bits), W0
0x046C	0x688090  	XOR	W1, [W0], W1
0x046E	0x881921  	MOV	W1, AD1CON3bits
;ADC_DAC.c,325 :: 		AD1CHS0.CH0NB = 0;                          //Channel 0 negative input is VREF-
0x0470	0xA9E329  	BCLR	AD1CHS0, #15
;ADC_DAC.c,326 :: 		AD1CHS0bits.CH0SB = 0x01;                   //Channel 0 positive input is AN1
0x0472	0x201000  	MOV	#256, W0
0x0474	0x780080  	MOV	W0, W1
0x0476	0x203280  	MOV	#lo_addr(AD1CHS0bits), W0
0x0478	0x688090  	XOR	W1, [W0], W1
0x047A	0x21F000  	MOV	#7936, W0
0x047C	0x608080  	AND	W1, W0, W1
0x047E	0x203280  	MOV	#lo_addr(AD1CHS0bits), W0
0x0480	0x688090  	XOR	W1, [W0], W1
0x0482	0x881941  	MOV	W1, AD1CHS0bits
;ADC_DAC.c,327 :: 		AD1CHS0.CH0NA = 0;                          //Channel 0 negative input is VREF-
0x0484	0xA9E328  	BCLR	AD1CHS0, #7
;ADC_DAC.c,328 :: 		AD1CHS0bits.CH0SA = 0x01;                   //Channel 0 positive input is AN1
0x0486	0xB3C010  	MOV.B	#1, W0
0x0488	0x784080  	MOV.B	W0, W1
0x048A	0x203280  	MOV	#lo_addr(AD1CHS0bits), W0
0x048C	0x68C090  	XOR.B	W1, [W0], W1
0x048E	0x60C0FF  	AND.B	W1, #31, W1
0x0490	0x203280  	MOV	#lo_addr(AD1CHS0bits), W0
0x0492	0x68C090  	XOR.B	W1, [W0], W1
0x0494	0x203280  	MOV	#lo_addr(AD1CHS0bits), W0
0x0496	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,330 :: 		AD1CHS123 = 0;                              //AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER
0x0498	0xEF2326  	CLR	AD1CHS123
;ADC_DAC.c,332 :: 		AD1CSSL = 0x00;                             //Se salta todos los puertos ANx para los escaneos de entrada
0x049A	0xEF2330  	CLR	AD1CSSL
;ADC_DAC.c,334 :: 		AD1CON1.ADON = 1;                           //Enciende el modulo ADC
0x049C	0xA8E321  	BSET	AD1CON1, #15
;ADC_DAC.c,337 :: 		T1CON = 0x8000;                             //Habilita el TMR1, selecciona el reloj interno, desabilita el modo Gated Timer, selecciona el preescalador 1:1,
0x049E	0x280000  	MOV	#32768, W0
0x04A0	0xB7A104  	MOV	WREG, T1CON
;ADC_DAC.c,338 :: 		IEC0.T1IE = 0;                              //Inicializa el programa con la interrupcion por desborde de TMR1 desabilitada para no interferir con la lectura del sensor de temperatura
0x04A2	0xA96094  	BCLR	IEC0, #3
;ADC_DAC.c,339 :: 		T1IF_bit = 0;                               //Limpia la bandera de interrupcion
0x04A4	0xA96084  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;ADC_DAC.c,340 :: 		PR1 = 200;                                  //Genera una interrupcion cada 5us (Fs=200KHz)
0x04A6	0x200C80  	MOV	#200, W0
0x04A8	0xB7A102  	MOV	WREG, PR1
;ADC_DAC.c,343 :: 		T2CON = 0x8000;                             //Habilita el TMR2, selecciona el reloj interno, desabilita el modo Gated Timer, selecciona el preescalador 1:1,
0x04AA	0x280000  	MOV	#32768, W0
0x04AC	0xB7A110  	MOV	WREG, T2CON
;ADC_DAC.c,344 :: 		IEC0.T2IE = 0;                              //Inicializa el programa con la interrupcion por desborde de TMR2 desabilitada para no interferir con la lectura del sensor de temperatura
0x04AE	0xA9E094  	BCLR	IEC0, #7
;ADC_DAC.c,345 :: 		T2IF_bit = 0;                               //Limpia la bandera de interrupcion
0x04B0	0xA9E084  	BCLR	T2IF_bit, BitPos(T2IF_bit+0)
;ADC_DAC.c,346 :: 		PR2 = 500;                                  //Genera una interrupcion cada 12.5us
0x04B2	0x201F40  	MOV	#500, W0
0x04B4	0xB7A10C  	MOV	WREG, PR2
;ADC_DAC.c,349 :: 		RPINR18bits.U1RXR = 0x07;                   //Asisgna Rx a RP12
0x04B6	0xB3C070  	MOV.B	#7, W0
0x04B8	0x784080  	MOV.B	W0, W1
0x04BA	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x04BC	0x68C090  	XOR.B	W1, [W0], W1
0x04BE	0x60C0FF  	AND.B	W1, #31, W1
0x04C0	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x04C2	0x68C090  	XOR.B	W1, [W0], W1
0x04C4	0x206A40  	MOV	#lo_addr(RPINR18bits), W0
0x04C6	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,350 :: 		RPOR3bits.RP6R = 0x03;                      //Asigna Tx a RP13
0x04C8	0xB3C030  	MOV.B	#3, W0
0x04CA	0x784080  	MOV.B	W0, W1
0x04CC	0x206C60  	MOV	#lo_addr(RPOR3bits), W0
0x04CE	0x68C090  	XOR.B	W1, [W0], W1
0x04D0	0x60C0FF  	AND.B	W1, #31, W1
0x04D2	0x206C60  	MOV	#lo_addr(RPOR3bits), W0
0x04D4	0x68C090  	XOR.B	W1, [W0], W1
0x04D6	0x206C60  	MOV	#lo_addr(RPOR3bits), W0
0x04D8	0x784801  	MOV.B	W1, [W0]
;ADC_DAC.c,351 :: 		IEC0.U1RXIE = 1;                            //Habilita la interrupcion por recepcion de dato por UART
0x04DA	0xA86095  	BSET	IEC0, #11
;ADC_DAC.c,352 :: 		U1RXIF_bit = 0;                             //Limpia la bandera de interrupcion de UARTRX
0x04DC	0xA96085  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
;ADC_DAC.c,356 :: 		IPC0bits.T1IP = 0x06;                       //Nivel de prioridad de la interrupcion por desbordamiento del TMR1
0x04DE	0x260000  	MOV	#24576, W0
0x04E0	0x780080  	MOV	W0, W1
0x04E2	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x04E4	0x688090  	XOR	W1, [W0], W1
0x04E6	0x270000  	MOV	#28672, W0
0x04E8	0x608080  	AND	W1, W0, W1
0x04EA	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x04EC	0x688090  	XOR	W1, [W0], W1
0x04EE	0x880521  	MOV	W1, IPC0bits
;ADC_DAC.c,357 :: 		IPC1bits.T2IP = 0x05;                       //Nivel de prioridad de la interrupcion por desbordamiento del TMR2
0x04F0	0x250000  	MOV	#20480, W0
0x04F2	0x780080  	MOV	W0, W1
0x04F4	0x200A60  	MOV	#lo_addr(IPC1bits), W0
0x04F6	0x688090  	XOR	W1, [W0], W1
0x04F8	0x270000  	MOV	#28672, W0
0x04FA	0x608080  	AND	W1, W0, W1
0x04FC	0x200A60  	MOV	#lo_addr(IPC1bits), W0
0x04FE	0x688090  	XOR	W1, [W0], W1
0x0500	0x880531  	MOV	W1, IPC1bits
;ADC_DAC.c,358 :: 		IPC2bits.U1RXIP = 0x07;                     //Nivel de prioridad de la interrupcion UARTRX
0x0502	0x800541  	MOV	IPC2bits, W1
0x0504	0x270000  	MOV	#28672, W0
0x0506	0x708000  	IOR	W1, W0, W0
0x0508	0xB7A0A8  	MOV	WREG, IPC2bits
;ADC_DAC.c,362 :: 		}
L_end_Configuracion:
0x050A	0x060000  	RETURN
; end of _Configuracion
_UART1_Init:
0x02EE	0xFA0008  	LNK	#8
;__Lib_UART_1_p24_p33.c,118 :: 		
;__Lib_UART_1_p24_p33.c,121 :: 		
0x02F0	0x202D40  	MOV	#lo_addr(_UART1_Write), W0
0x02F2	0x884010  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1_p24_p33.c,122 :: 		
0x02F4	0x202E20  	MOV	#lo_addr(_UART1_Read), W0
0x02F6	0x884000  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1_p24_p33.c,123 :: 		
0x02F8	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x02FA	0x884020  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1_p24_p33.c,124 :: 		
0x02FC	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x02FE	0x884030  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1_p24_p33.c,129 :: 		
0x0300	0xEF2220  	CLR	U1MODE
;__Lib_UART_1_p24_p33.c,130 :: 		
0x0302	0x280000  	MOV	#32768, W0
0x0304	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_1_p24_p33.c,134 :: 		
0x0306	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_1_p24_p33.c,135 :: 		
0x0308	0x07FFE2  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x030A	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1_p24_p33.c,137 :: 		
0x030C	0x203E80  	MOV	#1000, W0
0x030E	0x200001  	MOV	#0, W1
0x0310	0x07FF77  	RCALL	__Multiply_32x32
0x0312	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1_p24_p33.c,139 :: 		
0x0314	0x07FFDA  	RCALL	_Get_Fosc_Per_Cyc
0x0316	0xDE0041  	LSR	W0, #1, W0
0x0318	0x400064  	ADD	W0, #4, W0
0x031A	0x780080  	MOV	W0, W1
0x031C	0x470060  	ADD	W14, #0, W0
0x031E	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init54:
0x0320	0xE90081  	DEC	W1, W1
0x0322	0x350003  	BRA LT	L__UART1_Init55
0x0324	0xD01810  	SL	[W0], [W0++]
0x0326	0xD29010  	RLC	[W0], [W0--]
0x0328	0x37FFFB  	BRA	L__UART1_Init54
L__UART1_Init55:
;__Lib_UART_1_p24_p33.c,141 :: 		
0x032A	0xBE9F82  	PUSH.D	W2
0x032C	0xBE9F8A  	PUSH.D	W10
0x032E	0xBE0002  	MOV.D	W2, W0
0x0330	0x90010E  	MOV	[W14+0], W2
0x0332	0x90019E  	MOV	[W14+2], W3
0x0334	0xEB0200  	CLR	W4
0x0336	0x07FF9D  	RCALL	__Modulus_32x32
0x0338	0xBE054F  	POP.D	W10
0x033A	0xBE014F  	POP.D	W2
0x033C	0x980720  	MOV	W0, [W14+4]
0x033E	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1_p24_p33.c,142 :: 		
0x0340	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0342	0xBE0002  	MOV.D	W2, W0
0x0344	0x90010E  	MOV	[W14+0], W2
0x0346	0x90019E  	MOV	[W14+2], W3
0x0348	0xEB0200  	CLR	W4
0x034A	0x07FF6A  	RCALL	__Divide_32x32
0x034C	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x034E	0x780180  	MOV	W0, W3
0x0350	0x780201  	MOV	W1, W4
;__Lib_UART_1_p24_p33.c,144 :: 		
0x0352	0x470060  	ADD	W14, #0, W0
0x0354	0xD10150  	LSR	[++W0], W2
0x0356	0xD380C0  	RRC	[--W0], W1
0x0358	0x470064  	ADD	W14, #4, W0
0x035A	0xE10830  	CP	W1, [W0++]
0x035C	0xE19020  	CPB	W2, [W0--]
0x035E	0x310007  	BRA GEU	L__UART1_Init37
L__UART1_Init56:
;__Lib_UART_1_p24_p33.c,145 :: 		
0x0360	0x418061  	ADD	W3, #1, W0
0x0362	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0364	0x780280  	MOV	W0, W5
0x0366	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0368	0x780105  	MOV	W5, W2
0x036A	0x780186  	MOV	W6, W3
0x036C	0x370002  	BRA	L_UART1_Init13
L__UART1_Init37:
;__Lib_UART_1_p24_p33.c,144 :: 		
0x036E	0x780103  	MOV	W3, W2
0x0370	0x780184  	MOV	W4, W3
;__Lib_UART_1_p24_p33.c,145 :: 		
L_UART1_Init13:
;__Lib_UART_1_p24_p33.c,148 :: 		
; tmp start address is: 4 (W2)
0x0372	0x718002  	IOR	W3, W2, W0
0x0374	0x3A0033  	BRA NZ	L__UART1_Init39
L__UART1_Init57:
; tmp end address is: 4 (W2)
;__Lib_UART_1_p24_p33.c,150 :: 		
0x0376	0x07FFAB  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0378	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1_p24_p33.c,152 :: 		
0x037A	0x203E80  	MOV	#1000, W0
0x037C	0x200001  	MOV	#0, W1
0x037E	0x07FF40  	RCALL	__Multiply_32x32
0x0380	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1_p24_p33.c,154 :: 		
0x0382	0x07FFA3  	RCALL	_Get_Fosc_Per_Cyc
0x0384	0xDE0041  	LSR	W0, #1, W0
0x0386	0xECA000  	INC2	W0
0x0388	0x780080  	MOV	W0, W1
0x038A	0x470060  	ADD	W14, #0, W0
0x038C	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init58:
0x038E	0xE90081  	DEC	W1, W1
0x0390	0x350003  	BRA LT	L__UART1_Init59
0x0392	0xD01810  	SL	[W0], [W0++]
0x0394	0xD29010  	RLC	[W0], [W0--]
0x0396	0x37FFFB  	BRA	L__UART1_Init58
L__UART1_Init59:
;__Lib_UART_1_p24_p33.c,156 :: 		
0x0398	0xBE9F82  	PUSH.D	W2
0x039A	0xBE0002  	MOV.D	W2, W0
0x039C	0x90010E  	MOV	[W14+0], W2
0x039E	0x90019E  	MOV	[W14+2], W3
0x03A0	0xEB0200  	CLR	W4
0x03A2	0x07FF67  	RCALL	__Modulus_32x32
0x03A4	0xBE014F  	POP.D	W2
0x03A6	0x980720  	MOV	W0, [W14+4]
0x03A8	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1_p24_p33.c,157 :: 		
0x03AA	0xBE0002  	MOV.D	W2, W0
0x03AC	0x90010E  	MOV	[W14+0], W2
0x03AE	0x90019E  	MOV	[W14+2], W3
0x03B0	0xEB0200  	CLR	W4
0x03B2	0x07FF36  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x03B4	0x780180  	MOV	W0, W3
0x03B6	0x780201  	MOV	W1, W4
;__Lib_UART_1_p24_p33.c,159 :: 		
0x03B8	0x470060  	ADD	W14, #0, W0
0x03BA	0xD10150  	LSR	[++W0], W2
0x03BC	0xD380C0  	RRC	[--W0], W1
0x03BE	0x470064  	ADD	W14, #4, W0
0x03C0	0xE10830  	CP	W1, [W0++]
0x03C2	0xE19020  	CPB	W2, [W0--]
0x03C4	0x310007  	BRA GEU	L__UART1_Init38
L__UART1_Init60:
;__Lib_UART_1_p24_p33.c,160 :: 		
0x03C6	0x418061  	ADD	W3, #1, W0
0x03C8	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x03CA	0x780280  	MOV	W0, W5
0x03CC	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x03CE	0x780105  	MOV	W5, W2
0x03D0	0x780186  	MOV	W6, W3
0x03D2	0x370002  	BRA	L_UART1_Init15
L__UART1_Init38:
;__Lib_UART_1_p24_p33.c,159 :: 		
0x03D4	0x780103  	MOV	W3, W2
0x03D6	0x780184  	MOV	W4, W3
;__Lib_UART_1_p24_p33.c,160 :: 		
L_UART1_Init15:
;__Lib_UART_1_p24_p33.c,162 :: 		
; tmp start address is: 4 (W2)
0x03D8	0xA86220  	BSET	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_1_p24_p33.c,163 :: 		
0x03DA	0x370000  	BRA	L_UART1_Init14
L__UART1_Init39:
;__Lib_UART_1_p24_p33.c,148 :: 		
;__Lib_UART_1_p24_p33.c,163 :: 		
L_UART1_Init14:
;__Lib_UART_1_p24_p33.c,165 :: 		
; tmp start address is: 4 (W2)
0x03DC	0x510061  	SUB	W2, #1, W0
0x03DE	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x03E0	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_1_p24_p33.c,168 :: 		
0x03E2	0xA92222  	BCLR	U1STA, #1
;__Lib_UART_1_p24_p33.c,170 :: 		
0x03E4	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_1_p24_p33.c,171 :: 		
0x03E6	0xA84223  	BSET	U1STA, #10
;__Lib_UART_1_p24_p33.c,173 :: 		
0x03E8	0x07FF14  	RCALL	_Delay_100ms
0x03EA	0x07FF13  	RCALL	_Delay_100ms
;__Lib_UART_1_p24_p33.c,175 :: 		
L_end_UART1_Init:
0x03EC	0xFA8000  	ULNK
0x03EE	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x02CE	0x238800  	MOV	#14464, W0
0x02D0	0x200011  	MOV	#1, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x02D2	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x02CA	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x02CC	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x0212	0x200158  	MOV	#21, W8
0x0214	0x2585B7  	MOV	#22619, W7
L_Delay_100ms33:
0x0216	0xED200E  	DEC	W7
0x0218	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x021A	0xED2010  	DEC	W8
0x021C	0x3AFFFC  	BRA NZ	L_Delay_100ms33
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x021E	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0200	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0202	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x0204	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x0206	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x0208	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x020A	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x020C	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0272	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0274	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0276	0x0000000402C6  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x027A	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x027C	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x027E	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x0280	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0282	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x0284	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0286	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0288	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x028A	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x028C	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x028E	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x0290	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x0292	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0294	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0296	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x0298	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x029A	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x029C	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x029E	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x02A0	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x02A2	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x02A4	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x02A6	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x02A8	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x02AA	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x02AC	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x02AE	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x02B0	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x02B2	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x02B4	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x02B6	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x02B8	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x02BA	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x02BC	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x02BE	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x02C0	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x02C2	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x02C4	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x02C6	0xFA8000  	ULNK
0x02C8	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x0220	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x0222	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x0224	0x00000004026E  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0228	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x022A	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x022C	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x022E	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x0230	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x0232	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x0234	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0236	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x0238	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x023A	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x023C	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x023E	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x0240	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x0242	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x0244	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x0246	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0248	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x024A	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x024C	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x024E	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x0250	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x0252	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x0254	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x0256	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x0258	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x025A	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x025C	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x025E	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x0260	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x0262	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x0264	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0266	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0268	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x026A	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x026C	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x026E	0xFA8000  	ULNK
0x0270	0x060000  	RETURN
; end of __Divide_32x32
_UART1_Write:
0x02D4	0xFA0000  	LNK	#0
;__Lib_UART_1_p24_p33.c,49 :: 		
;__Lib_UART_1_p24_p33.c,50 :: 		
L_UART1_Write0:
0x02D6	0xAF0223  	BTSC	U1STA, #8
0x02D8	0x370001  	BRA	L_UART1_Write1
0x02DA	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_1_p24_p33.c,51 :: 		
0x02DC	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_1_p24_p33.c,52 :: 		
L_end_UART1_Write:
0x02DE	0xFA8000  	ULNK
0x02E0	0x060000  	RETURN
; end of _UART1_Write
_UART1Interrupt:
0x062A	0xF80034  	PUSH	PSVPAG
0x062C	0xF80036  	PUSH	RCOUNT
0x062E	0x781F80  	PUSH	W0
0x0630	0x200020  	MOV	#2, W0
0x0632	0x09000C  	REPEAT	#12
0x0634	0x781FB0  	PUSH	[W0++]
;ADC_DAC.c,229 :: 		void UART1Interrupt() iv IVT_ADDR_U1RXINTERRUPT {
;ADC_DAC.c,231 :: 		Dato = UART1_Read();
0x0636	0x07FE55  	RCALL	_UART1_Read
0x0638	0x20AD31  	MOV	#lo_addr(_Dato), W1
0x063A	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,233 :: 		if ((Dato==Hdr)&&(ip==0)){                    //Verifica que el primer dato en llegar sea el identificador de inicio de trama
0x063C	0xB3CEE1  	MOV.B	#238, W1
0x063E	0xE10401  	CP.B	W0, W1
0x0640	0x3A000D  	BRA NZ	L__UART1Interrupt52
L__UART1Interrupt71:
0x0642	0x20AD20  	MOV	#lo_addr(_ip), W0
0x0644	0x784010  	MOV.B	[W0], W0
0x0646	0xE10460  	CP.B	W0, #0
0x0648	0x3A0009  	BRA NZ	L__UART1Interrupt51
L__UART1Interrupt72:
L__UART1Interrupt50:
;ADC_DAC.c,234 :: 		BanT = 1;                                 //Activa la bandera de trama
0x064A	0x208131  	MOV	#lo_addr(_BanT), W1
0x064C	0xB3C010  	MOV.B	#1, W0
0x064E	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,235 :: 		Ptcn[ip] = Dato;                          //Almacena el Dato en la trama de peticion
0x0650	0x20AD20  	MOV	#lo_addr(_ip), W0
0x0652	0xFB8090  	ZE	[W0], W1
0x0654	0x20AD40  	MOV	#lo_addr(_Ptcn), W0
0x0656	0x400081  	ADD	W0, W1, W1
0x0658	0x20AD30  	MOV	#lo_addr(_Dato), W0
0x065A	0x784890  	MOV.B	[W0], [W1]
;ADC_DAC.c,233 :: 		if ((Dato==Hdr)&&(ip==0)){                    //Verifica que el primer dato en llegar sea el identificador de inicio de trama
L__UART1Interrupt52:
L__UART1Interrupt51:
;ADC_DAC.c,237 :: 		if ((Dato!=Hdr)&&(ip==0)){                    //Verifica si el primer dato en llegar es diferente al identificador del inicio de trama
0x065C	0x20AD30  	MOV	#lo_addr(_Dato), W0
0x065E	0x784090  	MOV.B	[W0], W1
0x0660	0xB3CEE0  	MOV.B	#238, W0
0x0662	0xE10C00  	CP.B	W1, W0
0x0664	0x320007  	BRA Z	L__UART1Interrupt54
L__UART1Interrupt73:
0x0666	0x20AD20  	MOV	#lo_addr(_ip), W0
0x0668	0x784010  	MOV.B	[W0], W0
0x066A	0xE10460  	CP.B	W0, #0
0x066C	0x3A0003  	BRA NZ	L__UART1Interrupt53
L__UART1Interrupt74:
L__UART1Interrupt49:
;ADC_DAC.c,238 :: 		ip=-1;                                    //Si es asi: reduce el subindice en una unidad
0x066E	0x20AD21  	MOV	#lo_addr(_ip), W1
0x0670	0xB3CFF0  	MOV.B	#255, W0
0x0672	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,237 :: 		if ((Dato!=Hdr)&&(ip==0)){                    //Verifica si el primer dato en llegar es diferente al identificador del inicio de trama
L__UART1Interrupt54:
L__UART1Interrupt53:
;ADC_DAC.c,240 :: 		if ((BanT==1)&&(ip!=0)){
0x0674	0x208130  	MOV	#lo_addr(_BanT), W0
0x0676	0x784010  	MOV.B	[W0], W0
0x0678	0xE10461  	CP.B	W0, #1
0x067A	0x3A000A  	BRA NZ	L__UART1Interrupt56
L__UART1Interrupt75:
0x067C	0x20AD20  	MOV	#lo_addr(_ip), W0
0x067E	0x784010  	MOV.B	[W0], W0
0x0680	0xE10460  	CP.B	W0, #0
0x0682	0x320006  	BRA Z	L__UART1Interrupt55
L__UART1Interrupt76:
L__UART1Interrupt48:
;ADC_DAC.c,241 :: 		Ptcn[ip] = Dato;                          //Almacena el resto de datos en la trama de peticion si la bandera de trama esta activada
0x0684	0x20AD20  	MOV	#lo_addr(_ip), W0
0x0686	0xFB8090  	ZE	[W0], W1
0x0688	0x20AD40  	MOV	#lo_addr(_Ptcn), W0
0x068A	0x400081  	ADD	W0, W1, W1
0x068C	0x20AD30  	MOV	#lo_addr(_Dato), W0
0x068E	0x784890  	MOV.B	[W0], [W1]
;ADC_DAC.c,240 :: 		if ((BanT==1)&&(ip!=0)){
L__UART1Interrupt56:
L__UART1Interrupt55:
;ADC_DAC.c,244 :: 		ip++;                                         //Aumenta el subindice una unidad
0x0690	0xB3C011  	MOV.B	#1, W1
0x0692	0x20AD20  	MOV	#lo_addr(_ip), W0
0x0694	0x40C810  	ADD.B	W1, [W0], [W0]
;ADC_DAC.c,245 :: 		if (ip==Psize){                               //Verifica que se haya terminado de llenar la trama de datos
0x0696	0x20AD20  	MOV	#lo_addr(_ip), W0
0x0698	0x784010  	MOV.B	[W0], W0
0x069A	0xE10464  	CP.B	W0, #4
0x069C	0x3A0009  	BRA NZ	L_UART1Interrupt30
L__UART1Interrupt77:
;ADC_DAC.c,246 :: 		BanP = 1;                                 //Habilita la bandera de lectura de datos
0x069E	0x20ADA1  	MOV	#lo_addr(_BanP), W1
0x06A0	0xB3C010  	MOV.B	#1, W0
0x06A2	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,247 :: 		BanT = 0;
0x06A4	0x208131  	MOV	#lo_addr(_BanT), W1
0x06A6	0xEF2000  	CLR	W0
0x06A8	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,248 :: 		ip=0;                                     //Limpia el subindice de la trama de peticion para permitir una nueva secuencia de recepcion de datos
0x06AA	0x20AD21  	MOV	#lo_addr(_ip), W1
0x06AC	0xEF2000  	CLR	W0
0x06AE	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,249 :: 		}
L_UART1Interrupt30:
;ADC_DAC.c,251 :: 		U1RXIF_bit = 0;                               //Limpia la bandera de interrupcion de UARTRX
0x06B0	0xA96085  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
;ADC_DAC.c,253 :: 		}
L_end_UART1Interrupt:
0x06B2	0x2001A0  	MOV	#26, W0
0x06B4	0x09000C  	REPEAT	#12
0x06B6	0x78104F  	POP	[W0--]
0x06B8	0x78004F  	POP	W0
0x06BA	0xF90036  	POP	RCOUNT
0x06BC	0xF90034  	POP	PSVPAG
0x06BE	0x064000  	RETFIE
; end of _UART1Interrupt
_UART1_Read:
0x02E2	0xFA0000  	LNK	#0
;__Lib_UART_1_p24_p33.c,71 :: 		
;__Lib_UART_1_p24_p33.c,72 :: 		
0x02E4	0x000000  	NOP
;__Lib_UART_1_p24_p33.c,73 :: 		
0x02E6	0x000000  	NOP
;__Lib_UART_1_p24_p33.c,74 :: 		
0x02E8	0xBF8226  	MOV	U1RXREG, WREG
;__Lib_UART_1_p24_p33.c,75 :: 		
L_end_UART1_Read:
0x02EA	0xFA8000  	ULNK
0x02EC	0x060000  	RETURN
; end of _UART1_Read
_Timer2Interrupt:
0x0556	0xF80034  	PUSH	PSVPAG
0x0558	0xF80036  	PUSH	RCOUNT
0x055A	0x781F80  	PUSH	W0
0x055C	0x200020  	MOV	#2, W0
0x055E	0x09000C  	REPEAT	#12
0x0560	0x781FB0  	PUSH	[W0++]
;ADC_DAC.c,272 :: 		void Timer2Interrupt() iv IVT_ADDR_T2INTERRUPT{
;ADC_DAC.c,273 :: 		if (contp<10){                                //Controla el numero total de pulsos de exitacion del transductor ultrasonico. (
0x0562	0x8056C0  	MOV	_contp, W0
0x0564	0xE1006A  	CP	W0, #10
0x0566	0x310002  	BRA GEU	L_Timer2Interrupt35
L__Timer2Interrupt81:
;ADC_DAC.c,274 :: 		RB0_bit = ~RB0_bit;                      //Conmuta el valor del pin RB14
0x0568	0xAA02CA  	BTG	RB0_bit, BitPos(RB0_bit+0)
;ADC_DAC.c,275 :: 		}else {
0x056A	0x37000E  	BRA	L_Timer2Interrupt36
L_Timer2Interrupt35:
;ADC_DAC.c,276 :: 		RB0_bit = 0;                            //Pone a cero despues de enviar todos los pulsos de exitacion.
0x056C	0xA902CA  	BCLR	RB0_bit, BitPos(RB0_bit+0)
;ADC_DAC.c,278 :: 		if (contp==110){
0x056E	0x2006E1  	MOV	#110, W1
0x0570	0x20AD80  	MOV	#lo_addr(_contp), W0
0x0572	0xE10810  	CP	W1, [W0]
0x0574	0x3A0009  	BRA NZ	L_Timer2Interrupt37
L__Timer2Interrupt82:
;ADC_DAC.c,279 :: 		IEC0.T2IE = 0;                       //Desabilita la interrupcion por desborde del TMR2 para no interferir con las interrupciones por desborde de TMR1
0x0576	0xA9E094  	BCLR	IEC0, #7
;ADC_DAC.c,280 :: 		T2CON.TON = 0;                       //Apaga el TMR2
0x0578	0xA9E111  	BCLR	T2CON, #15
;ADC_DAC.c,281 :: 		IEC0.T1IE = 1;                       //Habilita la interrupcion por desborde del TMR1 para dar inicio al muestreo del ADC
0x057A	0xA86094  	BSET	IEC0, #3
;ADC_DAC.c,282 :: 		TMR1 = 0;                            //Encera el TMR1
0x057C	0xEF2100  	CLR	TMR1
;ADC_DAC.c,283 :: 		T1IF_bit = 0;                        //Limpia la bandera de interrupcion por desbordamiento del TMR1
0x057E	0xA96084  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;ADC_DAC.c,284 :: 		T1CON.TON = 1;                       //Enciende el TMR1
0x0580	0xA8E105  	BSET	T1CON, #15
;ADC_DAC.c,285 :: 		bm=0;
0x0582	0x208121  	MOV	#lo_addr(_bm), W1
0x0584	0xEF2000  	CLR	W0
0x0586	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,286 :: 		}
L_Timer2Interrupt37:
;ADC_DAC.c,288 :: 		}
L_Timer2Interrupt36:
;ADC_DAC.c,289 :: 		contp++;                                      //Aumenta el contador en una unidad.
0x0588	0x200011  	MOV	#1, W1
0x058A	0x20AD80  	MOV	#lo_addr(_contp), W0
0x058C	0x408810  	ADD	W1, [W0], [W0]
;ADC_DAC.c,290 :: 		T2IF_bit = 0;                                 //Limpia la bandera de interrupcion por desbordamiento del TMR2
0x058E	0xA9E084  	BCLR	T2IF_bit, BitPos(T2IF_bit+0)
;ADC_DAC.c,291 :: 		}
L_end_Timer2Interrupt:
0x0590	0x2001A0  	MOV	#26, W0
0x0592	0x09000C  	REPEAT	#12
0x0594	0x78104F  	POP	[W0--]
0x0596	0x78004F  	POP	W0
0x0598	0xF90036  	POP	RCOUNT
0x059A	0xF90034  	POP	PSVPAG
0x059C	0x064000  	RETFIE
; end of _Timer2Interrupt
_Timer1Interrupt:
0x050C	0xF80034  	PUSH	PSVPAG
0x050E	0xF80036  	PUSH	RCOUNT
0x0510	0x781F80  	PUSH	W0
0x0512	0x200020  	MOV	#2, W0
0x0514	0x09000C  	REPEAT	#12
0x0516	0x781FB0  	PUSH	[W0++]
;ADC_DAC.c,256 :: 		void Timer1Interrupt() iv IVT_ADDR_T1INTERRUPT{
;ADC_DAC.c,258 :: 		SAMP_bit = 0;                                 //Limpia el bit SAMP para iniciar la conversion del ADC
0x0518	0xA92320  	BCLR	SAMP_bit, BitPos(SAMP_bit+0)
;ADC_DAC.c,259 :: 		while (!AD1CON1bits.DONE);                    //Espera hasta que se complete la conversion
L_Timer1Interrupt31:
0x051A	0xAF0320  	BTSC	AD1CON1bits, #0
0x051C	0x370001  	BRA	L_Timer1Interrupt32
0x051E	0x37FFFD  	BRA	L_Timer1Interrupt31
L_Timer1Interrupt32:
;ADC_DAC.c,260 :: 		if (i<nm){
0x0520	0x805681  	MOV	_i, W1
0x0522	0x2015E0  	MOV	#350, W0
0x0524	0xE10800  	CP	W1, W0
0x0526	0x31000A  	BRA GEU	L_Timer1Interrupt33
L__Timer1Interrupt79:
;ADC_DAC.c,261 :: 		M[i] = ADC1BUF0;                           //Almacena el valor actual de la conversion del ADC en el vector M
0x0528	0x805680  	MOV	_i, W0
0x052A	0xDD00C1  	SL	W0, #1, W1
0x052C	0x208140  	MOV	#lo_addr(_M), W0
0x052E	0x400081  	ADD	W0, W1, W1
0x0530	0xBF8300  	MOV	ADC1BUF0, WREG
0x0532	0x780880  	MOV	W0, [W1]
;ADC_DAC.c,262 :: 		i++;                                       //Aumenta en 1 el subindice del vector de Muestras
0x0534	0x200011  	MOV	#1, W1
0x0536	0x20AD00  	MOV	#lo_addr(_i), W0
0x0538	0x408810  	ADD	W1, [W0], [W0]
;ADC_DAC.c,263 :: 		} else {
0x053A	0x370005  	BRA	L_Timer1Interrupt34
L_Timer1Interrupt33:
;ADC_DAC.c,264 :: 		bm = 1;                                    //Cambia el valor de la bandera bm para terminar con el muestreo y dar comienzo al procesamiento de la señal
0x053C	0x208121  	MOV	#lo_addr(_bm), W1
0x053E	0xB3C010  	MOV.B	#1, W0
0x0540	0x784880  	MOV.B	W0, [W1]
;ADC_DAC.c,265 :: 		T1CON.TON = 0;                             //Apaga el TMR1
0x0542	0xA9E105  	BCLR	T1CON, #15
;ADC_DAC.c,266 :: 		IEC0.T1IE = 0;                             //Desabilita la interrupcion por desborde del TMR1
0x0544	0xA96094  	BCLR	IEC0, #3
;ADC_DAC.c,267 :: 		}
L_Timer1Interrupt34:
;ADC_DAC.c,268 :: 		T1IF_bit = 0;                                 //Limpia la bandera de interrupcion por desbordamiento del TMR1
0x0546	0xA96084  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;ADC_DAC.c,269 :: 		}
L_end_Timer1Interrupt:
0x0548	0x2001A0  	MOV	#26, W0
0x054A	0x09000C  	REPEAT	#12
0x054C	0x78104F  	POP	[W0--]
0x054E	0x78004F  	POP	W0
0x0550	0xF90036  	POP	RCOUNT
0x0552	0xF90034  	POP	PSVPAG
0x0554	0x064000  	RETFIE
; end of _Timer1Interrupt
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    __Multiply_32x32
0x0212      [14]    _Delay_100ms
0x0220      [82]    __Divide_32x32
0x0272      [88]    __Modulus_32x32
0x02CA       [4]    _Get_Fosc_Per_Cyc
0x02CE       [6]    _Get_Fosc_kHz
0x02D4      [14]    _UART1_Write
0x02E2      [12]    _UART1_Read
0x02EE     [258]    _UART1_Init
0x03F0     [284]    _Configuracion
0x050C      [74]    _Timer1Interrupt
0x0556      [72]    _Timer2Interrupt
0x059E     [140]    _main
0x062A     [150]    _UART1Interrupt
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0800       [2]    _UART_Rd_Ptr
0x0802       [2]    _UART_Wr_Ptr
0x0224       [2]    U1TXREG
0x0804       [2]    _UART_Rdy_Ptr
0x0228       [2]    U1BRG
0x0220       [2]    U1MODE
0x0806       [2]    _UART_Tx_Idle_Ptr
0x02CA       [2]    PORTB
0x0808       [1]    _TpId
0x0809       [6]    _Rspt
0x080F       [1]    _TP
0x0222       [2]    U1STA
0x0810       [1]    _ir
0x0811       [1]    _Id
0x0812       [1]    _bm
0x0100       [2]    TMR1
0x02CA       [0]    RB0_bit
0x0320       [0]    SAMP_bit
0x0300       [2]    ADC1BUF0
0x0814     [700]    _M
0x0AD0       [2]    _i
0x0813       [1]    _BanT
0x0AD2       [1]    _ip
0x0AD3       [1]    _Dato
0x0AD4       [4]    _Ptcn
0x0AD8       [2]    _contp
0x0226       [2]    U1RXREG
0x0ADA       [1]    _BanP
0x02CA       [0]    RB5_bit
0x0324       [2]    AD1CON3
0x0322       [2]    AD1CON2
0x0322       [2]    AD1CON2bits
0x0324       [2]    AD1CON3bits
0x0326       [2]    AD1CHS123
0x0328       [2]    AD1CHS0bits
0x0328       [2]    AD1CHS0
0x032C       [2]    AD1PCFGL
0x0746       [2]    PLLFBD
0x0744       [2]    CLKDIVbits
0x02C0       [0]    TRISA1_bit
0x0320       [2]    AD1CON1bits
0x0320       [2]    AD1CON1
0x02C8       [2]    TRISB
0x06C6       [2]    RPOR3bits
0x06A4       [2]    RPINR18bits
0x010C       [2]    PR2
0x0084       [0]    U1RXIF_bit
0x00A8       [2]    IPC2bits
0x00A6       [2]    IPC1bits
0x00A4       [2]    IPC0bits
0x0094       [2]    IEC0
0x0104       [2]    T1CON
0x0330       [2]    AD1CSSL
0x0084       [0]    T1IF_bit
0x0084       [0]    T2IF_bit
0x0110       [2]    T2CON
0x0102       [2]    PR1
0x0094       [2]    IEC0
0x0100       [2]    TMR1
0x0102       [2]    PR1
0x0104       [2]    T1CON
0x010C       [2]    PR2
0x0110       [2]    T2CON
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x02C8       [2]    TRISB
0x02CA       [2]    PORTB
0x0014       [2]    FARG_UART1_Write__data
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0300       [2]    ADC1BUF0
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0324       [2]    AD1CON3
0x0326       [2]    AD1CHS123
0x0328       [2]    AD1CHS0
0x032C       [2]    AD1PCFGL
0x0330       [2]    AD1CSSL
0x0746       [2]    PLLFBD
//** Label List: ** 
//----------------------------------------------
  L_Velocidad0
  L_Velocidad2
  L_Velocidad4
  L_Pulse5
  L_Pulse6
  L_Pulse7
  L_Pulse8
  L_Pulse9
  L_Pulse10
  L_Pulse11
  L_Pulse12
  L_Pulse13
  L_Pulse14
  L_Distancia15
  L_Distancia16
  L_Distancia17
  L_Distancia18
  L_Distancia19
  L_Distancia20
  L_UART1Interrupt21
  L_UART1Interrupt22
  L_UART1Interrupt23
  L_UART1Interrupt24
  L_UART1Interrupt25
  L_UART1Interrupt26
  L_UART1Interrupt27
  L_UART1Interrupt28
  L_UART1Interrupt29
  L_UART1Interrupt30
  L_Timer1Interrupt31
  L_Timer1Interrupt32
  L_Timer1Interrupt33
  L_Timer1Interrupt34
  L_Timer2Interrupt35
  L_Timer2Interrupt36
  L_Timer2Interrupt37
  L_main38
  L_main40
  L_main41
  L_main42
  L_main43
  L_main44
  L_main45
  L__Velocidad47
  L__UART1Interrupt48
  L__UART1Interrupt49
  L__UART1Interrupt50
  L__UART1Interrupt51
  L__UART1Interrupt52
  L__UART1Interrupt53
  L__UART1Interrupt54
  L__UART1Interrupt55
  L__UART1Interrupt56
  L_end_Velocidad
  _Velocidad
  L_end_Pulse
  _Pulse
  L__Pulse59
  L__Pulse60
  L__Pulse61
  L__Pulse62
  L__Pulse63
  L__Pulse64
  L_end_Distancia
  _Distancia
  L__Distancia66
  L__Distancia67
  L__Distancia68
  L__Distancia69
  L_end_UART1Interrupt
  _UART1Interrupt
  L__UART1Interrupt71
  L__UART1Interrupt72
  L__UART1Interrupt73
  L__UART1Interrupt74
  L__UART1Interrupt75
  L__UART1Interrupt76
  L__UART1Interrupt77
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L__Timer1Interrupt79
  L_end_Timer2Interrupt
  _Timer2Interrupt
  L__Timer2Interrupt81
  L__Timer2Interrupt82
  L_end_Configuracion
  _Configuracion
  L_end_main
  _main
  L__main85
  L__main_end_loop
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART_Write_Text25
  L_UART_Write_Text26
  L_UART_Read_Text27
  L_UART_Read_Text28
  L_UART_Read_Text29
  L_UART_Read_Text30
  L_UART_Read_Text31
  L_UART_Read_Text32
  L_UART_Read_Text33
  L_UART_Read_Text34
  L_UART_Read_Text35
  L__UART1_Read_Text36
  L__UART1_Init37
  L__UART1_Init38
  L__UART1_Init39
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text42
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text46
  L__UART1_Read_Text47
  L__UART1_Read_Text48
  L__UART1_Read_Text49
  L__UART1_Read_Text50
  L__UART1_Read_Text51
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init54
  L__UART1_Init55
  L__UART1_Init56
  L__UART1_Init57
  L__UART1_Init58
  L__UART1_Init59
  L__UART1_Init60
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced62
  L__UART1_Init_Advanced63
  L__UART1_Init_Advanced64
  L__UART1_Init_Advanced65
  L__UART1_Init_Advanced66
  L__UART1_Init_Advanced67
  L__UART1_Init_Advanced68
  L__UART1_Init_Advanced69
  L__UART1_Init_Advanced70
  L__UART1_Init_Advanced71
  L__UART1_Init_Advanced72
  L__UART1_Init_Advanced73
  L__UART1_Init_Advanced74
  L__UART1_Init_Advanced75
  L__UART1_Init_Advanced76
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text80
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text84
  L__UART_Read_Text85
  L__UART_Read_Text86
  L__UART_Read_Text87
  L__UART_Read_Text88
  L__UART_Read_Text89
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_Velocidad0
  L_Velocidad2
  L_Velocidad4
  L_Pulse5
  L_Pulse6
  L_Pulse7
  L_Pulse8
  L_Pulse9
  L_Pulse10
  L_Pulse11
  L_Pulse12
  L_Pulse13
  L_Pulse14
  L_Distancia15
  L_Distancia16
  L_Distancia17
  L_Distancia18
  L_Distancia19
  L_Distancia20
  L_UART1Interrupt21
  L_UART1Interrupt22
  L_UART1Interrupt23
  L_UART1Interrupt24
  L_UART1Interrupt25
  L_UART1Interrupt26
  L_UART1Interrupt27
  L_UART1Interrupt28
  L_UART1Interrupt29
  L_UART1Interrupt30
  L_Timer1Interrupt31
  L_Timer1Interrupt32
  L_Timer1Interrupt33
  L_Timer1Interrupt34
  L_Timer2Interrupt35
  L_Timer2Interrupt36
  L_Timer2Interrupt37
  L_main38
  L_main40
  L_main41
  L_main42
  L_main43
  L_main44
  L_main45
  L__Velocidad47
  L__UART1Interrupt48
  L__UART1Interrupt49
  L__UART1Interrupt50
  L__UART1Interrupt51
  L__UART1Interrupt52
  L__UART1Interrupt53
  L__UART1Interrupt54
  L__UART1Interrupt55
  L__UART1Interrupt56
  L_end_Velocidad
  _Velocidad
  L_end_Pulse
  _Pulse
  L__Pulse59
  L__Pulse60
  L__Pulse61
  L__Pulse62
  L__Pulse63
  L__Pulse64
  L_end_Distancia
  _Distancia
  L__Distancia66
  L__Distancia67
  L__Distancia68
  L__Distancia69
  L_end_UART1Interrupt
  _UART1Interrupt
  L__UART1Interrupt71
  L__UART1Interrupt72
  L__UART1Interrupt73
  L__UART1Interrupt74
  L__UART1Interrupt75
  L__UART1Interrupt76
  L__UART1Interrupt77
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L__Timer1Interrupt79
  L_end_Timer2Interrupt
  _Timer2Interrupt
  L__Timer2Interrupt81
  L__Timer2Interrupt82
  L_end_Configuracion
  _Configuracion
  L_end_main
  _main
  L__main85
  L__main_end_loop
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART_Write_Text25
  L_UART_Write_Text26
  L_UART_Read_Text27
  L_UART_Read_Text28
  L_UART_Read_Text29
  L_UART_Read_Text30
  L_UART_Read_Text31
  L_UART_Read_Text32
  L_UART_Read_Text33
  L_UART_Read_Text34
  L_UART_Read_Text35
  L__UART1_Read_Text36
  L__UART1_Init37
  L__UART1_Init38
  L__UART1_Init39
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text42
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text46
  L__UART1_Read_Text47
  L__UART1_Read_Text48
  L__UART1_Read_Text49
  L__UART1_Read_Text50
  L__UART1_Read_Text51
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init54
  L__UART1_Init55
  L__UART1_Init56
  L__UART1_Init57
  L__UART1_Init58
  L__UART1_Init59
  L__UART1_Init60
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced62
  L__UART1_Init_Advanced63
  L__UART1_Init_Advanced64
  L__UART1_Init_Advanced65
  L__UART1_Init_Advanced66
  L__UART1_Init_Advanced67
  L__UART1_Init_Advanced68
  L__UART1_Init_Advanced69
  L__UART1_Init_Advanced70
  L__UART1_Init_Advanced71
  L__UART1_Init_Advanced72
  L__UART1_Init_Advanced73
  L__UART1_Init_Advanced74
  L__UART1_Init_Advanced75
  L__UART1_Init_Advanced76
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text80
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text84
  L__UART_Read_Text85
  L__UART_Read_Text86
  L__UART_Read_Text87
  L__UART_Read_Text88
  L__UART_Read_Text89
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_Velocidad0
  L_Velocidad2
  L_Velocidad4
  L_Pulse5
  L_Pulse6
  L_Pulse7
  L_Pulse8
  L_Pulse9
  L_Pulse10
  L_Pulse11
  L_Pulse12
  L_Pulse13
  L_Pulse14
  L_Distancia15
  L_Distancia16
  L_Distancia17
  L_Distancia18
  L_Distancia19
  L_Distancia20
  L_UART1Interrupt21
  L_UART1Interrupt22
  L_UART1Interrupt23
  L_UART1Interrupt24
  L_UART1Interrupt25
  L_UART1Interrupt26
  L_UART1Interrupt27
  L_UART1Interrupt28
  L_UART1Interrupt29
  L_UART1Interrupt30
  L_Timer1Interrupt31
  L_Timer1Interrupt32
  L_Timer1Interrupt33
  L_Timer1Interrupt34
  L_Timer2Interrupt35
  L_Timer2Interrupt36
  L_Timer2Interrupt37
  L_main38
  L_main40
  L_main41
  L_main42
  L_main43
  L_main44
  L_main45
  L__Velocidad47
  L__UART1Interrupt48
  L__UART1Interrupt49
  L__UART1Interrupt50
  L__UART1Interrupt51
  L__UART1Interrupt52
  L__UART1Interrupt53
  L__UART1Interrupt54
  L__UART1Interrupt55
  L__UART1Interrupt56
  L_end_Velocidad
  _Velocidad
  L_end_Pulse
  _Pulse
  L__Pulse59
  L__Pulse60
  L__Pulse61
  L__Pulse62
  L__Pulse63
  L__Pulse64
  L_end_Distancia
  _Distancia
  L__Distancia66
  L__Distancia67
  L__Distancia68
  L__Distancia69
  L_end_UART1Interrupt
  _UART1Interrupt
  L__UART1Interrupt71
  L__UART1Interrupt72
  L__UART1Interrupt73
  L__UART1Interrupt74
  L__UART1Interrupt75
  L__UART1Interrupt76
  L__UART1Interrupt77
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L__Timer1Interrupt79
  L_end_Timer2Interrupt
  _Timer2Interrupt
  L__Timer2Interrupt81
  L__Timer2Interrupt82
  L_end_Configuracion
  _Configuracion
  L_end_main
  _main
  L__main85
  L__main_end_loop
  L_Velocidad0
  L_Velocidad2
  L_Velocidad4
  L_Pulse5
  L_Pulse6
  L_Pulse7
  L_Pulse8
  L_Pulse9
  L_Pulse10
  L_Pulse11
  L_Pulse12
  L_Pulse13
  L_Pulse14
  L_Distancia15
  L_Distancia16
  L_Distancia17
  L_Distancia18
  L_Distancia19
  L_Distancia20
  L_UART1Interrupt21
  L_UART1Interrupt22
  L_UART1Interrupt23
  L_UART1Interrupt24
  L_UART1Interrupt25
  L_UART1Interrupt26
  L_UART1Interrupt27
  L_UART1Interrupt28
  L_UART1Interrupt29
  L_UART1Interrupt30
  L_Timer1Interrupt31
  L_Timer1Interrupt32
  L_Timer1Interrupt33
  L_Timer1Interrupt34
  L_Timer2Interrupt35
  L_Timer2Interrupt36
  L_Timer2Interrupt37
  L_main38
  L_main40
  L_main41
  L_main42
  L_main43
  L_main44
  L_main45
  L__Velocidad47
  L__UART1Interrupt48
  L__UART1Interrupt49
  L__UART1Interrupt50
  L__UART1Interrupt51
  L__UART1Interrupt52
  L__UART1Interrupt53
  L__UART1Interrupt54
  L__UART1Interrupt55
  L__UART1Interrupt56
  L_end_Velocidad
  _Velocidad
  L_end_Pulse
  _Pulse
  L__Pulse59
  L__Pulse60
  L__Pulse61
  L__Pulse62
  L__Pulse63
  L__Pulse64
  L_end_Distancia
  _Distancia
  L__Distancia66
  L__Distancia67
  L__Distancia68
  L__Distancia69
  L_end_UART1Interrupt
  _UART1Interrupt
  L__UART1Interrupt71
  L__UART1Interrupt72
  L__UART1Interrupt73
  L__UART1Interrupt74
  L__UART1Interrupt75
  L__UART1Interrupt76
  L__UART1Interrupt77
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L__Timer1Interrupt79
  L_end_Timer2Interrupt
  _Timer2Interrupt
  L__Timer2Interrupt81
  L__Timer2Interrupt82
  L_end_Configuracion
  _Configuracion
  L_end_main
  _main
  L__main85
  L__main_end_loop
