INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/BCD-to-bar/BCD-to-bargraph.srcs/sim_1/new/bcd_2_bar_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bcd_2_bar_tb
