

================================================================
== Vivado HLS Report for 'aes'
================================================================
* Date:           Wed Sep  9 01:06:20 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        aes_runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------------+-----+-------------+---------+
    |      Latency      |      Interval     | Pipeline|
    | min |     max     | min |     max     |   Type  |
    +-----+-------------+-----+-------------+---------+
    |   18|  13958643730|   19|  13958643731|   none  |
    +-----+-------------+-----+-------------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+----------+
        |                    |         |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module | min | max | min | max |   Type   |
        +--------------------+---------+-----+-----+-----+-----+----------+
        |grp_aestest_fu_337  |aestest  |   19|   19|    1|    1| function |
        +--------------------+---------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+-------------+----------+-----------+-----------+---------------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |     max     |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+-------------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |    0|  13958643712|        52|          -|          -| 0 ~ 268435456 |    no    |
        +----------+-----+-------------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    976|
|FIFO             |        -|      -|       -|      -|
|Instance         |      100|      -|    3161|   9242|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    997|
|Register         |        -|      -|    2065|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|      0|    5226|  11215|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|      0|       4|     21|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+---------+---------+-------+------+------+
    |grp_aestest_fu_337  |aestest  |      100|      0|  3161|  9242|
    +--------------------+---------+---------+-------+------+------+
    |Total               |         |      100|      0|  3161|  9242|
    +--------------------+---------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |grp_fu_395_p2            |     +    |      0|  0|  128|         128|           1|
    |iterations_1_fu_1006_p2  |     +    |      0|  0|   29|          29|           1|
    |numIterations_fu_914_p2  |     +    |      0|  0|   29|          29|          29|
    |storemerge_v_fu_1040_p3  |  Select  |      0|  0|  128|           1|         128|
    |ap_sig_bdd_652           |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_754           |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_757           |    and   |      0|  0|    1|           1|           1|
    |exitcond_fu_1001_p2      |   icmp   |      0|  0|   36|          29|          29|
    |tmp_26_fu_454_p2         |   icmp   |      0|  0|    4|           4|           1|
    |tmp_35_fu_768_p2         |   icmp   |      0|  0|   40|          32|           1|
    |tmp_36_fu_1034_p2        |   icmp   |      0|  0|  159|         128|           1|
    |tmp_38_fu_774_p2         |   icmp   |      0|  0|   40|          32|           2|
    |ap_sig_bdd_2536          |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_503           |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_581           |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_610           |    or    |      0|  0|    1|           1|           1|
    |r_V_1_fu_1054_p2         |    xor   |      0|  0|  188|         128|         128|
    |r_V_fu_1047_p2           |    xor   |      0|  0|  188|         128|         128|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0|  976|         675|         456|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |destinationAddress_in_sig          |   32|          2|   32|         64|
    |grp_aestest_fu_337_inptext_V_read  |  128|          4|  128|        512|
    |iterations_reg_325                 |   29|          2|   29|         58|
    |iv_V_in_sig                        |  128|          2|  128|        256|
    |key_in_V_in_sig                    |  128|          2|  128|        256|
    |m_mm2s_ctl_AWADDR                  |   32|          4|   32|        128|
    |m_mm2s_ctl_WDATA                   |   32|          7|   32|        224|
    |m_s2mm_ctl_ARADDR                  |   32|          3|   32|         96|
    |m_s2mm_ctl_AWADDR                  |   32|          4|   32|        128|
    |m_s2mm_ctl_WDATA                   |   32|          7|   32|        224|
    |mode_in_sig                        |   32|          2|   32|         64|
    |numBytes_in_sig                    |   32|          2|   32|         64|
    |rhs_V_fu_226                       |  128|          2|  128|        256|
    |s_out_V_TDATA                      |   40|         17|    8|        136|
    |sourceAddress_in_sig               |   32|          2|   32|         64|
    |t_V_fu_230                         |  128|          2|  128|        256|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  997|         64|  965|       2786|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |    7|   0|    7|          0|
    |ap_reg_ioackin_m_mm2s_ctl_ARREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_mm2s_ctl_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_mm2s_ctl_WREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_ARREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_s2mm_ctl_WREADY          |    1|   0|    1|          0|
    |ap_reg_ioackin_s_out_V_TREADY             |    1|   0|    1|          0|
    |destinationAddress_ap_vld_preg            |    1|   0|    1|          0|
    |destinationAddress_assign_fu_238          |   32|   0|   32|          0|
    |destinationAddress_preg                   |   32|   0|   32|          0|
    |grp_aestest_fu_337_ap_start_ap_start_reg  |    1|   0|    1|          0|
    |iterations_1_reg_1522                     |   29|   0|   29|          0|
    |iterations_reg_325                        |   29|   0|   29|          0|
    |iv_V_ap_vld_preg                          |    1|   0|    1|          0|
    |iv_V_preg                                 |  128|   0|  128|          0|
    |iv_local_V_s_reg_1514                     |  128|   0|  128|          0|
    |key_in_V_ap_vld_preg                      |    1|   0|    1|          0|
    |key_in_V_preg                             |  128|   0|  128|          0|
    |key_local_V_0_s_reg_1509                  |  128|   0|  128|          0|
    |m_s2mm_ctl_addr_reg_1245                  |    0|   0|   32|         32|
    |mode_ap_vld_preg                          |    1|   0|    1|          0|
    |mode_preg                                 |   32|   0|   32|          0|
    |numBytes_ap_vld_preg                      |    1|   0|    1|          0|
    |numBytes_preg                             |   32|   0|   32|          0|
    |numIterations_reg_1479                    |   29|   0|   29|          0|
    |p_1_s_reg_1602                            |  128|   0|  128|          0|
    |p_Result_10_reg_1361                      |    8|   0|    8|          0|
    |p_Result_12_reg_1381                      |    8|   0|    8|          0|
    |p_Result_13_reg_1391                      |    8|   0|    8|          0|
    |p_Result_14_reg_1401                      |    8|   0|    8|          0|
    |p_Result_15_reg_1411                      |    8|   0|    8|          0|
    |p_Result_16_reg_1371                      |    8|   0|    8|          0|
    |p_Result_1_reg_1271                       |    8|   0|    8|          0|
    |p_Result_2_reg_1281                       |    8|   0|    8|          0|
    |p_Result_3_reg_1291                       |    8|   0|    8|          0|
    |p_Result_4_reg_1301                       |    8|   0|    8|          0|
    |p_Result_5_reg_1311                       |    8|   0|    8|          0|
    |p_Result_6_10_reg_1376                    |    8|   0|    8|          0|
    |p_Result_6_11_reg_1386                    |    8|   0|    8|          0|
    |p_Result_6_12_reg_1396                    |    8|   0|    8|          0|
    |p_Result_6_13_reg_1406                    |    8|   0|    8|          0|
    |p_Result_6_14_reg_1416                    |    8|   0|    8|          0|
    |p_Result_6_1_reg_1276                     |    8|   0|    8|          0|
    |p_Result_6_2_reg_1286                     |    8|   0|    8|          0|
    |p_Result_6_3_reg_1296                     |    8|   0|    8|          0|
    |p_Result_6_4_reg_1306                     |    8|   0|    8|          0|
    |p_Result_6_5_reg_1316                     |    8|   0|    8|          0|
    |p_Result_6_6_reg_1326                     |    8|   0|    8|          0|
    |p_Result_6_7_reg_1336                     |    8|   0|    8|          0|
    |p_Result_6_8_reg_1346                     |    8|   0|    8|          0|
    |p_Result_6_9_reg_1356                     |    8|   0|    8|          0|
    |p_Result_6_s_reg_1366                     |    8|   0|    8|          0|
    |p_Result_7_reg_1331                       |    8|   0|    8|          0|
    |p_Result_8_reg_1341                       |    8|   0|    8|          0|
    |p_Result_9_reg_1351                       |    8|   0|    8|          0|
    |p_Result_s_reg_1321                       |    8|   0|    8|          0|
    |reg_409                                   |  128|   0|  128|          0|
    |rhs_V_fu_226                              |  128|   0|  128|          0|
    |sourceAddress_ap_vld_preg                 |    1|   0|    1|          0|
    |sourceAddress_assign_fu_234               |   32|   0|   32|          0|
    |sourceAddress_preg                        |   32|   0|   32|          0|
    |t_V_fu_230                                |  128|   0|  128|          0|
    |temp_buffer_out_10_reg_1653               |    8|   0|    8|          0|
    |temp_buffer_out_1_reg_1608                |    8|   0|    8|          0|
    |temp_buffer_out_2_reg_1613                |    8|   0|    8|          0|
    |temp_buffer_out_3_reg_1618                |    8|   0|    8|          0|
    |temp_buffer_out_4_reg_1623                |    8|   0|    8|          0|
    |temp_buffer_out_5_reg_1628                |    8|   0|    8|          0|
    |temp_buffer_out_6_reg_1633                |    8|   0|    8|          0|
    |temp_buffer_out_7_reg_1638                |    8|   0|    8|          0|
    |temp_buffer_out_8_reg_1643                |    8|   0|    8|          0|
    |temp_buffer_out_9_reg_1648                |    8|   0|    8|          0|
    |tmp_14_reg_1658                           |    8|   0|    8|          0|
    |tmp_15_reg_1663                           |    8|   0|    8|          0|
    |tmp_16_reg_1668                           |    8|   0|    8|          0|
    |tmp_17_reg_1673                           |    8|   0|    8|          0|
    |tmp_26_reg_1256                           |    1|   0|    1|          0|
    |tmp_326_reg_1434                          |    2|   0|    2|          0|
    |tmp_327_reg_1444                          |    2|   0|    2|          0|
    |tmp_328_reg_1464                          |   12|   0|   12|          0|
    |tmp_329_reg_1489                          |   28|   0|   28|          0|
    |tmp_330_reg_1474                          |   12|   0|   12|          0|
    |tmp_331_reg_1261                          |    8|   0|    8|          0|
    |tmp_332_reg_1266                          |    8|   0|    8|          0|
    |tmp_344_reg_1582                          |    8|   0|    8|          0|
    |tmp_345_reg_1587                          |    8|   0|    8|          0|
    |tmp_346_reg_1592                          |    8|   0|    8|          0|
    |tmp_347_reg_1597                          |    8|   0|    8|          0|
    |tmp_349_reg_1678                          |    8|   0|    8|          0|
    |tmp_35_reg_1421                           |    1|   0|    1|          0|
    |tmp_360_reg_1527                          |    8|   0|    8|          0|
    |tmp_361_reg_1532                          |    8|   0|    8|          0|
    |tmp_362_reg_1537                          |    8|   0|    8|          0|
    |tmp_363_reg_1542                          |    8|   0|    8|          0|
    |tmp_364_reg_1547                          |    8|   0|    8|          0|
    |tmp_365_reg_1552                          |    8|   0|    8|          0|
    |tmp_366_reg_1557                          |    8|   0|    8|          0|
    |tmp_367_reg_1562                          |    8|   0|    8|          0|
    |tmp_368_reg_1567                          |    8|   0|    8|          0|
    |tmp_369_reg_1572                          |    8|   0|    8|          0|
    |tmp_370_reg_1577                          |    8|   0|    8|          0|
    |tmp_38_reg_1425                           |    1|   0|    1|          0|
    |tmp_39_reg_1439                           |   29|   0|   29|          0|
    |tmp_40_reg_1449                           |   31|   0|   31|          0|
    |tmp_41_reg_1459                           |   19|   0|   19|          0|
    |tmp_42_reg_1454                           |   31|   0|   31|          0|
    |tmp_43_reg_1469                           |   19|   0|   19|          0|
    |tmp_reg_1251                              |   28|   0|   28|          0|
    |tmp_s_reg_1429                            |   29|   0|   29|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 2065|   0| 2097|         32|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR      |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA       |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB       |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR      |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA       | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |      aes     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      aes     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      aes     | return value |
|m_axi_m_mm2s_ctl_AWVALID   | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWREADY   |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWADDR    | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWID      | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWLEN     | out |    8|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWSIZE    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWBURST   | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWLOCK    | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWCACHE   | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWPROT    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWQOS     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWREGION  | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_AWUSER    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WVALID    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WREADY    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WDATA     | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WSTRB     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WLAST     | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WID       | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_WUSER     | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARVALID   | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARREADY   |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARADDR    | out |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARID      | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARLEN     | out |    8|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARSIZE    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARBURST   | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARLOCK    | out |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARCACHE   | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARPROT    | out |    3|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARQOS     | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARREGION  | out |    4|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_ARUSER    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RVALID    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RREADY    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RDATA     |  in |   32|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RLAST     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RID       |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RUSER     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_RRESP     |  in |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BVALID    |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BREADY    | out |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BRESP     |  in |    2|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BID       |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_mm2s_ctl_BUSER     |  in |    1|    m_axi   |  m_mm2s_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWVALID   | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWREADY   |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWADDR    | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWID      | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWLEN     | out |    8|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWSIZE    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWBURST   | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWLOCK    | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWCACHE   | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWPROT    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWQOS     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWREGION  | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_AWUSER    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WVALID    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WREADY    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WDATA     | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WSTRB     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WLAST     | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WID       | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_WUSER     | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARVALID   | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARREADY   |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARADDR    | out |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARID      | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARLEN     | out |    8|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARSIZE    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARBURST   | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARLOCK    | out |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARCACHE   | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARPROT    | out |    3|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARQOS     | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARREGION  | out |    4|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_ARUSER    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RVALID    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RREADY    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RDATA     |  in |   32|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RLAST     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RID       |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RUSER     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_RRESP     |  in |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BVALID    |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BREADY    | out |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BRESP     |  in |    2|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BID       |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|m_axi_m_s2mm_ctl_BUSER     |  in |    1|    m_axi   |  m_s2mm_ctl  |    pointer   |
|s_in_V_TDATA               |  in |    8|    axis    |    s_in_V    |    pointer   |
|s_in_V_TVALID              |  in |    1|    axis    |    s_in_V    |    pointer   |
|s_in_V_TREADY              | out |    1|    axis    |    s_in_V    |    pointer   |
|s_out_V_TDATA              | out |    8|    axis    |    s_out_V   |    pointer   |
|s_out_V_TVALID             | out |    1|    axis    |    s_out_V   |    pointer   |
|s_out_V_TREADY             |  in |    1|    axis    |    s_out_V   |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

