# Copyright 2019 Google LLC
#
# This source code is licensed under the BSD-style license found in the
# LICENSE file in the root directory of this source tree.

# ARM NEON
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u4
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u8
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u8_acc2
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u12
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u12_acc2
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u12_acc3
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u16
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u16_acc2
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u16_acc4
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u20
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u20_acc2
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_lut64_p2_u20_acc5
  init: xnn_init_f32_expminus_neon_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u4
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u8
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u8_acc2
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u12
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u12_acc2
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u12_acc3
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u16
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u16_acc2
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u16_acc4
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u20
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u20_acc2
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neon_rr2_p5_u20_acc5
  init: xnn_init_f32_expminus_neon_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u4
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u8
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u8_acc2
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u12
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u12_acc2
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u12_acc3
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u16
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u16_acc2
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u16_acc4
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u20
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u20_acc2
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_lut64_p2_u20_acc5
  init: xnn_init_f32_expminus_neonfma_rr1_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u4
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u8
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u8_acc2
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u12
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u12_acc2
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u12_acc3
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u16
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u16_acc2
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u16_acc4
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u20
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u20_acc2
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__neonfma_rr1_p5_u20_acc5
  init: xnn_init_f32_expminus_neonfma_rr1_p5_params
# RISC-V Vector
- name: xnn_f32_raddstoreexpminusmax_ukernel__rvv_rr2_p6_u2v
  init: xnn_init_f32_expminus_rvv_rr2_p6_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__rvv_rr2_p6_u4v
  init: xnn_init_f32_expminus_rvv_rr2_p6_params
# x86 SSE
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u4
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u8
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u8_acc2
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u12
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u12_acc2
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u12_acc3
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u16
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u16_acc2
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u16_acc4
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u20
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u20_acc2
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__sse2_rr2_p5_u20_acc5
  init: xnn_init_f32_expminus_sse2_rr2_p5_params
# x86 AVX
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u64
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u64_acc2
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u64_acc4
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u72
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u72_acc3
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u80
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u80_acc2
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u80_acc5
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u96
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u96_acc2
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u96_acc3
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx2_rr1_p5_u96_acc6
  init: xnn_init_f32_expminus_avx2_rr1_p5_params
# x86 AVX512
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u128
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u128_acc2
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u128_acc4
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u144
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u144_acc3
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u160
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u160_acc2
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u160_acc5
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u192
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u192_acc2
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u192_acc3
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__avx512f_rr1_p5_scalef_u192_acc6
  init: xnn_init_f32_expminus_avx512_rr1_p5_params
# WAsm SIMD
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u4
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u8
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u8_acc2
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u12
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u12_acc2
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u12_acc3
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u16
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u16_acc2
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u16_acc4
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u20
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u20_acc2
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmsimd_rr2_p5_u20_acc5
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
# WAsm Relaxed SIMD
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u4
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u8
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u8_acc2
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u12
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u12_acc2
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u12_acc3
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u16
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u16_acc2
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u16_acc4
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u20
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u20_acc2
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__wasmrelaxedsimd_rr2_p5_u20_acc5
  init: xnn_init_f32_expminus_wasmsimd_rr2_p5_params
# Scalar
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_lut64_p2_u1
  init: xnn_init_f32_expminus_scalar_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_lut64_p2_u2
  init: xnn_init_f32_expminus_scalar_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_lut64_p2_u2_acc2
  init: xnn_init_f32_expminus_scalar_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_lut64_p2_u4
  init: xnn_init_f32_expminus_scalar_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_lut64_p2_u4_acc2
  init: xnn_init_f32_expminus_scalar_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_lut64_p2_u4_acc4
  init: xnn_init_f32_expminus_scalar_rr2_lut64_p2_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_p5_u1
  init: xnn_init_f32_expminus_scalar_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_p5_u2
  init: xnn_init_f32_expminus_scalar_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_p5_u2_acc2
  init: xnn_init_f32_expminus_scalar_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_p5_u4
  init: xnn_init_f32_expminus_scalar_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_p5_u4_acc2
  init: xnn_init_f32_expminus_scalar_rr2_p5_params
- name: xnn_f32_raddstoreexpminusmax_ukernel__scalar_rr2_p5_u4_acc4
  init: xnn_init_f32_expminus_scalar_rr2_p5_params
