// Seed: 3638698016
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input uwire void id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input supply0 id_6,
    output tri id_7,
    input tri id_8,
    input supply1 void id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    output supply1 id_13
);
  id_15(
      .id_0(1 | 1'h0), .id_1(), .id_2(-1), .id_3(1'd0)
  ); id_16(
      id_13, id_3, id_11 === -1 ? id_10 : id_7 ? 1 : !id_4
  );
  wire id_17;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0
);
  assign id_2 = -1'b0;
  wor id_3, id_4 = id_0;
  id_5(
      .id_0(-1),
      .id_1(),
      .id_2(1),
      .id_3(id_3),
      .id_4(-1),
      .id_5(1),
      .id_6(id_3),
      .id_7(id_0),
      .id_8(1 - id_3)
  );
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_0,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4
  );
  assign id_3 = id_3;
  wire id_6;
  assign id_4 = id_0;
endmodule
