# Design: Design RegistroRotacionDerecha already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: EDIF
# DESIGN: Flow Manager: Not Defined
# BDE: Implementation has been created and attached to instance "U1" of fub "Fub1 (Fub1)" from library "RegistroRotacionDerecha".
acom -reorder -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/RegistroRotacionDerecha.bde $dsn/src/Fub1.vhd
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Error: RegistroRotacionDerecha.bde - 1 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -reorder -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/RegistroRotacionDerecha.bde $dsn/src/Fub1.vhd
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => puertos
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7068 kB (elbread=1280 elab2=5650 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:36 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
endsim
# KERNEL: stopped at time: 22686750 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7068 kB (elbread=1280 elab2=5650 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:38 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /puertos/NET754 not found in C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb.
# 1 signal(s) traced.
run
endsim
# KERNEL: stopped at time: 9741450 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:41 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
endsim
# KERNEL: stopped at time: 3540845 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:42 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 3868300 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:44 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 6328165 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:45 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 3141855 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 7 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:46 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 2172855 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:47 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 4079700 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:48 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 2725250 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:49 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 10610400 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7068 kB (elbread=1280 elab2=5650 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:49 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 7890100 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:50 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 5179700 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# Error: COMP96_0143: Fub1.vhd : (44, 3): Object "D" cannot be written.
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile failure 1 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7068 kB (elbread=1280 elab2=5650 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:53 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /puertos/D not found in C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb.
# Warning: WAVEFORM: Object matching /puertos/Q4 not found in C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb.
run
endsim
# KERNEL: stopped at time: 14093650 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7068 kB (elbread=1280 elab2=5650 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:54 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
# 1 signal(s) traced.
run
endsim
# KERNEL: stopped at time: 4388200 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7069 kB (elbread=1280 elab2=5651 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:55 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
# 1 signal(s) traced.
run
endsim
# KERNEL: stopped at time: 4270650 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7068 kB (elbread=1280 elab2=5650 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:55 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /puertos/Q4 not found in C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb.
run
endsim
# KERNEL: stopped at time: 4211750 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7068 kB (elbread=1280 elab2=5650 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  02:57 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 4092150 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work RegistroRotacionDerecha -2002  $dsn/src/Fub1.vhd $dsn/src/RegistroRotacionDerecha.bde
# DRC: Checking file 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/RegistroRotacionDerecha.bde'.
# DRC: Warning: RegistroRotacionDerecha.bde - 0 error(s), 4 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\compile\RegistroRotacionDerecha.vhd from C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\RegistroRotacionDerecha.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: ./../compile/RegistroRotacionDerecha.vhd
# Compile Entity "puertos"
# Compile Architecture "programa" of Entity "puertos"
# Top-level unit(s) detected:
# Entity => puertos
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
asim -O5 +access +r +m+puertos puertos programa
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7068 kB (elbread=1280 elab2=5650 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\eevae\OneDrive\Documentos\Programacion\DSD\RegistroRotacionDerecha\RegistroRotacionDerecha\src\wave.asdb
#  03:04 p. m., sábado, 2 de octubre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/eevae/OneDrive/Documentos/Programacion/DSD/RegistroRotacionDerecha/RegistroRotacionDerecha/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 4260850 ns
# VSIM: Simulation has finished.
