`begin_keywords "1800-2012"
module cr_rst_sync ( clk, async_rst_n, bypass_reset, test_rst_n, rst_n );
input wire logic clk ;
input wire logic async_rst_n ;
input wire logic bypass_reset ;
input wire logic test_rst_n ;
output wire logic rst_n ;
endmodule
`end_keywords
/**portGenericDumpBegin clk async_rst_n bypass_reset test_rst_n rst_n portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
