

================================================================
== Vivado HLS Report for 'Conv_forward'
================================================================
* Date:           Mon Jan  7 16:14:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.718|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_Padding_fu_169  |Padding  |  105|  105|  105|  105|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|         ?|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    418|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      37|    284|
|Memory           |        0|      -|      10|      3|
|Multiplexer      |        -|      -|       -|    176|
|Register         |        -|      -|     201|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     248|    881|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT |
    +--------------------+---------+---------+-------+----+-----+
    |grp_Padding_fu_169  |Padding  |        0|      0|  37|  284|
    +--------------------+---------+---------+-------+----+-----+
    |Total               |         |        0|      0|  37|  284|
    +--------------------+---------+---------+-------+----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Lenet_mac_muladd_cud_U10  |Lenet_mac_muladd_cud  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv1_W_data_V_U  |Conv_forward_convbkb  |        0|  10|   3|    16|   10|     1|          160|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                      |        0|  10|   3|    16|   10|     1|          160|
    +------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ch_fu_310_p2            |     +    |      0|  0|  10|           2|           1|
    |filter_N_fu_183_p2      |     +    |      0|  0|  10|           2|           1|
    |ho_1_fu_422_p2          |     +    |      0|  0|  39|           1|          32|
    |horiz_end_fu_290_p2     |     +    |      0|  0|  12|           2|           3|
    |i_fu_207_p2             |     +    |      0|  0|  10|           2|           1|
    |j_fu_247_p2             |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_267_p2          |     +    |      0|  0|  10|           2|           2|
    |tmp2_fu_369_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_402_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_21_fu_375_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_24_fu_417_p2        |     +    |      0|  0|  15|           6|           6|
    |tmp_25_fu_407_p2        |     +    |      0|  0|  32|          32|          32|
    |v_fu_428_p2             |     +    |      0|  0|  39|          32|           1|
    |vert_end_fu_231_p2      |     +    |      0|  0|  12|           2|           3|
    |p_x_assign_2_fu_344_p2  |     -    |      0|  0|  13|           4|           4|
    |p_y_assign_s_fu_389_p2  |     -    |      0|  0|  38|          31|          31|
    |exitcond1_fu_241_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_201_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_304_p2     |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_177_p2      |   icmp   |      0|  0|   9|           2|           3|
    |tmp_19_fu_353_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_20_fu_358_p2        |   icmp   |      0|  0|  18|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 418|         288|         290|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                              |  53|         12|    1|         12|
    |conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_address0  |  15|          3|    5|         15|
    |conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_ce0       |  15|          3|    1|          3|
    |conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_we0       |   9|          2|    1|          2|
    |conv_layer1_2_2_2_1_2_2_2_output_data_V_address0       |  15|          3|    3|          9|
    |conv_layer1_2_2_2_1_2_2_2_output_data_V_d0             |  15|          3|   16|         48|
    |p_x_assign_1_reg_150                                   |   9|          2|   32|         64|
    |p_x_assign_reg_116                                     |   9|          2|    2|          4|
    |p_y_assign_1_reg_160                                   |   9|          2|   32|         64|
    |p_y_assign_reg_128                                     |   9|          2|    2|          4|
    |p_z_assign_2_reg_139                                   |   9|          2|    2|          4|
    |p_z_assign_reg_104                                     |   9|          2|    2|          4|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 176|         38|   99|        233|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ch_reg_538                       |   2|   0|    2|          0|
    |conv1_W_data_V_load_reg_589      |  10|   0|   10|          0|
    |conv_layer1_a_slice_1_reg_584    |  16|   0|   16|          0|
    |conv_layer1_output_d_reg_520     |   3|   0|    3|          0|
    |filter_N_reg_474                 |   2|   0|    2|          0|
    |grp_Padding_fu_169_ap_start_reg  |   1|   0|    1|          0|
    |ho_1_reg_569                     |  32|   0|   32|          0|
    |horiz_end_cast_reg_525           |   2|   0|   32|         30|
    |horiz_start_cast_reg_515         |   1|   0|   32|         31|
    |i_reg_487                        |   2|   0|    2|          0|
    |j_reg_510                        |   2|   0|    2|          0|
    |p_x_assign_1_reg_150             |  32|   0|   32|          0|
    |p_x_assign_2_cast_reg_548        |  31|   0|   32|          1|
    |p_x_assign_reg_116               |   2|   0|    2|          0|
    |p_y_assign_1_reg_160             |  32|   0|   32|          0|
    |p_y_assign_reg_128               |   2|   0|    2|          0|
    |p_z_assign_2_reg_139             |   2|   0|    2|          0|
    |p_z_assign_reg_104               |   2|   0|    2|          0|
    |tmp_16_reg_530                   |   1|   0|   31|         30|
    |tmp_18_cast_reg_479              |   2|   0|    6|          4|
    |tmp_24_reg_559                   |   6|   0|    6|          0|
    |tmp_53_cast_reg_543              |   1|   0|   32|         31|
    |v_2_cast6_reg_492                |   1|   0|   32|         31|
    |v_2_cast_reg_497                 |   1|   0|    4|          3|
    |vert_end_cast_reg_502            |   2|   0|   32|         30|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 201|   0|  392|        191|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                 |  in |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_rst                                                 |  in |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_start                                               |  in |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_done                                                | out |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_idle                                                | out |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|ap_ready                                               | out |    1| ap_ctrl_hs |                 Conv_forward                 | return value |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_address0        | out |    3|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_input_data_V    |     array    |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_ce0             | out |    1|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_input_data_V    |     array    |
|conv_layer1_2_2_2_1_2_2_2_input_data_V_q0              |  in |   16|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_input_data_V    |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_address0       | out |    3|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_ce0            | out |    1|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_we0            | out |    1|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_d0             | out |   16|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_output_data_V_q0             |  in |   16|  ap_memory |    conv_layer1_2_2_2_1_2_2_2_output_data_V   |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_address0  | out |    5|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_ce0       | out |    1|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_we0       | out |    1|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_d0        | out |   16|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
|conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_q0        |  in |   16|  ap_memory | conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V |     array    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

