ARM GAS  /tmp/ccTtE1Ux.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.EnterBootloader,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	EnterBootloader
  19              		.arch armv7-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu softvfp
  25              	EnterBootloader:
  26              	.LFB30:
  27              		.file 1 "../application/Src/main.c"
   1:../application/Src/main.c **** 
   2:../application/Src/main.c **** /**
   3:../application/Src/main.c ****   ******************************************************************************
   4:../application/Src/main.c ****   * @file           : main.c
   5:../application/Src/main.c ****   * @brief          : Main program body
   6:../application/Src/main.c **** 	
   7:../application/Src/main.c **** 		FreeJoy software for game device controllers
   8:../application/Src/main.c ****     Copyright (C) 2020  Yury Vostrenkov (yuvostrenkov@gmail.com)
   9:../application/Src/main.c **** 
  10:../application/Src/main.c ****     This program is free software: you can redistribute it and/or modify
  11:../application/Src/main.c ****     it under the terms of the GNU General Public License as published by
  12:../application/Src/main.c ****     the Free Software Foundation, either version 3 of the License, or
  13:../application/Src/main.c ****     (at your option) any later version.
  14:../application/Src/main.c **** 
  15:../application/Src/main.c ****     This program is distributed in the hope that it will be useful,
  16:../application/Src/main.c ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  17:../application/Src/main.c ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  18:../application/Src/main.c ****     GNU General Public License for more details.
  19:../application/Src/main.c **** 
  20:../application/Src/main.c ****     You should have received a copy of the GNU General Public License
  21:../application/Src/main.c ****     along with this program.  If not, see <https://www.gnu.org/licenses/>.
  22:../application/Src/main.c **** 		
  23:../application/Src/main.c ****   ******************************************************************************
  24:../application/Src/main.c ****   */
  25:../application/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  26:../application/Src/main.c **** #include "main.h"
  27:../application/Src/main.c **** 
  28:../application/Src/main.c **** #include "periphery.h"
  29:../application/Src/main.c **** #include "config.h"
  30:../application/Src/main.c **** #include "analog.h"
  31:../application/Src/main.c **** #include "buttons.h"
ARM GAS  /tmp/ccTtE1Ux.s 			page 2


  32:../application/Src/main.c **** #include "leds.h"
  33:../application/Src/main.c **** #include "encoders.h"
  34:../application/Src/main.c **** 
  35:../application/Src/main.c **** #include "usb_hw.h"
  36:../application/Src/main.c **** #include "usb_lib.h"
  37:../application/Src/main.c **** #include "usb_pwr.h"
  38:../application/Src/main.c **** 
  39:../application/Src/main.c **** 
  40:../application/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  41:../application/Src/main.c **** dev_config_t dev_config;
  42:../application/Src/main.c **** volatile uint8_t bootloader = 0;
  43:../application/Src/main.c **** 
  44:../application/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  45:../application/Src/main.c **** 
  46:../application/Src/main.c **** /**
  47:../application/Src/main.c ****   * @brief  The application entry point.
  48:../application/Src/main.c ****   *
  49:../application/Src/main.c ****   * @retval None
  50:../application/Src/main.c ****   */
  51:../application/Src/main.c **** int main(void)
  52:../application/Src/main.c **** {	
  53:../application/Src/main.c **** 	// Relocate vector table
  54:../application/Src/main.c **** 	WRITE_REG(SCB->VTOR, 0x8002000);
  55:../application/Src/main.c **** 	
  56:../application/Src/main.c **** 	SysTick_Init();
  57:../application/Src/main.c **** 	
  58:../application/Src/main.c **** 	// getting configuration from flash memory
  59:../application/Src/main.c **** 	DevConfigGet(&dev_config);
  60:../application/Src/main.c **** 	
  61:../application/Src/main.c **** 	// set default config at first startup
  62:../application/Src/main.c **** 	if ((dev_config.firmware_version & 0xFFF0) != (FIRMWARE_VERSION &0xFFF0))
  63:../application/Src/main.c **** 	{
  64:../application/Src/main.c **** 		DevConfigSet((dev_config_t *) &init_config);
  65:../application/Src/main.c **** 		DevConfigGet(&dev_config);
  66:../application/Src/main.c **** 	}
  67:../application/Src/main.c **** 	AppConfigInit(&dev_config);
  68:../application/Src/main.c **** 	
  69:../application/Src/main.c **** 	USB_HW_Init();
  70:../application/Src/main.c **** 	// wait for USB initialization
  71:../application/Src/main.c **** 	Delay_ms(1000);	
  72:../application/Src/main.c **** 	
  73:../application/Src/main.c **** 	IO_Init(&dev_config);
  74:../application/Src/main.c **** 	 
  75:../application/Src/main.c **** 	EncodersInit(&dev_config);	
  76:../application/Src/main.c **** 	ShiftRegistersInit(&dev_config);
  77:../application/Src/main.c **** 	RadioButtons_Init(&dev_config);
  78:../application/Src/main.c **** 	SequentialButtons_Init(&dev_config);		
  79:../application/Src/main.c **** 	
  80:../application/Src/main.c **** 	// init sensors
  81:../application/Src/main.c **** 	AxesInit(&dev_config);
  82:../application/Src/main.c **** 	// start sequential periphery reading
  83:../application/Src/main.c **** 	Timers_Init(&dev_config);		
  84:../application/Src/main.c **** 	
  85:../application/Src/main.c ****   while (1)
  86:../application/Src/main.c ****   {
  87:../application/Src/main.c **** 		ButtonsReadLogical(&dev_config);
  88:../application/Src/main.c **** 		LEDs_PhysicalProcess(&dev_config);
ARM GAS  /tmp/ccTtE1Ux.s 			page 3


  89:../application/Src/main.c **** 		
  90:../application/Src/main.c **** 		analog_data_t tmp[8];
  91:../application/Src/main.c **** 		AnalogGet(NULL, tmp, NULL);
  92:../application/Src/main.c **** 		PWM_SetFromAxis(&dev_config, tmp);
  93:../application/Src/main.c **** 		
  94:../application/Src/main.c **** 		// Enter flasher command received
  95:../application/Src/main.c **** 		if (bootloader > 0)
  96:../application/Src/main.c **** 		{
  97:../application/Src/main.c **** 			// Disable HID report generation
  98:../application/Src/main.c **** 			NVIC_DisableIRQ(TIM2_IRQn);
  99:../application/Src/main.c **** 			Delay_ms(50);	// time to let HID end last transmission
 100:../application/Src/main.c **** 			// Disable USB
 101:../application/Src/main.c **** 			PowerOff();
 102:../application/Src/main.c **** 			USB_HW_DeInit();
 103:../application/Src/main.c **** 			Delay_ms(500);	
 104:../application/Src/main.c **** 			EnterBootloader();
 105:../application/Src/main.c **** 		}
 106:../application/Src/main.c ****   }
 107:../application/Src/main.c **** }
 108:../application/Src/main.c **** 
 109:../application/Src/main.c **** /**
 110:../application/Src/main.c ****   * @brief  Jumping to memory address corresponding bootloader program
 111:../application/Src/main.c ****   * @param  None
 112:../application/Src/main.c ****   * @retval None
 113:../application/Src/main.c ****   */
 114:../application/Src/main.c **** void EnterBootloader (void)
 115:../application/Src/main.c **** {
  28              		.loc 1 115 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 116:../application/Src/main.c **** 	/* Enable the power and backup interface clocks by setting the
 117:../application/Src/main.c **** 	 * PWREN and BKPEN bits in the RCC_APB1ENR register
 118:../application/Src/main.c **** 	 */
 119:../application/Src/main.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN | RCC_APB1ENR_PWREN);
  34              		.loc 1 119 2 view .LVU1
 120:../application/Src/main.c **** 
 121:../application/Src/main.c **** 	/* Enable write access to the backup registers and the
 122:../application/Src/main.c **** 		* RTC.
 123:../application/Src/main.c **** 		*/
 124:../application/Src/main.c **** 	SET_BIT(PWR->CR, PWR_CR_DBP);
 125:../application/Src/main.c **** 	WRITE_REG(BKP->DR4, 0x424C);
  35              		.loc 1 125 2 is_stmt 0 view .LVU2
  36 0000 44F24C25 		movw	r5, #16972
 119:../application/Src/main.c **** 
  37              		.loc 1 119 2 view .LVU3
  38 0004 0E4B     		ldr	r3, .L4
 124:../application/Src/main.c **** 	WRITE_REG(BKP->DR4, 0x424C);
  39              		.loc 1 124 2 view .LVU4
  40 0006 0F4A     		ldr	r2, .L4+4
 119:../application/Src/main.c **** 
  41              		.loc 1 119 2 view .LVU5
  42 0008 D969     		ldr	r1, [r3, #28]
  43              		.loc 1 125 2 view .LVU6
  44 000a 0F48     		ldr	r0, .L4+8
ARM GAS  /tmp/ccTtE1Ux.s 			page 4


 119:../application/Src/main.c **** 
  45              		.loc 1 119 2 view .LVU7
  46 000c 41F0C051 		orr	r1, r1, #402653184
  47 0010 D961     		str	r1, [r3, #28]
 124:../application/Src/main.c **** 	WRITE_REG(BKP->DR4, 0x424C);
  48              		.loc 1 124 2 is_stmt 1 view .LVU8
  49 0012 1168     		ldr	r1, [r2]
  50              	.LBB11:
  51              	.LBB12:
  52              		.file 2 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  29:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
ARM GAS  /tmp/ccTtE1Ux.s 			page 5


  48:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
ARM GAS  /tmp/ccTtE1Ux.s 			page 6


 105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
ARM GAS  /tmp/ccTtE1Ux.s 			page 7


 162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccTtE1Ux.s 			page 8


 219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
ARM GAS  /tmp/ccTtE1Ux.s 			page 9


 276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
 314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccTtE1Ux.s 			page 10


 333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccTtE1Ux.s 			page 11


 390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
ARM GAS  /tmp/ccTtE1Ux.s 			page 12


 447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
ARM GAS  /tmp/ccTtE1Ux.s 			page 13


 504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
ARM GAS  /tmp/ccTtE1Ux.s 			page 14


 561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
ARM GAS  /tmp/ccTtE1Ux.s 			page 15


 618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
ARM GAS  /tmp/ccTtE1Ux.s 			page 16


 675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
ARM GAS  /tmp/ccTtE1Ux.s 			page 17


 732:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
ARM GAS  /tmp/ccTtE1Ux.s 			page 18


 789:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/ccTtE1Ux.s 			page 19


 846:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
ARM GAS  /tmp/ccTtE1Ux.s 			page 20


 903:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 941:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
ARM GAS  /tmp/ccTtE1Ux.s 			page 21


 960:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 998:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
ARM GAS  /tmp/ccTtE1Ux.s 			page 22


1017:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1055:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
ARM GAS  /tmp/ccTtE1Ux.s 			page 23


1074:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
ARM GAS  /tmp/ccTtE1Ux.s 			page 24


1131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/ccTtE1Ux.s 			page 25


1188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
ARM GAS  /tmp/ccTtE1Ux.s 			page 26


1245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
1261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
1263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
1265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
1270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
1272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
1274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
1281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
1290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
1299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
1301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
ARM GAS  /tmp/ccTtE1Ux.s 			page 27


1302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** * 
1316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** *  @return Control value
1317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in integer value
1338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
ARM GAS  /tmp/ccTtE1Ux.s 			page 28


1359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
ARM GAS  /tmp/ccTtE1Ux.s 			page 29


1416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* TASKING carm specific functions */
1437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*
1439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Including the CMSIS ones.
1442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   Core  Function Interface containing:
1449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core NVIC Functions
1450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core SysTick Functions
1451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core Reset Functions
1452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
1453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@{*/
1454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t reg_value;
1471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
ARM GAS  /tmp/ccTtE1Ux.s 			page 30


1473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return priority grouping field 
1485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0
1528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
ARM GAS  /tmp/ccTtE1Ux.s 			page 31


1530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
1536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0.
1568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priority  The priority to set
1579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
ARM GAS  /tmp/ccTtE1Ux.s 			page 32


1587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the priority for an interrupt
1596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for get priority
1598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return           The priority for the interrupt
1599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the priority for the specified interrupt. The interrupt 
1601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value is automatically aligned to the implemented
1605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits of the microcontroller.
1606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Encode the priority for an interrupt
1621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup    The used priority group
1623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PreemptPriority  The preemptive priority value (starting from 0)
1624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  SubPriority      The sub priority value (starting from 0)
1625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return                  The encoded priority for the interrupt
1626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Encode the priority for an interrupt with the given priority group,
1628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value can be used for NVIC_SetPriority(...) function
1633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  
1643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (
ARM GAS  /tmp/ccTtE1Ux.s 			page 33


1644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****          );
1647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Decode the priority of an interrupt
1652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  Priority           The priority for the interrupt
1654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup      The used priority group
1655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pPreemptPriority   The preemptive priority value (starting from 0)
1656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pSubPriority       The sub priority value (starting from 0)
1657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Decode an interrupt priority value with the given priority group to 
1659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The priority value can be retrieved with NVIC_GetPriority(...) function
1664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##################################    SysTick function  ########################################
1681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
1683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Initialize and start the SysTick counter and its interrupt.
1686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   ticks   number of ticks between two interrupts
1688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return  1 = failed, 0 = successful
1689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Initialise the system tick timer and its interrupt and start the
1691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * system tick timer / counter in free running mode to generate 
1692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * periodical interrupts.
1693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** { 
1696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
1697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                                                
1698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
1699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
1700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
ARM GAS  /tmp/ccTtE1Ux.s 			page 34


1701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
1702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   | 
1703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (0);                                                  /* Function successful */
1705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##################################    Reset function  ##########################################
1713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Initiate a system reset request.
1716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Initiate a system reset request to reset the MCU
1718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SystemReset(void)
1720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      | 
1722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | 
  53              		.loc 2 1722 22 is_stmt 0 view .LVU9
  54 0014 0D4C     		ldr	r4, .L4+12
  55              	.LBE12:
  56              	.LBE11:
 124:../application/Src/main.c **** 	WRITE_REG(BKP->DR4, 0x424C);
  57              		.loc 1 124 2 view .LVU10
  58 0016 41F48071 		orr	r1, r1, #256
  59 001a 1160     		str	r1, [r2]
  60              		.loc 1 125 2 is_stmt 1 view .LVU11
  61 001c 0582     		strh	r5, [r0, #16]	@ movhi
 126:../application/Src/main.c **** 	CLEAR_BIT(PWR->CR, PWR_CR_DBP);
  62              		.loc 1 126 2 view .LVU12
  63 001e 1068     		ldr	r0, [r2]
  64              	.LBB17:
  65              	.LBB15:
  66              		.loc 2 1722 56 is_stmt 0 view .LVU13
  67 0020 0B49     		ldr	r1, .L4+16
  68              	.LBE15:
  69              	.LBE17:
  70              		.loc 1 126 2 view .LVU14
  71 0022 20F48070 		bic	r0, r0, #256
  72 0026 1060     		str	r0, [r2]
 127:../application/Src/main.c **** 	
 128:../application/Src/main.c **** 	CLEAR_BIT(RCC->APB1ENR, RCC_APB1ENR_BKPEN | RCC_APB1ENR_PWREN);
  73              		.loc 1 128 2 is_stmt 1 view .LVU15
  74 0028 DA69     		ldr	r2, [r3, #28]
  75 002a 22F0C052 		bic	r2, r2, #402653184
  76 002e DA61     		str	r2, [r3, #28]
 129:../application/Src/main.c **** 	
 130:../application/Src/main.c **** 	NVIC_SystemReset();
  77              		.loc 1 130 2 view .LVU16
  78              	.LBB18:
  79              	.LBI11:
1719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
  80              		.loc 2 1719 22 view .LVU17
ARM GAS  /tmp/ccTtE1Ux.s 			page 35


  81              	.LBB16:
1721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | 
  82              		.loc 2 1721 3 view .LVU18
  83              		.loc 2 1722 22 is_stmt 0 view .LVU19
  84 0030 E368     		ldr	r3, [r4, #12]
  85              		.loc 2 1722 30 view .LVU20
  86 0032 03F4E063 		and	r3, r3, #1792
  87              		.loc 2 1722 56 view .LVU21
  88 0036 1943     		orrs	r1, r1, r3
1721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | 
  89              		.loc 2 1721 15 view .LVU22
  90 0038 E160     		str	r1, [r4, #12]
1723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __DSB();                                                     /* Ensure completion of memory acces
  91              		.loc 2 1724 3 is_stmt 1 view .LVU23
  92              	.LBB13:
  93              	.LBI13:
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
  94              		.loc 2 1215 22 view .LVU24
  95              	.LBB14:
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
  96              		.loc 2 1215 53 view .LVU25
  97              		.syntax unified
  98              	@ 1215 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h" 1
  99 003a BFF34F8F 		dsb
 100              	@ 0 "" 2
 101              		.thumb
 102              		.syntax unified
 103              	.L2:
 104              	.LBE14:
 105              	.LBE13:
1725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   while(1);                                                    /* wait until reset */
 106              		.loc 2 1725 3 view .LVU26
 107              		.loc 2 1725 11 view .LVU27
 108              		.loc 2 1725 8 view .LVU28
 109              		.loc 2 1725 3 view .LVU29
 110              		.loc 2 1725 11 view .LVU30
 111              		.loc 2 1725 8 view .LVU31
 112 003e FEE7     		b	.L2
 113              	.L5:
 114              		.align	2
 115              	.L4:
 116 0040 00100240 		.word	1073876992
 117 0044 00700040 		.word	1073770496
 118 0048 006C0040 		.word	1073769472
 119 004c 00ED00E0 		.word	-536810240
 120 0050 0400FA05 		.word	100270084
 121              	.LBE16:
 122              	.LBE18:
 123              		.cfi_endproc
 124              	.LFE30:
 126              		.section	.text.startup.main,"ax",%progbits
 127              		.align	1
 128              		.p2align 2,,3
 129              		.global	main
 130              		.syntax unified
 131              		.thumb
ARM GAS  /tmp/ccTtE1Ux.s 			page 36


 132              		.thumb_func
 133              		.fpu softvfp
 135              	main:
 136              	.LFB29:
  52:../application/Src/main.c **** 	// Relocate vector table
 137              		.loc 1 52 1 view -0
 138              		.cfi_startproc
 139              		@ Volatile: function does not return.
 140              		@ args = 0, pretend = 0, frame = 16
 141              		@ frame_needed = 0, uses_anonymous_args = 0
  54:../application/Src/main.c **** 	
 142              		.loc 1 54 2 view .LVU33
  52:../application/Src/main.c **** 	// Relocate vector table
 143              		.loc 1 52 1 is_stmt 0 view .LVU34
 144 0000 00B5     		push	{lr}
 145              	.LCFI0:
 146              		.cfi_def_cfa_offset 4
 147              		.cfi_offset 14, -4
  54:../application/Src/main.c **** 	
 148              		.loc 1 54 2 view .LVU35
 149 0002 2D4B     		ldr	r3, .L15
 150 0004 2D4A     		ldr	r2, .L15+4
  59:../application/Src/main.c **** 	
 151              		.loc 1 59 2 view .LVU36
 152 0006 2E4C     		ldr	r4, .L15+8
  54:../application/Src/main.c **** 	
 153              		.loc 1 54 2 view .LVU37
 154 0008 9A60     		str	r2, [r3, #8]
  56:../application/Src/main.c **** 	
 155              		.loc 1 56 2 is_stmt 1 view .LVU38
  52:../application/Src/main.c **** 	// Relocate vector table
 156              		.loc 1 52 1 is_stmt 0 view .LVU39
 157 000a 85B0     		sub	sp, sp, #20
 158              	.LCFI1:
 159              		.cfi_def_cfa_offset 24
  56:../application/Src/main.c **** 	
 160              		.loc 1 56 2 view .LVU40
 161 000c FFF7FEFF 		bl	SysTick_Init
 162              	.LVL0:
  59:../application/Src/main.c **** 	
 163              		.loc 1 59 2 is_stmt 1 view .LVU41
 164 0010 2046     		mov	r0, r4
 165 0012 FFF7FEFF 		bl	DevConfigGet
 166              	.LVL1:
  62:../application/Src/main.c **** 	{
 167              		.loc 1 62 2 view .LVU42
  62:../application/Src/main.c **** 	{
 168              		.loc 1 62 5 is_stmt 0 view .LVU43
 169 0016 2388     		ldrh	r3, [r4]
 170 0018 23F00F03 		bic	r3, r3, #15
 171 001c 9BB2     		uxth	r3, r3
 172 001e B3F5B85F 		cmp	r3, #5888
 173 0022 05D0     		beq	.L7
  64:../application/Src/main.c **** 		DevConfigGet(&dev_config);
 174              		.loc 1 64 3 is_stmt 1 view .LVU44
 175 0024 2748     		ldr	r0, .L15+12
 176 0026 FFF7FEFF 		bl	DevConfigSet
ARM GAS  /tmp/ccTtE1Ux.s 			page 37


 177              	.LVL2:
  65:../application/Src/main.c **** 	}
 178              		.loc 1 65 3 view .LVU45
 179 002a 2046     		mov	r0, r4
 180 002c FFF7FEFF 		bl	DevConfigGet
 181              	.LVL3:
 182              	.L7:
  67:../application/Src/main.c **** 	
 183              		.loc 1 67 2 view .LVU46
 184 0030 2348     		ldr	r0, .L15+8
 185 0032 FFF7FEFF 		bl	AppConfigInit
 186              	.LVL4:
  69:../application/Src/main.c **** 	// wait for USB initialization
 187              		.loc 1 69 2 view .LVU47
 188 0036 FFF7FEFF 		bl	USB_HW_Init
 189              	.LVL5:
  71:../application/Src/main.c **** 	
 190              		.loc 1 71 2 view .LVU48
 191 003a 4FF47A70 		mov	r0, #1000
 192 003e FFF7FEFF 		bl	Delay_ms
 193              	.LVL6:
  73:../application/Src/main.c **** 	 
 194              		.loc 1 73 2 view .LVU49
 195 0042 1F48     		ldr	r0, .L15+8
 196 0044 FFF7FEFF 		bl	IO_Init
 197              	.LVL7:
  75:../application/Src/main.c **** 	ShiftRegistersInit(&dev_config);
 198              		.loc 1 75 2 view .LVU50
 199 0048 1D48     		ldr	r0, .L15+8
 200 004a FFF7FEFF 		bl	EncodersInit
 201              	.LVL8:
  76:../application/Src/main.c **** 	RadioButtons_Init(&dev_config);
 202              		.loc 1 76 2 view .LVU51
 203 004e 1C48     		ldr	r0, .L15+8
 204 0050 FFF7FEFF 		bl	ShiftRegistersInit
 205              	.LVL9:
  77:../application/Src/main.c **** 	SequentialButtons_Init(&dev_config);		
 206              		.loc 1 77 2 view .LVU52
 207 0054 1A48     		ldr	r0, .L15+8
 208 0056 FFF7FEFF 		bl	RadioButtons_Init
 209              	.LVL10:
  78:../application/Src/main.c **** 	
 210              		.loc 1 78 2 view .LVU53
 211 005a 1948     		ldr	r0, .L15+8
 212 005c FFF7FEFF 		bl	SequentialButtons_Init
 213              	.LVL11:
  81:../application/Src/main.c **** 	// start sequential periphery reading
 214              		.loc 1 81 2 view .LVU54
 215 0060 1748     		ldr	r0, .L15+8
 216 0062 FFF7FEFF 		bl	AxesInit
 217              	.LVL12:
  83:../application/Src/main.c **** 	
 218              		.loc 1 83 2 view .LVU55
 219 0066 1648     		ldr	r0, .L15+8
 220 0068 FFF7FEFF 		bl	Timers_Init
 221              	.LVL13:
 222 006c 164D     		ldr	r5, .L15+16
ARM GAS  /tmp/ccTtE1Ux.s 			page 38


 223              	.LBB19:
  87:../application/Src/main.c **** 		LEDs_PhysicalProcess(&dev_config);
 224              		.loc 1 87 3 is_stmt 0 view .LVU56
 225 006e 144C     		ldr	r4, .L15+8
 226              	.L9:
 227              	.LBE19:
  85:../application/Src/main.c ****   {
 228              		.loc 1 85 3 is_stmt 1 view .LVU57
 229              	.LBB24:
  87:../application/Src/main.c **** 		LEDs_PhysicalProcess(&dev_config);
 230              		.loc 1 87 3 view .LVU58
 231 0070 2046     		mov	r0, r4
 232 0072 FFF7FEFF 		bl	ButtonsReadLogical
 233              	.LVL14:
  88:../application/Src/main.c **** 		
 234              		.loc 1 88 3 view .LVU59
 235 0076 2046     		mov	r0, r4
 236 0078 FFF7FEFF 		bl	LEDs_PhysicalProcess
 237              	.LVL15:
  90:../application/Src/main.c **** 		AnalogGet(NULL, tmp, NULL);
 238              		.loc 1 90 3 view .LVU60
  91:../application/Src/main.c **** 		PWM_SetFromAxis(&dev_config, tmp);
 239              		.loc 1 91 3 view .LVU61
 240 007c 0022     		movs	r2, #0
 241 007e 6946     		mov	r1, sp
 242 0080 1046     		mov	r0, r2
 243 0082 FFF7FEFF 		bl	AnalogGet
 244              	.LVL16:
  92:../application/Src/main.c **** 		
 245              		.loc 1 92 3 view .LVU62
 246 0086 6946     		mov	r1, sp
 247 0088 2046     		mov	r0, r4
 248 008a FFF7FEFF 		bl	PWM_SetFromAxis
 249              	.LVL17:
  95:../application/Src/main.c **** 		{
 250              		.loc 1 95 3 view .LVU63
  95:../application/Src/main.c **** 		{
 251              		.loc 1 95 18 is_stmt 0 view .LVU64
 252 008e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
  95:../application/Src/main.c **** 		{
 253              		.loc 1 95 6 view .LVU65
 254 0090 002B     		cmp	r3, #0
 255 0092 EDD0     		beq	.L9
  98:../application/Src/main.c **** 			Delay_ms(50);	// time to let HID end last transmission
 256              		.loc 1 98 4 is_stmt 1 view .LVU66
 257              	.LVL18:
 258              	.LBB20:
 259              	.LBI20:
1515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 260              		.loc 2 1515 22 view .LVU67
 261              	.LBB21:
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 262              		.loc 2 1517 3 view .LVU68
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 263              		.loc 2 1517 39 is_stmt 0 view .LVU69
 264 0094 4FF08052 		mov	r2, #268435456
 265 0098 0C4B     		ldr	r3, .L15+20
ARM GAS  /tmp/ccTtE1Ux.s 			page 39


 266              	.LBE21:
 267              	.LBE20:
  99:../application/Src/main.c **** 			// Disable USB
 268              		.loc 1 99 4 view .LVU70
 269 009a 3220     		movs	r0, #50
 270              	.LBB23:
 271              	.LBB22:
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 272              		.loc 2 1517 39 view .LVU71
 273 009c C3F88020 		str	r2, [r3, #128]
 274              	.LVL19:
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 275              		.loc 2 1517 39 view .LVU72
 276              	.LBE22:
 277              	.LBE23:
  99:../application/Src/main.c **** 			// Disable USB
 278              		.loc 1 99 4 is_stmt 1 view .LVU73
 279 00a0 FFF7FEFF 		bl	Delay_ms
 280              	.LVL20:
 101:../application/Src/main.c **** 			USB_HW_DeInit();
 281              		.loc 1 101 4 view .LVU74
 282 00a4 FFF7FEFF 		bl	PowerOff
 283              	.LVL21:
 102:../application/Src/main.c **** 			Delay_ms(500);	
 284              		.loc 1 102 4 view .LVU75
 285 00a8 FFF7FEFF 		bl	USB_HW_DeInit
 286              	.LVL22:
 103:../application/Src/main.c **** 			EnterBootloader();
 287              		.loc 1 103 4 view .LVU76
 288 00ac 4FF4FA70 		mov	r0, #500
 289 00b0 FFF7FEFF 		bl	Delay_ms
 290              	.LVL23:
 104:../application/Src/main.c **** 		}
 291              		.loc 1 104 4 view .LVU77
 292 00b4 FFF7FEFF 		bl	EnterBootloader
 293              	.LVL24:
 294              	.L16:
 295              		.align	2
 296              	.L15:
 297 00b8 00ED00E0 		.word	-536810240
 298 00bc 00200008 		.word	134225920
 299 00c0 00000000 		.word	dev_config
 300 00c4 00000000 		.word	.LANCHOR0
 301 00c8 00000000 		.word	.LANCHOR1
 302 00cc 00E100E0 		.word	-536813312
 303              	.LBE24:
 304              		.cfi_endproc
 305              	.LFE29:
 307              		.global	bootloader
 308              		.comm	dev_config,904,4
 309              		.section	.bss.bootloader,"aw",%nobits
 310              		.set	.LANCHOR1,. + 0
 313              	bootloader:
 314 0000 00       		.space	1
 315              		.section	.rodata.init_config,"a"
 316              		.align	2
 317              		.set	.LANCHOR0,. + 0
ARM GAS  /tmp/ccTtE1Ux.s 			page 40


 320              	init_config:
 321 0000 0317     		.short	5891
 322 0002 46726565 		.ascii	"FreeJoy v1.7.0\000\000\000\000\000\000\000"
 322      4A6F7920 
 322      76312E37 
 322      2E300000 
 322      00000000 
 323 0017 00000000 		.space	5
 323      00
 324 001c 3200     		.short	50
 325 001e 0A       		.byte	10
 326 001f 05       		.byte	5
 327 0020 05050505 		.ascii	"\005\005\005\005\000\000\000\000\000\000\000\000\000"
 327      00000000 
 327      00000000 
 327      00
 328 002d 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000\000\001\001\001"
 328      00000000 
 328      00000101 
 328      01
 329 003a 01000000 		.ascii	"\001\000\000\000"
 330 003e 0180     		.short	-32767
 331 0040 0000     		.short	0
 332 0042 FF7F     		.short	32767
 333 0044 01       		.byte	1
 334 0045 9CB0C4D8 		.ascii	"\234\260\304\330\354\000\024(<Pd"
 334      EC001428 
 334      3C5064
 335 0050 0F       		.byte	15
 336 0051 00       		.byte	0
 337 0052 00       		.byte	0
 338 0053 00       		.byte	0
 339 0054 FF       		.byte	-1
 340 0055 FF       		.byte	-1
 341 0056 FF       		.byte	-1
 342 0057 32       		.byte	50
 343 0058 48       		.byte	72
 344 0059 BC       		.byte	188
 345 005a 64       		.byte	100
 346 005b 00       		.space	1
 347 005c 0180     		.short	-32767
 348 005e 0000     		.short	0
 349 0060 FF7F     		.short	32767
 350 0062 01       		.byte	1
 351 0063 9CB0C4D8 		.ascii	"\234\260\304\330\354\000\024(<Pd"
 351      EC001428 
 351      3C5064
 352 006e 0F       		.byte	15
 353 006f 00       		.byte	0
 354 0070 01       		.byte	1
 355 0071 00       		.byte	0
 356 0072 FF       		.byte	-1
 357 0073 FF       		.byte	-1
 358 0074 FF       		.byte	-1
 359 0075 32       		.byte	50
 360 0076 48       		.byte	72
 361 0077 BC       		.byte	188
ARM GAS  /tmp/ccTtE1Ux.s 			page 41


 362 0078 64       		.byte	100
 363 0079 00       		.space	1
 364 007a 0180     		.short	-32767
 365 007c 0000     		.short	0
 366 007e FF7F     		.short	32767
 367 0080 01       		.byte	1
 368 0081 9CB0C4D8 		.ascii	"\234\260\304\330\354\000\024(<Pd"
 368      EC001428 
 368      3C5064
 369 008c 0F       		.byte	15
 370 008d 00       		.byte	0
 371 008e 02       		.byte	2
 372 008f 00       		.byte	0
 373 0090 FF       		.byte	-1
 374 0091 FF       		.byte	-1
 375 0092 FF       		.byte	-1
 376 0093 32       		.byte	50
 377 0094 48       		.byte	72
 378 0095 BC       		.byte	188
 379 0096 64       		.byte	100
 380 0097 00       		.space	1
 381 0098 0180     		.short	-32767
 382 009a 0000     		.short	0
 383 009c FF7F     		.short	32767
 384 009e 01       		.byte	1
 385 009f 9CB0C4D8 		.ascii	"\234\260\304\330\354\000\024(<Pd"
 385      EC001428 
 385      3C5064
 386 00aa 0F       		.byte	15
 387 00ab 00       		.byte	0
 388 00ac 03       		.byte	3
 389 00ad 00       		.byte	0
 390 00ae FF       		.byte	-1
 391 00af FF       		.byte	-1
 392 00b0 FF       		.byte	-1
 393 00b1 32       		.byte	50
 394 00b2 48       		.byte	72
 395 00b3 BC       		.byte	188
 396 00b4 64       		.byte	100
 397 00b5 00       		.space	1
 398 00b6 0180     		.short	-32767
 399 00b8 0000     		.short	0
 400 00ba FF7F     		.short	32767
 401 00bc 01       		.byte	1
 402 00bd 9CB0C4D8 		.ascii	"\234\260\304\330\354\000\024(<Pd"
 402      EC001428 
 402      3C5064
 403 00c8 0F       		.byte	15
 404 00c9 00       		.byte	0
 405 00ca FF       		.byte	-1
 406 00cb 00       		.byte	0
 407 00cc FF       		.byte	-1
 408 00cd FF       		.byte	-1
 409 00ce FF       		.byte	-1
 410 00cf 32       		.byte	50
 411 00d0 48       		.byte	72
 412 00d1 BC       		.byte	188
ARM GAS  /tmp/ccTtE1Ux.s 			page 42


 413 00d2 64       		.byte	100
 414 00d3 00       		.space	1
 415 00d4 0180     		.short	-32767
 416 00d6 0000     		.short	0
 417 00d8 FF7F     		.short	32767
 418 00da 01       		.byte	1
 419 00db 9CB0C4D8 		.ascii	"\234\260\304\330\354\000\024(<Pd"
 419      EC001428 
 419      3C5064
 420 00e6 0F       		.byte	15
 421 00e7 00       		.byte	0
 422 00e8 FF       		.byte	-1
 423 00e9 00       		.byte	0
 424 00ea FF       		.byte	-1
 425 00eb FF       		.byte	-1
 426 00ec FF       		.byte	-1
 427 00ed 32       		.byte	50
 428 00ee 48       		.byte	72
 429 00ef BC       		.byte	188
 430 00f0 64       		.byte	100
 431 00f1 00       		.space	1
 432 00f2 0180     		.short	-32767
 433 00f4 0000     		.short	0
 434 00f6 FF7F     		.short	32767
 435 00f8 01       		.byte	1
 436 00f9 9CB0C4D8 		.ascii	"\234\260\304\330\354\000\024(<Pd"
 436      EC001428 
 436      3C5064
 437 0104 0F       		.byte	15
 438 0105 00       		.byte	0
 439 0106 FF       		.byte	-1
 440 0107 00       		.byte	0
 441 0108 FF       		.byte	-1
 442 0109 FF       		.byte	-1
 443 010a FF       		.byte	-1
 444 010b 32       		.byte	50
 445 010c 48       		.byte	72
 446 010d BC       		.byte	188
 447 010e 64       		.byte	100
 448 010f 00       		.space	1
 449 0110 0180     		.short	-32767
 450 0112 0000     		.short	0
 451 0114 FF7F     		.short	32767
 452 0116 01       		.byte	1
 453 0117 9CB0C4D8 		.ascii	"\234\260\304\330\354\000\024(<Pd"
 453      EC001428 
 453      3C5064
 454 0122 0F       		.byte	15
 455 0123 00       		.byte	0
 456 0124 FF       		.byte	-1
 457 0125 00       		.byte	0
 458 0126 FF       		.byte	-1
 459 0127 FF       		.byte	-1
 460 0128 FF       		.byte	-1
 461 0129 32       		.byte	50
 462 012a 48       		.byte	72
 463 012b BC       		.byte	188
ARM GAS  /tmp/ccTtE1Ux.s 			page 43


 464 012c 64       		.byte	100
 465 012d 00       		.space	1
 466 012e 0C       		.byte	12
 467 012f 00       		.byte	0
 468 0130 00       		.space	1
 469 0131 0D       		.byte	13
 470 0132 00       		.byte	0
 471 0133 00       		.space	1
 472 0134 0E       		.byte	14
 473 0135 00       		.byte	0
 474 0136 00       		.space	1
 475 0137 0F       		.byte	15
 476 0138 00       		.byte	0
 477 0139 00       		.space	1
 478 013a FF       		.byte	-1
 479 013b 00       		.byte	0
 480 013c 00       		.space	1
 481 013d FF       		.byte	-1
 482 013e 00       		.byte	0
 483 013f 00       		.space	1
 484 0140 FF       		.byte	-1
 485 0141 00       		.byte	0
 486 0142 00       		.space	1
 487 0143 FF       		.byte	-1
 488 0144 00       		.byte	0
 489 0145 00       		.space	1
 490 0146 FF       		.byte	-1
 491 0147 00       		.byte	0
 492 0148 00       		.space	1
 493 0149 FF       		.byte	-1
 494 014a 00       		.byte	0
 495 014b 00       		.space	1
 496 014c FF       		.byte	-1
 497 014d 00       		.byte	0
 498 014e 00       		.space	1
 499 014f FF       		.byte	-1
 500 0150 00       		.byte	0
 501 0151 00       		.space	1
 502 0152 FF       		.byte	-1
 503 0153 00       		.byte	0
 504 0154 00       		.space	1
 505 0155 FF       		.byte	-1
 506 0156 00       		.byte	0
 507 0157 00       		.space	1
 508 0158 FF       		.byte	-1
 509 0159 00       		.byte	0
 510 015a 00       		.space	1
 511 015b FF       		.byte	-1
 512 015c 00       		.byte	0
 513 015d 00       		.space	1
 514 015e FF       		.byte	-1
 515 015f 00       		.byte	0
 516 0160 00       		.space	1
 517 0161 FF       		.byte	-1
 518 0162 00       		.byte	0
 519 0163 00       		.space	1
 520 0164 FF       		.byte	-1
ARM GAS  /tmp/ccTtE1Ux.s 			page 44


 521 0165 00       		.byte	0
 522 0166 00       		.space	1
 523 0167 FF       		.byte	-1
 524 0168 00       		.byte	0
 525 0169 00       		.space	1
 526 016a FF       		.byte	-1
 527 016b 00       		.byte	0
 528 016c 00       		.space	1
 529 016d FF       		.byte	-1
 530 016e 00       		.byte	0
 531 016f 00       		.space	1
 532 0170 FF       		.byte	-1
 533 0171 00       		.byte	0
 534 0172 00       		.space	1
 535 0173 FF       		.byte	-1
 536 0174 00       		.byte	0
 537 0175 00       		.space	1
 538 0176 FF       		.byte	-1
 539 0177 00       		.byte	0
 540 0178 00       		.space	1
 541 0179 FF       		.byte	-1
 542 017a 00       		.byte	0
 543 017b 00       		.space	1
 544 017c FF       		.byte	-1
 545 017d 00       		.byte	0
 546 017e 00       		.space	1
 547 017f FF       		.byte	-1
 548 0180 00       		.byte	0
 549 0181 00       		.space	1
 550 0182 FF       		.byte	-1
 551 0183 00       		.byte	0
 552 0184 00       		.space	1
 553 0185 FF       		.byte	-1
 554 0186 00       		.byte	0
 555 0187 00       		.space	1
 556 0188 FF       		.byte	-1
 557 0189 00       		.byte	0
 558 018a 00       		.space	1
 559 018b FF       		.byte	-1
 560 018c 00       		.byte	0
 561 018d 00       		.space	1
 562 018e FF       		.byte	-1
 563 018f 00       		.byte	0
 564 0190 00       		.space	1
 565 0191 FF       		.byte	-1
 566 0192 00       		.byte	0
 567 0193 00       		.space	1
 568 0194 FF       		.byte	-1
 569 0195 00       		.byte	0
 570 0196 00       		.space	1
 571 0197 FF       		.byte	-1
 572 0198 00       		.byte	0
 573 0199 00       		.space	1
 574 019a FF       		.byte	-1
 575 019b 00       		.byte	0
 576 019c 00       		.space	1
 577 019d FF       		.byte	-1
ARM GAS  /tmp/ccTtE1Ux.s 			page 45


 578 019e 00       		.byte	0
 579 019f 00       		.space	1
 580 01a0 FF       		.byte	-1
 581 01a1 00       		.byte	0
 582 01a2 00       		.space	1
 583 01a3 FF       		.byte	-1
 584 01a4 00       		.byte	0
 585 01a5 00       		.space	1
 586 01a6 FF       		.byte	-1
 587 01a7 00       		.byte	0
 588 01a8 00       		.space	1
 589 01a9 FF       		.byte	-1
 590 01aa 00       		.byte	0
 591 01ab 00       		.space	1
 592 01ac FF       		.byte	-1
 593 01ad 00       		.byte	0
 594 01ae 00       		.space	1
 595 01af FF       		.byte	-1
 596 01b0 00       		.byte	0
 597 01b1 00       		.space	1
 598 01b2 FF       		.byte	-1
 599 01b3 00       		.byte	0
 600 01b4 00       		.space	1
 601 01b5 FF       		.byte	-1
 602 01b6 00       		.byte	0
 603 01b7 00       		.space	1
 604 01b8 FF       		.byte	-1
 605 01b9 00       		.byte	0
 606 01ba 00       		.space	1
 607 01bb FF       		.byte	-1
 608 01bc 00       		.byte	0
 609 01bd 00       		.space	1
 610 01be FF       		.byte	-1
 611 01bf 00       		.byte	0
 612 01c0 00       		.space	1
 613 01c1 FF       		.byte	-1
 614 01c2 00       		.byte	0
 615 01c3 00       		.space	1
 616 01c4 FF       		.byte	-1
 617 01c5 00       		.byte	0
 618 01c6 00       		.space	1
 619 01c7 FF       		.byte	-1
 620 01c8 00       		.byte	0
 621 01c9 00       		.space	1
 622 01ca FF       		.byte	-1
 623 01cb 00       		.byte	0
 624 01cc 00       		.space	1
 625 01cd FF       		.byte	-1
 626 01ce 00       		.byte	0
 627 01cf 00       		.space	1
 628 01d0 FF       		.byte	-1
 629 01d1 00       		.byte	0
 630 01d2 00       		.space	1
 631 01d3 FF       		.byte	-1
 632 01d4 00       		.byte	0
 633 01d5 00       		.space	1
 634 01d6 FF       		.byte	-1
ARM GAS  /tmp/ccTtE1Ux.s 			page 46


 635 01d7 00       		.byte	0
 636 01d8 00       		.space	1
 637 01d9 FF       		.byte	-1
 638 01da 00       		.byte	0
 639 01db 00       		.space	1
 640 01dc FF       		.byte	-1
 641 01dd 00       		.byte	0
 642 01de 00       		.space	1
 643 01df FF       		.byte	-1
 644 01e0 00       		.byte	0
 645 01e1 00       		.space	1
 646 01e2 FF       		.byte	-1
 647 01e3 00       		.byte	0
 648 01e4 00       		.space	1
 649 01e5 FF       		.byte	-1
 650 01e6 00       		.byte	0
 651 01e7 00       		.space	1
 652 01e8 FF       		.byte	-1
 653 01e9 00       		.byte	0
 654 01ea 00       		.space	1
 655 01eb FF       		.byte	-1
 656 01ec 00       		.byte	0
 657 01ed 00       		.space	1
 658 01ee FF       		.byte	-1
 659 01ef 00       		.byte	0
 660 01f0 00       		.space	1
 661 01f1 FF       		.byte	-1
 662 01f2 00       		.byte	0
 663 01f3 00       		.space	1
 664 01f4 FF       		.byte	-1
 665 01f5 00       		.byte	0
 666 01f6 00       		.space	1
 667 01f7 FF       		.byte	-1
 668 01f8 00       		.byte	0
 669 01f9 00       		.space	1
 670 01fa FF       		.byte	-1
 671 01fb 00       		.byte	0
 672 01fc 00       		.space	1
 673 01fd FF       		.byte	-1
 674 01fe 00       		.byte	0
 675 01ff 00       		.space	1
 676 0200 FF       		.byte	-1
 677 0201 00       		.byte	0
 678 0202 00       		.space	1
 679 0203 FF       		.byte	-1
 680 0204 00       		.byte	0
 681 0205 00       		.space	1
 682 0206 FF       		.byte	-1
 683 0207 00       		.byte	0
 684 0208 00       		.space	1
 685 0209 FF       		.byte	-1
 686 020a 00       		.byte	0
 687 020b 00       		.space	1
 688 020c FF       		.byte	-1
 689 020d 00       		.byte	0
 690 020e 00       		.space	1
 691 020f FF       		.byte	-1
ARM GAS  /tmp/ccTtE1Ux.s 			page 47


 692 0210 00       		.byte	0
 693 0211 00       		.space	1
 694 0212 FF       		.byte	-1
 695 0213 00       		.byte	0
 696 0214 00       		.space	1
 697 0215 FF       		.byte	-1
 698 0216 00       		.byte	0
 699 0217 00       		.space	1
 700 0218 FF       		.byte	-1
 701 0219 00       		.byte	0
 702 021a 00       		.space	1
 703 021b FF       		.byte	-1
 704 021c 00       		.byte	0
 705 021d 00       		.space	1
 706 021e FF       		.byte	-1
 707 021f 00       		.byte	0
 708 0220 00       		.space	1
 709 0221 FF       		.byte	-1
 710 0222 00       		.byte	0
 711 0223 00       		.space	1
 712 0224 FF       		.byte	-1
 713 0225 00       		.byte	0
 714 0226 00       		.space	1
 715 0227 FF       		.byte	-1
 716 0228 00       		.byte	0
 717 0229 00       		.space	1
 718 022a FF       		.byte	-1
 719 022b 00       		.byte	0
 720 022c 00       		.space	1
 721 022d FF       		.byte	-1
 722 022e 00       		.byte	0
 723 022f 00       		.space	1
 724 0230 FF       		.byte	-1
 725 0231 00       		.byte	0
 726 0232 00       		.space	1
 727 0233 FF       		.byte	-1
 728 0234 00       		.byte	0
 729 0235 00       		.space	1
 730 0236 FF       		.byte	-1
 731 0237 00       		.byte	0
 732 0238 00       		.space	1
 733 0239 FF       		.byte	-1
 734 023a 00       		.byte	0
 735 023b 00       		.space	1
 736 023c FF       		.byte	-1
 737 023d 00       		.byte	0
 738 023e 00       		.space	1
 739 023f FF       		.byte	-1
 740 0240 00       		.byte	0
 741 0241 00       		.space	1
 742 0242 FF       		.byte	-1
 743 0243 00       		.byte	0
 744 0244 00       		.space	1
 745 0245 FF       		.byte	-1
 746 0246 00       		.byte	0
 747 0247 00       		.space	1
 748 0248 FF       		.byte	-1
ARM GAS  /tmp/ccTtE1Ux.s 			page 48


 749 0249 00       		.byte	0
 750 024a 00       		.space	1
 751 024b FF       		.byte	-1
 752 024c 00       		.byte	0
 753 024d 00       		.space	1
 754 024e FF       		.byte	-1
 755 024f 00       		.byte	0
 756 0250 00       		.space	1
 757 0251 FF       		.byte	-1
 758 0252 00       		.byte	0
 759 0253 00       		.space	1
 760 0254 FF       		.byte	-1
 761 0255 00       		.byte	0
 762 0256 00       		.space	1
 763 0257 FF       		.byte	-1
 764 0258 00       		.byte	0
 765 0259 00       		.space	1
 766 025a FF       		.byte	-1
 767 025b 00       		.byte	0
 768 025c 00       		.space	1
 769 025d FF       		.byte	-1
 770 025e 00       		.byte	0
 771 025f 00       		.space	1
 772 0260 FF       		.byte	-1
 773 0261 00       		.byte	0
 774 0262 00       		.space	1
 775 0263 FF       		.byte	-1
 776 0264 00       		.byte	0
 777 0265 00       		.space	1
 778 0266 FF       		.byte	-1
 779 0267 00       		.byte	0
 780 0268 00       		.space	1
 781 0269 FF       		.byte	-1
 782 026a 00       		.byte	0
 783 026b 00       		.space	1
 784 026c FF       		.byte	-1
 785 026d 00       		.byte	0
 786 026e 00       		.space	1
 787 026f FF       		.byte	-1
 788 0270 00       		.byte	0
 789 0271 00       		.space	1
 790 0272 FF       		.byte	-1
 791 0273 00       		.byte	0
 792 0274 00       		.space	1
 793 0275 FF       		.byte	-1
 794 0276 00       		.byte	0
 795 0277 00       		.space	1
 796 0278 FF       		.byte	-1
 797 0279 00       		.byte	0
 798 027a 00       		.space	1
 799 027b FF       		.byte	-1
 800 027c 00       		.byte	0
 801 027d 00       		.space	1
 802 027e FF       		.byte	-1
 803 027f 00       		.byte	0
 804 0280 00       		.space	1
 805 0281 FF       		.byte	-1
ARM GAS  /tmp/ccTtE1Ux.s 			page 49


 806 0282 00       		.byte	0
 807 0283 00       		.space	1
 808 0284 FF       		.byte	-1
 809 0285 00       		.byte	0
 810 0286 00       		.space	1
 811 0287 FF       		.byte	-1
 812 0288 00       		.byte	0
 813 0289 00       		.space	1
 814 028a FF       		.byte	-1
 815 028b 00       		.byte	0
 816 028c 00       		.space	1
 817 028d FF       		.byte	-1
 818 028e 00       		.byte	0
 819 028f 00       		.space	1
 820 0290 FF       		.byte	-1
 821 0291 00       		.byte	0
 822 0292 00       		.space	1
 823 0293 FF       		.byte	-1
 824 0294 00       		.byte	0
 825 0295 00       		.space	1
 826 0296 FF       		.byte	-1
 827 0297 00       		.byte	0
 828 0298 00       		.space	1
 829 0299 FF       		.byte	-1
 830 029a 00       		.byte	0
 831 029b 00       		.space	1
 832 029c FF       		.byte	-1
 833 029d 00       		.byte	0
 834 029e 00       		.space	1
 835 029f FF       		.byte	-1
 836 02a0 00       		.byte	0
 837 02a1 00       		.space	1
 838 02a2 FF       		.byte	-1
 839 02a3 00       		.byte	0
 840 02a4 00       		.space	1
 841 02a5 FF       		.byte	-1
 842 02a6 00       		.byte	0
 843 02a7 00       		.space	1
 844 02a8 FF       		.byte	-1
 845 02a9 00       		.byte	0
 846 02aa 00       		.space	1
 847 02ab FF       		.byte	-1
 848 02ac 00       		.byte	0
 849 02ad 00       		.space	1
 850 02ae 3200     		.short	50
 851 02b0 C800     		.short	200
 852 02b2 2C01     		.short	300
 853 02b4 3200     		.short	50
 854 02b6 00FF00   		.ascii	"\000\377\000"
 855 02b9 00000000 		.space	10
 855      00000000 
 855      0000
 856 02c3 00       		.byte	0
 857 02c4 00FF00   		.ascii	"\000\377\000"
 858 02c7 00000000 		.space	10
 858      00000000 
 858      0000
ARM GAS  /tmp/ccTtE1Ux.s 			page 50


 859 02d1 00       		.byte	0
 860 02d2 00FF00   		.ascii	"\000\377\000"
 861 02d5 00000000 		.space	10
 861      00000000 
 861      0000
 862 02df 00       		.byte	0
 863 02e0 00FF00   		.ascii	"\000\377\000"
 864 02e3 00000000 		.space	10
 864      00000000 
 864      0000
 865 02ed 00       		.byte	0
 866 02ee 00FF00   		.ascii	"\000\377\000"
 867 02f1 00000000 		.space	10
 867      00000000 
 867      0000
 868 02fb 00       		.byte	0
 869 02fc 00FF00   		.ascii	"\000\377\000"
 870 02ff 00000000 		.space	10
 870      00000000 
 870      0000
 871 0309 00       		.byte	0
 872 030a 00FF00   		.ascii	"\000\377\000"
 873 030d 00000000 		.space	10
 873      00000000 
 873      0000
 874 0317 00       		.byte	0
 875 0318 00FF00   		.ascii	"\000\377\000"
 876 031b 00000000 		.space	10
 876      00000000 
 876      0000
 877 0325 00       		.byte	0
 878 0326 00000000 		.space	16
 878      00000000 
 878      00000000 
 878      00000000 
 879 0336 FF       		.byte	-1
 880 0337 FF       		.byte	-1
 881 0338 FF       		.byte	-1
 882 0339 FF       		.byte	-1
 883 033a FF       		.byte	-1
 884 033b 00       		.space	1
 885 033c 8304     		.short	1155
 886 033e 5757     		.short	22359
 887 0340 32       		.byte	50
 888 0341 00       		.byte	0
 889 0342 32       		.byte	50
 890 0343 00       		.byte	0
 891 0344 32       		.byte	50
 892 0345 00       		.byte	0
 893 0346 32       		.byte	50
 894 0347 00       		.byte	0
 895 0348 FF       		.byte	-1
 896 0349 00       		.byte	0
 897 034a FF       		.byte	-1
 898 034b 00       		.byte	0
 899 034c FF       		.byte	-1
 900 034d 00       		.byte	0
ARM GAS  /tmp/ccTtE1Ux.s 			page 51


 901 034e FF       		.byte	-1
 902 034f 00       		.byte	0
 903 0350 FF       		.byte	-1
 904 0351 00       		.byte	0
 905 0352 FF       		.byte	-1
 906 0353 00       		.byte	0
 907 0354 FF       		.byte	-1
 908 0355 00       		.byte	0
 909 0356 FF       		.byte	-1
 910 0357 00       		.byte	0
 911 0358 FF       		.byte	-1
 912 0359 00       		.byte	0
 913 035a FF       		.byte	-1
 914 035b 00       		.byte	0
 915 035c FF       		.byte	-1
 916 035d 00       		.byte	0
 917 035e FF       		.byte	-1
 918 035f 00       		.byte	0
 919 0360 FF       		.byte	-1
 920 0361 00       		.byte	0
 921 0362 FF       		.byte	-1
 922 0363 00       		.byte	0
 923 0364 FF       		.byte	-1
 924 0365 00       		.byte	0
 925 0366 FF       		.byte	-1
 926 0367 00       		.byte	0
 927 0368 FF       		.byte	-1
 928 0369 00       		.byte	0
 929 036a FF       		.byte	-1
 930 036b 00       		.byte	0
 931 036c FF       		.byte	-1
 932 036d 00       		.byte	0
 933 036e FF       		.byte	-1
 934 036f 00       		.byte	0
 935 0370 FF       		.byte	-1
 936 0371 00       		.byte	0
 937 0372 FF       		.byte	-1
 938 0373 00       		.byte	0
 939 0374 FF       		.byte	-1
 940 0375 00       		.byte	0
 941 0376 FF       		.byte	-1
 942 0377 00       		.byte	0
 943 0378 01010101 		.ascii	"\001\001\001\001\001\001\001\001\001\001\001\001\001"
 943      01010101 
 943      01010101 
 943      01
 944 0385 010101   		.ascii	"\001\001\001"
 945              		.text
 946              	.Letext0:
 947              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 948              		.file 4 "../application/Inc/common_types.h"
 949              		.file 5 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 950              		.file 6 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 951              		.file 7 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 952              		.file 8 "/usr/include/newlib/sys/_types.h"
 953              		.file 9 "/usr/include/newlib/sys/reent.h"
 954              		.file 10 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccTtE1Ux.s 			page 52


 955              		.file 11 "../application/Inc/periphery.h"
 956              		.file 12 "../application/Inc/analog.h"
 957              		.file 13 "../application/Inc/buttons.h"
 958              		.file 14 "../application/Inc/encoders.h"
 959              		.file 15 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_type.h"
 960              		.file 16 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_regs.h"
 961              		.file 17 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_core.h"
 962              		.file 18 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_init.h"
 963              		.file 19 "../Drivers/STM32_USB-FS-Device_Driver/inc/usb_lib.h"
 964              		.file 20 "../application/Inc/usb_pwr.h"
 965              		.file 21 "../application/Inc/leds.h"
 966              		.file 22 "../application/Inc/usb_hw.h"
 967              		.file 23 "../application/Inc/config.h"
 968              		.file 24 "../application/Inc/shift_registers.h"
 969              		.file 25 "../application/Inc/main.h"
ARM GAS  /tmp/ccTtE1Ux.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccTtE1Ux.s:16     .text.EnterBootloader:0000000000000000 $t
     /tmp/ccTtE1Ux.s:25     .text.EnterBootloader:0000000000000000 EnterBootloader
     /tmp/ccTtE1Ux.s:116    .text.EnterBootloader:0000000000000040 $d
     /tmp/ccTtE1Ux.s:127    .text.startup.main:0000000000000000 $t
     /tmp/ccTtE1Ux.s:135    .text.startup.main:0000000000000000 main
     /tmp/ccTtE1Ux.s:297    .text.startup.main:00000000000000b8 $d
                            *COM*:0000000000000388 dev_config
     /tmp/ccTtE1Ux.s:313    .bss.bootloader:0000000000000000 bootloader
     /tmp/ccTtE1Ux.s:314    .bss.bootloader:0000000000000000 $d
     /tmp/ccTtE1Ux.s:316    .rodata.init_config:0000000000000000 $d
     /tmp/ccTtE1Ux.s:320    .rodata.init_config:0000000000000000 init_config

UNDEFINED SYMBOLS
SysTick_Init
DevConfigGet
DevConfigSet
AppConfigInit
USB_HW_Init
Delay_ms
IO_Init
EncodersInit
ShiftRegistersInit
RadioButtons_Init
SequentialButtons_Init
AxesInit
Timers_Init
ButtonsReadLogical
LEDs_PhysicalProcess
AnalogGet
PWM_SetFromAxis
PowerOff
USB_HW_DeInit
