E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/model_sim/sinROM.v {1 {vlog -work work -stats=none E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/model_sim/sinROM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sinROM

Top level modules:
	sinROM

} {} {}} E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/sinROM.v {1 {vlog -work work -stats=none E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/sinROM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sinROM

Top level modules:
	sinROM

} {} {}} E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/Counter.v {1 {vlog -work work -stats=none E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/Counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Counter

Top level modules:
	Counter

} {} {}} E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/Register.v {1 {vlog -work work -stats=none E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/Register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Register

Top level modules:
	Register

} {} {}} E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/Amplitude_selector.v {1 {vlog -work work -stats=none E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/Amplitude_selector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Amplitude_selector

Top level modules:
	Amplitude_selector

} {} {}} E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/Adder.v {1 {vlog -work work -stats=none E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/Adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Adder

Top level modules:
	Adder

} {} {}} E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/subtractor.v {1 {vlog -work work -stats=none E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/subtractor.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module subtractor

Top level modules:
	subtractor

} {} {}} E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/counter_with_ld.v {1 {vlog -work work -stats=none E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3/counter_with_ld.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_with_ld

Top level modules:
	counter_with_ld

} {} {}}
