               ramulator.active_cycles_0           102289109                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           102289109                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           283238666                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            2.592841                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           102289109                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           103348349                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           283238666                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            2.592841                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0            57870644                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            57870644                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            70896971                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.649009                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            17422534                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            17422534                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            17724222                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.162252                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            17432023                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            17432023                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            17737642                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.162375                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            17328430                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            17328430                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            17616292                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.161264                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            17513164                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            17513164                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            17818815                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.163118                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            57729561                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            57729561                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            70679816                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.647022                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            17400138                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            17400138                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            17699318                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.162024                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            17353072                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            17353072                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            17643260                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.161511                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            17283032                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            17283032                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            17557891                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.160730                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            17475493                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            17475493                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            17779347                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.162757                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            57807400                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            57807400                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            70870277                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.648765                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            17440744                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            17440744                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            17759204                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.162572                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            17420033                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            17420033                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            17730190                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.162307                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            17384241                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            17384241                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            17675032                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.161802                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            17404713                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            17404713                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            17705851                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.162084                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3            57724413                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            57724413                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            70791602                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.648045                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            17405757                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            17405757                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            17718724                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.162202                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            17349844                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            17349844                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            17645745                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.161534                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            17419666                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            17419666                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            17721388                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.162226                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            17407773                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            17407773                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            17705745                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.162083                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           214489024                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0            72890112                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core                 212                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              207801                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             4282286                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core                 205                                      # Number of row hits for read requests per channel per core
                                     [0]               205.0                                      # 
ramulator.read_row_misses_channel_0_core              183314                                      # Number of row misses for read requests per channel per core
                                     [0]            183314.0                                      # 
ramulator.read_row_conflicts_channel_0_core             3167872                                      # Number of row conflicts for read requests per channel per core
                                     [0]           3167872.0                                      # 
 ramulator.write_row_hits_channel_0_core                   7                                      # Number of row hits for write requests per channel per core
                                     [0]                 7.0                                      # 
ramulator.write_row_misses_channel_0_core               24487                                      # Number of row misses for write requests per channel per core
                                     [0]             24487.0                                      # 
ramulator.write_row_conflicts_channel_0_core             1114414                                      # Number of row conflicts for write requests per channel per core
                                     [0]           1114414.0                                      # 
      ramulator.useless_activates_0_core                 869                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0          117.769367                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           394696377                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            7.242593                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0           791171659                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            3.111243                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           339868198                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            4.131350                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           451303461                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits               205.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]               205.0                                      # 
            ramulator.record_read_misses            183314.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            183314.0                                      # 
         ramulator.record_read_conflicts           3167872.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           3167872.0                                      # 
             ramulator.record_write_hits                 7.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 7.0                                      # 
           ramulator.record_write_misses             24487.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             24487.0                                      # 
        ramulator.record_write_conflicts           1114414.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           1114414.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           109238733                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             4490343                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             3351435                                      # Number of incoming read requests to DRAM per core
                                     [0]           3351435.0                                      # 
                ramulator.write_requests             1138908                                      # Number of incoming write requests to DRAM per core
                                     [0]           1138908.0                                      # 
       ramulator.ramulator_active_cycles           102289122                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           4490343.0                                      # Number of incoming requests to each DRAM channel
                                     [0]           4490343.0                                      # 
ramulator.incoming_read_reqs_per_channel           3351435.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           3351435.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum           791171659                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           339868198                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           451303461                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            7.242593                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            3.111243                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            4.131350                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           3351435.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           3351435.0                                      # 
         ramulator.record_write_requests           1138908.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           1138908.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           291303288                                      # cpu cycle number
            ramulator.record_cycs_core_0           291303288                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           102023458                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000000                                      # cpu instruction number
