<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_ip_2port_ram_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_ip_2port_ram" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="356600fs"></ZoomStartTime>
      <ZoomEndTime time="1205601fs"></ZoomEndTime>
      <Cursor1Time time="892600fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="121"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="11" />
   <wvobject fp_name="/tb_ip_2port_ram/sys_clk" type="logic">
      <obj_property name="ElementShortName">sys_clk</obj_property>
      <obj_property name="ObjectShortName">sys_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/sys_rst_n" type="logic">
      <obj_property name="ElementShortName">sys_rst_n</obj_property>
      <obj_property name="ObjectShortName">sys_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/u_ip_2port_ram/ram_wr_en" type="logic">
      <obj_property name="ElementShortName">ram_wr_en</obj_property>
      <obj_property name="ObjectShortName">ram_wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/u_ip_2port_ram/ram_wr_we" type="logic">
      <obj_property name="ElementShortName">ram_wr_we</obj_property>
      <obj_property name="ObjectShortName">ram_wr_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/u_ip_2port_ram/ram_wr_addr" type="array">
      <obj_property name="ElementShortName">ram_wr_addr[5:0]</obj_property>
      <obj_property name="ObjectShortName">ram_wr_addr[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/u_ip_2port_ram/ram_wr_data" type="array">
      <obj_property name="ElementShortName">ram_wr_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">ram_wr_data[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/u_ip_2port_ram/rd_flag" type="logic">
      <obj_property name="ElementShortName">rd_flag</obj_property>
      <obj_property name="ObjectShortName">rd_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/u_ip_2port_ram/ram_rd_en" type="logic">
      <obj_property name="ElementShortName">ram_rd_en</obj_property>
      <obj_property name="ObjectShortName">ram_rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/u_ip_2port_ram/ram_rd_addr" type="array">
      <obj_property name="ElementShortName">ram_rd_addr[5:0]</obj_property>
      <obj_property name="ObjectShortName">ram_rd_addr[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/u_ip_2port_ram/ram_rd_data" type="array">
      <obj_property name="ElementShortName">ram_rd_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">ram_rd_data[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ip_2port_ram/CLK_PERIOD" type="array">
      <obj_property name="ElementShortName">CLK_PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLK_PERIOD[31:0]</obj_property>
   </wvobject>
</wave_config>
