

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Fri Mar 13 21:35:23 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1847|  1847|  1847|  1847|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_1d_fu_208  |dct_1d  |  105|  105|  105|  105|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  856|  856|       107|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  856|  856|       107|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    122|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|      1|     111|    111|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     88|
|Register         |        -|      -|      92|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      1|     203|    321|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_1d_fu_208  |dct_1d  |        1|      1|  111|  111|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        1|      1|  111|  111|
    +-------------------+--------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-------------------+---------+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |Total         |                   |        3|   192|   48|     3|         3072|
    +--------------+-------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_229_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_337_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_275_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_383_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next2_fu_349_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_241_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_369_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_s_fu_261_p2                   |     +    |      0|  0|   4|           4|           1|
    |p_addr4_fu_428_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_295_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr7_fu_320_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr9_fu_403_p2               |     +    |      0|  0|   8|           8|           8|
    |i_1_mid2_fu_253_p3              |  Select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_361_p3              |  Select  |      0|  0|   4|           1|           1|
    |j_1_mid2_fu_375_p3              |  Select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_267_p3                |  Select  |      0|  0|   4|           1|           4|
    |exitcond1_fu_355_p2             |   icmp   |      0|  0|   5|           4|           5|
    |exitcond4_fu_331_p2             |   icmp   |      0|  0|   5|           4|           5|
    |exitcond7_fu_223_p2             |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_flatten2_fu_343_p2     |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_flatten_fu_235_p2      |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_fu_247_p2              |   icmp   |      0|  0|   5|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 122|         104|          86|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |col_inbuf_address0        |   6|          3|    6|         18|
    |col_outbuf_address0       |   6|          3|    6|         18|
    |grp_dct_1d_fu_208_src_q0  |  16|          3|   16|         48|
    |grp_dct_1d_fu_208_tmp_1   |   4|          3|    4|         12|
    |grp_dct_1d_fu_208_tmp_11  |   4|          3|    4|         12|
    |i_1_reg_151               |   4|          2|    4|          8|
    |i_2_reg_162               |   4|          2|    4|          8|
    |i_3_reg_196               |   4|          2|    4|          8|
    |i_reg_117                 |   4|          2|    4|          8|
    |indvar_flatten2_reg_174   |   7|          2|    7|         14|
    |indvar_flatten_reg_129    |   7|          2|    7|         14|
    |j_1_phi_fu_189_p4         |   4|          2|    4|          8|
    |j_1_reg_185               |   4|          2|    4|          8|
    |j_phi_fu_144_p4           |   4|          2|    4|          8|
    |j_reg_140                 |   4|          2|    4|          8|
    |row_outbuf_address0       |   6|          3|    6|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  88|         38|   88|        218|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+-----+-----------+
    |                      Name                      | FF| Bits| Const Bits|
    +------------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                       |  3|    3|          0|
    |ap_reg_ppiten_pp0_it0                           |  1|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |  1|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it0                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it1                           |  1|    1|          0|
    |ap_reg_ppiten_pp1_it2                           |  1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten2_reg_487_pp1_it1  |  1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_447_pp0_it1   |  1|    1|          0|
    |ap_reg_ppstg_i_1_mid2_reg_456_pp0_it1           |  4|    4|          0|
    |ap_reg_ppstg_i_3_mid2_reg_496_pp1_it1           |  4|    4|          0|
    |ap_reg_ppstg_j_1_mid2_reg_502_pp1_it1           |  4|    4|          0|
    |ap_reg_ppstg_j_mid2_reg_462_pp0_it1             |  4|    4|          0|
    |exitcond_flatten2_reg_487                       |  1|    1|          0|
    |exitcond_flatten_reg_447                        |  1|    1|          0|
    |grp_dct_1d_fu_208_ap_start_ap_start_reg         |  1|    1|          0|
    |i_1_mid2_reg_456                                |  4|    4|          0|
    |i_1_reg_151                                     |  4|    4|          0|
    |i_2_reg_162                                     |  4|    4|          0|
    |i_3_mid2_reg_496                                |  4|    4|          0|
    |i_3_reg_196                                     |  4|    4|          0|
    |i_4_reg_442                                     |  4|    4|          0|
    |i_5_reg_482                                     |  4|    4|          0|
    |i_reg_117                                       |  4|    4|          0|
    |indvar_flatten2_reg_174                         |  7|    7|          0|
    |indvar_flatten_reg_129                          |  7|    7|          0|
    |j_1_mid2_reg_502                                |  4|    4|          0|
    |j_1_reg_185                                     |  4|    4|          0|
    |j_mid2_reg_462                                  |  4|    4|          0|
    |j_reg_140                                       |  4|    4|          0|
    +------------------------------------------------+---+-----+-----------+
    |Total                                           | 92|   92|          0|
    +------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1: II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	4  / (exitcond7)
3 --> 
	2  / true
4 --> 
	7  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / (!exitcond4)
	9  / (exitcond4)
8 --> 
	7  / true
9 --> 
	12  / (exitcond_flatten2)
	10  / (!exitcond_flatten2)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: row_outbuf [1/1] 2.39ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.39ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 2.39ns
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: stg_16 [1/1] 1.21ns
:3  br label %1


 <State 2>: 3.23ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond7 [1/1] 1.88ns
:1  %exitcond7 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.80ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_21 [1/1] 1.35ns
:4  br i1 %exitcond7, label %.preheader2.preheader, label %2

ST_2: stg_22 [2/2] 0.86ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_23 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_3: stg_24 [1/2] 0.00ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)

ST_3: stg_25 [1/1] 0.00ns
:2  br label %1


 <State 4>: 4.05ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader2.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader2 ], [ 0, %1 ]

ST_4: j [1/1] 0.00ns
.preheader2.preheader:1  %j = phi i4 [ %j_mid2, %.preheader2 ], [ 0, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader2.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader2 ], [ 0, %1 ]

ST_4: exitcond_flatten [1/1] 1.97ns
.preheader2.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next [1/1] 1.72ns
.preheader2.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_31 [1/1] 1.21ns
.preheader2.preheader:5  br i1 %exitcond_flatten, label %.preheader1, label %.preheader2

ST_4: exitcond [1/1] 1.88ns
.preheader2:2  %exitcond = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 [1/1] 1.37ns
.preheader2:3  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

ST_4: j_s [1/1] 0.80ns
.preheader2:4  %j_s = add i4 %j, 1

ST_4: j_mid2 [1/1] 1.37ns
.preheader2:5  %j_mid2 = select i1 %exitcond, i4 %j_s, i4 %j

ST_4: i_6 [1/1] 0.80ns
.preheader2:24  %i_6 = add i4 %i_1_mid2, 1


 <State 5>: 4.11ns
ST_5: tmp_trn_cast [1/1] 0.00ns
.preheader2:10  %tmp_trn_cast = zext i4 %j_mid2 to i8

ST_5: tmp [1/1] 0.00ns
.preheader2:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_5: p_addr_cast [1/1] 0.00ns
.preheader2:12  %p_addr_cast = zext i7 %tmp to i8

ST_5: p_addr5 [1/1] 1.72ns
.preheader2:13  %p_addr5 = add i8 %p_addr_cast, %tmp_trn_cast

ST_5: tmp_6 [1/1] 0.00ns
.preheader2:14  %tmp_6 = zext i8 %p_addr5 to i64

ST_5: row_outbuf_addr [1/1] 0.00ns
.preheader2:15  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_6

ST_5: row_outbuf_load [2/2] 2.39ns
.preheader2:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2


 <State 6>: 4.78ns
ST_6: stg_44 [1/1] 0.00ns
.preheader2:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @str3)

ST_6: empty_18 [1/1] 0.00ns
.preheader2:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_6: stg_46 [1/1] 0.00ns
.preheader2:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_6: tmp_9 [1/1] 0.00ns
.preheader2:7  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

ST_6: stg_48 [1/1] 0.00ns
.preheader2:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str2) nounwind

ST_6: tmp_2_trn_cast [1/1] 0.00ns
.preheader2:9  %tmp_2_trn_cast = zext i4 %i_1_mid2 to i8

ST_6: row_outbuf_load [1/2] 2.39ns
.preheader2:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_6: tmp_7 [1/1] 0.00ns
.preheader2:17  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_mid2, i3 0)

ST_6: p_addr6_cast [1/1] 0.00ns
.preheader2:18  %p_addr6_cast = zext i7 %tmp_7 to i8

ST_6: p_addr7 [1/1] 1.72ns
.preheader2:19  %p_addr7 = add i8 %p_addr6_cast, %tmp_2_trn_cast

ST_6: tmp_8 [1/1] 0.00ns
.preheader2:20  %tmp_8 = zext i8 %p_addr7 to i64

ST_6: col_inbuf_addr [1/1] 0.00ns
.preheader2:21  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_8

ST_6: stg_56 [1/1] 2.39ns
.preheader2:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_6: empty_19 [1/1] 0.00ns
.preheader2:23  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_9)

ST_6: stg_58 [1/1] 0.00ns
.preheader2:25  br label %.preheader2.preheader


 <State 7>: 3.23ns
ST_7: i_2 [1/1] 0.00ns
.preheader1:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader2.preheader ]

ST_7: exitcond4 [1/1] 1.88ns
.preheader1:1  %exitcond4 = icmp eq i4 %i_2, -8

ST_7: empty_20 [1/1] 0.00ns
.preheader1:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: i_5 [1/1] 0.80ns
.preheader1:3  %i_5 = add i4 %i_2, 1

ST_7: stg_63 [1/1] 1.35ns
.preheader1:4  br i1 %exitcond4, label %.preheader.preheader, label %3

ST_7: stg_64 [2/2] 0.86ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)


 <State 8>: 0.00ns
ST_8: stg_65 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_8: stg_66 [1/2] 0.00ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)

ST_8: stg_67 [1/1] 0.00ns
:2  br label %.preheader1


 <State 9>: 4.05ns
ST_9: indvar_flatten2 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten2 = phi i7 [ %indvar_flatten_next2, %.preheader ], [ 0, %.preheader1 ]

ST_9: j_1 [1/1] 0.00ns
.preheader.preheader:1  %j_1 = phi i4 [ %j_1_mid2, %.preheader ], [ 0, %.preheader1 ]

ST_9: i_3 [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader1 ]

ST_9: exitcond_flatten2 [1/1] 1.97ns
.preheader.preheader:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_9: indvar_flatten_next2 [1/1] 1.72ns
.preheader.preheader:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_9: stg_73 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten2, label %4, label %.preheader

ST_9: exitcond1 [1/1] 1.88ns
.preheader:2  %exitcond1 = icmp eq i4 %i_3, -8

ST_9: i_3_mid2 [1/1] 1.37ns
.preheader:3  %i_3_mid2 = select i1 %exitcond1, i4 0, i4 %i_3

ST_9: j_2 [1/1] 0.80ns
.preheader:4  %j_2 = add i4 %j_1, 1

ST_9: j_1_mid2 [1/1] 1.37ns
.preheader:5  %j_1_mid2 = select i1 %exitcond1, i4 %j_2, i4 %j_1

ST_9: i_7 [1/1] 0.80ns
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 10>: 4.11ns
ST_10: tmp_3_trn_cast [1/1] 0.00ns
.preheader:10  %tmp_3_trn_cast = zext i4 %j_1_mid2 to i8

ST_10: tmp_s [1/1] 0.00ns
.preheader:11  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_10: p_addr8_cast [1/1] 0.00ns
.preheader:12  %p_addr8_cast = zext i7 %tmp_s to i8

ST_10: p_addr9 [1/1] 1.72ns
.preheader:13  %p_addr9 = add i8 %p_addr8_cast, %tmp_3_trn_cast

ST_10: tmp_2 [1/1] 0.00ns
.preheader:14  %tmp_2 = zext i8 %p_addr9 to i64

ST_10: col_outbuf_addr [1/1] 0.00ns
.preheader:15  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_2

ST_10: col_outbuf_load [2/2] 2.39ns
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2


 <State 11>: 4.78ns
ST_11: stg_86 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @str4)

ST_11: empty_21 [1/1] 0.00ns
.preheader:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_11: stg_88 [1/1] 0.00ns
.preheader:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_11: tmp_1 [1/1] 0.00ns
.preheader:7  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

ST_11: stg_90 [1/1] 0.00ns
.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str2) nounwind

ST_11: tmp_4_trn_cast [1/1] 0.00ns
.preheader:9  %tmp_4_trn_cast = zext i4 %i_3_mid2 to i8

ST_11: col_outbuf_load [1/2] 2.39ns
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_11: tmp_3 [1/1] 0.00ns
.preheader:17  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_mid2, i3 0)

ST_11: p_addr3_cast [1/1] 0.00ns
.preheader:18  %p_addr3_cast = zext i7 %tmp_3 to i8

ST_11: p_addr4 [1/1] 1.72ns
.preheader:19  %p_addr4 = add i8 %p_addr3_cast, %tmp_4_trn_cast

ST_11: tmp_4 [1/1] 0.00ns
.preheader:20  %tmp_4 = zext i8 %p_addr4 to i64

ST_11: out_block_addr [1/1] 0.00ns
.preheader:21  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_4

ST_11: stg_98 [1/1] 2.39ns
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_11: empty_22 [1/1] 0.00ns
.preheader:23  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_1)

ST_11: stg_100 [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 12>: 0.00ns
ST_12: stg_101 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3f02d20; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4107e40; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x418dec0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 0011111000000]
col_outbuf           (alloca           ) [ 0011111111110]
col_inbuf            (alloca           ) [ 0011111110000]
stg_16               (br               ) [ 0111000000000]
i                    (phi              ) [ 0011000000000]
exitcond7            (icmp             ) [ 0011000000000]
empty                (speclooptripcount) [ 0000000000000]
i_4                  (add              ) [ 0111000000000]
stg_21               (br               ) [ 0011111000000]
stg_23               (specloopname     ) [ 0000000000000]
stg_24               (call             ) [ 0000000000000]
stg_25               (br               ) [ 0111000000000]
indvar_flatten       (phi              ) [ 0000100000000]
j                    (phi              ) [ 0000100000000]
i_1                  (phi              ) [ 0000100000000]
exitcond_flatten     (icmp             ) [ 0000111000000]
indvar_flatten_next  (add              ) [ 0010111000000]
stg_31               (br               ) [ 0000111110000]
exitcond             (icmp             ) [ 0000000000000]
i_1_mid2             (select           ) [ 0000111000000]
j_s                  (add              ) [ 0000000000000]
j_mid2               (select           ) [ 0010111000000]
i_6                  (add              ) [ 0010111000000]
tmp_trn_cast         (zext             ) [ 0000000000000]
tmp                  (bitconcatenate   ) [ 0000000000000]
p_addr_cast          (zext             ) [ 0000000000000]
p_addr5              (add              ) [ 0000000000000]
tmp_6                (zext             ) [ 0000000000000]
row_outbuf_addr      (getelementptr    ) [ 0000101000000]
stg_44               (specloopname     ) [ 0000000000000]
empty_18             (speclooptripcount) [ 0000000000000]
stg_46               (specloopname     ) [ 0000000000000]
tmp_9                (specregionbegin  ) [ 0000000000000]
stg_48               (specpipeline     ) [ 0000000000000]
tmp_2_trn_cast       (zext             ) [ 0000000000000]
row_outbuf_load      (load             ) [ 0000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000]
p_addr6_cast         (zext             ) [ 0000000000000]
p_addr7              (add              ) [ 0000000000000]
tmp_8                (zext             ) [ 0000000000000]
col_inbuf_addr       (getelementptr    ) [ 0000000000000]
stg_56               (store            ) [ 0000000000000]
empty_19             (specregionend    ) [ 0000000000000]
stg_58               (br               ) [ 0010111000000]
i_2                  (phi              ) [ 0000000110000]
exitcond4            (icmp             ) [ 0000000110000]
empty_20             (speclooptripcount) [ 0000000000000]
i_5                  (add              ) [ 0000100110000]
stg_63               (br               ) [ 0000000111110]
stg_65               (specloopname     ) [ 0000000000000]
stg_66               (call             ) [ 0000000000000]
stg_67               (br               ) [ 0000100110000]
indvar_flatten2      (phi              ) [ 0000000001000]
j_1                  (phi              ) [ 0000000001000]
i_3                  (phi              ) [ 0000000001000]
exitcond_flatten2    (icmp             ) [ 0000000001110]
indvar_flatten_next2 (add              ) [ 0000000101110]
stg_73               (br               ) [ 0000000000000]
exitcond1            (icmp             ) [ 0000000000000]
i_3_mid2             (select           ) [ 0000000001110]
j_2                  (add              ) [ 0000000000000]
j_1_mid2             (select           ) [ 0000000101110]
i_7                  (add              ) [ 0000000101110]
tmp_3_trn_cast       (zext             ) [ 0000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000]
p_addr8_cast         (zext             ) [ 0000000000000]
p_addr9              (add              ) [ 0000000000000]
tmp_2                (zext             ) [ 0000000000000]
col_outbuf_addr      (getelementptr    ) [ 0000000001010]
stg_86               (specloopname     ) [ 0000000000000]
empty_21             (speclooptripcount) [ 0000000000000]
stg_88               (specloopname     ) [ 0000000000000]
tmp_1                (specregionbegin  ) [ 0000000000000]
stg_90               (specpipeline     ) [ 0000000000000]
tmp_4_trn_cast       (zext             ) [ 0000000000000]
col_outbuf_load      (load             ) [ 0000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000]
p_addr3_cast         (zext             ) [ 0000000000000]
p_addr4              (add              ) [ 0000000000000]
tmp_4                (zext             ) [ 0000000000000]
out_block_addr       (getelementptr    ) [ 0000000000000]
stg_98               (store            ) [ 0000000000000]
empty_22             (specregionend    ) [ 0000000000000]
stg_100              (br               ) [ 0000000101110]
stg_101              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="row_outbuf_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="col_outbuf_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="col_inbuf_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="row_outbuf_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="col_inbuf_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="stg_56_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="col_outbuf_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/10 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/10 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_block_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="stg_98_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_98/11 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="1"/>
<pin id="119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="indvar_flatten_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="1"/>
<pin id="131" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvar_flatten_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="j_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_2_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_2_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="174" class="1005" name="indvar_flatten2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="1"/>
<pin id="176" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten2_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/9 "/>
</bind>
</comp>

<comp id="185" class="1005" name="j_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_3_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_3_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_dct_1d_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="4" bw="4" slack="0"/>
<pin id="214" dir="0" index="5" bw="15" slack="0"/>
<pin id="215" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_22/2 stg_64/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond7_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond_flatten_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten_next_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="exitcond_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_1_mid2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_mid2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_trn_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="1"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_addr_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_addr5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr5/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_6_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_2_trn_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="2"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_7_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="2"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_addr6_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr6_cast/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_addr7_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr7/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_8_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond_flatten2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="indvar_flatten_next2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="exitcond1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_3_mid2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="j_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="j_1_mid2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="i_7_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_3_trn_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_trn_cast/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="1"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_addr8_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr8_cast/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_addr9_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr9/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_4_trn_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="2"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="2"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_addr3_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr3_cast/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_addr4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/11 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="442" class="1005" name="i_4_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="447" class="1005" name="exitcond_flatten_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="451" class="1005" name="indvar_flatten_next_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="456" class="1005" name="i_1_mid2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="j_mid2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="i_6_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="474" class="1005" name="row_outbuf_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="1"/>
<pin id="476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="i_5_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="487" class="1005" name="exitcond_flatten2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="indvar_flatten_next2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="i_3_mid2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="1"/>
<pin id="498" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="j_1_mid2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_7_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="514" class="1005" name="col_outbuf_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="1"/>
<pin id="516" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="70" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="76" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="99" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="121" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="121" pin="4"/><net_sink comp="208" pin=4"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="208" pin=5"/></net>

<net id="221"><net_src comp="166" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="222"><net_src comp="166" pin="4"/><net_sink comp="208" pin=4"/></net>

<net id="227"><net_src comp="121" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="121" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="133" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="133" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="155" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="155" pin="4"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="144" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="16" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="247" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="144" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="253" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="281" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="314"><net_src comp="30" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="306" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="335"><net_src comp="166" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="166" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="178" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="178" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="200" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="10" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="8" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="200" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="189" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="355" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="189" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="361" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="16" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="389" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="422"><net_src comp="30" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="427"><net_src comp="417" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="414" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="445"><net_src comp="229" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="450"><net_src comp="235" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="241" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="459"><net_src comp="253" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="465"><net_src comp="267" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="472"><net_src comp="275" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="477"><net_src comp="70" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="485"><net_src comp="337" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="490"><net_src comp="343" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="349" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="499"><net_src comp="361" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="505"><net_src comp="375" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="512"><net_src comp="383" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="517"><net_src comp="93" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dct_coeff_table | {}
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		i_4 : 1
		stg_21 : 2
		stg_22 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_31 : 2
		exitcond : 1
		i_1_mid2 : 2
		j_s : 1
		j_mid2 : 2
		i_6 : 3
	State 5
		p_addr_cast : 1
		p_addr5 : 2
		tmp_6 : 3
		row_outbuf_addr : 4
		row_outbuf_load : 5
	State 6
		p_addr6_cast : 1
		p_addr7 : 2
		tmp_8 : 3
		col_inbuf_addr : 4
		stg_56 : 5
		empty_19 : 1
	State 7
		exitcond4 : 1
		i_5 : 1
		stg_63 : 2
		stg_64 : 1
	State 8
	State 9
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		stg_73 : 2
		exitcond1 : 1
		i_3_mid2 : 2
		j_2 : 1
		j_1_mid2 : 2
		i_7 : 3
	State 10
		p_addr8_cast : 1
		p_addr9 : 2
		tmp_2 : 3
		col_outbuf_addr : 4
		col_outbuf_load : 5
	State 11
		p_addr3_cast : 1
		p_addr4 : 2
		tmp_4 : 3
		out_block_addr : 4
		stg_98 : 5
		empty_22 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   |      grp_dct_1d_fu_208      |  3.816  |   161   |    82   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_4_fu_229         |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_241 |    0    |    0    |    7    |
|          |          j_s_fu_261         |    0    |    0    |    4    |
|          |          i_6_fu_275         |    0    |    0    |    4    |
|          |        p_addr5_fu_295       |    0    |    0    |    7    |
|    add   |        p_addr7_fu_320       |    0    |    0    |    7    |
|          |          i_5_fu_337         |    0    |    0    |    4    |
|          | indvar_flatten_next2_fu_349 |    0    |    0    |    7    |
|          |          j_2_fu_369         |    0    |    0    |    4    |
|          |          i_7_fu_383         |    0    |    0    |    4    |
|          |        p_addr9_fu_403       |    0    |    0    |    7    |
|          |        p_addr4_fu_428       |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond7_fu_223      |    0    |    0    |    4    |
|          |   exitcond_flatten_fu_235   |    0    |    0    |    7    |
|   icmp   |       exitcond_fu_247       |    0    |    0    |    4    |
|          |       exitcond4_fu_331      |    0    |    0    |    4    |
|          |   exitcond_flatten2_fu_343  |    0    |    0    |    7    |
|          |       exitcond1_fu_355      |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|          |       i_1_mid2_fu_253       |    0    |    0    |    4    |
|  select  |        j_mid2_fu_267        |    0    |    0    |    4    |
|          |       i_3_mid2_fu_361       |    0    |    0    |    4    |
|          |       j_1_mid2_fu_375       |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_trn_cast_fu_281     |    0    |    0    |    0    |
|          |      p_addr_cast_fu_291     |    0    |    0    |    0    |
|          |         tmp_6_fu_301        |    0    |    0    |    0    |
|          |    tmp_2_trn_cast_fu_306    |    0    |    0    |    0    |
|          |     p_addr6_cast_fu_316     |    0    |    0    |    0    |
|   zext   |         tmp_8_fu_326        |    0    |    0    |    0    |
|          |    tmp_3_trn_cast_fu_389    |    0    |    0    |    0    |
|          |     p_addr8_cast_fu_399     |    0    |    0    |    0    |
|          |         tmp_2_fu_409        |    0    |    0    |    0    |
|          |    tmp_4_trn_cast_fu_414    |    0    |    0    |    0    |
|          |     p_addr3_cast_fu_424     |    0    |    0    |    0    |
|          |         tmp_4_fu_434        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_284         |    0    |    0    |    0    |
|bitconcatenate|         tmp_7_fu_309        |    0    |    0    |    0    |
|          |         tmp_s_fu_392        |    0    |    0    |    0    |
|          |         tmp_3_fu_417        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |  3.816  |   161   |   194   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_514  |    6   |
|  exitcond_flatten2_reg_487 |    1   |
|  exitcond_flatten_reg_447  |    1   |
|      i_1_mid2_reg_456      |    4   |
|         i_1_reg_151        |    4   |
|         i_2_reg_162        |    4   |
|      i_3_mid2_reg_496      |    4   |
|         i_3_reg_196        |    4   |
|         i_4_reg_442        |    4   |
|         i_5_reg_482        |    4   |
|         i_6_reg_469        |    4   |
|         i_7_reg_509        |    4   |
|          i_reg_117         |    4   |
|   indvar_flatten2_reg_174  |    7   |
|indvar_flatten_next2_reg_491|    7   |
| indvar_flatten_next_reg_451|    7   |
|   indvar_flatten_reg_129   |    7   |
|      j_1_mid2_reg_502      |    4   |
|         j_1_reg_185        |    4   |
|       j_mid2_reg_462       |    4   |
|          j_reg_140         |    4   |
|   row_outbuf_addr_reg_474  |    6   |
+----------------------------+--------+
|            Total           |   98   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   2  |   6  |   12   ||    6    |
|  grp_access_fu_99 |  p0  |   2  |   6  |   12   ||    6    |
|     i_reg_117     |  p0  |   2  |   4  |    8   ||    4    |
|    i_2_reg_162    |  p0  |   2  |   4  |    8   ||    4    |
| grp_dct_1d_fu_208 |  p2  |   2  |   4  |    8   ||    4    |
| grp_dct_1d_fu_208 |  p4  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  7.449  ||    28   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    3   |   161  |   194  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   28   |
|  Register |    -   |    -   |   98   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |   259  |   222  |
+-----------+--------+--------+--------+--------+
