Analysis & Synthesis report for Proyecto
Tue Feb 01 13:00:19 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Diagram|MSS:inst42|y
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Comparator_Generic:inst3
 12. Parameter Settings for User Entity Instance: Counter_Generic:inst1
 13. Parameter Settings for User Entity Instance: Comparator_Generic:inst31
 14. Parameter Settings for User Entity Instance: Counter_Generic:inst29
 15. Parameter Settings for User Entity Instance: Comparator_Generic:inst39
 16. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst35
 17. Parameter Settings for User Entity Instance: RAM:inst26
 18. Parameter Settings for User Entity Instance: Mux_2to1_generic:inst25
 19. Parameter Settings for User Entity Instance: Counter_Generic:inst30
 20. Parameter Settings for User Entity Instance: Mux_2to1_generic:inst21
 21. Parameter Settings for User Entity Instance: Counter_Generic:inst5
 22. Parameter Settings for User Entity Instance: Counter_Generic:inst6
 23. Parameter Settings for User Entity Instance: Counter_Generic:inst7
 24. Parameter Settings for User Entity Instance: Counter_Generic:inst8
 25. Parameter Settings for User Entity Instance: Counter_Generic:inst9
 26. Parameter Settings for User Entity Instance: Counter_Generic:inst10
 27. Parameter Settings for User Entity Instance: Counter_Generic:inst11
 28. Parameter Settings for User Entity Instance: Counter_Generic:inst12
 29. Parameter Settings for User Entity Instance: Mux_2to1_generic:inst22
 30. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst36
 31. Parameter Settings for User Entity Instance: Comparator_Generic:inst33
 32. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst40
 33. Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst41
 34. Parameter Settings for User Entity Instance: RAM:inst27
 35. Parameter Settings for User Entity Instance: Mux_2to1_generic:inst23
 36. Parameter Settings for User Entity Instance: Mux_2to1_generic:inst24
 37. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst37
 38. Parameter Settings for User Entity Instance: Sostenimiento_generic:inst38
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 01 13:00:19 2022       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Proyecto                                    ;
; Top-level Entity Name           ; Diagram                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 152                                         ;
; Total pins                      ; 39                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Diagram            ; Proyecto           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; ROM.vhd                          ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/ROM.vhd                     ;         ;
; Counter_Generic.vhd              ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd         ;         ;
; Comparator_Generic.vhd           ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Comparator_Generic.vhd      ;         ;
; Decoder_3to8.vhd                 ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Decoder_3to8.vhd            ;         ;
; RAM.vhd                          ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd                     ;         ;
; Mux_2to1_generic.vhd             ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd        ;         ;
; Mux_8to1_5bits.vhd               ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd          ;         ;
; Sumador_3bits.vhd                ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sumador_3bits.vhd           ;         ;
; Restador_3bits.vhd               ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Restador_3bits.vhd          ;         ;
; Buffer_tristate_generic.vhd      ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Buffer_tristate_generic.vhd ;         ;
; MSS.vhd                          ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/MSS.vhd                     ;         ;
; Diagram.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Diagram.bdf                 ;         ;
; Sostenimiento_generic.vhd        ; yes             ; User VHDL File                     ; D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sostenimiento_generic.vhd   ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 107         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 134         ;
;     -- 7 input functions                    ; 16          ;
;     -- 6 input functions                    ; 33          ;
;     -- 5 input functions                    ; 44          ;
;     -- 4 input functions                    ; 18          ;
;     -- <=3 input functions                  ; 23          ;
;                                             ;             ;
; Dedicated logic registers                   ; 152         ;
;                                             ;             ;
; I/O pins                                    ; 39          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 152         ;
; Total fan-out                               ; 1223        ;
; Average fan-out                             ; 3.36        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                       ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Entity Name           ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------+-----------------------+--------------+
; |Diagram                          ; 134 (0)             ; 152 (0)                   ; 0                 ; 0          ; 39   ; 0            ; |Diagram                              ; Diagram               ; work         ;
;    |Comparator_Generic:inst39|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Comparator_Generic:inst39    ; Comparator_Generic    ; work         ;
;    |Counter_Generic:inst10|       ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst10       ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst11|       ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst11       ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst12|       ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst12       ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst1|        ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst1        ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst29|       ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst29       ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst30|       ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst30       ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst5|        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst5        ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst6|        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst6        ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst7|        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst7        ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst8|        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst8        ; Counter_Generic       ; work         ;
;    |Counter_Generic:inst9|        ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Counter_Generic:inst9        ; Counter_Generic       ; work         ;
;    |MSS:inst42|                   ; 23 (23)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Diagram|MSS:inst42                   ; MSS                   ; work         ;
;    |Mux_2to1_generic:inst21|      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux_2to1_generic:inst21      ; Mux_2to1_generic      ; work         ;
;    |Mux_2to1_generic:inst23|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux_2to1_generic:inst23      ; Mux_2to1_generic      ; work         ;
;    |Mux_2to1_generic:inst25|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Mux_2to1_generic:inst25      ; Mux_2to1_generic      ; work         ;
;    |RAM:inst26|                   ; 18 (18)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Diagram|RAM:inst26                   ; RAM                   ; work         ;
;    |RAM:inst27|                   ; 6 (6)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Diagram|RAM:inst27                   ; RAM                   ; work         ;
;    |ROM:inst|                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|ROM:inst                     ; ROM                   ; work         ;
;    |Sostenimiento_generic:inst35| ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst35 ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst36| ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst36 ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst37| ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst37 ; Sostenimiento_generic ; work         ;
;    |Sostenimiento_generic:inst38| ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Diagram|Sostenimiento_generic:inst38 ; Sostenimiento_generic ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Diagram|MSS:inst42|y                                                                                                                      ;
+-------+------+------+------+------+------+-------+------+------+------+------+-------+------+------+------+------+------+------+------+------+------+------+
; Name  ; y.Tt ; y.Ts ; y.Tr ; y.Tq ; y.Tp ; y.Too ; y.Tn ; y.Tm ; y.Tl ; y.Tk ; y.Tjj ; y.Tj ; y.Ti ; y.Th ; y.Tg ; y.Tf ; y.Te ; y.Td ; y.Tc ; y.Tb ; y.Ta ;
+-------+------+------+------+------+------+-------+------+------+------+------+-------+------+------+------+------+------+------+------+------+------+------+
; y.Ta  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.Tb  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.Tc  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.Td  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.Te  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; y.Tf  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tg  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Th  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ti  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tj  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tjj ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 1     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tk  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 1    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tl  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 1    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tm  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 1    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tn  ; 0    ; 0    ; 0    ; 0    ; 0    ; 0     ; 1    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Too ; 0    ; 0    ; 0    ; 0    ; 0    ; 1     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tp  ; 0    ; 0    ; 0    ; 0    ; 1    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tq  ; 0    ; 0    ; 0    ; 1    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tr  ; 0    ; 0    ; 1    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ts  ; 0    ; 1    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tt  ; 1    ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+-------+------+------+------+------+------+-------+------+------+------+------+-------+------+------+------+------+------+------+------+------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 152   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 88    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 85    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Diagram|Counter_Generic:inst30|Q[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Diagram|Counter_Generic:inst29|Q[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Diagram|Mux_2to1_generic:inst23|Q[0] ;
; 10:1               ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Diagram|Mux_2to1_generic:inst21|Q[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst31 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 3     ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst29 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 3     ; Unsigned Integer                           ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst39 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst35 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 5     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst26 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 5     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1_generic:inst25 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 3     ; Unsigned Integer                            ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst30 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 3     ; Unsigned Integer                           ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1_generic:inst21 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst5 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst6 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst7 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst8 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst9 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 5     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst10 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst11 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_Generic:inst12 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1_generic:inst22 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst36 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 5     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator_Generic:inst33 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 3     ; Unsigned Integer                              ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst40 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Buffer_tristate_generic:inst41 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 3     ; Unsigned Integer                                   ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst27 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 3     ; Unsigned Integer               ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1_generic:inst23 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 3     ; Unsigned Integer                            ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1_generic:inst24 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 3     ; Unsigned Integer                            ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst37 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 3     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sostenimiento_generic:inst38 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 3     ; Unsigned Integer                                 ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 152                         ;
;     CLR               ; 67                          ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 21                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 134                         ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 118                         ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 44                          ;
;         6 data inputs ; 33                          ;
; boundary_port         ; 39                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Feb 01 12:59:51 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-Solucion File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/ROM.vhd Line: 11
    Info (12023): Found entity 1: ROM File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/ROM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file counter_generic.vhd
    Info (12022): Found design unit 1: Counter_Generic-Desarrollo File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd Line: 13
    Info (12023): Found entity 1: Counter_Generic File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparator_generic.vhd
    Info (12022): Found design unit 1: Comparator_Generic-solucion File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Comparator_Generic.vhd Line: 10
    Info (12023): Found entity 1: Comparator_Generic File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Comparator_Generic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder_3to8.vhd
    Info (12022): Found design unit 1: Decoder_3to8-Solucion File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Decoder_3to8.vhd Line: 10
    Info (12023): Found entity 1: Decoder_3to8 File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Decoder_3to8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-solucion File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd Line: 14
    Info (12023): Found entity 1: RAM File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1_generic.vhd
    Info (12022): Found design unit 1: Mux_2to1_generic-Desarrollo File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd Line: 11
    Info (12023): Found entity 1: Mux_2to1_generic File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_8to1_5bits.vhd
    Info (12022): Found design unit 1: Mux_8to1_5bits-Desarrollo File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 10
    Info (12023): Found entity 1: Mux_8to1_5bits File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sumador_3bits.vhd
    Info (12022): Found design unit 1: Sumador_3bits-Solucion File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sumador_3bits.vhd Line: 11
    Info (12023): Found entity 1: Sumador_3bits File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sumador_3bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file restador_3bits.vhd
    Info (12022): Found design unit 1: Restador_3bits-Solucion File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Restador_3bits.vhd Line: 11
    Info (12023): Found entity 1: Restador_3bits File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Restador_3bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file buffer_tristate_generic.vhd
    Info (12022): Found design unit 1: Buffer_tristate_generic-Solucion File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Buffer_tristate_generic.vhd Line: 11
    Info (12023): Found entity 1: Buffer_tristate_generic File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Buffer_tristate_generic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mss.vhd
    Info (12022): Found design unit 1: MSS-Controlador File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/MSS.vhd Line: 9
    Info (12023): Found entity 1: MSS File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/MSS.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file diagram.bdf
    Info (12023): Found entity 1: Diagram
Info (12021): Found 2 design units, including 1 entities, in source file sostenimiento_generic.vhd
    Info (12022): Found design unit 1: Sostenimiento_generic-Desarrollo File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sostenimiento_generic.vhd Line: 11
    Info (12023): Found entity 1: Sostenimiento_generic File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Sostenimiento_generic.vhd Line: 4
Info (12127): Elaborating entity "Diagram" for the top level hierarchy
Info (12128): Elaborating entity "MSS" for hierarchy "MSS:inst42"
Info (12128): Elaborating entity "Comparator_Generic" for hierarchy "Comparator_Generic:inst3"
Info (12128): Elaborating entity "Counter_Generic" for hierarchy "Counter_Generic:inst1"
Warning (10492): VHDL Process Statement warning at Counter_Generic.vhd(17): signal "Resetn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd Line: 17
Warning (10492): VHDL Process Statement warning at Counter_Generic.vhd(18): signal "Clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd Line: 18
Info (12128): Elaborating entity "Comparator_Generic" for hierarchy "Comparator_Generic:inst31"
Info (12128): Elaborating entity "Counter_Generic" for hierarchy "Counter_Generic:inst29"
Warning (10492): VHDL Process Statement warning at Counter_Generic.vhd(17): signal "Resetn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd Line: 17
Warning (10492): VHDL Process Statement warning at Counter_Generic.vhd(18): signal "Clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Counter_Generic.vhd Line: 18
Info (12128): Elaborating entity "Sostenimiento_generic" for hierarchy "Sostenimiento_generic:inst35"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst26"
Info (12128): Elaborating entity "Mux_2to1_generic" for hierarchy "Mux_2to1_generic:inst25"
Warning (10492): VHDL Process Statement warning at Mux_2to1_generic.vhd(16): signal "I0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd Line: 16
Warning (10492): VHDL Process Statement warning at Mux_2to1_generic.vhd(17): signal "I1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd Line: 17
Info (12128): Elaborating entity "Sumador_3bits" for hierarchy "Sumador_3bits:inst34"
Info (12128): Elaborating entity "Mux_2to1_generic" for hierarchy "Mux_2to1_generic:inst21"
Warning (10492): VHDL Process Statement warning at Mux_2to1_generic.vhd(16): signal "I0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd Line: 16
Warning (10492): VHDL Process Statement warning at Mux_2to1_generic.vhd(17): signal "I1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_2to1_generic.vhd Line: 17
Info (12128): Elaborating entity "Mux_8to1_5bits" for hierarchy "Mux_8to1_5bits:inst28"
Warning (10492): VHDL Process Statement warning at Mux_8to1_5bits.vhd(15): signal "I0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 15
Warning (10492): VHDL Process Statement warning at Mux_8to1_5bits.vhd(16): signal "I1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 16
Warning (10492): VHDL Process Statement warning at Mux_8to1_5bits.vhd(17): signal "I2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 17
Warning (10492): VHDL Process Statement warning at Mux_8to1_5bits.vhd(18): signal "I3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 18
Warning (10492): VHDL Process Statement warning at Mux_8to1_5bits.vhd(19): signal "I4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 19
Warning (10492): VHDL Process Statement warning at Mux_8to1_5bits.vhd(20): signal "I5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 20
Warning (10492): VHDL Process Statement warning at Mux_8to1_5bits.vhd(21): signal "I6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 21
Warning (10492): VHDL Process Statement warning at Mux_8to1_5bits.vhd(22): signal "I7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/Mux_8to1_5bits.vhd Line: 22
Info (12128): Elaborating entity "Decoder_3to8" for hierarchy "Decoder_3to8:inst4"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst"
Info (12128): Elaborating entity "Restador_3bits" for hierarchy "Restador_3bits:inst32"
Info (12128): Elaborating entity "Buffer_tristate_generic" for hierarchy "Buffer_tristate_generic:inst40"
Info (12128): Elaborating entity "Buffer_tristate_generic" for hierarchy "Buffer_tristate_generic:inst41"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst27"
Info (12128): Elaborating entity "Sostenimiento_generic" for hierarchy "Sostenimiento_generic:inst37"
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "RAM:inst27|Rammemory" is uninferred due to inappropriate RAM size File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd Line: 16
    Info (276004): RAM logic "ROM:inst|Rammemory" is uninferred due to inappropriate RAM size File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/ROM.vhd Line: 13
    Info (276004): RAM logic "RAM:inst26|Rammemory" is uninferred due to inappropriate RAM size File: D:/Clases virtuales/sistemas digitales II/Practico/Ordenamientdel tipo de sangre/Proyecto final/RAM.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 256 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 217 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Tue Feb 01 13:00:19 2022
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:51


