<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.
 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at
  http://www.apache.org/licenses/LICENSE-2.0
 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
<I name="FADD.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000111010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FADD.Q" />
  </I>
  <I name="FCLASS.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110011000000011010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCLASS.Q" />
  </I>
  <I name="FCVT.D.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100001000111010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.D.Q" />
  </I>
  <I name="FCVT.L.Q" isa="RISCV" group="General" extension="RV64Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100011000101010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.L.Q" />
  </I>
  <I name="FCVT.LU.Q" isa="RISCV" group="General" extension="RV64Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100011000111010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.LU.Q" />
  </I>
  <I name="FCVT.Q.D" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100011000011010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.Q.D" />
  </I>
  <I name="FCVT.Q.L" isa="RISCV" group="General" extension="RV64Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101011000101010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.Q.L" />
  </I>
  <I name="FCVT.Q.LU" isa="RISCV" group="General" extension="RV64Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101011000111010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.Q.LU" />
  </I>
  <I name="FCVT.Q.S" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100011000001010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.Q.S" />
  </I>
  <I name="FCVT.Q.W" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101011000001010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.Q.W" />
  </I>
  <I name="FCVT.Q.WU" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101011000011010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.Q.WU" />
  </I>
  <I name="FCVT.S.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100000000111010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.S.Q" />
  </I>
  <I name="FCVT.W.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100011000001010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.W.Q" />
  </I>
  <I name="FCVT.WU.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100011000011010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FCVT.WU.Q" />
  </I>
  <I name="FDIV.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011111010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FDIV.Q" />
  </I>
  <I name="FEQ.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100110101010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FEQ.Q" />
  </I>
  <I name="FLE.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100110001010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FLE.Q" />
  </I>
  <I name="FLQ" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000000111" />
    <O name="imm[11:0]" type="Immediate" bits="31-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FLQ" />
  </I>
  <I name="FLT.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100110011010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FLT.Q" />
  </I>
  <I name="FMADD.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="111000011" />
    <O name="rs3" type="Register" bits="31-27" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FMADD.Q" />
  </I>
  <I name="FMAX.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101110011010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FMAX.Q" />
  </I>
  <I name="FMIN.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101110001010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FMIN.Q" />
  </I>
  <I name="FMSUB.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="111000111" />
    <O name="rs3" type="Register" bits="31-27" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FMSUB.Q" />
  </I>
  <I name="FMUL.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010111010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FMUL.Q" />
  </I>
  <I name="FNMADD.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="111001111" />
    <O name="rs3" type="Register" bits="31-27" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FNMADD.Q" />
  </I>
  <I name="FNMSUB.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="111001011" />
    <O name="rs3" type="Register" bits="31-27" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FNMSUB.Q" />
  </I>
  <I name="FSGNJ.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100110001010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FSGNJ.Q" />
  </I>
  <I name="FSGNJN.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100110011010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FSGNJN.Q" />
  </I>
  <I name="FSGNJX.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100110101010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FSGNJX.Q" />
  </I>
  <I name="FSQ" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000100111" />
    <O name="imm[11:5]" type="Immediate" bits="31-25" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="imm[4:0]" type="Immediate" bits="11-7" />
    <asm format="FSQ" />
  </I>
  <I name="FSQRT.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101111000001010011" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FSQRT.Q" />
  </I>
  <I name="FSUB.Q" isa="RISCV" group="General" extension="RV32Q">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001111010011" />
    <O name="rs2" type="Register" bits="24-20" />
    <O name="rs1" type="Register" bits="19-15" />
    <O name="rm" type="Register" bits="14-12" />
    <O name="rd" type="Register" bits="11-7" />
    <asm format="FSUB.Q" />
  </I>
  </instruction_file>