[2025-09-18 09:53:12] START suite=qualcomm_srv trace=srv146_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv146_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2577504 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5008299 heartbeat IPC: 4.114 cumulative IPC: 3.993 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5008299 cumulative IPC: 3.993 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5008299 cumulative IPC: 3.993 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13183903 heartbeat IPC: 1.223 cumulative IPC: 1.223 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21336022 heartbeat IPC: 1.227 cumulative IPC: 1.225 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29439568 heartbeat IPC: 1.234 cumulative IPC: 1.228 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37504109 heartbeat IPC: 1.24 cumulative IPC: 1.231 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 45562588 heartbeat IPC: 1.241 cumulative IPC: 1.233 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 53634740 heartbeat IPC: 1.239 cumulative IPC: 1.234 (Simulation time: 00 hr 08 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv146_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 61844594 heartbeat IPC: 1.218 cumulative IPC: 1.232 (Simulation time: 00 hr 09 min 24 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 70090761 heartbeat IPC: 1.213 cumulative IPC: 1.229 (Simulation time: 00 hr 10 min 32 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 78321164 heartbeat IPC: 1.215 cumulative IPC: 1.228 (Simulation time: 00 hr 11 min 44 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 81550087 cumulative IPC: 1.226 (Simulation time: 00 hr 12 min 51 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 81550087 cumulative IPC: 1.226 (Simulation time: 00 hr 12 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv146_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.226 instructions: 100000001 cycles: 81550087
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.25 Average ROB Occupancy at Mispredict: 30.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08533
BRANCH_INDIRECT: 0.3691
BRANCH_CONDITIONAL: 11.43
BRANCH_DIRECT_CALL: 0.4203
BRANCH_INDIRECT_CALL: 0.5441
BRANCH_RETURN: 0.4055


====Backend Stall Breakdown====
ROB_STALL: 15309
LQ_STALL: 0
SQ_STALL: 34914


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 4.9367948

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 15309

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3101

cpu0->cpu0_STLB TOTAL        ACCESS:    2122068 HIT:    2121285 MISS:        783 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2122068 HIT:    2121285 MISS:        783 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 136.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9613500 HIT:    8966102 MISS:     647398 MSHR_MERGE:      36311
cpu0->cpu0_L2C LOAD         ACCESS:    7724258 HIT:    7166612 MISS:     557646 MSHR_MERGE:        471
cpu0->cpu0_L2C RFO          ACCESS:     580728 HIT:     550436 MISS:      30292 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     157570 HIT:     107509 MISS:      50061 MSHR_MERGE:      35840
cpu0->cpu0_L2C WRITE        ACCESS:    1149531 HIT:    1141146 MISS:       8385 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1413 HIT:        399 MISS:       1014 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112625 ISSUED:     104638 USEFUL:       1455 USELESS:       5333
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15858864 HIT:    7771696 MISS:    8087168 MSHR_MERGE:    1991909
cpu0->cpu0_L1I LOAD         ACCESS:   15858864 HIT:    7771696 MISS:    8087168 MSHR_MERGE:    1991909
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30897037 HIT:   26972059 MISS:    3924978 MSHR_MERGE:    1660747
cpu0->cpu0_L1D LOAD         ACCESS:   16695817 HIT:   14594549 MISS:    2101268 MSHR_MERGE:     472268
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     335638 HIT:     242281 MISS:      93357 MSHR_MERGE:      40272
cpu0->cpu0_L1D WRITE        ACCESS:   13863994 HIT:   12135086 MISS:    1728908 MSHR_MERGE:    1148175
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1588 HIT:        143 MISS:       1445 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:     503607 ISSUED:     335638 USEFUL:      12644 USELESS:      33209
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12992350 HIT:   10706194 MISS:    2286156 MSHR_MERGE:    1156826
cpu0->cpu0_ITLB LOAD         ACCESS:   12992350 HIT:   10706194 MISS:    2286156 MSHR_MERGE:    1156826
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29050137 HIT:   27713914 MISS:    1336223 MSHR_MERGE:     343485
cpu0->cpu0_DTLB LOAD         ACCESS:   29050137 HIT:   27713914 MISS:    1336223 MSHR_MERGE:     343485
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.101 cycles
cpu0->LLC TOTAL        ACCESS:     665685 HIT:     654843 MISS:      10842 MSHR_MERGE:        275
cpu0->LLC LOAD         ACCESS:     557175 HIT:     549280 MISS:       7895 MSHR_MERGE:         37
cpu0->LLC RFO          ACCESS:      30292 HIT:      30272 MISS:         20 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      14221 HIT:      11545 MISS:       2676 MSHR_MERGE:        238
cpu0->LLC WRITE        ACCESS:      62983 HIT:      62975 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1014 HIT:        771 MISS:        243 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         28
  ROW_BUFFER_MISS:      10531
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:         13
  FULL:          0
Channel 0 REFRESHES ISSUED:       6796

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       550757       546520        54223          572
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           52           78           18
  STLB miss resolved @ L2C                0           31          205          235           29
  STLB miss resolved @ LLC                0           58          264          453           48
  STLB miss resolved @ MEM                0            0           67          162          101

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197434        59576      1578242       107311           18
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            6           10            8
  STLB miss resolved @ L2C                0            0            4            1            0
  STLB miss resolved @ LLC                0           10           37           56            8
  STLB miss resolved @ MEM                0            0           11           28           12
[2025-09-18 10:06:03] END   suite=qualcomm_srv trace=srv146_ap (rc=0)
