{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641866041997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641866041997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 11 02:54:01 2022 " "Processing started: Tue Jan 11 02:54:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641866041997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641866041997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicAnalyzer -c LogicAnalyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicAnalyzer -c LogicAnalyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641866041997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641866042337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641866042337 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "derf.v(72) " "Verilog HDL information at derf.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641866048936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "derf.v(159) " "Verilog HDL information at derf.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641866048936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "derf.v 11 11 " "Found 11 design units, including 11 entities, in source file derf.v" { { "Info" "ISGN_ENTITY_NAME" "1 derf " "Found entity 1: derf" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "2 TrigDly " "Found entity 2: TrigDly" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "3 Div5 " "Found entity 3: Div5" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "4 Div2 " "Found entity 4: Div2" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "5 Div16 " "Found entity 5: Div16" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "6 Div17 " "Found entity 6: Div17" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "7 Coountrst " "Found entity 7: Coountrst" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "8 BekleCount " "Found entity 8: BekleCount" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "9 BekleCount2 " "Found entity 9: BekleCount2" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "10 T_FFxx " "Found entity 10: T_FFxx" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""} { "Info" "ISGN_ENTITY_NAME" "11 counter " "Found entity 11: counter" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641866048936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866048951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vfdfv derf.v(42) " "Verilog HDL Implicit Net warning at derf.v(42): created implicit net for \"vfdfv\"" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mhz100 derf.v(46) " "Verilog HDL Implicit Net warning at derf.v(46): created implicit net for \"mhz100\"" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zxmzdd derf.v(220) " "Verilog HDL Implicit Net warning at derf.v(220): created implicit net for \"zxmzdd\"" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(42) " "Verilog HDL Instantiation warning at derf.v(42): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(43) " "Verilog HDL Instantiation warning at derf.v(43): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(50) " "Verilog HDL Instantiation warning at derf.v(50): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(51) " "Verilog HDL Instantiation warning at derf.v(51): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(52) " "Verilog HDL Instantiation warning at derf.v(52): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(53) " "Verilog HDL Instantiation warning at derf.v(53): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(54) " "Verilog HDL Instantiation warning at derf.v(54): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(55) " "Verilog HDL Instantiation warning at derf.v(55): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(56) " "Verilog HDL Instantiation warning at derf.v(56): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(57) " "Verilog HDL Instantiation warning at derf.v(57): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(58) " "Verilog HDL Instantiation warning at derf.v(58): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(59) " "Verilog HDL Instantiation warning at derf.v(59): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(60) " "Verilog HDL Instantiation warning at derf.v(60): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(61) " "Verilog HDL Instantiation warning at derf.v(61): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(62) " "Verilog HDL Instantiation warning at derf.v(62): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(63) " "Verilog HDL Instantiation warning at derf.v(63): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(64) " "Verilog HDL Instantiation warning at derf.v(64): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(65) " "Verilog HDL Instantiation warning at derf.v(65): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(66) " "Verilog HDL Instantiation warning at derf.v(66): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(67) " "Verilog HDL Instantiation warning at derf.v(67): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(68) " "Verilog HDL Instantiation warning at derf.v(68): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(174) " "Verilog HDL Instantiation warning at derf.v(174): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 174 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(176) " "Verilog HDL Instantiation warning at derf.v(176): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 176 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(178) " "Verilog HDL Instantiation warning at derf.v(178): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 178 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "derf.v(220) " "Verilog HDL Instantiation warning at derf.v(220): instance has no name" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 220 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1641866048951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "derf " "Elaborating entity \"derf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641866048998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 derf.v(187) " "Verilog HDL assignment warning at derf.v(187): truncated value with size 32 to match size of target (8)" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641866048998 "|derf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led derf.v(5) " "Output port \"led\" at derf.v(5) has no driver" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1641866048998 "|derf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:clk_inst " "Elaborating entity \"clk\" for hierarchy \"clk:clk_inst\"" {  } { { "derf.v" "clk_inst" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk:clk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk:clk_inst\|altpll:altpll_component\"" {  } { { "clk.v" "altpll_component" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk:clk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk:clk_inst\|altpll:altpll_component\"" {  } { { "clk.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk:clk_inst\|altpll:altpll_component " "Instantiated megafunction \"clk:clk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 50 " "Parameter \"clk0_multiply_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049045 ""}  } { { "clk.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641866049045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_altpll " "Found entity 1: clk_altpll" {  } { { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866049092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641866049092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_altpll clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated " "Elaborating entity \"clk_altpll\" for hierarchy \"clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/programme_windows/quartus_prime/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coountrst Coountrst:comb_6 " "Elaborating entity \"Coountrst\" for hierarchy \"Coountrst:comb_6\"" {  } { { "derf.v" "comb_6" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrigDly TrigDly:comb_8 " "Elaborating entity \"TrigDly\" for hierarchy \"TrigDly:comb_8\"" {  } { { "derf.v" "comb_8" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div2 Div2:comb_9 " "Elaborating entity \"Div2\" for hierarchy \"Div2:comb_9\"" {  } { { "derf.v" "comb_9" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div5 Div5:comb_11 " "Elaborating entity \"Div5\" for hierarchy \"Div5:comb_11\"" {  } { { "derf.v" "comb_11" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div16 Div16:comb_24 " "Elaborating entity \"Div16\" for hierarchy \"Div16:comb_24\"" {  } { { "derf.v" "comb_24" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div17 Div17:comb_26 " "Elaborating entity \"Div17\" for hierarchy \"Div17:comb_26\"" {  } { { "derf.v" "comb_26" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BekleCount BekleCount:comb_621 " "Elaborating entity \"BekleCount\" for hierarchy \"BekleCount:comb_621\"" {  } { { "derf.v" "comb_621" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BekleCount2 BekleCount2:comb_623 " "Elaborating entity \"BekleCount2\" for hierarchy \"BekleCount2:comb_623\"" {  } { { "derf.v" "comb_623" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FFxx T_FFxx:comb_624 " "Elaborating entity \"T_FFxx\" for hierarchy \"T_FFxx:comb_624\"" {  } { { "derf.v" "comb_624" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049107 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1641866049311 "|derf|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1641866049311 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uartmemo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uartmemo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 768 " "Parameter NUMWORDS_A set to 768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 768 " "Parameter NUMWORDS_B set to 768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/LogicAnalyzer.ram0_derf_323574.hdl.mif " "Parameter INIT_FILE set to db/LogicAnalyzer.ram0_derf_323574.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641866049482 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641866049482 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641866049482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:uartmemo_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:uartmemo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866049529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:uartmemo_rtl_0 " "Instantiated megafunction \"altsyncram:uartmemo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 768 " "Parameter \"NUMWORDS_A\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 768 " "Parameter \"NUMWORDS_B\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/LogicAnalyzer.ram0_derf_323574.hdl.mif " "Parameter \"INIT_FILE\" = \"db/LogicAnalyzer.ram0_derf_323574.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641866049529 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641866049529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jo1 " "Found entity 1: altsyncram_3jo1" {  } { { "db/altsyncram_3jo1.tdf" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/altsyncram_3jo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641866049576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641866049576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641866049857 "|derf|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641866049857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641866049967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/output_files/LogicAnalyzer.map.smsg " "Generated suppressed messages file G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/output_files/LogicAnalyzer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641866050451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641866050607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641866050607 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "HHj CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"HHj\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1641866050670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641866050716 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641866050716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641866050716 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641866050716 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1641866050716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641866050716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641866050763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 11 02:54:10 2022 " "Processing ended: Tue Jan 11 02:54:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641866050763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641866050763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641866050763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641866050763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641866051982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641866051982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 11 02:54:11 2022 " "Processing started: Tue Jan 11 02:54:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641866051982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641866051982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LogicAnalyzer -c LogicAnalyzer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LogicAnalyzer -c LogicAnalyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641866051982 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641866052076 ""}
{ "Info" "0" "" "Project  = LogicAnalyzer" {  } {  } 0 0 "Project  = LogicAnalyzer" 0 0 "Fitter" 0 0 1641866052076 ""}
{ "Info" "0" "" "Revision = LogicAnalyzer" {  } {  } 0 0 "Revision = LogicAnalyzer" 0 0 "Fitter" 0 0 1641866052076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641866052138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641866052138 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicAnalyzer 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"LogicAnalyzer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641866052154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641866052200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641866052200 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "HHj Cyclone 10 LP PLL " "Implemented PLL \"HHj\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "HHj 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for HHj port" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } } { "" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641866052232 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } } { "" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1641866052232 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] 50 3 0 0 " "Implementing clock multiplication of 50, clock division of 3, and phase shift of 0 degrees (0 ps) for clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641866052232 ""}  } { { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1641866052232 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "HHj " "The input clock frequency specification of PLL \"HHj\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "HHj 0 clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1 0 50.0 MHz 200.0 MHz " "Input port inclk\[0\] of PLL \"HHj\" and its source clk\[0\] (the output port of PLL \"clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 200.0 MHz respectively" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } } { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "g:/programme_windows/quartus_prime/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clk.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 104 0 0 } } { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 32 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1641866052325 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1641866052325 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641866052341 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641866052341 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641866052497 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641866052497 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641866052497 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641866052497 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641866052497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641866052497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641866052497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641866052497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programme_windows/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641866052497 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641866052497 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641866052497 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641866052513 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 16 " "No exact pin location assignment(s) for 2 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1641866052763 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] 50 3 0 0 " "Implementing clock multiplication of 50, clock division of 3, and phase shift of 0 degrees (0 ps) for clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641866052778 ""}  } { { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1641866052778 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "HHj Cyclone 10 LP PLL " "Implemented PLL \"HHj\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "HHj 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for HHj port" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } } { "" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641866052778 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } } { "" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1641866052778 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicAnalyzer.sdc " "Synopsys Design Constraints File file not found: 'LogicAnalyzer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641866052919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641866052919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641866052935 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866052935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: datac  to: combout " "Cell: Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866052935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~5  from: datac  to: combout " "Cell: Mux0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866052935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: datac  to: combout " "Cell: Mux0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866052935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_8\|Clockout  from: datac  to: combout " "Cell: comb_8\|Clockout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866052935 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1641866052935 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641866052935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641866052935 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: HHj\|clk\[1\] with master clock period: 4.999 found on PLL node: HHj\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: HHj\|clk\[1\] with master clock period: 4.999 found on PLL node: HHj\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1641866052935 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1641866052935 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641866052950 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HHj (placed in counter C0 of PLL_3) " "Automatically promoted node HHj (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div17:comb_26\|Clockout  " "Automatically promoted node Div17:comb_26\|Clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smptm\[5\] " "Destination node smptm\[5\]" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smptm\[0\] " "Destination node smptm\[0\]" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smptm\[1\] " "Destination node smptm\[1\]" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smptm\[2\] " "Destination node smptm\[2\]" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smptm\[3\] " "Destination node smptm\[3\]" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "smptm\[4\] " "Destination node smptm\[4\]" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uarttxbsl " "Destination node uarttxbsl" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkmmc " "Destination node clkmmc" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkoutN~0 " "Destination node clkoutN~0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "databas " "Destination node databas" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkmmc " "Destination node clkmmc" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div16:comb_24\|SS\[2\]  " "Automatically promoted node Div16:comb_24\|SS\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div16:comb_24\|SS\[2\]~0 " "Destination node Div16:comb_24\|SS\[2\]~0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uarterr\[0\] " "Destination node uarterr\[0\]" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartrxbs~0 " "Destination node uartrxbs~0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartrxbs~1 " "Destination node uartrxbs~1" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uarterr\[2\]~1 " "Destination node uarterr\[2\]~1" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div16:comb_24\|SS\[3\]~2 " "Destination node Div16:comb_24\|SS\[3\]~2" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkmmc  " "Automatically promoted node clkmmc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div5:comb_13\|Clockout  " "Automatically promoted node Div5:comb_13\|Clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~3 " "Destination node Mux0~3" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 287 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div16:comb_25\|SS\[3\]  " "Automatically promoted node Div16:comb_25\|SS\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div16:comb_25\|SS\[3\]~0 " "Destination node Div16:comb_25\|SS\[3\]~0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div16:comb_24\|SS\[3\]  " "Automatically promoted node Div16:comb_24\|SS\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div16:comb_24\|SS\[3\]~2 " "Destination node Div16:comb_24\|SS\[3\]~2" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div2:comb_15\|Clockout  " "Automatically promoted node Div2:comb_15\|Clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_16\|Clockout " "Destination node Div2:comb_16\|Clockout" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~4 " "Destination node Mux0~4" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_15\|Clockout~0 " "Destination node Div2:comb_15\|Clockout~0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div2:comb_18\|Clockout  " "Automatically promoted node Div2:comb_18\|Clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_19\|Clockout " "Destination node Div2:comb_19\|Clockout" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~5 " "Destination node Mux0~5" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_18\|Clockout~0 " "Destination node Div2:comb_18\|Clockout~0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div2:comb_23\|Clockout  " "Automatically promoted node Div2:comb_23\|Clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~11 " "Destination node Mux0~11" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_23\|Clockout~0 " "Destination node Div2:comb_23\|Clockout~0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div2:comb_9\|Clockout  " "Automatically promoted node Div2:comb_9\|Clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_10\|Clockout " "Destination node Div2:comb_10\|Clockout" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~11 " "Destination node Mux0~11" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~12 " "Destination node Mux0~12" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~13 " "Destination node Mux0~13" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~14 " "Destination node Mux0~14" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~1 " "Destination node Mux0~1" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_9\|Clockout~0 " "Destination node Div2:comb_9\|Clockout~0" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div5:comb_11\|Clockout  " "Automatically promoted node Div5:comb_11\|Clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_12\|Clockout " "Destination node Div2:comb_12\|Clockout" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~2 " "Destination node Mux0~2" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 287 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div5:comb_20\|Clockout  " "Automatically promoted node Div5:comb_20\|Clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div2:comb_21\|Clockout " "Destination node Div2:comb_21\|Clockout" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~6 " "Destination node Mux0~6" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641866052982 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641866052982 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 287 -1 0 } } { "temporary_test_loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641866052982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641866053247 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641866053247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641866053247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641866053247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641866053247 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641866053247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641866053247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641866053247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641866053388 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641866053388 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641866053388 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1641866053388 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1641866053388 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1641866053388 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 8 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641866053388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641866053388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 19 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641866053388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641866053388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641866053388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 8 5 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641866053388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641866053388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641866053388 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1641866053388 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1641866053388 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "HHj 0 " "PLL \"HHj\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] HHj driven by clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"HHj\" is driven by clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node clk:clk_inst\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } } { "db/clk_altpll.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/db/clk_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "g:/programme_windows/quartus_prime/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clk.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/clk.v" 104 0 0 } } { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 32 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1641866053403 ""}  } { { "derf.v" "" { Text "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/derf.v" 46 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1641866053403 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641866053419 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641866053435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641866054050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641866054331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641866054347 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641866057034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641866057034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641866057315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641866060554 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641866060554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641866062304 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641866062304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641866062304 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.67 " "Total time spent on timing analysis during the Fitter is 4.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641866062413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641866062429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641866062554 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641866062554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641866062741 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641866063147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/output_files/LogicAnalyzer.fit.smsg " "Generated suppressed messages file G:/00_FGPA/INTEL_Cyclone10_CYC1000/p6_Logic_Analyzer/output_files/LogicAnalyzer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641866063413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5476 " "Peak virtual memory: 5476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641866063888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 11 02:54:23 2022 " "Processing ended: Tue Jan 11 02:54:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641866063888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641866063888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641866063888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641866063888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641866064997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641866064997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 11 02:54:24 2022 " "Processing started: Tue Jan 11 02:54:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641866064997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641866064997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicAnalyzer -c LogicAnalyzer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicAnalyzer -c LogicAnalyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641866064997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641866065215 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1641866065715 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641866065747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641866065950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 11 02:54:25 2022 " "Processing ended: Tue Jan 11 02:54:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641866065950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641866065950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641866065950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641866065950 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641866066637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641866067168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641866067168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 11 02:54:26 2022 " "Processing started: Tue Jan 11 02:54:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641866067168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1641866067168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LogicAnalyzer -c LogicAnalyzer " "Command: quartus_sta LogicAnalyzer -c LogicAnalyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1641866067168 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1641866067262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1641866067434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1641866067434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicAnalyzer.sdc " "Synopsys Design Constraints File file not found: 'LogicAnalyzer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1641866067684 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067684 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name freq_in freq_in " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name freq_in freq_in" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{HHj\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{HHj\|clk\[1\]\} \{HHj\|clk\[1\]\} " "create_generated_clock -source \{HHj\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{HHj\|clk\[1\]\} \{HHj\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 50 -duty_cycle 50.00 -name \{clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 50 -duty_cycle 50.00 -name \{clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641866067684 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067684 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div17:comb_26\|Clockout Div17:comb_26\|Clockout " "create_clock -period 1.000 -name Div17:comb_26\|Clockout Div17:comb_26\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div2:comb_23\|Clockout Div2:comb_23\|Clockout " "create_clock -period 1.000 -name Div2:comb_23\|Clockout Div2:comb_23\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div5:comb_22\|Clockout Div5:comb_22\|Clockout " "create_clock -period 1.000 -name Div5:comb_22\|Clockout Div5:comb_22\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div5:comb_20\|Clockout Div5:comb_20\|Clockout " "create_clock -period 1.000 -name Div5:comb_20\|Clockout Div5:comb_20\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div2:comb_18\|Clockout Div2:comb_18\|Clockout " "create_clock -period 1.000 -name Div2:comb_18\|Clockout Div2:comb_18\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div5:comb_17\|Clockout Div5:comb_17\|Clockout " "create_clock -period 1.000 -name Div5:comb_17\|Clockout Div5:comb_17\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div2:comb_15\|Clockout Div2:comb_15\|Clockout " "create_clock -period 1.000 -name Div2:comb_15\|Clockout Div2:comb_15\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div2:comb_14\|Clockout Div2:comb_14\|Clockout " "create_clock -period 1.000 -name Div2:comb_14\|Clockout Div2:comb_14\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div5:comb_13\|Clockout Div5:comb_13\|Clockout " "create_clock -period 1.000 -name Div5:comb_13\|Clockout Div5:comb_13\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div5:comb_11\|Clockout Div5:comb_11\|Clockout " "create_clock -period 1.000 -name Div5:comb_11\|Clockout Div5:comb_11\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div2:comb_9\|Clockout Div2:comb_9\|Clockout " "create_clock -period 1.000 -name Div2:comb_9\|Clockout Div2:comb_9\|Clockout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div16:comb_25\|SS\[3\] Div16:comb_25\|SS\[3\] " "create_clock -period 1.000 -name Div16:comb_25\|SS\[3\] Div16:comb_25\|SS\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BekleCount2:comb_623\|out BekleCount2:comb_623\|out " "create_clock -period 1.000 -name BekleCount2:comb_623\|out BekleCount2:comb_623\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div16:comb_24\|SS\[2\] Div16:comb_24\|SS\[2\] " "create_clock -period 1.000 -name Div16:comb_24\|SS\[2\] Div16:comb_24\|SS\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div16:comb_24\|SS\[3\] Div16:comb_24\|SS\[3\] " "create_clock -period 1.000 -name Div16:comb_24\|SS\[3\] Div16:comb_24\|SS\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hazir hazir " "create_clock -period 1.000 -name hazir hazir" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641866067684 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641866067684 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866067699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataa  to: combout " "Cell: Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866067699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~5  from: dataa  to: combout " "Cell: Mux0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866067699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: datab  to: combout " "Cell: Mux0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866067699 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_8\|Clockout  from: datac  to: combout " "Cell: comb_8\|Clockout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866067699 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641866067699 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1641866067699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641866067715 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: HHj\|clk\[1\] with master clock period: 4.999 found on PLL node: HHj\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: HHj\|clk\[1\] with master clock period: 4.999 found on PLL node: HHj\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1641866067715 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641866067715 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1641866067715 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1641866067730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641866067777 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641866067777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.950 " "Worst-case setup slack is -13.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.950            -400.445 HHj\|clk\[1\]  " "  -13.950            -400.445 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.683            -359.802 Div2:comb_9\|Clockout  " "  -12.683            -359.802 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.014            -425.518 Div17:comb_26\|Clockout  " "  -12.014            -425.518 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.764            -296.749 Div5:comb_22\|Clockout  " "  -10.764            -296.749 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.575            -290.639 Div5:comb_17\|Clockout  " "  -10.575            -290.639 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.404            -287.779 Div2:comb_18\|Clockout  " "  -10.404            -287.779 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.220            -279.215 Div2:comb_14\|Clockout  " "  -10.220            -279.215 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.049            -286.138 Div2:comb_23\|Clockout  " "  -10.049            -286.138 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.966            -272.681 Div5:comb_11\|Clockout  " "   -9.966            -272.681 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.714            -265.442 Div2:comb_15\|Clockout  " "   -9.714            -265.442 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.446            -256.946 Div5:comb_20\|Clockout  " "   -9.446            -256.946 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.402            -263.083 Div5:comb_13\|Clockout  " "   -9.402            -263.083 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.136             -30.366 Div16:comb_24\|SS\[2\]  " "   -4.136             -30.366 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059              -2.525 Div16:comb_24\|SS\[3\]  " "   -2.059              -2.525 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772              -2.279 Div16:comb_25\|SS\[3\]  " "   -0.772              -2.279 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.058 " "Worst-case hold slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.058 Div5:comb_20\|Clockout  " "   -0.058              -0.058 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.044 Div5:comb_13\|Clockout  " "   -0.044              -0.044 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 Div2:comb_9\|Clockout  " "    0.122               0.000 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 Div2:comb_15\|Clockout  " "    0.204               0.000 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Div5:comb_11\|Clockout  " "    0.394               0.000 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 Div2:comb_18\|Clockout  " "    0.435               0.000 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Div16:comb_25\|SS\[3\]  " "    0.453               0.000 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Div16:comb_24\|SS\[3\]  " "    0.454               0.000 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Div17:comb_26\|Clockout  " "    0.454               0.000 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Div16:comb_24\|SS\[2\]  " "    0.455               0.000 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Div2:comb_23\|Clockout  " "    0.455               0.000 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 HHj\|clk\[1\]  " "    0.494               0.000 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 Div2:comb_14\|Clockout  " "    0.653               0.000 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 Div5:comb_17\|Clockout  " "    0.734               0.000 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 Div5:comb_22\|Clockout  " "    0.811               0.000 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.599 " "Worst-case recovery slack is -7.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.599             -37.995 Div16:comb_25\|SS\[3\]  " "   -7.599             -37.995 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.177              -7.177 BekleCount2:comb_623\|out  " "   -7.177              -7.177 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220              -3.220 hazir  " "   -3.220              -3.220 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.458             -18.886 Div16:comb_24\|SS\[2\]  " "   -1.458             -18.886 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.981 " "Worst-case removal slack is 0.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 Div16:comb_24\|SS\[2\]  " "    0.981               0.000 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009               0.000 Div16:comb_25\|SS\[3\]  " "    2.009               0.000 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.465               0.000 hazir  " "    3.465               0.000 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.606               0.000 BekleCount2:comb_623\|out  " "    3.606               0.000 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444            -633.512 Div2:comb_9\|Clockout  " "   -3.444            -633.512 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -84.718 Div5:comb_13\|Clockout  " "   -3.444             -84.718 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -83.292 Div2:comb_15\|Clockout  " "   -3.444             -83.292 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -82.864 Div2:comb_18\|Clockout  " "   -3.444             -82.864 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -81.664 Div5:comb_20\|Clockout  " "   -3.444             -81.664 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -81.416 Div5:comb_11\|Clockout  " "   -3.444             -81.416 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -79.705 Div2:comb_23\|Clockout  " "   -3.444             -79.705 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -74.468 Div2:comb_14\|Clockout  " "   -3.444             -74.468 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -74.468 Div5:comb_17\|Clockout  " "   -3.444             -74.468 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -74.468 Div5:comb_22\|Clockout  " "   -3.444             -74.468 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -195.932 Div17:comb_26\|Clockout  " "   -3.201            -195.932 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945             -10.455 HHj\|clk\[1\]  " "   -1.945             -10.455 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 Div16:comb_24\|SS\[2\]  " "   -1.487             -22.305 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 Div16:comb_25\|SS\[3\]  " "   -1.487              -7.435 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Div16:comb_24\|SS\[3\]  " "   -1.487              -5.948 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 BekleCount2:comb_623\|out  " "   -1.487              -1.487 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 hazir  " "   -1.487              -1.487 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.464               0.000 clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.464               0.000 clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.594               0.000 freq_in  " "   41.594               0.000 freq_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866067840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866067840 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641866068496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1641866068511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1641866068721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866068814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataa  to: combout " "Cell: Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866068814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~5  from: dataa  to: combout " "Cell: Mux0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866068814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: datab  to: combout " "Cell: Mux0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866068814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_8\|Clockout  from: datac  to: combout " "Cell: comb_8\|Clockout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866068814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641866068814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641866068830 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: HHj\|clk\[1\] with master clock period: 4.999 found on PLL node: HHj\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: HHj\|clk\[1\] with master clock period: 4.999 found on PLL node: HHj\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1641866068830 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641866068830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641866068877 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641866068877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.057 " "Worst-case setup slack is -13.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.057            -375.072 HHj\|clk\[1\]  " "  -13.057            -375.072 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.021            -341.750 Div2:comb_9\|Clockout  " "  -12.021            -341.750 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.549            -391.471 Div17:comb_26\|Clockout  " "  -11.549            -391.471 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.219            -282.833 Div5:comb_22\|Clockout  " "  -10.219            -282.833 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.033            -276.814 Div5:comb_17\|Clockout  " "  -10.033            -276.814 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.878            -274.078 Div2:comb_18\|Clockout  " "   -9.878            -274.078 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.705            -266.253 Div2:comb_14\|Clockout  " "   -9.705            -266.253 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.619            -275.039 Div2:comb_23\|Clockout  " "   -9.619            -275.039 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.464            -259.684 Div5:comb_11\|Clockout  " "   -9.464            -259.684 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.205            -252.317 Div2:comb_15\|Clockout  " "   -9.205            -252.317 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.989            -245.472 Div5:comb_20\|Clockout  " "   -8.989            -245.472 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.893            -248.808 Div5:comb_13\|Clockout  " "   -8.893            -248.808 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.720             -26.589 Div16:comb_24\|SS\[2\]  " "   -3.720             -26.589 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.874              -2.126 Div16:comb_24\|SS\[3\]  " "   -1.874              -2.126 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595              -1.553 Div16:comb_25\|SS\[3\]  " "   -0.595              -1.553 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866068893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.266 " "Worst-case hold slack is -0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -0.266 Div5:comb_13\|Clockout  " "   -0.266              -0.266 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -0.258 Div5:comb_20\|Clockout  " "   -0.258              -0.258 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 Div2:comb_9\|Clockout  " "   -0.024              -0.024 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.016 Div2:comb_15\|Clockout  " "   -0.016              -0.016 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 Div5:comb_11\|Clockout  " "    0.177               0.000 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 Div2:comb_18\|Clockout  " "    0.385               0.000 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Div16:comb_25\|SS\[3\]  " "    0.402               0.000 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Div2:comb_23\|Clockout  " "    0.402               0.000 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Div16:comb_24\|SS\[2\]  " "    0.403               0.000 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Div16:comb_24\|SS\[3\]  " "    0.403               0.000 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Div17:comb_26\|Clockout  " "    0.403               0.000 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 HHj\|clk\[1\]  " "    0.441               0.000 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 Div2:comb_14\|Clockout  " "    0.569               0.000 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 Div5:comb_17\|Clockout  " "    0.698               0.000 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 Div5:comb_22\|Clockout  " "    0.753               0.000 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866068908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.202 " "Worst-case recovery slack is -7.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.202             -36.010 Div16:comb_25\|SS\[3\]  " "   -7.202             -36.010 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.682              -6.682 BekleCount2:comb_623\|out  " "   -6.682              -6.682 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015              -3.015 hazir  " "   -3.015              -3.015 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427             -18.266 Div16:comb_24\|SS\[2\]  " "   -1.427             -18.266 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866068924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.882 " "Worst-case removal slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 Div16:comb_24\|SS\[2\]  " "    0.882               0.000 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.885               0.000 Div16:comb_25\|SS\[3\]  " "    1.885               0.000 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.137               0.000 hazir  " "    3.137               0.000 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.447               0.000 BekleCount2:comb_623\|out  " "    3.447               0.000 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866068955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444            -592.571 Div2:comb_9\|Clockout  " "   -3.444            -592.571 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -97.113 Div5:comb_13\|Clockout  " "   -3.444             -97.113 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -93.715 Div2:comb_15\|Clockout  " "   -3.444             -93.715 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -89.085 Div5:comb_20\|Clockout  " "   -3.444             -89.085 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -87.710 Div2:comb_18\|Clockout  " "   -3.444             -87.710 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -85.960 Div5:comb_11\|Clockout  " "   -3.444             -85.960 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -83.449 Div2:comb_23\|Clockout  " "   -3.444             -83.449 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -75.558 Div5:comb_17\|Clockout  " "   -3.444             -75.558 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -75.138 Div5:comb_22\|Clockout  " "   -3.444             -75.138 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -74.468 Div2:comb_14\|Clockout  " "   -3.444             -74.468 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -196.227 Div17:comb_26\|Clockout  " "   -3.201            -196.227 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945             -10.455 HHj\|clk\[1\]  " "   -1.945             -10.455 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 Div16:comb_24\|SS\[2\]  " "   -1.487             -22.305 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 Div16:comb_25\|SS\[3\]  " "   -1.487              -7.435 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Div16:comb_24\|SS\[3\]  " "   -1.487              -5.948 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 BekleCount2:comb_623\|out  " "   -1.487              -1.487 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 hazir  " "   -1.487              -1.487 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.464               0.000 clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.464               0.000 clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.604               0.000 freq_in  " "   41.604               0.000 freq_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866068971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866068971 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641866069814 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866069939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataa  to: combout " "Cell: Mux0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866069939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~5  from: dataa  to: combout " "Cell: Mux0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866069939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: datab  to: combout " "Cell: Mux0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866069939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_8\|Clockout  from: datac  to: combout " "Cell: comb_8\|Clockout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1641866069939 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1641866069939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641866069955 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: HHj\|clk\[1\] with master clock period: 4.999 found on PLL node: HHj\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: HHj\|clk\[1\] with master clock period: 4.999 found on PLL node: HHj\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1641866069955 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641866069955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641866069970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641866069970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.615 " "Worst-case setup slack is -6.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.615            -190.064 HHj\|clk\[1\]  " "   -6.615            -190.064 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.224            -144.253 Div2:comb_9\|Clockout  " "   -5.224            -144.253 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.997            -113.348 Div17:comb_26\|Clockout  " "   -4.997            -113.348 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.445            -119.333 Div5:comb_22\|Clockout  " "   -4.445            -119.333 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.372            -116.989 Div5:comb_17\|Clockout  " "   -4.372            -116.989 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.297            -114.589 Div2:comb_18\|Clockout  " "   -4.297            -114.589 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.234            -112.573 Div2:comb_14\|Clockout  " "   -4.234            -112.573 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.120            -108.925 Div5:comb_11\|Clockout  " "   -4.120            -108.925 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.074            -113.001 Div2:comb_23\|Clockout  " "   -4.074            -113.001 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.050            -106.685 Div2:comb_15\|Clockout  " "   -4.050            -106.685 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.921            -102.557 Div5:comb_20\|Clockout  " "   -3.921            -102.557 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.859            -102.239 Div5:comb_13\|Clockout  " "   -3.859            -102.239 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330              -7.757 Div16:comb_24\|SS\[2\]  " "   -1.330              -7.757 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683              -0.683 Div16:comb_24\|SS\[3\]  " "   -0.683              -0.683 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 Div16:comb_25\|SS\[3\]  " "    0.229               0.000 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866069986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866069986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 Div5:comb_13\|Clockout  " "    0.149               0.000 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 Div2:comb_9\|Clockout  " "    0.157               0.000 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 Div2:comb_15\|Clockout  " "    0.178               0.000 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 Div5:comb_20\|Clockout  " "    0.178               0.000 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 Div2:comb_18\|Clockout  " "    0.179               0.000 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Div17:comb_26\|Clockout  " "    0.186               0.000 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Div2:comb_23\|Clockout  " "    0.186               0.000 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Div16:comb_24\|SS\[2\]  " "    0.187               0.000 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Div16:comb_24\|SS\[3\]  " "    0.187               0.000 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Div5:comb_11\|Clockout  " "    0.187               0.000 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 Div16:comb_25\|SS\[3\]  " "    0.188               0.000 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 HHj\|clk\[1\]  " "    0.206               0.000 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 Div2:comb_14\|Clockout  " "    0.243               0.000 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 Div5:comb_17\|Clockout  " "    0.267               0.000 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 Div5:comb_22\|Clockout  " "    0.316               0.000 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866070002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.702 " "Worst-case recovery slack is -2.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702             -13.510 Div16:comb_25\|SS\[3\]  " "   -2.702             -13.510 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.632              -2.632 BekleCount2:comb_623\|out  " "   -2.632              -2.632 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936              -0.936 hazir  " "   -0.936              -0.936 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.757 Div16:comb_24\|SS\[2\]  " "   -0.123              -0.757 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866070033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 Div16:comb_24\|SS\[2\]  " "    0.408               0.000 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 Div16:comb_25\|SS\[3\]  " "    0.734               0.000 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.330               0.000 BekleCount2:comb_623\|out  " "    1.330               0.000 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.522               0.000 hazir  " "    1.522               0.000 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866070049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -244.694 Div2:comb_9\|Clockout  " "   -3.000            -244.694 Div2:comb_9\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.820 Div5:comb_13\|Clockout  " "   -3.000             -53.820 Div5:comb_13\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.192 Div2:comb_18\|Clockout  " "   -3.000             -50.192 Div2:comb_18\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.186 Div5:comb_20\|Clockout  " "   -3.000             -50.186 Div5:comb_20\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.155 Div2:comb_15\|Clockout  " "   -3.000             -50.155 Div2:comb_15\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.939 Div5:comb_11\|Clockout  " "   -3.000             -49.939 Div5:comb_11\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.652 Div2:comb_23\|Clockout  " "   -3.000             -48.652 Div2:comb_23\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.000 Div2:comb_14\|Clockout  " "   -3.000             -45.000 Div2:comb_14\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.000 Div5:comb_17\|Clockout  " "   -3.000             -45.000 Div5:comb_17\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.000 Div5:comb_22\|Clockout  " "   -3.000             -45.000 Div5:comb_22\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501              -1.501 HHj\|clk\[1\]  " "   -1.501              -1.501 HHj\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -126.000 Div17:comb_26\|Clockout  " "   -1.000            -126.000 Div17:comb_26\|Clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 Div16:comb_24\|SS\[2\]  " "   -1.000             -15.000 Div16:comb_24\|SS\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Div16:comb_25\|SS\[3\]  " "   -1.000              -5.000 Div16:comb_25\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Div16:comb_24\|SS\[3\]  " "   -1.000              -4.000 Div16:comb_24\|SS\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 BekleCount2:comb_623\|out  " "   -1.000              -1.000 BekleCount2:comb_623\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 hazir  " "   -1.000              -1.000 hazir " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.482               0.000 clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.482               0.000 clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.252               0.000 freq_in  " "   41.252               0.000 freq_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641866070064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641866070064 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641866071517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641866071517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641866071783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 11 02:54:31 2022 " "Processing ended: Tue Jan 11 02:54:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641866071783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641866071783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641866071783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1641866071783 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1641866072657 ""}
