             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 0, tick tcEUSL (cycle: 0, phase: E, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 1, tick tcERS1 (cycle: 0, phase: E, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 2, tick tcERSX (cycle: 0, phase: E, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 3, tick tcERS0 (cycle: 0, phase: E, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 4, tick tcELSL (cycle: 0, phase: E, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 5, tick tcEUEL (cycle: 0, phase: E, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 6, tick tcESE0 (cycle: 0, phase: E, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 7, tick tcESEX (cycle: 0, phase: E, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...#...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 8, tick tcESE1 (cycle: 0, phase: E, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...#...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 9, tick tcELEL (cycle: 0, phase: E, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 10, tick tcSUWL (cycle: 0, phase: S, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 11, tick tcSRW1 (cycle: 0, phase: S, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 12, tick tcSRWX (cycle: 0, phase: S, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 13, tick tcSRW0 (cycle: 0, phase: S, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 14, tick tcSLWL (cycle: 0, phase: S, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 15, tick tcSUSL (cycle: 0, phase: S, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...v...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...v...v...|........ 21
22 .......|...^... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 16, tick tcSSS0 (cycle: 0, phase: S, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 17, tick tcSSSX (cycle: 0, phase: S, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|.......>...|...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......|...v...|........  7
 8 0----^-^^----#-v---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--v-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...#...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 18, tick tcSSS1 (cycle: 0, phase: S, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 19, tick tcSLSL (cycle: 0, phase: S, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 20, tick tcDUWL (cycle: 0, phase: D, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 21, tick tcDRW1 (cycle: 0, phase: D, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 22, tick tcDRWX (cycle: 0, phase: D, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 23, tick tcDRW0 (cycle: 0, phase: D, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 24, tick tcDLWL (cycle: 0, phase: D, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 25, tick tcDUSL (cycle: 0, phase: D, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 26, tick tcDSS0 (cycle: 0, phase: D, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 27, tick tcDSSX (cycle: 0, phase: D, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 28, tick tcDSS1 (cycle: 0, phase: D, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 29, tick tcDLSL (cycle: 0, phase: D, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 30, tick tcWUNL (cycle: 0, phase: W, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 31, tick TickPerCycle(?) (cycle: 0, phase: W, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 32, tick tcWRNX (cycle: 0, phase: W, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 33, tick tcWRN0 (cycle: 0, phase: W, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 34, tick tcWLNL (cycle: 0, phase: W, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 35, tick tcWUWL (cycle: 0, phase: W, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 36, tick tcWSW0 (cycle: 0, phase: W, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 37, tick tcWSWX (cycle: 0, phase: W, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 38, tick tcWSW1 (cycle: 0, phase: W, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 39, tick tcWLWL (cycle: 0, phase: W, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 40, tick tcNUEL (cycle: 0, phase: N, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 41, tick tcNRE1 (cycle: 0, phase: N, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 42, tick tcNREX (cycle: 0, phase: N, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 43, tick tcNRE0 (cycle: 0, phase: N, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 44, tick tcNLEL (cycle: 0, phase: N, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 45, tick tcNUNL (cycle: 0, phase: N, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 46, tick tcNSN0 (cycle: 0, phase: N, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 47, tick tcNSNX (cycle: 0, phase: N, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-^-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 48, tick tcNSN1 (cycle: 0, phase: N, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 49, tick tcNLNL (cycle: 0, phase: N, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 50, tick tcUUEL (cycle: 0, phase: U, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 51, tick tcURE1 (cycle: 0, phase: U, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 52, tick tcUREX (cycle: 0, phase: U, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 53, tick tcURE0 (cycle: 0, phase: U, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 54, tick tcULEL (cycle: 0, phase: U, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 55, tick tcUUNL (cycle: 0, phase: U, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 56, tick tcUSN0 (cycle: 0, phase: U, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 57, tick tcUSNX (cycle: 0, phase: U, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 58, tick tcUSN1 (cycle: 0, phase: U, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 59, tick tcULNL (cycle: 0, phase: U, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 60, tick tcEUSL (cycle: 1, phase: E, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 61, tick tcERS1 (cycle: 1, phase: E, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ...>...^........  1
 2 .......|....... ...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......>...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--v--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#v---|-----------O 16
17 .......^...|...|...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...#...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...|...v...|........ 21
22 .......|...<...|... ...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 62, tick tcERSX (cycle: 1, phase: E, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ...>...^........  1
 2 .......|.......>...|...|........  2
 3 .......|.......|...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......|...v...|........  6
 7 .......|.......v...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...#...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...|...v...|........ 21
22 .......|...<...0... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 63, tick tcERS0 (cycle: 1, phase: E, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 64, tick tcELSL (cycle: 1, phase: E, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 65, tick tcEUEL (cycle: 1, phase: E, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 66, tick tcESE0 (cycle: 1, phase: E, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 67, tick tcESEX (cycle: 1, phase: E, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 X-----^-^^-1---|---|#-X|........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 68, tick tcESE1 (cycle: 1, phase: E, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 69, tick tcELEL (cycle: 1, phase: E, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 70, tick tcSUWL (cycle: 1, phase: S, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 71, tick tcSRW1 (cycle: 1, phase: S, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 72, tick tcSRWX (cycle: 1, phase: S, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 73, tick tcSRW0 (cycle: 1, phase: S, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 74, tick tcSLWL (cycle: 1, phase: S, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 75, tick tcSUSL (cycle: 1, phase: S, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 76, tick tcSSS0 (cycle: 1, phase: S, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 77, tick tcSSSX (cycle: 1, phase: S, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|.......>...|...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......|...v...|........  7
 8 0----^-^^----#-v---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--v-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...#...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 78, tick tcSSS1 (cycle: 1, phase: S, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 79, tick tcSLSL (cycle: 1, phase: S, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 80, tick tcDUWL (cycle: 1, phase: D, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 81, tick tcDRW1 (cycle: 1, phase: D, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 82, tick tcDRWX (cycle: 1, phase: D, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 83, tick tcDRW0 (cycle: 1, phase: D, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 84, tick tcDLWL (cycle: 1, phase: D, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 85, tick tcDUSL (cycle: 1, phase: D, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 86, tick tcDSS0 (cycle: 1, phase: D, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 87, tick tcDSSX (cycle: 1, phase: D, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 88, tick tcDSS1 (cycle: 1, phase: D, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 89, tick tcDLSL (cycle: 1, phase: D, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 90, tick tcWUNL (cycle: 1, phase: W, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^1---|---|-#-1........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 91, tick TickPerCycle(?) (cycle: 1, phase: W, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <^--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 92, tick tcWRNX (cycle: 1, phase: W, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^#>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 93, tick tcWRN0 (cycle: 1, phase: W, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 94, tick tcWLNL (cycle: 1, phase: W, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 95, tick tcWUWL (cycle: 1, phase: W, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 96, tick tcWSW0 (cycle: 1, phase: W, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 97, tick tcWSWX (cycle: 1, phase: W, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 98, tick tcWSW1 (cycle: 1, phase: W, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 99, tick tcWLWL (cycle: 1, phase: W, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 100, tick tcNUEL (cycle: 1, phase: N, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 101, tick tcNRE1 (cycle: 1, phase: N, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 X-----^-^^-----|---|#-X|........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 102, tick tcNREX (cycle: 1, phase: N, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 103, tick tcNRE0 (cycle: 1, phase: N, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 104, tick tcNLEL (cycle: 1, phase: N, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 105, tick tcNUNL (cycle: 1, phase: N, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 106, tick tcNSN0 (cycle: 1, phase: N, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 107, tick tcNSNX (cycle: 1, phase: N, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-^-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 108, tick tcNSN1 (cycle: 1, phase: N, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 109, tick tcNLNL (cycle: 1, phase: N, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 110, tick tcUUEL (cycle: 1, phase: U, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 111, tick tcURE1 (cycle: 1, phase: U, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 112, tick tcUREX (cycle: 1, phase: U, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 113, tick tcURE0 (cycle: 1, phase: U, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 114, tick tcULEL (cycle: 1, phase: U, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 115, tick tcUUNL (cycle: 1, phase: U, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 116, tick tcUSN0 (cycle: 1, phase: U, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 117, tick tcUSNX (cycle: 1, phase: U, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 118, tick tcUSN1 (cycle: 1, phase: U, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 119, tick tcULNL (cycle: 1, phase: U, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 120, tick tcEUSL (cycle: 2, phase: E, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 121, tick tcERS1 (cycle: 2, phase: E, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ...>...^........  1
 2 .......|....... ...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......>...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--v--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#v---|-----------O 16
17 .......^...|...|...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...#...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...|...v...|........ 21
22 .......|...<...|... ...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 122, tick tcERSX (cycle: 2, phase: E, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ...>...^........  1
 2 .......|.......>...|...|........  2
 3 .......|.......|...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......|...v...|........  6
 7 .......|.......v...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...#...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...|...v...|........ 21
22 .......|...<...0... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 123, tick tcERS0 (cycle: 2, phase: E, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 124, tick tcELSL (cycle: 2, phase: E, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 125, tick tcEUEL (cycle: 2, phase: E, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 126, tick tcESE0 (cycle: 2, phase: E, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 127, tick tcESEX (cycle: 2, phase: E, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 128, tick tcESE1 (cycle: 2, phase: E, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 129, tick tcELEL (cycle: 2, phase: E, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 130, tick tcSUWL (cycle: 2, phase: S, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 131, tick tcSRW1 (cycle: 2, phase: S, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 132, tick tcSRWX (cycle: 2, phase: S, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 133, tick tcSRW0 (cycle: 2, phase: S, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 134, tick tcSLWL (cycle: 2, phase: S, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 135, tick tcSUSL (cycle: 2, phase: S, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 136, tick tcSSS0 (cycle: 2, phase: S, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 137, tick tcSSSX (cycle: 2, phase: S, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|.......>...|...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......|...v...|........  7
 8 0----^-^^----#-v---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--v-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...#...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 138, tick tcSSS1 (cycle: 2, phase: S, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 139, tick tcSLSL (cycle: 2, phase: S, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 140, tick tcDUWL (cycle: 2, phase: D, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 141, tick tcDRW1 (cycle: 2, phase: D, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 142, tick tcDRWX (cycle: 2, phase: D, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 143, tick tcDRW0 (cycle: 2, phase: D, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 144, tick tcDLWL (cycle: 2, phase: D, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 145, tick tcDUSL (cycle: 2, phase: D, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 146, tick tcDSS0 (cycle: 2, phase: D, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 147, tick tcDSSX (cycle: 2, phase: D, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 148, tick tcDSS1 (cycle: 2, phase: D, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 149, tick tcDLSL (cycle: 2, phase: D, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 150, tick tcWUNL (cycle: 2, phase: W, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 151, tick TickPerCycle(?) (cycle: 2, phase: W, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <^--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 152, tick tcWRNX (cycle: 2, phase: W, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^#>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 153, tick tcWRN0 (cycle: 2, phase: W, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 154, tick tcWLNL (cycle: 2, phase: W, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 155, tick tcWUWL (cycle: 2, phase: W, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 156, tick tcWSW0 (cycle: 2, phase: W, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 157, tick tcWSWX (cycle: 2, phase: W, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 158, tick tcWSW1 (cycle: 2, phase: W, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 159, tick tcWLWL (cycle: 2, phase: W, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 160, tick tcNUEL (cycle: 2, phase: N, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 161, tick tcNRE1 (cycle: 2, phase: N, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 162, tick tcNREX (cycle: 2, phase: N, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 163, tick tcNRE0 (cycle: 2, phase: N, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 164, tick tcNLEL (cycle: 2, phase: N, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 165, tick tcNUNL (cycle: 2, phase: N, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 166, tick tcNSN0 (cycle: 2, phase: N, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 167, tick tcNSNX (cycle: 2, phase: N, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-^-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 168, tick tcNSN1 (cycle: 2, phase: N, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 169, tick tcNLNL (cycle: 2, phase: N, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 170, tick tcUUEL (cycle: 2, phase: U, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 171, tick tcURE1 (cycle: 2, phase: U, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 172, tick tcUREX (cycle: 2, phase: U, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 173, tick tcURE0 (cycle: 2, phase: U, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 174, tick tcULEL (cycle: 2, phase: U, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 175, tick tcUUNL (cycle: 2, phase: U, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 176, tick tcUSN0 (cycle: 2, phase: U, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 177, tick tcUSNX (cycle: 2, phase: U, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 178, tick tcUSN1 (cycle: 2, phase: U, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 179, tick tcULNL (cycle: 2, phase: U, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 180, tick tcEUSL (cycle: 3, phase: E, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 181, tick tcERS1 (cycle: 3, phase: E, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ...>...^........  1
 2 .......|....... ...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......>...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--v--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#v---|-----------O 16
17 .......^...|...|...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...#...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...|...v...|........ 21
22 .......|...<...|... ...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 182, tick tcERSX (cycle: 3, phase: E, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ...>...^........  1
 2 .......|.......>...|...|........  2
 3 .......|.......|...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......|...v...|........  6
 7 .......|.......v...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...#...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...|...v...|........ 21
22 .......|...<...0... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 183, tick tcERS0 (cycle: 3, phase: E, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 184, tick tcELSL (cycle: 3, phase: E, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 185, tick tcEUEL (cycle: 3, phase: E, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 186, tick tcESE0 (cycle: 3, phase: E, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 187, tick tcESEX (cycle: 3, phase: E, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 X-----^-^^----#|---|#-X|........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 188, tick tcESE1 (cycle: 3, phase: E, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 189, tick tcELEL (cycle: 3, phase: E, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 190, tick tcSUWL (cycle: 3, phase: S, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 191, tick tcSRW1 (cycle: 3, phase: S, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 192, tick tcSRWX (cycle: 3, phase: S, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 193, tick tcSRW0 (cycle: 3, phase: S, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 194, tick tcSLWL (cycle: 3, phase: S, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 195, tick tcSUSL (cycle: 3, phase: S, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 196, tick tcSSS0 (cycle: 3, phase: S, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 197, tick tcSSSX (cycle: 3, phase: S, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 198, tick tcSSS1 (cycle: 3, phase: S, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 199, tick tcSLSL (cycle: 3, phase: S, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 200, tick tcDUWL (cycle: 3, phase: D, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 201, tick tcDRW1 (cycle: 3, phase: D, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 202, tick tcDRWX (cycle: 3, phase: D, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 203, tick tcDRW0 (cycle: 3, phase: D, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 204, tick tcDLWL (cycle: 3, phase: D, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 205, tick tcDUSL (cycle: 3, phase: D, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 206, tick tcDSS0 (cycle: 3, phase: D, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 207, tick tcDSSX (cycle: 3, phase: D, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 208, tick tcDSS1 (cycle: 3, phase: D, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 209, tick tcDLSL (cycle: 3, phase: D, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 210, tick tcWUNL (cycle: 3, phase: W, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 211, tick TickPerCycle(?) (cycle: 3, phase: W, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <^--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------|-<-----------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 212, tick tcWRNX (cycle: 3, phase: W, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^#>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 213, tick tcWRN0 (cycle: 3, phase: W, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 214, tick tcWLNL (cycle: 3, phase: W, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 215, tick tcWUWL (cycle: 3, phase: W, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 216, tick tcWSW0 (cycle: 3, phase: W, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 217, tick tcWSWX (cycle: 3, phase: W, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|X--|#--<---<-vv-v  ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 218, tick tcWSW1 (cycle: 3, phase: W, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 219, tick tcWLWL (cycle: 3, phase: W, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 220, tick tcNUEL (cycle: 3, phase: N, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 221, tick tcNRE1 (cycle: 3, phase: N, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 X-----^-^^----#|---|#-X|........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 222, tick tcNREX (cycle: 3, phase: N, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 223, tick tcNRE0 (cycle: 3, phase: N, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 224, tick tcNLEL (cycle: 3, phase: N, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 225, tick tcNUNL (cycle: 3, phase: N, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 226, tick tcNSN0 (cycle: 3, phase: N, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 227, tick tcNSNX (cycle: 3, phase: N, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 228, tick tcNSN1 (cycle: 3, phase: N, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 229, tick tcNLNL (cycle: 3, phase: N, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 230, tick tcUUEL (cycle: 3, phase: U, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 231, tick tcURE1 (cycle: 3, phase: U, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 232, tick tcUREX (cycle: 3, phase: U, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 233, tick tcURE0 (cycle: 3, phase: U, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 234, tick tcULEL (cycle: 3, phase: U, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 235, tick tcUUNL (cycle: 3, phase: U, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 236, tick tcUSN0 (cycle: 3, phase: U, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 237, tick tcUSNX (cycle: 3, phase: U, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 238, tick tcUSN1 (cycle: 3, phase: U, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 239, tick tcULNL (cycle: 3, phase: U, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 240, tick tcEUSL (cycle: 4, phase: E, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 241, tick tcERS1 (cycle: 4, phase: E, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 242, tick tcERSX (cycle: 4, phase: E, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 243, tick tcERS0 (cycle: 4, phase: E, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 244, tick tcELSL (cycle: 4, phase: E, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 245, tick tcEUEL (cycle: 4, phase: E, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 246, tick tcESE0 (cycle: 4, phase: E, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 247, tick tcESEX (cycle: 4, phase: E, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 248, tick tcESE1 (cycle: 4, phase: E, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 249, tick tcELEL (cycle: 4, phase: E, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 250, tick tcSUWL (cycle: 4, phase: S, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 251, tick tcSRW1 (cycle: 4, phase: S, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|X--|#--<---<-vv-v  ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 252, tick tcSRWX (cycle: 4, phase: S, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 253, tick tcSRW0 (cycle: 4, phase: S, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 254, tick tcSLWL (cycle: 4, phase: S, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 255, tick tcSUSL (cycle: 4, phase: S, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 256, tick tcSSS0 (cycle: 4, phase: S, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 257, tick tcSSSX (cycle: 4, phase: S, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 258, tick tcSSS1 (cycle: 4, phase: S, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 259, tick tcSLSL (cycle: 4, phase: S, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 260, tick tcDUWL (cycle: 4, phase: D, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 261, tick tcDRW1 (cycle: 4, phase: D, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 262, tick tcDRWX (cycle: 4, phase: D, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 263, tick tcDRW0 (cycle: 4, phase: D, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 264, tick tcDLWL (cycle: 4, phase: D, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 265, tick tcDUSL (cycle: 4, phase: D, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 266, tick tcDSS0 (cycle: 4, phase: D, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 267, tick tcDSSX (cycle: 4, phase: D, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 268, tick tcDSS1 (cycle: 4, phase: D, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 269, tick tcDLSL (cycle: 4, phase: D, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 270, tick tcWUNL (cycle: 4, phase: W, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 271, tick TickPerCycle(?) (cycle: 4, phase: W, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 272, tick tcWRNX (cycle: 4, phase: W, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 273, tick tcWRN0 (cycle: 4, phase: W, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 274, tick tcWLNL (cycle: 4, phase: W, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 275, tick tcWUWL (cycle: 4, phase: W, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 276, tick tcWSW0 (cycle: 4, phase: W, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 277, tick tcWSWX (cycle: 4, phase: W, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|X--|#--<---<-vv-v  ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 278, tick tcWSW1 (cycle: 4, phase: W, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 279, tick tcWLWL (cycle: 4, phase: W, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 280, tick tcNUEL (cycle: 4, phase: N, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 281, tick tcNRE1 (cycle: 4, phase: N, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 282, tick tcNREX (cycle: 4, phase: N, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 283, tick tcNRE0 (cycle: 4, phase: N, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 284, tick tcNLEL (cycle: 4, phase: N, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 285, tick tcNUNL (cycle: 4, phase: N, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 286, tick tcNSN0 (cycle: 4, phase: N, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 287, tick tcNSNX (cycle: 4, phase: N, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 288, tick tcNSN1 (cycle: 4, phase: N, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24  >---------<-<-----------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 289, tick tcNLNL (cycle: 4, phase: N, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 290, tick tcUUEL (cycle: 4, phase: U, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 291, tick tcURE1 (cycle: 4, phase: U, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 292, tick tcUREX (cycle: 4, phase: U, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 293, tick tcURE0 (cycle: 4, phase: U, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 294, tick tcULEL (cycle: 4, phase: U, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 295, tick tcUUNL (cycle: 4, phase: U, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 296, tick tcUSN0 (cycle: 4, phase: U, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 297, tick tcUSNX (cycle: 4, phase: U, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 298, tick tcUSN1 (cycle: 4, phase: U, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 299, tick tcULNL (cycle: 4, phase: U, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 300, tick tcEUSL (cycle: 5, phase: E, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 301, tick tcERS1 (cycle: 5, phase: E, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 302, tick tcERSX (cycle: 5, phase: E, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 303, tick tcERS0 (cycle: 5, phase: E, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 304, tick tcELSL (cycle: 5, phase: E, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 305, tick tcEUEL (cycle: 5, phase: E, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 306, tick tcESE0 (cycle: 5, phase: E, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 307, tick tcESEX (cycle: 5, phase: E, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 X-----^-^^----#|---|#-X|........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 X-----^-^^-----|---|#-X|........ 12
13 .......|... ...|...|...|........ 13
14 .......^...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 308, tick tcESE1 (cycle: 5, phase: E, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......|... ...|...|...|........ 13
14 .......^...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 309, tick tcELEL (cycle: 5, phase: E, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 310, tick tcSUWL (cycle: 5, phase: S, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......1---#--<|--<|vv-v   ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 311, tick tcSRW1 (cycle: 5, phase: S, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|X--|#--<---<-vv-v  ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 312, tick tcSRWX (cycle: 5, phase: S, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 313, tick tcSRW0 (cycle: 5, phase: S, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 314, tick tcSLWL (cycle: 5, phase: S, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 315, tick tcSUSL (cycle: 5, phase: S, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...v...v...|........ 21
22 .......|...|... ... ...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 316, tick tcSSS0 (cycle: 5, phase: S, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...0...|........ 22
23 .......|...<... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 317, tick tcSSSX (cycle: 5, phase: S, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|...>...|........  3
 4 <------------>->->-|----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...|...|........  7
 8 1------^-^^----#---v-#-1........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---v-#-1........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...#...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...X...|........ 23
24 >----------<<----------------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 318, tick tcSSS1 (cycle: 5, phase: S, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 319, tick tcSLSL (cycle: 5, phase: S, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 320, tick tcDUWL (cycle: 5, phase: D, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 321, tick tcDRW1 (cycle: 5, phase: D, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 322, tick tcDRWX (cycle: 5, phase: D, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 323, tick tcDRW0 (cycle: 5, phase: D, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 324, tick tcDLWL (cycle: 5, phase: D, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 325, tick tcDUSL (cycle: 5, phase: D, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 326, tick tcDSS0 (cycle: 5, phase: D, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 327, tick tcDSSX (cycle: 5, phase: D, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 328, tick tcDSS1 (cycle: 5, phase: D, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 329, tick tcDLSL (cycle: 5, phase: D, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 330, tick tcWUNL (cycle: 5, phase: W, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 .... ^-^^->#---#---|-----------0 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24  >---------<-<-----1-----------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 331, tick TickPerCycle(?) (cycle: 5, phase: W, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24  >---------<-<-----1-----------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 332, tick tcWRNX (cycle: 5, phase: W, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24  >---------<-<-----1-----------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 333, tick tcWRN0 (cycle: 5, phase: W, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24  >---------<-<-----1-----------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 334, tick tcWLNL (cycle: 5, phase: W, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 335, tick tcWUWL (cycle: 5, phase: W, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--#|-<-#-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 336, tick tcWSW0 (cycle: 5, phase: W, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 337, tick tcWSWX (cycle: 5, phase: W, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 338, tick tcWSW1 (cycle: 5, phase: W, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 339, tick tcWLWL (cycle: 5, phase: W, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 340, tick tcNUEL (cycle: 5, phase: N, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 1------^-^^----#---|-#-1........  8
 9 .......|.......|...v...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 1------^-^^----|---|-#-1........ 12
13 .......|... ...|...v...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 341, tick tcNRE1 (cycle: 5, phase: N, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 X-----^-^^----#|---|#-X|........  8
 9 .......|.......|...v...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 X-----^-^^-----|---|#-X|........ 12
13 .......|... ...|...v...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 342, tick tcNREX (cycle: 5, phase: N, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...v...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...v...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 343, tick tcNRE0 (cycle: 5, phase: N, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...v...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...v...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...|...|...|........ 17
18 .......^...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 344, tick tcNLEL (cycle: 5, phase: N, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 345, tick tcNUNL (cycle: 5, phase: N, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...v...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24  >---------<-<-----1-----------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 346, tick tcNSN0 (cycle: 5, phase: N, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...v...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24  >---------<-<-----1-----------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 347, tick tcNSNX (cycle: 5, phase: N, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^...X...|...v...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-^-#-|<--#<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...<... ...|...|........ 23
24  >---------|-<-----1-----------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 348, tick tcNSN1 (cycle: 5, phase: N, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24  >---------<-<-----1-----------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 349, tick tcNLNL (cycle: 5, phase: N, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 350, tick tcUUEL (cycle: 5, phase: U, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 351, tick tcURE1 (cycle: 5, phase: U, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 352, tick tcUREX (cycle: 5, phase: U, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 353, tick tcURE0 (cycle: 5, phase: U, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 354, tick tcULEL (cycle: 5, phase: U, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 355, tick tcUUNL (cycle: 5, phase: U, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 356, tick tcUSN0 (cycle: 5, phase: U, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 357, tick tcUSNX (cycle: 5, phase: U, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 358, tick tcUSN1 (cycle: 5, phase: U, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 359, tick tcULNL (cycle: 5, phase: U, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 360, tick tcEUSL (cycle: 6, phase: E, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>... ...|........  2
 3 .......|.......|... ...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......|...>...|........  6
 7 .......|.......v...>...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...v...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...v...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--#<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...|...|........ 22
23 .......|...|... ...|...|........ 23
24 >----------<<------1---------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 361, tick tcERS1 (cycle: 6, phase: E, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>... ...^........  1
 2 .......|.......|... ...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->-|----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......v...>...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#v>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#v>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...|...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...#...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...|...|........ 21
22 .......|...<... ...|...|........ 22
23 .......|...|... ...X...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 362, tick tcERSX (cycle: 6, phase: E, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>... ...^........  1
 2 .......|.......|...>...|........  2
 3 .......|.......>...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......v...|...|........  6
 7 .......|.......|...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...|...|........ 21
22 .......|...<... ...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 363, tick tcERS0 (cycle: 6, phase: E, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 364, tick tcELSL (cycle: 6, phase: E, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 365, tick tcEUEL (cycle: 6, phase: E, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 366, tick tcESE0 (cycle: 6, phase: E, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 367, tick tcESEX (cycle: 6, phase: E, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 368, tick tcESE1 (cycle: 6, phase: E, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 369, tick tcELEL (cycle: 6, phase: E, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 370, tick tcSUWL (cycle: 6, phase: S, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 371, tick tcSRW1 (cycle: 6, phase: S, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 372, tick tcSRWX (cycle: 6, phase: S, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 373, tick tcSRW0 (cycle: 6, phase: S, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 374, tick tcSLWL (cycle: 6, phase: S, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 375, tick tcSUSL (cycle: 6, phase: S, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 376, tick tcSSS0 (cycle: 6, phase: S, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 377, tick tcSSSX (cycle: 6, phase: S, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|.......>...|...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......|...v...|........  7
 8 0----^-^^----#-v---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--v-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...#...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 378, tick tcSSS1 (cycle: 6, phase: S, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 379, tick tcSLSL (cycle: 6, phase: S, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 380, tick tcDUWL (cycle: 6, phase: D, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 381, tick tcDRW1 (cycle: 6, phase: D, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 382, tick tcDRWX (cycle: 6, phase: D, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 383, tick tcDRW0 (cycle: 6, phase: D, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 384, tick tcDLWL (cycle: 6, phase: D, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 385, tick tcDUSL (cycle: 6, phase: D, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 386, tick tcDSS0 (cycle: 6, phase: D, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 387, tick tcDSSX (cycle: 6, phase: D, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 388, tick tcDSS1 (cycle: 6, phase: D, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 389, tick tcDLSL (cycle: 6, phase: D, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 390, tick tcWUNL (cycle: 6, phase: W, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 391, tick TickPerCycle(?) (cycle: 6, phase: W, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <^--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 392, tick tcWRNX (cycle: 6, phase: W, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^#>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 393, tick tcWRN0 (cycle: 6, phase: W, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 394, tick tcWLNL (cycle: 6, phase: W, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 395, tick tcWUWL (cycle: 6, phase: W, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 396, tick tcWSW0 (cycle: 6, phase: W, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 397, tick tcWSWX (cycle: 6, phase: W, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 398, tick tcWSW1 (cycle: 6, phase: W, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 399, tick tcWLWL (cycle: 6, phase: W, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 400, tick tcNUEL (cycle: 6, phase: N, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 401, tick tcNRE1 (cycle: 6, phase: N, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 402, tick tcNREX (cycle: 6, phase: N, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 403, tick tcNRE0 (cycle: 6, phase: N, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 404, tick tcNLEL (cycle: 6, phase: N, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 405, tick tcNUNL (cycle: 6, phase: N, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 406, tick tcNSN0 (cycle: 6, phase: N, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 407, tick tcNSNX (cycle: 6, phase: N, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-^-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 408, tick tcNSN1 (cycle: 6, phase: N, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 409, tick tcNLNL (cycle: 6, phase: N, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 410, tick tcUUEL (cycle: 6, phase: U, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 411, tick tcURE1 (cycle: 6, phase: U, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 412, tick tcUREX (cycle: 6, phase: U, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 413, tick tcURE0 (cycle: 6, phase: U, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 414, tick tcULEL (cycle: 6, phase: U, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 415, tick tcUUNL (cycle: 6, phase: U, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 416, tick tcUSN0 (cycle: 6, phase: U, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 417, tick tcUSNX (cycle: 6, phase: U, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 418, tick tcUSN1 (cycle: 6, phase: U, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 419, tick tcULNL (cycle: 6, phase: U, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 420, tick tcEUSL (cycle: 7, phase: E, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 421, tick tcERS1 (cycle: 7, phase: E, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ...>...^........  1
 2 .......|....... ...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......>...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--v--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#v---|-----------O 16
17 .......^...|...|...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...#...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...|...v...|........ 21
22 .......|...<...|... ...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 422, tick tcERSX (cycle: 7, phase: E, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ...>...^........  1
 2 .......|.......>...|...|........  2
 3 .......|.......|...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...|...|........  5
 6 .......|.......|...v...|........  6
 7 .......|.......v...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...|...#...|........ 17
18 .......|...|...#...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...|...v...|........ 21
22 .......|...<...0... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 423, tick tcERS0 (cycle: 7, phase: E, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 424, tick tcELSL (cycle: 7, phase: E, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 425, tick tcEUEL (cycle: 7, phase: E, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 426, tick tcESE0 (cycle: 7, phase: E, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 427, tick tcESEX (cycle: 7, phase: E, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 428, tick tcESE1 (cycle: 7, phase: E, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......|...|...|........  9
10 .......^.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......|...|...|...|...|........ 13
14 .......^...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...|...#...#...|........ 17
18 .......^...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......|... ...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 429, tick tcELEL (cycle: 7, phase: E, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 430, tick tcSUWL (cycle: 7, phase: S, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......| 0-|-#-|<--|<-vv-v ..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 431, tick tcSRW1 (cycle: 7, phase: S, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 432, tick tcSRWX (cycle: 7, phase: S, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 433, tick tcSRW0 (cycle: 7, phase: S, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|.......>...>...|........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...v........ 18
19 .......|...^...|...|...|........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 434, tick tcSLWL (cycle: 7, phase: S, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 435, tick tcSUSL (cycle: 7, phase: S, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|.......>...>...^........  1
 2 .......|.......|...|...|........  2
 3 .......|.......>...>...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...|...|........  5
 6 .......|.......v...v...|........  6
 7 .......|.......|...|...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...v...|........ 10
11 .......|.......|...|...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...v...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...#...#...|........ 17
18 .......|...|...|...|...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...v...v...|........ 21
22 .......|...<... ... ...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 436, tick tcSSS0 (cycle: 7, phase: S, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|.......>...>...|........  2
 3 .......|.......|...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......|...|...|........  6
 7 .......|.......v...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...v...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...#...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...0...0...|........ 22
23 .......|...|... ... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 437, tick tcSSSX (cycle: 7, phase: S, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|.......>...|...|........  3
 4 <------------>-|->->----------<   4
 5 .......|.......>...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......|...v...|........  7
 8 0----^-^^----#-v---#-0 |........  8
 9 .......^.......|...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--v-#-|-----------1 16
17 .......^...|...|...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...#...|...v........ 19
20 .......|  <|--#|-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...X... ...|........ 23
24 >----------<<----------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 438, tick tcSSS1 (cycle: 7, phase: S, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4 <------------>->->->----------<   4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 439, tick tcSLSL (cycle: 7, phase: S, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 440, tick tcDUWL (cycle: 7, phase: D, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 441, tick tcDRW1 (cycle: 7, phase: D, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 442, tick tcDRWX (cycle: 7, phase: D, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 443, tick tcDRW0 (cycle: 7, phase: D, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 444, tick tcDLWL (cycle: 7, phase: D, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 445, tick tcDUSL (cycle: 7, phase: D, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 446, tick tcDSS0 (cycle: 7, phase: D, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 447, tick tcDSSX (cycle: 7, phase: D, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 448, tick tcDSS1 (cycle: 7, phase: D, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 449, tick tcDLSL (cycle: 7, phase: D, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 450, tick tcWUNL (cycle: 7, phase: W, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^--1---|---#-0 |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 451, tick TickPerCycle(?) (cycle: 7, phase: W, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <^--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 452, tick tcWRNX (cycle: 7, phase: W, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....   ^-^^#>--|-#-|-----------1 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 453, tick tcWRN0 (cycle: 7, phase: W, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 454, tick tcWLNL (cycle: 7, phase: W, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 455, tick tcWUWL (cycle: 7, phase: W, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......|  <|--##-<-|-<-vv-v..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 456, tick tcWSW0 (cycle: 7, phase: W, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 457, tick tcWSWX (cycle: 7, phase: W, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 458, tick tcWSW1 (cycle: 7, phase: W, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v...............^........  0
 1 .......|....... ... ...|........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...v........ 18
19 .......|...|...|...|...|........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........^........ 27
28 ....... ............... ........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 459, tick tcWLWL (cycle: 7, phase: W, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 460, tick tcNUEL (cycle: 7, phase: N, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 0----^-^^----#-|---#-0 |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 0----^-^^------|---#-0 |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....   ^-^^|>--|-#-|-----------1 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 461, tick tcNRE1 (cycle: 7, phase: N, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....  ^-^^->---|#--|-----------X 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 462, tick tcNREX (cycle: 7, phase: N, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 .... ^-^^->|---#---|-----------0 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 463, tick tcNRE0 (cycle: 7, phase: N, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 ....... ............... ........  0
 1 .......v....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......|.......v...|...|........  9
10 .......^.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......|... ...|...|...|........ 13
14 .......^... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......|...#...v...|...|........ 17
18 .......^...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......|...<...........|........ 27
28 .......v...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 464, tick tcNLEL (cycle: 7, phase: N, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 465, tick tcNUNL (cycle: 7, phase: N, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|... ...|...|...|........ 14
15 .......|...^...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...#...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...^...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|...|...........|........ 26
27 .......v...<...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 466, tick tcNSN0 (cycle: 7, phase: N, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^... ...|...|...|........ 13
14 .......|...0...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-#--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...^...|...|...|........ 21
22 .......|...|...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|...|...........|........ 25
26 .......|...<...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 467, tick tcNSNX (cycle: 7, phase: N, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^-------|--#|>  |........ 12
13 .......^...X...|...|...|........ 13
14 .......|...|...|...|...|........ 14
15 .......|...#...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...|...|...|...v........ 19
20 .......| 0-^-#-#<--|<-vv-v ..... 20
21 .......|...|...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...<...|... ...|........ 23
24  >---------|-<-1---------------> 24
25 .......|...<...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 468, tick tcNSN1 (cycle: 7, phase: N, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24  >---------<-<-1---------------> 24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 469, tick tcNLNL (cycle: 7, phase: N, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 470, tick tcUUEL (cycle: 7, phase: U, minor tick: UnlockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 471, tick tcURE1 (cycle: 7, phase: U, minor tick: ResetNextDataRodsFrom1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 472, tick tcUREX (cycle: 7, phase: U, minor tick: ResetNextDataRodsFromX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 473, tick tcURE0 (cycle: 7, phase: U, minor tick: ResetNextDataRodsFrom0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 474, tick tcULEL (cycle: 7, phase: U, minor tick: RelockNextDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 475, tick tcUUNL (cycle: 7, phase: U, minor tick: UnlockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 476, tick tcUSN0 (cycle: 7, phase: U, minor tick: SetDataRodsTo0)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 477, tick tcUSNX (cycle: 7, phase: U, minor tick: SetDataRodsToX)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 478, tick tcUSN1 (cycle: 7, phase: U, minor tick: SetDataRodsTo1)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 479, tick tcULNL (cycle: 7, phase: U, minor tick: RelockDataRods)

             1111111111222222222233
   01234567890123456789012345678901
 0 .......v............... ........  0
 1 .......|....... ... ...^........  1
 2 .......|....... ...>...|........  2
 3 .......|....... ...|...|........  3
 4  <------------>>-->>-----------<  4
 5 .......|.......|...>...|........  5
 6 .......|.......>...|...|........  6
 7 .......|.......>...v...|........  7
 8 I---^-^^----#--|--#|>  |........  8
 9 .......^.......v...|...|........  9
10 .......|.......|...|...|........ 10
11 .......|.......|...v...|........ 11
12 I---^-^^---1---|--#|>  |........ 12
13 .......^...|...|...|...|........ 13
14 .......|...#...|...|...|........ 14
15 .......|...|...|...|...|........ 15
16 ....^-^^->-|--#|---|-----------O 16
17 .......^...|...v...|...|........ 17
18 .......|...|...|...#...|........ 18
19 .......|...^...|...|...v........ 19
20 .......| 0-|-#-#<--|<-vv-v ..... 20
21 .......|...<...|...|...|........ 21
22 .......|...<...|...0...|........ 22
23 .......|...|...|... ...|........ 23
24 >----------<<--1-------------->  24
25 .......|... ...........|........ 25
26 .......|... ...........|........ 26
27 .......v... ...........|........ 27
28 ....... ...............^........ 28
             1111111111222222222233
   01234567890123456789012345678901
Clock: 480, tick tcEUSL (cycle: 8, phase: E, minor tick: UnlockNextDataRods)

