/* This file is autogenerated, do not manually alter.    */
/* If you are in the v5 tree, you can refresh headers    */
/* with the genheader utility in .../v5/scripts          */
#ifndef	MCPUINDFUNC_PROGMODEL_DEFS_H
#define	MCPUINDFUNC_PROGMODEL_DEFS_H

/*------------------------------------------------------------*/
/*
 * FMCR_CZ_ADR_REGION_REG(128bit):
 * Address region register
 */
#define	FMCR_CZ_ADR_REGION_REG 0x00000000
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_ADR_REGION3_LBN 96
#define	FMCRF_CZ_ADR_REGION3_WIDTH 18
#define	FMCRF_CZ_ADR_REGION2_LBN 64
#define	FMCRF_CZ_ADR_REGION2_WIDTH 18
#define	FMCRF_CZ_ADR_REGION1_LBN 32
#define	FMCRF_CZ_ADR_REGION1_WIDTH 18
#define	FMCRF_CZ_ADR_REGION0_LBN 0
#define	FMCRF_CZ_ADR_REGION0_WIDTH 18


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_INT_EN_REG_KER(128bit):
 * Kernel driver Interrupt enable register
 */
#define	FMCR_CZ_INT_EN_REG_KER 0x00000010
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_KER_INT_LEVE_SEL_LBN 8
#define	FMCRF_CZ_KER_INT_LEVE_SEL_WIDTH 6
#define	FMCRF_CZ_KER_INT_CHAR_LBN 4
#define	FMCRF_CZ_KER_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_KER_INT_KER_LBN 3
#define	FMCRF_CZ_KER_INT_KER_WIDTH 1
#define	FMCRF_CZ_DRV_INT_EN_KER_LBN 0
#define	FMCRF_CZ_DRV_INT_EN_KER_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_INT_EN_REG_CHAR(128bit):
 * Char Driver interrupt enable register
 */
#define	FMCR_CZ_INT_EN_REG_CHAR 0x00000020
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_CHAR_INT_LEVE_SEL_LBN 8
#define	FMCRF_CZ_CHAR_INT_LEVE_SEL_WIDTH 6
#define	FMCRF_CZ_CHAR_INT_CHAR_LBN 4
#define	FMCRF_CZ_CHAR_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_CHAR_INT_KER_LBN 3
#define	FMCRF_CZ_CHAR_INT_KER_WIDTH 1
#define	FMCRF_CZ_DRV_INT_EN_CHAR_LBN 0
#define	FMCRF_CZ_DRV_INT_EN_CHAR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_INT_ADR_REG_KER(128bit):
 * Interrupt host address for Kernel driver
 */
#define	FMCR_CZ_INT_ADR_REG_KER 0x00000030
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_NORM_INT_VEC_DIS_KER_LBN 64
#define	FMCRF_CZ_NORM_INT_VEC_DIS_KER_WIDTH 1
#define	FMCRF_CZ_INT_ADR_KER_LBN 0
#define	FMCRF_CZ_INT_ADR_KER_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_INT_ADR_REG_CHAR(128bit):
 * Interrupt host address for Char driver
 */
#define	FMCR_CZ_INT_ADR_REG_CHAR 0x00000040
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_NORM_INT_VEC_DIS_CHAR_LBN 64
#define	FMCRF_CZ_NORM_INT_VEC_DIS_CHAR_WIDTH 1
#define	FMCRF_CZ_INT_ADR_CHAR_LBN 0
#define	FMCRF_CZ_INT_ADR_CHAR_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_INT_ISR0_REG(128bit):
 * Interrupt Acknowlege Status register
 */
#define	FMCR_CZ_INT_ISR0_REG 0x00000090
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_INT_ISR_REG_LBN 0
#define	FMCRF_CZ_INT_ISR_REG_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_HW_INIT_REG(128bit):
 * Hardware initialization register
 */
#define	FMCR_CZ_HW_INIT_REG 0x000000c0
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_HW_INIT_REG_RESET 0x80000002820


#define	FMCRF_CZ_TX_MRG_TAGS_LBN 120
#define	FMCRF_CZ_TX_MRG_TAGS_WIDTH 1
#define	FMCRF_CZ_DOORBELL_DROP_LBN 92
#define	FMCRF_CZ_DOORBELL_DROP_WIDTH 8
#define	FMCRF_CZ_B2B_REQ_EN_LBN 45
#define	FMCRF_CZ_B2B_REQ_EN_WIDTH 1
#define	FMCRF_CZ_POST_WR_MASK_LBN 40
#define	FMCRF_CZ_POST_WR_MASK_WIDTH 4
#define	FMCRF_CZ_TLP_TC_LBN 34
#define	FMCRF_CZ_TLP_TC_WIDTH 3
#define	FMCRF_CZ_TLP_ATTR_LBN 32
#define	FMCRF_CZ_TLP_ATTR_WIDTH 2
#define	FMCRF_CZ_WD_TIMER_LBN 8
#define	FMCRF_CZ_WD_TIMER_WIDTH 8
#define	FMCRF_CZ_US_DISABLE_LBN 5
#define	FMCRF_CZ_US_DISABLE_WIDTH 1
#define	FMCRF_CZ_TLP_EP_LBN 4
#define	FMCRF_CZ_TLP_EP_WIDTH 1
#define	FMCRF_CZ_ATTR_SEL_LBN 3
#define	FMCRF_CZ_ATTR_SEL_WIDTH 1
#define	FMCRF_CZ_TD_SEL_LBN 1
#define	FMCRF_CZ_TD_SEL_WIDTH 1
#define	FMCRF_CZ_TLP_TD_LBN 0
#define	FMCRF_CZ_TLP_TD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_USR_EV_CFG(128bit):
 * User Level Event Configuration register
 */
#define	FMCR_CZ_USR_EV_CFG 0x00000100
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_USREV_DIS_LBN 16
#define	FMCRF_CZ_USREV_DIS_WIDTH 1
#define	FMCRF_CZ_DFLT_EVQ_LBN 0
#define	FMCRF_CZ_DFLT_EVQ_WIDTH 10


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PBMX_DBG_IADDR_REG(32bit):
 * Capture Module address register
 */
#define	FMCR_CZ_PBMX_DBG_IADDR_REG 0x000001f0
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_PBMX_DBG_IADDR_LBN 0
#define	FMCRF_CZ_PBMX_DBG_IADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PBMX_DBG_IDATA_REG(64bit):
 * Capture Module data register
 */
#define	FMCR_CZ_PBMX_DBG_IDATA_REG 0x000001f8
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_PBMX_DBG_IDATA_LBN 0
#define	FMCRF_CZ_PBMX_DBG_IDATA_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_FATAL_INTR_REG_KER(128bit):
 * Fatal interrupt register for Kernel
 */
#define	FMCR_CZ_FATAL_INTR_REG_KER 0x00000230
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_SRAM_PERR_INT_P_KER_EN_LBN 44
#define	FMCRF_CZ_SRAM_PERR_INT_P_KER_EN_WIDTH 1
#define	FMCRF_CZ_MBU_PERR_INT_KER_EN_LBN 43
#define	FMCRF_CZ_MBU_PERR_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_SRAM_OOB_INT_KER_EN_LBN 42
#define	FMCRF_CZ_SRAM_OOB_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_BUFID_OOB_INT_KER_EN_LBN 41
#define	FMCRF_CZ_BUFID_OOB_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_MEM_PERR_INT_KER_EN_LBN 40
#define	FMCRF_CZ_MEM_PERR_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_RBUF_OWN_INT_KER_EN_LBN 39
#define	FMCRF_CZ_RBUF_OWN_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_TBUF_OWN_INT_KER_EN_LBN 38
#define	FMCRF_CZ_TBUF_OWN_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_RDESCQ_OWN_INT_KER_EN_LBN 37
#define	FMCRF_CZ_RDESCQ_OWN_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_TDESCQ_OWN_INT_KER_EN_LBN 36
#define	FMCRF_CZ_TDESCQ_OWN_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_EVQ_OWN_INT_KER_EN_LBN 35
#define	FMCRF_CZ_EVQ_OWN_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_EVF_OFLO_INT_KER_EN_LBN 34
#define	FMCRF_CZ_EVF_OFLO_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_ILL_ADR_INT_KER_EN_LBN 33
#define	FMCRF_CZ_ILL_ADR_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_SRM_PERR_INT_KER_EN_LBN 32
#define	FMCRF_CZ_SRM_PERR_INT_KER_EN_WIDTH 1
#define	FMCRF_CZ_SRAM_PERR_INT_P_KER_LBN 12
#define	FMCRF_CZ_SRAM_PERR_INT_P_KER_WIDTH 1
#define	FMCRF_CZ_MBU_PERR_INT_KER_LBN 11
#define	FMCRF_CZ_MBU_PERR_INT_KER_WIDTH 1
#define	FMCRF_CZ_SRAM_OOB_INT_KER_LBN 10
#define	FMCRF_CZ_SRAM_OOB_INT_KER_WIDTH 1
#define	FMCRF_CZ_BUFID_DC_OOB_INT_KER_LBN 9
#define	FMCRF_CZ_BUFID_DC_OOB_INT_KER_WIDTH 1
#define	FMCRF_CZ_MEM_PERR_INT_KER_LBN 8
#define	FMCRF_CZ_MEM_PERR_INT_KER_WIDTH 1
#define	FMCRF_CZ_RBUF_OWN_INT_KER_LBN 7
#define	FMCRF_CZ_RBUF_OWN_INT_KER_WIDTH 1
#define	FMCRF_CZ_TBUF_OWN_INT_KER_LBN 6
#define	FMCRF_CZ_TBUF_OWN_INT_KER_WIDTH 1
#define	FMCRF_CZ_RDESCQ_OWN_INT_KER_LBN 5
#define	FMCRF_CZ_RDESCQ_OWN_INT_KER_WIDTH 1
#define	FMCRF_CZ_TDESCQ_OWN_INT_KER_LBN 4
#define	FMCRF_CZ_TDESCQ_OWN_INT_KER_WIDTH 1
#define	FMCRF_CZ_EVQ_OWN_INT_KER_LBN 3
#define	FMCRF_CZ_EVQ_OWN_INT_KER_WIDTH 1
#define	FMCRF_CZ_EVF_OFLO_INT_KER_LBN 2
#define	FMCRF_CZ_EVF_OFLO_INT_KER_WIDTH 1
#define	FMCRF_CZ_ILL_ADR_INT_KER_LBN 1
#define	FMCRF_CZ_ILL_ADR_INT_KER_WIDTH 1
#define	FMCRF_CZ_SRM_PERR_INT_KER_LBN 0
#define	FMCRF_CZ_SRM_PERR_INT_KER_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_FATAL_INTR_REG_CHAR(128bit):
 * Fatal interrupt register for Char
 */
#define	FMCR_CZ_FATAL_INTR_REG_CHAR 0x00000240
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_SRAM_PERR_INT_P_CHAR_EN_LBN 44
#define	FMCRF_CZ_SRAM_PERR_INT_P_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_MBU_PERR_INT_CHAR_EN_LBN 43
#define	FMCRF_CZ_MBU_PERR_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_SRAM_OOB_INT_CHAR_EN_LBN 42
#define	FMCRF_CZ_SRAM_OOB_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_BUFID_OOB_INT_CHAR_EN_LBN 41
#define	FMCRF_CZ_BUFID_OOB_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_MEM_PERR_INT_CHAR_EN_LBN 40
#define	FMCRF_CZ_MEM_PERR_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_RBUF_OWN_INT_CHAR_EN_LBN 39
#define	FMCRF_CZ_RBUF_OWN_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_TBUF_OWN_INT_CHAR_EN_LBN 38
#define	FMCRF_CZ_TBUF_OWN_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_RDESCQ_OWN_INT_CHAR_EN_LBN 37
#define	FMCRF_CZ_RDESCQ_OWN_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_TDESCQ_OWN_INT_CHAR_EN_LBN 36
#define	FMCRF_CZ_TDESCQ_OWN_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_EVQ_OWN_INT_CHAR_EN_LBN 35
#define	FMCRF_CZ_EVQ_OWN_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_EVF_OFLO_INT_CHAR_EN_LBN 34
#define	FMCRF_CZ_EVF_OFLO_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_ILL_ADR_INT_CHAR_EN_LBN 33
#define	FMCRF_CZ_ILL_ADR_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_SRM_PERR_INT_CHAR_EN_LBN 32
#define	FMCRF_CZ_SRM_PERR_INT_CHAR_EN_WIDTH 1
#define	FMCRF_CZ_SRAM_PERR_INT_P_CHAR_LBN 12
#define	FMCRF_CZ_SRAM_PERR_INT_P_CHAR_WIDTH 1
#define	FMCRF_CZ_MBU_PERR_INT_CHAR_LBN 11
#define	FMCRF_CZ_MBU_PERR_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_SRAM_OOB_INT_CHAR_LBN 10
#define	FMCRF_CZ_SRAM_OOB_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_BUFID_DC_OOB_INT_CHAR_LBN 9
#define	FMCRF_CZ_BUFID_DC_OOB_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_MEM_PERR_INT_CHAR_LBN 8
#define	FMCRF_CZ_MEM_PERR_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_RBUF_OWN_INT_CHAR_LBN 7
#define	FMCRF_CZ_RBUF_OWN_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_TBUF_OWN_INT_CHAR_LBN 6
#define	FMCRF_CZ_TBUF_OWN_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_RDESCQ_OWN_INT_CHAR_LBN 5
#define	FMCRF_CZ_RDESCQ_OWN_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_TDESCQ_OWN_INT_CHAR_LBN 4
#define	FMCRF_CZ_TDESCQ_OWN_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_EVQ_OWN_INT_CHAR_LBN 3
#define	FMCRF_CZ_EVQ_OWN_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_EVF_OFLO_INT_CHAR_LBN 2
#define	FMCRF_CZ_EVF_OFLO_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_ILL_ADR_INT_CHAR_LBN 1
#define	FMCRF_CZ_ILL_ADR_INT_CHAR_WIDTH 1
#define	FMCRF_CZ_SRM_PERR_INT_CHAR_LBN 0
#define	FMCRF_CZ_SRM_PERR_INT_CHAR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_DP_CTRL_REG(128bit):
 * Datapath control register
 */
#define	FMCR_CZ_DP_CTRL_REG 0x00000250
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_DP_CTRL_REG_RESET 0x4


#define	FMCRF_CZ_FLS_EVQ_ID_LBN 0
#define	FMCRF_CZ_FLS_EVQ_ID_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_MEM_STAT_REG(128bit):
 * Memory status register
 */
#define	FMCR_CZ_MEM_STAT_REG 0x00000260
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_MEM_PERR_VEC_LBN 0
#define	FMCRF_CZ_MEM_PERR_VEC_WIDTH 35


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_CS_DEBUG_REG(128bit):
 * Debug register
 */
#define	FMCR_CZ_CS_DEBUG_REG 0x00000270
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_CS_PORT_NUM_LBN 40
#define	FMCRF_CZ_CS_PORT_NUM_WIDTH 2
#define	FMCRF_CZ_CS_PORT_FPE_LBN 1
#define	FMCRF_CZ_CS_PORT_FPE_WIDTH 35
#define	FMCRF_CZ_CS_DEBUG_EN_LBN 0
#define	FMCRF_CZ_CS_DEBUG_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_DRIVER_REG(128bit):
 * Driver scratch registers [0-7]
 */
#define	FMCR_CZ_DRIVER_REG 0x00000280
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_DRIVER_REG_STEP 16
#define	FMCR_CZ_DRIVER_REG_ROWS 8

#define	FMCRF_CZ_DRIVER_DW0_LBN 0
#define	FMCRF_CZ_DRIVER_DW0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_ALTERA_BUILD_REG(128bit):
 * Altera build register
 */
#define	FMCR_CZ_ALTERA_BUILD_REG 0x00000300
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_ALTERA_BUILD_VER_LBN 0
#define	FMCRF_CZ_ALTERA_BUILD_VER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_CSR_SPARE_REG(128bit):
 * Spare register
 */
#define	FMCR_CZ_CSR_SPARE_REG 0x00000310
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_CSR_SPARE_REG_RESET 0x7ffffffff0000000000000000


#define	FMCRF_CZ_MEM_PERR_EN_LBN 64
#define	FMCRF_CZ_MEM_PERR_EN_WIDTH 35
#define	FMCRF_CZ_CSR_SPARE_BITS_LBN 0
#define	FMCRF_CZ_CSR_SPARE_BITS_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_EVQ_RPTR_REGP0(32bit):
 * Event queue read pointer register
 */
#define	FMCR_CZ_EVQ_RPTR_REGP0 0x00000400
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_EVQ_RPTR_REGP0_STEP 8192
#define	FMCR_CZ_EVQ_RPTR_REGP0_ROWS 1024
/*
 * FMCR_CZ_EVQ_RPTR_REG(32bit):
 * Event queue read pointer register
 */
#define	FMCR_CZ_EVQ_RPTR_REG 0x00fa0000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_EVQ_RPTR_REG_STEP 16
#define	FMCR_CZ_EVQ_RPTR_REG_ROWS 1024

#define	FMCRF_CZ_EVQ_RPTR_VLD_LBN 15
#define	FMCRF_CZ_EVQ_RPTR_VLD_WIDTH 1
#define	FMCRF_CZ_EVQ_RPTR_LBN 0
#define	FMCRF_CZ_EVQ_RPTR_WIDTH 15


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TIMER_COMMAND_REGP0(128bit):
 * Timer Command Registers
 */
#define	FMCR_CZ_TIMER_COMMAND_REGP0 0x00000420
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TIMER_COMMAND_REGP0_STEP 8192
#define	FMCR_CZ_TIMER_COMMAND_REGP0_ROWS 1024

#define	FMCRF_CZ_TC_TIMER_MODE_LBN 14
#define	FMCRF_CZ_TC_TIMER_MODE_WIDTH 2
#define	FMCRF_CZ_TC_TIMER_VAL_LBN 0
#define	FMCRF_CZ_TC_TIMER_VAL_WIDTH 14


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_DRV_EV_REG(128bit):
 * Driver generated event register
 */
#define	FMCR_CZ_DRV_EV_REG 0x00000440
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_DRV_EV_QID_LBN 64
#define	FMCRF_CZ_DRV_EV_QID_WIDTH 12
#define	FMCRF_CZ_DRV_EV_DATA_LBN 0
#define	FMCRF_CZ_DRV_EV_DATA_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_EVQ_CTL_REG(128bit):
 * Event queue control register
 */
#define	FMCR_CZ_EVQ_CTL_REG 0x00000450
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_EVQ_CTL_REG_RESET 0x1d26


#define	FMCRF_CZ_RX_EVQ_WAKEUP_MASK_LBN 15
#define	FMCRF_CZ_RX_EVQ_WAKEUP_MASK_WIDTH 10
#define	FMCRF_CZ_EVQ_OWNERR_CTL_LBN 14
#define	FMCRF_CZ_EVQ_OWNERR_CTL_WIDTH 1
#define	FMCRF_CZ_EVQ_FIFO_AF_TH_LBN 7
#define	FMCRF_CZ_EVQ_FIFO_AF_TH_WIDTH 7
#define	FMCRF_CZ_EVQ_FIFO_NOTAF_TH_LBN 0
#define	FMCRF_CZ_EVQ_FIFO_NOTAF_TH_WIDTH 7


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_EVQ_CNT1_REG(128bit):
 * Event counter 1 register
 */
#define	FMCR_CZ_EVQ_CNT1_REG 0x00000460
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_EVQ_CNT_PRE_FIFO_LBN 120
#define	FMCRF_CZ_EVQ_CNT_PRE_FIFO_WIDTH 7
#define	FMCRF_CZ_EVQ_CNT_TOBIU_LBN 100
#define	FMCRF_CZ_EVQ_CNT_TOBIU_WIDTH 20
#define	FMCRF_CZ_EVQ_TX_REQ_CNT_LBN 80
#define	FMCRF_CZ_EVQ_TX_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_RX_REQ_CNT_LBN 60
#define	FMCRF_CZ_EVQ_RX_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_EM_REQ_CNT_LBN 40
#define	FMCRF_CZ_EVQ_EM_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_CSR_REQ_CNT_LBN 20
#define	FMCRF_CZ_EVQ_CSR_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_ERR_REQ_CNT_LBN 0
#define	FMCRF_CZ_EVQ_ERR_REQ_CNT_WIDTH 20


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_EVQ_CNT2_REG(128bit):
 * Event counter 2 register
 */
#define	FMCR_CZ_EVQ_CNT2_REG 0x00000470
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_EVQ_UPD_REQ_CNT_LBN 104
#define	FMCRF_CZ_EVQ_UPD_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_CLR_REQ_CNT_LBN 84
#define	FMCRF_CZ_EVQ_CLR_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_RDY_CNT_LBN 80
#define	FMCRF_CZ_EVQ_RDY_CNT_WIDTH 4
#define	FMCRF_CZ_EVQ_WU_REQ_CNT_LBN 60
#define	FMCRF_CZ_EVQ_WU_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_WET_REQ_CNT_LBN 40
#define	FMCRF_CZ_EVQ_WET_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_INIT_REQ_CNT_LBN 20
#define	FMCRF_CZ_EVQ_INIT_REQ_CNT_WIDTH 20
#define	FMCRF_CZ_EVQ_TM_REQ_CNT_LBN 0
#define	FMCRF_CZ_EVQ_TM_REQ_CNT_WIDTH 20


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_USR_EV_REG(32bit):
 * Event mailbox register
 */
#define	FMCR_CZ_USR_EV_REG 0x00000540
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_USR_EV_REG_STEP 8192
#define	FMCR_CZ_USR_EV_REG_ROWS 1024

#define	FMCRF_CZ_USR_EV_DATA_LBN 0
#define	FMCRF_CZ_USR_EV_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BUF_TBL_CFG_REG(128bit):
 * Buffer table configuration register
 */
#define	FMCR_CZ_BUF_TBL_CFG_REG 0x00000600
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_BUF_TBL_CFG_REG_RESET 0x8


#define	FMCRF_CZ_BUF_TBL_MODE_LBN 3
#define	FMCRF_CZ_BUF_TBL_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SRM_RX_DC_CFG_REG(128bit):
 * SRAM receive descriptor cache configuration register
 */
#define	FMCR_CZ_SRM_RX_DC_CFG_REG 0x00000610
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_SRM_RX_DC_CFG_REG_RESET 0x100000


#define	FMCRF_CZ_SRM_CLK_TMP_EN_LBN 21
#define	FMCRF_CZ_SRM_CLK_TMP_EN_WIDTH 1
#define	FMCRF_CZ_SRM_RX_DC_BASE_ADR_LBN 0
#define	FMCRF_CZ_SRM_RX_DC_BASE_ADR_WIDTH 21


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SRM_TX_DC_CFG_REG(128bit):
 * SRAM transmit descriptor cache configuration register
 */
#define	FMCR_CZ_SRM_TX_DC_CFG_REG 0x00000620
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_SRM_TX_DC_CFG_REG_RESET 0x130000


#define	FMCRF_CZ_SRM_TX_DC_BASE_ADR_LBN 0
#define	FMCRF_CZ_SRM_TX_DC_BASE_ADR_WIDTH 21


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SRM_CFG_REG(128bit):
 * SRAM configuration register
 */
#define	FMCR_CZ_SRM_CFG_REG 0x00000630
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_SRM_OOB_ADR_INTEN_LBN 5
#define	FMCRF_CZ_SRM_OOB_ADR_INTEN_WIDTH 1
#define	FMCRF_CZ_SRM_OOB_BUF_INTEN_LBN 4
#define	FMCRF_CZ_SRM_OOB_BUF_INTEN_WIDTH 1
#define	FMCRF_CZ_SRM_INIT_EN_LBN 3
#define	FMCRF_CZ_SRM_INIT_EN_WIDTH 1
#define	FMCRF_CZ_SRM_NUM_BANK_LBN 2
#define	FMCRF_CZ_SRM_NUM_BANK_WIDTH 1
#define	FMCRF_CZ_SRM_BANK_SIZE_LBN 0
#define	FMCRF_CZ_SRM_BANK_SIZE_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BUF_TBL_UPD_REG(128bit):
 * Buffer table update register
 */
#define	FMCR_CZ_BUF_TBL_UPD_REG 0x00000650
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_BUF_UPD_CMD_LBN 63
#define	FMCRF_CZ_BUF_UPD_CMD_WIDTH 1
#define	FMCRF_CZ_BUF_CLR_CMD_LBN 62
#define	FMCRF_CZ_BUF_CLR_CMD_WIDTH 1
#define	FMCRF_CZ_BUF_CLR_END_ID_LBN 32
#define	FMCRF_CZ_BUF_CLR_END_ID_WIDTH 20
#define	FMCRF_CZ_BUF_CLR_START_ID_LBN 0
#define	FMCRF_CZ_BUF_CLR_START_ID_WIDTH 20


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SRM_UPD_EVQ_REG(128bit):
 * Buffer table update register
 */
#define	FMCR_CZ_SRM_UPD_EVQ_REG 0x00000660
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_SRM_UPD_EVQ_ID_LBN 0
#define	FMCRF_CZ_SRM_UPD_EVQ_ID_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SRAM_PARITY_REG(128bit):
 * SRAM parity register.
 */
#define	FMCR_CZ_SRAM_PARITY_REG 0x00000670
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_BYPASS_ECC_LBN 3
#define	FMCRF_CZ_BYPASS_ECC_WIDTH 1
#define	FMCRF_CZ_SEC_INT_LBN 2
#define	FMCRF_CZ_SEC_INT_WIDTH 1
#define	FMCRF_CZ_FORCE_SRAM_DOUBLE_ERR_LBN 1
#define	FMCRF_CZ_FORCE_SRAM_DOUBLE_ERR_WIDTH 1
#define	FMCRF_CZ_FORCE_SRAM_SINGLE_ERR_LBN 0
#define	FMCRF_CZ_FORCE_SRAM_SINGLE_ERR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_CFG_REG(128bit):
 * Receive configuration register
 */
#define	FMCR_CZ_RX_CFG_REG 0x00000800
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_CFG_REG_RESET 0x608045190087c


#define	FMCRF_CZ_RX_MIN_KBUF_SIZE_LBN 72
#define	FMCRF_CZ_RX_MIN_KBUF_SIZE_WIDTH 14
#define	FMCRF_CZ_RX_HDR_SPLIT_EN_LBN 71
#define	FMCRF_CZ_RX_HDR_SPLIT_EN_WIDTH 1
#define	FMCRF_CZ_RX_HDR_SPLIT_PLD_BUF_SIZE_LBN 62
#define	FMCRF_CZ_RX_HDR_SPLIT_PLD_BUF_SIZE_WIDTH 9
#define	FMCRF_CZ_RX_HDR_SPLIT_HDR_BUF_SIZE_LBN 53
#define	FMCRF_CZ_RX_HDR_SPLIT_HDR_BUF_SIZE_WIDTH 9
#define	FMCRF_CZ_RX_PRE_RFF_IPG_LBN 49
#define	FMCRF_CZ_RX_PRE_RFF_IPG_WIDTH 4
#define	FMCRF_CZ_RX_TCP_SUP_LBN 48
#define	FMCRF_CZ_RX_TCP_SUP_WIDTH 1
#define	FMCRF_CZ_RX_INGR_EN_LBN 47
#define	FMCRF_CZ_RX_INGR_EN_WIDTH 1
#define	FMCRF_CZ_RX_IP_HASH_LBN 46
#define	FMCRF_CZ_RX_IP_HASH_WIDTH 1
#define	FMCRF_CZ_RX_HASH_ALG_LBN 45
#define	FMCRF_CZ_RX_HASH_ALG_WIDTH 1
#define	FMCRF_CZ_RX_HASH_INSRT_HDR_LBN 44
#define	FMCRF_CZ_RX_HASH_INSRT_HDR_WIDTH 1
#define	FMCRF_CZ_RX_DESC_PUSH_EN_LBN 43
#define	FMCRF_CZ_RX_DESC_PUSH_EN_WIDTH 1
#define	FMCRF_CZ_RX_RDW_PATCH_EN_LBN 42
#define	FMCRF_CZ_RX_RDW_PATCH_EN_WIDTH 1
#define	FMCRF_CZ_RX_OWNERR_CTL_LBN 38
#define	FMCRF_CZ_RX_OWNERR_CTL_WIDTH 1
#define	FMCRF_CZ_RX_XON_TX_TH_LBN 33
#define	FMCRF_CZ_RX_XON_TX_TH_WIDTH 5
#define	FMCRF_CZ_RX_XOFF_TX_TH_LBN 28
#define	FMCRF_CZ_RX_XOFF_TX_TH_WIDTH 5
#define	FMCRF_CZ_RX_USR_BUF_SIZE_LBN 19
#define	FMCRF_CZ_RX_USR_BUF_SIZE_WIDTH 9
#define	FMCRF_CZ_RX_XON_MAC_TH_LBN 10
#define	FMCRF_CZ_RX_XON_MAC_TH_WIDTH 9
#define	FMCRF_CZ_RX_XOFF_MAC_TH_LBN 1
#define	FMCRF_CZ_RX_XOFF_MAC_TH_WIDTH 9
#define	FMCRF_CZ_RX_XOFF_MAC_EN_LBN 0
#define	FMCRF_CZ_RX_XOFF_MAC_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_FILTER_CTL_REG(128bit):
 * Receive filter control registers
 */
#define	FMCR_CZ_RX_FILTER_CTL_REG 0x00000810
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_FILTER_CTL_REG_RESET 0x2023020000100040800080808


#define	FMCRF_CZ_ETHERNET_WILDCARD_SEARCH_LIMIT_LBN 94
#define	FMCRF_CZ_ETHERNET_WILDCARD_SEARCH_LIMIT_WIDTH 8
#define	FMCRF_CZ_ETHERNET_FULL_SEARCH_LIMIT_LBN 86
#define	FMCRF_CZ_ETHERNET_FULL_SEARCH_LIMIT_WIDTH 8
#define	FMCRF_CZ_RX_FILTER_ALL_VLAN_ETHERTYPES_LBN 85
#define	FMCRF_CZ_RX_FILTER_ALL_VLAN_ETHERTYPES_WIDTH 1
#define	FMCRF_CZ_RX_VLAN_MATCH_ETHERTYPE_LBN 69
#define	FMCRF_CZ_RX_VLAN_MATCH_ETHERTYPE_WIDTH 16
#define	FMCRF_CZ_MULTICAST_NOMATCH_Q_ID_LBN 57
#define	FMCRF_CZ_MULTICAST_NOMATCH_Q_ID_WIDTH 12
#define	FMCRF_CZ_MULTICAST_NOMATCH_RSS_ENABLED_LBN 56
#define	FMCRF_CZ_MULTICAST_NOMATCH_RSS_ENABLED_WIDTH 1
#define	FMCRF_CZ_MULTICAST_NOMATCH_IP_OVERRIDE_LBN 55
#define	FMCRF_CZ_MULTICAST_NOMATCH_IP_OVERRIDE_WIDTH 1
#define	FMCRF_CZ_UNICAST_NOMATCH_Q_ID_LBN 43
#define	FMCRF_CZ_UNICAST_NOMATCH_Q_ID_WIDTH 12
#define	FMCRF_CZ_UNICAST_NOMATCH_RSS_ENABLED_LBN 42
#define	FMCRF_CZ_UNICAST_NOMATCH_RSS_ENABLED_WIDTH 1
#define	FMCRF_CZ_UNICAST_NOMATCH_IP_OVERRIDE_LBN 41
#define	FMCRF_CZ_UNICAST_NOMATCH_IP_OVERRIDE_WIDTH 1
#define	FMCRF_CZ_SCATTER_ENBL_NO_MATCH_Q_LBN 40
#define	FMCRF_CZ_SCATTER_ENBL_NO_MATCH_Q_WIDTH 1
#define	FMCRF_CZ_UDP_FULL_SRCH_LIMIT_LBN 32
#define	FMCRF_CZ_UDP_FULL_SRCH_LIMIT_WIDTH 8
#define	FMCRF_CZ_NUM_KER_LBN 24
#define	FMCRF_CZ_NUM_KER_WIDTH 2
#define	FMCRF_CZ_UDP_WILD_SRCH_LIMIT_LBN 16
#define	FMCRF_CZ_UDP_WILD_SRCH_LIMIT_WIDTH 8
#define	FMCRF_CZ_TCP_WILD_SRCH_LIMIT_LBN 8
#define	FMCRF_CZ_TCP_WILD_SRCH_LIMIT_WIDTH 8
#define	FMCRF_CZ_TCP_FULL_SRCH_LIMIT_LBN 0
#define	FMCRF_CZ_TCP_FULL_SRCH_LIMIT_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_FLUSH_DESCQ_REG(128bit):
 * Receive flush descriptor queue register
 */
#define	FMCR_CZ_RX_FLUSH_DESCQ_REG 0x00000820
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_RX_FLUSH_DESCQ_CMD_LBN 24
#define	FMCRF_CZ_RX_FLUSH_DESCQ_CMD_WIDTH 1
#define	FMCRF_CZ_RX_FLUSH_DESCQ_LBN 0
#define	FMCRF_CZ_RX_FLUSH_DESCQ_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_DESC_UPD_REGP0(128bit):
 * Receive descriptor update register.
 */
#define	FMCR_CZ_RX_DESC_UPD_REGP0 0x00000830
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_DESC_UPD_REGP0_STEP 8192
#define	FMCR_CZ_RX_DESC_UPD_REGP0_ROWS 1024

#define	FMCRF_CZ_RX_DESC_WPTR_LBN 96
#define	FMCRF_CZ_RX_DESC_WPTR_WIDTH 12
#define	FMCRF_CZ_RX_DESC_PUSH_CMD_LBN 95
#define	FMCRF_CZ_RX_DESC_PUSH_CMD_WIDTH 1
#define	FMCRF_CZ_RX_DESC_LBN 0
#define	FMCRF_CZ_RX_DESC_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_DC_CFG_REG(128bit):
 * Receive descriptor cache configuration register
 */
#define	FMCR_CZ_RX_DC_CFG_REG 0x00000840
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_DC_CFG_REG_RESET 0x3


#define	FMCRF_CZ_RX_DC_SIZE_LBN 0
#define	FMCRF_CZ_RX_DC_SIZE_WIDTH 2
#define	FMCFE_CZ_RX_DC_SIZE_64 3
#define	FMCFE_CZ_RX_DC_SIZE_32 2
#define	FMCFE_CZ_RX_DC_SIZE_16 1
#define	FMCFE_CZ_RX_DC_SIZE_8 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_DC_PF_WM_REG(128bit):
 * Receive descriptor cache pre-fetch watermark register
 */
#define	FMCR_CZ_RX_DC_PF_WM_REG 0x00000850
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_DC_PF_WM_REG_RESET 0x7fc


#define	FMCRF_CZ_RX_DC_PF_HWM_LBN 6
#define	FMCRF_CZ_RX_DC_PF_HWM_WIDTH 6
#define	FMCRF_CZ_RX_DC_PF_LWM_LBN 0
#define	FMCRF_CZ_RX_DC_PF_LWM_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_RSS_TKEY_REG(128bit):
 * RSS Toeplitz hash key
 */
#define	FMCR_CZ_RX_RSS_TKEY_REG 0x00000860
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_RX_RSS_TKEY_HI_LBN 64
#define	FMCRF_CZ_RX_RSS_TKEY_HI_WIDTH 64
#define	FMCRF_CZ_RX_RSS_TKEY_LO_LBN 0
#define	FMCRF_CZ_RX_RSS_TKEY_LO_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_NODESC_DROP_REG(128bit):
 * Receive dropped packet counter register
 */
#define	FMCR_CZ_RX_NODESC_DROP_REG 0x00000880
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_RX_NODESC_DROP_CNT_LBN 0
#define	FMCRF_CZ_RX_NODESC_DROP_CNT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_DEBUG_REG(128bit):
 * undocumented register
 */
#define	FMCR_CZ_RX_DEBUG_REG 0x000008a0
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_RX_DEBUG_LBN 0
#define	FMCRF_CZ_RX_DEBUG_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_PUSH_DROP_REG(128bit):
 * Receive descriptor push dropped counter register
 */
#define	FMCR_CZ_RX_PUSH_DROP_REG 0x000008b0
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_RX_PUSH_DROP_CNT_LBN 0
#define	FMCRF_CZ_RX_PUSH_DROP_CNT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_RSS_IPV6_REG1(128bit):
 * IPv6 RSS Toeplitz hash key low bytes
 */
#define	FMCR_CZ_RX_RSS_IPV6_REG1 0x000008d0
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_RX_RSS_IPV6_TKEY_LO_LBN 0
#define	FMCRF_CZ_RX_RSS_IPV6_TKEY_LO_WIDTH 128


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_RSS_IPV6_REG2(128bit):
 * IPv6 RSS Toeplitz hash key middle bytes
 */
#define	FMCR_CZ_RX_RSS_IPV6_REG2 0x000008e0
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_RX_RSS_IPV6_TKEY_MID_LBN 0
#define	FMCRF_CZ_RX_RSS_IPV6_TKEY_MID_WIDTH 128


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_RSS_IPV6_REG3(128bit):
 * IPv6 RSS Toeplitz hash key upper bytes and IPv6 RSS settings
 */
#define	FMCR_CZ_RX_RSS_IPV6_REG3 0x000008f0
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_RSS_IPV6_REG3_RESET 0x60000000000000000


#define	FMCRF_CZ_RX_RSS_IPV6_THASH_ENABLE_LBN 66
#define	FMCRF_CZ_RX_RSS_IPV6_THASH_ENABLE_WIDTH 1
#define	FMCRF_CZ_RX_RSS_IPV6_IP_THASH_ENABLE_LBN 65
#define	FMCRF_CZ_RX_RSS_IPV6_IP_THASH_ENABLE_WIDTH 1
#define	FMCRF_CZ_RX_RSS_IPV6_TCP_SUPPRESS_LBN 64
#define	FMCRF_CZ_RX_RSS_IPV6_TCP_SUPPRESS_WIDTH 1
#define	FMCRF_CZ_RX_RSS_IPV6_TKEY_HI_LBN 0
#define	FMCRF_CZ_RX_RSS_IPV6_TKEY_HI_WIDTH 64


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_FLUSH_DESCQ_REG(128bit):
 * Transmit flush descriptor queue register
 */
#define	FMCR_CZ_TX_FLUSH_DESCQ_REG 0x00000a00
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_TX_FLUSH_DESCQ_CMD_LBN 12
#define	FMCRF_CZ_TX_FLUSH_DESCQ_CMD_WIDTH 1
#define	FMCRF_CZ_TX_FLUSH_DESCQ_LBN 0
#define	FMCRF_CZ_TX_FLUSH_DESCQ_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_DESC_UPD_REGP0(128bit):
 * Transmit descriptor update register.
 */
#define	FMCR_CZ_TX_DESC_UPD_REGP0 0x00000a10
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_DESC_UPD_REGP0_STEP 8192
#define	FMCR_CZ_TX_DESC_UPD_REGP0_ROWS 1024

#define	FMCRF_CZ_TX_DESC_WPTR_LBN 96
#define	FMCRF_CZ_TX_DESC_WPTR_WIDTH 12
#define	FMCRF_CZ_TX_DESC_PUSH_CMD_LBN 95
#define	FMCRF_CZ_TX_DESC_PUSH_CMD_WIDTH 1
#define	FMCRF_CZ_TX_DESC_LBN 0
#define	FMCRF_CZ_TX_DESC_WIDTH 95


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_DC_CFG_REG(128bit):
 * Transmit descriptor cache configuration register
 */
#define	FMCR_CZ_TX_DC_CFG_REG 0x00000a20
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_DC_CFG_REG_RESET 0x2


#define	FMCRF_CZ_TX_DC_SIZE_LBN 0
#define	FMCRF_CZ_TX_DC_SIZE_WIDTH 2
#define	FMCFE_CZ_TX_DC_SIZE_32 2
#define	FMCFE_CZ_TX_DC_SIZE_16 1
#define	FMCFE_CZ_TX_DC_SIZE_8 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_CFG_REG(128bit):
 * Transmit configuration register
 */
#define	FMCR_CZ_TX_CFG_REG 0x00000a50
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_CFG_REG_RESET 0x201010101010118100000000000020


#define	FMCRF_CZ_TX_CONT_LOOKUP_THRESH_RANGE_LBN 114
#define	FMCRF_CZ_TX_CONT_LOOKUP_THRESH_RANGE_WIDTH 8
#define	FMCRF_CZ_TX_FILTER_TEST_MODE_BIT_LBN 113
#define	FMCRF_CZ_TX_FILTER_TEST_MODE_BIT_WIDTH 1
#define	FMCRF_CZ_TX_ETH_FILTER_WILD_SEARCH_RANGE_LBN 105
#define	FMCRF_CZ_TX_ETH_FILTER_WILD_SEARCH_RANGE_WIDTH 8
#define	FMCRF_CZ_TX_ETH_FILTER_FULL_SEARCH_RANGE_LBN 97
#define	FMCRF_CZ_TX_ETH_FILTER_FULL_SEARCH_RANGE_WIDTH 8
#define	FMCRF_CZ_TX_UDPIP_FILTER_WILD_SEARCH_RANGE_LBN 89
#define	FMCRF_CZ_TX_UDPIP_FILTER_WILD_SEARCH_RANGE_WIDTH 8
#define	FMCRF_CZ_TX_UDPIP_FILTER_FULL_SEARCH_RANGE_LBN 81
#define	FMCRF_CZ_TX_UDPIP_FILTER_FULL_SEARCH_RANGE_WIDTH 8
#define	FMCRF_CZ_TX_TCPIP_FILTER_WILD_SEARCH_RANGE_LBN 73
#define	FMCRF_CZ_TX_TCPIP_FILTER_WILD_SEARCH_RANGE_WIDTH 8
#define	FMCRF_CZ_TX_TCPIP_FILTER_FULL_SEARCH_RANGE_LBN 65
#define	FMCRF_CZ_TX_TCPIP_FILTER_FULL_SEARCH_RANGE_WIDTH 8
#define	FMCRF_CZ_TX_FILTER_ALL_VLAN_ETHERTYPES_BIT_LBN 64
#define	FMCRF_CZ_TX_FILTER_ALL_VLAN_ETHERTYPES_BIT_WIDTH 1
#define	FMCRF_CZ_TX_VLAN_MATCH_ETHERTYPE_RANGE_LBN 48
#define	FMCRF_CZ_TX_VLAN_MATCH_ETHERTYPE_RANGE_WIDTH 16
#define	FMCRF_CZ_TX_FILTER_EN_BIT_LBN 47
#define	FMCRF_CZ_TX_FILTER_EN_BIT_WIDTH 1
#define	FMCRF_CZ_TX_IP_ID_P0_OFS_LBN 16
#define	FMCRF_CZ_TX_IP_ID_P0_OFS_WIDTH 15
#define	FMCRF_CZ_TX_NO_EOP_DISC_EN_LBN 5
#define	FMCRF_CZ_TX_NO_EOP_DISC_EN_WIDTH 1
#define	FMCRF_CZ_TX_P1_PRI_EN_LBN 4
#define	FMCRF_CZ_TX_P1_PRI_EN_WIDTH 1
#define	FMCRF_CZ_TX_OWNERR_CTL_LBN 2
#define	FMCRF_CZ_TX_OWNERR_CTL_WIDTH 1
#define	FMCRF_CZ_TX_IP_ID_REP_EN_LBN 0
#define	FMCRF_CZ_TX_IP_ID_REP_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_PUSH_DROP_REG(128bit):
 * Transmit push dropped register
 */
#define	FMCR_CZ_TX_PUSH_DROP_REG 0x00000a60
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_TX_PUSH_DROP_CNT_LBN 0
#define	FMCRF_CZ_TX_PUSH_DROP_CNT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_RESERVED_REG(128bit):
 * Transmit configuration register
 */
#define	FMCR_CZ_TX_RESERVED_REG 0x00000a80
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_RESERVED_REG_RESET 0xfffff0300008012a0023fffc0010b


#define	FMCRF_CZ_TX_EVT_CNT_LBN 121
#define	FMCRF_CZ_TX_EVT_CNT_WIDTH 7
#define	FMCRF_CZ_TX_PREF_AGE_CNT_LBN 119
#define	FMCRF_CZ_TX_PREF_AGE_CNT_WIDTH 2
#define	FMCRF_CZ_TX_RD_COMP_TMR_LBN 96
#define	FMCRF_CZ_TX_RD_COMP_TMR_WIDTH 23
#define	FMCRF_CZ_TX_PUSH_EN_LBN 89
#define	FMCRF_CZ_TX_PUSH_EN_WIDTH 1
#define	FMCRF_CZ_TX_PUSH_CHK_DIS_LBN 88
#define	FMCRF_CZ_TX_PUSH_CHK_DIS_WIDTH 1
#define	FMCRF_CZ_TX_D_FF_FULL_P0_LBN 85
#define	FMCRF_CZ_TX_D_FF_FULL_P0_WIDTH 1
#define	FMCRF_CZ_TX_DMAR_ST_P0_LBN 81
#define	FMCRF_CZ_TX_DMAR_ST_P0_WIDTH 1
#define	FMCRF_CZ_TX_DMAQ_ST_LBN 78
#define	FMCRF_CZ_TX_DMAQ_ST_WIDTH 1
#define	FMCRF_CZ_TX_RX_SPACER_LBN 64
#define	FMCRF_CZ_TX_RX_SPACER_WIDTH 8
#define	FMCRF_CZ_TX_DROP_ABORT_EN_LBN 60
#define	FMCRF_CZ_TX_DROP_ABORT_EN_WIDTH 1
#define	FMCRF_CZ_TX_SOFT_EVT_EN_LBN 59
#define	FMCRF_CZ_TX_SOFT_EVT_EN_WIDTH 1
#define	FMCRF_CZ_TX_PS_EVT_DIS_LBN 58
#define	FMCRF_CZ_TX_PS_EVT_DIS_WIDTH 1
#define	FMCRF_CZ_TX_RX_SPACER_EN_LBN 57
#define	FMCRF_CZ_TX_RX_SPACER_EN_WIDTH 1
#define	FMCRF_CZ_TX_XP_TIMER_LBN 52
#define	FMCRF_CZ_TX_XP_TIMER_WIDTH 5
#define	FMCRF_CZ_TX_PREF_SPACER_LBN 44
#define	FMCRF_CZ_TX_PREF_SPACER_WIDTH 8
#define	FMCRF_CZ_TX_PREF_WD_TMR_LBN 22
#define	FMCRF_CZ_TX_PREF_WD_TMR_WIDTH 22
#define	FMCRF_CZ_TX_ONLY1TAG_LBN 21
#define	FMCRF_CZ_TX_ONLY1TAG_WIDTH 1
#define	FMCRF_CZ_TX_PREF_THRESHOLD_LBN 19
#define	FMCRF_CZ_TX_PREF_THRESHOLD_WIDTH 2
#define	FMCRF_CZ_TX_ONE_PKT_PER_Q_LBN 18
#define	FMCRF_CZ_TX_ONE_PKT_PER_Q_WIDTH 1
#define	FMCRF_CZ_TX_DIS_NON_IP_EV_LBN 17
#define	FMCRF_CZ_TX_DIS_NON_IP_EV_WIDTH 1
#define	FMCRF_CZ_TX_DMA_SPACER_LBN 8
#define	FMCRF_CZ_TX_DMA_SPACER_WIDTH 8
#define	FMCRF_CZ_TX_FLUSH_MIN_LEN_EN_LBN 7
#define	FMCRF_CZ_TX_FLUSH_MIN_LEN_EN_WIDTH 1
#define	FMCRF_CZ_TX_MAX_CPL_LBN 2
#define	FMCRF_CZ_TX_MAX_CPL_WIDTH 2
#define	FMCFE_CZ_TX_MAX_CPL_16 3
#define	FMCFE_CZ_TX_MAX_CPL_8 2
#define	FMCFE_CZ_TX_MAX_CPL_4 1
#define	FMCFE_CZ_TX_MAX_CPL_NOLIMIT 0
#define	FMCRF_CZ_TX_MAX_PREF_LBN 0
#define	FMCRF_CZ_TX_MAX_PREF_WIDTH 2
#define	FMCFE_CZ_TX_MAX_PREF_32 3
#define	FMCFE_CZ_TX_MAX_PREF_16 2
#define	FMCFE_CZ_TX_MAX_PREF_8 1
#define	FMCFE_CZ_TX_MAX_PREF_OFF 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_PACE_REG(128bit):
 * Transmit pace control register
 */
#define	FMCR_CZ_TX_PACE_REG 0x00000a90
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_PACE_REG_RESET 0xa81600


#define	FMCRF_CZ_TX_PACE_SB_NOT_AF_LBN 19
#define	FMCRF_CZ_TX_PACE_SB_NOT_AF_WIDTH 10
#define	FMCRF_CZ_TX_PACE_SB_AF_LBN 9
#define	FMCRF_CZ_TX_PACE_SB_AF_WIDTH 10
#define	FMCRF_CZ_TX_PACE_FB_BASE_LBN 5
#define	FMCRF_CZ_TX_PACE_FB_BASE_WIDTH 4
#define	FMCRF_CZ_TX_PACE_BIN_TH_LBN 0
#define	FMCRF_CZ_TX_PACE_BIN_TH_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_PACE_DROP_QID_REG(128bit):
 * PACE Drop QID Counter
 */
#define	FMCR_CZ_TX_PACE_DROP_QID_REG 0x00000aa0
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_TX_PACE_QID_DRP_CNT_LBN 0
#define	FMCRF_CZ_TX_PACE_QID_DRP_CNT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_IPFIL_PORTEN_REG(128bit):
 * Legacy transmit filter control register
 */
#define	FMCR_CZ_TX_IPFIL_PORTEN_REG 0x00000af0
/* sienaa0=mcpuind_f0 */

#define	FMCRF_CZ_TX_MADR0_FIL_EN_LBN 64
#define	FMCRF_CZ_TX_MADR0_FIL_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BUF_HALF_TBL(64bit):
 * Buffer table in half buffer table mode direct access by driver
 */
#define	FMCR_CZ_BUF_HALF_TBL 0x00800000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_BUF_HALF_TBL_STEP 8
#define	FMCR_CZ_BUF_HALF_TBL_ROWS 147456

#define	FMCRF_CZ_BUF_ADR_HBUF_ODD_LBN 44
#define	FMCRF_CZ_BUF_ADR_HBUF_ODD_WIDTH 20
#define	FMCRF_CZ_BUF_OWNER_ID_HBUF_ODD_LBN 32
#define	FMCRF_CZ_BUF_OWNER_ID_HBUF_ODD_WIDTH 12
#define	FMCRF_CZ_BUF_ADR_HBUF_EVEN_LBN 12
#define	FMCRF_CZ_BUF_ADR_HBUF_EVEN_WIDTH 20
#define	FMCRF_CZ_BUF_OWNER_ID_HBUF_EVEN_LBN 0
#define	FMCRF_CZ_BUF_OWNER_ID_HBUF_EVEN_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BUF_FULL_TBL(64bit):
 * Buffer table in full buffer table mode direct access by driver
 */
#define	FMCR_CZ_BUF_FULL_TBL 0x00800000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_BUF_FULL_TBL_STEP 8
#define	FMCR_CZ_BUF_FULL_TBL_ROWS 147456

#define	FMCRF_CZ_BUF_FULL_UNUSED_LBN 51
#define	FMCRF_CZ_BUF_FULL_UNUSED_WIDTH 13
#define	FMCRF_CZ_IP_DAT_BUF_SIZE_LBN 50
#define	FMCRF_CZ_IP_DAT_BUF_SIZE_WIDTH 1
#define	FMCRF_CZ_BUF_ADR_REGION_LBN 48
#define	FMCRF_CZ_BUF_ADR_REGION_WIDTH 2
#define	FMCFE_CZ_BUF_ADR_REGN3 3
#define	FMCFE_CZ_BUF_ADR_REGN2 2
#define	FMCFE_CZ_BUF_ADR_REGN1 1
#define	FMCFE_CZ_BUF_ADR_REGN0 0
#define	FMCRF_CZ_BUF_ADR_FBUF_LBN 14
#define	FMCRF_CZ_BUF_ADR_FBUF_WIDTH 34
#define	FMCRF_CZ_BUF_OWNER_ID_FBUF_LBN 0
#define	FMCRF_CZ_BUF_OWNER_ID_FBUF_WIDTH 14


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_FILTER_TBL0(128bit):
 * TCP/IPv4 Receive filter table
 */
#define	FMCR_CZ_RX_FILTER_TBL0 0x00f00000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_FILTER_TBL0_STEP 32
#define	FMCR_CZ_RX_FILTER_TBL0_ROWS 8192

#define	FMCRF_CZ_RSS_EN_LBN 110
#define	FMCRF_CZ_RSS_EN_WIDTH 1
#define	FMCRF_CZ_SCATTER_EN_LBN 109
#define	FMCRF_CZ_SCATTER_EN_WIDTH 1
#define	FMCRF_CZ_TCP_UDP_LBN 108
#define	FMCRF_CZ_TCP_UDP_WIDTH 1
#define	FMCRF_CZ_RXQ_ID_LBN 96
#define	FMCRF_CZ_RXQ_ID_WIDTH 12
#define	FMCRF_CZ_DEST_IP_LBN 64
#define	FMCRF_CZ_DEST_IP_WIDTH 32
#define	FMCRF_CZ_DEST_PORT_TCP_LBN 48
#define	FMCRF_CZ_DEST_PORT_TCP_WIDTH 16
#define	FMCRF_CZ_SRC_IP_LBN 16
#define	FMCRF_CZ_SRC_IP_WIDTH 32
#define	FMCRF_CZ_SRC_TCP_DEST_UDP_LBN 0
#define	FMCRF_CZ_SRC_TCP_DEST_UDP_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_MAC_FILTER_TBL0(128bit):
 * Receive Ethernet filter table
 */
#define	FMCR_CZ_RX_MAC_FILTER_TBL0 0x00f00010
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_MAC_FILTER_TBL0_STEP 32
#define	FMCR_CZ_RX_MAC_FILTER_TBL0_ROWS 512

#define	FMCRF_CZ_RMFT_RSS_EN_LBN 75
#define	FMCRF_CZ_RMFT_RSS_EN_WIDTH 1
#define	FMCRF_CZ_RMFT_SCATTER_EN_LBN 74
#define	FMCRF_CZ_RMFT_SCATTER_EN_WIDTH 1
#define	FMCRF_CZ_RMFT_IP_OVERRIDE_LBN 73
#define	FMCRF_CZ_RMFT_IP_OVERRIDE_WIDTH 1
#define	FMCRF_CZ_RMFT_RXQ_ID_LBN 61
#define	FMCRF_CZ_RMFT_RXQ_ID_WIDTH 12
#define	FMCRF_CZ_RMFT_WILDCARD_MATCH_LBN 60
#define	FMCRF_CZ_RMFT_WILDCARD_MATCH_WIDTH 1
#define	FMCRF_CZ_RMFT_DEST_MAC_LBN 12
#define	FMCRF_CZ_RMFT_DEST_MAC_WIDTH 48
#define	FMCRF_CZ_RMFT_VLAN_ID_LBN 0
#define	FMCRF_CZ_RMFT_VLAN_ID_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_DESC_PTR_TBL(128bit):
 * Receive descriptor pointer table
 */
#define	FMCR_CZ_RX_DESC_PTR_TBL 0x00f40000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_DESC_PTR_TBL_STEP 16
#define	FMCR_CZ_RX_DESC_PTR_TBL_ROWS 1024

#define	FMCRF_CZ_RX_HDR_SPLIT_LBN 90
#define	FMCRF_CZ_RX_HDR_SPLIT_WIDTH 1
#define	FMCRF_CZ_RX_ISCSI_DDIG_EN_LBN 88
#define	FMCRF_CZ_RX_ISCSI_DDIG_EN_WIDTH 1
#define	FMCRF_CZ_RX_ISCSI_HDIG_EN_LBN 87
#define	FMCRF_CZ_RX_ISCSI_HDIG_EN_WIDTH 1
#define	FMCRF_CZ_RX_DESC_PREF_ACT_LBN 86
#define	FMCRF_CZ_RX_DESC_PREF_ACT_WIDTH 1
#define	FMCRF_CZ_RX_DC_HW_RPTR_LBN 80
#define	FMCRF_CZ_RX_DC_HW_RPTR_WIDTH 6
#define	FMCRF_CZ_RX_DESCQ_HW_RPTR_LBN 68
#define	FMCRF_CZ_RX_DESCQ_HW_RPTR_WIDTH 12
#define	FMCRF_CZ_RX_DESCQ_SW_WPTR_LBN 56
#define	FMCRF_CZ_RX_DESCQ_SW_WPTR_WIDTH 12
#define	FMCRF_CZ_RX_DESCQ_BUF_BASE_ID_LBN 36
#define	FMCRF_CZ_RX_DESCQ_BUF_BASE_ID_WIDTH 20
#define	FMCRF_CZ_RX_DESCQ_EVQ_ID_LBN 24
#define	FMCRF_CZ_RX_DESCQ_EVQ_ID_WIDTH 12
#define	FMCRF_CZ_RX_DESCQ_OWNER_ID_LBN 10
#define	FMCRF_CZ_RX_DESCQ_OWNER_ID_WIDTH 14
#define	FMCRF_CZ_RX_DESCQ_LABEL_LBN 5
#define	FMCRF_CZ_RX_DESCQ_LABEL_WIDTH 5
#define	FMCRF_CZ_RX_DESCQ_SIZE_LBN 3
#define	FMCRF_CZ_RX_DESCQ_SIZE_WIDTH 2
#define	FMCFE_CZ_RX_DESCQ_SIZE_4K 3
#define	FMCFE_CZ_RX_DESCQ_SIZE_2K 2
#define	FMCFE_CZ_RX_DESCQ_SIZE_1K 1
#define	FMCFE_CZ_RX_DESCQ_SIZE_512 0
#define	FMCRF_CZ_RX_DESCQ_TYPE_LBN 2
#define	FMCRF_CZ_RX_DESCQ_TYPE_WIDTH 1
#define	FMCRF_CZ_RX_DESCQ_JUMBO_LBN 1
#define	FMCRF_CZ_RX_DESCQ_JUMBO_WIDTH 1
#define	FMCRF_CZ_RX_DESCQ_EN_LBN 0
#define	FMCRF_CZ_RX_DESCQ_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_DESC_PTR_TBL(128bit):
 * Transmit descriptor pointer
 */
#define	FMCR_CZ_TX_DESC_PTR_TBL 0x00f50000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_DESC_PTR_TBL_STEP 16
#define	FMCR_CZ_TX_DESC_PTR_TBL_ROWS 1024

#define	FMCRF_CZ_TX_DPT_Q_MASK_WIDTH_LBN 94
#define	FMCRF_CZ_TX_DPT_Q_MASK_WIDTH_WIDTH 2
#define	FMCRF_CZ_TX_DPT_ETH_FILT_EN_LBN 93
#define	FMCRF_CZ_TX_DPT_ETH_FILT_EN_WIDTH 1
#define	FMCRF_CZ_TX_DPT_IP_FILT_EN_LBN 92
#define	FMCRF_CZ_TX_DPT_IP_FILT_EN_WIDTH 1
#define	FMCRF_CZ_TX_NON_IP_DROP_DIS_LBN 91
#define	FMCRF_CZ_TX_NON_IP_DROP_DIS_WIDTH 1
#define	FMCRF_CZ_TX_IP_CHKSM_DIS_LBN 90
#define	FMCRF_CZ_TX_IP_CHKSM_DIS_WIDTH 1
#define	FMCRF_CZ_TX_TCP_CHKSM_DIS_LBN 89
#define	FMCRF_CZ_TX_TCP_CHKSM_DIS_WIDTH 1
#define	FMCRF_CZ_TX_DESCQ_EN_LBN 88
#define	FMCRF_CZ_TX_DESCQ_EN_WIDTH 1
#define	FMCRF_CZ_TX_ISCSI_DDIG_EN_LBN 87
#define	FMCRF_CZ_TX_ISCSI_DDIG_EN_WIDTH 1
#define	FMCRF_CZ_TX_ISCSI_HDIG_EN_LBN 86
#define	FMCRF_CZ_TX_ISCSI_HDIG_EN_WIDTH 1
#define	FMCRF_CZ_TX_DC_HW_RPTR_LBN 80
#define	FMCRF_CZ_TX_DC_HW_RPTR_WIDTH 6
#define	FMCRF_CZ_TX_DESCQ_HW_RPTR_LBN 68
#define	FMCRF_CZ_TX_DESCQ_HW_RPTR_WIDTH 12
#define	FMCRF_CZ_TX_DESCQ_SW_WPTR_LBN 56
#define	FMCRF_CZ_TX_DESCQ_SW_WPTR_WIDTH 12
#define	FMCRF_CZ_TX_DESCQ_BUF_BASE_ID_LBN 36
#define	FMCRF_CZ_TX_DESCQ_BUF_BASE_ID_WIDTH 20
#define	FMCRF_CZ_TX_DESCQ_EVQ_ID_LBN 24
#define	FMCRF_CZ_TX_DESCQ_EVQ_ID_WIDTH 12
#define	FMCRF_CZ_TX_DESCQ_OWNER_ID_LBN 10
#define	FMCRF_CZ_TX_DESCQ_OWNER_ID_WIDTH 14
#define	FMCRF_CZ_TX_DESCQ_LABEL_LBN 5
#define	FMCRF_CZ_TX_DESCQ_LABEL_WIDTH 5
#define	FMCRF_CZ_TX_DESCQ_SIZE_LBN 3
#define	FMCRF_CZ_TX_DESCQ_SIZE_WIDTH 2
#define	FMCFE_CZ_TX_DESCQ_SIZE_4K 3
#define	FMCFE_CZ_TX_DESCQ_SIZE_2K 2
#define	FMCFE_CZ_TX_DESCQ_SIZE_1K 1
#define	FMCFE_CZ_TX_DESCQ_SIZE_512 0
#define	FMCRF_CZ_TX_DESCQ_TYPE_LBN 1
#define	FMCRF_CZ_TX_DESCQ_TYPE_WIDTH 2
#define	FMCRF_CZ_TX_DESCQ_FLUSH_LBN 0
#define	FMCRF_CZ_TX_DESCQ_FLUSH_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_EVQ_PTR_TBL(128bit):
 * Event queue pointer table
 */
#define	FMCR_CZ_EVQ_PTR_TBL 0x00f60000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_EVQ_PTR_TBL_STEP 16
#define	FMCR_CZ_EVQ_PTR_TBL_ROWS 1024

#define	FMCRF_CZ_EVQ_RPTR_IGN_LBN 40
#define	FMCRF_CZ_EVQ_RPTR_IGN_WIDTH 1
#define	FMCRF_CZ_EVQ_DOS_PROTECT_EN_LBN 39
#define	FMCRF_CZ_EVQ_DOS_PROTECT_EN_WIDTH 1
#define	FMCRF_CZ_EVQ_NXT_WPTR_LBN 24
#define	FMCRF_CZ_EVQ_NXT_WPTR_WIDTH 15
#define	FMCRF_CZ_EVQ_EN_LBN 23
#define	FMCRF_CZ_EVQ_EN_WIDTH 1
#define	FMCRF_CZ_EVQ_SIZE_LBN 20
#define	FMCRF_CZ_EVQ_SIZE_WIDTH 3
#define	FMCFE_CZ_EVQ_SIZE_32K 6
#define	FMCFE_CZ_EVQ_SIZE_16K 5
#define	FMCFE_CZ_EVQ_SIZE_8K 4
#define	FMCFE_CZ_EVQ_SIZE_4K 3
#define	FMCFE_CZ_EVQ_SIZE_2K 2
#define	FMCFE_CZ_EVQ_SIZE_1K 1
#define	FMCFE_CZ_EVQ_SIZE_512 0
#define	FMCRF_CZ_EVQ_BUF_BASE_ID_LBN 0
#define	FMCRF_CZ_EVQ_BUF_BASE_ID_WIDTH 20


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TIMER_TBL(128bit):
 * Timer table
 */
#define	FMCR_CZ_TIMER_TBL 0x00f70000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TIMER_TBL_STEP 16
#define	FMCR_CZ_TIMER_TBL_ROWS 1024

#define	FMCRF_CZ_TIMER_Q_EN_LBN 33
#define	FMCRF_CZ_TIMER_Q_EN_WIDTH 1
#define	FMCRF_CZ_INT_ARMD_LBN 32
#define	FMCRF_CZ_INT_ARMD_WIDTH 1
#define	FMCRF_CZ_INT_PEND_LBN 31
#define	FMCRF_CZ_INT_PEND_WIDTH 1
#define	FMCRF_CZ_HOST_NOTIFY_MODE_LBN 30
#define	FMCRF_CZ_HOST_NOTIFY_MODE_WIDTH 1
#define	FMCRF_CZ_RELOAD_TIMER_VAL_LBN 16
#define	FMCRF_CZ_RELOAD_TIMER_VAL_WIDTH 14
#define	FMCRF_CZ_TIMER_MODE_LBN 14
#define	FMCRF_CZ_TIMER_MODE_WIDTH 2
#define	FMCFE_CZ_TIMER_MODE_INT_HLDOFF 3
#define	FMCFE_CZ_TIMER_MODE_TRIG_START 2
#define	FMCFE_CZ_TIMER_MODE_IMMED_START 1
#define	FMCFE_CZ_TIMER_MODE_DIS 0
#define	FMCRF_CZ_TIMER_VAL_LBN 0
#define	FMCRF_CZ_TIMER_VAL_WIDTH 14


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_PACE_TBL(128bit):
 * Transmit pacing table
 */
#define	FMCR_CZ_TX_PACE_TBL 0x00f80000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_PACE_TBL_STEP 16
#define	FMCR_CZ_TX_PACE_TBL_ROWS 1024

#define	FMCRF_CZ_TX_PACE_LBN 0
#define	FMCRF_CZ_TX_PACE_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RX_INDIRECTION_TBL(7bit):
 * RX Indirection Table
 */
#define	FMCR_CZ_RX_INDIRECTION_TBL 0x00fb0000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_RX_INDIRECTION_TBL_STEP 16
#define	FMCR_CZ_RX_INDIRECTION_TBL_ROWS 128

#define	FMCRF_CZ_IT_QUEUE_LBN 0
#define	FMCRF_CZ_IT_QUEUE_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_FILTER_TBL0(128bit):
 * TCP/IPv4 Transmit filter table
 */
#define	FMCR_CZ_TX_FILTER_TBL0 0x00fc0000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_FILTER_TBL0_STEP 16
#define	FMCR_CZ_TX_FILTER_TBL0_ROWS 8192

#define	FMCRF_CZ_TIFT_TCP_UDP_LBN 108
#define	FMCRF_CZ_TIFT_TCP_UDP_WIDTH 1
#define	FMCRF_CZ_TIFT_TXQ_ID_LBN 96
#define	FMCRF_CZ_TIFT_TXQ_ID_WIDTH 12
#define	FMCRF_CZ_TIFT_DEST_IP_LBN 64
#define	FMCRF_CZ_TIFT_DEST_IP_WIDTH 32
#define	FMCRF_CZ_TIFT_DEST_PORT_TCP_LBN 48
#define	FMCRF_CZ_TIFT_DEST_PORT_TCP_WIDTH 16
#define	FMCRF_CZ_TIFT_SRC_IP_LBN 16
#define	FMCRF_CZ_TIFT_SRC_IP_WIDTH 32
#define	FMCRF_CZ_TIFT_SRC_TCP_DEST_UDP_LBN 0
#define	FMCRF_CZ_TIFT_SRC_TCP_DEST_UDP_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TX_MAC_FILTER_TBL0(128bit):
 * Transmit Ethernet filter table
 */
#define	FMCR_CZ_TX_MAC_FILTER_TBL0 0x00fe0000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_TX_MAC_FILTER_TBL0_STEP 16
#define	FMCR_CZ_TX_MAC_FILTER_TBL0_ROWS 512

#define	FMCRF_CZ_TMFT_TXQ_ID_LBN 61
#define	FMCRF_CZ_TMFT_TXQ_ID_WIDTH 12
#define	FMCRF_CZ_TMFT_WILDCARD_MATCH_LBN 60
#define	FMCRF_CZ_TMFT_WILDCARD_MATCH_WIDTH 1
#define	FMCRF_CZ_TMFT_SRC_MAC_LBN 12
#define	FMCRF_CZ_TMFT_SRC_MAC_WIDTH 48
#define	FMCRF_CZ_TMFT_VLAN_ID_LBN 0
#define	FMCRF_CZ_TMFT_VLAN_ID_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SRM_DBG_REG(64bit):
 * SRAM debug access
 */
#define	FMCR_CZ_SRM_DBG_REG 0x03000000
/* sienaa0=mcpuind_f0 */
#define	FMCR_CZ_SRM_DBG_REG_STEP 8
#define	FMCR_CZ_SRM_DBG_REG_ROWS 262144

#define	FMCRF_CZ_SRM_DBG_LBN 0
#define	FMCRF_CZ_SRM_DBG_WIDTH 64


#endif /* MCPUINDFUNC_PROGMODEL_DEFS_H */
