; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -S -mtriple=riscv32-esp-unknown-elf -passes=riscv-esp32p4-loop-vectorize-extractor -riscv-esp32p4-loop-vectorize-extractor=true < %s | FileCheck %s


; Function Attrs: nofree norecurse nosync nounwind memory(argmem: readwrite)
define dso_local range(i32 0, 458756) i32 @dsps_sub_s8_ansi(ptr noundef readonly %input1, ptr noundef readonly %input2, ptr noundef writeonly %output, i32 noundef %len, i32 noundef %step1, i32 noundef %step2, i32 noundef %step_out, i32 noundef %shift) local_unnamed_addr #0 {
; CHECK-LABEL: define dso_local range(i32 0, 458756) i32 @dsps_sub_s8_ansi(
; CHECK-SAME: ptr noundef readonly [[INPUT1:%.*]], ptr noundef readonly [[INPUT2:%.*]], ptr noundef writeonly [[OUTPUT:%.*]], i32 noundef [[LEN:%.*]], i32 noundef [[STEP1:%.*]], i32 noundef [[STEP2:%.*]], i32 noundef [[STEP_OUT:%.*]], i32 noundef [[SHIFT:%.*]]) local_unnamed_addr #[[ATTR0:[0-9]+]] {
; CHECK-NEXT:  [[ENTRY:.*]]:
; CHECK-NEXT:    [[INPUT214:%.*]] = ptrtoint ptr [[INPUT2]] to i32
; CHECK-NEXT:    [[INPUT112:%.*]] = ptrtoint ptr [[INPUT1]] to i32
; CHECK-NEXT:    [[OUTPUT11:%.*]] = ptrtoint ptr [[OUTPUT]] to i32
; CHECK-NEXT:    [[INPUT27:%.*]] = ptrtoint ptr [[INPUT2]] to i32
; CHECK-NEXT:    [[INPUT16:%.*]] = ptrtoint ptr [[INPUT1]] to i32
; CHECK-NEXT:    [[OUTPUT5:%.*]] = ptrtoint ptr [[OUTPUT]] to i32
; CHECK-NEXT:    [[CMP:%.*]] = icmp eq ptr [[INPUT1]], null
; CHECK-NEXT:    [[CMP1:%.*]] = icmp eq ptr [[INPUT2]], null
; CHECK-NEXT:    [[OR_COND:%.*]] = or i1 [[CMP]], [[CMP1]]
; CHECK-NEXT:    [[CMP4:%.*]] = icmp eq ptr [[OUTPUT]], null
; CHECK-NEXT:    [[OR_COND21:%.*]] = or i1 [[OR_COND]], [[CMP4]]
; CHECK-NEXT:    br i1 [[OR_COND21]], label %[[RETURN:.*]], label %[[FOR_COND_PREHEADER:.*]]
; CHECK:       [[FOR_COND_PREHEADER]]:
; CHECK-NEXT:    [[CMP722:%.*]] = icmp sgt i32 [[LEN]], 0
; CHECK-NEXT:    br i1 [[CMP722]], label %[[FOR_BODY_PREHEADER:.*]], label %[[RETURN]]
; CHECK:       [[FOR_BODY_PREHEADER]]:
; CHECK-NEXT:    [[STRIDE_IS_ONE:%.*]] = icmp eq i32 [[STEP_OUT]], 1
; CHECK-NEXT:    [[STRIDE_IS_ONE1:%.*]] = icmp eq i32 [[STEP2]], 1
; CHECK-NEXT:    [[TMP0:%.*]] = and i1 [[STRIDE_IS_ONE]], [[STRIDE_IS_ONE1]]
; CHECK-NEXT:    [[STRIDE_IS_ONE2:%.*]] = icmp eq i32 [[STEP1]], 1
; CHECK-NEXT:    [[TMP1:%.*]] = and i1 [[TMP0]], [[STRIDE_IS_ONE2]]
; CHECK-NEXT:    br i1 [[TMP1]], label %[[FAST_PATH_PREHEADER:.*]], label %[[FOR_BODY_PREHEADER1:.*]]
; CHECK:       [[FOR_BODY_PREHEADER1]]:
; CHECK-NEXT:    [[MIN_ITERS_CHECK:%.*]] = icmp ult i32 [[LEN]], 12
; CHECK-NEXT:    br i1 [[MIN_ITERS_CHECK]], label %[[SCALAR_PH:.*]], label %[[VECTOR_SCEVCHECK:.*]]
; CHECK:       [[VECTOR_SCEVCHECK]]:
; CHECK-NEXT:    [[IDENT_CHECK:%.*]] = icmp ne i32 [[STEP_OUT]], 1
; CHECK-NEXT:    [[IDENT_CHECK3:%.*]] = icmp ne i32 [[STEP1]], 1
; CHECK-NEXT:    [[IDENT_CHECK4:%.*]] = icmp ne i32 [[STEP2]], 1
; CHECK-NEXT:    [[TMP2:%.*]] = or i1 [[IDENT_CHECK]], [[IDENT_CHECK3]]
; CHECK-NEXT:    [[TMP3:%.*]] = or i1 [[TMP2]], [[IDENT_CHECK4]]
; CHECK-NEXT:    br i1 [[TMP3]], label %[[SCALAR_PH]], label %[[VECTOR_MEMCHECK:.*]]
; CHECK:       [[VECTOR_MEMCHECK]]:
; CHECK-NEXT:    [[TMP4:%.*]] = sub i32 [[OUTPUT5]], [[INPUT16]]
; CHECK-NEXT:    [[DIFF_CHECK:%.*]] = icmp ult i32 [[TMP4]], 4
; CHECK-NEXT:    [[TMP5:%.*]] = sub i32 [[OUTPUT5]], [[INPUT27]]
; CHECK-NEXT:    [[DIFF_CHECK8:%.*]] = icmp ult i32 [[TMP5]], 4
; CHECK-NEXT:    [[CONFLICT_RDX:%.*]] = or i1 [[DIFF_CHECK]], [[DIFF_CHECK8]]
; CHECK-NEXT:    br i1 [[CONFLICT_RDX]], label %[[SCALAR_PH]], label %[[VECTOR_PH:.*]]
; CHECK:       [[VECTOR_PH]]:
; CHECK-NEXT:    [[N_MOD_VF:%.*]] = urem i32 [[LEN]], 4
; CHECK-NEXT:    [[N_VEC:%.*]] = sub i32 [[LEN]], [[N_MOD_VF]]
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT:%.*]] = insertelement <4 x i32> poison, i32 [[SHIFT]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label %[[VECTOR_BODY:.*]]
; CHECK:       [[VECTOR_BODY]]:
; CHECK-NEXT:    [[LSR_IV43:%.*]] = phi ptr [ [[SCEVGEP44:%.*]], %[[VECTOR_BODY]] ], [ [[INPUT1]], %[[VECTOR_PH]] ]
; CHECK-NEXT:    [[LSR_IV41:%.*]] = phi ptr [ [[SCEVGEP42:%.*]], %[[VECTOR_BODY]] ], [ [[INPUT2]], %[[VECTOR_PH]] ]
; CHECK-NEXT:    [[LSR_IV39:%.*]] = phi ptr [ [[SCEVGEP40:%.*]], %[[VECTOR_BODY]] ], [ [[OUTPUT]], %[[VECTOR_PH]] ]
; CHECK-NEXT:    [[LSR_IV37:%.*]] = phi i32 [ [[LSR_IV_NEXT38:%.*]], %[[VECTOR_BODY]] ], [ [[N_VEC]], %[[VECTOR_PH]] ]
; CHECK-NEXT:    [[WIDE_LOAD:%.*]] = load <4 x i8>, ptr [[LSR_IV43]], align 1, !tbaa [[TBAA6:![0-9]+]]
; CHECK-NEXT:    [[TMP6:%.*]] = sext <4 x i8> [[WIDE_LOAD]] to <4 x i32>
; CHECK-NEXT:    [[WIDE_LOAD9:%.*]] = load <4 x i8>, ptr [[LSR_IV41]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[TMP7:%.*]] = sext <4 x i8> [[WIDE_LOAD9]] to <4 x i32>
; CHECK-NEXT:    [[TMP8:%.*]] = sub nsw <4 x i32> [[TMP6]], [[TMP7]]
; CHECK-NEXT:    [[TMP9:%.*]] = ashr <4 x i32> [[TMP8]], [[BROADCAST_SPLAT]]
; CHECK-NEXT:    [[TMP10:%.*]] = trunc <4 x i32> [[TMP9]] to <4 x i8>
; CHECK-NEXT:    store <4 x i8> [[TMP10]], ptr [[LSR_IV39]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[LSR_IV_NEXT38]] = add i32 [[LSR_IV37]], -4
; CHECK-NEXT:    [[SCEVGEP40]] = getelementptr i8, ptr [[LSR_IV39]], i32 4
; CHECK-NEXT:    [[SCEVGEP42]] = getelementptr i8, ptr [[LSR_IV41]], i32 4
; CHECK-NEXT:    [[SCEVGEP44]] = getelementptr i8, ptr [[LSR_IV43]], i32 4
; CHECK-NEXT:    [[TMP11:%.*]] = icmp eq i32 [[LSR_IV_NEXT38]], 0
; CHECK-NEXT:    br i1 [[TMP11]], label %[[MIDDLE_BLOCK:.*]], label %[[VECTOR_BODY]], !llvm.loop [[LOOP9:![0-9]+]]
; CHECK:       [[MIDDLE_BLOCK]]:
; CHECK-NEXT:    [[CMP_N:%.*]] = icmp eq i32 [[LEN]], [[N_VEC]]
; CHECK-NEXT:    br i1 [[CMP_N]], label %[[RETURN_LOOPEXIT_LOOPEXIT2:.*]], label %[[SCALAR_PH]]
; CHECK:       [[SCALAR_PH]]:
; CHECK-NEXT:    [[BC_RESUME_VAL:%.*]] = phi i32 [ [[N_VEC]], %[[MIDDLE_BLOCK]] ], [ 0, %[[FOR_BODY_PREHEADER1]] ], [ 0, %[[VECTOR_SCEVCHECK]] ], [ 0, %[[VECTOR_MEMCHECK]] ]
; CHECK-NEXT:    [[TMP12:%.*]] = sub i32 [[LEN]], [[BC_RESUME_VAL]]
; CHECK-NEXT:    [[TMP13:%.*]] = mul i32 [[BC_RESUME_VAL]], [[STEP_OUT]]
; CHECK-NEXT:    [[SCEVGEP47:%.*]] = getelementptr i8, ptr [[OUTPUT]], i32 [[TMP13]]
; CHECK-NEXT:    [[TMP14:%.*]] = mul i32 [[BC_RESUME_VAL]], [[STEP2]]
; CHECK-NEXT:    [[SCEVGEP50:%.*]] = getelementptr i8, ptr [[INPUT2]], i32 [[TMP14]]
; CHECK-NEXT:    [[TMP15:%.*]] = mul i32 [[BC_RESUME_VAL]], [[STEP1]]
; CHECK-NEXT:    [[SCEVGEP53:%.*]] = getelementptr i8, ptr [[INPUT1]], i32 [[TMP15]]
; CHECK-NEXT:    br label %[[FOR_BODY:.*]]
; CHECK:       [[FAST_PATH_PREHEADER]]:
; CHECK-NEXT:    [[MIN_ITERS_CHECK19:%.*]] = icmp ult i32 [[LEN]], 16
; CHECK-NEXT:    br i1 [[MIN_ITERS_CHECK19]], label %[[SCALAR_PH17:.*]], label %[[VECTOR_MEMCHECK10:.*]]
; CHECK:       [[VECTOR_MEMCHECK10]]:
; CHECK-NEXT:    [[TMP16:%.*]] = sub i32 [[OUTPUT11]], [[INPUT112]]
; CHECK-NEXT:    [[DIFF_CHECK13:%.*]] = icmp ult i32 [[TMP16]], 16
; CHECK-NEXT:    [[TMP17:%.*]] = sub i32 [[OUTPUT11]], [[INPUT214]]
; CHECK-NEXT:    [[DIFF_CHECK15:%.*]] = icmp ult i32 [[TMP17]], 16
; CHECK-NEXT:    [[CONFLICT_RDX16:%.*]] = or i1 [[DIFF_CHECK13]], [[DIFF_CHECK15]]
; CHECK-NEXT:    br i1 [[CONFLICT_RDX16]], label %[[SCALAR_PH17]], label %[[VECTOR_PH19:.*]]
; CHECK:       [[VECTOR_PH19]]:
; CHECK-NEXT:    [[N_MOD_VF21:%.*]] = urem i32 [[LEN]], 16
; CHECK-NEXT:    [[N_VEC22:%.*]] = sub i32 [[LEN]], [[N_MOD_VF21]]
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT28:%.*]] = insertelement <16 x i32> poison, i32 [[SHIFT]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT29:%.*]] = shufflevector <16 x i32> [[BROADCAST_SPLATINSERT28]], <16 x i32> poison, <16 x i32> zeroinitializer
; CHECK-NEXT:    br label %[[VECTOR_BODY24:.*]]
; CHECK:       [[VECTOR_BODY24]]:
; CHECK-NEXT:    [[LSR_IV35:%.*]] = phi ptr [ [[SCEVGEP36:%.*]], %[[VECTOR_BODY24]] ], [ [[INPUT1]], %[[VECTOR_PH19]] ]
; CHECK-NEXT:    [[LSR_IV33:%.*]] = phi ptr [ [[SCEVGEP34:%.*]], %[[VECTOR_BODY24]] ], [ [[INPUT2]], %[[VECTOR_PH19]] ]
; CHECK-NEXT:    [[LSR_IV32:%.*]] = phi ptr [ [[SCEVGEP:%.*]], %[[VECTOR_BODY24]] ], [ [[OUTPUT]], %[[VECTOR_PH19]] ]
; CHECK-NEXT:    [[LSR_IV:%.*]] = phi i32 [ [[LSR_IV_NEXT:%.*]], %[[VECTOR_BODY24]] ], [ [[N_VEC22]], %[[VECTOR_PH19]] ]
; CHECK-NEXT:    [[WIDE_LOAD26:%.*]] = load <16 x i8>, ptr [[LSR_IV35]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[TMP18:%.*]] = sext <16 x i8> [[WIDE_LOAD26]] to <16 x i32>
; CHECK-NEXT:    [[WIDE_LOAD27:%.*]] = load <16 x i8>, ptr [[LSR_IV33]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[TMP19:%.*]] = sext <16 x i8> [[WIDE_LOAD27]] to <16 x i32>
; CHECK-NEXT:    [[TMP20:%.*]] = sub nsw <16 x i32> [[TMP18]], [[TMP19]]
; CHECK-NEXT:    [[TMP21:%.*]] = ashr <16 x i32> [[TMP20]], [[BROADCAST_SPLAT29]]
; CHECK-NEXT:    [[TMP22:%.*]] = trunc <16 x i32> [[TMP21]] to <16 x i8>
; CHECK-NEXT:    store <16 x i8> [[TMP22]], ptr [[LSR_IV32]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[LSR_IV_NEXT]] = add i32 [[LSR_IV]], -16
; CHECK-NEXT:    [[SCEVGEP]] = getelementptr i8, ptr [[LSR_IV32]], i32 16
; CHECK-NEXT:    [[SCEVGEP34]] = getelementptr i8, ptr [[LSR_IV33]], i32 16
; CHECK-NEXT:    [[SCEVGEP36]] = getelementptr i8, ptr [[LSR_IV35]], i32 16
; CHECK-NEXT:    [[TMP23:%.*]] = icmp eq i32 [[LSR_IV_NEXT]], 0
; CHECK-NEXT:    br i1 [[TMP23]], label %[[MIDDLE_BLOCK29:.*]], label %[[VECTOR_BODY24]], !llvm.loop [[LOOP13:![0-9]+]]
; CHECK:       [[MIDDLE_BLOCK29]]:
; CHECK-NEXT:    [[CMP_N31:%.*]] = icmp eq i32 [[LEN]], [[N_VEC22]]
; CHECK-NEXT:    br i1 [[CMP_N31]], label %[[RETURN_LOOPEXIT_LOOPEXIT:.*]], label %[[SCALAR_PH17]]
; CHECK:       [[SCALAR_PH17]]:
; CHECK-NEXT:    [[BC_RESUME_VAL23:%.*]] = phi i32 [ [[N_VEC22]], %[[MIDDLE_BLOCK29]] ], [ 0, %[[FAST_PATH_PREHEADER]] ], [ 0, %[[VECTOR_MEMCHECK10]] ]
; CHECK-NEXT:    [[TMP24:%.*]] = sub i32 [[LEN]], [[BC_RESUME_VAL23]]
; CHECK-NEXT:    [[SCEVGEP58:%.*]] = getelementptr i8, ptr [[OUTPUT]], i32 [[BC_RESUME_VAL23]]
; CHECK-NEXT:    [[SCEVGEP61:%.*]] = getelementptr i8, ptr [[INPUT2]], i32 [[BC_RESUME_VAL23]]
; CHECK-NEXT:    [[SCEVGEP64:%.*]] = getelementptr i8, ptr [[INPUT1]], i32 [[BC_RESUME_VAL23]]
; CHECK-NEXT:    br label %[[FOR_BODY_FAST:.*]]
; CHECK:       [[FOR_BODY_FAST]]:
; CHECK-NEXT:    [[LSR_IV65:%.*]] = phi ptr [ [[SCEVGEP64]], %[[SCALAR_PH17]] ], [ [[SCEVGEP66:%.*]], %[[FOR_BODY_FAST]] ]
; CHECK-NEXT:    [[LSR_IV62:%.*]] = phi ptr [ [[SCEVGEP61]], %[[SCALAR_PH17]] ], [ [[SCEVGEP63:%.*]], %[[FOR_BODY_FAST]] ]
; CHECK-NEXT:    [[LSR_IV59:%.*]] = phi ptr [ [[SCEVGEP58]], %[[SCALAR_PH17]] ], [ [[SCEVGEP60:%.*]], %[[FOR_BODY_FAST]] ]
; CHECK-NEXT:    [[LSR_IV56:%.*]] = phi i32 [ [[TMP24]], %[[SCALAR_PH17]] ], [ [[LSR_IV_NEXT57:%.*]], %[[FOR_BODY_FAST]] ]
; CHECK-NEXT:    [[TMP25:%.*]] = load i8, ptr [[LSR_IV65]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[CONV_FAST:%.*]] = sext i8 [[TMP25]] to i32
; CHECK-NEXT:    [[TMP26:%.*]] = load i8, ptr [[LSR_IV62]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[CONV10_FAST:%.*]] = sext i8 [[TMP26]] to i32
; CHECK-NEXT:    [[SUB_FAST:%.*]] = sub nsw i32 [[CONV_FAST]], [[CONV10_FAST]]
; CHECK-NEXT:    [[SHR_FAST:%.*]] = ashr i32 [[SUB_FAST]], [[SHIFT]]
; CHECK-NEXT:    [[CONV11_FAST:%.*]] = trunc i32 [[SHR_FAST]] to i8
; CHECK-NEXT:    store i8 [[CONV11_FAST]], ptr [[LSR_IV59]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[LSR_IV_NEXT57]] = add i32 [[LSR_IV56]], -1
; CHECK-NEXT:    [[SCEVGEP60]] = getelementptr i8, ptr [[LSR_IV59]], i32 1
; CHECK-NEXT:    [[SCEVGEP63]] = getelementptr i8, ptr [[LSR_IV62]], i32 1
; CHECK-NEXT:    [[SCEVGEP66]] = getelementptr i8, ptr [[LSR_IV65]], i32 1
; CHECK-NEXT:    [[EXITCOND_NOT_FAST:%.*]] = icmp eq i32 [[LSR_IV_NEXT57]], 0
; CHECK-NEXT:    br i1 [[EXITCOND_NOT_FAST]], label %[[RETURN_LOOPEXIT_LOOPEXIT_LOOPEXIT:.*]], label %[[FOR_BODY_FAST]], !llvm.loop [[LOOP14:![0-9]+]]
; CHECK:       [[FOR_BODY]]:
; CHECK-NEXT:    [[LSR_IV54:%.*]] = phi ptr [ [[SCEVGEP53]], %[[SCALAR_PH]] ], [ [[SCEVGEP55:%.*]], %[[FOR_BODY]] ]
; CHECK-NEXT:    [[LSR_IV51:%.*]] = phi ptr [ [[SCEVGEP50]], %[[SCALAR_PH]] ], [ [[SCEVGEP52:%.*]], %[[FOR_BODY]] ]
; CHECK-NEXT:    [[LSR_IV48:%.*]] = phi ptr [ [[SCEVGEP47]], %[[SCALAR_PH]] ], [ [[SCEVGEP49:%.*]], %[[FOR_BODY]] ]
; CHECK-NEXT:    [[LSR_IV45:%.*]] = phi i32 [ [[TMP12]], %[[SCALAR_PH]] ], [ [[LSR_IV_NEXT46:%.*]], %[[FOR_BODY]] ]
; CHECK-NEXT:    [[TMP27:%.*]] = load i8, ptr [[LSR_IV54]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[CONV:%.*]] = sext i8 [[TMP27]] to i32
; CHECK-NEXT:    [[TMP28:%.*]] = load i8, ptr [[LSR_IV51]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[CONV10:%.*]] = sext i8 [[TMP28]] to i32
; CHECK-NEXT:    [[SUB:%.*]] = sub nsw i32 [[CONV]], [[CONV10]]
; CHECK-NEXT:    [[SHR:%.*]] = ashr i32 [[SUB]], [[SHIFT]]
; CHECK-NEXT:    [[CONV11:%.*]] = trunc i32 [[SHR]] to i8
; CHECK-NEXT:    store i8 [[CONV11]], ptr [[LSR_IV48]], align 1, !tbaa [[TBAA6]]
; CHECK-NEXT:    [[LSR_IV_NEXT46]] = add i32 [[LSR_IV45]], -1
; CHECK-NEXT:    [[SCEVGEP49]] = getelementptr i8, ptr [[LSR_IV48]], i32 [[STEP_OUT]]
; CHECK-NEXT:    [[SCEVGEP52]] = getelementptr i8, ptr [[LSR_IV51]], i32 [[STEP2]]
; CHECK-NEXT:    [[SCEVGEP55]] = getelementptr i8, ptr [[LSR_IV54]], i32 [[STEP1]]
; CHECK-NEXT:    [[EXITCOND_NOT:%.*]] = icmp eq i32 [[LSR_IV_NEXT46]], 0
; CHECK-NEXT:    br i1 [[EXITCOND_NOT]], label %[[RETURN_LOOPEXIT_LOOPEXIT2_LOOPEXIT:.*]], label %[[FOR_BODY]], !llvm.loop [[LOOP15:![0-9]+]]
; CHECK:       [[RETURN_LOOPEXIT_LOOPEXIT_LOOPEXIT]]:
; CHECK-NEXT:    br label %[[RETURN_LOOPEXIT_LOOPEXIT]]
; CHECK:       [[RETURN_LOOPEXIT_LOOPEXIT]]:
; CHECK-NEXT:    br label %[[RETURN_LOOPEXIT:.*]]
; CHECK:       [[RETURN_LOOPEXIT_LOOPEXIT2_LOOPEXIT]]:
; CHECK-NEXT:    br label %[[RETURN_LOOPEXIT_LOOPEXIT2]]
; CHECK:       [[RETURN_LOOPEXIT_LOOPEXIT2]]:
; CHECK-NEXT:    br label %[[RETURN_LOOPEXIT]]
; CHECK:       [[RETURN_LOOPEXIT]]:
; CHECK-NEXT:    br label %[[RETURN]]
; CHECK:       [[RETURN]]:
; CHECK-NEXT:    [[RETVAL_0:%.*]] = phi i32 [ 458755, %[[ENTRY]] ], [ 0, %[[FOR_COND_PREHEADER]] ], [ 0, %[[RETURN_LOOPEXIT]] ]
; CHECK-NEXT:    ret i32 [[RETVAL_0]]
;
entry:
  %cmp = icmp eq ptr %input1, null
  %cmp1 = icmp eq ptr %input2, null
  %or.cond = or i1 %cmp, %cmp1
  %cmp4 = icmp eq ptr %output, null
  %or.cond21 = or i1 %or.cond, %cmp4
  br i1 %or.cond21, label %return, label %for.cond.preheader

for.cond.preheader:                               ; preds = %entry
  %cmp722 = icmp sgt i32 %len, 0
  br i1 %cmp722, label %for.body.preheader, label %return

for.body.preheader:                               ; preds = %for.cond.preheader
  %stride.is.one = icmp eq i32 %step_out, 1
  %stride.is.one1 = icmp eq i32 %step2, 1
  %0 = and i1 %stride.is.one, %stride.is.one1
  %stride.is.one2 = icmp eq i32 %step1, 1
  %1 = and i1 %0, %stride.is.one2
  br i1 %1, label %fast.path.preheader, label %for.body

fast.path.preheader:                              ; preds = %for.body.preheader
  br label %for.body.fast

for.body.fast:                                    ; preds = %for.body.fast, %fast.path.preheader
  %i.023.fast = phi i32 [ %inc.fast, %for.body.fast ], [ 0, %fast.path.preheader ]
  %arrayidx.fast = getelementptr inbounds i8, ptr %input1, i32 %i.023.fast
  %2 = load i8, ptr %arrayidx.fast, align 1, !tbaa !6
  %conv.fast = sext i8 %2 to i32
  %arrayidx9.fast = getelementptr inbounds i8, ptr %input2, i32 %i.023.fast
  %3 = load i8, ptr %arrayidx9.fast, align 1, !tbaa !6
  %conv10.fast = sext i8 %3 to i32
  %sub.fast = sub nsw i32 %conv.fast, %conv10.fast
  %shr.fast = ashr i32 %sub.fast, %shift
  %conv11.fast = trunc i32 %shr.fast to i8
  %arrayidx13.fast = getelementptr inbounds i8, ptr %output, i32 %i.023.fast
  store i8 %conv11.fast, ptr %arrayidx13.fast, align 1, !tbaa !6
  %inc.fast = add nuw nsw i32 %i.023.fast, 1
  %exitcond.not.fast = icmp eq i32 %inc.fast, %len
  br i1 %exitcond.not.fast, label %return.loopexit, label %for.body.fast, !llvm.loop !9

for.body:                                         ; preds = %for.body, %for.body.preheader
  %i.023 = phi i32 [ %inc, %for.body ], [ 0, %for.body.preheader ]
  %mul = mul nsw i32 %i.023, %step1
  %arrayidx = getelementptr inbounds i8, ptr %input1, i32 %mul
  %4 = load i8, ptr %arrayidx, align 1, !tbaa !6
  %conv = sext i8 %4 to i32
  %mul8 = mul nsw i32 %i.023, %step2
  %arrayidx9 = getelementptr inbounds i8, ptr %input2, i32 %mul8
  %5 = load i8, ptr %arrayidx9, align 1, !tbaa !6
  %conv10 = sext i8 %5 to i32
  %sub = sub nsw i32 %conv, %conv10
  %shr = ashr i32 %sub, %shift
  %conv11 = trunc i32 %shr to i8
  %mul12 = mul nsw i32 %i.023, %step_out
  %arrayidx13 = getelementptr inbounds i8, ptr %output, i32 %mul12
  store i8 %conv11, ptr %arrayidx13, align 1, !tbaa !6
  %inc = add nuw nsw i32 %i.023, 1
  %exitcond.not = icmp eq i32 %inc, %len
  br i1 %exitcond.not, label %return.loopexit, label %for.body, !llvm.loop !9

return.loopexit:                                  ; preds = %for.body, %for.body.fast
  br label %return

return:                                           ; preds = %return.loopexit, %for.cond.preheader, %entry
  %retval.0 = phi i32 [ 458755, %entry ], [ 0, %for.cond.preheader ], [ 0, %return.loopexit ]
  ret i32 %retval.0
}

attributes #0 = { nofree norecurse nosync nounwind memory(argmem: readwrite) "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic-rv32" "target-features"="+32bit,+a,+c,+f,+m,+relax,+xesppie,+zca,+zcmp,+zicsr,+zifencei,+zmmul,-b,-d,-e,-experimental-smmpm,-experimental-smnpm,-experimental-ssnpm,-experimental-sspm,-experimental-ssqosid,-experimental-supm,-experimental-zacas,-experimental-zalasr,-experimental-zicfilp,-experimental-zicfiss,-h,-shcounterenw,-shgatpa,-shtvala,-shvsatpa,-shvstvala,-shvstvecd,-smaia,-smcdeleg,-smcsrind,-smepmp,-smstateen,-ssaia,-ssccfg,-ssccptr,-sscofpmf,-sscounterenw,-sscsrind,-ssstateen,-ssstrict,-sstc,-sstvala,-sstvecd,-ssu64xl,-svade,-svadu,-svbare,-svinval,-svnapot,-svpbmt,-v,-xcvalu,-xcvbi,-xcvbitmanip,-xcvelw,-xcvmac,-xcvmem,-xcvsimd,-xsfcease,-xsfvcp,-xsfvfnrclipxfqf,-xsfvfwmaccqqq,-xsfvqmaccdod,-xsfvqmaccqoq,-xsifivecdiscarddlone,-xsifivecflushdlone,-xtheadba,-xtheadbb,-xtheadbs,-xtheadcmo,-xtheadcondmov,-xtheadfmemidx,-xtheadmac,-xtheadmemidx,-xtheadmempair,-xtheadsync,-xtheadvdot,-xventanacondops,-xwchc,-za128rs,-za64rs,-zaamo,-zabha,-zalrsc,-zama16b,-zawrs,-zba,-zbb,-zbc,-zbkb,-zbkc,-zbkx,-zbs,-zcb,-zcd,-zce,-zcf,-zcmop,-zcmt,-zdinx,-zfa,-zfbfmin,-zfh,-zfhmin,-zfinx,-zhinx,-zhinxmin,-zic64b,-zicbom,-zicbop,-zicboz,-ziccamoa,-ziccif,-zicclsm,-ziccrse,-zicntr,-zicond,-zihintntl,-zihintpause,-zihpm,-zimop,-zk,-zkn,-zknd,-zkne,-zknh,-zkr,-zks,-zksed,-zksh,-zkt,-ztso,-zvbb,-zvbc,-zve32f,-zve32x,-zve64d,-zve64f,-zve64x,-zvfbfmin,-zvfbfwma,-zvfh,-zvfhmin,-zvkb,-zvkg,-zvkn,-zvknc,-zvkned,-zvkng,-zvknha,-zvknhb,-zvks,-zvksc,-zvksed,-zvksg,-zvksh,-zvkt,-zvl1024b,-zvl128b,-zvl16384b,-zvl2048b,-zvl256b,-zvl32768b,-zvl32b,-zvl4096b,-zvl512b,-zvl64b,-zvl65536b,-zvl8192b" }

!llvm.module.flags = !{!0, !1, !2, !4}
!llvm.ident = !{!5}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 1, !"target-abi", !"ilp32f"}
!2 = !{i32 6, !"riscv-isa", !3}
!3 = !{!"rv32i2p1_m2p0_a2p1_f2p2_c2p0_zicsr2p0_zifencei2p0_zmmul1p0_zca1p0_zcmp1p0_xesppie1p0"}
!4 = !{i32 8, !"SmallDataLimit", i32 8}
!5 = !{!"Espressif clang version 17.0.1 (https://gitlab.espressif.cn:6688/idf/llvm-project.git llvmorg-19.1.2-277-gbe3198f esp-18.1.2_20240912-657-ge1dc1cc esp-18.1.2_20240912-657-ge1dc1cc esp-18.1.2_20240912-685-g8c39bf5 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-280-g353ae76 esp-18.1.2_20240912-694-g4a14fa0 esp-18.1.2_20240912-694-g4a14fa0 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-282-gf0df22b llvmorg-19.1.2-282-g61f783f llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-280-g353ae76 llvmorg-19.1.2-289-g6ab7981 llvmorg-19.1.2-294-ga687ee8 llvmorg-19.1.2-282-gded6180 llvmorg-19.1.2-295-gd6b9c67 llvmorg-19.1.2-296-g2bb38d3 llvmorg-19.1.2-302-gb46e43e llvmorg-19.1.2-282-g92c3b79 llvmorg-19.1.2-282-g92c3b79 llvmorg-19.1.2-282-g92c3b79 llvmorg-19.1.2-282-g92c3b79 llvmorg-19.1.2-282-g92c3b79 llvmorg-19.1.2-282-g92c3b79 llvmorg-19.1.2-282-ga193982 llvmorg-19.1.2-310-g012c995 llvmorg-19.1.2-373-g483ac18 llvmorg-19.1.2-373-g483ac18 llvmorg-19.1.2-373-g483ac18 esp-19.1.2_20250225-2-g2444a40 esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g77f93cb esp-19.1.2_20250225-2-g5a99af4 esp-19.1.2_20250225-2-g5a99af4 esp-19.1.2_20250225-4-g6ad288c esp-19.1.2_20250225-2-g78646ff esp-19.1.2_20250312 esp-19.1.2_20250312 esp-19.1.2_20250312-1-gbfbef3f esp-19.1.2_20250225-3-g153f4c7 esp-19.1.2_20250312-2-gf1328c0 esp-19.1.2_20250312-1-ga44194f esp-19.1.2_20250312-2-g6ad288c esp-19.1.2_20250225-5-gabba736 esp-19.1.2_20250312-6-gea26128 esp-19.1.2_20250312-6-gea26128 esp-19.1.2_20250312-6-gea26128 esp-19.1.2_20250312-6-gea26128 esp-19.1.2_20250312-1-ge8e26d4 esp-19.1.2_20250225-6-g1102ab9 esp-19.1.2_20250312-1-ga44194f esp-19.1.2_20250312-1-gfaf5f34 esp-19.1.2_20250312-2-g912da7e esp-19.1.2_20250312-12-g40fcb86 esp-19.1.2_20250312-22-g150517d esp-19.1.2_20250312-36-g3725281 esp-19.1.2_20250312-36-g3725281 esp-19.1.2_20250312-37-gd7ad151 esp-19.1.2_20250312-43-g1fdfc46 esp-19.1.2_20250225-9-gbdf8145 esp-19.1.2_20250225-9-gbdf8145 esp-19.1.2_20250225-9-gbdf8145 esp-19.1.2_20250312-67-g1b9c1af esp-19.1.2_20250312-67-g1b9c1af esp-19.1.2_20250312-2-g590a30f esp-19.1.2_20250312-2-g590a30f esp-19.1.2_20250312-68-g65bae88 esp-19.1.2_20250312-68-g65bae88 llvmorg-19.1.2-286-g58c0b0a esp-19.1.2_20250312-75-gc8e87f2 esp-19.1.2_20250312-75-gc8e87f2 esp-19.1.2_20250312-75-gc8e87f2 esp-19.1.2_20250312-2-gaccea5b esp-19.1.2_20250312-79-g85b8bac esp-19.1.2_20250312-1-g5bd87a5 esp-19.1.2_20250312-2-g398f0e9 esp-19.1.2_20250312-2-gfa1159a esp-19.1.2_20250312 esp-19.1.2_20250312-1-g190f2f0 esp-19.1.2_20250312 esp-19.1.2_20250312 esp-19.1.2_20250312 esp-19.1.2_20250312 esp-19.1.2_20250312-1-gdb3618a esp-19.1.2_20250312-5-g53503ec esp-19.1.2_20250312-14-gbd1030c esp-19.1.2_20250312-14-gbd1030c esp-19.1.2_20250312-94-ga50fb83 esp-19.1.2_20250312-21-g2d4e527 esp-19.1.2_20250312-22-gd828f8c esp-19.1.2_20250312-25-ga0db53c esp-19.1.2_20250312-30-g872c496e esp-19.1.2_20250312-30-g872c496e esp-19.1.2_20250312-30-g872c496e esp-19.1.2_20250312-50-g36efec3 esp-19.1.2_20250312-49-g66c7bd3 esp-19.1.2_20250312-68-gef601b8 esp-19.1.2_20250312-84-g3338f1a esp-19.1.2_20250225-105-gfa4c43d esp-19.1.2_20250312-99-gcad4d17 esp-19.1.2_20250312-2-g7c53768 esp-19.1.2_20250312-2-g7c53768 esp-19.1.2_20250312-3-g77450217 esp-19.1.2_20250312-1-g0b10ac7 esp-19.1.2_20250312-1-g0b10ac7)"}
!6 = !{!7, !7, i64 0}
!7 = !{!"omnipotent char", !8, i64 0}
!8 = !{!"Simple C/C++ TBAA"}
!9 = distinct !{!9, !10}
!10 = !{!"llvm.loop.mustprogress"}
;.
; CHECK: [[TBAA6]] = !{[[META7:![0-9]+]], [[META7]], i64 0}
; CHECK: [[META7]] = !{!"omnipotent char", [[META8:![0-9]+]], i64 0}
; CHECK: [[META8]] = !{!"Simple C/C++ TBAA"}
; CHECK: [[LOOP9]] = distinct !{[[LOOP9]], [[META10:![0-9]+]], [[META11:![0-9]+]], [[META12:![0-9]+]]}
; CHECK: [[META10]] = !{!"llvm.loop.mustprogress"}
; CHECK: [[META11]] = !{!"llvm.loop.isvectorized", i32 1}
; CHECK: [[META12]] = !{!"llvm.loop.unroll.runtime.disable"}
; CHECK: [[LOOP13]] = distinct !{[[LOOP13]], [[META10]], [[META11]], [[META12]]}
; CHECK: [[LOOP14]] = distinct !{[[LOOP14]], [[META10]], [[META11]]}
; CHECK: [[LOOP15]] = distinct !{[[LOOP15]], [[META10]], [[META11]]}
;.
