{
  "module_name": "intel_pci_config.h",
  "hash_id": "436328d6c342a58157bf0fd5d237d94bbeb7978491a6154d040a302e6b18fae4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/intel_pci_config.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_PCI_CONFIG_H__\n#define __INTEL_PCI_CONFIG_H__\n\n \n#define GEN2_GMADR_BAR\t\t\t\t0\n#define GEN2_MMADR_BAR\t\t\t\t1  \n#define GEN2_IO_BAR\t\t\t\t2  \n\n#define GEN3_MMADR_BAR\t\t\t\t0  \n#define GEN3_IO_BAR\t\t\t\t1\n#define GEN3_GMADR_BAR\t\t\t\t2\n#define GEN3_GTTADR_BAR\t\t\t\t3  \n\n#define GEN4_GTTMMADR_BAR\t\t\t0  \n#define GEN4_GMADR_BAR\t\t\t\t2\n#define GEN4_IO_BAR\t\t\t\t4\n\n#define GEN12_LMEM_BAR\t\t\t\t2\n\nstatic inline int intel_mmio_bar(int graphics_ver)\n{\n\tswitch (graphics_ver) {\n\tcase 2: return GEN2_MMADR_BAR;\n\tcase 3: return GEN3_MMADR_BAR;\n\tdefault: return GEN4_GTTMMADR_BAR;\n\t}\n}\n\n \n\n#define MCHBAR_I915\t\t\t\t0x44\n#define MCHBAR_I965\t\t\t\t0x48\n#define   MCHBAR_SIZE\t\t\t\t(4 * 4096)\n\n#define DEVEN\t\t\t\t\t0x54\n#define   DEVEN_MCHBAR_EN\t\t\t(1 << 28)\n\n#define HPLLCC\t\t\t\t\t0xc0  \n#define   GC_CLOCK_CONTROL_MASK\t\t\t(0x7 << 0)\n#define   GC_CLOCK_133_200\t\t\t(0 << 0)\n#define   GC_CLOCK_100_200\t\t\t(1 << 0)\n#define   GC_CLOCK_100_133\t\t\t(2 << 0)\n#define   GC_CLOCK_133_266\t\t\t(3 << 0)\n#define   GC_CLOCK_133_200_2\t\t\t(4 << 0)\n#define   GC_CLOCK_133_266_2\t\t\t(5 << 0)\n#define   GC_CLOCK_166_266\t\t\t(6 << 0)\n#define   GC_CLOCK_166_250\t\t\t(7 << 0)\n\n#define I915_GDRST\t\t\t\t0xc0\n#define   GRDOM_FULL\t\t\t\t(0 << 2)\n#define   GRDOM_RENDER\t\t\t\t(1 << 2)\n#define   GRDOM_MEDIA\t\t\t\t(3 << 2)\n#define   GRDOM_MASK\t\t\t\t(3 << 2)\n#define   GRDOM_RESET_STATUS\t\t\t(1 << 1)\n#define   GRDOM_RESET_ENABLE\t\t\t(1 << 0)\n\n \n#define I830_CLOCK_GATE\t\t\t\t0xc8  \n#define   I830_L2_CACHE_CLOCK_GATE_DISABLE\t(1 << 2)\n\n#define GCDGMBUS\t\t\t\t0xcc\n\n#define GCFGC2\t\t\t\t\t0xda\n#define GCFGC\t\t\t\t\t0xf0  \n#define   GC_LOW_FREQUENCY_ENABLE\t\t(1 << 7)\n#define   GC_DISPLAY_CLOCK_190_200_MHZ\t\t(0 << 4)\n#define   GC_DISPLAY_CLOCK_333_320_MHZ\t\t(4 << 4)\n#define   GC_DISPLAY_CLOCK_267_MHZ_PNV\t\t(0 << 4)\n#define   GC_DISPLAY_CLOCK_333_MHZ_PNV\t\t(1 << 4)\n#define   GC_DISPLAY_CLOCK_444_MHZ_PNV\t\t(2 << 4)\n#define   GC_DISPLAY_CLOCK_200_MHZ_PNV\t\t(5 << 4)\n#define   GC_DISPLAY_CLOCK_133_MHZ_PNV\t\t(6 << 4)\n#define   GC_DISPLAY_CLOCK_167_MHZ_PNV\t\t(7 << 4)\n#define   GC_DISPLAY_CLOCK_MASK\t\t\t(7 << 4)\n#define   GM45_GC_RENDER_CLOCK_MASK\t\t(0xf << 0)\n#define   GM45_GC_RENDER_CLOCK_266_MHZ\t\t(8 << 0)\n#define   GM45_GC_RENDER_CLOCK_320_MHZ\t\t(9 << 0)\n#define   GM45_GC_RENDER_CLOCK_400_MHZ\t\t(0xb << 0)\n#define   GM45_GC_RENDER_CLOCK_533_MHZ\t\t(0xc << 0)\n#define   I965_GC_RENDER_CLOCK_MASK\t\t(0xf << 0)\n#define   I965_GC_RENDER_CLOCK_267_MHZ\t\t(2 << 0)\n#define   I965_GC_RENDER_CLOCK_333_MHZ\t\t(3 << 0)\n#define   I965_GC_RENDER_CLOCK_444_MHZ\t\t(4 << 0)\n#define   I965_GC_RENDER_CLOCK_533_MHZ\t\t(5 << 0)\n#define   I945_GC_RENDER_CLOCK_MASK\t\t(7 << 0)\n#define   I945_GC_RENDER_CLOCK_166_MHZ\t\t(0 << 0)\n#define   I945_GC_RENDER_CLOCK_200_MHZ\t\t(1 << 0)\n#define   I945_GC_RENDER_CLOCK_250_MHZ\t\t(3 << 0)\n#define   I945_GC_RENDER_CLOCK_400_MHZ\t\t(5 << 0)\n#define   I915_GC_RENDER_CLOCK_MASK\t\t(7 << 0)\n#define   I915_GC_RENDER_CLOCK_166_MHZ\t\t(0 << 0)\n#define   I915_GC_RENDER_CLOCK_200_MHZ\t\t(1 << 0)\n#define   I915_GC_RENDER_CLOCK_333_MHZ\t\t(4 << 0)\n\n#define ASLE\t\t\t\t\t0xe4\n#define ASLS\t\t\t\t\t0xfc\n\n#define SWSCI\t\t\t\t\t0xe8\n#define   SWSCI_SCISEL\t\t\t\t(1 << 15)\n#define   SWSCI_GSSCIE\t\t\t\t(1 << 0)\n\n \n#define LBPC\t\t\t\t\t0xf4\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}