#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Dec  5 11:51:58 2025
# Process ID         : 13460
# Current directory  : C:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.runs/soc_design_IP_InstrumentReader_0_0_synth_1
# Command line       : vivado.exe -log soc_design_IP_InstrumentReader_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_design_IP_InstrumentReader_0_0.tcl
# Log file           : C:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.runs/soc_design_IP_InstrumentReader_0_0_synth_1/soc_design_IP_InstrumentReader_0_0.vds
# Journal file       : C:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.runs/soc_design_IP_InstrumentReader_0_0_synth_1\vivado.jou
# Running On         : Azmis_Laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16802 MB
# Swap memory        : 3087 MB
# Total Virtual      : 19889 MB
# Available Virtual  : 8009 MB
#-----------------------------------------------------------
source soc_design_IP_InstrumentReader_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 498.434 ; gain = 210.215
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/azmib/Desktop/Codesign/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top soc_design_IP_InstrumentReader_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7452
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.000 ; gain = 492.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'soc_design_IP_InstrumentReader_0_0' [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ip/soc_design_IP_InstrumentReader_0_0/synth/soc_design_IP_InstrumentReader_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IP_InstrumentReader' declared at 'c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader.vhd:5' bound to instance 'U0' of component 'IP_InstrumentReader' [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ip/soc_design_IP_InstrumentReader_0_0/synth/soc_design_IP_InstrumentReader_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'IP_InstrumentReader' [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI' declared at 'c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI_inst' of component 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI' [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader.vhd:85]
INFO: [Synth 8-638] synthesizing module 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI' [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI' (0#1) [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'IP_InstrumentReader' (0#1) [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'soc_design_IP_InstrumentReader_0_0' (0#1) [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ip/soc_design_IP_InstrumentReader_0_0/synth/soc_design_IP_InstrumentReader_0_0.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader_slave_lite_v1_0_S00_AXI.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.gen/sources_1/bd/soc_design/ipshared/d309/hdl/IP_InstrumentReader_slave_lite_v1_0_S00_AXI.vhd:217]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module IP_InstrumentReader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module IP_InstrumentReader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module IP_InstrumentReader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module IP_InstrumentReader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module IP_InstrumentReader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module IP_InstrumentReader_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1350.500 ; gain = 607.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1350.500 ; gain = 607.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1350.500 ; gain = 607.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1350.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1428.332 ; gain = 0.102
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.332 ; gain = 685.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.332 ; gain = 685.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.332 ; gain = 685.316
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'IP_InstrumentReader_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1428.332 ; gain = 685.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module soc_design_IP_InstrumentReader_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module soc_design_IP_InstrumentReader_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module soc_design_IP_InstrumentReader_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module soc_design_IP_InstrumentReader_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module soc_design_IP_InstrumentReader_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module soc_design_IP_InstrumentReader_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1428.332 ; gain = 685.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1560.598 ; gain = 817.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1560.598 ; gain = 817.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1570.656 ; gain = 827.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.031 ; gain = 1062.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.031 ; gain = 1062.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.031 ; gain = 1062.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.031 ; gain = 1062.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.031 ; gain = 1062.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.031 ; gain = 1062.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     7|
|4     |LUT3   |    18|
|5     |LUT4   |    20|
|6     |LUT5   |     3|
|7     |LUT6   |    14|
|8     |FDRE   |    61|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.031 ; gain = 1062.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1805.031 ; gain = 984.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1805.031 ; gain = 1062.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1806.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b447ae3b
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1810.133 ; gain = 1293.562
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1810.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.runs/soc_design_IP_InstrumentReader_0_0_synth_1/soc_design_IP_InstrumentReader_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP soc_design_IP_InstrumentReader_0_0, cache-ID = a8496eff00da265c
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1810.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/azmib/Desktop/Codesign/Vivado_Project/SoC_Project/SoC_Project.runs/soc_design_IP_InstrumentReader_0_0_synth_1/soc_design_IP_InstrumentReader_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_design_IP_InstrumentReader_0_0_utilization_synth.rpt -pb soc_design_IP_InstrumentReader_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 11:52:38 2025...
