#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb  8 11:03:04 2020
# Process ID: 12388
# Current directory: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper.vdi
# Journal file: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/design_1_top_0_0.dcp' for cell 'design_1_i/top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1903.648 ; gain = 0.000 ; free physical = 7615 ; free virtual = 18503
INFO: [Netlist 29-17] Analyzing 529 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/constrs_1/new/zedboard.xdc]
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/constrs_1/new/zedboard.xdc]
Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/constrs_1/new/loops.xdc]
Finished Parsing XDC File [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/constrs_1/new/loops.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.031 ; gain = 0.000 ; free physical = 7479 ; free virtual = 18367
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 424 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 144 instances
  RAM16X1S => RAM32X1S (RAMS32): 7 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 273 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2178.031 ; gain = 477.434 ; free physical = 7479 ; free virtual = 18367
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "72333906aac2308e".
INFO: [Chipscope 16-78] labtools_xsdbm_v3 netlist file is '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/.Xil/Vivado-12388-patricknaughton01/dbg_hub_CV.0/out/dcp/dbg_hub_0.edf'.
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.676 ; gain = 474.645 ; free physical = 7050 ; free virtual = 17946
implement_debug_core: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2652.676 ; gain = 474.645 ; free physical = 7049 ; free virtual = 17945
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[0].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1000].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1001].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1002].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1003].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1004].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1005].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1006].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1007].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1008].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1009].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[100].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1010].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1011].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1012].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1013].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1014].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1015].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1016].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1017].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1018].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1019].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[101].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1020].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1021].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1022].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1023].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1024].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1025].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1026].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1027].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1028].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1029].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[102].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1030].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1031].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1032].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1033].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1034].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1035].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1036].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1037].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1038].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1039].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[103].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1040].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1041].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1042].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1043].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1044].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1045].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1046].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1047].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1048].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1049].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[104].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1050].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1051].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1052].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1053].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1054].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1055].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1056].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1057].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1058].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1059].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[105].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1060].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1061].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1062].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1063].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1064].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1065].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1066].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1067].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1068].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1069].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[106].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1070].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1071].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1072].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1073].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1074].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1075].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1076].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1077].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1078].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1079].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[107].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1080].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1081].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1082].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1083].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1084].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1085].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1086].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1087].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1088].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1089].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[108].ringOsc/out_INST_0.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5000 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.059 ; gain = 0.000 ; free physical = 7020 ; free virtual = 17916
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 117053768

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2796.059 ; gain = 0.000 ; free physical = 7020 ; free virtual = 17916
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.059 ; gain = 0.000 ; free physical = 7030 ; free virtual = 17927

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a3d43109

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2796.059 ; gain = 0.000 ; free physical = 7004 ; free virtual = 17900

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 61930802

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2803.086 ; gain = 7.027 ; free physical = 6989 ; free virtual = 17886

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 61930802

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2803.086 ; gain = 7.027 ; free physical = 6989 ; free virtual = 17886
Phase 1 Placer Initialization | Checksum: 61930802

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2803.086 ; gain = 7.027 ; free physical = 6989 ; free virtual = 17885

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 525cc289

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2803.086 ; gain = 7.027 ; free physical = 6971 ; free virtual = 17867

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 5244 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 82 nets or cells. Created 1 new cell, deleted 81 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[13]_0[7]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1366 to 275 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[13]_0[6]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1639 to 275 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[13]_0[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1093 to 275 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[13]_0[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1093 to 275 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3016.883 ; gain = 0.000 ; free physical = 6900 ; free virtual = 17798

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             81  |                    82  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             81  |                    82  |           0  |           7  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: f45c95ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6900 ; free virtual = 17798
Phase 2.2 Global Placement Core | Checksum: c95e37a9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6896 ; free virtual = 17795
Phase 2 Global Placement | Checksum: c95e37a9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6903 ; free virtual = 17801

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ac115324

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6905 ; free virtual = 17804

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c4335b84

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6899 ; free virtual = 17799

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 91f17c8c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6899 ; free virtual = 17799

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bb0b0726

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6898 ; free virtual = 17799

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: b10a384b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6895 ; free virtual = 17796

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e447e23d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6894 ; free virtual = 17804

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f288f7c0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6893 ; free virtual = 17803

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13bdd80af

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6893 ; free virtual = 17803

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e845d39f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6889 ; free virtual = 17798
Phase 3 Detail Placement | Checksum: e845d39f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6889 ; free virtual = 17798

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 194dad52c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 194dad52c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6890 ; free virtual = 17799
INFO: [Place 30-746] Post Placement Timing Summary WNS=-73.631. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f4d272a4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6802 ; free virtual = 17722
Phase 4.1 Post Commit Optimization | Checksum: f4d272a4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6802 ; free virtual = 17722

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f4d272a4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6802 ; free virtual = 17722

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f4d272a4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6803 ; free virtual = 17722

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6804 ; free virtual = 17722
Phase 4.4 Final Placement Cleanup | Checksum: 146e4c26d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6804 ; free virtual = 17722
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 146e4c26d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6804 ; free virtual = 17722
Ending Placer Task | Checksum: e30bae8d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.898 ; gain = 252.840 ; free physical = 6804 ; free virtual = 17722
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 3048.898 ; gain = 396.223 ; free physical = 6823 ; free virtual = 17742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6828 ; free virtual = 17746
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6796 ; free virtual = 17734
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6822 ; free virtual = 17740
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6834 ; free virtual = 17752
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6805 ; free virtual = 17723

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-73.631 | TNS=-3071.191 |
Phase 1 Physical Synthesis Initialization | Checksum: c79d964b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6811 ; free virtual = 17729
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-73.631 | TNS=-3071.191 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: c79d964b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6811 ; free virtual = 17729

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-73.631 | TNS=-3071.191 |
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/latches[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[61].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[60].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[59].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-73.245 | TNS=-3064.243 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-73.144 | TNS=-3062.755 |
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-73.001 | TNS=-3059.893 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-72.937 | TNS=-3058.484 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-72.739 | TNS=-3054.625 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-72.568 | TNS=-3050.693 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-72.502 | TNS=-3049.202 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-72.163 | TNS=-3041.066 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.982 | TNS=-3037.111 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.650 | TNS=-3028.919 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.450 | TNS=-3023.280 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.447 | TNS=-3023.193 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.344 | TNS=-3020.103 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.058 | TNS=-3012.160 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-71.011 | TNS=-3010.656 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.931 | TNS=-3008.016 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.922 | TNS=-3007.863 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.858 | TNS=-3005.687 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.821 | TNS=-3004.706 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.552 | TNS=-2993.677 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.547 | TNS=-2993.467 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.408 | TNS=-2987.302 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.368 | TNS=-2985.368 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.195 | TNS=-2976.453 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-70.112 | TNS=-2972.427 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.988 | TNS=-2964.849 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/delay_bufs[0].  Did not re-place instance design_1_i/top_0/inst/tdc1/initial_bufs_inst
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/delay_bufs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.861 | TNS=-2956.847 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.851 | TNS=-2956.217 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.813 | TNS=-2953.823 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.690 | TNS=-2946.074 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.481 | TNS=-2932.907 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.348 | TNS=-2924.528 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-69.081 | TNS=-2907.707 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.886 | TNS=-2895.422 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.761 | TNS=-2887.547 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.608 | TNS=-2877.908 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.261 | TNS=-2856.047 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.207 | TNS=-2852.645 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.070 | TNS=-2844.014 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-68.021 | TNS=-2840.927 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.894 | TNS=-2832.926 |
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.803 | TNS=-2827.193 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/latches[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[61].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[60].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[59].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.796 | TNS=-2827.013 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.653 | TNS=-2824.153 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.369 | TNS=-2818.256 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.356 | TNS=-2817.970 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.342 | TNS=-2817.648 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.197 | TNS=-2814.023 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-67.068 | TNS=-2810.121 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.932 | TNS=-2805.497 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.921 | TNS=-2805.101 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.835 | TNS=-2801.489 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.830 | TNS=-2801.303 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.814 | TNS=-2800.455 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/delay_bufs[0].  Did not re-place instance design_1_i/top_0/inst/tdc1/initial_bufs_inst
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/delay_bufs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.721 | TNS=-2794.596 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.525 | TNS=-2782.248 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.525 | TNS=-2782.248 |
Phase 3 Critical Path Optimization | Checksum: c79d964b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:13 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6823 ; free virtual = 17740

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.525 | TNS=-2782.248 |
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/latches[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[61].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[60].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[59].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.517 | TNS=-2782.096 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.397 | TNS=-2779.746 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.387 | TNS=-2779.396 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.353 | TNS=-2777.731 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/delay_bufs[0].  Did not re-place instance design_1_i/top_0/inst/tdc1/initial_bufs_inst
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/delay_bufs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.350 | TNS=-2777.542 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.335 | TNS=-2776.598 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.308 | TNS=-2774.897 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/latches[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[62].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[61].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[61].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[60].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[60].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[59].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[59].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[58].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[58].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[57].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[57].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[56].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[56].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[55].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[55].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[54].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[54].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[53].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[53].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[52].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[52].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[51].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[51].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[50].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[50].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[49].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[49].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[48].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[48].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[47].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[47].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[46].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[46].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[45].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[44].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[43].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[42].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[41].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[40].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[39].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[38].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[37].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[37].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[36].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[35].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[35].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[34].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[33].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[32].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[31].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[30].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[29].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.300 | TNS=-2774.158 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.298 | TNS=-2774.088 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[28].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[27].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[26].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[26].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[25].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[25].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[24].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[24].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[23].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[23].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[22].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[21].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[20].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[20].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[19].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[18].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[17].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[17].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[16].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[16].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[15].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[14].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[14].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[13].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[13].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[12].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[11].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[11].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[10].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[9].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[9].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[8].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[8].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[7].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[7].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[6].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[6].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[5].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[5].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[4].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[4].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[3].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[3].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[2].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[1].delay/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk2[1].delay/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/delay_bufs[0].  Did not re-place instance design_1_i/top_0/inst/tdc1/initial_bufs_inst
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/delay_bufs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp.  Re-placed instance design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1
INFO: [Physopt 32-735] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.288 | TNS=-2773.458 |
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/out.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp.  Did not re-place instance design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1
INFO: [Physopt 32-702] Processed net design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-66.288 | TNS=-2773.458 |
Phase 4 Critical Path Optimization | Checksum: c79d964b

Time (s): cpu = 00:01:50 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6850 ; free virtual = 17780
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6853 ; free virtual = 17780
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-66.288 | TNS=-2773.458 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          7.343  |        297.734  |            0  |              0  |                    66  |           0  |           2  |  00:00:23  |
|  Total          |          7.343  |        297.734  |            0  |              0  |                    66  |           0  |           3  |  00:00:23  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6854 ; free virtual = 17780
Ending Physical Synthesis Task | Checksum: c79d964b

Time (s): cpu = 00:01:50 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6855 ; free virtual = 17782
INFO: [Common 17-83] Releasing license: Implementation
1773 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:52 ; elapsed = 00:00:25 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6863 ; free virtual = 17790
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6863 ; free virtual = 17790
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3048.898 ; gain = 0.000 ; free physical = 6833 ; free virtual = 17775
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[0].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1000].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1001].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1002].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1003].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1004].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1005].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1006].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1007].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1008].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1009].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[100].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1010].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1011].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1012].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1013].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1014].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1015].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1016].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1017].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1018].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1019].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[101].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1020].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1021].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1022].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1023].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1024].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1025].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1026].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1027].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1028].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1029].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[102].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1030].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1031].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1032].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1033].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1034].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1035].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1036].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1037].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1038].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1039].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[103].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1040].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1041].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1042].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1043].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1044].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1045].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1046].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1047].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1048].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1049].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[104].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1050].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1051].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1052].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1053].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1054].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1055].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1056].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1057].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1058].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1059].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[105].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1060].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1061].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1062].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1063].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1064].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1065].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1066].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1067].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1068].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1069].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[106].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1070].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1071].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1072].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1073].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1074].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1075].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1076].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1077].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1078].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1079].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[107].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1080].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1081].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1082].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1083].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1084].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1085].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1086].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1087].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1088].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1089].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[108].ringOsc/out_INST_0.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5000 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: decdb01e ConstDB: 0 ShapeSum: 20427f65 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1993bf724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6733 ; free virtual = 17648
Post Restoration Checksum: NetGraph: c18c266f NumContArr: d7afd0b5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1993bf724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6734 ; free virtual = 17650

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1993bf724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6699 ; free virtual = 17615

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1993bf724

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6699 ; free virtual = 17615
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13683fb93

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6667 ; free virtual = 17581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.313| TNS=-2778.058| WHS=-0.194 | THS=-131.756|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: be230eb9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6663 ; free virtual = 17577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.313| TNS=-2773.021| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: bf85dd25

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6663 ; free virtual = 17577
Phase 2 Router Initialization | Checksum: 163d95bbb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6663 ; free virtual = 17577

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11745
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11745
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18e7e3d77

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6655 ; free virtual = 17569

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 617
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.552| TNS=-3394.091| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a21a0ee8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6644 ; free virtual = 17569

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.552| TNS=-3394.096| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 209cae5b4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6645 ; free virtual = 17569
Phase 4 Rip-up And Reroute | Checksum: 209cae5b4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6643 ; free virtual = 17567

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e9808bd1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6676 ; free virtual = 17596
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.552| TNS=-3381.616| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 188e0dbce

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6662 ; free virtual = 17583

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 188e0dbce

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6662 ; free virtual = 17583
Phase 5 Delay and Skew Optimization | Checksum: 188e0dbce

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6662 ; free virtual = 17583

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12765f137

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6662 ; free virtual = 17584
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.552| TNS=-3030.055| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20eaa8510

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6662 ; free virtual = 17584
Phase 6 Post Hold Fix | Checksum: 20eaa8510

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6662 ; free virtual = 17584

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32583 %
  Global Horizontal Routing Utilization  = 1.63244 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 148a7c73a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6659 ; free virtual = 17582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 148a7c73a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6654 ; free virtual = 17579

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bce5d6d2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6647 ; free virtual = 17569

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-66.552| TNS=-3030.055| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bce5d6d2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6648 ; free virtual = 17570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6701 ; free virtual = 17622

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1790 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3063.777 ; gain = 14.879 ; free physical = 6701 ; free virtual = 17622
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6700 ; free virtual = 17622
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3063.777 ; gain = 0.000 ; free physical = 6677 ; free virtual = 17621
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/impl_2/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1802 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[0].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1000].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1001].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1002].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1003].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1004].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1005].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1006].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1007].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1008].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1009].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[100].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1010].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1011].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1012].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1013].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1014].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1015].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1016].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1017].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1018].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1019].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[101].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1020].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1021].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1022].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1023].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1024].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1025].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1026].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1027].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1028].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1029].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[102].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1030].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1031].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1032].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1033].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1034].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1035].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1036].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1037].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1038].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1039].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[103].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1040].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1041].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1042].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1043].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1044].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1045].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1046].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1047].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1048].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1049].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[104].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1050].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1051].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1052].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1053].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1054].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1055].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1056].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1057].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1058].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1059].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[105].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1060].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1061].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1062].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1063].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1064].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1065].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1066].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1067].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1068].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1069].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[106].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1070].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1071].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1072].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1073].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1074].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1075].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1076].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1077].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1078].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1079].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[107].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1080].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1081].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1082].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1083].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1084].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1085].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1086].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1087].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1088].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[1089].ringOsc/out_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/top_0/inst/virus1/genblk1[108].ringOsc/out_INST_0.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 1367 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/processing_system7_0/inst/CAN0_PHY_TX, design_1_i/processing_system7_0/inst/CAN1_PHY_TX, design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_36, design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_72, design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_73, design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74, design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75, design_1_i/processing_system7_0/inst/DMA0_DATYPE[1:0], design_1_i/processing_system7_0/inst/DMA0_DAVALID, design_1_i/processing_system7_0/inst/DMA0_DRREADY, design_1_i/processing_system7_0/inst/DMA0_RSTN, design_1_i/processing_system7_0/inst/DMA1_DATYPE[1:0], design_1_i/processing_system7_0/inst/DMA1_DAVALID, design_1_i/processing_system7_0/inst/DMA1_DRREADY, design_1_i/processing_system7_0/inst/DMA1_RSTN... and (the first 15 of 459 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5001 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
1823 Infos, 303 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3376.914 ; gain = 194.938 ; free physical = 6595 ; free virtual = 17541
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 11:05:41 2020...
