{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 17:17:41 2022 " "Info: Processing started: Sun Nov 20 17:17:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dotmatric -c dotmatric " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dotmatric -c dotmatric" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v " "Warning: Entity \"divide\" obtained from \"C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatric.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file dotmatric.v" { { "Info" "ISGN_ENTITY_NAME" "1 dotmatric " "Info: Found entity 1: dotmatric" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cnt8 " "Info: Found entity 2: cnt8" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bicolor_dot_matrix " "Info: Found entity 3: bicolor_dot_matrix" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 changemode " "Info: Found entity 4: changemode" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 82 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 divide " "Info: Found entity 5: divide" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 121 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1hz dotmatric.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at dotmatric.v(31): created implicit net for \"clk1hz\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dotmatric " "Info: Elaborating entity \"dotmatric\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt8:u1 " "Info: Elaborating entity \"cnt8\" for hierarchy \"cnt8:u1\"" {  } { { "dotmatric.v" "u1" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bicolor_dot_matrix bicolor_dot_matrix:u2 " "Info: Elaborating entity \"bicolor_dot_matrix\" for hierarchy \"bicolor_dot_matrix:u2\"" {  } { { "dotmatric.v" "u2" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "off dotmatric.v(62) " "Warning (10235): Verilog HDL Always Construct warning at dotmatric.v(62): variable \"off\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cat dotmatric.v(67) " "Warning (10235): Verilog HDL Always Construct warning at dotmatric.v(67): variable \"cat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cat dotmatric.v(68) " "Warning (10235): Verilog HDL Always Construct warning at dotmatric.v(68): variable \"cat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dog dotmatric.v(70) " "Warning (10235): Verilog HDL Always Construct warning at dotmatric.v(70): variable \"dog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dog dotmatric.v(71) " "Warning (10235): Verilog HDL Always Construct warning at dotmatric.v(71): variable \"dog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mouse dotmatric.v(73) " "Warning (10235): Verilog HDL Always Construct warning at dotmatric.v(73): variable \"mouse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mouse dotmatric.v(74) " "Warning (10235): Verilog HDL Always Construct warning at dotmatric.v(74): variable \"mouse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r dotmatric.v(61) " "Warning (10240): Verilog HDL Always Construct warning at dotmatric.v(61): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g dotmatric.v(61) " "Warning (10240): Verilog HDL Always Construct warning at dotmatric.v(61): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[0\] dotmatric.v(61) " "Info (10041): Inferred latch for \"g\[0\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[1\] dotmatric.v(61) " "Info (10041): Inferred latch for \"g\[1\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[2\] dotmatric.v(61) " "Info (10041): Inferred latch for \"g\[2\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[3\] dotmatric.v(61) " "Info (10041): Inferred latch for \"g\[3\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[4\] dotmatric.v(61) " "Info (10041): Inferred latch for \"g\[4\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[5\] dotmatric.v(61) " "Info (10041): Inferred latch for \"g\[5\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[6\] dotmatric.v(61) " "Info (10041): Inferred latch for \"g\[6\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g\[7\] dotmatric.v(61) " "Info (10041): Inferred latch for \"g\[7\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] dotmatric.v(61) " "Info (10041): Inferred latch for \"r\[0\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] dotmatric.v(61) " "Info (10041): Inferred latch for \"r\[1\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] dotmatric.v(61) " "Info (10041): Inferred latch for \"r\[2\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] dotmatric.v(61) " "Info (10041): Inferred latch for \"r\[3\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] dotmatric.v(61) " "Info (10041): Inferred latch for \"r\[4\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] dotmatric.v(61) " "Info (10041): Inferred latch for \"r\[5\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] dotmatric.v(61) " "Info (10041): Inferred latch for \"r\[6\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] dotmatric.v(61) " "Info (10041): Inferred latch for \"r\[7\]\" at dotmatric.v(61)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changemode changemode:u3 " "Info: Elaborating entity \"changemode\" for hierarchy \"changemode:u3\"" {  } { { "dotmatric.v" "u3" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:u4 " "Info: Elaborating entity \"divide\" for hierarchy \"divide:u4\"" {  } { { "dotmatric.v" "u4" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dotmatric.v(132) " "Warning (10230): Verilog HDL assignment warning at dotmatric.v(132): truncated value with size 32 to match size of target (10)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dotmatric.v(149) " "Warning (10230): Verilog HDL assignment warning at dotmatric.v(149): truncated value with size 32 to match size of target (10)" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "bicolor_dot_matrix:u2\|r\[1\] bicolor_dot_matrix:u2\|r\[0\] " "Info: Duplicate LATCH primitive \"bicolor_dot_matrix:u2\|r\[1\]\" merged with LATCH primitive \"bicolor_dot_matrix:u2\|r\[0\]\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "bicolor_dot_matrix:u2\|r\[3\] bicolor_dot_matrix:u2\|r\[2\] " "Info: Duplicate LATCH primitive \"bicolor_dot_matrix:u2\|r\[3\]\" merged with LATCH primitive \"bicolor_dot_matrix:u2\|r\[2\]\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "bicolor_dot_matrix:u2\|r\[5\] bicolor_dot_matrix:u2\|r\[4\] " "Info: Duplicate LATCH primitive \"bicolor_dot_matrix:u2\|r\[5\]\" merged with LATCH primitive \"bicolor_dot_matrix:u2\|r\[4\]\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "bicolor_dot_matrix:u2\|r\[7\] bicolor_dot_matrix:u2\|r\[6\] " "Info: Duplicate LATCH primitive \"bicolor_dot_matrix:u2\|r\[7\]\" merged with LATCH primitive \"bicolor_dot_matrix:u2\|r\[6\]\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "bicolor_dot_matrix:u2\|g\[1\] bicolor_dot_matrix:u2\|g\[0\] " "Info: Duplicate LATCH primitive \"bicolor_dot_matrix:u2\|g\[1\]\" merged with LATCH primitive \"bicolor_dot_matrix:u2\|g\[0\]\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "bicolor_dot_matrix:u2\|g\[3\] bicolor_dot_matrix:u2\|g\[2\] " "Info: Duplicate LATCH primitive \"bicolor_dot_matrix:u2\|g\[3\]\" merged with LATCH primitive \"bicolor_dot_matrix:u2\|g\[2\]\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "bicolor_dot_matrix:u2\|g\[5\] bicolor_dot_matrix:u2\|g\[4\] " "Info: Duplicate LATCH primitive \"bicolor_dot_matrix:u2\|g\[5\]\" merged with LATCH primitive \"bicolor_dot_matrix:u2\|g\[4\]\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "bicolor_dot_matrix:u2\|g\[7\] bicolor_dot_matrix:u2\|g\[6\] " "Info: Duplicate LATCH primitive \"bicolor_dot_matrix:u2\|g\[7\]\" merged with LATCH primitive \"bicolor_dot_matrix:u2\|g\[6\]\"" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Info: Implemented 70 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4412 " "Info: Peak virtual memory: 4412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 17:17:42 2022 " "Info: Processing ended: Sun Nov 20 17:17:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 17:17:42 2022 " "Info: Processing started: Sun Nov 20 17:17:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "dotmatric EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"dotmatric\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Critical Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[0\] " "Info: Pin row\[0\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { row[0] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[1\] " "Info: Pin row\[1\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { row[1] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[2\] " "Info: Pin row\[2\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { row[2] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[3\] " "Info: Pin row\[3\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { row[3] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[4\] " "Info: Pin row\[4\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { row[4] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[5\] " "Info: Pin row\[5\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { row[5] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[6\] " "Info: Pin row\[6\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { row[6] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[7\] " "Info: Pin row\[7\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { row[7] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colr\[0\] " "Info: Pin colr\[0\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colr[0] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colr\[1\] " "Info: Pin colr\[1\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colr[1] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colr\[2\] " "Info: Pin colr\[2\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colr[2] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colr\[3\] " "Info: Pin colr\[3\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colr[3] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colr\[4\] " "Info: Pin colr\[4\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colr[4] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colr\[5\] " "Info: Pin colr\[5\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colr[5] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colr\[6\] " "Info: Pin colr\[6\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colr[6] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colr\[7\] " "Info: Pin colr\[7\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colr[7] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colg\[0\] " "Info: Pin colg\[0\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colg[0] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colg\[1\] " "Info: Pin colg\[1\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colg[1] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colg\[2\] " "Info: Pin colg\[2\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colg[2] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colg\[3\] " "Info: Pin colg\[3\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colg[3] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colg\[4\] " "Info: Pin colg\[4\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colg[4] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colg\[5\] " "Info: Pin colg\[5\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colg[5] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colg\[6\] " "Info: Pin colg\[6\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colg[6] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "colg\[7\] " "Info: Pin colg\[7\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { colg[7] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { colg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "off " "Info: Pin off not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { off } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 11 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1khz " "Info: Pin clk1khz not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { clk1khz } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode\[0\] " "Info: Pin mode\[0\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { mode[0] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode\[1\] " "Info: Pin mode\[1\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { mode[1] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { rst } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode\[2\] " "Info: Pin mode\[2\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { mode[2] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode\[3\] " "Info: Pin mode\[3\] not assigned to an exact location on the device" {  } { { "d:/alterquartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/alterquartus9/quartus/bin64/pin_planner.ppl" { mode[3] } } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PYashmed/Desktop/CDAR/dotmatric/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk1khz Global clock in PIN 18 " "Info: Automatically promoted signal \"clk1khz\" to use Global clock in PIN 18" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "off Global clock in PIN 20 " "Info: Automatically promoted some destinations of signal \"off\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "bicolor_dot_matrix:u2\|row\[0\]~0 " "Info: Destination \"bicolor_dot_matrix:u2\|row\[0\]~0\" may be non-global or may not use global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "bicolor_dot_matrix:u2\|row\[1\]~1 " "Info: Destination \"bicolor_dot_matrix:u2\|row\[1\]~1\" may be non-global or may not use global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "bicolor_dot_matrix:u2\|row\[2\]~2 " "Info: Destination \"bicolor_dot_matrix:u2\|row\[2\]~2\" may be non-global or may not use global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "bicolor_dot_matrix:u2\|row\[3\]~3 " "Info: Destination \"bicolor_dot_matrix:u2\|row\[3\]~3\" may be non-global or may not use global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "bicolor_dot_matrix:u2\|row\[4\]~4 " "Info: Destination \"bicolor_dot_matrix:u2\|row\[4\]~4\" may be non-global or may not use global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "bicolor_dot_matrix:u2\|row\[5\]~5 " "Info: Destination \"bicolor_dot_matrix:u2\|row\[5\]~5\" may be non-global or may not use global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "bicolor_dot_matrix:u2\|row\[6\]~6 " "Info: Destination \"bicolor_dot_matrix:u2\|row\[6\]~6\" may be non-global or may not use global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "bicolor_dot_matrix:u2\|row\[7\]~7 " "Info: Destination \"bicolor_dot_matrix:u2\|row\[7\]~7\" may be non-global or may not use global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 11 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "divide:u4\|clkp Global clock " "Info: Automatically promoted signal \"divide:u4\|clkp\" to use Global clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rst Global clock in PIN 91 " "Info: Automatically promoted signal \"rst\" to use Global clock in PIN 91" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 4 24 0 " "Info: Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 4 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 24 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 29 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.443 ns register pin " "Info: Estimated most critical path is register to pin delay of 7.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt8:u1\|cnt\[2\] 1 REG LAB_X4_Y6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y6; Fanout = 15; REG Node = 'cnt8:u1\|cnt\[2\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt8:u1|cnt[2] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.200 ns) 1.436 ns bicolor_dot_matrix:u2\|row\[0\]~0 2 COMB LAB_X4_Y6 1 " "Info: 2: + IC(1.236 ns) + CELL(0.200 ns) = 1.436 ns; Loc. = LAB_X4_Y6; Fanout = 1; COMB Node = 'bicolor_dot_matrix:u2\|row\[0\]~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.436 ns" { cnt8:u1|cnt[2] bicolor_dot_matrix:u2|row[0]~0 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.685 ns) + CELL(2.322 ns) 7.443 ns row\[0\] 3 PIN PIN_122 0 " "Info: 3: + IC(3.685 ns) + CELL(2.322 ns) = 7.443 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'row\[0\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.007 ns" { bicolor_dot_matrix:u2|row[0]~0 row[0] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 33.88 % ) " "Info: Total cell delay = 2.522 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.921 ns ( 66.12 % ) " "Info: Total interconnect delay = 4.921 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.443 ns" { cnt8:u1|cnt[2] bicolor_dot_matrix:u2|row[0]~0 row[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.fit.smsg " "Info: Generated suppressed messages file C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4507 " "Info: Peak virtual memory: 4507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 17:17:43 2022 " "Info: Processing ended: Sun Nov 20 17:17:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 17:17:44 2022 " "Info: Processing started: Sun Nov 20 17:17:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4364 " "Info: Peak virtual memory: 4364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 17:17:44 2022 " "Info: Processing ended: Sun Nov 20 17:17:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 17:17:45 2022 " "Info: Processing started: Sun Nov 20 17:17:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dotmatric -c dotmatric" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[0\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[0\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[2\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[2\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[4\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[4\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|r\[6\] " "Warning: Node \"bicolor_dot_matrix:u2\|r\[6\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[0\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[0\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[2\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[2\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[4\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[4\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bicolor_dot_matrix:u2\|g\[6\] " "Warning: Node \"bicolor_dot_matrix:u2\|g\[6\]\" is a latch" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1khz " "Info: Assuming node \"clk1khz\" is an undefined clock" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "off " "Info: Assuming node \"off\" is a latch enable. Will not compute fmax for this pin." {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divide:u4\|clkp " "Info: Detected ripple clock \"divide:u4\|clkp\" as buffer" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } } { "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/alterquartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "divide:u4\|clkp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1khz register cnt8:u1\|cnt\[1\] register divide:u4\|cntp\[7\] 121.85 MHz 8.207 ns Internal " "Info: Clock \"clk1khz\" has Internal fmax of 121.85 MHz between source register \"cnt8:u1\|cnt\[1\]\" and destination register \"divide:u4\|cntp\[7\]\" (period= 8.207 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.498 ns + Longest register register " "Info: + Longest register to register delay is 7.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt8:u1\|cnt\[1\] 1 REG LC_X4_Y6_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N0; Fanout = 19; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.779 ns) + CELL(0.914 ns) 3.693 ns divide:u4\|Equal0~1 2 COMB LC_X7_Y8_N9 1 " "Info: 2: + IC(2.779 ns) + CELL(0.914 ns) = 3.693 ns; Loc. = LC_X7_Y8_N9; Fanout = 1; COMB Node = 'divide:u4\|Equal0~1'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.693 ns" { cnt8:u1|cnt[1] divide:u4|Equal0~1 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.200 ns) 5.736 ns divide:u4\|Equal0~2 3 COMB LC_X8_Y8_N0 6 " "Info: 3: + IC(1.843 ns) + CELL(0.200 ns) = 5.736 ns; Loc. = LC_X8_Y8_N0; Fanout = 6; COMB Node = 'divide:u4\|Equal0~2'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.043 ns" { divide:u4|Equal0~1 divide:u4|Equal0~2 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.591 ns) 7.498 ns divide:u4\|cntp\[7\] 4 REG LC_X8_Y8_N6 4 " "Info: 4: + IC(1.171 ns) + CELL(0.591 ns) = 7.498 ns; Loc. = LC_X8_Y8_N6; Fanout = 4; REG Node = 'divide:u4\|cntp\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.762 ns" { divide:u4|Equal0~2 divide:u4|cntp[7] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 22.74 % ) " "Info: Total cell delay = 1.705 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.793 ns ( 77.26 % ) " "Info: Total interconnect delay = 5.793 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.498 ns" { cnt8:u1|cnt[1] divide:u4|Equal0~1 divide:u4|Equal0~2 divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.498 ns" { cnt8:u1|cnt[1] {} divide:u4|Equal0~1 {} divide:u4|Equal0~2 {} divide:u4|cntp[7] {} } { 0.000ns 2.779ns 1.843ns 1.171ns } { 0.000ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1khz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns divide:u4\|cntp\[7\] 2 REG LC_X8_Y8_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y8_N6; Fanout = 4; REG Node = 'divide:u4\|cntp\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz divide:u4|cntp[7] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk1khz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt8:u1\|cnt\[1\] 2 REG LC_X4_Y6_N0 19 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y6_N0; Fanout = 19; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.498 ns" { cnt8:u1|cnt[1] divide:u4|Equal0~1 divide:u4|Equal0~2 divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.498 ns" { cnt8:u1|cnt[1] {} divide:u4|Equal0~1 {} divide:u4|Equal0~2 {} divide:u4|cntp[7] {} } { 0.000ns 2.779ns 1.843ns 1.171ns } { 0.000ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz divide:u4|cntp[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} divide:u4|cntp[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "changemode:u3\|mouse\[5\] mode\[1\] clk1khz -0.568 ns register " "Info: tsu for register \"changemode:u3\|mouse\[5\]\" (data pin = \"mode\[1\]\", clock pin = \"clk1khz\") is -0.568 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.795 ns + Longest pin register " "Info: + Longest pin to register delay is 8.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[1\] 1 PIN PIN_53 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 6; PIN Node = 'mode\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.606 ns) + CELL(0.511 ns) 6.249 ns changemode:u3\|Mux2~0 2 COMB LC_X11_Y7_N5 3 " "Info: 2: + IC(4.606 ns) + CELL(0.511 ns) = 6.249 ns; Loc. = LC_X11_Y7_N5; Fanout = 3; COMB Node = 'changemode:u3\|Mux2~0'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.117 ns" { mode[1] changemode:u3|Mux2~0 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.591 ns) 8.795 ns changemode:u3\|mouse\[5\] 3 REG LC_X12_Y6_N0 2 " "Info: 3: + IC(1.955 ns) + CELL(0.591 ns) = 8.795 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; REG Node = 'changemode:u3\|mouse\[5\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.546 ns" { changemode:u3|Mux2~0 changemode:u3|mouse[5] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 25.40 % ) " "Info: Total cell delay = 2.234 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.561 ns ( 74.60 % ) " "Info: Total interconnect delay = 6.561 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.795 ns" { mode[1] changemode:u3|Mux2~0 changemode:u3|mouse[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.795 ns" { mode[1] {} mode[1]~combout {} changemode:u3|Mux2~0 {} changemode:u3|mouse[5] {} } { 0.000ns 0.000ns 4.606ns 1.955ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 9.696 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1khz\" to destination register is 9.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide:u4\|clkp 2 REG LC_X8_Y8_N5 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y8_N5; Fanout = 12; REG Node = 'divide:u4\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide:u4|clkp } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.583 ns) + CELL(0.918 ns) 9.696 ns changemode:u3\|mouse\[5\] 3 REG LC_X12_Y6_N0 2 " "Info: 3: + IC(4.583 ns) + CELL(0.918 ns) = 9.696 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; REG Node = 'changemode:u3\|mouse\[5\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.501 ns" { divide:u4|clkp changemode:u3|mouse[5] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.81 % ) " "Info: Total cell delay = 3.375 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.321 ns ( 65.19 % ) " "Info: Total interconnect delay = 6.321 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.696 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.696 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[5] {} } { 0.000ns 0.000ns 1.738ns 4.583ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.795 ns" { mode[1] changemode:u3|Mux2~0 changemode:u3|mouse[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "8.795 ns" { mode[1] {} mode[1]~combout {} changemode:u3|Mux2~0 {} changemode:u3|mouse[5] {} } { 0.000ns 0.000ns 4.606ns 1.955ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.696 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[5] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.696 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[5] {} } { 0.000ns 0.000ns 1.738ns 4.583ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1khz row\[4\] cnt8:u1\|cnt\[1\] 11.926 ns register " "Info: tco from clock \"clk1khz\" to destination pin \"row\[4\]\" through register \"cnt8:u1\|cnt\[1\]\" is 11.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cnt8:u1\|cnt\[1\] 2 REG LC_X4_Y6_N0 19 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y6_N0; Fanout = 19; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.731 ns + Longest register pin " "Info: + Longest register to pin delay is 7.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt8:u1\|cnt\[1\] 1 REG LC_X4_Y6_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N0; Fanout = 19; REG Node = 'cnt8:u1\|cnt\[1\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt8:u1|cnt[1] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.740 ns) 1.799 ns bicolor_dot_matrix:u2\|row\[4\]~4 2 COMB LC_X4_Y6_N3 1 " "Info: 2: + IC(1.059 ns) + CELL(0.740 ns) = 1.799 ns; Loc. = LC_X4_Y6_N3; Fanout = 1; COMB Node = 'bicolor_dot_matrix:u2\|row\[4\]~4'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.799 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|row[4]~4 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.610 ns) + CELL(2.322 ns) 7.731 ns row\[4\] 3 PIN PIN_101 0 " "Info: 3: + IC(3.610 ns) + CELL(2.322 ns) = 7.731 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'row\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 39.61 % ) " "Info: Total cell delay = 3.062 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.669 ns ( 60.39 % ) " "Info: Total interconnect delay = 4.669 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.731 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.731 ns" { cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|row[4]~4 {} row[4] {} } { 0.000ns 1.059ns 3.610ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1khz cnt8:u1|cnt[1] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk1khz {} clk1khz~combout {} cnt8:u1|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "7.731 ns" { cnt8:u1|cnt[1] bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "7.731 ns" { cnt8:u1|cnt[1] {} bicolor_dot_matrix:u2|row[4]~4 {} row[4] {} } { 0.000ns 1.059ns 3.610ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "off row\[4\] 11.167 ns Longest " "Info: Longest tpd from source pin \"off\" to destination pin \"row\[4\]\" is 11.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns off 1 CLK PIN_20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 16; CLK Node = 'off'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.914 ns) 5.235 ns bicolor_dot_matrix:u2\|row\[4\]~4 2 COMB LC_X4_Y6_N3 1 " "Info: 2: + IC(3.158 ns) + CELL(0.914 ns) = 5.235 ns; Loc. = LC_X4_Y6_N3; Fanout = 1; COMB Node = 'bicolor_dot_matrix:u2\|row\[4\]~4'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.072 ns" { off bicolor_dot_matrix:u2|row[4]~4 } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.610 ns) + CELL(2.322 ns) 11.167 ns row\[4\] 3 PIN PIN_101 0 " "Info: 3: + IC(3.610 ns) + CELL(2.322 ns) = 11.167 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'row\[4\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.932 ns" { bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.399 ns ( 39.39 % ) " "Info: Total cell delay = 4.399 ns ( 39.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.768 ns ( 60.61 % ) " "Info: Total interconnect delay = 6.768 ns ( 60.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.167 ns" { off bicolor_dot_matrix:u2|row[4]~4 row[4] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "11.167 ns" { off {} off~combout {} bicolor_dot_matrix:u2|row[4]~4 {} row[4] {} } { 0.000ns 0.000ns 3.158ns 3.610ns } { 0.000ns 1.163ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "changemode:u3\|mouse\[7\] mode\[3\] clk1khz 3.709 ns register " "Info: th for register \"changemode:u3\|mouse\[7\]\" (data pin = \"mode\[3\]\", clock pin = \"clk1khz\") is 3.709 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1khz destination 9.696 ns + Longest register " "Info: + Longest clock path from clock \"clk1khz\" to destination register is 9.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1khz 1 CLK PIN_18 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 12; CLK Node = 'clk1khz'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1khz } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns divide:u4\|clkp 2 REG LC_X8_Y8_N5 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X8_Y8_N5; Fanout = 12; REG Node = 'divide:u4\|clkp'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk1khz divide:u4|clkp } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.583 ns) + CELL(0.918 ns) 9.696 ns changemode:u3\|mouse\[7\] 3 REG LC_X12_Y6_N8 3 " "Info: 3: + IC(4.583 ns) + CELL(0.918 ns) = 9.696 ns; Loc. = LC_X12_Y6_N8; Fanout = 3; REG Node = 'changemode:u3\|mouse\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.501 ns" { divide:u4|clkp changemode:u3|mouse[7] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 34.81 % ) " "Info: Total cell delay = 3.375 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.321 ns ( 65.19 % ) " "Info: Total interconnect delay = 6.321 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.696 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.696 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[7] {} } { 0.000ns 0.000ns 1.738ns 4.583ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.208 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode\[3\] 1 PIN PIN_93 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_93; Fanout = 6; PIN Node = 'mode\[3\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[3] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.893 ns) + CELL(1.183 ns) 6.208 ns changemode:u3\|mouse\[7\] 2 REG LC_X12_Y6_N8 3 " "Info: 2: + IC(3.893 ns) + CELL(1.183 ns) = 6.208 ns; Loc. = LC_X12_Y6_N8; Fanout = 3; REG Node = 'changemode:u3\|mouse\[7\]'" {  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.076 ns" { mode[3] changemode:u3|mouse[7] } "NODE_NAME" } } { "dotmatric.v" "" { Text "C:/Users/PYashmed/Desktop/CDAR/dotmatric/dotmatric.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 37.29 % ) " "Info: Total cell delay = 2.315 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 62.71 % ) " "Info: Total interconnect delay = 3.893 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.208 ns" { mode[3] changemode:u3|mouse[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.208 ns" { mode[3] {} mode[3]~combout {} changemode:u3|mouse[7] {} } { 0.000ns 0.000ns 3.893ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "9.696 ns" { clk1khz divide:u4|clkp changemode:u3|mouse[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "9.696 ns" { clk1khz {} clk1khz~combout {} divide:u4|clkp {} changemode:u3|mouse[7] {} } { 0.000ns 0.000ns 1.738ns 4.583ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/alterquartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.208 ns" { mode[3] changemode:u3|mouse[7] } "NODE_NAME" } } { "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/alterquartus9/quartus/bin64/Technology_Viewer.qrui" "6.208 ns" { mode[3] {} mode[3]~combout {} changemode:u3|mouse[7] {} } { 0.000ns 0.000ns 3.893ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4361 " "Info: Peak virtual memory: 4361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 17:17:45 2022 " "Info: Processing ended: Sun Nov 20 17:17:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
