# Info: [9566]: Logging session transcript to file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/precision.log
//  Precision RTL Synthesis 2014a.1_64-bit (Production Release) Mon Feb 24 02:39:08 PST 2014
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2014, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph3app604@cimeld03 #1 SMP Debian 3.2.81-2 3.2.0-4-amd64 x86_64
//  
//  Start time Mon Dec 17 15:33:59 2018
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/precision.log
# Info: [9574]: Input directory: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision
# Info: [9569]: Moving session transcript to file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/precision.log
# Info: [9575]: The Results Directory has been set to: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/
# Info: [9566]: Logging project transcript to file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcz7.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - ZYNQ.
# Info: [15323]: Setting Part to: "7Z020CLG400".
# Info: [15324]: Setting Process to: "3".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [3022]: Reading file: /softl3/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/zynqa/xcz7.syn.
# Info: [631]: Loading library initialization file /softl3/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation Precision_impl_Trivium_Generator_vvect in project /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision.psp.
# Info: [9575]: The Results Directory has been set to: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/
# Info: [9565]: Appending project transcript to file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcz7.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - ZYNQ.
# Info: [15323]: Setting Part to: "7Z020CLG400".
# Info: [15324]: Setting Process to: "3".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [3022]: Reading file: /softl3/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/zynqa/xcz7.syn.
# Info: [631]: Loading library initialization file /softl3/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation Precision_impl_Trivium_Generator_vvect in project /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision.psp.
# Info: [9574]: Input directory: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium
# Info: [15297]: Setting up the design to use synthesis library "xcz7.syn"
# Info: [15323]: Setting Part to: "7Z020CLG400".
# Info: [15324]: Setting Process to: "3".
# Warning: [15238]: Input file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/TRIVIUM_CORE.vhd already exists in the list. Command options ignored.
# Warning: [15238]: Input file /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Trivium_Generator_vvect.vhd already exists in the list. Command options ignored.
# Info: [15276]: deprecated full_case variable used, setting setup_design -full_case=false
# Info: [15276]: deprecated parallel_case variable used, setting setup_design -parallel_case=false
# Info: [631]: Loading library initialization file /softl3/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/TRIVIUM_CORE.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Trivium_Generator_vvect.vhd" ...
# Info: [656]: Top module of the design is set to: Trivium_Generator_vvect.
# Info: [654]: Current working directory: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.Trivium_Generator_vvect(Behavioral){generic map (width => 8)}: Pre-processing...
# Info: [45143]: "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Trivium_Generator_vvect.vhd", line 90: Enumerated type state with 6 elements encoded as onehot.
# Info: [45144]: Encodings for state values.
# Info: [40000]: value                              	                         state[5-0]
# Info: [40000]: RESET_1                            	                        000001
# Info: [40000]: RESET_2                            	                        000010
# Info: [40000]: LOAD_KEY_IV                        	                        000100
# Info: [40000]: INIT_CYCLES                        	                        001000
# Info: [40000]: OUTPUT_PRIME                       	                        010000
# Info: [40000]: OPERATIONAL                        	                        100000
# Info: [44506]: Module work.TRIVIUM_CORE(Behavioral): Pre-processing...
# Info: [45144]: Extracted FSM in module work.Trivium_Generator_vvect(Behavioral){generic map (width => 8)}, with state variable = pr_state[5:0], async set/reset state(s) = (none), number of states = 6.
# Info: [45144]: Re-encoding 6 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_1	                             000001	                        000001
# Info: [40000]: FSM:	    1	          RESET_2	                             000010	                        000010
# Info: [40000]: FSM:	    2	      LOAD_KEY_IV	                             000100	                        000100
# Info: [40000]: FSM:	    3	      INIT_CYCLES	                             001000	                        001000
# Info: [40000]: FSM:	    4	     OUTPUT_PRIME	                             010000	                        010000
# Info: [40000]: FSM:	    5	      OPERATIONAL	                             100000	                        100000
# Info: [44508]: Module work.TRIVIUM_CORE(Behavioral): Compiling...
# Warning: [45702]: "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/TRIVIUM_CORE.vhd", line 67: Initial value for STATE[287:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44523]: Root Module work.Trivium_Generator_vvect(Behavioral){generic map (width => 8)}: Compiling...
# Warning: [45702]: "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Trivium_Generator_vvect.vhd", line 95: Initial value for INIT_COUNTER[10:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Trivium_Generator_vvect.vhd", line 184: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_11" inferred for node "INIT_COUNTER".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 224.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
# Info: [654]: Current working directory: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect.
# Info: [15002]: Optimizing design view:.work.TRIVIUM_CORE.Behavioral
# Info: [15002]: Optimizing design view:.work.Trivium_Generator_vvect.Behavioral
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.Trivium_Generator_vvect.Behavioral.
# Info: [15002]: Optimizing design view:.work.Trivium_Generator_vvect.Behavioral
# Info: [8045]: Added global buffer BUFGP for Port port:SYS_CLK
# Info: ***********************************************
# Info: Device Utilization for 7Z020CLG400
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               166     125     132.80%
# Info: Global Buffers                    1       32        3.12%
# Info: LUTs                              306     53200     0.58%
# Info: CLB Slices                        77      13300     0.58%
# Info: Dffs or Latches                   309     106400    0.29%
# Info: Block RAMs                        0       140       0.00%
# Info: DSP48E1s                          0       220       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 7Z020CLG484
# Info: ***********************************************
# Info: [3027]: Writing file: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/Trivium_Generator_vvect.edf.
# Info: [3027]: Writing file: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/Trivium_Generator_vvect.vhd.
# Info: [3027]: Writing file: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision_impl_Trivium_Generator_vvect/Trivium_Generator_vvect.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 2.8 s secs.
# Info: [11020]: Overall running time for synthesis: 3.3 s secs.
# Info: [9562]: Saved implementation Precision_impl_Trivium_Generator_vvect in project /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision.psp.
# COMMAND: close_project -discard
# Info: [9530]: Closed project: /tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/Trivium/Precision/Precision.psp.
close_project -discard
